Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 22 11:51:50 2024
| Host         : lapdune2 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -file ./output/post_route_timing_summary.rpt
| Design       : DAPHNE2
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (10)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (64)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (10)
----------------------------------
 There are 10 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 12 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.193        0.000                      0                43988        0.015        0.000                      0                43988        0.264        0.000                       0                 20944  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                     ------------         ----------      --------------
adn2814_clk                                                                                                                               {0.000 8.000}        16.000          62.500          
  bclk                                                                                                                                    {0.000 16.000}       32.000          31.250          
    ep_clk2x                                                                                                                              {0.000 2.000}        4.000           250.000         
    ep_clk62p5                                                                                                                            {0.000 8.000}        16.000          62.500          
      fclk0                                                                                                                               {0.000 1.143}        2.286           437.500         
      mclk0                                                                                                                               {0.000 8.000}        16.000          62.500          
      mmcm1_clkfbout0                                                                                                                     {0.000 8.000}        16.000          62.500          
    ep_clkfbout                                                                                                                           {0.000 16.000}       32.000          31.250          
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
  daq_clkfbout                                                                                                                            {0.000 2.079}        4.159           240.442         
  daqclk0                                                                                                                                 {0.000 4.159}        8.318           120.221         
  daqclk1                                                                                                                                 {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
daq_refclk                                                                                                                                {0.000 4.159}        8.317           120.236         
gbe_refclk                                                                                                                                {0.000 4.000}        8.000           125.000         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK                                  {0.000 8.000}        16.000          62.500          
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                  {0.000 8.000}        16.000          62.500          
  oei_clkfbout                                                                                                                            {0.000 8.000}        16.000          62.500          
  oeiclk                                                                                                                                  {0.000 4.000}        8.000           125.000         
  oeihclk                                                                                                                                 {0.000 8.000}        16.000          62.500          
sysclk                                                                                                                                    {0.000 5.000}        10.000          100.000         
  local_clk62p5                                                                                                                           {0.000 8.000}        16.000          62.500          
    fclk1                                                                                                                                 {0.000 1.143}        2.286           437.500         
    mclk1                                                                                                                                 {0.000 8.000}        16.000          62.500          
    mmcm1_clkfbout1                                                                                                                       {0.000 8.000}        16.000          62.500          
  mmcm0_clkfbout                                                                                                                          {0.000 5.000}        10.000          100.000         
  sclk100                                                                                                                                 {0.000 5.000}        10.000          100.000         
  sclk200                                                                                                                                 {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adn2814_clk                                                                                                                                                                                                                                                                          14.530        0.000                       0                     1  
  bclk                                                                                                                                                                                                                                                                               11.000        0.000                       0                     1  
    ep_clk2x                                                                                                                              1.989        0.000                      0                    6        0.254        0.000                      0                    6        1.500        0.000                       0                     9  
    ep_clk62p5                                                                                                                            5.754        0.000                      0                 1388        0.092        0.000                      0                 1388        5.000        0.000                       0                   562  
      fclk0                                                                                                                                                                                                                                                                           0.693        0.000                       0                   182  
      mclk0                                                                                                                               0.466        0.000                      0                30336        0.015        0.000                      0                30336        7.146        0.000                       0                 15713  
      mmcm1_clkfbout0                                                                                                                                                                                                                                                                14.408        0.000                       0                     3  
    ep_clkfbout                                                                                                                                                                                                                                                                      30.751        0.000                       0                     2  
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK                                                                                                                                                    0.679        0.000                       0                     3  
  daq_clkfbout                                                                                                                                                                                                                                                                        2.910        0.000                       0                     2  
  daqclk0                                                                                                                                 0.410        0.000                      0                 1196        0.092        0.000                      0                 1196        2.258        0.000                       0                   626  
  daqclk1                                                                                                                                 1.117        0.000                      0                  244        0.121        0.000                      0                  244        1.129        0.000                       0                   130  
daq_refclk                                                                                                                                7.009        0.000                      0                    7        0.215        0.000                      0                    7        3.304        0.000                       0                    12  
gbe_refclk                                                                                                                                4.816        0.000                      0                  107        0.156        0.000                      0                  107        2.286        0.000                       0                    79  
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                                                                                                                                                              5.000        0.000                       0                     3  
  oei_clkfbout                                                                                                                                                                                                                                                                       14.751        0.000                       0                     2  
  oeiclk                                                                                                                                  0.193        0.000                      0                 9005        0.053        0.000                      0                 9005        3.146        0.000                       0                  2731  
  oeihclk                                                                                                                                12.199        0.000                      0                  146        0.130        0.000                      0                  146        7.500        0.000                       0                   116  
sysclk                                                                                                                                                                                                                                                                                3.000        0.000                       0                     1  
  local_clk62p5                                                                                                                                                                                                                                                                       5.000        0.000                       0                     3  
    fclk1                                                                                                                                                                                                                                                                             0.693        0.000                       0                   182  
    mclk1                                                                                                                                 0.466        0.000                      0                30336        0.015        0.000                      0                30336        7.146        0.000                       0                 15713  
    mmcm1_clkfbout1                                                                                                                                                                                                                                                                  14.408        0.000                       0                     3  
  mmcm0_clkfbout                                                                                                                                                                                                                                                                      8.408        0.000                       0                     3  
  sclk100                                                                                                                                 5.968        0.000                      0                  785        0.091        0.000                      0                  785        4.286        0.000                       0                   426  
  sclk200                                                                                                                                 1.322        0.000                      0                  572        0.155        0.000                      0                  572        0.264        0.000                       0                   334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ep_clk62p5    ep_clk2x            0.941        0.000                      0                    6        0.218        0.000                      0                    6  
ep_clk2x      ep_clk62p5          1.009        0.000                      0                   17        0.390        0.000                      0                   17  
oeihclk       oeiclk              5.591        0.000                      0                   28        0.163        0.000                      0                   28  
oeiclk        oeihclk             3.920        0.000                      0                   24        0.164        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  gbe_refclk         gbe_refclk               5.927        0.000                      0                   31        0.462        0.000                      0                   31  
**async_default**  oeiclk             oeiclk                   0.842        0.000                      0                   76        0.765        0.000                      0                   76  
**async_default**  sclk200            sclk200                  2.280        0.000                      0                   16        0.478        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adn2814_clk
  To Clock:  adn2814_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adn2814_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { adn2814_data_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     BUFR/I   n/a            1.470         16.000      14.530     BUFR_X1Y5  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/I



---------------------------------------------------------------------------------------------------
From Clock:  bclk
  To Clock:  bclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bclk
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         32.000      30.751     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       32.000      68.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.000      11.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.000      11.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk2x
  To Clock:  ep_clk2x

Setup :            0  Failing Endpoints,  Worst Slack        1.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk2x rise@4.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.589ns (30.517%)  route 1.341ns (69.484%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.019ns = ( 10.019 - 4.000 ) 
    Source Clock Delay      (SCD):    6.367ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.607     2.736    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.813 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           1.797     4.609    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     4.690 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           1.677     6.367    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X156Y73        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y73        FDSE (Prop_fdse_C_Q)         0.379     6.746 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/Q
                         net (fo=3, routed)           0.679     7.425    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr[0]
    SLICE_X156Y72        LUT4 (Prop_lut4_I2_O)        0.105     7.530 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_2/O
                         net (fo=1, routed)           0.663     8.192    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_2_n_0
    SLICE_X156Y72        LUT5 (Prop_lut5_I3_O)        0.105     8.297 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_1/O
                         net (fo=1, routed)           0.000     8.297    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_1_n_0
    SLICE_X156Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      4.000     4.000 r  
    AC3                                               0.000     4.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     4.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882     4.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.415     5.297    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726     6.023 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.567     6.590    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.663 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           1.712     8.375    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.452 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           1.567    10.019    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X156Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                         clock pessimism              0.326    10.345    
                         clock uncertainty           -0.089    10.256    
    SLICE_X156Y72        FDRE (Setup_fdre_C_D)        0.030    10.286    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg
  -------------------------------------------------------------------
                         required time                         10.286    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  1.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk2x rise@0.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.737%)  route 0.178ns (49.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.206     0.624    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.895 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.214     1.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.159 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           0.684     1.843    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.869 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           0.713     2.582    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/CLK
    SLICE_X156Y93        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y93        FDSE (Prop_fdse_C_Q)         0.141     2.723 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/Q
                         net (fo=3, routed)           0.178     2.901    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr[0]
    SLICE_X156Y93        LUT2 (Prop_lut2_I0_O)        0.042     2.943 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.943    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/plusOp[1]
    SLICE_X156Y93        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.311     0.764    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.196 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.246     1.442    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.495 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           0.739     2.235    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.264 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           0.990     3.253    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/CLK
    SLICE_X156Y93        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[1]/C
                         clock pessimism             -0.671     2.582    
    SLICE_X156Y93        FDSE (Hold_fdse_C_D)         0.107     2.689    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clk2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y5    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X156Y73    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X156Y73    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk62p5
  To Clock:  ep_clk62p5

Setup :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        9.590ns  (logic 0.828ns (8.634%)  route 8.762ns (91.366%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 21.867 - 16.000 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.607     2.736    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.813 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           1.797     4.609    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.690 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, routed)         1.683     6.373    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clko
    SLICE_X158Y69        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y69        FDRE (Prop_fdre_C_Q)         0.433     6.806 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/Q
                         net (fo=63, routed)          5.491    12.297    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rst
    SLICE_X87Y83         LUT4 (Prop_lut4_I1_O)        0.127    12.424 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/trst_inferred_i_1/O
                         net (fo=91, routed)          2.826    15.250    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/ram/rst
    SLICE_X85Y94         LUT5 (Prop_lut5_I1_O)        0.268    15.518 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/ram/p[4]_i_1__0/O
                         net (fo=6, routed)           0.445    15.963    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p0
    SLICE_X87Y94         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.415    17.297    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    18.023 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.567    18.590    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.663 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           1.712    20.375    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    20.452 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, routed)         1.415    21.867    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/clk
    SLICE_X87Y94         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[0]/C
                         clock pessimism              0.311    22.178    
                         clock uncertainty           -0.109    22.069    
    SLICE_X87Y94         FDRE (Setup_fdre_C_R)       -0.352    21.717    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[0]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                         -15.963    
  -------------------------------------------------------------------
                         slack                                  5.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/ram/ram_reg_0_31_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.730%)  route 0.277ns (66.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.206     0.624    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.895 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.214     1.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.159 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           0.684     1.843    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.869 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, routed)         0.632     2.501    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/clk
    SLICE_X87Y94         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.141     2.642 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[0]/Q
                         net (fo=16, routed)          0.277     2.919    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/ram/ram_reg_0_31_0_0/A0
    SLICE_X84Y94         RAMS32                                       r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/ram/ram_reg_0_31_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.311     0.764    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.196 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.246     1.442    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.495 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           0.739     2.235    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.264 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, routed)         0.906     3.169    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/ram/ram_reg_0_31_0_0/WCLK
    SLICE_X84Y94         RAMS32                                       r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/ram/ram_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.652     2.517    
    SLICE_X84Y94         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.827    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/ram/ram_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK   n/a            1.999         16.000      14.001     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/PSCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  fclk0
  To Clock:  fclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk0
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk0
  To Clock:  mclk0

Setup :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 endpoint_inst/timestamp_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        15.472ns  (logic 2.284ns (14.762%)  route 13.188ns (85.238%))
  Logic Levels:           14  (CARRY4=13 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 21.811 - 16.000 ) 
    Source Clock Delay      (SCD):    6.072ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.607     2.736    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.813 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           1.797     4.609    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.690 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, routed)         1.661     6.351    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.574     2.778 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.832     4.609    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.690 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       1.382     6.072    endpoint_inst/mclk
    SLICE_X77Y129        FDRE                                         r  endpoint_inst/timestamp_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y129        FDRE (Prop_fdre_C_Q)         0.379     6.451 f  endpoint_inst/timestamp_reg_reg[14]/Q
                         net (fo=85, routed)         13.188    19.639    endpoint_inst/timestamp[14]
    SLICE_X37Y153        LUT1 (Prop_lut1_I0_O)        0.105    19.744 r  endpoint_inst/gen_stc_a[2].gen_stc_c[2].stc_inst/ts_reg[16]_i_4__26/O
                         net (fo=1, routed)           0.000    19.744    endpoint_inst_n_1550
    SLICE_X37Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.201 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.201    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[16]_i_1_n_0
    SLICE_X37Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.299 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.299    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[20]_i_1_n_0
    SLICE_X37Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.397 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.397    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[24]_i_1_n_0
    SLICE_X37Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.495 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.495    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[28]_i_1_n_0
    SLICE_X37Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.593 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.593    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[32]_i_1_n_0
    SLICE_X37Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.691 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.691    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[36]_i_1_n_0
    SLICE_X37Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.789 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.789    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[40]_i_1_n_0
    SLICE_X37Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.887 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.887    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[44]_i_1_n_0
    SLICE_X37Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.985 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.985    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[48]_i_1_n_0
    SLICE_X37Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.083 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.083    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[52]_i_1_n_0
    SLICE_X37Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.181 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.181    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[56]_i_1_n_0
    SLICE_X37Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.279 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.279    endpoint_inst/ts_reg_reg[63]_26[0]
    SLICE_X37Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    21.544 r  endpoint_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.000    21.544    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/D[62]
    SLICE_X37Y165        FDRE                                         r  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.415    17.297    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    18.023 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.567    18.590    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.663 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           1.712    20.375    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    20.452 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, routed)         1.553    22.005    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.377    18.628 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.747    20.375    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.452 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       1.358    21.811    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/mclk
    SLICE_X37Y165        FDRE                                         r  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[62]/C
                         clock pessimism              0.238    22.048    
                         clock uncertainty           -0.097    21.951    
    SLICE_X37Y165        FDRE (Setup_fdre_C_D)        0.059    22.010    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         22.010    
                         arrival time                         -21.544    
  -------------------------------------------------------------------
                         slack                                  0.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 core_inst/gen_stream_sender[0].stream_sender_inst/ch1_1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/gen_stream_sender[0].stream_sender_inst/fifo_gen[2].fifo18e1_inst/DI[11]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.304%)  route 0.165ns (52.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.206     0.624    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.895 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.214     1.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.159 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           0.684     1.843    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.869 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, routed)         0.677     2.546    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     1.145 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.843    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.869 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       0.627     2.495    core_inst/gen_stream_sender[0].stream_sender_inst/mclk
    SLICE_X8Y105         FDRE                                         r  core_inst/gen_stream_sender[0].stream_sender_inst/ch1_1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.148     2.643 r  core_inst/gen_stream_sender[0].stream_sender_inst/ch1_1_reg_reg[5]/Q
                         net (fo=1, routed)           0.165     2.808    core_inst/gen_stream_sender[0].stream_sender_inst/temp[2]_57[11]
    RAMB18_X0Y42         FIFO18E1                                     r  core_inst/gen_stream_sender[0].stream_sender_inst/fifo_gen[2].fifo18e1_inst/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.311     0.764    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.196 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.246     1.442    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.495 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           0.739     2.235    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.264 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, routed)         0.951     3.214    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     1.479 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     2.235    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.264 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       0.937     3.201    core_inst/gen_stream_sender[0].stream_sender_inst/mclk
    RAMB18_X0Y42         FIFO18E1                                     r  core_inst/gen_stream_sender[0].stream_sender_inst/fifo_gen[2].fifo18e1_inst/WRCLK
                         clock pessimism             -0.651     2.550    
    RAMB18_X0Y42         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[11])
                                                      0.243     2.793    core_inst/gen_stream_sender[0].stream_sender_inst/fifo_gen[2].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X80Y139    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X80Y139    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout0
  To Clock:  mmcm1_clkfbout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y9    endpoint_inst/mmcm1_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ep_clkfbout
  To Clock:  ep_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clkfbout
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         32.000      30.751     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       32.000      68.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
  To Clock:  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.159       1.735      GTPE2_CHANNEL_X0Y4  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.159       95.841     MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.080       0.680      MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  daq_clkfbout
  To Clock:  daq_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_clkfbout
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.159       2.910      MMCME2_ADV_X0Y3  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.159       95.841     MMCME2_ADV_X0Y3  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  daqclk0
  To Clock:  daqclk0

Setup :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/genfifo[1].fifo_inst/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/st40_sender_inst/selc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 1.604ns (21.325%)  route 5.918ns (78.675%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.595ns = ( 13.913 - 8.318 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     2.855    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.932 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.491    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.572 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, routed)         1.592     6.163    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/CLK
    RAMB36_X2Y45         FIFO36E1                                     r  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/genfifo[1].fifo_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y45         FIFO36E1 (Prop_fifo36e1_RDCLK_ALMOSTEMPTY)
                                                      0.775     6.938 r  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/genfifo[1].fifo_inst/ALMOSTEMPTY
                         net (fo=1, routed)           1.585     8.523    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/genfifo[1].fifo_inst_n_0
    SLICE_X42Y197        LUT4 (Prop_lut4_I3_O)        0.105     8.628 f  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/fifo_ae/O
                         net (fo=1, routed)           0.876     9.504    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/fifo_ae69_in
    SLICE_X51Y179        LUT6 (Prop_lut6_I0_O)        0.105     9.609 f  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/FSM_sequential_state[1]_i_24/O
                         net (fo=1, routed)           1.053    10.662    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/FSM_sequential_state[1]_i_5
    SLICE_X64Y173        LUT4 (Prop_lut4_I1_O)        0.105    10.767 f  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           1.034    11.801    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[6].stc_inst/FSM_sequential_state[1]_i_3_0
    SLICE_X75Y161        LUT6 (Prop_lut6_I2_O)        0.105    11.906 f  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[6].stc_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.510    12.416    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[6].stc_inst/FSM_sequential_state_reg[1]_4
    SLICE_X74Y161        LUT3 (Prop_lut3_I2_O)        0.126    12.542 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[6].stc_inst/FSM_sequential_state[1]_i_2__34/O
                         net (fo=8, routed)           0.499    13.041    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[6].stc_inst/state__1[0]
    SLICE_X75Y163        LUT4 (Prop_lut4_I2_O)        0.283    13.324 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[6].stc_inst/selc[0]_i_1/O
                         net (fo=1, routed)           0.361    13.685    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[6].stc_inst_n_46
    SLICE_X74Y165        FDRE                                         r  core_inst/st40_sender_inst/selc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.534    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.611 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.399    11.010    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.083 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.571    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.648 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, routed)         1.265    13.913    core_inst/st40_sender_inst/CLK
    SLICE_X74Y165        FDRE                                         r  core_inst/st40_sender_inst/selc_reg[0]/C
                         clock pessimism              0.248    14.161    
                         clock uncertainty           -0.062    14.099    
    SLICE_X74Y165        FDRE (Setup_fdre_C_D)       -0.004    14.095    core_inst/st40_sender_inst/selc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                         -13.685    
  -------------------------------------------------------------------
                         slack                                  0.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/dia_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.763%)  route 0.295ns (64.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.174 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.719    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, routed)         0.631     2.376    core_inst/sender0_spy_lo_inst/CLK
    SLICE_X76Y78         FDRE                                         r  core_inst/sender0_spy_lo_inst/dia_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y78         FDRE (Prop_fdre_C_Q)         0.164     2.540 r  core_inst/sender0_spy_lo_inst/dia_reg_reg[15]/Q
                         net (fo=1, routed)           0.295     2.835    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/Q[3]
    RAMB18_X4Y29         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.875     1.432    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.485 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.080    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.109 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, routed)         0.939     3.048    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/CLK
    RAMB18_X4Y29         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.601     2.447    
    RAMB18_X4Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.743    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk0
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.318
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y4  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.318       205.042    MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.854         4.159       3.305      SLICE_X94Y107       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.854         4.159       3.305      SLICE_X94Y107       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  daqclk1
  To Clock:  daqclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.694ns (24.843%)  route 2.100ns (75.157%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 9.933 - 4.159 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     2.855    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.932 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.491    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.572 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.557     6.129    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/CLK1_OUT
    SLICE_X47Y218        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y218        FDRE (Prop_fdre_C_Q)         0.379     6.508 f  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.699     7.207    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X46Y218        LUT4 (Prop_lut4_I3_O)        0.105     7.312 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.527     7.839    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X46Y219        LUT4 (Prop_lut4_I0_O)        0.105     7.944 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.352     8.296    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X46Y220        LUT2 (Prop_lut2_I0_O)        0.105     8.401 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=16, routed)          0.522     8.922    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X47Y217        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.375    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.452 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.399     6.851    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.924 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.412    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     8.489 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.444     9.933    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/CLK1_OUT
    SLICE_X47Y217        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.331    10.264    
                         clock uncertainty           -0.056    10.207    
    SLICE_X47Y217        FDRE (Setup_fdre_C_CE)      -0.168    10.039    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  1.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.174 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.719    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.666     2.411    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X49Y237        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y237        FDRE (Prop_fdre_C_Q)         0.141     2.552 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.607    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X49Y237        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.875     1.432    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.485 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.080    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.109 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.940     3.049    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X49Y237        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.638     2.411    
    SLICE_X49Y237        FDRE (Hold_fdre_C_D)         0.075     2.486    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk1
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y4  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.159       209.201    MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X57Y197       core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X57Y197       core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  daq_refclk
  To Clock:  daq_refclk

Setup :            0  Failing Endpoints,  Worst Slack        7.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 11.031 - 8.317 ) 
    Source Clock Delay      (SCD):    3.840ns
    Clock Pessimism Removal (CPR):    1.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.644     2.999    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.735     3.840    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.185 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.185    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y201        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.536    10.271    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    10.340 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.691    11.031    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.126    12.157    
                         clock uncertainty           -0.035    12.122    
    SLICE_X48Y201        FDRE (Setup_fdre_C_D)        0.072    12.194    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  7.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.300 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.300    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y201        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y201        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.085    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_refclk
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.317
Sources:            { daq_refclk_p }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFH/I       n/a            1.592         8.317       6.725      BUFHCE_X0Y48   core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         4.159       3.305      SLICE_X48Y222  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         4.159       3.305      SLICE_X48Y222  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        4.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.935ns (36.389%)  route 1.634ns (63.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 12.556 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.983 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.929     5.912    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.720 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.886     7.606    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X48Y7          LUT3 (Prop_lut3_I1_O)        0.127     7.733 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.748     8.481    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.971 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.585    12.556    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/C
                         clock pessimism              1.108    13.664    
                         clock uncertainty           -0.035    13.629    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.331    13.298    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.298    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  4.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.192ns (69.523%)  route 0.084ns (30.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/Q
                         net (fo=1, routed)           0.084     2.047    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[3]
    SLICE_X51Y6          LUT3 (Prop_lut3_I1_O)        0.051     2.098 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.098    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[3]_i_1_n_0
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism             -0.602     1.835    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     1.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gbe_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gbe_refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
Low Pulse Width   Slow    SRLC32E/CLK           n/a            0.854         4.000       3.146      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK           n/a            0.854         4.000       3.146      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
  To Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  oei_clkfbout
  To Clock:  oei_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oei_clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[10]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 2.545ns (37.702%)  route 4.205ns (62.298%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.696ns = ( 14.696 - 8.000 ) 
    Source Clock Delay      (SCD):    7.338ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.677     3.305    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.382 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.443    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.523 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2729, routed)        1.815     7.338    gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X8Y11         RAMB18E1                                     r  gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     9.463 r  gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DOBDO[2]
                         net (fo=1, routed)           1.525    10.989    gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/spy_bufr[0][2][10]
    SLICE_X124Y44        LUT4 (Prop_lut4_I1_O)        0.105    11.094 r  gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_615/O
                         net (fo=1, routed)           0.243    11.336    gen_spy_afe[0].gen_spy_bit[6].spy_inst/genbuffer[2].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_151_3
    SLICE_X123Y44        LUT5 (Prop_lut5_I4_O)        0.105    11.441 r  gen_spy_afe[0].gen_spy_bit[6].spy_inst/genbuffer[2].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_315/O
                         net (fo=1, routed)           1.531    12.973    gen_spy_afe[0].gen_spy_bit[6].spy_inst/genbuffer[2].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_315_n_0
    SLICE_X78Y51         LUT6 (Prop_lut6_I0_O)        0.105    13.078 r  gen_spy_afe[0].gen_spy_bit[6].spy_inst/genbuffer[2].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_151/O
                         net (fo=1, routed)           0.671    13.749    eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_50
    SLICE_X77Y51         LUT6 (Prop_lut6_I5_O)        0.105    13.854 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_56/O
                         net (fo=1, routed)           0.235    14.089    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[10]
    RAMB36_X4Y10         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077     9.553 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.567    11.120    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.193 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    13.157    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.234 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2729, routed)        1.462    14.696    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y10         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.303    14.999    
                         clock uncertainty           -0.077    14.923    
    RAMB36_X4Y10         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[10])
                                                     -0.641    14.282    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                  0.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2729, routed)        0.640     2.860    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X97Y70         FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y70         FDRE (Prop_fdre_C_Q)         0.141     3.001 r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[5]/Q
                         net (fo=1, routed)           0.108     3.109    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch[5]
    SLICE_X96Y70         SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2729, routed)        0.913     3.528    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X96Y70         SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][5]_srl32/CLK
                         clock pessimism             -0.656     2.872    
    SLICE_X96Y70         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     3.056    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -3.056    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeiclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X7Y10     BRAM0_inst/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X96Y68     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X96Y68     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack       12.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.199ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.694ns (19.562%)  route 2.854ns (80.438%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 22.896 - 16.000 ) 
    Source Clock Delay      (SCD):    7.310ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.677     3.305    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.382 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.443    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.523 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.786     7.310    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X37Y38         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.379     7.689 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.673     8.362    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.105     8.467 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.731     9.198    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.105     9.303 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.703    10.006    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.105    10.111 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.747    10.857    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X37Y38         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077    17.553 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.567    19.120    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.193 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    21.157    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    21.234 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.662    22.896    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X37Y38         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.414    23.310    
                         clock uncertainty           -0.085    23.225    
    SLICE_X37Y38         FDRE (Setup_fdre_C_CE)      -0.168    23.057    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         23.057    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                 12.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[14]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.308%)  route 0.294ns (69.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.840ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X51Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.128     3.073 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/Q
                         net (fo=1, routed)           0.294     3.367    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[14]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.224     3.840    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_7
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.658     3.182    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[14])
                                                      0.055     3.237    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeihclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         8.000       7.500      SLICE_X51Y19        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         8.000       7.500      SLICE_X51Y19        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  local_clk62p5
  To Clock:  local_clk62p5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         local_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y7    endpoint_inst/mmcm0_clk0_inst/I
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  fclk1
  To Clock:  fclk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk1
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk1
  To Clock:  mclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 endpoint_inst/timestamp_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        15.472ns  (logic 2.284ns (14.762%)  route 13.188ns (85.238%))
  Logic Levels:           14  (CARRY4=13 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 14.450 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.216ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.968 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -2.678    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -2.597 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.661    -0.936    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.574    -4.510 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.832    -2.678    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.597 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       1.382    -1.216    endpoint_inst/mclk
    SLICE_X77Y129        FDRE                                         r  endpoint_inst/timestamp_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y129        FDRE (Prop_fdre_C_Q)         0.379    -0.837 f  endpoint_inst/timestamp_reg_reg[14]/Q
                         net (fo=85, routed)         13.188    12.352    endpoint_inst/timestamp[14]
    SLICE_X37Y153        LUT1 (Prop_lut1_I0_O)        0.105    12.457 r  endpoint_inst/gen_stc_a[2].gen_stc_c[2].stc_inst/ts_reg[16]_i_4__26/O
                         net (fo=1, routed)           0.000    12.457    endpoint_inst_n_1550
    SLICE_X37Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.914 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.914    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[16]_i_1_n_0
    SLICE_X37Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.012 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.012    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[20]_i_1_n_0
    SLICE_X37Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.110 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.110    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[24]_i_1_n_0
    SLICE_X37Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.208 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.208    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[28]_i_1_n_0
    SLICE_X37Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.306 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.306    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[32]_i_1_n_0
    SLICE_X37Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.403 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.403    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[36]_i_1_n_0
    SLICE_X37Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.501 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.501    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[40]_i_1_n_0
    SLICE_X37Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.599 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.599    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[44]_i_1_n_0
    SLICE_X37Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.697 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.697    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[48]_i_1_n_0
    SLICE_X37Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.795 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.795    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[52]_i_1_n_0
    SLICE_X37Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.893 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.893    gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[56]_i_1_n_0
    SLICE_X37Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.991 r  gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.991    endpoint_inst/ts_reg_reg[63]_26[0]
    SLICE_X37Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.256 r  endpoint_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.256    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/D[62]
    SLICE_X37Y165        FDRE                                         r  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.127    17.993    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    10.835 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           2.180    13.015    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    13.092 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.553    14.645    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.377    11.268 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.747    13.015    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.092 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       1.358    14.450    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/mclk
    SLICE_X37Y165        FDRE                                         r  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[62]/C
                         clock pessimism              0.311    14.761    
                         clock uncertainty           -0.097    14.663    
    SLICE_X37Y165        FDRE (Setup_fdre_C_D)        0.059    14.722    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  0.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 core_inst/gen_stream_sender[0].stream_sender_inst/ch1_1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/gen_stream_sender[0].stream_sender_inst/fifo_gen[2].fifo18e1_inst/DI[11]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.304%)  route 0.165ns (52.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.489     0.891    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.009 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.097    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.394    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.795 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.097    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       0.627    -0.445    core_inst/gen_stream_sender[0].stream_sender_inst/mclk
    SLICE_X8Y105         FDRE                                         r  core_inst/gen_stream_sender[0].stream_sender_inst/ch1_1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.148    -0.297 r  core_inst/gen_stream_sender[0].stream_sender_inst/ch1_1_reg_reg[5]/Q
                         net (fo=1, routed)           0.165    -0.132    core_inst/gen_stream_sender[0].stream_sender_inst/temp[2]_57[11]
    RAMB18_X0Y42         FIFO18E1                                     r  core_inst/gen_stream_sender[0].stream_sender_inst/fifo_gen[2].fifo18e1_inst/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.536     0.973    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.747 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.758    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.729 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.779    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.513 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.758    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.729 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       0.937    -0.792    core_inst/gen_stream_sender[0].stream_sender_inst/mclk
    RAMB18_X0Y42         FIFO18E1                                     r  core_inst/gen_stream_sender[0].stream_sender_inst/fifo_gen[2].fifo18e1_inst/WRCLK
                         clock pessimism              0.402    -0.390    
    RAMB18_X0Y42         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[11])
                                                      0.243    -0.147    core_inst/gen_stream_sender[0].stream_sender_inst/fifo_gen[2].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X80Y139    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X80Y139    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout1
  To Clock:  mmcm1_clkfbout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y9    endpoint_inst/mmcm1_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfbout
  To Clock:  mmcm0_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y8    endpoint_inst/mmcm0_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sclk100
  To Clock:  sclk100

Setup :            0  Failing Endpoints,  Worst Slack        5.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.589ns (16.843%)  route 2.908ns (83.157%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.074ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.968 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           2.290    -2.678    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.597 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, routed)         1.523    -1.074    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sys_clk
    SLICE_X85Y83         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.379    -0.695 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/Q
                         net (fo=17, routed)          0.747     0.052    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state[3]
    SLICE_X84Y82         LUT4 (Prop_lut4_I2_O)        0.105     0.157 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/f_ok_i_1/O
                         net (fo=18, routed)          1.417     1.573    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/f_ok_i_1_n_0
    SLICE_X81Y80         LUT6 (Prop_lut6_I0_O)        0.105     1.678 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr[0]_i_1/O
                         net (fo=16, routed)          0.744     2.423    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr[0]_i_1_n_0
    SLICE_X82Y82         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.127    11.993    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.158     4.835 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           2.180     7.015    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.092 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, routed)         1.401     8.493    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sys_clk
    SLICE_X82Y82         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[12]/C
                         clock pessimism              0.324     8.817    
                         clock uncertainty           -0.074     8.743    
    SLICE_X82Y82         FDRE (Setup_fdre_C_R)       -0.352     8.391    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                  5.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_t/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/td_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.558%)  route 0.232ns (64.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    -0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.489     0.891    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.901    -2.009 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.912    -1.097    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, routed)         0.624    -0.447    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_t/sys_clk
    SLICE_X87Y80         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_t/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.319 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_t/q_reg[0]/Q
                         net (fo=2, routed)           0.232    -0.087    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/t
    SLICE_X80Y80         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/td_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.536     0.973    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.721    -2.747 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.989    -1.758    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.729 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, routed)         0.897    -0.833    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sys_clk
    SLICE_X80Y80         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/td_reg/C
                         clock pessimism              0.649    -0.183    
    SLICE_X80Y80         FDRE (Hold_fdre_C_D)         0.005    -0.178    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/td_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT2 }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     GTPE2_COMMON/DRPCLK  n/a            5.714         10.000      4.286      GTPE2_COMMON_X0Y1  core_inst/core_mgt4_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2   n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0    endpoint_inst/mmcm0_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C               n/a            0.500         5.000       4.500      SLICE_X53Y199      core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Slow    FDRE/C               n/a            0.500         5.000       4.500      SLICE_X53Y199      core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        1.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.694ns (21.470%)  route 2.538ns (78.530%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 3.752 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.968 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           2.290    -2.678    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.597 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         1.782    -0.815    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X39Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.379    -0.436 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/Q
                         net (fo=2, routed)           0.658     0.222    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]
    SLICE_X40Y41         LUT4 (Prop_lut4_I3_O)        0.105     0.327 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6/O
                         net (fo=1, routed)           0.823     1.150    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I3_O)        0.105     1.255 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.438     1.694    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X42Y42         LUT3 (Prop_lut3_I1_O)        0.105     1.799 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.619     2.417    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.127     6.993    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.158    -0.165 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           2.180     2.015    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.092 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         1.660     3.752    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X38Y40         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/C
                         clock pessimism              0.406     4.158    
                         clock uncertainty           -0.067     4.091    
    SLICE_X38Y40         FDRE (Setup_fdre_C_R)       -0.352     3.739    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]
  -------------------------------------------------------------------
                         required time                          3.739    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                  1.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.559%)  route 0.074ns (28.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.489     0.891    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.901    -2.009 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -1.097    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         0.682    -0.389    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X28Y65         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.248 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[6]/Q
                         net (fo=4, routed)           0.074    -0.174    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[6]
    SLICE_X29Y65         LUT5 (Prop_lut5_I3_O)        0.045    -0.129 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_i_1/O
                         net (fo=1, routed)           0.000    -0.129    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.536     0.973    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.721    -2.747 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -1.758    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.729 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         0.956    -0.774    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X29Y65         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                         clock pessimism              0.397    -0.376    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.092    -0.284    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  fe_inst/IDELAYCTRL_inst/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  fe_inst/IDELAYCTRL_inst/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X70Y69     count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X70Y69     count_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk62p5
  To Clock:  ep_clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk2x rise@4.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.538ns (19.217%)  route 2.262ns (80.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.031ns = ( 10.031 - 4.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.607     2.736    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.813 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           1.797     4.609    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.690 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, routed)         1.551     6.241    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/clk
    SLICE_X92Y97         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y97         FDRE (Prop_fdre_C_Q)         0.433     6.674 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/Q
                         net (fo=1, routed)           2.262     8.936    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q
    SLICE_X156Y94        LUT3 (Prop_lut3_I1_O)        0.105     9.041 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q0/O
                         net (fo=1, routed)           0.000     9.041    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q0_n_0
    SLICE_X156Y94        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      4.000     4.000 r  
    AC3                                               0.000     4.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     4.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882     4.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.415     5.297    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726     6.023 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.567     6.590    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.663 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           1.712     8.375    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.452 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           1.579    10.031    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/CLK
    SLICE_X156Y94        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/C
                         clock pessimism              0.149    10.181    
                         clock uncertainty           -0.229     9.952    
    SLICE_X156Y94        FDRE (Setup_fdre_C_D)        0.030     9.982    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg
  -------------------------------------------------------------------
                         required time                          9.982    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  0.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk2x rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.672%)  route 0.593ns (78.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.206     0.624    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.895 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.214     1.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.159 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           0.684     1.843    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.869 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, routed)         0.705     2.574    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clko
    SLICE_X158Y69        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y69        FDRE (Prop_fdre_C_Q)         0.164     2.738 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/Q
                         net (fo=63, routed)          0.593     3.331    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/rst
    SLICE_X156Y73        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.311     0.764    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.196 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.246     1.442    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.495 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           0.739     2.235    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.264 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           0.975     3.238    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X156Y73        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
                         clock pessimism             -0.336     2.902    
                         clock uncertainty            0.229     3.131    
    SLICE_X156Y73        FDSE (Hold_fdse_C_S)        -0.018     3.113    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.113    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  ep_clk2x
  To Clock:  ep_clk62p5

Setup :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk62p5 rise@16.000ns - ep_clk2x rise@12.000ns)
  Data Path Delay:        2.516ns  (logic 0.379ns (15.061%)  route 2.137ns (84.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.021ns = ( 22.021 - 16.000 ) 
    Source Clock Delay      (SCD):    6.369ns = ( 18.369 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                     12.000    12.000 r  
    AC3                                               0.000    12.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    12.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923    12.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.449    13.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757    14.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.607    14.736    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.813 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           1.797    16.609    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    16.690 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           1.679    18.369    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X156Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y72        FDRE (Prop_fdre_C_Q)         0.379    18.748 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/Q
                         net (fo=18, routed)          2.137    20.886    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di
    SLICE_X156Y79        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.415    17.297    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    18.023 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.567    18.590    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.663 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           1.712    20.375    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    20.452 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, routed)         1.569    22.021    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk
    SLICE_X156Y79        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/C
                         clock pessimism              0.149    22.171    
                         clock uncertainty           -0.229    21.942    
    SLICE_X156Y79        FDRE (Setup_fdre_C_D)       -0.047    21.895    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg
  -------------------------------------------------------------------
                         required time                         21.895    
                         arrival time                         -20.886    
  -------------------------------------------------------------------
                         slack                                  1.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.141ns (15.121%)  route 0.791ns (84.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.206     0.624    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.895 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.214     1.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.159 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           0.684     1.843    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.869 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           0.703     2.572    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X156Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y72        FDRE (Prop_fdre_C_Q)         0.141     2.713 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/Q
                         net (fo=18, routed)          0.791     3.504    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di
    SLICE_X158Y73        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.311     0.764    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.196 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.246     1.442    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.495 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           0.739     2.235    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.264 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, routed)         0.975     3.238    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk
    SLICE_X158Y73        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[0]/C
                         clock pessimism             -0.336     2.902    
                         clock uncertainty            0.229     3.131    
    SLICE_X158Y73        FDRE (Hold_fdre_C_CE)       -0.016     3.115    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.390    





---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        5.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.379ns (19.566%)  route 1.558ns (80.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.819ns = ( 14.819 - 8.000 ) 
    Source Clock Delay      (SCD):    7.234ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.677     3.305    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.382 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.443    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.523 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.710     7.234    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.379     7.613 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           1.558     9.171    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077     9.553 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.567    11.120    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.193 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    13.157    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.234 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2729, routed)        1.585    14.819    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism              0.189    15.008    
                         clock uncertainty           -0.205    14.803    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)       -0.042    14.761    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  5.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.454%)  route 0.623ns (81.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X51Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     3.085 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.623     3.708    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2729, routed)        1.002     3.617    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.324     3.293    
                         clock uncertainty            0.205     3.498    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.047     3.545    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.545    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack        3.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        3.318ns  (logic 0.348ns (10.489%)  route 2.970ns (89.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.043ns = ( 23.043 - 16.000 ) 
    Source Clock Delay      (SCD):    7.081ns = ( 15.080 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     9.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     9.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.677    11.305    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.382 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    13.443    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.524 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2729, routed)        1.557    15.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X58Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDPE (Prop_fdpe_C_Q)         0.348    15.429 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           2.970    18.398    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077    17.553 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.567    19.120    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.193 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    21.157    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    21.234 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.809    23.043    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_7
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.189    23.232    
                         clock uncertainty           -0.205    23.027    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXPCOMMAALIGNEN)
                                                     -0.709    22.318    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                         -18.398    
  -------------------------------------------------------------------
                         slack                                  3.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.848%)  route 0.649ns (82.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2729, routed)        0.722     2.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.141     3.082 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.649     3.731    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.072     3.567    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.348ns (22.581%)  route 1.193ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 12.557 - 8.000 ) 
    Source Clock Delay      (SCD):    5.677ns
    Clock Pessimism Removal (CPR):    1.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.983 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.694     5.677    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X43Y22         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDPE (Prop_fdpe_C_Q)         0.348     6.025 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.193     7.218    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.971 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.586    12.557    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism              1.092    13.649    
                         clock uncertainty           -0.035    13.614    
    SLICE_X51Y6          FDCE (Recov_fdce_C_CLR)     -0.468    13.146    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                  5.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.408%)  route 0.269ns (65.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.720     1.818    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y15         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.141     1.959 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=4, routed)           0.269     2.228    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X51Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                         clock pessimism             -0.578     1.858    
    SLICE_X51Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.766    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        0.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.348ns (6.912%)  route 4.687ns (93.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.928ns = ( 14.928 - 8.000 ) 
    Source Clock Delay      (SCD):    7.077ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.677     3.305    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.382 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.443    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.523 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2729, routed)        1.553     7.076    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X107Y72        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.348     7.424 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1131, routed)        4.687    12.111    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl_1
    RAMB18_X8Y8          FIFO18E1                                     f  eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077     9.553 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.567    11.120    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.193 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    13.157    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.234 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2729, routed)        1.694    14.928    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X8Y8          FIFO18E1                                     r  eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.303    15.231    
                         clock uncertainty           -0.077    15.155    
    RAMB18_X8Y8          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.202    12.953    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                  0.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.246ns (34.793%)  route 0.461ns (65.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2729, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X46Y40         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDPE (Prop_fdpe_C_Q)         0.148     3.092 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.280     3.372    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X47Y40         LUT2 (Prop_lut2_I0_O)        0.098     3.470 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.181     3.651    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X50Y40         FDPE                                         f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2729, routed)        1.003     3.618    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X50Y40         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.637     2.981    
    SLICE_X50Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     2.886    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  0.765    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        2.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.478ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.433ns (18.416%)  route 1.918ns (81.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 3.664 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.968 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           2.290    -2.678    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.597 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         1.556    -1.041    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y53         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDPE (Prop_fdpe_C_Q)         0.433    -0.608 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.918     1.310    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X43Y26         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.127     6.993    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.158    -0.165 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           2.180     2.015    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.092 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         1.572     3.664    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X43Y26         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.324     3.988    
                         clock uncertainty           -0.067     3.921    
    SLICE_X43Y26         FDCE (Recov_fdce_C_CLR)     -0.331     3.590    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          3.590    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                  2.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.164ns (21.682%)  route 0.592ns (78.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.489     0.891    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.901    -2.009 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -1.097    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         0.652    -0.419    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y53         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDPE (Prop_fdpe_C_Q)         0.164    -0.255 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.592     0.337    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X39Y39         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.536     0.973    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.721    -2.747 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -1.758    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.729 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         1.031    -0.699    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X39Y39         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.649    -0.049    
    SLICE_X39Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.141    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.478    





