<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>sssp_kernel_0</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_106_1>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>12302</IterationLatency>
            </VITIS_LOOP_106_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>34</BRAM_18K>
            <FF>168443</FF>
            <LUT>633324</LUT>
            <URAM>5</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sssp_kernel_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>sssp_kernel_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>sssp_kernel_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>sssp_kernel_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>sssp_kernel_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>sssp_kernel_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>size</name>
            <Object>size</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vertices</name>
            <Object>vertices</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>sssp_kernel_0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_sssp_kernel_0_Pipeline_VITIS_LOOP_54_1_fu_708</InstName>
                    <ModuleName>sssp_kernel_0_Pipeline_VITIS_LOOP_54_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>708</ID>
                    <BindInstances>add_ln54_fu_2763_p2 add_ln56_fu_2785_p2 empty_694_fu_2803_p2 empty_697_fu_2834_p2 empty_700_fu_2859_p2 empty_703_fu_2884_p2 empty_706_fu_2909_p2 empty_709_fu_2934_p2 empty_712_fu_2959_p2 empty_715_fu_2984_p2 empty_718_fu_3009_p2 empty_721_fu_3042_p2 empty_724_fu_3087_p2 empty_727_fu_3134_p2 empty_730_fu_3181_p2 empty_733_fu_3228_p2 empty_736_fu_3275_p2 empty_739_fu_3322_p2 empty_742_fu_3369_p2 empty_745_fu_3416_p2 empty_748_fu_3463_p2 empty_751_fu_3510_p2 empty_754_fu_3557_p2 empty_757_fu_3604_p2 empty_760_fu_3651_p2 empty_763_fu_3698_p2 empty_766_fu_3745_p2 empty_769_fu_3792_p2 empty_772_fu_3839_p2 empty_775_fu_3886_p2 empty_778_fu_3933_p2 empty_781_fu_3980_p2 empty_784_fu_4027_p2 empty_787_fu_4042_p2 empty_790_fu_4121_p2 empty_793_fu_4167_p2 empty_796_fu_4214_p2 empty_799_fu_4261_p2 empty_802_fu_4308_p2 empty_805_fu_4355_p2 empty_808_fu_4402_p2 empty_811_fu_4449_p2 empty_814_fu_4496_p2 empty_817_fu_4543_p2 empty_820_fu_4576_p2 empty_823_fu_4609_p2 empty_826_fu_4642_p2 empty_829_fu_4675_p2 empty_832_fu_4708_p2 empty_835_fu_4741_p2 empty_838_fu_4774_p2 empty_841_fu_4807_p2 empty_844_fu_4840_p2 empty_847_fu_4873_p2 empty_850_fu_4906_p2 empty_853_fu_4939_p2 empty_856_fu_4972_p2 empty_859_fu_5005_p2 empty_862_fu_5038_p2 empty_865_fu_5071_p2 empty_868_fu_5104_p2 empty_871_fu_5137_p2 empty_874_fu_5170_p2 empty_877_fu_5203_p2 empty_880_fu_5236_p2 empty_883_fu_5251_p2 empty_886_fu_5302_p2 empty_889_fu_5334_p2 empty_892_fu_5367_p2 empty_895_fu_5400_p2 empty_898_fu_5433_p2 empty_901_fu_5466_p2 empty_904_fu_5499_p2 empty_907_fu_5532_p2 empty_910_fu_5565_p2 empty_913_fu_5598_p2 empty_916_fu_5631_p2 empty_919_fu_5664_p2 empty_922_fu_5697_p2 empty_925_fu_5730_p2 empty_928_fu_5763_p2 empty_931_fu_5796_p2 empty_934_fu_5829_p2 empty_937_fu_5862_p2 empty_940_fu_5895_p2 empty_943_fu_5928_p2 empty_946_fu_5961_p2 empty_949_fu_5994_p2 empty_952_fu_6027_p2 empty_955_fu_6060_p2 empty_958_fu_6093_p2 empty_961_fu_6126_p2 empty_964_fu_6159_p2 empty_967_fu_6192_p2 empty_970_fu_6225_p2 empty_973_fu_6258_p2 empty_976_fu_6291_p2 empty_979_fu_6306_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_buffer_compute_1_fu_769</InstName>
                    <ModuleName>buffer_compute_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>769</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_kernel_1_fu_522</InstName>
                            <ModuleName>PE_kernel_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>522</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_kernel_1_Pipeline_init_distances_fu_308</InstName>
                                    <ModuleName>PE_kernel_1_Pipeline_init_distances</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>308</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_kernel_1_Pipeline_sssp_computation_VITIS_LOOP_33_1_fu_347</InstName>
                                    <ModuleName>PE_kernel_1_Pipeline_sssp_computation_VITIS_LOOP_33_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>347</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_kernel_1_Pipeline_write_distances_fu_425</InstName>
                                    <ModuleName>PE_kernel_1_Pipeline_write_distances</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>425</ID>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_sssp_kernel_0_Pipeline_VITIS_LOOP_70_1_fu_906</InstName>
                    <ModuleName>sssp_kernel_0_Pipeline_VITIS_LOOP_70_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>906</ID>
                    <BindInstances>add_ln70_fu_1299_p2 add_ln72_fu_1352_p2 empty_216_fu_1369_p2 empty_220_fu_1417_p2 empty_224_fu_1465_p2 empty_228_fu_1513_p2 empty_232_fu_1561_p2 empty_236_fu_1609_p2 empty_240_fu_1657_p2 empty_244_fu_1705_p2 empty_248_fu_1753_p2 empty_252_fu_1801_p2 empty_256_fu_1849_p2 empty_260_fu_1897_p2 empty_264_fu_1945_p2 empty_268_fu_1993_p2 empty_272_fu_2041_p2 empty_276_fu_2089_p2 empty_280_fu_2137_p2 empty_284_fu_2185_p2 empty_288_fu_2233_p2 empty_292_fu_2281_p2 empty_296_fu_2329_p2 empty_300_fu_2377_p2 empty_304_fu_2425_p2 empty_308_fu_2473_p2 empty_312_fu_2521_p2 empty_316_fu_2569_p2 empty_320_fu_2617_p2 empty_324_fu_2665_p2 empty_328_fu_2713_p2 empty_332_fu_2761_p2 empty_336_fu_2809_p2 empty_340_fu_2824_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sssp_kernel_0_Pipeline_VITIS_LOOP_54_15_fu_947</InstName>
                    <ModuleName>sssp_kernel_0_Pipeline_VITIS_LOOP_54_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>947</ID>
                    <BindInstances>add_ln54_fu_2763_p2 add_ln56_fu_2785_p2 empty_375_fu_2803_p2 empty_378_fu_2834_p2 empty_381_fu_2859_p2 empty_384_fu_2884_p2 empty_387_fu_2909_p2 empty_390_fu_2934_p2 empty_393_fu_2959_p2 empty_396_fu_2984_p2 empty_399_fu_3009_p2 empty_402_fu_3042_p2 empty_405_fu_3087_p2 empty_408_fu_3134_p2 empty_411_fu_3181_p2 empty_414_fu_3228_p2 empty_417_fu_3275_p2 empty_420_fu_3322_p2 empty_423_fu_3369_p2 empty_426_fu_3416_p2 empty_429_fu_3463_p2 empty_432_fu_3510_p2 empty_435_fu_3557_p2 empty_438_fu_3604_p2 empty_441_fu_3651_p2 empty_444_fu_3698_p2 empty_447_fu_3745_p2 empty_450_fu_3792_p2 empty_453_fu_3839_p2 empty_456_fu_3886_p2 empty_459_fu_3933_p2 empty_462_fu_3980_p2 empty_465_fu_4027_p2 empty_468_fu_4042_p2 empty_471_fu_4121_p2 empty_474_fu_4167_p2 empty_477_fu_4214_p2 empty_480_fu_4261_p2 empty_483_fu_4308_p2 empty_486_fu_4355_p2 empty_489_fu_4402_p2 empty_492_fu_4449_p2 empty_495_fu_4496_p2 empty_498_fu_4543_p2 empty_501_fu_4576_p2 empty_504_fu_4609_p2 empty_507_fu_4642_p2 empty_510_fu_4675_p2 empty_513_fu_4708_p2 empty_516_fu_4741_p2 empty_519_fu_4774_p2 empty_522_fu_4807_p2 empty_525_fu_4840_p2 empty_528_fu_4873_p2 empty_531_fu_4906_p2 empty_534_fu_4939_p2 empty_537_fu_4972_p2 empty_540_fu_5005_p2 empty_543_fu_5038_p2 empty_546_fu_5071_p2 empty_549_fu_5104_p2 empty_552_fu_5137_p2 empty_555_fu_5170_p2 empty_558_fu_5203_p2 empty_561_fu_5236_p2 empty_564_fu_5251_p2 empty_567_fu_5302_p2 empty_570_fu_5334_p2 empty_573_fu_5367_p2 empty_576_fu_5400_p2 empty_579_fu_5433_p2 empty_582_fu_5466_p2 empty_585_fu_5499_p2 empty_588_fu_5532_p2 empty_591_fu_5565_p2 empty_594_fu_5598_p2 empty_597_fu_5631_p2 empty_600_fu_5664_p2 empty_603_fu_5697_p2 empty_606_fu_5730_p2 empty_609_fu_5763_p2 empty_612_fu_5796_p2 empty_615_fu_5829_p2 empty_618_fu_5862_p2 empty_621_fu_5895_p2 empty_624_fu_5928_p2 empty_627_fu_5961_p2 empty_630_fu_5994_p2 empty_633_fu_6027_p2 empty_636_fu_6060_p2 empty_639_fu_6093_p2 empty_642_fu_6126_p2 empty_645_fu_6159_p2 empty_648_fu_6192_p2 empty_651_fu_6225_p2 empty_654_fu_6258_p2 empty_657_fu_6291_p2 empty_660_fu_6306_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_buffer_compute_fu_1008</InstName>
                    <ModuleName>buffer_compute</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1008</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_kernel_fu_268</InstName>
                            <ModuleName>PE_kernel</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>268</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_kernel_Pipeline_init_distances_fu_316</InstName>
                                    <ModuleName>PE_kernel_Pipeline_init_distances</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>316</ID>
                                    <BindInstances>add_ln25_fu_549_p2 add_ln27_fu_559_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1_fu_355</InstName>
                                    <ModuleName>PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>355</ID>
                                    <BindInstances>add_ln32_fu_1035_p2 add_ln35_fu_1077_p2 add_ln36_fu_1087_p2 add_ln37_fu_1097_p2 distance_buffer_1_33_fu_1282_p2 add_ln33_fu_1058_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_kernel_Pipeline_write_distances_fu_433</InstName>
                                    <ModuleName>PE_kernel_Pipeline_write_distances</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>433</ID>
                                    <BindInstances>add_ln47_fu_329_p2 add_ln49_fu_339_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln32_fu_631_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_sssp_kernel_0_Pipeline_VITIS_LOOP_70_16_fu_1018</InstName>
                    <ModuleName>sssp_kernel_0_Pipeline_VITIS_LOOP_70_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1018</ID>
                    <BindInstances>add_ln70_fu_39840_p2 add_ln72_fu_39866_p2 empty_56_fu_39883_p2 empty_60_fu_39917_p2 empty_64_fu_39951_p2 empty_68_fu_39985_p2 empty_72_fu_40019_p2 empty_76_fu_40053_p2 empty_80_fu_40087_p2 empty_84_fu_40121_p2 empty_88_fu_40155_p2 empty_92_fu_40189_p2 empty_96_fu_40223_p2 empty_100_fu_40257_p2 empty_104_fu_40291_p2 empty_108_fu_40325_p2 empty_112_fu_40359_p2 empty_116_fu_40393_p2 empty_120_fu_40426_p2 empty_124_fu_40459_p2 empty_128_fu_40493_p2 empty_132_fu_40527_p2 empty_136_fu_40560_p2 empty_140_fu_40593_p2 empty_144_fu_40627_p2 empty_148_fu_40661_p2 empty_152_fu_40694_p2 empty_156_fu_40727_p2 empty_160_fu_40761_p2 empty_164_fu_40795_p2 empty_168_fu_40828_p2 empty_172_fu_40861_p2 empty_176_fu_40895_p2 empty_180_fu_40910_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>e_src_buffer_a_U e_src_buffer_b_U e_dst_buffer_a_U e_dst_buffer_b_U out_deg_buffer_a_U out_deg_buffer_b_U output_buffer_a_U output_buffer_b_0_U output_buffer_b_1_U output_buffer_b_2_U output_buffer_b_3_U output_buffer_b_4_U output_buffer_b_5_U output_buffer_b_6_U output_buffer_b_7_U output_buffer_b_8_U output_buffer_b_9_U output_buffer_b_10_U output_buffer_b_11_U output_buffer_b_12_U output_buffer_b_13_U output_buffer_b_14_U output_buffer_b_15_U output_buffer_b_16_U output_buffer_b_17_U output_buffer_b_18_U output_buffer_b_19_U output_buffer_b_20_U output_buffer_b_21_U output_buffer_b_22_U output_buffer_b_23_U output_buffer_b_24_U output_buffer_b_25_U output_buffer_b_26_U output_buffer_b_27_U output_buffer_b_28_U output_buffer_b_29_U output_buffer_b_30_U output_buffer_b_31_U output_buffer_b_32_U output_buffer_b_33_U output_buffer_b_34_U output_buffer_b_35_U output_buffer_b_36_U output_buffer_b_37_U output_buffer_b_38_U output_buffer_b_39_U output_buffer_b_40_U output_buffer_b_41_U output_buffer_b_42_U output_buffer_b_43_U output_buffer_b_44_U output_buffer_b_45_U output_buffer_b_46_U output_buffer_b_47_U output_buffer_b_48_U output_buffer_b_49_U output_buffer_b_50_U output_buffer_b_51_U output_buffer_b_52_U output_buffer_b_53_U output_buffer_b_54_U output_buffer_b_55_U output_buffer_b_56_U output_buffer_b_57_U output_buffer_b_58_U output_buffer_b_59_U output_buffer_b_60_U output_buffer_b_61_U output_buffer_b_62_U output_buffer_b_63_U output_buffer_b_64_U output_buffer_b_65_U output_buffer_b_66_U output_buffer_b_67_U output_buffer_b_68_U output_buffer_b_69_U output_buffer_b_70_U output_buffer_b_71_U output_buffer_b_72_U output_buffer_b_73_U output_buffer_b_74_U output_buffer_b_75_U output_buffer_b_76_U output_buffer_b_77_U output_buffer_b_78_U output_buffer_b_79_U output_buffer_b_80_U output_buffer_b_81_U output_buffer_b_82_U output_buffer_b_83_U output_buffer_b_84_U output_buffer_b_85_U output_buffer_b_86_U output_buffer_b_87_U output_buffer_b_88_U output_buffer_b_89_U output_buffer_b_90_U output_buffer_b_91_U output_buffer_b_92_U output_buffer_b_93_U output_buffer_b_94_U output_buffer_b_95_U output_buffer_b_96_U output_buffer_b_97_U output_buffer_b_98_U output_buffer_b_99_U output_buffer_b_100_U output_buffer_b_101_U output_buffer_b_102_U output_buffer_b_103_U output_buffer_b_104_U output_buffer_b_105_U output_buffer_b_106_U output_buffer_b_107_U output_buffer_b_108_U output_buffer_b_109_U output_buffer_b_110_U output_buffer_b_111_U output_buffer_b_112_U output_buffer_b_113_U output_buffer_b_114_U output_buffer_b_115_U output_buffer_b_116_U output_buffer_b_117_U output_buffer_b_118_U output_buffer_b_119_U output_buffer_b_120_U output_buffer_b_121_U output_buffer_b_122_U output_buffer_b_123_U output_buffer_b_124_U output_buffer_b_125_U output_buffer_b_126_U output_buffer_b_127_U p_neg_fu_1192_p2 p_neg_t_fu_1223_p2 add_fu_1254_p2 empty_fu_1276_p2 empty_982_fu_1290_p2 empty_983_fu_1304_p2 empty_984_fu_1318_p2 empty_985_fu_1332_p2 empty_986_fu_1346_p2 empty_987_fu_1360_p2 empty_989_fu_1388_p2 empty_990_fu_1402_p2 empty_991_fu_1416_p2 empty_992_fu_1430_p2 empty_993_fu_1444_p2 empty_994_fu_1458_p2 empty_995_fu_1472_p2 empty_996_fu_1498_p2 empty_997_fu_1512_p2 empty_998_fu_1526_p2 empty_999_fu_1540_p2 empty_1000_fu_1554_p2 empty_1001_fu_1568_p2 empty_1002_fu_1582_p2 empty_1004_fu_1610_p2 empty_1005_fu_1624_p2 empty_1006_fu_1638_p2 empty_1007_fu_1652_p2 empty_1008_fu_1666_p2 empty_1009_fu_1680_p2 empty_1010_fu_1694_p2 empty_1011_fu_1720_p2 empty_1012_fu_1734_p2 empty_1013_fu_1748_p2 empty_1014_fu_1762_p2 empty_1015_fu_1776_p2 empty_1016_fu_1790_p2 empty_1017_fu_1804_p2 empty_1019_fu_1832_p2 empty_1020_fu_1846_p2 empty_1021_fu_1860_p2 empty_1022_fu_1874_p2 empty_1023_fu_1888_p2 empty_1024_fu_1902_p2 empty_1025_fu_1916_p2 empty_1027_fu_1952_p2 empty_1029_fu_1976_p2 empty_1031_fu_2000_p2 empty_1033_fu_2024_p2 empty_1035_fu_2048_p2 empty_1037_fu_2072_p2 empty_1039_fu_2096_p2 empty_1043_fu_2144_p2 empty_1045_fu_2168_p2 empty_1047_fu_2192_p2 empty_1049_fu_2216_p2 empty_1051_fu_2240_p2 empty_1053_fu_2264_p2 empty_1055_fu_2288_p2 add_ln106_fu_2320_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>sssp_kernel_0_Pipeline_VITIS_LOOP_54_1</Name>
            <Loops>
                <VITIS_LOOP_54_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12299</Best-caseLatency>
                    <Average-caseLatency>12299</Average-caseLatency>
                    <Worst-caseLatency>12299</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.993 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.993 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.993 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12299</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_1>
                        <Name>VITIS_LOOP_54_1</Name>
                        <TripCount>128</TripCount>
                        <Latency>12297</Latency>
                        <AbsoluteTimeLatency>40.986 us</AbsoluteTimeLatency>
                        <PipelineII>96</PipelineII>
                        <PipelineDepth>106</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_54_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>57970</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>217858</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_2763_p2" SOURCE="sssp_kernel.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_2785_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_694_fu_2803_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_694"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_697_fu_2834_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_697"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_700_fu_2859_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_700"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_703_fu_2884_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_703"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_706_fu_2909_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_706"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_709_fu_2934_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_709"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_712_fu_2959_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_715_fu_2984_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_715"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_718_fu_3009_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_718"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_721_fu_3042_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_721"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_724_fu_3087_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_724"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_727_fu_3134_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_727"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_730_fu_3181_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_730"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_733_fu_3228_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_733"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_736_fu_3275_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_736"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_739_fu_3322_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_739"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_742_fu_3369_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_742"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_745_fu_3416_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_745"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_748_fu_3463_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_748"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_751_fu_3510_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_751"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_754_fu_3557_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_754"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_757_fu_3604_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_757"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_760_fu_3651_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_760"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_763_fu_3698_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_763"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_766_fu_3745_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_766"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_769_fu_3792_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_769"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_772_fu_3839_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_772"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_775_fu_3886_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_775"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_778_fu_3933_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_778"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_781_fu_3980_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_781"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_784_fu_4027_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_784"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_787_fu_4042_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_787"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_790_fu_4121_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_790"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_793_fu_4167_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_793"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_796_fu_4214_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_796"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_799_fu_4261_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_799"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_802_fu_4308_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_802"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_805_fu_4355_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_805"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_808_fu_4402_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_808"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_811_fu_4449_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_811"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_814_fu_4496_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_814"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_817_fu_4543_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_817"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_820_fu_4576_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_820"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_823_fu_4609_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_823"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_826_fu_4642_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_826"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_829_fu_4675_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_829"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_832_fu_4708_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_832"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_835_fu_4741_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_835"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_838_fu_4774_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_838"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_841_fu_4807_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_841"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_844_fu_4840_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_844"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_847_fu_4873_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_847"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_850_fu_4906_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_850"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_853_fu_4939_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_853"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_856_fu_4972_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_856"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_859_fu_5005_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_859"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_862_fu_5038_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_862"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_865_fu_5071_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_865"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_868_fu_5104_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_868"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_871_fu_5137_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_871"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_874_fu_5170_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_874"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_877_fu_5203_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_877"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_880_fu_5236_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_880"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_883_fu_5251_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_883"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_886_fu_5302_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_886"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_889_fu_5334_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_889"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_892_fu_5367_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_892"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_895_fu_5400_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_895"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_898_fu_5433_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_898"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_901_fu_5466_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_901"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_904_fu_5499_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_904"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_907_fu_5532_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_907"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_910_fu_5565_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_910"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_913_fu_5598_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_913"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_916_fu_5631_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_916"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_919_fu_5664_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_919"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_922_fu_5697_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_922"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_925_fu_5730_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_925"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_928_fu_5763_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_928"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_931_fu_5796_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_931"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_934_fu_5829_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_934"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_937_fu_5862_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_937"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_940_fu_5895_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_940"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_943_fu_5928_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_943"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_946_fu_5961_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_946"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_949_fu_5994_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_949"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_952_fu_6027_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_952"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_955_fu_6060_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_955"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_958_fu_6093_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_958"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_961_fu_6126_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_961"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_964_fu_6159_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_964"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_967_fu_6192_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_967"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_970_fu_6225_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_970"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_973_fu_6258_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_973"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_976_fu_6291_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_976"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_979_fu_6306_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_979"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE_kernel_1_Pipeline_init_distances</Name>
            <Loops>
                <init_distances/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.117 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.117 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.117 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_distances>
                        <Name>init_distances</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.110 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </init_distances>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1078</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>102</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_kernel_1_Pipeline_sssp_computation_VITIS_LOOP_33_1</Name>
            <Loops>
                <sssp_computation_VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sssp_computation_VITIS_LOOP_33_1>
                        <Name>sssp_computation_VITIS_LOOP_33_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </sssp_computation_VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2176</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1212</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_kernel_1_Pipeline_write_distances</Name>
            <Loops>
                <write_distances/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.353</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.113 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.113 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.113 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <write_distances>
                        <Name>write_distances</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </write_distances>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>198</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_kernel_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3324</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1616</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>buffer_compute_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3581</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7348</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>sssp_kernel_0_Pipeline_VITIS_LOOP_70_1</Name>
            <Loops>
                <VITIS_LOOP_70_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4105</Best-caseLatency>
                    <Average-caseLatency>4105</Average-caseLatency>
                    <Worst-caseLatency>4105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.682 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.682 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.682 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_70_1>
                        <Name>VITIS_LOOP_70_1</Name>
                        <TripCount>128</TripCount>
                        <Latency>4103</Latency>
                        <AbsoluteTimeLatency>13.675 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_70_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18576</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73066</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_1299_p2" SOURCE="sssp_kernel.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_1352_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_216_fu_1369_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_216"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_220_fu_1417_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_220"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_224_fu_1465_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_224"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_228_fu_1513_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_228"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_232_fu_1561_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_232"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_236_fu_1609_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_236"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_240_fu_1657_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_240"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_244_fu_1705_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_244"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_248_fu_1753_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_248"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_252_fu_1801_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_252"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_256_fu_1849_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_256"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_260_fu_1897_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_260"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_264_fu_1945_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_264"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_268_fu_1993_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_268"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_272_fu_2041_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_272"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_276_fu_2089_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_276"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_280_fu_2137_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_280"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_284_fu_2185_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_284"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_288_fu_2233_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_288"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_292_fu_2281_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_292"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_296_fu_2329_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_296"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_300_fu_2377_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_300"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_304_fu_2425_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_304"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_308_fu_2473_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_308"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_312_fu_2521_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_312"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_316_fu_2569_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_316"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_320_fu_2617_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_320"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_324_fu_2665_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_324"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_328_fu_2713_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_328"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_332_fu_2761_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_332"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_336_fu_2809_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_336"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_340_fu_2824_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_340"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sssp_kernel_0_Pipeline_VITIS_LOOP_54_15</Name>
            <Loops>
                <VITIS_LOOP_54_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12299</Best-caseLatency>
                    <Average-caseLatency>12299</Average-caseLatency>
                    <Worst-caseLatency>12299</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.993 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.993 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.993 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12299</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_1>
                        <Name>VITIS_LOOP_54_1</Name>
                        <TripCount>128</TripCount>
                        <Latency>12297</Latency>
                        <AbsoluteTimeLatency>40.986 us</AbsoluteTimeLatency>
                        <PipelineII>96</PipelineII>
                        <PipelineDepth>106</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_54_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>57970</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>217858</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_2763_p2" SOURCE="sssp_kernel.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_2785_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_375_fu_2803_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_375"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_378_fu_2834_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_378"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_381_fu_2859_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_381"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_384_fu_2884_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_384"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_387_fu_2909_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_387"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_390_fu_2934_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_390"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_393_fu_2959_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_393"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_396_fu_2984_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_396"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_399_fu_3009_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_399"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_402_fu_3042_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_402"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_405_fu_3087_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_405"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_408_fu_3134_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_408"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_411_fu_3181_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_411"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_414_fu_3228_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_414"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_417_fu_3275_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_417"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_420_fu_3322_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_420"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_423_fu_3369_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_423"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_426_fu_3416_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_426"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_429_fu_3463_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_429"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_432_fu_3510_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_432"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_435_fu_3557_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_435"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_438_fu_3604_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_438"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_441_fu_3651_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_441"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_444_fu_3698_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_444"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_447_fu_3745_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_447"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_450_fu_3792_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_450"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_453_fu_3839_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_453"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_456_fu_3886_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_456"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_459_fu_3933_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_459"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_462_fu_3980_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_462"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_465_fu_4027_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_465"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_468_fu_4042_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_468"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_471_fu_4121_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_471"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_474_fu_4167_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_474"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_477_fu_4214_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_477"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_480_fu_4261_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_480"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_483_fu_4308_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_483"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_486_fu_4355_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_486"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_489_fu_4402_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_489"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_492_fu_4449_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_492"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_495_fu_4496_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_495"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_498_fu_4543_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_498"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_501_fu_4576_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_501"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_504_fu_4609_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_504"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_507_fu_4642_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_507"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_510_fu_4675_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_510"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_513_fu_4708_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_513"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_516_fu_4741_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_516"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_519_fu_4774_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_519"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_522_fu_4807_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_522"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_525_fu_4840_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_525"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_528_fu_4873_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_528"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_531_fu_4906_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_531"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_534_fu_4939_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_534"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_537_fu_4972_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_537"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_540_fu_5005_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_540"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_543_fu_5038_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_543"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_546_fu_5071_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_546"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_549_fu_5104_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_549"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_552_fu_5137_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_552"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_555_fu_5170_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_555"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_558_fu_5203_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_558"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_561_fu_5236_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_561"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_564_fu_5251_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_564"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_567_fu_5302_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_567"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_570_fu_5334_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_570"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_573_fu_5367_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_573"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_576_fu_5400_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_576"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_579_fu_5433_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_579"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_582_fu_5466_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_582"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_585_fu_5499_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_585"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_588_fu_5532_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_588"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_591_fu_5565_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_591"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_594_fu_5598_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_594"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_597_fu_5631_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_597"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_600_fu_5664_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_600"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_603_fu_5697_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_603"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_606_fu_5730_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_606"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_609_fu_5763_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_609"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_612_fu_5796_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_612"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_615_fu_5829_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_615"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_618_fu_5862_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_618"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_621_fu_5895_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_621"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_624_fu_5928_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_624"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_627_fu_5961_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_627"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_630_fu_5994_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_630"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_633_fu_6027_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_633"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_636_fu_6060_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_636"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_639_fu_6093_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_639"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_642_fu_6126_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_642"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_645_fu_6159_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_645"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_648_fu_6192_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_648"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_651_fu_6225_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_651"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_654_fu_6258_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_654"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_657_fu_6291_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_657"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_660_fu_6306_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_660"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE_kernel_Pipeline_init_distances</Name>
            <Loops>
                <init_distances/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.117 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.117 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.117 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_distances>
                        <Name>init_distances</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.110 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </init_distances>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1078</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>102</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_distances" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_549_p2" SOURCE="sssp_kernel.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_distances" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_559_p2" SOURCE="sssp_kernel.cpp:27" URAM="0" VARIABLE="add_ln27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1</Name>
            <Loops>
                <sssp_computation_VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sssp_computation_VITIS_LOOP_33_1>
                        <Name>sssp_computation_VITIS_LOOP_33_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </sssp_computation_VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2176</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1212</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sssp_computation_VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_1035_p2" SOURCE="sssp_kernel.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sssp_computation_VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_1077_p2" SOURCE="sssp_kernel.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sssp_computation_VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_1087_p2" SOURCE="sssp_kernel.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sssp_computation_VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_1097_p2" SOURCE="sssp_kernel.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sssp_computation_VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="distance_buffer_1_33_fu_1282_p2" SOURCE="sssp_kernel.cpp:39" URAM="0" VARIABLE="distance_buffer_1_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sssp_computation_VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1058_p2" SOURCE="sssp_kernel.cpp:33" URAM="0" VARIABLE="add_ln33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE_kernel_Pipeline_write_distances</Name>
            <Loops>
                <write_distances/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.113 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.113 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.113 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <write_distances>
                        <Name>write_distances</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </write_distances>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>217</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="write_distances" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_329_p2" SOURCE="sssp_kernel.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="write_distances" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_339_p2" SOURCE="sssp_kernel.cpp:49" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE_kernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3331</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1635</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_631_p2" SOURCE="sssp_kernel.cpp:32" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>buffer_compute</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3588</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5759</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>sssp_kernel_0_Pipeline_VITIS_LOOP_70_16</Name>
            <Loops>
                <VITIS_LOOP_70_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4113</Best-caseLatency>
                    <Average-caseLatency>4113</Average-caseLatency>
                    <Worst-caseLatency>4113</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.709 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.709 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.709 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4113</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_70_1>
                        <Name>VITIS_LOOP_70_1</Name>
                        <TripCount>128</TripCount>
                        <Latency>4111</Latency>
                        <AbsoluteTimeLatency>13.702 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_70_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19080</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94593</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_39840_p2" SOURCE="sssp_kernel.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_39866_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_39883_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_39917_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_39951_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_39985_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_40019_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_40053_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_80_fu_40087_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_40121_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_88_fu_40155_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_40189_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_40223_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_100_fu_40257_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_104_fu_40291_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_40325_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_112_fu_40359_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_40393_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_120_fu_40426_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_124_fu_40459_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_40493_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_132_fu_40527_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_136_fu_40560_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_140_fu_40593_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_144_fu_40627_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_144"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_148_fu_40661_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_148"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_152_fu_40694_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_152"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_40727_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_156"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_160_fu_40761_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_160"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_40795_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_164"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_168_fu_40828_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_168"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_172_fu_40861_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_172"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_176_fu_40895_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_176"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_180_fu_40910_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_180"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sssp_kernel_0</Name>
            <Loops>
                <VITIS_LOOP_106_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_106_1>
                        <Name>VITIS_LOOP_106_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>12302</IterationLatency>
                        <PipelineDepth>12302</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_106_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>34</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>168443</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>633324</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <URAM>5</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_src_buffer_a_U" SOURCE="sssp_kernel.cpp:92" URAM="1" VARIABLE="e_src_buffer_a"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_src_buffer_b_U" SOURCE="sssp_kernel.cpp:93" URAM="1" VARIABLE="e_src_buffer_b"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_dst_buffer_a_U" SOURCE="sssp_kernel.cpp:94" URAM="0" VARIABLE="e_dst_buffer_a"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_dst_buffer_b_U" SOURCE="sssp_kernel.cpp:95" URAM="0" VARIABLE="e_dst_buffer_b"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_deg_buffer_a_U" SOURCE="sssp_kernel.cpp:96" URAM="1" VARIABLE="out_deg_buffer_a"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_deg_buffer_b_U" SOURCE="sssp_kernel.cpp:97" URAM="1" VARIABLE="out_deg_buffer_b"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="output_buffer_a_U" SOURCE="sssp_kernel.cpp:98" URAM="1" VARIABLE="output_buffer_a"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_0_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_1_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_2_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_3_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_4_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_5_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_6_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_7_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_8_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_9_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_10_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_11_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_12_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_13_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_14_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_15_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_16_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_17_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_18_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_19_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_20_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_21_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_22_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_23_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_24_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_25_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_26_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_27_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_28_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_29_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_30_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_31_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_32_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_33_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_34_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_35_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_36_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_37_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_38_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_39_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_40_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_41_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_42_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_43_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_44_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_45_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_46_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_47_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_48_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_49_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_50_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_51_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_52_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_53_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_54_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_55_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_56_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_57_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_58_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_59_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_60_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_61_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_62_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_63_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_64_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_65_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_66_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_67_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_68_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_69_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_70_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_71_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_72_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_73_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_74_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_75_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_76_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_77_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_78_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_79_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_80_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_81_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_82_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_83_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_84_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_85_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_86_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_87_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_88_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_89_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_90_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_91_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_92_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_93_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_94_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_95_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_96_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_96"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_97_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_97"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_98_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_98"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_99_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_99"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_100_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_100"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_101_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_101"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_102_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_102"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_103_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_103"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_104_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_104"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_105_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_105"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_106_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_106"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_107_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_107"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_108_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_108"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_109_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_109"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_110_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_110"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_111_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_111"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_112_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_112"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_113_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_113"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_114_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_114"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_115_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_115"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_116_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_116"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_117_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_117"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_118_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_118"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_119_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_119"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_120_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_120"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_121_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_121"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_122_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_122"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_123_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_123"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_124_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_124"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_125_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_125"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_126_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_126"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buffer_b_127_U" SOURCE="sssp_kernel.cpp:99" URAM="0" VARIABLE="output_buffer_b_127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_fu_1192_p2" SOURCE="" URAM="0" VARIABLE="p_neg"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_t_fu_1223_p2" SOURCE="" URAM="0" VARIABLE="p_neg_t"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_1254_p2" SOURCE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1276_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_982_fu_1290_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_982"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_983_fu_1304_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_983"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_984_fu_1318_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_984"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_985_fu_1332_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_985"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_986_fu_1346_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_986"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_987_fu_1360_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_987"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_989_fu_1388_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_989"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_990_fu_1402_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_990"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_991_fu_1416_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_991"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_992_fu_1430_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_992"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_993_fu_1444_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_993"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_994_fu_1458_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_994"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_995_fu_1472_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_995"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_996_fu_1498_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_996"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_997_fu_1512_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_997"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_998_fu_1526_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_998"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_999_fu_1540_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_999"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1000_fu_1554_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1000"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1001_fu_1568_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1001"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1002_fu_1582_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1002"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1004_fu_1610_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1004"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1005_fu_1624_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1005"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1006_fu_1638_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1006"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1007_fu_1652_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1007"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1008_fu_1666_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1008"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1009_fu_1680_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1009"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1010_fu_1694_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1010"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1011_fu_1720_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1011"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1012_fu_1734_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1012"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1013_fu_1748_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1013"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1014_fu_1762_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1014"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1015_fu_1776_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1015"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1016_fu_1790_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1016"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1017_fu_1804_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1017"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1019_fu_1832_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1019"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1020_fu_1846_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1020"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1021_fu_1860_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1021"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1022_fu_1874_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1022"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1023_fu_1888_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1023"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1024_fu_1902_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1024"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1025_fu_1916_p2" SOURCE="sssp_kernel.cpp:56" URAM="0" VARIABLE="empty_1025"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1027_fu_1952_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_1027"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1029_fu_1976_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_1029"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1031_fu_2000_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_1031"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1033_fu_2024_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_1033"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1035_fu_2048_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_1035"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1037_fu_2072_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_1037"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1039_fu_2096_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_1039"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1043_fu_2144_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_1043"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1045_fu_2168_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_1045"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1047_fu_2192_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_1047"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1049_fu_2216_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_1049"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1051_fu_2240_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_1051"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1053_fu_2264_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_1053"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_1055_fu_2288_p2" SOURCE="sssp_kernel.cpp:72" URAM="0" VARIABLE="empty_1055"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_2320_p2" SOURCE="sssp_kernel.cpp:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile name_max_length="253"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="e_src" index="0" direction="inout" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="e_src_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="e_src_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="e_dst" index="1" direction="inout" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="e_dst_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="e_dst_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_degree" index="2" direction="inout" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out_degree_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_degree_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_r" index="3" direction="inout" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="size" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="size" name="size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vertices" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="vertices" name="vertices" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="e_src_1" access="W" description="Data signal of e_src" range="32">
                    <fields>
                        <field offset="0" width="32" name="e_src" access="W" description="Bit 31 to 0 of e_src"/>
                    </fields>
                </register>
                <register offset="0x14" name="e_src_2" access="W" description="Data signal of e_src" range="32">
                    <fields>
                        <field offset="0" width="32" name="e_src" access="W" description="Bit 63 to 32 of e_src"/>
                    </fields>
                </register>
                <register offset="0x1c" name="e_dst_1" access="W" description="Data signal of e_dst" range="32">
                    <fields>
                        <field offset="0" width="32" name="e_dst" access="W" description="Bit 31 to 0 of e_dst"/>
                    </fields>
                </register>
                <register offset="0x20" name="e_dst_2" access="W" description="Data signal of e_dst" range="32">
                    <fields>
                        <field offset="0" width="32" name="e_dst" access="W" description="Bit 63 to 32 of e_dst"/>
                    </fields>
                </register>
                <register offset="0x28" name="out_degree_1" access="W" description="Data signal of out_degree" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_degree" access="W" description="Bit 31 to 0 of out_degree"/>
                    </fields>
                </register>
                <register offset="0x2c" name="out_degree_2" access="W" description="Data signal of out_degree" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_degree" access="W" description="Bit 63 to 32 of out_degree"/>
                    </fields>
                </register>
                <register offset="0x34" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x38" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="e_src"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="e_dst"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="out_degree"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="out_r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">64</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">64</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="64" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="0" argName="e_src"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="e_src"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="64" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="0" argName="e_dst"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="e_dst"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="64" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="0" argName="out_degree"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="out_degree"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="64" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="0" argName="out_r"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="out_r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="size" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="size">DATA</portMap>
            </portMaps>
            <ports>
                <port>size</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="size"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vertices" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="vertices">DATA</portMap>
            </portMaps>
            <ports>
                <port>vertices</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="vertices"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">512 -&gt; 512, 64, 0, slave, 0, 0, 64, 64, 64, 64</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="size">ap_none, 32</column>
                    <column name="vertices">ap_none, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="e_src">inout, ap_uint&lt;512&gt;*</column>
                    <column name="e_dst">inout, ap_uint&lt;512&gt;*</column>
                    <column name="out_degree">inout, ap_uint&lt;512&gt;*</column>
                    <column name="out_r">inout, ap_uint&lt;512&gt;*</column>
                    <column name="size">in, int</column>
                    <column name="vertices">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="e_src">m_axi_gmem, interface, , </column>
                    <column name="e_src">s_axi_control e_src_1, register, offset, offset=0x10 range=32</column>
                    <column name="e_src">s_axi_control e_src_2, register, offset, offset=0x14 range=32</column>
                    <column name="e_dst">m_axi_gmem, interface, , </column>
                    <column name="e_dst">s_axi_control e_dst_1, register, offset, offset=0x1c range=32</column>
                    <column name="e_dst">s_axi_control e_dst_2, register, offset, offset=0x20 range=32</column>
                    <column name="out_degree">m_axi_gmem, interface, , </column>
                    <column name="out_degree">s_axi_control out_degree_1, register, offset, offset=0x28 range=32</column>
                    <column name="out_degree">s_axi_control out_degree_2, register, offset, offset=0x2c range=32</column>
                    <column name="out_r">m_axi_gmem, interface, , </column>
                    <column name="out_r">s_axi_control out_r_1, register, offset, offset=0x34 range=32</column>
                    <column name="out_r">s_axi_control out_r_2, register, offset, offset=0x38 range=32</column>
                    <column name="size">size, port, , </column>
                    <column name="vertices">vertices, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem">out_r, VITIS_LOOP_70_1, Stride is incompatible, 214-230, sssp_kernel.cpp:70:22</column>
                    <column name="m_axi_gmem">out_r, VITIS_LOOP_70_1, Stride is incompatible, 214-230, sssp_kernel.cpp:70:22</column>
                    <column name="m_axi_gmem">out_r, , Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., , sssp_kernel.cpp:72:2</column>
                    <column name="m_axi_gmem">out_degree, , Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., , sssp_kernel.cpp:58:9</column>
                    <column name="m_axi_gmem">e_dst, , Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., , sssp_kernel.cpp:57:9</column>
                    <column name="m_axi_gmem">e_src, , Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., , sssp_kernel.cpp:56:2</column>
                    <column name="m_axi_gmem">out_r, , Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., , sssp_kernel.cpp:72:2</column>
                    <column name="m_axi_gmem">out_degree, , Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., , sssp_kernel.cpp:58:9</column>
                    <column name="m_axi_gmem">e_dst, , Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., , sssp_kernel.cpp:57:9</column>
                    <column name="m_axi_gmem">e_src, , Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., , sssp_kernel.cpp:56:2</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

