-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/testbench_isim_beh.exe" -prj "Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/testbench_beh.prj" "work.testbench" "work.glbl" 
