// Seed: 2757059593
module module_0 (
    input  wire id_0,
    input  wire id_1,
    output wire id_2,
    input  wire id_3
);
  assign id_2 = 1;
  wire id_5;
  assign id_2 = 1;
  assign id_2 = ~{1{1}};
  initial $display(1, id_0);
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input wand id_2,
    output tri id_3,
    input tri0 id_4,
    input wire id_5,
    output tri0 id_6,
    output supply1 id_7,
    output wand id_8,
    input wand id_9,
    output supply0 id_10,
    output tri1 id_11,
    output wire id_12,
    output wor id_13,
    input wire id_14,
    output tri0 id_15,
    output wor id_16,
    output wor id_17
);
  id_19(
      .id_0(1)
  );
  integer id_20 (
      1'd0,
      1,
      {id_2 ^ 1, id_16}
  );
  xor primCall (id_13, id_0, id_9, id_1, id_14, id_2, id_20, id_19, id_5);
  module_0 modCall_1 (
      id_5,
      id_1,
      id_6,
      id_4
  );
  assign modCall_1.type_0 = 0;
  tri1 id_21 = 1'd0;
  wire id_22, id_23;
endmodule
