{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744581006116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744581006117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 23:50:05 2025 " "Processing started: Sun Apr 13 23:50:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744581006117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581006117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interview -c interview " "Command: quartus_map --read_settings_files=on --write_settings_files=off interview -c interview" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581006118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744581006466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744581006467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/Documents/intel_interview_mycode/code/rtl-model/quadra_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/Documents/intel_interview_mycode/code/rtl-model/quadra_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadra_top " "Found entity 1: quadra_top" {  } { { "../rtl-model/quadra_top.sv" "" { Text "/home/user/Documents/intel_interview_mycode/code/rtl-model/quadra_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581023444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581023444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/Documents/intel_interview_mycode/code/rtl-model/quadra_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/Documents/intel_interview_mycode/code/rtl-model/quadra_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadra_tb " "Found entity 1: quadra_tb" {  } { { "../rtl-model/quadra_tb.sv" "" { Text "/home/user/Documents/intel_interview_mycode/code/rtl-model/quadra_tb.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581023446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581023446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/Documents/intel_interview_mycode/code/rtl-model/quadra.sv 3 3 " "Found 3 design units, including 3 entities, in source file /home/user/Documents/intel_interview_mycode/code/rtl-model/quadra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lut " "Found entity 1: lut" {  } { { "lut.sv" "" { Text "/home/user/Documents/intel_interview_mycode/code/rtl-model/lut.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581023450 ""} { "Info" "ISGN_ENTITY_NAME" "2 square " "Found entity 2: square" {  } { { "square.sv" "" { Text "/home/user/Documents/intel_interview_mycode/code/rtl-model/square.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581023450 ""} { "Info" "ISGN_ENTITY_NAME" "3 quadra " "Found entity 3: quadra" {  } { { "../rtl-model/quadra.sv" "" { Text "/home/user/Documents/intel_interview_mycode/code/rtl-model/quadra.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581023450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581023450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/Documents/intel_interview_mycode/code/rtl-model/lut.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/user/Documents/intel_interview_mycode/code/rtl-model/lut.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581023454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/Documents/intel_interview_mycode/code/rtl-model/square.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/user/Documents/intel_interview_mycode/code/rtl-model/square.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581023454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "/home/user/Documents/intel_interview_mycode/code/fpgamodel/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581023455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581023455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quadra_tb " "Elaborating entity \"quadra_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744581023545 ""}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 quadra_tb.sv(55) " "Verilog HDL Loop Statement error at quadra_tb.sv(55): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "../rtl-model/quadra_tb.sv" "" { Text "/home/user/Documents/intel_interview_mycode/code/rtl-model/quadra_tb.sv" 55 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "Analysis & Synthesis" 0 -1 1744581023549 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744581023550 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744581023656 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 13 23:50:23 2025 " "Processing ended: Sun Apr 13 23:50:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744581023656 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744581023656 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744581023656 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581023656 ""}
