{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526464375672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526464375675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 17:52:55 2018 " "Processing started: Wed May 16 17:52:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526464375675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464375675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sobel -c sobel " "Command: quartus_map --read_settings_files=on --write_settings_files=off sobel -c sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464375675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526464376169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526464376170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X1 x1 sobel.v(20) " "Verilog HDL Declaration information at sobel.v(20): object \"X1\" differs only in case from object \"x1\" in the same scope" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526464385879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X2 x2 sobel.v(20) " "Verilog HDL Declaration information at sobel.v(20): object \"X2\" differs only in case from object \"x2\" in the same scope" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526464385880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y1 y1 sobel.v(25) " "Verilog HDL Declaration information at sobel.v(25): object \"Y1\" differs only in case from object \"y1\" in the same scope" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526464385880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y2 y2 sobel.v(25) " "Verilog HDL Declaration information at sobel.v(25): object \"Y2\" differs only in case from object \"y2\" in the same scope" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526464385880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464385882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464385882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SQRT " "Found entity 1: SQRT" {  } { { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464385886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464385886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pa_3.v 1 1 " "Found 1 design units, including 1 entities, in source file pa_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PA_3 " "Found entity 1: PA_3" {  } { { "PA_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/PA_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464385891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464385891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_3.v 1 1 " "Found 1 design units, including 1 entities, in source file mac_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Found entity 1: MAC_3" {  } { { "MAC_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/MAC_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464385895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464385895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linebuffer_3.v 1 1 " "Found 1 design units, including 1 entities, in source file linebuffer_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LineBuffer_3 " "Found entity 1: LineBuffer_3" {  } { { "LineBuffer_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/LineBuffer_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464385899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464385899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file image_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_TB " "Found entity 1: image_TB" {  } { { "image_TB.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/image_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464385904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464385904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sobel " "Elaborating entity \"sobel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526464386169 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sobel.v(46) " "Verilog HDL assignment warning at sobel.v(46): truncated value with size 32 to match size of target (10)" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526464386171 "|sobel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LineBuffer_3 LineBuffer_3:b0 " "Elaborating entity \"LineBuffer_3\" for hierarchy \"LineBuffer_3:b0\"" {  } { { "sobel.v" "b0" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps LineBuffer_3:b0\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"LineBuffer_3:b0\|altshift_taps:altshift_taps_component\"" {  } { { "LineBuffer_3.v" "altshift_taps_component" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/LineBuffer_3.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LineBuffer_3:b0\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"LineBuffer_3:b0\|altshift_taps:altshift_taps_component\"" {  } { { "LineBuffer_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/LineBuffer_3.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LineBuffer_3:b0\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"LineBuffer_3:b0\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386303 ""}  } { { "LineBuffer_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/LineBuffer_3.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526464386303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9mn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9mn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9mn " "Found entity 1: shift_taps_9mn" {  } { { "db/shift_taps_9mn.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/shift_taps_9mn.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464386357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464386357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_9mn LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated " "Elaborating entity \"shift_taps_9mn\" for hierarchy \"LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qn81 " "Found entity 1: altsyncram_qn81" {  } { { "db/altsyncram_qn81.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/altsyncram_qn81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464386418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464386418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qn81 LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated\|altsyncram_qn81:altsyncram2 " "Elaborating entity \"altsyncram_qn81\" for hierarchy \"LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated\|altsyncram_qn81:altsyncram2\"" {  } { { "db/shift_taps_9mn.tdf" "altsyncram2" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/shift_taps_9mn.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/cntr_3uf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464386475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464386475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_9mn.tdf" "cntr1" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/shift_taps_9mn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464386528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464386528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_3uf.tdf" "cmpr4" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/cntr_3uf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_3 MAC_3:x0 " "Elaborating entity \"MAC_3\" for hierarchy \"MAC_3:x0\"" {  } { { "sobel.v" "x0" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add MAC_3:x0\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"MAC_3:x0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "MAC_3.v" "ALTMULT_ADD_component" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/MAC_3.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC_3:x0\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"MAC_3:x0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "MAC_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/MAC_3.v" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC_3:x0\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"MAC_3:x0\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 SCANA " "Parameter \"input_source_a1\" = \"SCANA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 SCANA " "Parameter \"input_source_a2\" = \"SCANA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 3 " "Parameter \"number_of_multipliers\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 18 " "Parameter \"width_result\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386584 ""}  } { { "MAC_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/MAC_3.v" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526464386584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_si74.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_si74.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_si74 " "Found entity 1: mult_add_si74" {  } { { "db/mult_add_si74.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_add_si74.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464386644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464386644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_si74 MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated " "Elaborating entity \"mult_add_si74\" for hierarchy \"MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_oaa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_oaa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_oaa1 " "Found entity 1: ded_mult_oaa1" {  } { { "db/ded_mult_oaa1.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/ded_mult_oaa1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464386663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464386663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_oaa1 MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated\|ded_mult_oaa1:ded_mult1 " "Elaborating entity \"ded_mult_oaa1\" for hierarchy \"MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated\|ded_mult_oaa1:ded_mult1\"" {  } { { "db/mult_add_si74.tdf" "ded_mult1" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_add_si74.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/dffpipe_b3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464386679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464386679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated\|ded_mult_oaa1:ded_mult1\|dffpipe_b3c:pre_result " "Elaborating entity \"dffpipe_b3c\" for hierarchy \"MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated\|ded_mult_oaa1:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_oaa1.tdf" "pre_result" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/ded_mult_oaa1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_qe91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_qe91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_qe91 " "Found entity 1: ded_mult_qe91" {  } { { "db/ded_mult_qe91.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/ded_mult_qe91.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464386704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464386704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_qe91 MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated\|ded_mult_qe91:ded_mult3 " "Elaborating entity \"ded_mult_qe91\" for hierarchy \"MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated\|ded_mult_qe91:ded_mult3\"" {  } { { "db/mult_add_si74.tdf" "ded_mult3" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_add_si74.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PA_3 PA_3:pa0 " "Elaborating entity \"PA_3\" for hierarchy \"PA_3:pa0\"" {  } { { "sobel.v" "pa0" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add PA_3:pa0\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"PA_3:pa0\|parallel_add:parallel_add_component\"" {  } { { "PA_3.v" "parallel_add_component" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/PA_3.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PA_3:pa0\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"PA_3:pa0\|parallel_add:parallel_add_component\"" {  } { { "PA_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/PA_3.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PA_3:pa0\|parallel_add:parallel_add_component " "Instantiated megafunction \"PA_3:pa0\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 2 " "Parameter \"pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation SIGNED " "Parameter \"representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 3 " "Parameter \"size\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 18 " "Parameter \"width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 20 " "Parameter \"widthr\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464386929 ""}  } { { "PA_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/PA_3.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526464386929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_o9f " "Found entity 1: par_add_o9f" {  } { { "db/par_add_o9f.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/par_add_o9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464386984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464386984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_o9f PA_3:pa0\|parallel_add:parallel_add_component\|par_add_o9f:auto_generated " "Elaborating entity \"par_add_o9f\" for hierarchy \"PA_3:pa0\|parallel_add:parallel_add_component\|par_add_o9f:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464386985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQRT SQRT:sqrt0 " "Elaborating entity \"SQRT\" for hierarchy \"SQRT:sqrt0\"" {  } { { "sobel.v" "sqrt0" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborating entity \"altsqrt\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "SQRT.v" "altsqrt_component" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SQRT:sqrt0\|altsqrt:altsqrt_component " "Instantiated megafunction \"SQRT:sqrt0\|altsqrt:altsqrt_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 2 " "Parameter \"pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464387033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 16 " "Parameter \"q_port_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464387033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 17 " "Parameter \"r_port_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464387033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464387033 ""}  } { { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526464387033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[15\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vqc " "Found entity 1: add_sub_vqc" {  } { { "db/add_sub_vqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_vqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464387135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464387135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[15\]\|add_sub_vqc:auto_generated " "Elaborating entity \"add_sub_vqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[15\]\|add_sub_vqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387152 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[14\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqc " "Found entity 1: add_sub_uqc" {  } { { "db/add_sub_uqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_uqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464387208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464387208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[14\]\|add_sub_uqc:auto_generated " "Elaborating entity \"add_sub_uqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[14\]\|add_sub_uqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387223 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[13\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tqc " "Found entity 1: add_sub_tqc" {  } { { "db/add_sub_tqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_tqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464387280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464387280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[13\]\|add_sub_tqc:auto_generated " "Elaborating entity \"add_sub_tqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[13\]\|add_sub_tqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387293 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[12\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sqc " "Found entity 1: add_sub_sqc" {  } { { "db/add_sub_sqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_sqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464387349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464387349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[12\]\|add_sub_sqc:auto_generated " "Elaborating entity \"add_sub_sqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[12\]\|add_sub_sqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387363 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[11\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rqc " "Found entity 1: add_sub_rqc" {  } { { "db/add_sub_rqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_rqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464387419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464387419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[11\]\|add_sub_rqc:auto_generated " "Elaborating entity \"add_sub_rqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[11\]\|add_sub_rqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387432 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[10\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqc " "Found entity 1: add_sub_qqc" {  } { { "db/add_sub_qqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_qqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464387491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464387491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated " "Elaborating entity \"add_sub_qqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387504 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[9\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pqc " "Found entity 1: add_sub_pqc" {  } { { "db/add_sub_pqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_pqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464387560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464387560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated " "Elaborating entity \"add_sub_pqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387574 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[8\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqc " "Found entity 1: add_sub_oqc" {  } { { "db/add_sub_oqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_oqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464387629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464387629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated " "Elaborating entity \"add_sub_oqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387643 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[7\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqc " "Found entity 1: add_sub_nqc" {  } { { "db/add_sub_nqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_nqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464387701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464387701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated " "Elaborating entity \"add_sub_nqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387713 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[6\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpc " "Found entity 1: add_sub_fpc" {  } { { "db/add_sub_fpc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_fpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464387770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464387770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated " "Elaborating entity \"add_sub_fpc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[5\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_epc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_epc " "Found entity 1: add_sub_epc" {  } { { "db/add_sub_epc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_epc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464387841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464387841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_epc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated " "Elaborating entity \"add_sub_epc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[4\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpc " "Found entity 1: add_sub_dpc" {  } { { "db/add_sub_dpc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_dpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464387915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464387915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated " "Elaborating entity \"add_sub_dpc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387928 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[3\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpc " "Found entity 1: add_sub_cpc" {  } { { "db/add_sub_cpc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_cpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464387985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464387985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated " "Elaborating entity \"add_sub_cpc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464387988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388000 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[2\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bpc " "Found entity 1: add_sub_bpc" {  } { { "db/add_sub_bpc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_bpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464388057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464388057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bpc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated " "Elaborating entity \"add_sub_bpc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388070 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[1\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_apc " "Found entity 1: add_sub_apc" {  } { { "db/add_sub_apc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_apc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464388134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464388134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_apc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated " "Elaborating entity \"add_sub_apc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388148 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[0\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464388206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464388206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated " "Elaborating entity \"add_sub_8pc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388237 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:a_delay SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[15\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388250 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[14\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[13\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388262 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[12\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388267 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[11\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388273 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[10\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388279 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[9\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388284 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[8\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[7\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388296 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[6\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[5\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388308 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[4\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388314 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[3\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388320 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[2\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388327 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[1\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388333 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[0\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[15\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388347 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[14\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388353 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[13\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388360 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[12\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388366 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[11\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388372 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[10\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388379 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[9\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388385 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[8\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388392 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[7\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388399 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[6\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388406 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[5\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[4\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388420 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[3\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[2\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388434 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[1\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388441 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[0\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464388443 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "359 " "Ignored 359 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "15 " "Ignored 15 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1526464388941 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "344 " "Ignored 344 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1526464388941 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1526464388941 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "sobel.v" "Mult1" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464389283 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "sobel.v" "Mult0" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464389283 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1526464389283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464389348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464389349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464389349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464389349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464389349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464389349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464389349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464389349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464389349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464389349 ""}  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526464389349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rct " "Found entity 1: mult_rct" {  } { { "db/mult_rct.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464389406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464389406 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_rct:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_rct:auto_generated\|mac_mult7\"" {  } { { "db/mult_rct.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464389463 "|sobel|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_rct:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_rct:auto_generated\|mac_out8\"" {  } { { "db/mult_rct.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464389463 "|sobel|lpm_mult:Mult0|mult_rct:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_rct:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult1\|mult_rct:auto_generated\|mac_mult7\"" {  } { { "db/mult_rct.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464389463 "|sobel|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_rct:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult1\|mult_rct:auto_generated\|mac_out8\"" {  } { { "db/mult_rct.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464389463 "|sobel|lpm_mult:Mult1|mult_rct:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1526464389463 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1526464389463 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1526464389666 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1526464389689 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1526464389689 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526464389885 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526464390427 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/output_files/sobel.map.smsg " "Generated suppressed messages file C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/output_files/sobel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464390495 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526464390718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464390718 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[0\] " "No output dependent on input pin \"iDATA\[0\]\"" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464390873 "|sobel|iDATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[1\] " "No output dependent on input pin \"iDATA\[1\]\"" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464390873 "|sobel|iDATA[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1526464390873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "752 " "Implemented 752 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526464390873 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526464390873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "667 " "Implemented 667 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526464390873 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1526464390873 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1526464390873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526464390873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526464390904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 17:53:10 2018 " "Processing ended: Wed May 16 17:53:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526464390904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526464390904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526464390904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464390904 ""}
