ARM GAS  /tmp/ccpJIIpY.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.addUSBReport,"ax",%progbits
  19              		.align	1
  20              		.global	addUSBReport
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	addUSBReport:
  26              	.LVL0:
  27              	.LFB45:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** #include "gpio.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** #include "usbd_hid.h"
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** typedef struct {
ARM GAS  /tmp/ccpJIIpY.s 			page 2


  32:Core/Src/main.c ****   GPIO_TypeDef* port;
  33:Core/Src/main.c ****   uint16_t pin;
  34:Core/Src/main.c **** } GPIO_PinPortDef;
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** typedef struct {
  37:Core/Src/main.c ****     uint8_t MODIFIER;       // Modifier keys (Ctrl, Shift, Alt, Win)
  38:Core/Src/main.c ****     uint8_t RESERVED;       // Always 0
  39:Core/Src/main.c ****     uint8_t KEYPRESS[12];   // Up to 12 keycodes
  40:Core/Src/main.c **** } __attribute__((packed)) USBHID_ReportDef;
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PTD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PD */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PD */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  50:Core/Src/main.c **** /* USER CODE BEGIN PM */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PM */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE BEGIN PV */
  57:Core/Src/main.c **** uint8_t KEYCODE[8] = {0x1A, 0x08, 0x07, 0x06, 0x1B, 0x1D, 0x04, 0x14};
  58:Core/Src/main.c **** USBHID_ReportDef REPORT = {0, 0, {0}};
  59:Core/Src/main.c **** extern USBD_HandleTypeDef hUsbDeviceFS;
  60:Core/Src/main.c **** /* USER CODE END PV */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  63:Core/Src/main.c **** void SystemClock_Config(void);
  64:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  65:Core/Src/main.c **** void addUSBReport(uint8_t usageID);
  66:Core/Src/main.c **** /* USER CODE END PFP */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  69:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END 0 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /**
  74:Core/Src/main.c ****   * @brief  The application entry point.
  75:Core/Src/main.c ****   * @retval int
  76:Core/Src/main.c ****   */
  77:Core/Src/main.c **** int main(void)
  78:Core/Src/main.c **** {
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END 1 */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  87:Core/Src/main.c ****   HAL_Init();
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccpJIIpY.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END Init */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Configure the system clock */
  94:Core/Src/main.c ****   SystemClock_Config();
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END SysInit */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Initialize all configured peripherals */
 101:Core/Src/main.c ****   MX_GPIO_Init();
 102:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 103:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE END 2 */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Infinite loop */
 108:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 109:Core/Src/main.c ****   while (1)
 110:Core/Src/main.c ****   {
 111:Core/Src/main.c ****     /* USER CODE END WHILE */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     addUSBReport(0x1A);
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****     // Only send if USB is ready
 118:Core/Src/main.c ****     USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&REPORT, sizeof(REPORT));
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****     HAL_Delay(10); 
 121:Core/Src/main.c ****   }
 122:Core/Src/main.c ****   /* USER CODE END 3 */
 123:Core/Src/main.c **** }
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** /**
 126:Core/Src/main.c ****   * @brief System Clock Configuration
 127:Core/Src/main.c ****   * @retval None
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c **** void SystemClock_Config(void)
 130:Core/Src/main.c **** {
 131:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 132:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 133:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 136:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 141:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 142:Core/Src/main.c ****   {
 143:Core/Src/main.c ****     Error_Handler();
 144:Core/Src/main.c ****   }
 145:Core/Src/main.c **** 
ARM GAS  /tmp/ccpJIIpY.s 			page 4


 146:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 147:Core/Src/main.c ****   */
 148:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 149:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 150:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 151:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 152:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 155:Core/Src/main.c ****   {
 156:Core/Src/main.c ****     Error_Handler();
 157:Core/Src/main.c ****   }
 158:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 159:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 162:Core/Src/main.c ****   {
 163:Core/Src/main.c ****     Error_Handler();
 164:Core/Src/main.c ****   }
 165:Core/Src/main.c **** }
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 168:Core/Src/main.c **** void addUSBReport(uint8_t usageID){
  28              		.loc 1 168 35 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 169:Core/Src/main.c ****     // Modifier keys (0xE0–0xE7)
 170:Core/Src/main.c ****     if (usageID >= 0xE0 && usageID <= 0xE7) {
  33              		.loc 1 170 5 view .LVU1
  34              		.loc 1 170 25 is_stmt 0 view .LVU2
  35 0000 0300     		movs	r3, r0
  36 0002 2033     		adds	r3, r3, #32
  37 0004 DBB2     		uxtb	r3, r3
  38              		.loc 1 170 8 view .LVU3
  39 0006 072B     		cmp	r3, #7
  40 0008 13D9     		bls	.L4
 171:Core/Src/main.c ****         REPORT.KEYPRESS[0] |= (1 << (usageID - 0xE0));
 172:Core/Src/main.c ****         return;
 173:Core/Src/main.c ****     }
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****     // Normal keys (0x04–0x63)
 176:Core/Src/main.c ****     if (usageID < 0x04 || usageID > 0x63) return;
  41              		.loc 1 176 5 is_stmt 1 view .LVU4
  42              		.loc 1 176 24 is_stmt 0 view .LVU5
  43 000a 021F     		subs	r2, r0, #4
  44 000c D2B2     		uxtb	r2, r2
  45              		.loc 1 176 8 view .LVU6
  46 000e 5F2A     		cmp	r2, #95
  47 0010 0ED8     		bhi	.L1
 177:Core/Src/main.c ****     uint16_t bit_index = usageID - 0x04;
  48              		.loc 1 177 5 is_stmt 1 view .LVU7
  49              		.loc 1 177 14 is_stmt 0 view .LVU8
  50 0012 0438     		subs	r0, r0, #4
  51              	.LVL1:
  52              		.loc 1 177 14 view .LVU9
ARM GAS  /tmp/ccpJIIpY.s 			page 5


  53 0014 83B2     		uxth	r3, r0
  54              	.LVL2:
 178:Core/Src/main.c ****     uint8_t byte_index = 2 + (bit_index / 8); // start at REPORT.KEYPRESS[2]
  55              		.loc 1 178 5 is_stmt 1 view .LVU10
  56              		.loc 1 178 28 is_stmt 0 view .LVU11
  57 0016 DB08     		lsrs	r3, r3, #3
  58              	.LVL3:
  59              		.loc 1 178 28 view .LVU12
  60 0018 DBB2     		uxtb	r3, r3
  61              		.loc 1 178 13 view .LVU13
  62 001a 0233     		adds	r3, r3, #2
  63 001c DBB2     		uxtb	r3, r3
  64              	.LVL4:
 179:Core/Src/main.c ****     uint8_t bit_offset = bit_index % 8;
  65              		.loc 1 179 5 is_stmt 1 view .LVU14
  66              		.loc 1 179 13 is_stmt 0 view .LVU15
  67 001e 0720     		movs	r0, #7
  68              	.LVL5:
  69              		.loc 1 179 13 view .LVU16
  70 0020 1040     		ands	r0, r2
  71              	.LVL6:
 180:Core/Src/main.c ****     REPORT.KEYPRESS[byte_index] |= (1 << bit_offset);
  72              		.loc 1 180 5 is_stmt 1 view .LVU17
  73              		.loc 1 180 20 is_stmt 0 view .LVU18
  74 0022 084A     		ldr	r2, .L5
  75 0024 D318     		adds	r3, r2, r3
  76              	.LVL7:
  77              		.loc 1 180 20 view .LVU19
  78 0026 9A78     		ldrb	r2, [r3, #2]
  79              		.loc 1 180 39 view .LVU20
  80 0028 0121     		movs	r1, #1
  81 002a 8140     		lsls	r1, r1, r0
  82              		.loc 1 180 33 view .LVU21
  83 002c 0A43     		orrs	r2, r1
  84 002e 9A70     		strb	r2, [r3, #2]
  85              	.LVL8:
  86              	.L1:
 181:Core/Src/main.c **** }
  87              		.loc 1 181 1 view .LVU22
  88              		@ sp needed
  89 0030 7047     		bx	lr
  90              	.LVL9:
  91              	.L4:
 171:Core/Src/main.c ****         return;
  92              		.loc 1 171 9 is_stmt 1 view .LVU23
 171:Core/Src/main.c ****         return;
  93              		.loc 1 171 24 is_stmt 0 view .LVU24
  94 0032 0449     		ldr	r1, .L5
  95 0034 8B78     		ldrb	r3, [r1, #2]
 171:Core/Src/main.c ****         return;
  96              		.loc 1 171 46 view .LVU25
  97 0036 E038     		subs	r0, r0, #224
  98              	.LVL10:
 171:Core/Src/main.c ****         return;
  99              		.loc 1 171 34 view .LVU26
 100 0038 0122     		movs	r2, #1
 101 003a 8240     		lsls	r2, r2, r0
ARM GAS  /tmp/ccpJIIpY.s 			page 6


 171:Core/Src/main.c ****         return;
 102              		.loc 1 171 28 view .LVU27
 103 003c 1343     		orrs	r3, r2
 104 003e 8B70     		strb	r3, [r1, #2]
 172:Core/Src/main.c ****     }
 105              		.loc 1 172 9 is_stmt 1 view .LVU28
 106 0040 F6E7     		b	.L1
 107              	.L6:
 108 0042 C046     		.align	2
 109              	.L5:
 110 0044 00000000 		.word	REPORT
 111              		.cfi_endproc
 112              	.LFE45:
 114              		.section	.text.Error_Handler,"ax",%progbits
 115              		.align	1
 116              		.global	Error_Handler
 117              		.syntax unified
 118              		.code	16
 119              		.thumb_func
 121              	Error_Handler:
 122              	.LFB46:
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** /* USER CODE END 4 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** /**
 186:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 187:Core/Src/main.c ****   * @retval None
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c **** void Error_Handler(void)
 190:Core/Src/main.c **** {
 123              		.loc 1 190 1 view -0
 124              		.cfi_startproc
 125              		@ Volatile: function does not return.
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 191:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 192:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 193:Core/Src/main.c ****   __disable_irq();
 129              		.loc 1 193 3 view .LVU30
 130              	.LBB4:
 131              	.LBI4:
 132              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
ARM GAS  /tmp/ccpJIIpY.s 			page 7


  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /tmp/ccpJIIpY.s 			page 8


  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccpJIIpY.s 			page 9


 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 133              		.loc 2 140 27 view .LVU31
 134              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 135              		.loc 2 142 3 view .LVU32
 136              		.syntax divided
 137              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 138 0000 72B6     		cpsid i
 139              	@ 0 "" 2
 140              		.thumb
 141              		.syntax unified
 142              	.L8:
 143              	.LBE5:
 144              	.LBE4:
 194:Core/Src/main.c ****   while (1)
 145              		.loc 1 194 3 view .LVU33
 195:Core/Src/main.c ****   {
 196:Core/Src/main.c ****   }
 146              		.loc 1 196 3 view .LVU34
 194:Core/Src/main.c ****   while (1)
 147              		.loc 1 194 9 view .LVU35
 148 0002 FEE7     		b	.L8
 149              		.cfi_endproc
 150              	.LFE46:
 152              		.section	.text.SystemClock_Config,"ax",%progbits
 153              		.align	1
 154              		.global	SystemClock_Config
 155              		.syntax unified
 156              		.code	16
 157              		.thumb_func
 159              	SystemClock_Config:
 160              	.LFB44:
 130:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 161              		.loc 1 130 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 96
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165 0000 10B5     		push	{r4, lr}
 166              		.cfi_def_cfa_offset 8
 167              		.cfi_offset 4, -8
 168              		.cfi_offset 14, -4
 169 0002 98B0     		sub	sp, sp, #96
 170              		.cfi_def_cfa_offset 104
 131:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 171              		.loc 1 131 3 view .LVU37
ARM GAS  /tmp/ccpJIIpY.s 			page 10


 131:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 172              		.loc 1 131 22 is_stmt 0 view .LVU38
 173 0004 0BAC     		add	r4, sp, #44
 174 0006 3422     		movs	r2, #52
 175 0008 0021     		movs	r1, #0
 176 000a 2000     		movs	r0, r4
 177 000c FFF7FEFF 		bl	memset
 178              	.LVL11:
 132:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 179              		.loc 1 132 3 is_stmt 1 view .LVU39
 132:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 180              		.loc 1 132 22 is_stmt 0 view .LVU40
 181 0010 1022     		movs	r2, #16
 182 0012 0021     		movs	r1, #0
 183 0014 07A8     		add	r0, sp, #28
 184 0016 FFF7FEFF 		bl	memset
 185              	.LVL12:
 133:Core/Src/main.c **** 
 186              		.loc 1 133 3 is_stmt 1 view .LVU41
 133:Core/Src/main.c **** 
 187              		.loc 1 133 28 is_stmt 0 view .LVU42
 188 001a 1822     		movs	r2, #24
 189 001c 0021     		movs	r1, #0
 190 001e 01A8     		add	r0, sp, #4
 191 0020 FFF7FEFF 		bl	memset
 192              	.LVL13:
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 193              		.loc 1 138 3 is_stmt 1 view .LVU43
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 194              		.loc 1 138 36 is_stmt 0 view .LVU44
 195 0024 2023     		movs	r3, #32
 196 0026 0B93     		str	r3, [sp, #44]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 197              		.loc 1 139 3 is_stmt 1 view .LVU45
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 198              		.loc 1 139 32 is_stmt 0 view .LVU46
 199 0028 1F3B     		subs	r3, r3, #31
 200 002a 1393     		str	r3, [sp, #76]
 140:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 201              		.loc 1 140 3 is_stmt 1 view .LVU47
 141:Core/Src/main.c ****   {
 202              		.loc 1 141 3 view .LVU48
 141:Core/Src/main.c ****   {
 203              		.loc 1 141 7 is_stmt 0 view .LVU49
 204 002c 2000     		movs	r0, r4
 205 002e FFF7FEFF 		bl	HAL_RCC_OscConfig
 206              	.LVL14:
 141:Core/Src/main.c ****   {
 207              		.loc 1 141 6 discriminator 1 view .LVU50
 208 0032 0028     		cmp	r0, #0
 209 0034 18D1     		bne	.L13
 148:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 210              		.loc 1 148 3 is_stmt 1 view .LVU51
 148:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 211              		.loc 1 148 31 is_stmt 0 view .LVU52
 212 0036 07A8     		add	r0, sp, #28
 213 0038 0723     		movs	r3, #7
ARM GAS  /tmp/ccpJIIpY.s 			page 11


 214 003a 0793     		str	r3, [sp, #28]
 150:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 215              		.loc 1 150 3 is_stmt 1 view .LVU53
 150:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 216              		.loc 1 150 34 is_stmt 0 view .LVU54
 217 003c 043B     		subs	r3, r3, #4
 218 003e 4360     		str	r3, [r0, #4]
 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 219              		.loc 1 151 3 is_stmt 1 view .LVU55
 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 220              		.loc 1 151 35 is_stmt 0 view .LVU56
 221 0040 0023     		movs	r3, #0
 222 0042 8360     		str	r3, [r0, #8]
 152:Core/Src/main.c **** 
 223              		.loc 1 152 3 is_stmt 1 view .LVU57
 152:Core/Src/main.c **** 
 224              		.loc 1 152 36 is_stmt 0 view .LVU58
 225 0044 C360     		str	r3, [r0, #12]
 154:Core/Src/main.c ****   {
 226              		.loc 1 154 3 is_stmt 1 view .LVU59
 154:Core/Src/main.c ****   {
 227              		.loc 1 154 7 is_stmt 0 view .LVU60
 228 0046 0121     		movs	r1, #1
 229 0048 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 230              	.LVL15:
 154:Core/Src/main.c ****   {
 231              		.loc 1 154 6 discriminator 1 view .LVU61
 232 004c 0028     		cmp	r0, #0
 233 004e 0DD1     		bne	.L14
 158:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 234              		.loc 1 158 3 is_stmt 1 view .LVU62
 158:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 235              		.loc 1 158 38 is_stmt 0 view .LVU63
 236 0050 01A8     		add	r0, sp, #4
 237 0052 8023     		movs	r3, #128
 238 0054 9B02     		lsls	r3, r3, #10
 239 0056 0193     		str	r3, [sp, #4]
 159:Core/Src/main.c **** 
 240              		.loc 1 159 3 is_stmt 1 view .LVU64
 159:Core/Src/main.c **** 
 241              		.loc 1 159 35 is_stmt 0 view .LVU65
 242 0058 0023     		movs	r3, #0
 243 005a 4361     		str	r3, [r0, #20]
 161:Core/Src/main.c ****   {
 244              		.loc 1 161 3 is_stmt 1 view .LVU66
 161:Core/Src/main.c ****   {
 245              		.loc 1 161 7 is_stmt 0 view .LVU67
 246 005c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 247              	.LVL16:
 161:Core/Src/main.c ****   {
 248              		.loc 1 161 6 discriminator 1 view .LVU68
 249 0060 0028     		cmp	r0, #0
 250 0062 05D1     		bne	.L15
 165:Core/Src/main.c **** 
 251              		.loc 1 165 1 view .LVU69
 252 0064 18B0     		add	sp, sp, #96
 253              		@ sp needed
ARM GAS  /tmp/ccpJIIpY.s 			page 12


 254 0066 10BD     		pop	{r4, pc}
 255              	.L13:
 143:Core/Src/main.c ****   }
 256              		.loc 1 143 5 is_stmt 1 view .LVU70
 257 0068 FFF7FEFF 		bl	Error_Handler
 258              	.LVL17:
 259              	.L14:
 156:Core/Src/main.c ****   }
 260              		.loc 1 156 5 view .LVU71
 261 006c FFF7FEFF 		bl	Error_Handler
 262              	.LVL18:
 263              	.L15:
 163:Core/Src/main.c ****   }
 264              		.loc 1 163 5 view .LVU72
 265 0070 FFF7FEFF 		bl	Error_Handler
 266              	.LVL19:
 267              		.cfi_endproc
 268              	.LFE44:
 270              		.section	.text.main,"ax",%progbits
 271              		.align	1
 272              		.global	main
 273              		.syntax unified
 274              		.code	16
 275              		.thumb_func
 277              	main:
 278              	.LFB43:
  78:Core/Src/main.c **** 
 279              		.loc 1 78 1 view -0
 280              		.cfi_startproc
 281              		@ Volatile: function does not return.
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284 0000 10B5     		push	{r4, lr}
 285              		.cfi_def_cfa_offset 8
 286              		.cfi_offset 4, -8
 287              		.cfi_offset 14, -4
  87:Core/Src/main.c **** 
 288              		.loc 1 87 3 view .LVU74
 289 0002 FFF7FEFF 		bl	HAL_Init
 290              	.LVL20:
  94:Core/Src/main.c **** 
 291              		.loc 1 94 3 view .LVU75
 292 0006 FFF7FEFF 		bl	SystemClock_Config
 293              	.LVL21:
 101:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 294              		.loc 1 101 3 view .LVU76
 295 000a FFF7FEFF 		bl	MX_GPIO_Init
 296              	.LVL22:
 102:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 297              		.loc 1 102 3 view .LVU77
 298 000e FFF7FEFF 		bl	MX_USB_DEVICE_Init
 299              	.LVL23:
 300              	.L17:
 109:Core/Src/main.c ****   {
 301              		.loc 1 109 3 view .LVU78
 115:Core/Src/main.c **** 
 302              		.loc 1 115 5 view .LVU79
ARM GAS  /tmp/ccpJIIpY.s 			page 13


 303 0012 1A20     		movs	r0, #26
 304 0014 FFF7FEFF 		bl	addUSBReport
 305              	.LVL24:
 118:Core/Src/main.c **** 
 306              		.loc 1 118 5 view .LVU80
 307 0018 0449     		ldr	r1, .L18
 308 001a 0548     		ldr	r0, .L18+4
 309 001c 0E22     		movs	r2, #14
 310 001e FFF7FEFF 		bl	USBD_HID_SendReport
 311              	.LVL25:
 120:Core/Src/main.c ****   }
 312              		.loc 1 120 5 discriminator 1 view .LVU81
 313 0022 0A20     		movs	r0, #10
 314 0024 FFF7FEFF 		bl	HAL_Delay
 315              	.LVL26:
 109:Core/Src/main.c ****   {
 316              		.loc 1 109 9 view .LVU82
 317 0028 F3E7     		b	.L17
 318              	.L19:
 319 002a C046     		.align	2
 320              	.L18:
 321 002c 00000000 		.word	REPORT
 322 0030 00000000 		.word	hUsbDeviceFS
 323              		.cfi_endproc
 324              	.LFE43:
 326              		.global	REPORT
 327              		.section	.bss.REPORT,"aw",%nobits
 328              		.align	2
 331              	REPORT:
 332 0000 00000000 		.space	14
 332      00000000 
 332      00000000 
 332      0000
 333              		.global	KEYCODE
 334              		.section	.data.KEYCODE,"aw"
 335              		.align	2
 338              	KEYCODE:
 339 0000 1A080706 		.ascii	"\032\010\007\006\033\035\004\024"
 339      1B1D0414 
 340              		.text
 341              	.Letext0:
 342              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 343              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 344              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 345              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 346              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 347              		.file 8 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h"
 348              		.file 9 "Middlewares/ST/STM32_USB_Device_Library/Class/HID/Inc/usbd_hid.h"
 349              		.file 10 "USB_DEVICE/App/usb_device.h"
 350              		.file 11 "Core/Inc/gpio.h"
 351              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 352              		.file 13 "<built-in>"
ARM GAS  /tmp/ccpJIIpY.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccpJIIpY.s:19     .text.addUSBReport:00000000 $t
     /tmp/ccpJIIpY.s:25     .text.addUSBReport:00000000 addUSBReport
     /tmp/ccpJIIpY.s:110    .text.addUSBReport:00000044 $d
     /tmp/ccpJIIpY.s:331    .bss.REPORT:00000000 REPORT
     /tmp/ccpJIIpY.s:115    .text.Error_Handler:00000000 $t
     /tmp/ccpJIIpY.s:121    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccpJIIpY.s:153    .text.SystemClock_Config:00000000 $t
     /tmp/ccpJIIpY.s:159    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccpJIIpY.s:271    .text.main:00000000 $t
     /tmp/ccpJIIpY.s:277    .text.main:00000000 main
     /tmp/ccpJIIpY.s:321    .text.main:0000002c $d
     /tmp/ccpJIIpY.s:328    .bss.REPORT:00000000 $d
     /tmp/ccpJIIpY.s:338    .data.KEYCODE:00000000 KEYCODE
     /tmp/ccpJIIpY.s:335    .data.KEYCODE:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_USB_DEVICE_Init
USBD_HID_SendReport
HAL_Delay
hUsbDeviceFS
