{
    "00da": {
        "instruction_count": 30,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "ANDI            t3, a2, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "add dl, bl"
    },
    "00fa": {
        "instruction_count": 31,
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, a2, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "add dl, bh"
    },
    "00de": {
        "instruction_count": 33,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "add dh, bl"
    },
    "00fe": {
        "instruction_count": 34,
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "add dh, bh"
    },
    "6601da": {
        "instruction_count": 31,
        "expected_asm": [
            "ZEXT.H          t1, s0",
            "ZEXT.H          t3, a2",
            "ADD             ra, t3, t1",
            "ZEXT.H          s5, ra",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "add dx, bx"
    },
    "01da": {
        "instruction_count": 28,
        "expected_asm": [
            "ADD.UW          t1, s0, zero",
            "ADD.UW          t3, a2, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "add edx, ebx"
    },
    "4801da": {
        "instruction_count": 26,
        "expected_asm": [
            "ADD             ra, a2, s0",
            "ADDI            s5, ra, 0x0(0)",
            "SLTU            s5, s5, a2",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ANDI            t1, ra, 0xf(15)",
            "ANDI            t3, a2, 0xf(15)",
            "SLTU            t1, t1, t3",
            "SB              t1, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, a2, s0",
            "XORI            t1, ra, 0xffffffff(-1)",
            "AND             s9, t1, s9",
            "AND             t1, a2, s0",
            "OR              s9, s9, t1",
            "SRLI            t1, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t1",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "add rdx, rbx"
    },
    "0217": {
        "instruction_count": 30,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "ANDI            t4, a2, 0xff(255)",
            "ADD             ra, t4, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t4",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t4, t1",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "add dl, [rdi]"
    },
    "0237": {
        "instruction_count": 33,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SRLI            t4, a2, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "ADD             ra, t4, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t4",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t4, t1",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t2, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "add dh, [rdi]"
    },
    "660317": {
        "instruction_count": 31,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "ZEXT.H          t4, a2",
            "ADD             ra, t4, t1",
            "ZEXT.H          s5, ra",
            "SLTU            s5, s5, t4",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t4, t1",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t2, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "add dx, [rdi]"
    },
    "0317": {
        "instruction_count": 28,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "ADD.UW          t4, a2, zero",
            "ADD             ra, t4, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t4",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t4, t1",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "add edx, [rdi]"
    },
    "480317": {
        "instruction_count": 27,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "ADD             ra, a2, t1",
            "ADDI            s5, ra, 0x0(0)",
            "SLTU            s5, s5, a2",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, a2, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, a2, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, a2, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "add rdx, [rdi]"
    },
    "0017": {
        "instruction_count": 28,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "LBU             t3, a0, 0x0(0)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t3, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "add [rdi], dl"
    },
    "0037": {
        "instruction_count": 29,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "LBU             t3, a0, 0x0(0)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t3, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "add [rdi], dh"
    },
    "660117": {
        "instruction_count": 28,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "LHU             t3, a0, 0x0(0)",
            "ADD             ra, t3, t1",
            "ZEXT.H          s5, ra",
            "SLTU            s5, s5, t3",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t3, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "add [rdi], dx"
    },
    "0117": {
        "instruction_count": 28,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "LWU             t3, a0, 0x0(0)",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t3, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "add [rdi], edx"
    },
    "480117": {
        "instruction_count": 27,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "ADD             ra, t1, a2",
            "ADDI            s5, ra, 0x0(0)",
            "SLTU            s5, s5, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t1, a2",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t1, a2",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "add [rdi], rdx"
    },
    "80c201": {
        "instruction_count": 30,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, a2, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "add dl, 0x01"
    },
    "80c2ff": {
        "instruction_count": 30,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ANDI            t3, a2, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "add dl, 0xFF"
    },
    "80c601": {
        "instruction_count": 33,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "add dh, 0x01"
    },
    "80c6ff": {
        "instruction_count": 33,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "add dh, 0xFF"
    },
    "6683c201": {
        "instruction_count": 31,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ZEXT.H          t3, a2",
            "ADD             ra, t3, t1",
            "ZEXT.H          s5, ra",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "add dx, 0x01"
    },
    "6683c2ff": {
        "instruction_count": 31,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ZEXT.H          t3, a2",
            "ADD             ra, t3, t1",
            "ZEXT.H          s5, ra",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "add dx, 0xFFFF"
    },
    "83c201": {
        "instruction_count": 28,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADD.UW          t3, a2, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "add edx, 0x01"
    },
    "83c2ff": {
        "instruction_count": 28,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ADD.UW          t3, a2, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "add edx, 0xFFFFFFFF"
    },
    "4883c201": {
        "instruction_count": 27,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADD             ra, a2, t1",
            "ADDI            s5, ra, 0x0(0)",
            "SLTU            s5, s5, a2",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, a2, 0xf(15)",
            "SLTU            t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, a2, t1",
            "XORI            t3, ra, 0xffffffff(-1)",
            "AND             s9, t3, s9",
            "AND             t3, a2, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "add rdx, 0x01"
    },
    "4883c2ff": {
        "instruction_count": 27,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ADD             ra, a2, t1",
            "ADDI            s5, ra, 0x0(0)",
            "SLTU            s5, s5, a2",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, a2, 0xf(15)",
            "SLTU            t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, a2, t1",
            "XORI            t3, ra, 0xffffffff(-1)",
            "AND             s9, t3, s9",
            "AND             t3, a2, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "add rdx, 0xFFFFFFFFFFFFFFFF"
    },
    "800701": {
        "instruction_count": 28,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LBU             t3, a0, 0x0(0)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t3, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "add byte ptr [rdi], 0x01"
    },
    "66830701": {
        "instruction_count": 28,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LHU             t3, a0, 0x0(0)",
            "ADD             ra, t3, t1",
            "ZEXT.H          s5, ra",
            "SLTU            s5, s5, t3",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t3, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "add word ptr [rdi], 0x01"
    },
    "830701": {
        "instruction_count": 28,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LWU             t3, a0, 0x0(0)",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t3, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "add dword ptr [rdi], 0x01"
    },
    "48830701": {
        "instruction_count": 28,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LD              t3, a0, 0x0(0)",
            "ADD             ra, t3, t1",
            "ADDI            s5, ra, 0x0(0)",
            "SLTU            s5, s5, t3",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t3, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "add qword ptr [rdi], 0x01"
    },
    "28da": {
        "instruction_count": 29,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "ANDI            t3, a2, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "sub dl, bl"
    },
    "28fa": {
        "instruction_count": 30,
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, a2, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "sub dl, bh"
    },
    "28de": {
        "instruction_count": 32,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "sub dh, bl"
    },
    "28fe": {
        "instruction_count": 33,
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "sub dh, bh"
    },
    "6629da": {
        "instruction_count": 30,
        "expected_asm": [
            "ZEXT.H          t1, s0",
            "ZEXT.H          t3, a2",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "sub dx, bx"
    },
    "29da": {
        "instruction_count": 27,
        "expected_asm": [
            "ADD.UW          t1, s0, zero",
            "ADD.UW          t3, a2, zero",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "sub edx, ebx"
    },
    "4829da": {
        "instruction_count": 25,
        "expected_asm": [
            "SUB             ra, a2, s0",
            "SLTU            s5, a2, s0",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ANDI            t1, s0, 0xf(15)",
            "ANDI            t3, a2, 0xf(15)",
            "SLTU            t1, t3, t1",
            "SB              t1, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t1, a2, 0xffffffff(-1)",
            "OR              s9, t1, s0",
            "AND             s9, s9, ra",
            "AND             t1, t1, s0",
            "OR              s9, s9, t1",
            "SRLI            t1, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t1",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "sub rdx, rbx"
    },
    "2a17": {
        "instruction_count": 29,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "ANDI            t4, a2, 0xff(255)",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t4, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "sub dl, [rdi]"
    },
    "2a37": {
        "instruction_count": 32,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SRLI            t4, a2, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t4, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t2, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "sub dh, [rdi]"
    },
    "662b17": {
        "instruction_count": 30,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "ZEXT.H          t4, a2",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t4, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t2, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "sub dx, [rdi]"
    },
    "2b17": {
        "instruction_count": 27,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "ADD.UW          t4, a2, zero",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t4, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "sub edx, [rdi]"
    },
    "482b17": {
        "instruction_count": 26,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "SUB             ra, a2, t1",
            "SLTU            s5, a2, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, a2, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, a2, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "sub rdx, [rdi]"
    },
    "2817": {
        "instruction_count": 27,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "LBU             t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "sub [rdi], dl"
    },
    "2837": {
        "instruction_count": 28,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "LBU             t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "sub [rdi], dh"
    },
    "662917": {
        "instruction_count": 27,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "LHU             t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "sub [rdi], dx"
    },
    "2917": {
        "instruction_count": 27,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "LWU             t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "sub [rdi], edx"
    },
    "482917": {
        "instruction_count": 26,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "SUB             ra, t1, a2",
            "SLTU            s5, t1, a2",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, a2, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t1, 0xffffffff(-1)",
            "OR              s9, t4, a2",
            "AND             s9, s9, ra",
            "AND             t4, t4, a2",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "sub [rdi], rdx"
    },
    "80ea01": {
        "instruction_count": 30,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, a2, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "sub dl, 0x01"
    },
    "80eaff": {
        "instruction_count": 30,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ANDI            t3, a2, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "sub dl, 0xFF"
    },
    "80ee01": {
        "instruction_count": 33,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "sub dh, 0x01"
    },
    "80eeff": {
        "instruction_count": 33,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "sub dh, 0xFF"
    },
    "6683ea01": {
        "instruction_count": 31,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ZEXT.H          t3, a2",
            "SUB             ra, t3, t1",
            "ZEXT.H          t4, t1",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "sub dx, 0x01"
    },
    "6683eaff": {
        "instruction_count": 31,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ZEXT.H          t3, a2",
            "SUB             ra, t3, t1",
            "ZEXT.H          t4, t1",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "sub dx, 0xFFFF"
    },
    "83ea01": {
        "instruction_count": 28,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADD.UW          t3, a2, zero",
            "SUB             ra, t3, t1",
            "ADD.UW          t4, t1, zero",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "sub edx, 0x01"
    },
    "83eaff": {
        "instruction_count": 28,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ADD.UW          t3, a2, zero",
            "SUB             ra, t3, t1",
            "ADD.UW          t4, t1, zero",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "sub edx, 0xFFFFFFFF"
    },
    "4883ea01": {
        "instruction_count": 26,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SUB             ra, a2, t1",
            "SLTU            s5, a2, t1",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, t1, 0xf(15)",
            "ANDI            t4, a2, 0xf(15)",
            "SLTU            t3, t4, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t3, a2, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "sub rdx, 0x01"
    },
    "4883eaff": {
        "instruction_count": 26,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SUB             ra, a2, t1",
            "SLTU            s5, a2, t1",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, t1, 0xf(15)",
            "ANDI            t4, a2, 0xf(15)",
            "SLTU            t3, t4, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t3, a2, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "sub rdx, 0xFFFFFFFFFFFFFFFF"
    },
    "802f01": {
        "instruction_count": 28,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LBU             t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "ANDI            t2, t1, 0xff(255)",
            "SLTU            s5, t3, t2",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "sub byte ptr [rdi], 0x01"
    },
    "66832f01": {
        "instruction_count": 28,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LHU             t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "ZEXT.H          t2, t1",
            "SLTU            s5, t3, t2",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "sub word ptr [rdi], 0x01"
    },
    "832f01": {
        "instruction_count": 28,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LWU             t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "ADD.UW          t2, t1, zero",
            "SLTU            s5, t3, t2",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "sub dword ptr [rdi], 0x01"
    },
    "48832f01": {
        "instruction_count": 27,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LD              t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "sub qword ptr [rdi], 0x01"
    },
    "10da": {
        "instruction_count": 37,
        "expected_asm": [
            "ANDI            t3, s0, 0xff(255)",
            "ANDI            t4, a2, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            t5, t1, 0xff(255)",
            "SLTU            t2, t2, t4",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "adc dl, bl"
    },
    "10fa": {
        "instruction_count": 38,
        "expected_asm": [
            "SRLI            t3, s0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ANDI            t4, a2, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            t5, t1, 0xff(255)",
            "SLTU            t2, t2, t4",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "adc dl, bh"
    },
    "10de": {
        "instruction_count": 40,
        "expected_asm": [
            "ANDI            t3, s0, 0xff(255)",
            "SRLI            t4, a2, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            t5, t1, 0xff(255)",
            "SLTU            t2, t2, t4",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "adc dh, bl"
    },
    "10fe": {
        "instruction_count": 41,
        "expected_asm": [
            "SRLI            t3, s0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SRLI            t4, a2, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            t5, t1, 0xff(255)",
            "SLTU            t2, t2, t4",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "adc dh, bh"
    },
    "6611da": {
        "instruction_count": 38,
        "expected_asm": [
            "ZEXT.H          t3, s0",
            "ZEXT.H          t4, a2",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t2, ra",
            "ZEXT.H          t5, t1",
            "SLTU            t2, t2, t4",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t2, t1",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "adc dx, bx"
    },
    "11da": {
        "instruction_count": 35,
        "expected_asm": [
            "ADD.UW          t3, s0, zero",
            "ADD.UW          t4, a2, zero",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t2, ra, zero",
            "ADD.UW          t5, t1, zero",
            "SLTU            t2, t2, t4",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          a2, t1, zero"
        ],
        "disassembly": "adc edx, ebx"
    },
    "4811da": {
        "instruction_count": 33,
        "expected_asm": [
            "ADD             ra, a2, s0",
            "ADD             t1, ra, s5",
            "ANDI            t3, t1, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, a2, 0xf(15)",
            "SLTU            t3, t3, t4",
            "ANDI            t4, t1, 0xf(15)",
            "SLTU            t4, t4, s5",
            "OR              t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "OR              s9, a2, s0",
            "XORI            t3, t1, 0xffffffff(-1)",
            "AND             s9, t3, s9",
            "AND             t3, a2, s0",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t3, ra, 0x0(0)",
            "ADDI            t4, t1, 0x0(0)",
            "SLTU            t3, t3, a2",
            "SLTU            t4, t4, s5",
            "OR              s5, t3, t4",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            a2, t1, 0x0(0)"
        ],
        "disassembly": "adc rdx, rbx"
    },
    "1217": {
        "instruction_count": 37,
        "expected_asm": [
            "LBU             t3, a0, 0x0(0)",
            "ANDI            t2, a2, 0xff(255)",
            "ADD             ra, t2, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t2, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t2, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t2, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t6, t1, 0xff(255)",
            "SLTU            t5, t5, t2",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t5, t1, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "adc dl, [rdi]"
    },
    "1237": {
        "instruction_count": 40,
        "expected_asm": [
            "LBU             t3, a0, 0x0(0)",
            "SRLI            t2, a2, 0x8(8)",
            "ANDI            t2, t2, 0xff(255)",
            "ADD             ra, t2, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t2, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t2, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t2, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t6, t1, 0xff(255)",
            "SLTU            t5, t5, t2",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t5, t1, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "adc dh, [rdi]"
    },
    "661317": {
        "instruction_count": 38,
        "expected_asm": [
            "LHU             t3, a0, 0x0(0)",
            "ZEXT.H          t2, a2",
            "ADD             ra, t2, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t2, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t2, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t2, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t5, ra",
            "ZEXT.H          t6, t1",
            "SLTU            t5, t5, t2",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t5, t1",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "adc dx, [rdi]"
    },
    "1317": {
        "instruction_count": 35,
        "expected_asm": [
            "LWU             t3, a0, 0x0(0)",
            "ADD.UW          t2, a2, zero",
            "ADD             ra, t2, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t2, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t2, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t2, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t5, ra, zero",
            "ADD.UW          t6, t1, zero",
            "SLTU            t5, t5, t2",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          a2, t1, zero"
        ],
        "disassembly": "adc edx, [rdi]"
    },
    "481317": {
        "instruction_count": 34,
        "expected_asm": [
            "LD              t3, a0, 0x0(0)",
            "ADD             ra, a2, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, a2, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, a2, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, a2, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t2, ra, 0x0(0)",
            "ADDI            t5, t1, 0x0(0)",
            "SLTU            t2, t2, a2",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            a2, t1, 0x0(0)"
        ],
        "disassembly": "adc rdx, [rdi]"
    },
    "1017": {
        "instruction_count": 35,
        "expected_asm": [
            "ANDI            t3, a2, 0xff(255)",
            "LBU             t4, a0, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t6, t1, 0xff(255)",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              t1, a0, 0x0(0)"
        ],
        "disassembly": "adc [rdi], dl"
    },
    "1037": {
        "instruction_count": 36,
        "expected_asm": [
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "LBU             t4, a0, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t6, t1, 0xff(255)",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              t1, a0, 0x0(0)"
        ],
        "disassembly": "adc [rdi], dh"
    },
    "661117": {
        "instruction_count": 35,
        "expected_asm": [
            "ZEXT.H          t3, a2",
            "LHU             t4, a0, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t5, ra",
            "ZEXT.H          t6, t1",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SH              t1, a0, 0x0(0)"
        ],
        "disassembly": "adc [rdi], dx"
    },
    "1117": {
        "instruction_count": 35,
        "expected_asm": [
            "ADD.UW          t3, a2, zero",
            "LWU             t4, a0, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t5, ra, zero",
            "ADD.UW          t6, t1, zero",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SW              t1, a0, 0x0(0)"
        ],
        "disassembly": "adc [rdi], edx"
    },
    "481117": {
        "instruction_count": 34,
        "expected_asm": [
            "LD              t3, a0, 0x0(0)",
            "ADD             ra, t3, a2",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t3, a2",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t3, a2",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t2, ra, 0x0(0)",
            "ADDI            t5, t1, 0x0(0)",
            "SLTU            t2, t2, t3",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SD              t1, a0, 0x0(0)"
        ],
        "disassembly": "adc [rdi], rdx"
    },
    "80d201": {
        "instruction_count": 37,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, a2, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            t5, t1, 0xff(255)",
            "SLTU            t2, t2, t4",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "adc dl, 0x01"
    },
    "80d2ff": {
        "instruction_count": 37,
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "ANDI            t4, a2, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            t5, t1, 0xff(255)",
            "SLTU            t2, t2, t4",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "adc dl, 0xFF"
    },
    "80d601": {
        "instruction_count": 40,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "SRLI            t4, a2, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            t5, t1, 0xff(255)",
            "SLTU            t2, t2, t4",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "adc dh, 0x01"
    },
    "80d6ff": {
        "instruction_count": 40,
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "SRLI            t4, a2, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            t5, t1, 0xff(255)",
            "SLTU            t2, t2, t4",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "adc dh, 0xFF"
    },
    "6683d201": {
        "instruction_count": 38,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ZEXT.H          t4, a2",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t2, ra",
            "ZEXT.H          t5, t1",
            "SLTU            t2, t2, t4",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t2, t1",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "adc dx, 0x01"
    },
    "6683d2ff": {
        "instruction_count": 38,
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "ZEXT.H          t4, a2",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t2, ra",
            "ZEXT.H          t5, t1",
            "SLTU            t2, t2, t4",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t2, t1",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "adc dx, 0xFFFF"
    },
    "83d201": {
        "instruction_count": 35,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ADD.UW          t4, a2, zero",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t2, ra, zero",
            "ADD.UW          t5, t1, zero",
            "SLTU            t2, t2, t4",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          a2, t1, zero"
        ],
        "disassembly": "adc edx, 0x01"
    },
    "83d2ff": {
        "instruction_count": 35,
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "ADD.UW          t4, a2, zero",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, ra, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t2, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t2, t1, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t4, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t2, ra, zero",
            "ADD.UW          t5, t1, zero",
            "SLTU            t2, t2, t4",
            "SLTU            t5, t5, s5",
            "OR              s5, t2, t5",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          a2, t1, zero"
        ],
        "disassembly": "adc edx, 0xFFFFFFFF"
    },
    "4883d201": {
        "instruction_count": 34,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ADD             ra, a2, t3",
            "ADD             t1, ra, s5",
            "ANDI            t4, t1, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, a2, 0xf(15)",
            "SLTU            t4, t4, t2",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "OR              s9, a2, t3",
            "XORI            t4, t1, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, a2, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t4, ra, 0x0(0)",
            "ADDI            t2, t1, 0x0(0)",
            "SLTU            t4, t4, a2",
            "SLTU            t2, t2, s5",
            "OR              s5, t4, t2",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            a2, t1, 0x0(0)"
        ],
        "disassembly": "adc rdx, 0x01"
    },
    "4883d2ff": {
        "instruction_count": 34,
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "ADD             ra, a2, t3",
            "ADD             t1, ra, s5",
            "ANDI            t4, t1, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, a2, 0xf(15)",
            "SLTU            t4, t4, t2",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "OR              s9, a2, t3",
            "XORI            t4, t1, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, a2, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t4, ra, 0x0(0)",
            "ADDI            t2, t1, 0x0(0)",
            "SLTU            t4, t4, a2",
            "SLTU            t2, t2, s5",
            "OR              s5, t4, t2",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            a2, t1, 0x0(0)"
        ],
        "disassembly": "adc rdx, 0xFFFFFFFFFFFFFFFF"
    },
    "801701": {
        "instruction_count": 35,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "LBU             t4, a0, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t6, t1, 0xff(255)",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              t1, a0, 0x0(0)"
        ],
        "disassembly": "adc byte ptr [rdi], 0x01"
    },
    "66831701": {
        "instruction_count": 35,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "LHU             t4, a0, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t5, ra",
            "ZEXT.H          t6, t1",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SH              t1, a0, 0x0(0)"
        ],
        "disassembly": "adc word ptr [rdi], 0x01"
    },
    "831701": {
        "instruction_count": 35,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "LWU             t4, a0, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t5, ra, zero",
            "ADD.UW          t6, t1, zero",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SW              t1, a0, 0x0(0)"
        ],
        "disassembly": "adc dword ptr [rdi], 0x01"
    },
    "48831701": {
        "instruction_count": 35,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "LD              t4, a0, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t5, ra, 0x0(0)",
            "ADDI            t6, t1, 0x0(0)",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SD              t1, a0, 0x0(0)"
        ],
        "disassembly": "adc qword ptr [rdi], 0x01"
    },
    "18da": {
        "instruction_count": 40,
        "expected_asm": [
            "ANDI            t3, s0, 0xff(255)",
            "ANDI            t4, a2, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0x80(128)",
            "XOR             t2, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "ADDIW           t5, zero, 0x80(128)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ANDI            t2, ra, 0xff(255)",
            "SLTU            t2, t2, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t2",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "sbb dl, bl"
    },
    "18fa": {
        "instruction_count": 41,
        "expected_asm": [
            "SRLI            t3, s0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ANDI            t4, a2, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0x80(128)",
            "XOR             t2, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "ADDIW           t5, zero, 0x80(128)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ANDI            t2, ra, 0xff(255)",
            "SLTU            t2, t2, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t2",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "sbb dl, bh"
    },
    "18de": {
        "instruction_count": 43,
        "expected_asm": [
            "ANDI            t3, s0, 0xff(255)",
            "SRLI            t4, a2, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0x80(128)",
            "XOR             t2, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "ADDIW           t5, zero, 0x80(128)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ANDI            t2, ra, 0xff(255)",
            "SLTU            t2, t2, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t2",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "sbb dh, bl"
    },
    "18fe": {
        "instruction_count": 44,
        "expected_asm": [
            "SRLI            t3, s0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SRLI            t4, a2, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0x80(128)",
            "XOR             t2, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "ADDIW           t5, zero, 0x80(128)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ANDI            t2, ra, 0xff(255)",
            "SLTU            t2, t2, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t2",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "sbb dh, bh"
    },
    "6619da": {
        "instruction_count": 41,
        "expected_asm": [
            "ZEXT.H          t3, s0",
            "ZEXT.H          t4, a2",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "LUI             t5, 0x8(8)",
            "XOR             t2, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "LUI             t5, 0x8(8)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ZEXT.H          t2, ra",
            "SLTU            t2, t2, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t2",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t2, t1",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "sbb dx, bx"
    },
    "19da": {
        "instruction_count": 40,
        "expected_asm": [
            "ADD.UW          t3, s0, zero",
            "ADD.UW          t4, a2, zero",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0x1(1)",
            "SLLI            t5, t5, 0x1f(31)",
            "XOR             t2, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "ADDIW           t5, zero, 0x1(1)",
            "SLLI            t5, t5, 0x1f(31)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ADD.UW          t2, ra, zero",
            "SLTU            t2, t2, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t2",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          a2, t1, zero"
        ],
        "disassembly": "sbb edx, ebx"
    },
    "4819da": {
        "instruction_count": 38,
        "expected_asm": [
            "SUB             ra, a2, s0",
            "SUB             t1, ra, s5",
            "ANDI            t3, t1, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, s0, 0xf(15)",
            "ANDI            t4, a2, 0xf(15)",
            "SLTU            t3, t4, t3",
            "ANDI            t4, ra, 0xf(15)",
            "SLTU            t4, t4, s5",
            "OR              t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0xffffffff(-1)",
            "SLLI            t4, t4, 0x3f(63)",
            "XOR             t3, a2, s0",
            "XOR             s9, a2, ra",
            "AND             s9, s9, t3",
            "AND             s9, s9, t4",
            "SLTU            s9, zero, s9",
            "XOR             t3, ra, s5",
            "XOR             t4, ra, t1",
            "AND             t3, t3, t4",
            "ADDIW           t4, zero, 0xffffffff(-1)",
            "SLLI            t4, t4, 0x3f(63)",
            "AND             t3, t3, t4",
            "SLTU            t3, zero, t3",
            "OR              s9, s9, t3",
            "ADDI            t3, ra, 0x0(0)",
            "SLTU            t3, t3, s5",
            "SLTU            s5, a2, s0",
            "OR              s5, s5, t3",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            a2, t1, 0x0(0)"
        ],
        "disassembly": "sbb rdx, rbx"
    },
    "1a17": {
        "instruction_count": 40,
        "expected_asm": [
            "LBU             t3, a0, 0x0(0)",
            "ANDI            t2, a2, 0xff(255)",
            "SUB             ra, t2, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t2, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x80(128)",
            "XOR             t5, t2, t3",
            "XOR             s9, t2, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x80(128)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ANDI            t5, ra, 0xff(255)",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t2, t3",
            "OR              s5, s5, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t5, t1, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "sbb dl, [rdi]"
    },
    "1a37": {
        "instruction_count": 43,
        "expected_asm": [
            "LBU             t3, a0, 0x0(0)",
            "SRLI            t2, a2, 0x8(8)",
            "ANDI            t2, t2, 0xff(255)",
            "SUB             ra, t2, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t2, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x80(128)",
            "XOR             t5, t2, t3",
            "XOR             s9, t2, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x80(128)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ANDI            t5, ra, 0xff(255)",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t2, t3",
            "OR              s5, s5, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t5, t1, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "sbb dh, [rdi]"
    },
    "661b17": {
        "instruction_count": 41,
        "expected_asm": [
            "LHU             t3, a0, 0x0(0)",
            "ZEXT.H          t2, a2",
            "SUB             ra, t2, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t2, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "LUI             t6, 0x8(8)",
            "XOR             t5, t2, t3",
            "XOR             s9, t2, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "LUI             t6, 0x8(8)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ZEXT.H          t5, ra",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t2, t3",
            "OR              s5, s5, t5",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t5, t1",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "sbb dx, [rdi]"
    },
    "1b17": {
        "instruction_count": 40,
        "expected_asm": [
            "LWU             t3, a0, 0x0(0)",
            "ADD.UW          t2, a2, zero",
            "SUB             ra, t2, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t2, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x1(1)",
            "SLLI            t6, t6, 0x1f(31)",
            "XOR             t5, t2, t3",
            "XOR             s9, t2, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x1(1)",
            "SLLI            t6, t6, 0x1f(31)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ADD.UW          t5, ra, zero",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t2, t3",
            "OR              s5, s5, t5",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          a2, t1, zero"
        ],
        "disassembly": "sbb edx, [rdi]"
    },
    "481b17": {
        "instruction_count": 39,
        "expected_asm": [
            "LD              t3, a0, 0x0(0)",
            "SUB             ra, a2, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, a2, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0xffffffff(-1)",
            "SLLI            t5, t5, 0x3f(63)",
            "XOR             t2, a2, t3",
            "XOR             s9, a2, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "ADDIW           t5, zero, 0xffffffff(-1)",
            "SLLI            t5, t5, 0x3f(63)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ADDI            t2, ra, 0x0(0)",
            "SLTU            t2, t2, s5",
            "SLTU            s5, a2, t3",
            "OR              s5, s5, t2",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            a2, t1, 0x0(0)"
        ],
        "disassembly": "sbb rdx, [rdi]"
    },
    "1817": {
        "instruction_count": 38,
        "expected_asm": [
            "ANDI            t3, a2, 0xff(255)",
            "LBU             t4, a0, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x80(128)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x80(128)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ANDI            t5, ra, 0xff(255)",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              t1, a0, 0x0(0)"
        ],
        "disassembly": "sbb [rdi], dl"
    },
    "1837": {
        "instruction_count": 39,
        "expected_asm": [
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "LBU             t4, a0, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x80(128)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x80(128)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ANDI            t5, ra, 0xff(255)",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              t1, a0, 0x0(0)"
        ],
        "disassembly": "sbb [rdi], dh"
    },
    "661917": {
        "instruction_count": 38,
        "expected_asm": [
            "ZEXT.H          t3, a2",
            "LHU             t4, a0, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "LUI             t6, 0x8(8)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "LUI             t6, 0x8(8)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ZEXT.H          t5, ra",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t5",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SH              t1, a0, 0x0(0)"
        ],
        "disassembly": "sbb [rdi], dx"
    },
    "1917": {
        "instruction_count": 40,
        "expected_asm": [
            "ADD.UW          t3, a2, zero",
            "LWU             t4, a0, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x1(1)",
            "SLLI            t6, t6, 0x1f(31)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x1(1)",
            "SLLI            t6, t6, 0x1f(31)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ADD.UW          t5, ra, zero",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t5",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SW              t1, a0, 0x0(0)"
        ],
        "disassembly": "sbb [rdi], edx"
    },
    "481917": {
        "instruction_count": 39,
        "expected_asm": [
            "LD              t3, a0, 0x0(0)",
            "SUB             ra, t3, a2",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, a2, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0xffffffff(-1)",
            "SLLI            t5, t5, 0x3f(63)",
            "XOR             t2, t3, a2",
            "XOR             s9, t3, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "ADDIW           t5, zero, 0xffffffff(-1)",
            "SLLI            t5, t5, 0x3f(63)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ADDI            t2, ra, 0x0(0)",
            "SLTU            t2, t2, s5",
            "SLTU            s5, t3, a2",
            "OR              s5, s5, t2",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SD              t1, a0, 0x0(0)"
        ],
        "disassembly": "sbb [rdi], rdx"
    },
    "80da01": {
        "instruction_count": 41,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, a2, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0x80(128)",
            "XOR             t2, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "ADDIW           t5, zero, 0x80(128)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ANDI            t2, ra, 0xff(255)",
            "SLTU            t2, t2, s5",
            "ANDI            s5, t3, 0xff(255)",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t2",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "sbb dl, 0x01"
    },
    "80daff": {
        "instruction_count": 41,
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "ANDI            t4, a2, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0x80(128)",
            "XOR             t2, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "ADDIW           t5, zero, 0x80(128)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ANDI            t2, ra, 0xff(255)",
            "SLTU            t2, t2, s5",
            "ANDI            s5, t3, 0xff(255)",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t2",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "sbb dl, 0xFF"
    },
    "80de01": {
        "instruction_count": 44,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "SRLI            t4, a2, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0x80(128)",
            "XOR             t2, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "ADDIW           t5, zero, 0x80(128)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ANDI            t2, ra, 0xff(255)",
            "SLTU            t2, t2, s5",
            "ANDI            s5, t3, 0xff(255)",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t2",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "sbb dh, 0x01"
    },
    "80deff": {
        "instruction_count": 44,
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "SRLI            t4, a2, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0x80(128)",
            "XOR             t2, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "ADDIW           t5, zero, 0x80(128)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ANDI            t2, ra, 0xff(255)",
            "SLTU            t2, t2, s5",
            "ANDI            s5, t3, 0xff(255)",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t2",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t2, t1, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "sbb dh, 0xFF"
    },
    "6683da01": {
        "instruction_count": 42,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ZEXT.H          t4, a2",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "LUI             t5, 0x8(8)",
            "XOR             t2, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "LUI             t5, 0x8(8)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ZEXT.H          t2, ra",
            "SLTU            t2, t2, s5",
            "ZEXT.H          s5, t3",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t2",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t2, t1",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "sbb dx, 0x01"
    },
    "6683daff": {
        "instruction_count": 42,
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "ZEXT.H          t4, a2",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "LUI             t5, 0x8(8)",
            "XOR             t2, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "LUI             t5, 0x8(8)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ZEXT.H          t2, ra",
            "SLTU            t2, t2, s5",
            "ZEXT.H          s5, t3",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t2",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t2, t1",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "sbb dx, 0xFFFF"
    },
    "83da01": {
        "instruction_count": 41,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ADD.UW          t4, a2, zero",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0x1(1)",
            "SLLI            t5, t5, 0x1f(31)",
            "XOR             t2, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "ADDIW           t5, zero, 0x1(1)",
            "SLLI            t5, t5, 0x1f(31)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ADD.UW          t2, ra, zero",
            "SLTU            t2, t2, s5",
            "ADD.UW          s5, t3, zero",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t2",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          a2, t1, zero"
        ],
        "disassembly": "sbb edx, 0x01"
    },
    "83daff": {
        "instruction_count": 41,
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "ADD.UW          t4, a2, zero",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t2, t1, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t2, t2, t5",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0x1(1)",
            "SLLI            t5, t5, 0x1f(31)",
            "XOR             t2, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t2",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t2, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t2, t2, t5",
            "ADDIW           t5, zero, 0x1(1)",
            "SLLI            t5, t5, 0x1f(31)",
            "AND             t2, t2, t5",
            "SLTU            t2, zero, t2",
            "OR              s9, s9, t2",
            "ADD.UW          t2, ra, zero",
            "SLTU            t2, t2, s5",
            "ADD.UW          s5, t3, zero",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t2",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          a2, t1, zero"
        ],
        "disassembly": "sbb edx, 0xFFFFFFFF"
    },
    "4883da01": {
        "instruction_count": 39,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "SUB             ra, a2, t3",
            "SUB             t1, ra, s5",
            "ANDI            t4, t1, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t3, 0xf(15)",
            "ANDI            t2, a2, 0xf(15)",
            "SLTU            t4, t2, t4",
            "ANDI            t2, ra, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t2, zero, 0xffffffff(-1)",
            "SLLI            t2, t2, 0x3f(63)",
            "XOR             t4, a2, t3",
            "XOR             s9, a2, ra",
            "AND             s9, s9, t4",
            "AND             s9, s9, t2",
            "SLTU            s9, zero, s9",
            "XOR             t4, ra, s5",
            "XOR             t2, ra, t1",
            "AND             t4, t4, t2",
            "ADDIW           t2, zero, 0xffffffff(-1)",
            "SLLI            t2, t2, 0x3f(63)",
            "AND             t4, t4, t2",
            "SLTU            t4, zero, t4",
            "OR              s9, s9, t4",
            "ADDI            t4, ra, 0x0(0)",
            "SLTU            t4, t4, s5",
            "SLTU            s5, a2, t3",
            "OR              s5, s5, t4",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            a2, t1, 0x0(0)"
        ],
        "disassembly": "sbb rdx, 0x01"
    },
    "4883daff": {
        "instruction_count": 39,
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "SUB             ra, a2, t3",
            "SUB             t1, ra, s5",
            "ANDI            t4, t1, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t3, 0xf(15)",
            "ANDI            t2, a2, 0xf(15)",
            "SLTU            t4, t2, t4",
            "ANDI            t2, ra, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t2, zero, 0xffffffff(-1)",
            "SLLI            t2, t2, 0x3f(63)",
            "XOR             t4, a2, t3",
            "XOR             s9, a2, ra",
            "AND             s9, s9, t4",
            "AND             s9, s9, t2",
            "SLTU            s9, zero, s9",
            "XOR             t4, ra, s5",
            "XOR             t2, ra, t1",
            "AND             t4, t4, t2",
            "ADDIW           t2, zero, 0xffffffff(-1)",
            "SLLI            t2, t2, 0x3f(63)",
            "AND             t4, t4, t2",
            "SLTU            t4, zero, t4",
            "OR              s9, s9, t4",
            "ADDI            t4, ra, 0x0(0)",
            "SLTU            t4, t4, s5",
            "SLTU            s5, a2, t3",
            "OR              s5, s5, t4",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            a2, t1, 0x0(0)"
        ],
        "disassembly": "sbb rdx, 0xFFFFFFFFFFFFFFFF"
    },
    "801f01": {
        "instruction_count": 39,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "LBU             t4, a0, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x80(128)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x80(128)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ANDI            t5, ra, 0xff(255)",
            "SLTU            t5, t5, s5",
            "ANDI            s5, t3, 0xff(255)",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              t1, a0, 0x0(0)"
        ],
        "disassembly": "sbb byte ptr [rdi], 0x01"
    },
    "66831f01": {
        "instruction_count": 39,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "LHU             t4, a0, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "LUI             t6, 0x8(8)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "LUI             t6, 0x8(8)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ZEXT.H          t5, ra",
            "SLTU            t5, t5, s5",
            "ZEXT.H          s5, t3",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t5",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SH              t1, a0, 0x0(0)"
        ],
        "disassembly": "sbb word ptr [rdi], 0x01"
    },
    "831f01": {
        "instruction_count": 41,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "LWU             t4, a0, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x1(1)",
            "SLLI            t6, t6, 0x1f(31)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x1(1)",
            "SLLI            t6, t6, 0x1f(31)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ADD.UW          t5, ra, zero",
            "SLTU            t5, t5, s5",
            "ADD.UW          s5, t3, zero",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t5",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SW              t1, a0, 0x0(0)"
        ],
        "disassembly": "sbb dword ptr [rdi], 0x01"
    },
    "48831f01": {
        "instruction_count": 40,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "LD              t4, a0, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0xffffffff(-1)",
            "SLLI            t6, t6, 0x3f(63)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0xffffffff(-1)",
            "SLLI            t6, t6, 0x3f(63)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ADDI            t5, ra, 0x0(0)",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t5",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SD              t1, a0, 0x0(0)"
        ],
        "disassembly": "sbb qword ptr [rdi], 0x01"
    },
    "08da": {
        "instruction_count": 17,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "ANDI            t3, a2, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "or dl, bl"
    },
    "08fa": {
        "instruction_count": 18,
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, a2, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "or dl, bh"
    },
    "08de": {
        "instruction_count": 20,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "or dh, bl"
    },
    "08fe": {
        "instruction_count": 21,
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "or dh, bh"
    },
    "6609da": {
        "instruction_count": 18,
        "expected_asm": [
            "ZEXT.H          t1, s0",
            "ZEXT.H          t3, a2",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "or dx, bx"
    },
    "09da": {
        "instruction_count": 15,
        "expected_asm": [
            "ADD.UW          t1, s0, zero",
            "ADD.UW          t3, a2, zero",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "or edx, ebx"
    },
    "4809da": {
        "instruction_count": 13,
        "expected_asm": [
            "OR              ra, a2, s0",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "or rdx, rbx"
    },
    "0a17": {
        "instruction_count": 17,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "ANDI            t4, a2, 0xff(255)",
            "OR              ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "or dl, [rdi]"
    },
    "0a37": {
        "instruction_count": 20,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SRLI            t4, a2, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "OR              ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "or dh, [rdi]"
    },
    "660b17": {
        "instruction_count": 18,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "ZEXT.H          t4, a2",
            "OR              ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t2, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "or dx, [rdi]"
    },
    "0b17": {
        "instruction_count": 15,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "ADD.UW          t4, a2, zero",
            "OR              ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "or edx, [rdi]"
    },
    "480b17": {
        "instruction_count": 14,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "OR              ra, a2, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "or rdx, [rdi]"
    },
    "0817": {
        "instruction_count": 15,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "LBU             t3, a0, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "or [rdi], dl"
    },
    "0837": {
        "instruction_count": 16,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "LBU             t3, a0, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "or [rdi], dh"
    },
    "660917": {
        "instruction_count": 15,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "LHU             t3, a0, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "or [rdi], dx"
    },
    "0917": {
        "instruction_count": 15,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "LWU             t3, a0, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "or [rdi], edx"
    },
    "480917": {
        "instruction_count": 14,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "OR              ra, t1, a2",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "or [rdi], rdx"
    },
    "80ca01": {
        "instruction_count": 17,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, a2, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "or dl, 0x01"
    },
    "80caff": {
        "instruction_count": 17,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ANDI            t3, a2, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "or dl, 0xFF"
    },
    "80ce01": {
        "instruction_count": 20,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "or dh, 0x01"
    },
    "80ceff": {
        "instruction_count": 20,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "or dh, 0xFF"
    },
    "6683ca01": {
        "instruction_count": 18,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ZEXT.H          t3, a2",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "or dx, 0x01"
    },
    "6683caff": {
        "instruction_count": 18,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ZEXT.H          t3, a2",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "or dx, 0xFFFF"
    },
    "83ca01": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADD.UW          t3, a2, zero",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "or edx, 0x01"
    },
    "83caff": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ADD.UW          t3, a2, zero",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "or edx, 0xFFFFFFFF"
    },
    "4883ca01": {
        "instruction_count": 14,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "OR              ra, a2, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "or rdx, 0x01"
    },
    "4883caff": {
        "instruction_count": 14,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "OR              ra, a2, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "or rdx, 0xFFFFFFFFFFFFFFFF"
    },
    "800f01": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LBU             t3, a0, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "or byte ptr [rdi], 0x01"
    },
    "66830f01": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LHU             t3, a0, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "or word ptr [rdi], 0x01"
    },
    "830f01": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LWU             t3, a0, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "or dword ptr [rdi], 0x01"
    },
    "48830f01": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LD              t3, a0, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "or qword ptr [rdi], 0x01"
    },
    "20da": {
        "instruction_count": 17,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "ANDI            t3, a2, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "and dl, bl"
    },
    "20fa": {
        "instruction_count": 18,
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, a2, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "and dl, bh"
    },
    "20de": {
        "instruction_count": 20,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "and dh, bl"
    },
    "20fe": {
        "instruction_count": 21,
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "and dh, bh"
    },
    "6621da": {
        "instruction_count": 18,
        "expected_asm": [
            "ZEXT.H          t1, s0",
            "ZEXT.H          t3, a2",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "and dx, bx"
    },
    "21da": {
        "instruction_count": 15,
        "expected_asm": [
            "ADD.UW          t1, s0, zero",
            "ADD.UW          t3, a2, zero",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "and edx, ebx"
    },
    "4821da": {
        "instruction_count": 13,
        "expected_asm": [
            "AND             ra, a2, s0",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "and rdx, rbx"
    },
    "2217": {
        "instruction_count": 17,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "ANDI            t4, a2, 0xff(255)",
            "AND             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "and dl, [rdi]"
    },
    "2237": {
        "instruction_count": 20,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SRLI            t4, a2, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "AND             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "and dh, [rdi]"
    },
    "662317": {
        "instruction_count": 18,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "ZEXT.H          t4, a2",
            "AND             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t2, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "and dx, [rdi]"
    },
    "2317": {
        "instruction_count": 15,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "ADD.UW          t4, a2, zero",
            "AND             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "and edx, [rdi]"
    },
    "482317": {
        "instruction_count": 14,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "AND             ra, a2, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "and rdx, [rdi]"
    },
    "2017": {
        "instruction_count": 15,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "LBU             t3, a0, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "and [rdi], dl"
    },
    "2037": {
        "instruction_count": 16,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "LBU             t3, a0, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "and [rdi], dh"
    },
    "662117": {
        "instruction_count": 15,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "LHU             t3, a0, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "and [rdi], dx"
    },
    "2117": {
        "instruction_count": 15,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "LWU             t3, a0, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "and [rdi], edx"
    },
    "482117": {
        "instruction_count": 14,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "AND             ra, t1, a2",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "and [rdi], rdx"
    },
    "80e201": {
        "instruction_count": 17,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, a2, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "and dl, 0x01"
    },
    "80e2ff": {
        "instruction_count": 17,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ANDI            t3, a2, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "and dl, 0xFF"
    },
    "80e601": {
        "instruction_count": 20,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "and dh, 0x01"
    },
    "80e6ff": {
        "instruction_count": 20,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "and dh, 0xFF"
    },
    "6683e201": {
        "instruction_count": 18,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ZEXT.H          t3, a2",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "and dx, 0x01"
    },
    "6683e2ff": {
        "instruction_count": 18,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ZEXT.H          t3, a2",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "and dx, 0xFFFF"
    },
    "83e201": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADD.UW          t3, a2, zero",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "and edx, 0x01"
    },
    "83e2ff": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ADD.UW          t3, a2, zero",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "and edx, 0xFFFFFFFF"
    },
    "4883e201": {
        "instruction_count": 14,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "AND             ra, a2, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "and rdx, 0x01"
    },
    "4883e2ff": {
        "instruction_count": 14,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "AND             ra, a2, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "and rdx, 0xFFFFFFFFFFFFFFFF"
    },
    "802701": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LBU             t3, a0, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "and byte ptr [rdi], 0x01"
    },
    "66832701": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LHU             t3, a0, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "and word ptr [rdi], 0x01"
    },
    "832701": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LWU             t3, a0, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "and dword ptr [rdi], 0x01"
    },
    "48832701": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LD              t3, a0, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "and qword ptr [rdi], 0x01"
    },
    "30da": {
        "instruction_count": 17,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "ANDI            t3, a2, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "xor dl, bl"
    },
    "30fa": {
        "instruction_count": 18,
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, a2, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "xor dl, bh"
    },
    "30de": {
        "instruction_count": 20,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "xor dh, bl"
    },
    "30fe": {
        "instruction_count": 21,
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "xor dh, bh"
    },
    "6631da": {
        "instruction_count": 18,
        "expected_asm": [
            "ZEXT.H          t1, s0",
            "ZEXT.H          t3, a2",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "xor dx, bx"
    },
    "31da": {
        "instruction_count": 15,
        "expected_asm": [
            "ADD.UW          t1, s0, zero",
            "ADD.UW          t3, a2, zero",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "xor edx, ebx"
    },
    "4831da": {
        "instruction_count": 13,
        "expected_asm": [
            "XOR             ra, a2, s0",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "xor rdx, rbx"
    },
    "3217": {
        "instruction_count": 17,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "ANDI            t4, a2, 0xff(255)",
            "XOR             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "xor dl, [rdi]"
    },
    "3237": {
        "instruction_count": 20,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SRLI            t4, a2, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "XOR             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "xor dh, [rdi]"
    },
    "663317": {
        "instruction_count": 18,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "ZEXT.H          t4, a2",
            "XOR             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t2, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "xor dx, [rdi]"
    },
    "3317": {
        "instruction_count": 15,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "ADD.UW          t4, a2, zero",
            "XOR             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "xor edx, [rdi]"
    },
    "483317": {
        "instruction_count": 14,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "XOR             ra, a2, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "xor rdx, [rdi]"
    },
    "3017": {
        "instruction_count": 15,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "LBU             t3, a0, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "xor [rdi], dl"
    },
    "3037": {
        "instruction_count": 16,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "LBU             t3, a0, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "xor [rdi], dh"
    },
    "663117": {
        "instruction_count": 15,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "LHU             t3, a0, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "xor [rdi], dx"
    },
    "3117": {
        "instruction_count": 15,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "LWU             t3, a0, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "xor [rdi], edx"
    },
    "483117": {
        "instruction_count": 14,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "XOR             ra, t1, a2",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "xor [rdi], rdx"
    },
    "80f201": {
        "instruction_count": 17,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, a2, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "xor dl, 0x01"
    },
    "80f2ff": {
        "instruction_count": 17,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ANDI            t3, a2, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "xor dl, 0xFF"
    },
    "80f601": {
        "instruction_count": 20,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "xor dh, 0x01"
    },
    "80f6ff": {
        "instruction_count": 20,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t4",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "xor dh, 0xFF"
    },
    "6683f201": {
        "instruction_count": 18,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ZEXT.H          t3, a2",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "xor dx, 0x01"
    },
    "6683f2ff": {
        "instruction_count": 18,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ZEXT.H          t3, a2",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "xor dx, 0xFFFF"
    },
    "83f201": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADD.UW          t3, a2, zero",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "xor edx, 0x01"
    },
    "83f2ff": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ADD.UW          t3, a2, zero",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "xor edx, 0xFFFFFFFF"
    },
    "4883f201": {
        "instruction_count": 14,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "XOR             ra, a2, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "xor rdx, 0x01"
    },
    "4883f2ff": {
        "instruction_count": 14,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "XOR             ra, a2, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "xor rdx, 0xFFFFFFFFFFFFFFFF"
    },
    "803701": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LBU             t3, a0, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "xor byte ptr [rdi], 0x01"
    },
    "66833701": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LHU             t3, a0, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "xor word ptr [rdi], 0x01"
    },
    "833701": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LWU             t3, a0, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "xor dword ptr [rdi], 0x01"
    },
    "48833701": {
        "instruction_count": 15,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LD              t3, a0, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "xor qword ptr [rdi], 0x01"
    },
    "38da": {
        "instruction_count": 26,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "ANDI            t3, a2, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dl, bl"
    },
    "38fa": {
        "instruction_count": 27,
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, a2, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dl, bh"
    },
    "38de": {
        "instruction_count": 27,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dh, bl"
    },
    "38fe": {
        "instruction_count": 28,
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dh, bh"
    },
    "6639da": {
        "instruction_count": 26,
        "expected_asm": [
            "ZEXT.H          t1, s0",
            "ZEXT.H          t3, a2",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dx, bx"
    },
    "39da": {
        "instruction_count": 26,
        "expected_asm": [
            "ADD.UW          t1, s0, zero",
            "ADD.UW          t3, a2, zero",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp edx, ebx"
    },
    "4839da": {
        "instruction_count": 24,
        "expected_asm": [
            "SUB             ra, a2, s0",
            "SLTU            s5, a2, s0",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ANDI            t1, s0, 0xf(15)",
            "ANDI            t3, a2, 0xf(15)",
            "SLTU            t1, t3, t1",
            "SB              t1, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t1, a2, 0xffffffff(-1)",
            "OR              s9, t1, s0",
            "AND             s9, s9, ra",
            "AND             t1, t1, s0",
            "OR              s9, s9, t1",
            "SRLI            t1, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t1",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp rdx, rbx"
    },
    "3a17": {
        "instruction_count": 26,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "ANDI            t4, a2, 0xff(255)",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t4, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dl, [rdi]"
    },
    "3a37": {
        "instruction_count": 27,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SRLI            t4, a2, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t4, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dh, [rdi]"
    },
    "663b17": {
        "instruction_count": 26,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "ZEXT.H          t4, a2",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t4, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dx, [rdi]"
    },
    "3b17": {
        "instruction_count": 26,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "ADD.UW          t4, a2, zero",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t4, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t4, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp edx, [rdi]"
    },
    "483b17": {
        "instruction_count": 25,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "SUB             ra, a2, t1",
            "SLTU            s5, a2, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, a2, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, a2, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp rdx, [rdi]"
    },
    "3817": {
        "instruction_count": 26,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "LBU             t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp [rdi], dl"
    },
    "3837": {
        "instruction_count": 27,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "LBU             t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp [rdi], dh"
    },
    "663917": {
        "instruction_count": 26,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "LHU             t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp [rdi], dx"
    },
    "3917": {
        "instruction_count": 26,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "LWU             t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp [rdi], edx"
    },
    "483917": {
        "instruction_count": 25,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "SUB             ra, t1, a2",
            "SLTU            s5, t1, a2",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, a2, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t1, 0xffffffff(-1)",
            "OR              s9, t4, a2",
            "AND             s9, s9, ra",
            "AND             t4, t4, a2",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp [rdi], rdx"
    },
    "80fa01": {
        "instruction_count": 27,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, a2, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dl, 0x01"
    },
    "80faff": {
        "instruction_count": 27,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ANDI            t3, a2, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dl, 0xFF"
    },
    "80fe01": {
        "instruction_count": 28,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dh, 0x01"
    },
    "80feff": {
        "instruction_count": 28,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SRLI            t3, a2, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dh, 0xFF"
    },
    "6683fa01": {
        "instruction_count": 27,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ZEXT.H          t3, a2",
            "SUB             ra, t3, t1",
            "ZEXT.H          t4, t1",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dx, 0x01"
    },
    "6683faff": {
        "instruction_count": 27,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ZEXT.H          t3, a2",
            "SUB             ra, t3, t1",
            "ZEXT.H          t4, t1",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dx, 0xFFFF"
    },
    "83fa01": {
        "instruction_count": 27,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADD.UW          t3, a2, zero",
            "SUB             ra, t3, t1",
            "ADD.UW          t4, t1, zero",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp edx, 0x01"
    },
    "83faff": {
        "instruction_count": 27,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ADD.UW          t3, a2, zero",
            "SUB             ra, t3, t1",
            "ADD.UW          t4, t1, zero",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp edx, 0xFFFFFFFF"
    },
    "4883fa01": {
        "instruction_count": 25,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SUB             ra, a2, t1",
            "SLTU            s5, a2, t1",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, t1, 0xf(15)",
            "ANDI            t4, a2, 0xf(15)",
            "SLTU            t3, t4, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t3, a2, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp rdx, 0x01"
    },
    "4883faff": {
        "instruction_count": 25,
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SUB             ra, a2, t1",
            "SLTU            s5, a2, t1",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, t1, 0xf(15)",
            "ANDI            t4, a2, 0xf(15)",
            "SLTU            t3, t4, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t3, a2, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp rdx, 0xFFFFFFFFFFFFFFFF"
    },
    "803f01": {
        "instruction_count": 27,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LBU             t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "ANDI            t2, t1, 0xff(255)",
            "SLTU            s5, t3, t2",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp byte ptr [rdi], 0x01"
    },
    "66833f01": {
        "instruction_count": 27,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LHU             t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "ZEXT.H          t2, t1",
            "SLTU            s5, t3, t2",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp word ptr [rdi], 0x01"
    },
    "833f01": {
        "instruction_count": 27,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LWU             t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "ADD.UW          t2, t1, zero",
            "SLTU            s5, t3, t2",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp dword ptr [rdi], 0x01"
    },
    "48833f01": {
        "instruction_count": 26,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "LD              t3, a0, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t3, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "disassembly": "cmp qword ptr [rdi], 0x01"
    },
    "88da": {
        "instruction_count": 3,
        "expected_asm": [
            "ANDI            ra, s0, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, ra"
        ],
        "disassembly": "mov dl, bl"
    },
    "88fa": {
        "instruction_count": 4,
        "expected_asm": [
            "SRLI            ra, s0, 0x8(8)",
            "ANDI            t1, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t1"
        ],
        "disassembly": "mov dl, bh"
    },
    "88de": {
        "instruction_count": 5,
        "expected_asm": [
            "ANDI            ra, s0, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, ra",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "mov dh, bl"
    },
    "88fe": {
        "instruction_count": 6,
        "expected_asm": [
            "SRLI            ra, s0, 0x8(8)",
            "ANDI            t1, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t1",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "mov dh, bh"
    },
    "6689da": {
        "instruction_count": 4,
        "expected_asm": [
            "ZEXT.H          ra, s0",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, ra"
        ],
        "disassembly": "mov dx, bx"
    },
    "89da": {
        "instruction_count": 1,
        "expected_asm": [
            "ADD.UW          a2, s0, zero"
        ],
        "disassembly": "mov edx, ebx"
    },
    "4889da": {
        "instruction_count": 1,
        "expected_asm": [
            "ADDI            a2, s0, 0x0(0)"
        ],
        "disassembly": "mov rdx, rbx"
    },
    "8a17": {
        "instruction_count": 4,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "mov dl, [rdi]"
    },
    "8a37": {
        "instruction_count": 6,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "mov dh, [rdi]"
    },
    "668b17": {
        "instruction_count": 5,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ZEXT.H          t3, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "mov dx, [rdi]"
    },
    "8b17": {
        "instruction_count": 2,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "mov edx, [rdi]"
    },
    "488b17": {
        "instruction_count": 2,
        "expected_asm": [
            "LD              ra, a0, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "mov rdx, [rdi]"
    },
    "8817": {
        "instruction_count": 1,
        "expected_asm": [
            "SB              a2, a0, 0x0(0)"
        ],
        "disassembly": "mov [rdi], dl"
    },
    "8837": {
        "instruction_count": 2,
        "expected_asm": [
            "SRLI            ra, a2, 0x8(8)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "mov [rdi], dh"
    },
    "668917": {
        "instruction_count": 1,
        "expected_asm": [
            "SH              a2, a0, 0x0(0)"
        ],
        "disassembly": "mov [rdi], dx"
    },
    "8917": {
        "instruction_count": 1,
        "expected_asm": [
            "SW              a2, a0, 0x0(0)"
        ],
        "disassembly": "mov [rdi], edx"
    },
    "488917": {
        "instruction_count": 1,
        "expected_asm": [
            "SD              a2, a0, 0x0(0)"
        ],
        "disassembly": "mov [rdi], rdx"
    },
    "b201": {
        "instruction_count": 4,
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ANDI            t1, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t1"
        ],
        "disassembly": "mov dl, 0x01"
    },
    "b2ff": {
        "instruction_count": 4,
        "expected_asm": [
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "ANDI            t1, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t1"
        ],
        "disassembly": "mov dl, 0xFF"
    },
    "b601": {
        "instruction_count": 6,
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ANDI            t1, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t1",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "mov dh, 0x01"
    },
    "b6ff": {
        "instruction_count": 6,
        "expected_asm": [
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "ANDI            t1, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t1",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "mov dh, 0xFF"
    },
    "66ba0100": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ZEXT.H          t1, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t1"
        ],
        "disassembly": "mov dx, 0x01"
    },
    "66baffff": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "ZEXT.H          t1, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t1"
        ],
        "disassembly": "mov dx, 0xFFFF"
    },
    "ba01000000": {
        "instruction_count": 2,
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "mov edx, 0x01"
    },
    "baffffffff": {
        "instruction_count": 2,
        "expected_asm": [
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "mov edx, 0xFFFFFFFF"
    },
    "48c7c2ffffffff": {
        "instruction_count": 2,
        "expected_asm": [
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "mov rdx, 0xFFFFFFFFFFFFFFFF"
    },
    "c60701": {
        "instruction_count": 2,
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "mov byte ptr [rdi], 0x01"
    },
    "66c7070100": {
        "instruction_count": 2,
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "mov word ptr [rdi], 0x01"
    },
    "c70701000000": {
        "instruction_count": 2,
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "mov dword ptr [rdi], 0x01"
    },
    "48c70701000000": {
        "instruction_count": 2,
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "mov qword ptr [rdi], 0x01"
    },
    "d0e2": {
        "instruction_count": 19,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "shl dl, 0x01"
    },
    "d0e6": {
        "instruction_count": 22,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t3, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "shl dh, 0x01"
    },
    "66d1e2": {
        "instruction_count": 20,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t3, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "shl dx, 0x01"
    },
    "d1e2": {
        "instruction_count": 17,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "shl edx, 0x01"
    },
    "48d1e2": {
        "instruction_count": 16,
        "expected_asm": [
            "SLLI            ra, a2, 0x1(1)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, a2, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, a2, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "shl rdx, 0x01"
    },
    "c0e23f": {
        "instruction_count": 16,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "SLLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x29(41)",
            "ANDI            s5, s5, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "shl dl, 0x3F"
    },
    "c0e63f": {
        "instruction_count": 19,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SLLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x29(41)",
            "ANDI            s5, s5, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "shl dh, 0x3F"
    },
    "66c1e23f": {
        "instruction_count": 17,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "SLLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x31(49)",
            "ANDI            s5, s5, 0x1(1)",
            "ZEXT.H          t3, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "shl dx, 0x3F"
    },
    "c1e23f": {
        "instruction_count": 14,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "SLLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1(1)",
            "ANDI            s5, s5, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "shl edx, 0x3F"
    },
    "48c1e23f": {
        "instruction_count": 13,
        "expected_asm": [
            "SLLI            ra, a2, 0x3f(63)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, a2, 0x1(1)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "shl rdx, 0x3F"
    },
    "d2e2": {
        "instruction_count": 24,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SLL             ra, t1, t4",
            "BEQ             t4, zero, 0x44(68)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x8(8)",
            "SUB             s5, s5, t4",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "shl dl, cl"
    },
    "d2e6": {
        "instruction_count": 27,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SLL             ra, t1, t4",
            "BEQ             t4, zero, 0x44(68)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x8(8)",
            "SUB             s5, s5, t4",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t2, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "shl dh, cl"
    },
    "66d3e2": {
        "instruction_count": 25,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SLL             ra, t1, t4",
            "BEQ             t4, zero, 0x44(68)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x10(16)",
            "SUB             s5, s5, t4",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t2, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "shl dx, cl"
    },
    "d3e2": {
        "instruction_count": 22,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SLL             ra, t1, t4",
            "BEQ             t4, zero, 0x44(68)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x20(32)",
            "SUB             s5, s5, t4",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "shl edx, cl"
    },
    "48d3e2": {
        "instruction_count": 21,
        "expected_asm": [
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x3f(63)",
            "SLL             ra, a2, t3",
            "BEQ             t3, zero, 0x44(68)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x40(64)",
            "SUB             s5, s5, t3",
            "SRL             s5, a2, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "shl rdx, cl"
    },
    "d027": {
        "instruction_count": 17,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "shl byte ptr [rdi], 0x01"
    },
    "66d127": {
        "instruction_count": 17,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "shl word ptr [rdi], 0x01"
    },
    "d127": {
        "instruction_count": 17,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "shl dword ptr [rdi], 0x01"
    },
    "48d127": {
        "instruction_count": 17,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "shl qword ptr [rdi], 0x01"
    },
    "c0273f": {
        "instruction_count": 14,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SLLI            ra, t1, 0x1f(31)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x29(41)",
            "ANDI            s5, s5, 0x1(1)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "shl byte ptr [rdi], 0x3F"
    },
    "66c1273f": {
        "instruction_count": 14,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "SLLI            ra, t1, 0x1f(31)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x31(49)",
            "ANDI            s5, s5, 0x1(1)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "shl word ptr [rdi], 0x3F"
    },
    "c1273f": {
        "instruction_count": 14,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "SLLI            ra, t1, 0x1f(31)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1(1)",
            "ANDI            s5, s5, 0x1(1)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "shl dword ptr [rdi], 0x3F"
    },
    "48c1273f": {
        "instruction_count": 14,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "SLLI            ra, t1, 0x3f(63)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1(1)",
            "ANDI            s5, s5, 0x1(1)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "shl qword ptr [rdi], 0x3F"
    },
    "d227": {
        "instruction_count": 22,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t2, t4, 0x1f(31)",
            "SLL             ra, t1, t2",
            "BEQ             t2, zero, 0x44(68)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x8(8)",
            "SUB             s5, s5, t2",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "shl byte ptr [rdi], cl"
    },
    "66d327": {
        "instruction_count": 22,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t2, t4, 0x1f(31)",
            "SLL             ra, t1, t2",
            "BEQ             t2, zero, 0x44(68)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x10(16)",
            "SUB             s5, s5, t2",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "shl word ptr [rdi], cl"
    },
    "d327": {
        "instruction_count": 22,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t2, t4, 0x1f(31)",
            "SLL             ra, t1, t2",
            "BEQ             t2, zero, 0x44(68)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x20(32)",
            "SUB             s5, s5, t2",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "shl dword ptr [rdi], cl"
    },
    "48d327": {
        "instruction_count": 22,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t2, t4, 0x3f(63)",
            "SLL             ra, t1, t2",
            "BEQ             t2, zero, 0x44(68)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x40(64)",
            "SUB             s5, s5, t2",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "shl qword ptr [rdi], cl"
    },
    "d0ea": {
        "instruction_count": 18,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "shr dl, 0x01"
    },
    "d0ee": {
        "instruction_count": 21,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "shr dh, 0x01"
    },
    "66d1ea": {
        "instruction_count": 19,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t3, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "shr dx, 0x01"
    },
    "d1ea": {
        "instruction_count": 16,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "shr edx, 0x01"
    },
    "48d1ea": {
        "instruction_count": 15,
        "expected_asm": [
            "SRLI            ra, a2, 0x1(1)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, a2, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, a2, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "shr rdx, 0x01"
    },
    "c0ea3f": {
        "instruction_count": 16,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "SRLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "shr dl, 0x3F"
    },
    "c0ee3f": {
        "instruction_count": 19,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "shr dh, 0x3F"
    },
    "66c1ea3f": {
        "instruction_count": 17,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "SRLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ZEXT.H          t3, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "shr dx, 0x3F"
    },
    "c1ea3f": {
        "instruction_count": 14,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "SRLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "shr edx, 0x3F"
    },
    "48c1ea3f": {
        "instruction_count": 13,
        "expected_asm": [
            "SRLI            ra, a2, 0x3f(63)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, a2, 0x3e(62)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "shr rdx, 0x3F"
    },
    "d2ea": {
        "instruction_count": 22,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SRL             ra, t1, t4",
            "BEQ             t4, zero, 0x3c(60)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "shr dl, cl"
    },
    "d2ee": {
        "instruction_count": 25,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SRL             ra, t1, t4",
            "BEQ             t4, zero, 0x3c(60)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t2, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "shr dh, cl"
    },
    "66d3ea": {
        "instruction_count": 23,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SRL             ra, t1, t4",
            "BEQ             t4, zero, 0x3c(60)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t2, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "shr dx, cl"
    },
    "d3ea": {
        "instruction_count": 20,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SRL             ra, t1, t4",
            "BEQ             t4, zero, 0x3c(60)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "shr edx, cl"
    },
    "48d3ea": {
        "instruction_count": 19,
        "expected_asm": [
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x3f(63)",
            "SRL             ra, a2, t3",
            "BEQ             t3, zero, 0x3c(60)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t3, 0xffffffff(-1)",
            "SRL             s5, a2, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, a2, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "shr rdx, cl"
    },
    "d02f": {
        "instruction_count": 16,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "shr byte ptr [rdi], 0x01"
    },
    "66d12f": {
        "instruction_count": 16,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "shr word ptr [rdi], 0x01"
    },
    "d12f": {
        "instruction_count": 16,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "shr dword ptr [rdi], 0x01"
    },
    "48d12f": {
        "instruction_count": 16,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "shr qword ptr [rdi], 0x01"
    },
    "c02f3f": {
        "instruction_count": 14,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SRLI            ra, t1, 0x1f(31)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "shr byte ptr [rdi], 0x3F"
    },
    "66c12f3f": {
        "instruction_count": 14,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "SRLI            ra, t1, 0x1f(31)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "shr word ptr [rdi], 0x3F"
    },
    "c12f3f": {
        "instruction_count": 14,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "SRLI            ra, t1, 0x1f(31)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "shr dword ptr [rdi], 0x3F"
    },
    "48c12f3f": {
        "instruction_count": 14,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "SRLI            ra, t1, 0x3f(63)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x3e(62)",
            "ANDI            s5, s5, 0x1(1)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "shr qword ptr [rdi], 0x3F"
    },
    "d22f": {
        "instruction_count": 20,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t2, t4, 0x1f(31)",
            "SRL             ra, t1, t2",
            "BEQ             t2, zero, 0x3c(60)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t2, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "shr byte ptr [rdi], cl"
    },
    "66d32f": {
        "instruction_count": 20,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t2, t4, 0x1f(31)",
            "SRL             ra, t1, t2",
            "BEQ             t2, zero, 0x3c(60)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t2, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "shr word ptr [rdi], cl"
    },
    "d32f": {
        "instruction_count": 20,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t2, t4, 0x1f(31)",
            "SRL             ra, t1, t2",
            "BEQ             t2, zero, 0x3c(60)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t2, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "shr dword ptr [rdi], cl"
    },
    "48d32f": {
        "instruction_count": 20,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t2, t4, 0x3f(63)",
            "SRL             ra, t1, t2",
            "BEQ             t2, zero, 0x3c(60)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t2, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "shr qword ptr [rdi], cl"
    },
    "d0fa": {
        "instruction_count": 18,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x39(57)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "sar dl, 0x01"
    },
    "d0fe": {
        "instruction_count": 21,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x39(57)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "sar dh, 0x01"
    },
    "66d1fa": {
        "instruction_count": 19,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "SLLI            ra, t1, 0x30(48)",
            "SRAI            ra, ra, 0x31(49)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ZEXT.H          t3, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "sar dx, 0x01"
    },
    "d1fa": {
        "instruction_count": 15,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "SRAIW           ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "sar edx, 0x01"
    },
    "48d1fa": {
        "instruction_count": 14,
        "expected_asm": [
            "SRAI            ra, a2, 0x1(1)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, a2, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "sar rdx, 0x01"
    },
    "c0fa3f": {
        "instruction_count": 18,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x3f(63)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "sar dl, 0x3F"
    },
    "c0fe3f": {
        "instruction_count": 21,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x3f(63)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "sar dh, 0x3F"
    },
    "66c1fa3f": {
        "instruction_count": 19,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "SLLI            ra, t1, 0x30(48)",
            "SRAI            ra, ra, 0x3f(63)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ZEXT.H          t3, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "sar dx, 0x3F"
    },
    "c1fa3f": {
        "instruction_count": 15,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "SRAIW           ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "sar edx, 0x3F"
    },
    "48c1fa3f": {
        "instruction_count": 14,
        "expected_asm": [
            "SRAI            ra, a2, 0x3f(63)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, a2, 0x3e(62)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "sar rdx, 0x3F"
    },
    "d2fa": {
        "instruction_count": 23,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x38(56)",
            "SRA             ra, ra, t4",
            "BEQ             t4, zero, 0x38(56)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "sar dl, cl"
    },
    "d2fe": {
        "instruction_count": 26,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x38(56)",
            "SRA             ra, ra, t4",
            "BEQ             t4, zero, 0x38(56)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ANDI            t2, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t2",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "sar dh, cl"
    },
    "66d3fa": {
        "instruction_count": 24,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SLLI            ra, t1, 0x30(48)",
            "SRAI            ra, ra, 0x30(48)",
            "SRA             ra, ra, t4",
            "BEQ             t4, zero, 0x38(56)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ZEXT.H          t2, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "sar dx, cl"
    },
    "d3fa": {
        "instruction_count": 19,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SRAW            ra, t1, t4",
            "BEQ             t4, zero, 0x38(56)",
            "ANDI            t2, ra, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "sar edx, cl"
    },
    "48d3fa": {
        "instruction_count": 18,
        "expected_asm": [
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x3f(63)",
            "SRA             ra, a2, t3",
            "BEQ             t3, zero, 0x38(56)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t3, 0xffffffff(-1)",
            "SRL             s5, a2, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "sar rdx, cl"
    },
    "d03f": {
        "instruction_count": 16,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x39(57)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "sar byte ptr [rdi], 0x01"
    },
    "66d13f": {
        "instruction_count": 16,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "SLLI            ra, t1, 0x30(48)",
            "SRAI            ra, ra, 0x31(49)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "sar word ptr [rdi], 0x01"
    },
    "d13f": {
        "instruction_count": 15,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "SRAIW           ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "sar dword ptr [rdi], 0x01"
    },
    "48d13f": {
        "instruction_count": 15,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "SRAI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "sar qword ptr [rdi], 0x01"
    },
    "c03f3f": {
        "instruction_count": 16,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x3f(63)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "sar byte ptr [rdi], 0x3F"
    },
    "66c13f3f": {
        "instruction_count": 16,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "SLLI            ra, t1, 0x30(48)",
            "SRAI            ra, ra, 0x3f(63)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "sar word ptr [rdi], 0x3F"
    },
    "c13f3f": {
        "instruction_count": 15,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "SRAIW           ra, t1, 0x1f(31)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "sar dword ptr [rdi], 0x3F"
    },
    "48c13f3f": {
        "instruction_count": 15,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "SRAI            ra, t1, 0x3f(63)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x3e(62)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "sar qword ptr [rdi], 0x3F"
    },
    "d23f": {
        "instruction_count": 21,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t2, t4, 0x1f(31)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x38(56)",
            "SRA             ra, ra, t2",
            "BEQ             t2, zero, 0x38(56)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t2, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "sar byte ptr [rdi], cl"
    },
    "66d33f": {
        "instruction_count": 21,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t2, t4, 0x1f(31)",
            "SLLI            ra, t1, 0x30(48)",
            "SRAI            ra, ra, 0x30(48)",
            "SRA             ra, ra, t2",
            "BEQ             t2, zero, 0x38(56)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t2, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "sar word ptr [rdi], cl"
    },
    "d33f": {
        "instruction_count": 19,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t2, t4, 0x1f(31)",
            "SRAW            ra, t1, t2",
            "BEQ             t2, zero, 0x38(56)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t2, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "sar dword ptr [rdi], cl"
    },
    "48d33f": {
        "instruction_count": 19,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t2, t4, 0x3f(63)",
            "SRA             ra, t1, t2",
            "BEQ             t2, zero, 0x38(56)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t2, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "sar qword ptr [rdi], cl"
    },
    "d0c2": {
        "instruction_count": 15,
        "expected_asm": [
            "ANDI            ra, a2, 0xff(255)",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x30(48)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x7(7)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rol dl, 0x01"
    },
    "d0c6": {
        "instruction_count": 18,
        "expected_asm": [
            "SRLI            ra, a2, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x38(56)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x7(7)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "ANDI            t5, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "rol dh, 0x01"
    },
    "66d1c2": {
        "instruction_count": 16,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x34(52)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0xf(15)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t5, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rol dx, 0x01"
    },
    "d1c2": {
        "instruction_count": 13,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "rol edx, 0x01"
    },
    "48d1c2": {
        "instruction_count": 11,
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ANDI            t1, ra, 0x3f(63)",
            "BEQ             t1, zero, 0x24(36)",
            "SUB             t4, zero, t1",
            "ANDI            t4, t4, 0x3f(63)",
            "SLL             t3, a2, t1",
            "SRL             t4, a2, t4",
            "OR              a2, t3, t4",
            "ANDI            s5, a2, 0x1(1)",
            "SRLI            s9, a2, 0x3f(63)",
            "XOR             s9, s9, s5"
        ],
        "disassembly": "rol rdx, 0x01"
    },
    "c0c23f": {
        "instruction_count": 15,
        "expected_asm": [
            "ANDI            ra, a2, 0xff(255)",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x30(48)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x7(7)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rol dl, 0x3F"
    },
    "c0c63f": {
        "instruction_count": 18,
        "expected_asm": [
            "SRLI            ra, a2, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x38(56)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x7(7)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "ANDI            t5, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "rol dh, 0x3F"
    },
    "66c1c23f": {
        "instruction_count": 16,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x34(52)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0xf(15)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t5, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rol dx, 0x3F"
    },
    "c1c23f": {
        "instruction_count": 13,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "rol edx, 0x3F"
    },
    "48c1c23f": {
        "instruction_count": 11,
        "expected_asm": [
            "ADDIW           ra, zero, 0x3f(63)",
            "ANDI            t1, ra, 0x3f(63)",
            "BEQ             t1, zero, 0x24(36)",
            "SUB             t4, zero, t1",
            "ANDI            t4, t4, 0x3f(63)",
            "SLL             t3, a2, t1",
            "SRL             t4, a2, t4",
            "OR              a2, t3, t4",
            "ANDI            s5, a2, 0x1(1)",
            "SRLI            s9, a2, 0x3f(63)",
            "XOR             s9, s9, s5"
        ],
        "disassembly": "rol rdx, 0x3F"
    },
    "d2c2": {
        "instruction_count": 15,
        "expected_asm": [
            "ANDI            ra, a2, 0xff(255)",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x30(48)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x7(7)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rol dl, cl"
    },
    "d2c6": {
        "instruction_count": 18,
        "expected_asm": [
            "SRLI            ra, a2, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x38(56)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x7(7)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "ANDI            t5, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "rol dh, cl"
    },
    "66d3c2": {
        "instruction_count": 16,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x34(52)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0xf(15)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t5, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rol dx, cl"
    },
    "d3c2": {
        "instruction_count": 13,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "rol edx, cl"
    },
    "48d3c2": {
        "instruction_count": 11,
        "expected_asm": [
            "ANDI            ra, s10, 0xff(255)",
            "ANDI            t1, ra, 0x3f(63)",
            "BEQ             t1, zero, 0x24(36)",
            "SUB             t4, zero, t1",
            "ANDI            t4, t4, 0x3f(63)",
            "SLL             t3, a2, t1",
            "SRL             t4, a2, t4",
            "OR              a2, t3, t4",
            "ANDI            s5, a2, 0x1(1)",
            "SRLI            s9, a2, 0x3f(63)",
            "XOR             s9, s9, s5"
        ],
        "disassembly": "rol rdx, cl"
    },
    "d007": {
        "instruction_count": 13,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x7(7)",
            "SLL             t2, ra, t4",
            "SRL             t5, ra, t5",
            "OR              ra, t2, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "rol byte ptr [rdi], 0x01"
    },
    "66d107": {
        "instruction_count": 13,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0xf(15)",
            "SLL             t2, ra, t4",
            "SRL             t5, ra, t5",
            "OR              ra, t2, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "XOR             s9, s9, s5",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "rol word ptr [rdi], 0x01"
    },
    "d107": {
        "instruction_count": 13,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x1f(31)",
            "SLL             t2, ra, t4",
            "SRL             t5, ra, t5",
            "OR              ra, t2, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "rol dword ptr [rdi], 0x01"
    },
    "48d107": {
        "instruction_count": 13,
        "expected_asm": [
            "LD              ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x3f(63)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x3f(63)",
            "SLL             t2, ra, t4",
            "SRL             t5, ra, t5",
            "OR              ra, t2, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x3f(63)",
            "XOR             s9, s9, s5",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "rol qword ptr [rdi], 0x01"
    },
    "c0073f": {
        "instruction_count": 13,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x7(7)",
            "SLL             t2, ra, t4",
            "SRL             t5, ra, t5",
            "OR              ra, t2, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "rol byte ptr [rdi], 0x3F"
    },
    "66c1073f": {
        "instruction_count": 13,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0xf(15)",
            "SLL             t2, ra, t4",
            "SRL             t5, ra, t5",
            "OR              ra, t2, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "XOR             s9, s9, s5",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "rol word ptr [rdi], 0x3F"
    },
    "c1073f": {
        "instruction_count": 13,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x1f(31)",
            "SLL             t2, ra, t4",
            "SRL             t5, ra, t5",
            "OR              ra, t2, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "rol dword ptr [rdi], 0x3F"
    },
    "48c1073f": {
        "instruction_count": 13,
        "expected_asm": [
            "LD              ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x3f(63)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x3f(63)",
            "SLL             t2, ra, t4",
            "SRL             t5, ra, t5",
            "OR              ra, t2, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x3f(63)",
            "XOR             s9, s9, s5",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "rol qword ptr [rdi], 0x3F"
    },
    "d207": {
        "instruction_count": 13,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x7(7)",
            "SLL             t2, ra, t4",
            "SRL             t5, ra, t5",
            "OR              ra, t2, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "rol byte ptr [rdi], cl"
    },
    "66d307": {
        "instruction_count": 13,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0xf(15)",
            "SLL             t2, ra, t4",
            "SRL             t5, ra, t5",
            "OR              ra, t2, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "XOR             s9, s9, s5",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "rol word ptr [rdi], cl"
    },
    "d307": {
        "instruction_count": 13,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x1f(31)",
            "SLL             t2, ra, t4",
            "SRL             t5, ra, t5",
            "OR              ra, t2, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "rol dword ptr [rdi], cl"
    },
    "48d307": {
        "instruction_count": 13,
        "expected_asm": [
            "LD              ra, a0, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x3f(63)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x3f(63)",
            "SLL             t2, ra, t4",
            "SRL             t5, ra, t5",
            "OR              ra, t2, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x3f(63)",
            "XOR             s9, s9, s5",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "rol qword ptr [rdi], cl"
    },
    "d0ca": {
        "instruction_count": 17,
        "expected_asm": [
            "ANDI            ra, a2, 0xff(255)",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x38(56)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x7(7)",
            "SRL             t4, ra, t3",
            "SLL             t2, ra, t2",
            "OR              ra, t4, t2",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "ror dl, 0x01"
    },
    "d0ce": {
        "instruction_count": 20,
        "expected_asm": [
            "SRLI            ra, a2, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x40(64)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x7(7)",
            "SRL             t4, ra, t3",
            "SLL             t2, ra, t2",
            "OR              ra, t4, t2",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t5, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "ror dh, 0x01"
    },
    "66d1ca": {
        "instruction_count": 18,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x3c(60)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0xf(15)",
            "SRL             t4, ra, t3",
            "SLL             t2, ra, t2",
            "OR              ra, t4, t2",
            "SRLI            s5, ra, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xe(14)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t5, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "ror dx, 0x01"
    },
    "d1ca": {
        "instruction_count": 15,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x30(48)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SRL             t4, ra, t3",
            "SLL             t2, ra, t2",
            "OR              ra, t4, t2",
            "SRLI            s5, ra, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1e(30)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "ror edx, 0x01"
    },
    "48d1ca": {
        "instruction_count": 13,
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ANDI            t1, ra, 0x3f(63)",
            "BEQ             t1, zero, 0x2c(44)",
            "SUB             t4, zero, t1",
            "ANDI            t4, t4, 0x3f(63)",
            "SRL             t3, a2, t1",
            "SLL             t4, a2, t4",
            "OR              a2, t3, t4",
            "SRLI            s5, a2, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, a2, 0x3e(62)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5"
        ],
        "disassembly": "ror rdx, 0x01"
    },
    "c0ca3f": {
        "instruction_count": 17,
        "expected_asm": [
            "ANDI            ra, a2, 0xff(255)",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x38(56)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x7(7)",
            "SRL             t4, ra, t3",
            "SLL             t2, ra, t2",
            "OR              ra, t4, t2",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "ror dl, 0x3F"
    },
    "c0ce3f": {
        "instruction_count": 20,
        "expected_asm": [
            "SRLI            ra, a2, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x40(64)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x7(7)",
            "SRL             t4, ra, t3",
            "SLL             t2, ra, t2",
            "OR              ra, t4, t2",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t5, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "ror dh, 0x3F"
    },
    "66c1ca3f": {
        "instruction_count": 18,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x3c(60)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0xf(15)",
            "SRL             t4, ra, t3",
            "SLL             t2, ra, t2",
            "OR              ra, t4, t2",
            "SRLI            s5, ra, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xe(14)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t5, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "ror dx, 0x3F"
    },
    "c1ca3f": {
        "instruction_count": 15,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x30(48)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SRL             t4, ra, t3",
            "SLL             t2, ra, t2",
            "OR              ra, t4, t2",
            "SRLI            s5, ra, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1e(30)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "ror edx, 0x3F"
    },
    "48c1ca3f": {
        "instruction_count": 13,
        "expected_asm": [
            "ADDIW           ra, zero, 0x3f(63)",
            "ANDI            t1, ra, 0x3f(63)",
            "BEQ             t1, zero, 0x2c(44)",
            "SUB             t4, zero, t1",
            "ANDI            t4, t4, 0x3f(63)",
            "SRL             t3, a2, t1",
            "SLL             t4, a2, t4",
            "OR              a2, t3, t4",
            "SRLI            s5, a2, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, a2, 0x3e(62)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5"
        ],
        "disassembly": "ror rdx, 0x3F"
    },
    "d2ca": {
        "instruction_count": 17,
        "expected_asm": [
            "ANDI            ra, a2, 0xff(255)",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x38(56)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x7(7)",
            "SRL             t4, ra, t3",
            "SLL             t2, ra, t2",
            "OR              ra, t4, t2",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "ror dl, cl"
    },
    "d2ce": {
        "instruction_count": 20,
        "expected_asm": [
            "SRLI            ra, a2, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x40(64)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x7(7)",
            "SRL             t4, ra, t3",
            "SLL             t2, ra, t2",
            "OR              ra, t4, t2",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t5, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "ror dh, cl"
    },
    "66d3ca": {
        "instruction_count": 18,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x3c(60)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0xf(15)",
            "SRL             t4, ra, t3",
            "SLL             t2, ra, t2",
            "OR              ra, t4, t2",
            "SRLI            s5, ra, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xe(14)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t5, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "ror dx, cl"
    },
    "d3ca": {
        "instruction_count": 15,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x30(48)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SRL             t4, ra, t3",
            "SLL             t2, ra, t2",
            "OR              ra, t4, t2",
            "SRLI            s5, ra, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1e(30)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "ror edx, cl"
    },
    "48d3ca": {
        "instruction_count": 13,
        "expected_asm": [
            "ANDI            ra, s10, 0xff(255)",
            "ANDI            t1, ra, 0x3f(63)",
            "BEQ             t1, zero, 0x2c(44)",
            "SUB             t4, zero, t1",
            "ANDI            t4, t4, 0x3f(63)",
            "SRL             t3, a2, t1",
            "SLL             t4, a2, t4",
            "OR              a2, t3, t4",
            "SRLI            s5, a2, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, a2, 0x3e(62)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5"
        ],
        "disassembly": "ror rdx, cl"
    },
    "d00f": {
        "instruction_count": 15,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x7(7)",
            "SRL             t2, ra, t4",
            "SLL             t5, ra, t5",
            "OR              ra, t2, t5",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "ror byte ptr [rdi], 0x01"
    },
    "66d10f": {
        "instruction_count": 15,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0xf(15)",
            "SRL             t2, ra, t4",
            "SLL             t5, ra, t5",
            "OR              ra, t2, t5",
            "SRLI            s5, ra, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xe(14)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "ror word ptr [rdi], 0x01"
    },
    "d10f": {
        "instruction_count": 15,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x1f(31)",
            "SRL             t2, ra, t4",
            "SLL             t5, ra, t5",
            "OR              ra, t2, t5",
            "SRLI            s5, ra, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1e(30)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "ror dword ptr [rdi], 0x01"
    },
    "48d10f": {
        "instruction_count": 15,
        "expected_asm": [
            "LD              ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x3f(63)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x3f(63)",
            "SRL             t2, ra, t4",
            "SLL             t5, ra, t5",
            "OR              ra, t2, t5",
            "SRLI            s5, ra, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x3e(62)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "ror qword ptr [rdi], 0x01"
    },
    "c00f3f": {
        "instruction_count": 15,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x7(7)",
            "SRL             t2, ra, t4",
            "SLL             t5, ra, t5",
            "OR              ra, t2, t5",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "ror byte ptr [rdi], 0x3F"
    },
    "66c10f3f": {
        "instruction_count": 15,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0xf(15)",
            "SRL             t2, ra, t4",
            "SLL             t5, ra, t5",
            "OR              ra, t2, t5",
            "SRLI            s5, ra, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xe(14)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "ror word ptr [rdi], 0x3F"
    },
    "c10f3f": {
        "instruction_count": 15,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x1f(31)",
            "SRL             t2, ra, t4",
            "SLL             t5, ra, t5",
            "OR              ra, t2, t5",
            "SRLI            s5, ra, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1e(30)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "ror dword ptr [rdi], 0x3F"
    },
    "48c10f3f": {
        "instruction_count": 15,
        "expected_asm": [
            "LD              ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x3f(63)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x3f(63)",
            "SRL             t2, ra, t4",
            "SLL             t5, ra, t5",
            "OR              ra, t2, t5",
            "SRLI            s5, ra, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x3e(62)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "ror qword ptr [rdi], 0x3F"
    },
    "d20f": {
        "instruction_count": 15,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x7(7)",
            "SRL             t2, ra, t4",
            "SLL             t5, ra, t5",
            "OR              ra, t2, t5",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "ror byte ptr [rdi], cl"
    },
    "66d30f": {
        "instruction_count": 15,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0xf(15)",
            "SRL             t2, ra, t4",
            "SLL             t5, ra, t5",
            "OR              ra, t2, t5",
            "SRLI            s5, ra, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xe(14)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "ror word ptr [rdi], cl"
    },
    "d30f": {
        "instruction_count": 15,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x1f(31)",
            "SRL             t2, ra, t4",
            "SLL             t5, ra, t5",
            "OR              ra, t2, t5",
            "SRLI            s5, ra, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1e(30)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "ror dword ptr [rdi], cl"
    },
    "48d30f": {
        "instruction_count": 15,
        "expected_asm": [
            "LD              ra, a0, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x3f(63)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t5, zero, t4",
            "ANDI            t5, t5, 0x3f(63)",
            "SRL             t2, ra, t4",
            "SLL             t5, ra, t5",
            "OR              ra, t2, t5",
            "SRLI            s5, ra, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x3e(62)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "ror qword ptr [rdi], cl"
    },
    "d0d2": {
        "instruction_count": 23,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x9(9)",
            "REMUW           ra, ra, t2",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t2, t3, 0x7(7)",
            "ANDI            t2, t2, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t5, t3, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rcl dl, 0x01"
    },
    "d0d6": {
        "instruction_count": 26,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x9(9)",
            "REMUW           ra, ra, t2",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t2, t3, 0x7(7)",
            "ANDI            t2, t2, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t5, t3, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "rcl dh, 0x01"
    },
    "66d1d2": {
        "instruction_count": 24,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x11(17)",
            "REMUW           ra, ra, t2",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t2, t3, 0xf(15)",
            "ANDI            t2, t2, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t3, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t5, t3",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rcl dx, 0x01"
    },
    "d1d2": {
        "instruction_count": 19,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t2, t3, 0x1f(31)",
            "ANDI            t2, t2, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t3, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, t3, zero"
        ],
        "disassembly": "rcl edx, 0x01"
    },
    "48d1d2": {
        "instruction_count": 18,
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            ra, t3, 0x3f(63)",
            "ADDI            t1, a2, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t4, t1, 0x3f(63)",
            "ANDI            t4, t4, 0x1(1)",
            "SLLI            t1, t1, 0x1(1)",
            "OR              t1, t1, s5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t1, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDI            a2, t1, 0x0(0)"
        ],
        "disassembly": "rcl rdx, 0x01"
    },
    "c0d23f": {
        "instruction_count": 23,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x9(9)",
            "REMUW           ra, ra, t2",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t2, t3, 0x7(7)",
            "ANDI            t2, t2, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t5, t3, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rcl dl, 0x3F"
    },
    "c0d63f": {
        "instruction_count": 26,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x9(9)",
            "REMUW           ra, ra, t2",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t2, t3, 0x7(7)",
            "ANDI            t2, t2, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t5, t3, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "rcl dh, 0x3F"
    },
    "66c1d23f": {
        "instruction_count": 24,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x11(17)",
            "REMUW           ra, ra, t2",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t2, t3, 0xf(15)",
            "ANDI            t2, t2, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t3, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t5, t3",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rcl dx, 0x3F"
    },
    "c1d23f": {
        "instruction_count": 19,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t2, t3, 0x1f(31)",
            "ANDI            t2, t2, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t3, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, t3, zero"
        ],
        "disassembly": "rcl edx, 0x3F"
    },
    "48c1d23f": {
        "instruction_count": 18,
        "expected_asm": [
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            ra, t3, 0x3f(63)",
            "ADDI            t1, a2, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t4, t1, 0x3f(63)",
            "ANDI            t4, t4, 0x1(1)",
            "SLLI            t1, t1, 0x1(1)",
            "OR              t1, t1, s5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t1, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDI            a2, t1, 0x0(0)"
        ],
        "disassembly": "rcl rdx, 0x3F"
    },
    "d2d2": {
        "instruction_count": 23,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x9(9)",
            "REMUW           ra, ra, t2",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t2, t3, 0x7(7)",
            "ANDI            t2, t2, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t5, t3, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rcl dl, cl"
    },
    "d2d6": {
        "instruction_count": 26,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x9(9)",
            "REMUW           ra, ra, t2",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t2, t3, 0x7(7)",
            "ANDI            t2, t2, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t5, t3, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "rcl dh, cl"
    },
    "66d3d2": {
        "instruction_count": 24,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x11(17)",
            "REMUW           ra, ra, t2",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t2, t3, 0xf(15)",
            "ANDI            t2, t2, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t3, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t5, t3",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rcl dx, cl"
    },
    "d3d2": {
        "instruction_count": 19,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t2, t3, 0x1f(31)",
            "ANDI            t2, t2, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t3, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, t3, zero"
        ],
        "disassembly": "rcl edx, cl"
    },
    "48d3d2": {
        "instruction_count": 18,
        "expected_asm": [
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            ra, t3, 0x3f(63)",
            "ADDI            t1, a2, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t4, t1, 0x3f(63)",
            "ANDI            t4, t4, 0x1(1)",
            "SLLI            t1, t1, 0x1(1)",
            "OR              t1, t1, s5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t1, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDI            a2, t1, 0x0(0)"
        ],
        "disassembly": "rcl rdx, cl"
    },
    "d017": {
        "instruction_count": 21,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "ANDI            ra, t2, 0x1f(31)",
            "ADDIW           t5, zero, 0x9(9)",
            "REMUW           ra, ra, t5",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t4, 0x7(7)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t4, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              t4, a0, 0x0(0)"
        ],
        "disassembly": "rcl byte ptr [rdi], 0x01"
    },
    "66d117": {
        "instruction_count": 21,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "ANDI            ra, t2, 0x1f(31)",
            "ADDIW           t5, zero, 0x11(17)",
            "REMUW           ra, ra, t5",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t4, 0xf(15)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t4, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              t4, a0, 0x0(0)"
        ],
        "disassembly": "rcl word ptr [rdi], 0x01"
    },
    "d117": {
        "instruction_count": 19,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "ANDI            ra, t2, 0x1f(31)",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t4, 0x1f(31)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t4, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              t4, a0, 0x0(0)"
        ],
        "disassembly": "rcl dword ptr [rdi], 0x01"
    },
    "48d117": {
        "instruction_count": 19,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "ANDI            ra, t2, 0x3f(63)",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t4, 0x3f(63)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t4, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              t4, a0, 0x0(0)"
        ],
        "disassembly": "rcl qword ptr [rdi], 0x01"
    },
    "c0173f": {
        "instruction_count": 21,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "ADDIW           t2, zero, 0x3f(63)",
            "ANDI            ra, t2, 0x1f(31)",
            "ADDIW           t5, zero, 0x9(9)",
            "REMUW           ra, ra, t5",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t4, 0x7(7)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t4, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              t4, a0, 0x0(0)"
        ],
        "disassembly": "rcl byte ptr [rdi], 0x3F"
    },
    "66c1173f": {
        "instruction_count": 21,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "ADDIW           t2, zero, 0x3f(63)",
            "ANDI            ra, t2, 0x1f(31)",
            "ADDIW           t5, zero, 0x11(17)",
            "REMUW           ra, ra, t5",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t4, 0xf(15)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t4, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              t4, a0, 0x0(0)"
        ],
        "disassembly": "rcl word ptr [rdi], 0x3F"
    },
    "c1173f": {
        "instruction_count": 19,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "ADDIW           t2, zero, 0x3f(63)",
            "ANDI            ra, t2, 0x1f(31)",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t4, 0x1f(31)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t4, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              t4, a0, 0x0(0)"
        ],
        "disassembly": "rcl dword ptr [rdi], 0x3F"
    },
    "48c1173f": {
        "instruction_count": 19,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "ADDIW           t2, zero, 0x3f(63)",
            "ANDI            ra, t2, 0x3f(63)",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t4, 0x3f(63)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t4, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              t4, a0, 0x0(0)"
        ],
        "disassembly": "rcl qword ptr [rdi], 0x3F"
    },
    "d217": {
        "instruction_count": 21,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "ANDI            t2, s10, 0xff(255)",
            "ANDI            ra, t2, 0x1f(31)",
            "ADDIW           t5, zero, 0x9(9)",
            "REMUW           ra, ra, t5",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t4, 0x7(7)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t4, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              t4, a0, 0x0(0)"
        ],
        "disassembly": "rcl byte ptr [rdi], cl"
    },
    "66d317": {
        "instruction_count": 21,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "ANDI            t2, s10, 0xff(255)",
            "ANDI            ra, t2, 0x1f(31)",
            "ADDIW           t5, zero, 0x11(17)",
            "REMUW           ra, ra, t5",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t4, 0xf(15)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t4, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              t4, a0, 0x0(0)"
        ],
        "disassembly": "rcl word ptr [rdi], cl"
    },
    "d317": {
        "instruction_count": 19,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "ANDI            t2, s10, 0xff(255)",
            "ANDI            ra, t2, 0x1f(31)",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t4, 0x1f(31)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t4, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              t4, a0, 0x0(0)"
        ],
        "disassembly": "rcl dword ptr [rdi], cl"
    },
    "48d317": {
        "instruction_count": 19,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "ANDI            t2, s10, 0xff(255)",
            "ANDI            ra, t2, 0x3f(63)",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t4, 0x3f(63)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SRLI            s9, t4, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              t4, a0, 0x0(0)"
        ],
        "disassembly": "rcl qword ptr [rdi], cl"
    },
    "d0da": {
        "instruction_count": 23,
        "expected_asm": [
            "ANDI            ra, a2, 0xff(255)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x9(9)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t2, s5, 0x7(7)",
            "OR              t1, t1, t2",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ANDI            t5, t1, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rcr dl, 0x01"
    },
    "d0de": {
        "instruction_count": 26,
        "expected_asm": [
            "SRLI            ra, a2, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x9(9)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t2, s5, 0x7(7)",
            "OR              t1, t1, t2",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ANDI            t5, t1, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "rcr dh, 0x01"
    },
    "66d1da": {
        "instruction_count": 24,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x11(17)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t2, s5, 0xf(15)",
            "OR              t1, t1, t2",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ZEXT.H          t5, t1",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rcr dx, 0x01"
    },
    "d1da": {
        "instruction_count": 19,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t2, s5, 0x1f(31)",
            "OR              t1, t1, t2",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ADD.UW          a2, t1, zero"
        ],
        "disassembly": "rcr edx, 0x01"
    },
    "48d1da": {
        "instruction_count": 18,
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t1, t1, 0x3f(63)",
            "ADDI            ra, a2, 0x0(0)",
            "SRLI            s9, ra, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             t1, zero, 0x20(32)",
            "ANDI            t3, ra, 0x1(1)",
            "SRLI            ra, ra, 0x1(1)",
            "SLLI            t4, s5, 0x3f(63)",
            "OR              ra, ra, t4",
            "ADDI            s5, t3, 0x0(0)",
            "ADDI            t1, t1, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "rcr rdx, 0x01"
    },
    "c0da3f": {
        "instruction_count": 23,
        "expected_asm": [
            "ANDI            ra, a2, 0xff(255)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x9(9)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t2, s5, 0x7(7)",
            "OR              t1, t1, t2",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ANDI            t5, t1, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rcr dl, 0x3F"
    },
    "c0de3f": {
        "instruction_count": 26,
        "expected_asm": [
            "SRLI            ra, a2, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x9(9)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t2, s5, 0x7(7)",
            "OR              t1, t1, t2",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ANDI            t5, t1, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "rcr dh, 0x3F"
    },
    "66c1da3f": {
        "instruction_count": 24,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x11(17)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t2, s5, 0xf(15)",
            "OR              t1, t1, t2",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ZEXT.H          t5, t1",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rcr dx, 0x3F"
    },
    "c1da3f": {
        "instruction_count": 19,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t2, s5, 0x1f(31)",
            "OR              t1, t1, t2",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ADD.UW          a2, t1, zero"
        ],
        "disassembly": "rcr edx, 0x3F"
    },
    "48c1da3f": {
        "instruction_count": 18,
        "expected_asm": [
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t1, t1, 0x3f(63)",
            "ADDI            ra, a2, 0x0(0)",
            "SRLI            s9, ra, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             t1, zero, 0x20(32)",
            "ANDI            t3, ra, 0x1(1)",
            "SRLI            ra, ra, 0x1(1)",
            "SLLI            t4, s5, 0x3f(63)",
            "OR              ra, ra, t4",
            "ADDI            s5, t3, 0x0(0)",
            "ADDI            t1, t1, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "rcr rdx, 0x3F"
    },
    "d2da": {
        "instruction_count": 23,
        "expected_asm": [
            "ANDI            ra, a2, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x9(9)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t2, s5, 0x7(7)",
            "OR              t1, t1, t2",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ANDI            t5, t1, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rcr dl, cl"
    },
    "d2de": {
        "instruction_count": 26,
        "expected_asm": [
            "SRLI            ra, a2, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x9(9)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t2, s5, 0x7(7)",
            "OR              t1, t1, t2",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ANDI            t5, t1, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t5",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "rcr dh, cl"
    },
    "66d3da": {
        "instruction_count": 24,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x11(17)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t2, s5, 0xf(15)",
            "OR              t1, t1, t2",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ZEXT.H          t5, t1",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "rcr dx, cl"
    },
    "d3da": {
        "instruction_count": 19,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t2, s5, 0x1f(31)",
            "OR              t1, t1, t2",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ADD.UW          a2, t1, zero"
        ],
        "disassembly": "rcr edx, cl"
    },
    "48d3da": {
        "instruction_count": 18,
        "expected_asm": [
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t1, t1, 0x3f(63)",
            "ADDI            ra, a2, 0x0(0)",
            "SRLI            s9, ra, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             t1, zero, 0x20(32)",
            "ANDI            t3, ra, 0x1(1)",
            "SRLI            ra, ra, 0x1(1)",
            "SLLI            t4, s5, 0x3f(63)",
            "OR              ra, ra, t4",
            "ADDI            s5, t3, 0x0(0)",
            "ADDI            t1, t1, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "rcr rdx, cl"
    },
    "d01f": {
        "instruction_count": 21,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x9(9)",
            "REMUW           t4, t4, t2",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t2, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t5, s5, 0x7(7)",
            "OR              t3, t3, t5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SB              t3, a0, 0x0(0)"
        ],
        "disassembly": "rcr byte ptr [rdi], 0x01"
    },
    "66d11f": {
        "instruction_count": 21,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x11(17)",
            "REMUW           t4, t4, t2",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t2, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t5, s5, 0xf(15)",
            "OR              t3, t3, t5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SH              t3, a0, 0x0(0)"
        ],
        "disassembly": "rcr word ptr [rdi], 0x01"
    },
    "d11f": {
        "instruction_count": 19,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t2, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t5, s5, 0x1f(31)",
            "OR              t3, t3, t5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SW              t3, a0, 0x0(0)"
        ],
        "disassembly": "rcr dword ptr [rdi], 0x01"
    },
    "48d11f": {
        "instruction_count": 19,
        "expected_asm": [
            "LD              ra, a0, 0x0(0)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t4, t4, 0x3f(63)",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t2, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t5, s5, 0x3f(63)",
            "OR              t3, t3, t5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SD              t3, a0, 0x0(0)"
        ],
        "disassembly": "rcr qword ptr [rdi], 0x01"
    },
    "c01f3f": {
        "instruction_count": 21,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x9(9)",
            "REMUW           t4, t4, t2",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t2, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t5, s5, 0x7(7)",
            "OR              t3, t3, t5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SB              t3, a0, 0x0(0)"
        ],
        "disassembly": "rcr byte ptr [rdi], 0x3F"
    },
    "66c11f3f": {
        "instruction_count": 21,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x11(17)",
            "REMUW           t4, t4, t2",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t2, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t5, s5, 0xf(15)",
            "OR              t3, t3, t5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SH              t3, a0, 0x0(0)"
        ],
        "disassembly": "rcr word ptr [rdi], 0x3F"
    },
    "c11f3f": {
        "instruction_count": 19,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t2, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t5, s5, 0x1f(31)",
            "OR              t3, t3, t5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SW              t3, a0, 0x0(0)"
        ],
        "disassembly": "rcr dword ptr [rdi], 0x3F"
    },
    "48c11f3f": {
        "instruction_count": 19,
        "expected_asm": [
            "LD              ra, a0, 0x0(0)",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            t4, t4, 0x3f(63)",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t2, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t5, s5, 0x3f(63)",
            "OR              t3, t3, t5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SD              t3, a0, 0x0(0)"
        ],
        "disassembly": "rcr qword ptr [rdi], 0x3F"
    },
    "d21f": {
        "instruction_count": 21,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x9(9)",
            "REMUW           t4, t4, t2",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t2, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t5, s5, 0x7(7)",
            "OR              t3, t3, t5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SB              t3, a0, 0x0(0)"
        ],
        "disassembly": "rcr byte ptr [rdi], cl"
    },
    "66d31f": {
        "instruction_count": 21,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDIW           t2, zero, 0x11(17)",
            "REMUW           t4, t4, t2",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t2, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t5, s5, 0xf(15)",
            "OR              t3, t3, t5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SH              t3, a0, 0x0(0)"
        ],
        "disassembly": "rcr word ptr [rdi], cl"
    },
    "d31f": {
        "instruction_count": 19,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t2, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t5, s5, 0x1f(31)",
            "OR              t3, t3, t5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SW              t3, a0, 0x0(0)"
        ],
        "disassembly": "rcr dword ptr [rdi], cl"
    },
    "48d31f": {
        "instruction_count": 19,
        "expected_asm": [
            "LD              ra, a0, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t4, t4, 0x3f(63)",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x258(600)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t2, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t5, s5, 0x3f(63)",
            "OR              t3, t3, t5",
            "ADDI            s5, t2, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x258(600)",
            "SD              t3, a0, 0x0(0)"
        ],
        "disassembly": "rcr qword ptr [rdi], cl"
    },
    "fec2": {
        "instruction_count": 28,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, t1, 0xf(15)",
            "SLTU            t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "OR              s9, t1, t3",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t1, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "inc dl"
    },
    "fec6": {
        "instruction_count": 31,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, t1, 0xf(15)",
            "SLTU            t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "OR              s9, t1, t3",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t1, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "inc dh"
    },
    "66ffc2": {
        "instruction_count": 29,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, t1, 0xf(15)",
            "SLTU            t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "OR              s9, t1, t3",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t1, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t3, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "inc dx"
    },
    "ffc2": {
        "instruction_count": 26,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, t1, 0xf(15)",
            "SLTU            t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "OR              s9, t1, t3",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t1, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "inc edx"
    },
    "48ffc2": {
        "instruction_count": 25,
        "expected_asm": [
            "ADDI            ra, a2, 0x1(1)",
            "ANDI            t1, ra, 0xf(15)",
            "ANDI            t3, a2, 0xf(15)",
            "SLTU            t1, t1, t3",
            "SB              t1, s11, 0x1ca(458)",
            "ADDIW           t1, zero, 0x1(1)",
            "OR              s9, a2, t1",
            "XORI            t3, ra, 0xffffffff(-1)",
            "AND             s9, t3, s9",
            "AND             t3, a2, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "inc rdx"
    },
    "fe07": {
        "instruction_count": 26,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "OR              s9, t1, t4",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t1, t4",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "inc [rdi]"
    },
    "66ff07": {
        "instruction_count": 26,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "OR              s9, t1, t4",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t1, t4",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "inc [rdi]"
    },
    "ff07": {
        "instruction_count": 26,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "OR              s9, t1, t4",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t1, t4",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "inc [rdi]"
    },
    "48ff07": {
        "instruction_count": 26,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t4, t4, t2",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "OR              s9, t1, t4",
            "XORI            t2, ra, 0xffffffff(-1)",
            "AND             s9, t2, s9",
            "AND             t2, t1, t4",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "inc [rdi]"
    },
    "feca": {
        "instruction_count": 29,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "XORI            t4, t1, 0xffffffff(-1)",
            "OR              s9, t4, t3",
            "AND             s9, s9, ra",
            "AND             t4, t4, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "dec dl"
    },
    "fece": {
        "instruction_count": 32,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "XORI            t4, t1, 0xffffffff(-1)",
            "OR              s9, t4, t3",
            "AND             s9, s9, ra",
            "AND             t4, t4, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "dec dh"
    },
    "66ffca": {
        "instruction_count": 30,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "XORI            t4, t1, 0xffffffff(-1)",
            "OR              s9, t4, t3",
            "AND             s9, s9, ra",
            "AND             t4, t4, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t3, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "dec dx"
    },
    "ffca": {
        "instruction_count": 27,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "XORI            t4, t1, 0xffffffff(-1)",
            "OR              s9, t4, t3",
            "AND             s9, s9, ra",
            "AND             t4, t4, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "dec edx"
    },
    "48ffca": {
        "instruction_count": 26,
        "expected_asm": [
            "ADDI            ra, a2, 0xffffffff(-1)",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0xf(15)",
            "ANDI            t4, a2, 0xf(15)",
            "SLTU            t3, t4, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ADDIW           t1, zero, 0x1(1)",
            "XORI            t3, a2, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "dec rdx"
    },
    "fe0f": {
        "instruction_count": 27,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t2, t4, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t4",
            "AND             s9, s9, ra",
            "AND             t2, t2, t4",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "dec [rdi]"
    },
    "66ff0f": {
        "instruction_count": 27,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t2, t4, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t4",
            "AND             s9, s9, ra",
            "AND             t2, t2, t4",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "dec [rdi]"
    },
    "ff0f": {
        "instruction_count": 27,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t2, t4, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t4",
            "AND             s9, s9, ra",
            "AND             t2, t2, t4",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "dec [rdi]"
    },
    "48ff0f": {
        "instruction_count": 27,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t2, t4, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t4",
            "AND             s9, s9, ra",
            "AND             t2, t2, t4",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "dec [rdi]"
    },
    "f6ea": {
        "instruction_count": 13,
        "expected_asm": [
            "ANDI            ra, a2, 0xff(255)",
            "ANDI            t4, t0, 0xff(255)",
            "SEXT.B          t3, t4",
            "SEXT.B          t1, t4",
            "MULW            t1, t3, ra",
            "ZEXT.H          t2, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t2",
            "SEXT.B          s5, t1",
            "XOR             s9, s5, t1",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul dl"
    },
    "f6ee": {
        "instruction_count": 14,
        "expected_asm": [
            "SRLI            ra, a2, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ANDI            t4, t0, 0xff(255)",
            "SEXT.B          t3, t4",
            "SEXT.B          t1, t4",
            "MULW            t1, t3, ra",
            "ZEXT.H          t2, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t2",
            "SEXT.B          s5, t1",
            "XOR             s9, s5, t1",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul dh"
    },
    "66f7ea": {
        "instruction_count": 18,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ZEXT.H          t4, t0",
            "SEXT.H          t3, t4",
            "SEXT.H          t1, ra",
            "MULW            t1, t3, t1",
            "ZEXT.H          t2, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t2",
            "SEXT.H          s5, t1",
            "XOR             s9, s5, t1",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)",
            "SRAIW           t1, t1, 0x10(16)",
            "ZEXT.H          t2, t1",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "imul dx"
    },
    "f7ea": {
        "instruction_count": 12,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ADD.UW          t4, t0, zero",
            "ADDIW           t3, t4, 0x0(0)",
            "ADDIW           t1, ra, 0x0(0)",
            "MUL             t1, t3, t1",
            "ADD.UW          t0, t1, zero",
            "ADDIW           s5, t1, 0x0(0)",
            "XOR             s9, s5, t1",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)",
            "SRLI            t1, t1, 0x20(32)",
            "ADD.UW          a2, t1, zero"
        ],
        "disassembly": "imul edx"
    },
    "48f7ea": {
        "instruction_count": 7,
        "expected_asm": [
            "MULH            ra, t0, a2",
            "MUL             t0, t0, a2",
            "ADDI            a2, ra, 0x0(0)",
            "SRAI            s5, t0, 0x3f(63)",
            "XOR             s9, s5, ra",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul rdx"
    },
    "f62f": {
        "instruction_count": 13,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ANDI            t2, t0, 0xff(255)",
            "SEXT.B          t4, t2",
            "SEXT.B          t3, t2",
            "MULW            t3, t4, ra",
            "ZEXT.H          t5, t3",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5",
            "SEXT.B          s5, t3",
            "XOR             s9, s5, t3",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul [rdi]"
    },
    "66f72f": {
        "instruction_count": 18,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ZEXT.H          t2, t0",
            "SEXT.H          t4, t2",
            "SEXT.H          t3, ra",
            "MULW            t3, t4, t3",
            "ZEXT.H          t5, t3",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5",
            "SEXT.H          s5, t3",
            "XOR             s9, s5, t3",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)",
            "SRAIW           t3, t3, 0x10(16)",
            "ZEXT.H          t5, t3",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "imul [rdi]"
    },
    "f72f": {
        "instruction_count": 12,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "ADD.UW          t2, t0, zero",
            "ADDIW           t4, t2, 0x0(0)",
            "ADDIW           t3, ra, 0x0(0)",
            "MUL             t3, t4, t3",
            "ADD.UW          t0, t3, zero",
            "ADDIW           s5, t3, 0x0(0)",
            "XOR             s9, s5, t3",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)",
            "SRLI            t3, t3, 0x20(32)",
            "ADD.UW          a2, t3, zero"
        ],
        "disassembly": "imul [rdi]"
    },
    "48f72f": {
        "instruction_count": 8,
        "expected_asm": [
            "LD              ra, a0, 0x0(0)",
            "MULH            t3, t0, ra",
            "MUL             t0, t0, ra",
            "ADDI            a2, t3, 0x0(0)",
            "SRAI            s5, t0, 0x3f(63)",
            "XOR             s9, s5, t3",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul [rdi]"
    },
    "f6e2": {
        "instruction_count": 10,
        "expected_asm": [
            "ANDI            ra, a2, 0xff(255)",
            "ANDI            t3, t0, 0xff(255)",
            "MULW            t1, t3, ra",
            "ZEXT.H          t4, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4",
            "SRLI            s5, t1, 0x8(8)",
            "SLTU            s5, zero, s5",
            "ADDI            s9, s5, 0x0(0)"
        ],
        "disassembly": "mul dl"
    },
    "f6e6": {
        "instruction_count": 11,
        "expected_asm": [
            "SRLI            ra, a2, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ANDI            t3, t0, 0xff(255)",
            "MULW            t1, t3, ra",
            "ZEXT.H          t4, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4",
            "SRLI            s5, t1, 0x8(8)",
            "SLTU            s5, zero, s5",
            "ADDI            s9, s5, 0x0(0)"
        ],
        "disassembly": "mul dh"
    },
    "66f7e2": {
        "instruction_count": 14,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ZEXT.H          t3, t0",
            "MULW            t1, t3, ra",
            "ZEXT.H          t4, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4",
            "SRLIW           t1, t1, 0x10(16)",
            "SLTU            s5, zero, t1",
            "ADDI            s9, s5, 0x0(0)",
            "ZEXT.H          t4, t1",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "mul dx"
    },
    "f7e2": {
        "instruction_count": 8,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ADD.UW          t3, t0, zero",
            "MUL             t1, t3, ra",
            "ADD.UW          t0, t1, zero",
            "SRLI            t1, t1, 0x20(32)",
            "SLTU            s5, zero, t1",
            "ADDI            s9, s5, 0x0(0)",
            "ADD.UW          a2, t1, zero"
        ],
        "disassembly": "mul edx"
    },
    "48f7e2": {
        "instruction_count": 5,
        "expected_asm": [
            "MULHU           ra, t0, a2",
            "MUL             t0, t0, a2",
            "ADDI            a2, ra, 0x0(0)",
            "SLTU            s5, zero, ra",
            "ADDI            s9, s5, 0x0(0)"
        ],
        "disassembly": "mul rdx"
    },
    "f627": {
        "instruction_count": 10,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ANDI            t4, t0, 0xff(255)",
            "MULW            t3, t4, ra",
            "ZEXT.H          t2, t3",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t2",
            "SRLI            s5, t3, 0x8(8)",
            "SLTU            s5, zero, s5",
            "ADDI            s9, s5, 0x0(0)"
        ],
        "disassembly": "mul [rdi]"
    },
    "66f727": {
        "instruction_count": 14,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ZEXT.H          t4, t0",
            "MULW            t3, t4, ra",
            "ZEXT.H          t2, t3",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t2",
            "SRLIW           t3, t3, 0x10(16)",
            "SLTU            s5, zero, t3",
            "ADDI            s9, s5, 0x0(0)",
            "ZEXT.H          t2, t3",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "mul [rdi]"
    },
    "f727": {
        "instruction_count": 8,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "ADD.UW          t4, t0, zero",
            "MUL             t3, t4, ra",
            "ADD.UW          t0, t3, zero",
            "SRLI            t3, t3, 0x20(32)",
            "SLTU            s5, zero, t3",
            "ADDI            s9, s5, 0x0(0)",
            "ADD.UW          a2, t3, zero"
        ],
        "disassembly": "mul [rdi]"
    },
    "48f727": {
        "instruction_count": 6,
        "expected_asm": [
            "LD              ra, a0, 0x0(0)",
            "MULHU           t3, t0, ra",
            "MUL             t0, t0, ra",
            "ADDI            a2, t3, 0x0(0)",
            "SLTU            s5, zero, t3",
            "ADDI            s9, s5, 0x0(0)"
        ],
        "disassembly": "mul [rdi]"
    },
    "f6da": {
        "instruction_count": 28,
        "expected_asm": [
            "ANDI            t1, a2, 0xff(255)",
            "SEXT.B          ra, t1",
            "SUB             ra, zero, ra",
            "SLTU            s5, zero, t1",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "XORI            t3, zero, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t3, t1, 0xf(15)",
            "SLTU            t3, zero, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "neg dl"
    },
    "f6de": {
        "instruction_count": 31,
        "expected_asm": [
            "SRLI            t1, a2, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SEXT.B          ra, t1",
            "SUB             ra, zero, ra",
            "SLTU            s5, zero, t1",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "XORI            t3, zero, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t3, t1, 0xf(15)",
            "SLTU            t3, zero, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, ra, 0xff(255)",
            "RORI            a2, a2, 0x8(8)",
            "ANDI            a2, a2, 0xffffff00(-256)",
            "OR              a2, a2, t3",
            "RORI            a2, a2, 0x38(56)"
        ],
        "disassembly": "neg dh"
    },
    "66f7da": {
        "instruction_count": 29,
        "expected_asm": [
            "ZEXT.H          t1, a2",
            "SEXT.H          ra, t1",
            "SUB             ra, zero, ra",
            "SLTU            s5, zero, t1",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "XORI            t3, zero, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t3, t1, 0xf(15)",
            "SLTU            t3, zero, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          t3, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t3"
        ],
        "disassembly": "neg dx"
    },
    "f7da": {
        "instruction_count": 25,
        "expected_asm": [
            "ADD.UW          t1, a2, zero",
            "SUBW            ra, zero, t1",
            "SLTU            s5, zero, t1",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "XORI            t3, zero, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t3, t1, 0xf(15)",
            "SLTU            t3, zero, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          a2, ra, zero"
        ],
        "disassembly": "neg edx"
    },
    "48f7da": {
        "instruction_count": 24,
        "expected_asm": [
            "SUB             ra, zero, a2",
            "SLTU            s5, zero, a2",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "XORI            t1, zero, 0xffffffff(-1)",
            "OR              s9, t1, a2",
            "AND             s9, s9, ra",
            "AND             t1, t1, a2",
            "OR              s9, s9, t1",
            "SRLI            t1, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t1",
            "ANDI            s9, s9, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t1, a2, 0xf(15)",
            "SLTU            t1, zero, t1",
            "SB              t1, s11, 0x1ca(458)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "disassembly": "neg rdx"
    },
    "f61f": {
        "instruction_count": 26,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SEXT.B          ra, t1",
            "SUB             ra, zero, ra",
            "SLTU            s5, zero, t1",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "XORI            t4, zero, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t4, t1, 0xf(15)",
            "SLTU            t4, zero, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "neg [rdi]"
    },
    "66f71f": {
        "instruction_count": 26,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "SEXT.H          ra, t1",
            "SUB             ra, zero, ra",
            "SLTU            s5, zero, t1",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "XORI            t4, zero, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t4, t1, 0xf(15)",
            "SLTU            t4, zero, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "neg [rdi]"
    },
    "f71f": {
        "instruction_count": 25,
        "expected_asm": [
            "LWU             t1, a0, 0x0(0)",
            "SUBW            ra, zero, t1",
            "SLTU            s5, zero, t1",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "XORI            t4, zero, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t4, t1, 0xf(15)",
            "SLTU            t4, zero, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "neg [rdi]"
    },
    "48f71f": {
        "instruction_count": 25,
        "expected_asm": [
            "LD              t1, a0, 0x0(0)",
            "SUB             ra, zero, t1",
            "SLTU            s5, zero, t1",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "XORI            t4, zero, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t4, t1, 0xf(15)",
            "SLTU            t4, zero, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "SD              ra, a0, 0x0(0)"
        ],
        "disassembly": "neg [rdi]"
    },
    "0fb01f": {
        "instruction_count": 33,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ANDI            t3, s0, 0xff(255)",
            "ANDI            t4, t0, 0xff(255)",
            "SUB             t2, t4, ra",
            "SLTU            s5, t4, ra",
            "ANDI            t5, t2, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, t2, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t2, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t4, 0xffffffff(-1)",
            "OR              s9, t5, ra",
            "AND             s9, s9, t2",
            "AND             t5, t5, ra",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "BEQ             ra, t4, 0x14(20)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5",
            "JAL             zero, 0x8(8)",
            "SB              t3, a0, 0x0(0)"
        ],
        "disassembly": "cmpxchg [rdi], bl"
    },
    "0fb03f": {
        "instruction_count": 34,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "SRLI            t3, s0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ANDI            t4, t0, 0xff(255)",
            "SUB             t2, t4, ra",
            "SLTU            s5, t4, ra",
            "ANDI            t5, t2, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, t2, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t2, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t4, 0xffffffff(-1)",
            "OR              s9, t5, ra",
            "AND             s9, s9, t2",
            "AND             t5, t5, ra",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "BEQ             ra, t4, 0x14(20)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5",
            "JAL             zero, 0x8(8)",
            "SB              t3, a0, 0x0(0)"
        ],
        "disassembly": "cmpxchg [rdi], bh"
    },
    "660fb11f": {
        "instruction_count": 34,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ZEXT.H          t3, s0",
            "ZEXT.H          t4, t0",
            "SUB             t2, t4, ra",
            "SLTU            s5, t4, ra",
            "ANDI            t5, t2, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ZEXT.H          s7, t2",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t2, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t4, 0xffffffff(-1)",
            "OR              s9, t5, ra",
            "AND             s9, s9, t2",
            "AND             t5, t5, ra",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "BEQ             ra, t4, 0x18(24)",
            "ZEXT.H          t5, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5",
            "JAL             zero, 0x8(8)",
            "SH              t3, a0, 0x0(0)"
        ],
        "disassembly": "cmpxchg [rdi], bx"
    },
    "0fb11f": {
        "instruction_count": 34,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "ADD.UW          t1, s0, zero",
            "ADD.UW          t3, t0, zero",
            "LR.W            t4, ra, aq, rl",
            "ADD.UW          t4, t4, zero",
            "BNE             t4, t3, 0xc(12)",
            "SC.W            t2, ra, t1, aq, rl",
            "BNE             zero, t2, 0xfffffff0(-16)",
            "SUB             t2, t3, t4",
            "SLTU            s5, t3, t4",
            "ANDI            t5, t2, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t4, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADD.UW          s7, t2, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t2, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t4",
            "AND             s9, s9, t2",
            "AND             t5, t5, t4",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "BEQ             t2, zero, 0x8(8)",
            "ADD.UW          t0, t4, zero"
        ],
        "disassembly": "cmpxchg [rdi], ebx"
    },
    "480fb11f": {
        "instruction_count": 41,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "ANDI            t3, ra, 0x7(7)",
            "BNE             zero, t3, 0x18(24)",
            "LR.D            t1, ra, aq, rl",
            "BNE             t1, t0, 0xc(12)",
            "SC.D            t4, ra, s0, aq, rl",
            "BNE             zero, t4, 0xfffffff4(-12)",
            "JAL             zero, 0x20(32)",
            "ANDI            t3, ra, 0xfffffff8(-8)",
            "LD              t1, ra, 0x0(0)",
            "LR.D            t4, t3, aq, rl",
            "BNE             t1, t0, 0x10(16)",
            "SC.D            t4, t3, t4, aq, rl",
            "BNE             zero, t4, 0xfffffff0(-16)",
            "SD              s0, ra, 0x0(0)",
            "SUB             t3, t0, t1",
            "SLTU            s5, t0, t1",
            "ANDI            t4, t3, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t0, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDI            s7, t3, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t3, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t0, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, t3",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "BEQ             t3, zero, 0x8(8)",
            "ADDI            t0, t1, 0x0(0)"
        ],
        "disassembly": "cmpxchg [rdi], rbx"
    },
    "f6f2": {
        "instruction_count": 12,
        "expected_asm": [
            "ANDI            ra, a2, 0xff(255)",
            "ZEXT.H          t3, t0",
            "REMUW           t1, t3, ra",
            "DIVUW           t3, t3, ra",
            "ANDI            t4, t3, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4",
            "ANDI            t4, t1, 0xff(255)",
            "RORI            t0, t0, 0x8(8)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4",
            "RORI            t0, t0, 0x38(56)"
        ],
        "disassembly": "div dl"
    },
    "f6f6": {
        "instruction_count": 13,
        "expected_asm": [
            "SRLI            ra, a2, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ZEXT.H          t3, t0",
            "REMUW           t1, t3, ra",
            "DIVUW           t3, t3, ra",
            "ANDI            t4, t3, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4",
            "ANDI            t4, t1, 0xff(255)",
            "RORI            t0, t0, 0x8(8)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4",
            "RORI            t0, t0, 0x38(56)"
        ],
        "disassembly": "div dh"
    },
    "66f7f2": {
        "instruction_count": 15,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ZEXT.H          t1, t0",
            "ZEXT.H          t3, a2",
            "SLLIW           t3, t3, 0x10(16)",
            "OR              t3, t3, t1",
            "DIVUW           t1, t3, ra",
            "REMUW           t3, t3, ra",
            "ZEXT.H          t4, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4",
            "ZEXT.H          t4, t3",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t4"
        ],
        "disassembly": "div dx"
    },
    "f7f2": {
        "instruction_count": 8,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ADD.UW          t1, t0, zero",
            "SLLI            a2, a2, 0x20(32)",
            "OR              a2, a2, t1",
            "DIVU            t1, a2, ra",
            "REMU            a2, a2, ra",
            "ADD.UW          t0, t1, zero",
            "ADD.UW          a2, a2, zero"
        ],
        "disassembly": "div edx"
    },
    "f637": {
        "instruction_count": 12,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ZEXT.H          t4, t0",
            "REMUW           t3, t4, ra",
            "DIVUW           t4, t4, ra",
            "ANDI            t2, t4, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t2",
            "ANDI            t2, t3, 0xff(255)",
            "RORI            t0, t0, 0x8(8)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t2",
            "RORI            t0, t0, 0x38(56)"
        ],
        "disassembly": "div [rdi]"
    },
    "66f737": {
        "instruction_count": 15,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ZEXT.H          t3, t0",
            "ZEXT.H          t4, a2",
            "SLLIW           t4, t4, 0x10(16)",
            "OR              t4, t4, t3",
            "DIVUW           t3, t4, ra",
            "REMUW           t4, t4, ra",
            "ZEXT.H          t2, t3",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t2",
            "ZEXT.H          t2, t4",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "div [rdi]"
    },
    "f737": {
        "instruction_count": 8,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "ADD.UW          t3, t0, zero",
            "SLLI            a2, a2, 0x20(32)",
            "OR              a2, a2, t3",
            "DIVU            t3, a2, ra",
            "REMU            a2, a2, ra",
            "ADD.UW          t0, t3, zero",
            "ADD.UW          a2, a2, zero"
        ],
        "disassembly": "div [rdi]"
    },
    "f6fa": {
        "instruction_count": 14,
        "expected_asm": [
            "ANDI            ra, a2, 0xff(255)",
            "ZEXT.H          t2, t0",
            "SEXT.H          t4, t2",
            "SEXT.B          t3, ra",
            "REMW            t1, t4, t3",
            "DIVW            t2, t4, t3",
            "ANDI            t2, t2, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t2",
            "ANDI            t2, t1, 0xff(255)",
            "RORI            t0, t0, 0x8(8)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t2",
            "RORI            t0, t0, 0x38(56)"
        ],
        "disassembly": "idiv dl"
    },
    "f6fe": {
        "instruction_count": 15,
        "expected_asm": [
            "SRLI            ra, a2, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ZEXT.H          t2, t0",
            "SEXT.H          t4, t2",
            "SEXT.B          t3, ra",
            "REMW            t1, t4, t3",
            "DIVW            t2, t4, t3",
            "ANDI            t2, t2, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t2",
            "ANDI            t2, t1, 0xff(255)",
            "RORI            t0, t0, 0x8(8)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t2",
            "RORI            t0, t0, 0x38(56)"
        ],
        "disassembly": "idiv dh"
    },
    "66f7fa": {
        "instruction_count": 16,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ZEXT.H          t3, t0",
            "ZEXT.H          t4, a2",
            "SLLIW           t4, t4, 0x10(16)",
            "OR              t4, t4, t3",
            "SEXT.H          t1, ra",
            "DIVW            t3, t4, t1",
            "REMW            t4, t4, t1",
            "ZEXT.H          t2, t3",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t2",
            "ZEXT.H          t2, t4",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2"
        ],
        "disassembly": "idiv dx"
    },
    "f7fa": {
        "instruction_count": 9,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ADD.UW          t3, t0, zero",
            "SLLI            a2, a2, 0x20(32)",
            "OR              a2, a2, t3",
            "ADDIW           t1, ra, 0x0(0)",
            "DIV             t3, a2, t1",
            "REM             a2, a2, t1",
            "ADD.UW          t0, t3, zero",
            "ADD.UW          a2, a2, zero"
        ],
        "disassembly": "idiv edx"
    },
    "f63f": {
        "instruction_count": 14,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "ZEXT.H          t5, t0",
            "SEXT.H          t2, t5",
            "SEXT.B          t4, ra",
            "REMW            t3, t2, t4",
            "DIVW            t5, t2, t4",
            "ANDI            t5, t5, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5",
            "ANDI            t5, t3, 0xff(255)",
            "RORI            t0, t0, 0x8(8)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5",
            "RORI            t0, t0, 0x38(56)"
        ],
        "disassembly": "idiv [rdi]"
    },
    "66f73f": {
        "instruction_count": 16,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "ZEXT.H          t4, t0",
            "ZEXT.H          t2, a2",
            "SLLIW           t2, t2, 0x10(16)",
            "OR              t2, t2, t4",
            "SEXT.H          t3, ra",
            "DIVW            t4, t2, t3",
            "REMW            t2, t2, t3",
            "ZEXT.H          t5, t4",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5",
            "ZEXT.H          t5, t2",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5"
        ],
        "disassembly": "idiv [rdi]"
    },
    "f73f": {
        "instruction_count": 9,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "ADD.UW          t4, t0, zero",
            "SLLI            a2, a2, 0x20(32)",
            "OR              a2, a2, t4",
            "ADDIW           t3, ra, 0x0(0)",
            "DIV             t4, a2, t3",
            "REM             a2, a2, t3",
            "ADD.UW          t0, t4, zero",
            "ADD.UW          a2, a2, zero"
        ],
        "disassembly": "idiv [rdi]"
    },
    "660fafd3": {
        "instruction_count": 13,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ZEXT.H          t1, s0",
            "SEXT.H          t4, ra",
            "SEXT.H          t3, t1",
            "MULW            t3, t3, t4",
            "ZEXT.H          t2, t3",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t2",
            "SEXT.H          s5, t3",
            "XOR             s9, s5, t3",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul dx, bx"
    },
    "0fafd3": {
        "instruction_count": 10,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ADD.UW          t1, s0, zero",
            "ADDIW           t4, ra, 0x0(0)",
            "ADDIW           t3, t1, 0x0(0)",
            "MUL             t3, t3, t4",
            "ADD.UW          a2, t3, zero",
            "ADDIW           s5, t3, 0x0(0)",
            "XOR             s9, s5, t3",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul edx, ebx"
    },
    "480fafd3": {
        "instruction_count": 7,
        "expected_asm": [
            "MULH            ra, a2, s0",
            "MUL             t1, a2, s0",
            "ADDI            a2, t1, 0x0(0)",
            "SRAI            s5, t1, 0x3f(63)",
            "XOR             s9, s5, ra",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul rdx, rbx"
    },
    "660faf17": {
        "instruction_count": 13,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "LHU             t1, a0, 0x0(0)",
            "SEXT.H          t2, ra",
            "SEXT.H          t4, t1",
            "MULW            t4, t4, t2",
            "ZEXT.H          t5, t4",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5",
            "SEXT.H          s5, t4",
            "XOR             s9, s5, t4",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul dx, [rdi]"
    },
    "0faf17": {
        "instruction_count": 10,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "LWU             t1, a0, 0x0(0)",
            "ADDIW           t2, ra, 0x0(0)",
            "ADDIW           t4, t1, 0x0(0)",
            "MUL             t4, t4, t2",
            "ADD.UW          a2, t4, zero",
            "ADDIW           s5, t4, 0x0(0)",
            "XOR             s9, s5, t4",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul edx, [rdi]"
    },
    "480faf17": {
        "instruction_count": 8,
        "expected_asm": [
            "LD              ra, a0, 0x0(0)",
            "MULH            t3, a2, ra",
            "MUL             t4, a2, ra",
            "ADDI            a2, t4, 0x0(0)",
            "SRAI            s5, t4, 0x3f(63)",
            "XOR             s9, s5, t3",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul rdx, [rdi]"
    },
    "666bd3ff": {
        "instruction_count": 14,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "ZEXT.H          t1, s0",
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "SEXT.H          t2, t1",
            "SEXT.H          t4, t3",
            "MULW            t4, t4, t2",
            "ZEXT.H          t5, t4",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t5",
            "SEXT.H          s5, t4",
            "XOR             s9, s5, t4",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul dx, bx, 0xFFFF"
    },
    "6bd3ff": {
        "instruction_count": 11,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "ADD.UW          t1, s0, zero",
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "ADDIW           t2, t1, 0x0(0)",
            "ADDIW           t4, t3, 0x0(0)",
            "MUL             t4, t4, t2",
            "ADD.UW          a2, t4, zero",
            "ADDIW           s5, t4, 0x0(0)",
            "XOR             s9, s5, t4",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul edx, ebx, 0xFFFFFFFF"
    },
    "486bd3ff": {
        "instruction_count": 8,
        "expected_asm": [
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "MULH            t1, s0, ra",
            "MUL             t3, s0, ra",
            "ADDI            a2, t3, 0x0(0)",
            "SRAI            s5, t3, 0x3f(63)",
            "XOR             s9, s5, t1",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul rdx, rbx, 0xFFFFFFFFFFFFFFFF"
    },
    "666b17ff": {
        "instruction_count": 14,
        "expected_asm": [
            "ZEXT.H          ra, a2",
            "LHU             t1, a0, 0x0(0)",
            "ADDIW           t4, zero, 0xffffffff(-1)",
            "SEXT.H          t5, t1",
            "SEXT.H          t2, t4",
            "MULW            t2, t2, t5",
            "ZEXT.H          t6, t2",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t6",
            "SEXT.H          s5, t2",
            "XOR             s9, s5, t2",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul dx, [rdi], 0xFFFF"
    },
    "6b17ff": {
        "instruction_count": 11,
        "expected_asm": [
            "ADD.UW          ra, a2, zero",
            "LWU             t1, a0, 0x0(0)",
            "ADDIW           t4, zero, 0xffffffff(-1)",
            "ADDIW           t5, t1, 0x0(0)",
            "ADDIW           t2, t4, 0x0(0)",
            "MUL             t2, t2, t5",
            "ADD.UW          a2, t2, zero",
            "ADDIW           s5, t2, 0x0(0)",
            "XOR             s9, s5, t2",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul edx, [rdi], 0xFFFFFFFF"
    },
    "486b17ff": {
        "instruction_count": 9,
        "expected_asm": [
            "LD              ra, a0, 0x0(0)",
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "MULH            t4, ra, t3",
            "MUL             t2, ra, t3",
            "ADDI            a2, t2, 0x0(0)",
            "SRAI            s5, t2, 0x3f(63)",
            "XOR             s9, s5, t4",
            "SLTU            s9, zero, s9",
            "ADDI            s5, s9, 0x0(0)"
        ],
        "disassembly": "imul rdx, [rdi], 0xFFFFFFFFFFFFFFFF"
    },
    "64488d042501000000": {
        "instruction_count": 2,
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [0x0000000000000001]"
    },
    "64488d07": {
        "instruction_count": 2,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [rdi]"
    },
    "64488d0437": {
        "instruction_count": 2,
        "expected_asm": [
            "ADD             ra, a0, a1",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [rdi+rsi*1]"
    },
    "64488d0436": {
        "instruction_count": 2,
        "expected_asm": [
            "ADD             ra, a1, a1",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [rsi+rsi*1]"
    },
    "64488d0477": {
        "instruction_count": 2,
        "expected_asm": [
            "SH1ADD          ra, a1, a0",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [rdi+rsi*2]"
    },
    "64488d04b7": {
        "instruction_count": 2,
        "expected_asm": [
            "SH2ADD          ra, a1, a0",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [rdi+rsi*4]"
    },
    "64488d04f7": {
        "instruction_count": 2,
        "expected_asm": [
            "SH3ADD          ra, a1, a0",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [rdi+rsi*8]"
    },
    "64488d84f778563412": {
        "instruction_count": 5,
        "expected_asm": [
            "LUI             ra, 0x12345(74565)",
            "ADDIW           ra, ra, 0x678(1656)",
            "ADD             ra, ra, a0",
            "SH3ADD          ra, a1, ra",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [rdi+rsi*8+0x12345678]"
    },
    "488d042578563412": {
        "instruction_count": 3,
        "expected_asm": [
            "LUI             ra, 0x12345(74565)",
            "ADDIW           ra, ra, 0x678(1656)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [0x0000000012345678]"
    },
    "488d07": {
        "instruction_count": 2,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [rdi]"
    },
    "488d8778563412": {
        "instruction_count": 4,
        "expected_asm": [
            "LUI             ra, 0x12345(74565)",
            "ADDIW           ra, ra, 0x678(1656)",
            "ADD             ra, ra, a0",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [rdi+0x12345678]"
    },
    "488d0436": {
        "instruction_count": 2,
        "expected_asm": [
            "ADD             ra, a1, a1",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [rsi+rsi*1]"
    },
    "488d843678563412": {
        "instruction_count": 5,
        "expected_asm": [
            "LUI             ra, 0x12345(74565)",
            "ADDIW           ra, ra, 0x678(1656)",
            "ADD             ra, ra, a1",
            "ADD             ra, ra, a1",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [rsi+rsi*1+0x12345678]"
    },
    "488d04b7": {
        "instruction_count": 2,
        "expected_asm": [
            "SH2ADD          ra, a1, a0",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [rdi+rsi*4]"
    },
    "488d84b778563412": {
        "instruction_count": 5,
        "expected_asm": [
            "LUI             ra, 0x12345(74565)",
            "ADDIW           ra, ra, 0x678(1656)",
            "ADD             ra, ra, a0",
            "SH2ADD          ra, a1, ra",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "lea rax, [rdi+rsi*4+0x12345678]"
    },
    "480f40cb": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDI            ra, s10, 0x0(0)",
            "CZERO.NEZ       t1, ra, s9",
            "CZERO.EQZ       ra, s0, s9",
            "OR              ra, ra, t1",
            "ADDI            s10, ra, 0x0(0)"
        ],
        "disassembly": "cmovo rcx, rbx"
    },
    "480f41cb": {
        "instruction_count": 6,
        "expected_asm": [
            "XORI            ra, s9, 0x1(1)",
            "ADDI            t1, s10, 0x0(0)",
            "CZERO.NEZ       t3, t1, ra",
            "CZERO.EQZ       t1, s0, ra",
            "OR              t1, t1, t3",
            "ADDI            s10, t1, 0x0(0)"
        ],
        "disassembly": "cmovno rcx, rbx"
    },
    "480f42cb": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDI            ra, s10, 0x0(0)",
            "CZERO.NEZ       t1, ra, s5",
            "CZERO.EQZ       ra, s0, s5",
            "OR              ra, ra, t1",
            "ADDI            s10, ra, 0x0(0)"
        ],
        "disassembly": "cmovb rcx, rbx"
    },
    "480f43cb": {
        "instruction_count": 6,
        "expected_asm": [
            "XORI            ra, s5, 0x1(1)",
            "ADDI            t1, s10, 0x0(0)",
            "CZERO.NEZ       t3, t1, ra",
            "CZERO.EQZ       t1, s0, ra",
            "OR              t1, t1, t3",
            "ADDI            s10, t1, 0x0(0)"
        ],
        "disassembly": "cmovnb rcx, rbx"
    },
    "480f44cb": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDI            ra, s10, 0x0(0)",
            "CZERO.NEZ       t1, ra, s7",
            "CZERO.EQZ       ra, s0, s7",
            "OR              ra, ra, t1",
            "ADDI            s10, ra, 0x0(0)"
        ],
        "disassembly": "cmovz rcx, rbx"
    },
    "480f45cb": {
        "instruction_count": 6,
        "expected_asm": [
            "XORI            ra, s7, 0x1(1)",
            "ADDI            t1, s10, 0x0(0)",
            "CZERO.NEZ       t3, t1, ra",
            "CZERO.EQZ       t1, s0, ra",
            "OR              t1, t1, t3",
            "ADDI            s10, t1, 0x0(0)"
        ],
        "disassembly": "cmovnz rcx, rbx"
    },
    "480f46cb": {
        "instruction_count": 6,
        "expected_asm": [
            "OR              ra, s5, s7",
            "ADDI            t1, s10, 0x0(0)",
            "CZERO.NEZ       t3, t1, ra",
            "CZERO.EQZ       t1, s0, ra",
            "OR              t1, t1, t3",
            "ADDI            s10, t1, 0x0(0)"
        ],
        "disassembly": "cmovbe rcx, rbx"
    },
    "480f47cb": {
        "instruction_count": 7,
        "expected_asm": [
            "OR              ra, s5, s7",
            "XORI            ra, ra, 0x1(1)",
            "ADDI            t1, s10, 0x0(0)",
            "CZERO.NEZ       t3, t1, ra",
            "CZERO.EQZ       t1, s0, ra",
            "OR              t1, t1, t3",
            "ADDI            s10, t1, 0x0(0)"
        ],
        "disassembly": "cmovnbe rcx, rbx"
    },
    "480f4acb": {
        "instruction_count": 6,
        "expected_asm": [
            "LBU             ra, s11, 0x1c9(457)",
            "ADDI            t1, s10, 0x0(0)",
            "CZERO.NEZ       t3, t1, ra",
            "CZERO.EQZ       t1, s0, ra",
            "OR              t1, t1, t3",
            "ADDI            s10, t1, 0x0(0)"
        ],
        "disassembly": "cmovp rcx, rbx"
    },
    "480f4bcb": {
        "instruction_count": 7,
        "expected_asm": [
            "LBU             ra, s11, 0x1c9(457)",
            "XORI            ra, ra, 0x1(1)",
            "ADDI            t1, s10, 0x0(0)",
            "CZERO.NEZ       t3, t1, ra",
            "CZERO.EQZ       t1, s0, ra",
            "OR              t1, t1, t3",
            "ADDI            s10, t1, 0x0(0)"
        ],
        "disassembly": "cmovnp rcx, rbx"
    },
    "480f48cb": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDI            ra, s10, 0x0(0)",
            "CZERO.NEZ       t1, ra, s8",
            "CZERO.EQZ       ra, s0, s8",
            "OR              ra, ra, t1",
            "ADDI            s10, ra, 0x0(0)"
        ],
        "disassembly": "cmovs rcx, rbx"
    },
    "480f49cb": {
        "instruction_count": 6,
        "expected_asm": [
            "XORI            ra, s8, 0x1(1)",
            "ADDI            t1, s10, 0x0(0)",
            "CZERO.NEZ       t3, t1, ra",
            "CZERO.EQZ       t1, s0, ra",
            "OR              t1, t1, t3",
            "ADDI            s10, t1, 0x0(0)"
        ],
        "disassembly": "cmovns rcx, rbx"
    },
    "480f4ccb": {
        "instruction_count": 6,
        "expected_asm": [
            "XOR             ra, s8, s9",
            "ADDI            t1, s10, 0x0(0)",
            "CZERO.NEZ       t3, t1, ra",
            "CZERO.EQZ       t1, s0, ra",
            "OR              t1, t1, t3",
            "ADDI            s10, t1, 0x0(0)"
        ],
        "disassembly": "cmovl rcx, rbx"
    },
    "480f4dcb": {
        "instruction_count": 7,
        "expected_asm": [
            "XOR             ra, s8, s9",
            "XORI            ra, ra, 0x1(1)",
            "ADDI            t1, s10, 0x0(0)",
            "CZERO.NEZ       t3, t1, ra",
            "CZERO.EQZ       t1, s0, ra",
            "OR              t1, t1, t3",
            "ADDI            s10, t1, 0x0(0)"
        ],
        "disassembly": "cmovnl rcx, rbx"
    },
    "480f4ecb": {
        "instruction_count": 7,
        "expected_asm": [
            "XOR             ra, s8, s9",
            "OR              ra, ra, s7",
            "ADDI            t1, s10, 0x0(0)",
            "CZERO.NEZ       t3, t1, ra",
            "CZERO.EQZ       t1, s0, ra",
            "OR              t1, t1, t3",
            "ADDI            s10, t1, 0x0(0)"
        ],
        "disassembly": "cmovle rcx, rbx"
    },
    "480f4fcb": {
        "instruction_count": 8,
        "expected_asm": [
            "XOR             ra, s8, s9",
            "OR              ra, ra, s7",
            "XORI            ra, ra, 0x1(1)",
            "ADDI            t1, s10, 0x0(0)",
            "CZERO.NEZ       t3, t1, ra",
            "CZERO.EQZ       t1, s0, ra",
            "OR              t1, t1, t3",
            "ADDI            s10, t1, 0x0(0)"
        ],
        "disassembly": "cmovnle rcx, rbx"
    },
    "6699": {
        "instruction_count": 6,
        "expected_asm": [
            "SEXT.H          ra, t0",
            "SRLI            ra, ra, 0x10(16)",
            "ZEXT.H          t1, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t1"
        ],
        "disassembly": "cwd"
    },
    "99": {
        "instruction_count": 2,
        "expected_asm": [
            "SRAIW           a2, t0, 0x1f(31)",
            "ADD.UW          a2, a2, zero"
        ],
        "disassembly": "cdq"
    },
    "4899": {
        "instruction_count": 1,
        "expected_asm": [
            "SRAI            a2, t0, 0x3f(63)"
        ],
        "disassembly": "cqo"
    },
    "6698": {
        "instruction_count": 6,
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "SEXT.B          ra, ra",
            "ZEXT.H          t1, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t1"
        ],
        "disassembly": "cbw"
    },
    "98": {
        "instruction_count": 2,
        "expected_asm": [
            "SEXT.H          t0, t0",
            "ADD.UW          t0, t0, zero"
        ],
        "disassembly": "cwde"
    },
    "4898": {
        "instruction_count": 1,
        "expected_asm": [
            "ADDIW           t0, t0, 0x0(0)"
        ],
        "disassembly": "cdqe"
    },
    "fc": {
        "instruction_count": 1,
        "expected_asm": [
            "SB              zero, s11, 0x1ce(462)"
        ],
        "disassembly": "cld"
    },
    "fd": {
        "instruction_count": 2,
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "SB              ra, s11, 0x1ce(462)"
        ],
        "disassembly": "std"
    },
    "f8": {
        "instruction_count": 1,
        "expected_asm": [
            "ADDI            s5, zero, 0x0(0)"
        ],
        "disassembly": "clc"
    },
    "f9": {
        "instruction_count": 1,
        "expected_asm": [
            "ADDIW           s5, zero, 0x1(1)"
        ],
        "disassembly": "stc"
    },
    "9e": {
        "instruction_count": 13,
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            s5, t1, 0x1(1)",
            "SRLI            t3, t1, 0x2(2)",
            "ANDI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "SRLI            ra, t1, 0x4(4)",
            "ANDI            ra, ra, 0x1(1)",
            "SB              ra, s11, 0x1ca(458)",
            "SRLI            s7, t1, 0x6(6)",
            "ANDI            s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)"
        ],
        "disassembly": "sahf"
    },
    "9f": {
        "instruction_count": 16,
        "expected_asm": [
            "LBU             t3, s11, 0x1c9(457)",
            "SLLI            t1, t3, 0x2(2)",
            "OR              ra, s5, t1",
            "LBU             t4, s11, 0x1ca(458)",
            "SLLI            t1, t4, 0x4(4)",
            "OR              ra, ra, t1",
            "SLLI            t1, s7, 0x6(6)",
            "OR              ra, ra, t1",
            "SLLI            t1, s8, 0x7(7)",
            "OR              ra, ra, t1",
            "ORI             ra, ra, 0x2(2)",
            "ANDI            t2, ra, 0xff(255)",
            "RORI            t0, t0, 0x8(8)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t2",
            "RORI            t0, t0, 0x38(56)"
        ],
        "disassembly": "lahf"
    },
    "9c": {
        "instruction_count": 22,
        "expected_asm": [
            "LBU             t3, s11, 0x1c9(457)",
            "LBU             t4, s11, 0x1ca(458)",
            "LBU             t1, s11, 0x1ce(462)",
            "SLLI            t1, t1, 0xa(10)",
            "SLLI            ra, s9, 0xb(11)",
            "OR              ra, ra, t1",
            "SLLI            t1, s8, 0x7(7)",
            "OR              ra, ra, t1",
            "SLLI            t1, s7, 0x6(6)",
            "OR              ra, ra, t1",
            "SLLI            t1, t4, 0x4(4)",
            "OR              ra, ra, t1",
            "SLLI            t1, t3, 0x2(2)",
            "OR              ra, ra, t1",
            "OR              ra, ra, s5",
            "ORI             ra, ra, 0x2(2)",
            "ORI             ra, ra, 0x200(512)",
            "LB              t1, s11, 0x259(601)",
            "SLLI            t1, t1, 0x15(21)",
            "OR              ra, ra, t1",
            "ADDI            s1, s1, 0xfffffff8(-8)",
            "SD              ra, s1, 0x0(0)"
        ],
        "disassembly": "pushfq"
    },
    "9d": {
        "instruction_count": 21,
        "expected_asm": [
            "LD              ra, s1, 0x0(0)",
            "ADDI            s1, s1, 0x8(8)",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            t1, ra, 0x2(2)",
            "ANDI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "SRLI            s7, ra, 0x6(6)",
            "ANDI            s7, s7, 0x1(1)",
            "SRLI            t1, ra, 0x4(4)",
            "ANDI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1ca(458)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            t1, ra, 0xa(10)",
            "ANDI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1ce(462)",
            "SRLI            s9, ra, 0xb(11)",
            "ANDI            s9, s9, 0x1(1)",
            "SRLI            t1, ra, 0x15(21)",
            "ANDI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x259(601)"
        ],
        "disassembly": "popfq"
    },
    "a6": {
        "instruction_count": 32,
        "expected_asm": [
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           ra, zero, 0x1(1)",
            "LBU             t1, a1, 0x0(0)",
            "LBU             t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t2, t4, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, t4, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t3",
            "AND             s9, s9, t4",
            "AND             t2, t2, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "disassembly": "cmpsb"
    },
    "66a7": {
        "instruction_count": 32,
        "expected_asm": [
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffe(-2)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           ra, zero, 0x2(2)",
            "LHU             t1, a1, 0x0(0)",
            "LHU             t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t2, t4, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ZEXT.H          s7, t4",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t3",
            "AND             s9, s9, t4",
            "AND             t2, t2, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "disassembly": "cmpsw"
    },
    "a7": {
        "instruction_count": 32,
        "expected_asm": [
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffc(-4)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           ra, zero, 0x4(4)",
            "LWU             t1, a1, 0x0(0)",
            "LWU             t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t2, t4, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADD.UW          s7, t4, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t3",
            "AND             s9, s9, t4",
            "AND             t2, t2, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "disassembly": "cmpsd"
    },
    "48a7": {
        "instruction_count": 32,
        "expected_asm": [
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "LD              t1, a1, 0x0(0)",
            "LD              t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t2, t4, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADDI            s7, t4, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t3",
            "AND             s9, s9, t4",
            "AND             t2, t2, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "disassembly": "cmpsq"
    },
    "a4": {
        "instruction_count": 8,
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x1(1)",
            "LBU             t1, a1, 0x0(0)",
            "SB              t1, a0, 0x0(0)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "disassembly": "movsb"
    },
    "66a5": {
        "instruction_count": 8,
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffe(-2)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x2(2)",
            "LHU             t1, a1, 0x0(0)",
            "SH              t1, a0, 0x0(0)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "disassembly": "movsw"
    },
    "a5": {
        "instruction_count": 8,
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffc(-4)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x4(4)",
            "LWU             t1, a1, 0x0(0)",
            "SW              t1, a0, 0x0(0)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "disassembly": "movsd"
    },
    "48a5": {
        "instruction_count": 8,
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "LD              t1, a1, 0x0(0)",
            "SD              t1, a0, 0x0(0)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "disassembly": "movsq"
    },
    "aa": {
        "instruction_count": 7,
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           t1, zero, 0x1(1)",
            "SB              ra, a0, 0x0(0)",
            "ADD             a0, a0, t1"
        ],
        "disassembly": "stosb"
    },
    "66ab": {
        "instruction_count": 7,
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xfffffffe(-2)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           t1, zero, 0x2(2)",
            "SH              ra, a0, 0x0(0)",
            "ADD             a0, a0, t1"
        ],
        "disassembly": "stosw"
    },
    "ab": {
        "instruction_count": 7,
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xfffffffc(-4)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           t1, zero, 0x4(4)",
            "SW              ra, a0, 0x0(0)",
            "ADD             a0, a0, t1"
        ],
        "disassembly": "stosd"
    },
    "48ab": {
        "instruction_count": 6,
        "expected_asm": [
            "LBU             t1, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t1, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "SD              t0, a0, 0x0(0)",
            "ADD             a0, a0, ra"
        ],
        "disassembly": "stosq"
    },
    "ae": {
        "instruction_count": 31,
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           t1, zero, 0x1(1)",
            "LBU             t3, a0, 0x0(0)",
            "SUB             t4, ra, t3",
            "SLTU            s5, ra, t3",
            "ANDI            t5, t4, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, t4, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, ra, 0xffffffff(-1)",
            "OR              s9, t5, t3",
            "AND             s9, s9, t4",
            "AND             t5, t5, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, t1"
        ],
        "disassembly": "scasb"
    },
    "66af": {
        "instruction_count": 31,
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xfffffffe(-2)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           t1, zero, 0x2(2)",
            "LHU             t3, a0, 0x0(0)",
            "SUB             t4, ra, t3",
            "SLTU            s5, ra, t3",
            "ANDI            t5, t4, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ZEXT.H          s7, t4",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, ra, 0xffffffff(-1)",
            "OR              s9, t5, t3",
            "AND             s9, s9, t4",
            "AND             t5, t5, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, t1"
        ],
        "disassembly": "scasw"
    },
    "af": {
        "instruction_count": 31,
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xfffffffc(-4)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           t1, zero, 0x4(4)",
            "LWU             t3, a0, 0x0(0)",
            "SUB             t4, ra, t3",
            "SLTU            s5, ra, t3",
            "ANDI            t5, t4, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADD.UW          s7, t4, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, ra, 0xffffffff(-1)",
            "OR              s9, t5, t3",
            "AND             s9, s9, t4",
            "AND             t5, t5, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, t1"
        ],
        "disassembly": "scasd"
    },
    "48af": {
        "instruction_count": 30,
        "expected_asm": [
            "LBU             t4, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t4, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "LD              t1, a0, 0x0(0)",
            "SUB             t3, t0, t1",
            "SLTU            s5, t0, t1",
            "ANDI            t2, t3, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t0, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADDI            s7, t3, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t3, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t0, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, t3",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra"
        ],
        "disassembly": "scasq"
    },
    "ac": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x1(1)",
            "LBU             t1, a1, 0x0(0)",
            "ADD             a1, a1, ra",
            "ANDI            t4, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "disassembly": "lodsb"
    },
    "66ad": {
        "instruction_count": 10,
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffe(-2)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x2(2)",
            "LHU             t1, a1, 0x0(0)",
            "ADD             a1, a1, ra",
            "ZEXT.H          t4, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "disassembly": "lodsw"
    },
    "ad": {
        "instruction_count": 7,
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffc(-4)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x4(4)",
            "LWU             t1, a1, 0x0(0)",
            "ADD             a1, a1, ra",
            "ADD.UW          t0, t1, zero"
        ],
        "disassembly": "lodsd"
    },
    "48ad": {
        "instruction_count": 7,
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "LD              t1, a1, 0x0(0)",
            "ADD             a1, a1, ra",
            "ADDI            t0, t1, 0x0(0)"
        ],
        "disassembly": "lodsq"
    },
    "f3a4": {
        "instruction_count": 14,
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x1(1)",
            "SB              t4, s11, 0x258(600)",
            "BEQ             s10, zero, 0x20(32)",
            "LBU             t1, a1, 0x0(0)",
            "SB              t1, a0, 0x0(0)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BNE             zero, s10, 0xffffffec(-20)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "rep movsb"
    },
    "f366a5": {
        "instruction_count": 14,
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffe(-2)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x2(2)",
            "ADDIW           t4, zero, 0x1(1)",
            "SB              t4, s11, 0x258(600)",
            "BEQ             s10, zero, 0x20(32)",
            "LHU             t1, a1, 0x0(0)",
            "SH              t1, a0, 0x0(0)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BNE             zero, s10, 0xffffffec(-20)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "rep movsw"
    },
    "f3a5": {
        "instruction_count": 14,
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffc(-4)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x4(4)",
            "ADDIW           t4, zero, 0x1(1)",
            "SB              t4, s11, 0x258(600)",
            "BEQ             s10, zero, 0x20(32)",
            "LWU             t1, a1, 0x0(0)",
            "SW              t1, a0, 0x0(0)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BNE             zero, s10, 0xffffffec(-20)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "rep movsd"
    },
    "f348a5": {
        "instruction_count": 14,
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "ADDIW           t4, zero, 0x1(1)",
            "SB              t4, s11, 0x258(600)",
            "BEQ             s10, zero, 0x20(32)",
            "LD              t1, a1, 0x0(0)",
            "SD              t1, a0, 0x0(0)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BNE             zero, s10, 0xffffffec(-20)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "rep movsq"
    },
    "f3aa": {
        "instruction_count": 13,
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x1(1)",
            "SB              t4, s11, 0x258(600)",
            "BEQ             s10, zero, 0x18(24)",
            "SB              ra, a0, 0x0(0)",
            "ADD             a0, a0, t1",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BNE             zero, s10, 0xfffffff4(-12)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "rep stosb"
    },
    "f366ab": {
        "instruction_count": 13,
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xfffffffe(-2)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           t1, zero, 0x2(2)",
            "ADDIW           t4, zero, 0x1(1)",
            "SB              t4, s11, 0x258(600)",
            "BEQ             s10, zero, 0x18(24)",
            "SH              ra, a0, 0x0(0)",
            "ADD             a0, a0, t1",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BNE             zero, s10, 0xfffffff4(-12)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "rep stosw"
    },
    "f3ab": {
        "instruction_count": 13,
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xfffffffc(-4)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           t1, zero, 0x4(4)",
            "ADDIW           t4, zero, 0x1(1)",
            "SB              t4, s11, 0x258(600)",
            "BEQ             s10, zero, 0x18(24)",
            "SW              ra, a0, 0x0(0)",
            "ADD             a0, a0, t1",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BNE             zero, s10, 0xfffffff4(-12)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "rep stosd"
    },
    "f348ab": {
        "instruction_count": 12,
        "expected_asm": [
            "LBU             t1, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t1, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "ADDIW           t3, zero, 0x1(1)",
            "SB              t3, s11, 0x258(600)",
            "BEQ             s10, zero, 0x18(24)",
            "SD              t0, a0, 0x0(0)",
            "ADD             a0, a0, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BNE             zero, s10, 0xfffffff4(-12)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "rep stosq"
    },
    "f3a6": {
        "instruction_count": 39,
        "expected_asm": [
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           ra, zero, 0x1(1)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             s10, zero, 0x84(132)",
            "LBU             t1, a1, 0x0(0)",
            "LBU             t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t2, t4, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, t4, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t3",
            "AND             s9, s9, t4",
            "AND             t2, t2, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BNE             zero, s7, 0xffffff88(-120)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repe cmpsb"
    },
    "f366a7": {
        "instruction_count": 39,
        "expected_asm": [
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffe(-2)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           ra, zero, 0x2(2)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             s10, zero, 0x84(132)",
            "LHU             t1, a1, 0x0(0)",
            "LHU             t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t2, t4, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ZEXT.H          s7, t4",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t3",
            "AND             s9, s9, t4",
            "AND             t2, t2, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BNE             zero, s7, 0xffffff88(-120)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repe cmpsw"
    },
    "f3a7": {
        "instruction_count": 39,
        "expected_asm": [
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffc(-4)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           ra, zero, 0x4(4)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             s10, zero, 0x84(132)",
            "LWU             t1, a1, 0x0(0)",
            "LWU             t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t2, t4, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADD.UW          s7, t4, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t3",
            "AND             s9, s9, t4",
            "AND             t2, t2, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BNE             zero, s7, 0xffffff88(-120)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repe cmpsd"
    },
    "f348a7": {
        "instruction_count": 39,
        "expected_asm": [
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             s10, zero, 0x84(132)",
            "LD              t1, a1, 0x0(0)",
            "LD              t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t2, t4, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADDI            s7, t4, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t3",
            "AND             s9, s9, t4",
            "AND             t2, t2, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BNE             zero, s7, 0xffffff88(-120)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repe cmpsq"
    },
    "f3ae": {
        "instruction_count": 38,
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             s10, zero, 0x7c(124)",
            "LBU             t3, a0, 0x0(0)",
            "SUB             t4, ra, t3",
            "SLTU            s5, ra, t3",
            "ANDI            t5, t4, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, t4, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, ra, 0xffffffff(-1)",
            "OR              s9, t5, t3",
            "AND             s9, s9, t4",
            "AND             t5, t5, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, t1",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BNE             zero, s7, 0xffffff90(-112)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repe scasb"
    },
    "f366af": {
        "instruction_count": 38,
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xfffffffe(-2)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           t1, zero, 0x2(2)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             s10, zero, 0x7c(124)",
            "LHU             t3, a0, 0x0(0)",
            "SUB             t4, ra, t3",
            "SLTU            s5, ra, t3",
            "ANDI            t5, t4, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ZEXT.H          s7, t4",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, ra, 0xffffffff(-1)",
            "OR              s9, t5, t3",
            "AND             s9, s9, t4",
            "AND             t5, t5, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, t1",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BNE             zero, s7, 0xffffff90(-112)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repe scasw"
    },
    "f3af": {
        "instruction_count": 38,
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xfffffffc(-4)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           t1, zero, 0x4(4)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             s10, zero, 0x7c(124)",
            "LWU             t3, a0, 0x0(0)",
            "SUB             t4, ra, t3",
            "SLTU            s5, ra, t3",
            "ANDI            t5, t4, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADD.UW          s7, t4, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, ra, 0xffffffff(-1)",
            "OR              s9, t5, t3",
            "AND             s9, s9, t4",
            "AND             t5, t5, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, t1",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BNE             zero, s7, 0xffffff90(-112)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repe scasd"
    },
    "f348af": {
        "instruction_count": 37,
        "expected_asm": [
            "LBU             t4, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t4, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             s10, zero, 0x7c(124)",
            "LD              t1, a0, 0x0(0)",
            "SUB             t3, t0, t1",
            "SLTU            s5, t0, t1",
            "ANDI            t2, t3, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t0, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADDI            s7, t3, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t3, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t0, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, t3",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BNE             zero, s7, 0xffffff90(-112)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repe scasq"
    },
    "f2a6": {
        "instruction_count": 39,
        "expected_asm": [
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           ra, zero, 0x1(1)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             s10, zero, 0x84(132)",
            "LBU             t1, a1, 0x0(0)",
            "LBU             t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t2, t4, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ANDI            s7, t4, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t3",
            "AND             s9, s9, t4",
            "AND             t2, t2, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BEQ             s7, zero, 0xffffff88(-120)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repne cmpsb"
    },
    "f266a7": {
        "instruction_count": 39,
        "expected_asm": [
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffe(-2)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           ra, zero, 0x2(2)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             s10, zero, 0x84(132)",
            "LHU             t1, a1, 0x0(0)",
            "LHU             t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t2, t4, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ZEXT.H          s7, t4",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t3",
            "AND             s9, s9, t4",
            "AND             t2, t2, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BEQ             s7, zero, 0xffffff88(-120)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repne cmpsw"
    },
    "f2a7": {
        "instruction_count": 39,
        "expected_asm": [
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffc(-4)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           ra, zero, 0x4(4)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             s10, zero, 0x84(132)",
            "LWU             t1, a1, 0x0(0)",
            "LWU             t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t2, t4, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADD.UW          s7, t4, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t3",
            "AND             s9, s9, t4",
            "AND             t2, t2, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BEQ             s7, zero, 0xffffff88(-120)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repne cmpsd"
    },
    "f248a7": {
        "instruction_count": 39,
        "expected_asm": [
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             s10, zero, 0x84(132)",
            "LD              t1, a1, 0x0(0)",
            "LD              t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t2, t4, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADDI            s7, t4, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t1, 0xffffffff(-1)",
            "OR              s9, t2, t3",
            "AND             s9, s9, t4",
            "AND             t2, t2, t3",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BEQ             s7, zero, 0xffffff88(-120)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repne cmpsq"
    },
    "f2ae": {
        "instruction_count": 38,
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             s10, zero, 0x7c(124)",
            "LBU             t3, a0, 0x0(0)",
            "SUB             t4, ra, t3",
            "SLTU            s5, ra, t3",
            "ANDI            t5, t4, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, t4, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, ra, 0xffffffff(-1)",
            "OR              s9, t5, t3",
            "AND             s9, s9, t4",
            "AND             t5, t5, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, t1",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BEQ             s7, zero, 0xffffff90(-112)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repne scasb"
    },
    "f266af": {
        "instruction_count": 38,
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xfffffffe(-2)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           t1, zero, 0x2(2)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             s10, zero, 0x7c(124)",
            "LHU             t3, a0, 0x0(0)",
            "SUB             t4, ra, t3",
            "SLTU            s5, ra, t3",
            "ANDI            t5, t4, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ZEXT.H          s7, t4",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, ra, 0xffffffff(-1)",
            "OR              s9, t5, t3",
            "AND             s9, s9, t4",
            "AND             t5, t5, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, t1",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BEQ             s7, zero, 0xffffff90(-112)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repne scasw"
    },
    "f2af": {
        "instruction_count": 38,
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "LBU             t2, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xfffffffc(-4)",
            "BNE             zero, t2, 0x8(8)",
            "ADDIW           t1, zero, 0x4(4)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x258(600)",
            "BEQ             s10, zero, 0x7c(124)",
            "LWU             t3, a0, 0x0(0)",
            "SUB             t4, ra, t3",
            "SLTU            s5, ra, t3",
            "ANDI            t5, t4, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADD.UW          s7, t4, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, ra, 0xffffffff(-1)",
            "OR              s9, t5, t3",
            "AND             s9, s9, t4",
            "AND             t5, t5, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, t1",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BEQ             s7, zero, 0xffffff90(-112)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repne scasd"
    },
    "f248af": {
        "instruction_count": 37,
        "expected_asm": [
            "LBU             t4, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t4, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x258(600)",
            "BEQ             s10, zero, 0x7c(124)",
            "LD              t1, a0, 0x0(0)",
            "SUB             t3, t0, t1",
            "SLTU            s5, t0, t1",
            "ANDI            t2, t3, 0xff(255)",
            "CPOPW           t2, t2",
            "ANDI            t2, t2, 0x1(1)",
            "XORI            t2, t2, 0x1(1)",
            "SB              t2, s11, 0x1c9(457)",
            "ANDI            t2, t1, 0xf(15)",
            "ANDI            t5, t0, 0xf(15)",
            "SLTU            t2, t5, t2",
            "SB              t2, s11, 0x1ca(458)",
            "ADDI            s7, t3, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t3, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t2, t0, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, t3",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADDI            s10, s10, 0xffffffff(-1)",
            "BEQ             s10, zero, 0xc(12)",
            "BEQ             s7, zero, 0xffffff90(-112)",
            "SB              zero, s11, 0x258(600)"
        ],
        "disassembly": "repne scasq"
    },
    "86c3": {
        "instruction_count": 9,
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ANDI            t3, s0, 0xff(255)",
            "ADDI            ra, t1, 0x0(0)",
            "ANDI            t4, t3, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            s0, s0, 0xffffff00(-256)",
            "OR              s0, s0, t4"
        ],
        "disassembly": "xchg bl, al"
    },
    "86c7": {
        "instruction_count": 12,
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "SRLI            t3, s0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ADDI            ra, t1, 0x0(0)",
            "ANDI            t4, t3, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            s0, s0, 0x8(8)",
            "ANDI            s0, s0, 0xffffff00(-256)",
            "OR              s0, s0, t4",
            "RORI            s0, s0, 0x38(56)"
        ],
        "disassembly": "xchg bh, al"
    },
    "86e3": {
        "instruction_count": 12,
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, s0, 0xff(255)",
            "ADDI            ra, t1, 0x0(0)",
            "ANDI            t4, t3, 0xff(255)",
            "RORI            t0, t0, 0x8(8)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4",
            "RORI            t0, t0, 0x38(56)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            s0, s0, 0xffffff00(-256)",
            "OR              s0, s0, t4"
        ],
        "disassembly": "xchg bl, ah"
    },
    "86e7": {
        "instruction_count": 15,
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            t3, s0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ADDI            ra, t1, 0x0(0)",
            "ANDI            t4, t3, 0xff(255)",
            "RORI            t0, t0, 0x8(8)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4",
            "RORI            t0, t0, 0x38(56)",
            "ANDI            t4, ra, 0xff(255)",
            "RORI            s0, s0, 0x8(8)",
            "ANDI            s0, s0, 0xffffff00(-256)",
            "OR              s0, s0, t4",
            "RORI            s0, s0, 0x38(56)"
        ],
        "disassembly": "xchg bh, ah"
    },
    "6693": {
        "instruction_count": 11,
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ZEXT.H          t3, s0",
            "ADDI            ra, t1, 0x0(0)",
            "ZEXT.H          t4, t3",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4",
            "ZEXT.H          t4, ra",
            "SRLI            s0, s0, 0x10(16)",
            "SLLI            s0, s0, 0x10(16)",
            "OR              s0, s0, t4"
        ],
        "disassembly": "xchg bx, ax"
    },
    "93": {
        "instruction_count": 5,
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ADD.UW          t3, s0, zero",
            "ADDI            ra, t1, 0x0(0)",
            "ADD.UW          t0, t3, zero",
            "ADD.UW          s0, ra, zero"
        ],
        "disassembly": "xchg ebx, eax"
    },
    "4893": {
        "instruction_count": 3,
        "expected_asm": [
            "ADDI            ra, t0, 0x0(0)",
            "ADDI            t0, s0, 0x0(0)",
            "ADDI            s0, ra, 0x0(0)"
        ],
        "disassembly": "xchg rbx, rax"
    },
    "861f": {
        "instruction_count": 18,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "ANDI            t1, s0, 0xff(255)",
            "ANDI            t2, ra, 0xfffffffc(-4)",
            "SLLI            ra, ra, 0x3(3)",
            "ADDIW           t5, zero, 0xff(255)",
            "SLLW            t6, t5, ra",
            "SLLW            t1, t1, ra",
            "LR.W            t4, t2, aq, rl",
            "ADDI            t3, t1, 0x0(0)",
            "XOR             t3, t3, t4",
            "AND             t3, t3, t6",
            "XOR             t3, t3, t4",
            "SC.W            t3, t2, t3, aq, rl",
            "BNE             zero, t3, 0xffffffe8(-24)",
            "SRLW            t4, t4, ra",
            "ANDI            t2, t4, 0xff(255)",
            "ANDI            s0, s0, 0xffffff00(-256)",
            "OR              s0, s0, t2"
        ],
        "disassembly": "xchg [rdi], bl"
    },
    "863f": {
        "instruction_count": 21,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t2, ra, 0xfffffffc(-4)",
            "SLLI            ra, ra, 0x3(3)",
            "ADDIW           t5, zero, 0xff(255)",
            "SLLW            t6, t5, ra",
            "SLLW            t1, t1, ra",
            "LR.W            t4, t2, aq, rl",
            "ADDI            t3, t1, 0x0(0)",
            "XOR             t3, t3, t4",
            "AND             t3, t3, t6",
            "XOR             t3, t3, t4",
            "SC.W            t3, t2, t3, aq, rl",
            "BNE             zero, t3, 0xffffffe8(-24)",
            "SRLW            t4, t4, ra",
            "ANDI            t2, t4, 0xff(255)",
            "RORI            s0, s0, 0x8(8)",
            "ANDI            s0, s0, 0xffffff00(-256)",
            "OR              s0, s0, t2",
            "RORI            s0, s0, 0x38(56)"
        ],
        "disassembly": "xchg [rdi], bh"
    },
    "66871f": {
        "instruction_count": 27,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "ZEXT.H          t1, s0",
            "ANDI            t5, ra, 0x3(3)",
            "ADDI            t5, t5, 0xfffffffd(-3)",
            "BNE             zero, t5, 0x14(20)",
            "LHU             t3, ra, 0x0(0)",
            "SH              t1, ra, 0x0(0)",
            "ADDI            t4, t3, 0x0(0)",
            "JAL             zero, 0x3c(60)",
            "ANDI            t2, ra, 0xfffffffc(-4)",
            "SLLI            ra, ra, 0x3(3)",
            "LUI             t5, 0x10(16)",
            "ADDIW           t5, t5, 0xffffffff(-1)",
            "SLLW            t6, t5, ra",
            "SLLW            t1, t1, ra",
            "LR.W            t4, t2, aq, rl",
            "ADDI            t3, t1, 0x0(0)",
            "XOR             t3, t3, t4",
            "AND             t3, t3, t6",
            "XOR             t3, t3, t4",
            "SC.W            t3, t2, t3, aq, rl",
            "BNE             zero, t3, 0xffffffe8(-24)",
            "SRLW            t4, t4, ra",
            "ZEXT.H          t2, t4",
            "SRLI            s0, s0, 0x10(16)",
            "SLLI            s0, s0, 0x10(16)",
            "OR              s0, s0, t2"
        ],
        "disassembly": "xchg [rdi], bx"
    },
    "871f": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "ADD.UW          t1, s0, zero",
            "ADDI            t3, t1, 0x0(0)",
            "AMOSWAP.W       t4, ra, t3, aq, rl",
            "ADD.UW          s0, t4, zero"
        ],
        "disassembly": "xchg [rdi], ebx"
    },
    "48871f": {
        "instruction_count": 4,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "ADDI            t1, s0, 0x0(0)",
            "AMOSWAP.D       t3, ra, t1, aq, rl",
            "ADDI            s0, t3, 0x0(0)"
        ],
        "disassembly": "xchg [rdi], rbx"
    },
    "660fb6c3": {
        "instruction_count": 4,
        "expected_asm": [
            "ANDI            ra, s0, 0xff(255)",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, ra"
        ],
        "disassembly": "movzx ax, bl"
    },
    "660fb6c7": {
        "instruction_count": 5,
        "expected_asm": [
            "SRLI            ra, s0, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, ra"
        ],
        "disassembly": "movzx ax, bh"
    },
    "0fb6c3": {
        "instruction_count": 1,
        "expected_asm": [
            "ANDI            t0, s0, 0xff(255)"
        ],
        "disassembly": "movzx eax, bl"
    },
    "0fb6c7": {
        "instruction_count": 2,
        "expected_asm": [
            "SRLI            t0, s0, 0x8(8)",
            "ANDI            t0, t0, 0xff(255)"
        ],
        "disassembly": "movzx eax, bh"
    },
    "0fb7c3": {
        "instruction_count": 1,
        "expected_asm": [
            "ZEXT.H          t0, s0"
        ],
        "disassembly": "movzx eax, bx"
    },
    "480fb6c3": {
        "instruction_count": 1,
        "expected_asm": [
            "ANDI            t0, s0, 0xff(255)"
        ],
        "disassembly": "movzx rax, bl"
    },
    "480fb7c3": {
        "instruction_count": 1,
        "expected_asm": [
            "ZEXT.H          t0, s0"
        ],
        "disassembly": "movzx rax, bx"
    },
    "660fb607": {
        "instruction_count": 4,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t1"
        ],
        "disassembly": "movzx ax, byte ptr [rdi]"
    },
    "0fb607": {
        "instruction_count": 1,
        "expected_asm": [
            "LBU             t0, a0, 0x0(0)"
        ],
        "disassembly": "movzx eax, byte ptr [rdi]"
    },
    "0fb707": {
        "instruction_count": 1,
        "expected_asm": [
            "LHU             t0, a0, 0x0(0)"
        ],
        "disassembly": "movzx eax, word ptr [rdi]"
    },
    "480fb607": {
        "instruction_count": 1,
        "expected_asm": [
            "LBU             t0, a0, 0x0(0)"
        ],
        "disassembly": "movzx rax, byte ptr [rdi]"
    },
    "480fb707": {
        "instruction_count": 1,
        "expected_asm": [
            "LHU             t0, a0, 0x0(0)"
        ],
        "disassembly": "movzx rax, word ptr [rdi]"
    },
    "660fbec3": {
        "instruction_count": 6,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SEXT.B          ra, t1",
            "ZEXT.H          t3, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t3"
        ],
        "disassembly": "movsx ax, bl"
    },
    "660fbec7": {
        "instruction_count": 7,
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SEXT.B          ra, t1",
            "ZEXT.H          t3, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t3"
        ],
        "disassembly": "movsx ax, bh"
    },
    "0fbec3": {
        "instruction_count": 3,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SEXT.B          ra, t1",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "movsx eax, bl"
    },
    "0fbec7": {
        "instruction_count": 4,
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SEXT.B          ra, t1",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "movsx eax, bh"
    },
    "0fbfc3": {
        "instruction_count": 3,
        "expected_asm": [
            "ZEXT.H          t1, s0",
            "SEXT.H          ra, t1",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "movsx eax, bx"
    },
    "480fbec3": {
        "instruction_count": 3,
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SEXT.B          ra, t1",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "movsx rax, bl"
    },
    "480fbfc3": {
        "instruction_count": 3,
        "expected_asm": [
            "ZEXT.H          t1, s0",
            "SEXT.H          ra, t1",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "movsx rax, bx"
    },
    "660fbe07": {
        "instruction_count": 6,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SEXT.B          ra, t1",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "disassembly": "movsx ax, byte ptr [rdi]"
    },
    "0fbe07": {
        "instruction_count": 3,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SEXT.B          ra, t1",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "movsx eax, byte ptr [rdi]"
    },
    "0fbf07": {
        "instruction_count": 3,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "SEXT.H          ra, t1",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "movsx eax, word ptr [rdi]"
    },
    "480fbe07": {
        "instruction_count": 3,
        "expected_asm": [
            "LBU             t1, a0, 0x0(0)",
            "SEXT.B          ra, t1",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "movsx rax, byte ptr [rdi]"
    },
    "480fbf07": {
        "instruction_count": 3,
        "expected_asm": [
            "LHU             t1, a0, 0x0(0)",
            "SEXT.H          ra, t1",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "movsx rax, word ptr [rdi]"
    }
}