Timing Analyzer report for ProcessadorPipeline
Thu Feb 13 22:29:29 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 29. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 32. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 34. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 43. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 44. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 46. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 48. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ProcessadorPipeline                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 3.83        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  96.5%      ;
;     Processor 3            ;  96.3%      ;
;     Processor 4            ;  89.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; SDC File List                                                   ;
+-----------------------------+--------+--------------------------+
; SDC File Path               ; Status ; Read at                  ;
+-----------------------------+--------+--------------------------+
; ProcessadorPipeline.out.sdc ; OK     ; Thu Feb 13 22:28:19 2025 ;
+-----------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK2_50           ; Base ; 85.000  ; 11.76 MHz ; 0.000 ; 42.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK2_50 }           ;
; CLOCK_50            ; Base ; 170.000 ; 5.88 MHz  ; 0.000 ; 85.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 5.96 MHz  ; 5.96 MHz        ; CLOCK_50            ;      ;
; 94.54 MHz ; 94.54 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 2.290  ; 0.000         ;
; altera_reserved_tck ; 44.711 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.403 ; 0.000         ;
; CLOCK_50            ; 0.428 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary        ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; altera_reserved_tck ; 96.702  ; 0.000         ;
; CLOCK_50            ; 150.806 ; 0.000         ;
+---------------------+---------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Removal Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 1.237  ; 0.000         ;
; CLOCK_50            ; 17.275 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK2_50           ; 42.134 ; 0.000              ;
; altera_reserved_tck ; 49.575 ; 0.000              ;
; CLOCK_50            ; 84.494 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                          ;
+-------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.290 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.098     ; 167.610    ;
; 2.329 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.094     ; 167.575    ;
; 2.516 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.083     ; 167.399    ;
; 2.555 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.079     ; 167.364    ;
; 2.684 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.091     ; 167.223    ;
; 2.723 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.087     ; 167.188    ;
; 2.727 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.104     ; 167.167    ;
; 2.766 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.100     ; 167.132    ;
; 2.902 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.083     ; 167.013    ;
; 2.941 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.079     ; 166.978    ;
; 2.961 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.083     ; 166.954    ;
; 3.000 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.079     ; 166.919    ;
; 3.022 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.087     ; 166.889    ;
; 3.061 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.083     ; 166.854    ;
; 3.077 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.098     ; 166.823    ;
; 3.084 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.092     ; 166.822    ;
; 3.107 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.092     ; 166.799    ;
; 3.123 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.088     ; 166.787    ;
; 3.146 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.088     ; 166.764    ;
; 3.261 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.091     ; 166.646    ;
; 3.300 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.087     ; 166.611    ;
; 3.303 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.083     ; 166.612    ;
; 3.375 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.093     ; 166.530    ;
; 3.414 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.089     ; 166.495    ;
; 3.454 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.091     ; 166.453    ;
; 3.471 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.091     ; 166.436    ;
; 3.493 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.087     ; 166.418    ;
; 3.514 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.104     ; 166.380    ;
; 3.689 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.083     ; 166.226    ;
; 3.707 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.087     ; 166.204    ;
; 3.716 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.095     ; 166.187    ;
; 3.746 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.083     ; 166.169    ;
; 3.748 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.083     ; 166.167    ;
; 3.755 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.091     ; 166.152    ;
; 3.778 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.102     ; 166.118    ;
; 3.809 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.087     ; 166.102    ;
; 3.817 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.098     ; 166.083    ;
; 3.871 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.092     ; 166.035    ;
; 3.894 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.092     ; 166.012    ;
; 3.934 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.101     ; 165.963    ;
; 3.973 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.097     ; 165.928    ;
; 4.048 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.091     ; 165.859    ;
; 4.082 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.087     ; 165.829    ;
; 4.121 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.083     ; 165.794    ;
; 4.162 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.093     ; 165.743    ;
; 4.165 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[15] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.098     ; 165.735    ;
; 4.204 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[15] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.094     ; 165.700    ;
; 4.205 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.086     ; 165.707    ;
; 4.235 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.079     ; 165.684    ;
; 4.241 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.091     ; 165.666    ;
; 4.242 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[28] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.102     ; 165.654    ;
; 4.281 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[28] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.098     ; 165.619    ;
; 4.330 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[11] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.083     ; 165.585    ;
; 4.369 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[11] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.079     ; 165.550    ;
; 4.383 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.119     ; 165.496    ;
; 4.413 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.112     ; 165.473    ;
; 4.436 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[6]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.095     ; 165.467    ;
; 4.475 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[6]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.091     ; 165.432    ;
; 4.477 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.091     ; 165.430    ;
; 4.494 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.087     ; 165.417    ;
; 4.503 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.095     ; 165.400    ;
; 4.516 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[4]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.095     ; 165.387    ;
; 4.555 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[4]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.091     ; 165.352    ;
; 4.565 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.102     ; 165.331    ;
; 4.597 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[2]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.095     ; 165.306    ;
; 4.597 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[1]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.086     ; 165.315    ;
; 4.599 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.079     ; 165.320    ;
; 4.629 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.072     ; 165.297    ;
; 4.642 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.092     ; 165.264    ;
; 4.672 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.085     ; 165.241    ;
; 4.700 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[18] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.096     ; 165.202    ;
; 4.703 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.076     ; 165.219    ;
; 4.721 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.101     ; 165.176    ;
; 4.725 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[17] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.101     ; 165.172    ;
; 4.739 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[18] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.092     ; 165.167    ;
; 4.764 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[17] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.097     ; 165.137    ;
; 4.769 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.119     ; 165.110    ;
; 4.775 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[1]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.119     ; 165.104    ;
; 4.799 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.112     ; 165.087    ;
; 4.809 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[10] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.098     ; 165.091    ;
; 4.823 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[2]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.080     ; 165.095    ;
; 4.828 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.119     ; 165.051    ;
; 4.848 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[10] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.094     ; 165.056    ;
; 4.858 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.112     ; 165.028    ;
; 4.869 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.087     ; 165.042    ;
; 4.871 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.084     ; 165.043    ;
; 4.873 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[9]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.080     ; 165.045    ;
; 4.889 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.123     ; 164.986    ;
; 4.912 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[9]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.076     ; 165.010    ;
; 4.914 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.097     ; 164.987    ;
; 4.919 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.116     ; 164.963    ;
; 4.926 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[2]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.095     ; 164.977    ;
; 4.952 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[15] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.098     ; 164.948    ;
; 4.991 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[2]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.088     ; 164.919    ;
; 4.991 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[1]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.079     ; 164.928    ;
; 4.999 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.080     ; 164.919    ;
; 5.022 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.080     ; 164.896    ;
; 5.029 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[28] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.102     ; 164.867    ;
; 5.029 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.073     ; 164.896    ;
; 5.034 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[2]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.101     ; 164.863    ;
+-------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 5.363      ;
; 45.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 5.060      ;
; 45.249 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 4.822      ;
; 45.328 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 4.749      ;
; 45.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 4.578      ;
; 45.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 4.513      ;
; 45.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 4.400      ;
; 45.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.064      ; 4.282      ;
; 45.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 4.157      ;
; 46.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 4.066      ;
; 46.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 4.057      ;
; 46.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 4.042      ;
; 46.117 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 3.959      ;
; 46.251 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 3.839      ;
; 46.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 3.634      ;
; 46.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 3.604      ;
; 46.483 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.063      ; 3.578      ;
; 46.705 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 3.372      ;
; 46.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 3.340      ;
; 46.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 3.328      ;
; 46.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 3.278      ;
; 46.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 3.168      ;
; 46.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.112      ;
; 46.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 3.077      ;
; 47.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 2.860      ;
; 47.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.673      ;
; 47.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.325      ;
; 48.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.064      ; 2.026      ;
; 48.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 1.902      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.726      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.726      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.726      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.726      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.726      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.726      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.726      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.726      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.726      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.726      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.726      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.726      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.726      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.726      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.661      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.661      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.661      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.661      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.661      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.661      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.661      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.661      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.661      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.661      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.506      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.347      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.347      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.347      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.347      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.347      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.347      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.347      ;
; 94.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.347      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.278      ;
; 94.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.263      ;
; 94.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.263      ;
; 94.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.263      ;
; 94.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.263      ;
; 94.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.263      ;
; 94.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.263      ;
; 94.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.263      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                     ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                           ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.421 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                     ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.022      ;
; 0.422 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.022      ;
; 0.423 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.023      ;
; 0.423 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.018      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.030      ;
; 0.430 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.030      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.033      ;
; 0.432 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.027      ;
; 0.433 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.033      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.434 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.035      ;
; 0.434 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.035      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.437 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                     ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.037      ;
; 0.437 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.037      ;
; 0.437 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.037      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.440 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.041      ;
; 0.440 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.040      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.706      ;
; 0.442 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                                                     ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.042      ;
; 0.443 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.043      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.445 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.046      ;
; 0.446 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.047      ;
; 0.446 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.047      ;
; 0.446 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.046      ;
; 0.446 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.047      ;
; 0.447 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.048      ;
; 0.447 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.047      ;
; 0.448 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.048      ;
; 0.448 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.048      ;
; 0.448 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.043      ;
; 0.450 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.051      ;
; 0.451 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.052      ;
; 0.451 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.051      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                           ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.376      ; 1.050      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.428 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[7]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; ID_STAGE:inst1|ID_EX_Register:inst5|outRd[0]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[6]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[5]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[9]         ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[11]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[12]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[4]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; ID_STAGE:inst1|ID_EX_Register:inst5|outRd[1]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[27]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[27]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[11]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[8]         ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[7]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[9]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[1]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[28]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[28]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; ID_STAGE:inst1|ID_EX_Register:inst5|outMemWrite                   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|MemWriteOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[19]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[19]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[2]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[13]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[15]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[29]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[29]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[20]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; ID_STAGE:inst1|ID_EX_Register:inst5|outMemRead                    ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|MemReadOut         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.699      ;
; 0.436 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[4]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.703      ;
; 0.439 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[2]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.705      ;
; 0.452 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[8]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[5]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[5]         ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.719      ;
; 0.469 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[27]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.735      ;
; 0.552 ; ID_STAGE:inst1|ID_EX_Register:inst5|outRd[4]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[14]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[14]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[2]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.821      ;
; 0.561 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[0]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.828      ;
; 0.562 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[3]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.829      ;
; 0.578 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[4]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.844      ;
; 0.590 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[3]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.858      ;
; 0.599 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[2]          ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.867      ;
; 0.599 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[0]          ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.866      ;
; 0.601 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[21]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[21]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[1]          ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.869      ;
; 0.603 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[26]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[26]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.870      ;
; 0.607 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[1]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.874      ;
; 0.609 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[0]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.876      ;
; 0.617 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[31]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.898      ;
; 0.627 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[30]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.908      ;
; 0.632 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outRegWrite              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.899      ;
; 0.635 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outMemWrite              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.902      ;
; 0.636 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[3]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outMemRead               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[4]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.904      ;
; 0.637 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[5]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.903      ;
; 0.640 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outBranch                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.907      ;
; 0.644 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.649 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.915      ;
; 0.653 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[0]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.920      ;
; 0.662 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[1]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.929      ;
; 0.706 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[6]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.972      ;
; 0.710 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[29]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.976      ;
; 0.747 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[27]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outRegWrite              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.014      ;
; 0.787 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[7]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.057      ;
; 0.798 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[24]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.066      ;
; 0.818 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[6]      ; IF_STAGE:inst|IF_ID_Register:inst|outPC[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.082      ;
; 0.836 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[2]      ; IF_STAGE:inst|IF_ID_Register:inst|outPC[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.100      ;
; 0.849 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[28]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.115      ;
; 0.857 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[7]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.125      ;
; 0.871 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[7]      ; IF_STAGE:inst|IF_ID_Register:inst|outPC[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.135      ;
; 0.871 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[30]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.137      ;
; 0.871 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[30]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.137      ;
; 0.876 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData1[24]~_Duplicate_2 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.144      ;
; 0.881 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[13]             ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.154      ;
; 0.902 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[6]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.172      ;
; 0.909 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[3]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.172      ;
; 0.911 ; ID_STAGE:inst1|ID_EX_Register:inst5|outRd[3]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.176      ;
; 0.914 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[5]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.183      ;
; 0.922 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[29]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outRegWrite              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.189      ;
; 0.926 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[30]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.193      ;
; 0.952 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[3]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.219      ;
; 0.966 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[0]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.233      ;
; 0.967 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[4]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.234      ;
; 0.971 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[0]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.238      ;
; 0.972 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[4]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.239      ;
; 0.975 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[28]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.993 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.995 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData1[6]~_Duplicate_2  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.263      ;
; 1.000 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[25]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[25]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 1.282      ;
; 1.005 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[6]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.275      ;
; 1.017 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[5]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.287      ;
; 1.032 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[28]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.298      ;
; 1.038 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[29]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.304      ;
; 1.038 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[23]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[23]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.322      ;
; 1.048 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15]             ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.307      ;
; 1.050 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[4]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.322      ;
; 1.055 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[2]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.325      ;
; 1.072 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[20]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outRd[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.333      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.215      ;
; 96.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.215      ;
; 96.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.215      ;
; 96.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.215      ;
; 96.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.215      ;
; 96.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.215      ;
; 96.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.215      ;
; 96.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.065      ;
; 96.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.065      ;
; 96.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.065      ;
; 96.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.065      ;
; 96.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.065      ;
; 96.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.065      ;
; 96.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.065      ;
; 97.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.618      ;
; 97.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.618      ;
; 97.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.618      ;
; 97.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.618      ;
; 97.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.618      ;
; 97.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.618      ;
; 97.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.618      ;
; 97.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.543      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.519      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.519      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.519      ;
; 97.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.484      ;
; 97.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.484      ;
; 97.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.484      ;
; 97.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.484      ;
; 97.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.484      ;
; 97.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.484      ;
; 97.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.484      ;
; 97.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.484      ;
; 97.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.450      ;
; 97.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.450      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.432      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.432      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.432      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.432      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.432      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.432      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.432      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.432      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.405      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.405      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.405      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.405      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.405      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.405      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.405      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.405      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.335      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.335      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.335      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.335      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.335      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.335      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.273      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.273      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.273      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.273      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.273      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.273      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.273      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.239      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.145      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.145      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.145      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.145      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.145      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.145      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.058      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.058      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.058      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.058      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.058      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.058      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.058      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.058      ;
; 97.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.939      ;
; 97.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.939      ;
; 98.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.903      ;
; 98.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.903      ;
; 98.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.903      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                            ;
+---------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 150.806 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[2]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.947      ; 7.139      ;
; 150.806 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[6]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.947      ; 7.139      ;
; 150.806 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[6]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.947      ; 7.139      ;
; 150.806 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[10] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.947      ; 7.139      ;
; 150.806 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[3]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.947      ; 7.139      ;
; 150.806 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[3]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.947      ; 7.139      ;
; 150.806 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[2]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.947      ; 7.139      ;
; 150.806 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[7]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.947      ; 7.139      ;
; 150.806 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[7]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.947      ; 7.139      ;
; 150.914 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.960      ; 7.044      ;
; 150.914 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[29]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.960      ; 7.044      ;
; 150.914 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[28] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.960      ; 7.044      ;
; 150.914 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[28]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.960      ; 7.044      ;
; 150.937 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[20]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.951      ; 7.012      ;
; 150.937 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.951      ; 7.012      ;
; 150.937 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[21]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.951      ; 7.012      ;
; 150.937 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.951      ; 7.012      ;
; 150.937 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.951      ; 7.012      ;
; 151.004 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[1]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.960      ; 6.954      ;
; 151.004 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[23]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.960      ; 6.954      ;
; 151.004 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[19]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.960      ; 6.954      ;
; 151.004 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.960      ; 6.954      ;
; 151.004 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[25]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.960      ; 6.954      ;
; 151.004 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[18]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.960      ; 6.954      ;
; 151.004 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.960      ; 6.954      ;
; 151.004 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[5]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.960      ; 6.954      ;
; 151.004 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[1]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.960      ; 6.954      ;
; 151.040 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[3]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.973      ; 6.931      ;
; 151.040 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outRegWrite      ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.973      ; 6.931      ;
; 151.040 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[4]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.973      ; 6.931      ;
; 151.040 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[2]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.973      ; 6.931      ;
; 151.227 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.972      ; 6.743      ;
; 151.327 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[9]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.958      ; 6.629      ;
; 151.327 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[8]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.958      ; 6.629      ;
; 151.327 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[8]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.958      ; 6.629      ;
; 151.327 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[9]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.958      ; 6.629      ;
; 151.369 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[31]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.961      ; 6.590      ;
; 151.369 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[18] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.961      ; 6.590      ;
; 151.369 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.961      ; 6.590      ;
; 151.369 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.961      ; 6.590      ;
; 151.369 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[4]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.961      ; 6.590      ;
; 151.369 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.961      ; 6.590      ;
; 151.393 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[0]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.955      ; 6.560      ;
; 151.458 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[0]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.964      ; 6.504      ;
; 151.472 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[4]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.953      ; 6.479      ;
; 151.534 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[11]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.955      ; 6.419      ;
; 151.534 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[13]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.955      ; 6.419      ;
; 151.534 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.955      ; 6.419      ;
; 151.534 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[14]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.955      ; 6.419      ;
; 151.534 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.955      ; 6.419      ;
; 151.534 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.955      ; 6.419      ;
; 151.534 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[12]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.955      ; 6.419      ;
; 151.534 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[11] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.955      ; 6.419      ;
; 151.553 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[30]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.957      ; 6.402      ;
; 151.553 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[10]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.957      ; 6.402      ;
; 151.576 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[16]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.958      ; 6.380      ;
; 151.611 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[1]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.963      ; 6.350      ;
; 151.620 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[26]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.971      ; 6.349      ;
; 151.620 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[24]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.971      ; 6.349      ;
; 151.620 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[27]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.971      ; 6.349      ;
; 151.620 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.971      ; 6.349      ;
; 151.620 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.971      ; 6.349      ;
; 151.635 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outMemToReg      ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.954      ; 6.317      ;
; 151.673 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[5]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.967      ; 6.292      ;
; 151.713 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[17]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.965      ; 6.250      ;
; 151.713 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[22]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.965      ; 6.250      ;
; 151.713 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[15]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.965      ; 6.250      ;
; 151.713 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[15] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.965      ; 6.250      ;
; 151.713 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.965      ; 6.250      ;
; 151.713 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[17] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.965      ; 6.250      ;
; 151.713 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[0]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.965      ; 6.250      ;
+---------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.501      ;
; 1.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.501      ;
; 1.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.501      ;
; 1.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.501      ;
; 1.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.501      ;
; 1.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.501      ;
; 1.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.501      ;
; 1.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.501      ;
; 1.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.501      ;
; 1.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.501      ;
; 1.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.501      ;
; 1.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.501      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.664      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.664      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.664      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.664      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.664      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.664      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.664      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.664      ;
; 1.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.759      ;
; 1.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.759      ;
; 1.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.759      ;
; 1.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.759      ;
; 1.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.788      ;
; 1.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.788      ;
; 1.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.943      ;
; 1.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.943      ;
; 1.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.943      ;
; 1.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.943      ;
; 1.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.943      ;
; 1.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.943      ;
; 1.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.943      ;
; 1.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.943      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.016      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.016      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.016      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.016      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.016      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.016      ;
; 1.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.085      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.091      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.122      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.122      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.122      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.122      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.122      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.122      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.122      ;
; 1.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.227      ;
; 1.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.227      ;
; 1.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.227      ;
; 1.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.227      ;
; 1.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.227      ;
; 1.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.227      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.285      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.285      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.285      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.285      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.285      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.285      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.285      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.285      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.297      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.297      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.297      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.297      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.297      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.297      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.297      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.297      ;
; 2.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.317      ;
; 2.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.317      ;
; 2.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.349      ;
; 2.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.349      ;
; 2.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.349      ;
; 2.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.349      ;
; 2.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.349      ;
; 2.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.349      ;
; 2.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.349      ;
; 2.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.349      ;
; 2.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.361      ;
; 2.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.361      ;
; 2.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.361      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.377      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                            ;
+--------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.275 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[17]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.077      ; 5.538      ;
; 17.275 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[22]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.077      ; 5.538      ;
; 17.275 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.077      ; 5.538      ;
; 17.275 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.077      ; 5.538      ;
; 17.275 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.077      ; 5.538      ;
; 17.275 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.077      ; 5.538      ;
; 17.275 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.077      ; 5.538      ;
; 17.320 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.080      ; 5.586      ;
; 17.353 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outMemToReg      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.067      ; 5.606      ;
; 17.359 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[26]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.084      ; 5.629      ;
; 17.359 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[24]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.084      ; 5.629      ;
; 17.359 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.084      ; 5.629      ;
; 17.359 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.084      ; 5.629      ;
; 17.359 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.084      ; 5.629      ;
; 17.367 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.076      ; 5.629      ;
; 17.389 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[16]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.070      ; 5.645      ;
; 17.405 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.070      ; 5.661      ;
; 17.405 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.070      ; 5.661      ;
; 17.428 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.068      ; 5.682      ;
; 17.428 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.068      ; 5.682      ;
; 17.428 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.068      ; 5.682      ;
; 17.428 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.068      ; 5.682      ;
; 17.428 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.068      ; 5.682      ;
; 17.428 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.068      ; 5.682      ;
; 17.428 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.068      ; 5.682      ;
; 17.428 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.068      ; 5.682      ;
; 17.469 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.066      ; 5.721      ;
; 17.477 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.077      ; 5.740      ;
; 17.572 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[31]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 5.831      ;
; 17.572 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 5.831      ;
; 17.572 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 5.831      ;
; 17.572 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 5.831      ;
; 17.572 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 5.831      ;
; 17.572 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 5.831      ;
; 17.591 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.067      ; 5.844      ;
; 17.646 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.071      ; 5.903      ;
; 17.646 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.071      ; 5.903      ;
; 17.646 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.071      ; 5.903      ;
; 17.646 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.071      ; 5.903      ;
; 17.742 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.085      ; 6.013      ;
; 17.865 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.087      ; 6.138      ;
; 17.865 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outRegWrite      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.087      ; 6.138      ;
; 17.865 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.087      ; 6.138      ;
; 17.865 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.087      ; 6.138      ;
; 17.970 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 6.229      ;
; 17.970 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[23]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 6.229      ;
; 17.970 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[19]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 6.229      ;
; 17.970 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 6.229      ;
; 17.970 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[25]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 6.229      ;
; 17.970 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[18]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 6.229      ;
; 17.970 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 6.229      ;
; 17.970 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 6.229      ;
; 17.970 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.073      ; 6.229      ;
; 17.986 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[20]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.063      ; 6.235      ;
; 17.986 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.063      ; 6.235      ;
; 17.986 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[21]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.063      ; 6.235      ;
; 17.986 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.063      ; 6.235      ;
; 17.986 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.063      ; 6.235      ;
; 18.003 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.072      ; 6.261      ;
; 18.003 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[29]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.072      ; 6.261      ;
; 18.003 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.072      ; 6.261      ;
; 18.003 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[28]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.072      ; 6.261      ;
; 18.086 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.059      ; 6.331      ;
; 18.086 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.059      ; 6.331      ;
; 18.086 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.059      ; 6.331      ;
; 18.086 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.059      ; 6.331      ;
; 18.086 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.059      ; 6.331      ;
; 18.086 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.059      ; 6.331      ;
; 18.086 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.059      ; 6.331      ;
; 18.086 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.059      ; 6.331      ;
; 18.086 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.059      ; 6.331      ;
+--------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 5 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 344.065 ns




+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 6.57 MHz   ; 6.57 MHz        ; CLOCK_50            ;      ;
; 104.19 MHz ; 104.19 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 17.867 ; 0.000         ;
; altera_reserved_tck ; 45.201 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.354 ; 0.000         ;
; CLOCK_50            ; 0.395 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary         ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; altera_reserved_tck ; 96.987  ; 0.000         ;
; CLOCK_50            ; 151.371 ; 0.000         ;
+---------------------+---------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Removal Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 1.143  ; 0.000         ;
; CLOCK_50            ; 17.017 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK2_50           ; 42.153 ; 0.000             ;
; altera_reserved_tck ; 49.501 ; 0.000             ;
; CLOCK_50            ; 84.532 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                            ;
+--------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.867 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.088     ; 152.044    ;
; 17.930 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.084     ; 151.985    ;
; 17.965 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.075     ; 151.959    ;
; 18.028 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.071     ; 151.900    ;
; 18.209 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.081     ; 151.709    ;
; 18.272 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.077     ; 151.650    ;
; 18.404 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.075     ; 151.520    ;
; 18.411 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.075     ; 151.513    ;
; 18.421 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.092     ; 151.486    ;
; 18.467 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.071     ; 151.461    ;
; 18.474 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.071     ; 151.454    ;
; 18.484 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.088     ; 151.427    ;
; 18.516 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.079     ; 151.404    ;
; 18.569 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.082     ; 151.348    ;
; 18.579 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.075     ; 151.345    ;
; 18.594 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.082     ; 151.323    ;
; 18.632 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.078     ; 151.289    ;
; 18.657 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.078     ; 151.264    ;
; 18.696 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.088     ; 151.215    ;
; 18.753 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.081     ; 151.165    ;
; 18.794 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.075     ; 151.130    ;
; 18.816 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.077     ; 151.106    ;
; 18.840 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.082     ; 151.077    ;
; 18.903 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.078     ; 151.018    ;
; 18.919 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.081     ; 150.999    ;
; 18.982 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.077     ; 150.940    ;
; 19.038 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.081     ; 150.880    ;
; 19.164 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.084     ; 150.751    ;
; 19.195 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.079     ; 150.725    ;
; 19.227 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.080     ; 150.692    ;
; 19.233 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.075     ; 150.691    ;
; 19.240 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.075     ; 150.684    ;
; 19.249 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.092     ; 150.658    ;
; 19.250 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.092     ; 150.657    ;
; 19.258 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.075     ; 150.666    ;
; 19.312 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.088     ; 150.599    ;
; 19.345 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.079     ; 150.575    ;
; 19.394 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.091     ; 150.514    ;
; 19.398 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.082     ; 150.519    ;
; 19.423 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.082     ; 150.494    ;
; 19.457 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.087     ; 150.455    ;
; 19.483 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.079     ; 150.437    ;
; 19.546 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.075     ; 150.378    ;
; 19.582 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.081     ; 150.336    ;
; 19.604 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[15] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.087     ; 150.308    ;
; 19.667 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[15] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.083     ; 150.249    ;
; 19.669 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.082     ; 150.248    ;
; 19.681 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[11] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.075     ; 150.243    ;
; 19.684 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.071     ; 150.244    ;
; 19.694 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[28] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.092     ; 150.213    ;
; 19.697 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.077     ; 150.225    ;
; 19.740 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.100     ; 150.159    ;
; 19.744 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[11] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.071     ; 150.184    ;
; 19.748 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.081     ; 150.170    ;
; 19.753 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.106     ; 150.140    ;
; 19.757 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[28] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.088     ; 150.154    ;
; 19.771 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[6]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.084     ; 150.144    ;
; 19.834 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[6]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.080     ; 150.085    ;
; 19.881 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[4]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.084     ; 150.034    ;
; 19.944 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[4]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.080     ; 149.975    ;
; 19.961 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.080     ; 149.958    ;
; 19.993 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.084     ; 149.922    ;
; 20.024 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.079     ; 149.896    ;
; 20.026 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.064     ; 149.909    ;
; 20.039 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.070     ; 149.890    ;
; 20.059 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.067     ; 149.873    ;
; 20.069 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[1]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.077     ; 149.853    ;
; 20.070 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[2]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.085     ; 149.844    ;
; 20.078 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.092     ; 149.829    ;
; 20.105 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[18] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.085     ; 149.809    ;
; 20.122 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[17] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.091     ; 149.786    ;
; 20.125 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[1]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.106     ; 149.768    ;
; 20.168 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[2]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.072     ; 149.759    ;
; 20.168 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[18] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.081     ; 149.750    ;
; 20.179 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.100     ; 149.720    ;
; 20.185 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[17] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.087     ; 149.727    ;
; 20.186 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.100     ; 149.713    ;
; 20.192 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.106     ; 149.701    ;
; 20.198 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[9]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.072     ; 149.729    ;
; 20.199 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.106     ; 149.694    ;
; 20.219 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[10] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.087     ; 149.693    ;
; 20.223 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.091     ; 149.685    ;
; 20.238 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.075     ; 149.686    ;
; 20.251 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.081     ; 149.667    ;
; 20.261 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[9]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.068     ; 149.670    ;
; 20.282 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[10] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.083     ; 149.634    ;
; 20.291 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.104     ; 149.604    ;
; 20.303 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.073     ; 149.623    ;
; 20.304 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.110     ; 149.585    ;
; 20.312 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.079     ; 149.608    ;
; 20.363 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[2]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.085     ; 149.551    ;
; 20.386 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.065     ; 149.548    ;
; 20.399 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.071     ; 149.529    ;
; 20.411 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.065     ; 149.523    ;
; 20.411 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[1]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.070     ; 149.518    ;
; 20.412 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[2]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.078     ; 149.509    ;
; 20.424 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.071     ; 149.504    ;
; 20.433 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[15] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.087     ; 149.479    ;
; 20.461 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[2]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.072     ; 149.466    ;
; 20.498 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.067     ; 149.434    ;
+--------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 4.941      ;
; 45.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 4.670      ;
; 45.621 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 4.518      ;
; 45.727 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 4.418      ;
; 45.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 4.196      ;
; 45.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 4.177      ;
; 46.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 4.038      ;
; 46.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 3.860      ;
; 46.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 3.862      ;
; 46.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 3.756      ;
; 46.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 3.733      ;
; 46.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.668      ;
; 46.492 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 3.652      ;
; 46.619 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.541      ;
; 46.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 3.279      ;
; 46.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 3.247      ;
; 46.925 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 3.204      ;
; 46.996 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 3.150      ;
; 47.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.033      ;
; 47.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 3.015      ;
; 47.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.957      ;
; 47.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.844      ;
; 47.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.842      ;
; 47.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.792      ;
; 47.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.568      ;
; 47.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.453      ;
; 48.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.096      ;
; 48.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 1.814      ;
; 48.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 1.701      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.231      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.231      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.231      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.231      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.231      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.231      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.231      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.231      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.231      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.231      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.231      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.231      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.231      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.231      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.168      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.168      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.168      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.168      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.168      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.168      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.168      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.168      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.168      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.168      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.111      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.909      ;
; 95.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.885      ;
; 95.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.885      ;
; 95.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.885      ;
; 95.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.885      ;
; 95.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.885      ;
; 95.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.885      ;
; 95.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.885      ;
; 95.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.885      ;
; 95.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.834      ;
; 95.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.834      ;
; 95.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.834      ;
; 95.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.834      ;
; 95.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.834      ;
; 95.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.834      ;
; 95.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.834      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                     ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                           ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.636      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                           ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.650      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.652      ;
; 0.415 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.951      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.658      ;
; 0.417 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                     ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.953      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.949      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.955      ;
; 0.423 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.958      ;
; 0.424 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.959      ;
; 0.425 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.428 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.963      ;
; 0.431 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.333      ; 0.965      ;
; 0.431 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.966      ;
; 0.432 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.967      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.675      ;
; 0.434 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.333      ; 0.968      ;
; 0.434 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.969      ;
; 0.434 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.964      ;
; 0.435 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.970      ;
; 0.436 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                     ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.333      ; 0.970      ;
; 0.436 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.971      ;
; 0.437 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.972      ;
; 0.438 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                                                     ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.333      ; 0.972      ;
; 0.438 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.973      ;
; 0.438 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.973      ;
; 0.438 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.973      ;
; 0.439 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.974      ;
; 0.444 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.979      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.395 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[27]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[27]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[7]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[4]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; ID_STAGE:inst1|ID_EX_Register:inst5|outRd[0]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[28]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[28]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[6]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[5]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[9]         ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[11]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[12]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; ID_STAGE:inst1|ID_EX_Register:inst5|outRd[1]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[11]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[8]         ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[7]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[9]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[1]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[29]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[29]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; ID_STAGE:inst1|ID_EX_Register:inst5|outMemWrite                   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|MemWriteOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[2]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[13]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[15]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[19]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[19]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[20]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; ID_STAGE:inst1|ID_EX_Register:inst5|outMemRead                    ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|MemReadOut         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.404 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[4]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[2]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.648      ;
; 0.417 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[5]         ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[8]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[5]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.660      ;
; 0.432 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[27]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.675      ;
; 0.506 ; ID_STAGE:inst1|ID_EX_Register:inst5|outRd[4]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.750      ;
; 0.507 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[14]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[14]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[2]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.751      ;
; 0.516 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[3]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.758      ;
; 0.516 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[0]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.758      ;
; 0.530 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[4]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.773      ;
; 0.545 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[3]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.789      ;
; 0.547 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[0]          ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.790      ;
; 0.548 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[2]          ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.791      ;
; 0.550 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[26]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[26]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.794      ;
; 0.550 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[21]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[21]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[1]          ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.794      ;
; 0.557 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[1]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.800      ;
; 0.558 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[0]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.802      ;
; 0.578 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[31]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 0.834      ;
; 0.581 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[3]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[5]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outRegWrite              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.825      ;
; 0.584 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[4]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outMemWrite              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[30]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 0.842      ;
; 0.586 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outMemRead               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.597 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outBranch                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.840      ;
; 0.600 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[0]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.602 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.608 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.851      ;
; 0.610 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[1]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.852      ;
; 0.644 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[6]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.887      ;
; 0.655 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[29]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.898      ;
; 0.689 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[27]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outRegWrite              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.933      ;
; 0.713 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[7]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.959      ;
; 0.737 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[6]      ; IF_STAGE:inst|IF_ID_Register:inst|outPC[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.977      ;
; 0.745 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[24]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.990      ;
; 0.751 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[2]      ; IF_STAGE:inst|IF_ID_Register:inst|outPC[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.991      ;
; 0.778 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[7]      ; IF_STAGE:inst|IF_ID_Register:inst|outPC[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.018      ;
; 0.792 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[28]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.035      ;
; 0.796 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[7]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.039      ;
; 0.797 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData1[24]~_Duplicate_2 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.041      ;
; 0.806 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[13]             ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.057      ;
; 0.808 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[30]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.051      ;
; 0.809 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[30]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.052      ;
; 0.823 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[6]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.069      ;
; 0.827 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[3]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.067      ;
; 0.830 ; ID_STAGE:inst1|ID_EX_Register:inst5|outRd[3]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.071      ;
; 0.831 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[5]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.077      ;
; 0.854 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[29]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outRegWrite              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.098      ;
; 0.861 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[30]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.105      ;
; 0.866 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[3]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.109      ;
; 0.873 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[0]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.116      ;
; 0.874 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[4]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.884 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[0]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.127      ;
; 0.885 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[4]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.900 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[28]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.144      ;
; 0.912 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.154      ;
; 0.921 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[23]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[23]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.178      ;
; 0.928 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[4]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.177      ;
; 0.928 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[6]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.174      ;
; 0.930 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[25]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[25]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.185      ;
; 0.931 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData1[6]~_Duplicate_2  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.175      ;
; 0.932 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[5]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.178      ;
; 0.948 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[28]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.191      ;
; 0.955 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[2]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.201      ;
; 0.955 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[29]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.962 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[5]      ; IF_STAGE:inst|IF_ID_Register:inst|outPC[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.202      ;
; 0.965 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[3]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.208      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.940      ;
; 96.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.940      ;
; 96.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.940      ;
; 96.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.940      ;
; 96.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.940      ;
; 96.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.940      ;
; 96.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.940      ;
; 97.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.812      ;
; 97.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.812      ;
; 97.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.812      ;
; 97.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.812      ;
; 97.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.812      ;
; 97.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.812      ;
; 97.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.812      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.351      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.351      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.351      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.351      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.351      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.351      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.351      ;
; 97.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.339      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.271      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.271      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.271      ;
; 97.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.251      ;
; 97.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.251      ;
; 97.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.251      ;
; 97.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.251      ;
; 97.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.251      ;
; 97.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.251      ;
; 97.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.251      ;
; 97.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.251      ;
; 97.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.222      ;
; 97.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.222      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.202      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.202      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.202      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.202      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.202      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.202      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.202      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.202      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.189      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.189      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.189      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.189      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.189      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.189      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.189      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.189      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.136      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.136      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.136      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.136      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.136      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.136      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.044      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.044      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.044      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.044      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.044      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.044      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.044      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.024      ;
; 97.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.019      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.928      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.928      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.928      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.928      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.928      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.928      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.863      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.863      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.863      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.863      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.863      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.863      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.863      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.863      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.747      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.747      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.714      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.714      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.714      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                             ;
+---------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 151.371 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[2]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.677      ; 6.305      ;
; 151.371 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[6]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.677      ; 6.305      ;
; 151.371 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[6]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.677      ; 6.305      ;
; 151.371 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[10] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.677      ; 6.305      ;
; 151.371 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[3]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.677      ; 6.305      ;
; 151.371 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[3]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.677      ; 6.305      ;
; 151.371 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[2]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.677      ; 6.305      ;
; 151.371 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[7]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.677      ; 6.305      ;
; 151.371 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[7]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.677      ; 6.305      ;
; 151.465 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.689      ; 6.223      ;
; 151.465 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[29]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.689      ; 6.223      ;
; 151.465 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[28] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.689      ; 6.223      ;
; 151.465 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[28]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.689      ; 6.223      ;
; 151.488 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[20]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.681      ; 6.192      ;
; 151.488 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.681      ; 6.192      ;
; 151.488 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[21]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.681      ; 6.192      ;
; 151.488 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.681      ; 6.192      ;
; 151.488 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.681      ; 6.192      ;
; 151.542 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[1]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.690      ; 6.147      ;
; 151.542 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[23]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.690      ; 6.147      ;
; 151.542 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[19]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.690      ; 6.147      ;
; 151.542 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.690      ; 6.147      ;
; 151.542 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[25]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.690      ; 6.147      ;
; 151.542 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[18]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.690      ; 6.147      ;
; 151.542 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.690      ; 6.147      ;
; 151.542 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[5]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.690      ; 6.147      ;
; 151.542 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[1]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.690      ; 6.147      ;
; 151.571 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[3]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.701      ; 6.129      ;
; 151.571 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outRegWrite      ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.701      ; 6.129      ;
; 151.571 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[4]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.701      ; 6.129      ;
; 151.571 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[2]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.701      ; 6.129      ;
; 151.738 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.701      ; 5.962      ;
; 151.834 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[9]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.688      ; 5.853      ;
; 151.834 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[8]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.688      ; 5.853      ;
; 151.834 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[8]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.688      ; 5.853      ;
; 151.834 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[9]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.688      ; 5.853      ;
; 151.866 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[31]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.691      ; 5.824      ;
; 151.866 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[18] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.691      ; 5.824      ;
; 151.866 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.691      ; 5.824      ;
; 151.866 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.691      ; 5.824      ;
; 151.866 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[4]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.691      ; 5.824      ;
; 151.866 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.691      ; 5.824      ;
; 151.892 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[0]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.685      ; 5.792      ;
; 151.948 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[0]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.693      ; 5.744      ;
; 151.963 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[4]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.684      ; 5.720      ;
; 152.022 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[11]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.685      ; 5.662      ;
; 152.022 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[13]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.685      ; 5.662      ;
; 152.022 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.685      ; 5.662      ;
; 152.022 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[14]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.685      ; 5.662      ;
; 152.022 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.685      ; 5.662      ;
; 152.022 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.685      ; 5.662      ;
; 152.022 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[12]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.685      ; 5.662      ;
; 152.022 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[11] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.685      ; 5.662      ;
; 152.035 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[30]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.687      ; 5.651      ;
; 152.035 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[10]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.687      ; 5.651      ;
; 152.055 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[16]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.688      ; 5.632      ;
; 152.083 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[1]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.692      ; 5.608      ;
; 152.095 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[26]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.700      ; 5.604      ;
; 152.095 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[24]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.700      ; 5.604      ;
; 152.095 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[27]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.700      ; 5.604      ;
; 152.095 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.700      ; 5.604      ;
; 152.095 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.700      ; 5.604      ;
; 152.106 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outMemToReg      ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.685      ; 5.578      ;
; 152.142 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[5]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.697      ; 5.554      ;
; 152.181 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[17]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.693      ; 5.511      ;
; 152.181 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[22]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.693      ; 5.511      ;
; 152.181 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[15]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.693      ; 5.511      ;
; 152.181 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[15] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.693      ; 5.511      ;
; 152.181 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.693      ; 5.511      ;
; 152.181 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[17] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.693      ; 5.511      ;
; 152.181 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[0]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 2.693      ; 5.511      ;
+---------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.383      ;
; 1.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.383      ;
; 1.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.383      ;
; 1.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.383      ;
; 1.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.383      ;
; 1.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.383      ;
; 1.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.383      ;
; 1.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.383      ;
; 1.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.383      ;
; 1.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.383      ;
; 1.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.383      ;
; 1.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.383      ;
; 1.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.524      ;
; 1.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.524      ;
; 1.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.524      ;
; 1.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.524      ;
; 1.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.524      ;
; 1.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.524      ;
; 1.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.524      ;
; 1.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.524      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.615      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.615      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.615      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.615      ;
; 1.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.642      ;
; 1.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.642      ;
; 1.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.770      ;
; 1.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.770      ;
; 1.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.770      ;
; 1.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.770      ;
; 1.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.770      ;
; 1.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.770      ;
; 1.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.770      ;
; 1.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.770      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.848      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.848      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.848      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.848      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.848      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.848      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.921      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.927      ;
; 1.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.949      ;
; 1.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.949      ;
; 1.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.949      ;
; 1.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.949      ;
; 1.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.949      ;
; 1.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.949      ;
; 1.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.949      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.013      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.013      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.013      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.013      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.013      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.013      ;
; 1.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.078      ;
; 1.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.078      ;
; 1.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.078      ;
; 1.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.078      ;
; 1.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.078      ;
; 1.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.078      ;
; 1.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.078      ;
; 1.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.078      ;
; 1.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.100      ;
; 1.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.100      ;
; 1.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.100      ;
; 1.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.100      ;
; 1.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.100      ;
; 1.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.100      ;
; 1.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.100      ;
; 1.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.100      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.115      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.115      ;
; 1.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.141      ;
; 1.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.141      ;
; 1.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.141      ;
; 1.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.141      ;
; 1.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.141      ;
; 1.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.141      ;
; 1.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.141      ;
; 1.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.141      ;
; 1.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.149      ;
; 1.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.178      ;
; 1.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.178      ;
; 1.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.178      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                             ;
+--------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.017 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[17]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.794      ; 4.982      ;
; 17.017 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[22]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.794      ; 4.982      ;
; 17.017 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.794      ; 4.982      ;
; 17.017 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.794      ; 4.982      ;
; 17.017 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.794      ; 4.982      ;
; 17.017 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.794      ; 4.982      ;
; 17.017 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.794      ; 4.982      ;
; 17.057 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.797      ; 5.025      ;
; 17.089 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outMemToReg      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.785      ; 5.045      ;
; 17.091 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[26]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.801      ; 5.063      ;
; 17.091 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[24]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.801      ; 5.063      ;
; 17.091 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.801      ; 5.063      ;
; 17.091 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.801      ; 5.063      ;
; 17.091 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.801      ; 5.063      ;
; 17.104 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.792      ; 5.067      ;
; 17.120 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[16]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.788      ; 5.079      ;
; 17.135 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.787      ; 5.093      ;
; 17.135 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.787      ; 5.093      ;
; 17.155 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.785      ; 5.111      ;
; 17.155 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.785      ; 5.111      ;
; 17.155 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.785      ; 5.111      ;
; 17.155 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.785      ; 5.111      ;
; 17.155 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.785      ; 5.111      ;
; 17.155 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.785      ; 5.111      ;
; 17.155 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.785      ; 5.111      ;
; 17.155 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.785      ; 5.111      ;
; 17.191 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.784      ; 5.146      ;
; 17.201 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.793      ; 5.165      ;
; 17.284 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[31]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.791      ; 5.246      ;
; 17.284 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.791      ; 5.246      ;
; 17.284 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.791      ; 5.246      ;
; 17.284 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.791      ; 5.246      ;
; 17.284 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.791      ; 5.246      ;
; 17.284 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.791      ; 5.246      ;
; 17.312 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.785      ; 5.268      ;
; 17.357 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.788      ; 5.316      ;
; 17.357 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.788      ; 5.316      ;
; 17.357 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.788      ; 5.316      ;
; 17.357 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.788      ; 5.316      ;
; 17.448 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.802      ; 5.421      ;
; 17.564 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.802      ; 5.537      ;
; 17.564 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outRegWrite      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.802      ; 5.537      ;
; 17.564 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.802      ; 5.537      ;
; 17.564 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.802      ; 5.537      ;
; 17.658 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.790      ; 5.619      ;
; 17.658 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[23]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.790      ; 5.619      ;
; 17.658 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[19]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.790      ; 5.619      ;
; 17.658 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.790      ; 5.619      ;
; 17.658 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[25]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.790      ; 5.619      ;
; 17.658 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[18]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.790      ; 5.619      ;
; 17.658 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.790      ; 5.619      ;
; 17.658 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.790      ; 5.619      ;
; 17.658 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.790      ; 5.619      ;
; 17.683 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[20]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.780      ; 5.634      ;
; 17.683 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.780      ; 5.634      ;
; 17.683 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[21]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.780      ; 5.634      ;
; 17.683 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.780      ; 5.634      ;
; 17.683 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.780      ; 5.634      ;
; 17.698 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.789      ; 5.658      ;
; 17.698 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[29]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.789      ; 5.658      ;
; 17.698 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.789      ; 5.658      ;
; 17.698 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[28]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.789      ; 5.658      ;
; 17.769 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.776      ; 5.716      ;
; 17.769 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.776      ; 5.716      ;
; 17.769 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.776      ; 5.716      ;
; 17.769 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.776      ; 5.716      ;
; 17.769 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.776      ; 5.716      ;
; 17.769 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.776      ; 5.716      ;
; 17.769 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.776      ; 5.716      ;
; 17.769 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.776      ; 5.716      ;
; 17.769 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.776      ; 5.716      ;
+--------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 5 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 344.707 ns




+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.614 ; 0.000         ;
; CLOCK_50            ; 85.613 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.182 ; 0.000         ;
; CLOCK_50            ; 0.188 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary         ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; altera_reserved_tck ; 98.281  ; 0.000         ;
; CLOCK_50            ; 152.407 ; 0.000         ;
+---------------------+---------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Removal Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 0.577  ; 0.000         ;
; CLOCK_50            ; 16.098 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK2_50           ; 41.879 ; 0.000             ;
; altera_reserved_tck ; 49.456 ; 0.000             ;
; CLOCK_50            ; 84.412 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.643      ;
; 47.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.486      ;
; 47.814 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 2.438      ;
; 47.857 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 2.401      ;
; 48.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.263      ;
; 48.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.212      ;
; 48.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.219      ;
; 48.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.158      ;
; 48.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 2.080      ;
; 48.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.036      ;
; 48.290 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.970      ;
; 48.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.952      ;
; 48.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.940      ;
; 48.369 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.906      ;
; 48.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.827      ;
; 48.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.792      ;
; 48.471 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.778      ;
; 48.573 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.689      ;
; 48.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.620      ;
; 48.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.598      ;
; 48.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.608      ;
; 48.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.560      ;
; 48.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 1.555      ;
; 48.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.510      ;
; 48.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.372      ;
; 48.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.263      ;
; 49.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.127      ;
; 49.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.012      ;
; 49.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 0.974      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.841      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.841      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.841      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.841      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.841      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.841      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.841      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.841      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.841      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.841      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.841      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.841      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.841      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.841      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.792      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.795      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.795      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.795      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.795      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.795      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.795      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.795      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.795      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.795      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.795      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.714      ;
; 97.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.680      ;
; 97.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.680      ;
; 97.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.680      ;
; 97.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.680      ;
; 97.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.635      ;
; 97.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.635      ;
; 97.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.635      ;
; 97.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.635      ;
; 97.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.635      ;
; 97.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.635      ;
; 97.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.635      ;
; 97.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.635      ;
; 97.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.635      ;
; 97.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.635      ;
; 97.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.635      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                            ;
+--------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 85.613 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.056     ; 84.318     ;
; 85.667 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.052     ; 84.268     ;
; 85.766 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.042     ; 84.179     ;
; 85.820 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.038     ; 84.129     ;
; 85.863 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.047     ; 84.077     ;
; 85.917 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.043     ; 84.027     ;
; 85.949 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.042     ; 83.996     ;
; 85.975 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.049     ; 83.963     ;
; 86.003 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.038     ; 83.946     ;
; 86.021 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.042     ; 83.924     ;
; 86.029 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.045     ; 83.913     ;
; 86.063 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.048     ; 83.876     ;
; 86.073 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.054     ; 83.860     ;
; 86.075 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.038     ; 83.874     ;
; 86.103 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.048     ; 83.836     ;
; 86.117 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.044     ; 83.826     ;
; 86.127 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.050     ; 83.810     ;
; 86.157 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.044     ; 83.786     ;
; 86.165 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.047     ; 83.775     ;
; 86.219 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.043     ; 83.725     ;
; 86.247 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.047     ; 83.693     ;
; 86.268 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.049     ; 83.670     ;
; 86.301 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.043     ; 83.643     ;
; 86.322 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.045     ; 83.620     ;
; 86.340 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.056     ; 83.591     ;
; 86.368 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.049     ; 83.570     ;
; 86.422 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.045     ; 83.520     ;
; 86.445 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.059     ; 83.483     ;
; 86.450 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.051     ; 83.486     ;
; 86.493 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.042     ; 83.452     ;
; 86.499 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.055     ; 83.433     ;
; 86.504 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.047     ; 83.436     ;
; 86.574 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.049     ; 83.364     ;
; 86.588 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.057     ; 83.342     ;
; 86.590 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.047     ; 83.350     ;
; 86.628 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.045     ; 83.314     ;
; 86.642 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.053     ; 83.292     ;
; 86.660 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[15] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.054     ; 83.273     ;
; 86.676 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.042     ; 83.269     ;
; 86.686 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[28] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.059     ; 83.242     ;
; 86.702 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.049     ; 83.236     ;
; 86.714 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[15] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.050     ; 83.223     ;
; 86.715 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.047     ; 83.225     ;
; 86.726 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[11] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.042     ; 83.219     ;
; 86.734 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[6]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.051     ; 83.202     ;
; 86.740 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[28] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.055     ; 83.192     ;
; 86.748 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.042     ; 83.197     ;
; 86.780 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[11] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.038     ; 83.169     ;
; 86.788 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[6]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.047     ; 83.152     ;
; 86.790 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.048     ; 83.149     ;
; 86.800 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.054     ; 83.133     ;
; 86.819 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[4]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.051     ; 83.117     ;
; 86.830 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.048     ; 83.109     ;
; 86.838 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.063     ; 83.086     ;
; 86.855 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.050     ; 83.082     ;
; 86.873 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[4]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.047     ; 83.067     ;
; 86.892 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.047     ; 83.048     ;
; 86.930 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[17] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.057     ; 83.000     ;
; 86.965 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.038     ; 82.984     ;
; 86.966 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[18] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.051     ; 82.970     ;
; 86.974 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.047     ; 82.966     ;
; 86.978 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.066     ; 82.943     ;
; 86.984 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[17] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.053     ; 82.950     ;
; 86.995 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.049     ; 82.943     ;
; 86.999 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[9]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.041     ; 82.947     ;
; 87.020 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[18] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.047     ; 82.920     ;
; 87.021 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.063     ; 82.903     ;
; 87.035 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[10] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.054     ; 82.898     ;
; 87.035 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.049     ; 82.903     ;
; 87.047 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.070     ; 82.870     ;
; 87.053 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[9]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.037     ; 82.897     ;
; 87.089 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15] ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[10] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.050     ; 82.848     ;
; 87.093 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.063     ; 82.831     ;
; 87.095 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.049     ; 82.843     ;
; 87.100 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[2]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.053     ; 82.834     ;
; 87.105 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.041     ; 82.841     ;
; 87.109 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[1]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.050     ; 82.828     ;
; 87.161 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.066     ; 82.760     ;
; 87.165 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.039     ; 82.783     ;
; 87.172 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.059     ; 82.756     ;
; 87.175 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.045     ; 82.767     ;
; 87.177 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.051     ; 82.759     ;
; 87.187 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.073     ; 82.727     ;
; 87.188 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.035     ; 82.764     ;
; 87.205 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.039     ; 82.743     ;
; 87.221 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[4]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.049     ; 82.717     ;
; 87.232 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[1]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.066     ; 82.689     ;
; 87.233 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.066     ; 82.688     ;
; 87.235 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[2]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.053     ; 82.699     ;
; 87.253 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[2]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.039     ; 82.695     ;
; 87.267 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.038     ; 82.682     ;
; 87.285 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.040     ; 82.662     ;
; 87.301 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.049     ; 82.637     ;
; 87.305 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.042     ; 82.640     ;
; 87.315 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTaken   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.048     ; 82.624     ;
; 87.315 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.057     ; 82.615     ;
; 87.337 ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc         ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[5]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.051     ; 82.599     ;
; 87.345 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[0]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.042     ; 82.600     ;
; 87.349 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[31]  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.038     ; 82.600     ;
; 87.350 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData2[2]   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; -0.044     ; 82.593     ;
+--------+-------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                          ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                           ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                     ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.186 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.476      ;
; 0.187 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.479      ;
; 0.188 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                     ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.480      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.481      ;
; 0.189 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.481      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.482      ;
; 0.190 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.482      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.481      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                     ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.484      ;
; 0.193 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.485      ;
; 0.193 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.485      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.486      ;
; 0.194 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.486      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.487      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.488      ;
; 0.196 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.488      ;
; 0.196 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.488      ;
; 0.196 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.488      ;
; 0.196 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.488      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.189      ; 0.490      ;
; 0.197 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.489      ;
; 0.197 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.487      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                                                     ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.490      ;
; 0.198 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.490      ;
; 0.198 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.490      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.491      ;
; 0.199 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.491      ;
; 0.199 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.491      ;
; 0.199 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.491      ;
; 0.199 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                                                     ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a4~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.491      ;
; 0.199 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                                               ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.491      ;
; 0.200 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                                    ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.492      ;
; 0.200 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.492      ;
; 0.200 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.492      ;
; 0.200 ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                              ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.492      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[7]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[9]         ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[9]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[4]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; ID_STAGE:inst1|ID_EX_Register:inst5|outRd[1]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ID_STAGE:inst1|ID_EX_Register:inst5|outRd[0]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[27]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[27]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[6]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[5]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[8]         ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[11]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[12]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[1]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[28]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[28]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[11]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[12]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[14]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[7]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; ID_STAGE:inst1|ID_EX_Register:inst5|outMemWrite                   ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|MemWriteOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[19]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[19]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[20]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[20]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[2]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[13]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[15]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[15]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[29]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[29]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[4]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; ID_STAGE:inst1|ID_EX_Register:inst5|outMemRead                    ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|MemReadOut         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.317      ;
; 0.195 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[2]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.320      ;
; 0.199 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[5]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[8]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[1]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[5]         ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.327      ;
; 0.210 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[27]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.336      ;
; 0.247 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[14]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[14]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; ID_STAGE:inst1|ID_EX_Register:inst5|outRd[4]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.373      ;
; 0.250 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[2]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[3]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.377      ;
; 0.251 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[0]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.377      ;
; 0.256 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[3]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.382      ;
; 0.260 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[1]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[0]          ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[2]          ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[0]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[13]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[4]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[21]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[21]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[1]          ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[26]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[26]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.390      ;
; 0.273 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[31]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[31]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.408      ;
; 0.278 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[30]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[30]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.413      ;
; 0.282 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outBranch                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.407      ;
; 0.283 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outRegWrite              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.408      ;
; 0.284 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.409      ;
; 0.284 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.409      ;
; 0.286 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.411      ;
; 0.289 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[5]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[3]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outMemWrite              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[4]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outMemRead               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.416      ;
; 0.295 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[0]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.300 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[1]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.323 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[6]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.448      ;
; 0.328 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[29]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.454      ;
; 0.335 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[27]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outRegWrite              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.461      ;
; 0.342 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[24]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.468      ;
; 0.350 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[7]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.477      ;
; 0.362 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[6]      ; IF_STAGE:inst|IF_ID_Register:inst|outPC[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.486      ;
; 0.370 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[2]      ; IF_STAGE:inst|IF_ID_Register:inst|outPC[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.494      ;
; 0.379 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[7]      ; IF_STAGE:inst|IF_ID_Register:inst|outPC[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.503      ;
; 0.380 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[28]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.506      ;
; 0.381 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[7]              ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.507      ;
; 0.386 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData1[24]~_Duplicate_2 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[24]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.513      ;
; 0.394 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[30]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.520      ;
; 0.394 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[30]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.520      ;
; 0.399 ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[13]             ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writedataOut[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.532      ;
; 0.404 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[6]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.532      ;
; 0.406 ; IF_STAGE:inst|IF_ID_Register:inst|newPC[5]                        ; IF_STAGE:inst|IF_ID_Register:inst|outPC[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.534      ;
; 0.408 ; ID_STAGE:inst1|ID_EX_Register:inst5|outRd[3]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|writeRegOut[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.532      ;
; 0.412 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[30]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.538      ;
; 0.413 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[29]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outRegWrite              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.539      ;
; 0.414 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[3]               ; ID_STAGE:inst1|ID_EX_Register:inst5|outSignExtImm[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.535      ;
; 0.436 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[31]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.561      ;
; 0.438 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[3]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.564      ;
; 0.438 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[28]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUSrc                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.564      ;
; 0.438 ; ID_STAGE:inst1|ID_EX_Register:inst5|outReadData1[6]~_Duplicate_2  ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.564      ;
; 0.441 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[25]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[25]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.576      ;
; 0.448 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[0]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.450 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[4]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[0]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.453 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[4]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[6]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.581      ;
; 0.459 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[5]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.586      ;
; 0.463 ; IF_STAGE:inst|IF_ID_Register:inst|outPC[4]                        ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.593      ;
; 0.463 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outALUResult[23]        ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[23]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.600      ;
; 0.470 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[28]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.596      ;
; 0.472 ; ID_STAGE:inst1|ID_EX_Register:inst5|outPc[2]                      ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.599      ;
; 0.476 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[29]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.602      ;
; 0.480 ; EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12|outBranchTarget[5]      ; IF_STAGE:inst|IF_ID_Register:inst|outPC[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.604      ;
; 0.483 ; IF_STAGE:inst|IF_ID_Register:inst|outInstruction[27]              ; ID_STAGE:inst1|ID_EX_Register:inst5|outMemWrite              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.609      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.663      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.663      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.663      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.663      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.663      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.663      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.663      ;
; 98.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.596      ;
; 98.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.596      ;
; 98.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.596      ;
; 98.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.596      ;
; 98.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.596      ;
; 98.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.596      ;
; 98.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.596      ;
; 98.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.332      ;
; 98.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.320      ;
; 98.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.320      ;
; 98.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.320      ;
; 98.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.311      ;
; 98.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.311      ;
; 98.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.311      ;
; 98.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.311      ;
; 98.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.311      ;
; 98.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.311      ;
; 98.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.311      ;
; 98.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.296      ;
; 98.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.296      ;
; 98.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.296      ;
; 98.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.296      ;
; 98.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.296      ;
; 98.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.296      ;
; 98.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.296      ;
; 98.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.296      ;
; 98.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.283      ;
; 98.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.283      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.270      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.270      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.270      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.270      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.270      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.270      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.270      ;
; 98.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.270      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.258      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.258      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.258      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.258      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.258      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.258      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.258      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.258      ;
; 98.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.203      ;
; 98.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.203      ;
; 98.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.203      ;
; 98.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.203      ;
; 98.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.203      ;
; 98.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.203      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.169      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.164      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.139      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.139      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.139      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.139      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.139      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.139      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.139      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.039      ;
; 98.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.039      ;
; 98.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.039      ;
; 98.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.039      ;
; 98.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.039      ;
; 98.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.039      ;
; 98.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.039      ;
; 98.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.039      ;
; 98.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.994      ;
; 98.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.994      ;
; 98.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.963      ;
; 98.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.963      ;
; 98.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.963      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                             ;
+---------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 152.407 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[2]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.570      ; 4.150      ;
; 152.407 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[6]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.570      ; 4.150      ;
; 152.407 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[6]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.570      ; 4.150      ;
; 152.407 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[10] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.570      ; 4.150      ;
; 152.407 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[3]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.570      ; 4.150      ;
; 152.407 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[3]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.570      ; 4.150      ;
; 152.407 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[2]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.570      ; 4.150      ;
; 152.407 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[7]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.570      ; 4.150      ;
; 152.407 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[7]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.570      ; 4.150      ;
; 152.469 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.577      ; 4.095      ;
; 152.469 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[29]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.577      ; 4.095      ;
; 152.469 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[28] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.577      ; 4.095      ;
; 152.469 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[28]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.577      ; 4.095      ;
; 152.487 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[20]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.572      ; 4.072      ;
; 152.487 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.572      ; 4.072      ;
; 152.487 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[21]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.572      ; 4.072      ;
; 152.487 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.572      ; 4.072      ;
; 152.487 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.572      ; 4.072      ;
; 152.508 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[1]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 4.061      ;
; 152.508 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[23]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 4.061      ;
; 152.508 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[19]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 4.061      ;
; 152.508 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 4.061      ;
; 152.508 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[25]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 4.061      ;
; 152.508 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[18]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 4.061      ;
; 152.508 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 4.061      ;
; 152.508 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[5]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 4.061      ;
; 152.508 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[1]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 4.061      ;
; 152.516 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[3]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.589      ; 4.060      ;
; 152.516 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outRegWrite      ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.589      ; 4.060      ;
; 152.516 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[4]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.589      ; 4.060      ;
; 152.516 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[2]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.589      ; 4.060      ;
; 152.620 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.589      ; 3.956      ;
; 152.688 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[31]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 3.881      ;
; 152.688 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[9]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.580      ; 3.879      ;
; 152.688 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[8]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.580      ; 3.879      ;
; 152.688 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[8]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.580      ; 3.879      ;
; 152.688 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[9]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.580      ; 3.879      ;
; 152.688 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[18] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 3.881      ;
; 152.688 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 3.881      ;
; 152.688 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 3.881      ;
; 152.688 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[4]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 3.881      ;
; 152.688 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.582      ; 3.881      ;
; 152.727 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[0]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.577      ; 3.837      ;
; 152.759 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[0]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.585      ; 3.813      ;
; 152.763 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[4]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.576      ; 3.800      ;
; 152.802 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[11]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.579      ; 3.764      ;
; 152.802 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[13]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.579      ; 3.764      ;
; 152.802 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.579      ; 3.764      ;
; 152.802 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[14]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.579      ; 3.764      ;
; 152.802 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.579      ; 3.764      ;
; 152.802 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.579      ; 3.764      ;
; 152.802 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[12]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.579      ; 3.764      ;
; 152.802 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[11] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.579      ; 3.764      ;
; 152.813 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[30]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.580      ; 3.754      ;
; 152.813 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[10]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.580      ; 3.754      ;
; 152.828 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[16]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.581      ; 3.740      ;
; 152.853 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[1]   ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.585      ; 3.719      ;
; 152.857 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outMemToReg      ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.576      ; 3.706      ;
; 152.871 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[26]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.589      ; 3.705      ;
; 152.871 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[24]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.589      ; 3.705      ;
; 152.871 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[27]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.589      ; 3.705      ;
; 152.871 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.589      ; 3.705      ;
; 152.871 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.589      ; 3.705      ;
; 152.893 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[5]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.585      ; 3.679      ;
; 152.919 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[17]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.585      ; 3.653      ;
; 152.919 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[22]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.585      ; 3.653      ;
; 152.919 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[15]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.585      ; 3.653      ;
; 152.919 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[15] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.585      ; 3.653      ;
; 152.919 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.585      ; 3.653      ;
; 152.919 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[17] ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.585      ; 3.653      ;
; 152.919 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[0]  ; CLOCK_50     ; CLOCK_50    ; 170.000      ; 1.585      ; 3.653      ;
+---------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.788      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.788      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.788      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.788      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.788      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.788      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.788      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.788      ;
; 0.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.838      ;
; 0.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.838      ;
; 0.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.838      ;
; 0.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.838      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.863      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.863      ;
; 0.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.915      ;
; 0.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.915      ;
; 0.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.915      ;
; 0.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.915      ;
; 0.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.915      ;
; 0.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.915      ;
; 0.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.915      ;
; 0.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.915      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.995      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.995      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.995      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.995      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.995      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.995      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.995      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.012      ;
; 0.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.010      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.060      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.060      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.060      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.060      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.060      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.060      ;
; 0.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.104      ;
; 0.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.104      ;
; 0.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.104      ;
; 0.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.104      ;
; 0.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.104      ;
; 0.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.104      ;
; 0.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.104      ;
; 0.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.104      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.108      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.108      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.108      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.108      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.108      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.108      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.108      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.108      ;
; 0.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.118      ;
; 0.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.118      ;
; 0.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.125      ;
; 0.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.125      ;
; 0.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.125      ;
; 0.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.125      ;
; 0.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.125      ;
; 0.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.125      ;
; 0.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.125      ;
; 0.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.125      ;
; 0.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.130      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.120      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.120      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Mem_Stage:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.120      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                             ;
+--------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.098 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[17]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.647      ; 2.829      ;
; 16.098 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[22]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.647      ; 2.829      ;
; 16.098 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.647      ; 2.829      ;
; 16.098 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.647      ; 2.829      ;
; 16.098 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.647      ; 2.829      ;
; 16.098 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.647      ; 2.829      ;
; 16.098 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.647      ; 2.829      ;
; 16.125 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.647      ; 2.856      ;
; 16.135 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[26]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.651      ; 2.870      ;
; 16.135 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[24]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.651      ; 2.870      ;
; 16.135 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.651      ; 2.870      ;
; 16.135 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.651      ; 2.870      ;
; 16.135 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.651      ; 2.870      ;
; 16.152 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outMemToReg      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.638      ; 2.874      ;
; 16.153 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.647      ; 2.884      ;
; 16.168 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[16]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.642      ; 2.894      ;
; 16.173 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.642      ; 2.899      ;
; 16.173 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.642      ; 2.899      ;
; 16.184 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.640      ; 2.908      ;
; 16.184 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.640      ; 2.908      ;
; 16.184 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.640      ; 2.908      ;
; 16.184 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.640      ; 2.908      ;
; 16.184 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.640      ; 2.908      ;
; 16.184 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.640      ; 2.908      ;
; 16.184 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.640      ; 2.908      ;
; 16.184 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.640      ; 2.908      ;
; 16.221 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.637      ; 2.942      ;
; 16.223 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.647      ; 2.954      ;
; 16.268 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.638      ; 2.990      ;
; 16.273 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[31]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.644      ; 3.001      ;
; 16.273 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.644      ; 3.001      ;
; 16.273 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.644      ; 3.001      ;
; 16.273 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.644      ; 3.001      ;
; 16.273 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.644      ; 3.001      ;
; 16.273 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.644      ; 3.001      ;
; 16.285 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.642      ; 3.011      ;
; 16.285 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.642      ; 3.011      ;
; 16.285 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.642      ; 3.011      ;
; 16.285 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.642      ; 3.011      ;
; 16.339 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.651      ; 3.074      ;
; 16.421 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.651      ; 3.156      ;
; 16.421 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outRegWrite      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.651      ; 3.156      ;
; 16.421 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.651      ; 3.156      ;
; 16.421 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outWriteReg[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.651      ; 3.156      ;
; 16.446 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.643      ; 3.173      ;
; 16.446 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[23]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.643      ; 3.173      ;
; 16.446 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[19]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.643      ; 3.173      ;
; 16.446 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.643      ; 3.173      ;
; 16.446 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[25]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.643      ; 3.173      ;
; 16.446 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[18]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.643      ; 3.173      ;
; 16.446 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.643      ; 3.173      ;
; 16.446 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.643      ; 3.173      ;
; 16.446 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.643      ; 3.173      ;
; 16.472 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[20]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.633      ; 3.189      ;
; 16.472 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.633      ; 3.189      ;
; 16.472 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[21]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.633      ; 3.189      ;
; 16.472 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.633      ; 3.189      ;
; 16.472 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.633      ; 3.189      ;
; 16.488 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.638      ; 3.210      ;
; 16.488 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[29]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.638      ; 3.210      ;
; 16.488 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.638      ; 3.210      ;
; 16.488 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[28]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.638      ; 3.210      ;
; 16.514 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.631      ; 3.229      ;
; 16.514 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.631      ; 3.229      ;
; 16.514 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.631      ; 3.229      ;
; 16.514 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.631      ; 3.229      ;
; 16.514 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.631      ; 3.229      ;
; 16.514 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.631      ; 3.229      ;
; 16.514 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.631      ; 3.229      ;
; 16.514 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outReadData[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.631      ; 3.229      ;
; 16.514 ; KEY[0]    ; Mem_Stage:inst4|MEM_WB_Register:b2v_inst|outALUResult[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.631      ; 3.229      ;
+--------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 5 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 347.412 ns




+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 2.290  ; 0.182 ; 96.702   ; 0.577   ; 41.879              ;
;  CLOCK2_50           ; N/A    ; N/A   ; N/A      ; N/A     ; 41.879              ;
;  CLOCK_50            ; 2.290  ; 0.188 ; 150.806  ; 16.098  ; 84.412              ;
;  altera_reserved_tck ; 44.711 ; 0.182 ; 96.702   ; 0.577   ; 49.456              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 3589         ; 0          ; 62       ; 0        ;
; CLOCK_50            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; CLOCK_50            ; CLOCK2_50           ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; 0            ; false path ; 0        ; 0        ;
; CLOCK2_50           ; CLOCK_50            ; false path   ; 0          ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 3589         ; 0          ; 62       ; 0        ;
; CLOCK_50            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; CLOCK_50            ; CLOCK2_50           ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; 0            ; false path ; 0        ; 0        ;
; CLOCK2_50           ; CLOCK_50            ; false path   ; 0          ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 121      ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 71       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 121      ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 71       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; CLOCK2_50           ; CLOCK2_50           ; Base ; Constrained ;
; CLOCK_50            ; CLOCK_50            ; Base ; Constrained ;
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Feb 13 22:28:16 2025
Info: Command: quartus_sta ProcessadorPipeline -c ProcessadorPipeline
Info: qsta_default_script.tcl version: #1
Info (293032): Detected changes in source files.
    Info (293027): Source file: C:/Users/Heverton Reis/Downloads/Processador/Quartus/ProcessadorPipeline.out.sdc has changed.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ProcessadorPipeline.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.290               0.000 CLOCK_50 
    Info (332119):    44.711               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 altera_reserved_tck 
    Info (332119):     0.428               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 96.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.702               0.000 altera_reserved_tck 
    Info (332119):   150.806               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.237
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.237               0.000 altera_reserved_tck 
    Info (332119):    17.275               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 42.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    42.134               0.000 CLOCK2_50 
    Info (332119):    49.575               0.000 altera_reserved_tck 
    Info (332119):    84.494               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 5 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 344.065 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (332146): Worst-case setup slack is 17.867
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.867               0.000 CLOCK_50 
    Info (332119):    45.201               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 altera_reserved_tck 
    Info (332119):     0.395               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 96.987
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.987               0.000 altera_reserved_tck 
    Info (332119):   151.371               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.143               0.000 altera_reserved_tck 
    Info (332119):    17.017               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 42.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    42.153               0.000 CLOCK2_50 
    Info (332119):    49.501               0.000 altera_reserved_tck 
    Info (332119):    84.532               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 5 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 344.707 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 47.614
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.614               0.000 altera_reserved_tck 
    Info (332119):    85.613               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 altera_reserved_tck 
    Info (332119):     0.188               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 98.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    98.281               0.000 altera_reserved_tck 
    Info (332119):   152.407               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.577               0.000 altera_reserved_tck 
    Info (332119):    16.098               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 41.879
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    41.879               0.000 CLOCK2_50 
    Info (332119):    49.456               0.000 altera_reserved_tck 
    Info (332119):    84.412               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 5 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 347.412 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5102 megabytes
    Info: Processing ended: Thu Feb 13 22:29:29 2025
    Info: Elapsed time: 00:01:13
    Info: Total CPU time (on all processors): 00:01:13


