# HU_2021_RISC_V_In_Verilog
In this project we implement the RISC V processor architecture in Verilog. 
