<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d7/dfa/ip__mult__infer_8vhd" kind="file" language="VHDL">
    <compoundname>ip_mult_infer.vhd</compoundname>
    <innerclass refid="d1/d92/classip__mult__infer" prot="public">ip_mult_infer</innerclass>
    <innerclass refid="db/d0f/classip__mult__infer_1_1rtl" prot="private">ip_mult_infer::rtl</innerclass>
    <briefdescription>
<para>Inference multiplier. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"></codeline>
<codeline lineno="3"></codeline>
<codeline lineno="5" refid="d1/d92/classip__mult__infer_1a0a6af6eef40212dbaf130d57ce711256" refkind="member"><highlight class="vhdlkeyword">library<sp/></highlight><highlight class="keywordflow">ieee</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="6" refid="d1/d92/classip__mult__infer_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal"><ref refid="df/dbf/classip__cmult__rtl__tb_1a5dff50b4c369a13c08a9f9e3a4f2b74f" kindref="member">ieee</ref>.std_logic_1164.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="7" refid="d1/d92/classip__mult__infer_1a2edc34402b573437d5f25fa90ba4013e" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal"><ref refid="df/dbf/classip__cmult__rtl__tb_1a5dff50b4c369a13c08a9f9e3a4f2b74f" kindref="member">ieee</ref>.numeric_std.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="8"></codeline>
<codeline lineno="11"></codeline>
<codeline lineno="32"></codeline>
<codeline lineno="33" refid="d1/d92/classip__mult__infer" refkind="compound"><highlight class="keywordflow">entity<sp/></highlight><highlight class="normal"><ref refid="d1/d92/classip__mult__infer" kindref="compound">ip_mult_infer</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="34" refid="d1/d92/classip__mult__infer_1a6dccb9bb6290376a4e8d4efc2cd2cbe2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1a6dccb9bb6290376a4e8d4efc2cd2cbe2" kindref="member">AWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">positive</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">16</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="35" refid="d1/d92/classip__mult__infer_1adc54b8521e3354b1ab68b7e4a4644432" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1adc54b8521e3354b1ab68b7e4a4644432" kindref="member">BWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">positive</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">16</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="36"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="37" refid="d1/d92/classip__mult__infer_1a37da05bbd54de88906c490fc6bc8424c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1a37da05bbd54de88906c490fc6bc8424c" kindref="member">a</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1a6dccb9bb6290376a4e8d4efc2cd2cbe2" kindref="member">AWIDTH</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="38" refid="d1/d92/classip__mult__infer_1a6b2d3c1350ab7438d5b5b1440c0f1b5c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1a6b2d3c1350ab7438d5b5b1440c0f1b5c" kindref="member">b</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1adc54b8521e3354b1ab68b7e4a4644432" kindref="member">BWIDTH</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="39" refid="d1/d92/classip__mult__infer_1a50da91b765765ac486df1b41692e962f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="40" refid="d1/d92/classip__mult__infer_1ae106f17a2b73445119c8eb039d3e102e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="41" refid="d1/d92/classip__mult__infer_1a5c7b2eb169e548d1121667fbea36448d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1a5c7b2eb169e548d1121667fbea36448d" kindref="member">ce</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="42"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1aa1a2a2908048ab5f025128532dc81f8f" kindref="member">p</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1a6dccb9bb6290376a4e8d4efc2cd2cbe2" kindref="member">AWIDTH</ref></highlight><highlight class="vhdlchar">+</highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1adc54b8521e3354b1ab68b7e4a4644432" kindref="member">BWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="43" refid="d1/d92/classip__mult__infer_1aa1a2a2908048ab5f025128532dc81f8f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="44"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="45" refid="db/d0f/classip__mult__infer_1_1rtl" refkind="compound"><highlight class="keywordflow">architecture</highlight><highlight class="normal"><sp/><ref refid="db/d0f/classip__mult__infer_1_1rtl" kindref="compound">rtl</ref><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/><ref refid="d1/d92/classip__mult__infer" kindref="compound">ip_mult_infer</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="46" refid="db/d0f/classip__mult__infer_1_1rtl_1ae0944573229899e5018e6978e364cb1e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d0f/classip__mult__infer_1_1rtl_1ae0944573229899e5018e6978e364cb1e" kindref="member">a1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1a6dccb9bb6290376a4e8d4efc2cd2cbe2" kindref="member">AWIDTH</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="47" refid="db/d0f/classip__mult__infer_1_1rtl_1a4add11247830dd7135288246ef5766e1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d0f/classip__mult__infer_1_1rtl_1a4add11247830dd7135288246ef5766e1" kindref="member">b1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1adc54b8521e3354b1ab68b7e4a4644432" kindref="member">BWIDTH</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="48" refid="db/d0f/classip__mult__infer_1_1rtl_1a77dc5977093bc945ec493180ede1dade" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d0f/classip__mult__infer_1_1rtl_1a77dc5977093bc945ec493180ede1dade" kindref="member">p1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1a6dccb9bb6290376a4e8d4efc2cd2cbe2" kindref="member">AWIDTH</ref></highlight><highlight class="vhdlchar">+</highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1adc54b8521e3354b1ab68b7e4a4644432" kindref="member">BWIDTH</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="49"><highlight class="vhdlkeyword">begin</highlight></codeline>
<codeline lineno="50"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d0f/classip__mult__infer_1_1rtl_1a77dc5977093bc945ec493180ede1dade" kindref="member">p1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d0f/classip__mult__infer_1_1rtl_1ae0944573229899e5018e6978e364cb1e" kindref="member">a1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d0f/classip__mult__infer_1_1rtl_1a4add11247830dd7135288246ef5766e1" kindref="member">b1</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="51" refid="db/d0f/classip__mult__infer_1_1rtl_1a48eca184941965dba78b02eb271c3488" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">(<ref refid="d1/d92/classip__mult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>)<sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="52"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>begin</highlight></codeline>
<codeline lineno="53"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlkeyword">event</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">and</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="54"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="55"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d0f/classip__mult__infer_1_1rtl_1ae0944573229899e5018e6978e364cb1e" kindref="member">a1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="56"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d0f/classip__mult__infer_1_1rtl_1a4add11247830dd7135288246ef5766e1" kindref="member">b1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="57"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1aa1a2a2908048ab5f025128532dc81f8f" kindref="member">p</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="58"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">elsif</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1a5c7b2eb169e548d1121667fbea36448d" kindref="member">ce</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="59"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d0f/classip__mult__infer_1_1rtl_1ae0944573229899e5018e6978e364cb1e" kindref="member">a1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1a37da05bbd54de88906c490fc6bc8424c" kindref="member">a</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d0f/classip__mult__infer_1_1rtl_1a4add11247830dd7135288246ef5766e1" kindref="member">b1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1a6b2d3c1350ab7438d5b5b1440c0f1b5c" kindref="member">b</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d92/classip__mult__infer_1aa1a2a2908048ab5f025128532dc81f8f" kindref="member">p</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="db/d0f/classip__mult__infer_1_1rtl_1a77dc5977093bc945ec493180ede1dade" kindref="member">p1</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="62"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="63"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="65"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">architecture</highlight><highlight class="normal">;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_mult/ip_mult_infer.vhd"/>
  </compounddef>
</doxygen>
