===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2097 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2452 ( 15.8%)    0.2452 ( 20.3%)  FIR Parser
    1.0527 ( 67.9%)    0.7122 ( 58.9%)  'firrtl.circuit' Pipeline
    0.0331 (  2.1%)    0.0331 (  2.7%)    CreateSiFiveMetadata
    0.1241 (  8.0%)    0.0664 (  5.5%)    'firrtl.module' Pipeline
    0.1062 (  6.9%)    0.0578 (  4.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0178 (  1.1%)    0.0092 (  0.8%)      LowerCHIRRTL
    0.0140 (  0.9%)    0.0140 (  1.2%)    InferWidths
    0.0533 (  3.4%)    0.0533 (  4.4%)    InferResets
    0.0022 (  0.1%)    0.0022 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0021 (  0.1%)    0.0021 (  0.2%)    PrefixModules
    0.0986 (  6.4%)    0.0986 (  8.2%)    LowerFIRRTLTypes
    0.5791 ( 37.4%)    0.2963 ( 24.5%)    'firrtl.module' Pipeline
    0.0883 (  5.7%)    0.0465 (  3.8%)      ExpandWhens
    0.4907 ( 31.7%)    0.2498 ( 20.6%)      Canonicalizer
    0.0203 (  1.3%)    0.0203 (  1.7%)    Inliner
    0.0264 (  1.7%)    0.0264 (  2.2%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1016 (  6.6%)    0.1016 (  8.4%)    'firrtl.module' Pipeline
    0.1016 (  6.6%)    0.1016 (  8.4%)      Canonicalizer
    0.0822 (  5.3%)    0.0822 (  6.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0937 (  6.0%)    0.0937 (  7.7%)  'hw.module' Pipeline
    0.0012 (  0.1%)    0.0012 (  0.1%)    HWCleanup
    0.0275 (  1.8%)    0.0275 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0640 (  4.1%)    0.0640 (  5.3%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0073 (  0.5%)    0.0073 (  0.6%)  HWLegalizeNames
    0.0159 (  1.0%)    0.0159 (  1.3%)  'hw.module' Pipeline
    0.0159 (  1.0%)    0.0159 (  1.3%)    PrettifyVerilog
    0.0522 (  3.4%)    0.0522 (  4.3%)  ExportVerilog emission
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.5502 (100.0%)    1.2097 (100.0%)  Total

{
  totalTime: 1.218,
  maxMemory: 68755456
}
