-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Tue Jul 18 17:26:31 2023
-- Host        : DESKTOP-A0RH3KH running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/gig_ethernet_pcs_pma_1_sim_netlist.vhdl
-- Design      : gig_ethernet_pcs_pma_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx485tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_GTWIZARD_GT is
  port (
    cplllock : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtxe2_i_0 : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtxe2_i_1 : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    cpll_pd0_i : in STD_LOGIC;
    cpllreset_in : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    gt0_gtrxreset_in1_out : in STD_LOGIC;
    gt0_gttxreset_in0_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    reset : in STD_LOGIC;
    gt0_rxuserrdy_t : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_t : in STD_LOGIC;
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_4 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end gig_ethernet_pcs_pma_1_GTWIZARD_GT;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_GTWIZARD_GT is
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute box_type : string;
  attribute box_type of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 36,
      CLK_COR_MIN_LAT => 32,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 8,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10100020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 0,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => cplllock,
      CPLLLOCKDETCLK => independent_clock_bufg,
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd0_i,
      CPLLREFCLKLOST => gt0_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => cpllreset_in,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gtrefclk_bufg,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gtrefclk,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => gt0_gtrxreset_in1_out,
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_in0_out,
      GTXRXN => rxn,
      GTXRXP => rxp,
      GTXTXN => txn,
      GTXTXP => txp,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 2) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 2),
      RXCHARISCOMMA(1) => D(11),
      RXCHARISCOMMA(0) => D(23),
      RXCHARISK(7 downto 2) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 2),
      RXCHARISK(1) => D(10),
      RXCHARISK(0) => D(22),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 16) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 16),
      RXDATA(15 downto 8) => D(7 downto 0),
      RXDATA(7 downto 0) => D(19 downto 12),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 2) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 2),
      RXDISPERR(1) => D(9),
      RXDISPERR(0) => D(21),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => reset_out,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 2) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 2),
      RXNOTINTABLE(1) => D(8),
      RXNOTINTABLE(0) => D(20),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => rxoutclk,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => reset_out,
      RXPCSRESET => reset,
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gtxe2_i_0,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt0_rxuserrdy_t,
      RXUSRCLK => rxuserclk,
      RXUSRCLK2 => rxuserclk,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => TXBUFSTATUS(0),
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 2) => B"000000",
      TXCHARDISPMODE(1 downto 0) => gtxe2_i_2(1 downto 0),
      TXCHARDISPVAL(7 downto 2) => B"000000",
      TXCHARDISPVAL(1 downto 0) => gtxe2_i_3(1 downto 0),
      TXCHARISK(7 downto 2) => B"000000",
      TXCHARISK(1 downto 0) => gtxe2_i_4(1 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => Q(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => TXPD(0),
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => txoutclk,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"100",
      TXPCSRESET => '0',
      TXPD(1) => TXPD(0),
      TXPD(0) => TXPD(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gtxe2_i_1,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt0_txuserrdy_t,
      TXUSRCLK => userclk,
      TXUSRCLK2 => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_cpll_railing is
  port (
    cpll_pd0_i : out STD_LOGIC;
    cpllreset_in : out STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gt0_cpllreset_t : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_1_cpll_railing;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_cpll_railing is
  signal cpll_reset_out : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32 ";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => cpll_pd0_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpll_reset_out,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
gtxe2_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset_out,
      I1 => gt0_cpllreset_t,
      O => cpllreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_johnson_cntr is
  port (
    clk12_5 : out STD_LOGIC;
    clk_en_12_5_fall0 : out STD_LOGIC;
    clk_en0 : out STD_LOGIC;
    speed_is_10_100_fall_reg : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    clk12_5_reg : in STD_LOGIC;
    speed_is_10_100_fall : in STD_LOGIC;
    speed_is_100_fall : in STD_LOGIC;
    clk1_25 : in STD_LOGIC;
    reset_fall : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_1_johnson_cntr;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_johnson_cntr is
  signal \^clk12_5\ : STD_LOGIC;
  signal reg1 : STD_LOGIC;
  signal reg1_i_1_n_0 : STD_LOGIC;
  signal reg2 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_12_5_fall_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of clk_en_12_5_rise_i_1 : label is "soft_lutpair70";
begin
  clk12_5 <= \^clk12_5\;
clk_en_12_5_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk12_5_reg,
      I1 => \^clk12_5\,
      O => clk_en_12_5_fall0
    );
clk_en_12_5_rise_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clk12_5\,
      I1 => clk12_5_reg,
      O => clk_en0
    );
reg1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => reg1_i_1_n_0
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg1_i_1_n_0,
      Q => reg1,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg1,
      Q => reg2,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg2,
      Q => \^clk12_5\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \^clk12_5\,
      Q => reg4,
      R => reg5
    );
reg5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => reg4,
      I1 => reg5_reg_n_0,
      I2 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_f_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD5"
    )
        port map (
      I0 => speed_is_10_100_fall,
      I1 => \^clk12_5\,
      I2 => speed_is_100_fall,
      I3 => clk1_25,
      I4 => reset_fall,
      O => speed_is_10_100_fall_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_johnson_cntr_33 is
  port (
    clk1_25 : out STD_LOGIC;
    sgmii_clk_r0_out : out STD_LOGIC;
    clk_en_1_25_fall0 : out STD_LOGIC;
    clk_en : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    sgmii_clk_r_reg : in STD_LOGIC;
    data_out : in STD_LOGIC;
    clk12_5 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_johnson_cntr_33 : entity is "gig_ethernet_pcs_pma_1_johnson_cntr";
end gig_ethernet_pcs_pma_1_johnson_cntr_33;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_johnson_cntr_33 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__0_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_1_25_fall_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of sgmii_clk_r_i_1 : label is "soft_lutpair71";
begin
  clk1_25 <= \^clk1_25\;
clk_en_1_25_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall0
    );
\reg1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__0_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => \reg1_i_1__0_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_en,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sgmii_clk_r_reg,
      I1 => \^clk1_25\,
      I2 => data_out,
      I3 => clk12_5,
      O => sgmii_clk_r0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_1_reset_sync;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_reset_sync is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg1,
      PRE => enablealign,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg2,
      PRE => enablealign,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg3,
      PRE => enablealign,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg4,
      PRE => enablealign,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_reset_sync_1 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_out : out STD_LOGIC;
    reset_sync6_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_sync6_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    start : in STD_LOGIC;
    initialize_ram_complete : in STD_LOGIC;
    initialize_ram_complete_pulse : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_reset_sync_1 : entity is "gig_ethernet_pcs_pma_1_reset_sync";
end gig_ethernet_pcs_pma_1_reset_sync_1;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_reset_sync_1 is
  signal \^reset_out\ : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of initialize_ram_complete_i_1 : label is "soft_lutpair107";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \wr_data_reg[28]_i_1\ : label is "soft_lutpair107";
begin
  reset_out <= \^reset_out\;
initialize_ram_complete_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_out\,
      I1 => start,
      O => SR(0)
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => mgt_rx_reset,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg1,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg2,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg3,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg4,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete_pulse,
      O => reset_sync6_1(0)
    );
\wr_data_reg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete,
      O => reset_sync6_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_reset_sync_2 is
  port (
    reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_reset_sync_2 : entity is "gig_ethernet_pcs_pma_1_reset_sync";
end gig_ethernet_pcs_pma_1_reset_sync_2;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_reset_sync_2 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => mgt_rx_reset,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg1,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg2,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg3,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg4,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_reset_sync_3 is
  port (
    reset_out : out STD_LOGIC;
    userclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_reset_sync_3 : entity is "gig_ethernet_pcs_pma_1_reset_sync";
end gig_ethernet_pcs_pma_1_reset_sync_3;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_reset_sync_3 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => SR(0),
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => SR(0),
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => SR(0),
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => SR(0),
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_reset_sync_30 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_reset_sync_30 : entity is "gig_ethernet_pcs_pma_1_reset_sync";
end gig_ethernet_pcs_pma_1_reset_sync_30;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_reset_sync_30 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg1,
      PRE => SR(0),
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg2,
      PRE => SR(0),
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg3,
      PRE => SR(0),
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg4,
      PRE => SR(0),
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_reset_wtd_timer is
  port (
    reset : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_1_reset_wtd_timer;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_reset_wtd_timer is
  signal \counter_stg1[5]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg1[5]_i_3_n_0\ : STD_LOGIC;
  signal counter_stg1_reg : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \counter_stg1_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \counter_stg2[0]_i_3_n_0\ : STD_LOGIC;
  signal counter_stg2_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg2_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_stg30 : STD_LOGIC;
  signal \counter_stg3[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_5_n_0\ : STD_LOGIC;
  signal counter_stg3_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg3_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reset0 : STD_LOGIC;
  signal reset_i_2_n_0 : STD_LOGIC;
  signal reset_i_3_n_0 : STD_LOGIC;
  signal reset_i_4_n_0 : STD_LOGIC;
  signal reset_i_5_n_0 : STD_LOGIC;
  signal reset_i_6_n_0 : STD_LOGIC;
  signal \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_stg1[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \counter_stg1[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \counter_stg1[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \counter_stg1[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \counter_stg1[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \counter_stg1[5]_i_3\ : label is "soft_lutpair108";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[8]_i_1\ : label is 11;
begin
\counter_stg1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_stg1_reg__0\(0),
      O => \plusOp__0\(0)
    );
\counter_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_stg1_reg__0\(0),
      I1 => \counter_stg1_reg__0\(1),
      O => \plusOp__0\(1)
    );
\counter_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter_stg1_reg__0\(1),
      I1 => \counter_stg1_reg__0\(0),
      I2 => \counter_stg1_reg__0\(2),
      O => \plusOp__0\(2)
    );
\counter_stg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter_stg1_reg__0\(2),
      I1 => \counter_stg1_reg__0\(0),
      I2 => \counter_stg1_reg__0\(1),
      I3 => \counter_stg1_reg__0\(3),
      O => \plusOp__0\(3)
    );
\counter_stg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(1),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(2),
      I4 => \counter_stg1_reg__0\(4),
      O => \plusOp__0\(4)
    );
\counter_stg1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => reset_i_2_n_0,
      I1 => counter_stg3_reg(0),
      I2 => reset_i_3_n_0,
      I3 => \counter_stg1[5]_i_3_n_0\,
      I4 => data_out,
      O => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(4),
      I1 => \counter_stg1_reg__0\(2),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(1),
      I4 => \counter_stg1_reg__0\(3),
      I5 => counter_stg1_reg(5),
      O => \plusOp__0\(5)
    );
\counter_stg1[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(1),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(2),
      I4 => \counter_stg1_reg__0\(4),
      O => \counter_stg1[5]_i_3_n_0\
    );
\counter_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(0),
      Q => \counter_stg1_reg__0\(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(1),
      Q => \counter_stg1_reg__0\(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(2),
      Q => \counter_stg1_reg__0\(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(3),
      Q => \counter_stg1_reg__0\(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(4),
      Q => \counter_stg1_reg__0\(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(5),
      Q => counter_stg1_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(4),
      I1 => \counter_stg1_reg__0\(2),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(1),
      I4 => \counter_stg1_reg__0\(3),
      I5 => counter_stg1_reg(5),
      O => eqOp
    );
\counter_stg2[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg2_reg(0),
      O => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[0]_i_2_n_7\,
      Q => counter_stg2_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg2_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg2_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg2_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg2_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg2_reg[0]_i_2_n_4\,
      O(2) => \counter_stg2_reg[0]_i_2_n_5\,
      O(1) => \counter_stg2_reg[0]_i_2_n_6\,
      O(0) => \counter_stg2_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg2_reg(3 downto 1),
      S(0) => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[8]_i_1_n_5\,
      Q => counter_stg2_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[8]_i_1_n_4\,
      Q => counter_stg2_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[0]_i_2_n_6\,
      Q => counter_stg2_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[0]_i_2_n_5\,
      Q => counter_stg2_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[0]_i_2_n_4\,
      Q => counter_stg2_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[4]_i_1_n_7\,
      Q => counter_stg2_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg2_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg2_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[4]_i_1_n_4\,
      O(2) => \counter_stg2_reg[4]_i_1_n_5\,
      O(1) => \counter_stg2_reg[4]_i_1_n_6\,
      O(0) => \counter_stg2_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(7 downto 4)
    );
\counter_stg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[4]_i_1_n_6\,
      Q => counter_stg2_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[4]_i_1_n_5\,
      Q => counter_stg2_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[4]_i_1_n_4\,
      Q => counter_stg2_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[8]_i_1_n_7\,
      Q => counter_stg2_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg2_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[8]_i_1_n_4\,
      O(2) => \counter_stg2_reg[8]_i_1_n_5\,
      O(1) => \counter_stg2_reg[8]_i_1_n_6\,
      O(0) => \counter_stg2_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(11 downto 8)
    );
\counter_stg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[8]_i_1_n_6\,
      Q => counter_stg2_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_stg3[0]_i_3_n_0\,
      I1 => \counter_stg3[0]_i_4_n_0\,
      I2 => counter_stg2_reg(0),
      I3 => \counter_stg1[5]_i_3_n_0\,
      O => counter_stg30
    );
\counter_stg3[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter_stg2_reg(3),
      I1 => counter_stg2_reg(4),
      I2 => counter_stg2_reg(1),
      I3 => counter_stg2_reg(2),
      I4 => counter_stg2_reg(6),
      I5 => counter_stg2_reg(5),
      O => \counter_stg3[0]_i_3_n_0\
    );
\counter_stg3[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter_stg2_reg(9),
      I1 => counter_stg2_reg(10),
      I2 => counter_stg2_reg(7),
      I3 => counter_stg2_reg(8),
      I4 => counter_stg1_reg(5),
      I5 => counter_stg2_reg(11),
      O => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg3_reg(0),
      O => \counter_stg3[0]_i_5_n_0\
    );
\counter_stg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_7\,
      Q => counter_stg3_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg3_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg3_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg3_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg3_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg3_reg[0]_i_2_n_4\,
      O(2) => \counter_stg3_reg[0]_i_2_n_5\,
      O(1) => \counter_stg3_reg[0]_i_2_n_6\,
      O(0) => \counter_stg3_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg3_reg(3 downto 1),
      S(0) => \counter_stg3[0]_i_5_n_0\
    );
\counter_stg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_5\,
      Q => counter_stg3_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_4\,
      Q => counter_stg3_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_6\,
      Q => counter_stg3_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_5\,
      Q => counter_stg3_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_4\,
      Q => counter_stg3_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_7\,
      Q => counter_stg3_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg3_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg3_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[4]_i_1_n_4\,
      O(2) => \counter_stg3_reg[4]_i_1_n_5\,
      O(1) => \counter_stg3_reg[4]_i_1_n_6\,
      O(0) => \counter_stg3_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(7 downto 4)
    );
\counter_stg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_6\,
      Q => counter_stg3_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_5\,
      Q => counter_stg3_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_4\,
      Q => counter_stg3_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_7\,
      Q => counter_stg3_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg3_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[8]_i_1_n_4\,
      O(2) => \counter_stg3_reg[8]_i_1_n_5\,
      O(1) => \counter_stg3_reg[8]_i_1_n_6\,
      O(0) => \counter_stg3_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(11 downto 8)
    );
\counter_stg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_6\,
      Q => counter_stg3_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => reset_i_2_n_0,
      I1 => counter_stg3_reg(0),
      I2 => reset_i_3_n_0,
      O => reset0
    );
reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => counter_stg3_reg(9),
      I1 => counter_stg3_reg(10),
      I2 => counter_stg3_reg(7),
      I3 => counter_stg3_reg(8),
      I4 => counter_stg2_reg(0),
      I5 => counter_stg3_reg(11),
      O => reset_i_2_n_0
    );
reset_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => reset_i_4_n_0,
      I1 => reset_i_5_n_0,
      I2 => reset_i_6_n_0,
      O => reset_i_3_n_0
    );
reset_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => counter_stg2_reg(3),
      I1 => counter_stg2_reg(4),
      I2 => counter_stg2_reg(1),
      I3 => counter_stg2_reg(2),
      I4 => counter_stg2_reg(6),
      I5 => counter_stg2_reg(5),
      O => reset_i_4_n_0
    );
reset_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => counter_stg2_reg(10),
      I1 => counter_stg2_reg(9),
      I2 => counter_stg2_reg(8),
      I3 => counter_stg2_reg(7),
      I4 => counter_stg1_reg(5),
      I5 => counter_stg2_reg(11),
      O => reset_i_5_n_0
    );
reset_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => counter_stg3_reg(4),
      I1 => counter_stg3_reg(3),
      I2 => counter_stg3_reg(1),
      I3 => counter_stg3_reg(2),
      I4 => counter_stg3_reg(6),
      I5 => counter_stg3_reg(5),
      O => reset_i_6_n_0
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset0,
      Q => reset,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_rx_rate_adapt is
  port (
    gmii_rx_dv_out_reg_0 : out STD_LOGIC;
    gmii_rx_er_out_reg_0 : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    rx_er_aligned_reg_0 : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end gig_ethernet_pcs_pma_1_rx_rate_adapt;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_rx_rate_adapt is
  signal muxsel : STD_LOGIC;
  signal muxsel_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_dv_aligned : STD_LOGIC;
  signal rx_dv_aligned_i_1_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal rxd_aligned : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxd_aligned[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal rxd_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal sfd_enable_i_1_n_0 : STD_LOGIC;
  signal sfd_enable_i_2_n_0 : STD_LOGIC;
  signal sfd_enable_i_4_n_0 : STD_LOGIC;
  signal sfd_enable_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rx_dv_aligned_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of rx_er_aligned_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxd_aligned[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of sfd_enable_i_3 : label is "soft_lutpair72";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned,
      Q => gmii_rx_dv_out_reg_0,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned,
      Q => gmii_rx_er_out_reg_0,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(0),
      Q => gmii_rxd(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(1),
      Q => gmii_rxd(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(2),
      Q => gmii_rxd(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(3),
      Q => gmii_rxd(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(4),
      Q => gmii_rxd(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(5),
      Q => gmii_rxd(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(6),
      Q => gmii_rxd(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(7),
      Q => gmii_rxd(7),
      R => reset_out
    );
muxsel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => sfd_enable_i_5_n_0,
      I1 => muxsel,
      I2 => sfd_enable_i_2_n_0,
      I3 => sfd_enable,
      I4 => sfd_enable_i_4_n_0,
      I5 => reset_out,
      O => muxsel_i_1_n_0
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => muxsel_i_1_n_0,
      Q => muxsel,
      R => '0'
    );
rx_dv_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => rx_dv_aligned_i_1_n_0
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned_i_1_n_0,
      Q => rx_dv_aligned,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_dv,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
rx_er_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned_0
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned_0,
      Q => rx_er_aligned,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_er,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(4),
      I1 => muxsel,
      I2 => rxd_reg2(0),
      O => \rxd_aligned[0]_i_1_n_0\
    );
\rxd_aligned[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(5),
      I1 => muxsel,
      I2 => rxd_reg2(1),
      O => \rxd_aligned[1]_i_1_n_0\
    );
\rxd_aligned[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(6),
      I1 => muxsel,
      I2 => rxd_reg2(2),
      O => \rxd_aligned[2]_i_1_n_0\
    );
\rxd_aligned[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(7),
      I1 => muxsel,
      I2 => rxd_reg2(3),
      O => \rxd_aligned[3]_i_1_n_0\
    );
\rxd_aligned[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => rxd_reg2(4),
      O => \rxd_aligned[4]_i_1_n_0\
    );
\rxd_aligned[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => rxd_reg2(5),
      O => \rxd_aligned[5]_i_1_n_0\
    );
\rxd_aligned[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => rxd_reg2(6),
      O => \rxd_aligned[6]_i_1_n_0\
    );
\rxd_aligned[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => rxd_reg2(7),
      O => \rxd_aligned[7]_i_1_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[0]_i_1_n_0\,
      Q => rxd_aligned(0),
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[1]_i_1_n_0\,
      Q => rxd_aligned(1),
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[2]_i_1_n_0\,
      Q => rxd_aligned(2),
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[3]_i_1_n_0\,
      Q => rxd_aligned(3),
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[4]_i_1_n_0\,
      Q => rxd_aligned(4),
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[5]_i_1_n_0\,
      Q => rxd_aligned(5),
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[6]_i_1_n_0\,
      Q => rxd_aligned(6),
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[7]_i_1_n_0\,
      Q => rxd_aligned(7),
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => rxd_reg2(0),
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => rxd_reg2(1),
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => rxd_reg2(2),
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => rxd_reg2(3),
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(0),
      Q => rxd_reg2(4),
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(1),
      Q => rxd_reg2(5),
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(2),
      Q => rxd_reg2(6),
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(3),
      Q => rxd_reg2(7),
      R => reset_out
    );
sfd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => sfd_enable_i_2_n_0,
      I1 => sfd_enable0,
      I2 => rx_er_aligned_reg_0,
      I3 => sfd_enable_i_4_n_0,
      I4 => sfd_enable_i_5_n_0,
      I5 => sfd_enable,
      O => sfd_enable_i_1_n_0
    );
sfd_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => D(0),
      I2 => D(1),
      I3 => D(3),
      I4 => D(2),
      O => sfd_enable_i_2_n_0
    );
sfd_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
sfd_enable_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => rx_er_aligned_reg_0,
      I3 => p_0_in(2),
      O => sfd_enable_i_4_n_0
    );
sfd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => sfd_enable_i_5_n_0
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sfd_enable_i_1_n_0,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_1_sync_block;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block_10 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_sync_block_10 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end gig_ethernet_pcs_pma_1_sync_block_10;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block_10 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block_11 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_sync_block_11 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end gig_ethernet_pcs_pma_1_sync_block_11;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block_11 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
rd_occupancy0_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => DI(0),
      I1 => data_out,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block_12 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_1\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_sync_block_12 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end gig_ethernet_pcs_pma_1_sync_block_12;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block_12 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => \rd_occupancy_reg[3]_1\,
      I4 => \rd_occupancy_reg[3]_2\,
      I5 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block_13 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_sync_block_13 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end gig_ethernet_pcs_pma_1_sync_block_13;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block_13 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => \rd_occupancy_reg[3]_1\,
      I4 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block_14 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_sync_block_14 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end gig_ethernet_pcs_pma_1_sync_block_14;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block_14 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block_15 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_sync_block_15 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end gig_ethernet_pcs_pma_1_sync_block_15;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block_15 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\rd_occupancy0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\rd_occupancy0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[5]\,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block_16 is
  port (
    initialize_ram_complete_sync_ris_edg0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    initialize_ram_complete_sync_reg1 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_sync_block_16 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end gig_ethernet_pcs_pma_1_sync_block_16;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block_16 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => initialize_ram_complete_sync_reg1,
      O => initialize_ram_complete_sync_ris_edg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block_31 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_sync_block_31 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end gig_ethernet_pcs_pma_1_sync_block_31;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block_31 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block_32 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_sync_block_32 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end gig_ethernet_pcs_pma_1_sync_block_32;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block_32 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block_5 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_25_in : in STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_sync_block_5 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end gig_ethernet_pcs_pma_1_sync_block_5;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block_5 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
wr_occupancy0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_25_in,
      I2 => data_out,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block_6 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_1\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_2\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_sync_block_6 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end gig_ethernet_pcs_pma_1_sync_block_6;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block_6 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      I4 => \wr_occupancy_reg[3]_1\,
      I5 => \wr_occupancy_reg[3]_2\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block_7 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_1\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_sync_block_7 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end gig_ethernet_pcs_pma_1_sync_block_7;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block_7 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      I4 => \wr_occupancy_reg[3]_1\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_sync_block_8 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end gig_ethernet_pcs_pma_1_sync_block_8;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block_8 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sync_block_9 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_occupancy_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_1_sync_block_9 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end gig_ethernet_pcs_pma_1_sync_block_9;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sync_block_9 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\wr_occupancy0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ADDRD(1),
      I1 => \^data_out\,
      O => S(1)
    );
\wr_occupancy0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ADDRD(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[5]\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\ is
  port (
    resetdone : out STD_LOGIC;
    resetdone_0 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\ is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
resetdone_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_out,
      I1 => resetdone_0,
      O => resetdone
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\ is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\ is
  port (
    reset_time_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_time_out_reg_0 : in STD_LOGIC;
    reset_time_out : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out_reg_1 : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_5\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_6\ : in STD_LOGIC;
    cplllock : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\ is
  signal \FSM_sequential_tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \reset_time_out_i_3__0_n_0\ : STD_LOGIC;
  signal \reset_time_out_i_4__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[0]\,
      I1 => \FSM_sequential_tx_state_reg[0]_0\,
      I2 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      I3 => \FSM_sequential_tx_state_reg[0]_1\,
      I4 => \FSM_sequential_tx_state_reg[0]_2\,
      I5 => \FSM_sequential_tx_state_reg[0]_3\,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F00008"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[0]_4\,
      I1 => \FSM_sequential_tx_state_reg[0]_5\,
      I2 => cplllock_sync,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \FSM_sequential_tx_state_reg[0]_6\,
      O => \FSM_sequential_tx_state[3]_i_5_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => cplllock,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
reset_time_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => reset_time_out_reg_0,
      I1 => \reset_time_out_i_3__0_n_0\,
      I2 => \reset_time_out_i_4__0_n_0\,
      I3 => reset_time_out,
      O => reset_time_out_reg
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020002000F000200"
    )
        port map (
      I0 => cplllock_sync,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => mmcm_lock_reclocked,
      I5 => Q(1),
      O => \reset_time_out_i_3__0_n_0\
    );
\reset_time_out_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FF040505F504"
    )
        port map (
      I0 => Q(1),
      I1 => reset_time_out_reg_1,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(3),
      I5 => cplllock_sync,
      O => \reset_time_out_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\ is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_locked,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\ is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\ is
  port (
    \FSM_sequential_rx_state_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxresetdone_s3 : in STD_LOGIC;
    cplllock : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\ is
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008F0080"
    )
        port map (
      I0 => Q(0),
      I1 => rxresetdone_s3,
      I2 => Q(1),
      I3 => Q(2),
      I4 => cplllock_sync,
      O => \FSM_sequential_rx_state_reg[1]\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => cplllock,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\ is
  port (
    \FSM_sequential_rx_state_reg[1]\ : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_time_out_reg : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]_0\ : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_0 : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_1 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_2 : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_3 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\ is
  signal \FSM_sequential_rx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal reset_time_out_i_2_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[0]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8\ : label is "soft_lutpair77";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFEFEF"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[0]_2\,
      I1 => \FSM_sequential_rx_state[0]_i_3_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      O => D(0)
    );
\FSM_sequential_rx_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => Q(3),
      I1 => reset_time_out_reg_2,
      I2 => data_valid_sync,
      I3 => rx_fsm_reset_done_int_reg_1,
      O => \FSM_sequential_rx_state[0]_i_3_n_0\
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF24200400"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \FSM_sequential_rx_state[1]_i_2_n_0\,
      I5 => \FSM_sequential_rx_state_reg[1]_0\,
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data_valid_sync,
      I1 => rx_fsm_reset_done_int_reg_1,
      O => \FSM_sequential_rx_state[1]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[0]\,
      I1 => \FSM_sequential_rx_state[3]_i_4_n_0\,
      I2 => Q(0),
      I3 => reset_time_out_reg,
      I4 => \FSM_sequential_rx_state[3]_i_6_n_0\,
      I5 => \FSM_sequential_rx_state_reg[0]_0\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCC0C4C4"
    )
        port map (
      I0 => time_out_wait_bypass_s3,
      I1 => Q(3),
      I2 => Q(1),
      I3 => \FSM_sequential_rx_state[3]_i_8_n_0\,
      I4 => Q(0),
      I5 => \FSM_sequential_rx_state_reg[3]\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEFEA"
    )
        port map (
      I0 => \FSM_sequential_rx_state[0]_i_3_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]_1\,
      I2 => Q(2),
      I3 => \FSM_sequential_rx_state_reg[0]_3\,
      I4 => Q(0),
      I5 => Q(1),
      O => \FSM_sequential_rx_state[3]_i_4_n_0\
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CE20CCC"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(3),
      I2 => data_valid_sync,
      I3 => Q(1),
      I4 => Q(0),
      O => \FSM_sequential_rx_state[3]_i_6_n_0\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg_1,
      I1 => data_valid_sync,
      I2 => reset_time_out_reg_2,
      O => \FSM_sequential_rx_state[3]_i_8_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFFFFFEEEF0000"
    )
        port map (
      I0 => reset_time_out_i_2_n_0,
      I1 => reset_time_out_reg,
      I2 => reset_time_out_reg_0,
      I3 => Q(1),
      I4 => reset_time_out_reg_1,
      I5 => reset_time_out_reg_2,
      O => \FSM_sequential_rx_state_reg[1]\
    );
reset_time_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF30E0E0FF30202"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[0]_1\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => data_valid_sync,
      I4 => Q(3),
      I5 => mmcm_lock_reclocked,
      O => reset_time_out_i_2_n_0
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => rx_fsm_reset_done_int_i_3_n_0,
      I2 => rx_fsm_reset_done_int_i_4_n_0,
      I3 => data_in,
      O => rx_fsm_reset_done_int_reg
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => Q(0),
      I1 => data_valid_sync,
      I2 => Q(2),
      I3 => reset_time_out_reg_2,
      I4 => rx_fsm_reset_done_int_reg_2,
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004040400"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => data_valid_sync,
      I4 => rx_fsm_reset_done_int_reg_1,
      I5 => reset_time_out_reg_2,
      O => rx_fsm_reset_done_int_i_3_n_0
    );
rx_fsm_reset_done_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000808080008"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg_3,
      I1 => Q(1),
      I2 => Q(0),
      I3 => data_valid_sync,
      I4 => rx_fsm_reset_done_int_reg_2,
      I5 => reset_time_out_reg_2,
      O => rx_fsm_reset_done_int_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\ is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_locked,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\ is
  port (
    data_out : out STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\;

architecture STRUCTURE of \gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => status_vector(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_tx_rate_adapt is
  port (
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_out_reg_0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_out_reg_0 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end gig_ethernet_pcs_pma_1_tx_rate_adapt;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_tx_rate_adapt is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_out_reg_0,
      Q => gmii_tx_en,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_out_reg_0,
      Q => gmii_tx_er,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(0),
      Q => Q(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(1),
      Q => Q(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(2),
      Q => Q(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(3),
      Q => Q(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(4),
      Q => Q(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(5),
      Q => Q(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(6),
      Q => Q(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(7),
      Q => Q(7),
      R => reset_out
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JxZW79a+1dkW0qGTC4J4k6zcwv4nuXc0kO2WXhw7AuUlaKtuzg37aQwJnE9h5pX8k2hGi7Qvprir
3GYS4JRFvvlYqkQ+j/qBsfCSxawKHbwAYO/pNfD7A0jTaAGUks2lgK0Uti0SoAnfVzT1EPzGGBOW
fuMoV6X7zHZT8q0zQto=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G4idh8B6//k+RYHvTO61vdaHOwMo1maG3NmRdu0py5KnF0o3Th1DCF3B1/ANOncjZrNRk9oA4DAe
gEK6ryr2OUOP1iyUCl2DW0CdJ8GnX+gMPwYsUv8q9QV3wSMyuY4ThVBybwX5wuPFp52CMkHvGej+
wSTbFDbU0Z04XqrUpi8vL123VLpDgP4tHOoeV1XbICHPjWvj/p3E36+4mrzMYtRv1A55AEZnS+8m
/aEvBgiyxYoEbZu0ryP0Cgxj0Xutbq74VqZ6XqKC+Lo4sW0NRsLXJ8W4F0PjbAVatYAEtEJMPydw
hT/cRiXN0g+G/3qOyhVxaIXmvMdoZDblx8HPXw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Huw8aOCaW7iSZG69HEWmyvFNJvBUWnAERD26KdkWIfm0nq96TxR/D9hBnKvP/6IUMM/CayB8eo0e
Fu3KgEPF68xVBA1uQ0AjpXkCMnEFZdCZFVxlryfaVTpIM6Ymw+dBtct7wR16Gp7Q5qHvx2juWSlT
RhBtQd2hXAeC6LftkNU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EBIXO6UZav9DhR9H5M3wktjahDa8pbKNrg/NqcieIGKdaFyehlxAzC/KjYw1fBmEXeFe3fycDjCo
EOIMc6EeMZ+PZ/lbSwd2DRrhlLhGF6cgCrsD0xaAyMlr1mxoU47ywng8JTHxqWe84hONRpZubbit
2eplBfzSxchIyWhNLfBCWXo3ZIUqeJx1FDtixt6nZOasZUB2f1ianrefGIRU9XL7beiT8jU5K273
Vk5zkgC3WjouJo+JpIuZEXmwASZLCrtDMl48pOJlz3rXr9RLR83XqnY3Uza8803/0J9C0rntIwvL
aV8Dvx7D2iD8JBIHAc3L1awh5kcMKfNsRmJ3Mg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QzfaCOZgDL2MNVtPzMljg6Fn0vnHabqnfk91lUbUPiQKLBvv/FZeq9K9OngS1fURBK3c2BzHIjw/
UjOPiL6+IbPLHvcZtvAWHNKCIqMswiffPN6MSlxkDtGQJnsdTHkVN1wfNdO0c2HtRtUjPNfRrieB
YM7C8UX1r3S3Znv6i05CQ92US1cACfblCh0ZsF3qQ8xOEGAD+AHzEkz313UxlfRjPHjV1J0E7Eab
hDhURIisY3mdC7SSEFW7auXaPYyT3x/Th89ld484mhEsNNmQlt6lL7W8U4tMMFygM5+Dr9ImAjIW
ZBp0ca3Hl1YI7N604eia6flvpYRVhLg7Dd8Tiw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A2Ibv3+wfHHqZHKdncCkfbKQhoLICK4EMBMqj8jArPqpMG9WGDotMhVpLU+24OVs+YQectLMt4cS
Hdsm9C/BgFHD/D/PZ9K99PPGrvRGU90Um2b568/kYD1wndmmrSuROH3jiyBxXE76wrr3iebbMBmm
Lh8Ge3PsydmeEApngPVx9DXjgmdJvPZH0BO5oDet7zk2bDlYfVWsqo0tdP9Sx5LvE9OCAuWn+ngL
AGylwDmGFPdEeYRadFnbRBuMYyrV4ZMwtdmyffTM5gwaGuz6f6bcu958Gz5KwK+8WOU0vBrxYN20
Hn3OSE3SEMScIunBAGzZVcxkRyQov5pGue8rwg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YyIRqgrCwUyWcybWSLxdexXkajPmvpOwIiGuzJgGbf76zkp1yoR9+Mt7N9I5lJNCJ3+JxGPDnbcq
TSXiUvL5qskkbAZvnzG/hWuOwdz7mwr+UnZa7j/qcFiW4ycflo9KUTqAlW11La8VVAqBeOQOJGbo
pF01ZIJgCVaG2DE5HO+fBdZIUgxrKq+3u6N/hpvaC0s4tEoO8R7G2HnEhrM06SsBUyxJgAgnC//0
Wyp5wpqBz+wYbnX1DPc77dmQoU4AP8Q2qJlcK9AkmWOk68/5EXIJtVuwR1e+P+PmYP/lkTs2S8r5
A5PodZsgZcGxgQjsSxyESD+Rw77STHscmZGthA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
uehk6NpeHGF0sZesAMxNv4IQmI7M0WTZMns7IAv9lmq/W2WiqCIPXnCeyZ959iVqcjGXLUQ6ifru
NVOEwhZrxFj8e9o2Xm3Aje7+u9r7h9FRgI0xCJ0QIT3pSavkcEsPvspA5ONHa873A/okINcW7fFq
HN4jsz3/fLH+p2BcvJcfn+LgL/K+vXvItE8XVKXJmgzuN+7UPlmE/GfTREqv06pkLXtzhxIlU/yy
6L3e2J5Yf8IJ1QwcJZxDNG+PZ7/12mpz1qUumti8mUa1bdimunR6LkfVwbGxdHqGGUF0ucb6c4Z3
OkUu3JL91SOZfpnkc7PVAiakNayaaBkBsAI2WDAZHKCnlBtb8vHU4YtW2GyNDNKN/nHULLZcnM74
aepTAcudXh65TvOZwYU8kVKoxf4LxKRh0MmNuzltwMszIv3531/FvMToczxnUzVG8ofy6HS9ndzd
VnNXZ21pZzAOsxyFiBtM7FpRhza6FvSskOYx4it7mQkcM7zLvBldf7dJ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Y7gRwj9TP5ZoSmGqdgFVI9zaQ/L/yp6LgngCSq8Z2WH2eyR1mWVOasP6sXWadVlG3JIzpd3C7Itw
RKYz7zOI1nu/XYwe6vM/bCXCB1MmHtm9r2lciz3npMtse4U53vmFKjEjZPChNmB93kG70uzNd2Xl
qQB60vAj19Pb8o7zioRZ0Ii6URemEHlPuAqOloQK6Qt4Wz+OdYvgSZy463+D0fpKuP1FZr2bKSQp
ShPVrD7EHf+zULoWpbNPzZyFm/IL7312un4XVVEFSMkWOK6py438j4Fm5mGnqjAPipkJIOB5FKxN
OM6PXAuHwNU7agATb+ELwg5TH3VoXO4SmXft9A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 225504)
`protect data_block
oG784IgmgTWy9MeEUeQ9EPE2Qr8Tl7yauEAXkwiuZVq4uXr9sqiqJI8gooniZXzdAX41Gee6jxnk
wG2tR+zwMyarhE/GulgdHhJXD5Fy3G4WRBAooRPyZqawCX8HxUJI5sSu/0EWt1lXluYCIzOXN/Sg
2Ze9BXc5eAflN3FUX+G3xpyOF7CQoNl7CicPhUraEa7xORpwqWqa5aDEX7rfm3SdhycW8iyYMFtO
X5+6/2BKJbvMSV9GX6tBczUH8jG0RSWfwMzD8RqC6ZdSEWyH3EDG8AlKzlUYN6ykYgnGpJCdBWUk
gRej+XaZDVHnhImn9tsQOD2PioFspaUxu2Zl6LZXXJgLdbD2ZC71uipoKEMG6gNeZltGkXo/8LmI
f57utnu4E3rNXu0Go9Kccqy48QsE1FwGgVQ2bYIBQGiIcOQ4zhxBe04MxkRZKPukC2yLKpnmDJ7a
L/5N0dncOhyOfOmayvqHsrH8MXm2CzdtG5B+NPMalc4wHBqfXOVGnuCW0Cec3YR9A7gI9I5asRLR
KnqILq3AVoKQVS0wIVhcPjUNrSQVCju7sB24fVlN3QuOJ3XDNbUMA+fK2vZlXPXb8rIgStOGOT9I
nYm/aVe0n+HEVZ8Ab08Q1aXganL4hR1H+M0sPLL5P+I1bgcdkA9jaBsN+YjM9M2MerYUjdlFnZIk
MyUu/8GuSRgtlJH6d0fhjhoUB7m0C9ml3f4oOzaMqaJ1s9O0TzqGBEaGh0fWw1d5WJiKwPTdKFvC
pXTav6hd88KjHhNjSlJffGDcd8kdYjQZHxlfEH62nswZpz092shR1/cHx296AtYP3BVVa/EmBnEH
RSpdWEO2rIJG3hThMg2P/a/sZJ0Q5EK2xJN6a7lZu4OVqCjszpjGwNKJZtkT0E4X+wQJLpJ080Om
a/T9gIlJPE6mrdn4NusoJjeE2e6FjAwheF2zzBrPn0KPFQAoGYpaWWCsdtO4K0pasdg0VfPfanwi
OOtbnP7NUBiuzAuv4rjLdZw+CB/pQt9H4tfs4/aJ4xnxroOMYyWraQkg2jl2HlX89CHpUgHOglVb
Q+n1XpiUopF/k0C3Qa+Bg5j1bd8S1J6V/g9pGgM+MS5BQoEWTni5j5M+gD+sKToM/hjmDUPWAQdh
GWMln/BLeIltk6NKJtJ0CustT4UjIM1rk2+nCS23xjJRIfsuNh8UdfFwB7lzFtax4ZkDvxzlgl9E
7v+0FteXQb12rs3yH1o78mzqWun0pXv1NmnixZzFkMNemDvH5/PusbAcmhACDthM0rI5mNq47YyS
r01a3jcybgpUYp8/+yUtT2Q3vpYbONzo7OAkkY3VIoV+Nay1P7Zj5/Odjoux8/MvVfSFbCOp4H7F
1OUAsM0JOqbX8s/G7yXC0fZ2q4Dvtnohtwkcd72eYH/wM3ShnC+hb2Aqy4nkHl894S54dK0RyW+i
3JccdxYq2d0gqJuDre7b1+5fmOHLywXZ6UO2iD7etS9YbCrQjYCbz+SYVzj/TqhOHVbZIvDSYKuY
C2f8pyUb0d7je+U6PHw5fqv8w/6T+BixCo68W2u/wwFipmtyYNGVB3gj0Cyagf1bbkJ0JTGr0Pgw
oFAL/4XXOZrpSwQBHF3TXVTwIWLdeSwJGXQp3AGOYNrvZKO8oFwLqcKMgvrWZm6qFuQFlHLoiabl
7ER8EXahdm7wNh7MPpHWAmSwPX4Cu2qwiKymHX5nZD5jhBOwTtXErmVU04ZPD5MeCm3/a9aoCPUm
GqLtFJpJi09jIZ68UlbQGt7QsiMrAQUwrWAH/VJpOW0YQC32uL9AvT9Ao68hHgMw8qAyw8NhIA3c
veL7iBHIr2zFkzN6BnouzHI62EjchQnaXdbqt7f460wrs99tczbp3SNvCGk2fk7QTDPPilUja8Fw
IqYND1gqUFoIOHsi291hSd7lMDdUlnJCvRG9SFfo9gWPyj4KI1NvaYsvMBnQn9J4sj8Bb3sXrils
KbCrgwIuHpEuQfOXDa9ogWiiezaGgGjKimV4Ke7uO3J0h1WcRq+NAwXg9xfZyZ9zsmp0fHrlgh9X
+mOm1+HSfBbifmdARcRHeErCcVUEmyQychKAEVqNU1QmFoRiQO+T/jlT00b/qitcN54WM5bOmovT
2eXxaTl8zDoG0CBd+ep5PSyqC1eLj3pQOFKQiY/wvzn0jCqEDemvrwvdcXmbe4Xn4F0e9b9ZnDcW
zk5DZB4oxJY1KjGTqUdoRLkeZZsUD47s3G55OjCjgUR93d92RE38niClleAmvWyLhojOY4WWbakG
LbWuxSdNarPsAcHtEkx7OySExc3o/jKGWXfzOYDKZbNJXF6nyZQh1lpkMzNfwHO7VucvrK0cLurb
juIuSZmc8oYTxBNGMLWyDvp6itZ0qDyPwOB1v+O8vQiFzegt11oND94tXTXYFmY7knYEwXIc6wqL
FE6753nTgSKn2YuvLelFVaJUBEOk1G2+EDGRevSHiGBx70Iz5z5PQ+IbdISjF+gQB504BNE0fdzn
1M5sp2zzCS/AxlX5lwjXf+ELw9yPK7NoM0Z+6Qdv2EbMzTgK5Rgbjq73keJ02GFtuWlyHfIF0550
LhetRe6DE2YVichZMTPEn/PZu66TVT0CiTiCFtXHe48WF4IbEJBcGataD4T9FbfxXMNYub5BEr5y
cbPcoilTld5uPPAymCjfAtZZNT6NOAvOdgkL7nHTqMhL7qsEnefrRd3L60My1+XqOvB0U75nCxmI
dzXy58ZuQTgHqMSdH/HHotj2qRL9qEsGifVmcpXof9yRJ1atVbWus42UR6Ep9HD+Mhe7cz0iZz+P
g0YaLvH0lMOGFwRWv8V56qNecSz9yEpRyl/iI3lo6PcuMmmBt9qI7oy7I7EQPwCFTYY4o+eFz61x
4nU5uBAupntOWByfZAsnAXlGVKTWSeIrwwRsNSuSwCWnlW1RgC3Pb4VC25W6GQsldU0GdZ8ZQduy
XGFAaYXwEJP68E2k7bnZftUBnRaOYJHeClNE1ZEpigRRDjJFiLq/bDbaYcw6G0tBs5VLTZhlowVQ
COCjC/+6luKxgBBKSd2sQ2U5vw01FdTR0e6w3PHX77YFqJIXVB357+kgt18X1bTzd2p/1N8rRAVk
M4aZ+sHrr+QinO61hGVBGqMbsgh8jnB9+ONFND+jVWcZhutukYhylRcTrvCD1XMpfsEMiP0YQzNx
g6PWEQOYOX/eTBOP+++zEtszC+pazkuN6uzAMFCy8smHhEuGzUyZ+K8ZgpU527OpXJywcafLB9U1
1bW4Oc+h+J68J5C2SIiykkmeO/c/e7HBN+fXaNvt/XtKAal3Gy/LGRp7AT/RGizFuNDnszdPO/EC
oDS3E/nRKS1lss8seeXldK++oy/Yedp9osgFyp/PUWSgASh2N8O9Ull8MVMUkGFuDaAiMIWjTcva
3Nqkp5xXaS8jVZlsNyg5cL497bKwni03VIhZdtmXGebY+4I3b1CQtHmxWS5E+EOQpRBnIHeIuG9b
tWQloh3G6HTMUmRidQbTlYEkaWbqZbYI8NoHf8BgBEYl8Otm+ze7LiqsVs7+xHrgwZR+K3ExRH4W
Wt42oU2b/y9Zwgw5uxc6FEIb3BpU7IYSa7txR0sR0PqsUqvUApqojuOu29WqFB3ZgKYNURmEt8n2
3SQRtd6znpYlFSMY6Et5HaAwizi55gV6AIgKPrA8aZnwlQ/8+dzEUvhSD1z6vNgaeDyTiqHY4gaP
OjCDXQBUL1nJ+9X6w/fX68WSCH/C4Y2djYZDDG+npwVJr1Vpw8+bVXAOS6XEQTLCFiPPOpMBZzsJ
jSxzhUwfduU2HAI309MwgneIj+zcCArr/JwEIBrWiwsJ34C1JdWCqmz7fPA4cdNi3mcoLh19ovs/
AGL3kVaMetpSnPEPde9Yuq6jh6E+cANPDHITIIJq6MFo7rf932XbeVdy5cmeMYeg+xvpQx4L4hDM
uxMlAnHwT4hn7dRXGSWX51oaI2K7pepa13CIbp2q92Ex+m3z/kju0K9heIrokcoaaj57mPm6fRfp
OEfaGPjE4UzDl94+CD9A4dOeKZqfM0RPNF/0fpurptd8P1kQ7GtU5pXfLfpNfMzBsiHNyr1FbiSW
1TDIRCNgkrzwAF8/gjHZuDQDUb2Cmo57BKabC4tDZp3YPzUXUlKmTW9W/ssu3EYmAa7k9KwZ+tEl
TGBOQu7uBpXzO3b/+bxqiiFYWM+5qU0an3mPm39qXPN+krRgNWHdMQXK6Kd6z+4MHMMRpO0Vz1n3
Pv/2K8njXluMhmf1ZaYwtoJxtLqI2MOAldsMYfVxVXee3pgerD261DTpgNyPVcb5n7THwPfibXtR
rcdNHdh5UXfsi8F21NE0WnExXw8x/sRjDZuWMLlVW6SChcHlMS3FOS61rTpSQSjnNSQOvYDoMEIL
shuKH9ywrG9qLQb+pwHDBCK3BYs/46DP7qev+W/ely3vJ2taRsOn6yb5Ngri1LefrdC6eTDMjsKF
X+dn+Tct35AtIkoYblPiWuOZpoFkUVw/vBUFXtChF6JLic+uNDBk5xWwhCrQQmqfZ8+ELRQ1Q/Zh
ECzqKvNRyDSoibdN3lX1q8YHcCrKFbD05t9IhlpBAvySYLJiGaRfL8Th2Zr8RiwwIYNUwWy+XFXj
dOj5Bk9z1CROOHJ5KzhwfZWEiRNnwLDskfQtpE6n4JdKMyQfT6HYn6l00+9YgRZ4fIW12KhbwtO0
F0fwFT+9XHguoQkgR8UPlvbVu2ZG/TwyVkXnAQx2pC5jE3IIikO2mzykEgShRfiRdYXrkft2rl/L
BVHgbNR2uerlvxzeDaWlfQPjrCwmwnluSu9a/Xerwjkq1lcEnNsGH+6eHSiydWM4U22OOk3cAX9Q
oJgOHRHbRfyD111ph7AaIepYynutoKApMMxd2zfnaMHiba97FOldztVOAm6KwPCLPybwx042bWsj
0Oi2umv0r5FOIyGnmCy72OKznklQz2lO2SwO13ipEBFbmZUcInezTeHCecmf0nR7QA1l5Tb+NU+e
muHtTmf/0+8mIo36Ykp2zvHR1CjZ9+JIsJt+I+LDzZEXL6gOV5YAcNqZbUqv0eDUgaYY08vEcfCE
AIEGgoNNC6t4WZuE0ToasagRdxpJ/JVACYkTPgBSnzJ/mpvJO5MFIPab7CtOCUM/DKrk7sE1YYMw
NGv47aM/MJftyW3FpkAiGhuUWlYYESLVT4PzxfKWFedQy8vMJXDh6Nn8iYWsX4uHGEQlvxI5NnCJ
IM91yg97TssGrOut0D0rIeFr0n8RiVoGC894ZexKHRdCIoWAr70BXpaYuq3yDVOtnTuCDc7vGTZ/
oXOCXuHf3LaNGL8IWCJOBDpt2UooLTnvWg/HwOHIwnGMRskNP5zFToDaetTT0D/oh8bbkkW7cYS1
B7ztWd5KawSPmWt4+W2IyQ4qq3H5/xAW7vHzuqqLOnLUoCajOICQAvpZT4a+Qtre0y8E/FPkxoCq
/TvLY2NEuv5FiT15G2MFjgQKrk5pEl7yAvXbl+dTYzLcQbpy9MrwL2ivy9A5vx0gtrb/PdRqhPUm
CHA5/1gF2xa1YtvdsHnbhwJc3zoFzmStC8x4cGY02l7SKI2DiGipwmrb9apJ5ZnZiTCnthOI8SEo
nh8fnbd9VDHXbonijhA2RflPkHLqoMOyXa7RnPmBAJcaiSl3pJYVDdyvgBt/6RkYWYz2+wTNF/2b
IfPx+ftLxaTVBtmNis8VBsw+AddIiAMqB0VuI9v1RgfpYpCXqpQq4Gb2HBKCuUox7hEF61F2LnbX
eJZvN824AoB0OGZRz9wWIa7ZYLQG63a6xESt5fYkUNWRiSrWwL6h30cd+9akQHzs0XIcj5R/HF7D
WQO6MB+T5Hv9jMgjFw0+QxKKDWGfRoYPGb9GD/uqfbPLoUSI+GPOeI0aeYRQ0vaLTy+HwCgzQmgO
46ooveSo15lQNYy6cPVlcV90GRC/n2VkjNSho0mt2UPlM+EkBvPmmz0uww6a7AU+iE3X7MEGfuIa
r4mhKlzjsOKNuvOpLMWcsUY5YRxGg4KPr3tGBUKwwSYrSui6lU4oYdeGILQLhv7Qa1VBef0t6JGR
9xaNyeEH5CxTGC+Tf5hU9O/877A9JvYRVJg0AkggoUk6R1j1Onnycg7aPuz+NyjEmXC40vb9GxRB
1J7V5hzRHNo3/xeyY+3zGA+/ahrHk5BuCj+i5nwsLhcW99nOOAEpjkB2g2sEzXKPf58PjJNCnROt
3om32N8nLRXFqcoB1Y9uPSkIOBXlxzUQvzLCUreF+xEYYvskl5zLqxfPliZzySvbsp0DrApf0AtB
yB6Kf178Bg7W4+qMXg9gabUp6Rd80foLmC2AMYzNzNCavJWuJdlNBwlJwzkyJwW0VvQN2NPLgrWM
piv3fjewronXGkNYk9vhmRG/XnSiaGFjiPdNXbDD9bDN6eURFyCe4JZ9H2Iooz8VpzpCCxl6D2J2
aUn6M8AmHAWSv6ZUkmQJXXi9Prk4VH+CVe4vy8VBnbulXGyeFMXiwoZpM/r3jH1tP6tQIbjRsdQ3
wFEvtG06oOXY0HJDIbBR4gdZsfI0Jr7Lh3dWtBp4FNgx+wfz79VmImcQFgLPi80Uma/t7yFDkzpj
3sD0iw2IbASkjJhcouKiYEnOSdEzKQd4Yy/Lu7woamZw5K9slfeYEpL1BPNHAbDATA2G8PNlLSfg
AzPZx11tuM/JJPVHddXl9t/D+sJ2j/Rqzd8ZmW7KAUAtqPyFXcBzB5j9Psu9RqoWiAVBdjb3t6lP
EdQXKmVEmOCUyjOmgI0FPohwiP/DcekYmM+6tgbjklFYMnWilvq9U0JHCZPLN9d2motbSHNDs/1m
yL7MdMHVZjAZ8YO4WL5fngG0w630Ac38rd5K/ui2h6vPxc7oil9nm07xOA2FiLspiompJZCqWn2r
hZJjIh05UMt5zufk3X7BBhpgFOoGPAjMuYdBBend8SZqxfryagXXUIVbbICHn+jk9aWwvY+pQKWU
pn/zZ96qQDybAubc5xPS3BsR0HrBs2qBQkUdp/c0VIM4+DSzvk1hKfKFLfA7gG4A9r5IcHsBY8de
c5SKoWsTnX1RsYTe9DGYfU9gZ8lpPQbrdPBVUPa1Z+g3a0U9YlKw/3adPG3v+Z/+SwpkkbnFyTtL
v9ZwdMnBwlFu9bKXq2akec8Z3Zt1Q7VhCxUYICQ157aTCp2jN01uHWNWguUvh6jX7Re1/TE0Ddac
mD4QQG2gqg8FkIzULXT79if6vPeqQddarlv9zNhsl4bz0Gbwob//fiShoaKPneXVZhsXy9i06aaP
XirpLm8j2VIpKBdXQgmPKONZDr65IgeppgTew1GeVW49S0ETTEfjrZ1Zc0pP1SWQmduDIiPLv2Vp
w8QjBfZGXuALzruaAwrgAbhyQXd43XSjuWgDplbmrKIgzp88FMPpe6dyXGHQF7M/8wWYQwJz161o
MBT2vzp7omHaHxPvdA/5tDGwIZpxCAWO24UTjCu4OtzZdfofOo+LAswBkTLIaF9HsUFO9xun/y1H
mFKtcC9ksFyI7LRaZIOYoDrzj6JUkH780Jyopk0znMMN/j/iZ3QM5eHia2RZ/fZv3G+crbqqpXy8
/aQGIB1oUCE7Cf6VHJ0WFOesRQtc1TE/JUFR7WaBZDJbpYxK5MZ8LsXEFAKCQFJ7kTUse+QnIyrZ
o9pCrSSCdG2wqkJvV43lsqiJBV+bqD8EZi/FZ3x6t6b9iVTOpgNVCtxJoM0mnNIJjy1AlBXu2W4L
mI8pgo4r1jie45Pxz/uBGjc2FgsH/AZuhKbP8OjVdk8UEKSUiKpwAdVkElerxUHXNtxv8QUVK6Ez
RS9uVeSA8ACOUZ9Dcm7WSGvAHNSwrWuv/YKa/nsbRs+/WtzpPxnYTa1606ls/lUSEXSi+lrNKVn1
6NNWXJ1YN4/2QXMMey6OFnQ2MCvZq15pGf2zOp6P275fNJNAM5itlXG2+ZTIJ4BB5aOtO7aiguXg
m+FH2+HkIsyPO0txz9DBqxLr1QeF6BKDYTjHYfDfLwID557c2M1/EnCcrI1TTyMYGcqKUp8qnTXn
TsQeVbXIG/pN5OjLBdiyPvFa1m0oojGBYJWynzJxeji9cexO/sgOw6PBPa9kgpT1bk9sbF69cf7Y
ZwLj8ZQRQZcwyuHsrDskySL9d86usg5NqJFSrT/Hl87W2NLZ4pj23XnE7Ji2z9xChf1V1vWt+r2v
rAwMp9wFtGUXnKTNsJZTodOidle4hM/29VEmvewnbvh8tzv0u1m30LWqI7BRRO/A+RaGe/tIA5Sy
Aw7U9JLVaymaRVCWLh6mDa286JvdGpNBeciezgjL31F8B8jh2Mm06cdlkGFG4cGEpEASp79kuDbu
wQIqFanvj0jyuqw9TxPu8O1Fom/VSL0meTGEqMzO01LRPs698l3N9CHsiFcoAPJJozA0u1o1c6fu
0Zbq3mQSHhocRiRwdRmq/rE6hkXKEsos/6qwX22I/kD/BDOXR0Xb9GpvEsUOmlRQKxIDbFl2dVJE
YqRLEGHI2Ou32WAGC/lM4gzF62kTDR30EPLJSsqAlV5Q6YWsie7ofi8SJglIh+Sen+T3HOZDPEjZ
EstLvescxyco6uCtWz3WadH98vBzLPgG+tmxqtBhnWHhmaB1WbpiyjBZb42UAgG3bzCjNcTArnTj
l0JvpbHyD/nkEg9nCW4hHIe3xofiHvQQXxVQVmUyWe/1DjHz0xPH5dK+Si4ays+nA5V4dZF5DCR7
Q2kJyPqc6IjivMqh+eOjX5zbqufelvjphG4GMXCZg7S6Scl2cfKBAaeW0fyHm/1P7Cye9npC1Mq1
SyGTCV/p9jXFAHVrWE/DQOMtoMjGmDqHrh8paJcPS4ZiYOHwjJVCq6DY5bpA6ZWZEibstowlOAet
cwtbU9uUxECxmVCOiidvUsrVfsxRIAEhY1Hvr6ifNOlP/9/j31RoELlQXw0XQgHLiOZS+cBuaNj8
iD9HSuAy1TknS7Hm5fFnDpx+IToFtXr6qqSVzNmq0l8koGg12RFF6FXVhACASkyVJPRhb8QVAgey
gImUrKpTRjyUBKKDpt9nBVOcGObZULXZBwGg7TWnR8q2qECupsHv+Vt7l24J8XQjdCcfnixphZVD
/nADXQfb32QtUnSlp8XzYnwXSnUL674BrTxSIRHnRQ+9Wdz7OzjkeyGoGnW5DvvSOh+fLKifHSFE
H8b3/JGllVC2FmWiWCHH8qGen91M7Ihjixr1d7sP1YwJiW9LeMzVRL9zgX+pyF3TscTdjUgN30gD
x5xug6UmwXMbXeLCqMcdvbOCmg3hhASsKWQV8lIZ7btPUUVlcBOON30E/8mSoxmU5KV9hcMlvBNR
SJ1jJne7C9+IqYh2bhIcPjB6Ip7QHUukOINoxkD30lbR6BgFS9NtJTbCL+9/YwrpoJfvJ8qWY4BM
zAnOi+XL6THQIymIxHl+0BdgREbdYBGWXiN6S5792+k5fdNo39P5ChJg4dxLgEfIHVRuz5zJiJmy
utzt4iCFm+/YKJPoADYZP6/SNZLk+LNckU1WCynvHAGsJN/8uMswJAqSd93yoMn3LVcUemxv6a+c
DYbBFbXiDqgP6wu49xo1KY6oO9erYKbP3SVfj8u9K774EUkob0rDlblNBkX1I1saBfoxjshWJp8B
2f50E4GG6uQCYLwK/4/AhoTCRUerdqVBQQ32N45A32V1a8bkNDOi8NSJcK3joNZtJrCzspfJj2qO
ilNJFLrghD6RQr9P4yX3LRWakChI760dicexhcDCu/8uJdlb7tyVgaw9+hNzI5p+dQyKWhxm2oC9
1+MXow7fNdRRYa6k+dBXSwwNo2ktQ6Oej33QQ3HhRS21bj/1ElTv0H9wsg0mA2o7HtFmK0nke/WT
hN2mWMwX7/B8DDw2y4CLOoiuFWVQ8fQV5VNTQ4LlrgGBzf3hwrmssp4JfH8EyaGx2YiFxmcD1rpm
rPExK7GfUix8ZeXeucIttdTl4PTlpwf4ST6Ikw1eDB760iI7Rw6ROn3yhhSnfiu/QRO3yIpldP9f
vssVBHOxU5dOeTw9jpqK0mourq7vGgRFd296vBwE0qcR5AqP+3KIyhyc9vSNP1vdicb0htd1/BDv
0Zk/wiJ6RNCJVJCpxTgz8xCSveM6YbdN8xbYFl+YfV84XuWoOwLiCF/b61y11RZw5xq1y6pYqZCw
trdLuHY44rEjXIPY6dB2vjTte7Dyk1m7W85/1cpD5feweezRBk5Jymc/+znoTHiDad1L/Tq+TQyJ
NW+2WgGmBYOEt80XNp6jv62+Cj8WdmtYVfa1ctt5JGbQdW25VU0GKMOkfrgUOmknO8F0gRBQ211J
7UHyUWO+O5/5eJrQmQK528q85Zogo8LCJ4oMc432Og8d2zAFOtrKCzcYOiPWgo+EpPYUvJlFmapT
GBGvRFM2p86iaPFV+jtrlYauF6pMqQG+zmymYeh/1QC8kLJRiGq2mP3MGbeq9EVkeCGrd1ueSVOF
3byVtCry3XbdYMfgOavQHpzyy/5XK9Qd9IIZZXcyZv+h8hkzVdxkRs2xa5cL/4M6gW523GmNNzd/
WFmRpKqzfK7jCoHkGfnp+6DUFf4d6RHbfL+zUSfNbGz6F67oPcAP8wwRO96nXxXkeBYXbB/0oHwF
UkcIqc5sUfVoHcreTlu6hGfqtDhnXgEbI4oWfkHqtoOqtiJtwkhBGl7qYbUFqZFL5Di341EWtBia
OVwt8Eo/pztxzlteHL9V7FTaEzZxtz7Qh2U0yH9YMZo7N0zUyiVNRXTPbQJh+NMWyzYpHYhOBAFu
DWdYRvUy8JvbeCFEKMByX7nrRYqm1jkSDanIheoDqD39+f4p/nrk5rAK1pmV95nfCXimvQYqXdD0
GbEZNBu+2Sk2HHpOStknLmGEDFu2uvIkGF2uWTnDbhv/o0Ql5G0GOrfTEcZNVpf45kmujgFHgZgM
5agABDouPpU5OfbP9U0bbCo+LEM6Z3lnssRtMR/2r73JKDoXtrDEyLozYA2R2AwjkVGvU3abC/j3
MLIapf8nqPYWxloPiwsTXxUWGnTRrtY0BMEdbjnFQ3Cj34CKDXVXSn+Ylr/rvYkUKb9MMKQDe6zQ
BRSeed14MpixCxy2TPc+l4OkQQtQV5qs0HVqQD9HKJCQ6etrQylXiq6Zj1p7eijFVbSHCg5Neaeh
Z7OZKfssxbueOLPwMSDxqhPKvRylRrJEvRKENz9H45qoF/xFGR5zYLs+in34q44uJYPAxL9BtaQk
NZymQyKiLJpReINDSrPwP97VNJsjsoOwg2XhWQxGHRwe8s+GfcLCaXIAS8pPs7FVXvOGKNQaQUqZ
W93j1hcDUoUdkHgklybhrkUYz+WBF8VSjCBpS8meWoYalzfssNEWs/W4B8zPw2AKyiToUdKSRETA
vH9GjNL+Cd05DTyQXjNldDqwpxOtXrLvNvY3L70c9SLGUMi7TJzGwypB6+wfH9Zu3eQ0HJFcdmBI
OyosDKWnZyj79NPOW/dkItrO6MD+tFqRA97aKA7dOi//1xtH3+11SS+sWt0jE2ls3VyElucIFoOB
SOwbFFNZnj/rlna+UZdFnLIM7Ft9wCYCJpIryFX7GuaB6ESWT/GbvMWWvr/pJUqdGcYRQ8SAE3B/
xeYOoZEAaUe+L9BHUHmeSs3oBj3fyXT4PpSho36D9BCRY6bbMIpJ4gcTgprnMWcCDbxwFKWNyhNV
uB1eAe5kTIU8IkHJdCs3J2cOKKcoTLOBnKRf8gpC5X49TiPRwEy4DE5eXsD0ZKbI9+S6EYhBPbcS
+FEHxgtPX3GoStGqN4wbtNmZbi8Rh+YSKkHh5zaAHju2BbnL9+gEe0LuQXQigr+iiUoGVxlv+k+r
XhTC2pjAAfbZ0e+dmuyKcHiBSR68LEmZeP8jNn21c+9v+wgr0m4BxcPKzGad7k6mFZGSichEkdAU
yrYbMWOfSaC8906lQWfrFAki3k0b6DOFDrZHaPBbGv2gqkxVeFLllNVRBkOYLQyNMEeKYy14SQot
ATvJ+qsLHAe3nFodYZ2ttJA+STKrqAHv/rl/a6EpeAzwMCOctMQ9Q6OSfHMJ8r5MzBpDhZWLH2Qs
O9rwrCqCfLXRBIPK3ATH2TF11YMK+RIbtKKRwLsT/+MXz0JEhX33FFCRBysrRhzfFF0ZgjL4/NZc
e4Y/t+fvnj55+0Ax6FVoPGmMAyyV0bmPNQgCx4AhsbT2FwHe1CpyZQRxqV7nIVeCl0slfvnvBSLB
VHONlhE73guBpHuowUZ7g0KD1Q+rwYhxbRNB+pBQVvEGgbVeQgL1OD4tjrs6Mt3cIBOtemVMLNA6
wHXJ0uWsvBcguTTDePZbidY/AAiIeolGXs8GAWUXKeDDJzuklOS8DxtPf8X0GFiZgHxz0p5ED8ix
X7EmxWbdSMvpZk4SZoXMygbY80TtSn0VO+Hdq2O5WXTo7bWzN9l9RKZLgbkBlPEv82zWIEEYeO8z
YNZUjCiPebtlaIoiXgKm2VCuwKOop+99gghzUhNoGOsCIiFZdmYhlV2Z8abPihk2aV38IEWD2pWF
Uba8QNIOkP3qzfxYqbWu95WzTdT/fb9+dPo9/cUBG5DOhS8CJyqeevcV2OrYQfb99+ZLv9jRfaOS
+zvoHhE9b9tlN0HrKjjx3P5HV6ONc/UGcg2J0FM915pYL4FY+jzBI00yP0nyNxIKt77I64Zf6TXF
jR8dBCUN9fhQ4Ib0BvyEkVU8yP1F1dw4OyQfeJi+1L0pUdz4lzknOiFzZREd6mXIgRJiGbVdEd4d
0N/+b34dCI4/V1QRCz/v3U9FSUUcdOmcr3eKKP3pTyoD8YpCDP/a/XFtvZ7a2Jnu3l4F7IDVaQuW
QV9cvSpVQlZpGOHNezG6BtuSOHmYIvHT5GksgYmPz8BbxMhR+hN5lFrA3KSYbfRiS2GzQVj1KBtg
h4kzovi9JuHIsKvxzuWLoJJht/XLCe9tF/ZYTHACFaABwWPQcqna05FX6xFk5MwLhVvCzx+tJrZ3
SwchmzCzuPB4A1UEiTcLeQ+6cnGFN69mxssdwvtybk8qdyOVdDULKhNXr4E1p7trne0kzvfFy2UZ
ZpN+M2S7stnM0+ihLdXM970zWc9CnQ3CJbbXnXduX5MzklkxZhw4vngkeI8IyaimEgeH8WLw9Ol8
i0I5DAMGM4sfEPtsvBMmCaNreVu5WzvjK7/jbIB6pt0e98CiNewBibBhdZ9MzEb6W1XRLaaYA5Kf
LVVy2VLFuQ+spXDmdzDzSzjKGv+DNkdVwXfCIC07CnAS7kxC1GXwMDm1QE/XCtlf8LpFZG7WDQD0
kEN/6JCrwNgJ8mm6yzyNCchFwaMpvG/YJRZUKEl1Xhl9p5T1dwDyczO6cFcDKA0euEiA9uyOD/q6
RXOP6PvdsKvXaHJaL+kULmn8GJkic5vBHeooGFS/fvSUOpHzwBRBoa/kW3SM0lg1CQ/jb3l2RMzF
DeoXC4dm7lbY6U59VanYfS4b35t28bZcLaFGg8ssFmAnJI2lH3GlpNf9f91iFRQFkduz0PC65X+E
FrG4B+lXCSVUBclc10eLnScpKWZ4ffwL0iozEHMEvTAmosoYSfaBlL4+MH1zChvKrSHnDlylDBiL
POq7otcUOptoT2mBRi13Yk0+m20VIhOBddo7q27anlcbqqT6gaQEmxlCLpu8fCG/wNDrONZJrYox
Q8nOOLrBYt1AF4wRhEgGsN9Ckcvy7JMUt26G3lkWJYu9x5r2oQ+vk++BmEgjPVpgI5dJJavLcaZ/
5QMiGlmmG9rjes5gcE3kYKFFSdVqdZsLm+fgVMRaHdwlpbt5cJaI7TSv0XKXk2fN2idi556LzeJB
R0UvQGofidH5cqRVwfwl/EHiX02irrOnRLVFK+mcqKoTj+MIDfeXjiBtxTLxt5CpUAAuMuJ6+J4k
5W5/HIP2mNjUYm+uxBiE50glznbsF2vYzBVhzxo97oBplNwpbDP7nZ1CekN0BPzh876a6KbB+Imr
JENmO4qG1vWpaKCeQv4LPyjYhY1SiLOuITMhSSo+xUonPMlnkt1FnUMDD4CsJ8Texj7la4OlmBKH
DNRC6vRRCrBAA/S/+cPI0ST5enX7jzxamcrRq4NTAATLwP8AEWHjVTm2h6ATsTRy7RJO3TTtX0Pm
pOEw/YqDLq5+qsthemRGpmrirks6j0njiCMrYl8cBvMCmbq93piigAt7IL5VNA6ohQNoRfiKTLWy
xHV2klbye9C7GKt5XOF0smhxJqkIUnrybFjHj+/Vlg9mtUTAEegHqPRLxzIhVXUL9rIcs9wtlo7T
rqsXS2zth4G9e6UoGV9EsR666UwTQ7MeA4KcKcPei1XXyVvaUQ7lKi8oDV1FZLEu4zlCW3YsD2q9
2jUHUO4nDB78IodoTLk7YHASQxZjHgCgRUo2/1CtRsLRPPs56sMTTMzS68sUWoQb44bhPtcTlbGR
hXuOx7mpqVXP3qsAehdHRmaG4tXB0yi/U5wfjyHh38FjLjML3ZQOCwQKoL3wt2YfKPElgA7KqrF+
U91fj8qZWDKaD/BoTO4JBk+OXT8Ed7VstPNuMhFBPcLctf0RShwSlEtRPfFsyZ84A/IkQsOjhs94
eP3km9PHnod1X7FHZWyDRhysNqmP2MoomhEGY713JEhVs/FB2DQ+C1pHOV8zOsKSRKVuvWeSVpox
RUqF5qO1frClUm29zMuMwhDbPT5WDrp+NZqMG7nC9Jmk+p5Q5qacrWOElBYM2bg80r+tFrq5MCmp
OOly75pOjH1ww+GrjGRjiGs+1pQVugI1Wp+ojprtCapiAdXjofhbEkeZom8pnO3TQEhUo8JQC/53
kimAJtdMmFDgrbS2AHhvSPv7kiLPs2iQCQ4YWZf+k8VXUIdxVmFbgzK7lAVsDki8Z6nejZLFlKU3
xwkxOc3ra4iBTzih0Bs0mE0FxTSVPwZTh/P4XPczBhpyMt6qqpF+GW6e3/jqT/0fDUfn5W/N/Fay
Ws7ebXLA9FGFf6nzGNePn9CDyRsrTu64sRvmr7HUp636t3wQJf7zp3CU9O5rb+9EJF0SEgj7i8hZ
u4DU+J3+ebE+RE3fmw2uKXsFnK2iM5i7maI+8MbLq+r3QGiSKmE3CLf6+G4i5tcQiGgKGwCDSStq
4a+3ULxSapH9OccciWpB+R2crOUumtc8H90A7E0xQe1Pc7uZF1NXD515xWHiWGyJ63g/XSNWS/KZ
z6p1lMKqxUFANkGFrPuD4TsrOhp7NsXAzYSPawh39X2wpkuws1vwdkgTDcEeXIgjLvggFL8b5iey
oLIuPB47Rfe/s1WJ+ZunKOM6I2iKZYTT6vgb606zf6p0DTUy9SDLU2nv+DCxW9lGvg/sCLxlPY3e
szU/uORL+NjaJjsZ1MIcE/KTYZu02NpNPMmCuBYyydpF2j0AaimML60fhvUGERQbe6O+6sfZIT26
ldyDUhF7NOrCGQZkoccX1ULHBD2rIFr/CJBS9whmZVz+dCvVgiK9qgIe1UA4dDTQEDLiwaGuEMDC
iaABBLastuH0W3MWA/Umk6vdhnstdIQbXQW6ICRP3cNBc1z3iuw6fJ4IbPljyLgt+In6MzbZS188
OThNQH6WmIBIW64mP+SmojuCUaJ3+Oc9oAZ5JchNTDvk0LAwi1twnHDcutQ6n+LAZmtqEIu/Pp71
JyKEfcajNkVoZzRN3341qRSa1RlYXBv1QHlg4BRJ2y0L70B1f5X5RskpvmEKC4RZDAmPnir/IvKh
1Jybh8tXbhIozUjcemMxsmWSx5wXmR3Mj7C0QMexe7WMHXlau7J6837r4muD5EhoI2tez8j/berp
uNUpvuEzNv7nuXK3Abr98zOU0gsmWJizkrGsTk8N90sfIuLERXDiq8KLYEtCl+tccSoEF/n5i3dL
lTSIjr78yxkbiYmEVE0xAI3kkGBg5HXbSg7j8f52CtxKvrvW1LPj44yuOc6GQKjT9boDaTM0n02E
EKOKfOZ+XXpXjhK63GRYXG8BwBJdJHVZ+MO8Gs5WFzU3l5iQ6l3w0MHc3z+ehCV7NrOb5zNT4vfo
XjaKDGPF9HQcV+OlRkqbWfd+9g2cZUeH2nSFdT2n6+L5myg8ofDEI6ht1gwQH12Ggj/DdbgGBAyk
YC9CENzJLUD+iV2OEJ8pnf//J4FNBEektCf6M/KmdwcZ2aHe85XbcxsNjEgYMxwmw6UXzNHZ9UYf
E2xPOkCR11FhIZvLDS6cXdhfWpYaHGn8P4aNyTd7yreovmmURi8zjFvLnGl0mf+vO6uzJDAmlS0C
D7S2J6vZs1Jg+zeIzNv3oJEVXDlnaCoI9dR1NOvpKxXYr9R2hT8+5n+Y/pQCoju3XC+y+rvqU7Pq
YgLqTHNVWFxm1j+08CnBF7+/M8sgGpcMSXSTtZlU5vz/kX5e0tY4ebO8zxGJqLI7o7HXKHMsWCxR
Y+xKwYQFHNfMg9a0gOUuXgoAIdzTaMERD9Ry9dicXxzjUaHTeQn8/lCSRkqIQJSxs7O6BR93dvNq
T7jRzAcy6GZkPkMCnKzku1pmLrZ//2BYPRdyk9YrMtt/XZsxtlMeykBCs5wAvCAZHMbfVHNX94q3
EanZbdKroM3pR9ktMfetfZu57QoW/jtYnsenZqyoM6LapSughJje1KSFDvPzq0kOD2UwoN4SNdw5
gP/W+vAzFyKWPrCT7W67KgunxSYOIPFBo4VHXDjZBBx6Nbt/6p3kmPSebHstYxpOrBmgu8mS/eig
+VxILm8ESIbY4eutbVWvCICg2/T1khqdR6J6s7CUBSSdtpYusUCpLAyUsbxdOHa+sEFhyPglIHCJ
mTo99GrYlIUPlbg8V9Bfj6UD6j8fACft/KYOeHo/VIhCtNbx0h4Rmap7TifNaGOZpO8Rf6crBT6q
pxKke+NfY3LsKjC9lyFcv+lX4G3Z/FHuFIJVAgnpETm4Y4CLGHBYydyNi8fOjowQaz9NEJoRT1Vy
zo2Q9osF0j8KunVqqcvD7yuUJ96MxLmRZ+JKs1mGZw91jh1t1tEBHnAnbBz3BA5AJbpsFjsIbiuv
7s3hXAcu7WdIpxGtseOvpVsI9/EYbhZNOycnpazPR3e43n3tW8Vwi8uxiZZv/TQXqhf5sJ8W/mXQ
IO0j9eV7qo8aCfUkE+Se1Wz1agm2BiHugs2p6XHVaSDNqrKXvTW6ePTiaqvwMyynh1n9aT94t5jh
LrCR3s/Csh22/vSud9A+LvDvsf9d7T3uRE3tSS020FcYpwGVfFWoWpQe8E+Z58cIQD8lo0yikSH4
f4PreiqzxEXaXoLkC4x5RT+Qu2hyY8QfdOK5DvtIJdfb0D6qhzR2qcN4XLmnRrDiwGrmWAA8ZyLo
agJtgLWKer7l06Ky04KpkOuZo3TuF3dByFWXmkj63ydVO3990R0C4uSlqpGfSB6H4eRC9dbdaQqw
CNHvbQU6I/g8lXrd1lmYks9/0yFMylDFtj4irDddsSDUr3U9kRvXzGE+MbbluBZcNQ58s4vtZOJ9
W+6EYA1m4DaswBl4Z31Weo47J9bCzBSIxCc/AUpQdhISmhLwpjH+/MbnChnn/Xhm1aju8xYvrL9e
fcqFDW2oRZQ9GW/iJ7QPfIdNj2uqJ0G348URO6oUBRpZanURlHCHLgxdkqLiD0+kgfB/H/4apzs9
5bUnWTpaOBFfRmtCVy2KKSU5AwzWPmEUUhDt0kyeUYJw8q/32Ao+YXNbTfQfjLb9mCYtfwmSGiqj
AMbrcVvBHxX8oB/JuluVnc75DSLThtQqc3WUQInVxNdpYnKtDyDBCoihSVhhF07VaGjTeoQprA01
IFsQbOCfM3jsyWhopLrRwu4wgwZzT9wcno1YO37u6JjlcS4eRSwQctDv1NOUCbzEB5we0yDt/MrK
lPvWiCb2ISR5ekQ1dKk03FcKpersP4t/SrMs6lXdx4wjznDvmmKpqYHzuo3S+k0StzmjmCqkdVZc
wtUfokvGy9OQd4Kx/jDb1hoKhZqH74HJhLWQgI/h0V+MiZrIajnUCEI0wCAXoD2moBuw/jJHfcz6
nubK+PIsEmwQfSP2Sq/0jxndYcJED/6Ee2dILOJMgkPI2FpCsZo5Z0OmW1aODcslXy7ST446fhNi
O2NUIs0Se0HQYxUzRvk8qY1bIB2YWs8p01lP4yvpZcBf0hJfTTPo37CqlfTGrnUT5G2iL1LxaZyI
w9EBUvPbEjq3tAlE2TtUOhZ0TGsC+CtDw1G4nKCYAaWPokHuZP/hNHtzWC+K9sewa7Q4Znw1YXBh
4d02CNpCHDA7A0mdEWihJCD9a8RJxwXluOkKZ6T6lz9y3xlqYwHhQftKU23YDhJLOmtPAr3/Tea4
e2OtjSGizscFhGZGpxr+LOrUgLfYgJfk97/av8RlqxyTMR5ahYpkifU4ggibqPuQgqBjuIRl9D76
kuMDGdf0v/WkevNYP61fChEuw6ZUTpWVCzSXiiED4VRaEv/R/w8VWYO83kHe6Fl7UuMk7QNl9t+1
tI+3XX0SkUflApfRiU+N3N889sWsVk3qt4NTc+hSpru+4WXb+a7HZiYq9/LR259cPeaocrD1P10o
za70tq5dHcgr/yvEVwgUvex4QBTSbvIP5oDqWQ1bjoV8JnUVqIz2+1I+GemUakYFDYeqcxi2IxTz
/qrkFLwuQiq8v+qvA1Qk7wzZD14FJeZEXXymDB11e3HUn6ns/LbA4jvxptndaqKjZc/3pFUTh1ZK
3NDZIGzVaiLF+0m7XbLBzbfjnuwR5XLUecRdp3Zb6AydRIZ8Mdubst+ruc0lWvYmBcnftedmTWcv
Ehc/lbxB/V292W0r4eU0jCFE6Od4WclmC85LGiaBVUuV3c+vFDOh274oRh3YDYkP6lJi2D4w2zGV
EvIk0VoKmV79SEM2QJRSdLJwpg2pD6JpHI/8+TfJ9TM+kOHfxyUpBydjIYfzdgaWCdLaWj2XcaFw
BQiWMsPBDypIda9Nn0RATlLhEcVGlW6AfXxpSbuz6bqNblTSsZbAzCPqsMtN531he10g8cgnxIvB
wuG+V0MLrRSeWI8KTPeQATykS6idzJa/gMtTepkLxpxZ/oqPyISslJbkDE0M9pK2xLtguL/XOsjz
qf369Nwrkph1VFIMynY6NfUV+JvMz6U35G7L6pZSt6WAqNnX6N1xNI0rnTehgNq3C6Huw1A3RMfl
AqzqvMvbei1ejEaPH4zcULs36u2Uhp3YbUgtSapj69uVt71K1hSV8Y4QN+54lH3rPvpRCEwZJ2a+
Xh6Ficp97JvwHEWR1nw9u9mIMHNOahCjK//lQcEKmJUDWiU4c5lrctlGpTawRYeOIVs75lSYLoaH
FI1zExzjPRISoKWOGSFfvXe2J9L9w72cf6XB8X8i0r9McVgf/ASKAgINhqaAOlcvdF3ZslGpqERQ
fdGkk5bPnmm5eWGQV+YfekcAJVm0bkmKXnzQSB9vI0qqAfe2gp3z5aqEcqvfJbrzX6h80SXN/jwX
+FfQ+jlhv0u5AyAEghydmzl8gHFkyyZ0ijrLF9uuL7eZCVwmGXcJrpp5rBRm0QlIM+mAe1rTFlnR
5X9eRKsJ58yQzhENSokTfBvpHu5e29R0Lzy0wW5H+DRAHz3zO8FdrGTPFmneWzN4aTFujbST8M8E
tW3w4D3Vs5PNLgv3KEq0hlyZDQLx2Uft7Lnij+jIYkQQhRxgVYGCJ5p+MBMSqmNPXYptBeD1J+vF
GyROiAuzOqAbVlQ4Str4Ab6uIqQJ7Pe1K/cV1JY1t/1UKB3JmZdZ0nbIqjMSErLgseqhAvWWokjU
M5U/pDOeWjdSuLEX2caluZ2RK5u6lvRwSnX+9qJSKerxEm5b2c6tpRbFHCBClCil7gRudQM/nAiJ
+qi4nsIniZIh5Xi6jOnpFv4sAiTs1MrEeoPXKyoKoQHzRWZyg9j+KQzvq3pQ1f5nT2uySUqEvi6N
csbDH69LPEURtgALNxOwi5QSm5hYcw3xohTV3J5x4oRtGRa3yIJ9wiWr3IGrBz2lu1NA1oYi1gDl
PdeZMjrf2NOZDLQrF8LonKDnkQJkJFNw/m1MlrVBkQfh/EOLGQY7HknVqZ3OJ5l7okTSArHEsb4J
cGw/Wke5NHQP8Pvo3zuGFpmlX2lz5BZCq4gllocVW2LNyUw1BJKco1d9aYCmMtwSCqgmNYEDp7K+
FrEWHyXuoQ//8/9e+RF8Tl0NU6wwo/HZ6bp88JIRVN+roFnldMvP2b+zzzX70Iw1UOKcqrWXFc3F
724lCaLlRL0GuGMOzgCoMWsQ0lmlTDLfpwo4m+qUP47tYUdKcRaOAJpZRe6lpvbGr+zJCFo4kG/G
NkP7lz46TV0q7vQa0A72ctXwTtLWwhOabvxyP+OpTtfyI2IsWk+qH7jLTb2jJK1uKqyIkXc7skV5
ZKfmnZCCxoSbFvS/9BdcQpJl/Q25eMP7yyxDKQleIfYNMCRC/u9Gv/Tcf25fz14mj/df+gwPBPqD
3nr1JC3j1LgvU7pXxehkij8MHRdz2S3QVxNzfASHPwkbUArEgwttIK6JGvJuhbNnv4fdOWJuWxYT
lVs4a6zEEJlqz8SVgDPKY87eRePzb48f5oFr++AZ+7a+lc0tH5FjbgJjg6Nas6Eg+3F8qsFCfX7F
fFPZuZOJRfp1/8w4drIQ8XvF5UiiEtPAEatIGsZ93/r6RHjsFM0lhYoqN7rFe008zx+nvu80th2A
zK5sONjNiB58zgMC0JC9jjrwFSpVYYlom/ko4U+7Thdf/skcfQUZhE0TbB6xYKbcOGGiQXAITVEZ
8cUh90hKTVpJL3UXYGmXcD6Uz2O2c37mCFCid2hjNc4gNE1cgdCbX9ojjsFihPJGA3RVICexlsGK
y3rhC9bE9swA7Cy6utEAhiS4+PZni6iHF5xDqOzrisDYv3/Pp6PpmZWjO539c9jRYFT3QBCa0r6B
GvI2VzJY6mt3bAnsJXH9oBpbITZvyA7Nwp0qgU2VcI5y0cWIze6WBX3Y11pLgzmD8ZToKORzyHux
eSmE4lsnh9p8sPwyYUTRikelvBUlR0TtgncnqbmP1jeNZRoeYgDtzU8h8WQa+wVIofRE9L240wrA
x8cPatj5pb2s9QpCfUScDMNdlSu6FhnmjTLYCKdScJg00g8t37fMqo/JAyrmmuR0WeFKiua+onRE
zsxzOFmP0G3ejoahZgw8vdpvvoSl32nUnM3O8b2apGGxmCCvmZAzzj2C1YX15+azKSW4hYTJnIi1
mHxZTjXgjvGqJpOY9UyfZRPzkl9jzISNdSbEWQD8VRiMVFo/iR2B/SqKnhbklO3MUvYb+dxakXWW
fXNMsQPr3NDgmU5VVRXBvc9ZblTNPwXCOUM0VASCPTg6eCh+H9IRZgYM/cXbJXhpI+n2CCzCKu1l
hoHkYObTCaGT/pDvOkfKPa6ZI3yO0ZS3PrxBhWl2hBOxB9nKhJAR9Cx4qg7sVYFKDWcyucZULgTB
YOoE+Gt6mMTUafUEYk3wIlDFtyNfk68R/tgC5sx01A9Uqa0ZO3j/CRsdU3ELbnGU/6fzNLzQ00Pi
XlJTEuRw3g2Prz5FHSymKnAMcxF379b12JVl9rwBVJziVM5l5B7ZenEz95Y6jBEOhyxPf5umyS3E
Y4WtjaFzhG/WvsTKWjCbFiPprFOO9H17FMxSgdzwycqZgH1yivQJXItmCh3WzLEAXazjMIYDw+E6
vJUyWBNwc3yn0pU1K9CI+YUt0ZA1S9O60eX5FfORRrYWVxmR5FJqGEKBLXQhWaNTPUMS+A3PUbxL
H62lZFY70bs1Z7YTtJlOP3uwZc91ftHA9tHuCDaczA4rjNb7Fg3iB8iMGpnyFDOExjxP5boRNSxm
4sgsw9O839gHAQExkb6p7Ar1DEATkrqyOvcYU2TP7VvmutU95cBeeNUU1VIHwXcxtkqMxirQW0Mv
8RuB+TUY2uO8djyRjo5uo31quBaau0iz/xlULAxJDGWaq4ji+ZR85c/MuhXbdRfUwC/fkdo8hb8y
Dx6V2+MxG+ll0RTCmy1635riViBhNDbSdhROcHCaaYi2rigmFLVlemR6/mIGUP9ExkaVpgFYZBzn
7bvEnZSZ9A3a8xnSGQsSGSZcMrBRiuxYUWVvwsMn1fjyZfkJKFsIvXE8ntmO4SBKcMFCwmfuTCio
81XmlEV6mfJrqOM2hA441w8rBvglaR804nGpQDRKeEUuRRyEaO/RFAYBiSRxprva9TpGbHpRFmWD
MXk34xbkScKCMgBCD/vYYmztFdWS06Bekdlk2F4VZSnoYzdvjbkSlQHoTwLuG621zaeYMYyZJqJX
Z/J76X7pxWTEk5okSPf9v3kiT6T4AJi2swDSI7da/vEWJO1PYg+otshOPTmz2OWJY9FCTZ/VPUKm
lv3BOmkP3A9kPrh7e+NKLvGrQLzSgw/7VxUEEAHNIYBarpSldk+663o3ts+pARaaf7Am0zSZd226
N+/UFCg6ORnJaunPPIzJHqEQ+o4oGsYa1vvZ579goY8SretxSd6duGQIryi58LiKYxOb2V9Rxi9R
mMQEAcqLX4KyzF2ekDN07RYB0d5/+qXkQkiX1he5CkrsqRvVB5M1ZKM6f24JS5Obz7hCfp5fhqa2
IpTTharJ1H8rcq8gr9ApzxZf0DxWTbNOTVX1mzuD7tdBlQnWGpONY6LbXnvDmWz78PqsxnONOuWP
osIwVMroUzZebEi6SaCq76W9lhLR5VOpdjtQXW92ZsPznfFRhDAkasEe+iudMYJKi0wzJgxTYgQm
FLz5KCUTrraTVp4wssUgp+fcDGwMySQUlzKwAD4b4QDmAcYSt2RQR9m9TPjQTXowVvE9o5+XBCOH
9HWSBs0WJPl5a4wTYLNTAjilYrpV7RuFwDtNLDTtQL8GDPLhuzEh3Vs8bK0J9OU+FdMajgPC6wBW
LsKPAG+StrPG0IQWBoJ2Ff82uQ9wDAMp2KfI6zkmMbZL1I6TDjLmHn/dprniJm+yv1hJ4RKi0l8V
Kg3J6ZHsgluU/m8qe4B7YtOeG+2hpsoztSqJcz2P6pgu3vzvYKh3vIssWVBttriZU3IsW10xx+7T
ZfOEkpQAjYM3ppApBft+NsCuDMJENvlt//IkMkeGa6SMd8l2xROw90oFfGL8z/A85Aa8iuEP83bu
pRKAozvW5jvvPpR2oFP+7W031PIiy5+LLbQSl++/clKg6I0FKAEW4tT8ezpfOfqJzQgxIDwJROyU
JY4EKd4TrKSTGqlr0WAxaTFkzeyCWenC30RIBdxyI1hTLX2A/5idmdM6fDfwUGizyCsBXwVtvocr
0ewokcarY2NxiEPR3q06d4V1MdLzNI98/DzmavTKkpI28V8XCf4/YHewNKEdLg+VVHcGlpARsm1w
v69TqJWbEIVLDUgZM7OvRQoroLjFckuQ84bYRjW1peHc+Lri6wfc/l0gzPiFaO3ToF9pVFzo+Z+A
qQc6aEHoJJOduM6HHQKkjPuq6sOUwmF3eUSQTxU58KpkwkGRPaQFm2wvhP3bR3x7KGDAnWUOwYho
6ssZGlBRdh9rEycRq2zPPXEM1x9O5c9GkUkt9OPzJ84QxXK2MSqnCOW3YWGdRanY1BMDT4Nux/Jy
4eRvMcK3tN9YbADpB6CnApWg3hLz8BGntsS2ONLgkb5D69eZL+iVWZEdecJ+ca8dfhjJQ4D4zbni
hZ82XZjPAJ4rXjS+Loq+u1HC9P0sJ4gYOUoQskbASd1hh17Jq46xcygcmfvnEcn5RvHvp79EAVFC
uAvcPKgS9L7XYG/EsDx2kEsS9NJfTQXP5txsXJxkC435ClojqO9GJceXGDWJiK1tR0OI1HtDYGuV
sUZurPfcCmD9Xw2SFdZ9JYnbF0RJJHksQtWAoN8vEZeY91NKchv9i/frL1WW24bOn9K3OUrcZCco
1rORtPGMpeTNagl3q58PaIHNsbjTWLeebUPqmJRdIX7aP3ZKaYqbqbGE6Bktbaiu+heWF3rzLNVF
mVtC6Nvlb3IGUSimB66TW+kADDluhcWQPUXfzPJv5eIQyzkqxus5G38kgZGtf/4h3mswiy6qxzk2
EizUwTcXEZkhZ91hTEoqS/1OsVAWqkKDmVQZO/1Bm1DyAQ3n3JjMeYMRbw0LVOzJVh9m9S2V//Wv
alqXScm3L/Q4QTVfPGs7Q7NHrnnlhe2XZZ26j6SQzuidjRqDTthFjyoTZ9nP4D4njz4gzVVYMJTo
/D/EgNJ6Fnsnlucge558SYyWJ7yd9pUQ54hz6Dz9/TcSsO2AqIeKo7DDQLPRwNrEUsBfHby00Ue1
ygtRLZpHo4SKJ2DzzeoJXYrGz2J25wx39OtP9sfL4kW8P+/p2z1cO/NYiBY9SEVyaJoivX+tznmf
noeLru7k/yXKAGvcqn5ZoimPtzY9HufoLBSjZfPsCa/Gxw4j4TegD8vvEsRcI8iVVQUUo2SUtHIZ
7p6gwqTk/uCacDzCQGXBEXZTzGNQB9c5p6SWnJMLXERw4lcS9XkZWDkO23eqz+K4FcseGaCJDYLc
e26d0fcQxtkvxE+JMbkeKITJc/ont5bfS9ysQfM6Ds27XL6xwCv2RsLO2ZK3kZylEBamuVmDkFuw
0yMmYDRDwbzDoMJeXHyFy+lm7MKFrBIvB14SLfvSpNNO4+4KRkaYZpIyf9ZcF2Fr7y3oIW7Ra3em
Sbj4YEeoLzHVgmWgGdWZH5H+op3lbfLtasLFtOMkYU6EmZqFJ+RYpOA/U+R1rxMc5yqf0+myZzAw
7i2O1EeZFKOk/FaUPzCIpP3V9jz1/xf7N9gkHcWrSpNn8EG2H9b30syd1Lx12twOlOrMQcKCIC9H
TMPp/7lxqJskz5I5s8e5vGeZb5ZfpqmKlP/b4Az1gk5yJsYsBOkM6FDcGyHlH9S+99AR4xuW30dl
IvzMEOAbdYc9smES8xAiw9xBmlH8HDND/yE5q7FsMch2ws5ulZG2vl/qOOqz3p6ND6/V5qz7sYq1
uyeGkl9Ah6Iy1HffcMoPY3jCqxqAjvAxRSOb9/fyShy+c54r/n1WaZS0cMwW0TKYzeAvDWEgLNnh
eISmGEa8SOJsCDgIfsqdVGNG39WA9azYKSJ/DSka77K8Ty4Qme7pzRn0bllwCkI6KC5Nr9LrZW9N
bNJQ5xKMGLbTDPJOTz9yGguU3hLqBQxs82t0MCJ5qTVIAqlaQDZWttyFnRnFQf7zAeBOwn+vZAAw
UhEy6L+Mes1wyFmzF07AmwvbJf/HUgdPsNGy+MzrydqTHzuzMCowxjPlHvrglkkXuFH2BaeP6XTq
0YW/6UUr+WmFPsMHGgLwu3ngCv9Tw/8YmKX9GS7gw2kD0Q02cDuRsyw/do/URs6eGy3sKcxJ6PVB
BSOCtKtTcRe6f2Vq/dhORFjV1d42tijBVpSqO9Uc2UD2PVDKrDkVdhe44cNL4k7pDQGnG8mGQpCC
elPQ+06eAA+WnLJTsb5gmOIcbYe4wBjcPoafBNDRUEOzbYRbrM8cIuReW8nPZE3IUpsL/wqeqOm2
uA/BN6J/rphsHGHq+CYHGTWCPk+m4qEYbadJ6VF1ny1BFhx5eLsQAlRKsQzFJKMd/h9GsJNOUCKP
HUjjhPMh7gXPiED9MTMmnHV45bmilSVQBe/We4zLtUA0ZcG4PJz+AMsKSgNpdC1GvW+jABVO0WSE
hG6tQq9Hk/Khk5ADy2UeiyIaRN8xvQN3yooo9//EAHTv/xQhzk96V4n57jBLPTbIIu6qcm3G1TPM
NXh960qyIPxegLqlFJGxF63FQ8WdLHmA6eF5vdmDy1YZzu6YTa3CjF0FHyW6cgW1MgOR2elA5yo5
YsAzvbvCqJAO3EKrMPNRINmBa2P/h3cqhaDJRUydgT1xTCc4vcV0ygUNAaQFWHd19mF/1qZqxAaL
TMbhds1+Bhj+/FU8Ex1NgEA7dVAZEphSi+kqllKBEOSZHTI32dn2mlndAW6eWiNva1zPdSxmI/YN
DNYEUzpJzY1l5pKrYFyyovPJICqN3v0zQRr5FkRyAHXxvLnPiYYjw9+e96Gfez3UOeoAc0IMJJ91
IwoZQ+yhxb31CBppHfiij2fo0jCgaoqzC57hHufnoVRQYDt56liB+pKPMSsDYcDR0r4yE3VPADOV
NeniWrqrwFT56XQpafQmxafqVKpmDMEeLwn73cpEky4q5ZErlJJ6ZpKMs49g4QLRU+6EXw/mFWzM
vyasKMQKqypWh/slu21QbWLUlhyqOTnUwgC461rquCohP5ysh1d1/gpQdSArmzgJaDcP9BhnJbsB
k5i3+nl3wdqzyDNhKID3GaHqhHhytG167DEGCQBkmD3YDba5OITRAugRTjLbcm4nqiV5ZjluPddp
2vfKEmnKSrjz12IlE8UIecpvVU/kLC812O/iAKFKhOp13vS7ornlJmed1+3SB0Bt4LnsQDgHDkOz
BRhzn+RQcy7suq+YRnFjdTywiQDJDwNPxWwJj/cB5d8m75tVPPlIppBH+J3a45w7lum6naH9Nfzh
8YFfr3B5q/VVq5QGfaHxKTMU4apBoWtUczEf8tHR8RCTe7dnNRstw+rgUhvDtHvtdFqVfNjjXzK4
koOdS8Hn9KZsQLbaU1OZcs5YfPlEKDFTrXkgRvTTxDu84bxvayYcVQoafOVTUTc21TaPGWZLX7No
fHkJ8yHBFjifJDi5QWW8BsfWwG2EfrIPcqgj+iAiTnqUW9HDkCWYVzZNFlHpOXM9b25M4LTXTbgz
e4/EhTaBK+8Vg1SHyqd06a4hy087DX7+3SY64ERFF6D7YnNTMWefPMUSHaq1+aHEMlJfCyKGmzEr
RUyaBoXk5JJTumPrSjURB6pC1sD3rbFPnj3xwSVnFEohjeijkf5d0wjuZhLa8SwayxNyEBSZUBWA
T1Pg1H5dVFuOXKhc2z94/77SVYXtynXF2zXxjoLNVbXEXiQr4KD+1qdiHC7BP7eWNSbxkT4Ssx5/
MSGvRBlH0ZAEg5tjGu2MzrOfoTTGf/uaAGzF217XFmSWyYpi4wm1otXgJn9QwiM29hAbTttrWNFy
JUnL7IKMo+y3ijx2ajwij96cQwWDCtGHBoCQ514RfzC6X2VkCOSt+EvN+sxqpIe00PXzC1cJsjre
Y13oL66PVkyJCPtkPT7ol5IhS+S6ibVgyiGtrL8CLBwj/DS5TUX+bf7CSbQ1zdSj8Aw3km1WNxyf
+wiyJ4crqrv3R55UpKEtVIihjq5GjrbL4AnFoc4Vx7xRKtA9eJqHBxtgZBkwrLYh7L4S9GbElPZQ
4FcGgZTyyiLqhcw6Tl7bUVC7eYq3XcLxARrA8v2pGYi8bEOvq9hhD5KFYdc17dUB8+UZK28ZBRz0
grdi8FDwOvJIXHeltgMXkPWWmBBaLT5np2xFBgt9B6wp7k6eaXfnXOFa43KORJdk6/+5/XbUzDvz
dl3vAPtt2BqKeu0F8DycqRR2GMGYKVevKzaPAES9Jceaf3F0ndtnY6N5zfJUYEufBVGycI1EgxnZ
/C0DYvX7UJYfbeVLO8iisf8gA3HGULYHkConxdXnzvfL0nLP3VJ96iw76o2jMr+LeBjYKNJpJzQ/
RCBdLDYhp0DWMs5CgjgspUSi51PnVcLRkfCroI/uKSFgg6hIpmEBOxzwOb9k6rtxAQ7Mf8c3Li4g
dhMje1cBF5nfD2H9sR9CfleeCA69AIAym9ZaZUE3948uj/5doV73+o6jf/PZRaQUTy5vSDKQJaYC
aLDgVxVftUYRnZcFMEzwklDjjjSF8RKpu2RvdbIEQlV8yCh8nK8x7+K4VIqkccU0Q7k+eDqbVUNq
epeFv5kDpVVtZR6QeOxNG+IgKImHDexo4rDhTpT8EPe8jKvIj/1ktHE0ZqzLPCq5CXg9DGsNVbma
HHh/OkxofhSkcrkrXFc8rRJm4dkfPkCGw/Vna2ZdjJnaVrg1jHlc2sydunvf5Xa8H0jwcek3dBjm
xxQizQd8fNlhOkmvzRNvOmAn/WW4j4PiKoCInSLnxEguEVuxn7pYCHjNaSQE437LvAWW5z1PeotQ
48zE9l7520WZSpcPZ8Kb1nGKLbSX6bD9426/EAu4qq32jwrM3hJphh480T8Wvm/y20BtXAGYJUzX
LQL+GxLywenVeIrWKdHBhdmem2kLhfYbdMZ/2ys+cF0S0i5mScZWXfY+1i8HTkT71wU/DlXEG21o
S34Rd98Rc26aW6neicz5aU0dn/slmm4m1T8eMnREcIUfy2vF/+01T1jncKjlwlpGkZ8F2cwKbiEc
iarc3T7OdVx1nrjPAiUpELStaBfYrYTDy4wrOaYtoyTnDwmK5xcDeVRYnoG1ranffPKefNhuLXUJ
umpa48l7n0VC8xWzHkPJoUasQSXbLFfxroB17bF0XPl1L1/vTOAciOLwduGhuzb6H30dtw3Px04B
Y2MbStn0SiOAALYdFxi9H2YUC3KfmG9MNEb4gk8R3UI5P1l3pt7oHcjJ0kbopo0x3r6WSlNj3YFT
zdS8yxF1r9boOc6DnE7LXfPx1FUEfUK90jNFZZWhFVMP7eu9OhabyJFe5R1lotBuWpc9vPmDgqsF
XnOMjnjfVaYA2Z00FzjBzkFHyTJo7EvveQ+/k7QWPfrPOHhHEpwARQ+Z2JRUUKHgNEfJWJ5b68/Q
Z+FIxUy3DmHiJWVoem3PQpvyBbhmyeUvoyNn54WfuLFKvIv14Ln0sGgQrdcmktOvLYZpEyHsoJkE
47bL9Mn9W4tqg7qpZMyMl7TFx/VFQgsYPAWICr/wglQUERc21Yq7tM1gqwLDOejZzzEw8KfxrYqQ
9ohD3nnYbtw75zDNZUf57FiBNgCrlYODknGpkvnOBEO/yQHF64v2emNd8PAYDKrlVabv8rXqpgoJ
Ib8mt61YSw6j3ehJpuOexDu7N4cHMGnjFu4EPB4ovKu5mbtvTQoWdVJp851cH8xT4MLap58q9a07
uIvPPZNmsGR0J1E2lLwqfOdUQLz5H0UmGvbrxDryJ6fgV6D5EMEj8jtYun/+7GJKvsRVyGAg5ANS
i48IS1C5aOnd3lgF9GrQaSxF03Qs2Ipnn5gKgYr4VbFI53EkLgQp+kzTPt+IcH/MaAoeBmOEN8Fc
as0aSCpAeFaadVaA9VuaWZVusiQhaQn64uA2VQLw77Cq//7zPuQlPjPUfkQ2YIHw+PxfewhCcOg3
Z8oOJiUGYXFWZIa2ekkjSeYj5BjxijpZEKTNWem7fUdE++dGJ6H4r4K9lQSff0EgLAkFJtscxgze
JhMOVgHIct3vsonYR34hFKjo1oWCq6fmxDYmEXL5CVK857KTCFXFWXvDh6NSoFgvWmWusXf1SRia
sJk+xeOCFYfyfgLyA+5XjkOYwBvfnyITffk9+ZRhIVe1TVGfTUUycELKiHCScMlHVcZSr+cCSDoI
ofvMhYLTN6KN23zbQDqvrx3doRGqnU5JpZ2dWux9Zq9fLMcDAu+W6O5hrOjdCtSfQq8b87fmALSt
GnEH0g1eWoUdEjFeCZZrLFTpZxjb5rZpE7VJZAy0LA7Qg//McFdY3+7KqIE0s+ftthLwtBkPcK88
A8zhXJZqdU7Lj5/4LLlEWbGyvlrMByFDybRasxSpSWgCd2rh1f6dYTaegMF3qutHSGfEQztHYQJn
41+mRXOYGKa3Jm5lYUVIx1Jqjw9iUyVeDtxeB5d8jxVCytSHZ98ZKWFGPW0xTr/26WX5WDTSfKkV
awRqKkzjfO947XMVB4Hvpv1bOu19ZkguQl0/LN0j16h3oxNNlXnxGiZPyRviHynPAlNRugBhHWHY
Ga4LWdAuZbcrzk1leUi+RoRm3dWy8Kkv7U2JcEEJ7MoSnjSjiBgCoDmOCB1+geGHAruXdQ1r06EU
LyUp+i9xanBK+a6fUr2pd4rlqmglYKX19E8cJQOSpvx4KcLpUtmkNKBYB7/7p+/XPpvbSO6CP7Ae
QVsHKiVJbQEggZ94aStNhKR7qAHus5LAbk0Sv3L5u6VEqGPeR1FxfiOJN/RGqP5FIaVy0kdLv8U9
yPOXpcBtPo8RqBMbdJ/nTWIfSJHNZ+CunMwPadw0SGGoF8Yj0pZUgyh9Smo9KKK9bBojVKNSj5C5
AMAeddo7sSKna3y4G2jB0XTPkQT6lofHNjXr335kjzTnb8RTN1T15UOfmSWweMdYY6zmoR+cqnWl
D08e3W5zTZRqRz1M6YAaFkHFDXJOEefFsMC7s0c01bKl8BeYSOOkj2xieodXUEXCWacZpmQwPT4S
cifj+8maXP8q2kgpSTKPQDLgxNQbQAYGdS6kdL7C4Ds8ku3yS1SEyLZXw66FOSugKhPvGW/UcQnU
AMMiPKGcD0Y8SO13t3OhBa/80zYRDE1lENYIhAhZUd4BF0bH3NpkwHy4yKMz5b/wPS1YFX2O2M2v
dFl4Q+fYPZeU55BKb6+0t67sCZZV18YUmnQxhc2KQKJMboEAEAWS/Zrd1vu1DaLxWm2XadR8C9WS
03FxGjje4HpN2Dj4mr5WfSmkWfFcr8HkaWDz91j4vwrBsjyltevtGlxa7Xhnf60CRs88OcC8LCYt
vdOXyybja7OMySEAhTKCTFpswPAGrvPB0v0+naCDOyZVrONyFyRXyEkLkwrr7QOyi0/0adFt3q7X
q2RR3R9E2CkcoFzeTqI1YjL1d28AKq8v/Fy/sR9f3T6NHvPutdtZqQ1TuiUnSEFWCxiuleX/NDi7
8G8w1Mjb5WOnhkF/+VwXS/5MGyPSOfaoLN+bb0oiTM70IUFKWmTetvmRJtc/jce4x4IqZCjBN6bR
HuqKL3CKBCIvopmai92F9v8umE2m5ddMucLJaL18enAkGO8h+PH3AwDUMNFy58326j6mIJS863H/
bLuvM4ALuGvqeGswT0xID23hcM7Q7YpCpm0B0P+j3NRQmCEMc4tDUtiw2f2NGSDSsFrGbV9XLgWG
/ZDyn+FJW3m6+YBuIX5dQpRyCt+I/XXbdbkNehTfLGvD/EIZlz339JuFaRRkYFZ3X9TFMXEkPdY/
I4fW5Zoqr30erWEZZkfhoJgvJDbxMLVtpbss+Ajn666+ihWKg+E2Z8jLgzP1nuw5OknphUe1J55b
ZlqD+mvkUZA1qbXfK0q6EGzfbzlJbLo15h+rTsO75a/c8vjB7nEfD0h/lDiF1wIY/zKNLygBW3xV
ijgJAuF3zOMmzGKoT1tuC/+fclypm6GrCtzw0dpPzPEw6hLm+8pgk/4dLcC5AFe34ZuBWO6ztvB1
CFrllpHsELGt/CocINbWGvcLvEQRVo9cnN0hcGD+j+1u4ZzThnrMxlAOyXxu9OwTAsKhJsJw7sOZ
Xihzu3sSfoojVxKTXNqUNeN/ZPLNBYybXU9iGTCV9taYVYHalXhabv6ajjGzKSZT7lP1uW85zbBP
B3OrEEkM7xULXoY5nWh5IrbU94LEeMdk3uiiMS/gqSq3l0IewfWpPxCkg34/amHvAv402DGwEfuZ
nD20YFsB+iC/PipvZRw41/qAi84NoSTmMWspj/ed+Umgn/RSUZGi+ie4O2eOrAPq73tlcn3HyuSW
1loPE3jfV1yG9a6Jo9siR7SFq0/0hZuQb3H8GMOs7LBBdYW87bLymc7+cdSUwEi2GUzbrPE4kQnL
KjvUPdtN31FIxv22iljteWb8fXm2Tlf2MR87R9r9XL+sCMI+H7edE52VkkNgCqvobCj3udOdeeQl
Puws7AiwsggYcBL8zdM/5xiTE0JKaYY9ljF8nGKYBllUXAjhwHz9ORRL4cnplzKH7qyFZBb3+W1P
R/J0k1bpgkxSkVcQi9Hr6bgK/m61R3jTn7gMSl51X7qfJXqDIHKNGAbZS7AD9ENYOwkmQhY3Mjhz
B4c/dZ5HP21c1ZXcXE11xEzpJngVUq/y5C6hE87kJfd7pafNcbUW3gFeyJ0mEBXVKKfmEUx8FQ7b
vg26bbkNJo+nMBwOQpSBH76bpNCOvw2VPlTBkrY9Rk2ELpB+IHrC1314hGT5V+HNkWA6HpjvcWTd
gxv3mMa5Mx7IhokWRj3Fmeb5iyizQ8PdtXXx3Lr5AT2wE8YCJp1Ax7ehBEkLugnbbB3XMHdStgw4
CQ7o0uMveohGnaVtUJETEmQex+gMwqpUcvW8oGuztdb01UU6ygOrsbSl9IHZua6HRJenSNdfr2o4
6GbINrl6JgCPYEwiQMLRFVbWYSI/g5hu9OTzLgumE6lZlaNXYsJ7h6mjz4xvbTdJj+qbqDYx/JLo
D6FLw8GfqH94BvlnyPO6DSTK/LjEilHpdfyZUP0JDKw4AZQcsalTpuXRitV8w8sIBc5O8lbwoyc6
aBGMPeN2TOuxTw610TsFgzrjG2FCf/uj0MGcFwLT4N9N0WaoMbJuinTDpY1XPPKxl+nFvUY9eSJQ
WGUN6Y+exMmo8hl0S825tKFBbgxS9lHCmtPm7I1MWT1XilatA2dWHYcUJci3gLz3a5TNXGgVIQ09
/0lbSCZKfsVbyADxGyWgyd1D+hj5X6eti7gNm9LBAEfLJ77fkhCA3orPvonadAWHnRid1LrAqexP
Q47dUhdMY75C4YgaOfgKxiJ3T5Da/Sx8SmDJN/Ont5P4G0TCy/1sH+9sHGQj0ahKcGLXTMmq8f5E
DG5bHw7/k/9JX47Lph+97U8QC/znCOWVz6DFDErsU8RLzaPHM6DxCT424upRRfbBDgx5HndSV/jY
eNFpZULlGEcFF4gp58r6jnARmaOJVfbtxyEnVyEf80ze0CJD5LT/Q1McOBqmGj8ncbrlW39Q9N18
WiVn/gh3WCOg4SMiQb41kd7xzqfEH7lYMN1zoa6LhZ4qc5/6oMs3l2Dh8IqbFIMfwzs7FN/NdSo+
9qg5XEJWBs/NLF/NGjCrrX14rDlvi3d/N59Kco3vMVMp68kr4BvDUF3wkyX9tV3zZA2vviUSVR6E
Suj6VHmsX6pWlixf0CQUdjtpfUcC23TdihW691PGw2WDnhIx1v+FKBwwW8YbpLncZpNVN6xmjgNi
0h7eG8PEvGWKLHso0NviK2orR7mb3NihqP1jSM28MMQC5WAsMAQ65zoV7PN1f/zhbOibwkg8jI5X
boPIING5/C+2ZNo/lTw8NZrpKAL/GoNOQM4wGhKPiqlYLxBvA/z4zetY6/n/iaKhU+/WQ48z0vgJ
aLc7do66PT5L6f+jGKvwLJrkSPmk0mB2hs0NZ1GdxBz0XqwzgrvEY25v0n7BYWsIaGSgZ1LZODPw
Fx/yX7EcG7KSeIxqRZr7NkMxUeNyZxCHRbPI6aQeMZkWqdDm+Hy62aDXPoUcQrJD/5c8cLqt27zA
/w77ephf43WxNHcFoh5ZsRhsSwUY6eMbcg09ukQeUkbMyBybimL/3XGM3W+/1554v+eySu2grbXe
TKJgHs+qXPvdegwro8VEN8QuB25I0E3xhe1uukyxY6LRYRU37/8bQgYi5iH6O6T/PmIs5x0LrQOo
/9dXTpZ07yFnSjNrEOlr1PdC4vfOLs//csywwsVpJ1/QqtiXqaIz1SUbPW3d0tUDp58TqfqiRixn
gigj3LXcrcywXYYT7jtB1uwokpZiclNHxBSdU7F2xB21bvyXW194odRLG5DbEtF3H36VYhtGzsCr
Gbnu1zo4h4Kqcnlm6mUFzsSTBxfVFSGnkrFtt8+6DSmweSN/mgQNd0vMbaw14lQloABsOaYivPj2
qg46P6m8kOnV73IM8/SQ/MbTgat0ZbPGtYTQCBbEF3P6mSzA+c6fGq87cpA/rxASkKaTgcm82Q+B
RRXPEMJYzYhySVxdzK7X6xizDz55KEFcoP9WjUtlhm4pb5Vf7HLo2dZ2j8oHReJtwK20ziJjo7ZF
g2Wye2XH0YLX2bbFtZrCme9kZb8Fw9PvLPzDG5Qkgkyb+XHdb3w8vY6cbQ26kDIcwY6zHtUWE6f3
fAWEEEYleGaiIA9zb2ZOvXzkGXAs2jAZzTcXJficLJ46D0/iEtvH8VFBG5ERNL57zIqa+6VDjgzH
lhFhmiD/mOaN4UzXOlRN8BO+6G5XueHqXbuQh+lmwVDv+ZPmHir5td67TxQ7cYJ+tpbu3rK29aAM
rnXZleEyVUUIcuJ0EV69h5rf6PvweUnF+tvWmnoiDrwuSyuLh5vNpxPPDwMJnWHvd+v1y3FnJAR2
mjkDIhB4qoJS3W292kFJnk/DlJSdpqAXYJb4bDmhx56W63sPNxDWT94+A3bznxWCnO/NnDjL7/cE
oQK2FE0fYXdLeGS8E9V13VOrjlwWLf4BJ3/o1C0ufPYJcP50xg2WUl/0FDP+m5qf9Rl42nHIWJng
mguhn9VwIoMj8uzmKlc8QfhHYYsqlnvun1hBpKmyGVe8PeIEH/Xp5mckYXNf52RdHJc9OCHfxczP
+tPgJ+19we+NrOSuCSxk2v1rM545U8n70wNqa92MtgJCnNQiCePoPAOxYINKJDMhF1haR3lXKbTf
a0sIvH7yMeS5ETnc55mJCIuA/9pCBv0qx2+Z9hY2xY21HDIxVHOPjX6daLlD6Z7QLsqSttXkQNgI
PFpoEMYc63DbhDKW1ZItXjnYiEtrs1OY2dwhOp19rv9Gtcgt8rn4FzuXLGpNFfPPohEG4WPxMnJj
f1QNEUhWzVbr6Tw39HD5RHg6NhP5pESwWhjKQXd5wXRqzoZ0rvTCxQMcHSt1KakHvHsZ/XlOb6kr
FLftgZFjAEQ0CCP9vdUYU54+IziADJdL08OYVhUOnZxRy3P1n6SXmb46GfvBg41vJUObbDV2F2rb
RVLamVnQgnukffr1g7c0DlH//D0AJJo/m6dZeLRCwK84ASpZfYMoHWVMyPrmJQQ2FIpf4bs8t1vu
TpHbnXzDQts/OWlcx3r9Uy5KHXDxiFJea1kD4TEM1mY0ib0S3FJK8gZZ6LG4CVlB3op+fbd4hWJ4
seCOtbxRTdzWKZzgKstMfaUNbAmoJUh/NLPyJRtoHbrI11keCo1QxqrpHp4nh84WQVc3cVDVSHnp
lpFi3Sks4yvLeMhitiiXWKDduQblQywdDOeXn2+5rjuRKaWA2QzAzNLB24cDUMLX5Zlygry2Oya5
kwE1nDGCW3Gq4OJtQTzivNJdAc8zWJFj28mq12t+UdUhEHolgtrJIfYlqVWD5+IE5cYQH8LLGB0x
AFJzLWib1k+KMyTyRgcZ9FeLYTfkCoFXbSqNd1TWGHrLczX2ijLvS/rFUUSiVmTfCQqre+u0A7t3
FUSNxTBR79tpiKB6bkkSFnj1Ni0qPVPRjDrVzLQMzmbCQWoHI4bABmtPIXM9rC4DnVyxOjeoCAi4
veVumoLldmuHst7kyNMrZ5uYh2b5k0uQZMxF8G+jp/cKcjymx2c18Agqir2rwaHJX6vKLTuVmqiS
ogagfEdysZ2ViJuTD+pK4SiC5TM5Iksu61GE8iNTsp3f48A6UBPSUjnhtMlE5svIwk7+QiczXPXa
En4NZcbjJK1hA0JbhNyyC3uMtqnjjLiNNNwCpHuXEVqFhJQf+nhbaCzmpM4iOS5/rKOd0KXl3DnI
c30lD9lWqEEYMXVw8kvyBZUms8NmmjBGY3JgknOCAE21rr7XgiyX0voLV4CkOixvqzmaGhdh/0ZK
j/w9kiY1WLN+Z371/cj2ukr7i/PdlY/NVsl/8W/ZeodpUqmeBUXyp5Ot0e5OVv9nC3SX5BD27llz
G6/J60kSHN2IV6TdKieRicd5lQqIUCMQBEAZaqL/AyGrvIwPZTfl+xlhx9Q+yyPDKXJrnQeuGDx+
d91aV2bxw4XVd6y5XyqaZaUHqVjyxGTucu6NUx6jTPiHh/03p64oVbLaN45IyhMPlq5zXLGrNE1g
M8N2qGxtp4JTGcB4qWe+F4oiuD8AIo+vNMIwicVjr6sm1SpNQ/ICg/ar6j97bxusE9WHHl8MuLla
N+eF7IGph4rYAfUkDn93PCnL+UXCkWPoy/bHYIWGZxef7mdvpAdfmAxBRuMBkIF8bv12SQYlNvGU
bSldjf3IjYtlBTX36JpLUfoHfir786kWS7WhAcku/0ltoAAYMfDldXT71B7iLI4cyjVpMmDLvMAV
+vdZbCYHqAkJKzCYFmYtDvJUf5M1DVOQksqGy6F4u5/HcFaJMqSyvYIAwPyyMawokk0DBp1TYFsC
+X9991megNlIr7BPjO1CWaBDum5C8gb63KhnJw3v18FCn3Yxk8fBhcEeGhVKpo4sWLkEPuy/aL3x
Ev+Nh+hkzOmQq25070lIoJpiinzbxfNWeyC9NtyDsGnZ194mPQFpUerzrPVBIk+KqvJq/dqXaZpZ
trHUUT2xsMdl2tp03IjWA4g8271a2MXcK61m2rLJhqr5eH/e7lNbc/icmx5cHogeTLdtZhJ9Np+S
o6hkXXbCQG8jBwO2efTMyo5oaqfZdDAtcxS3AV0ymBXttUfOgJkjdsQ7bqZlspvWJKBuap5mBsYG
DMEkt/qdUTjL5Bby1qGoJMbZm4Iu4tqLZxdKm9ggGhz8+QAcyK/zJcDa/BREYUe8kZEBqbtkppLq
6d+v8yVa6/4mOfwMlmSOToBqr2tx+OoX7tmguADIh3oVyPrUUG3rPLSGZANDIHtiMioroVFoEFZe
h4eysq63JvNNXDs1mn9uttq7zjACnzpolbT79WYdc+qrpe1Lpn3VSKHcLMvk0XlgPUrSnMdbfzUL
dR1AHjdjmwHje5m18koMpS+AGiBHYdN3GvSaSl7GYCkrrVpenDAMXw8+3IDQxVsGg135GDfBFrYN
3BhVm48P8KS/8no95LUzGRcUQlW3DLcQorS13NJ/cIlN+5NdJmQWhf05gY4V2IjC0q8OQJ8dbj1+
pERGYusfaDf7OZnPjj3uYGUPVA5Sa3Qt1ErRr5Sm6tyLvDeorKO92ZDOsRkSqZ5W733WdUC8b/Ap
4qBasC0YzU6zuVAfBixXstsosPLCHijuTTS7w4ZNIS8DtU1G8YGspD/c1Pi+BaYnFETWasQ5sD2X
12WGIwNeqbGfNGy+w40VGud/Jt1i8+7EEEx3TkaOKgOGA9a+uNYXM/G4uQuanedqLHASTGo9sKk0
jwrv8TrAWLqXChXG0d+yXY8n5HQTF7i002RarnXnjOzLwo0WxZJB5czeRL+FEuFaSAG5sUPKNlY+
kdcQJ9aQuFysn/wEvmGrG8UnRcbTKF7LZ8OhM18k/6mX4G12SfcKDyvya8ZwFfejIdc1nEuMnDHH
NDpL7NBcsm7Bev4xXncBeD3Bn2c/LdBp0HsML6PXaHL+k+12tOCFkQZ1MA571v7hNVQAUego88Kj
GTeStFUYh6iHFDwc5Y5ORp3gZwIB6wPm+AcKhHYXWk1MPlJbByFkMF3A/PZPMJJDrnL+wReBF0v3
CpOFpfl9w19UP4fN7DOZzOQ4JmMWK0mHPG+pL+qTpsrTNKRmdkNSoH2lS0m8KIy//KEpGkzZpgSf
3tnlFHBnY5ydWPS7oZuFv7N+bm1d01Gcxmu3+dr/XpEH8MMSxUgTmVYFiM10bsOGt9T1vAP8BkcG
vWyDCKhTnW5QEXIW4oHcz8iJcFKT277NvcFqCWgjwckgvyeBauMgp3z8ysdZy9TKEsHA6eH1LakK
QgC7IrkdjV3zVhH4lrZItLF07Rnwu+QHjnQsbBpnzzwEVyoZyv4H22eKyUzWd7v6WhZx2tL4i9PG
VjNDLJFHUzc6GhoLpMamxTnFg7N3qNJmOEVpxK6yznbV2TC385LaAj6DRlimWD2UublHxq/Y9KFW
Jbobf8bHcQ4zt9o6CKUDMu7EdpUntaI8Qv2s2MAeTc7cjEninkY5LECQ3x4uwUt/powUsyC8bMvW
AgYjs+21g7RLsj/rzNmhbtAkZGmLzWnVX0WTNE7fj9EUdDrM6GtqH4nN2GlXnz5fgEk7PX3bqiWh
DeH2sFwQ5YExL06zWp5+dqKVyVEWkFNtyUJcxFnjH3397tNM0hygj2UEQOJyvd/nNZQo1etCroN6
oaG2vOlTGKR8+aUDm7jABONT/hVkxN4Xz7irnOCVrH10F+F5e1/dj+x2xPt47msZGkbd9iKSeRxO
6J3B7Z20spH6jmMcyTV0oOFz68GEKh822xHkPsYhRWrnwnEGjS1vLO7KbLonPyXbOQs09m9AeraH
bdzYju3xWJiZPXhlCkbpRSo6M4n9cYzJDm/jWmiZaxpRkhPEkLsacLj3HoouCVlteS7wALKPk6SQ
JlEUdWULbCu+yyo0iYMWTp1M8cG4U3lcaZpCKL6jJN+Z3jO81beiso6bkc2pcoXhLDhimqQhK2zg
nFbOkJ99IXvKiVU0NDrpXEzBY2LIh22F0/Q0UKmlYaUbQdunI2r0p7/QRtIP5YRYVtZof948NgIO
SvXaeNSIXNx6P3t2MIgYPw8DqBc3csKx3wBTGSIZiIf/stx1OHDYJ70omMBw+ybzgqQRU6BfFU7c
ChqdQ++j0yZ4rXEHTAZatFMerTPWb/vvC6oNW2AijGPNsIDo5LKu6zH6HrllwRr8MbaKwuDT9zof
KJk/l1LKxXOym/psIViP0oKZOvzeN1CvRNYki+j4vwdl+InlCoNwKYZgoNEm7z4rItAFQ3HV9NtW
OhyST7bSPgUCpn7YGMbwBwsubGA9t8Y99dPcSt1y1os85RHf2E9+Kx23bbXb+4RUsXwPInd55qhp
cxpZv/VU/ODa+02Z31Bza5YWhyue3OrXwB/1+xHAZIPVmsbxXvsyeA6FbNNd81JTXKFTCP8sA6a6
Cn6Q8roY/KAn0TKC+c81N0mbGg/1IMNOhl4ymvdx/L+Zw+JjMWcptOYHXkiTIyR+8Nx4o7drWEOo
qmwLfriVnbl3APdVxaQoAmrVqov5bc9Xz2rgpxeNAWwlq7h6dbK5hri13JZYfXt0fL56XPoM2MHO
BGyWzwPUeQYLsBfMjqRc6OC86ICfF5oCpDWYgNch3mRnCqjV3OZq/dXzbRkpXWN0fqOfBjCoxio0
Yup0MDfT+4FHeVmWbGpwhMF7wa2OF80LAMrO7qqWC7v5GjkGiJI4y7ZVK+Ken0uInXAqL0tI7Xlf
wv3EaAmUKLJUhqSWNwsfWQi0JVsqjKaMuK03saI5WsG2vClL6mXq7ZU+t18iQAowiOjH/k9yVzLv
SKPTxhPnQ0HxzTwCFN6qzSODS8h7BfOc6vb5bc5jb4h++WEWyozDrFPWpGqmw0l49/4oWmO/A5xI
yGXKV95fYkr6kdsb62MOKRwHwW2v6U+dGoYacx56mHxfJrqGOdmKSNUw6IZCxZ2jbAgDgQnfnzkN
qpBELwLFkaotEoB9FJZtDBx4qjxq3r8NHdvoE2aMaAyhBTHZ3WO9G/PdZ4+dd159yh37PFKSX3UU
V2HGprm0X925Z3xKu+WWZKFxXmjI+xPpmm2gJDSv7q/3I+8YucdiRpyqxxWihymY9btnGji/ovnB
4wzVEMfRaZbVrnVVinPZ0MZ/JAEzWTAAOS2+GkQssQxc0vxDL/oSethauZVf2igEI84U6bCyBP3M
fgPUH8Q1OTdAENFq/zl42imiK5rL7+aRljzdvYLePDD7i4/NGPuc1HQJqRqaD0vNyB3w/4WWOdK/
pzECgWSgBQBgyxpRdpUPFTMSdgOyMkxOcLkCIPXtgrnRzxi6UgCnIPVuIE9KWU8cPyVMooeZ84ql
n5ptJ7Oftz7JW6hfa16iOIG1HHJTZJOzs8sboP2Tw95B/uqnpxqgvaO1yJGWRxauYMuU9/ewm/wm
VpESh17cJm785HSK4t0CW0keixO8S9JlgzDmH2U/290axHj8h9kHhfnDNktrlLfqMRdiBsAi6Dhd
mBRSQ6RNyRcltXPf/nlgAJpgDvc5SaWgZtkidSUp6plEXLWwXr+niHUvvuTXHbixw3sqfnGt8Bmt
TGzHZScRmzVgZdoU0i2ZPtoN3uQ8ozTmj6GSGxrkbNLZm0DGEJezNz7g4kBIKU7gnRZjiiI2uTzv
6vd6ik2Ate7Dwo0DbDwdkoIs/K0fPdpwbnW9+vbzauqpPqQUR76GTbVlzo9KYsfSgdFRV1DmfF7T
Om0asUjKD2dL+pLdFAZdhHUtb+DBbpDo7bDRhpG2aRD3K3Nuzk9gEk0oGizpJxp4r4doIDGGcx7v
ndeFCdMeaUIV1BWJg+Jx+d2w3Jowe9xEsb6S0mCOcZN2I3v0vQsCVsrky7ucUHo+obGUyoZVskp1
d5woMdlamKZKzE+qewAScCsJeltPJf0aIal1gO1Jeo6YxNvzqedIRf/Jjy0RtBe6ixPn4qcsU+Lg
X+riVDQsI96pjSrTqQUS7BJjB4Ux3PiUvNaTQ/WerP5Kj0CM3USIZ6uzbIrvZlKMf084TR+HPf5f
d+JoNNjVM4+FgiBBHDBOHN9cpk2wCCOPCz3B5I1D6dfJAjqOPHCaPAYJ7GBR6dN7jwGlClmMtnbN
zmr3uMdOztbC8oEsSw/sZ9kpRbYdlbMY6ERa5gPxwKumXOvHAZyerc2oVCYD/4IWRiegfAI4iQmh
/hzOHUIXmywHh77Pa6tyEg5SS0r4xNDFSmdlK6XWRtEUkhPeVZpdEEgPdegbgYZwuUb+Yup/f5Tx
8xQfKIzujFdh0C4ME+tRTpIAXgLEo6hBx2qi50hvIifB4n7cCYb26mWIfzszv1DL0PjA8VbTNmEF
uhFBsc31a+4y4Z/0uXgShhLMVG2D0l1dNOVmWJfywjEVZqWDRcbdTzehiyLoLbYHG0EbWFVBit4v
eExY9aZiaQr9YRJdVWjxGUKv2x9qw4Hf5Eaza9IGrCvDW94xgnKReRuRJ8UKetKEY5HNQD4jac15
27KQaKx8b7n+88TY0SMWTp7weKREmHUFlS7Ac1g4Wkz59pQ+cAFds1/FKqE7OB5b1RN0QDerXNOI
VokFGC3pZXeZEneLNxitvEjMUYDElseIQHk7coXf45qED/SDzexDCbM3X8LBrGBHT3AoWoQzOoiI
6UlWRvSgj8SxNn/QoQF1Jb2bN3T3s1I09P4evNeZzrEMZ9IYNgEUnw3DuFNlamoyYMOB/mkS9juo
EVyV0wFpMU0I94ha/936EFt0GqdYZE2AEvAlRTaOEB1tfKkM4rAb4vdchHrQYFi+B08uh8ADzsX+
o3F3GtjW5iAUFYC5jE84P+jfp2dE1ZKOdWx1VUxBz3uge9aPW5Nqewv+ae1ZirOBtCkPdQDpA0P3
rjpk6vzbdO6g+W/14FzKDcVnpyuEWopl+lgzVQGKZ2+CRz3tn/6sxbEt6j+v3+5GpZ8KMsyU79o5
P+PeodXMkeq4Tobhup3tcP3w4BICP4PL2y0lblfx7sHrX9gQTxFJaQLw/RQGZxI1GbNnV3cHIHvZ
7ZHnSg2SJkw3ba3VWzpn1n18nBanTtgr9YPMJL2VAJWLftTmesAV5k6DJnq8SGV6TpIp0fLC6NGN
uLI9VDKpqAjQiCU+TbB3ePdNoFToH1M9UF1gj75j4iUVIcrBjU8HUsxwMf6434s7mPV2TIja37oC
todT+wpA82OFcS9ByIBKy7y4ujBE1NIr9h8gLNegd/PLs5VuyYZK3I2pknEcizhyvoPN9LDZeo6q
7u9kKO3Mg8f9qPLDwaTFV79W4poYNok/baeIsSqWqZtR0ssVRuSXiffuLf23FBvWNc+0X8mOiskY
INZSwjdJGIA5Wal4orh4q4y+/7lRwjOA8h/qS2uIRoYDj/+DzyUw3mFzrNfDVIhcv3aCUc2L87rY
LZUM6vL615M6QojQL0MeyiE0nDDSKFO1XFalxDqO2NlGK26QJefjeexyx9DlEHAwEfd+qkVIKAyD
FgYYvE57kKV7nBvYN4tIzdCovQLpX8A6P9glnF0YuOOeVjfcWBFx4LwAOoAXONv9i2d3whIfpsmv
R2v6C8uuviBNMYWX8dEkSX4KDcPT08mjehQQnYFDNs8jOz7kjwapE+BM6vNxxWI5d78cRd+S8wDG
LWVe7LsA9FcgRhQWf4Zifa7ehTGRFru8Q7zZVfJY3jreANhiYWvR69Tm8p9/gsk2H9RIbHuSoQL8
AMjR+mH3EzSvtaKptBm9D9APcjqkqpjjwsrRkNWk3Uv/P8p2QdGpVA0QAvS1RGPO8QMidHhgoH7q
wZB85ifV36xtmEM79tI+Jcs4xB33KpKpSR7FmFzgDiqVDdWysgpqa/vIJt1Z6MP2lqAuefKbmjL3
s6Qjenvz1qMkKxJ+YFEI52xAjFTTlvwtLl1uQbd/3lu4LaqOVCx8xoqVqN30+Xh+WZv7385ItYQY
4AHjm4cCrXlBtyJDohM1S88wU3KyphpM3Je8ETpKRJAMbeyTEDMnvikh/P/QC8CdoqYkNXJqxFl8
xr7Vo5hm2tKXI1PFaXHHnLfGT470xR7zzre9apNiM2Ayrnhp/hPCPoJh8C9zWSfUC8K4fG76uAHf
zN8kNeEcsqFvLBgxazIX0IUzwnQ4wPM3n91rTDawdR6px520R2OZgMzLqXJeGG2CkfkEvfrQpxAT
e4yyjSpcch5FZnZeCOM9Aap7hrAaTnOEHhaaVuqvX9edAmhNHkzoLctH9Gj9npEVVpXrPMn2gDh1
0pM3XgcBgDXhIjzzRK13kqQItzNrcJEvTTuNtxx9nv0t9jocArvCMCYF4/eAzNoFKOaBi+6eT5M3
HP0smlfcAKiMviUBMbpFXreEdrZ+kraZpLxx/PQEVWxadgRUTRDAkP4NxRwE3Oj6DIxp/pF5v+Rf
d7HNkO4+EmSvUnnd+o0BWl+8/7MZICJGXsTNknrr87L6koJkuqLTxYuz7c6c3RLK2bLcSDgXQuPC
hj8qxSJoQjtoYubBa80JW/oLKMmczrJnUg3bDHqohu7EI3CqToTUogzIzeo00u/Esy+SFHxngveD
E3TdS20yozpgqb0TqmzhlKPPouO9Oxz/AF9Gy1QE5goB9JXSdawNQ5t6kJ/2AFzC1bT3c5qAmZPP
XPYQ0bQxazPbaHcH0NGPik6tBrKGj6zzjsAd0VW0XILhGIFa8yfDgDp1EFjNd66sY8J1hRWn3JCh
54i6GvxLY1Es0/E5RGIHnFv4mvYCI2mkEmSyv3cFBYk2zuqjfbnu4MuZu0C1wQhz2yot5s1RzcyT
xP+4+I6ewCHaJghNIfWXAebLmFKgLGpwhLNIy2ZacjmlWmcBkSE+m9WllgbdtqI3TkLsfirw5i1X
VKgCWsRenLX+TXBotgI+1xfEpGP9tt5EcQv3xYwJ0yr8djRAR/rVELkIb+66gUm7O1SGPcbkFkDC
L/rFRvw1tvlyj8YyUkwq3noiUuUMXtAK2NJwtBVTak48JEY9Dtfo2hJz1mDUyiaosH/wNHw3QWNv
oTuYBuI55dOXOQspW+ernvnmilx4RheTHc3vFOJQEIG7RsGuB6CXZnQfYFbHabbmDfArETDFue4g
haaMWmmwML7LyRNXDLDMH5762UhH2VuQRfY7Q891+QlVEY9zV4QIpD20eJqAoaaT4YR42DHxmnAA
uZ8F37cMFWLCMIhhy+nxC0wIAG3ZxRCx2NVaKTCmJemVV5ctEYLZRQZ0xaG/R0rLRyY5uRokK6cU
4OiVMSpbBP7EvVLj86vp+O461bqO1jQJJFaZ3jMEaCOEHg+gi98TGfModBCfUVH8qNCBozgYBmQF
DGgoeJTJxp2uKqzWzPVff8NtgaWZNJpiJP9Pm83E/QZGypnCjpej5jS9tSFbmhNSmZr3xGF3/HpI
iytBIiEBrjJ+Ii9T9k17YJhMwqEweNHph9GIS0sLe3ucMRAfQV4uQAqtWwr4RKiAjDuigDjTfKhp
MTuC6xgG/p7CX1VQQssUdyyqgGYW2Mo+jrnzrDvIE6ms88oFDD9w9z9l0Lunvfwe92pAiPa0ogY0
oVxXpvvt0S0tQJsrj3WAGPAr9t/38hFBWTQkZscDzUCy22PqjtmCHdWQ1Y9ZtbhDQcgSFLUXKBED
nkabO0CJyVm1hG0pLfFLEUFUp5LcA9p3dwQ21HZvPhbetxAcz4nxnQfFL9G/kAUfr+235bMCwuEK
bcOXfbRN53JeZScaTUtk3cL/IaGmbB3HMjf5+HXWwmYbIVrN74oSBB4OudjJjgK5LC2fHpIuqRUb
uL4Sr5DWGVaUEpSXMiL2GY04NbHVeEcPC5zfp0K0iX1jD3h26SKFllDlhdH96hFeOCo1Fy2YVrAk
W7lwO2hsaVi37fKDbqeeThXQ8VWcgVqj3zg+DWUZvBAtBuBYJ/OhTbaUyRvVchSndFNNliH+OQq4
6exkM07hvElmMf1FZD9vv95SOwxM1m+smACLj57AjKhQmcOLTTFnJBVcYQD6tcRx+FAulXyVxPZ8
+ByvMezhFtjIIuF4V/FzXWB7Ka8J/KEYjvXuy2UCWuDSSC0/7EBAV8UUDVgLKW9J4yIbfMITWakP
DaGE0mnBhQFsRmV9063UeQw/O9o2vBqdqJkdtMsfFC4pG2I12sMkE6F04PMetWCxRryi4Hrp5b93
WsUqYx4c/LzWixl19SVDICWq/4+EYBTbbbpv6spMzusklap7EfovpSG0oo6Jv1DTuRmMOhJXr9oy
NVj60UqHBg4P6imqt+nVpbfdVuzf2nuFBI+hHYWVlOixdcDa1x2SqmOHBscL4wqXiH3YY3HqwQUY
7rN6NeLtMHHEvi1DGGe21ezOEiphnWBWXWRSHpgYOjODitbGeWLooxnEmshmTHEt+aGNRlOR4TxA
0qvyCFzF5hIllTmvvjROjHoo3gBd6UyBt/Q5SZCdNQnxOIqWUYFhxWVHh1wvIgY/TFJOm3ZP1N1+
L+8XReh9EZgY0QUtUvdChe9R4Y/NIcMOmEbKFFUukd3gfL9elCR/j1p5Y0L4Et3bK9TnkPrdkDsF
BsHlNCw1PVbo1/eotVFJ+ltbuda7abf2mjJZgTTNtGlc/5mUmFtB5T3/D8D+M3Izs18u5PpKq41l
NsUeHqw1ahcPa6MuJlSa87a3xKY3+HYj7aAhKHhrlSQtkcwnVPV6CIEAC1KsN9sfBhOSWcK/5EjJ
glAdKIVK5Q/wcLMO/vDNV3j+etbeDJTK8s7Hx1tKZhzu4qBiJ2e5Kp4f9s/DOpa7JpkGi2kBuEei
CD9oDxODwXyrrar01dq3HhArojkimbQPBHVWigQ8LqhRH5r13ScCMQiKqh7u7bVBoi6VlwyMchrE
dRVOwM68OKD1asQH3m6QPZyd5PsuS282y8CXy3TrHLlpKPCHPGywToB9wWT9wZDjBFDLL75igJzk
Yj/P5Ku+dgniuV5KMzQLlk+XM55zw9fY9S+yuLc1gBzkqiv0XK/dnWOoaltX+uJlphCFB2NLHHns
o4jsdo0eMK8nzcUOEVU/s3Dl4h28I0+u1zTbjSZyPY0ma01bDSkumPNaIp3UTk/iBxo62LBW1/8s
owV50G5DXKzQT/OQwrxwSgbxvonWXZhJVd1hzb43qbL+eWtyYjJsip9pGRlj3BkJ4mdvKifUNJ+L
lzjyTJuc85kZq1QysgjmMZO6E2ybCQRU72/WwbPBDIralD/YOA/0xt1WIcTKN4Z7Q/M79PHoJOoy
JNR7ZzBSwn1Qq9h3HWLZ8nmg6hrlAnGfUdS7joUpe4daMUPPfTaM2VgKT0GRiKDBOCzfRrsmCQD6
evBDn8bBDLNwffcn7VqGCMLigq+tD8tdJ7KwFh6qFxzYGTr/o+4EO6yg5gYQa7SGiaO+x2hP6+gO
u/pBDUPhcqi+m+hSeLmRFlmIh9/cY7Wrge5AdtuSWd6ZPrvlbIyKUZm2ZifNrXlEVd6JvWR2j4Ow
wU249CZ7WErcnjJwzjWJ7VaabMdTgFvQk2zKpCMFXgV4lrrMi9n30wpy0GePN7xPIPG+vHaPyo2S
NRtl+Qr7XVsQg9iARF1KPHL0XkRBbEgWT+646B92LOqBJixYriaacvxarAt5UWEmChEf5xZY7ERi
GbO0IBqnPv+PlpvOiXIrSb8XsY51+QJlM3GXfSdz/cIycc+3jcS8cbjNk2zPdb8k81XRN0Jz/+0i
LfmDoWGF/QxRQU4xrgW04gjDa1BdBccd7+QWbo5xeRV+vwglU8MjGhptSVHogBzapKz4PH6Cjds3
ji+7UsL2RKwIqo5AlH7rgflRDjaRQb379tV5PNtDjEp46oix0dM6iU95Qy2zo9eT4zkfm+RpF+g6
t7BVWkoPd/hYjAdl8MMw9EnZwaSNrARdT7te1QoZDHMVf8oHxiwvJFrXLg6vusulWoEEasRXJgpT
oIZNUQQmEeFO2fz/h4osaWXZfxOK0S1b/UgOuY61PA60/h/Zg7SvSH38tLRP/HKysO3k9ydVXyvb
sFpbFj2c63nDSddGxj7b6Khd3sIkyhmwiP0FhLnm6Gr3bu9gcDZoHvDRgUmw+BwJPIr8aaVGbn/t
+pMXi//kXzGgrg6G7kZDNxgPCeY+4vbSL1yGU4AtssqoIWgdmONRvtKlJsoTTmQ+OEEGGd1BHrYm
7THp+x/y+rNVIPvpoRcn7YS2Ul5f9VfIMwtt1wqZSRmVK8nUebVTc/zRPO5TvUqWgFZlbyGVX2yh
VdUPgW4pD31Ot1iBqc82dyIeQSvEEqRRoZ4yw8mNXEYnyEYXAy3b2OCn+0WaSykOjmk3AiTA/8Yv
WTNAagVnUBeJ1mViHs+MbvnTYBEjKTc3xVp50bOZn6vlJF9fqVMx7F1CRxloCu0z9YkdzkOkDpOY
mdX3VKTGfndO38SHKf26PdXVVBJ5tKozqXqKz1iZi652ITHj6XcPqwrkz60dqPJWnq73wxQSum84
kwXsCgRTSPKrJN97YH9KVA2vL7YBObu2KJ1eg4aTqlcxpcSjQWGlUd4cnxaLEoUpbB/mQ+fn/B52
+SV8Icq7RD0TrD/bdUJ6t5PzsGtluj/rwsn9/1ZKqgbYWFuxoXQ9I54JNM26fq0Emo1JWNgyVowr
us1VVU/fsXcxKlihFPK72bUauMi+bSZsEh9nKasNfAJfJ169B6hRN44K49Mcv5dxRn9LnWytuMam
dDwUKbRSE1iRkD77FTzSu95rE11+Nm2b1cjmPwZ67qae6r9KhEtkBZgBMbWXIxPG04T12T6zwod7
RGtqysecqykkiVa0KOx29zWtwLHFK8k0dLZfE4UaIK1OTA7Q1USLSN9QR28cGrgDLDc4dbzCcIrl
6/Cfq2O18joUZ9e4uxv3l3nRJO9runEXOi8tXKfM5LUu3w2rjLF2ZKjBkoGoUNuLWaaGMgt5GtQm
1wga+YHz2yHGWwhnaS5iEUO8ojqE0HFyTjTrr8WAcqx6bieWOQOv97m0GOLymClWGhZtl6hrpnSB
+CswBnk40wARNvvzXryGjB3pXfw1kX8I3ILF212KPU4JCjrkpBDjOk6P1Q8XBuXIyIkW9mxwNvVx
3wGh2iUJSnhyNRsiABNzKHyFQuANEVM3MPPUE9rBiaE+nqNxmNpuAH1f1wXx0BGPAQeZMT/QQ54i
L+Fz0xyuWpyoyMvVdoZtS0cQydR4Ole5ZmfFvvrjI0IstMncBejizGTkQnGeKj0e799tEiOHEEyd
GwfU0ha14Ok15Ofc5IWSzAM6Dptw75uk1A1lb4lPKnBwtr1zACSnnY/gfrYWTzYOtkyfiGtKEeYq
tlmbv8LvNODhYD6CEpYEuZrb0AZsDcchQLg7raDDiiCPH6lrCnMm5FV3S/8qdU6AYfbolL9AEnBg
HrBCWTdDRpSxt3rJjKM4tih7pSxweFuKBsU9J21w5taWMQvkq08H6O0FU1SwIQk8palhDDRTOKVa
aalKOctYd82YuwF3+C+sc0MWDlJF0pbOIDLO2XI/l+jRiYQiPgLhZ2Dkw1l5iWIb38P8Us/71eJu
bh+DR2CkIKb07sZ9lkABweyQgL0UwUuauCKTLB9IDqrWBne6V/3Wi7l+ZWXJUUrQhhSkj77qEFpG
7iP9Q6vcqDBEej9OH1lBCMS6pRo5n2uQzy1121NhUVMmzNr6ElrgKdrC+OUNu6NU9Vn84Jqz0fI/
p6sjV8UPJJzr0dLj/3Hs87a/qtqoNy/Ub7GiyMui58Flg+zM/v2LWvGynotgbj+g8AgJvjnZODin
SUzdHx0iT6poPLx7ybVNsfeF8H92a/PRxHdj0LxbvIHFd3GAMyoJLNV5Ghev3g1GLuH3A2hlb2zX
GDMmm9K0CrATQgtQDKAbghjcn0dHzIbhtCBXbXSrZ+0rmASGsqOGKIAhcz6g73WwyxZ7EAdg56vL
ikWv+uLkW3z4CBvpr+eyCLA3psgc3kEV7/NW56J5OLK374dOtk0XxHJHDfDV/Km5IJkrHQ+F0GuM
BPW2qSR7lXCTIiqbBWfaNUNKkjOcEFZVAdNKI/8wJX6HD9BW7yu5sFj7Y6OtHOQSE6IHGY0oRRhP
cl3e8ls1vQ2jkJDlERT+So9ekK7sJ2mx1BsuPE/TgdsxHjIC3ueXGgbWGw3I9kZjqtxE1nUw/HRc
wFSSSkg71sQbkWmcvfMYCnSlWwos+xKIqpJ87ddPV7brB67kABnIdqdyyqKfZT/hBmEtb/eRZ5+t
uqnDjhduwyyvpIH0zoZizGFNvVkn/FBby8IlzXWDdbifTNlMT92O6ySfmwcy+pj6QOAIW3/a1hgM
1powPI6EdvsTUNx6YxA3mgO9UYJSeZo0/RQOeQlmJsm/vaK9mUIMUoL7fYO1ZhomW6oqQjkN2GbL
hX0jMpBvfZrhpjtxemKtVOSZoj0CZ8ioeixCsDiXDcSzt7r24S1pxGcOoZtXvokW3kIjGsGlusf6
+JWAYfpOZ+UL9iPwGx4Xb4uDehTK94U+Xb+c0M7iSTMjoM+OOL9BVZERXH6VVZb6axTkU7crlOfO
CF1zSjNeulkXEPZJE17CIriyIQ/T20+KmRmpAGigWnd8wqVbw1W2numd+uPytF9jn6YgAljNzjTj
mJPjCo48Vyu5AapoSvMPIa3T0SY8t95qZ9xClg0W1i0Yw84yvpKBJt5CTX30j4YDgxjzM54R+oRM
kr0P35It4A5g7ErWSzkMp8mdUpYNYiW32Ust8EuJJY8MF4tJqvmmsJYGlcAQ8GruLdOqene/hhw3
3hLsdjoRPRvzaTT+dj6sDEHM6QwrmItJJFUeeZmwLYsPl+41LCiiXASUxomWPqrgRThk8I/Scae/
vh6BKgOOYTWMMGkKErJgSo8yr2UiYNX+5jmOltA0IEqFALVJroOTdzHDNCetFeNmh2eMcfJZ5Vi+
QLMN/awncnhqCS/GuWAob50TixQILrBkj8DSLzUGaihVoLLeKceqtT9w1PwS7g8UCHDre3FH0aky
acKCQ3tKg1IpDVWy7Vq3bzvTE9kYB+NIphrhiHLVmkFZxOt+MtesK8/M6WdGpSr5vHLyLcenrteb
enXmEMqWhXj+4oPkYy1/JdADUv220ZOwY3lcVj17AUy21kftv0uXUrLhlQAHzcwXWr3Q1UMSE1k9
SKE1DSFgCmklmddfRVoMlGna3lw4p9LI97xAQmCeKcfDdE58bpBCvGrULzVnivrdR8NTY+qHmCjG
iI/6jHtK1n9w8gmGbcEOP1Uy04TZ5pWD2/XPVwYW9i0goQmG4ruT/ewJWBXrsITCRUmmdklBA596
RXFGDl30PufFWijIT/8KmV2ai7JTatgWS0+jIl1atARIVTOJhOWDfjDUEMi6Ik+XT/4W8W1AlkQh
UToTF6cjag+jcXoOkCCpoNN3rXjbZS9RU2YFeTD4EJVgJxZ4cSQA+P63QmSb7uZJ0rPbtzxqHez/
VIsb4VUjQI9Z41J7AMNR9z9pweCEfHoKFBwg2Q62j2CYmL/hpWpalh4CpMZndh1iEvU6+4n06uib
MFVg37RwzC8JYaUnqyOtnKuKDwMgHtrEBCbZY9K4sWygu0Q6WlwoM2FIi1lvwnZq6uvSlzetA0OX
Zp3rFTiKE2JP5eS4lBkLmD16JKXklqLQ0dYRw3Q2sk+3j7l3kMYg/fw7fNFudmWxv1BqZNXtcHPP
pcCa8hve0Qg4nJh8O2Msabwf+D0F8QjpcnFsKlKJiKQJn0oYjCYXcDT8caJQ5DSiDUA/WcNeln1N
o7AwbPZOrUyG5HMWJ02u0loVngj9W2a2YLeIx4BMrSBu5BCyrz2kudXQZEIHUVLyrQHC73U11ciI
QDe3TmhUqJrq2X13xY17HihF8NTjJAAX9Fiivc4Vv83yymZJIG/XgNQ1GfOwydEtwwdtQfsYYAQ1
HYODHUmkmt/Ewwj+7ZI338uaLs3Y/6fjdJrSq62TnijZN4/paNHEi5jzx3MajayLM9leAw6XLJ0o
g55xUOuDdw5OsX984nuVqxv+xb+Eihh8d8yGcoA78Jm3UgxjkYPBKGD7WvWEzHMIORCUimXwCBo3
tRAmbpLAkkBmxVCUamzArCExfq0IZCOpnk96f6iekZyOBCFUq2vPrp8yR7COby8tK21v6N8DktkI
q03qoJH0ERTpHUhtzYzGi5lWmUKdz73Jc7HPidWpLlURZkpcSQcWxvZmEBuYiOwaFo0HLj8BGARk
tKF6kcvbw+JhexJkTVj1z66cY68jn0GQm6RFNEg4bpJGIx4Xxkp9a5K5Dkb21rm3szzCEXaqHSfz
P5H1DGCLwmlGyt2u68rN1IRNRG61QKbbm6UiP18/1v28913bZGWXdKP4IOL4tvbDQ5XRaWyR+tWk
2EFTbPMrHtXD4ETyqkxoD57Mo5T0DkX70QbSrJQQkvgb0K12OdwzykBsOp5A87ndXqpAYgkXMrIO
VfrbNgRUQe2EWuL0103VA1/H7UFbHSJlHfk1LI0OewoWpUEeRFfAAjTebLpsyDEW+lQ8HbL2RSvZ
UHcYWjwyeXLgLGMl7NxmE6b0lFqqjGRUHKAaAlI/B7EYbYoIhIsvq4Z9v/TyfzSI1F37X8YOP880
16VyVLsqA32lHOC18+s3R9iWocyKLmQ+/Rf/0U91yps0yIGW463UTSnvTz5dkxlDRQENa7mkQ7kZ
JR7IrKYb1iaWESabcCIrbkBBtFKLSKvKSKYanZTd9XH2FoM4YxEGno9uz62t/zTBIdZ9P1c21hg9
IjkOVvD88ht2gFq/CYg0cLYeg9EQ8Q1LQkXNu7PjglGCxQkCBYwCyiWNrnpJi2pz31rWXU3foOGF
CS0S5nr0HCzoE2F9JCsXSfR61k9smmHecq5EC4mBP8HV6fKnaZwXQJKa67GHNnLYPAms/YLIYihW
8Es02pY8tzTQlRI0rqnUTNxyEy4aOwh++/QtovmiFGP+wGlWVJFNONIRDfWretxcBaRugDIY8chy
ZOGQoT1Rk8HnahnRtPnz15IVoEYe8btsmGgHT0ool4zkeYjdE3GRgvjoHkqLXsHF0EmfNDxxM8iq
xEtIAE4/sIFYz2XGt6CaYBnyvW5CMAely3tk2uwb/iQrnYQ7HYD1pjSFdkQY9OSyVi/cxWru9zzd
9aUScI27uqt0Uu+DxvYkhVBo5zNg8EIZOAnR8qAaoUk/+ZuBVN8JlSyF/nBxIZaJ4jY9aduN6Plz
uH8SszLy39VkI3RcEy3Axl2S8HT41TnQo3xZt/N3/MCaiIIpsJIRldT/J7CpSBb7NAms7xPI65hK
QH+Dfe4z26yxut+IjmAouCY0aji1N7k48+Lny11mtqklhkwkhR7TkrFuUNKMUO7cUSrSiEyzQC8N
YG+NTMAXUwj5j9xSHrl2ytpgOqy1XdSDrroAb2z/MFecmX/3CfprC1UHdA3JsS2jvc8aP/mK+3uv
Lb453y3Duj27r3/6ZHA5e/KMXw+4zvqP2lYe5AylR0DbpMXA/N+EjIVleLTyduFcOyaoazV/93Me
VI+5JV8OwqbKmagVa4CQ/dLEYBrlbWEDqtUgVrwDJE9esE3ANWkr549Z6EkDZZV9GLCs4aODi79C
ISSZP4BBGGZ2rCeiUG8Zg2sVxm3fzfTJRL6ibEEMla38LuBkB1ZnTqCRo7XQMg3t6VPe3XNRpOK2
jNmPAecmBdNAhhN+P5P+ySsEoDm+ZPlr0aoQbMQ+iIit8hVz3sPqVYGEmIsvc70P58jXmBHHe3+g
ntdq8diEJKxNsWKQub4gOBIYBU/h8sjyOJvL8AVOxCB/jvSMXTpO7tINF3qx9R8MIIWBsdJ9hF9A
ffo06F3AZDWaFi+dYXmhOHmlQ0QRV1dCgrtduc/rId5exW9FJpgjcFWLP+8Cc0jihOkQHNwBUqy3
oT0hcFMzoxV7cfl8ZcBR6DaUSXROTTf7HmkLU9eRgWBlCAc5gpZtdO+wpF6uzehol5nLND1+NOXM
jA6I+IYvCIuxIydx35Zr4613CqrumytmB5bvRf4T/pMnd3r88jXkQjSWMKCc/8qQ/7zPeEhiRgbd
KQXDA2jpSAVpRyD74OjoqAYYd3UyRkORWvXg4J4SQ6e3Xn6WQ8DO3SqBBHLV8bWwiYx2oFKTT2Q4
5lrqFIlPqntOrz/V7Dz1Tnml6Gtbuvdb4A3n9gARPSQAxUmDbRL0cgNJpLXNdsqRcGZ75jaRDaEM
knjNzTKMLXlIecYEMCdzJCdLXm28WZ8AfoOFSa10ddFksRUmAwib3dqIOLi/GiskmuUSIBJZnqfZ
Jrff+vFkOPbhK+HDrHuRzk8QV1Mw34uwdqFrjuyU/cqBmqjjQ6ZCLuBn6ceElgaF7hznziieObsc
8+91v70/NxXLG2k7Yg0/gtuxaXSti/W5QUyA9yzKbIoMvGobIaA3SCak7l2/Av5NXK8wiyGRuS39
Zm2vpbTy+BE4u4vq2JvcP8EXFvkzAJX4FjgeGCSMjPquFdITuYu8ckLxjK2q+Rrlov+fd8nlMKq6
XsO5DKTpsiQLMn96W6q+te6ykcIhY8kqucwzMrg+ibJcQ+hd3hPU+4d72RN/J42Pmrz5BwdixYOg
nG7f69OBXtxKjs0UuB0khFZs2AyGim1q+d1HCLH5wypXGkNjdwf0CYYkL3JtirSej72WMeV9xBtp
oBXB4OMhhn0N+KlugI6jEog6BXQ3elHoOT1g0nVeVBk75GxgbuouITThoszV1MVD5DvuUIj0wa1m
7CgbAcyFN3t7ysahori9+mfciY8FBTbima7xieVuA5WF8xldovF/bS66R8GTxBp1Z0L6rHPGZFdv
NxX5q6bOMwl047/mYhsxfgjVUc7ytQmqgH3vBrk9z1oVASNSk8mMjn3unlF9PhWMSDjUJpq8Fo2Z
ZfJJ95Hsww0IqNpIBObpyJdY1paH0JDD2RDLdsYCRxb/xy2FVyV/fqjocxi8lsRYTnplhzt93vXC
QMbzAfs4ZM3CFhJ0xA0qlZ7d2NwJpOOD3Fwz8/Lzm1xUTKI1ii9zmeeDd+qjgCsBu7ZqK3qULWCH
qHUqVxyFeU5tBYwjnb4THjCavvYTRxzQUnw4Zf3Vg+Cb12eB05Mm3ETTmhdOflEMF5DP3M8UF80W
KXAI20eAg8ZA4Ptdw3B/xZB+/a1vMV6l/owc4MoVuWeApdo4gHobCw8vAomCaLxXj5wZIzQtCFBn
9efSXCYY8S9tnqtitxS2rxTAnlh56J811Ock8F9Qvf88GrVnqVa9u1Mw5Y5S5/4mfPjRpack1cg4
GTah8Ituzx/jm8fVb5pEgo2H7LRGN9SLTWB1pzn6mwAtf5i6Lfpt5tJrYf/CYbbSUVG0/i7OJTo0
s09mksf2SBjlij1zov2B9ejBaBjWNeD2NaO9cRqS0LvrYOvoezO9ftGsDMrVn30AnM6BMdt4wlmZ
HMA26UF2FzrY89/9giElbNAeKLml+eh9etVSt7kNk+bgyHCncLASApBZmxQJRd+lOLvZ6JPdcgvs
k+TvZSgC1T3FFJgRCniozeIC/Xhe6Xe2gVhiqteZLb+K2PpFJRaUYcUFM9hkM+KREfaA5QWqpE0J
A7VuECm9epSjGOskBZJvl/6GhoRCvbBiWxDEPqhUejfs7DMMM0YKtoZ1r8mGv+Jn8xEpuAt691Cz
GlW7BC5H3s2+KV5MrSNNxhhs3B/o4RgkJRlkiLdFtQdbXO0aMXREqo/BWu9c33DVK21FLr+1l9iW
n0VdYbk1B2YiaA67xSiKWYq6Q7h4PVKVH0rcsHB5/IpSJe1WWIfaTBvhujGXULTvEaGps0R3ic8L
7BMmhSlI922QogikPUXgeSPYXK9jCCeHDVuTTcGKOp9tS5qVA/Mcb9Crv23N0Jw4Y406J46Bxa9Z
zoADbuLxjrWhlseEr+WAeRGcbbP5kj+UZe/sskyy3N4mJ0HqGQsdxmqFuL1gUPfVJ2ObSGGGuIdR
XLGLHUkyOBLzLwW3TFbFoXhPxSMaPbJjfmgxuQP038up+Nm6/Apd2dRkDi0BUUuF3GdHlBMM9aB1
hSKdL5lzr+8jHagocSa1H/MUGPwCFy7Mv4RGu+OtewKJrKAUnd7Pneed8Ugit+k1W4p9G9GBEB1z
LixXv3eP2Vb6qmN36iXLn5Dq9lQFAHsZfddV9aPBf0TRtirdy0is9FbO1FWDCamwhF5Sw27dI23q
5nZCh0/9VykgMO3T9fI2mwUDGlwINtDHhi5sVZdOQth+SWvhBFPMdKtySzwHLho7CfMAPk+Z13SX
tgg1Gnk77QkZZYOclM3MrTCKolmzYGTVGsM32kx5/HJqBKjEqZX6NYsd91meLvmbtaAQHnTqZKqL
8GtueT9pkNOy+PFumSUvuB4V3pWCCbNbLqcHpcAbNLIWHAORV3To6778fcLTa04Zcwji7a+5cgkC
G/GwRFsfTV6hQ/lrdBkWDioD69VpiM9Rivz4FtoaDbVw0kC79x4YXM2Pz7aHVBNfyuCEYsm5oD48
LdmzPcUsMf3aeJitr0yIPZhrALOyIJT8MQQL2HgrLnJG5jubTTrcQ0Jwtaf+D+ucwxKqACX82+vK
uFL1z8TkhsBAnJkYLSs9lgzItevvWI9tWqNFgIMHh/p1RnrzJS0yd7vrXiT4RztYFhCCmi/pbcKa
TTg+BkWIPHe6TpJKwo99l4QkVNI52tHiwn2u5CZNIBm24wv56k8wrVwbYtyJNjONq6HsWZggWdAg
ZSo8yyh9poo1WBT32lbRkwJUEUuAzXArRVVxR8rtw62RYXhI5BuwzXYblAtPWfUHHYkc7SIsXHTj
C01auPQahKJAaeNEaz6h+VaxZ4fzBqXk26qhGHWR8SQe80ifRs29vCrWSkZ4mjLp8xeFXU+Egoi8
AFx0lnDKD8uT5UhZV45J6pYI+zTKW5/POhBuBjEgdjrjRmTSynXTvSNoC9fKKo8oGtmwJd5MWThp
mKc4GZhfVTi+iUNdCcP1MUAtUzREulU/9eOR7phBaCKlLIer0BjirPNklr+lU8UL1tWdalsH4XjM
h0T3G2fn6X813YdmRwey4YdkofXygN+YwGpcgVjNicHEglK0F6carer91QTIdidwA40ugl1Ukz6d
SDMiSFYAnfEc0wiH8wBoEWh1WZk+Z1g8egDFBzrxO2Mn+11kFDvt4MUGFezzqWm4BfTEbS83lx5F
64aViJIR3ooOHjmauK51mX7uH+3Xgm0Bgzwf8O3UEqL4rouex0OL/5BcRmQE+njAcjy9BDxOlrgu
TpxhFmbeIPPzkE+CriiXwI2m5cu1VvF6TCPYmZOF8HHOpWLWkN3AJCI6kG0Ws2xEcuDrJE1Eh3Hw
VddWT7S3wkzFWcEdbMUT3Y7uXxskYXLT8pZ+U1zc9N7U+X0Ta78x07R4Rqfgqr2dfjMveeP7kDqG
YjYO9h8IHa8lF9+HeP7lieG8eWhu8rFyLrZU4eRQ5/Z9trDxkzh+t4kjnAY5klt12bEylf+OMRlU
88MzcHrsmtqSRGpBjvNerhFnF+tuWsK/U6fZGgyL008bMWRN9mcUFpCT9UNl7Viy3dUKF4+UhaoU
2UBryoNNq4zTjlpi5C2n6RKTo/5BIPrl/HuXSy7wiSME7cFwxx3zGfL5sOenXK8TP4FmN0CMentf
O8H2K+upTTitANZBQeBBdC5RWSgtvkOZb0k1T4JnEdkEiYmFXhFYJWh5kZzxYaD6t5Bc4VgacUv0
qrqKcLEeBLwy77vqPWmEA5B9LhNroqawSIOvfGGKERkeQ1kr9anxxZVsqS3OUTqe3Wk5+q2fdlZy
4oVqHFarT/gqGiUOTzGWfLJLLSIsRjKz65nKHo4gv14s5uJAMInjAOfvzYE433HufwiCnXAjMhb3
TS23bc6YTOd/mLGdnpWOpyrBhRVAzS+FqQb+vFijYzqJCgF6pUbYI92PoTtGAAH7F4FNBadJlOOQ
8m04cudUEgQtvnHLzSZbz3qTZ5uWld9racOfX2Y02P8Ma6awRdfis4J6U92bvKhKlyGP8tPhPY2W
gzBybQpzJlMnH68yob8/+zwwpKAW3asAIst0t15ztXFrUhxEvsa+erLXI5Ho+V636gdNWEbGQjwO
8L2p7eD4qDLVzZglRkPUbotcMENgwUF6Y9WbXBn4qEMy3mAbkJfKHfXnpMtCdLFO6+mUd7/sa7bq
Fmw76Wii99q6NrvcdFYL3dPa2mcfLNK+jfjkbhR118zBfkgbyEIOUzeK65/p56WC/5UoRmaSBvvF
JokrZ3FrljVWV9HSPyZpavjI2sRU/XYUcWQeNIbTwgeIqngOgrsAvqoBlg5aYZii/l1k0Cc+uj2w
MdbRtSOtzL/aDtYQC+C/QULah5+OQqIuh+a3MVO5fudrB1KI9U+zoEC98TlgQUJuQur7hY12WKax
zt6Zbv94z1ajiZGezgMho+TrJJKae7OYJBU6GpaURp7phtJsHWM3inNhG9y4V0f1q8FAeQN0Y7u3
yVPVxRLplD2C2LENA/aOOS+pYYe30FVRvDSYLMn2veSC7OpvfpIGtnjSmJPY1XsIJyN6Atm68m16
MIFrxXq6+ASKtUyAsjJxwMd7UDufqgUNnqeZ4TCgUBuKP32fcZG38aQOLPLGOhemsPKRJ7KYeB5m
co6Lv8/ZHxXaTJ2T3L5XhGbSLVSKnfE/xn45Vexk6zRf/TrJgObmk1U6UHSZTRDi5oqwdoViaDK1
eQQCYAm1WSXeGHu2Y3QWCK4sZo8OU95Rcy2RgwcShl5DVNW1uqzP/2uj6w/huu2fW+yMj56H9mQL
Ox5zUQKgHohnHYyGuxHzk26EgyobMfRcrzE/9w81zdjJ5phKqVDg7nfBHNYXwDlwZ8PsC40Cle+L
UDN9A3SRoOvJ/E34fLb2lpyjo0T2vjO1Auyo1V8wDIkRpwilDIo6WvRD8r2zlRDzRmP8mdMXwPQD
V5cFl8IjMAu+ULY946siwmSDZxF+FJiugDk+bdOX1d6c8N8huxBdlFCpDAPj/QZTbQklE/gh7oPs
Ka4ZBECGEWSvGE7W/GyfsbQsSTqi2ti8wPcSlmn7wNYCbdVFhKG2ixy8Z3e7bmv+mXOORM5bYZ98
vGvaDqvyQcsztXsaqInlYW8kGMYI5VPGbzveZww4xbW6cMiuizNGnRLLkoyYdVB+WD9MlUXWpAbz
X8bXLCdhyJ6rsVM8kXLBXpA76Xs3WWWZF6owFoSHZ7sS2WBv1MVLpyXj5O6xkTugSkrQPMJASsga
ncMT/c9waCscosLr6Yb00KaWrTvrt3lMTV59iDP6i0yzohhDteurzAFiz6qQIMzUokFpUMigsjJn
hIIOa+/8077sNwn9UvjGcyko9pxESYiMDhYILuq3htZ39V/BXYCz/UEucdvExBo9FZNIESsYwRLN
Ikie5DSCAkrimicO0lbO160a57zfGv6K5X/kXzzTGy8vDerLt+0AIvIaT1d+hxvh3EhdKjCoa1l9
1thV0Y6ki7kq9I0bzTHTEPwLxgcV5RLcT0Afk31MhJB9s7ObLhWhF6aN+uokNwSfLf3hjU2seMf1
j2rnF72PJLmLvVT3613sIqY0+WhXFY5fYWndVk5YrYDosN8iQVqmAemYuKPyU248mFJdjihmj4WJ
/4cFQULygnAw705sXOyDc6c9Wu1LN6qNODNNI4qpg2Rau5dNP/c6o0CKkV/soGcp1+Vc/siO33AG
9+4f+A5B3asGw/nAvz4YXaLuxyfS8iDvs8Tg/ANUqFH6WUdLrjVsK775A3tD83mla4CNCfsdQRLW
kb9lODYT+0JMVCWYTlFWtXHsYZT8yqEBrp2yzvuxY+2BCoxwZHeNJyoFx07QstOPcbAcuEnWfjb9
RxUTD1ete+9LNFgn4gz9S4VLz8g2hmH12xK1VM5J0aJtjwH+TJlIcv6lvBIzXG7wKqvQ+uP7VvL3
IZpaLLY7cywnCCBOfPBmPQTDomSlB9Ha+wnoDFycuIfXx2HJg0QfiyPGZfMIuh8QJss3oACW6DDG
xijOzdN4rPZ0zsw4l5qjX/0XrPxt+q7bjlSAyCND68YHsjkYiEeqBkq5hHTvL8QROYf11vawPvWj
X30NgB1SCltTP6rLGHFaPm+HeeX4wwZBRSHEgA7M1oXA1YEFmLB6qMiJEdXogIJKDvB7lFSe00pr
IGqy16Dl7T9CikcdvPpTGiRku/gv7cSo1H3Px4DnECVjMLHOAB5MJHcEFCcxvXwWcnUzPdK4Mvtt
EDhyIR2JBH5F7nHbCghEGRRYp7hIEuSW8d4UTSlACKfEbS3fvZzKBYnqO4egK5bSztnVRg5A5bqx
eipZCTaeAyeXFQKWuy0JYUTImNA6VWeXnF+Q+H2P0PhE4tJon2BUopxa3FFmch9+uG4gNRd8SAF1
AUnjYDAKP2/WaTHyuM+VxKrY2FFyrgSqaxaTvVRcIeMNhLLKkWzeaSeFPZzK86vQ5bw5oJ6rMoLK
T/UmFZLPpd92dg21jLmtdkso9mg/tmZGsOFgRObiGhHVFfZsXGOQHufC7KJjcMz3y40fG5Ukr6ye
sfyBzKJm2khQkqfqGJbOZ/kGCH9u9pRiSf6vvS2Uj/SwhLYT2raK9f5stIxyYPtuNLzZUZMbhSaI
EBv0/EB5zA9wamHABRWgc/5RNknqBNI66VVFkwFNrVbjZmQYzir/Rw4AlW3zRmoT6ycq9G1NmbJF
pDFmXu9kMv4tMBnVabtE3QhMvvsI7/TWM3o1iy9NdUw0svvAnsUt19bqaYCnGuit5paY9Qulsh31
MrhrT3jZsDhNYlT5dZL5mxBosfOJW0iOOQ8L7CLnCyRr7GvwixEfKe8ovNOqlQVUGsoscHXGI5tQ
/wzTA+fiP3ELgi/P2EfU69BR2vbh3Ch0Cfrz8tqzuRRNUTEn2/xOcRupoTv8cn+8Jj88Q4yii6HY
yHO3FrRFqJ2pfib2e1QyKJ/SeTsDXH26UYWck/WJYmev/1vU6FCyBgnsy37EzW5pcGXCGxlNMEYA
yv8THAeh/jHIShXbxsnD/NTkzdPW3WcH6VgzEVEEQxVZjCrwkE3Iw9yyb/eTqks+LHco3nBmEQs6
NWB9LEx1vPmaKs847OIyyyczBBNdGbuSoD/RHTF+sIIuHFMHkYQ9C0ff+lXgESxADqRB2X1k++bJ
8aW9WRi0/2BQ98Y2IEaJG3ifvNXmq9O9ngQMeqq5c1MUYJPwOuoPPTcz3qQNGlEnBNv2mUHxU1lr
xjstnjWiJb0Y+R8JtiLtwJ2Kmwz+dx+Zw6KLjvCDsi0qyT+nbvh65bFiMAYuhjyKcEhw+6EtWph6
YhO3q4suIp/li9WmLdCnWATbj9bgXmQtsKQgmJI1Tldshy4L5W1/pt+JcsUTAyfeUbcZ1W9FByRH
lpi28d9ywmwDNYvTO8bmASOqIUjOvPFS/057mg+KvD9KcGdIxjrGY7ymTpn0qeAa+dmGoaNcnB7v
d8gvkWpV7OqalkaivMvy20OYhkKYVgRMJb5b7rQS89J3L951P2xZEjZp+k9v7VQwTXmtSRM0grKs
1TTfR8RINJYSJtTvxdaY2LebO7wiZuMKGYHFiJnH28+PiniKw0i+sJF7FaX/LB3qxvlkiiXDbV0/
9io8hZxf8HlkWuCP3ZkY/1AVamjaeqVlhQw5JnYTjuHKRaUEKk86E0iMTrReObvixgGgtliIcJgB
+yu30F+FJ2Pga6+7zzMKlQDI9TTtHjQ9pMfK/6y6yoDy5GfEt4zXikq2wdG9OVVJ6UYYceJiv1/D
DsCHalmYKaGxlDKFJ0etHs05fC+nfWJhOD+6fiqWdRuJfepMOwywZO0F0wP5HsCKfIQwGW61jFrl
ZX0VZkmyrLwK4HAiiV6Sl8/p2KOo68QVC1gqzhgeuugyUaacNsO3CgMNypg4KWsiT1GaIuJx7vbx
SwQse4KWHtvar/bNtwcH1wq9vOoHAZZGRk7H+KS3odid8odz9WQ6PUODw0XnqIc5PWBISyGQCsRH
yoe7C3vOlCBA58Cqlo5v2YKD/MIn5M3x7himxnOqI3/ZiKVnYQNGwE04LWDweO196TBnfioKdnHc
qcWrVOF8WwdPaJFdW2a1ockJPM5s/mmSDuKE8bf4w/L61rYa93c/bbN3VKGOlnxSqMg5yeNg6jti
5Dc62WP4ESn+ZyN/1eJGE3mh1eSIGzuL6uGIihJ3foG4Mz8ZStQaHe6s6dHqZHY5JpFHBEL3sbA/
IDcYIbLONgGbvRZh9R99qw5gDxtxLppoKO3nNuWPH7JWj5TlVGjxs5AvF+B06WHSFaWL5rCO6aep
2moziejL5/zDaIL6TRspxEtl1dMth45CsOReoKFZQWSdzcP7N060/wroIsfhGPDPI05oX9ByR5aK
t55WwwOTeEi4lDGKeEVVlK1iJgrKHDoTe02qQJcI8JCzSNqce9oNPnAq6XwWtnDBkK7lpnQKTP5N
Pe9rrhovytBAiKMnNpPw8z0X5Spv6U4dgEYzo+U+h8RASdAcvZ5W8mrraOMiOVNxcDsencWAvpNq
31wdLMODUa64lvi4KHhvBWGo4/qRx6qEu5i7a5IZTiDgEJAOWSwIQ0U5dzuHdWUc7EETEfbjxp+T
CjMreyfEx4wSQusiCcML/9ZDZEMsTvKYEsC+8HhGD82Pa6tdQgumGRZ6Njz/p/z1ubJhPTun2qdu
0l3SG2elPTabtTfmdPoni0GeDcfOqtUubFTyvMvr+8khfiasANbmXdzAwPCSN0fbjBOsle5pdenj
2CU9hx9/inwXLJerokV2fkA0mNvEKc+iRDh4fnTWj725WGP8R1gU0YrXrOTNyXhQ3GM6d56LsWDJ
qPe17T6I8G8qYMrszrLUstCRWAJHvniINNCp8kxlon3H8Wjg+bVs9ncYdU8s2ul+rH+p6+TxbB3K
OGUn1MxRGMGAh7qRHNRqWlrvajjL0KtZ89yI4bZb4exDE13ZMKzYbDqSuLvE/Up6Clho37GJferI
IrD7p0u1QvmAcSHIuLEzn4MpmoI0ZX+I1SfSsj/hjgUlvhTpqQCH3sllifKSWOGgETc686EcEouE
V2wPKRlQtEh/vG+yPPcmoiyxpmVzVGBK+Cu5QLLEFqSJpVcmGPbLznSMWy1Z9lJrqf0ul6g9QkE/
bOh5z42Iqgd+yI5FkrZYQElK2jzKaVpo6f95UsZQEJRklA3m/Hmrmk8tIpz1YMv//WDVYGdqVJQ5
eC6TntBN85tsWctykB7ho8yYUhOXlMSPyEGPc2qkBfII3MWro9/6Cl50o8993raYHyOFrSezsW0O
KVFHYJ0wfXMnjd0IJPG0lUFde63y4WKucCRZM/cszVM6V8a8m0ldyuaQ385Yl1m6jgMIXTyvhMbJ
dmc5xcGnUKo9CPPp30ykb5bncpp0YgOd6oo8+nSgG9mDY4OTTq/hvs1dxIPB/viPRhfk+9tGnTfL
keDZ4+regXRqZ8byAb09w+kxjcPOv0pN64pXlhr8vNPlQrKzt1ZsCfIrJ5Q4x+NxbcHtIAN31OTr
24cQUxvwvkJMXWesQoRUftwZf3HejIpzGsI5AvwRzsP3DZ8+PksrXONc5Lde24lZoBsBTeTmbhPN
MbuVGsV4FwiKdz0yGSTBUOwHQLO56qCY+QW/5zoPPzT19D6MxZJXZMG/j1Yo/kqtwQNvKMoobO8v
nPN1ayeVW7imvEgyKKhccOWRLPFkwMMZ7m9HVVPWSCFMhEg6X5xpBZ88qyV8xmmh4BRVTbdh5rSs
8Xay5L2DT8QPZ01KWN/LIfYWKHAV3FEbxtME95AkS9gKiIyAYVYaR5l+OFDFdlQsWCi+HPNdi3uj
PF98nAP6kVfhEc3NTFRRwGI5NFDNH3n8YeV4Y61tpTEySCN9yZgTDTNHuo00PxYATE+fgPwjTsXu
a4SM85jqJg3KK06pRJY1tgho+nCBIzTZ8R794WfvnFGbNmeTsLYRywxe1nl2mTYjjPROO4FRWqOO
GO7bRT5Q9aSZkg4xXhKJEXvUyiKQDmj/GErb/eP29vj+i+V1P6WGxmXNh/YWvQQ6ehd39+TVAIoO
ZZvT8we7XDNdxK4ZezImbuBLq1Hb+IdtVrGCd74ZojDQuWGpz2iUwi5MvpL+Ga6CpHVAJyD3Ah0o
GTmz5EDi9d4Id2vVpb18a37r8ERzTc0WBiHULhNnVO3Te7vwemYNTkkx/jW0vELyibf1ImZzUFka
WHdGJIbrTZwtyZYxXDTIFyqNAu8a3uC96jIedS1QDQSxIhEe3ohLKwNqU1ORQZ/EvdAmuLyR+s5v
W/20wV7PQX1nbTemjPKrAZWWJtgvyr2JMcR2ltPUk0TlTAu7I+pdR/wLvaHkm/DEObuqoP0ty2b4
CzHQea/fG+WSohaa2jga6En2Lgh5s/+7feiOUB1Wvuf/x4U4BaVUgNX/7h/NROPfKgRA0h+bYTgy
3pELXyYWDg4/90n02eN39HNAzd/TgLEhxZoFgEla7YwE6H/sQ9E/QKAzMtquLB56YIc+FPVOpgP+
u8hl05AXjkqX3R7lYcr6BX0e8odKDF833XGAUg6nqXdV+eaueF1cyYyt/uskKR/6tDbG5lALYYII
qwd1uKky5w/E2mc9Qm6CQgwHHDjWlWMLUtjrVtWyF6Y1yUVJBa0ap57mY/4b9QBSDylw7B5860xa
aiEb7QEUvMFR+mK6NhI9vjoQv8Rzdjta7aFnpqYgWKf7rV055ebLjNtB9hWwZDTkA5k6FhigSUVY
7U5DovIKbo5jjus45KTZ42FeRB2QUeyRt94UPrXtQ+UmRrGVCB70irHcKaR1LDTQD4wwtbOLzg+w
aQzUudyc83Ey+degyAe6NjOqXzgt5+oKDbXqV6Ao7TjxAWys8rSyEdUQB/NiHWsTbnVVNh0Nb7RG
OxX3asDGmTypnPPUOaAHkKu9sD/JPwQTniz6Oqfinmr2+jAeuFC0uAKD0nsCCkP84o/t/akv+JSc
x+Cy75MFRHQUxQgAGrTbMA+i1u/idSWdHjybWFP92cieLx0EzYcZFCMibBXlndugBTlHsE5S8wEO
8qaZgpTL5WqGo6l+Zl3MNjcwsF+U/XQ7Gg28ZKcDNxkkS0KpWp9ScWg7PK+kLBxDiLfVLNsAvUub
faDDLtVQRTgu6s8k6JkSZ5WJL4rATaeUWb9c2Ur/elcRoeH/kqcxchLU2Urv0T9k4RBe5ny2+wFf
A7DiAuezNeJAkjdlK3lSF5McY3lFe60jJkb43yNFQrmjtBe/arAhnCWpzgYZlNttFTuK1AURlyM0
0oJfkTvYQQ+sYYssxacVufuwTxjD/Md79mQkBmDlLA6WNfvQjHsunSlg+qW3e/gFQXzJM/TFH5s3
PGY5tyfNzLSgAydapUEL9RIYrDlVobapBpfEQOTmfTh2GzqU6HsBRPXJJuO+9eb8z+Q8Ci587WhG
8qFx+Lf0HfIFjjRnW/xQv7AJLMWIA47iOpJ+pJL9ogXR54yCwv6hOHVmg1dfy7V6+hphyEUcf7Ez
JbXoeaMu45pPoS5cZyRX0PphODNBvk9PyTEC/RqaSROtb+YG8DOyNxteWi8k3/HwscX6AcjfsB7x
RUvE99jrmcI8/mcYswhvMh7J8ekJUDRaaxnEE8cZwpNYLik+1c9DiPVi311cqpawmFvzp2ZP+Pre
CSLQYrSRJ6oHCVygEBrZ31bwwgGypkN1MSM91TEdEj2FvMJSoixhknnwqX8CCnGmVFt3j9d7TnS1
PKDPxvDBC5HJKoa0wLxRWv3K2ZUVwjIRbyESCkHvHrhAf8VfQA388SQlDqD3VS/LR86P4EZvnerL
G+Dg7TV9kt9eUy+of3Pnv9ZkVS7+7hyMrXVbtGD2WNIa8hNiSkKkK9xV5nbfgWtV8WJhI6qRjO5Z
2DMem/hyWWNWfF457XYuIOYa3usBcBCkUCmsWEsgCqbKYKX9LkvdrPxHql6jCyNUD/7kqFFJxOJW
HKo1DUyzCfwv9wbcylQtfoFLJIq7Em3prbsyeDEsuCEH0VXY5zRgXHRrHU7k3jNZv+Vk16bQHDod
1oOZCe5Wg0txSutkhlUewjj8HmA5fyxNhDb6xIexja5M0a/iXXCxV85U10WwYay8o7b8oqgHqjoc
46OgvBKtnleA/3gG0f4eRuLGPOWlgqRaLOiBSvHPC312yVncKATUUSWEHPeNsBrVa1fD/wktmzJK
U5WeAF5tS6/IVz+s2zVC5yulnMYyRbbaBQdBEeAcnWbt2qZcJvrakOubs0HEkprijtAE/alH/u+n
KlSFjgjKcsMRl+rmez77AEEoBivNUgrP2BfqEP+FyrOf4Uov94lj28r//BgKEne0u+idSAZ4Xan3
TL0zgxDBzo9rAqCxHbwds2sKWM5hmT1Z/61ZUNpT0uZheLGqPsNpBaPckumWj/LrhEk0Smw+2CUi
tICRVFeMXYNQjWBB6SWhm7JyJLolb02rRI0CQ3a3GTCW2h9FFaeznhjhslTR2TwgDTJoks317mdX
rpMuLo9Ztjv2jDUFAb57xAqL4bOeI1TDUWiNdrQ5Klz69xvj9dah3A26iANqePkDwtkpjFhsKD7k
iBDaYTb714HOf4G/omNPgki1n1R5ZFc5r9IOIHiz7RwPbGCVgHC2LWm5FV22PyDTQEKCHdY8gYip
zU0f6rrzD748enzB8XaegHYxSWqzBZtnxTkHhbHz78rSZKQbYNIGskOPgKn/g1uTmUYR043YQNwz
5WbPVtuuD5GJHA1ubNgAqWjUCPqXtmtjwQT5H41cOYg7O3cCIL5o8n6HXTNxRC1jzihzQV0tfXR9
yNkycpGevdO5GmiYZ7mDnh0QTPe+uZJwholaRaVKjz0Q3N/e4bwFLOhjETNfI2lZNmOLyVT602Kk
CMwodHKm3PG6Oz4DGuwKT4e3En7lUGD3l5FrKx9pA9jaUsm8hI3s9DtL6Q+pmos/SIe7tICuJgId
s705vDQfvApi6Jy42jQCtf0nn2VaD/IQVEf12XOTCuLGIesABN5dTFQgTaKsT4Qn16+SZMsT9+JF
IUSZAuhRWNPnuoOUCzFPBXDe9yqY8U/iRk3WjRpM64IUoC2K75kBamN4GxTHfmPQ0wh07MMyc20h
4P4IHN9FrNvoZHRAsH/0igQfU0j48L4qxCAKqTrAj9oE4ARG2B4qrANuCndLKepY7DGmK4RbSFBH
6HOUrs6gCVISqH/spK1bHyQPQBOtMuxcQq38Uy16d+RSoQvhGrfWmvLym+VM+RLyJsyD+o4mo+JD
x147dIcfSR43M+fBwMd6eZVrtsJdTBvvKsFpyQJH4ozsNxcfYNdJSCzHtDt89R5OeNfyWjhtyvw4
rowaU7k9YJDkhrDf2qPbQOg0R8SA7is1leB45ERozsDtyGsoqBpxkdJOPvdABf5m3ziz6ud9vP5j
qF5X9Mzfzrec25/EaU6LDauESGv88v1QhIPFg1BO8FOXzn15uSvF/Qqbb5F3WQiSZSx0ZPG893p3
syvCqCfBCQ8aal5mqRVo/gQaZnGs+WjoCtE4a3bCL6TnKIwQMVckY2OsYx8iPgYNcY0AkbYEFI9H
hbXq1MNlfbFJQMxQSV7NZMsYtMb9Di8ebjAEgwBgd+1uCNPegKutZ50pOsJY6G6Mcx9dMVyaVOQQ
NclVwJryiE/g6c54cSky20Jxa5yFVq8gmKw5E4Nx6wxS8pWjMg8ExUgrT1Oj1mcW//tPLqXkmjuf
hd0tdy+m9ZCepw1sCaeCsHMtHahPr7MWthCNsQ1JJIIfT4O4iv8i4wkKMPcLgVNJyxpBm2lntSX8
/S0iJdWquyR/J/bfhf5HgCJb8jdu7zlzZYSgHlUrRtNJrzUXGxDh3LswAThjj8PRZoaBkjDrRTXh
Cn3UzADxwnpym2u63uufpeNwQCG4CizBjot489Tuc0PNsdXKDpc8bX6ink08k8hAt/R4BFg+CyHB
rFbReNcMFSnyUA8f5oW5negI4TDPUG1Ap1QfWXhMnCgFM5cafdChv8ZrvwDirYc6hknchkYl+AAB
rGUaf7WRU72tZCD8L1P0JQQYRUz3gAqANUDMAgllQmB0AO/Fl31SfF7ny15UF7oRv5odjA3GH9SJ
j2bnMoqS3hHCbvyh5RnmXSQbOTr14hmEWStEasWAw07Uos/8sykbL3/+hqjz5n8aXApuwGZEca5f
tc+WhLzEpavu9RQ0J5mI1cqcCaGmWTdEldRJyBLIFDBfCcHVsbWJ5zfeF8hB4rE30YPv2GeL92q1
3hqSPNeCgajfXNfk8XUZFh7hMaxTNoE0cOSjyfthsF8+f/ciUDGCiVgI4XUIWgDpce6dSh/hncQf
qHpi1sCb9aoeqAFckuFd8dlG9bmmE9/kSgjc0XVPBHAXeLngiqUwgH9MFQHYp6UnwTTp2W6cP8Hv
fj8ZIv9YbLdVJ+bdJVaxU3gO/h6DSclDV6FY4RPA6vLq5qJBh4Iq13ny5cLkhjAa+vmJ1tzo2sfC
WlY4RPlJ/wCmhhVpefgmicMYPRikKlhznP6S6DJ2k/8F4XrMe67cNpCK4lD+/X2z76/4ydXvSDLI
bWZ+rlC01PesBg+uwzUiLn1qM4qpuvShB8txRMNO5t9diank8kf7bXkJWMHUiApbnIP/IN57OQHt
jJTB+sRr0SzllzTiLGxoUUwtcwbph9Re4YOM09amAyAlwKDHqBk89Qk+8m6S2a2y1S6rfaUvBTmE
XQOyDfCzK4j3ChGnI3npfge1VSuaE+2XzAfrfYSDU4IBc84pF2GpMmAm0H1e1XIzd8kE/7PKGU5Y
LsD2ob6nJOO4Bd066uDiMlP2wFBdjprDwKA+hRRxa5D3cis665jCIFFv8vzw+Dn9jbfmJdzgNQoL
ceS2t0vUotJouWu/A0YJYF/mdEusPdmZN+y+KsXhxq7AP61IqTFcJbjQLlIWk8jh3S3KjidSKOau
Ry5Dz7KeqV1SdPpYzBQlVfc3QSQC72lru5FQGAwZfoWBSKlNFfGfIKbnHpeAY/ULgypiLNm2m03P
Y3trf3sHZQiqBCxZ3ASAF4WkyNGOm8pUS5XTqggPgBn2j6C+mZ6nf5xNpep7MjxrGfOkCaBSXxrq
e+ZGlbqDoVScju3V6fS7FErNpX8YNovYpTMfH6RMNzUZ2xVkMdJwW0g94MbV5ZfDOLDQQ8QfWUND
uN1I8Pspk7n4TzGInDFi0LTgF+StIKmss1h1HEHzcTr2WNbbSPjZUu/Kaj6vwujfLo7WaTg7vbuf
u5g29C21ui+tOCXxOCWQreRAA99PUnAxCfKmeclYNGpH0zIEdAHLBTQ1DC2LTnPySH0aSwq4jGIh
ED5JQ+4Aus9blEMu5QWlMh7Pz9SlxadJ/gxX6WILMfMojeMKM8xWzUCSXM2f7S+nC8404RrJVi3c
GScdA8CropfLD2wgpB2vrXttytcJmDcGXrEyxqupnAvT8PHfWrx5C1cKVnsQc31KowAcm7MyTrcP
3j1fUY04/l843RrHCJvBYHDABXdO/x9HqoNVONJn7eujh7Ro8IJbXSyZOH9feDUx7G9/FSk3O2IY
Z26W+4j3eNwaOCiMs+ntiTyZzWA+66Vp+XaF1iGssNdRC5qfM72wGDjG4ZGH3gE0vG+2vrJkCJQ0
XTWsVMxCr8d6+hlRqUWztsvppOJVvjtdp9K10VVkOYZ+VaGlJToRcWnvkpI3x6NbPhLv8e+4mAv8
olsxAz34b6M2vanph7cKfN5nzq+Tk93PutYblt2r0D5MLScOG66Lpm/bjHjZUd4WQwIXe0UcrpvE
l/jFW5LCg7u15DO2v/pw6AewsiTNkG1yJX6+H0lhptMM+G196b436bmuPF3lLXGP3nQXwFSlKZ8M
I/tG8IvZ7F7fmMcs3IOeuVBbVgjbw9dgMFk/DhZNeLW/tnwxpGowWCn4/L1RDOt9Z2LS6wJfApGi
/xpKvCPLt7FeuMH/twYieYPMnWga3tEo/AhtN113vWO+Yt8KJNJLl1BFY7nQ5rxbM2aDmVIkMLUd
KTmkNyOPbmYSjFGtvbFtodwjEuZt5m3bp7geMvvpB/Xj70cvLM/WC66UBg/6PSYQ67lEe0T3+TLu
lFcEcp7Y5mkheJgnQ8LimOkRQKXZ/2grWL7fJqGk0dSkRTK8EVVZbtGRFqhBb90l9t0VtWrzJmhD
NgSh1Xjp0LGmqHix2d5KUt3m6/S0GhdZXPBD2mQcL66/mCYxl8I0LzOCpXD1n0QupGWWj0NfIbGk
1pSRXtY49cpgz4PH7xMKEVeUYqYFqLB/LcGf1qcaZKggYBoblwXrsE2HktmynmbQ52v2lP3hXIbW
VRhrY3s6l1s8X4Y558yTXc+gv+L1efD0jHgY05uGFsrkQcnLLvjCDcuOwdYC5mhOR396exaLushi
GSO8ineAPDQDBwNdfB68ZgLTIUKSulC6t0XIJ6ro9a8tsd/QZe1Tu0XID/MV0jciia6Knf7SLKkH
5ekIWGqjr5PyMapf6ZRcSgSaTklH6EQR0hfBw6PN/qc7PiXCc3BnibSDl7IXxPxq+N8GAWgJv9YV
lu4nogHtwhe+lxpiMdYJA051P9WSKwi9QNVrTsNjOx4YhjUKZ2YMmqENQTgZRHr+1tRplY06k2m5
mOIUPijbToaqdsTWkwSweg/3PvGKqCoKSlzVjZaFh8+kUOgZpQ6sE8B5sNVqeNIec8IFsmQ/A/Of
nJMu4pznTUziw6PjABK6FBauhgOasgnCrq1dzCxXLnp8yhlw8brN7X4U0/l96mQ8uLL17R+6IwPF
7aYrHzSCXa9Ge0B7aunCSJeGu2hIj74VwwSGHtJQ2vdMDuM2Wu6FdXFeehOOXliyu70G0E6PyTlc
ZiSKmF/AhDmTw5wyZpclJn9/URSkNBB6qAe49w9eyI4ExYhdUIAzT59ENn8Be+tDP4KH407YerWD
XeCw0FAZ/hI6zUdo/ERcZlaDBSEy0I4UHtUUyCUUFIMhZao1j5CBRB7xo9Xkq2QLrOMoXGwdmInm
C3NPf/JoqLaF4qE7zXRAaabKc5z/guof9Kg1Dha+Oh91xLQCcNr23OEVMDW2ykQYBnaH4Qy2wf57
lW0tSoegFxSGjj0X0AfaWv8jY/jrkqaTntZjMA3MWK2gQBXPJSGFdnT2z1rS1B5DnS45rNC7AJRd
6XJRK577ti01Y8Y+qM8jr3ZKdIw7dQGw3fTYoI93IST3jUU8u5mC2CuWtNBYCXqCREccy1BOtP17
uLAo6tVoEgTlNapx1dxjj/A0GcdDfOaxvDMiWFzRJfxthk8m/VocOlt0DOtskfwONSuGY3cR2FNb
vP0tg5AwJnbdtlPWOoTOhAVRc0wQ9QrDou6FuVsukSj3sNyZjfZ7Dwvu/fjoXIiVPbMhcdADhZaC
m2MDHIRy1wENy6jNzIM1anMkWjoUmTSTPJBMGaKO4vOq3KWtGcJg6hgaXwEje/ZFmMwdnLSd+/O+
qD+qySTNzwB056OprZG+EHVdds4k9iXx2+PYqHYKWgFEkAZTKVII3vL++gkUmfhQ3lAv1FAd1QxB
yvKzhA4G6ZDPVBVu+bc7c5I1FBQFf5Jlx9JgSXV0YJ9+Xzua7lpUvEq1xdvlWQNnclXLVlXEOT+z
FDeikFRwwOrTQJIzDAAwz0Xg5tOR4cAAxL7l/bIKIUcl0BIRdQMxvCyi2eMoqWZuzN2rQgtyAkff
ZuCfHKcgrp1Yky0Ml+VXE9MRq5DVYlnpMTSKdaD1ASGc8Q/SKmJ7NOP4APi57JkKxbz0ATlVRimk
KqUgAnq7y0ZbU6kol2ZjZQRNja/cO/IoH9nwV9Zdj8p5MdLBFOtkwnZUmt4GoVXcJmstQI37uN6A
6UYXpb1voZtB/trp9MhMMzn54tT3Z7glQOtKB6ycuLCNNd8928E0xmzl7mxYSgz84FQvI2lHon1o
QKC5cg8wX+CyaNWr9KA/nlHWWwbM1pNN4+lMOvPzDA6nMtznGZ8oMSGa++BBCGATI73ni1M78Vv3
DM5hwLbHn4nij71reR0lOQaOfOct+y5KZmKZI4FqscCSMlzVJezDPFKy0KDSxvolLLqFenHW+6P4
/sXzzr8ToQK2zvFAW3WTLSv0jG+2+DQpdKZ9DB8fYMiNZ22cY0q2hXcIDx9vJOJYvZ+Y7otqNRlq
1dCzuGArculy32Mash09udA6dQC7qweGAAKJ0W/z+U1wQ4HzwA/zdZQqRvPXTtQBkolsvFmAlpND
vnIXybNiIHt4AlM7/HJGl5RfNqtBn4JGDtmaoaIc79kUASjA01XFyj2hMUMmlSxqOgkGs6vmMBoC
mjCGsLDLhLxCzx2UDxhvmhQZeWu0NsW11k0NdG/V7h8JvquptOBUfajAD8ai7pLikyjBpK3ZZ/tb
7Imt8NhYSjvyoyKuneE9cXjAZaiDC91bT4b+JA2BZIeDKIXx7g3ksnsiP+r7wn2uwSYLpjZx8IsM
Kd9Rg1ht0Kc3xwlB2WKrHdi2635ohhsFqbR+pAdQ5VOf/jEBzsw9ZaIe++N6Mxe3IKSWII3CCLgV
dXUYGi0LahsN1c1OK5gk1fzZQOPl76b8CnO3V2d05LlxPhzbU0JSqQu+S2pSMWsICn2ByyAIRLRx
dgi78k9ycFivVNG4kpA9nrj471b1a27zAz01WjrIzKo/CxeaDz7t2FZmUGK+1rx2del8Ua4JeqAQ
dBcTAIM9zlx67O5unn5b3e7BIcn0Tsh76ID6FhJd+8PQX0OHc9YJnX1I5UmQejuuiDkD70/oevSD
TRq/N8toFhLArvHyRQ5J/YtK5H6ohCkwT9h3HXkIS5KFjL6WDjWwgel+FnxJbFD0yLk2cukiO+Mb
Y7HNKdLCGTMvcxV0OpWVvevo71MBT9amGWHGA1P5QId/rK2gh6Ly+eTx5IEFjbt/UvgogA57zvv0
SYB/fiM2o52njNCI5yR13bHRzTIZDGyhZRBnCWFqmJSg4JwmMIy1RBhZlL15CBf5EF5HDBoo1Pj8
2sXCrJDHB4XTMIDtdJ649BrzDrvOpgaZAkMcbr6QISUBKIGVcVbT9UwkH5rGeYdWuBGTBeg+rWae
hPGfx8aNH4vOknipT2yceAE2SfBoh/LbaV0xt1LaReQqBB/WimuLdAlSfCLmM50YKSAPPi3ykYB3
xH/huFE4aeLKVGCI4Vy1yOuTj/38YSAA/iUbzXJ5tEvK7tZxy+C/kBvD1ZL4u2Osp2rjWIH4yuaG
pCj3qEsgQn7/Ucrba56BKKUkpW2vVBHi05mYpvmqhHJjAnK3PGMiNEv5Gy5l8qzC9T+h4Jlhzps+
NYQ6LhVDT1AljoR0fY/c6/6vfMLtgqvpxxquoE870XtMswnY93sDiZBWnFlv5MXt/KJpOujzvDG/
sN34+0Rs5y4C/Qv30+VAiHz8diyHYRQ2MIb1AnyC563AGaK0cnbzGB4KYmitPY0b0cBnqtk9x8h2
mB2YtlRLp/0G1CB4aERtx3vAL8HVqzJSp6M2yAUV3GkYOfidxPt6fIM23Iqo43beUjd8IbsQFboU
Ca8mk+HGxH7/WVuORT0gcFMD/zVHrjuvNrcsu1MHjKNLylktBrd3rO0f229+mp/U82S1XvBd9L1K
e5MdDdTTRvAJxZlJ+SsXYJvUbm9gvOIeleU+MgaXYsjJkxbxnac3mawMBuk2FyBSofs8nAV+hKga
+ef6OXvFJUG8fFfLxRMcNzkuMWKMb02jiaSf6gkF44HfutdItSCy1eyWKptsbsE/cvf7uTCwHZuN
+Vm3OcUYE2uAvxZA3J9WAL98IAQ8qT6B50NSIepS1A6TUlgPQPsmIoNmZDrYCLPMnIavbbAHeFbu
skLyPvkaHpNbk8sqr/93x4FpXju5fpUKUf5ppuCt3496Mad799ZuNnCMOscZLXcE3IU2atq1Ke22
EWAEwrjHw4uybYD1wUqPcr0xBxE2zLD1gA3M3Gqo75ps0GnGqc9K8CFELf1WYZ2cA1XggrjFu53V
m8hu69YqxfHDcmeOM+5ia25n9QNqBhpJ14knwBE/z8rYbvjrxK5xXsSIuUoiax7W7sLVWGN8GR7+
tw/Kgo72UiVXfkKOHMCvFgrMsby06i9TrverOMQ+FhazWE+sRlc1EE6J6Qf2CH0YSVPUbbK4y6j9
cV/11oyGoA7bGvV8scoDzHAMfDCwm3S4BmzFoFVyF07lSJPKco3IEuYEwJoLiYtQ97TD23j38++J
kXTnvZgoZAhIZEYMIpM8ztnAfOajL69Lb2jB5MT34Scjq3NuwwZPeOVXjkNA4qB4TnabzicPWt5t
tM4MRXVTX5BpuOlaMCvAMzzoY7k2Was4PZi14/Ek2tVn5HLf2MHnNWCSPT+fpul1f5pPxVIGIz6u
MuxeV9Ljt6nqCFgHOYdEfN6oriqzKArim8t+dMO4UnNU6UcMMB72IyHhvsjrvm+iXfyDhL4wjVV+
uvBM4grLFO7yLTcIwM4o9E9UL7DPeB2Fd4cyr9NmZ/OU+n45c64isrzZY2opr1MqjHkO56kxF7iN
zsUiYOh0oq+tW6JlwEVChmngqNGjZmGpn8FQmHYMT7mfEcrkPx5hKyw6UNjlUTaiOO4IAJyXfmbZ
+euogVLG8LRB0Ny9aJXkmmrdcQCJur/ADro2kwMyBP9wpYTZS24GUYtAsXJ4KOU0mk8FdMz3GbV9
1uKf9SZGK0/fU/EM/JfbzMaqhNQ7mrYLxt2HO67zul4oScjYYAs5bqwPuA1nQcas39PD1IP0b6HA
OUzJoDXjSGS/+OTPaD2L1HRfAINdsurydEI6JxYBjRpuPDj94FsNk6xTo2rD3bQhoS6X6L6XvPUJ
gd6iQg9VhkLO5JTlpLATu/vFDk2bU94CpSaXxdgzILER6d+GmWfMBUQcxRGWfT+2fRSVSTyAwmSg
DMn1RUzxI+k1MCOlYnSH/FyJuR32HHzDXV2KZ9QBPtBr/5RDxY5HdZrDbKlY7YRok0TCNMumXUO/
uGAuBY9JgE3pqYq3dlOyYVlgTaKKqMAtNM3kWTz/digcP2wOgljTYNInw/9IrLlGW1a3b5MPFSK2
yhcUABYeKBHPU0XygTM9J8WjoDXMfcMadk30aPC2jVStH4t0hnU541wJ5E9fgI+N/Cz5ao2iat3n
ql3MoAjqMCfJe12bHPRdoL60yQpERNgTc9HM953tHTcWhyQ9tk5X9tBE5DZ/7SqRi3xXAMo13+Wp
15O5COJu8K1egmUuYBq01v4vRMR9s2CNYRG8YiyaxStToFlnoZ1qQnid2cWKbGVE2rGzwdU+rtJl
e3zIAsT3yD7lA5ADAP1i/9P7FxSjlrOan5FzNL4eRjEUSg3zUVG+RrZX6StyzQEK7VjMVnvtvpzG
xk4PdLAGZO0cIvqYEO1q0Wbb+xaSZef3ZWIU6EPCwi6WHVGbz8/a/UcCNL3ipXnjaxCloF9HwxHd
xsMsYmnGs8nZa90wZQYDQi3X8Xs7lKhjw8oPL0ypmGz5jJlhganrRSOWXgI183lcjrSBR5x/oUIS
TEwpfSz2CmrwuTMkFTZdY3QfeM9KJcAwBg8zX8FXkkNM7fAcXh6+rQwp8tzyjKNnbs1YeJHkNTAg
NUuZ+F5nRNRpVZ+pvluemdFyNGnZeO97Y4uIuCB9Kk8SHtdKyxIVBq7Y0V7BaAqc7H8bBncwXNJz
THW6ilAVoD+uomcqJdSlJsI34oEIm8wvaVEwPnp+HH+4f0ELPoAqrjJq+OZMu+jD4wekvQBs1jCq
nRh3pQDsKEaC4Sso5ui+W8prPlODUeM4a0ApsEkpwK9hkFqnlcqXbv29gwkJrgY9dlHZ/4z6k5CL
8iQVME4j1Wu2mrB6S0U06mwEdGlpYjRuusosyaWLJMwKAjxtHdGU73tgzzGrxmA8uv1sH5wI8a35
JOKesdqihzPcLf7WrH/up9hf7Mg6wa90hiBnFLj/BCv8hoFwCqgLZ1Oz/SFZ9nE2LupJqhvbhrKk
SpkBTXL/2XRtmzCq/75c2d5MCpaqi6DBtJXDXidkqNPnHUx60pm+Cfzoq07UJTHsX6AUqFJEDjxM
S9Hj+eTfMMmklOZrNhRauyfxAAvwl1BFF8+yYf+5mv9OQdKcYV6LZu5sYrBXx4B/EPv7l6ncx/aw
f6nZPLyrC9Yjr+6Zn8+YsfgA9wYvY9/+OckbdRhzv46DOshpJXqWp6dDj98ckwARP407QRfBIJYu
mILBksxyQOEhaGQN4gMu39s3Lre6pL3s8O1h+57yE8SvXFOoEPv2kqko9oau4at1ykJbV5FWD6PW
BwEhnCnQPiK5vtlWDDneUJdHsqJMwuzSCqbF+1tl2Ncj9FlinRpFjdien1MS7jfq2ddljtjd6gD7
p/egTBe3Fvpd5l9vpK/zPWKmd7h5ZLZZAZpOjzSBNwapuYd+PU3kyMH5EDfBXHdu88pIxBYwXfTp
i5cioYgCH4dnTPCHgyy+AJ+5x1wTQ7duhgscWPSJqe6QrngSTu2mVsd0tuD4ROnmH5sILDi+OD9I
w4ZotixX5kiVtd1JtCJtnzDuchtVdCY3HUPBD1NKXOvacriF7rVQ+a5gTlZu/0vPxrvJwCesFD4E
FR/qHDaTAkml2se8dRnln6/TzPVP/0VKXmykE14LOEc9VT/VxrJl8v5htTJkNNboqNW08EPKMSs4
FtWvUZbsFbtekWNQ8SvhEVM8+VAYLLoI+RwQDkSIFNQffufyMxP0I345fgO5fMDHGQEJ3ZyO5eZ1
MDlyr/P6ETU4TIuBjSmuwWFp/KzQP0BOV9GwgNLBhMgoC0W5hhB17dfvWk6Z0wQsVAV9js4IpA+v
vIsySEXfAJN8R2Z8Su1JB/TDGIJ43EjZkJJxr+OGOnnSt+PkbXWGcDVUHYhi+1dDO7dC34bUqtEm
3/N4VRKQCGnG1hdF2gbKJ9RFo7PneLQSDNxxpDRQovSLIJOnbh7Hi0gwEK+oZPNdECBa3p6iFE6K
QcrWEelPnSxNBuKPv0kO4uvUlljwM/lq3WMCZnJvEs4q+Wfn1M07fGLasymG0StQO8nKZN8/HxFr
Iw/utBt33hK1uj0P4SsqTOd9J9uijukdnu9qCcXs7DiU4Qf6Hg6XORL1+WDVmer5H3/4beTXJY1H
nvrxRjWeDyV3d1gx26bGwkk1O558bBfZODMRCOvKEEIjMDGaaXiM7fpuUmf0aoyu2ZxvdpbskaHU
YwcltOTYD/sI6n2xKM9pry9ZO4tp3bl680CQnC/7J8/63lXHK7q6vM+8XBsjeqZXb05QiyfVTuCx
xG4hwW4kylOP0ARNoZ5kou3aGvaPeNqMTzDk4iaWYvBbWs4jxwNuwHPZTOw2SmsC18/qyg3gvPkn
ZjdvxO6ixT9X8lUAk2OYtW+mTbtVI2OS1a+kJPCMqK3VglIudYOLl6SQbnoAkPLRnZHzIoFu/VbK
7NKovLmJ3134fRKNay5xZM2BPMiaaIi58OI/5uxdv+zWVfSsnGFhGMdx4yzfcPOdbx98G8ZMDKAc
rC73P+be1SOb0gU+m9+UilVdZDTtuj4m/ZvbNlc5EbqdCY1pBgX6NAq4ky5W+QViSKKcRh+WIS8j
UgR5oOHhR/wBDd+qYOwCJLDw8rKNEu4LVhYXTBUYO3hs7Z/xf74At62jKkwZXFyp+Kj/p2RAjdIB
SazE/as9JpjosomyOEXhczDGcxFhSJGCsSXz/eLnc4dOOoXEQRoJiiFr/a/C5Rmad8VbRUxULSbP
kei5Hk+Wc/TljGts7V/XwUVKr488FHR6qSIySsLRXEXLt2jLoRKD3DlouHy//wMwYbuNNFCUfRer
TsC5FUg1LmnK2LrIumYTkbpWuD9p76GXjtx79OY7/E704fqxGYj8xaqigSXrSWp3pTtOyolE3DRr
laFz0fwUHNCPLXl3PsVtUDGOpIOFWrQzT9X72551I4Pd/dRmqpp1o6V2PCkYEJVxe/QaoCcKqQn+
5iOXiCHG9Ieoc/HfNvcf2vOJxoM21HExXReGqKk44lmvj+fjOS7KVqqRbRUu/AdEffL75fxd94k8
ZLiUFMqB4RrgTwACnor14X3kv0XXQG/3Z7Nwu3TnxQrvLklGgmYkhZx7Nvf+RGUk7Fz6aYTYof/j
Ifd/SF/iU0olEK0J3qHid1vIE1g0Rf4KVINW4oV4wKx7ujbp9dSPlFQX2hnpehghlUS4EwwkJZL0
YQYFsBtuhfi65bVy5JkGvIZWNuZMb2LJzJ6Bk9DWbYpD49/B+A/mjZiV04F6u96q211dULkXNW1E
UxHD8Domk7ugjAfPE1Y/SbTwbpIGSrO7EvAF4gu5p0qFsmPEZI5SVYVYaUmN6YhSLSjrHV2Fw6NM
df8K91IOMkKN9RWQRJY3/x0ai5Uhs3eeRmOONJHiE5D7bZdh49HepgeZ2bf5d92/VxKrThCOd9qv
d/7XTxv21TnoDUBPviO2At7NILcmbmIpHABhKTCV9b94YRCWCg19jw5ef+8qhLxLr6mu0f5a/79k
dHft8/juvz+Vhlb3bVhS/jKTH7xOQYpqiVxWsIibCw/Mxlfk/iNuoGE/Wnkrka8xl02boiQ7Bf2w
Ieh+fh6OExi8eBU+6uvG9AmEKh2W3jgW0taj5P7iW+sf4a5V/KTmGfU7ktIxkPMlqkH6GZoIA2ui
0mLRVNqTQ34B0u9fT4IBFbDkYWIk6bOrukgJxzjCksYwJ7RozV/c6OLqRyDpbTTbimh5pBtN5hhx
dan+z5XXFFcVO1iBVPL3kwc7p5O/ubuueg3lK4F20gZzJVkYRuRkTOWj5b8fys2dJ35taXcHOllv
i7hHFvqsi/r6DqdFlUuUYE2lVGeHC1n1T8QQA50mTDLysXTeRA46a8rBQxUYlSg1OL08ccvUA9Z/
oUcDTh+x8ZsOwcSdcDZdn0CWIZaxj4hnQfDn23myGLdkmOPlqVXv1CMy+fHCoU8IqRYO4mY5BhvH
JhyHj4BtM0P7SHQQrtN1mjdDBqNezIGb4LewQPLHuj2cXK/Lwk4JCebTNSupdy9OTp/Sy0o3i84Q
kWFYQQFUaUzE7uhhk7xlzK1PThRSi2scHQYkPKDcFo9WnfwwatfZuMkkpWW0UrgCTZcTeThvC9Zm
u/Zwh/iXORZqnEPdBTVRQwIX4787ksak0P1raXmsBJGdwxOLEw4UT45LDJY9XJBDCePFUcNc/2go
teDLzJIQcavxgfh8VQw1FI5vQ3dw+A3Va7dKc2cTzfhErZ+d5rsYFx0PtsqRMmUbjDPc4rdpdGoP
9ldNHhO/pzaZR5HQp9/+d1H1DGEJ2/ofCqHSGuYxKIudjpEj/LJFgLW6nEnoTRN5lp4yWCBDJG2Y
b9FxlWlw8FINzrnf6z8zB9QxKQ5yWvr6vNDS4V1Spvcb9hGBEGwMk9soWIdmzz7Y9LVHvi8vW9jk
WJwNXNZ4YzzY1OsV7nieJNqVHUF/kbEN675qsE0DFKf0olOwG29hJWq+r1PHJ+t1MJlWdhzDKpeg
7nKGWbMO7lnonhbmN0ztyvH9xgSRa1Ui06Vhu92i1eDj9ASSMYYEokq1p1FGXYvMBldqhF+ojaSX
d251FR3xpoPolEMr8LZHgelSSaGB7+2+qgfP0kaNVu9bYjZFlQe/Cxh7+glykNFGAMWNTtSXdcdc
Z3IKIsRC+rFaZy9dYAGxoB4Xc2iB40fyE3C9oXnibWfoeXVckBWRDM/5M0sppHVFIo6Fp2HKbZrA
CJl+Q/NAKGIIvZMNc1uxhUyi3w8lgvC4qn09qplyvomRQeuXJtFJnfjcClQqR5G8InFLYcC+386W
l3KfnoTSXLgSJDbopS1s4Fg+UL85fvT4QlMzS5k5G9Yrxvsfx21evHcMGdCX7drXFWufnQK5DJ10
vSuJC649PW7icQU/o82giPMa89iLzegnxXQs4tXUCruCb8TGZBEbmZfzmx3gnia+FIgeMtM28eV1
dsq+GuSi+g4wDQyAJl9k7/TcLd6KFRpNCz/qFwHl6UC8v1bK2kExSzRgQLKFBbG0yqRhkuyof9bt
AiSbUQ7+SMVaKvG2NHO6cN84hpfenOWIiSgmEy5q2ovLDgHbAKPfXAeZnVQObad3nrb8hyr03Pdi
8jqmZyKge/gFF6f9qSaA0eUXZpUU8INEXQvJwsn4B+2OPLUc06TICZnlgESiUAbdiFXks+E9tjAF
dVlqCCG1XXubo1nSCNzolZb2/Gv+wxcTZAW5x7jyscy//q/duuT8ZR/VBtGvIr94JYAfeCzcDifP
ikuTQQE1oX7mZ6SOR1Kvd9cr5oG8GLdmbEHxjX7Bkit63tKNpHHe09QAZZ7NNcOFdg5dc7xVIRQK
Bcd1jAuD2DJpiSe0DtqdFqRY5BZaJjZs61Vsi3jDnSFZfIBwMm5sG6hnqt+JCPDWTo3BKMqLlSpf
VZXH9/PlBIYxfFH+e+VYp5sCR9cq4UqeV973VRbbxMO4SXFG5WLEJPqg4a7Oe1Tz5B+6Acm4b44y
1hZdjzB6q+fsPzZxywn2c6z8jnCjq8HPpxAtdI8bRS3M+PcatACsjkTyNP30zAmgjRaPJJpkt/lI
TT4/rmqLcNrDnquOHFlLkOHU9CeAM7ayiA8mxtq39hcXYFtNIdOdlgxUYNPF7DyMI5s6LvYLsL2c
wFMgznkArb0fPuRmfhS+12FepzJbdhmGbzi0GeEVHi6eHub6ONG33i6HOZsAISIbL7Lq+uPSv0g2
ppZyFxdaAS/VqjeP4hmCjMvhhfcBqrMbciGFZqGY5rT2qhZ4vsrW+5XwGCVUel/6jykcW3xaKi3k
l/cY2c/NO579eAplyL9WA0SzyA9fwQKvz64Tpko24lxn0Kapw/paWdN27tEOQLv6gQn0acmASrEs
hPt6heXZXBOPOw6VObaxozllbq6choylneDn5ni3zXavl7zebJBNaEgoYk10cvMOJdj4VsTe/9Pa
HsUgyuJVXhuKDXhgSh6a4K98oNCnLRYtb8g3Ex8w4NQAAIAgA5iETQuC1yIKp9nLBeohtVF+ONBZ
oZLE9jW0M9vF+Ils5gTzJFmbOMtfgutFzobcfO5KzFT158liX7/HMqzjnB3s41bhUYgt0q7PbeAP
UoHamWO0eJM6CmbMIyKC8KvAiqUzRuGP9rc332Ph7lFqLtKzQNfvPTrg25nOK99ZsmQeH2VaAa0w
30KQFa4xeJt31A6z6KJAOJ+T5T6X7iRH8YbEm7nR0UFqNLqG8JUhGr2RyOy+Ol4AxDmnsoDtG6VB
QZFAQe2zKJcxK7yRN78SnHKMhsv1rgplLJaxw+TDOAacN80NgX6abFeEWfS4MTgZ62sDLFkj1wJt
9qt/M9pMNijLR6fnVTvckNb4BueL9soNJUHAN48H/F6szPhYsuiDjSmv35P+rlcN33p8FPj59U0x
1mYdMMYUQauTiV6QGB1GhYnEZY0O03GDjeln8cg5N/ejw2IQaSVNR/fA0VpjgrQDNdZMNZ3S2/GZ
/soB0uhMoTJkojqqKSCCyemOHPUojVTQA6EJzq6DMOrwC6wGz8pRAkHwJJuYTUkGYSq3sQqdYi46
pd0FMpZk6Ugc5c0DdgfasORpkOiaHd4jtp+3KY4tb8pR2upw55OwU3HX0yc14DPKYTwZ5h3pNtTo
uDnP2Ui39CEk+JaFyZGsgQvr2VS9K4lORjhc1TF8Xpy4Lg7h/kzDLjQUk51zjs82EYZtGEf9Oxw2
AGUlq3M0lt4nYXG1RlhNF0eldmJDpo6ZzVJt0Jkslnl4DH77W5U34+xWmbd2b0pGzmuse2vEVlW/
MI3s+VoDSUXWjS0nzYUDtpNvZLPlzjA8OoKSaopHpmdB4SJyjmg3GUCRcTBlFoUZdBK97sdTgh0d
byi1uIkXkqccj8X0TM/p/StLD/qEJ0kr3YUTTNTVlrHpmofuraAGgN3/+HOryvF7CnwLMy+beA6C
Mq1KGE7gbItApeY50r4bgvqKHweIKKu1rmvU9z5oaOQKdasIpLhwLV/ivp9ssHXftcjoV5qDAB99
/E7ysizZ2sz5D33uvkGwrWt0QzsV21QW7ezYnjp5gt88MluYSsuZeRQuxeXr/cACesWcZ1qr1lw7
e5zgDEmOsNGi7skonTEj7Dgq59zS7LV40xh4tnwW43q9sizK7Ufxxlpml57AHJaV4sSJQx8dknDv
bnG5Nez1EEMQFdvIDHKoJWMUS5+ofW4u5ClWARloxDsywkJDghBFfd9EFcUZjLCvNaSrLFviTSrB
asN/n1uHeoOPWbxqvdzMUchDm0qAAYPm89lHZm0ycdFIxNoElrr+9CaHqXVwPHBonpHgW366pJoK
bWZTg4y3g/vzmjPsPLb2HoMNpXnuQ304Dr2mSgGslvg5hblBvtd/9kAzexKrDeYs+vCuyDi0NtRe
jE1nMiuv1AW32w+ECvvhp9ybsHH6paO5Soy+qP3900FK/lWqAyBSpXXAsUHdpNNLgQBSzz9jPhIp
DFF4L8u22tnobPxQTe7vdeUDWXKNITm5QUGDNywsEw7p2x/1U9/l9RyzVDHwulj2LGrtXDVMlqqT
UcOHc6UCiqkIs+4VYZJN8mPKr/+AV9gPKm1zrA5yP6Rdb9zvbVhNrRWQxordyibJp9/TM2cTRjEs
ujTQJFEHmeVF73VkzT+ga+Zo08yCYOpCi6r6yDadOBET7KgcB3GFcw1dApkq77GxdB6pPaRFW28e
YtfuJVDuwl2Y0v5BMt49BO8tdhfnvYnsnwN0p/JKtxT1Kuj1hw3SxTMJbtcI+gRFfWs/AB9n/w1j
hmw3Tt+eug6+odTz6FT/4fdL6VGdIbpxOxh5fULfp+yOjCsCdWzwlsK56UoTTa7NMlZTp/gnAPw9
lwLxRddX1dGn7FSR235j6z9alxWcGNrDSGN8TZsjdlXiN7ERp6dObty3Xmo6yZHem5KK3gJVn7FA
dhDXdvopUgcsKRP/9+x1dzlg75NaECrNjHib9fc92yHehcF1lIWNk47AxkqWetHgGnEChQmifUKW
LWTnTfs8gyLuyhHioqwOKF/kZBK4KYSbEc2elX+FLUW5Cr+X5FiDgDTXQcn33WGp+6HDarSd7UJ8
h9YfqllmNzMMdYwrjfts4WNQF3MsVh1t/PgubmtQPZugOT+lRua2+wJ+vFXHehapkGnsjX4ZbobC
WDJU/iRTMJV4ESR+fXp+2G92ytjPoYT1xmGl6t4r99rOEgJpgBMRmqapvMSTQVgVnHnnUu5MoUo0
Qaw8iCH6goY0RRKLgWp1H1pc+l3uRqpL5mDERXht0wcuu5Fbj1Vt9puddkk4oqrIsnsEwMPG42Ja
RMXXyP1UKY6oIv21MzQfW1Z3YEySxBvgmDLYptQlvXpUHJeP9IvKeaQRHQ4AopCEnMhnXAMGZvBE
/fn9jrKyZKHz50vja/R/nAJw5EM6INSy6Tk52gsJ+N4DesrL0WA4QRgJ0llEjYF36O8ovuj3DspD
hSYfgZw/bWZDYc/eHRW+QSh+FnZ+aLPs/m48DNhYJO3R3ay6XL8l316QXTsaNE6phYChtpwZ4dVI
qyLkwv92CeqH1krIyQil0VjrciErJmLvnEQWh99Zix9OATxVqIpcltmO2Yi2jd66qCzLYd0j0Q4N
bSitCrK48uCA+ybA/Wssr9oR5AnFu7FSnH4Qi+dVTX8s6aHFFh34CCXpCDnCtti458yE6PGQRY+J
4UJk/7mMfC6u60qYuokRtFuDlqVRjfMUeuuCWUBIfFTXx7LKYdpd4Vy656rPReG8r0ZpKC+qeiaL
EBjMn6tofbteCxd/p5Q6UrZidnxmbv8/4VOlNBE6lD6WaLpOfjXRzX4yqQ7cdgL6fERTGVvtfhaS
qtwrQeIrA1PgEwfyAeEqtgU5vMeLawYcYS25F5RGOFeoiCgB6Z8yi0A6oEnYze4m8BQSxE0nAJN8
7gc1Ay2Vt6dIxkqfL+PQTv67lTJekb8obwTTTtX/RMLc3w9AQrBOLSubX+Zu2x7ncH5XZ8Pn2qDQ
FjArfuHd8NcvOGFVoS9fhAoF1RmW7L03au6T085DNVma4AqM+s1tfS6q94C7Z22dj3FmjAJ5X8Ky
Kb2fF7rILg+/ANBKw0M0b9NjDV8ut+2b1xwN8/f3NdP8JkOfFyKbwE4pzXciGYLDwbzILR4JVfBP
AqdGz8df97Cu30t5VpOP1a8wySK72eX0cRCzdr3MB8hOkYFEX3Xa/eP9MkblKx1uuRlSvJZy/Ff9
dG3ERmDQgwrrG+D0kicanhRILLCqNFmQ4yYH+ANwbIHrf22CLMz0yauhDcfQ48SCfF72H7tnysUm
sIlO/JyUEpmZsrtLzISyMaByqy67aMpyK7qhXYVQZ5zuHQFeTD4xTEQ3iyqXRDiqxIVHu3PZ/fwv
807yYiwEEGS2fHvILVGmKBEcQAGzgPK4KtXXTZyvPSm5Zjjo4+4A9OTQhLtMfovRUdohRL826oa4
lArFdnlTVRv+a6zkQUJG++NTAJXF2I1jRmVUHn+JRotq03p8E6CEVmeXwteaBMFxotf5zuvpbZ5C
nlhwJZGjA2+afa62c+/UABvdKGlP6fmhcJy5s+YCnmn66+TZEpg90St2LUV1ROJ+E6lU22SYhhi4
cGTLSTCEKHGhM0nc47BDpYa0vESsl0Nrknf8qqObGJyXIpvHJ+yfAd5blB1Y86P2BqECpQO+h+dO
KsE4JEKgBYi9i1iYtRr+UBw7nRMICTUzNXVsvndpusjeB8yv7Eh5v5RdlPIp3c1cqCReGvk5NHor
d09VyoK+35G93XZpnP9xIRLCTzwIg/xJT6N9X8Bml7HtUL2w6VATYnVfPP1XJLiHCcUEb1zhIGZQ
qdJvbv8ZH8XF8XeX0KgiSzDiTais0MB1SaWI5aHXHpCoYVt84H92IaO2IPmUVUF4DGE/9Q51AfdF
4SFFBj5m0eijiHMgGMmKptlMQzgTqY4knewgXm8Uz25rxkkWkQKanabCbRL7g6ZFxvxB7EmwCYAH
fM0YeSEVxYsiak19W6Zv8wgBPC2pdO77rZkUA9lNFvzu33XM5X6g3gsIw4MAtG5LFy4/h7l4Vy4E
PvlMspXAReVLSGwY4fWpKbprHoMq5HoaqP2EGS5LfBu9ubzhOXPMOfupy7Yu7wZjvo+O/yE5zJZw
pR7NZ/MaIxUx+wtTpMZxuJFYoPIcVAUNvJgllVt2aH3jHa+d9poeqU6LjMmOPGAozK+15j4sbFyG
LUpRE5MiBHXtfnl61KNfM55VnoFduqhFlkuHhLGvF7BEVigdQuca1j9fCuaAa0yPPtI529AsdUXZ
jB8LBAZbPNiA+XTTmdqHsjVVy5rI9mQlnjhkJ1TmLZL4dhr5CNaZQUgZl9AfKXYzPC6Hu9KjMPi1
XApB2FPhBE5ly2PJn7gUBkazVI99aAE0i/CWDEpMR7LuKCTKtngGoB25zZ9S/ZsVXIcI+SLrKYU1
cYwD34m86UUp8OW5jD4bD6FghGw5cdhjc14SyTZPQr2Z/igoopq9TbylKuGxqYRy6RfEfdmubesg
xWQXKKqM2dDxEKbUp+XrnWpryAdg1VPHjdESt9CMstzL+1pIitFBHSJDCzIyj2UwPyOvY/XIzM5W
GO9edMx+ZsWLPnT5S48Me53/lJ+ELJFJnK+6KckotW0zErIZC2o3T6KHQFrgn2UQYzyQhT1HI4CY
1zpLRytGavkNYfqz3Dx2o3I8XYS1OdYbTlj3J2SOB7R4fVj4SkBJoNkcV0UxPv4PzoqO7VTsqTnU
T8o1vLKj/oJmGSntK52kZnlwo71G7QEvuyCDrkZVZAs4sPuUzwAHBTtNG7vLIRvlIJglTQrE3l9O
wudOc41qR6inaEA7Xk3rNl1rSD8SaRNKIjCsX6WPkxbsL7jOWKNuEQI5Fy4bGn17AwSJJu9Gczub
atqkzheEuN8DaCREJWSbPD++cmAhaYUgSGIbbpXKpbkVRWn/E2wqNlZl4BpQwUF5+qj6RbUCAV/X
7WcaUNo7CPZxCy/Q+ySRAzqjIgKnaPvSWkaCxV8SE5HYWFH+/t24Xzl34Bl0yQ2Rrt2AFDsAcC7N
pnfk3twEuxeogmIiIfCkupqLadYabkAs8/oWM1noZRJybnjJZ6XHCDNBNTWTr/mi+ImUrUSN30gq
HnuL/8BVry09mK6Hr9yBhUHuNbdO8+tn/bhMlRJC+5AwpwzuczmdaNJ9xj9vGinAgdiOWEg7W5ew
TM2UUjAQ+w459OCJBaPeckTNBv+o7MrWxxl1JAZ7LKuJC+d1nEZji5OSgOp5AdVH7ChsQZCe/ZfH
qClNmDqXKlYAXbQjCghV7sAOR4uDM62G7Bl5uS1hvSUvyHlhoihuSyP7T4efXKkKEx01AP1U3Byp
5el7kt/LDflHqtvMkEfP5tmEBiecBdbOi8BA+tIss0m4gLiNZjEt5bn9/kluT3pipO5uCCyazsfC
S7l37qsHKZGxuTj4YL01Cp2+dnij/3Zr1IWt7+16D+g3gDerdbtWFB4Kei9vvaqHSvTEyNaY3Buo
DJLz9ViEx8t2ySVFHEdvQ+Luh6kVVvib9p0o5qqlbnHVuYiiiF1QDfmUvMJhv2C3jX0TFeviTSjn
5SnyWUpOfbeO780U63kwNihSi+w3KoTcT0VVAFXlGSN3vwpcPmIdO9AtJzSyeEgeZgm6piAuHmPU
/L6ZW6tAHZ5rcrRi1ZRh/O9TQAQhwoBSdgGArk/NpTDyD4UlfxCi9cWN6FkK/DO3I4clxoQkvChn
CttiLIQPQk9imiLEE9EFWvXxC9ADm9KrRT/GMchaDFGeNgew8UdNP4PtOLk4uHvre6y/FQ6ZllEY
XG3nfzjuoPN9yREh6Kq+UjX9bdocfzfhQwlI3ZhiQUAVYlaZzjyln1hVVwdvI2BZHSlAmVL5zjQ7
xX451/U/1ZDAF4sXQCm61AVUSt7fg0uUsOsR+C0li7oIJaG8ceW9e9KllvxYaQsqLNnZ8225739c
joYn5vWcScIRT+Wy/aVEhhdCj8Yv8x6iQbkMyf3nyT1BfRnMyunvFGHqQu5/IJP8R2Jvf/cue3iu
h8cOrHox7EKJ9fR+jybu5uRoqqI7hyIl+/EyIwFx7Jhdi71CPpBN5nQeOc19t9fbGXmGbzv/hbHn
IhTRGGbaBSR9IxiwmZp/rPpWhFQYGaxD5igfIYZ98m503Y+mXaHJ+gqD3+iDy8IUESQow+Maxux+
PNh0mYESnXZjq26KIPPQMBjxwofRpA64o/AZUcKfEvebZME2NVQakoyoMO4nggUxknC7rA3jSEcd
eWvgwimjBnJzMoBt2texI8Y/vlVe1mLROo/7BMN0FDwWYLIxjk+wLSJlT61VZ3eLiarcEWiHcKmm
1ckqQS3deciXCPSz6sK9OhrqNsEgDl/8UUzA1R9yCsunBnjvtQfjZ/Y2ChRvR4lahWnkwx8QcklG
VegO2has6gGAraUCNrK6vuYvLXDH9BIeB1TZTg4BmAtmVFiBbdrwgesQkwh4eYbdtHG0SBN7f9oN
0e+JQy3ay/7FTbj32LNpP1yQ1kd49hdDBS4W/ZT1UzcV2mvgyOvKm790DfFmGrq2MiKiEIrOjIkF
IByzP8lV9qcLNKPNm2Bgjjfo4/7JUeo3Y3OTwdcIJpchTx7joTlQVTdxZbaMLvbcyIqOOoz7ZKZI
AAAPo4TnkRos5ADAV8nO1UUWFvoB54nbYc4CwUUxye7Hv36Bbz1Oc+2gC46FbLxZLOWtcI8gbKiq
3O8THKgmsZgzU1eCadyJrPObqvPOKE4/sqa/aMvhb+WJgcbEFVzu7Trfn6Dj2cA7zO3sGK98bjfg
a4xG0Rjg7yk3/KStQybtowygaf3HQddyuCkDcUyle76bf6OPHI3x9UZzSvbzhbz+umdW1aRRoJSK
B03ryVn8hvOSKWW/f6k9z1pAsYFQ7ytX6NzfoGxskljGUsZ/Q0IIugs5nyKNxJR6yBK9MrnmM8lz
B0diCKegtyEhGW2HiXUbp8wExR1zxGm518tcRlKzKvNTWO8V0o0lxnxQI2nzhuYnGSLHfWHh2HmQ
GkXWAOc/C8yRE6uF8Js7YLM4mmvhii4BaAEgA9H/2touiqpEa6h4ZOgPZTgd3neLHBsBA0nAKXPd
nVfIIjj8SNmV+y0UqDO73IEsIsY0eRaqRo9EG/ORoj/Np6pDbyYpUnqVIKZvP4m5zH1wMNuxdPOn
kY1KBDxMgAJXuyHXNUhe5GIl2MgbmgTHJ0FI0FKEEQ3WGuhiu5X7lnGzIAmyoeCBu4BOsKdXC8GK
CrAXPfEMRkZkL7JW5S6WdbwSyAdjSp2OZHsTJ8KF5yRYB50niEtKzulEg2L99jY0VUYmcCcC5B5/
gwWbmdyxeqEt+RYqzyijxHr3BsojtfewPfbjOUlIQljFSSuv+QxGcEJzvZkQa4ul0YgUofZ9O5Cu
k59WpONipcZWg6ONteduaOpJ+2nRWSPHKWWLRcOVcXOZ3ZlcEs2D0aigjRVcnDlsJbvH3aJh2NO4
x/fKxViUnZ9/Fv7bytiPanVjdnOuBUJilJAouXzLe+7Uf/kXd0qS36mv7zNR1v+44jHDOxg4OSV3
mt/h+kHAxhNnJC4sucIBaRARTBth3aghzz5+Q4ckixUrFisu4faOx9I4j8cG6Xvv9sp3510dBzoJ
griIhqVUa38H3tZYPGr0nNQ+U27rT80IuYssLtRQ2jbTn+JlckMyj8qsmdMEQ25/AkeHQXYRo7d9
vbvKAX9ViuHXPNAdWxirFvKD9Ned83Ph6LWpOHhW0cI8z2H7elcdScJy5AKmuz3BppeKcyI4VK7A
M4t4MY/pBCPHr6iRtbKNlhBYiBdvMZZnVRBzeCVtYtiKkUxxDP9CmLzF/8cDomQeUwei0DVnnsEC
DwyYhG2Hqke/H/P2R4GU8uYPVmGJe12tuZU/hesg2Z1U3GYq2tQu0nq02jPw1mI9jZJVC8DqFZmX
kr2RfUTQWOuTs090zUIMkx999LEzblth+/8Zimz5F1BnmkB/TuxEf1/EEXhu4wHoEbE/ak8VfAT1
gT4Zryeav09c9Sr5AkXd1vVHM8fWOMLSYzyhPgYipc9/uvDUCJJuUZ4ZCci2PIk/QJMoDn/o2iVz
jXwwj6C9e7zhFvkgsqrYnkxNT0YACKP65w29Cpbxc3tmPqAuInYD4ESa1bkaHenkaNYKw/UmIFMS
/SMN0pSDgMwh+oKqygD5e3sERzZqOC88+ctKAGTo0tzPtIrFS4PSeZqBsSSt+pw+tro6tac5Nji7
XVaV52QSk8qkBvS+mMMKbCeQL6uawuRFmIPQ8Rtx6mou4HTInK69GV0/Kdh7OmEdD85N7WsqgQPQ
wk3H2ri+2vD+JIQFZw4xkn/LvabHpAVrZmdU8qqwFg3fs42RMnD4gbqY0zRQWuNrg0jwLS9c/l9G
cYD0Z6nI+Z20WeeRZWkXQyELYX/B0TAl3hvLYFCXHzB1pJxPmi4N6kk2dzbzMA1c3jrE67mOCVMc
j/WCWQICH4izL6gJebr39/HVujwN1GHjiEALKMe9LyzxYTDgoLRiMMnOTCi8pjdTQWhlDVtkeX/r
2R2Pmwvb/buXafKk80rojH4o2SK2SI8YaoOi5v5HnrKrWxrcOsnw3J+bNhdSMxF5yezul/L+Eaai
GP/LwmvIQVjGm5JeHGD066ATkkgorp/7mOUj8DzMeuhT/U1q7q5xGgDnu3xK00TxbE5dchODq5Ey
LKP3Um7nFfPBeUkREozScRQ2vqgsuXYrYZCIwBBkhJ7/1Iu+U5QHBc16wJMkIeWgU+QrXsKNxgf8
S+kDhYhBBatNGGOI1DWxet4lQfeoyBhRQ4xokjbMdboMJnc6xTVOkQOrtzXlMMRWFvRR4olMSSW7
mhlvCNEO55MldC8gZyPOmh9NWphIlFJ7ubkfHHxA/PRdPoJHUE9lSEnU2QkxjWb6da6O10oVjyi6
AD8nW/6BO8RVXZolXUqldbP/LLd7YDgZylY/VNS6Z737hE/LYvcoPVsBvgHSkkU5i2ptzuCMsphY
MTpJE032BkB9oiQTD06uM01TmH164x1/RlyO4cjGJ3aQSES9Zlj9Fy3v3YsmQyfyDoFHKAcWGqk+
r2FhsIIhTgroxH9+Ck+y9CN+wdIXY0s7wwPgEtr+s7VavlpfFax1/uJL9ltKUszn0h23tjbHiZuE
8ZidqtOCH1N8tjlaTZeKDr4zV6iNcEHyKGnXksqoX9Z+2uvD9Ql3vOErK/5CaRbyq9TqUd43GH+L
LWnzqufufxDV1FxGk8TIBNEfnhC9pa7ULNeNsVgzha54KYBFexD5aW1Cnik55vQxka0RYejMjhTW
JFmy1n94JQTy4Uqci3sRCOeGM0h1+Xq6FQpGJNKAMSnavww5uQugLhZuR8xFeLxA8m0Evr06YR74
DDB0NnVOCRABWJQki+vlRn3U4BsX3jkXyGdDnXJvTo6y6OrR5fxcUQJyYcnNzD3txqcgbYhdB41N
ZIMKLKLIfoex3SdFf+2K6WwgP+7lVCbWuw57ablR2tNxBGsHue3HsWV5qeaybJ6EasL2ecLxgkgU
tcdN0xogoZD/44nk9miLmAzpa7JSkz4TUFpIPM5tsZ/9I+3RnIQ8sNt0Xd0uGf75LXt5gswjZkNx
5r4rlXSCdnxnzm4ydw1JEA+hd55ztvC0eU7UOvx4mGuEVDUlK/vk8XPmHktTcfI0OO975AsTOLY3
PCl+xYkvGuzkDvh7zjt8XTpaUxvMKABawculcuSL9ZEB5DliVbkg68om0EUeEE3NFYIeOXLCo+Cp
UfBT3weeXKtEBQ9oWFjwMYNFe5KjIT2Gs6DeqolXqw3kyGYteWG8T6wLLjlnizOBQk+UJvMstBff
ZsxXKS3dMb+g1zlT6CzyB7qjGHjWH5hAVUYxGDfFgqQNt3S6kgUbdYO26itSIH4v1b291mPERIIN
984+1//lNBDQKeawX++NnYXrSzP4jQaAH1XslGcOfcG1DvJgH8KaakxVBP8HUuY387TLn9TdtSY7
auPJVhVYZVKsSXB2WZqJwcOmz6BcbuvuNVMfbNmDyfchmuCfZHjYkX6vmSStw4BfRJyX0Uhe0HBs
RSKK3kFdrbYt6sbgiRhTYuY4I8QmHA829g3Xg2tQkJXyFJA2lZBR6DWQ5Jg6qGCN8i0PYt9/tGdl
OpYYBowFr8N+5qYHu2Rml3I3oeZ8TGJRIeLx8TN7JXRXPXgEHxR2zIu5c2PAr4k2zZCWyYYujGCs
pjV2dbi2xma7HrAuvEFqjAiBJZfmQiA67wASoJWCJGRQZCxoYY9/XAekVJyK50bkRI2drM32diNS
w3/gNSNp44hPbAyBAVXaTJnxLCCS1VYEZUcbxmTRxWGH5JqqblX4hbwHY4T5j8+nY0mbEz2djGeL
Fe1BcjqqdyXc/DXVmNYPw18WBqo4hSpf0wEZ41X6EUh2A4OkuJjgZMlAdWanGttg/NBocQ3eesmX
EjPiej5wjpKtE5eb+55GMtadTHJdbMobB2tx4eMSrFTll/d2KT9QTahJ8TGTZuIjlHcZCqjFifzD
VE8jY5GDvM78uxnyw3pV/JWzn7j2+9Jpj1/DCjfItWetr0IKuCp2B6Jx1JGregeuXp3GSNOVGw7v
38NBIM5KdEaRINtIdg5/34NPwQjaBVeIFa/AyRayVBP82AcqZM0VIWGs6Y3ysqgb1qUMy1uslLVS
EdZcba2shXNxh7+tlz629F5lB/POw8dd5H1T4YLvrQYPjJjWMxIQOhfyPCm+I/YbCWI1Jwi/K4zb
2WYGjsBBaQ83kxckDALPHLnL9+MU/uITvjLQXYQW9z7h8UdbFtLgfgZ6Vs/TjY3DZm+AwbFAM+vo
v0zL+1acoW7JpUOpVJ5I9yFo3UbOI2GBu2zhf7vXp79kJuFhtrZpO10EQ28L0VyqarCOyL/dpWN6
oB0jDK8DMOn9ZgM3r2iOTAqN/7+ctmPhn2JGrON3TbSNJN479C6Azg9r4tGPy2KLKwJsbzniWMAV
bUTYce3IuFATqrlOu12Z7731QaoKPDx9K544edQ7fed4Gki7rgl1FxphcrhfiEb68ZCm1CPg4ePI
xnLuXe6k2+DftO+nmjXziFf1mTDT14eF6veq/wiLLGIs4h0/ENyji1uZrMi9VI2dQTYHVAQrHOJd
t15mqgRQ6gU+FQCZpM53YXrTVJQ1MuboRTRg99hcLfsAeWEN9ntMn5Owfc/DCXaA7eCp3sfjsVuD
gu+MPBZmOzxQUCX3j8fo18xXBn7VYJPTvxL/J3/m6tgB5stcIefQfCfl2VAWxfMheo246mZtEsX+
V3NqF6kdT8nAp7cYQ1y4yruYFDWE5+YEKrO3ziBg8K5LTLUkSu6Fu9qGrdBK+Uu8CLgZnUxr6BXf
rzk4ngfx0+NanYytjqGL9dpBORu54fVm6KXSanUEY8QkZk/wO1vTmiGodmBNVaDF+ye2WCmzSlHE
Qg0bCrNPYZT1MNm2QL+wpHZzcKklxI4tVvsV1W5BKGO7qtDz80TE43eWkO2kmedVcxkum8vJIRB4
h/OMYg6IRDwLGOACMhT8YUcrU7vPKswGOx4VbMOBfBK+ExOrFStjzmMY0989cr1zPdVqpSPM6+yE
HJBV58IvxoACm+0Y/n6j2KpH5Bd7d84cBMecOSp4bJzkesZtNqx58dpZ/L7t/v4V28bFr8/4pQsR
UIVj20rIrQMAYHBvN7Ls6T9EqChDC/P6wkcSZL4hePzaIhaIegq51etVzq2VeSJDnAwLgXGbTDtZ
NDwYNXoTzFO3m1hZFVUMj+Qn0dvmahUu0dRJmG1Tyz4mrsAoMCIWvuPweikk4XAV6kYb1X1Nk17z
PAT0/v5ZMUqpew6u6nA9C/RIxvZJNonzXlRA2vSj4N1QkWmaq+I7WUGWY+7C/5kq2CfDvQZGtDdO
uqawyfNa8NfaZeU9VWk6bhmj9VnIlnVhyVzwxND62WvM5Ysl3FzIY2U0kjJQvJKWaYjm4gMGtM+I
S8X5C6IeGLeQFyh/c2nr5YaGqMYS9iNGTl5n5dQu2rvwVMuGznCXJw1VsY90T/kOcjpT58kP2D/b
YZl4Yy8l+ti7BBf8Jz/k2ULMTj18C3Fq3s79J/T4gnzdr9jPsZ3JBFackrHnZgcRK+YboSlAU02y
68eaS882yYHepSMekK0xsY927qxKFCwwFWpdPj7BqM3ZT+KmtVoNDr11dTGdvxDakTqAme21xea/
h9QoQDbAXEJXSNPejrApvE2lagNcgZ51PhrgpUA9H2vfiZOpsmt8/E7zF/kdJFjRsivk+MJlbgt9
8E/nYtxpgzdsCiQUgUbWro9Xs7qMHVUyDxFtk4ciKkOlvp9953+umBm0KUD75hFIhnIqHIARWkrK
Qfg2I1fFXccM0m5+lS7hgy+Pjqwh1CJQYnkIXUK70zZncTgh0IG33EoKNPj12Ys/2rfm90U77HXt
3sAJtlMVNYT6Jm0rY2v/UOxcxJZegSPfjZrV9aFyaHR6PPHBPy34F+5TH9iEDuiwJHhA3TAA5dNX
p8D8PK4taWwV9BQLZM11NdEODth+4LfGJKsUEiHUAN+TeV5I5fQbzzgvck8J7tgc6y7o+5sWmGRZ
Mhqk1PJapL6e3cCeZB76xGZmyvFWY3tryBwPq/lO3m4VRLxX3DDep+PWb+SdYHJTGgjTdlFrNGoe
Yjkq892RZv/4H1Rmlx7SCeBs9O/d3DWrd9EbrJRaLguDs1fNdPw0J3ENbfsB9cwqKqwvmM2X2oGg
Obqp3g/VMA2s7u4HSp7EEdNznqA+1bk219rgudbgjZzQM/bAwddliPMjfbV7i5FNk8ALsXT9I9qS
6YpqU+51wglMtAfg7tY5iCw3rok06RbLV9DBFGP/rX0lAUiVaJkXEsBI7r7+iaIjxc+xoBH/ENIs
gyTKOvuExhLeDhiUQk78msgqcnyyKQo6wA7eXkg7bqSRKCj11sUBwHGklM0AkOmjge9O1kYpmj83
zaVnh1z2yKrtM1j6qZqIvnjiCsVheal7ewmct5zTRzWo7ga5d/QGkVJs8hbHen7eqHL8V1EoH4NU
I6wsq0THILNT20+8heXG2+9iLHdZKYmI3MO+98SKXVYjpUrNCBU9ZHdRiMg4csRP+B24vZx1+T9K
yJ7+Az/OgK+A5ckwtbaUrI++uwaVDFvSElqMV5vL67M+Ng1qwme9hxitfEYkrfVSwKSmupcEJYw6
EGmh/wt7LREQ298+gCmpnVA3jedA4OJyAJChfS3jRoQ7t2Q1N7/BLiapHexVbc4PWs4hGVS4Xf8V
SpSQyFReaik3vo3cuHxrUgXvn2mfd/ZqGhBTvh4HuNIp1ke0SPd+mYhikEUxwVBjr9j52r8N4eOz
1PSyUBLjP//d03z0xl7OjRLKSg92zu2I8QuE83sQM3Gu9mVkSfIQpoEo1TrSLWi5rVz1uDr9yq2a
E5Mxx8S3Dc7D0NJKC7kbEXjhcgWaCvzx5X7ybHndD89huey7aFFUq4ysIPRczKAPfPNx94QDXQef
RMKCZLOGuPOQrYbPevOgdjUrGexqYZKyzojivXqyQ9bmqxilJBCOv0ZqHRyDqc+T24pVZT7a0L3s
ZLPIWbaaCPbp+aV4DtgMlNNsIvwHwSnaoXeyx6LhDvPXyKVnFbDtr/bsukmN9GgN+YunEDtvk31d
jjv72DUjQsd3giNzrB0E6e+sWth9CBYkTo1X1mslt0AbWodDgDURF513lzPBWYeH72+ySUdDf1tH
Si3doRAmdBhOMgWgLkPDRjc4TUwpPR341LOp/c+evAZH23JJAyR+ae2C1Kkh5SI2uKSz5sjeBNvH
2zqzvH/yE++5/OK4pvyx4imTdytFShUcvzB/S6q6poxZmdloxk1zDL0bCoagewSbu/QuHYEPUCHg
yyz3E3NJVX7T74JJ283he0933jBBlyVllcb6RGq8+0+4ThjjoZuL5ttLdg5HDFTSp0bTCL4V6Ptp
5ZbRENgfoMyCW3fiGc64y85LzT1kfiWi8SPhFf1WMexqjcOEIzXPkx8gYUbmouzZChRu0y9GtSPq
29PLhzB/P/l+Z1/R1H7KGwu1p24p9zH3S0HCbOJG7CIy0Ob+gp5l9dUZtaJ9+R1RrTnda7gQM3h2
04PtT5Nkv+1orHHyDi08ZJF+lirVpVOoiVO5+7funsSXZaG/QnoSuuVC2l4ESJCUXhrjOfKY8UeK
1/J1WTr4oYFBt619p+ZggsVC1UmDyYOqf3gu56SpKNlWA0XzA/Vtp1FLDzul8yIueK8lvzIEp3sp
kEDO+m2z3rHuGjbblCbIzRI2s31vTQYUUf5w3hX/+mpAqntCOtYh1q8UDBN6611hnpLWHKeHqDw5
q+IWXup8x+AWadawIge3m9btdwoLUz0iDM97TZjbrgWX53y0eW/jHdQ1aGhCQ2nsMCD378rkr/N4
1qpe8XZ/8vZgGQkNbrxHO57b/si7TfhTAVXOpM1oyorOs8pFbnAxeVId4sUaTuJm4SfjB/RJSQ47
0O80yd8cDauoynv+WF5/8e7RvTU9QI9L8LDCYUVEJoDGW88ElT1ftTZ12kR+xiJygczy6lIcZSwK
RMpQ08EqG/Jn1OlIGTuZkgrFvxT6y0kUw716gh2tT7qe4Q288C74hdu/Y9nERUaSKEbm98u/OTs5
vV1oVaG49xDWkgAW3Tcc6Al0fuFNYjYf30GdnZvvWgECpO+Ka1frsdABxXbBltK2tJ+DAYozehLU
Fziqbv4Khrex05gRRoR5nIyMkv3y9OuVJwtgY24oXA1+F/qD8G4WhxU/qH1FNoclOfBgkvVaICQZ
N1W2VC6o29oNjLaQiY4ZjnWSR7AKf6vxvUByz7Gt8dPs4471/hSjPQdDl2PctYNBpRyjRnps9OAT
Biz6OPo0Ez0MCqx/jnCQff4zd0Nb4ySdkTRJ8PlR8v3thz310DloN1eP2Y1RJ2cy/+kQX5tJSNK+
RtIC8qxScrhTCK9Kca/7daQKt4MW8dXBU403A6yB8zQGbwC3qaPbMDIF7tIyVeqRHfexFPI8OaYg
3tpt/4A+y9u3OqKSMoAcff8o72L64d3nhLinIUuS3VrOaVcst77XLnUwUov5d1f3uQY/lVru7GV/
2p40KZyfOraeYAqMMsSvuqnLZ94UmJI1zHQuxPC2GMolWrp3SlIuTQ2sh1QxIbY5jid5EBbiV0MM
crDDVoJq6lKoAzynmSf432uYxXRk6qo7q/SrEH/YXFVuMQ/qI0yez8hS8ulIbdWMetfRe/kle1Ex
TXKJ5r2GYEp0ef7SuscFZHRWTAT+NBfZ5ieP5GGIVeSfSHjNJtgmQpzrF58UwRK+YneLve2SsuHi
vEr2vDUxp7gDH19Grlzjx7R/jycH2xTn20Id2LJNyXHvP8UhjuOIT5dJCejvLymUBRNpPQydn214
KA3vv8W5pMVqwEjiPXeE9LDL8ailEoBdJLXJ17mWfF16/n/ILeHLrLMpey5NK0+oJoYRvLRfAqi9
L9RpUKBQP2aoRVVqOW7YKuwAdYKK5SzQdoDp9K9QcpKhUuwn22KvXlsxlwyXAaTjL+J2hsTpZ8Fk
/f9qsdyGNfyTIrT+ZCF6PxAovirj0HrMFvNKxmHYbFs2xJ+WP+r1R8qqiEmPLQcFCAYioN7ckaON
a/6B/dvwV5CwlC8I5nDnm9/A9MLwJzaga9ZH1LeED3tx9p8I62GAV0ZJQvbDjFYmkz9erorxfn1c
aMRcE1SBPN6QUGFWEs+kIcavEPuG+Js5KsdR1s0jZI/IBxR1J/ljwLHqFNKPz4H6Maw06YYx1zwl
KhrIJrw9ht0YMs/KPeLy3YooFrGcK3tqYfkvNSatttnoU3VfHG70Q/YnmtzDaHVmrzhl/qZT8IPr
9wtrBOwDkeWprgdztBI6aEduP2fNNLqzGCWyBDT3aC/vprJFsBppGKW9VF55AM304IKUQYmBWcoT
PlcgtIx9V0yPqnlS10F/S1CUCjD4kq1KfapSvqp2u3oX5PRwLWanYbGEi2nQuIRPV7yDkOsxapsM
nnknJoDd8Aox2Zw2MEdntrGx/mP3Jn1J6FHEeizcpUOeXvUb+PtM2rt2F+8BFBZ7dMpMdVT7u4eJ
/1kD7CH6vkTu5QOOYNKOUBHSitiRBzReFed4+w7GSX4GdUOCr7rMODan0qtxrP2XDteK5p/k8dni
uHeABohdip6p+IISAoOlyCKNuY2+NE6r/e++2jFTh6I4JwnxZ2D52lUnUMFUb1vVKpFjyur/kx2g
6MBGSKeK0Yy+mw7pKRRaJXJGMCzcnJBq7S09ghziEAOEt02rR+dSmm7Mro/vc6VaGG1pnlTa1qFE
xhEG0lK/oPVZzN4rNuHYHpQk18xa8f8FEozb3+7f1hqjIVAPJqMpfdK0FP5UsjfZ3BvMJRl2BIPR
WKlIimFqGcGAvtpGBbbBTFF2u0j9od4cFCNdFaj8ZZax0uMJ+tHsiOTlN2IBhXwt+feclX03FmfE
Ql78H1TfcoKoPjQIZCW6dJhmXPc+kXzHjD//JdFvH8keWZqDMEhG+whz4Hkp6v6VnpDKv6xx3n05
ZaPZtlDqyhowcpPjocI8KbVRmLZGDrxBPXFCa7LagzG6+9A9afzOuo+kNAkyEP++cbb0SLFn2ULc
3+JBuaR8AZsWxfVPoKH7qqSnyBo/kZ1/JIdHkDQ2cJTGKS1Gw8vZdXG1C7alIyrqxYCjpAYl3HZg
WmbGmVGwqrZyHFt+wFIQqJx/Z3tNvWYqJhqaX14xZjaBV5peQDeeebiqAU9dhuP0ppxHeW1F4sxn
VCQHBf6RxCbYI1FMCdZK0uPct0IiMIANxCXad08foqMfXft1IhWaD54IxtpuaslfC10tHocn1xpL
xq+bXqFWiMYa3iYmFkEcqJFw49RrlpfgqsF/uPD4tITEdXEM8ksr4JWZxR77cCPApPCs/oCNcxkZ
GBeQ25yPWWEq/2/fPR4CAlzQJTgTGm/M/2eACOROB1Fg4fVBMO6+pt4iEm9PCjiwqZT4lOL+znPl
YHk0E33vH65/PuVAn9kAZVCA6fo4Yr2oxN+vrDFhJPKLn6pwDl9HTWtVnSu7Z0a6USRrVTC0S2Io
jkwmJUxbyDj+6zCv93LQbjJuNMgjlA5hdAKO56LafwGilb1/g824rIc5s1hRZaL6UDFrnZZt2b+B
wWNgYB7kMrQxabrY9zLYBv0789V5EmTmrA3Kbvi/6ZTJvGtmeKFPUoASoKRbsTH7gL9kZETxNWN4
hsbfHfOZO5BTiZkHM48WE0VWx8qMdmuBeJmVxJ/PCVWWt6neJaYDUy0UcJ00mqD1A1fed9kdhEFD
juP6HovAlIJybrnpccMaSQ79n4so2+pywAQUmRuNhQQa2zZzqAG/Qdc5JIQcNvBtuLfaSPucFNXa
UPY8WVpkmrQQMKNfieP2/bdqSMLDplWf7K+s6yyDAUOBwiV2TOZJoq4MpbyTXJygvFXGxZZesySn
JpjI5mJ13dHGzZfbdq3bILuU6fkX6UZOXO65Z5H1wkiVMr5oNZ+gZsM6j02bZg2+moGlKINef2YK
N4haIM6OYT4YpODZf7XGxqZxn0YV+q5/pc5wc6Mrvmn/pCyf6cDimekGHOOmOYfUPpOUufWO+mhZ
1YFXjA1c8K2M9alf0lJdmZFh5NE1Jn3yWHrEd/pQfj78C791Wqm9rSGkd0lBEYFRF4KX9m1WZuGg
fV2rxskDgoF0/4tENfjBrRTKwMwRQni7eI0PwPOtIAPQf1G4I0tqrj/xXKHrMZeWq+2i0ioR0doc
7x2h9/iSSQ4oiDZRTrjcrgumxoPIgkEYqnN66mvW4qbX3017jYc9z+/edJjnHcR2vZPqqDOvTaCH
3c+hTUSu9fcplN3PLm8XyNe5GhN9tXuZyXggIEtIqD2G2RC3nurlmilBDCRfO0XLri/2I/+il7t7
RvH06erpo3pCpTacWF/L6hg9H4vOWqoQSdsyeLaKD+jku+wU++cea7/lwJ0D/FHCQYkXdjs5XE7I
qW5fMEeh86aSklDzm7OANOnfhs45YRqP7wRyq7/zfnCF5+2Ikjg5TFT56+mZoSXzFDxAudEMr5Ju
4fn/Fab6rbqkt7Vfz0eepcl6rDQ3P3H9LEHLFFblSYLFrMI2jMIjfOCnbvV/zjTrf9JNDqA/WaTe
Ndd33Im4B8m10UPcam/nVeGNIFleN51N2872KZs3l5SNT2fD92aMCFpPvVw0wuZIX7+qK+7uyoVf
rGoCb4lP07equg50l7goH7EYXeFU/yrU2nfNr2I/kzhuK91LJf8DOl4uqdgw7QaD9dOPapiWx/9r
xL9CbQ2jqgBcFBQ+Y/o3YyWNcoqAg+e2UZV5ZDBkWmy7zyW4tkoxkY+0rJOO6nUfLr8jeu98DgKS
Dd5uYpAnF8NzRsEBacKRXlPVulFY7NNA7FadrXMaI2dmzHyfakTwfnMO2fTPwd4BnNMPVDsJT3I4
nAIs1p7NQc+4bmC6QNLCgYmNDRzHLXU/HWPNJcBy9wjF4vRkfGQdiI3Xpx1hXZs/7bI6HCRD9xBc
+4HRiUTaPr/lWiRZ2GT93cjaPhswAB1FG7Z7Y4xjLjfwuhoSO1AYpQ88qrDmhO95pD3/7fZGJulD
D92PfC9x1qklWEvWdhgW+FcUgd15S8cLzJYLwXRY9pHV/7b1V/4IPEwxfs3tykcLbHMcEwPiiGD9
i/1evfIiSx6giwqoqcXYLFbUMjOA6MVJgN6eheQNgOpNIHK2XKkC9VjiBh5KBPDCtVAsgGESfFLz
BhwiQYJjQiBD/xLHLo7JgP5N4ce3lFf+Z0xSJSt587peSopcrleFJHrKwQ7dJKM7RUwqgyJTFrg8
KH8G4XUr4sV5eVQHRNIj2FlO6Z4ZIX6LK5OmTNlHkfk0iVZIaa49UoYt+cgp9FLMJuYhYdKdaXyA
LIjKpbGO9Uu6aRJ6GCKmYcz34t9+FYPyqQzkXXLpFYJ6YlT6DBdMkArjkFNuPLD6cZxho+4RzBd2
I2Ykl3JslsxOgVCP0s5faOZBIAflI2NrbvgAWYSuj0zlbm/iQndFe4NGg7R8UELhmuQj/pIwudZz
XVRSfqwaU8qCqGgmAfOTeHPjTTY6koBr6/3Jat2i4Jc9oG3gZ3lV4ylALzU32B9xzMnvZuFfNJc1
IKbdNWTm1XN/mgRtmHzNbBXiRMfniKT6xdWapuIg76EN7J90VWfm3Wqpsxv5yHKKIooarZyUDpiD
G9r+bBFPX9x2CyPyoEvHXKxoNlvNsyEvHzCkw+geB0SQFwoDGgwUc11F/lg+kYbxWUzn3RixTFXl
zooDqEaob56tf7Ed10vV0UCYtwWELdrELCgt0wPTCWlY9Dw6d09+EhK1Fmwu3Ezd4DbNtH2dJFdf
Vn8FecUpmR7PW9WmpMP3TfwMoTQk//RZdX9GXWuJeucJHMfZIcH8pEPWIfZ1hao6FMKeyg/SdGjv
NeaaFEAtTZxrRXssqRgR+1PiRWqc+3EecsPoUIXrgBaw3vq0ruk1PwbGOZF6WIh5/unuH9AdvJMp
zwgfo30zQ5N56wOlhJ05+HQp0oBqMft8pVPa+gSOuikpXpt/dwSXmD5N5J5LG+jSejX5NOPVn2ka
2HhMD5EebZulpxi2RP9FIQkRiS7IQpkbvM6btynYBFYAcLxuKQCykEN+eG+3MfFjXVC4WCrxtt/Y
Koo0cwxTEzEktzUofGjheR6PDevsb2Lspf1s+93UoIOdTVeEohG827TOAKYkJoGxBy5dFv5glx68
0D2AuSgjHjOLmVaxU6cb44ywQTONg/+o7jdFLOOF4yKB0q+oy5YGxdyj8IxbwgSjXWWdWYTBz4C4
Vl076wHE1npozA4fBvFhtxmOVuUGpXXk/LhV03YK7vStHJgdMZsdKGJaqnn7sw0M+sVSqZqHpnzg
bs/jrg7+FSzzwnfGKQgknUHBLs4dzlsvOdy7Y+vreruaTfEdZse9VpLLM6JBI+WBT2z7jXtAcCcR
lT2Sws8/gnuo2ivWHLp7+oDW59Awt5HQt7AZHdGUnlmPTdeAr+eJ0+FmLk/Mduk8GtDv40c7I5D1
qLDweXWyczYwMlWvqjPY0m9LLHkpu/D54VQOuDlkzo62s6nSmPx9udcK4OnJv+bTOy2SWlDvOiVa
2mCAMc4Pggl6cfOemNjdgH52FA0HuFnSjFu1aaGuGKSq0cgLhSt6384ncZ6VMVP4SF9y0Q7TEdSp
7JznWsfS4uDjxABZPlqr1eZggJH6vuXcwOG5ndz5fKsOkfapvZ6oQAmtP7sB/mECrJEPlssb1E4C
7nmqnxYNbuF78iX7yTua82j3RTAKgu1k5gmdcC9ok61SwCCJeUo/xB/M2OmGbGYWA0ljgRI3m8be
tMyglaNMKtVntcuFE1kRPx0JOLMaDtypmCSkJaipElnOLnmLpCeH7LHXioSwevWuPpYoUKRI4N+T
JWhp07Il8d4okxlUk7lQy604JletkHdk7HZfdjeaT5q0xOCCUyVQ+ekZs8f3XERMj3JSylivLUUq
pDWGihF5JwGPweSiHbFHdOTISAkHttcfycOnl/+pzt/TsOz0li+USI/z+7H7tlcXA72nrYpJAZG4
kVQ7r9j0yPJX9eQUiI58COcaNKbYj6buh6t3ilYIqZVAWyaJJUUa5MLB25/OnH2Hwa/+snr8BicJ
f8KcTLYsEMfilmm6Q/mSS8r/aPSG6n5E2qEMNTf5vebHj9yEfmz+Fcnq2G5eBniIo8uGKpXa/Js9
3HuXzJzeOpDtFuZMjio2e7ao6L4oth9Ify6fVi+kUP6bsqUFTV/Kkx0yFAlm+6z7k73sVFeYpA6x
fkqkaxQ/MwBAsKCkgwnSw/HLL4Q1iP3ATWd2/JhCHGLiTDz/4lRwXo4uEwkfue4ibDL7gMSj5rZ/
vOGhHwZmpj9Yl8XoMR8wMfhf2LJ5CuItFPCTVBa854yIiaV2D7xPPc+p+ToPOSUvKNtz8BFtfxtG
fbUVrZGe0SkQrb4BhFvb/F2+l4MhPwlXiJ6YSROQD6THey0HkrpkSylvBoP5FZMFc1I98qn2JNW1
0IQ16A8YNd08Oa76CZ15OewhuEWeWXMS+LFFzgytBR7KWV532FxPOJP8a/67kSQTCuAjJRfph9O6
+SsfCJsZv1FeZ5jBSuD+7MdPL8ifpGBSkYAq9h4hmbuyn05dj6F8mkJ79oYtH/GyBjw6HIej6rUm
vk7boVor9IoX6XefKN2rs8G/MJJKZpwXksYfFM40q3cIe6aSCHmi5z30U/bPPF+s+heQ/4pMOcMl
arDONK3tf2a+ILokVPS9ETYLmSTFkH3/40vTkpWkwqNNlikDRxVn7RltH58z48Zwygg8SC0/aZnK
0Jg+apDlMwYzrf4GL59YNCgakg6AoX9YQPaNRZeqILD6D+krFrvoyA867vHcnZAA4XYkQRjo+JAw
3PFLEoF1RM9+gcRshdLmgbdoUuPhx2YtTuCvnhBlfjW5zzBqrquV7hyIKUhGysY1dKpAk0zagqI0
jD3CPS98faGmrn2opQUi1425rbPZyUZHYaU1+owfmamJNSjMPcv0J1S6r/6wDzVJCnDAERa8i5gb
5HPhpWM1z/chg9ladcWqR4oSz5nwudV7WH0yI3l+uZGqfK63Fn3gyVxXj2SAKz3DuQeSLh61WMCM
aCJEYUgiDNrUpEWz3xcPNbjm0E2rKZciqe3A0iD4jOPvnkjFcqX46zeXjIF8MwXUoKajrnIwpqS5
flQZ4Seu12uRovJT/sDUxGjH+g4A09cD9+JXI7qozRHr+9OE3NBVwmDCOJcGem+Lr/Wq+QVr4nOW
Sa+PeeJjQQEOjuCyycj24v/BOWFpwrdS3p3ddn78EeIveEOQL6Xd2Q26fyytJXbb2qpt+oo5L0ug
uf0UclfDTGMnVpm0rPaDJnwp18HCgwDxU26mBUBL5lbhes18EFhDsj+/5WjjthLRUE9NtZpPd7Jf
BOBwzz5tDLfOZn/GNusaFvIUNL5ZeBPIT8Uimbh22VuQu/1kgziklaDDBh08o9CLnsIymO+tFShN
jFGlYBblZpoXghn753v48Osf9ly8barfp2zvmz5Cu5+74hQYKWGG2Ov2xTg0eNyfAgkb494xIlx+
hbW8dpClXZnnZ9MHn6FpC57kc42WHEfwUAO0MLfTO699sTQF2J4fYDP3gc3CV3OI5/PAHy2rVUyD
B2o9ExMwLCWKh79mQGNI4UxwpIBdTN1L97pA9mMPZeq0z0/WqqCiC15EuRG2xjsJUSnl+iV5VEcn
1D4zjE/wQM97ADflqSGl0PV7Q+Y4Bco2BSda9brYX3TypT/NnhFjZWO+uW3T2i4mdOhgz6UJUmEi
FQ5ndPRSxwCsSqK2t6e5Xy+cIyMgx7KOc34Kv8O5GH/B/Lh96+kqlQI3M1z+5XavVj/JBRNjSe5s
9ctcJ5Eo5GQhrlil10fGbx5Awx0I/siowPChU0i6EzPIAH9n8DzrVjKvIVdGAcxXGT7GfsT+tjEJ
lkQu+jJHuS4lsoh+I6Ia+PVTVxSRmAV40fK3R3T8hHVr7OGxK53eTvaxF8C2TLEKplXTVm6ID7zV
gskQ/X97pZngpPQUptGNvLprlaknBSUOm+aUTJKUTfbDanNAlDNCawgFNmKmybtyF8zFrqGa945i
glzhZ49qewFIYYz/mn3fAoeEOPSzDU48uMWdBlepZmS6++klwajXNZ+meSRjoxbG+7xUBjyuuRod
3QfW2hldP2eIswq+cUIyzMCktzRwKJcmcAiprOF2qLdXbZIjCqmaiaQP1Yz69KQpx9kJc9NIFGvM
hFbKJsH6IPi51BuIxF6B8WKR/uzfn26FIhhvdDFrtkUss+NhK06kDf8SRmd/iOE7pSe8KBVEpESS
3f9tOMk9anQmEibgRI0x98GGTbGYqUWJ+i9HwmRcbgWp72s/SPOYUQx8LgcY2tmSJfCcf0ZPeAgr
ch5jMm8BXTB7m0U4uH6/zXXlhjf+R+8XoRNNoRxc/2rL2YXfW6/n0bvUJ7R763dDlaUPm5ql9OU3
x3pK02EAc87knHOWyyALbMN5Xvxj8Byuf7frqOfp+Tvu+hsCgtRuDPGBUQbiIZcu0t8NgM6jxV9B
jtPA5Z3YV15Ps6mYsTGf09M4XI821+TlYCNoWPJeUgdh4ZgHr88bDMl0FDsRAY6wexVN559pex3w
Lc9OJI/4zlow7f1JkEn2H7v0KDiFyivl34K83ux+5J6O2Vz3+cpokbWUaTSZNeLlvPr28GGOpbyG
kiPgMGpL9KgeNxE3SBclUDuEfRJR42Goi/Qut/YjDsUMkXVICa2cLJoRkeGRGKbDppBGQVpzvCNQ
GcVP7sYiqO0/rxazLLA3QT/6oxPk8ZDr2wu+ou6HeZH1e8OOuS/XjaWqTfbdZKswFWbmwthAD5H5
WbSBWRVMMMx25bu15cDdM6SeUH7u5FZUSFvaTvDHcjZPMaP2oj85zqBpvA27TJkssX+LgBioVwXn
OsPD8oH2YiE4TSmtm00NVOC+0l693rqhgl82D2RLwRtY0IbFCkFazH6IjaN7UcUDDWtIVizR986K
tuqvWw+qmb6I2ubGbDLbhrjojJgXxfywenbjGGw08aOTOER9VfBYUvposQjin8GzlgLcwMa1eIdl
8PgYeC0qJPfDsxCjE6ZD/eh+pdblzLGdsD1xBc/YZvOpED21kraUrrqfl+kEPXOznnYsxhbHbYiO
L3lJYLn6ZpBWNspVHjNYX1g9J9tLKEe+P+f6Q0US4goi1uUs4Yj2TUNGlTcBM3Y8eANhqYmRng4b
TPMbIvMKBz9Ho5z8S6VEe+w6yRfj5gh9jkZQ43OnNWIParjoRoHWWC6j+aygiz5IVqaZgY+oQ191
fjgXfO2tquFiP4Zrlz606zKIVLo/KbLvW0/fRp4umyYqVcEk+DyfjIFg5nmXSDW3bI3Gg9bsl9oI
JKgFILLgfTPnVKXNTeFaeBiZFdiqRWM3Z3AHQNkHIAV65m/yPOH9ZBDHiTvBn5MUU1ExlsThelmJ
ZNbfamU1jPxHMPocSxrrmEJtgVIKpZybCMUufzfvFpiTAzzHq4Un3SdYCz33LLQZtoUHzuX99/yg
+RP+9+/jybwQwYq+FPiTbqphqA9sFLrrBFZQBvgkhBXvtuyO9jDiO+aN4dZtLYC7heBHcw73MsPN
5HlVFEsne+Pucq4R3sKvV6egOJMMv/NcAxnTnkhTV9yBKAVi+fHWEmPO3m+q7VOK5H3UGsboDXla
S1dp2EdAJ2aKTRYBuKsvaF6a2MfrZZXO/qVQVuiny91jMVz7Nfbw7qojjyxs/Edj1SJl6hLO2Luj
1R28Fuq8irB46en3aMU3PReCAmxcq6P/dSj9nfKO1V4iea1GWm5sVas+6tqGYfHkn2w7BLWd5V+7
/XcTjiFDb7xjcHiy8dgd8jNAvIPHkdeGSsUImp/1hH0OB46qqvqorVnKHyMpiTKKaDC8jVTNaM8I
bzfxsfKV1l+gxwt6xaIf0lvOQl4dWaTLwUjK+8E5Yb1pSSZ9qsxhob2g/LCZK77zXsyKKUN1ubup
y/pub55MOn3pCUxhEIIS0ix7lRm+FMl0Wp+S2W4igGDT5Rj4GoVb3Z1ALq+txh3RWCdBYXc4HRJk
UijwlFU4mU+kH5T3oYMTj4tUFIFXo5+/3f2wYBg1WVLuWIFhjzfz6ABm0yMphm4MHzdXzC+6MfB3
xqwb+mDO03LVrEZifTlzWluRxEhigCv8AGrVPP+7oG+P0zu+LyL/tqMsvkVRsui/AzxJ1TJEmoQD
ldYZAXAqbTRVA4nvD/8Jt7UX2WjZKh3DEwt++zf40V7MAeAUkvm+V92sGfM8CYH9kGZSLmbFnuRI
Pmpa9e/NjhZBNLY++RF+eQ6jRXX6APQMEbq2hPgYAqOn7LNNTBasEsiB5XediTRrQg67LhhBBRHg
UfkQMSMWKh2mlWznEoigtCoZMSTkzB1H3cpC7oKsqaOTQGfFDOjd7R3N8XD9MztCOEwyG4+KRtFj
UAilNCwnq36luSV9/Ajo64tlGB1oVtJm9EE2pFRhKZEGr8z2yI4tVy33VBSrmyQvijRDurepplbc
QE6GQ7trSsMR4fODgj6u9TJRoe1SLyO5s1IujtXsP1Ah/dHVEeWsMW8Wrn3RdPQpmNfzEJ42WH73
UYNAD7MGf9nCpzbsRhxf8aejSuWOTV34UufXekISmusBk5tkXJCHFUau+SJF9VOAZoAcBq/3MngM
kdGqQ9CHPb6lUySB+7NyjH6Vrxc2xAy5cmfR6ewQWpVpr6i8ZOEhYoqrouDRPA4eijBgJajmryOo
nwvDyIy4anf3qmxeoxjj7EYYCxu+vGqYcr2iXzSpu++L7MHJJsxle5EXCeNozvHk1H4RPFKcm2bC
qqiMcv5wDt0+ac3F4YAMB8YPm2EFjj2tCGLZhr+dh/vb3F3j/7GGKeaoEAA8lDTYpNsipN6le2no
MdzwKqhDaHLhzH3PIbDj+97qSOYYLCu/gU/8ieBE4uUl220FwsZXEpH8rX3i/s3eURFlrEYmzfjy
fEwBn+yt63ldRtq8DytTGNpgfgpiwzvffXGPLJafq4tMvrbOh4KwV+uiy6nJ1IE77J4rGOAXFBA1
Fgfyd4gEqBe7oL9QHlUQjFO4aKBnPId+ZBR/NYxbBMTDtt5Kcu9I7bcpoQWlc3vWUWn6OUNkw6FH
JNUP1Bf9lbttdm3eXbGQvYNOoG9QbpfQhlZNUAD1J0TtMEqcInwZusCEi4IkNHoCbNmk+AN20+Wk
CsxnP2eVOco6pLnSPksVUucfPtlha8f4Jk9QFU0hp8rZqTtXi+pE68LYuSx2Wp0gttQaWvfn/z13
2uF+xLOdlPbrHFvq3E8pkJP8O4E10mJuK3wxywTx4ZwH2OEXbu7Nph1vo4viwV8JmKeb/+vZR9/Y
AwYQdnP9GDS5BHZOz/VhoZ9PajUrVRPuoclqbieWpFE9PEZS2EZlOWdum6jfdh6xAly1TrM0gBgR
dcXNAVB+n9w9EqxcN6VfulyTNSAs9BkX1xqgH5LJJBgeAz6y7q4Vak/bBEfBZuf5AYpAGttue/wo
rqDNmZRJKztG8/hfW1guy6nwbNuo/ptYm1H+2wCPZDXzCvc7YK5wN01rslOYcfDygbtWHNuVae0H
OnXTj8AO1ZFCgacfMXiEKMtKTJyCjJ1ibjISZ6pRdIx7c/3pVUmg9rF8xikX0jxto16GIWrf6thh
+cqzA6mBpVmF3VKXXYDWErQd2UeywSyZswit4HzwvhfHaUNcmnkEfRyr32j8+qXbo8PYBcKQGSwx
oy+bA7/EOk5BdfTWMNSLwUdlfu9vKgRp7ahRshWii828aluuCQvM7CyBfqMXwhldrxCM6Gat2MuW
+/MJz2jZLVLznhzWoZKH8Inmc1pxjKbIrWmiWvmFbsRSB8xl+XerYEFMI+uK583OChh6yeD5bf8C
eo9g4KIWYNguFJD1v1A4eiOstyXTgVOs82CZMwu7Nkv6vUcVHqv2o8Nc5JFtMVdygCOUuEo9IyYs
wR0C+BKqZN5Ip+UA2Ax0sa4Yfe1TyYWHB8MSfBi3q+IEsPebFNmLofOEUA8T81TJRBy+2g3hYJrN
7+1oMhxq0p73YhOAvrJUEwl5xZ+E1QXd+4aoFc5vqcNQRSQib0EiGpQ7yT9W1ZTM0ouVDYqQThxn
cWsgi0TInAKu347qXJYz4hVWbyI+tuX8FcMD7OClRrrazlO9opXXHTU4b61OZOTAbXEeBgAZw6qw
RkVt9inxxx7nKij+qyictIfk0gE/7rjgiFURSckccQsDQhvhMN0KST0LNuQFYHfwiCu71dOvxw3y
LI8pNZRo+iw2Z7oll3pW7eVBv6yzNeG0Vi6T1cVQOvSXKwceZoWuwhgC6JjOH/nJ6/15l9W9TTO8
t+cVlhYki3udq6xyXKdI4WDWjfEn29tidlRU7xtH7Ca0bEw7q5ieVyqCD57hiUTM221r2S1R+71k
yQar4BWfJV09+CwD4CiJYofk93a9VK02igX60zJFZQP3NwXacGUgklxkfBk4604uiw9BwHgmCSoT
8sTjZnHdJ8HhcYdj9V9JoY4khOBAOPgDROH3x56bg3mj2vbAwvgkLWwO1zAA4aX962LTFAg034oZ
FiD435S+evAdlRk+c379H9bz37Ow/H4diEcWGFfHTfa0tAfP9nGAIW/Jmef50qgS6xFNNqHNlXb/
rV/+hllV7edlmKAv3e+mA/7K2lkeU5K5b22OJo0gZ6PVIrujWfQhokXFSbyM0UKfjXsAvDqWPHYy
30AsEiS3Kq9SqiDKUgQEeoJc35P1fYVPZXZUHEWP+2x+/XQ3XAcXIochVy1oAwZv6+ybBQvJxe6J
Uyc2yr+Eyk2VoDccUM40vC7ofn56EpmZdBWVZtX9QLhL2ZcA5URwliMsierbLXMNGZD4wv8rCauI
vVIEv5fkneZoEga45BeRBx9AlOQaEfWOrp7r4a8rqoUUxUM/Lz+hSDk4zUHGG1arrUq834kVHywq
o1JdXyyvLxVHaMqBgn+mWuae5zqlnWfMcbHswYXZ+8o18KFe/lu2kkbHcNAsaz1wOVkMXd0YvZxo
g6X3Ox8veBBOLOdQM8RSy0E3mHOvfrh3eRso1dWkSDRCxvuFDaLQ23hMlTsnJj3vo+hsqPx7wRCE
UQuTcPhPv43Hi0l/IO9BEkWbLLVGzl/TmDZi3t05s6J2oXiz3eTRWsNlNEGIWWDNVtQLMBYX36NT
3irRLiHDP8KtE++cIw6ZCDutuJ3lxRNpviVNTIKuHJr+UpMEeCqxHY5UWOxk8WwHzizG1YPqgRT1
02ItMvmCIwzfZ2uWnlrVarTwKGhHNKXosUa87flAn1V8PmkSeCIVFhnHXXstiUhEAV2Q0IpzEdVL
4FSN676CCdJSS9Ohhp0e/TSKRON+g4paiw+MnASKF6nr6wmHsWJIxT7gJgmi7TFP3gjqKTxrCBBF
ifoSIbMU5ybN+X7Ei/EV131it3Ml8ENpRi26W4d6CajxtuD7AStyb/O6nFiAhO/m5XcbzwUy76Ju
bx3146Vt6fDhnKwuxgGFcP/qiDY1ncaLaDzPzEpo7ciURU3wcJDq5upTQtnqxvgKJELxzLElNVIq
hI9bu0n+qqDTvWYd3ucCbfBUNIC/K410C4m5EFVRLK8Aza6gttRZVgkBPEQGbA6LPqu0ut15rG0p
fZ1Ej0NRxMGRJg2LakYRTrm+Mnsgfc/jTkVy7C0r7n7HUH/Jd7HfB748VWhvwAY+gZLVXuxOJf30
pEqGnIgNquKOmuW6HRGdtJ4Wrtf0w7a3/GEwF6DS3movqJ0hT0tR72U93oY5hXm1ei0My6+P3Us1
UIQaYa1ewJTZjJdQgXoU1W33mu+X137LpcT+T0pMQOpJYx9QxAGWKaa1tuwFJwQLL08ZiOZMtdcX
t1Bh9OkaK7dshE4UxXDwlOQP9z8IgmbYeL7Kk7p6nY4FNM5eFajjwMzpp3D0yae0RjSo/kMLWj/O
Wnc8Pg5UMnkzmO8e9mqs5FGtgDkXsMyl9qfOGjsw3RpG388tB2awfkxB2LR0zMbVNQsP0dW0Y34G
JNnVtB2u44Fsk7/YPj3bg2v3llNhgPopXktyLTr0AtvQMyU25aXonXe/rOs10FA5S7/tHRlpLswJ
WHmN3fuFJfFtAfek7UHs0nXIBvxEeSNPvQCjAN0sqr5gCsnUCHPl4PhSoGPvYsg0kQYy9a8tmsxG
wgAJDeJwuWgjLV9J3CesSkTSXAX8jpuyHXgUy6M3eJSGyomEG9e6GoibzqSuFLoI0L+WcMsDlmo5
+Fvmt5x5mqx2ww91sOd+T3bcjQJ5YquaUZEV9MUOQV9eTyeiAxzKPw25aY5EujYrKFCU1w0L+i4D
rRFH/0yRhRVT3vRjFu2zEGn/YzPK/0CFtN4tKUqs6UylFFdPvRfwgl4pV5vxgiiBmjcXteg5reLY
nijH+kByMhcckq5KXUijMS7uclFscUd843LRFL7bgUTfOO11IcBTTjT9uUJ46UbG/gW14Z+oGY65
CpNM1F3Smu3qgQxbcxkQJyI8N2zX8JHxdmfW+FP4pUP3h9LktiSe+hMK3JBQklqWgnHZSZosux5r
NXeodNaTBv2K6fJH3KEsWIYPKBZgc4rZ4aiBL9p0JSRc/L0rIjH/tox5KcRRqIJ4LqcMPnxSeu4w
aU+tFtjFPFDoWQR8GxWsxmHE/sBqFDbI7Tt/EAJSIVNFXP7Ng+ug8HYclGdjIOPiO9eyST2E3PiS
9rSnqSKL1iYGcP9LLGuyPegUEspPEh/p+6nqC1yWJwo1sJxDM+8oIFMQ+JtXUTZFIk3ofnWXRVbt
ibzRSzi7igNW3N0t7+Lenec4R/ejfaIekkbdme4WSHpVbOufBaw5JHo1s4Xb+BkbjDqUZENQ/FpT
7GyeuNr8KTdjEeiFrlk1ckwH/Q9Ugz7y+v0RyEkfWRplbzMzr9OxA4OBJRHbIzfioUaiyN/9YICT
tJf17c68DR71NZfyx3+SSZJX/Flkf1AVokxccmeCe/Aa87QcFl0gUl/2wNTzgbaVvKA0hD1pu8wP
dMgbHBAJLoFnC8ZKqTSsd39xmkPA9oV4avYlKW5i6ycwQ7EsTxl2NHeUEcUwNLTH52RAb1GU6HFf
q/LWmyc6O4rTNtlb/bYG5mC3QJGouz03X8qABuuiJHGZ76zg2o6Qr2wqCF6ut6wHkZyhY0q5Ua9A
6mQTrV025z3nypw5PvESJAT8QvYjRrBquK3c1FxLApQSSJ9kZhOHb+aIw/3cHQnMY0/tYoGnTEUE
zNjyhzeeyDDNDJZE+G7bakrqxIocynd+hqkpeDrsGcN1e7bFLdDV05Lt1fWEeAvMulZmyqz5Sx41
+lMffUdMXOXmHo35nzE9D7DoPpKx1hrHiXg4759GUmInThnfHbV3V01md+UsgxQM3t3ZhdykzYKI
iBF7mWMuYQ0+4DOK5lEVCihksC14K7WiVnvAWxFIolr9uwt2wlN5C1KR+62Q9iUCQ/i1UTveTufl
Q6VsQmEnuiJg638LsIPO6JbOoileEXK6SarOcV9WyBVDUENXO++vsDCzUcC1AK0sAYwkpkEWRi11
9PeJoV28iLux9TPPLmgwq/LnVxgW+pX37MDeF7+j9ZajISDsQR0KGmEuCAYD7f/Zj/8/u+hE5SuA
K1oJkzTKCm386G9XnBCnWos/veLbFxIviyQiVKt0vL5Ee3NX3tA/RxjBJg0+mPsi3AcRZ932ldJ0
YKoevnj2t4mFfnXIj+xOkMOTD+zdpvhbeT9OCORaYCSaMEOpw0F8nkdXJ8v1ZN4WhCtu1vQnyOEV
O5xXitKfzDm6ye5/ckRyNpRVXsUZyhB+doxt6NwOSzmyLNu19B0OtNqkiMCJvhSL9Ztgnq/tBtby
IDze33qinxLR3stZLbr2wsyjaZ0FQ6nQld9zJVWic+Ib/RaMxrqCmbkDLhzJTlW90iIuFM+sM1tF
z0TUfgIZUP58w5082gePbbQpxA392H2czFypyH5JsQFqi56cJqEr5QtxAk7j/MXQ4cgAHVJC1Xf4
brockho/T5C5vkf5IyWs2UwKbtgMfpbKZrAVVKIOJatl9RdTbqbZscu1y2ivp7JyRafSXyBbH71w
BtuXrZ4yqNKb583A8aHycMtAyfT5uxeiJPmZSEWFMcNdyrtboWysxF0Vqj8eMV8sjsqk1KAhl36I
VcSmMRsfm0f1MSD/r7BDcNCCQ4+zt8wjGICCVAdf3180ofu7ArnqgZuJRtOWylCOApZu3bD0SIW1
tPYs3WFngIpFqUOkSuCrnkMrVf5FUnTjgKXE7PTWoWowETNGBqO3Nl1zSrKSWYxvG4qXfQ4fm+Ny
a8Pzgqil3QgSbxwf06ICECQLOyQVT26COgbCjRZ+02l3FnVNnmwgNXWPa/bF8zDxZEGBlMfqXEoM
tREqWdWT5St3efjtyBsoaCCFqGk+KvzQ3mkT5eneOMJ1dAnJAa/kKFvrp9u0YKpvBojW0Kmtg0Wk
PMCUZWKIPQ4Li7B1dFuScWy5Ta9nVg45TxeOPkjI0YjPsJZ1koXWomWwxDrffMDzxy0dmYD7xf4Y
O3sFnprGaPqPtvOpbq4XJGRoP1xiZCKGLDYJlLod++Fzb/R3ByZwmoLq3WuFRzeuHlPjQDHb4e4C
vqZUUKneWuu4r1o50zErkc3X1BfkzpFP4RQLpB0eUeZRUXUat4lXs0YqiyuXb8wOjOPbBnXDqBT8
Cp3sHd5W+aLjn2/gDibG2gk3sj82J5VZSsrc3lg/g4GLYeFT3j32SuW0S7gTakdXMLjqafJWSF10
gDtQht3oxn7RYAtSQg6254hhS9kZ/unm6v2BE8f7jXV2TG3wKBxdbRVBuEDQyEHNnJO6FMOpL3Ht
wd+04oB/kmQTvz5uPjR6Z41ScyK+iHZvEv9jtschI6aTJe2nPwqdqXPFoyPsiFhCCftrv7Pjqusf
bvBadv1NThCGo4Es2yGCF9dod7hjwslsbVQr4HSMPy8F4u5iFqJZsGX+cAaUi/ElKJmKHcxEcB0v
T7cv5niJDHjTAppclxoh0h2vr23nv4Ic2KiQyk6lCsaWoTwVSqekhO0cg8KWjt/AaPVO3K4SUjZA
xw9YWgQe7sDmdFt4pOboWqC9M6Rfu+GJRCQRKPouChTcLG/bSeUYEeGSX8KFLJck2mVvr+boQ3WY
MPi3Fl7OkRDtvZqVIaU+/s05d8PgbwHig3/ZXlydcL4dJbUERfBiOPV0kzisogFOdgIuuK+8ApuA
oeYNM+KqxvWsA5mGrAgg/qf4u3ISSjWwGrCITpXYiNg4Xfj3LqCIDuO/1cvfJhhAQA4T5MOxMLhd
Gc5ZvHwStjn6S/n2UAjQ5CuVcWmW/l+hj3cSGe/TDrmherXn4YFyXvGHiJ/cD+3GskTPbXWSXGI8
zQXDYDfuVy3mOSxHgJpEel1mPICTUPivxHLcjuh2b2p/K6TsZ4gPcNL3n9vHCTaGw38veet9ZsQI
Rk9hris6485sH9WkdIEuDFzGTKEehN1dCHzXT/IiK6ruRlukkQ6k3/Gkt89uWWD/jaqCDTLAeLWX
bc4RY/B/fCnSNy91NV3RnJbSlj6j6yP+djsuz6O3f8tBeu8IzQYpBWuZyGksa2KEmXlNhW/YFfk0
Lhx3CwUiS/cL+ua0RG7iwDwgHiWmrrP/VsjSN8rAQI8+O5GW+RU3w25k8VLp19Z3Im0GgtWu4gwB
DK0TGM1qeVcM3xdkbRbYZseqWpdsABV6WMhejlVhJghnjaowEFn/6ldWZ0U9HNrzViJqBAuCEEVb
mR9H654RVdTp3h8lG5bZL7CDI2Y2Z/RvrxA1Zmstm+4/TzwJOPcoBp7uFtFKh+AXQ5B01oscBTGA
SuMWLnxjhGg8YP2SnlkTbfnFUUhy/AEwdBX8w5P1tcwE1XYI5NcFlVFB53lipLyIV6fXr0c4uvtA
GBNDSMdKcNjK/h5sKnD9yDXLkQzYe6sDJceyZ878UAz9QezIxZ1kPGVztPO/1Egy1xBZRam5Pe8T
/rnBfFUut4pJ+4iIzCWlcPZJO/ZQ8V1urt8yeE+t/CbN9kvlMtkZMX35Dz2wTJ9p2QUHlsIrXtOm
aecotRlMNEfvkDjitNsjEggWri+z9qAYGzQzbqTiVXxVmjIuHv/8wSErMTp/i9I0xclyE0MdqCTs
Bdh/H/4Cq/MXopAgvEfP75zU+HDGbYO2Xa66l2DWbQMSgbyYJH4n6eE1nOcxeFRqiiT5XCtdqKBC
/8/jIreIO2GDrnAviv6Q7IJZVeu6R0Vj95e2lk4zEsyw56wn5cKR/DSjZoVtbWX7RYfJgx3a31M/
h8OrbHADi0nkvY5qEr//+W9H1izT47JPnRmTEn1k9f8AYL2ti0N8VG1Meejq4kVt+3Qh4EOfu91L
y3qLATUMXVD68F+8qxJoqC9PCLQXsD4gAezwC4HzHvxoWex9mGzpLmD5XMAY5DohZSXBZglU1WZc
DUdnUmsoB8cYrlDba3Quri+CCy37bMbqjxvTK8QFKrcxQ5wsFn0JjE5GYH/HmGRIjJWF9ZxxAz1m
ZuRUktVMYSuyMA56ApTENO+CTycFJHnDDLeG1+zt/y3495VksVqjM8IPLR+GnlzWvRUun1mruxh0
wYDALqIlOFowsNSNYI2QQAXu/9LDtx8/k3kf6O0v46Ku/SjnXu777bRHNKFOUWe2qmC3hR6Nr6SD
pnt7BGTBzVxC2LRohZGjsEir3GJVFPT5ihxvJpL5G9W6WKT7Sj6yCIuJ8IIEULhHaj1Ke7+r14Df
o6xiu3P/FZOiSFvMDB8WkwsODOUuR+BpL9OMjejXU06r+nxHD/Eh2grx+96bA/zPB/p9ZdM3GMer
p4amtMvooXOys/MhsVMv8i7fCfTUETnaAk9fKZBLVbzi90E1GJwdGm54+glh/nnopp1oaBld1uTm
+nm0cCPgniw5XJAM0kSfKZAR0sHobVeSkNrvFwG1vEhzCIIRGXu8JCJAud+tgqvTKStDpnjGX7e7
WbCSy7bEsHFcmJv+PrL6wabITm+8EeZtZjmtFZvITB9OfwBnhKxvHVH3yi4wlzsIEKAsjRJclwSL
wTYgW9hGC8LbRIZ+zvsl7l6Wv6MGjRQRS7RB+Zkly7bCPaEsTZPenQ2tvcmxFUx9SUPxCAmoELdX
6vhheVlNdrZ03n66CG48Qtk4JCdv5UoepGG037URDA9lCM9klxOnFvz+AsmYRZUh+Lef47mZL2bf
/ZIr0ox9V0wCLQWAIjth5XP1TH6V9wgjvP9a6ZrKptIvffa/SXJHD2TaKW67RwLblUnMPTVzkcjH
7V72g9+QPlxP5O8eyVvF3Zmi0TGYzqZtjlyDjWg8VW1yqyzfMkN4zlN5iC3F38WQ4xKix085lSCn
J0v77mOoKm050vyAJzQOT/TF8Wib7PWhbOhbY9RftKtUTOZwK5Tp13YwfJXe3EzVyvqhEQ4IY3zo
W2NeIDnNe1WRMVZOW4KClgIxae7cktzGn7hzja3DEGvvyybbKf+YxyRvYKkU98mEPxe/hK6GqJyE
3gUykohq/VSzQCD65+xoTgEPmOAFW5PpG8YINA3pj/FguN0r+I26ff1TCJs9RUtOHVMfanumoTru
xLhORTvQSidWv0cYAzfeAl+hHjymiTih8B5K0oDovC7GDr1tcQWe6A2zR7Kh9rHU4L8Lsed4F43N
MvtMaMyBtcQrqfUpldnSgnpUIgFAF4ZvIPGc59sdK10SbL/VP1m67Lz4C1fCtPeRq5NlUAY2d+TE
E8xJh0Mqh5UKiuWtL+mojwIPazuPbamH82puHnJhn/wUYNGTZnDzwj1gtN/lqz8X8gQXEGy+pCWu
gwb/ySX/XTFC5/kr+Yh8zvfEGExI5ZH0al2nGnLOW9HPhUSBqAl0L+4+9HGGLUgOAs1sEtwBM+vD
1pnrTBQRPny0mj6IuRxmoQAkavob+k7+C6/HtyjGHnr5TbmQF0KlOlfDnZJXm6oP5irnbdSj4dUt
D8A0uOeqwy0EJ/yWFzrvkZwAiMcpPwrQyJiHmaQZCRc5NR8nbk9Zh56rRJp+/H73fEycGQRYOHhc
XSoRWDNzDz3SG7Deuc/ws048ICCPgLhxi0b2bzs5pHYNC4z0d3sihjDwKrGEXHsrgbwsQIpmaPv8
hZj0JXGNpH0ubJ43kybU3Z3dLwzSD3llS/uoDQfZcRa6hBCXms0fYU1IxTHPFNHa9ZE3ni8tArT3
/R/OSkEUZ9o/E+SRSAQqCTW+do83xMQSZte36fa9LzORo0GdzeCpekSDXELifVClD3PkJctBHNEJ
Yt5HiMTsU6Md6I4OH5u1se6eCs/WTJ1woyakMmE6Cf/NafL4wacOEzOzxdn9Fe52Bj1v4H1Rm/yL
dl21KDB1pgVGjA2lyz3u6MHA/2vasSZY4LrsXzIgagodF/RwJWbpOaLPpcYpYDDTB9yculqtE3bo
8B2/G/sRmyzXI6WSOihEbkPZKI3jM1t/85WkPHdeXUrGIvoejBk7uFmhXVvue31r12kvmM690t2t
LFxLmfBasqTpbHAxeEGiHzVytZnR/HT35G32Cnd8P+RZLrpsVU94efHSjkdi7Kn2bkwbcJsfBU8t
Ei4iyn3vBgVUV0SWXnm2LWM5kD26Bc+r67d/Lbp0CtDyX4xBbZwKgOGySoUUgCgvfHssoIxF92Xy
N2aDcOosI1j0eezWP+G4e81gS627leG7WDX6ZuR3twR2kSDToasHcdnSqfOaF8H58mMcc+vpdohT
5T9sME5Z7LGsQVkFkJGEGJJj2uhpP0dpR0zH7pan1DPHDIKYoROdYs53FmvNLM2hEy4kYu5ceTmq
SkcWr8iFPqsH9VU96IcO8aw3FmlosDmhFLvgx0qUzOxWZiHailxyxndCxPP1vbvUEvuX19SVZBB9
3RZ6wndTLhfdPIzkOHa3HfyaXH6QKqC+AbHuCPTsiSIiohfWt5BirwoaAnKTlyGiLE0cRVEO26Nt
nMNLG25AbhE9i/RBYXHy4h7oozQfgS3TD7CmGo5a7F7e1ydt55fS4ajbfFVPVhcagePfn5ialyN1
wysdOxMzqVMmkMsPiQRErNLqS/ZExOcbgV7VIfQ+cmyAUuO8qIS4WbfCELAtz1SGc+7aDbETCfEC
7gX1i5n9bbQGCekjO0S5wVZRJb4I2yoqnYRG+qfQuXVLUAFLIOIQIGfk/c1hqg+S1Yld8BpKsGzm
vKXDJOMlEmRLiVjNauTk3PBGS3xZ6dMeX6xWxvo4OL2K9ORLIcd1Vu0PPBr8AyTcQHlOOyX92Fve
FzEgdBtAdO6KerkRzAhK3fcTLYUHxweJKMh0hOJMEA4a0z5YRc/kXlWILTuovKg82I9mHEsLXreq
UuPSlUUwbL9yjny8kM9wm+lAcguhF9dI+1pgn+2Nks7mdr3KvNzpL4/qvg8161HSmQ8PYAFgOKcw
z3+yCHqYTWZt5C2SCz6FAgEeXsVtqJApg9KfmE3UYJZ/5pH0if/Whl5nius2eVaZtwTCuSChEM6N
ScKf/CNil98fjvol/d/SscVn3nMZK8HyKhZ5amrN+yVfME8C5ikMkuXrppsfXEGj7oF7CT5J7wkv
deCAj0nWLC8U3L5UlRaK9HFOyGJ+MZYuafivp8zA5+94FgW1WkyGMvleU6eZMuVSAA4GVBA/ceqi
4++tm2FWJ7XLOiEvwNntthoA43Em38/OyEqCjfhmLHhR7RjXdN8jbN+N9sHJ3dFGAaj748gp0Oqv
kac3WUjCJB8sXko71+kTrOTu634SudTyw/PZEt6hogwyLLmjTZfPwcLnnluj1L59I8KqsrlywaAj
zd08MYwtQGiF2eRsl+FPFAi3e2eLtvd5XiJQmlzxHNZcvelEdohah6bo1lf1YY4zf9LzI2H2NkbE
JdgVPDsynxCXtBcrh/JbGiD8mTAuSOnenrPKX+q8tvbPmJkKpedoNTY59PoeBAy0UFMhofLw+a8V
/+lW7hR3fE0BW5raPvrr1cLnR4yAjKfRCbUB0aiEuwixn00jCLDIDZC0QIb5OEmYBMtpdvX+g7B1
BQQjYeCiD/rX0LG5B+8NMsdQ1+3/11tghHbBrXEXuzH4YehHee761dZj4IJ37/5UiEidyHoVljhD
mEXnfEdK3qEuD2VYAQu073ef7QIBJVDLNve7pI18xQgWzW8S4BQFbQvDtRLH8O+IFicxArz8VsC+
ip1ozQN6qpsbSyN6YCJxUCFYVTkmoc8mwGAIh3J1GAwCUSQhlmHpZ2urS/oOB+F3Hgd0t5z4Co85
OvPiplEcHDFS8ocw/aNgkSKPaYkW2IVJeA2RHnrf4qsJFd9pcvFuMFT/IIKqnhzBSNVWQI8SdUwb
L1a/iz98cW+1a4GG+XAWayJ0L1b/M72S7w1BDbHcL+7oYYNxaMS0Gb4GlNLlTqXbvaFX9tPgzxGA
fdGrhwkW9Otkl6ZXNnlPBYbDCc54gdkAJT+5Os9mUijIs94TRXYSj9x1IEicfeJgSuWX3LSdxXPb
ACJNEMHlKwRujJW5E6ky72PuvPlvyKrDvEFLjhh4Pe5h/ZuSeZ1wFDMVoBIpXFQinbVHEoKKJevM
sdJ47W/cjm/qkERRu6UeGy4X22IhhOVqHmOicaC3O4kB1IV29ox9QPfCodF8UE8xKa6+/tZcj0fv
Nxv1KuqdpEx7F+AP2UXwOx9YuVHKSa5E0FEf5PPSQrwkakK5WIu14NmCK3kdSYMT6Z5Gl5oykgkK
/GzvltXziiU/mEg/1n6QnosKqVClyOdkzudD1AMzyXbj1fzPtOkgIsh8NlWpDkWxi/DSLZFfvOge
S9AvRVX3qzdhzj7K+4fJC9HI8dLcbYdejVEHhDFIPEb/+rPS4Oe+ONAjVKG5DCzqfeCRqCFz/37T
fJFure4Vdz1fyJSzbHn2sWUk1ZNWV9guKQqvIlIL/M70nWuXvWN/pwb+wUi+ObphjHY9LDopzyOj
WebYhOauuYR2ymyd3RXoon1C1odIkGyQ8Zvl3+Z1P8r65TCfVq4Wioeyqj/FvE9SI0kBpE4wfxEe
QNvJbQOM5PVlRT/dj9ILBffoM1SWvBGZv8bBq0ai7Vk9SMl8/sATge3D/XCNTp5N0w9h+vrNi5mZ
diatsb80MGPH2cnoAZIAWksBjJEZTro7Pvg3dBfLLja1AKW8uNtDkmL0X+UpQcnD3QCsAreLoURM
1P3B6A7noPJiemMcJV/Qjy9GJkGhxNkbP/l7s4sub1HzBp1illLr4yYDp7nEKs5XoV7YVhBNWlWy
ME6WpZPvcJMBzfDAqeqZVxM/sZWvpi4I4kRm+aWBvp50/E3GGS8Cu2w/pYnBC4H1kySSerSbF5vj
7ycRk9WQ8iEmrdVPWUesnpTUkciskM14ZjAzyr7bPzE3959i/tzYOuPyP/uB0ULbarAdygcjQ9fi
kd0jKjnOJzSGEk2jsyYOJLHAww/9wWa/ISx6b8ZuhOcZqWAYXE1GxJBLXGfz8SFvP/JulKJB0gcG
6lrA5WkICtPiev+rOqM8KF4J4w6tpMDSkXnAszRQ4Qx91/jgxik0y206zDI9wH4a7KoeuJg9k4lF
Ktr0ocxoXUfPfYAFba3bYvtqt9I5o65ufCaSf7ZbAGZjeD4Pg01PF3Gu5I6bAVkp1PvLVFxMcq4P
vd7DgL3gyxJw/D9gCKMrLKVzwDlpaolFVeA+rC22+QdOfSI8SdYtIR/u+KayDVHMIpGAEypDN0sx
poOMg0U1AwQgVsPQ8gvT3KzYnGqiuiQopN/aBNftceQnlqFcOOh3AMiqdhzcXy/MyTzy3UFhYUpS
7M0P+nNKSHkiI2jFI/sJQqdSTDRhp2d2EQugdIHQrSoZnACwY2OuGVCLoPOoV1E2j+1o2LaOf3Cc
vcxNb9UP6qkpD/5bCTCh8GCHXlXIXAbhm3z8TMGLk1eNVLD7RHYYZ9nnM6e0CbM2JjlnZW9JFXDF
pcWiDUsOkdc8yi1eBaHFNMQDNV1RpXS+vadZh4XcbkcjaiglscyDXgPjRmZXmb2wI1fhqYgELS4E
RqOc5JJZXOPfyRemePtGeP2JbwKduXE5wdbX/jD84jv7z0EgWszFYqB02lC3nzCQ+L5HgO2/OCzF
gRmhkRsbM9yOJBYh99sgVMQTEGxF9CGx+1fdzGatDPJqKVqiKN7hVRpi5aRiWOu/7EhWkIGZYV0O
GYwqFf4+PAs3XcTPHJ6L136TW1paEJHC6QGR7pLjFjbd4cahAS86gwRZUNeQkOsKLYmlPuragnmc
Oso8882TrrCXD2szMj/RZKosFYzH3Ur1tZ7z94okaEuanX6UTGoFa1YcXHtDagkzv0YNGvkeKN33
X3mwO+LgSAcXxLvo8n0iQxDnN5XFDfA/sIOlvuyfe5E5b2M+2jgtifZiNEc9R4p0SVncmLzDxPOV
5uH6DMP/4LW+VwRVe/l8oRF4BB29u0ATarMPxSf1nX2nvuxb/ZbxN0129xCEGF42bE6YPC2Ab53Q
KnHJvg3akh4rNE7kwCoYqJrSLekTT9sR835Vdn1t5ZW23JhEbqLAVVAO7tr0Q+18fkNBPjXnD8zZ
HwQUCHEzilVo2H1ZNnWrrI11YJGIv8zZPrMY6TCGImcWn/E+SPwcNiqtEZtvoFlr5k9t9fO9iH69
aU5DPd3KujHW0fVixHH4uxAouH7N3fouVcxIJavSnk0FmnScHvQDFkSUbGi+FW4+sgYg49pA1yAZ
BE4/N4WKkqT7TsektXlSjOrxmvGT0gqeZmy/KV/JNd+VJrEUdv2lBHFDBjWmlKVZiQK9lSJh9u0q
sjbbykL0oiR3YsuvV9ew/zN7CFegVTw5jYsPIUzzC9BJrFWLEY/BNdhcjAfIL2rRSzZm3/0zW/C7
AV29/kxeyvzBD+1fbPYyeB2wTIdobIZDbz17jJPvIr7NmOKQKmyUP9+j196i3lfcySuupHH2XR6H
u9wjYwovr4pz3v4RowOjs6u7xjOQ6ELCb93aKE+hWmaije9kUDyKyCdwzD+Qx3ZBYmnkjxolotO6
aQFmqJJ0vCrEtpXImg8Ipf+reEOCzwji7M/ic3wO2ar4Z75aiknoWW0LHnyu1ijSsFGd7HxNLjhA
w44R9LUaLUYtLvBnU2XgI8uh/GZAR7S3AuzfL0GxLjuEHYILn9o+pgFThoc9gzsJ4deAr8Ac6dkj
lbLAoVXpUbIc8niiLIXut81PivCT2Ert0nP4pvCvMvYbz+3JJ0xig6HxN/5i0HRRdE1+hfMFtq71
hdWgby9RFtHlekDwqi3hyNZXqq9g6d+cCPHibR6uaKbWXh16PkFz7Tip+oi+asWJgeJCgJUREjTE
d7cjLp2ciP0xX+XBQd+CtV4ydN7kK4EyWYQtNXy394ir9NmWiMqP4NJOL0KQYppVYclMfQIzU5Od
R13iMkJ9PAE4gPqjroOu/NONA2C88Z19VCGPM0XUEfw+vWOgjjO0Ah2jhW7k3l55HAntC34VuRHO
jZs9au/MbRNyy4BLbRTejDA8UvLr/fTcRQ8CiDd7mHIYv3DeZiecumqoGzszZe51lPmyrj0vqiWo
h3uBDCrhx4jXHE51S54giJjR59S++RsGZxS2BXay9wnAoVMiTYJs161BZfzmz5+6IhnQu2NipVEO
ffu738QCdPI6AjPZdoVEiHwOScDRbWz1hoFZeRnb0/cugfgbbWx+tNgGhRY+mTHAdfT7M2Poe8qt
GEW1I+WP0iqIUa122B6v9Ki2ins8UyfIOwYLjhT2rONNfPs90WKW4HiXtjXHpgRHv35P/bvNtFRm
j2daGpHykzgcMgqsM1pM+sZnKga65xnGbKJ7B6QdtBBoWhL3t2Fdwid46qY1Kbuy/fgFYYqyg7p2
SZ+Zx+V+L8mxo1QUrIlO+gA+D0ciy7UzLi/+zR0KK1bFbKRKkATFTOxy1IbwvmdabpMk+GMUKLmU
ZDEb+1mpsrU7gv2RHyeJc46CVhs9KkjtKXHC0taIZzkNBN0tUAL1tssfGXYVWvMVqdaq+PE7mavi
DAXN9raxv5+JCldt0jweaPCUQ7aK98C/8ZXUTegTwNFRy/2BkIf5p3rlaTQcACPzkpv/Ikw+9e8B
OYkYiB/K3Seu81ew5lCxdM99CQ+E55bI5ZTlFturQ8c2tCyFOTyaOmIAQkVRhULL04oHkZiean0W
fhTMijT4GkLcautJFmZPE/wEISUQldRB4rWdVMsRp9MWvl73CB7Lq6HkmmdyZ6b7UaZG71C4IPlN
iWbdpPEwTTdoHoHv8/E5aHdgQRJ1apo76e9X0fHZNqfji3ndHKIrxfOzIKcW2SfSiAxEjB17RBIf
jXW9M9cSn+xLKP9Iam3xfJgesqhjdSei4v9ar8czY5ioMYjJl7aQnioQJkALZWAUX4AhahQAdHwB
Vd1iXsAwSpcb287t4kvDO0MwlHy/JgKRU2R00W2TUfyEJT5mVdbxEjeJEnSXarVcXz5KeIeZ9y08
pk6K7hWGHHd1aNwBwNF0VeTosaGtsR6V/HWvE4yL0j4oeFzyUZcfH+PRZ0Lsuh20bue/SQR8gDJI
Ww1ix5s6dP7YrjBDzcv6XEYP+735tH/2oZjbmg2T5NpTep7H/sC8ZAcRzpxwNxTTQVe50lCcMfmC
ic5fkuBt8opvrTbIzli8ZdgXxZxKkjCQ+sLLh3KaKo5TFSqtzceM5UISLBlQ3lGYtvclZBqfvXcv
Uzn86if6LHMkxS15bAviB2SmPfbTSGZ4pORV/9dOxR4YtBazg47l3lrwrsUNU3DS7SZQA1Ys8+IS
X78O7/ReX1/6OgxuhjGrbBt+xVZhHcMNB8HmQ0HkrwOIWVatabaycOl7Gv5pZ9OLXbnmXgwXx2wQ
uLsQcpcQFcHfDRA8C33DQi0zR8o6FjBN1DSjdCuwtdOn/Ke2wV3A2HE3od7+JWmONkqxSzWJ2AeG
1kQgKzUnCo64VHP9PejGsOxSUgEOjmZh7MCSp8873wgVa6Ei4CwLzabeweT47Vt4tVsqtL8Bij5p
fnPBMMmEfm1q2PTFVRcpb+Ct9yK9NGX374SDiqMJGRHrM6WwHaOl3CNwz93MCvThm0FvnQXxO6JZ
pv7JDaNCbDRg6lBDvr5RaNiI7ls4Omtl7yAjOvhHdBGTwgyvp1jrNYlEhPfhXMQDBF8Kpf1/xhVr
DewrNPCaVbg3DOZJa/KhfXdpGAL/R9AG4fK4NjS6cF6VodjCRD6D+HxJIB/g1e5NBjrRzPnF1sWo
QcH9FVECENBOod6z5Niq2qawYawaRKlQ1copX+sCpt6B8uc3MGrW8pD9QA4yXvD02P8OXWbF8Tl7
CUi7vLAnbdTb5OPj/MQn+nzhJ+3kW2dOIMT5wO+jFYq9up+GRWpmIoKHekvusuA7TNsXlM6u+lc4
LuITT16a99W/cy4KQCscdJtp4N99JyB2BIiif2CQabDfD0/xzsLjC41wNOlWbH/nsgCR9tbDvos6
fpWhk4iPb6+ny43PgDxRcV47AcMbK5Ol+D2Tl4kE/ZsLMR3gkhWywihCAuK5Bc4P16oV+2sweRv9
xZnNI7Taj5uS7wjMp8cRdqKtvockQguLajk2ocM6nPExVIvLORJSkI3dDv/jI1/yj0OwWwkNLjQf
RWAnEVYdj0Nd5+l42r6ji8K0i3hCvjNPaediJWPTK5xim3nz8fhyFoPj5bsPZUwmQdey9FMjZcuA
vFtN0pBAEJ9bDSGnGMj3GtbN10OloA4I9mTI/BWMX1OpquUiCc4Mb4oxWe40eK6KeQSOB3wCqCKv
6FZDLMUQY/66R+tO8GNfQiAfzRiXzTWtdutKkPgyIHQmhaEpmgXDOG5tNU4hse8cY2SUqil8UHnH
RcRr4J21Zogkgs0rCT+WkMi0Ue0KqpYrLIAhuyVuRDPwH1/v097uc7Wwbw9P8R/FWuUas80Uk9BO
zsW9GfX/yGKRlkX163UFhzPjZI0n/Wauk6jCCMrheCEHi6/iullE1qt+vQDmxkmPI1mzBA2HD11Z
LO4amr2GmyKYadvV8+rWa9zshCH+SDEq0T340GDFITpd+wbh+WxMOp4uJpDleLac+8ujRAG9VYlU
w1efsvnXFu+6stHp+WZUlQFjAyNm3B5LpPVWGdXdKsm9uP5Q4W/NpYMWhwWi+SWNbj23ZIxg/Qgh
OeNTl18nLVWpm8f3MbWxwlon7cfbUQdRqmnbi8fUKyEkUilv0vjpQ8y/LfIa3U1kpbo0FJ8cMWMl
9ZK+JAfNsWkOPLWlM3W1bOgpqE5pqBD0bcv/z1q85PDgjxmkcF9jggxuxx5m528uwgVJikhqv3v1
T2w3HjIT9b7RfzlRTf3s1Mi9WptHqoeBYAX1PANsarKl7xjMrSHUi9zUX+Ef6Mjg6YnhDZVwn481
fS/9ZqIHoaJsoqDa4mq7wuIavw0Khs50eHh7hIiYnz999ztBYF97gJcXmsUblWPl0072ZLPglG7m
EGWlvOHwpv+nD31EVgIMvqxKo27fu5JFGdZblWf880ULtZlpsglGehow4zfuSl+GxRE6A3cpcLOr
3ygI9GafX7pgXJpw6zIrtU2NEykSQtK0W7te1SJtcAZnZdLv/55FLbyCEAng9161NVuKSQ+EENF/
27mKV0GRPyv9ym1wWGg41BKQiy2VhXBtvkAVbND1eioTv6Cieaa/2/uz7AzskryGzaOegddqmPBu
9RF82S6uQ6S1W6DKTxwbhVkH3aTvQ0W9FNi2YBs8EEEfL2zDKX0vP9f7X7aueuB2Bd2Zd7aVsl3r
HUH2BQtQGUXmUQKuOt76xNcLEb1Q6ZMuLWiZM91HrXYpWRABRsLMSZnwoYq3M/80IBkV6YTKRqeI
RuaYuTXjmxzMfKsuVjJHGA6E4b67ImERHaTG2AJENf6z0V4Isqoc4G3qcvd98m62ft5uZ3JV1erS
jlI7gHZ3HHKxykS6D4mJrlQ4rH43fmjCWWRlQBnRXJLDsrSE0Tro52Uv2e4HV4xyHvEbGgyAij1k
2zyhOJQvRCuhU7YEk9WM/ueTCb4YXGFCRbHQA1LCwU203HEF5P5Szc+GmIre/HIIkcrxqnHxOndY
f+Oyd8aeh5cKz12roJP3UJp8Y+egBazoSyAyMzr0UvacJQZK39JLIHNrr7w/gVIT9HL6J7JEMCLw
/0VkL8vBSICrRyfHNjcNoYHXnNCoaH9QK4RB/x1UeGDnwDBr34cHOFVmexYi7bQQ0AAOtAvT4v34
5u20X2ubkb5EOVYeF9qd8F6bRPwzWjYiRV+pT9ef5ir/T3/Ub2qnkHOzdKUG80Adbm3I/dKLHk2B
9fFZ7SyiHFuPMMYYn9+J9JF7clZ0q2A1A9qoEPJ3xa8oNDI5ftyKCvN6L/z40Kkjq/MK7/VuVIR2
69yJBoso9va4j0v9dBagWGkjJ3BdJfYaLChvvJbZK0ncjcEDp203FfAAazC5DKOmQfUxAHsoUe1L
zXkKjwYJD5QbhSKlmjdI02DH9vXZSWkRMYOOcGbsXWwMoGPOEGHt4rSFAvSIBu3au4/60VB9VIec
yjWxpHnTpBSV3rAyEA1aWb87GVcD50IWpTAnsDhxv/YRHgmCLAXiuo/zJ5y3EyhBhsEdnLeYkEuo
vhiSLOKB7KRhhC8qoQumNh73kt2BiWUs/pYcshBJ8JeMEozoDNQW5xEdGH84g/EQj7L5Ayg5QQAu
WkwxanCPSSng/e5MV14SPLN6zHgakHUOkqGVF9cuneEoQtrPi+/CnWWlFji57XcVbB4pso3zYZWB
/rC/8xzi2JlaeNfCUZr75AkMBswTqRMBbLKI/MZkToERz/y2GNtJ/gJ+IxOnhnyfGbdSA/bl/68i
ee6Izhy6lOkh54JKUzDjlXUzgat/p3+t0ONsWRhoyEa5P3Xp/uy0Nqh4kc6i9yXqzEijTc/32ZNk
nzykDcd7kpqCwr5wJps+bbWse0X3y1/CC0jFQid1pHaGzAKh0sy0qbYrxCcRKB44VDYGosCtjG0M
h73md1dQk5rlh97SElw3ZC6WzXM2YVKpB2FHwMqPBz2fmL3YzXf1cHzDTtbV0iSdx9bTb5SDTT1R
ZY0pVWeEuvPHgtUI4w1gMCfXcd3hQpMlWZzcVpOZiKnXlQuG1T3XGQCb6grFTf9XC0AxQp5WkTuS
JmiXhmkdUxB6bdcizUhdEK2+DYm44XORnisYCCeiWl64vKKE3xylfhLwDESQsVGyAZYHHgVA83Qp
vCjgV1QMh9olnWM46SgoHKGTqZsV4SktAsHi7DakSqwozvufDcEnT68iHJ8nSjQDTs8/nRYX3RDr
2RiG8KIacMfQH6MDQtyjEdvlEnFHle2egjYUt09jEFy6aA7SQt2iS5ytxjR17FYsAvpc6Lv8Tmgi
OMTr6b2ykZMXEbRAx9JivKPIZ3Wi4FpGXGQtb7FGhYryhlGZ8squ2pXZb3CZX4s3cWLolzhwfBva
KazzTHpJRnz4QfdZjgHrLaq+5DqtJC3f/dsFoUMSYM2bX+xo9EKvcOqmsFd2n+1dWcjvIrH2g/Om
EuA4fnB4ivBIZ4Xtq0aipmK1oW3bysh7WaToTGTeU+E5w/7cA9AQKU0GKUGEOtKEjS3Svyd6cPQ/
gbrk308mivZMSnNDPSnn8fEE/2GMfiZoVlOX8XN9UG/AhREJD4S/8KJhtygh508L1Gq6/KXJ5DrP
qHSAX3ZqVOtxwcdKaCEf/JUyBjy3g+HyRrNO2juCOu4iRvg2U1ZSJPLV1teN1ZB4dwNQaENPglbB
P16Kg4cS3oe1AkqqI/R7bNrK5pVzSQ1PJRI26XaaAC92VnleWRiGAYGAxlR0hXugfi4Gf90O7pIq
nEKCv7lEwyGm5KmS7uAm/9iV3mQXaTRVwBc8bssAi4qhBLDA2HgLg3pcXrovwX0ChqluFezxG0dd
C2GILWvQ0uiIcQlcrQemPpkJhvsolNLuE7+6dAlNWyMManVdX5cBMW6M3UDUhfQgeyebBQPSDqo6
mYAFcvhHY+3iZa45cbw7kZ5GjTKA8atHD5fUAijbMnSabfsvnPgszlN87925O3WjBhs5tlOAY6OG
vH68TTDVMbWswh6GF3ETY6bJzM3dMBY40a5F0fbFuBYQjLvaxRWwSOH4LG7kbkFjY6OFyssl/SIM
wm8XL6GX26TWYNWlUYhZtx5BzWOW3XjKUZUlFndqD4cptB5j/PHDSUEcyzKtIwhfvsD45MPZbGjb
JYw5FkKSJgFye7Jg2prQZC0w9XHk+XlNz2SMXAE9WO/ZDw6zwRB72mYJoGncmoTd3xxy8tQQFO/v
kKidQE4Fyi7DxMTi9kNGDLZ/aXtpO2TaUkV9oVk7bljl3yuV3KSbyrosLRNp6GKr9rPlvgvPQEOG
j3GS4x5FNRRuQrIpHCammN6Hco4WLrSlr+3Cqq3+tQBN7Uq4+ac5KZUL+u4ELLj1PbDLRnabpPh7
5ez7BbPDiklXGZwft6anTnx2Ta1nyDXyjDM1wi/SCOcoNDZIQ7LqKE2BCTDV/H9bokGnRM/cmSc+
Hnx/IKsxSrR2r/VjbgjQmEzK7JeKCfz3pBRsZBHb4arOihWLlS6cq6mWgCD/icXoWiqaIGNUB0xX
+ta0Oudmfga97qHLpxo1RWbLIqvgW/jxhSJilxjd8RkJoLa3aBDIvZOxZc4jxBSKmI/iCl/rG9r4
YgfhczopNdf5BBH0WWan+zbch4qPc0XF+vJJd54BiLok2FVNEUvOqDnR741dYkkAVmuAuwbo31Rh
U5UC+CKxfuspSHUTjA44QhuWhhXOMWplnzaAyT/r094olZdEaOTeERuuLzypqwlt4i/pSnqohxSf
cA3rkVV8gukZaD4RRWvicew4CFWhGlCrdhnhvDoYIQCd80k3Ou74PVbX25vHX7rRkRAa2g70W4Iy
PSa+4fQ51O2ddcgj9ZbTGyr6k1LbWZadYtBC1UNroN+bQdN8zlueNsUtPxBTOerQiuDrWC5Zkdqx
2XyjzSxfKAkSrG4v3nBRx/bOZBnlKyyZuCL+09dyRHBHkjgRPLpWDgmrotog0WIjRbdSFcKcK9B0
1aX0felCYxZSM49sQHd0DPzdMIA6ro4V/SCTcXDNrQ5nwJqwT20f0CXIML361nki/tMQ9HM9ljKm
q838P7ewcc/PP6R52n90feAxNA63mDYl/bTOdA9+JbuBvdh7iPFIokGBbl+TZgukL4pf1IBB2/zf
BclXEmkNnu8GZi1NmOQYx+GWLnfoc4S1e+70UUBsOc+7GZnrm95uiO0CxaFYb63tejLEw9y6e2X0
kURuCKBkC791AbZs4m31LvWZbV/jLWsjg6qBLsO99e6g+oSsDULjQgNTCyHGvW4PKIBYwb+YoXMZ
krXTjmhEd2QxDjMfay/ay9p3b88WW/oJ3nebb/1gsIPSU5ntP4+XhL3FULZa9rFfIq5svaMJ5++d
9MHKfbfZK4DIdE+nFDZtph17NidTBnfWCciYgBZJWBNhvyjnnfbTlK9v7ig3zpHAp6MD8JcMrbhu
XicfsUFBoZmp5A3KLViZaLoTQg0BGGwhm29Q/am4RF1Lmok62q2GFn8T+MpJnY82P2YMeMBfZJw2
yX4kaNo/9z5ak6SyN857Y32NUCpvnbfTCq8ohAuzqy71KrUajJW2VtfbIjyUvtGnjiSeyrbGeXkM
X9EuKPyR6qWDjyzWuXyLjkbJj1Rid9IHwLW6KVlhQGsa7fdO1rmK90Yyda6tM5VE25Oh2byGzXIE
FvnYavrOHATacFGzXmAcejFlMt/1NZE5JyuS8CLI8C0WwJNBlHc8F3ozkuR1E/NdixmJ6BiAiWJA
JO+38+qna8t/+Lw6eNCJbNMSyFXHt8Qu5c93ehd2uxXLbEr7nol+4KmPlX+HJpWrTN9fDqgJrjUl
JiWx3/QZBLN/LE9w9zTOvCXGKX+wjJCQZeZBn1Ii2J9qIYhJO/QZIRrKKReDJwtpTzIlnxb8jtuG
+uumpZw3trXEzgMPOhRs2avEl/GEqEHNbIB8SqlpLkV9E5IGNMWetAqCws1w1usaw2TOcM/XAm9e
SE0mwtf/XT1gpkJbmfdAFJ3K2uRjoS/hDctjNzIRNc2dDpN3AAj4GTJq5ViFqed+8hBgzTKbU+6Q
gqIW0Y/mXhaRw7Pk3w05vwvDXMFwtpqFrnOcXF7DDOJNj5RkeXzRr7ynRONwYmOSyngspk6xM9kk
wA375XjA0fmITs7lZCl9Q1yGucJRX6snjCEZkhSJ1tDAk4IkyZ8vTrgsfVFXGzwidFZTds2q+Wvg
LDLTF+sML+2s2MaTMTHwEe7hluV2tA5u5d/b+uDEz9WKqQX9FEHoGAYqurX9cwv0Z2YHL7J73wJU
V9VKe+38A7SqCcETMZ3z8Q/FUz0XF+eY0slxZBcvaUMl1n4uI9d72mlDEB9TJinrq96qJ9T3eEp3
e8ea2USK+efOxkz7/qA8pIumCq8xDNy+jNOIUpQBFmhcLSmaVQqcTWMNB+x38bV1AZAn5iEtEwX0
4A4kO6EgTJAGzjqyFiJFUjkG8zpkGKKtouawI78kVestElWAE/V3NVaDvMPD8eXxlGePR0xqCiwQ
pdUhBsvM0RC7CQ9WRYrQzYQIDoaePbgEz3g/auwEuNPsfueIE0XR3pG0K5E8Z4R1Zaj6e3SPswHN
BA/E6o5wwwkg69EvGFjY5kKvdnkV/KdB8XX8FHXnQvxDA3mbqrw3heUaLNb+6aX2O1UGMsH3yhDM
0b2ZBXHjA5gDQ+DOm9vC4m+VAiZpQtvCfe4+gv+u+hTACy96UdyXe53LPwTP4wiIdUz730lX/FZj
2lW5C2fYYOB6BJU0CzbQRq4ps8wkDKAZyZg38hPOipA5gy9jGZg5pSNPjXXLasfUKqa7sfkp7zCJ
R8oOaiToHo4bSbKuIo0Ea5riQaq8pEQSWu7reyHmzzcnG+P2abjVLe0rAJNy41b2u26b+Glt0+eH
BUYY3Ukw28QI4l9bpUMSUatTxgBJS1vUE2BcIAPIDXUStN0lW55Z8S92yI0guFKX0azcS6awofAp
lyPZDvMubFmj+LGqePUvkwEYZ/A99uVEelV0WqIo8HuxUaz5oCyC4mDTzKbW23VaQK98ZyMcG+lG
yPzHU2V9Z48j9YRH1YoYjo0X8wgslIYDLLprAnSdNJa6uyrQ57ueu613hCu9rdCBF6pCuH+0JVL9
t0CQf+fyvhONBRz/Xeho9FaGjwi31F547gfCp4nC2Ji7hQRo6L2c20hHrzcDeJ2wOEpFdX3SGl+d
KKLR21J7HTPSZ/KqhUUVZjELygvhmZ4xCjSv5Ge7jl+MTO6QTVgpr4IJUZMWVKq5G027Pd9j2+eT
KZlEehDZ5GL352pLRje+xpV4G1gaD6mBRDjb1/DLqjbPvKNs/EbXS0g88HfMnHWkO9cNEe/znVhR
tYvmIX/aBaxjawSJDIioBLyqm2IjM1DzERsfGVK9eyZsdjKC3cYokhy3EmPmkyHt5IstoKrSmZbp
45BON4Upv3FhUp4sArMwBQ8I1hz8lXfW3bQIyBPu2SZByOUbsVYMJVfI33YIAuPdFmXsr2tMS7wz
mushMWvm7jlNpgmPGzL9bs0x4zXBBMs/cGPdydVlLpOhYvJKrKTLp5dSlEmSNVAxClQ6FRKo8f/N
DvFxb888OXkNwsoWS10u+nebcfRmlrmV4+vMLK87ODTEJEFDSumsfXj1QPDSsoh8FDwzca7jRYwG
Kr2sqDVetmDBulyh0qaH9zMEiiZsZVAlh45h7bZJB1k8da5ISCDXAo6phyMGCTdXw/OvmZ4mKv7v
KKlSO43KOSOYXWKwXPihY0I7g4Gn1nwUWk1sG7X1dtIxTVLXeLblv4oAI3vfCXed4215RLgW/MUx
t4lyGAYPCceKpcMqgLxACKNsbXZJ/ZaAzS8exDjfq62YwLTbxXTvuFnAWAtzspBUHHKRS3a2nCDq
D6bv8Ib/rrzfNcLSBjWjHe474VwTpq+h+twvRzmGwLNgvnoCxkTxPwuegh34t2EZKMtc5tkzAwDu
XQNS5VATmwIJPxacwkUPB1MLVhNouiEq0UUTsAZGsRLQPQ1CLq8kZv3NsqUTbCtwSoj3OiTQvKjn
TaF+ktxDyGbIR++QXnVu4CJiDMczWFDyswt1LFyqoTfcowRKnLzUzjN6/fVCB9OWtf81boX/XpSQ
8K4vzhqYSzsY8Plqacwa8WrTdWh+qb3ZH/9LgqKLPfBs2bQrZl6fChrUCqlkAt0ReC4JhcLoZnTB
IzruOEDFk5vgTMPwWZN+qMOLiKhmSgKfL76uRpn8kMbrTRsTUoT6tHgnJSiaQs3iNyDQ0a2WlqxZ
9uZUyXOegJV6bHNDbswPtVZNd+R4XNItcl3Ayjb2xfLPbUtIXnqEyrG1Sni1Cdm4TxHYreJhIc8P
MZzTh5ERWqIAEgLh8fK6z66WC8lfJjR9vrc6FHFJlHx6/owI32IiGwdLmaJwOQkxnJbA78FzMm5w
xdpRtApFaRd2C2FI63jLzMwX8juTYYrjKOsNT5lKKiMVmick2Ve5FMZ7O8+l66ZECxoWdRr/+55b
eBkN9WKDMWx23PDX85fRPcrTHmtlkIoXP1QRiH+NncSKOsa+1Ev824hS+Dhb+lbkKHNqBkw/cRi8
jCYBwfdXJBQ5p+5+3ey2klLdN+gJuqFOcoYs7IyBozOA8f94+/cvt2z7OcvfLQ877ISO7bLiq63A
oVQrAYm6ucdP9D1cqIEmWXA85ONZ2+PKW6x7SE0TwCQAO2T7x6EnSroxZaqP7k5EOCjNjm5zDicm
67KapSwH9ENLPUVz6T0mxkqQAGaM1J27j7QaRG1zfc/q9brv57QUW8sqdz1EEManrccR/JTn8+c7
Gqj5Vyv3IAfP11O/UDEjUW2OzD83i24HXej6qFkz4DUfO09jeP+KQgOQIFbnFTv7KwfyXb9zrzHJ
4p4BWhiahzxfYsj8zP76/aKIxo+vM3P+jPPxFhtaptUzYHpIqE3lDTK87ZZpcap/32k0VHnWuyR+
bhYFBW5Uj7+D3PXt1DmzdgNnCSJcDvki9NIB1mH5mBrD8L97t7vV4ak30T1pBA2MFg+59GaStUj5
3KOFQklKxh+gK+A43Zd2hVJA9b/swYJ2Vvy2miREYB8rvGT5QM5T2DL7a+7fvEzGBmj0DB/VdbVh
6FHLKtL9tZimQYJ2vunvDs2V1ojtfBeax9hz6Zk6EXDOmW8F0LxOB2JkC/pFZ41vFxTdIgf7WUzE
/jxBYPsEoNzoukOH7Yn4ChFl7JcHqDkg1ADt/rCigg0zz9c0u30Pjl495GEzDS4W0BkWW6SJA/F5
vlb/F9rEdTfKjM6qM3Kf8MseZ3lxql7r53gPUEZ8mIJ28/8klo/FbPsRIlFEB9VkTtSDQtU44nA9
GWKa/92CaodkQvvTtpmW/igBy5FF/g6zllO5MFAfRDEGDlt8jgqCvv7cvnRvGnlYYXtffkV9gNfa
QAMLRPtq0t1+WDqnVFF7Jza4CZRSJykhxYr8eR9zp5hs8mQKnxL+pR/akUafCFMS5mtgT2pjtA8z
jKWZ55tda9DVlDnHppFasNBZH+IJdqXCtkyOhmN7GzrVYy6vKNBG0FbVmpbAHTegPmBdDRfL3WDv
jUmmIqfe37WrIcl/AGGQh/bmlXaTugJP5l+4EUT1JsEsawiuXYfuLjGghnS2dP+R+5CWBKmcROGn
rIsOa0ADyd0LNXEnGsmXEA891HdxJMtvlCDGFFg/vI66B0n2ftJssdVkS1PM37KDtItQWg4hsXun
i01YI9kC1ZTNlsqDwayBl2ZWx7QWIeN64fYF5uGThYKLHPDcatpmU2LicyPPVNTD3AxEmuJjMTYu
HIRH4i2ylwpKH9bLs3GbGDSw2HXYtzO4HzW5DkMVmVrG0RHNZ8Hy+dopNJBje3CHaGVGLxRnB8yJ
CzNX/dSbJYEq5q+k9vtLCmZy6fzGq8W2NsjzGq5YtMeS0IwcW9mXGPECoClbuocezQ4BcSfnketQ
C4l25yWUY4j5gSShZ3tRitUDp36xdGa2RPLPEUJHeLWr+o3LJevMnjdbPErsDzZrkfB9HblyWa3T
vORQ9B8vGKC8mOXyTloK5mSMn8/imWFOwJxIPpvZcY2aA+Rc2eDVRSesCyaeZIVjnix00KXHOjmv
4LHuwevAN8tybwI+VqyoKjeTMfnZH4woQuJLwSSj9APszd9mCS45msoThNil1TPsXzgL37EF2wvO
QCCHhtRCfK7l2Ku6tBh1mV/HGlzc2RL9y3Y2pIBipZiHfEhK0Afdm5NZmzcb4mYdgEGlUXgvNUey
vcYU4fPFOSiXq2mbZSv6q3czhUx2kaKVzL7QEdMQA00OQZNfX/15RoOWQu9pQyydh9AxSdYxzUpI
y5UVsmY0Dp5BjxL5TkBs3UqSQxtPC9sCOTMy4woBQQRenuIWZH18GqdOau70I/VeM8nd3fqua+0L
sQ6amLq8/1hlGQBeYfa4KEu8GaOEpJ2O0E21L9RlB60Mvj0IRj4arNNwhlf2nStODRkNwVxHWsUK
sN2BMxAdEpOsGCYZQ27K+YB4F5oVcr2LxoHgAC+unBQRUWpMsIeOeEQHHCR/eiCzUhZfj8y3yRGQ
16HAiebZPpOYIVAwyuY7oG+6LOC1eJ58k1UyFVgER3oeOMaW0A8hRFHODadaWuRUJ3ibFzwayAZI
RdeKeXUI1uavykMWmlzlR02qpVmu/wFhb2Zpq087ePQqKUgf+jNTdYb7Uidr1kBbN88aLNMyX1pM
dupCnQL5DEX+gIQyAx84txdM1qfgiat8fX9BAOli7Sis5669riSPE+A2GhzXYKL4tSU57s/r4qIQ
p2f6+m14w8kqw9vXZhNewlA4LxbfQO5DLF9bH4s6oicj5YDhAItbj6xMJuXPR9a9HetLnmqsuuIy
x8QXm7cueNI9TGng2DFXoBnUJK9GNeg2tIkDlIdPP2LC1g9QB2eFuSk+yGVkaXsBvzYDXYAp1rtC
1T2SfAq2Ent4iAML4ePE693c8bUFvPs8u/15M9wsoc9hSWlypdfpjI++89zW9mqqk9HkjfLFTAIu
NCRwvPySXRHuK0JZEiJwOBv2BGv8Y7MwcifgMP35IOnkXLGqZ9QoEeQ0/Ej6HdbXoGcBaWbNPQ8m
U+H4aGBOBjdV+RbQ5g6cf3zT0hSRR1YEslghVFuYHTl+Rrz3evoqUFivlnQWm68/qStfCoiOLCZb
zsiVQNsLG2FqBVnOmJQU3qYPy0b2qWb0iTL9gdmEa5ahQF2h5+xM3SNclQOAbLnbP+bz7zgF8IGp
NY1XH5D9EvqO3Y6qFgFVk/cEKsKT/qAdnkk2yAtGE8OTiYg3T+k2BMJdrQVt8ZPE8uiluwYZvj48
KN92cWB9hc34Z8n494b7gpxdGHc+5l3+SkvaaH/U4Z9tGL4C6bnoQHUDa/7/r250UeooD1dLEfX1
p/UyBEN2aevkbVj7qVM4P+Yf55isLmleMnSc+EbmB0nOUwBfnOpPAZ7Ga9pblKEQ/t8GsTzhWUCa
mYHicgL50Rmw9s9Fa9TMSCQtthjRQv4L1yKD0slM9HZax+RJgLLuHjrSjJum1L6cXfQlPi8+C5Ea
sukkiHIX16bxaQrLRblYsmbDmXiEEMffDQD/2auRJHYIRIE+3hFfDumJPQqQPkGksjtWmNRfozy3
F/P2JyPGUbV+hzYUXAoYr94JJY6RYQVP2j7IUC9vaQvHwNYJyeRrbD4nLoX/7eUWPshcDHUGas3D
36Oiqb+ZfnyecBuVpPa/d/acOd+pnb0gXm7UXVQLWuUiUOAeiVXbb8Xi1HHGp+jxyWd1LAaEiRu9
KoEeZPn6eA5O0SkHnn/JeKr3AP7UPprEQZgV32feQiSJKrXAVp/L3MuV/JPo4I+RvhYf2mLJQSkq
6dMqN+kIMU/nkKHPiIt+trUBnyIuByttf1HEURAI32YSRj4Y6vcDqw53AGAsfj11M57AnG4QNuZU
RtJk/EEBGI+QuUn4QJJPUSHKawlbBtA7x6gIFXdEO9z/nblsgjwj5svJct8rBq+p5NAn5qYaelax
JOJ3jtQBLrcY9Zr9U0Q92IqG2d1/aiQb1FxjkHCbQk8mV4cBN3CKQQaVw8kLWc/wEDRTH3uFwx78
tdPz1nwW3lrG/5Ue+U6peKNHg8a3wpge50ksjOZaaoVsMGz+ati2d2mNt+Hv++jFjhWTQHqzHDjM
LJP8TB3GIPMIC+mNKT9fmKtJTiVWl3qiCttfVtwbdVVsYg3+E+VupHXvK7SIV6G2T3NWBEA8cK/l
KrCYdBWOzqBZMN/K8lL8X5K8M3suqqEWqLG97g+cfYxen2CnhSZy1kDolJfL5hJLBmSiJyZbsvqp
E+p8HcEL3hDk9TryrqlJk3KEJZAGsWqu1eEmF0wxEZjasGicq6cPNIH6sAGkGWtDqec0N4d0r0o7
D4Q01ctaV+ZG5mOIDfN2h18EpIIx/qU2zYLTLHeexgE80ZuqsXO6Og+rLms4HDvUco6W09b52g7a
znbvvpEyB/uYtlNfNWEakhccAtLGA4lmkwE0pGKYTLnDvsKhayR557WOFdCthgM7uwxy2MmEzRgT
qzm/dv44OdDtVGIwH6xKhJ8IoduYF9UIqyphNJ/BPtymQmgvpLXfujhBBjN3Hl/HPy36x9/kyS7P
BT0sA3gMGRhzeyOvsCGYJ1HW1ylJi+MJDy/4zbShG+YGJaxv79haQQ4ESWWXhf5n5J+lJp1jTBXN
Wurz/D5Gs5Ck/CT9P6qgYtTFBih7DfsTqvPC9kazaDuH4r+5bh+IcCMy/4awwYicNYpk7WkBprV2
jlQ5BFhB3JARe38gobj+OhpcN5lJWIpDlQ3Fjt8/tx0K/M/ewcYtNowlonqhm/98D2eu1yBFkFmk
0A2PDyuDSJ36+b8yQD2yZybgo1HsEZb+iSrXO41knR2TR2b3sqoibo3kSftM/noS4lgmaWVFO6ET
xzHzi6OCs6/mIpkvetI98iCYuFehMDgYQXAR0y52iLByXCcwavrSYq52aJzg3VwsAEHEyYyhdYjQ
U/jkdYHyPwfGucqb8+RJzh8ux8AqqclmQUIYgzY9gN22ZguwQ1HCiaKytVSynEHMwqe2VEiqyjny
ASx59RyuoMHe3UjIznaUT34pRiLLIAXkC+c4xtnbCR0vz3UWvQV+xkQ8/ise4zeKhBI1zTqDBcPb
DRPOUBcRc/PeWx2i+5Qkzmor1JTzwVwiCdZ0IIrtmtTgRBxxPkfvxPEivd1atdVMu7XiHZhjrMnY
riRzYHI7FfjXGjuQ/fx2YRXMKfSfWEhHbL2vnDZm9Lmx4tLNsbRu1dsFM8Yly47yQT84/2p/pqo0
UsPOWsbtlH90HkGqoN6K/imY3xdSywwmgTS6K8MBRGwjAy0LxWY4eHjRLrA2tlJSwgD5yy8l3riF
FrlJt6SIIdgHaej5n5mFXTt6QmWiis6QpRQGXKioMSEtIsYwYKwPH6B0W574sgYuzzzM8aENyLkE
9ewmNbxW2J7k2ds0gyZAkK4hMJOE7Rgx9ywj/JFoNTNCEr7q2VRnRDyVD6p44HPWift3cTNbPr+c
HywUYDU7b60hEnmhhoXSAbDUmyjANPx5etlz3Ye+WpCp2sCwP9G0RI0PILgbNOrDmv4gc2SHncY1
0mTDChoizvamfsTuo4GeAb8VtUXhz57i2ryeqRD59vfOAtkknvXtIMOBFVEPIEGT6kLZNYaJp4lH
VQJRb74WaVSqYZZK6CVTBDVt1AvwQeYyJqB24VcC+7vhL0k/+KBryL8Xe3QOfnQ0p9ISZdMz0rwn
PzVGOJjxMC1W5qAF5gWq280LIn6gNSBgQhF9dWckr1o75ytb/knTAvdn/aGVeAtQ4FBTyh3zeB6F
2NbDN/XS7pPtrCmjTWGqNVLrB+TLfSoU9wIdOuNo6u/eCWMh7Kaz6zvadhCvRxwjZNrVMxYjiJ8u
774wwMdD8e/DwW8DN5A20j8glTZ/UBv6GsbWk9KCsHShsC52vrDDnW2k+ouKF3a1b80UZXB9OvsT
kUpWsULgqw7PhmqyCYcDimc+DEhNHPUc8+ZIRGESwTijIXZc3ivvkHf9qUikoiQmtQN3eMj+pnec
RUCau/F1KLN9bFRzQLo/gjNVAJ06ya7Ze8W2rbmedpNk1c7hi0HGUY3hl6hxKq9MK7WMPzgy3PHb
w4oLa0t2k5a22hlrefZQ24uvwpMNdBrRHGgLlZiJFPzgiDBX7hUUkKyZzBmAdD9qvNPj4xa1HedE
VwAJApKOdjjxB5ezNp0reqvfgNGOkbvSwGtdta2CBj6Z0QZVHn7o/fjPMk9IBzRtk1q4EJ0BXxgq
tUgtXS11YKsf3m9uPjoxfkmnGoxMjB0cXPz/5QJw6pbAlRjPZ4voqQ4V6RCtPYMhPCaEZdl6dwUt
IB8yJ+hlQDH4W3IBS6YpMQcN4zurajcI+BkQLxVhY2UmT1DZNKvc5B8J7PrvN1VtztZsMmbWVmUH
6a8Esah+VHQ95a+8uzQrtzXz4SQVKMqk4RzieW8y/OVCy9Li3U3gbe0EqZPzgabS5aU6POeHVgUD
Zc58kykYN6ifFbpCLJavt//wkes3rfLBvu1eb+BDi+ORO+KYCsZoCt5rqkMiOmub/YY2moFUlYgY
I7FdOrklH/vldjLmXL4FmOkgiG9YUCEPmoqI0o9+NzRUimIvPX5Mi15GddJllh9XMhU14jNsP6fg
kE4EclTcv6GXyZB0zAGEOk4JXvj2nkycAS0ucQgRIG/y3Ar2xwjpVdq1jdyr3JH0h1fLOdGHCCue
vqUJtbHNArktIRGmT/9Lum/EUFZ0wgn9KeS3135pa0TyVSdbm1ayWwRcgOEo9ACpYx3s21hvnE3+
bORa6PZbbwZADnPejt1qIJpPp8NVAaDKsb4Y7+8BDIcfr89wJek0o9agP/Zy+aucABbe44fJEtrA
Td3LmkWWTuF8Hp//4CoEWl/H3EI6knrwRspz1kVGWDaXml6sqAylIrDaAV5S1aXmwA/PkSPQvQdL
mJob9stQD75jUQC8hBCnDvoDMFww4XAlmFzlnkzzBp6EzUMpW/EjuUTVBfSAc7S87WQfJXZBhTdV
0CymI4EL2UaO8zUQHrjxCFeT2XyJ1k6AhmmA+21FXBVwnlWa10dYZobzp3ZG+Pt6JNMLbWJS9UtZ
zhBEG8nYtUxGk2mIwuh1nMjAIi3ZcWrAuDOAI9MltWk3fJVahctlMvQzRNMNuKeGDVqm7TtaXpwz
WVZkKw5rpn94glBJ78x4H7AkN40r9/tIzGh7E06EvQsmEFEi3LhiVxfmNR4MY9fojN0ufAmKlp3j
91e6maRARACq/esVRnmN14yTw7Wu3FDzC1JJGAJD4Tisci1MZvpHrvBtOGoVaQCVnhjCS1L/4edd
Dkh/rw8nZvXP6O61j0WwdrP+ZK4RJECZZOzvUaFiittMEf5aiQnYYkZH2pwGj9zfP01rt0MK+72T
NNbIxjFtV7YkG2q6bHVtmhIo+twaUxOWXZvr7TAVRZH/1TD1fuEl2CHds7Wvkntz0z4MZNFL9xRp
Zgp+zpi/LfDummrajRfwDlyuKqtekptPcv3xO5Ut09A3d57sU3A3PIZdf20J/uyjMGhabJ58LdPs
hME1DUExrpxdfkPng6V40t8QQfUVY3yJsXFZrdKRGOm7zEOhAoDXxzwIyCi0jTwaAwNr2LvFjPgm
9vwBf90rCJaxXpYukG9sj+NwrmIGHi/u9Lu+VLIwip3H1RecknB/JBVOErdr297XcM/m7+yQ7aj9
w5FnwGiK7zbH7KNkc21Ss4uPO02BYwAewNpm0JLlCRl22EndSqpc5ovub0/d4kyDvpCjaOh1tubh
Q8zW9ODl+lJq7I0JKatZWEaoalQ002PpK8DvO5tDR38+lJ5d0+NgYoLcnCmSQdEWthdZpOHD3QrS
sHOmu9284FObzFyOKrFmwWhmDkbLlgdssHJlVP8hAAld1EITEhd4DXhTPtxrYNgIfHAbb8Dipwo2
7WWiOCZg9LQf3DDBrY/J6+i/LIYttuBHs2nzraRLhc/JvNUyK2k7YvVOBkILeNx7sdPwxcHrYk+i
hvCp1D6CuabnKUdxrKZTZ2A7nRwy0eWYFYR4DLSMLQyeSinH6UgoAqFydthLQVDZWt2siJ1/Cgcm
7HytzyY4zBPhUmJa93l+42W5EZQselSB5FOU3s/1/OeSeiZ3LkirJE5+sG9Xuh5EoN21+G/XnXYc
lPoaOXwFCq65x0raXPFfcOwBt9avUvXl6gvaRUXHeRwGZ5bBSG4C8ALrJD4ACU4EMd1FTZIC8MRp
XXY97a3sI5+djGbooTKeRHrkyzBwIauHO96n526kn+afkflm7kC2PgxrSH4+pR/HiiqI/Fm9VNTn
ohg3GBXvlsp/OaoBab4nG3oJErFASvXmEVnbcaseXO/nYsHXE+h9yJJwWada86zuIvCWbpAaI1IQ
bhwekG70dTMSv2N59VOKU4vklYRj9b0NKtC9qky00Z76C1pfa2DcLpaBV6haoNiJmmxeWHCM8OPc
9sXDRjxl/vqNWy4GdUGJaU84DiQJUxv0y5IqLZCT0HCBBJhkxrzFMl/OMWXCuYZnkzSTR0BlJ43X
dri37jJ/vNSXCy4Z5jGgHcvZLK38dZKpoh3HHTMVyjCO5TP3CbxqwMD1l15/ylOZ2xYCSCXRp7Yp
N9yma3ydwI4CL0oVFwLTcsvCIP/V5M/kUapiJkDHziVupo2gyPE3VPoLH0DLhx7D926bZlSQ6r9B
3C+7xCtTsziEyOCyYk1ULdfRfc+6+fbiZhiim8gnvcnPK/RbC3kBuucenX7/U/CIw1kNwxcgVESx
ErHn87aGB5CLt/Ksh8f27HL3fNQ4iIq5YNmtA3fX9d1Dv5DCtQYtwcv2GV6pEtQKTKxoQQRNlIEH
f453lT8XaSaZfIpfux208QUyY6QCZQ5NSskt46GTN9/kS6za6nDKbCFXwiVOAlfDdhbGJaBtxzWM
WubjlSjfA4gLthAhsaitEF0C/gT2IScXZxsb6pLBVYw2DIOl5qdE5xEhZayjLBV7wdZb6E+JBfb3
xY0oUfS7wTwCbjZnd2HImjbc5+LtMJtt6VBZuqX+HmARa8EREFCaJXUb0AdpPOZYJs9QMZW4gUw/
l3oLAZ0BMvxmM/1elIXBozbxSkyQY/aulJHgBRBSAALuhpuTgMaYzN3out+jQruoyaN6qWN1HDet
7VM0sque+EIsMvWuSNrTUAh6YO4TxOiipBSconE3xK+mnmbXauj3lGTad7xAY+hJtytUEz1HC3/p
AiSL/XpkMv1jZiFyK/FKFaOjQU5xLyxuUxLD2IyBowEwMS+0hG09THFKmpSM4TnXZKnjAlrllGOp
GWb2MURP/AgbZ+9AoHxRTf46/jfBdF0jgZcLKdNGULA+x9Irj7qMBB6CArm3v1cSwvfEJ2FZP2pU
hmBMbfDegoUdhq4NAp0yC587a0lavnXwPshV1sGDYLoEgXAI8Y9D/wIvQENs2hVI/Z7+UPBPtTpH
rh+zl7pdQIyMLbHHV3vkNfaAvS9OJmOtDlN0Hxomm+FvznZLk+KMTQSdWg1/KZjbr22ZPWCCeEH5
SFkmJQJDizOQRuN1j09jQzqgcofaDHharAaLSINY0Xbsr8lrYkg2pjZP5eEifz1vlSxP3NBiLfdL
1hzD1XU6ML8XhAcq1r5YQ2NTuIOjNYzlQBB79R+csPr3pfdQ5M6BmonHhHHY2IDk2O9pKicwkb3I
nRo4ql5ERPj0SJxfSh0ojuFPYu0ZGvYJqDkTK2NIZWQnTFg8IQw5TlDUgKxdAUPHL0PWzvoyIeW8
cN0FwGJXpHgsVrZC97t3GidrA4Be+zyAVEHfA0Ty2uVkTQv9+hsCL2inBaiB1xDQ2WxHiWiYJyhY
zurS5N8ULbGHSnbZ+RzDxUWYOQE2xRtyRSCB8dw/sT3h7DvyKT1varH9OshF+zGYRCUJztsMuV97
0NGTiT0y9vq5uuAUIrxuwuzoMgmkThTt5U7pDdpikkX8gTmF8vgzenEEBzIrAhRI7qCghYB8+0n2
ED1Yw5p/ofUnFEPrQcUUpgGXWlbIiCcoqpmIbb3SV09OJdOiGzNxP8FQrTRNbSrfzy7KhW6lfNfN
hzdVUvvu7BOvq7p0af+Os9S/ntSQ/7M6ieFaQR0dv1pdqQTXGtH3wnNVz4y2bzOCSl1luYR+qBzM
YGn6ktmRhroZaZqPXnO4+Lj2gIv0baHMMOuU+ojBAkCIYY7tlNJL7yyPKBeSoAIOumb0gDQvWWUN
XVEkGttyhF2hKh91NtJOlOhC0Mi6o6Y3YlCqVQNDxNbQ54X35raY3guYO86pAMKGgu5ktaKbz24W
vRtlpgX9nn7RSqyjbh7pnHDG6gHiqd88pXypy6P2yCPC5rmSgrlP9Q7Y5rakEnIMI351IBM4XAgw
OjJrCYDnBMObis3a7ilVh+jctDkEkKcMkaaG6Z6NsSGgptVn9WtzkXQm2/UDMzw5mGP8TV/O76jX
Pom4sTOBvkyZWLVJj3Wx0bl84BkU8jHoo/fFtm7GBH1TQPU9Uvq3sWaZTkeBbwJ2bmpcwxe7mNVQ
k1+IrtPz68w3qthgZjUk0aBagOaZoyDLBN6Pcb+8poJvKd0KVCmesCIeeun2qPz1ymA69YlHQ8AR
hnRaChu5XOeVHHz8vbeZesh8UJlbvNGC/0NA86FGkyL/HKTIY03I9TJfrZQNiVTdeugz/mMbjhGW
ETob7Zkb0+3xmI/3zvN9EGHPMzAdjw3E6u6khr4jpOWEh7LCzIycUeEMZrfTcli5yu/c0kxv0z6G
/0epnY4RS3LG4SmTJf15WWBZ111x4jxBsNWLB/qAU17u5tP6IwqMfqW4oBzzSYTR8JfpS9IuZJqf
9oQSkNYXYW5GKjSGdZ3YLTrEp2jNqlq9q4JGyP22Doexltl+ClBrSYbdTAlCNOi0iCqWHM/0Tyz7
opY9TH4bgB992OxuKFF5/I1Q5zYrFXWX+ZnUJGZPRH0PkIW5RmjfJLjGNC07hQLMAJGGrTMOldKz
TC3DodSHSe5BdXlWyNYQGXEd/iOQa87E+HJWA5075hVCiu8MGODE80ishGl57qnUwhha88TxB6a8
11l3RQu/e7Tx3vsv+CCpAGdJdfFsW7ctIHW6akw97uD+RPPXjMDDP/nBaUFj5fLSi2IVtwNQgOYZ
Ks0vyYCZjdq8IDbgs3pBlFsFjrR16fwLuDMvQscSVr/kCZ1/4RZcEh3Q9NmzCsB3qE93MXeNF/qA
mtpgTza9W0Cl4zOwX33aS5Fa+VrKAU9QP46godYZC+NiT2/5XGc27LG+Ic350s3dFc0iU+ft0ukw
BFZw74uSMpwIqmM2yygIX2HnC/zbtJSK0YD03PxzLoVWJm9kvHR+Ytcg9Jyoy4AN5ol/wffmUhX0
Pw9ccQMgbkQDTKeGFHRX5qgbb+7RZyYQzuItpigBX0ud9lG0uPnR3HeQskGbQw88f2efKqNgerEI
1104y/s39K7nyhMj57YK6NhcFEU3YaCP/lrZL344lSj7n9rpxV5Sn7eHzCzPl8a9ym4Fxv5o+eaz
dNFetXODPIznCWxHe26VRdaV4uJOmPCzyEoOxrnY2HTURzQBoLGHCF4OPNCHz6R5gxV7HyW4LSk2
dr5gharb6D6gK9FLYv0iC2Xj6mqNgKjW3Z/uh5BjfImsZcZ2YZpPFu0vOIyR/MhbEnztm8fUWR/M
+Ws5nZw6sVU8yE5H3HYjC/LyI9WUJOm2YtBB38BQG7U9uShJZ80+ehWNJDVW77gwE9X9DNWXbWbG
sEp6CmnmDvu96VmuwLtMTozXz330Sb4sm/gw7/801PNaDD4Jbchh7NasG58+Kld0Nx52o8psJKAX
74Z2XQsngZfJN2MJoQKd2Zts+diBOMYnp+yamhA1HoIcTuWvrrd4DODyJqNyljxn+u1opxp69Khj
hm+ZJhtZqjrRn7t2R3Ts6WYux74M5+4NTeF5s/Ip9e/2io1GhTOwf+4bR/hAdaoiiCQXIJYcHLe/
6FTD7WmL7/8OzKbY2PYBfZkV2kzDyfVrIfwKjCE6lXfVWytzQtpfkmJediM+cqE6jgLBDK08O1/l
ETzwBGo+r7rFR0JNqkDG1UoVOjxnePHsvpYIT3sktzXGiUtOf6Dkuz+5xG1ydMrcuCncLzV7stbW
9e+yAD/UVRXTL3tc+fw+BnwGbpm6+v0nn2Tb4sn4VoyRV1hFcT2RZP43wpEk8F+sokz4pAjY02gs
w026gwK7y1TtDp2mNy+r9EXMVepLpU7/om96Wx1idngAX5XsBp0pAWcXbZqvxLrKvuMDF/4/TssJ
nAKJsOaNdmDqdkttP+Cqa38c/PgbDgUJXMzEabpQ+woOu9zcoCP4Uqrcf1Jxeasf37U2YQeyjT0/
6iUtRGdhx1tIFIRCIpRQv4km86xtGKSQWYC3KgI4qXlFZt6Z81Nk40E2Qh8wW8lhMsz98aGqcYCq
fT+9JCsUehasRKLlRnR3WTMoroVu8lsRSBsZySnSQZzqwfrar0OTOeeXiAnbtuPcC4Ynys0MM/gW
MfRHduc6XM4Zuz/pc4nMbHuo31D7sLbO9S6SnJ6WHMxSXJi7UfM77dkkzAhWYbjohQXmnis3Ig71
15/gsUYZjq3j/QNeJvG8ZOZjqY2u1YjMz1JORXxeC5L+kRu0vKHlq37Ji2jaUyk/rL1jqBRHRAVC
5ul+3Li7OEm729kVeYqXIEqsOjcQNbThHO521/LHFAGjHgQ4w+IZWgpnwh+kdgL35/8qKGw4AkHO
Qjew7O0+vE13tV3BDFnNKSc4B0FK8pBtu8VY8vQW9oRkNpP/oM4fUcDvXC8bn0+F+R3ljSaADYzN
tsidImW0DHWsZAtMpFaf5GZ6tZ/WvOk6mBLHy+TeHuoCXDI+AHaRv0shdRSwdiGtU3p1QqkvpPxT
HnZWz91jyAEg8XEH8VfgbyZhXetJ0PbA7e6W3N/ZGJJf689VR6wlNhsZROcQ0AjqdwWlWTwCffcL
bXyDPnUWQj3PUoaG/8sp7rv8cqt5Iv6+TfPQrCEiYmfPn2Z6P+jgiBUzugJMIuNbAwDezDpz0dnz
K+bZ0uUfzh89nGn3a2Xwciw/nVaCSWGZy3jFNkVjFPCeJXADUq9MwVXQr8Sxsnb43g4bfl90zBIm
RuprMbMNxaNaKDRFp/HAzFDsW7A886ogIR+Jx4i3/duD/o6ww0wrG0nkTAuCF6TY1mJJcW7Dy2gi
hH+YQ9AwEbD8UQnOMJnwW2ZziZuC4lpWCcjmUL7galQqqZQMDK0vGpTmOhBjXuPbt5Bum/W6pTaG
SHkpi1hqwDXcs+YhfPa2yDSFLvMXp4cDo+KPLkSLdqk9qvfPwwP+KqIGliV7lwvm424K3pS4s8mH
VGHa5NE2aHqdTmSupEy6BJ/12oquuNFrbX/BSu5TpGVQIIzRWtim2bBW2kcCzAmdiJr8Ae0TEdJe
D+J8VdV4l4C85fy9ReZLps3Mtyh712wcNeGlbzRl1HuPIM3JuRuO5DE2yTJNlvK5wzr3SEde+nqk
biHrXpChoMVa/cVYCYkFlLAsgwl/uKi2T3keuUhWTBExMH1Ysdk5Yb+wMszfREAKyFJslNjThLvf
BkOyH6holUo2d8EFJRQvtb+gOdGIFcN0gL/txmfI8NnM11vX6huJXlPRmdPyKTacFHDinJESGF9f
X+zYl+aDJYKIgIDfRK/pK9UVgzJ3lHTlx9vMg8ix8FYZbcKca8vHz1IESXXBeH4diDjgkLN6uBxS
tHc/renHcC+OteHssU1yyFau5eAFwlwV/yIpFPSRFXE2szKnILNOQY7T1Yi3AeYc9EA9L0KhC3/h
D7rvUTrN5+22eK+WDXMvD0MqPSzkS/kVpIbFk+nqclPDIjuIdiOV0xMSIj0SFiOGVA+wCTQxUWvu
O/UFQQcgYnb5kUdu/O7o/0l87wDYzB25PQzCZZO5PQwvhuQCAjx9onPkq2i3MWoPYvEry4LvyLvT
IeI/mgdLw9BhMN/jdruKboCCdGTnO9KdoLwmhlx3Zk0TtpTjTuGoWdWgE9SZoMqRo22eWyt5RZmP
Jc0O2txP8R/YZwrafzPzWU1R9nK7YDpL/p0SmXN6IVju/Hcpuh68yujjJ/MQDCRIduCNFZwbw0L9
8jo8BMsUDjSjT8mw28mAWHVfxoHNCqel0+T5HY7WlB2Kzk9vKWVqhl2hGgECzE4gr2FRY/n7niHL
ddVnxSdT5A0zzjpbvKko/9818z2kEGZ9kTcul1ngZbeofE+TeSU0p9QmJlf3VSmonx8wfvMT07F4
Xz962yOmFhtTOkehhhoeghpB4iSr9RZdLuFaPiqWPwX+94K/KXs7sYS15ljQO56Ci+SQkFFfuUQU
OWef7SPXE/xTD1+6onuIIXwb8ZYRD2GveEDtmXM+Dk12/S8tnnhQ4mbgqmohMLcqfWHlQppjIiOP
Xt1NunsOC7NkeMvZggioiMlP9mFLiltW97dt7YV2+8vh4hQBtsrsfr53ClFHKIcslnUfOJ3Q2S4Z
jqR5H31f/1RzixRT2cCxEK6TO2I2I88HFXb1M3iB6kK86SmI/O+U6SGYvhTSddYqoiVvX2KogDZ7
xWQuQ39UwqJECXUKEOeq7qInW6ZqiDnAgj4fB6XRAWYCY1eJh0irr39qV6g+ElBmzLiD39OAJ78Z
XYo6MD14ohYJhmngl6yzw13ML8mnWdKWyDMiHdkOdonsAn+O77E8VV1WvfF/pnPdIw1CQRYrLdTd
q6tyQUADUIfunePuFXx64G87vguY8D1MbrkNIiVMtG49YUrQ0NnwLgZM8Q/Jp71NBfO0aTCRC7V4
FdkMB7k822YYqWncv5/QNbu4DxdzGPM3IvkCLzqkqhdZLkc5TPMecEc8UAl5rAq+VT3Jobunava3
RJ4Y+6FuBMPMKMqdtZaXvj3nx5QrYflwdCbDg6ZG74ftV96a8WSDF50zZeZAc1BFysV0L5QMdhwu
eqhPAR9Ollsdm+zfwoZeaz1ESAzPdSccF6u+o6yUg026Y+vCTTuBwa/mInKuHYMDj2wOZeRZN8/p
y4kSd59Tj3tg4j387/36YOQkz8XHpPmJXKXAxG1VFs6XQt7mpZ914rEmfko1RJUx3MSdLHcEQU6j
VIa1xWYHbH/UINNzASudI3qVl3mMg5LnxhHBjX7ofNTjOO1pk62GkzDWJg5d/1qpfzgMdwf5aJ6o
9DpQIbLCAd3IxV6h5zaRHNkAI3uZ4X9oUlRhV8kNEEJ/TN3yeIWKxSMz9x6j9XsyYagK/hsqV3jG
ByhjgLkB+X8D7MPPiYotxaXvsNsKLAn0CGnzXHP/eqwczHm/9XSQywxVW2ubQCuM8KcQKt197Lvo
Z0pHTz3teGCc3RAd4ysPxDdwPBE+yHoH1Dn6406cXHdgyd6wVPrzgPfwJ0aoKpAUGzLytXLFfbjO
6l8NldImhRtp3ictVajYoC/W25krhIP6k4GaVrmHKxnz5RBSODgWmfW4ckf1vryXJYM8kVd3Maaw
WB+Lxxtr8reW2wK6WvBwAk6T4baRq4WpzR+p79pXkKB4WkI1to4p7woC+7rycoq/8kiQqZiWr9H7
7LjDrprNKZVq5qoc/AKDQRW6gUvly9JPCRRKey+rBEXyh1gKGGDi7yxCCZi7/4tnBoLOYVnWxPBo
ji7thlY50NPQbQbPtvKpBDMrc5ypKQdZUb4o+N/t5liCOnYokAbBTvXXs+Jrk22CwpG/lLK9tJVh
1m7ZwrGK5idwlQiyyIS68cVYsRtELaLSNc4oAMSMRgu+llW8u68l12tgNLuLipGtrZacI5/StiWl
MeS8qXmh/O6F936TERw9am+5gse09HSCyfJ2qsee16o1ZKUM2JRdu6FnJrxPfkNzbcf4Xg7O3WTk
2EcQ9sArCxmkNgf2d4h996DjvacD8pElwDri86XY4t12EIeKC6UCztYhI24jQzCdj5eVzwHFZz3e
+8PkIIc0bYRXuyOFrM9MtOmkPLey8BEUpI2lE4MtNk0/EpYQBQS+mNWT4w9wwe4pJIPjpnR0EBw2
Drct4NwUA7HEsJUw83nc03GamGJYoKmhi3rk5KsB5LB6kGgvyO69qHLKbADVgtNAVTPt/jz5jtgs
SNUcP6VIQpVez4ShxPsOAOc9fWUhOcB5GQ6Lc3MiVqOiWKL+UuutRbMgbE/qNukrMCHcF01LHyQG
YjmTjt+yXdiN7qHJ9rGf5qvhM4BXgSGOB7/x89nBmLkqmWGGckhjT0uZifNaVTlhSgJk1t/EW01p
rm5K+XjwWzgwUjV+l6kPa1k73TL06D37rs/gdJbJH6oj2hFhGh1wW1w2ZMZsb5yrEJQhn27dLjj4
LDIvqZIisBFCGBQxYDHdglEfZCSguqkSbUSy4KblD2hB+rZ4H4/a6rUJIkworXE9KRNkxrXpputg
eZZeb6yxMb3zNxhdGfriZuFLUPqk+klz+S744wTFlpfQIcpT+V3LpGQRDhCEiNKDyW0w6L/Rd/x9
Cb8Sal2ms09ut3LCxaih6JzSkOTkMWLhL6TNa39/SUCWbjAhXEYg7dDeALpmQnIRdZp0ILtntZBh
s3DSXmLyyK8U47ZG4Yz2l+eEfWLuPqVBzzFy9d42ZPChctTpUkE5YGOmWUBMg9jWE8IQG4irtDN3
Vpg4j83LqxAU9vd+uPv+4owIUJeSkxObe0OoPeePmEeTPkifaCInY6VhTLCvlm196YOAuTHF248t
1rE2nBLcOrGstPGaEJ+4l5+dEieM4XsYDKBtFdJgT4xgdMa2FDgWvrJrVcXUSwE+lsGlwHAFgefe
PFhhgXALMjdO0t67YOmXrosER1N/t2CTwpyN3GsgdTuLhPx3bdq3dOfMQNQk2x4H5w23YyWYk2iS
snqBRCqF9dR3Hl/uRiuZU116wvyZNX6noZ60Za70ZI43xFtxLs18wj8Nyycfzw8TBswW7VVB86VJ
62ByEEJcPiYiEyUCZbdTsVPVf+RvWbgipfvFg/klR5wYIgoCvMsFumvfcrfKpkEKwqWyV+5MBveG
HNKEqKFj1oluBGtBsEhTgXZqyJ6YYOs70jWgWyhPzvZj25iFyi+KBLP6JbBvYDayYydsMUDm15cJ
pojDhwOE3Z+kFAr3jQ9IMUKOnEiwV0Ca9m7WDEl1wDrGXLUzIcEtyJa08GmtErrC1oBHRBXABxtU
kSRDh6HlVACNkdsCXsJo/aDpVc+5kJcMN067PgD6NBPbHWClHwDSrdZewkypecawzzs3ai7L03No
qaZ2PQHu1P+lVZS+aEKOfaBjbflgTAhLrzjYAyPYwy1PRfOBC/GORQ/GKOHikSzwXfFI8GvjsGWk
4ymFG23dMHOeVVMiU9WDorwzX30MONCaIwqElU42lR9aYv8aZhXJxSSODCKIOgdzJ/dnVjjUT7Kk
8CtTvpNqj2KxXDw8AN5/Xn/t+HWVxwYGYDylnVry2vnX0JAbNXCwXqtfDd+5QqUjGMutPz9Q6N44
mO5g24gShoFfVyE26gdOzb60W6vDKA/LClvOwBIUHLLj/OJc1XV8SsXKlgUCADmpFprB6kBb+OXD
NzZSOl+yfucBx6F3rzLTYIVccQfk5rxEraDFpgLhCG0Z0yU87VAIare/Riba0HAJ/ci4x8mmW/wr
1f10GGgrmzDuP4lq3EV+riR6NdeqO83GhZ2AdtR7X36oBCzP78W7SYiz0DP84zauMYvVu06wFEbo
eH2CP2dUGrgUH45opK4V5ZgSsXMdYWcFYHaLA8A1JIIITKctybZvVZ2e9TuPpxBkHUYnz56AJ4xd
WYg0hOG+K4HWyFh58Tpjw1wB9dbrxI8z5STg7cCW/+JcSJtj27gNJ/dQe3NW0nNc37iqDxdQK3NS
r0pWCIvD/1D7lfdL7SRqmopLBH9yG6JAKPWdBJ4jjmn8S/VJ6raTwrhDL3EmpEMiOFH0LylhHUHN
9m0BMIZyBPYIf3Y8XyJI82OYNq1+TBpvjZBQ4bfW+200N+P1M6O3u/0Z4jZ/vSu0gzHYe8d14qWC
CtgRER/C3CiUBfP/72wO7kKERBP+BCtQeN/lAwcU4OoXJVBaqTOFk4jqyrDk48OLS2so1Nhl40e2
1ix9A3ayNtrfOh38hjnI18QpuoRNWX+qKNKc8y/4wO2RtvuAUs2mjWbMh+v+jzxBKhqUMeqVDMk9
mt+E6w70kBtSrCx5xXQ8pF8X/R+ioo75Wg50jZ+FRQgY93YXGxtG8Bc4f7GBGg8S7FMFN3KFZYz3
1SdQUPB/FRyb2Ty4wfzi51pK5dZPbGdIsxU3klR6ebz4+4TulFz8ONonxG6ZHnQhXVd8dMtw0b+a
slBleCf6bAemiyp4JHbJ3GMB3n/6Z1NOoAOc4mnnTibeLCF31hHh1LnkmjV+AIqBF+BkF5YY5aYa
okU4jTjtljezJzSsst4FSUXgKim+oEkwWsNPXJ/cQtNerUVGQ/msMHCIydxA2g25hYkLBCrBw4vc
R7HP9YIqeIcOut2A50ifYIdFJCSKubaA+62jqu2ZWZQuYnOAG0jhhNgBYKJZrKCt4MNJwymXlduS
EdYJ7x5ZQCcz6yhkp9k3y/cPemt2D6AqSK/M+u+kYa6JenoQ5EEarqfakLrisPkYxLmGZ0PILZ0K
eZvjTC6UD6l5SqmstMvKVN0+5TMKOgjteLv744ifyC1H9JN6P7RKkS4bpxlyAaay9q9nDWcQXq7a
yvDdFBNRrVfs7+rYc2raYC5URavMG/rYNzNO2I24YiBnOV0abQSwZPpzZ2oYf9mHjI+gPXg+IEkj
yhI/4AZ13lmYjSKHD1F263ySz8LyXn+ZaiiN/nn51IKUvu6gvtA4a6QG6zlSWRPbCDpqw+ll+3OL
chPqzSkArpbC+0bDzh9d4O0OulqFMmdk4f5Td0DB3sgQ8w5VGK5k0ni45FMiRXxTBy91goUqf5D1
Qsknp8WON6gI7TA8qG8EFgyG5IaOc6+NIZ1FeK0Ftwlb4nmvA0tQ3uiOaGxc6OHuZkK0SHGxu50j
8B2Tarod56mB7bS6aBnl0qOFesKYMB8MULX8I0DHvGazI1rv389608SYIxtkCKbszEqkIpgMh34h
pQ5Yd/UHKZ4Z5tsXU4gKvQCX+i7VuQ3TL4v/wTQpy+I0IDQYTlRK2d2U1vvPXcQDMxM5CoPL2Sch
OiYcgXteBrZT+nkMZDIvpChxiM+QVEYyO/DeLgMSNuEm9lMVgH5rt50vFSW+HliTaE5HnGJxYqum
cXX6311DSiDSy3x6QS1Ji8g+/pGH9+Zqe4kpH5/vtanhB0Yb5paskyP0S8xfbKAc7xhm3y64qnra
P+l4TRRJSoLONKIXSR3KRujZ+h/0nEmYmjVLFElY2W69k+8yxpGjHPzMH8lkekhB9S9XVJH2VXFy
ZESTLMp3GbhsLHoJl1RO3qzkw+xLNsHLmHQQ03ejbVlIRz14OmSyKZ8YiM4/RQyDthJm7FbepGf2
niaFPAZ61C8DnFmzCVhwC8cDE2PBjZkJIB5dv0FOAffZjoY4EiWdLscQepKVB04THq22tie9ytIK
bSUeoIgbmXOjCAy40Md9CYpqMS3uWpzdppbSjuLWNIHwfjivkMLdSP6XMqESKn1fzH7LeaIu47Ik
xGwZJ9yuhk4dHzQl7bVWUVLEL1LwI03BIibhyB4/HOKFXGXSvCievjTYMP8ti3uiz1NIs4FdAJ1X
gi9dBJ9VYLQUSVPZeWtCKi4dzPYFcOiGiI1wx6+kFKSB7siFcwsfDDsNwOHGWWAtNyaMo8tnGf/C
SBUSGX2IVhNP2+YFGiFGnmSEJojxlZiM7HNI8QK/LVuRamW5xcQl3gpR1t9uCdXK8ObZS3G+tJHn
LH2SI7n4nzBD85sjGtp54P//3Lkst2V5mt4oKi6F1HtqlUP52NiRsaEtIwsl//bZpWEpnacLPUTR
EYdXrShd2tfcMoxBDUbpQs7evOdXCiaXvK43KnwNxuhXwC0it85/euQHUZgselL7AAhG1c6N6m0y
l7E6zn18VM+GONzIcJOlBLPDra4Fq6oBws7y8yNDjA6LzJxmW1CwUgJGOasq1lY6Kx/jvgs9NPhP
QQcvYiaFmSkmBh8hm7hI+alSERto7AJKX7Y2gXUCiDUAQXqFyOXXGKJx91QnfwFyf2tlnbZrJYQr
LcG7C5H6LXc7oGQ9yPFTKlk+akvzmKwYYczJnIuI4xSfRC9BVIdSXl1qb0IuU++OeRetgKOHegpN
vir1GFyZh3XsWHNJDqXEU9V3dK/Hv50zelaA143ejzjfoULTOG4wIrdhZDxI96893fSjDDwEFyMN
FlHy9nTvb/V2jLt7dkWdvPKnXODzhWkrgmKQkd3iH4xgh9Ctkmoe9/VoSDkcBjpKtwijk6RhJoEt
PasQ3XpGhnirP0M7pzk3SN7g8pEah5CeqMHaS0IuRUFywljsoWFEipIqqlaTeAaKnNGHqut0gpd8
DTTFr/NTMjHOQyonzbDA38vUprMCFQghNfVm+nofM35xc4vRRRb9MjYWalpS1cwNolBFNq6D4/SX
6QhRJvO55bCvQTuA6z4iSLlXK8LBZL6cQyvOpV3Fk82eGkSRCm/LrpUO+uGjKXCELD4tPD6eCAkr
/mj8NoMOl4E+hm8j0yQp5gZj0NvB236WNfizQnC/06uRMw+nMNMJoAoj1kF4q26WNblbNSXETmV/
F1IK5r4y73nZttk4H7bPVUKfMuawWKIELfE++c5I9W4/pxxs8tdeIBpUQHSNX6w3tCkDax9o9NXn
CslH/pzV+qwROD3WNzaYBs2aBke+bvKSz/FlLOcu8vXm6EwzQh9kSxclM2sqvqaUa+tf0F4/gNxn
/HZAypneyVIHIAYXJtsaq7M/XvSGiVBCM/UD3zvIxPMPEe0mHNBL74YH1rLPyjoRdfrWnuCKEWAU
EMfRwOdBNLUDq4AjSzYRRoI8GzLwz0IOLA4XOoXiXUJHXz7QXAnEp1N5yzxb4jztc61wcCSyhIPE
vUzkchAa3NQQSv4DCvt0EhRp7WOdGWpxt89f7poq1mmHGDE1IW1xD+tCLB0A89BUBlqKrzJALXCG
85DSyTz3tlFwYiqM70YDi1K8h/h6xVpGD2HFVKU5vdYp7vhGCoFNAFcZqFqn7EHHbN57l1z5Prgs
tKUIcBmXkTyRAkjQc14k/95dkWwjthLdanyGLorjkp23JhT9SJ3AirNAt2bd92y7Cd9JopHujUZ/
piZmwdSMpLZBKqZPgl25q8QsEKJ/ZNyG/mKYjlHNz0aObAG+/UpeXu2817AH8/JuM200HgDwk0k8
jzvCw7Q26RNSHa/aJ1dFjXpBRjvaTpm7Hr0w21FGhFhm3x9Xvsd/rcmdJ/hYJ3PYZZMMp4G18JEZ
M18GS2CmVusfK25M6NirP2esRelJbM2DXA6wJLzYofJsJomggeEOc/0V14DFyDMx/gbV89Z3GE5/
oXDAmt75UoLg8bL/AvS2cygVD7XKdLVDCF69l6AThREBhLvFnvlEF04iP2irvmC6LxkJpv+TUNtN
vwAmvsNXnAly8YpipiaFri2SyEY8FeZrzSm9HCNbCS56Euj1FI8PulCOKaHPuqJbBPywlRTwOLsW
ckSseOA6PyNm6vOawNFBamJw4aKei89mDc8b4NgCfjTHxMZCAT5Ym79Qvl4IZP9nbPd0xH4e9MSj
8M8ON5N03b5QCR6s7gdNuxalsQgNJo2DFmItR2ZKaIqHPH9I2TffDQAIc4v6ZmABfZ4XoIazcC7D
NbWXOX1mtEfwNVfbUq1nDRfIoqRe5HuYnrjuouAanJHop3Xx60x4j4rSpRnWqCP9gdhWxn6YIBRT
t2N0FdIEg/XhYq+PE/IoMQU5k6N2sncUJZTQajG5roErdx4talw5nLvSnajNX2gVKtFOq6no5tH2
7f32iK/g/ZWo5SkUliy/MnIV7TICciT0PZjRLwKT3QsHHjOCaE3SL/vndURaDh5SWfdg7iVxOKdZ
GKDTaWMUiOuFTI3MgwwlXMQufB4DrxCI5u+1iKF9LB73l16/F4y6SJSIaF5N7YKHCrg/nPv+a1eq
BljyllArQGbZl8JBZEmuwq8Hxr7LxO6Sg28r8+UUDCjcIeA+SUIb/NdaDZrlB3n/t7bW+Rg7KaX9
yR9XPf+OYOvX4MI6KPNpAtob4OZsaU6VT10cCOR/UGAf5xXAk7Jtm/a8i/D/Th7a3vpHtvxvsCBY
5EXCgstGagecrOWK7YORVUPnLh8eHHYyLA/JSE1TTCEozyw5cjSVERc/Wh8aW6WmtRyUfIHPdmyJ
hv7bZz5dVxhciNqCHQQyEg3wERMcVH1R0bt3iFvQ0Cd/lOiYRepTiFN1I5IGkjufPUxOuMowAjlt
nG6ZeUfhBlp2fJ2Vd2fKuZayN65YQ+aLXKJzeqU3cBE8m05NsTfCesIg4jy/f6r6moojI5KzomdD
CPf5CKd38xcHoE0bTmd2BdejspvQS6NzVN4RJ7wOvhq+xM06WpQW20oJl7uATC64ZrfjGNJIaCBV
rnpDZg1gzfrHeHiAYEN4WFyrF7R2Ck4mJy80va+Bd/086zslPX3b7Uc6XoW3sow8y1m7K4Wov7RY
GGVem4vUvHy4oyHOOmyJECV05KpfUSXd7U2kveMw3FpvD998+s6eDe4XADLG2+K8vhnu3pn+F2si
5xNf+IRnWKjt3RlhLVcHbadLHvIjBXuwORMfAmtLOBT60C6ATMWNwj4GqjUfOMx7xBPozy5FrnQv
lewG/QrKdkVTnLziijW5j6GRjNHFdMuBm7Q7ceyb0flq09pFSfH3uKrblbxXYEHvMGMUkCRltja7
vlmE0w3pl9GW05q7qZ/LSBObkHk/LsZRskgnP4gdcTgQQUkDDQhkeZs9iiJzmVyGrpG/5vsHzV99
3SDqYhpOSY7nLc+OcyFLTFsj+BbGsCenrFvfEprsCnGah1KkTC7H1sstGLiP5NsrZu8ViSce1Ii/
sJauyQxLKLyOnWh4RduFKFfDccEnLEib0Q9aUfQxS5BTwiICK5kbnPB0DsD4ePkJHAwO8n4zEi6R
UUli9IturDH+9nk0QngU4/vvvtfuI5NFFQOI8wEjE3uigBX7WmPXFGm7J+Howl/OxHlvSAzxmjsr
XjhxD3HgavT2TpU0iGj4j3ro/+VpGiyXjGHK2tqsXvqToNTrbsSngHchbSKIjy8B71h/OWsOuUL+
Rgsdt/Ht5IJyEVi5YA6oj6zrlu3PQZN3fL1Q1f1i+t/dwJf6/B59CpfPfwS6K7GyD5D6sdJ09sSp
jJynufJHzK8X9Gjin7U+kpW+3lHRccf6wHbol9+sppcxlHIHZkDlQBHS7IfvpefoaRBRDRiFNOvb
5ytVAOb1Ss85opMKNa8J9hHIjMkqSn2xDzq1Pt4AnyEvnPgO2Lhj8HHbtc0dHl1nk+oJ2gXxCoTF
+O/IzinUZy62g8f/t+thtAWwYAAlZYi85DAjZMmoAbGJusartvFY/M5yHND3JJEthSNVRYn1VdwA
P63bUN3OSv2wNHxi9vmZNqaEOkbX84i+YaIJpMeFT3sKIpC1lbmRpCQJGERAe18JAAQvC48EUs8o
JeurHXqerOgKUVsz0i3axglNZVY81dPEOdSHahu4mfDP6QcrLAzTH3tQ53cwzZHmMoAxlVsjXqNO
SND2auqlNE+pF77dFLxKQziUwE0FF4YC1kYpaFnJ0NuZo3Kcjhhg/zgf8S85vigWFelGSEskBrec
eCTcRr3u0vSWLBGklBUIOUHisGCiA2lVhzDjiwHWaCaxSp91FUjPHfiuKEn9Pu83LTp4ZzTVQ+xR
Kxw7P1rNLM7kyugeCfDOEkmTPaeKeVUgbmQ8gxuD9Np0oMAZ3D/hpjFD2aFo/WaO21XRBvuhy76i
dCPjslHH4BJZy7XRkEoiFIRgUN8CvO2OnKxCEhgtni2FA6JNTY5/g5O41gaScbuEuiAzMhqyVkaB
s90/HiyfbYLcpFQMhEw8Q+Ec1e2XVjf6SuUuKPFXwbJbwmc9l58njBgD3YdqRfsvsLhLnp6qo7+w
njlZ72tt45j8/KP89qJwX/Uatafamlcrgy532MyCgmdHgUjWLL9QvrnEakZrZwzAEb2heYbkrtqC
GRrNX95MEVbNsTj6cxdpCQxS6OGtuwW5X+KhZCXb+wM6RmpEYLUBvLZn8LfJ/Z64bG4Ynk6wmlzx
07MOK4eVbQ5KHDWak1x4FevMVwdza/S0QZnSAeDuHUK+SdebMiQqNPv6r/qfccM4fYOoE3dEC1Bq
ZYQ/QbeRv61NbO/xJdCoKx1dN9AX9UkaT/41sANhrilRP3qTWfLgxHhIrjsjPCFaHzRG+gWaYQBw
3WKopiXRhXH9iZnc9TnjQY6SDFmMc64BXnyVkwbA1vV0Rd7aLZMyMwu3F6KicObTjFGGUIzZlNdE
cVWL8CaDKBp+3ObA9TEAUhIn3XTnK7xGqC/6HbhPJQDV1dfYdx4YfneEv3RIOlB1JC1tOYEOyBcU
CFmBIOr9sYcxXw5lBkVZg6COaxMXNaFIkJT+dQ0XBmeBGKs2yrpbIiKARpivmz/ha+wqqyEI9b8u
g8nSkKfQMN14Cx17N8sGcYnKehOqs4oyLtYAzN7y0x3ukrHj6aYPEyCdKBZKJQ/EjZPNotm2Wxgo
dG0UeNl59LTWgU+I3GDF5PYwFwrkaPvHMa0AGNytLLowjujDwpgxVvgYX5zi6x1sq2M2EpzDsN1G
CfSJ3mnzv1nCyCkTsbEfVHLMJ+d+JURfqN9IffB8RtYkkC0qE4O+BK0wOuwqmZXcdmPsgTS/D1Ai
sqpMqCn/UK7vM6lwhC5jBnDgRqAYwRvimqFtL6oCSjus2uS5rzvejbs1rqQB3E0LwiBYudUAYnxv
bkVnJikrR98dVDWCW/HUl6+c0yzgpwdG9Jyvj4epsS1yeWdp7KqDv9kUC+9DZruA119KnrY837Vg
WLITVM/t3k0VWvHzVoR+kYKbdegyLN5JZUFG5lvuJcJKhO2Pn+I7mLdNN2wQeXW7O703V09VRRsR
4FEHh4swrTr6d9sClDGll44bj/aPpw7n1b+NgKuJZlgd0MM6poKhurdQLItX/VYvf736vEuTJGFe
f32wLzN1qN63GPuq7i1w8kQowf9UM7fr7ay7aBoh9STG2MczqeBABxN0I1M5GhJCYFrhROaBh2i7
XCuhmhmi3p3G4G+VZGDDLmFfFFtGwV6/GC3C6yvDHHYcbq5NSYQbMujnM2dB69D1eSOag9sMAJYc
4Gu/sY07BqOkZX8V8Sj9kL4Xz/u1iB/aNmMIcRomhR93gzdsc/KXaCaidXU5esP0HI8rABlPhAhZ
lqmOhb1miFR0EuHjGh5nvWdi+DaIySNMLBfcpkJVilSX7IyNFbgjhQ1/ETnKadPotqIiS+SuQOwv
UTwE9VIjXjcPWHIGn1TkbyC+rM5Qxf8HnT+5q4l+mNydTUPwBteBsbHFPItFbs30Jb16D+TZbXMS
G9t2/b+khWEjlXjWzdhFhHsuPBZHnyQd6P39txDgwN53RY0VhBWdKtZ83/2ozEnvMruxuS35EseS
lF2RV0xM0xrBqUpvwXnGlZ5tPFoxQhOIjublLFRqM/iU1XCoQeFW9vSsekYdCkxprr/zvFvWUSBD
d4BnQlwqqHMKGBE+iDHpMkBchNvcwCy5uGkfNT/cilkxfJnDQQAPSyYDttfKIC6pnsZ23QHrT1m4
vITcrTSV4gAYiKiyGgz0X6j+8c55exUV/zhTuxd5/nneFZtI1z9QurAgyHGaG8ZqBk6z4oBH/vPR
G9Yd8bGQuedSkX3KeuD3ZSGj+8dei56Z4+CPoZ8d7LXQcMaqPKtWxTHk+9GN7+Min1+acUVVe8JM
BuLqseOwhbcxiLTcvDxHuSgN63w2Z/+a6xlloxSoQqFw1vElpFBdYs7D5URp/RHNujDi0wPgsgpH
YPn+hyKUvw9Mj0CkEujuSAhIsAYKOEhMy6nsHosfRZstFHn3fC24etQxL77QxLfwvqx0QrycQL3y
eFia7dKjMwSzhe7oB4FyyAsvE/ob65IuFaJGSeFn2cib8rIStvkGqKm/mn0QuNPmg7SajTFppnda
ORELgnXxZjzYJOkoSd1A0D/X1LsZ39hDwC68FAuzh7mmfhhKvlV4Z+gVDznOjkkAM3L5palsfH+S
+ZKRs5bJJtHtetoINaFE/NXwzFqjW4FkInrRDZ3lnebK4EzSXiwTE7nxsxezSlTZqujnM6rQCKK3
yWnUFfzQS4bPqb7wxBQFBrGfzDKID6JKrlFjNH4dby48Ur+klg2kapIHDoGcqIPnglNPE8GT4voX
ltO8ljlGnpanusZlDXm6b3AE9Zkn1M2mEkgMwkHk2XNU2zRGA3dwEyEjOV8dB/EjGzAnlU8nkUuf
49ozNc0RHWcldQN3MyErj8QBMXvukmshIgKX9z+46YBZxl7N+4rnL7+AzCbjjadQ5GcYGIEQEr7M
7EALypRrNoKYVS+mFz1eB5XFYbMQaLqYYT5OmByCvfPubwuTFbdCDDw0BSLTxVpNs8Obm59Vi/kw
43i0LTnuasj5ksFi8IxwoG8vq5YmgKTCBP2+zRWlL/jfKh0CdgygULTZCihOadL8LeGHx9md25bg
Vn2Y6OeWP6C1nhQD57441NmYTHT1W8cYtToMjiwfYnVkB+K/XMjHXzalqkGLz3KjmW/gjAeptjMZ
f5ox/GXTbxbTXObyBoFAd3Dex8MwovaPsNRPhym6QBC/Cf2oBqsFrsZ6xsy3waxJS2YBk/1SRcPN
W7kXylClFIUwzLV/2EXDNkLbzg68uY0K/pZA3PswC/PEtWAnZ8PjTAUVehGwaz13vtcoxTkXN4S/
LQZnUBUOzt80YS1vLuy2TI2mFo+A39YH7Z5EMkUB9jVPML4fViGrvffMy6eTCPZZptH/8i7hhK/n
awIzwO1M+4DQo1IKv7nk8Tb2FRRZtJM/BAzSTx1CX1hbDYmkODQjYcqvXPurt+O5uelTlsADO+PL
ve2gWxgSEsTRY8fSpJW1t4zwG1GkNs5tpVfAiGmMDgsHb5Ia6NUDboxXfwoPi7JEPnL2KJbDUjwx
G6QtH0gVH3G2aq6bWn9aswSpFcpA4vs9l+rRA5b4X/GXpKxzoKpPW2z7N5Z1UfYQP6eV+5jUsPad
tKmo5paWYpzYmvtevSvjKhjOl+qVGbjvg2XHF5jfOAYHmeOsZhFXn3KeCOeiTuZ3ax4S2NskC0PK
9ublp70ueqeMykGBLtjaOMs1cXPf+QWCWUkpfrxc9CuksqnYguOcHFG7bfxTD7JRLxyBBBVfoJVj
DMfdKh6y9MZ0AtNLvFlRkLFRRbdHuoYINUvXzi8wmcpMg9TFGFr8kv8ilyoV16FW0la6TSi5NeHT
oWpcl0kiVbXjn3nW4+ByZYXeKVAbBRz5ZKTKsVk9mHELvojDpcXlW8ppDNnDJTHdG9HECMnJ8fE2
j4hA9bOh8aAIfTK0H5je1g4TxX8+YLnrq9YjsizM8l1RwHUzow7SJva5PNDRSLc0fVqzv/sZtZZH
XhdESMtoVTL5FBulu8Sq1sPUycDG2GWkLx8LB1118kUM+7yk8dTwWLvARelmzInRGa+I8F0vYde2
AROsXKIbOVeElNleXu378d1mvubTE3/jaEMqpZ57qfVC6pallQhY7CNFb5Xga3lDJ0uijVHXxVBc
U/HSd92NstlSu9zjPZguZQ1h08QWJiLNRhh8k7gJ18+eWDBxuo2kloq/eiRh2DwOd85KeuFMKxsE
YhHtSU1j6iEkMcpwbPY2qCPWaWtQXA8Qpo+3pBNJSkExkj8W825kymzHHT/WKvI/sFGp/y2/7WjS
owldgI+5XgqUUrm5YzRtMIMDSkwfOJ8lWwW7OGXehr/muEHVq9kyGNKLuGpb9lYDaVPXYnoSKw2x
hguxg8hS8Yd6kGz0Nh5JFv+uP5YOxTjqKZev7WZ0HQXLhBUvDI4nrne1y8dhJBGwky2nlMiskKB/
HTEQuTw19nxVt6aSRqdzqkxb67GhvFn62OlG+o/YobvbuJihzSDb1aKSvidBH+QPyl/7nty+mlcG
x1pJp9mYxI7kR5ZYVJwuLnP2Nm/ktJHsPXu5hjLUBvwk4x0WJMYaQiQv82Wlm0dXo4THYeU4yGea
D2VC9VAZ/IQ57YH4uWz2xja0zBAO6BL04LqaeXOBbleAbyuu1DFC0jzryaylDMHfVhPB7lbDPOWf
aMFgMmQN8odBmkWUxtQEl+Dw/pBJQRlfMZyQU3byKK5By/R3cgiJwOPAWIF4wy9E2DbcKNEg1aBi
gu/4Tv6C27GkK8KRWWAkoutfzyZ5/umGkSonQMOSQp4i1prCfqb/XuCM53X7+ZfvuVbQrEnA7fkC
tS7WrHochFn7fJ0qR6X2uf3Rpf3pqYzGpesOZTdsps1Sqq7c5gl+dyz8hib9AKhNaHq6TMRsvqbx
GJY7b/yHD5uAv39BmAdxnxdy6XTHexgryaeRFiw6zDdNNoLME8N1nflV5+TBfhKKV/pxoz++/qpV
BKD+j3RHfZZ+kTf6TWdBcDclHeLl/cZBdw8dAMRyjPETtjZ/OQrJu6gELhYYm3Jm/mE5qbUwAK4+
Yyu+T7O9Fxi99xHLFmNnQ1/qjpnIzDqKeuSiD+QVNUBtJP/+5FvqFlv7opZYS2uQwcrqS0R8I6bB
StJRIQx+L9jMTQJsbg4L/m9IWtb/PsVFO49CDMF5S2ihFa3HzKeThuxiL5in2UqumV/11x9g/CjZ
HaynQIJBMcv7vYbyJ6oUTL9bLX3dgMy6XDWWRLs2LX1O51odveDpfqVkx2sWkSYPNW+gCu0RGy2g
/WzpxdgtY2bE08CLTmlis2ypvidLzEUxXPRzMfQjpc5CXhUmsY05zXjs1U0KEP/c7o4N+BKc6ETs
9NY/pcOtxYGOYSscQ++yoqciFgaJVat7fp3SRVhuKn51z83E4cun/hnTJq+FMADOe1rkGTN5R/aw
1Mt7UHsIeC8vDhfoQaovUfFxwmC+SCuGhLYCFr6tdal2P2+acqCtbSVHaF3MJySYthfJgJHfSv5C
AGIedvJcaoJJWl3Fx4Dl47/GBKGKw89xYfcc62kMGKdHGvmo+5YDPRhFnua3F1ldcgaF2kFX2WpT
QlFQle4u616tc3s83yRfDK5UMuqChi6Ob9mkbTWzFXwHlrLCUf1R2hwQ7/XDfbg1FSTk5GfKmuNG
O9p3Umk8AEmtXEKryC/l7P5V7+JaogNI2TO2LNwTHVvz5hDhkXNylX8VWStBuQc0pfdtlr4AUzCR
OYP9azhy9UhTYabbJM+aIDp+rPowg7VoN7dSI0aCFLxMd50oz4o7FVPb8/VzcVJ/SLYR+RYjpefq
pLjbEnDZbb/tIdyuRbqUFi60tvLt0hVVCAl4Msr8i5yepB+inlLhdVRF1WASv2nn1rAVkJeer9LI
Lgt1zW9jFQmYJx8DOanCBUqm6+6rpEYR0r/ILFmi1kzT1idLTmyKC3ykqdI36s6yF7U1Daat1WUj
L+Gqea+DCIa0J7XXDiwHsR7zDjbhxWxuwhGhYYBdPBzdG5C9h6bzcGPDWCVZxR9zLTmqdiKl7vFH
V9/Dl9mUHGyslgVGSyGrORCGuqheOqUlReSSc/xRP5qjqnV4HXotjwyqdZNJG4+0HWd4oF5qfEK2
dNkG9+WcMmZVjlH43R1orm2ZK3Pm41xDMrg1EX8YlzcVIhFBXv/qZjsA+S1nz2xEKYIAQZAcIGUV
f4V2eJ95CNB3YM5asyhXXayBIjYD/vJOkPEbQpcKeDwWlSfTCDoMV+7PZzZUavJSB/yv4JoGTTrR
wAEcnlOOP3wNSkRzxE1g22SPIXbU/CxizuHAL72kgFSz1aGls9z97c9HR7UD4o9Tk3gs5uHOvJUi
fXGl/2oEyJqvDmLLdD2oNhvu6Hm+tX3RM43c3FIkK9VpCqt3dyEzmnIPiRO2R6eggl0xl5N+DxMF
dxGepSbR0fNI0nEvCILiioiQ1MntwdOBZq+YDGFeSSdK9sJB8q3iqiLEZwye1sgGdLXAet9eA/f+
BVgiGxGnlQIl1UYzzeiaGIa6xFHdisyFgx/Y1/mSO8mrlkVQVeDsSY4u0Q3ONhBKH6oBPkzYVUeo
OXJCvM0prPv49acov4BueyyQKyCLGmEgA5NqI0Nuiq/pFoMAHRFAaaD9agDuid74DPQNucsgCwQb
pGiIndUMGQ7evsrPyDgFUGZSKfB2o/d63xdJtfP26srFIoDLncKXiBwEh03nxQSOI3Cesh1ZouVy
MQvipcFK4M5gqW2DIx0ITspjM2LSUYhHx8loEb2A4hyO+UU/TC9tVv65RZz2lzVUWEtRNViaMPPr
2V2yFcSJZcCdx+17lMQ2CzlPnShAqyPpLbVCajL1GiMBLmZgRSmLrK5H7Fv81loizGm7AdD4K+rM
70FkSzKIv37RgeYqMR0DsSwx4R6PkIs4KpIfiAhRd+asHpVYx3MDu+RDYH6Mdbj4/LFoLoO863Ba
vzuxiU8+3RTnawGLQ2CXRdq1/FA1VhoicrVVjuWYMBjgK+UO/qDJ+89LN9uT3IN1AkUcToox+80X
KpL7/mA9/Ou1JkxMZXe/IQ3xnsYJVFu2+cUBWR1cjyEE7elrH5P2qmDIrqRf1NQTgxKow/ORrajJ
VBIbE3MzC9KB/IRmOMcaMIqIXuHJleELBUi7wUssZcgPbm9MFMuryupWiqACUOclIO4SYBPHkpgI
h/EgwhRKwVpvIsrMGl5EX0jQYhw6s7CzCsjLjP8BKBEnGhR5004+j3B1edhV9KvESwKX7x03Vp39
aONfhwRqbMekBMeJMEssAxuPx9m2gcxNXh7Y7TjE3S5b1PI/L+s1TQXrxOC+bFdqDaiLRaMqwOmM
hkfAW/m+dpYlkwknFVGXEYiRYWoXLeifdnTuTAPEqIi9ZWuGH6sSsntU8cIsiyMLIax8ma33vkUy
CumURv1dVUEcCsERcZOCoZW1sz9ernoOs3z8avWkVQL9g+fiFX3JUADJ7eiRfYTLQ7iou9LvnqYz
BYhyOa27cKi/2FhR+0VHOYad7oKK2jIMrlkWmkLesF4ScHzdPmVPKsK+8IMX8lM7GT/+zlKocv1V
OpSxUiJah+eOudPoNdEDtsx9MHW7B5arDwS5nkBnOeBUzze/fcB+uV0NRMh4ESxryg243V6jnHM1
PoZAWYCVnUOXU5e3Y8HufnqSWZ8lJo2nBFAvSKPVq6xaMX0B5uxF443+JFkp6gTp2QkPue88R9Rl
kpQvr/FsgIEPB1z+rQ99pG1t9mayrEzImBmVvBwISggA5JBlMhyettUlLtO6DSwj03xI2ABUMx9Y
VU1vLP3lsOdSLYqoKC3hlDPWPRSJ1wKa/m8npVpA7yuysCI1eM2+fEVq+o45AtaPfIJ3HywMbA7C
iU+ZlDBXYo3ieMxPcDeNpKHCXXwKSe5XrxSrTTfg5mxW4z1zOFGOt5oJw+b3G+0sZCc+vaoONVd7
kfs95RuTpjpUDfXc3XKo7uQJBkvl0+jjfziXiI3GVNjM+RWEPkS1lUnN3U/klUfEv9pVuIrs4Zy2
4LKijQL05qSbNv6TIG2Q0ySDfjly1TpUdeyIQlySY0DzSHh50DT+9igJiBkKgB0bY4O0Em5cr5MB
/aElvzNVxgDBlQTToc4fMqP78k9qVLKxNmlQ2e5ZsNzoDuHSkZgS8iWMVzrlZbK69Yb2tkq5pGOd
hF5MlLXS4hSJmNhbKVTxyzONllcZ94Sspw8ow4xqM9kVWL33LRC5hulxayZRZsm2qjwND32fMXEH
eHX7BkEC+CCePosTcJgsiCPWkCUQb02WZIP5XwJvxbjnSDp1Aedj87VXyInojTIkiUJcJyFHfmDQ
+UF/U+hsWV+jOKTOyciqMlibwgO75fLegnJrrnOi/cIdznQM/Awr3NJGsGVXd2/Vj+52jupk3Hp+
pz4idr2Prv801BZuuKh31cZqfva5xFSCf/wRxbd2pFNwXPY1knFfiefSXZMqI1KkqP1NNnPQHXa0
4AM0UQtHXxjQIBy9arOuQ8wV2DzPVlLBnASf0FADf9hagb1cbCcaxknKQRCikPIh+gxli9WKmwwJ
lmz5QWMZCOu/6Tc2NCGsQ6RF8eDIJaL5GkkI8O0RJl+SHJLoSIaLyiY4gUhs59L/+oJQ+FwnqXbQ
AocNPA6nHIq4JIIZqGvWRRmTApG7k9yDrm6m3HiVmObIC6w9sUCiS2SPUjNba/YN9ubjy0vDoF/B
yNphTQcSU/SMYavENRH+2YC4QGbbQZ/MqlYLCME/MkfteOqKgjMvLonqEAA59kvfX4lfE1ni2/xa
sIng+R+3DWiE1ta1rB+EJlgY38jqrZY9AcbuHGRMZjBNpoJnbw7eMnmUbf0HXz4fTKrfUX2JsMwr
zrOSdqJEbkkm0Aya6nL02nG/fYAQXibejUIZmyWOQu9w1r746rH/IfmuSc5oYQY1N953Jbs28iO6
VxHcVekn+/ufvya1ielaqXbM/dmGzhhvrJ1HdUw8zhFqDK78HMWI9uFDTTyxhSghqVSMU3uBdXj3
/a2PzwsQBMgyCKTc7Mjpui5W+VwpTElSpOSxt7elQw8ZV/B+9u0D1124xSRQC1UmE061l3VCX8EK
NyRBqNCsLLoN1rLE8NuvWjTPcKfxxRkm8YDs6BIftG5WnvQVt5/GEJXc7rqFWRJL+GiuodFcida0
peBWxxcT9WIWTlIPKrSMBeGgXMdXUOx8ncAe9wEbDZOIFA5ftG7u/Um7/quYqxUgRKV8/aGHd4t8
QQXHQ4C+jpaF9joY16m3Bf8MX8weQ1bLRoC0LvoNSKtNoWN5rHK5W9To+UpMnVv59oih986c35wv
3mGtRF/5xFJur98LeUYbU5m1fvXZ5ycBhm3unmk5H3610iM9nuql5vudZIEZ8Ga5tthICwYeAtu8
yklAGURs0aGlPlpgE6+eNtjdD8ZRpgpKEl2bABFiONmx3Hb1aQ1oM3P0IL/bjd/Oo0z+04swVmFG
brAehCq3lPzHZmCG+Qi+nCAXvWbVVENiZ98jKvK4Ms6KOWES2fQJIleQsVu87lh/NDls4ikIdIat
2n++xKYYnrYB6xdipVVmryNytdD/UQoVa58qM/etsu00CFkt263f0CkAAylt9KTGAhh9KU1xTgpl
ZE57SfuNqfgN/J1N/wYq2512DJMl0XDN+TqozxMmx2h+jt9yHaPbrCEI5FQIOfkbfZ+hWRCe5a81
lvSsUeAtT0b+36C5iUvhmWCdBS7O0TwiUqFhu2SfthE0QHNn08rxSY10KvS2jD9CyhexsUYwvNQj
9ICaQpal1ZgE/kDEy5fyKHO8UMReadgHBwjUjxikOPfJ+W3Mvht0jQm410+7Zmd9nS9Oc1Kd5W1f
24Cy+Ln2Xv2Lbq4UfMSn9vcXerRBA3Z9ybwvUF2c4PMODdWgTbSB0fVFpKM37TsUNuUCMxw6zFyj
Q0PkHn+QDqx3hUwRvt1rRurkHMegFHFlGdEES6mpBLDZ8cOA6ERkg/HXczfnwkgkI2t8E87fH6dK
VKNuzuloTpvSoNHhUe0s3xZ2Qh2y/bkU0nBzNKzOfyVJ8kd2FOnsIpD7wtVnq5b8e/+X5q65CoQI
Xm5Xo9bvfvLPdnscsFIfW1oGF1b59U7/wb78AmzIcvjOhEsriEXxLllQ/8euLJoiDXJD3CBAPnDz
aqgX/1ioYBcE39bc115L8lvhYLNGIxBHT0kX+rNolKhyfEIvohbBkMZ+bPt2uWZGwS96+tm8kj7T
X7ABVUxnLJgkzFT6dvjiyb5F0dvp9XWAXbxZIj8eebT+IZQsWOvgPZ3Gmb+Ik4WxvYVoA2ZVCYj2
V6mOo32EZQfkn+3ba1ozy3R7OMyYJ/iY8IM2/S82pzgDPB/bjSkkl8ZuCJS+tXU+bnptAFQMe2fv
yJjHsKFjLR/bwpU6mitqhXx/gqIF/38x7xrAhkAOVsWlvwyH96F4/S7Rl5qnQ1fd5booLEvQE680
ZREEY9WhTEj1hmH0vw5/Tuwcca/PwHi6yoExgT/S8bKFEBGXvvK4rIWJ7TOt7C/mGYncj//cBg5C
jXFVh2E+WiaJOqaMep3LSHbe+fzYfZoOCdhb8CWsQRUV2tWcxVOBstUNFMKqyOD8U4nWfXOKOF6a
X/c8ciSfHH98H3Pove6rNdOdghicNPnGagHsbcy8MknxLKq4c1EpPeP0hoIov9VtcxZoVO0ud6wy
8ROY/Qtyr/ZZMm5kqxpniB0Jgcnvcnvr4SMFOTgBNOzR7qTHjJFm1/Ygc4Ds1fUSOUd8R3/PWWnM
Q3xcA9RpAp97IrEMHRx9VXjFxQX6bjVIygKxsQ34gcocqeicx30YXYnE4IbddWP2bf6a4o8WwSNi
gtqBI6wQHb2eJyn+tKveyD/gSO+2k3jJkcSMLcqQ4pYH0/dK0qQZdukp0YBNibb8qUiOf87SwnrN
s+Aj+Md69FIIvKnrUEZrWQKsyDMRtSgXDRUAIUEuqL+7tRviLa99ATmqgBpr/xV8asPcdH+dRvis
UjBWdoZ8hCGn1P/O4JfIocga1E9jTzW+LeBvaUEkc2wqzfWAYLj3OF7132I/zK4HBa+aU+bqfc0S
UOwDZP1Vaqpk1vcxQ4USWVngwmjMCsqzEnnJbCAl1v8s2E759p2gwAyYU0Yok5txSAhxCqNHHWnz
DU2PM7kQQ/BnvAjb7V6Ez43X6keZquQnY5CQR/nqwtPfkQmbXHCVvSxAZrA1huvzwI4m6viDtF5T
JLH9hA2KonH7NSI+x9YQOf/QSC0v/ewWmrWTeVwtMdjYm4SJ8nK3deM96UyOaQPMvh/IuuK44Yhe
KSzhOp+o5SbXLjss2iW1jYmeku27be/hOzBNdMzOOzqxAvfsN+DkSTDYBs5LJGMD7yovfa1G/UqI
D5Y3lVBU8eJjn8XGj2BCFEX7BRgxaiss+ONadgk8ZaQmjoXDKGG7KKB0i5J7yAkqK6r+dIzT+Juz
XriTKGQupyU2WYjsnLjmcqUwQF06FEtZ4tkHLwBymW0BSLtz05RGgJE7pg+Zv+iGCH6cqbx0+zaP
A4lgmZgIntyCFRhOoqYCnSH6QrDzPZK4IDBbTh0zf48jLceyT+BGg5MtmnkSQbQzQnCda2EL2cDM
2gNjp0uoHUe8yQXJQ7vOZtTMdFekF6W+z24K0h7+n6R9HwJL++vfrOmRDkzUBWi+5Bxgl4z0D6K9
x1BriwvJKqH3d4UwN4SfNsSBk6o9IkDwDZthK2ptLZL8KMzOKjZqtFNvOshNnPMx3nzUY0BThmNs
7PQnu2jgTdCc+azBmaYCyvE6EHbWmTCVtruMiSPCPF+G5fbzMf57O1wx8XUpI70HQ1rI89EYh2eZ
IPe9szlQzKDaWFT1MKp7FyODdpV9Z8N9PelJ/JWhiJBJ5e2Azlhhk//cNezu0hpE8rueqB4m5vBV
aXXdaQ6L4nx0n+F7IA6lo7k89SQUhJzyKQrsCEWgOMgEHn0G3mWi3xSHi2E096bitz/CHZb5OTb5
nx+rUfgwqCipNzk3R4kkqVBoMdiXcRbvyFppdIMP89y3vEQ4Jp620G4TyQVyc9wKmh1xTyBSS8Me
lf7TWEV5dXJMFsviGO7eRs4HEq4bs5by/CsFo72dK9S2uk9MtM16tj8Oawrtu0oYPDFD+EZn+FCR
8C9Z+GPwaXvZK8ZGZUaCU2N8M0Kn+K6PJ5ECewARuXZySqHT4OtpMSpC7S3shixZfVbAJxPbyx/V
Z01guJ3tLsSdmNQr0GHsQgoWll7BD5mCTTOrgjDITkwMUrGAfa/uPr4bkhW/F+29ito16zmoHwEe
OwhUWVcKe1sVA6kZXvanyEx0ctIflsGTlcV0kGe5Pj6d5FGU1UbyZXa6LPW+bW14e9EOQAH7YX+I
oRDV+gHibarEYFC3yxOapwQY2vKBOuXehtIYaXfg65OCY50WYje717ILo4BG+gCSpaGHq3T/bB6u
IjqjM4WwfOlGrEifKx7vuVTmMeSGXRakpB1K4PrW5OzZ+WZB48ZiYhEO7GKt1y5GYWnX5GHbOcjw
cK7PBBuKs4gHu1TkCgbvPHBbRaDcCBS3Vui97Xv8xMa2iY+TXE+edRGwHdtKrDGXnF+u4nHLtRNB
b5ZfvoOekTv63yxVmg/W8zDCKM0ZHjwbdbZjz9zcGv7CAbd0xtes9dOuEOZx0z36Wq2paYKbWYT0
P5BCmzkp4IfxFiO1uQuAxRs8T8HH0YeLPe6cLxbD7MYiR1jhSsnhL44xSrrrNhhVPqTrchvyhAYb
sGMseoWylzWrnjHo4dFny9vFk8ANcc0oJKojoIsFay+rxFiM5vSIzb9tt0iWDDOYdIZoBMg8KafM
jzpzADqF9MY72dbj9GLR3PKmLZ2++vlfWLTjKD5k3y6PwIxTPVtRGLNh9dsj9peXBf0GOSgFkrOf
1rKRYawBos91a5AEdTstZYXjDlpI/+kv8CuBWVijuCUkRFXKZm7Wzj2gglLPUuybF2klg+TT27p3
N3UaGoJS114McLOVKAl078vY5OaAj5h4VsMcrQDS7gtN+UeBrb5Nw3afB/75q2aAgUCl2xsI/epQ
vGs0YdhahSKBsNg5FIdizaXEHHxZlG0l5lLy4Y2ce2Ckd9HTjv4fZ/jf3gyFMTWioR5ugwhfBXAs
xOcKP7V/fq6SPwLl6gp7pbU3+wrIc4BwLMXsbQ2jjB8iFIpv295ElpN3tYMdm3B6xHkbBW0kofek
3TySAk3cJDQ+jKvebgJyQTEUjs31BbMdJO2UIsbQsuO6PfS39QhCgN2uVVSRwkaaC0s7dGmn8lz9
fDxNYD/CrIr/8Tnc5tyY1rkZlb0jPH3h0fh34RAl+jaOpSWECM9RDU1V40q7lTKl0mnIJ/0DvcXq
zHijf67HTDIwF1WiFZJ/N0NbgD50ah8RL2pbKV7NPLmjDHZwix7jmyNurNPCoBxAWcHhWNUc1cL1
x9vnGOBbnUOqLCY7t59WiB4LoR8Yqh7J17hNrnDWa/c5CMv1M45/vhUcUmcWORD8l3N0xyfaosvV
XTwDKKlUs5sq0kzALmBLltnrSVvtfHeS/LzIajXiTAxruLwRul+SUROla+/pumhBZjZ4+ASGVtLe
QM6cQqggugevSAkWWeqjuiP00o1gK5ax7v+mW1LOCu/aNSILi1BY1+shTA5k1M/bAaBFwQzVpUrl
f9hlYzw1p960EIY1biTAYP8MxWtwh5mCuJLhYCiV5gbGmAybWWc4jE2ZbakfXevU97l9aWbJ4R1V
QbHpk1l0m9j+BMj5KPc7QERuwwNWcuX0GzMygy07FrjZXf+PTu/bzsWfrNeEYggzBzGt71jf/jLG
V9yu3W/kNZ0Fm//sglBbgfx2lf/quXJbpuq045YMY3kUdMarM2QDIXaYl6QNlGvTpFhUgCxI+0DW
HwXWnFpXxZCkw0Accp4CmemHBhsRRkdi3v5fodLX0KjNjr2YtcxfVXqH2Lmz5hIQralOg2ABsnPm
DVAtWZZ8KA9qkmkOGFh1sJjzoPqodAs8820oOFRSO2M7SMTQoxldYXvg0zBGirh6E16vozIG3fxj
+ORkkPVz1ohwGnOSeCYR/W3x2goYaY0O64ElCfINPmIgzHbDxV9J0tlGok3zEt0PIIix7PydaVBr
SrddZdfspYDZaVcEehK+XdYXGHVzSDNxvv05ITuMD3deg9vKJOH2xeQ7at6mM/VJZi83/Rx1W4Z4
VYOE1g+6PizUNtx+k7B1eI/HB5eepy0MkVRYewkbZs3w3sI+2AhQUUFpFAtzBLzfOC8NPd4DfZZY
W0oZZBitkWZd5mdj4iMJVlB0hRMpARFfh5fMqFWjxNhLn2XnYnVojp7SJ6D35cao+XYSM7v5ySO2
ckZsoyLyckd77T9OeC49T1T+nEiuTt4CHv/ROMw72MP51IfnxGw8zgrMWvKlqA6o64wmcyx1uZEz
GvmufzQ8rtPvBxAwE2i6q76xA4OZBQflipad1axDp6RgeiHEqP+P347D/slB+aLOdjf1BRB7v3LK
218qZgP2jPkAu7WQSrgSFvLJpVz0thb9L6yvk/FBv0MRwQR0KWOCQ3FRv2+y/F8GNIzDTGkmqS4n
nCvEmkqX6ckNhA0Ebt6jO++IJZ3mOzItPOz9yzaLfioVrxXG8HwZfU5cdZEBbRKO8jn7/fJNmcrh
qovntzmCFtBkHsqowJ8zHxhU2hYCy2prvhtjVa1lxlQrjxL4ClzfTySO9qoV0a8m1xThWGG0JDQ+
hdNIqppNoNKX3WTWeXwk/kRfcs0uyD4Btvs3A73nnjimUNwuu1hx82jZF2lK+qOgf8TJOT54k06I
bbdXnGph4JJp7Iw6/DzBq4k9wXWZXWp5RvbdwD5xw7OijBdP0uNftAYbDtzAXA+34sC7i/fKnH7c
L6Kx6OR5SK8mik5FJYfobHTOPvr7oypbBJzMEWWdWHbu0jLjX/rn0FhtLavc1G9sJKbYVTeleRW+
xjRPp+LOTwwz6LkhqrFGa04O4HZvJJ4tu+UAv6UiLMx8fGPC7+kFmDtgFWG782AvuE/C4KkNEOEt
ZtztS3/mZJuqaPinY+iiiBux6rfV3oSeKYzDwKqWzqJt5JWSvs5CGDc4plG+DT9oTfTfYM/frSzN
mFyS6ayJzrAE9JTkCre0QCdPfnUZRVRMNDe8JSU+pKey5gdn2RgaC2Qlf5y3HrdmNNSbr9mFzB6p
AT8eoKKbDcBlLzK1r60yOC7veISOMbGehKs0Z8yQoYsK3s/HD70Z5RwJ67UgJ5xYGTrGVIfMcK6I
5d5i5cF9xFuF4qBwrBAa0JYXBSsENQjXHVIpZhMCVsonBC5AEdiqSD7N8LJNYWVafuI9LG6pHU8B
fd4O7Frwe31jA4w4KeCo0T1JD4gpcb/j3kwe2dg4ygDr6gP0TmqUMmoIqxytT7XDBPI5lkvYWu1q
XHxde+E862VqGXBtRwAqO+4mOIxy8S6QWf0xq8dUSVKwsPAzkuGOOEko03hrMDurzxqUht2q+o6L
dpLEFXWgLM8BuEUycxC8z9CF7YbuMfdHrcLXAb9fvohwdBmmfjwQPxaHl1Xjov+KrKMwKq4mgExj
UA7oRzZU7X60gxG9K0n3WMVCFUn1R9VXMOUhMwiBfox08TWYv6C1sL5qlxq20a2/8v7nMB2JN43v
JZI5PhV/uEiWqP6CnQOnkazG8s4DxQ7cduJuhT/IitJXPlB7HMCiJ1QVTzT1kR9iptmZVER2Ep5r
50TlyoVnxObhzE8QCT4gwYdemvij4TlDL96R0TQFpJ2ldGEtdzbrOl51JAPYTPbjoUBsSF0Eqolg
dL2J+zqksQd3NhPrYTymzGEGRuE6/HIsOFwqsAfbfmwbxf9sdXgpblIMf5qEd8FI5Hu3zlrejDDy
ZsGOEtSe5tb6N9gAnLt/toJyE3Jfymi2rcOeuDxfI6f8YQtE/HdduJ+1yXpXAmaERGmN45a94xz3
Houra9l9fN4iYzKxzQQqWnKsbMWn1SqxcSNxjA5jBE7ZaXn2klHQTWxefhuImelAbzmWV6Yk4+1N
L1GlQPjIJ8E3eR1cTXbgFmQ9V68fY/pRK+zI9itlVxQBcGiucUhPBFazI8t1s3GCjdNfzHvbq9Ik
D8ms49gDkcks7A7kQb9E1rDUmo3LGaCNQMWpYSzV5LM22OVehnjxwyIQZ5falT7mNO7mGg73x1Qt
KTawnDeHCoRr++Izeljpp3/3oVf/fI74JxntCBgAtWLPLtVn52J+J3u/vYncbSB7l1/itAdyMmR0
lmeMiTHtN9ypM4SpoLfeX6GwvMTgNV9sHdR3XWCuZRghVzGdK+UVpwkmhedH/tuE0q62w7POYis6
gyapsZVzW7iTsjrj8Ed4hKTKUUZOHBntkutZDzaOawm73cZS2Qrxpqb/8Vrkd47YxJYo4v2+Oze8
SvyIswqinyCYJ6IsbE4y9CH7bFfEyunsJ8xNhLwpsISKN2Fz6Y813nR6BXDjXN/SKBJPPtz45m0g
WzGTmD9OB2jwgZd7Um6lcQb083bao7Fmqzf9+Gj9+Z+JD+80O/4hEP7V7Dt0ULBD0/apWuCXVyoZ
wp1vDJ232aO0egOIxZdQt+3RWjs/2I5wIhAC2RUg2+iJimK8C0C0o0WSICQASiqWXEF+5QCTHOdF
+Yc64aa5K91P+G8nS5oGI/3M37AsI3uOnhdEAflY3jelVEzdXDHkNUf9jGESwWKvFBAww1wUrfV/
+kPASHTB8j2LnADuDKwYYksb3QrJzk6We1Bf7t0zzE9kqGIOWkWD+fniBavosl0Pn2WUswMXx8g3
x9Urr2tzRWYG443I4SvbuhyyxrCHgKYlomCqPbRNhLP/tSJ5zCnmU1Q7Prb9FrecxnAXxvtuCFXd
farAaS7emkeNFgOoW8zpPAwrMvBAKqnu8vEb7zRvu427AS9vd0nKmWOF1uuVHn7jo9XxkwFuj5Z0
VZ7xm92FiDhLlXBCGa17Fehd9mg+ZR0YCcjtmRz2thn+FciQES3vxplWuTImlS4u9GGWmHNv+YA0
1aqBX1M4OsYWKh4VVBRJfgkI+P+o6wpN7P6XyQAQRdzBCArBvDVZSeAMNYBkaS6Igo1/fOQOtV+m
bW7rnbBYWHkS2tjra5LkFyuTVZD7z7rb6wlGNPN74esk6BjpTLfkJ/UC7NPNgoSWrXeyNr3QiK+S
aVvOlhzCPH1o9r9J3H5uKTX4lN7UgvVvYNQ8hWAD12KzS6t+ZbjQ+R2zSzeHUzCSkkqKA31bKjjm
IIEY5FtxlUfP1AsYQyY+oNv/iZCXG9yBwhPu+f50VbmLvTJ7bqp5mlZ/4wS+ra3Tuhvc33D6sRcL
V2YpkjjfpZyOUb23OXEAG1wFBNcxwEQ3LI+/rTmTolW2ueDIF6Y2N/iIXpQ5S8ED3Q3/cPhH1jin
ayFHJU3E6nqMLlqRm544OGnmNX5jIrf9Eana6L14UKKhKxizb6prvYnSVb6UJ8ll83q1cgkdlJQF
G0iiKmZmE9ttGj1uBAqdjvphWb+R3fbdm4c0Zg7ZRoEorQSsS9Z/xwSg7J8XiAOb/wAbkrhfNsup
oUvodoVMmGBR+dQbQc9M+oJSpKHfHuaGZLhLHycW2XsyOgPBk0FNwtZpKd662JWfBQbLud+q0MyQ
/jVOe8ic8Ps3qbro5vNERKW2sqj2h2jfKofrkY2DM9FzeipC1kDLKcGHhZPf+0wF0Srn2ubo4FVx
dQIW4zC3oA0v3jwRh6yqS8ORCF1+spOMcXgxKApk5TaZlHGLloSWbAiMCRX2YXMELnjP0nXRQDto
BfNaKEajerlmEqkXqaQ7uCYduaOF93hLlIi/zm2e3H9kfHB0FAW/L0AMFHPNySycpIoH51Gp3lW3
sqSP3eT2AnuAWfvp7v8513pWg1bqv4NCv82Teoyhno87uzdnOys+8ii7wqCRlZLVqtUtd95T38fw
4cPOBqkNISONUAeuOX23zhZrTaPQqeV6ciNIC9Lam5aGNj5IVi0lpOiOsDqDDF9Yi6fh1wPqm2ui
MzMPVZXbCwtBS76qe9YFxWOo8IURnRtvh0j3Mk9i5X39BFBPCRdr0WQN+s4c4wb8LdyBv+w7Mh6+
ggp02EfjRcxVUB3Kg3j/RyNcq3rmxSXrRsWP8zRTIY86RT8a8qVTyL/BCf16Aa/18647fOmNxYNi
P8ArEnFxx0Y0IxQ8/5rkC3huxaYBvTWtFRe7ePIyx+hojny79xXdOygK8IPYsDr5Kp22lor1Ly1P
+Soyngh+v9wOFQ5+SQ2KvmhzJvOnT6UIxYWNaWs8LXuM6zrteGZbxHpjHYnKt5nF6ytWMGj34zUS
0HYDQOkt0+FE8YFqFGtcS9EaZdMvjwTZJPAx6dL44oXq672CjNw5+OTK1JHW6sTKHvRn+4u0CCVa
1adzLZ2Epq0uXnhhEE1P/I09/+vGYWIuiB+vNwp/bkfteQAZj6cmvrr2nRyFzzYpBwJvkssf22Qe
eUN70LUFtgDz96uxqlRU+VCJpeQEY/SRaovbKfUj41etltXigBmLQcgmAF0rVJlA1juoH7pLQYsF
EEI0ldsEheeIXtwZWUfvIc1hLgvvIW6PL1Qxu2rXziDRMKMkRw39AbgfJHH2DYEqc59h6+uB/F6B
9zIKp8yEaZuP2OnBEb5UbywtUwL79rom6nak/6+tTAFV1QaAeiIQmnb7j1+mk+v4cyQ8SpePwunx
Zms982M2r/Ub/ovUOXEHlSiBOf0Nhp+UgTzYWZo3IsqfNURFR5lWU6LOlv0RQOFTVhiB4Av3HK+p
NNK7WUBCRMADwKrW9b/K0u12sdtK78YGo4DqMiyexnQ1RhIdkyLBwLEfWT81A3cboEnX+OtA7694
fqcxRH3fc6hn+UVxIhd81dcpFTOS7iXEFHxISSRNaCPPdAOmDiCATerCkY4DVqPJGwrtFD5aZ1Qy
kbH1iRiEUd/MKLoZBa1hrB9QK4KLC2r+HjQJZLhJP+1UxqK7oDlv4ddT1h0bDgbAoov6NTK9fGSY
33KKTpy9UlC+E3d3AXuyJ+Y4bI1Wd80OS4Syd2wUyrg+t3xClMxgAF8in0vRKa1SdJpYQGXzONOD
4+d3t3WQeVrAh256NEiMTL2OndLpsubI/URgEaNj+4aA2n8Bkm3qFrV5NLP5zQZVtt3dXqZzspMJ
F7Z9BPTi5CryMoZC3HK9v66d+UClc3oeZb5ZPDqCnN6T3djpfSFFMB8FCRCsFb8qfyl+pZVJbFeT
sylChNzHoTYiW6YKt5YXK9H/bi0eEAMwtJc+Ytf4paLaUvq8y0okjP6Yhg+vrIkXCcJ70Q6O7pKx
1oe2UvEzWyk8KYpDmdBMsOTN8NG8PsJWeDuayge+OVxwUzg4I9A89vJQfpX/JaX9iNlLFiquvpa3
FrRFRZsSesnd59qhoPEYN/G0oqYc0GKHS5A6NZNRJ8eu1mKwPoQo1LhBmbBFnCWUKKR7GltQENnE
j3GfAydEo62ve9pnlNqt3ae6ryWkF0BnqeXEbmOz5SnVfTHSawx+WTvPKSdeeX4Gd4w5K+P1iR0y
JOyYBuWTjNW0ssoMW/npBnIHlvG/bbfISnmYBsmiFVN7lIYH8N0QoE+lJiZqL2uZ9NM4f191oxGD
KNxhKfxsLAUfm+FO1GqtOxTQUYCGXCxJZIFf3ip9t6pBR7+rASiByKfiVRfsTpUMDmh4VfFaNMFS
HX+Vq988TJDtjEt+AQvllgeE2cKxgRP1KiWHkN8i8bZQRMIEPKwEc+I2rTFiNEvH9OpODl77huBk
fIC3aDaj53mRDkwbUntBL6dQy/squsVduNDO9Q6r+ozf7GlMJzdow6GHogGxl4y/YTcdl4+WGbNh
Ldnoz80bTokANUw/UZRqVQwsVlYcjbYJzp+tf+ItjeB26EM/03r+HdI+kTBXUSH21cTc/F4KOrOR
VGE3i0HcUzKaFtuFJqsAEBwV2Rw+XlAoY509itz1JM5BxTgYoADGHjUfDwSxrHDyA8YfHOYea2W+
LzjV8b73VxaOjw3UAZWMukTiGvLf73Ria2u51ufAnrhn3Rqm5i4NxYwWN9kZMCCCf2JvlxV/VlKo
JMXrq/2MYQuZfrxsbb1tO1wU1iVIFSQwQy56spQ+96aAt1YToKnH9dnku0CdDIpD2vgwxrhugOfb
66Z7iihkp56IF7JCuh9gmOOgfwH0m9tPTx38qYv3oraTydzs72BxZrWMakPYNpligdR4j138r4bh
BeyaoQgs+R6jBOU0XCgKo3P5fxR+TSh/RUeVKHhOi5MnsAu9nE0hUlN8myvfuI+MqKa7cnxFJ5kb
4U1slpxDkHHz1o6leSPehrlpVEn89hb0lhmUvBdfGeR8mr/2DfgPq2YY4fM0CqWJirAy2on6MErJ
7YVNcXq5GV756Lm9sxsePCbOcBeJlv6nF2g0/UL0lRoSaZMRYdQEnZMcVHCqOfwP0lumMGy9mT6J
1rtRaMrMwOKmNmN4Sjzih3We+yPmzSnBjgX83qX68tp/E0Rw0JdpjXBsREgU3aq500d+FxVxdtX6
QqqIdXHtJ7QJimlXDQC2emdBmgCQgt/xVFiuiomojEI7Pl1Pfu0lZNtBEW28Psyj3O/SCTc/1CuH
BnJOy689P10UM36gM/roKGQ81eIpIPLn5wxzpwNlVJP7ZO7npljqxr5u0ElVleoYsrmobZmRRlJl
y7YpaKKW3wrOEgQNSme/EdleWImUwGqcA6O7o0Gl6EfGng70jzQelS8D/tGfo5xjWNx/Lqpyr1O7
Y44nsHm3lroZ/QfCknVBIOR9ZgF1J5T/pIm6JYwe3icgqkZyRWhFMBLovgDBlCbWCDPjsgkwEVvQ
L4LWwQ2PyLRd7FQDc4jxzw9rWhsYuj+Y8P7rHnKEMPcUdXcNKO9v4J/EYO+tAM75XQKDNe4CRVTt
zjg38S0fFbGUA1eEdUV2sKe7X9ojyNyb3NEUStOJYmId3rr5TgzszsxtALvVE+jekMgn29lLemfj
8IvE7MLGqmBVLvke3f4aMKeKXhDu0iv/cjQjKs4grwVTJjKGuCzWMdGimCiQGD0ShUYH5V2LaBVm
pSwQrTbe5HlPn5ANOk/+y4lKN12FdMfRUC7zgs1ag09jVE+e/Ipu0hVxJRxJ+RgdfjOSiW5P+eqn
xbXPxs7Jod9n2Pl0IRejTzxSJbEVSdiKQXnpP93/gte1Iw2vnV1xdDvHLXcA5r6MCI8FcaqYdNj7
iHhIZ+HmM6kpEpa/6umA9Coy13VSFF3U6+WX+fSeNdL4DSRF0Qhc5WkZXblGo49OKOT3nS9tJGx/
tpcq2IKEc7O4MluVDBWjqvxG2u9KN95PjM8h11QQ21LzHTMNvxnpAmUfsRsnoFq4xL5k8l22c3V+
fdY5kofLIayKsI5tjg+GQs+ZkZTeuQGzC7C1ENLRlau2s/cCVVv0QiOiCATRt1bwKnQYaue5svyO
ntysjnpsnQk9juqIIaqCYYcibdTpSfd7RTbk6hq67sPxj/FNGrjdo8umlPjcIsVtHyr4qVv0NTyS
0QPl2VZQspWYjO0K7Kah77RWCtA3s9vXc2/9y8iE44/XceTfFyywTRMr9dWKFnL1zdJkXEFSU9Zv
O5SSfCJZhCDSsa4zrElpPBU+GPSpu6O4WSUGyZl6DtgchPvSlxkGJmJqJT0ZwuN+iOJHsK9B44xR
kXlfxpTy9N/SGB0lbVd55iF4BlLpHTvJUX//rbHm/rC6quempXBHe8Afl//iPhdngg5coumBMt9Z
ZujaRfK3jonZ5crBieuCdJdfAyx5UwdZTNL56CjNt3xt3i/i0mYpgjRcrK1gvUrNG+9miNd0EMlh
jRM81piUKsqpceRIqgzu/2mC3aWssYdoJDE8x+0NmFIZ/figYzKqXZDjLdDGs/wF4DSg9eL4/s2B
G1ppNiI+dB1+/wIs7pozc2NrjJwajEaR3CHcpTko2i4WEEvuxTNwra0tM+U2mXWD2hsRB7tjjOQc
0LWXhWIYA89nfXtiUeVoI+lMZnHHu6nEDSYL/b7c0zyybTHUg+W2cfOO8I6E/LNi+wmYzv1GZQ1X
LBo04v36aA8/q/sA2MbZ4wAxswf1RFFj8CwLhlHndGcItAXbpasGG12TJMJNT9+H+fhwbGbplw8S
khEsZ3cCLRicPosrFnhLc51xOFUEx6dKrpAZxPjfcysjj27W5UIKDDB8rEdXzDhqQdmWnkPEeeNs
62Avl0MHpHZblXmP3l5QIGIsv/dL766wAv1DpUdP8MMiknjRKLhHt8rMcSjmAAOcm2o+x0Yxntrc
ygjKN8p7KpCX0mzLz0pL+jsox3a1Z7Ti/eL4tirBeMcuzPfdEla/rLYc2qUSic8gQfyaaTXDUI2C
TxKN5WXH7p0u6iAQFoARAAvqb7BhvzHx/AMDCBn2mj7yY6nqKYDIAJwA2y/5mnguqNqxbVxNr2nG
/0aSohQxxTu/N6/IubIJVRBb7gFaNn2EqmUZ5M5HsTUx6A1He04sHYldKEe9avpZzfYV9d0+3QmK
/RcDPOwDnM54/PJp8WRGefXSnO2bOSdECyjHIqCistHuYfM/wFy3dMPlSC6vJTCwTP1SXFZNaeOs
JBxzsbNPLJ8d7U/iO+6TRcpRFWw2IqAgX8mSbhwqsQSYj8oHpsprGYTC2bVUvBCujb3RgIDtg62Q
Xe5bKl5RkObf+NiYDUWMM+gPT/B7hqorUPwML23rM8eWl4oLmfmKLZz1m2LxSe15Ny7vsdX7QiYG
pVOMfNdvHs3sfv0La+nA44L+9cqcan0xFFP7FY0v+JXJ2HLWDWOvx5wQBdWq9iJgadWpweX8WiYW
hqTrHC+6F6LTDXdVTtb8pZKzrFfIrCLGNBmDgP7yneshbGIWQM8kvkC7CTdHngd2QqpSjIIUiGgs
qDPpcRrZHFyEAKtX5NpW4evIJtcHGzgZWXTdi8lQBdgoCLELztcSPjqxE5w5yqOfCbmUapwJxHDD
ZiNLHZB6NpLYkCfMn1UBGVdvhP5Hyhhsbdj6ElMvbPyHU3XKP9FLEcv5gStLCdywntj5wp5gyUEv
ZgwiWRp7R/FirmTHmr4BIF59DeiEsuTywHeMoJ262lsHPBO1EqqYCUbQ9ye5jWgvFAKRyk8io/KR
4dmQFRSB9J68wKeGsjgFhqmZufVOsK5Zb0a0ypvvQWVjwDxQoVDiorVlRjBABr8zWdlj5dgcSpqw
U2JmfHoiiLnyCXDILD4bRGa/iAKtkkZpdOPjWVgLyVT3YqJ/avzlTrb/CmmBX7r4ABjkOYgmtaMC
x4Gbcsji/6zT0ldQwEeMMRc91sVAy7BoujEKHORYG6ji1yTSJamVddUogNO6YK05i5kRhv94nQnL
ZQy/USKVvg8zVU9eSQzNltYjhzKJOIdaTB5jbgqD7l0EUt11YQEexy6HP/rCpunopyvq/VqvSFLd
uFyeBORCfpmoWfdgQpqf68xnn+TtKGzkdFeEI1+qZ/JSzuN3pv/LYmU2J6wQ8qvAcBlkj4qfvxQe
JP99LL1Ej1RMx8KEPTIPzqsfGaOTX9z9HVeW77Chp6n6V4QQb4aj9FGSLKuu6c2Rx9VxZU2eDgqn
r+UmRr5EiXnZofoa0k5WZzJ9tpRm3tsTMH9dU2RBnQXvFF5k2+mouEi06WYcaFesPVwTkQcFV2Xk
fAP4AUFsJXjmc2qRc+zlUPF+FeaJLm9NFPMC1c3RxP8/qu8Xxezxi8I3r7CvRnHoMvAT9BCjwXRj
TF7LRoMww+MOOaJZvxV/ZfVCihZx9yAGUu3WR6y+O/7RMpp+y3U+R5s7RPAR2RP6QAsoXUBadLMb
Bau2o6HZbM7sh9LOWtU+gVFQ+JPtOQ2NteC38tyQ5opq9cKgnpafjaHzF1zI1NNWXisFdskcnPO/
nEu57O0qRNOlx05ulmAG5EDjaZkHqKZxuc/0GKNUQnss77Hjt/ULLygbp75rAbIg5hckMe8yN/XV
13C0es6cch54AjeiJrhGvziyl4BWXkL59kC1VsT22LtcUdOLC8ESLvuBMwM0mc2kMjOXIvRl5m5p
H+3WpkuFS2E2atyeBEsTO1FtkNMrsGJycMQ6L8g8IQ4KO6+FasUuR+jIF9Z1ugiC47RG/TaKAOG8
yVb2tM6KHgOe0dhyiGVFmhzeUjFrwLX9SL/LL9nylTPa/yFx4l4a/aunHCMzBHRh+QoxBpAVO6Xv
Tdx3N6rp6Ub3x5CulK0htN90UZb0np9R7kT1YcjmHM1QyBP9birhK3LZNUkp534YKT8vJMt5Cqul
4xWoxqH926Ypd28HrDKgCSs69zj/w+9G5LlkyGjWGAgJzHn3Tti9CuUw+6cH2txUfEVh0UOr1CGz
jEJSs/WaPY7HuzqoKPrhTB6HOn1DliD/DMLPUVhKl4Uw2FsHB11hlEZ39myWskQEfozvMSXwKlik
cRskb/NvVwby1cIWVdzWyhe7GXKMiGiQyaiL7eNFe6TDge/nJqLjRsU0QUS8RSNMz+MAYcKtsqds
gdPJFazIAR/Cb8aVXXVD62Js06bL1dV4PT0aH6Csh3bpp8H0+xKzHa5W3VCGbqBm6E5SSxts0sgV
DN7002HuqfMQBM/DqbiMIpfoSyRBrLbodsEAHrD7s2MpWJ9mmQw1NduvXA/IZE2agdt7WiG/b6B7
qnDmB6QCCr2LHAA2fJrQGOL+Ndci+0iysuqwUXl9AZHhcGskcgXuJYhdBxDS9zEEvAstiTy+9c/D
6mS10YahqvvbKpOpLrIHvCmXAdD9uqZt7qAGwXqb5lYIOlofqWnN+ezyfv77ug5mgB0ulROs/7ab
8ntxsYvxcRbQWoehVatt8aunZeCW4/tOWfRnWKBEO2Up4oo9OHptvtWKMsuN9bWQtuYHV11dlC83
Y1aIzKGdqe0VJ9lTwR1d2O/KPxK8sjfJrjWfV09Ppk6X01TljOZfp9NJIfDonqsXk/uMw7b5rcBK
dfEnsCtvMBgS+K0+Q6ygsRThmilVyPsNJd5gxYttgmfgMn7fzqUOUkCuKH8Y6iQzW4hUs5p2u0jm
82+HWzNNsVUD1+wlVlFU+f8pbEfUukrVfwXvaUGoq9ZjaQl10Xk9TBoluZKZ08Up5KiufoSf/GRG
iNKYQmpxSGB+tIYyQy2MjUKY+0u8f6fDhdV0+86tFMpDTP1zg7c9bZzot+WqQK+397S1Z3RjlCjD
jOPKLOEncuW4EsSy4BTnO7bnYDYvstxACULNaGkoZ2oAuS4nsouL6EbRpATt7CS1+/RCj7/tYJ+9
lMbJmS/xjMNg9GpD+tv+Sz2cG9WTRDODrGmQg5YW+D/8WOIj8ZAjOsuyWIotFyAfQkM7mIH3fX+w
3l9squswsL5EExikZbZmTueUNt69QXEdOyD2GKoPUvR8AtHwHWOQM9mJadzZi+oXx5E5GH7BBZws
GbJQDwGuqRtwAuXDE6U1o3VtQbfLGya834klCqtdzT0pLU2z9GqOg7pJjDdu678NXTmpgwSOCy5h
2lUdjcgL9qaSlKdta8/Mrbxmhdc+hC4jB1FafiK51VaPbhLv3yA4qVa5ten84hIhd+H1NdP9h5uh
Sv6yujDI04hsok/SfShzARGDS+8YB+xIojA7HXFrwZGwV62MXPtxFUGMRhuktIf+T2hswOTmQnR/
u67l4jcfqc6vHIShsZQgzmzUZW3PrzGEKSyTyvwWw7y/mnBPpdWaD1KSybrhWt7OK2IZ/ePbH/5s
OhApuAMGCy5qBHrqiutLDGQZy0DPTZfRhYpNVhnrBh0HI/sngTIEXhZVJyfySmPuJtV2tYM87go8
j3U6yzS3ef2v2XQy6P9RhUBZ8XnfsZkC5OCHcdodo4W5Qx1cay0qhKWSDbzSOkLMZOCfrG3Zafnr
QUS4h6P/nhHfvnJTQ31tPW0GnSMc0DKVz7bImWzQ+UckGr9ZK+7k9GWldTdyKKilmXjLDnPiiS+R
21147QRyIdbq2RmjUj+v8HZiCpzl5tKCo7Q3M8wuF578/5eZZp/nShm5B/JpGkWDOCqTAG6FpqiO
I2etW6yjcs9BZWEhk1r2WEayRvUVv3YZ+ttUZVEtbckG4FAOsC4lcDqYLeRqpRQwbQr8PszAlWqT
d5LBaL8N8mnIaoiJ9zlog2Ip+gQtoVTbjvobl9vaIglSRSViT99IqpKO++umTuxd7GnT1l0E0OaO
ulTVD4Kk2GDGBPa12jX/4No7B+92sCZe0L3XKf71snhHYJaGu+Gx9G2Kkymlq2SOHmRKdM0S1boy
0WSNkgo0j19S7fXsbgcls7VZCi/dEs/AtjN9yS70+8YBE5zG3UVqVNNiqofdLRcEo10qmnvf+6bp
lwREqrrw/fpUZgXOfpS/dZd3rX2cpmpl4dlayjpoM5dojKTm+M4qG1tUuTEO4jCFBCn55MZOWaXz
kD8Xjgh8Sa6qmAJvE3YBdoNmmlefFVgcZED9L6uUwxcjSyHZt56egAlVpk3h0VQUXnLYa7lB2tmH
RZ+8YdVbn5MMh8mvPX5Tg+4dS1k8n3rTBs++T7z086oADdHNTpLAEUhUPeVwAEN1WElKHmR1L1dF
Z5Y21MnJlAFwNlJP2oEOp86NwPbPlvyrHgW/IX0MqaV9b/bXFHLSd6r0K8HX9mtroF8vOgcgvsM4
JE+XiYKFaB0ecAWXdkM6S28QDhdydpr0SFPILctxdVtOdnGlCaiF/AAlYEBCmNIAejFblUckMuH7
HMVpk5N1BE1TjliPPBpPDne912U82GT74g6qVacEE9aRhH0GlUDX64nUyKiz4pga7NaX0m4xYSph
2r9eDjRU/VFYdEns1y5TAY25lX/O9BiMOun1CEqQin1llnRB9R5OSjV+tTSkvqGKVEHRAKSU/xJD
aO2Dcb/kKsOp5bddrD9Em2+RhLfZn/dvPPPIM5TBAhohRJXQ0FIl1qJbrXbPEsJI+RA2fUl21h1B
bFgWBihGA3I6hfO15dZKTMEw6R2Qy0gP09pHPv2/aw1YtMT3mDmOgJjNRXjwK3/BhNUEFSasDjLI
byQDdH3J7q+bplU0vKlFMJncmB4+60Cqt/e3sQaNiB85sRZFZ7EmUuWO5yrdGuVJdZ/hd618+IL2
li/ypxKPdmi3IcraQ+QjM0CNjzQJskmxYvExbf9rSghN/XrgVhLktwalxtIUMXwzTg8y5+4ZBIow
kdfZTrWmSxVp3165eYSfFRUiEaYtRPSlFpO7tyP577Tcg2eCRsM2r+9oiU/8ij4Y3iaQfCjbJqCc
WSLJva6lnKEe0p2A2NJsKdHz09dLX3cotwsg15JKnM0ShQ+QrAugO4vfgupZW2SIEfDSu0OP9D8G
v4pRQ8oS2Zk4GwlkZEOp1K5mdjZBPBI4pidRjNtDUEah6xJQ1YggJjLv1IhzF3yePSrBS9AowWO9
aUyBiG8ESB48pZkrKDhm5DITg0ROgKcy0GEtvMaITQ6M/1kY1s9BFHlQ/f2Sg/gQdHYuHo2/CY6h
MTLWLeLXK8IGTrVAs/ETzgRhx/L5QCWgAtngmvGJvweL0VpUrc+WBP9Nt4HsCRQHqoqDwd3aLHiw
9VY8bcu24HFEp00DDG0CCtCo9wISSy2zv4QAqzsVvgR765NiApzPvy3CJ7ZR5/XOxGFu7JHO3EO3
RameVrIeUOLy/ScLI1toWwBSrR+TIeaUIp7RdxK/ngv9F+Z1VIdqY6RT0L43OvHCuhVWj342QE7u
uqkSYlYXrB1AtsuP6qexkAU6/UiF3qrhMSLWpKH5wru92xTqoY69Ak3zkJEEoe5aJSraIx1KRGzu
IoIUBwzBDwI9dM5+s5i8YK1V4ajLzQIZjpT2tnBukvwhOJv6OxjUPnk5q25eLdnyj/rIZpDg9LyW
Neg6XhTO/J4P4z79xwlNytpirLBn6kG3oGEh2m4IA6KM9X5DbR2PEdIB3xf7/Iq080yWTh1BuZDP
M0iQFYfwR4/tSIqab9l82YxL4uH7QikedvQrchgRSB4yxjcVCOPdUOTYgEVdNNEvgkB96jCnfhiJ
shfwemfyLYOtXVSl/8y2JT5KGine+B0UMO02V+L+ocPJ2nkgzE+VcCH9/Hf5CUWP0gG4YmTieCVR
8ZE4Old15bZl4PXjgAg4B8jvNejl1I3Iyrf5CvOtymOYtWh955TgppgzSQjvoaqDYXx7vccYzXQf
DJsoRKF+ceahcSo0E2Cjb7uc9BsdTqyDKyj4XhmrDBPNm/j0lL2LsfV0GfwqILp43eYPJ5lCP5c2
q2C+vkoACP2WlTOdDgVm7OSfSutY+NEzwe8RYoabx+HPvv75WiRUaKPQ/K6/Ag+Qi4uxWELc3sCA
a299aqZ4fxfDdNSF6Yaso5h7lLLnp0S9eslpeWdq/1nnR3sgfHcJomQb702XAkq7Fzih1unFU49R
TtveschfHVsBzcgZEtQM0PxnYz7Jlbmjws/2y7iU88I3//bMEqHWcZ7SMnWW227IOBpingKH2MBl
aOgOXuYPnCBJStKU7p/QsVCYr4k1MGJKzfR+gc54SepsFu94DCzSyMrJuZq+OVEb15V3zqfzgTjZ
4orzlhLUvF3vSuqgtaww9GafYIRbvcaBAtJXo288KyA0Jg09q31oDVGOsEGHm6Vt4mimY9eIo7nz
Rm9LrzfzbvkuboSjzVOCoQdNsjm0SqA4B/2NH9oZvCuc07CnH9hg1gl74WiPwG+ddBlFtEoPS+DG
0UVKznsxG/aB6lhjtbdsCJo2NEVW61lNKKIXec9EKOgV/OUtSbRi235VNcrEnLrIjcZ1O3JQfXU8
waTD65ikey/ZbStgyhUL9/QRU86umYnlxn6AGnzF2ycPYuaTTgDzYuEVX81DDTUEc6SjZz2DBaEr
yRaS93VlweZvxFtHtYsXMhcIin7tY87XrUdnq7r2KmJGew7Sl0AjGpXyIYhoWx3n22Ba/D4x3rZq
Ja8ap+IHViBYz9Hba9lah8B7lbWjqekyDrRMQIeyN06itGANxRN528/28m74ASoPu9rAGikTB0GZ
zjknBhB5SfRtJ5H63sFdo3vY3pZZYYkngr3AELklkvGwrF3GrmTRnsR2/jJF3IimIPS5ZPHku7S4
ba1NRVWDxP92wASKsmbqbkmXUdfI5+IwrM8tMTN40Dat1KJyFfeKCg7jS3Z6qIlEE/Uy/fqK5GYk
DRpDy6hxzfxUlTIZyPYwc9Tj18d8Y+jkJ2p5OyLHtXqYO9T0KGphxdmwWu2rtWU4RYWRJecL1LuR
mZ3cp8yn1yb+plKwkA2BaDQL0PEvvG9upRfxR8ESUk8iV4XUQUkBxqfFI3G/r5kaWMrcVg7CGfaw
dP8gwFhsdGaIqXiKQuWZrroEBC+urwuzOWA2CNyV0N8U6AdyOQeWQaxyiv7Ur3d1JeEx1zswiZxi
IWW0dqq4CFuztgg87p2uzPt03Z/G8wfc4C4KS1Gf0lBAtn7L2L2M6ZCa4ZsMUgcLVNi9hI5OzF4x
bQcjF5FIdTfNzjGwFywWuzajFCc5+t4j+AQSGWjMRMQwN1uMcCzUvp8xOC6M+dwV+TlE5WlbBgHh
bFH13yRu/SdAJfKuHRJCYw0IfGthVAES/fnqR2t7adVehedoepzGcLTxpql29oF0nmu+7CZGh1om
j2lqaU55yFwQ0iHELOGq5Ms7n3zP1nbhmDshu/2VeRcq7SVxfoWhwYeThRklW8KEKKA8P8lb5nOq
zwKJxqTStQQ1kwls2OuuiL8r7x/ywAZKZRydx4BpLfYP4RQ13tw2qh1LQATNYYNJujIxp/LOyKDi
mloz4QoWgSXHAwrPaPT7UWQnKNssUKdD6ldsai3J/DrYcO4705FgYgzyZBA3QulV0geJC2J8bCEA
RKFcTU9yUaycSmp/3bVkWTmjboUZpXjiA1E2vEJdCvIqVsaAM3EBZ/KV0NvUcyrRlf+z/rU2Ff+l
iuNhob3KU95rPliFm0OMcK+QOVmRNnImTvqGAg5wrcrZbQ81tUCd39NUevW+A45It1xR3VZtBlDN
QE9MIPqf372Hw+2TkFjvrkcF/XF8AzifFRu3pM0KioXJtE0N4KLcqeVecNL+vGBb5BHwdSHjJRQw
ydv2ETKAWW3xdWDSVkcBr+ffK73zmZTJZ/yLxd3pfR3QngbbMlhZUilgoVOV67jJhTTPF28ZZWlO
GM1H/fM0CJ/DMeM4auY3Bez19yz9nCV8fOLT+ePlLZ6i4va9wruP/aznU/lniIQhGQ3EcwsrRA81
AULVLFpJP4FV8/7o0p+zC1tGLp+Ko2ygPI5gnHwkCFOVPjbf9mc41+LeBbXteFqn9kkTjfTiXV6E
aA4QIUe+vBYBj2YI1t5Qg4NqxkGfjVBCvJMPfgxVOlz8Hc4U6bxnqLpSA3LUvDpzArR6cUZbqYT1
Fcl0JYVvvx34mh4/tFYtwMhUtXm+Qu2TZdAxQCAT+7SZk5gV8bhsRio8OV8BZrNnoERYCC7kY3Mw
W+cv/UxZ5Fu/kOSfQ+nFuKwzT8Dm5+qbm/3uVNil59BAta8ZE3tm1Rh06enX5ts3cQU5fzonuF0h
zoyidcKTfnmNGDeO12HSQISAhwTBqH8kt8a2Nodddgnake1lHaNEpkGKrQ/f44zKuKxIwoVDNUeG
Z3Ot2L9T/3qXtJwcifa/b/2afnRkrYtINy3jh36Q//+MeyWMoCN/K0wYFkR9Hn80CFoCXOLHzpBx
LzMSblSDhHfIBlxPNGoWxmRI0u0JiQBqRCReFAH4PIudzBVYBoU+EHwc2H6+sRYLwBJTHvX7aDLt
IvkUYYWg3cxqAh5v7j79sGrR9NGXfKylr0uJDYbqYzaYBPbS47H7v0tHkZWrMbh21pXMYSyeATNe
A+dC3K5VV3/aiPnyDIBE6fsiNh2p/1pt2BLUDGj59OXVcXzqd3lXvGN9psqYzVdz6R6wodqfTE5G
mAF36/0zCbAvgPy134sbeIisukfDFT6nNrZKqcimBh8weGj3sEE0+Fet5MVjaVsCRHFYOcWQkWH4
0/ujHRLGesBYWqSmdbxx5DvUPMwBhBFh6ZA1zNY4hFzL1uuyZ7qtf7w/TzE5HLqfi5xPxWS2q9+3
BLnjxtOc1HBpwIrdtZlwy/Dwq0Xw/C2uq21Qjhhh+Ls7y2qHwtaqW2ixjkrb+vPECydPfd8Fld3q
qEmx+iSuhGhUnf1O/dn6Z6Kwbh1NUyoDR38Rlx4znDLl38lCknKptZ1oIfMEgdfWEKMPqmWPdEUF
JvPRHO9UPWLlqv7zQv2ju1wUjQhM8R9HhOKXjz0I//9qht9sSiezVpuwb7tJdbcp2XLuxCV0TTl/
s+0e2M6SGMiWnAbumXEa667HqQFng7foMUpCRPEW9+aokBDGWyIN/foYOU2Gv4VXqMo/3zlC7Dm3
LCRhxYv01mHJDFNPYuVoTQIhYjHV0gMdL0/h3bhzwzU9B8IHPTcOHmBUO36qpbf57lWwLJpKeFb5
ocylIhSTAVkfLq0SO4sUbH739+wqdh5qHBbRMrhPFYuZkiXWO3I4ndoWaMOUcXCbDNTObzlv63Vf
K1cAGIbpXDof44Q7/KOiautctf8WO9c/Ge/NxpgL5Jrk4RspaTl8Wrpu4lCZroH8nmWBKlvNBBz/
Yg/0heb5ZSxDDfdeE1YWQYHgIrRJblr+GOiKOLVaegC/ZmOaBuifFoyuk6wX4ybUTvROXn3LW2i3
Dz1CY19shQVXQ9LXqwXRXjSfRYM8dNY2OD1X+8HmAhFwug6q/hCYne7UkL2FfugFblgvCZOpF+rb
1JTenUoGct21Sxxke9HzTYXcf4TytLlK+ecmpiHZbFkGc06xWLN1uud68QMkMqR7XSuU65eWQwZv
0diPeRs8irXMp5WxiNqkEwK+pRUOe65DxxBA8LxJW7A2aKBskwQnZfrpA3gva6oVRWT89nT01BPy
8yBukjok0ZvR5X1sRVVBOL26QULepUAwuV/2tHOl16za5sXkvE8O3HZuZnukIpC5+0y10moRcPoM
2ChuelQCTxcB4tqxv8Vn4tMsTgMmaVn5jD9oWRzgVdxdw7Dz6lQ0yR24r0c3OQYIlLbeSqb+qTH0
MI6nIy+zu9jDGYnOmilKmHqFr8ZIPEeA1HlxN5A2tqRsI2JoU2OrIIlagomjJA2dMZ1tBEXy7dTN
zOCpfh3yayR7NYQXFjEDx2iJ0HiTOby+ULlGaiT6mwRxhA05bXavNX5GYuKwFNKnh3ZDV4eHUgSR
7D938Z8usmbX6sYM+vZuPRQgOfQc4SumNdblb4mrhs8JMPbKjNXxiVp4u6JiznNXvVYsU2BNpY+D
E/BRjv/PQ9dSt2tN9GcrORvEcfK+pFy1dNjh3KPOuj2AWjbwxfmXIG1ZR9ZhzpXrR4cVXlZfLVYw
QAyoMrw88WStioR/z/ty0/bWVkWVwYpFWzoggn+dRLhtAE3fCsO+FBZEyrBBZbkY0Su9N5kMI800
9GQYlY/shFXr18NibjXVSSRva4a5WgUHfEKjJRy7dBgtfDqvbPmpJBxLP0S3VcAkmP1F+5K7j1SC
j1hO/JXOy+tm8395ZpxRvI5iNLFoMZcRkmkDe+OBdqXwedeEqSTPHKy9xAB9bp7mM9L+BAFdU0CV
PBlV1AQNPbMT0LESrQPPQmpP/3NTRHyBhCHfz+efrejWtwQX60Xn/d28pHyR9qbUBsaSBUJm3uzs
f2nBspUeSaaOoZwEw7pv4BSK5hOpQKeNZ3KIr+MwEY/e8jBqj6lj1Sik3UJQ8XlfUC1uCFekKpiy
GRa2TJql1UcRoyofPcD6AROyCjSIsTWDyxhyllP3SBu3zxqyhno3m3ahHaPa8OsGN3Y1D7E/wxe1
W38XY7RavAUZTCE7eK2ctXMbsXRFMuokBNU11KxVBrLejqtT7l2kTM28YdcXyck1yrtZnMwAn0rW
30aYpigpZlfsh4wHKqqgP2zsTOMmwDGRF2YuxKxH/nSA4L2b0OEkI9eqdobi9gL9GF2lzh+HT4iR
5EBGMCSxls4zR9JwAHhjJENYL+5/SzX2+Pn/+1YyGhLBi1YBAuxtXzEmv9pWnH6eppgy5p6nejui
cT7t5INhCXmS6pTJJCWNEDKrPozoLYtnpjkRFAb+YJWKhUXQ+Zd04k7UeaqSNmHRVQuH70BHKUZq
iRPHzuewMBlpnrz1ifeCnXOhyp9yWK0+180tPehpfND0JGE4LUN5KtEIfB2Mhq/4myoEAH9cypi4
F4UFnG/qw1qdDcY50zKdvStaBrJMtJK8D6MeaOOffmeLpv3uzNZXafve9H2RGDIByUz8cUzPJWh+
n1WvBUAOcWGqaU3W503ErxPfa0MZEyAWOWHPcM0wWzXxJZkoevaBSBt6ofv/si0wy7yLAh3vWIVe
khabBwib54+c8txc+B51kM8PJqPf9r73VVsb04q5+K106qD6uAf+bt4UWw+nsNMtuFB3QK1CWuOn
fsZMQeGU+bG9G5+q81UG/rIdDtiNJ3OfP5fWI98JflSKwvV/r7DMP86L3xFdW9/tXP0SbNJ3ZzyT
16VqPrHcCieSxUfroqclUvCCLyom3Q6/pkEJ9gJTHQ4lliQ33AXWgvDrGOvVbxmjXQjsCebl8A60
a+CADcCIon6xmRSOrPZK78ze20Lv5lNglvkgjL2R2Ng/X9FNdUF0mlVzpwghbB6J6ZFuh/auvqGc
7c0OJjQHG+BAML92OstW+OlsJsByHD1S+SuXqvWJ4RkClofrXMuz7botXvQe2s9h719ZfuJ3Sot2
4c7NjTCC+3F9mcfzcHFTOMnveCAHuDnSJrABz2jKsGbCkxLJE3ycyQh0uh6ahrsO2eTs7bRUBzeU
Di73xCXmWdyWSFDKGl+sfQ34h6w2lddreTWPWBF1cSbzdpWAdYM3i6ISnQRrLNESb/H3fEFZtADF
j7iexO+Ly9C/FpYoFI7XbK46G8i0APgnRzZ3GB2QNvNs4Tosjazzugrjw3RPxz9RsDUSJJzAYhfC
k8iyOjP4LM50zuKi0xG4XB3Uf6Vj3JX0I0TKDwmsKOlfHlhCIfsvWQepx1/2x/ptmrWi/Fzh9Ql6
uigvxolWgPYcyZSbSw3HEhSRAXalJfPE+MFB8TALYiNLXPmnRm0lSnFwft/UjbgH/PhwHWtY5b9i
frBcBfA+WCIVwCYWoBDf1Uw8fS+i9KSNGaIHaVIABjFzQMQOF/qZtLUAiDLLN4ei8mANLNjKS6F4
0VG0vcNr0dNMOGIF6eJ0/FgWI5mynfzRfisRcBYR0s5CRsTsRRg7DSyRKVKgu6wEWt7ooTSXyh+o
BmZzYM7iBlJp5GEzW0RbF+tDv6idZXMdPoo9QJq60WBBrmnMiWz/3r9f3ELaqnQbIikux6wHAjEq
W/v7eMihbcBf+VKZ1vk25YOy8/JIxBRDRzq0vnoeEA+lwtAugx1FIvp5iqtEhG+oMkmLQboi6bPT
kXLu0IoXW3TdWYZCNNPQL/7ZtJsdelG09BMlp41FFoY6AYOjmRn7DX23MPYiWF90eOPs9h65omdD
AXxPBEQlDCy2JrVujwG5JR5fXjfmCqUPPDOczVuvt6rJIZCY2rVS+diN5IdEP7KUBCh3t5NcNoaR
5AmNf16T5dspA+MRRPZ0GcrkKh4jVrMSu32DD1kDSQOAEmGL4ZrB833RdlqsSz5lM9aB36W3qxZB
8ndzXCZJD2Qsp37e82gK6jeETH+Q/yeByYl/WtQN7+Q1PBU8zLr8eA7ckDyXaxC/nR4mKbxg96cE
7k8t1CEQmyaqjV5TVV1HgUihSDxNwag4Yfi0696JmiydKKxUFEjr7y0cyONYds8V/b0Lw5WweRex
mu5Rs9FExoMI7tnr/HG9XPUULSkTC7dOZMSthz0b0NCVDaHwpVNZ4RuFEOdyF+skMR2zGFkgHuwf
/6W2/O8zYF2F6AFTz/EeLK7KjhftVTnlwGl2y56RrVTv/P14860zNmaob2xvkUcwwMlGzyWKDLqW
IyizMfgmtlibzU85bVQ6OcFw/mYuhGTLSI+UxqkUBlTyHlz+7Yzcz0QoZyBbOaYBUQHuhQr5oX8S
DGwySdBu0Mm8IyAgeN+92Nz7+89yKIPiHpd4dUhWHtUHJ/FbDghtmFsGYRUzUxSwJygxsf9A+Xfr
XMsO4GyJjnTseIWfXR3EuadYX1ACgz5GFkSJnVy2rjbEITgsFXyyTSOTeuY7YtLiVJxwtaRH2ft0
0T+f2IfVDUcl9z0wE8TnFP/2brUYjTiTCZp2z67mjLphs/qv+b2Ut/WrlumQE+dLttZT4/mAjDJf
g4Edw8BZIHPvzjKaH5r5lUF9RjBBFQSUfw7Rx0tY65uo89g4uGcxAwaNpqIqBiPmdt0i4+Uwmmra
ipgF1TX6/kBH+GtYxbEUBgDHUYJQPLhyWOXCqe04DI8ngJ7YJZS/dwR5vsnH8Zl4FVX8ej6x0h9f
5hD8b6chsPVgaHwI+ElPXCPfEwE2s7uosHDOOGh8GOMMGzBB+GCC9LaQVotszwihMzz3l4t3lpvL
eLwpWF3MKHvCBjXH1sSj+AopB0pF+DV1btZtktv6BhRx2U16ztB0y5i+C810D2pga/qlBqQqkCwM
dfzZBS+p0zDBW5svUkZERmsYLq2myT+p5no2skzx4+nEEzyoT2Y7yYae7JVKR27Y5UAtd3gJlvmD
fGmAaV7CsTeBmIMSPvtGs9rBbRcMPXVoYY2g461od9vOhHeAV9/pDk9Qc6UN/GILXEU+biXogo+7
TiebW40HqzaqWqcDHLwW0DVUuJaTp82IPPEER8DKJtcjWS4Yr52t8nmuqqAFz/xOGK29DwREOTXt
L+MfnUZH0JoP4TUuK8XeikDh9Ag99PGTYKcS9xbqzodOMi1V7VAk8py7lv7C4NDq58jdsM8ZQE+M
+NoUbURkZpRlYqjHEvGZHfPvzXk0QEINJb1SUG+JvKlfkUjr5vWgLCU3o5IqpbZv8nbn4B64qwGX
3pPKlVN+PUv05IK960wtSV01yDaMHt0+6JzYMw2glJTnv6y4vwbIctuawVwFIWpEi7t8DHweniQd
jsKFVODnOn/0LydRFFUJSbyWXg8JmusX6W4woSz2AIhzyLxcABizQF2MWO1c1MS5tcflbW3b9XM2
FlUQnyK3nhCYg+f0AXO/IGYIrc3Jz9DIYKorKzO0ufgAPVoyIRErHPjK6+b17OGAMqxNGrY2Zjs7
WFyL0dLG9yu5papvRIk1PTR2ZNbJ4lxSs90c4QiK0L8/uPSHbpHsyUU6iCq2biu9yKuNhrRIrEGk
6kMzwDNspUgMx8MO4VVS/jqjnowobfxC216IrUY5ZYM7sCEeJorx0WpjqI1c6JxQpFddQfitezzH
kjr6nM+0PtR5X6qv1kOqkwrc26rghoi8Y9y9an9YW3q+H2iYeNeM1Q6yXK9BIWq7fOqOSyVaxdLV
O1YTAHBBk6DcbaMZZLAf6L8T5jBoMY4VyPdLb2kbZxbK/SX3ALcRZ8tefA49jlyLjF2KM2oq99Nv
3FSFHNSpFl2h4Y0CfgxBJBmsL+vZ/G5Z2Hb9KndA+H9g7P39zg/phtMHdIF08ALLacHK3yH0xGR1
XsUUtph39PuwxwkR7cCEY3EK30bz2AeLoIjGThtP/Q0AJ9RWPw5zpcZIh3L9EGbS/nyZXbsyllkS
+7gFsD1ntx+vMa3uXD2uI+8pA0ZdJZTyT+oCGiXa3tKRkie3SJTtzkQZCLMns2ghC2DtGEz0+ehS
fdGO1RWoEYA149hQc/hvcsBu05VWe9KPb7BrfUXWD0wRqHuHGZPjg1Z+jSHxEEIcghMlMW8EKZK3
xSexHb70A+QNsG6v+eNbOYL5cmx6Rtszs3eHmfXU4wXHVaqS95775O9KA/aDxqXyOFjT0mo/CxIT
p8aBCjpoJqypWC+PGv3ehEh5s51y/Y/a60VcKaHnIck8l9IUKkIs25rxQ8mQPdP3d8a4dmqMOYvI
41kN6OO+w4hXhpn9RyD24EXQAFOBzqBN6DMzaohH/oAtC8uKU4Y59b8zmTht0OJ8OF3C0qzi/W09
GYMgRNfjhHWC0evHo3HnLGK9JRRZLyyaPS3D3bGEvyyX2vVU091+hjzOhHx8ZzpeAqedR9mibhc8
RDhAb4q1/WE8O6uJhgoZgPJYbwkeH+50+T4MHYz3tWiD+atfQqLOdEKPmyCvo52rfjjL0WMPHXuc
wekM0gsuDNth6vicWtYdsqzXHqw5C5DVPdK3LCOeNM0KzyJyIw39dtm1Z13pTbgLk748bgF8+KZh
QgcsEgAY0Y0XXo/tbH6qyondTiZwLN6d/NIRpZEP5RgSxFN6hpHLzeFZ7E8W5yUu5ovETd6mbG40
mFUMUv6H40B5DFENPCejoo03FPOUrxF9WCQOnCWnggtVYVOJZJwq9MpT4R4BNnS8kRmMnEmIdqf7
0RX6rIlO7jE9lEEXEgWdsE1u7rif4iml4V3N6481UlFqlg5inVY0K+Ch4q8lD+/Hi7914RFEuIS3
+o122yG0bxciuFhnbxr1nRtIc/ZBWiiHRQPmhUz6xPQSAkRmWHkQB5kg+XdJgHnUyUHbAWktFFoE
FT5VIYd7bTM4vKju2azj4fU7tHFe7v6Xp3rphxBsVId6XNkmWbbuCIK7Y4lk2K8B6ymnjqNuf+Fx
5JOd5k+wqfihxWporlO9gI4jBLdKlllgQ3VEDgWZ9aK9KOHdIqtMv17vegnTJnGV8xhISIGUlsMu
trqAKsLkIGpRLj0VwZnoFrt852ua44iJCOxr/FiZD6lVWDPkQSjergrGDotX5fTMf4mMSLaYNqkE
YOoAej7S/jIvAZ8ksS+BctgXyFngxdKyNK/GiHp0PJ/XLEO7MyTfU6AhljRxnvJvIO3jfaiffmIx
KFp4tEgHf7hxMU26ofHsfNw64U9AY/V5FSizzJnXhqWNjiC3Edtpcb8SsEESQPQWe0RfFzKkDEmD
2tN4N50cB7N5csZbHuVO6oU2U/IXlE3nSY1SW/SnngYk5eJjxPiNYFbZy/reRDDFwvf2mwHY+sO0
HgzoHjW6x6UDmGWC/w11+SXqnN5wPj/GIOIdXw6sjBmXH5uaTk0L+PL7VeJw9cXnGtNUjRNGJZe4
9/GA70ZS6GovGOTCTK0u+4AYOKLYgPNU+dZuctiis9PggDZ/XQMgZeq+tHGfKLSWUqmgMHiBRSDr
2vUFwMopzZqO1QmdkJwVS8GW+i5EAJ3UdTUrzAAGBRVZWBl0Jxt2uuYhSvkKZtkXiRgeGLYf87HI
CbGUYc/4mLtWpCTgqGZwsi4ooyHRTzReKkTUeVhMsYkqTGjWFS5F+9hjpVqEE3j1JlivrXr2XmEZ
MnXAvaGpPuqsJ7OO8HOvmISsLOMJXpRMvYRH1e1360qNIA+Cgf8a8woAesz8F3fhGIsl749nyAGo
7fTytLmwVJ/RapPZRdNjNznZpDvwoAxIoQCZMZ0+plXQC187NkRxBufOOK+zAeVGKHIidylyZFhW
HVO+NaQoLRNgl9CHQqMGPma8SpvCGJeMCWwqntwfIfx9BmszzRCWzgOJH1Aj5xlzlBfSKTOsgsjk
5hdkoKBM5cOT18qhHvs86G08m1ZrSEwqJhCrR2s3q1lWBxmU4KH+tXHxgdsNEuu4qdycETrKLVGB
CIHXjBZ99Vgck3VZQml330gxWFEPMoncr1mpDhajPCeIIaaO97fvKh/eILmgAwn4yuwxCzhcbtrD
4i9F6UDgd7zbB1c/BJNkLREPWbKhlaEY7I0fWrYaGP1dibrNxiC4zkMfKZdzmNUlpH0u3kcjGt/v
5Qd7geURdNiQDbEGlumhl8eQdcj6UftJct8TR9IiT+bmjG0NPGgmabENo6EwxvQ2h3KbFCOwMVAA
3X91XXIrOwpaHdwK6Wm466+jZ5YRi5Hv5pQtCIb6w0gDgto/Lw7VTlXAt2DrZk2PbNEAFMxA883p
yz+03CM0HHixwEYF9898KwRTt3oJbOIxJR9gYm3Ms7y8o7ndCX5K02TTn9xjkIe7JLQ2Cdls0Rjo
EFwcXW051lCzsaK8ePO8+xTkW2smnct2hcZuWS1uvbIngmYigBOKGD7EiQTKH3o5FsLt2rp8n4B7
Olqutxlrlu6EWhklHNX3oDQRsRO9lD1GCuhFryJPvmEJljrIvZXOce7wDS78PaXuzuhixhLF6b3g
/+8vUKny7U5IM6DIYhYY7aChwzQQTJO61cZpbW8onLfFNINBe7gp4rmg3M7fsZTXApnXdJCR6fGT
QP+G/1YLfvaQbLkQG/fFxL2xaXcZYfi/zHWi8Yo7jYRyjlj99iriAue5j7AqagH/MhzntTFvj4Pz
Et8B0oCDfu2I/f/Em6D5HbTNSB2ItKMoXHMQDIxURtTAaZx6lh00i8uNCehrcDmEBV8OIVOiwPwM
hdY7oNhQCMs3RWs6QNJ8vAMYwod+tKPv+orHku7l6R0dMKkySryorEEXD71uU5sAH90Ff4SZVnWA
Y13/lw7Q/JTSeqd33ELNvqD2FZWDrgU8Ceber83KhBekrqs0Mbt/ngC75W+RhbUtq8fanzCi7NAu
FdUEz6wP2NNOdtYVcrCw3dRdv0YPEUllRI0pnApTuQ2GhKJOs3ndWjmYRVxIdBT/nFZDZ0Um+I3U
krPUrcTuyessjC+nP3kIoOSBzU7iXPfL8fwzan9fcgi1yYaoZTgNiV3MDkR29vg1G8/A4gAfxNn6
Yu6higmh3zzdt8Ln8TvzQJuwTB+HXH1WS7POcQvDz+lgXEj1DqSpdQIYHI0a1GjC2IodIdzs89mL
vWcKktWaSvxFmGDt19xEy+vBzOiMAigS9nEqcRI16SPM2CArgvxWdMIfLk0XFCZJ/mX1Q1nQktSJ
VCCKhiFhCQBCmUb5AWyPIEE2BsvyyykepB0edQPq3z/Hb+cuWCVj1Auzg6ENJP4/TOspXe28avlO
IthMTbqIci7Dejj6/U+iXgzql9yiqvVP98ywETobJmQvAM8B5ECNYLK/amJwo1bi1na/OrtLDeDy
aOBGssnNgPC44ljWZF2rF8oBUXeAu+DtZonvdsWMVU6Lr4xKmomAgCGbfGJbGXFPUrIqqdG6a6Lv
9ThCSBaSBCbJUQsz8lMVYbtUOkr9ZUL0KPlAtb8O0PVp4KBkDtn5BGHDVFyeHWgN5R6xeYvltgio
1fFwWdkUCV5+y07Af47DBGrrFycJ+acllnPXWL1P2/DpI21ch5vrLgzGEQJeq+Zd3hopISLrdjy1
maAUrjHhdod1d9p+Bab72sWw92DfPg9hLfrMzS9HtScQ6R3ioehayW68gybEeZt5iAevSBUZzw2r
rXn4Te98OQw4nyo47YBvdqCHeewnO28ZH3dMY4XVJjc4BRpy8kKF7AtCeinVKyNisOoDy6msFHXR
5+MZyXvWa+J3oIK11LANteVHbF6IXLgIhlvnHm95ch7tuZgLw40iUgQQathVs020WV64sXH9OqJx
3H/ndj0RlEai6swP1dkTyzTr/Y09hswUf8ktFPHhHR3qTPyeWEsJj+VXn12MRsQrylIJEbsBhhoq
Y1bZxoASvSXIQm+lcnKLVMNpw9qKnQb5Tvnh/3Cbs5c0IjQuZ9rCz9APjxHrRd3WOc/ymLfx6qXX
Xk5+53OurYH8Diu+Kv9JU2FZYQ55B6WWfsmG3ziUSwfalTDf99zsUsKlCjGYWanWjO/SeuWGCLdn
vF/l8IrikbjrIkfGJSY2KwqZtpGsLjOjmII/BI2xLcr5a/t1hyBtSJ+uJRAovBofniQBr1Z84aG1
7hZHaKJu5hdqR+0IDZKvurYpsL77x2gnTHcG5Q/l4VuH9krS+uqhAfNZw6INp1zPHUbZ6TAbRVzL
sayb3CSxfXOLE5wT3VuIZL5gQr/e3lOOA1jbfPGnX9QpXZThZrYP6QyXsyqmcDaeBeLqCu2+4zDW
5f/Nj/f7AHOgt5BOCUWbM0s4HiMXcamP0Qlmk0yUeGEWBa11lsUp+ugNoGFjc7f9ikarl4nEdlkd
ZX0oWl0sSLl9UiEQEtmh14Tu/HHaTVwZhpLHHQ3xCxjdBG2FU5pTEEF+0f5RqULoNGLnjRtxmDEk
/csqOoRCwZjmuF+koi2R3ImFGZmm4aFTxRFzAfSfjXizI7UQbi0rCg+LnpCXEblun8jEyK/6loaA
hYIV2BrSWlIwtunwl3CEAWkwPBb/C0Ant5lYYpt23GvsKjJ1BK/TvafJ5VVNpeYMcQb5heZVUj5p
Dlc6Hga4P6CnO97t08PZdH8iD41tqFt40ELzCtu+rnQ/NFJL+eZG8AV6thTgOQCPdvVdbRf482GJ
2qxtVxuco6P4qSNP6hI7U+XiS5GxogXPclpVZSdpSDy0lXaNarWdUnHO/6e29rbtGk+528Da1kfp
kfyasLrUhspGGcXfS50INhR1O5l7Mr44Wm2H2LGrU3jTTTHabVlo8KOWDYvOOQZVjFMFSTlp4YuJ
HUKXu0fFc9qoF2PsLba5G7Vgg93vJ76vqDCwpq8LFbKMVQlbnJx+FAh52DM7xcQBxCdPo9Wu6VFD
Pb8UAMJchXZobERr6KrLPBan1NL73/FHHK7tJiTLDpxuDJE/OZKtOfdTW4pPSBBUa1VHeWjehKA3
MkUZgN1HbuuGevSDkvlDQ2qr/20vA+LmvhwVHtEMPSlwslbCRa1TzQ+PcG6tZKKnQLW3MZI6dt2O
XIwOxFmMbe+JYZoKhkRKkwqqzSwg+krwGj/XVGEGumNOnAYT6Rt33i8rZssdSBkLOSKKgiR0GPRF
hduAl/xE3M0gRoV1i6o+lVIFst9ofVy/alMrNjFxJ+M7CSY0KvzImckE1ogQ9/HFYBIlEQ+wntPq
i3szjDcsIt0HqlJ5Oo92yo3I1ntW8OrlIhjf4fsjw6kamdCaRywzGZUbHyZ8dK1Z1o5HGGuywFDn
tmWjKX3YRH8ip5W+5ATmEESpqRvZPPKm39tUzUGcNZcUGhvUSz+wZefl32kcFo5LnzxicRnEUNEL
mDoYLCpmA1+NQNd0TjvkofcEF1PO9ZAaHjzjFtyRoS4u9371jS9JTK0gGib2ItecDicWnKBKHc0k
1twqImtXAaFa3bBjBVZ7L5Equ/lvCcjBzFiGRdXSWUwaSNP//57dthSoa1UT44ZcyywVidmYkupH
f8aJWREAT1ZKbJPdpC4xwJ8QDYCi6WUM4eC6mR7phVAz+EkIzatnfIt+l/YN+ADMNETzNNYzbP64
FfRblTQpluGEd3BpY6ko2MGtZXyEs4Z7n5RO+JEoua5yJjv1Oo8MwpxoDY95eFaSO3eTytFy52xV
844IOlMIBu/74pVdQROG+I9nH+JgZmuLEO45MrF6rERJh7VIOlb0B2JqudyiLvsYpatAkzsskJFy
Dja/jC59tfkvIejvUviGw1AGleskP+JHLN7iJHxZsTRHb+ND85FsH3HAERcT//GNvBbZ94ieUzX0
8eDcnTpwhwU0kOMTURLFwRMaShU8/RuhQsV0J5xm/QPaDz6uQcBInIE3sMLFm2Y2K2a++vCybxBY
BRxCFz7JOsGJn1HpVhOA/SOboIiS+B0sCNWnp5WmaGd2YPSx/7c0BTSClMnpmtwc56M0Z6hVFHxC
JhlqyEOwa3Sqb5bTspH9bs0OqlCCkrZq9EmrzD9VGDxQZX5i39gBs0kioQhQjB2m9NEYa/hZESLE
I36AH8fcBtkRbRZ+DBJnkWjDE6JdN7pHJ3Gmj83pCDcATblTDzydisDlcX1jgZSLJoGGqF5M4aay
j0ZznBCPR8oHJ//zO+5Svd1lepUkmHCTb9SRrB87TREe4RJXeCdlPhoe3tV5VwPwwLAhmLeaYc+B
ozXr7kGnP9GKjhfc/Y0vd9/4Kes3sK+bGqwuAw743rlAZdIj+YiFiNJWMra8gI9R/U2+OjUC3q95
GWUFSy2Q/fTdpbU57XBpP7mjZGIqW3uwzBaNZHxW82pmKLP2HTjfDsQ0K4PvQ2ti1QS0a1Wvemrw
TmJBBkxwhABadRj0bIUXuuEspqx+EthZaSqFIvoJhErgxf6ujVrNzmLO0pX47jlr3hwqd/RJqxbg
SkVsJnUJx3ViJ4ia54V3sNnkumeQwPmSOqZm2WyNW0Q+UkkiWgV3GdfSdDAPma8GuJhboVkIyG9x
DkJSlXXUTduxH5+Ue3l3MU3HarT55rT5j0TfQPiWHjjnkrDCQCIhYc+qGj6X89WOAmiIaAQP7ywq
dfSohpkBzanhPoL0K+NQSjkADI7NN9XqFNXNn7Y7i8w366wAKDydC2WXbtV3dxNFyYz/Yprt1sEP
pIeIxSsD/chbk8/Nt5STyqUkzEQiG1g7x3W+CuWX348bCq/GPNiY1LdupyV6gxy6WZZwMpFVvV2P
GfQLaly/xmx+saQSM1Pbfo7SuIjkDZcxSHGiY5U7+Gt6z/gh05StH3e1JnsJ+ca1f8dedRYfyQQn
UdBOerupPL8qcE4l2XdKvpZ8eG8BWW/7zYgl2Q9lrPCYXFZQgXMgnpPddljCUBEHQAUyeU4wNlTX
89HVhzG/jB6pay3pDJJDgTBpwHzvH0tCOkmVf0HyEUVE2UDkvEu78sdaOxULxGh2PUx6SVNHPnqL
vQ3MLgVmdarSkQxSvXV4tWnW6GcTetDPy+3126ca4RMC2FnMK9UaCkalDct7YSWNt0XqCKg4wXmT
+hDKGbH3KXyaY/HSEIwQsCvOXmTPrifJrMNNCVV0J8KKrqC6+7kl3Fsv0IquG7kKD95qBFZymUxx
PaBMbiz+MB8WfMDSnInmfFZYbTg/hdbG9XWVaiEk8ZZmKPld1XuFJ4jxFhly7do6Rd7K2e10rpDU
Dq4BlsTSoZ0w3ELrT0KBHsAdPXQ+QOe+944H+RivCHO0VraLDfi+nv6ZWKStgSmsRyitOfGTZSHa
shdycV24shKLOnYql2Lzs1Xe0QI/MCvdRiQeIw4htpNASqLq1CCSfKGB2GJbTXwIDyfuBjennoXq
lK51wDq/jO0OwvlOhOp179cL/scOySqCTx/aBMHoPC38cSbu2cAj3DS9JtiHYMdHATq4Vn1EkiiI
iDpDDDXKEUzvG1/1AAtOz+BKm3gXsLSDphXx7HjXWqRf5YUsLEIu8bBEaKm6cfIrGXTnmWdsiewY
zby8UhcYNhEL3cGtYFK7dd/eKHcen+TMpSkEi9CFUrl0Q1Lveax9PIQNvZSRj2evdGt/O27/priI
iOE/5F7FNLYJa3PQ2jZ2iMdUOEUM6k8J6T2AV+4WyPtjzMaUUnja1kU6fN1xntURPlPDOh3Db+kM
0gq4eRUMgoIhuzrZH/KbcKXsNX724Lwqxee5r5Ii364aXLDesLs7HPoynPXOUxgViYIoIjoYP9iA
Y98JqWiXYm+8LwwyGdn7zAHTE7VVLtE/pQs3sekdWUnLGW3KTw13zQnU8RTh3ZXuFu4K20GpGER+
Ytz3BygP1PCCcoW06+7+l1psC+XLk9KkxmTfqg0RVqx827TE2bGy/p7gvxRB/aJbzawS0f9XAKho
GZo7ImnYpCR5MvfQvZCgfTC5a52W4o1I65TLY+hLrlbQbzuDaBJn5ouwdBkiw5obIhXkQi2K+p7a
WAc7xOd1A8hDsmMxaEZs2Bgr9ku+FFzQu4J4mzNZ4OIyDnUu6ziRnyAHHReFVe7i/soBRyULWTqa
1Wz29NnIwU+Iy2mu4JENxluntHo7l1vLM2i3S9reFsaQ6rCE0MHouiLvLpsQsQz2qWmGYwglhgTm
VtDQ7srA0Lh5K0AhCF26/lE4txmpTAkXSK56i420rp5qGqjq4kHFhfBHCj/xzJoaNkn8Ghz+ThvW
CGu3e4Z4DLhK119qfoRead5FJEgD7TQx/XoCXgYOXK8ASGpO4lNqQqfzON8Uh7Y85rfwKh1FsQP/
A3ugZ4CwrBShnoh0OJwk69woPJDkS2zTMOczsbs4k2+6wr0gzPQtOBuj7581Dtw34kGOEZMGg8rp
tzlvLpgT36/d4bK1Lt5oVgdOwICvLZ2t9UffOUvUly5hGrdBO715tlcgWLNEbWUVfibpD/znPOKW
k25/LHePvEZ3b9SpaYkG94zRFYXv/ZKX42ZjS/oycM8sYHq/ACl7wqdHotQeUcaaPF+0nnS3+mmw
4o2rcxL7bTD5FDlEV785LvmLSbE/akbRP4kXGuGPNDwYDFncsrAMIYxYU66OiwBiVJd76yV1GeN/
SuzpJqSNMDNVyrBKR1oG++cnmfXGze2Wtpkja/JYCOMW54ZUFi+gOVSzrCZyxfBjGADrLvfDttLT
bvHyyfH2Aa33rfjugFexa9e46H3CpEVIQ0lD8as8e/ESvWQXd8ZpTspeX6KMCskU7oLifImH+8G9
Uf7EnnCQcG1ZhF+/UX7AqHVmbQ5YPAVEOK6nElqcEq1OegktOTjaKAjPPcsCQjlpwej8vuh0+98y
zXdNbDxEC3J0b7UGO0lGnwo8sZS+BXTC9TrYCBDZ7dTgEhQ8ybkHk317060ACUI8e7tNoBi1uEN0
RyFtCvL+sVxW3aT+i98giFs11jBmIfHzIVvctEMlD5PBe40llABVKTgRTskZY3Tu9JpL86U3SSEl
kH4egX8RiMhRBIjV89NyIKwwb4Xjz4viAyUvToMnce1hUxMTV58urO446Nyw+T6Qu1Sn7EVdMhvg
wRmu75tqt6akf7BzgIjQAJsR5EF7jzpxKvBnO0IV2U9sMaP+34FZ3fL5P2cXhpyHCXFphCb4np37
hYBNuS1uIJgWByfQmxgaRqKbEacX0oTPjllMibzUhAsM2r51ryEYEK4SeqSaK+U0YTBkNIpVSm1K
Aj0E2jgebUf5GTMP1KvXl1nWp8H+rmRUNuxMpyOzcCPBWomiPtqSdnRvhJUWEBtK+e7yv6UBoTTj
OjkPEVtcKWHFVQBSCrxDEQwK2NTtV4dhx2aBg3fRnptocSaMSDaE6tKxLJRuvVLWZRC/mWGg+fC1
9x/8epkG8r2ScOjqi4YgDAoE8XDZdZjj5aAEGZh72WJjXjS20J+VexQGvJZt6H4Fm1W7xeoDlv8x
drDuA4uI6McrkEzGam39jgrd/fziBKIHGYuVFCKPMFpfErLJJbIdZAcxWgEh+S4XLlxSWg4A8gc1
YKX3coLXmigdYF8qBeDtpHCo6b5N5qzXI3yW6FMhKGJfCJM/XioFzDUjBEfbjuOiJFspf9sHIVuK
gWMhJkD43QTLQmeWiekMriC0hKENyoDU4Xy2ndudYjz2BdGAM8TZCf18wocFj/OUpxMaCzO0KOF9
WLgIqexYa10DSyhJHHDltHuE7yQowsfBHJURI+gl5IG+ez71B9rXkVDxE0Yopk9uOpiuIcnltzSf
fPgShXPsYQMJ5lOOMpY91f2wSekw9bCmPx44uw6f84si0sgxUo0Iy8rcodCMZJ71PNgcJpXvHpgz
kb8zbP/5rshs4m4SrqXyUvs/6J5SVyffQHyd/SnHDNs6r5V7dQWFVY0MOJ2+lrv9jKc0WVfmCqEJ
S4qvfsJX3hK10aRc0cZ2hsNIvD6T5LuoUNDCBT4pVSM70IyM8teoaTexc0hAzQIihMC/+xcjhQ/V
Ro94Wnfpc+1desXcpY+BpK2uyt0ojWIuBfV/Avr43/NelwCa8ZBVbKkGp4GJ6WcYUoXkSEObO6yA
ZsiXNu7vg3Ou9CPi4aRw/jb5I1yj+PeSQN1gFSBhgvNLEtWznD6XxUeTmjUF0M23VehRQib2BJPW
20kJOZSJAyNgL31Nqm+E3dFCFK/gjfplOW1ivLKYy5D8XK7qAH2NkEnOrP5I1DYWoh2b6xajZQIZ
WzUpA1IadPlrr/9NjytCwd2pn2q0DqWscVbUOASW6ZwF9ldx5GQPyBREAo2pwgQ3DVXUEKNUQD9G
zhbR5foUsAgaZgT7DbJ+fRjUDaT8xmgUDs4FWJE0lEwTI2Oy8YYEY+L93z3VJvJ7Y+J4VlYgWxMI
zmRCydPVsDdv4dXM0lM28WOHvLVX9PwF4/imzc76OmGV3YXng2pcZt8z5GhRgVyXR+a4Z5VrAXPT
3a4XnmrPCDRMA7nZBoAu8gA2UGXPBMkrTsz7Vbwp8wMvzOmAsgwoQ1q2Wh1Mu0Pu3ImOjuz1ojBz
ABje/tbID9Vg5llUzX5zOmE1nUhH0dcVqJAR5CD+yf+F35NZVrKTkt4MdqRX8z8cQtnBo8oXvM5C
gjgKgT1zWmwpjZCZxJ8Rb0F347jCXndajQR+I3imxkyiVYWE+JdQIt/gySYEMLM5ulOBkG0MRIJ+
1c5E239xyRcmk+KcyQb2G4xXjdtUUPwqSXN7yZf25NAteDbKSk7GRjM7dftBzMEDGCWwPsU7CCQ8
e7lqF0sgvbYnbVJaNEDVrHA6ZXclH0Qer+j9zYWYnkCHsNWqwJK0oDc3Lfn81rckE0aD+R3HQuNa
2XkWnINYvAsQcZSgQNcGwfDrdIwoNALTabeVhwNCAKIlqcay2K3ecDjr25ARf17y7PixffZ4Akfb
8KVjU557k59M2y6FYwRvFzfh/eZ8C++eAJ/8t80EwnpqIqKXM1W1SRbPRrd8vDfrEwIcGfGNmcE+
mx+ZpUu2kQeKrAJ/1PcUhg+hOCrrj6phPhTOZ93nsve+WrsqTIOXT1dXEze4ieyUcSBpAMjOQtVI
dnNZ/19/tQ7o5I6IzoK0B4qQFXY6rWRQ4Y2ZBk5m8X3s8JR35g+qn9SsyWXkCI1mShrKH9Mqvv32
qNSEZEkHNFa1uCaMB+E5JMWVfplRJUz1otmmE48qaPyKWBplmTHY6UgshDo/XIUFI2Ly6Cqpyva7
9r3N7F2IugRoFz4VouN2K/k92+QhhK24o7318gO/yas26WIIEAuNxtkg3OvbFNA6epwqR3kIRllm
Nd7f8n6mxuaQucyh7j6FyFTjzjRR410r9H+iHDGm3rV8eYSa+vyYiP39hIbEDWBSahGV9nrSDYig
zW7SeM4ycUeW4NvKPT85rAOhQ9pYDpaWKoOWbT59F1L7I/r9UGEomIGh00NonhO6WEBXGKS1E5wD
45DbLftQhA+lcckufZQnwv/ViTZhuSaFy4t63QuBx8HxsPgSXnBHt/bSS9kKssFfrfoxDSP0dkg6
rSGqvM1EwWIt98kustZUV0k0iJrt4vvEQJl5MaC7SA1c/OSyKz0XEbmu9FcOk0y9Du+XcdvdhoF1
D6un9QqMPS4vKSS2RqVnJ7f1ofcZakX8sx8icmuNLySBvW51miLrNLb89RtRG18nquYC03sYB4Rs
EGzfCTWWksYsi5FE8BuQ0QMPOXI4QBT35g/SlLRrn/3dnPsPQW7kcj5XnWaJkl5rgsyn/wina9cO
VWTpwwj/OeUW4/RPhXAvE8wrafPEjJ2rGrtsooIVUD7dtYvaVHK3KGVDlpwfXhrz+Ao+4+cYpZIh
IZMFX/+usLNmItSi6FAVjKxCgzrrA82Y9cTpUsem8asgffCq5EMgbeUDUokx450AqXOraJvrTg2F
W3k4X3Un9oN9bfkudP8YfeOBHw7Ad43oxF6q8pJehsHXuNcROswtHn3z/cV9yF3Fxyqnd6o2KBno
s6iOyUMikKVN9wgQI9kyUf7RBJ06fGr4e5cU4wSl9R1islJapvIdLy89nc5Q71xbTu+e7vl6SB44
2JPM9qAvZg+vX8m81Mu/owwH0v0doBoSR4FqEzFBHoDdZ4iur/r+7XJDn+GcToua3MKmjaBwMjd8
gyb/pRjTn+/Tn8Z70j8SwyU1NCyNsDOskuTjp5GZ4DNsTwrM8AyfYyKzFjfNeJwhtBB02+yU7ebN
woOsMMQ5RE2dNYv1phGEhueJiDr3VkZSQsmi9BqlfMaNKVjpNmhMnISMTrVYQhCpMBHfipuYMvNp
6ANBtQduL7r9RhMkbM13gR8Limyc9DHIuTgy3Dx5uLdZBOscwJeTnP6aIl8HUbU6nNS5SH6HGIDB
PlYOtMkC74KrhHGYy6tNKnFgk/3ePHWQBNTca1fzPq39F43XH1NIUf0CPOg2ri9/4w7wzmY5QzP3
eZUko1+ER5CZUBnIHk1Jdhy8NsemzAAxLlOUhvjtml6PD/YsvTOwpftu7qIb5rSZFFMe8a/3biC4
LBOSfMvMpMrKhbsGBgSjJE4HXg3WI09am7d0LasAr9uSae0ncPv00I/ECSuyWkUAcLQCwO6vKK74
+JnNMyO34sVzAjsqR02JhfnC3GzDMVLBs6HEjGlnu733EmqywY4il2decN9LwkIV3pBztyhYYXhr
Ic9zNGzKuaMgKUlrlU7uML/eSmF2PwnE1sdJGxfIV0ghEsI+G4DPu71TF3+SdSIHx1WNpWeuuzpN
bwMXOC81+4rtfJfbxx1B98yLzP7vH2UBRgDwi2HpGLznffuSJIY7gSmplhhMltE77WMR4TOwlea0
xtWAaV9rGYw6X80vdecOWQg+yYRNm/wYBpOtT3y/U3n+BrA6TP0CFp6FnOjDiHHfxDp7Lfc5+CQT
y0pS+8RPbuUq3OS6DqDs1sdn/jdA9RqoNEix+OXpg6+TXom6rA/zFzoXLMwrFkzAsWEKq6VYrCX5
2842jSqDddfKtB6Y/Bl4GG8D4L5lekh86aU5i851OBKJ4zwOuhJU9CZ6hJhMIDUsSG1IWtCOx2/6
rhULw3Kx2VQMfgTazFpo8Bi/m/wEWPXjvrieI/pU3zPnhBSaUM5ofk3yw+2PCyEvfBZkmkQdSuQg
yeZ2LsBF4w4R3AAOu5CG7KxeOs/qx1RmY6wSA6EcJXV6DqMUUVvUN/fmhiCFZC1mBqzfMxbIoP4l
DTC8WP4qdxd0nrVfFBpmXukhJ3BbOv14532tS0r5zc3PbKzwc+Y7TSWYa3ojwi1KRDitQ1WN0pFI
Zn4BIplMvNA5GBIFjQ79fTBB1DO2Y2gSnwxD6wQTdYwpBNUJaGvrhKz6x61niTb791cS+gnnYOcL
8dsGiY9VqM9uFJB7FtzhBzbgYa4UOraVcFMyVcUPeOTqpVRx9OJ9Upcg1yDo7U3TJG+ipc+JP1B7
n05T9qrMNBEjFMoJknofG1N3yItkRW/CtFfdoH9RBhtQqNVA9IzsT1A34B44yJUc3hJPtbEdza1z
gxpUnIF7YhHbfufjL/Mv7MJeewHud6gdI0ZNF0fALbAtx3wsJmFlPOQytozEG2VjTVTjv/lYePeW
ln9ylLqr3w3fd4Bj/O7UzNW5sAJhzFUe61TD0oqGB5bDhwQlPCwxRWOcpIxudyojHz7CuDGXvqj0
K89S7zjh8KF9w0JbzCYKzyp/d/3X+e2KrE9RkYY6vMEfK2l1Zxos5WoUYBs6JWip7P8nlyW2CFtG
hTzgRzHwtI96e4XQ8wsciNK5ze+jS0b2GAWnpnue8an3mz3H/JzjtElkgMPkFlBg3s07fatv3X/L
PP0jm1tkFZC19Fnq9XhvmgOeHcTZJQniC5ky/EDZldSxlv0W87hC1cYojHacSHtyRBF2istZ8rd5
9J0mGFpPCJ+haXZsjq84J5CqjicAUWtfQtokVilhPS3hlWcqg0cPoAEGuNFKf87JwCVtGbb1xFH3
MUq/9u0z84+r7vj29FU5YoHXLXMQrJdY+Iggm/0+Q6W8XL4JOS4Bm+2q79qVGSh0V96uCHxr8K1m
LbZFEjPKq+Fa5AgSvJnNcgv4LqFlZm9jkbY7OTSbVAPsaO0voZz5mwte2sCbujtIEMLpsSYzYzKw
W/17eJWR5i8F3KnHPuR8lBOZyZOftPBWgySLzVI22tt8EK4Cx4XDPNdsR0LV8ciPvPwH6lTHy1G+
7YeRVnV7eQMI8nk40UHyWu8j0YTTbdpzT8HEDGx4SKg+cx0BRrsjxv5K8DzSaDv8AAQoRTrT40gf
LBO+S1l3kx2n99NGPiTL2x2ZZBNcv/wGiNp5cA++odYSa+dKNkALFN8arJQoop15yf2aiIdlKJTZ
r8/MGWEMDqo/bXPhonImhj3jcH1hs+OwZ09pXxSxq7SqFyTWCWQMHXfvN9bsCHWWBR7/SvIIZyjQ
39D/GpVfgCunh++xB/9A/Ogv15S/2rO86w8iy+4iicP+t5OhMEaTm8gW8pcTRI/YjNYghnhfR25D
Sa7Oqusk/n76gPrCO0pytKSiYNPXNy0bQkLehIeRCZjttu0JNEe1WTi5A9rJLvl3mpNBzP6W1oSP
HXhy5h1NHY6BT+bFT7qtUX7AHseAc9zt0eXVtzJ8zWBjlZrXqdColjWybCwwXK0eCLzjtAlwg0XF
S7f3ihXLGaDgymJOzOLr+AwslnMsxO3Pm8BaOilh0j8HMQQDdkeloWPRja0BM/r1yBNMFEWJ91ZP
/RkwzEBxNvY1/jRulX1H6ma6sqlWrTF2KmP/wKc+xhVHLslzMVeIefMFTTrtkHrIalcyO1JwbnOF
1wQ/08Fmpj6kbtvmrWwGXYSIlqrhdfZ/VLdSkSsFr/gNbtB/pGEI72cpWBpTJAqIvD+HcazgRSD3
jrT20658yc3fBqlXL1uOU0Cd236AnWDfSvDwoy7R/IlNubm8GayXqTGXjUbQWDnO8h48iDpUfsvA
OOOhZ1dcKMFaQ9I9P+gBm6zwVTOczA3tCetzUddg9GCtVIoM1wyrGdiEusH0/bcO7S8Oj82GdYl2
YfLswAnz0KPzZshCU1wTgXTwnYiniorpOaIkQj8LoT3LO6Jyjm6jIjpCt5JQmco09MxkFKZ5L5K1
u4faY+6hxKACKBf125yvZj6eKFqxadq55N+36jVRcleTjm9LY5Vtum8sVLhUPE2onkmVum/ytv99
TVE3uUqsTtIqFjQitqVn8PxkgL3ZW9BT4WduMQjUXzmf0IcJjogRMiL9TcojWsN9C0+F5aqqV/8h
wjjGZvwCzDnkcnEvrWfYbPsj5PvWQtPsLyqkfkA3UTMxUIjm2AS5OA2nccrlrQQGFmeFfLzj3BiQ
eBw/ShLCaE4eneTm+VQFfXGgC2vfZqSHtHHtRlVYxZt/QcUdGajomi7dx+OcE0XNLY6gJc+7g/YB
h9IEgRS80Cmej8YhLjgTH+WTLHqWR/hbARqUXoghHf4dJnMVkujkG0aw7t3LVWnYzLTMeKQa549K
mLWFrYo+epml289Ef82Lr4vkIEw2mglHbkS4XXfXa6Yb5u54iCHL5V3ZzUnngxZUGTxguGXpzXlE
/iNfnehSDBKiqXm8xJf/dS00PdfLF4XOKbmYiiDBoQuXGkjznjVWpY4Q4oRufgdmVt8H3/p+m/eN
sJgnr3uupqR2KDzH/9IwKZ2smpyu8SavqLGxDf01rletTA7scU0ruHnudH8SNCp4eakJk4T3QGjb
sRkZ2Tc/NI+ctdiU8M39U/E56ZvyXiYhg4bzOEF2w8gRcasUowlIkZfqyYJKFI0lZKyhq/8MNrEd
mcQ9x+oLAZ4Azf2pZi8kvuAkF5qKiBoMr/de3u/yQM0SLJpL+E1mGnCEVD9rux+nsfTtJ9ktv9yd
xoLLM1YoevPb9v37wcspZdYZUGunNJsTa9z75FKMF0PUA/kciaA0NqBMd9oloV0Tx6gHuhXQiQD9
LpYTi1cxm8i/r1zvCDH0a0dKGIttNDEyTzIILvvliIutao5dWvNEpRIKUeO7Y4KQRZIlTOy1bK9V
29E551M2N+z32KVse4JAA5JBC324k+62Y2IwTLAlXf+TJfZfPu73TzN7gLIgCJq6DSDw9nE03DlI
B/0mm9ewwhpZIvOT37hti5LBX9Knj2R3eNp47Qc6/BKztGegagi7QA2AOdYNjG4CvNN06BDm0XaA
zzuIsZ+9NzKlJvvztx1Iui8ycjLHkn2jttGULsa1CcUjmtEUQ0fNg/ZpmgAOZfBkLRoYD05eqOtJ
98TOSvoTQs7av7VQiAxy1ZpURgHkE8PvXAYQy5Yprz8pC+5ndQ+9yZGO8uLy3PrvAzewHD6e6HJH
/xbfm3VxALB7aath2LjHiqQSDYCGu0RSpt3bFUeKVw8COw0qQwV8GgdLbEm4EP/Xd22Aa3h5wfY0
a3M3kztn3zfF71tN5S+aWGF8tN/DzCz8hrSI7Ap0UuHU3c1+SL602wnbgXyipAtBq7TjM/qNeJxa
0KnTB6bzYrG3L/l4rZTOq79p+F+cHk1/gkPnuGn/ilASiqDxoSlvotAsU/7LPMVU7fV5K8WpagRu
HxcsQlAHb/FYWeIYiSnKOWoXiwGNiY+f7N5ihSTqCeJRSh3fIuiM/2XGyNjHfk7IPl8duHBGVO71
kLkVBOyuNL7FN7wOhuKE/h/PO697vthioTob6blLye7xTLVJUfvYc/Efogy3mvo43OtBQ+4d7ZZf
G50HBbZtretYIXN5RFCNj3sBvab3uDXKQ3SQh8ELHz3+SJzoWyw4DkbyBJ43FujsdABqURLxP3DT
kO8tQ7RkLjQ/05+Mf3G4IjsFRPA3C9vqgzkIv8mU/l5urEmQGoXPIdHMl0xzs218gtiFFqZ5Js99
KabpzddAFpeAaIZTJ8ETo8ZRBc3iLQHpIwuv6idmdPHMIpN+tfUKA5xYhyHk2rSbI6gzpmxK1H5b
M9jAp2q72/KEHOwgKAeq1wndyCJZYwW2YgFByt+zOvwSlF2NPCYUX9nf3Bq6FohKrDeuBzGSWIgU
J6gXpR211UN8XYnp3nQ1l4djBdZnAaNr8gqDJ4NdQ88FWvC5tXlommNAqgbULV1FisFJ9ntZdOK9
7Z9AW5iwL+OGYyTxUOB+0T1rVuTVO1LfVuWYOC/sWkV0JFBqRUENuzERCpFqrtBj1ZYjcurMY5EL
7aJz9Da1AYj1soe8JVwbLtRQOVnZbW7qYQh4nULQhnR3/iUWGu6LG7/KYC8NHrlchPKttWp3RqbN
4hSXkNHzb+CeNTMpNiBA8XvRadC++xEhqqGgUkreUIeKv3VcgQMEVXu91TFKVNB3j0j4yyf3NJBS
+xsTZN5IRT2S++we0Zo1aoNQEwOSFSqwkLJ73F62XFtjrmAbSoH7NE4wQpxeI9bs/sJ3KzNqMVxZ
ET1GaaU/qdXLnkV8JiS+2lDr6CQ3dKaT6qVCLF2wUICGuACnR/BXi7cSVGas9WyqYMXlgRbarFHz
vuDtFPcAAc1QwfXrusBwb4avzmFGx5ciRU+51otQzJwSTCNud2l+jM32d2a1jUfz6Jd/HWSON0Cs
P/tu/A7pSSUwyXi6aZmi7mtLlrifJJ+VgEbD3vj9zH5xs7dhPCkDIo41eFx3Nfxa/L/S3vvo2a/g
ta8UfvrYTyU9EybgwfINmqvwrDYZaRDL4MgGoB8qKrG/sli7N8zyQFZmEkTLkZVbRQEhISr67Jzp
scZTOHLkOPqSzoC4aW4SOR/z1ow1uvJ809egD+C42Cdvzo1KXlfiLODqHSfIGf8f2WtT1yUv9fY7
9mV6FatJAoCfmomad1aeTuGuFpGlqrUknrB5T2+MWkLteo11EDjowpqLWAhYnAhpKvpKL8eOtwFX
AI6GyfJ4fOenfOIArgxOWlrln7AkTk7B21Y9GrPo+zboVIOWp98QqZd482UtElZI7xncGE3CW/eg
CyEWNqwlKCfil021biSAtTl4bR4erCuPv2wGopkK+JYJHoVBmKFvh3fkVQLQe8OGwZh2Ki6yk/Qx
xXNSg3gEQRHt8XrF93kIVfi6Fu9GRcGQ2aQE2eHWdT79/qxCsbXk+DO57FbJHBmH+64yVKaLyjZG
LIUH80tNeNdyGKAQOizZHaz6C3t3u9UCvUHcyKIm5an9nK3oZxxFbOS2QDeAvRXPywqkjjgengr3
Y5i77t020t+Lnq2zK2OiE/oyCDa4O837bKL1LhnOr4ERewnAZ8XLKY2lVyeu/7S6qUZMkoXmLwsp
EPixqC/yxoLBa9TNFpIcLbiE+xEfX0grOv9mShgXC5gs0Ijo0GP/c5yJAdDM5UgOli/tTicPb/qv
L0JDlRTWtQhd9N2+sjHfSgem9SkaemnglywDtdAVrmkcfgEvYjRpDJQI7/cW3D5/ONKJxWx5HKpa
59l0ffbbTZ2RLG0WcTl7YzdYmxiSQQOtmopdq+qjcSsaqLm30lva9ZYBuYCsVUW2GCxhwDFgoM+6
mDa4rKt3nyTg7g68Tk6uyKy+q8amlLHx2Rx9m1YfECxhet5JqmOpf1E/HebkDob3bLVel3DTqHkE
4cyRX1u1G1WM+ezNWcI2wxXK5E9DmbtFScxMPd/M8eHYzMrcxNaxcR5deGyJeEb31sO2/emlj+sI
BTghjMnJMzdjBV/Dn0rWF251Ls5zFm1yV2zskvc/qlBlCXlV6PT2O9nVYDIZ9nXImoVJKMuh1MoH
AN1hkuMNZAmoJUeYbzVjVYPQ6aOe49yyl6ogH+IA0IBUBld3GBPIZSZ1qZz3NZxY0PrmJ3XneVqc
eY8mQ1WGiOQjcz3+bDXlJFvsUzi/BSRhFVmO//L7go8EZJO7n38H/qd0Am1sKYqRflg6Mhzegm5v
2zQ8aLuA5hqwfJLnq8myXGpMAYE22/nDFgVJL9ViTaclnYR63Cs5g/m3E5PdDz8Ru6gPuEXl6vb0
bICDeajmjHTwvVOtzCEV0cxWjYJE5CVqcjF9JGQZkXJjI1XGciM0zdtk1A93AWLldnvlEFQIzNvj
Fp+XKFXfRrXLP7dqi5CLqXmxCUr9KrIPgDBfM38uwuI1R//pE5FNQCvnIWO7JEXZv/0fd9QCIgfH
ARjRJsWc5kXjvoZwynBsjw/3CesFzQ/v6zVcGV6kwv+gfFhUcx8Hp7chRBqiDvmWhv8uuy+WrwL/
jgoknITOMRNDCnfyzAx0tLJMCGmLClDfcn1tDayXGkLAf2lujMPEAUzHFQ2n1KdAoJ3m4k3ri0yz
iBa+KuJii7eT6LL+pZZZ1qlMFviWB5RfB9+JOQAQznCCM1ZJSBqZx0OWWAiXxtvdqkgAkmtF5zmv
4VpfhLwnbv7delWRUVNYm/GPIRL9i7rvPmhLO96ZndXq9cAKosl7PNhaYKS1JCspVh+yJPtxbnvv
u4bKie/tdOmAzFNl81TdL7imu4VEQg1dJoz9Ig86qrzicAOBx4wD6LofEmGp8d+Y1GMbCDbHVwnd
bN2XQ3IPozZZbKTyb9jf3D5cOtZqfDXXZvJBl7jbtjS//eFH+c7o+MGjOKsOeB0HpEwPvdcaYM1v
3ewysMBez6KBVc1/+fDngM9J25BARTe9CeYb64KT0QD/JN4MbHThvZvaFGpg8Vo7fL2z7F9EmwlZ
DlN3a/olxMg68MyQcRLBm6Ffi0WbKTLh4IZfyx4F7WOG9qmR58Z7EMlCTPVyczeM/gbRKEhbE0gq
OPRs08LlMwA3OO5NOaUiYonN932cUrfytaaZuvQkm41v4Tzm/kcDrkoCM3iomFxZYJ5vLOeBOhS8
1JLMVBvyysT5qSg0M5QunTX3TxkBavNjGhd7vl7T+DkT8y1x03O7jxb7Y7lK0hWLHrPY1riUzQIL
5WwljZWzeGyKuc9pxxo4HM3pQhthgE1nf4HUUwrOIS+MsKvsUnkT7ePMXrEuLQMYhcx3JIIW+ubF
TNpvqN9R5E7tOKea+lF9QaOssdCVoHCUy1BiqfrqTzVUvXlViD1hkrDu8xJXILwdq9dWVyFBdz2V
36gHmKv9a2zdRNegqe43S49rw/vdBhz27zddevVk1/XlDJnPJBwZH4xNqLpJXUWEmWgZApcTs+au
NXUV1drACpmqYQT/bDxv6rTXrLYFGZMtnjg9S8pjNMGb5ieuVB12ndcmz0UxTUDZae4/7AkyaW3e
ogVOLD+zGYzqmhuTmm9YPW/xgKcelKwXGKKVL1U+H/a/UDX9zBuirFPD/6DOIP2KNcE5mVyIae1F
HuqqBtUxAW7zt7C0AXFTn/RlSIrxMDw5oxRulqfsedRxw7SOYG1oL9kQ2XGSx9ybdQbBrvhPB0+L
Dah5Tvv/ESjN1glWoVNrfM4siWiU0JNgpRr1F/xl6hbjJj4Ng/D3nvrMNAqJVgWBOJ3wrq4hIYOC
YP9/lpAEcU5Gb42kCL5pe8sFXmofRbmQd4E4yoDEuvmf5uVoKOpR1BqmsLk0EimscSNtgAYSBAyV
zaWnTBxPAZ3aY2UJXehob265BUnwcrUnANAo+7NT4YU0rIHrDgT4D3ryN//R95/RQ45r8IxW5cc7
VoQ3VaZ1bu8L834D6rjbNLvVxW32UloYmSx8Nq5exszOQrD4q9DZKuY0uPpPSHpGCX+DhBx8kBuw
xijrrSMINybrT3J5A1wLX8QSEYuPFFh7L2YWlQ0nDrM0x2SgBH1SvkpIxVCfwRF1NBj2hhQPpx34
U4RnZD5Jr+WSSvk4wqf44+OtbprDY4xtwo++pE6Gt9MUuakVYsSN3lz6pyV10T0K/z/KPUe3lWjH
b1FqTTLeY8H2VgUI08Prwm9HRw1U3Y/ql6HkKnH0MngVXGlpe/dbHkyi3Y9j3QRQHPjrigBnJOJR
jlHJbsET5XSsP1L+9uBlGaCOOUWtqaxFp9QHlzbiPMLaFIyLdmMlF3/xn2pvqg5IjaVW/78Q+GM6
467LzNzEPk4bAd0YUxtf9Zq7IxbrC3FKErBCnUGWENWyAhQeQoduByBUKZbj5vHCFTvbKvsGEIB5
dwNxyIaLOcHMKxWr0HTS8KWW+/AyUFJeLVrGmDYH2EgUdEYfVv1Qhho2hUgCeUtiReyoEAroeQZj
Q2DpvNBnPcbgDztmzFcnEd10WJa7rkWoWIDBsly9EymLglpMLwWWIq5D4aUDKKJNnESG+5e/tMC9
hzBFG61BhVz15OM0FAvVk3EyTBIwVJZD+A3fHiVAzAB4Zo/c6eS2XcbBC7nTuT1kXVZ6sgIgszQ2
pictlGzJrDkHooGneG36bM4aEWxU+tupbXMMWnTr3oBGMG9lmuZyPhTLRLBut8rce5sbvZ9OQzIy
ZzzkvGmO4O9DNO+nnQd0LUVFs1RVR1hK/pV/ETxY5tujnNtmUUKROBbinFz/8NHS83EVWT2D+Maq
RIsoMPVppBDwmvinxqfOKumjqN8CXtrvsu6EyiDq8PzPG4Ir6FQ1Pwyxidu5H1N6YJtZ58dEbilt
O+cE9NYq2fLfZnjse652avS0Jlg6rYLxevPc74hVMqE29+D04Bz31tB9CJolPEEfxDY9F76TqNOf
t4vtlADdz6PkrMLjy4E7ca+kRViExv/sa91a2CUbWV0lhPdEJOhD4dsDBCMauuqP3B9041TvBJAv
xEg17NLc4hYw2yRie3IqoV8mu6o5al4eCKoLtUVsf4wVduX+IjfJhHucefq9iyj6SxpoX+wB66Us
Rd9MWBvlCSLMbAT5tK/BevItOLCVOTsV8XdAuCTkanXdpLU4Xpg4D5+5WrvdmCpkKT7GcwDzD/RB
lDzTyrEg1wEul0ERTqV68aE2mDWE2+WJ1gq05yaBSCKz1GjRxdUi4hsL9HfiIE+aISdcJuyZ21+q
H946GpYM0VkH67UyoJmi5CvDnUFt1wtOUFrG6CYTcMfjuj0psKV6DNTYtxK60Pu9Oal/JC7kiP1O
gix1r1J78bQim3b4FKxAPqX5mINPuC7ZHdMqj1FLR06qoUqMa4oyLAvKdSqdbEMsDJfBqYRehlzq
ptnwUJeR3awEtkD3H+mA9TgdbcFT/jA0QZaRPmqhj88S0InTPhh5nbenWAyfPDOV/ii/6yxoeSuu
cbQOaabCKEHs8G2SRH+t+FvYmHc/MgANNtSd35qQrhXBDv/QtpVMp/l+FGfV8HAXnEi3wvkVgRsL
xoBTTtFTGzG3RNeotWWJGM7gLBMbu/GkHaFwZIFkuLohfBIW4FVb4mjx8KaUcwKgTQXMPIM9OXYP
DakH7ql5O/NdKMVl1IZ/TzQjah1ZpMMTgLHmK/N0tmC5PurBVW/q+JU7yH0W8tClz/uHd2Vx/K4b
u+5V3zbyCcdsQtg21x2Dq0GLqdJ+tgMOGRDybyGIPSirYS5OqUCmGOP0+toDA1HXrLoISdB8xcWj
jNpT9HQ41Qj7u4j4YWiSsVwuaA5KJEGnVjBEoZ+bLW/WL6BWovfdGiWFdC0oblIzRi2cksMhxQcc
mbz8Sc39oqjjbbD4pWxwWuvGIKIcfukgM4if55yPCLPzCcUkjymyG4FSKNCh1ECTi1jIZtBJD3cM
aFDjoO7mFXChPHF9KiqxB7zVIzu2MYIfQN4+zsNMxFjN8cTr5sqOg957d2y07fT950MQ06KCiSpg
ZhzLk7sSd30YKnS/fZpo4x/OXMrcVz5er1PiRMcPyw6kkhKpAqCWJxeS2suY8+uS7tk9H+5aTMWC
+Av+fwfafG4DwJ11FXCBxt6vEzF4DgOUFBWab2r1lkkiC0yxBFW1mg+sMXafsW/1PzNPYjou9kfV
v06KK5BaxitbhcY85s1UacILDIAMz5s3gKkHovG1vpfRAXmEhyeSt0NX0vF7rNW6toBo8vA7p65e
vkWzOOf4An15/onlAnn9KR+2vnMKpHszLZ1t3Gfm0fXDlj0iKaF9x8JT6kWQuAGtRGldKV3F0NaE
kIqQ8Clk/Duk2HzEA5vY8chRYHC2ZgXDNUyBU9QWzm11ZccpgZX/IeZ+QLXGXXTZZei+EPkpa4/F
KkgV8jd8lYQLlvccdj3xhASBX/hFxAkdO6js9bbnXiOxGNdzsmytIpHHFfH+t4YDF4Tpuhyx0S4z
lDKupk7k1ywujUK3MqgwTKhdkjRybJAWRczI7T5DQUWOswsDL5pFD52+9MJNxPThfotrrPJEonOC
57ksYKhChU2FSVslJtEpdwR5Sx3P2zfGaM2P2UZ2jlBQBlP7QftJD9Tvw5DwIeEcyNCv3dVgOhqe
CmoDrWK5mc6po2T/MzGjydf3dAIBiwmKBZIFhHWlaEfT5BG4lbooGIFpN6VqTIer72Ehz+XFk9mM
OCD6api1xQMjc9ccw9kF13RSwq80aaniMH+PqLIEWai3OooRDeMsXUcXKxKnUoAyiaMWFufD9JIV
VRsiIH3PqJaSxQEOd5t60+V7PxvUPdZdVb/2CAckfYgeubLzvJTyP9X87psRxCoq0kUjoI5UpRz6
TJdf2mFGpajfhoklzv3X+HOeWt4uc0gRiJawt0YqXkuvW791x9Ft4b/CJLoc3ranKwpmsqDuvJ2w
IWk1gMw5kyDvvPgRBXET4f2wmOS3Cli7ZHu9/QAhiaeh/+PtqOvtKTE3epsB8oKO6gqRw8rd5gRA
2IFsbFQKY0RJVCpJFgPOkzWFsnEBUsip/rGVW+CqyfW39lLsJPsGhRRtpUdyUR+Bt/HHGc93e1HS
Ouqywv81PZ89pnTkNiH6Oaxo4jrj2COt5/3zulKI1x3iJJ/XwiXYRY7d54nEItcc7VdK8FiIDARL
2D9GLhU0cMGOLX7p40WwgqxuTbHmoHDaGf2pTPTx3uruPlRuIPYIAckNU4akY6Iu/NyZ1i6acEsJ
mCiPgU6ojDHHE/Z2Nr9+FImqBZkMlS9MxvcJsAIgsjZUSyV3cV55mnzGSpsDwj2o8AXk5m5R2Xlu
47tY4wd0BXTw6jU4EljGj94ZuzdolztkwYvP3UDpzDhOY5eG2WVywfa2L2HZXYyW77OmRreNbgj7
+LnbaM2/UlyHoTWiKlloMw7H5BMfuLABTOMQI1OK/Vcpr20+sHSJWTw/GjCRagWFV2XXzH3/6exU
UWIUzP3bgCdd1or4BrisBmn2bvPPy83kgDbCE6fLeLctxAXOPsYDjn+UthABDHVWUB5XYqWIjJr/
hWtlmOpfNCKYcJ9+6KQJlvbLNZlwRQ/Clor/CBDWQevgWQ5rk5AwhDl5/EWSkF4SOPzGf+9KPoXq
XBw458eBJROP1b8LNXxFzl3CIk0ylV6+Ii8XHGdVcdkeieS1SbpobO2SNZD8GA8U72WYqmwxC31k
2J5nS7vwI1Yxkp22/YgweZt3rH/jE804jgtaXyZPAmUzgF10HtMijOH9ie3CRz0MGjeqYFjvOvUe
hf8uabncUsmcKEUMY62cqcfFhe2CPNEXWkic3vdjJe5VoBibUb50KgqoBwH0HMaa64dL7R99IQHD
m8hjwhbvc6WVi/aiC2H3EbYEVLXKpt/+4z1EXvLeWqAU15FPxvgtGl+5wop2wyvt2vT045AG9xW7
JfzBmB0Zxw34dzpVuQM6n/7Arz2DLtnK0vUG4GeR0F2qT7gPQxA1PPoQJNP1BmBN0clAvmGK9bUP
7TDE4yyRsLWesSiUazvLeKPoVw3Df9qlfy6rf8H+gogEADqx39VCaECQQlaXR83l+0FnCr6ZoB7s
3LxfKRd1pRn3jFqXbI7tGwt+oxFKJ/DQ4YvMoh6uPhlkkr99D5dV9L87F52c64AnCM/aa3tViPTw
B6jjvVzNi2+AEqjvaceRQeVDnmsXrhwyQ+z/xy3ByCtbWQeoAPzV83O1G2xRl+RrUdi5MDrKRaGp
Af+kxixZeYVlSamQ5ODVGBee5YsbJXYW1ahHqPYKE4jPlnjHKKVnvkkq35VEdS4KbUOHMpDLedDW
qnWBQ3t1vsknf3Jx/1a0lacF9Ruka4V+vHg0tuNNW3n0XC+10xtw1qd8GU/aUuEtGfVpbb7ZPCi4
ekuIW7z0/2NIngjnV8JLL5sQMUJ4TZnzLySvOm2T/cGu/4G50GBZeJAXnCq42zl1wxPJvi0LcJSl
szoLS+VHh3KrX4kdKVECsz6RSTltuls0X/2D1E62kAVOvE6nhKyPDtpTSDpA+y7Q8M3A0nJ4hkhx
I9vrBXtLVi/rvV4HWKe7IMZU5LoSuaXp4lg9DTHVgHwqooXoGYs0S87lnDtFqXVUtyjcQXoirU55
S73SnhaQlqRas2m4pOfU3U0O74IcyzgYjD1hcVNv1b9ug+zv5+GBMQyt7nTRd9v8tBtEm4AgZIcq
OXacYkqL2y1WgkguUZ4pkkf6orMIvfnY3dE5wJ3TU2jgbmSBNMUytFdGLfqcQ07tmva0jTBIvIMu
TEPinloLivNxucWur11dtK0yImmK3mdA3P2a9sH4Zuo2yrH/9nWzHqr6NkejavyExjEhcQ0sTtHz
bfxIFl1QIGBB8fEBIVFgrZOcoj0x21pkGSHrtcJaizWRnv1UeyNjNlHDPr+jcFQ0YlrGGoi0Tu4R
8c59AP2J/YNUoq8wYf9XxyW3G4zfhcW/Vh6JfVP0JZhw4PCWcOl8ys6SCSZiwGKDcchMITn799jS
Wps6ADP1+q/ulV5vnyYS70Ttdz5OeZP9wDUFsJxgulfoSp4RUNGW2WdwX5HwtoDBK7/h9I2md7pd
MgR4bnNaSnwOXRql/mgz3LKNVsCecgE8TZNcwhwOSvdxfqfegb6vjMhXwNtjTKjBmK3xP7pVJZZY
mk8ak2B2J2n32W1lELpch9gPAjnmOLtrHL/JRcCx9kJxDzxSH+eKZZEbAKEp8I0qHwxGXn8/IF7Z
uztxVp8Jm5VFAGUreUfu79Ao8jsLN+RPOfc2ISCGa8TB5I0ma9RvKaePZ2ZxuR5/yNBKArgRXfKS
OjWS854EJvjvRrgp514aanMy8mgM+KTdzdIsNTp6qWWAdN0DJIDAA8E/C4GwXuolx3rBEPfVfJ7v
eJmK27VzioMqfbsRUcsF1vgi9iuN9h0iTs1fKOvHyg/HfuOIcblnLQK5A7OCx8DzQerPHYkHZl1n
zXOAWvSrm6yt1dzIvrTaL5e9YgyBmuy1KvDWJWW3vl8pWOeo74O5qQmZXE3bsZZO7rwAs2oHZWzW
BmHF4up84Vb7YJNjcn6Wc1v33rgub1FdffHc6ZQthJcbxNM/IO3/x8AbxchgcAnFky/Jt0r3G75W
VVJE26wgJHDHEepbppH7a4ZnGaqXjiGQc1CtfsMQcGhnWREdLe0LHjekRsdFnUDf2f3gfN8kw7L/
Ww5OAvST/Ox5OYnrI2kkcRIl5vmtm/BSseamvCYd1bIlSJEBqJnrL0tL7mpxjrjDiDLYEx7xExo3
Uf+ImV6Ke9rt0W0RZzB0BXFLt7DaDxZsPaNrIuYrgjXes+e3onao2Ys1yE705BWvi5xM8NuVHAfW
pNcK4UoLpb3R+riAPAiwUIDWS9UQQwTVBB8RrlQU3RatJuqd3uHKWdoSab4Vax2lSvOIxcNm5qdC
UI45KdULTFgDO+Kz4Q20jAposa9kBEhlNyqQhc7h8QkVNQZIW/3wlblw115GIJZV2uc8lqg5jFx4
aVhPcO2bVRkblpmFA1mCZUuwTJwscemR/JhWZayK1G4NjE+I38EMHb+1c3nAHkcmYUvW7zR50Uk5
DEFt5nf/o7CxLjRg6A7OB7c0LeuI6t2LO+xVxl4rAT7QkQOd2z4+VBeivZtNDeLVRhWod2fcCQYO
1UjobRtg/RSpZkyw8hONphb9Iktwo66yinHrt8l6GC6UGzW7I+hN+3ljEVrSAss27LBpjHnzctTt
C7GrN5M1cQVXLUzXyXRvnTkjqzP1T4kcVYW86FGyoyNOKe4Pr40VPx1B9tw+RfIfJtadWjpIEXcY
jk7Z0uXDl0YxJpAgKaEoRCjTI2Zcnd8KXCGeFKYFOjYzBl/K+v/qIuq11WtyEBd4aiQZRLzca65V
bA3Sx8FSuVhdaUji7dpFUToGpk+W2rrPCGpCFFZWErq0O4B3y+WKh891CFCG/CFVmXGcxa1KGT6N
E3MT+pvOQ1hPWMJpETb+T6Ug6SYE7JkTZROCzqQgpzHpHfdoYVydzCgOUY9pdJ9bKAcIys1A9ZSC
PtoA4Pdp+ce8x3Qyfw8zcSyf/0VVp7Im3lxhbd96GG22zrF5i5R9n27MAfp+0yZKFKZhjIO9t6I1
t3AtHreYJ9pbx+3uIomhMNfjbmdlO64jtcMP0ZiIcBv6vxir6MbMN5D0INYNWp0HdnP9h2T8wKDm
Q850IAlnWZpx4mGZrdwdbh5KIEpkQnxEFcKMnOgO8oClqU0EbKLUqtVOagQZTLLuWk6SYjlbXVyA
X5Mo1SZaN7ekD+Pwn3cfE/1O98WttZgUORexTF54+wCLg5YyUDQuzdXVHumu8fsp0DKPplPixUZj
q0Ax3fR+OFLubTtnF4xNBudlFaNJrPtGR+6rbyBJh+Ln2Lb6dxDaD10A/HFvib0jRKazytCOaU5D
/4GnM8eC+rRK+YvVrsdcDlaYnUCWPRWMymEdFbOnq8a1sCPgPY1vbjZ8ze6fqFolC6VspVhKsHAl
9V5igv2KLTT0oZsh/7cQKReQdz59I75fAE/TKBN/J/gZdo6W+2dqX2rpdAhHYhO86vfYW420i1kx
QZgWLHIaeYS7LnUL30EYfWVp6I4qsu+loCQED9w6yD+ryPtYqbGj4m2DkmyLFwdU3aIbk/LE4Kpr
eLJNfXhs3fPPIxtjEvBxlCcff2useay+PyxNB5qKfJU1vTakfnC05wRcYxNNI0x2iX4mkmcgxjAm
cB9a18ycgEoxJpZfRV+Vq4BQsm633cB2R813eKYyMTCnsZXdWGMQ8H9d9hEjhVfJFPNRZ3MF4yOp
QDV1lDqa4fkhpN1Vv5E29Ko9KNzqe2xsJWo/J/8sqGLa0qXo58bDHjyJgWUw+lQK03gzkgKEJfJF
ktuB5k6IKVcqYdn+OgCH56/sJlTsR2IaETXnGp2pMzTlMTxuodFEdnPAkyRZHf7Bg99FTpFxUp4Q
JSz7CTG86BDUiNBjmLooUd5rwXJUPjYUo+aCls99tFIykRb7xE88bSsYmbW/5P8hqx17eOZDt0RE
bsdgME+y1EVZgW4uezUCG9MBQ5u5X1nnZJw7liwxEepvuNeoZDatubCzhrHiJvGyYe7LoL3YSVQb
uLDgZIdobISOuheYIbMCQxfuSlPw74/7khoL5LwqRCmqOAtljBKWRVufPsw3XLJuKPwT/p11V3nP
k7Kz8TLjCQY1Sfr4ZiTsCcLVcqfQBP01b3uexVDa+RnHtI1VR4/Xf+FPHav/K/FkYNoJo6IdvozU
QIjTDyou8Wu8lqjax3jMi4ZFsdXV7uyUKgMO1zeiPoVcSFtjUi+N5kZrQ3SByc/pxujAhoxLnkFK
2gfumlcynj12jM7sxmNA5YvBNGl5FEW7ADziPPNashOulUAAqAl9Z34XPHcbB2WFSpPQ1fUn8/K6
zbS/lEoiFTpTZW4Bc7se7Id7l5wwCNE+VFdD5/v4pzNG3KM9vakckPBldqtRSMgY1SlQAIfmFjnk
HvqRzOrR7kcPkxEXQHHj2U3HsGoeJWuIBAYx70DwlgMPi4TtbmQdGVMA/xh0bqs9AjWFHHSVJy+u
iBx8rGV17DmES+l8HGfTdsvU0xpBAu83rM55AurQF6+bp3ffFvodFAvDQV87Y/pHMaZwrgbRFwFM
y5REVZfCavUNuj6JJ64L9GR+WWPajCikuStpmjjOt2rWlkeJL6AUI4VB5AFO/HwYapEmOMfXb5pm
DCL6B+ot2Ei9nkui8y0rwjlEXs8wPHHMLjO78zkmifMU8GSTnp8QMVTHSS/bNUv2D8ZrGApcHjaG
HS88L0dm7SoEhM+5QxJuEJ/NWQiD2XQ7/9Dp6t6t+E0U8JuvLwGL/yYrsQu2UT1jdbrtnlSNAFa/
O8gey23daEtj8V5eSWhRBjCVDChiM151D1xYWEg4dPBGfu+z1otPYiLtLSbJiwdxLnqncUhG2RUD
0c1d7Cky9BoQB48WF8P5MGHekHt9rlDL1u35UpS4XuW6Pz2/FMvlduU+AF20DDJ1S4yAZ9rAQp82
5Y6ba6kNzbOlIK0JhjhMBo6bA9v4mXNEcLr6H2N87w1gZlPYj2cQ1V9vvdvNPxkq0z7H5Q+4jLD5
GmjMJ6nzPsJX3qOocxvS+ih0x8bV9SgUOqvm7AVnVKoFKUC3FIbv0yHxofIMHZCUysxYidsuVy1W
YnauNLSgxzg0Qbu89Zmpwm01s2SR3cRoC6Wp7eN6ny4vRUUy1m78nal84ANQYjB2pI4QvdfjStbt
/VgAcupQYrGLOTHfHs/4eBWyHebceuH1ozkRumppGBiF5iUDNPkeStwc/ax+WCZjZEc5W/apnA1i
BTUwK3WSBRHogGHf51BnWZDT7nAhg5oDsZH9TMTgAxOMkd/aH0mSdzPUkU2i2wjn9tGn3KYYCrmN
qr+Yjk6xlTi2n8+d6ZbKtAgqomewy8op/AMItbtm7vVCcMIl+0PqsYFZwiTnC+iWQMKCAE2pq4UY
aGzuCQwx585l4unrx2AyHJP41mMosOEdnRkDLJ86fXModOnctDXRIc9odlauzf+eZLoPTOToAXt7
uxngYwF0DdU9yFVv7n7nutH/Wkk2yQvppVm9Sqa42W9MTphUqSMRBJ42Z0H03yGW+Wsauw8O4udP
z+kd9+cnJFZR4opm47iJ9kydveHJlXbz/il3hmncp7jhIhhhmvlYlIhtSVpZhfC6LlsjxkZiKANx
9sHvXq4773fOOKC7EdsLrsaswKZBHrLJQEydlIDMSI4YrTwIbuqo8XS6vgd4qr79/aeOGjGxLros
12BfOiUcV3v4YZxS7k4L0wAHpBCy9XpuqmYVJCIcYsBoxJ224REiHyoAEWkyA6xYr6VIvQpN3vO2
OjY9rfIts2k8DvKspXJhdICEnlRVvOryTJCMPN0rUKc5cn5aZNLoPVdArmyH2VVIkWRNbhHcVwQM
ftKXqnzf88+WMMXbSON64UMz/EtY0T92Dl6ZfEdgBbyN6gix2/LQAY03tc2BRrAPc42Q4Eau2DDr
BwbFUTxj6IqisVes3Q3vgx6BLAVatUGLq2pNW7sCqDahTwxwBxz2tk1O229/rwO9F0ICDZM+AnTA
8Nif75Z8JQ9ouN7nCatEmMfuLcOdHbX5orkULlsFF3z6cHsLZmOCMkC1N7MxC0l9TjQWNQsaHhd7
F+g4RAivQU6qOGXvV+tredLux5397PH/r80AP9H2lbmT9aaT48FeHMfMC6RL6yvXuxuBbAxnwG9R
VpIl9EZWLDSe2ahvtufOjvrcn6d4eT5BXaqPLcW2i9TFJYGGig3mi+eY6YW4x2yXit6eDubNBiFS
NqKCcTuwenRr/9ZP9pCZqofCqq2yVJ/2ihhi2Hg7zKKwwBVs4iiQgQjdrcrrBiy8W0oFo9YyzZO5
1mOBIZhsytmvLniGYdkUF29wkBseXD0pZ3DcwYFwAf+m1BGuCCjR//UwjfAZaf08j7ly11JZa2Vb
xxfJRq7QHjElQpE5Br/eGtbP3gZHQE7oar51dzrlmbhkxetVDJadA0pr/DSj3H19vEmL4cssxkHa
9DUBXcn1EirigdS+AzDuBqhL6wK4Ay7aRD3UncI9I7ylbOY2Wo8vaDKrPeWYmCu9kDX1Ivvereq0
3u2j7xcOiUuHuwuxsg+xKjE/cLoYvK5yekrnMR5PBwE2TblxtAdMhhMgzIN7sq4A9z6IEP8SHS7s
z9hImlTcmCdtTqKpUJ8PjNevbZMQvA19u1o7FRXh0yP2Wj6iOzMz/bw2LNOik+gJ0UG8hd7AlCwF
zPunTQ3uZrks1hbH447tcc1KqmpJJjkbudzpzNWw5xPiMwaCtfalELR8cyu7x+Et9SUapVu7KObo
dh5WF4pEb+vAKzExDnyztdi0h/KPfvBGNTV5Y6ju+WWJu+hFQtmbNxINQGVWC9nd3enD6q6Bqy6t
1fTXTDrWkyNpiRdlYf8OiOmA5ANkF2KD6PKvwpVeWcRrMtYcWBucxNu9yFv8XfCshUZol1eeJGf8
NdKcsoAKz2Jhpw0JjQLync5gfe/X1AtMxIQy1icbH7F9N6KlkxhxMEkgyUWqPnF5TsquS7AdlkOZ
8/b5USMYUK9eaw3XunLUtmAXDWFrKSb2IA9Oax8MpXqaGo1uYUlojIofmUEtOpaB2PtPJK1UD0Yq
1cmPfmwdBXliWO48K8kWSSUUdnZE7fnfsX7FRk0CP9icgIetR8P5o9/xLlOu6HR/N47D4d65ioOY
NVhofwDzScqalWFz76rFBbWPmQGVQM2iY0Z2fhoTmzbJIiWf6haxoLf1x4AnMRx2C+Ty8hDcyZA3
MMrMcPh5fPwGdjzQZ7kXIsDPv9TNeb+kqj6AHmBpC1hcjcta2yHluLz8J3ClzTON14UAdW/ALgSL
CIBvC3yg37uJzy8qLAn6WrgX4zCMteQBQj4gGIwrta30xUxuFBW2lYGPwe8AbcOSCsdMNZ1NOil7
mcMFOpNE4ycC6gMApspp8Y99bGmdRCk/8OMzR1VPARWDPLwg5k1AurhjlVC9BsE0Z40b3iOzn1SY
RXqYLUMj9GIE0kvPhU/fcl5ljZqHY/d775XRz8w7ypAbWY2jHvVGPpd4ts5AHQXqWFBL0LRwE6GR
lCPN/t7Je9wwRWA/oGVBAFem8UsEsoT9WDU65Z5d1RampMDoWFL6S1L5QhaXJiLfNJoc+tFC6LIs
EYTw1R5OVw1gHos+TQ528KfB2fvscY1+iPeje2aybgoWDb9nG5jUeWlgfwzQheFE95ZZ2wCg5odY
bJoMy2D4zEAERLY8qJo5XIkC9yPMcjUD/G4hLmUNwd7b6vXkSy5GPSUID8vG63aD1VxJK4j57TzQ
ccliW6IT37aRuzzgqlkXm9QvuMDXIxgr3AnPHlABCZFfNOulTrvI9VPaUyeH2zUNpv4cndK5mIpv
IxOLR99UrnWmn23pjYtaDOtZ5zNJY2cB1a2U6lQtbWRRjQyRFU2RQodRxprVQofldWr5aQ/z66gq
U9/u0k2vH1nm4yBTIpc7milraz9zKiqSgn2s/EBWEBVhllp1v8qNavOUTxwqD4Z4TozoYhhMK8nQ
Cz9R4+YqyQAjbh3S9pDT2d/GyIFxdgpbNv/cQkkBby7WYiNRvWurA1SaRSlwSC0wClbsdFkmbJdq
I/nmHhlHG4HW/iHdMP0ASQFVAp6wQykiZGlyfuN5quUdoy/KTqakP7g+SxmDhm1cDrqYt06zT+8m
H35VUXuYFj+bgZmWOpBawN/1x61o0PnIpPNCAOEjZFWyxNDIv66T85VkGiBKP0e+bQWsDH3zy2Oj
WqJiwVhBExmEjwJYa7VpR5Cg/HkkuLAdCeZnC76+NOjvu6btMHmvsL9M64bIqHqQ33VqUku65IfG
rQXCc0EBGe2LBNMTDFXAvl6rmO6twcMo/m9kuxydBMbx51sqyeLPtZpZnGnkrSQlR6+l1gqtXrg/
7YOkk3E+EWihh6jC6HcRZx9J+TwDrQWb+G/b8tLFihIdruSpjKv8h/bAHAOftSL++dpfBBsxkfCd
RwTuEHX2OI1tSw0ECIPFt26Gx42hTydq71cCUdfS7OuA7CRUm5mB4aqbQSmQdZzNIvhaecXmRAVj
QzMDLAqmxy7lMuQQOza3ua31ZNj7RJPKeB6R43mG5gaVggE9Eg6nAjsg0bdMZyKD/+ryTHNTFWTU
54Zn7ASPxAN8E8wb4JuY1Qg376v8YQ+XTpbZkA0LohCgg1JSuSApP26Brs4NZK/z6crByJ2X91ig
SSjlCCQT8YlWcs37ehnEEc0PvDZxybCWijpM+vJf5O91mL2F0OY38b7vrm/piAXgLXVHsp0Bts0Z
gpNd0TeoSg4UhYqJgwvy1bLJDRsHFPv4FbbhupxNcdPFBozJJaTKCKZXtRr9sqJii+OUNkybR9Bx
K4GTpzSa0QkZUdLBnus/UISL6xtrMw1Mqg/zLbNRvCpxcGcDcVD3f+JFriJ/SYpWPeSIgWsbRPdE
Sm0nkMMa2LT2IeYFgJ50BXuQnicn0LxNJ0KdjsITZjR2s1/atBn2FBc7ytkvLAaxCVfS9hX9dyz0
8j+0IMZ/m/bvf+uXZtVJiUXeU2PEnugxWWHOip/3K2nyS1pfgDqyruqEP40H9JlUdfpZa3TwserU
63SDNyt0Tc00HJPtVtD40yBX5SDmMBVqOCmdDoC2Z733t1NCUBPvojWbmQIb6nXnGp66+vExQW7L
qXAg72rfzLj8Nwc99cP0hScJWCZ50XsNzUquQAXTDMLn/pA+UXMhmNrnRFX8doDowMytIDUVTKBj
XfTlIONSaaaFL933KrKjtKVtAG5/KO3R6g9lWBkOr+FUm42YV2QBzS3UH05PSbHx7DoOEtHoqHBh
JRrwjUtwCEDNjWe/CPnFCwJRWe1MgsnuTvc3m220+xlOeIdrbD6fw9C0cUqkg9Hd0GJPeMXLmr3e
4XP/u1SjZdwpRt1cHoN7jauFztsJUlTj5ukbCecwjq4QH8NZ6nM5FpBHDayle5e1cIqEhDGD/wiZ
H7kLHuq9d+wpPxQiuj59BF+Zj+yLV2bUSIKGdtBl8zxtR5HcgKIkBw7T+kfoQnTqlCDySR5c2FjT
cVdqw9vfiefb/DTi0iAU+Inh5al0n0Zchyrm6YIFhLoJ/0upEolcvyTP1m5ranhHhCxDNGZbGBgh
nh591CBw0dWKcBjL4ou2d70zlK4MUpTo25K8zU7hiKX4vk1Ix319zfhnrsp3IFuAcE8G42QY5ZKy
nTDNN7aF4B/pihfWiTM5c28WBr2f3KWMPT4SQypMLXVBd3Cytdi54IXaMxTp7zwlMfmT/8ZFKQxM
SzTRdVv0zsjW5vrQuYrQf6N5gHGq/UpXWvQsRKs6m4WGrOfKtKo6qhg/u9K7aN7/K9Vc/rdrQhhv
y2HkuNMEO7jTrAR4Txdf+xnU8n5zbBW6pTus0PGbNxKxrnuPcdHCN+OiEW2jQhk7mWrPCoUHx9l3
kwpjNXaLD6UWS2etxER+HaCe5EmqNuryQwPF3+NR9tt5o7xa1z51TALS3Z/0qnyIhM/qFy+Np25K
6hw4rtB5YJJkSPEQYUr5fH/l6DlAuqBsuYGmo6tVObC7ljmhfjwvQaBtV+8TvuDqx1u0Kkqiu7ed
Pf7CKYCZe78tP/HtBpjZ+QiGTpXeKs+YT5BUtFnDK/aDepiLg+R//r1lgASKooqq8Y7Q5dZ/pwVR
9AzpeyzqdzKXavKNlvFjgLXgHXdwIPr7Qvkae/yN31qllJnmiR+mv26IKJiA7RreWhO9KtJfQKRt
Ge/vcG0Qm/uf1hz4uPiobSGig+pgdu4/ThDtbwcoh2gal/aA17BiX5gkXs6fJrJHNzH+8uzOW/oi
9qPB4vBvksxaRTFIGSnywlBUiIZ5/xRUrg3MUTdKlYCWgOaX5j5v/PQ3UIFlcgF7LeC086AsYF3b
CKpXIsnucdu97SWHT+EXIQB0+ROpDCjp8ck3FQLtKTRpVhGL+HaF1vWabyJYc64XvBbH8eLOECM2
149C9wXcMxmePcyp3Ig+jsgv2mTsxLg+N3mpTHRwAVt7Bn3K6BG2ezBnHpQmqvNgB0gg+EZQqbaS
zC6QLZG83iAMosjtZDlbhwoqUt3VR1ElISEdDrKrRsNO8ONiTdUnYiNWHoxBpB+A5Kgv4wtkCMsU
XzLf9yqAtVOPlpvhDegGQ6z55DhIM2FkRRcq5MssI2SkOiP1/MCrLw9FGW3sDDpdxRd1WK+nfSFd
20mEz0+EcbvL5D6NNBdtCKFIWFbhYREy8xQ/gIRin/FBWCDo2WbCY+GTzR2Tmy+YB24o/y4nn5tK
5GaZaPwZFsG9WpiWW/UGu81s3Q2GNVhRwRdZMvUE54PmI9SmfYDE0JRg5FVqngf3txMYm6U2vy1t
KQVjc3OBIMgG65GShL7PJOTT6D8PpEWWKWICmktfmN1NRPoGMahmYjfPdLhVEIX3kklTYLIiIaeO
z4R1yrmmilMY/v1PU3KuoVAWdj+yBmojXL/MKGOkP1fic8GpKUFeJRZxvL1ZHP9w3rGUJ1W1bSK7
u68UsKeygLaRE1Oa396EUN32GP9Slznq1fMIZP37tDrCvxp/RTXPjwXmG9xgbZ/wn8T4bhJSmkRH
rKM1XQCHv6aB0yCTKB31KC6Ujn4ExWLOaxecQxizWpX725XCP9Z4Csb9e3tTUCjyEp1et+kmLepg
FQ1Dw5JTtcNWlUWVpoNs2XasmnYLi4Ml85i18lKsn2EDb9sLmeHBwyLkYjeDX0ee4xvVqqt0eXfE
oYGEbp/EeoRs/PjT1i6cucMnKIVvbmfefStPnbTDxGIQmqGMttDOtl03mYUVzDE/hRHcU8kScxrW
IXTQuuUokuM7anlWc+g+TO9Kn6BqdSAsBzGfc0XL1ULbObXUUuzIdEjUCWu43DaiqVS3jvSMKKOd
sPHSWEx+5eyhxUizmaUcDC2uozz95SH21Yp4RsyH5zmxpiJLfs28ThB1SrLL+r+NCG8ksPT+KZXU
ypZ6yGIpvRBIHTIttaGAPyPKD2SM2u8n4Oz9SNVSVwLe0dHSPvzdceaugqlOxP21I47kff/5DctE
O+5pweBZrs5ZwM+Ozu3O6F6r/+X4Isz8h3VxM5z+bdbsPFNbUKVncv3Pt9tCUpEnYRurBwU59KsU
bXZ954GCKPL2JIicr5zGj2jcWLlKRpsEvWPcDZlaIuyncgn3R8/WLpN7KGrt2uqPl/cH/i3zNYZP
E1P9Ts0TX2nd0v1u5j2yBI5pW3AKUXvl3Il3FFFkvwHxiMZBpVCQfZkXmb7sJtVrVwnBykt2rJfe
IX+YGkx3JkrPAnjkiX9fPSCpas7hwMrc1WiDROg8EHCIJDWSTKgMejABjWJsKjJ5+1E3N2lzaId1
48L/ZXVcfpGVopQE6n+RC9lkNJmZFiCuxsyjXV5i4b0PVyJSn11XgxLIA28ZNnzkyOWQuPwHweFp
D8e0psGxGzUJ2AUmHCifbXxNihYL5xih7nWV3QDmeVIr8gePP7J7PKKkljoWA/Kwf4fG2GGNocjE
1VY5PIFCXoHGR0IdQIfrOmnYeBQXtnfzmW07q7UJemAEwmDntLH2GpAKEJGMsb3JO7doAn62F5wz
1fD5NHvy07KQojhqCk2wpeBNDkjr0aCORlypjPMQI4681nW+C0Y/fiKlU7+ZTrHeQCKA16xGpkZn
DkWFCmsYWhS+I11B6sXe79zypyy4ASPuyRgKNeyl1eoUFM+IdjKdVvJCXGec7Rqnh64ZVib1tlAg
904flwokv8gFA7Wu9L2QdKlwcqT8/1xclLEvXHL5g8szv43yrnBzBSIRdDr6lwWbAssctbWZH6Bj
FbatKmwiVI9J88ANkV95jZJewWCkWc0iwJx6lfM2JZvBhUqPOYl5d6sZYyu2K+s0wV1VdSHICqvD
xonY1YUZAHBdL+t4hCAKblec2+1+2a/OvV4I8F00fCSWxIntmAHGINx6BPTXPnkhyJHqLeTP5Uqe
XaKbVp2yLHvYe5flGzXUY432HfQ9fVLSGEF3Ii2MC44Q6xHMdxgU4mPoS9c5aUWqpT11qzeAnvmj
39dIFKz50ca53t2hZqHy7uPPEfGahzw/53GfhKQEzC/NrvrUzLpW8qQnaZoVm3TCAezaiDi9yMdN
cYUM9N8tsxJ0GGYCTPIh/elugJVRBs0XV5YtHihYyN2PS5v1DYfW7V4cHm3q91eAJsSJ09kv68f1
hcBpOi2tnL+Y7/N7qvAMOHqOuHVjluJk4uHI2fa8F2XTYXmR7wUkCvGpmEdiLUHv6TitgXw6cTud
yjkfz4EjbERvHYBPoqTr7yf0c88wfPow3zS5gSxg+HVeQfgg6wO3XiIv+hsePc54ENpT0fqT4zby
j4I62C1BgfgNWTMnB+2p8Q7wgfQLDl6OXbPCtheivyMy0C/7Ts2YiT6WCGVXpTnLD/fL1sZmUy2W
0qXG6h5lpTRBqqxYntknofIi5DFS131zI0mQNdcLX/EBypskwe57JWPr/A7uwAk19c0DOuOhzAet
1B855ArTjGFHhyzlB+ulmMcvOwCM0NXcanTqAeAJXIDWrGS5ZEmMNnffAPrArdPayt7qhFB8EvLs
hSx/8bbPooetwKEl8C3E9PIOqhD9Epp/DNWHpZK8/YKmRvfJ4snvndF+wxC166qP3+Ctry66kBM2
CweWEBtPkuWv4rRbBU3DWi/V2gdYftRA84ffQCy2TL6QZZ0XCsJec8PqrFJDGhtk7yIZpzdbWakM
suE0K4K56RvWoGewnjrLrVXFKML58YrHngQ6ubtqxIMvsZfcW4USVYSQuvANXF7d6ONRpn8MsAr1
a5b/2KdgKvjD+/jwrkbrlBa5Vkfx1Ndo+GXr238STfxvO7Xnn2gP/t88dUEZ0TD94UCimJPjUwqB
GPcRZRAllnR0UTNtNyPcGQNabFRURdfre7sF18lwVlK1tdcoDfoiudB9teMjxi1whxvrSNFhEIjY
bigMT1eohA/lRTvyrxyc7TGmHYXaBgOu/ealTAa9LySlAytFqsoYvYwpWjntF7Ox4Ckkcdmcg+P3
2k0oUiboDoVhK5I5pvI9PlZV5mAUk40MckLNHkR5G2K+cUjE8KKnNPwBb87Ue64p+wCZ/ktLiWoo
/sL97cyw9r7tvf/gogJqgZ7GSkXUFsoQUREckn6IIH4whsTBMDk3YXOwaNSGw9QQD8PQEuN5MwnC
0xUfpstlNRP0C73iDKhw9yTNJYDnVGTJHkslEStbRUHFoKZDgAK3p4ELR7NpwLfIMnqJbGs02tv5
YtS1pV5S7azlZ6XvesXe0Wdy2T3f0G2vaDaWFZ6zIcERpER06aIjFJ/aiUVT/9iPc+tSICkklOpT
tehMR1O2Ea/A7SG7QaIHw4pb510TPljio+qQedmG9HJVs77SqBfK+Fi8VZ4jq3efTpFuN95INXa2
R5rUEopD45HnWC7IzdWlz0C+hoQ5cilsPK/QGH3xMTjdxp6YydRfdnqigH2IG5nZODi+O79TKvms
p7qz7NnR7b0QSZQUKqLmQB4K9JlhgoVyOFQny+JM/lHK2ihoL8H++mJt9uUr5stUZKljEMDf8cqv
HwiQ+1zLoXRsWOIx4oBsmslm3Qr8vdw0/nJS4QbFhM2Fs3PzckZQPIXxZ0hhdQQjUvSrZ6rYuTWm
ul5LdQzDlJ2yZMMQQC4234KpTv6lQFC03g4Dfa8bAN7bN2UerEXE5f5Gkv26e/JjesH5/DVaDJ5P
FBuAOnesTPOI6Zuq71IQ2lIEZM98lyh31OqFHw0lT+8X/a6fZVRh7yJ4ixKDODM6WF28Guv0EW9F
gMDb07NxEnWHisdGBwJPAkp+Fh8GYBT38EKMjxUbYzGAaIIjS+sFuquxzoZ92pTHTKqzlYZI9rnC
V+G02WTAFcgdNzK/s5KLYbIJOFeCEHHNL0C2hrVCVMzzme47Sa9QzueXq+1OvAzDBvI+lWYVHybf
vxPIReDikNczamzDcyOgI4uaQ1lWLHSr4zJKGTjMiC/PhsYXMjmNlda3AHzPt/vgRyIEFW2niuJE
a0V53C1jmwVDVX7Oo4/Lo4qlBT/JJlbXcDDRUyNI/Wk9xhORt2oRo78jXHLYfuL3iBdrLCidXLBR
26hGNnRm/NGk/2fGrhjndOPBQWyZcUJLrifEU/GFiijD4azA165X4AuJ/Z62LTvcHQ6Qvosw6Z7/
fPzOqkcP1NtTZtYD4pTE3ij1MFFvU0eIvfKd40MR2DKj4l9hgmrUAgRAnuvPOzacl05S03bFs3/9
1HTkGiqV/ukaNOAcOzgbWUBFQtnoTUwba+T8TyYpi0SlMvDd/eqF4jSkfEFlhhQsLnoIg6jhdLNA
HfGaDDlslOUEWUF4mQunnYoftsHJHCCW89EExBwmlkS8wG/BdIUcG0yTDrFSrt2gKOrNm6D1u/Gv
udJRaXJtTwnJA449T+xeEbq78qlopvg9G5nkkKNptP1D0OokvOpMu8uiif8MX9Uv8QbGgIek4HDh
iy39c5SFicwAh5FRLuMgxNHT3eBctRAvXdMkFeS6nKg/GpEZWgYk+h7AjCJSfZh5w1JzIY7WZlOV
Z3NyadUlUYTALIsQoLnvf+T25UOKHrGWX4eCDR0uQj9L1BemxXxgmLrpx8OZ1jPNs6tWM2xE0VRn
6FU7goFKIICosa8ji2+DQ2Ek4VahPBVIf1Dp/y4bHYHXW9A//7sctJg72IUdXbRV9gZFd1+v5ZAC
QKQhCeABfr3IQizDf1pRrlnA3PZTxnu/NMR7vfWLkb8LaENxnQdUtdNaBvomh96AivhibcIBXZr3
6BedFVzTfsBOnYPa9u+jGCMu9CEiwZV5V2KfZNcH3KK3MbBPf2d9Jym8hzqeI56KsW5ewI+TF+fs
iZL1n5kHtsWzZEyJvInz2ltDL34mJ3ZG58VvuX48DWv3SjZiXMpajrBCmstbHS2xklaVifnUM9+f
XXylr8XEjz/LecYuOG+7NjFP2ImVzNGHqIK1jRkiM1D4QyALXQ2Q2hqc9Z0ceVJ7kLkCTdHOB8If
NGiAIwvpERoVZNKNTqSIZohJ36/8rzkR5UJYEJzQAlipDo2ZCpge4oBbTVvCEvs4I7gChYs2JDEU
YNuwD9KoYYHWgCsM7w/6RQTh5R9PPjQpBfuAaOqw1VN6eMklqbfk0H1PSnRmMqVL568Yt4tfj4d3
t7nC8EDl9dBYgn55BkMRc1yK/WFuuViME2rGJk4lXeWpt7W9shFvquC6MVKAbNApPw1CxfTXVrxm
PHp+JtqxDugkIeP2ogNvculb/WZSQ7kbm8YWlk36LJxKLcaxzcaG3zkzqb6j6S5oi7PmqGyulo0O
+ZybhpYRyAIcivcfqe1gWTeUcagHdfIc7gaI1nhRENxJcBI3mjGIi9KXgusMaX8sROQQYGI0Rj1o
yQkPOyIhFqAVM75TUMmclYZn7dzhR3NGusbxQDvBIWBg2kHk/jufDZR8BU6HlX0sp7UXOcvmnGy0
dc7Sw4h8z9F08aPKK0etOqgRac9DB+CFYbCbv3VCKKgFfkCazMg8EVgLtLgG6nAv5P/6bRXWES3T
XyA0oXNVqzHw2fRFMe+a3WUg67eQVMvgrvFCd9uKxOsjRTj45ymlnFW35FjhOxpaieSfQVYScNA8
qXjy0r3FfrM8ZwgxlLr09Yo8s9+Dp8jaAxuNP/zgmwG8m3mTOdpywLSxICLrdPPHE0W/2HV78L+l
XXpZbw7gLKuP0aXP6wxpF/UWl5JskluQDZbmPbCxLdMMUQuazwd0p1JSSSZarNeGa2OfAUt5BLoM
vmkre2s32+SMgrdiZE7dUo6g9kiPzJ3jJsst1ZTqhxdfGwOiI/y9zyJfCMuiPvco5NiqU4SVEsgU
WRTS8eu0kUHbk5W4c4JjIStXdOt+D6lKmfFtyeswS0yqp0wbf3otplqRepTKUqeD+rYsxDSoRLND
kQ2Kmxl0R3nFvEkZHN7SWyIufig57xe+KtO/f6cyTovDClKWJ7JCPgzqLj3J+1hM9GRCkxAP2531
PMnE/MGH6gN72fzNqNLQysMYWsHAqYlwK2scy0w33c2+Rx4yFHOJ0b4pCLbeKaOOgWOnc/MMyRfF
3lIUyfZFeLkcqRB3RhZjqZBYuXw6xI9kZ0d4CbDjZOc0Z5tOM6BI7PtrDVGud/D+FepIIpVhIS16
Hgh163BfSH8v3s3vF7VrKMAt5h5ONpqat55QmDg5pgmXug4Qt54VvWLeJgEm8slTeoA2qA7qLCz7
tkRQoptP5+OdOIeQ9TbCMgwgeIawUNt1dDRIGwmvqZHXX40VA/vzWZqxzgSeF+Eop7Kh3QlOkJpf
e3ruKMiyJl9Or1sIHDcx1s7x/2BePuQgsr3qCo/Zz8pJQk7yfomjzoyXx1serZSymeFmnIlCQOia
7/gtw7vEw0nvYf6r9mrjQTdIhABrme0MANn3BkEyvT1Vac+e+fSP+PxHf5KiMNbQRcjcN52gplIg
KCULio7ewD1pX0szUai7KrHjI8cMEk7cqAf0hFAx8kMT9vCVBAKD+s810KcoCUvr0rqh7NrepZSS
/18sb1fr1qUBGRkGrfdgJdD3cURqGeM0X09BlpsDlqRRXGeuUoW9m8st9CXHGe3jv4EcQd/fVqu0
w4xaoXXtL0mXniDuuTjGFzcz/ywEsS+rzkkCrSHQ9ucBLQ0YLWJMtls5Ph4g8eHdjlAkiGAHcsMl
OMDMV04xtR2JCNYJK2SOtHXG1SswYeA5Krf1Em9Fs1QOSyE0YQ788RNWEgvcphM2RvlzGkwRfYXY
Y+E28mq/bA4rnSKDtGiPpoibKPHdb/cVpyzEt656q+u8EkrAwBDnLaY5aAO01Bc419ukk2rjeTvc
oWNsEEA4q2k22CeCnyqIuQSU72+JK3iIO/GaJwPG4p9uJ4eNbkt3aRqejK8nwBd/8uTb/Bo0GbMc
u4Di2864CuNPLL5R+36pybstjbEgkYteE6shxj4IlbJsWlmRwQFGHQByQbs4IcTCxMh9yaz/hqqN
XZpgcGbisVt1EMS26R9sCBhfNbAIMDGLTZQGDZ9PSXXIGR9MZCvEKhjcjUGfRh1nPjPnmXIbnFVt
HMW0J2Q06dPei77LAJ72xU/+BrandAVC82ricY9CC91nkZXyoDBSmbtTKwUxZZJSII1on98kdrCV
3m/hmlu9l8L16nDd5ACxJInOgiA6PqgoDMQFfA4pRxjSZtO76yNlftDGMW0TylGFrTwXNdIXPJDg
uK6N6GMvsDsL0jKa/K1P/qIcCJYAehhQuyhfCZEDezZVqbfeSSCnuYWz+OtCimvJn9N0Ixc07Jp1
7YaSQ9s708QUBmC3mpjfna4b+RmP0q+v/YG1pqQV6ZUL70Q94zR9R7Qzil5g5dPSMQyOSAr+SgHw
Cwb7MfK0B0BelssXPtd4thKHJy7T3odxZBEXDh4QqMgFUHqGijDjvv8jAgBzwgUbM0Sybi5Mwxd2
oVcJwvHzD2yk2pBiYHvWHQ82ZjPKG4I5Nc9A8f6zhQ5CrFtz6rfa5EXJbJCXWRSm7UAS5BojCtG6
XcPTCErnZLyVuGW0RuAeyO28Zu8ikeWJ2PBH166RiE+aSil1WMr90NytZZ9PE7FpZpd/fg4LhSeV
yV5PeBOYC3y35G7SkbAKO1/b/tHnTtOi8/64HETG1Kugo08PF7WCh0z3lkmlR4kkDOCKXmcBaiZr
mRFTL0cFeVkCCu4B/ExPxiaXsa6KgYzU/yUoIzix3Mz+SU3H6ufiC/jCAPwiArKq9rfnx0MQnHCI
FEMBWovQhpQiWrnCKss2Vi5qKBPm5ZQWGMBciDFV9ffUMx5D2JNvtMnx6nB7j5ghqN9U5iLDjZHb
LUwIYtue+GvCMGCE051FGIDSHBoLJ6wYlbg8Oog2T++7GzK5CUMhw27nSDjDc8gRGc5kPebL/ER8
yQxMlNOUmgaSmYnP5haNf3gTNO7xf9riimsZtblB3sbcV4ujsZ+ddV/ugWV+jbXiZIulMGu1Zpgx
UElfdIjilTAjODESkuWSH14MjsxCB/8ebPcJNcAmnjm6Reh4+o8YZopQnbpC7cM6u/7F8erZKO9f
FhfbtqS8XuB6FVVXuf423ohBrAobNQCovFVG9eS+Z/xqv5oi1u8j781Oz9mmykXX9I9YQZNH710U
ZSAXyrSn/18aL+gZk5CCTTQK89jJNQNkENiGOnuRe0IoON2FUrXhw1/5kU318E0hQr+SDFOZsNT9
1tLJ+d6NVf9Xs103ikgbNrJRaVW+gwTrEOgZ6s9Qxm0t1son47VLyjVJpYf836VxM/v4m8M9OSb1
v+hwjzwhygZSjY9EE3dw3eFxAFOD/lGDEQnRHz6CZL/f3jnx3IZGE5bvafq/D2nSBE8rFZ8/77Ac
0X7e2RtUZqMgjWks2/A3skaLqbkLTFvw8pDjh2zfNVIwgIaC9k23AQqFa0Vqbam8jVy869zHRjia
TUTKxw0TTlT1+kr+yFl+bXAMmdgH16j4ThOBSYU1XuHSSmWaiSE73I3ZvnK2c9AXmM1ZqeYjy0FW
uvQR5iLDWqNm7p/+0WVfInFzPuUJcNvrF3tVxLTwLNpDdQ+mPNGs2Yaf+SZGMNLxoyiWsLSc/56k
fDbB8doZcHvKdKR+3OnTJ83SvWZbn67AR5wAkWjZbpFIr5gbr0WF6OQ6gYg0KmsHvsYbw9RiuEUR
YIjOInTtlmk2OlnnOsAe6rKEFZk4RgARFzjQi8dV8JEWaujtt7q6hxiYb6J2SR9Nh8Zvg8ZhJhIr
XRCZcaRjAAgoXzZQqIHMty4gn1hpmkrKRYQnP4mVs/kaiLG/k9EWeteRRp2QnB4RCOoD2tgRLu/9
aPiRlonQ+r55Xs1dsWzGb8T/o+YTzUeJmqUfGRewH12NwuRh4uSTQKTBM836rzLyKE4d/jnvucOd
791dNH+cDF9L0IiS74uJ4k+c0qeGhnclEwJHSkW7c4lYlyXfYHffsGEVTSEnLHtBSHTNNSb4slOA
TK89JLCjYs0JzIYqUB9W2DT3Jpuq55xyLZIfEl03kClvput8vLoNmJK45+oSd3wc36yLnSDS3sub
CMZV4fpiMjaWTpSKyRSWDhJSkvWNul+Y1r2Y3QN3tZ9JCsLdNZMvcX3usJpwCWD65BLYDl/WKmcZ
c0M7r0myHnep5flbLcZflOKrQib8pNSOgmYAECJ8i9ltQjCACbXpB0UAeVkJxawB7xjv14rL6jrj
7QC6Mc1snF8fpWvK1vU1UDtSvY5d2WQe0D6Uxjv+3smaV7WDt+u6bHwuk9yphNI/ZeydiRsHXEjK
chMTeNCCWckpDr3koIl9dLfp1LsJeczKloRySTssMSO7lg8g6O9D8bDWCb6ESpRoLaQdMOP4IdsT
uCbYMKxGLKuZJYvSN46yu/Vxp7ZfHey1e6m1cW9ZaWXfol/dvVnH+LBIoUecIb5G68rMjKIfbf8X
V2zJCnnNhd0CfFhnbDGDTLMgbqJAFTsHvDEcO3VpMHZaWIQ/ptn86pmZX0jVo3lktnck8xi9I7Aa
RB6Anxwm3OYkwgqNvUx2PG+jjnNSUNMiZPsRESFy9k9ooS2gXPIi3VQ8AK6P1APQDHeYHhN967Ix
rxbg3fWUydjngkna/sJczf75a7pAHImGH/kGibZ3H+BYotQyH4BZ8Qsvl0FEMW7TodRe8HFdcs9r
o3gJ6v0sx/3rOlMpXDgBZ1vcxedMqsgg2w9Brt3FMHQHZZZ6fMQ7VS2yhGxSEyxdg5Fj10zVT5+z
R874fnjJsj5mN9vXUvcAfmLouxw0bMXY2UTlePMyvb/LbtLzSxOlwT40Nx8qm957fhr9fu89AKI1
yt9Zd/EItNxp+yM4SIrgXIIIdL77wzML3x46arY76UYYbIKWaCKbFPvrWSIAFLg/owmcMx8YtssV
tKiRrf/MvEOMOK3fpHe4HOgZqN4Mj5Jgo/Awz5z2f4YJLHBMFUWncsElfn19ycOAl4yfFZwW8rSb
XZ4XafMB905rWJrAyW9czhLsK2UKGLC/9pQ65DdlMQa4xiyeeTu2KnL+9E4eRtRpLQfFpiBvxgZd
SYgLubxpoGQBFEsPmYYOTDQK0iFarGZqTeFIaNK7WPWUc+bsHpHWXHwiNLKbjHDWvkKQDSj0JEbi
pUbRBmKQ/8j6NxfNsoLIXEcUg10/N6GAuHO2waadzehWg8hClLTTNA+z1Kull00D/l/TIpu4ig1V
iBJU1I1g+4OQUTk3AuINxta4R4KEpp5J+gxE/kbR+2CO6iomTL/FJGl3vZ/52gQS6+oYb4rZf8jP
S3ETrZmCw620TA7GVebOTa0f42PGBSXTXyO7OyNqDVgF73soZH+0yya/92qBD5Gt1vaPBs71ey/8
OPz3zIovYriNBoSNrdovt1sPrktJ+x4JYuGinO+muH4uv9Kt4QXu+8klqvuEzRLsPrZix+BKM2cM
J86PyQnRfee8HGaqBhMBP4c6bj9C3lNJmoTu4pX23WZzmVf6+jtsfHkjZgle9l6/veatJub2TlrJ
aWafcyth+r1zTtdCj3gYYyWNCm38Yu5Dp5tnr48qHLFLwPRfKlxwrGi/x27l17fd+9O7JclZo2GX
D0A49ELhk0aKKdfjUASmT6Is4M8GkZs8LCfF/fNMYbDZPJFfoXXshXXNuTRkkegGAWW43Q3d+0S4
R5e753/mKsGk7hqKwHIImnOANhyw+dF58F/VFSwMLBKvZuzX7YtiM7D0Bq17VqIrfj5d360A1lS5
WGuFFSlnmbe3VzVMhko9dn1IFDarTB4HdeJeoXIJFWXtUc3TQ2sp+CpPMEufBTbbUMtHru6MBmrO
QXcuMhyKRx6AE5D2Nr+Pr8AzGmexQO4sEFRFrJxmmugiwzyeg0T3dQX0gKY/vFtHaObQdRu7mQOY
sCMGUjoVOfSZYpR6GCb35Yil4BTwptrLSdvZ8y212aor1cJ8iFMiXByJywhHn783ktKA4k0Prfj9
hx13vXks9o5SA3KTT6y0xrlhbDuAjuvJlNeXR84yCfVrtJZF07fDoeMgNSy7odFNjHXjPPHLLG+7
m6LVi27j3nuFfE7gGwXyd+idCiRuEYk4GG+Vs0+Ml5wYhSL4jwSccLNjrwOvwPisS/FcrPgLdbZA
K3QxOOWCKgyjnEC7uid3g/dlgqqZCZo8OAls99xvgDEDfO1NEyTfZS10W9hntEBWu9jguxP1Ag7R
CafaY7ibc2aXTbZAso9BWFeNkTF7IHN/+7N366IHsLiRYAALJEpqctN8fnKTpw+JI+Em92XJMP0x
Fgine/LiD+OUgMLlUVJZa9JAv888C/pYi3Nv4JRNOup4msjrjC38Vhbz2m/BCuDl0Yd4sm7LycRq
cppM4AhF+1r2KMGPgI/+kLK2WWj6HQV4it4JEyWctPWMCr7LnZTZv4AG7gxr+rg0ZJTg78ocnyjY
PXV58s/2y7Zkd/7N2SLLro8Sn864GYugbtgZ4ltWAgxTRXCvjevFObqVs8XDEY8LOmKWi7nwPIGK
wZLLwABx3cACu/Zk3KzqPWDAwtBYxBpbqJ8P7VDNOJS3NVoNsxZM9UNod6QcbkJJQHLoMW/2o1l8
xzCI9tFVLNLLL76S6KZzFhp9pvpSHeM5O5pvlmx6d3QQCjN0nURO0Xn/vkOgrH9KbArP4CtMvGsn
DJg//qN9FMOZ97j1UV47ncdBZOPs2AQqEUjGS2zACv6EbFPhsQMe+BYCFTJRLTl9o+Ydx6C9hCkC
AhvqntN4KmfWfn0tp+led0qMftG3Jn9stMQc4zyR9YrcLYIypHXSwoWOEF2o4ll+L2VbkvVYlrZU
+z9+Y3XYTB63/TfuvJAfvESEMo0TNXC2muGmGy135iqY57MWN6JmM9ZLHF6mTOiPgsS8m6fLEyt6
hJ1rwknL6wjl0ZANa6n9wz1mCu94iKuceVDNaJUE8IscvDYMBAMI6qZquncmdKXhutNVplY07U8/
d6HjpNtzc4dOra+bZI2V24c5CFZSLuOPz/7s4/0Fi2PGYrq3j155v/0FJx/XBKCVoNagqLALtcSv
g3hMr4kbe4BT5Q9JgidVVCM8KEGWzgRp4eNBhxNoe+0O0nsti1Bjhgy9eHhOMYWzxoCoF8lsnyf4
ZXiwwVu9LBgyJGH7f9AlYi8FEc8C7YviW9JZ8sRjZ9itgpYqqpPLaf7YcDSlWEtm4mDSEnMT2V0D
Q0YEkFEONaIsvvVr1Wv3zupWW4+hYwMSW6nTJi9NyMuSDOoK8vz3Vp5WDGyLD2ydFNB2HArOMqt3
fgsq10We6KsTLml8olLKmZCJV+nnIbyFD0QQhW/5jsa9B3umZQ23HQk8bgE3H3sNj5W0QtMWq6ax
zQxrCVfYAYjlmCliWChkGWIPQ5VbIedEaTVdqd4J+Qmt3gUCIoevRT5htVHFrJgekDPcZRjwe5d8
k/R6ayQCxkVwx7Lcn1cIePadzxdhe3PjS8BtKXdq8pNZ9xrM5edObUGa7ZnUhNpmjqrPNABir9B8
ZuiwebyI+YEoncdo6O2r+YEhc/yXgnmkdmvh5ZEhLGWI3hh0WhJcZsHI8W9hNmKC/5vYksDa06b7
AdvAc7PZg5wKI87i2iRSnxmn4iiapPPgHjVwRMg1D2cISQn1APF43maaN9qsSmFXHoGWyHGP8gGE
3mbp+YjLE62rGOhIMXLaSjQYVAmvnU5FXo6JndxYw7dgRBvWXy96dpmk1URh43tVOAjxzOnGgFlA
uXyOCctvisIgZGpHv1LkbPYzk2WcJshR5sNfyNRCGp49dhFYqs2t/altJeA2j1zCXoB2Y09xYO31
eLSDhRTgRgCUshYHTww9F2yuBjIzHv28yvLBpBB8lLTD3TMnnE8g85LfmvLz6QBi0FeZkcaxRvYi
II1s/uZq0p61WkQmYcmrbwG+Lyo7QBLhAnmPZXuG7SZpGkmrumlQ4lkR3YAXJKvY3x32CilDWEgh
KjBumwFhf77Y83Iy5A/MLA1ipYP2rs/tIJJ0vh/SkTnHMRbwaV2zAdRjQeI+W6CEqnZpT6YB5sFs
hk4ZieDSlCBZ2c8rB8gGqNACWhI+VD3TNF1+diGmUgJL4F9qDf/CXhGA4B03hcrQwmiScIV2Q/Gj
ikSozvDxafFQ3i4gcrLrj2jv2xMjobk5mnMO43SV+swlAoH1FrEL5twrbB/Tf40hHccW0gkHvNtq
52qW7dR3+s4bzlrbDpvZ7UoU/pWj8efs6az7Q3OxERn0vHQcl9LZrl8VfGQxBEWp4CkAqzS14eFR
Ow+HkDUYlOdL7UgFH5J39uK6iPVex3/ihFeRyPPOTIovaYkKVar9BnSejVUBG3rvEPw+VzDkKUHD
nmPB9N8n5F1NnXCKtLVjM1G1Aq2yKsmy8xPJ36/D5MuyNrRh2r0LAAYT76EAe5r/BmInUi3um3pg
bYu59jK9a2YixtZUH/4O8tOlwxW4fqXGaszvkc35Eu8Y3TF4CXe0DI13xMS6YsHZT+DFuv8RDyR6
hlR+xIZ5pJW05BDL2+QAFuQApixZARPmF77BcayRLWBZ9WmCjGb/ATnrdSBCLvGoaTa4T4xXsXRU
eNG7bksEY3+JVbGSj472guIwpH4oCJ7+WWc5cDg6m5UIfrfi0K/GXNasfx6NdPIgqpcbqFX+j1h8
OAvGVquRJvF0NpserdUfr7+5wSKln/XZEMYPpOC9mhLsqCMGPVbrrrktKi8s7Sb64scI+6IP5AHw
7pojBNLzb6I+o3s84AAmZrvckcFte9PaXDZ75bc9uLVxs/e5KhNSn7aTGOw3TvLGf3xvljgj9MZa
fN3mzC/n4CbzCslXH/I7n5R6QKFlH0AjhM0Nu4Oh+s2DjWw4x5VOeYUkTouCrXOAvMZ0kuM1cedM
PieHth1G7mW7otwzx+BI0wiNx2pQcgfKN2oZzSwXYl1aExHzWMRf9B30FH9Lx/NLD16jnpmHZjhO
NufOIXw3Dv5aGtLHg1Q/cBfU/sSDXKeNr/smjpWa7XDFhdWdWBlbq0K768FfLGsLERyGWakJ1lZo
glELjPUtFf2Uvbdvjssu7Pq39QjNq+KPhU/b03LTfBWpQyeZLRJ4+rtcOq8GSX2lRqEiqYKQc0UQ
TRL5JCG2zTOEalzFs9CRY5LqYRU/bEZU7HCeluEoOJkxByXFGNto5u0/C15Mm9kVdPIJGoFfmAgZ
XjmmcOAYw/oZhheNJUPJF1r37255zdh6R+AIjXukmAokJaFKDL6y3ndXEJxGN2QJo7KAkHp7QI1R
hviICVyRAx/zKWuAGOBHYbt7UFx0yBjse8DqTVona6NL520+i7qBQZCS3XSx7zeitFDdfZWhmGin
MTHpcgWv3ci91UZ4Ww1lRg0M2MAVte29dJ4or3mcbn1Zyo6++nBNQf+CjuJs9n2Gzj4oN0CtYfGM
zUz/lSL3jyQcGD1eFIjqZJHCBgEWr3zo6FFc8FOOKf3oEP+re97XikAhC3SkTotRk1XRYeQHgJE4
GjNcEHG6UTJ2nLRnhThQYtKqWv1aLCbWNCX88aOs90xCOCT0myFxKSATssaNKdsoxVd1p5BWDRKA
vSnMG3N1U1iaD8TGo7bD8xpi4MdJf+kuqIQNxYDqSXyahQo1kfeeBa1nhpidX5DbhXfj8wITbMGl
7HnprztXvInlh9EVq3Tiyk0CscSjUuQ2PRs0rrXlr3XOphodMjpoHE9dZi3UOXp01LpqenU+8qVB
kc+7rFDu6C5AFPSR1/FyN7cypUdEiKwFg0CZ5ZidT/VcnBrFbt0GC9MaWoXW7DxmcfVsgHH0vQEh
lUerFRdlpXDleEsco48FskIjAq1MGahWCf+1T/jMCJcmzdGH4Ndcc8fc32Q0N8Bj70FSo81lWOeG
8zkBY+0MnPksMqW17Chy85X5+pA7vdxMlv/dWG+6Jjzv4sm6pXApYLiE3stJ6FPls1dw8dpCgzhe
9P5oLIBZN36+wIVC/Ttf9Y5GuSyIK9qGc9j3HG3CoZW17DHVGKX5yWNq+ITBp46h380mwkM1HKxE
q33GhYZ53lQHi6votv4RQuHgSiMZxaPu6jLJoitSSFkho1YgrWmz98w4zCaOMMxgMlhkaWeO6rCH
8fCxqD66gOAxwhQmd8uEnSYwP0a3Pwwrjmj32pluNjEqaVJvh3IASDhKH6b8rSB5NsTKmQEuaIo9
yrrkJUe3Q8lr6HgxrS8BbzzVuEw2taO//RPiL+GSE+N9J75LZlgIIR3hYMKA9uQhphqqBT7Vt00h
CeyniZ1qw/CpOeWJKvKiSuSrzbRdLUm6kixiv+pRkeMMEg+eSEIMphebrZKx7mnNqhzv4mBxK6xG
XuChk4ZTL2mId4djj6w6v3G5GqOzi9m4HzRH+/PgW2Mea7Z1IqdsyoxpySKtvl5F1xk/0xhbemC6
XJ08aJ8ohfIC/PX0RyDiDS4I6kMiC8V8PWqruB2apX4UZ+doXof8vcocsapgcSbwA9b1Eol3XXEH
VP24nS7LLCfiqMpEjeicpIR+sUXuOk2hGEATRLI1FqmkOwt+wQXniexwhX5z7jftKqr5MKVb0CKA
fy5raoFv3skgV6YGazwBRcX431Iy96tqXM6sLhYKFpHjYtXNGMEtMZRH+/6eR+KSublOmI5SKaO2
tglN/nvNCTRm6CDa0JXRSI+6y/1USZlbHMBiyzFfP4IaijJXKyKUU8r4rKOjLCfe/gm40cotuxRH
8mpGuuiNvekR4CuiCqY8RGnI+C7/6lPdFBdbes9DrPhkskz3LBm/OBeAE4ZkK6fcMh4MulZoZONg
Q/pJOU4f6ziIzlY2PhxFts0fCwhWyaH3UuLU1MbXpvsjPtZNjBsQP1xWCkn0c30VYvRkF88uztEL
+C5AONiraXHV86SZ4WhFGSCWWtDkXInzh58gYq36fzg26lusyRZjBhnzZuc6b7wsHAVjn+zs6A12
Ubig8PpMjxm24yDUj9fDuX1EoDaeZH1/EwmnC8VfEaC3J9YlUrsbUY/7ZnIIEcOpDS0dPEqVu73W
61djW0U7scXXskOmGdV6Y/g84/WKg2f/sGomke92T8NAHchmA3gCB7dWsd2gOgrzXPMge6ib2CiH
1X3z8Rr4y9a9eaXMSUVwNc0q0oi/oBZNmWn93kgkh1nB6czAz2vBzFlhjBvVp9Uw7ILlhBVBlQ8o
LoqLAn39tTuYgjXEvfo+GrUswquYanN9B0f15h8Vw+y/uaPFQErspZ/K2gDxkplAMbe/lGnuhfi7
O1nonOD2kAhIQi9YA+IJYV9PBLG/eNdWzNoIM9i92+cV8dxzbcW5cVz6tH3S8Br3e7kli9W6NN4D
e9eIMytYymbVp7Y1lUwuoKcc2liemaQlzprOWkpRI0PpqzL5QPsPxYom7zDsEh/XnWvNWQMAduaD
fUVEtt4+O06/lFBZ7KNuorCx+C+jWMcwwz0cuH7Gp7BgaBsiaZoHuk5gUgLDOQzvuxmKc+pufCmr
aH/zJc25/pjLPNZ/yFkzqBpUxQFBEZAvgbUfyYYJ7SzANtIkDSxjbNJZa7h5ccMwVg7ktW1Jp6iI
enV2qZfYaSZFeWpNP3Mz7p/K4t78cPGK5pAp7ueFXv1whAUfaMhS2Idq+ruv1qWRG8UZpZHnBuyA
T3QVEygBDYKOpkfssRDIUSKjexMAMOdvyrJJzPmgIFfrUy+FpFo26IK0tFeYzVK0Wmi/JvPrvwxR
rQ5baaftbcBDpS2qSzw/YA3eRabrkgGhTRmq0ZtZP6jFuMFL2ScxHSU3FqO3ddQv0lqf7sI4RcYJ
zIY+CDRT9rfLWOavvmYIa+JDGWFdnbA0hLUgoJT2AgZrwIlCYdBHCJM4+iHBi5fPVXr4IfApQREe
QgJnOBGeHR2MF0K77GCD4mz6NkmWM7jPysYZWdOf93qcFYa5jiIt49aecUS0qkcd3gCkkLysVdjZ
NMnM+mQWm03bMx8YriP02JnpRTukn0k9HAvf4HEvFglhtFsGFhrWvSp06Kr7RAaawuSubbxMUyuK
1lFGmCWKL8MZdoBXZyct/8LQBUb3pGkjAiWn/ilyG6ovHyvsj2fTm+txqL6x88mBBUMR4pquSE3J
2Q7crwenxUT7gEFUnXqwKod7umSlG7rrn82bbBhHQ37/3ZxOk6NVsSE1x3MP4+UkhXJ+vjTyYX/n
TUGN8p4dvVxsqGmoBwUzlw3TpMOYltNuSW1Gh6kYcQaOiwNARh35igCs17mfFJBVpev9cke9eSVC
gp0a6hXgdZjZkMcuVsRxvZ/7CFPPDwXpgdY4FpYmZ+WE6xSeYcViuv+pXqiKcdinZH/L8Po7l43h
8LG3uroJL6LM7+zrZdXX8VCkvXgwe3GafkW2RDSKbe+JuW5EmCMRBgobPWvNLGDaKJtqF+/5OmPJ
VnWVj8txCij5HMWHAiqqQf1ngtvoWOFsvDU0tibyKhJXjqlHogp1soFLgVgR/3rbJRuiNlp/lZ6w
DlF4Q1t4fg6wrdprC8Dhzk1RLTXoAFV74NuRpNUcNodSIOGN5uXw/rNqEWIZNNWM8RDLEk50hLU3
MNu5aXKDi06g6WmukB4JuYtGW4nz5cSafymRXKA5wP30C4lo1BHEtZJfgPZ6bmPhMOPV8EmSOLHH
17FoKjVjdLvAKsUu5HTO90z987PrzsBtWKSEerXeo/Uw6xtvF84HECcEz2w7reKmYIOeCcYIcEw8
3ypzEcD15KdbwpRtq2eT4kVQtZG3F+l4IwasMT0DsQWefU/HzrnbuPEF5K1NzuLtTE8cEup18iiI
wmZ8JZtuHIlfdjQCk1NtWb8ASmThoOLPzEmbyYeiMMbyJazgVKLXkCxMjnAdB/PsD87npNYpZlGb
wKhNJu0o3mv+szeR8zDwIHMUJlM+kXsKwBqaDCWMObzkjMyJ8dCRyFohTSJ5nyvDQHpPrTJHiP33
G5Oggzl9P3ElYCcI+nG9VFw0jThBR0sPqKQKzQR82aUXuYAHZZNOaz+OjVUvTfAarxEARMJbmspF
NOKiHzJgwsg+j5cIuJHQ+R6v9ZbxmOm92muOvp8/gIDYZiByJaQoHFUoen6xAWtMUy7kYih9fEtN
DrpimuOklRfH8kfUtT7mimXLHo8QXaiBrRRo4R794h6D6gHMdSiK2cDEFmLg4YstZMjXDiF0KNzN
UpclVamZ0Nf+VKixljd+Nz5fVQWOXZwO+u9BviGtzCbj/hfS2BlSTLZl25Dt4IxRMYvDDFlMhNOQ
R02SORH8+B/JcOy0EwOlIoSPtKURiB8WOsSYWxEfaCt4BOnaJMMZM+9cQDzSGDqf48zTNXRAeMdf
weFdTxystIVPEN/j3k0BATT66+DeNsdMG4JzMi6v0g95r8HHg1Eiafn6bfVIdYsCBB+F9pv0EQqe
7I46bwd89VSmrOk4TSFqbGrD54Kc6Srel25HZxLxrtbjhHZ/a7pbl8vrSGJTo7uTvN/tI7Mztcg3
I8mHj52/bjFuI+18h/PAF060b3aPEriKO8wr8fH9y6/gBFC9V7v6eC60IhHGWrxYGsR4qlh2/ni0
unsDurZxOv1OWCAq0EKlAxKjwWsKceSj+XOcsTn1YWARTIU63sc8eKAoF3W2S9mcqMyh/KCtLI6e
KBQiybVuR7GLMiDhL2O3pjcTXz5j6sB6Kh4Lw4IE7icBzg9Xxz3ZhXa2SGj4v/vzDEovXHobW7Js
6NlUq6VANMRWiz6lj5iBjWPMEBjXGGYbth8oUdFKSaMYfDndEA3Z40VPgdU1n/2Kivr33pEo0nZ2
SJrXyTx3JiWnU7hSJmpduUdzHZ1xKUnzmtae1X+XSHCNs893nqxJ8s0X7bH3cvrcFMsFNvRAH2xd
WTbr1MtV/WdsQO7BvQME1RfmTu2gM/Xhcxb7Ee6mYxEcairnHD4VS24wCi9Ubmy9EyyjbHguQr8L
NUlKIgCdvyLpnY8C+VkkIR2WERxDICUWYFOdmbFElUjxhR7A0HlxkEMNP3fF06P/GQkxZOOvD+ux
c35/+gxeebTA/pP6TbkqIezAvKiaPhy/nufG/tPtzaaBI3CKUoQ6xK4YR+9jZNpR/5raCSuJJPKZ
6i4mXqxx/IIQwcpDBG13dlIYz0GmnEuVFcDFYWKBdxttZdVWNSAE74GlmCqx/ODIeNPicNvj7tGy
/H4YsHVfEp8lh0rBIzkb5+UV5sh5y5N2wbZE4TYc+7V92Wa1R7YrJWQcqXxm5AqpROT1wOLxezg/
lV3h2PVD9yK24H04vmTkXHCxVYetz/7210mqQ3CDdLYnBLvlOxsEXkcou/1P0Tjp4Ei7WXEjE+EX
14RffFb9Ey3W0dGp9w/cwhfbkZoJST3LoNu/JEOciSGyLw4I7G5aBj7nWGpihla402pQbsiuwGbe
2z/Cod8YmHjGvvxlp1UHVEam1YQBRZ61EGYMnmty711oyjGFMhHD79u7q5cIjogu0csvdXjr/LOR
l64UUlML1DRQWry++hFBHtWCLMB9UHWh9EF6ZnJSaHMyASbTk0ZO6f4oLiGDUIS4C9EVlm4z13DM
ZTU0ZEVU0RKs3yfnfNoTFEsQ16mtySWhvyOMvyCWUoWOTJ/ZV9x/dbU7jnThRLrfWy6PBXfQfDxz
CZSrEwduDeh98QTkIbEqoWfRnlGUMYQB89wFIkMbVDkiavCCzez/j+0fdtKTTkGLHRoIfY3qATNJ
Mg2JzSZd+AIBh3LbeGoe0fzTnQd80PRvJX9/OmpM8lF9Syt5yEvFbINMscKFBCJNvPPPlRXA6isQ
2Uh0BM4saUt/VaIZOZAbf9me98RTBOYe+TtJ85ybv75mv41xnN2E1xZqHj767rejCGXbyFXLxGoa
u3P0Mcy7j0Qvgt5msBoBWpFP7TFphean2cjSnSQxAW4LycmSAQMEg3+y0cEJh4AEpG2FArzpVVS2
zsbWR/LrUZLsXDOTmOWEZ/CLhkjwLUQI900ZN13FyXaFcmlWi3xV3RVgLFWVleGJl/4V+F0MfPJ9
pfB39U6beM+H3Mkzi/6D0RP90IQafqIt3ydvQRG6c+ow9IXNm4e4KHpUIDmIvrLdpxi8tqFXB6D0
EX8p8KwDP4nEjY1pkt3EQSD2EblErweP7ZTS8FpqlRPvSrXUvF0oeYt4A8pt7SosZkPbzNPHrNjA
05GHOolpD1WkVgKU96BB4gKwO64gg5WxP3pgAobOAMBubag5WGP9jKD2d2PHDid5B8Kh+QFv1fM4
PfVsEpnJR9aDnFA2A0ZflKyqE7QS0cfNQN/r9t8qr8hk7Ha1+mFHJ9AuLll93XOsKa7Gbmz3Yqvw
hYAbnoVvkoB52sx0qynQjVMdA3U1QMq6QXh+TA0LEzyo55827BtXxs7PeyL1J0tbEwVRkzc/Sg03
CiQtMYs2mRi2E/iY/ImYZiZLm1ftN+D6EDqX9+XMvhA90VGYybiroSCTes3aQqbz9ntro0RmB2iS
jf6odWmrk0UzEz0E+jm70koatks+0ymrjwCS5GZFv8SuhqQNZO5Ty6lhce1Sh6emDpBvnHws6Btj
WRzy/wbqaK3jLiifPEvPxa0f/+0BENPhDw0X/jqpP0QfdBetumv5EOdCS7yzvPfYRnppZZySEysZ
8OhBqAMOUiwmk9S+oBYn8HjYcC7lsxzVaRgMN1sCPvXHdUtPM8zq6nQN/dnxa1e7EO1BM+7mR2Pr
53lPWJsiaJiTkkFilNU9ACVblBppKchcK0GpQ5Y8DXiqrphzgMr6/BFjEdKBpN3dUJNyTqtB5uJg
OBuGsXLE69otEjMABYd6+VloyPyIJEn1Tsbs2wwLZzwCMpHj7wNCCTmfca8P8+xvY4PLxITy/Uic
cTzCD1K+KxAU844A/ziquvKnHaig+a/Jawz2wulkcvKXnVFnjlW6NFslu//6gFphckDXz5+Pfgt4
xEQILcpWC7C0W/m9eaaQ4CEJs3yXnkRcIYl5gPGqs4NKypI+h+ZSghJ2SbM8PTknLCQS8WZ6qzwl
AZuU7NuWlf+v6fKGDXY5br0zNYRM1+gIWdWmZgRG0DoW7Ux38iSzK2ba7xYPE/WrwJJkdCnQ2n3d
Q1gA1BbEya24Ogd6NLuz0itksJPUCoLf46JVHTo9ULJTOWx9IgomGjvb8+zMlLWAIVb8k5rxe2l9
Fl1oieg1UxS0lwLheTVvetY+ng0dfqDlTk5TtpB5L3CHNSanytKUXDU6cwSvkZPzXljYNCQCJnml
h+ez5asQPn8X1xzJHDyJs28/OM/dsObxqKsXKcDs4bwdEU7Ibg7hr46jEWo1csps3PgH/PbuLhEo
YD2UaDXnK0C3WmIQjvAkMbL6R+czFzRJPTNtXTDfel4gN36rRJrhZQyJXfID4p400mj39s+3AOPz
HTVYmPzbd6EK13bGWBjyveNI7LJ9Cs0j3/ieRwVioKiKD7H+AiZD1bSNbOPI8nj3qs7zyzeRZ6q2
XD24NeCXdMmA7zoXO3bQsRjPsMJUslGSl0HbPDkJrv+EXvWqVbTN5kT9t7vfd6kArRfNSMmz1eC0
9qnrzYOD/LkZShYMX88bTsBr8uYMRYNXoZeZGBxHlcOsfnxAvjmGpXK+zIrDtxxcPD5iiJyTS1e6
0wKefz5w7L86kUI8HBoAdPVUSfHvQj0O5WDqR41qGactf4PlAkHd00USSPD031OM1GxkJJPcqfJz
ffF9ZmZOrHU7HQnkc5mHmifPxP/d89HXaCvCpXJDrNcCivn//HfccOJbpqkrb88axGOwpMZt7FbK
4aVo+lsxV0h5o8CmEy/bVpUT+i+WpY9nEn60W7QkoxRAtUNm72UInHL3JBGfwVu6sAfAV0KmR7CZ
0V6DpLNWdFCiNyKH2DQG3+Ctu1gTDyYmR27b8ENHgPLMNCO89Z/rbAFGdb1xme1QIvMhvFUPA7WZ
Xum9O8BFs/zQtR5+nYrse5MuWK6Iv1EBNwDOODGQwwTMm4wFkjFdYidx+oeosdZN238vKutKQ3g1
4CLHhjs4npA/Jr9zvDptyPm7e+ELxUwKZKG+B8KZA4f9GY46+7Y28ftCZObFNj8cO0UGLaEcEvmB
0i6NSy7td0qOG403pnyUMmUcdR6Y6jIfW2Vsvxe782SBUAdNEiCgcGDf4e7sOBHOGyqTqmm/Pl78
Q105qDGb4vjajPeMzPzeXdvxZDsIdk/7BRKvpYsrEPDNpwDGp4p4LDMUFfAfDldx6glQV3vQiXhu
NWOte60XEgYV6lXtIVgn1JRopnGmouHNg79Yq43U+gRRr2Z6HhlS35PWZrbKvovhYWwXIl20OML/
GgnU13w0KFxAmuy5gnBFzYMSO6BwNszFqzv5a9WTYhVPWoe8eOP922AnMbRtHQSRahAe5II6UWBp
3nUJqj51rmcgai6U6F3eB2DgQmRg6wxakTUxgc39MRhiCwKZGEDmCGwFN9XB+arQFwUC/0PoKG5u
Fr/swDgZxmKLBwCvRPR+9usGYzzH8v8RDOnoYcXj/D6RycsUnjj7L3WIxk4lG/gj00fOO89M+X5a
/mGJrE8A+jJDjX/sdXYgPPlYRuIv9V6BI2jlDLcnS0jfxuF4+G2vGUZpYhmPdpXVfO+XRicIfDtL
F5+SP72QJWPXowSaFt//4Bk6z7VgACBw3785tmSFr88hW/qKvV5S422coKUQbQokxmVlL4TXDyVF
PVv6vtwOlLZNhNgJsEVQ1h8bSCH1Vyc182n8GXH+sLK7Q5JZAm+rFdJL/dETRSt26FLTMOLyGms1
WRwv6NZ3gG977uDfPIu2lTqHxd+O65qobeV2Fr2xNVinS1kh2eyNeRAP6mwMN+KxDwA/clDPAFRP
Vh62eVgpG/JEAoVMEANBhcqb6CRaGfNYPk06kXAW2jpAxB6ArTJ+nGyeT3STE48mZT7ZmDM2NJ7U
4wWEM9tdiLMD04OK2MtNypOQjf8AuQsdcbJYu75ZsT1MudmrHS8jEn7wjREEMpB7J2PXrw/pjtMV
txuFmEh15ANPXslV139GWEZbc42MU9lSdCnPpZp+/de0eRNgkadj1JmjOuTjt8pufG/JAlUncKVj
vWHV/SEzqJ0VcubOuRGb9wZfUWwFi+mVAKbY5zbR5/0HiHy3aVEMckLmCgC3Ib1TZtdQnpylg/GC
/4ix6AKdCQWwL2W+3DhIgyw4kRvcCRrDZGEiuO6Vfyc8I423FpI5xM5iZSrZ2FeP36viJlP5bI1T
WbiNSKFe5mWdlgGxd0ThlU3hip9sJBbSVawEzCDkhZMvJNuuOnFQR5UI8UAJd7hCHU2E1pQFOBa7
uh9CGcb8mBLa+KMJvDbCfOSMQirhd6qfCuAIYhypVEM/mGBTTNawI7WC8aTDXZCrJktNaUnIsWk+
+4xP/0leaCl5s/Zl8hDSH9+BbDGlFBPSUwGEEMrkZv2FF0PC7zN7EOMlUscFtGSwFvF4Fce0V1vc
FCoUqE8E9sqZYglku+ObP3FgLSbzbnZLjUQbLBRyQRIgc29mhPTT0WJcfePeQssGnsnYTBrklXwT
Nfk0TBwWWevavxR73ZqFsFQHxwjKtuNUH1b3KXWr32FDeGw5ca4k7nurIde+EIiUsNOCynzx9CmW
jIxw9JVKM6XgnKbY7+G4J8UdtrsTQktUkVhmSWiNq3MU7M+lVp6b0bG/25A5Z+CPP0FvIgXwYFrp
dBmAor2pBI30fO4FaF+KV5WKMiV/nr7XpYRqxIUVC3QujHDlrMZdaG6M15VhLVeHc43xcjvFFLk6
czcUTSMSMNN5WCzcP/mFa6VXplEMJngDcDs/SscqIpbhgrGnABVcyUUjK8WVIk6nKkCHqAWjmS2t
pHeqQpHQL2r+Sjr22RtdBVh6LYJGGcxj7QrcU4e2gPPFc7rTnHOOM5ZS8U1z1us/hKduEkoeeL97
70MSj9yHGy8OrZ620T1kAiKftPM3bk0XBnFJe0HgNIK+lyKzGaR705mpME9n6LZhT81DgQJIun3c
Us6IIOipKpcFh72YsFkGIo7tTL4yolPdKFt+lpSM9qHDFPOaVCm1F6NWx4RDhEmHbbl+RSNYMB56
aJWEA9YkNvZNdr8vRUmbesZ6r1wUEmV+rIyU/YfM3dnB9ql40QkyyPL1jgqEQUegcs3l3jZcdrBG
wNCWB6r781poaIcG+1vt2RkrfCKIsB0BJqm+OE806t2h8FjkWmDg5lMLxp7J2FzgLiUm6IEwcIrQ
YPOr7cM55kgggJFkS3TKXLLdKYkha5KK/tfIzqeB13QwY4b1lhy5gPBfQK2Xz6TOrfTETlOguyD2
wQj6bfCtN9Eie7DfyvN4Ul41nZkzTV8t3HZAfcjCQiChJZoadMZVknksAIh40oO4l+5uD0j/mkOp
n/1cw4XilGN3M84Q3/eGXxSuWNz3uTp84PENqGl90qSzZPXf9oFpPaQk2qTzuwBOVKhvYJaLaJ1e
iMxUAo1l1VA/uqBYJUn3JQ7113fd6gYEjZJnp8bWCkzMYCtgc0WIZIGm22B5BVgHuiXw5qRmJ8Kh
9pdTKosE+9JVh+7ogRjXJCOPX19qBSMx/QPG0ZPO4F5VYrEcQgAaJBxD3D3dRgzrLE7WcLRirXG1
I1GsbALh/FqhT77AnotjI83K7UviSS1bhkfoziiewPGz8VbnDQa3MfVzCPedixXaf1P7/NPg5pXm
l+4NoLDm3G1nLxb9Sk3Jo+WxIgQxtm54gyLNHVjcFWdXjtTybNS5U6aFVAEDvXFyFsL8YIyXMzdb
sDTGKOtidBQ+Od6UnIvBicwBTKZsQYrTu4vXg0U3dTXr1SDBrsE/9kXIX90QPNkn8zM6otWGqrq9
fZcuuScI3PQ6aMsO+/gLD9MTfq3nnoqVwp5hzNjdbegGYE0xrxX1VLNeqGQx7iODj1ncVMePsIFg
cGqylQGM3zsvN622RVlHg5hhZqb1gtFmdcA34iK2ETUHnxDPQkivMNaVkI9u2zTmMkLQxmWoqzfL
kamccsInIUtuZLmwfbncGMoTKKE4SzcIeXd9st2RTuMdYuij01ABAI/bdiaooeIEaUB51+eHvIeq
3DrkV3Z4EN/0Tn3jPtqcZ3zlQ/iBLm/rzhSlK4fTGX11Gi2X0PoyzG8+m7Gpjm2EwcbbGtJpWcXf
d0T/VGPCTT1QDViWWzjoK7zhjiTv3pMyunEMBkv7rOUdcDJUVFfwqxmTas8NFcOySmhg8XcimdTn
3uEgfxtAPOImf0U4XEx4Sp2Xhzi5kkSK3sVH+wRnlsi01dSh2CZOfV9xaBX2Y/m0d86ANODrXhN8
p1fZ+tMqDU/uBarGMp4h500ot4LDDUPCL5IwyCKrab8Gfl/2lt2bSwz854H83RSoI8fewE5xHTwx
VUtYnApTiGFntg/czsL5aR06zusL8EgpRQXWenn71du9Sc6VSRBoVtapwpW87sB5zWNztneeaGH6
G7P+9InIEbzrWa+OUl2ckwPPNqfLm1xY6ynHcg6QYQx1KxgyjiXKTORy6EFULvv0jSCuM4v3G6cJ
4jXndBDaYhu7mLQfw1ZJPMLgI7q1gbdp1sKf7MjK52FM4WRhEB4Q0e3MaB9VAuMwCwFJJFAHVH90
CVedV9AE4C6VIgo4BHeqPkFWobPen/I1Rq7u9Qp3RyM/1GmhEOj4kOGiLUquD1T3OJEu3FADZ36w
aknDhmyHrZoClr6FT0eLIjwjCJiOTUAedC9F9s2nPbo0iMY8xdO7qEYlTTCmepTGFtnhcOa8sgVU
sktglljVp4J8QEBhxox5hNiN52UW4+nZa/A8gjRh8WzeDBziCBjsZV/HI6mwJqzll6XDn0LW74fo
BfOQ+Jp82qjOE6R9w2g2Oled4JTztELcbCJQ0cBKjeb1M8oATwOLv+jHvP+nVdpIIqZFl2tXqnMU
Jpz5ZNTQiESQsEndNU38bcUAQc3VLRrqhsztQpk3FY0qT34eipf0Eh1oclUxwomf7n0S2EEHrnuJ
hxSDUJJAJ8lns9VO7UOFb1mM7IUv3bEisb+xrfz46cZvo6iTrfP32OCXlYRjqfW30J8vdi1fvolm
t/3hURdqz4QbiatW6MxBdBStiLLNktxDuxlDhF3rYBCY+IdaNIsetQcecLvA0opyHGjRoq2RufeO
8GsQTEgOsVK938SB+UUDcLoKdxwxGVPn1dQdj0+SltGQkofw8Gw1YSPIB5wTwyyB9zAg+xc/h87K
0Wp6iKmVARQ+CsQDa0LTIDm/6jut0iGCyJujaP9CVf8u/INCrYWtTRVDQWLHfxpLq329yKMTt8zE
JWFHoDih/zRuCnJM21amMf9IXaIaBAo0of1z1/0ibacwjFGS68Qe2yUfrnSlZDvcDE/whH0rJoeL
FyvMcMmSBkBgs0AUKluiF4nnbRN9TyjzryY/oomvzmzA999tOkKZLwqvoCU6zkjJiyuOB8tP7V13
9+UvXR0LZpaFb5qQ/XLH2+ACVjYUOkUEZy2pGCLPqztYXUzg5jmvz6y+RFbXDDuAXQnjjfh9P3Lb
azFI6mmrEpmldBjsNfAFTL2Rj/ZesuZQsQlDgartEV+8up1UjK9G8U1HPerMAPZESfUwT3qoRQfv
oNM46iiQyDHkA3Eb6pH4U8+YTcg9PWzmhsjy5ihyvUmPCqZASykR6maVQNKEDvOUSCRdIpMJ8wLj
AbU1j2ksc3f3G7FNjWRE/L/DHhYwCFGEx/XaD9vE2JjmEwIQVTafBDY5dOOiGsX1ygAhbS9Mm9g5
tsOUNST5jWPm9XVcX+/y+C/NLQ5WDteq8MsNVBwDkgceuxwFNJvv6CWxhBDkQNfVG11S0Tn8LIeL
+leeXi0Fm3JROFEWmByfnJPJ9RoLXRtrD6Vt8a281MWlE8bDd1lBp8UfCnsm1HCcZAlt+iIWOQNm
CePj2q/A3HBEYO7pbU6zmYWjS5xiZxzvDKVRsPdZdHuUn5xkN0PURNLH1jfP9owCEqMETs0jYf7E
cthKW/XfGNEg0KlXNmtMlORrxahKy668fZ42Ycir09x6kLHagouoOCrcbO95eCRopcr++018OIdJ
UiLUJ99oYcRwqrmpcMddKevp69ZU8Vr6UKKSIjISDaPzbKT9WWzEmbIJ2ONrL8lNIBJd/xMA1OIW
p69j25YpoYF7E3FGGuDQHoxQq0IHExJUse+l8tua4IfVSBFp3VN5+dyXKLP3TVMqiOQq9/2QdlsR
56AEf8vme8dMGC+VlLRR47dU0LpmOqrwY1iEsYFt878IQ+rdfiHndvRlD0JJc+24k5PHhRsEQhk7
qb/dZYscoxhFDBFHazagSBs04zdW4pKV/xtdh6ES2zV5RhKBa2DNJVTg+RkB9715lyI36NFMJcOd
K6UrxifIT4bKre76xUd/PkEpW8aELlkVWVvKrDSNyFrVNNTSe7+jJrippNK7eMhPti9RPPz7YBGd
M92nt84fDXHaxChO7KPMpVgCh6a9my6bMh4toih2FQc8fq4HIt+uppOQws/l8Ytc1Wc4Slv94trV
2JYzAavJXNOCn7o0LxtHuE3XCFQfnVdZxnRpBsT4CdjVamB8tdOHv6f0pkPyHS3GWyrqGyEdh8XZ
OKM9hKh/OUOjQxLkahv4XFH/mxLW9wdXcV1Deugc6K4snIQ38ilX8zkkqhdmjVlxvtGELaoJ2hnp
xTxNDRVpRj5vk4ngNFgicO3ptkFv+j3KIdBF/J6GE79PjbSHfbl72Xhd5vVfmRoOwsJGxPJLBIUp
mNaSyHHA4P3AbUUUUjE7Ju4i2HxOF1BePg63RzZ5BT7u05lD0g8FFnWQsBxEUofIJpWDHWD1s7Bf
OenSEhiw2DoCc3XSL7zC5SBcKmXe8Cfq2Q3vvRPwVfvbNuzySdFzoYwwBF/PJfpYlxwesk8ovIou
bR8fFYwxSZ56rxJ+5LUVZZdgjIE970fPpNm52Jbhq/8eE9CVn1r0I9AJCCHnarblJKGWTnRF1Eew
gWtNG8pw2RSu/cchqLUE3fR1zCT4d9AO+njzhZooToeHmQzTuaYUI6JcsNy/3ectC4wEnfJQn5A/
iVttJTWiKoMUjx/JjxAhuUdcz01O/UO/VQ0sVwtqw2NdEWpTFf2fr7c/hJ9VWD6fkOWuvsLaGoo6
j7uB6qX6Au/kN6te6fxqS5T0YQ2pem1iDfIDP2EGymUiVfuGJkM5+qq2t4d+2+3mhgODodPc84F2
7+WZ23/6oW1Z69R2k2DyPwL36rY5HCm/Lte4Vf/njVh60XtEoHUhfw9g6JXpiEyH9jmTj1JAOLf3
hUBxxGLPpec/022hWxcci27ZUi4kv/ahid6JQrbbbOVBkq/ODp1lEr85eV2DtmyKoceA12jvofDM
Txvoc020dmZ8QjY8hItfWnan3czXMspgr2jPxJLKLfFLN9zeXN7xv+W3gSYxtJM2P1CNXvTRNQax
3/qUEZ7+d0eH8RkFiN+eP9g2oM+qDjdLR/hOFB6Ebvt13lXOwsobULDMs7RpM8aVsEKUwRbqQvIG
PAHyqbQzUbZbkJVmRnNmCpTVtCtjx2yAxVEahkh9/tM7wBPANKF3OJ70WduItsV+W5L86m9TiAnj
O1Jsbt7mJkyT8/2A/ALNuckgUkj82ZpK/a/QdFb2tyMtxU2sY+dEIcHEtIvPSVT/lgX7K5OzCd9Y
6fyV//Io7ysxR8slYhGBvgeAzvwpbqJ+yekaBB790Dzuq2Ib2buiLuxybPAm91xKsoJcYdjFhNmd
di4jl/sNZfuyHFGjfNc9e6z33QDWE8oeXD+lZKGeFlbi3AwPpIEbpOfvXGbBRuZtcptb5Rd2T+HJ
jPeME5/OSmGo3MXNk4Ha1bA0U6IERe8l3FRAe5IJkX3ehSLFdI3xpnkt6E81zxIUjFsdkYC5vHpa
QqKin6wAbr5GMzSLbPUMhGfMSj+3Il95Is+PbjW0VOx3ACYfFzUjEwCCR5DTVMHcQUTFHYGFtFXW
XsXbsxmqWI4omN940UG0KkuC34LkLF4aPLQaeWgtdhpTcEMdKQCJwmlrogpmIS5tsLRZopX/nsU1
k8NfUZTIx0fBip0nG9yL4FiPfvWImKe4n7sg7MkR5AIDFU/sol5xI3aNiyaNqH2ozrsiWTiEEQmv
yDShIaHGcuY7rTcaSZfgSzrCZyWDewFurYYVVBS5l1mJ61MOsEl7dhx9uYDu1UUGAjsHTncI8/J4
tASIbPoMBK23J4eKrOXz/KOlI1m7Du/F9RslRW3c3g596Mn+YAmCC74c1ir5Wx55wihHG2F3kO5f
de3JPq85tbFduqbboPuQ59J9/smMXW0zN6PQoovEJHJUisl+oaXkd260A6jNjT3Ew7SaTRcxvZqQ
7eDueozXpsEosugn9zinRswD1qbq5qTBaLJiCAMQ9qBIbsjn0FDU4TupPES0oE2WYV/UXB1hXAem
/1cJvQ3qPwg61A1W2V6FL8aLpNUDdH7iZjajprVOeeUoTHhsriJmwOaiV8XOhCNDaonnbpsZfHiO
Y0qvoFP7+QZ5kJbM8Z8MvKV6AXSjmhh3me9cAumHKIEGWWoMoNw+eWEDZgJPX+0qIc7l5zeCNKIN
axM0fqN9j4YZjtedX3EO1ZFkIoh6nbJnFqC/CXs/oSNxCJ2RafhRnDN93XvM232h0zXv1Dayb6UG
9WgoqhjajmWITvfsP3jXt6W82axgLOwEePEP2x+gnt98pq1S0B4ZqqQZB4SLPdsNcvpj8pL+NQN2
5TlRkFj7tmAUMAdxKoQIyTVEYRynsYFfIBJEXMTCO3Wk/AyFav8tEX2ey0bDLBLXQ/72BQ/p6Pl8
wBPHdco9FR9Msvt/kbBsQYjitHAmZXWZvr/yMLBjq5w4yHOsHOyH6y11eyFsJ79Unks7Q8S11Ezd
u4pnKwJhL3mbLiig3ZTr4XREnqYJ48OZqhtYnYTWKMaVed1kE3NQmHXWf8/dtFGTh7k8PLujdpt+
++izsUE00gskexoK4e4rx0WkelfySRBNsmzKIpXcNkg5F7UZzeUwH+uiOEJaDMBNbcEC8alLgCl+
HFliRuy9q3VyuZOVmd/r/enySK7vT61/hS9rnT6lgBN/4nor6s0Sp1d3RAb6CKAbzDH6feas2gc2
eIGNhV5u8daF51LFOD0oo4umnDShdKxQRqMPbGhDHJk02Dg7sLoz0O12q3AU59fFmdox2R2m2IXM
wb0wTuNflHhSpMNy/S9j5NdwruMhWMPFVFLLlXcwRYVUT0InNTVodN1/2yrkZQ0TiTFC7RZDRYxv
/2LAbvhpvfSqj3QutbqcwIKfwnM4bYgdBefsgKrQ6p5cHw1s+ExH8tCQaqpsIpvVnFSK17Y28X2o
wDMg6/MWHSxgCfgvFj5ixOjkhwGfticVGSR0Twbb4iOnhuAC7b5MGVpEtItGA2JhPWqKEJhuuS1o
oG/X0OijKgs7IwxWjKXKtHHvI8mVPYdrP4N+qRTOjb5gdZSKkF3YAe6ks/ipvHS7xpTpT20Y8oKv
rEoXal9GdXDcqC2TEITSsedi69tXxUdQWDPftkD+7KI97waxUM1YXdfzS2dkuNltxssksYOYWHmk
yS/Wr4kkauHbDm0ba9j9KBCtV2wXFw+GuYspyuztqhRQEOSvH0P+3hGX59eAQX7StYf703ldvqRA
zt8WtYf2njhV4bcfM+j9McA6e0hvQf/xtWurvceGIIxJBBs0xU5i25MMVLYG+wl8O6n39hM+hjYV
qm2xmVU/hYr++59Rt5M/0EgCECVFQ/NlAmW5pgGzF9dtUPc80R++sE74OuBfwpOjbWZiXGlVS0IZ
f46Ybm3yG8Kf3Hb9rUG91/KTmvtGyOhIrOwYDvoYhThOF5nyRbtqcPJG+Giuf0l72lf6/9ShF8Zz
2tSf2CZsp1bXmWVW13xJdZh6TK27S4Aq8GbQaKLiKwVnOY6IkdP4nrq7x1JwbsIEh/7aOLxMeN/V
p/3es69EkrF4TMwcl2ZmyYcWsSItR8os/nqSoHjBwe473fOGlNceT97bLIH855Hdp2la46MRlka3
RN9i+krYyHpQMK+Msyfg7FMIsk9yvMNYsMMNgi0aMqlj4VRDk5hP3tBVvIdlCwe02bGdfwsX+ApR
wQmOILpLd2+P1Eqtk6oX53AXm8PUI8bGq2guS3QUL6FRMj1rsq6Tq//S0/ml6r9q0/SZtytxmWmC
ZMlf34si3rZhaghuyPTDch1jnH8d5AqenRksNhqh1Jh6si8MPyDv+L0FSLjQYuz5xqtx22NRp/M1
EgKgq5CdMlnI+ohDRLAwnK8KMubEzVUgo/R1JA/3KNS7PuO4lXjJnUIAnvULvPJZ0LMLLAwoY93g
ojhkc+e3yFF901uFKSAyrswQ5zXwsq/ooJxG6aNzq3hJwueFs3rs1vO1uer0Qu3jWSP3ugfPHQXO
4dHIGI9Col58sOi+DV30s48RIODE1VwWfMaB4yYd142d3nRwK8pZ84xXE/9PDsNmoF/PPYr0Izi5
d5Z6nMkVjmzQwikIAscupNJr3XmSbgMIXnTCCbWpM69uPUAu6xh3H7E3m9wv9h3KTQqj415F4zTN
JoCcBmd2yDiZiDdT+gsoB55VMfl/y74pLWkkNQ8KTbNMuEhU6LNbPcFqkhbjgQfMiYWlZ9yuAfSd
euqsyu+MoXKD8D1W6Eyc3KsMzu/4uF5KNZemT8+zBgiPZy9sXN+zDVV0V1jZRY2fGZJxR+M/tWZt
3W+fa4AVVz1qpj2rsg1dCb4BIRUWBE/Ixs9dAjrjE/nVrUu/n8Neh/O7TG5ZN83+ZyUwrDr40yp+
TjTnl0O6rY47eanQ1kq4thTLxzczdk+ONRi2EuO6rQih+mUBIk6181iZ5xIE9jZ7dSATD5MMYHGa
1SPZRNJv/CHKndztTFcKLzm+WSWOREEiYu1wc21W1vPAjJepoHHE8CrjMyRd4eG8tvQ5rpomGvV4
mMkqN2zMvNxBc8+9/E0ppnHKqgeRzrJslMCDDN1aIQdIVq0eadyEd54TCDALj4QUAsNAagQy1rUy
B2fB2YePahoQvu69A7ZpN3WepPbpVwGZQRD8b0eDjwhdNIHosr+KkkRrwd/GxGxGbxZG5+PaAC5P
u9KUCJwxR4t452X5Rhevwuum9mi5o8Y3qMDeqwUg2uJWy295yMVJP8JbPXAl+3SeKi5e4gNd8sFV
Gter8/EjBRfXH/1GUpi1GtixJ5hdsznBhOKwWpU5By2kTrtl/tJSZgd/9FTunxbBNH3j8NF/oqb1
Sp9iu5/L/kGMESZuLuKjK/3WxUHZMrDAKsXbaiB5vYNuNLUdzv2fA7xt2IAHYGLq+wj+xCieO2ch
VKun33GoB94nWiWp5lcaDR4pZb4mUCdjyYSIMEhKbyVbIrwxtMKJM0pDNOxQDKtxvtuU5DaegWy0
0dJy/9RhaFls5e1/r1+8oVk6ZE7peXVhWRV9+mS6ageQafg4k/6+yf4+aoTVZ9mUW4ptHovIFCMo
QmuiUzw/F2mQIp29A7DkvR0wFDPJtCbuu4Z85qezxal/tgAuFD81DFzA3f/0EOwYy88EvE2uZ/Kh
n8LpovP9fk69qs+onEfka+CTpQl4HU5ozTMSFYJKCoi3am/x5HElr7593h//Vg726sQmAXe7ChUS
PQFuNKBmkyL73RtTIf/L2vp6a1clsW08lI9hJmOgYauZ0DAY7iYlrbv872DzCHLUbFEk9ICvYawZ
mLaRyzlgcDfVWIb7/a/IlQJNvMlGEWAGuGN/gM1HuMctdn1cBHRtB8iedQsJkn8RULR47NlSseMn
x0r/FU7f5IVUhvyiKQunSvMAAZCaBXED5kZru0lQ2PAFXKi2S9c4uXjUYM9qQVTL7PsBsOlYCToa
hoeE5zn8CqAbq2scv9oOBjHC5rmnoBqGoN7Kzgkw6YC9dwCEu9JTcdqeIZitn7LzBzpkFvhMrjNO
l1CHjcC4SU901JRr9wOFM60JUoR83Tf8dHLuj4u7hLuyyiX0e8xMj/LT0U1jKBPozsLnYd0S54hz
qnOF/oTEEiKKonjZqhI4ZQx1Mml/GriOgcA/c1lzvkRQ4APu829yc0YD0C2VGnxs4ZWVf0A0T+My
AZrKwkPe5LBmowdO+fuSBnchCvsH/1JlrTpodpblJcO5Sqm7tRyF6Tg24zEoqqD060710z/lk7Dq
t0uCAgUU/GJ/62ZwiySdnPZlxeJkF13dW8JdPFZJ6h/ihLnYr5QjI+YHkQFfSNQO/1IbXyldcdBO
RQcYmY8i/uTAbVhLoP/SdPTGPP1P5F/L/3nJ1dpNiRMHRFQO+MI3D34dzZkus962WK0Mkk/38Atp
MAPfxEDt703ds3pBPkOVorkzdU/Eyb3SxJAubpBxjvnqlLMj61XNHhuKMwjfEgN5z7on9SaUDTkm
W2z1CMI1ca8OOZpisWjuafK5gWumH5z9d7/imCnX1esjuyGSTnGji0Tdy7VpW+jfTBIGGazV2FWw
bnRGLAE1637jcUtREX08A0cVd33YDIWbqBLm6sgMc94RLF9eOfchnU/wS4JfzIM7eHjRPvqscl1O
JaaJMQSKwfeDPiCx035YabAo7CZOGqwNttD5Ler4CZA+ukRwrYB3NUoNGL5hu0RGGVhyw+tLAJt7
VlTqzpKymqZJwPX9lcOJ/HF4yl76G8ZQIISZ8wnKzcfOVi2AOztoTS1H9h77Q5xbxRJIXj68zmRf
x006E+VFNc2Ti5wyXNM4iUqxJuCiaTcAFTFswrBFq/8KMdQwLGiqxFWfRRj2h7Gnrfxu735ZjUl9
WjvBgMq1XofbvxKcN303qfbSAIKkUIu2wz5i4vnrcdgFowcLKyuqUgMa/4yjAkZVGuwqiNb5qtu1
vPD8E1aUgNVx5Hpesx7w1urxfsKEaGByju/kDRT2DUfyqL2cIwAV5L+31Cou1CQaD4jcOzV4cTrw
buivbb5ImkO6npzrW7fRpx9YNRSz+5yAy9whRpUeS3r1XRcawfuNgDSUrFQw+VLJdYbrLk5bTJwQ
U7LYxxUvCv5o8P7q8tbeES2VuoLO6B6lWiUMToXMaw85fKNUxblTTYjpj8RXGw/qQez7KkIJlcil
25cGEmvoFMJ07cme/5dJjJiL/prpkav2HqqGrGuPWFhsrpvWM3ru4hJqNOzyaiVnVPWiti7Lz+2M
xtZ4k0IBCwIIiwWkgCGxdPGyuYs1YB522LNctDmLeFE33ZjNkM9qH4JSFTv10CQyaayeLaO7qHid
yJYSA38tOYGFC68SmzkPlTr/PDHdY+9Cudfw+qJRmG9vIKgtHy4dLz7gy93vv8CeeroTYmpG7gDN
ryye/euLx8m9LwddvY4eOVhWMeNwZoqlH5rveNK6oyQuxso2wJMTq2/oI/4Owyu5z8WZMEd9P13g
iOoK/F8bu2n4aN341b9JAdvC0Oc0zBZcEaUo2mC3WIdSxLdBJyXTKBeFtDpFDRqqCBTcfQzcrtD0
vNuxwPmvo+RRaRbbXbkjFT6JJ5i3CtOkEv11bdh3a9K10ONTpiyIFGLkW1GXjRMgpsslRaCWl3g8
/f9jT5+da6qu7AnwHDWz+t+h1klmyzyDl9infMrJ/bTGoABFq7gmR8KEq75+pd96szRVq/jbBPs+
ed7owczlW6uaahW8BOkrPQXCMyQ/SesLV7Vzu2LcQlSe1lE8BbTOy3yKQE0o/sYTA3ZYoRCSA9Lk
g+8KdlzqylirzdgoiMyZXkcZ7YCceROHEfbuvW4L4/7twZpbzKlDqJ3tBJ+JX2sovUPyUbe7Y81Y
0TFvWTQZnge9YYHb3QtNtSbu1Hr7CZKJrxlOeCny7UZs8Mi9UeN/1/TDw0jL367yUFPPJPkxeJdd
t/DBS584u5ZglKXvxvV+qBhtxYkzK/DlqYXxkvfTBPB8O4Z6MGpZUkto47sjjDy2mhm+LnXJ7iaR
APNcOprWdl8E7HmDrC7U3EET+6jUUhHb3WAs+L0WsbGaZI+5DnMo1QGH9mQTSUTnygAVOfP+9LNq
aI7HJtIH62Ph1xOhrg41SmXRCpz121isiIjQAHt6anQ6ZQk+Q0mzVTRohmwcoocOtpeNpDxt3TBr
Vz6F4djLK9hNoy8WoQVbBw+uIs94DM220brWa32Pe1RvTNb0Usk7Zc24p4gJ5sIYQWgzh3hwQftU
5ge41GaUwrJ7YXYJSErePXuD3RZyXdnvOlijLu6XbEOy69Z1nF6QzxO4R6RmAmJmR1AZ5KPTV8E1
LQ9hHtVobAlHyYGcvJkEwke+duWjpbMiQxr6GkxtfmXvMb2XG/jW3+kii1YDJ9nfPnHf0873Xkiw
Nnp/4OMc8FKK1pdoNPhnO7MNgBOy2Ow4TKJgHGpW4ptxMkDvTxnFYRmw4w983gJXrMbpdwgBudmz
SHga4eNHob2nuadhLQJoDs0lW0V8If5Mq8X15SVd3wvMD18zaCZYCd1AGt3+21yTdJGUb+Nqg6kF
znzmLNtLOzTcgrnhNFGSjiIhe+FfMxkHIem7IvPvIa2xnjsQsYYKHq2TTZ9H/fR3+TY78bozmR2Y
vC/sq6ohcp+ap+wJBhKuRdsDVYPiKKUcHje7defj6a467eXZcZvCGw093LzAV6S4MmiNjBXD4Pnu
FsU2yzBvP3h+vtoYnybS7+GlriEOJ6U5pj5e2USZfxA5yOfbT1GdFHov9uB7VoCkj0H2lZG7ESyB
IZ9PcSzGKmbkvLsiY//IAabQKjYZ7ePSavEpvBGOzWvvQIqDtS8J6cpw09aL0yVwa+1FwJ5dfnXC
igWYfwSzbA72IgIaKeFDBEHhncbG88CZd/TeqUDrAQ1CtwnqRR58du1fq0E6wy/iUXQa43sGumty
gCUNWJx+DfWJAS34gkqd4BauYZ4LTP0F12A4r5f5ni8Me3p201OScV2bXP+EMTRdT1LgqcUE5b9p
OHUvlswqsRUZ29RlIKSoKtjqJlLSCdK7dhVqR5kuA608qa8Rz0pQXg8mW1CluvghmxsLe1jfuF7A
K/FyxK9AzK9/QAN6E3L8qC/6bhKxpdiUxAagtfdan0t7zawED4fhuvB3SQr7N1dsQs2Jf094p2Ao
KRlInSaDwdYmVRcZrbIxlJyXr7aRtyrXEFZiCTXVw3qHRwiRQDXCHs/7KWslvsOHI7MbTOqU7og4
eLZs6u30r5znIGSSToc9r6ePmVv2b1CGTH9SR8BwSXLO8pDnsQlHDTabkFbchA+g/7Uy++mUCRN9
ezIS0/d2XWbOMTR50tz+UOwfzH2D5JUFTXT7CexYFi3guCjw0j4k9V/nIBkp+mMe22RKxfpHcNXk
lx2y88DXdDuHGFB25ZetlNK6Ppx+Dyf0uMgk2rH8nGLSe2i1ctRdfRsfIDvxgiTE25rz0ZCD/zPk
8WTLq5avjTQTIW9qX2jl3m1T85a28M//cUL0lmhkUMSVcHESoXNNf2y+ZpqB8o29C9NU+RwGDG02
undnL/67EcUJ/6K0o4ltj5+c5dpgfCZP+hsMRsv7M7HlUGplK+HEvI9eeDXhXRt/ljjqUuoyPD13
u/g1PfrFiuKdortTUyKvgqYw0aiLP8NHHHy11Ahk5KbbunLDusmQr19fKcBpyYEjek4pYy+R7Tyw
IfQjdw2K0D3VqbNAisL0e/gtlel9kf6wZeiCyGmSAsx5lv9vmBn1oLmjSPTyshFtlrXvo2iHG3d+
MLFQ/H30jx307AsgK7VTLR89F4XD4SKOegKjZwxB7LP8UOpQHZ4BuJF555T7oGU7V2q7BmK7cAkD
rq0D0sJ3VAzPsAOIgOhPvjXA+Wx35FB4T5owS7N6AXT/vtAPkh3GSyW9D7IuhcXogfO4kSeXIEKl
xqApdP01I8nFDFxjtolet6L8MoPq/MXVth+mA3ryH7CPzHZzep+g6cAXb3ntntZumrJ4SVhOcqCL
DOuatzwaeK5v6epqS89CTdeHgRmKswSOjyHFbGPeLbVx1+pvqoUEYX5rfKilPvme7HQlOb2agjSa
6lsYh8zsX1Pa+HiCLKLX+CB6DHLVGh/5SZSrVg0SlFtZ7G5IiwKN7NLW+qnAHxQFII2HDBRVMkkl
dj6uUu950KcjuGujZtsOMcNBCrgYC2kb0FjikSmPiGmkUUexsijLyit3ZcW99Gh5UEVulAk084iW
12YIgg5WtLeGbwsSm19v6noGSsf9ecDBhy/Oufo4bWSQZIK3RioZeoF+c+BuMpsE9ksS6v/ORs/V
TfucSJeBFBFBqwDM2SkXmNCPl1SQTJmAtVRsToqiEmkUR7swZtLcCAcM678/GZXqsNHnIy2W507s
es1P+9VfbBXJJSSDruXy5OCxFPSh5YSOUAnulcdG2ZsewKphq43NkixBuwC9lg2+yVkMbbbDJ0/x
zJFr9O8by/yznen7N2gNswTcKxA+NwD+k2TZ22FlqsAmvz045h7pcbAjHUUkoLmNQGgfbCv2sC/O
75SDddrUDoLIMOcJwORAgesCXALpGSlx9wNgzn1d2PBvXn/6qx4Epy1VEHnTFQOFXEhfaBSF1IbE
Ak8is+UZiu9j6FIE3Z3SkhBA8gbQHGJc4h9p9E4Vn5t0DH0N1THlZvTxl2Q+S0NjO4MV8F1Gi+0U
NG7SJCN2I3NWBbpw1oX6OMFLEIap6zmuCW/oczDqp/WBlKNmu5DIpeFWlreB1YUbJ5F1wXUGLxSY
33SRbHxxdBJq8k/HXO/lg+aDWllo1c43meFil9s2qZslvom2Izmcv+JngJwJgSPfo3r+QEeWUkU2
oF9nP8SkiTVWKJ4I8Yc+fGaydTIYAmXTa7wxwAMwkfGQfEKpXTRFRqPiqMRmDv43IRA2u6nLxdim
tgxKk6PzD8Omogr+Fp0DnW++Y28SsfJIaPddOhAkVShyX9m3iItCyqN6K8Evaudt4HqdF+mkcWdB
NjNcb3snzFMYAxL6U0xZjtPKz2XAQZ66cn50XZ+IQYSFQvrK+BHSLSdp1GhLbAYPt91kZd5Gocny
TmepuzZRWQV1PzPDkRJy2eGc9X80Wp6n880Ph22rMKNgTmzgaTufzANoGrG45iBVUtttdlMAB5ig
ytQdHFpRCB1pCskBFKKB3CumolzWG47ypLV3/CvERBuS4+Z98rHR0OUZB3phhELTvH0/tr+I1v+H
FVYWd4Gdmx0oVxyd7fQmV0LM49rYtuG95ubpaGd95/xsFqT4jAQMNhAH+3/iHUpvM7juxV4V+yBu
S8v74XvVLY/bNWeYyaK8ygcvOCoTHF99BnTQb8DGaw2mqlpLihY8KNDrOWwjWxu/nD8h2w32f9nQ
KrvFDghSo/rcwn4BJ5ygJiUM4uW+MiMaLOPFfKEponQmrAp6/TQ3bgwcgRB6q+qFc9NavAX853dO
CoeUIRZCCFsH99aHGVkPPyJy3CHcXl4MBkK4LQREn2QGwLiQ6K3eAPmozXsP//BzzFJ+zLDQ8WlZ
5Sh6HTQ5GYrbhhP/cxXbsBXeUdJGLZRP5F1+j7EGhi5ExNwmLx2yjpd5WHJlu1Wo7FDTnP5z3RAQ
bN4jN3xHbsMk23ALBxxQdZN013OwWKpB/zArQgGBVjzTS/kugsC91pp+/8vNkBVUFl9KPVPYiLjv
7XxTfTCQOPZKLPjvertyP+/YGOjqp8apGzIsME2pHn1fUW8KU8DmXS6z29bh9zKbeTEll+kcdl5n
z7ay9gtT+qj4FxM14SadEnrH77BQ5ZgEFcCMRoHyJbAATUTdeeR2oQUocE1G0cVm0tGG4yNpsWzx
AC5pkfdl5R8NRDXlZZwlGFhbpISEzj0wWg0BGi+L9kjpKK/MTW2xDbiUbBVJTnySD8Xv4kG7obvQ
AzjquR4pcwxIq1AIBONGYW52PF4HfJ04BhLkf3DfUsa0bxmzjNMDnSFPEiDaNcuQWMs5OMGo/eJE
Q+u5+TGrHb54W5INzHnEpa+wl/u1rwb97D4Ta9kur99ajRiD7xal7iUZh03l7PnOPB9/5HEgS4lM
RmbhY5bluW3XR8UJ5W166at8Fz4SdURMtu9AK9I9eAFpyWh8MCPVhz2Q+nX0K+7FbBmDojrw6USl
cxnXNmcfB84pbqsE98bhUDWITXolmD++WZ4z1dTLoaLvcTrGZOWAcuWu9bzUQ2njscs8TdxUII7R
dcdKpdouZ+F4h1akcPfA8qEBR2HMlpzfc4pgsnptGbS4tXAYQBdlsMu5zIobk1O0fpZrZqrmvKaO
AKlAw85cJQEF9ZWaQJRX55hi81SFy3nkNvROcUXArGv1eS3RljhkmuHqUObIesrTJQDwuiGK4MGx
r19jZTML83a1163Ve/PAHFItsDjYCn1zk5nuG98lI3bKnL/ByN5tkvc5BGGyIcVb6V6JGTDPk2DS
HZqUK1eMVvLP5jZ0ntpzEkuA2RlixvtCzECmaWu4c4z5G5/fXu2u/G3f7imzOLkkqzV6/eIK1omJ
i4mZCITS+oOtei1ESzPr1g4rtmqzKf87cFC+o67sSRhOkiOqsl40XH7f41/D+6mKTgZVFkcteKP4
VtdLwABCbqDHtWrAczfRzRc+fctqXO/GT4IZtbM77VhRIj+pyCBkjd7OLBkmxphwrVX/8jaU50Lm
iPcfpI0bSyqGj9YilVSYwixpRecYvXj4ECxbJY8g8ghPQoTN4f3M/3N/z2wbEGfwyuFUKAPLR030
WWzb0wl0O6W/IB42d33pfbB0TvCTaKnY/QcLpr/yABTOIPZqnp9LpOdwrDHMkHRyARVFBzybdkZn
QsUBe0jErvvhWamenCAnhYFbmKq6hwabnt22lAlY5UPlL86f1JTiGfFgZCIbx6I75KndmVsWCBt5
2zWSLN9J+ay89WRLIBq+OjYtUoU/JStVcm1XdA1yIxjNXA8FgEpHWAgEnOSjZermJAh60VBQrZR3
TIAJHOobJJ7yXPh6HlzmnW+iiUwfGhz0MH7S0cGEPM7RUjZ5cSwplXcmDCuMuYr/5S08Le31p0sJ
09KUnf3CEq8E7bwi6YN0yOISZhFe8hsTaKk3s0ysJ+M1tCAPc6EuBhxL6izgv+H8p5n+X7XAlkpR
nEuK47YOVOAic++rwE7rE3Kude9LgdCRM+i8Lu8WaFHAOgvREY5SjWrPwcWqxn3KJWJ+SsrpDnnR
66g1Q186iRI8DhxGWV6eaTmjvMLLcr70+h6D5Gi6U9QUovzM/DNl9wOYSTf7uw5BiTRVW7jbrazD
X9OwfOiTGhDy50pGmXHY8TdyMEXoiUzNDpE1FXT8+YJe1VyYszAMZOiA2fCFiiw6XLwMmat9c3WV
37jjlANEosFAfiKkomglPlya/407Tq3/36Cx7lcFGsMMrfrJZHCPzJRxae6XHwAenm+swLmZI+Ne
qodtA7qr8n14hkw2Rm5yJtY4tIBG+3Kwa4pMFyu86zwELsJZZSlVt+gOcbg7COXTqA97c+4QT1Lg
OFpXFHdBKXoGpPMLuGDm3hPCZLbpkasgxWgK8gI/gsRK8Jx8u5T2YYbC6ES43WInkFVxF+4dbiEQ
4R2FXZpGjJRMySoH42sDa54aGBNlBs9rmtOFmGaOex4idt/zNwXWXoxDfsmlP3xzn/TTM+eZNBaB
NTsahE3byj1CDRQdmngXR4FKK+GnEBYu/l2ljXQRsbn/4VCggWloP1s6MOfxyahcCLLCcgIwdwvq
PwcVpuSwlpAH6QKEgr+56F3QpPrkj4cK0awtTKR6tCThsIWGZOC5dIOu4bprTdZIzQK6DIb7P0HH
CwFyTBBkO4ufjI9x4yICfmu3q+1NpmV2Xlbj/7ZX3C2VwpEBueQ07Qz+MeNkARAxufPKbcYswYQp
L80tr4juiLcd7xy4AxJWhUQ+ms1bmPJiCQGX7Ul9UDDwk9XXGTM1LaWxMCCR4WV5SOEm9Hh34JaS
D8apfDNJXsk3+pnAFKwSZwujNZBgThdR44NnyhVvFFac6EJitClEvcAyIHGhOptImYzGkWOtBRgx
6JAAxd+vcsdxP28J276eyJx09rgRFglDHJNxRVPwcwwvltBaUkBdFza2qORM9xlQThiVzVh28aWL
PbcAZuLAye024Er+5kTkrYnp5DGQLoavTuYWitM83hUsdldmEPQmVdA2n2bu9tiZiHeiBLdTsIkx
aPq8wFxWnAJZaHxo1VIxjXCZyUXUzw6mqgePYWFK37YuA+D25yfaWwX1qUs0Urgq/dOX6frjVZD+
k2HRYZiD9OhhJpjk1pTsVtMGu0+mEZRikN+V8scU8BZQgYlyivTEJP86ZmupNoIh/Y/Gv2e+koke
C/xVWtvl5ckzmTAT4WuZNuyKTBaazOy1ODvhUIG8THYSPZwS7HGW5cjFuiE5Y2ArGElEq0pPI+aW
eV1JtW8UJdml9lxeSd/zQ/C7fZzD6lZ7y8wMveiSMQsimRKAO40eMGbwdvQQQH8U/AYW3PWja0WR
fs/hsqebGOI3oorRwsmcvvOvJdlF/TdLzvaRV05os7nmRjFiRUTCJoHQnIs0hjYDBaIyy+zump5b
h2hS+gSC9JC9Br15pO4Cr3Cx/asii0RI5hG/0MoMP3TInOPLZUoolU0ITfUT41lZYoEkA67QKVIn
TJVXnbopq0Tnz+DN1nzr7R80FQEcSCPlbezjXDscU4TszZwvbG1b+ySrivIGwucliP2fzgJy63kU
RS8i4nX0l1jFywGbXkT55/z0rq5aCjCtsn8Ux4Wo5geJgeOwPZEZppA+evIv2V1pNk7LGq6G0Gn0
Nldv8ckoxnp73OnfBMYYUa6yNij6PDGVBr10iLoANbqNRBQvlYnyMEkuptrQqFuwEPHWb7pMlomq
BvVa7LOQd8pz42/LFYGNZM0oX63Czoj4EojdDQa4QU5FkZ6NCairUHLlWQKRmCp2h6daNPTTvaoY
RnXkcJWmf8RgAt/O95w3L27Dg/hVHV5bJ2QIuYiRtF0ZsmZhaXTF63+G/g1/ZxWZR2PZoaE9oQ06
nW67kGbMTn9fVT4zvX9aAFoPO7wjPSDMbFProLOKB4kVISOV9Mfmt742IZekeIHFaA4L2LG3O7gl
7emz04lMNnlV2rovZpdqr8lol7zPcRYDqoPU3chVOsrrzCS9zYto8+TERn3JpE66Nu6GpT8NLpqe
s9Ihu641twnps7WcfsQm71YetY5npL132n3wiy+GKRtEw2rkErRQG59bBOL+Ow+NqEce0Cx/Bq0i
gs5yFkuoF324PXLzqN8vKncfvAcWQDmYtZ3YgH5eKOJCSTQZ5swsqQjFtk7gnSvYKIa7GkfQigN4
bxVDmjDdcnkY//Gw4gahCmduPbZcl26nm5Cddk505XmG16zgUyZZTSFvHO7extYOWoq56eXCq/0E
38UwNqQJ66bMBzRdHKBPgCde4CPLJ3HMxkBPEX9Wpgsg3eLbf//Dizuj22LEnMGb1Q8QlGlrfLvY
suxdwQEmCrwYGLUn3r2TD11r3Hw4ks6AxENStF1WHZ8QUwRSCgpg/pjd9xTYhGhPsS7wGgIdfCCT
v/E8IHwbHjwp28sHYa/N48nPKop2siTMYxXQVLOf5cF+fOqP32Ec+foBV7RLSxyZQeKGAiPVy3ys
0eTZA1OW1ygreYO3aRUg7ydQRTXVHSrz2aWUIjkUXKLtYkumkeaVpPZbUW6YjLO7ibs1b7O/sTpd
V3UEPzayWffjrGp5GUA8PfvTgAeRwn0xMPjb8fF8sEXJuAdMBrgtitIG1mTtKp6LzFiVrRWM3T4i
wtbpnQCRyg2wNgi38vWMUN16bkmVNoeGm13NzBOpde5NC7L7tWZbNHOX/dQL13eq7OYi1Zn4cjFN
RlKHghJ5Dt95p0OwfnUWxFSjFdI5cxHcTaNDhG4862k7c3deYrth09ZxY8G4yF37Zz9km+B8Va0c
9BdF75XiNBtZj59VcQM/hIhCtQC0qmCPUiaFeeip/VKVu4/ZID/w0/0rSqs5bIOZZziCWIxnGDCi
81cnOpiuo9EHAva9qK2CJ6OGR382wMgrLRLZNN/QUhr/ylYAmm/rBj9Pd/J/65nv+o/2sfBSj5Rr
cWZJ1bglisVQ5JGvTDvLVFeoDH1hPIvnSVGgy4v4WMtKL8MHihmBcH0niRFnmzC15b1kaNJlln4s
BuDvjcdVeW0KlfdjYp4O7f7LntxNpInRN3YiS9vpaAeQNUH5GI89Kjd/vkSE/3qnQBokx6Pt4cUR
g0xmVveRwNtHzld5vdumbEK4r9AMj3cV6XFHSBaGkPXNMJme2Jl0LWa3uQIHLMyVZw2IddUHwy40
EB6vgt/rUZit/cso+/v9Wf/zg80a3iilaWmzpFhWhgtHjyc5Q1w/w7AjExPnb3PVEqpt/yeBXGoU
thMBwIzO4nXrOFQAEbRyiBNkfMgHH1Lqf52hwQ3lEMo2LhQ1oiPRKKZ/SzRbp3ncPNHmYfaedeh+
zHGJMJQqhJMKoO5jMPaTAi2EWpRwxjiHaSwbkSRY7uQllifX/CDQOMuTwlW3G8YCamEm1d3LBvoq
/57FqmNxiQ2AtPDNUoha9DWNuih66SaFYJsvAGvdICmCmcHW6qdVrNDdSaq+Ty84F3okh4DOF0vH
9EPuBZRUkxtdSkkqFmrdjneEjToDCGkjjZ8wrUWs7UG5nqtMcN0h1skwJz1jg+tt95vTiWHNKRfT
BUpE/qAYicKWe/cCyzu850jJ5c0DNiYIke7Lj1AGZtvE5B8QDMA/Pz7Fh/DbAAvn6RtQhGXKNxXI
RwJ4J+62ZojrPvVpqTqqmMKcvzsWGn8nFhAWtlPqavUUFcJuADENxDtm0ggHijNGrH4owzi+1j24
fb/A7pPoh0ewohdzuWfbt3oHD6Tv5gUiQn+IOwRzGdUcd+l/SbaT/cMPDM4DSX+uGAjzv/6OtSrw
T+gVkA8vHrolZT2VKnLc4drCQGZQZYocV+zXpt/xTOEd8dLoya6preYHaf067+ujG1BJ9s4U/3f3
oB1/Xf09QwOLddo9fZbCc5yWQjD440c9C7hAg76lf4pGHs2UAHA/LuPtFNoR4fEEZeRTWQstODbF
H1wdtiXGJqwLKU+qYo8/HMBqvcSnW5rSPc+uorq8iBLPwqX/2u3bDxOHgcy9KHZcAt0qI+rTgej5
3V/8MFwfBDGUiY+vYmYtMlxIQyRRGYy98JlY3104zaT1GoseyicjD2boqePBBQomWio+6jL6Pdp3
qBQS4tRdN6M7VAV4OEOyUgi0LvZUUbMmfVK4M2GKCHIklG7UxvqlW04eeCxqTIZRgDxedgsOSlsx
GUiPIZRVs3l6nDWb7GBSc/hRrTBmQz6n0r8Ma9InpHGiuZpFmHBVPTS4cy8FTIsQBg7Sim5fXmab
QzUOwrZ7oP31VFltuoVV3O4uEdNK3JyX+tkKH1dldBAJK6DMmHewqhDwM1nVLR5HCuOMKFpMDjE+
WERk6V+eMftqUW6SVcl6iA5H6FERNCX87fwXhJv88jZytJzwk0TZi8KVUt+XDI73KINj5mNTiNkg
olCRtm5v1nIO9zHmTtKGox08nnVzLI3M226UhGSlEyfMniynTc3J2XeQSpyEJ6j61dA1bj+f2wyf
1enhqrKlHRazzdoTYC+IyM3dTz5Pg7TBYfZL+qer5E73A6ruX3rPII+68CFR32EaSXP4oV8W1vhi
u53hB5iJdG+Vm1i1WZ4gQoxq8qwDJwkV9l4DuobuCa8/6HO7Q6GaYENQ9FiQ1MZJl9ggGzmKQ+OM
YhvDsfcazc0BlATFfYzeD+RpeW4UmEUeBpk61tpW+w11zUdb6fGCxK7dtnrbrqhN2jtcv8kKFKX2
qGaqrTJ7ThPveXdBaS5tGMspn+t5A9yjaykZsnggfqqnh1S1xgbGViTM6fQueiOUnSDrTWSEKyKJ
WJm36J4W3kctlKVedQUe+OErFxxXthjxd1XA14dSWjEs2ED0iJEmVkmstrYJg6U33CupoEbUdMbB
bYBDjOVQfaHPcrFxc8wAxndFXgjbcYSrX9PyfvIAezysycf8QipJmjIhMg/ZHSssmtMcnJmJ+ESX
DBxFNve7aYC7g8fd8PHZ45VcxaghF2FM4rFaVkEfWF5Dh85n2mzJvNtiy3l2TyTsLPs4T6WO3wXR
WXTsytJJbZ6NnUeMh08Vwj0p9jLufTGbJaG0AHCwO/mHu09p+IPfu1OE1pKS9ghDOwfzvKW2tb2C
AiNHeJQPK1RbHvafSWCOF8aETSvOhiYSlWrsp1ckgZ4lqFCNJHBMjBayMKsrLX3j39F17RJ5GAR0
VicDm56XNpiyXfQdric7hXqz2F0xOAiDS0Wn3asjzzgHYJrVaXFyaH4Jlai3kyafqSA8NxiXGn+L
3nz89jUQ/gt2TswDNmkhUvNTFqcepitFg0SAVlhCo/mL0WAIaH2yueYej8aInXTgbUNXbbvihXBA
ryASRHcNZfHKiKUQ9c668hmosYuA9DU8dVmvHUeGrjtsPSo7bqe5DNI+DPweeiyy6tst3oIZ+hlJ
tZR4wbb7dG9z61OpvlWbwD7AMLQwf6tpQQGInIU3BRLKzpytygTucRaO8S1ljxt//ifEcG6sIz14
svmkUnblNfMkdbME7Grz/H2dngun0OThR7PERHbfRGkMVVwWD5nBdlUWO9lCuKmZbD/cpa8pgNXh
PdhkAxYB3UbcInsg3WE6RjC53ymmE1VbF4QTUkwxn67QtNGjMdcGdvDj/N1TzUojwTTCZ8wpuHBt
10FRpCf8xR8gsVXXVbea2z3UtS/3iScxWiyoMeej2Qj148Bz9qaVe4xdmk09r3bsH7LfI8uCdQFW
BE98sQ0eHDsGxp15/WGeo+jqP4atOlVB5hFEul4+GRNvzCMp8/mH8ckpkLGcMxTP6MIqGMLzEwbD
3ok6az5v2lkCDcXJxJKSW4W2CnHeBsoB9hqT+pY70XM3ispA8rob/N9LVnDQsGIomQ95lA6TLywZ
z4LI7XveQvMoILB2LTIWWacWpHGDrrmpuCuZaxBhLDGf3hlSCcCI1dDF7c69MEJswNDHNhos1QFd
Ab+CkZ35xqNrSr+XuRmhs0rqWBFU2QNBam1AB20IC+XIn3qoWZBLWCFr/7gLt9m278EmRmiS2kwc
Vz7B+rjCXqYeHiz3DPmZXJpd2ZyST+Xq2uK1NNYB9AUgyEun96ct/3WfsBmSWEkcj8WQD8RztTBq
mhLLWl2sxqRJohdMRyjctyJjlGRbtm3V+ySh5O/UX13XC0BUZd9DexTPI09rC259p2XiJHCIpvXc
Lu5aq5orBO20fa2SIrgfVQt4phsTxCwKRQIfeOPhMxo/2RaBmsxa9RflP1c7p2/KD5oVn2/7wCqr
yMR2Cw0gPSCOVSIibDSulvNRYJt6sj2C0KiqYYYQQZo9RmzMVMOx4ftl3u4BT/zfKvzIy+pN6daJ
UZLzA2WmAUmb4THENiQK06eHIbqW3tYKwYba8U3xwMpOG5ZVwUwpofJwtmcKcEdPZNhfe6Y4FyLc
vk694X09PYXOB3bensRIOCAhYLlbFWZ7kx9WQCs63c5+6nv9/BlN8XmzgtrscpSSvk1InvWN8YTt
UnmMMtKLSw4FqQK0gk8nVUzv05o8arGwsNd2BLGmZ6+Dr4mqnyZqRrpgJ6ps21z7RM1TYBymONpH
27kdHlf+45sdCvruRXxoNPg/ksRIJVGpxrfGWsuvTW3Fxjti9s70dY8HZSIOnjgnaGPaJ7tKrQsi
K96KqtHCA/g+xNO2tgFTMvrllyjZ/X0ca2QdPGgQl3/UX3jJjtTkihXiFMx96ImyEF1IDV017SA9
GFK3S0CCkmECD888vtJZKfz+K3+tPAYg6MG+nEya4sMYb8PZIQ/ebUPrGsdXLfSoDtZuajJYyFc1
f1/4dhmyyKvLPw1mbvBgZV+RmuUpzFfjv40VPc9odr5MoTJnX7Z30f8s8S3116hQEV4Nm0yytXZB
IQJSJMgkyFYWjkso00pmqtxWOHYXwLKNxh/tzM6RZRQUkwD1kRfeuzERVLdlcnicvDsD/83gSTm3
Qie+O8YPfp4UrNQEcvfPRJ4dkYrSOuYdvZUaK9CVNb4BAejn0pofLsU6IKstGFO5njR5buZGKiI/
iyU2clpXrH1xs9osi8csyT6JF+YXa6T1c/BgYK8qfEinQIOPKrsrjDq195XTv+JQWazjhMrbP7Wv
TPxHkk7ZNJi0CpyRZ452OU4+WYLIeIiknl3ZktZ2AlMtLmTfIvPp9AcH3MCOzVwluJEu+CKAMRtP
EvxIScycHwSgVS22xKNMMGUEHtrn9RcCvcyEDJTmmsw+JAs7ZLtO83Z8wS36gkXfxnKxpV5YcWvZ
PRl/OoaF+wYltNW9anGHlVELvLbJpIGFt+6jcONCC86orjY2tHfD0CBgPC9VGzzGzZXLIaJCk8AM
7ZVAaV/SN4SkYIw/YfL0k2pvCYgCzSZpjQyesJ4+llUhJQ+GYrEYwR/4JkmVq1xMuSitqSILfIh6
x958cVG9gVecLNViogSLXRigzjMPNiL/FDW+5TbXAsP86F1FGooKW6WrDE5VocW8XsU8ASEmzU5G
JxFz9bTESXcQnvlfZCTRK0ECoHZNufI69tKwXMfFbb+F203rZBHbnPQdaaciE6Xmw7FGJ8PZVufZ
z/AqBJ3ORUTuduyXtyYqKjqG1YqSx7l2BqAC+x9Ft9B7+XtK8+HrneAvcHgWhFGqxz2vLTojhk3m
UaL8ggbBvsDjbohsiX9TWqgE9oH6MQ+tx865lwEVg8PZay1r0CyhPqQIniT8+tCpXNKIfYZx/cuu
rjA465hGpoc+bl9o3h7tAKX25CL53mdiOWg4B1v/f9UK5AZHZeoHH6O9clBmM+bCGhKIY3hDuTaq
6mbqmxqyM5Oh534vMqegswXwoUz3fSSMJDF0AdpN+WR5PYZ6FKvO4jQulnx30RFk1K1QkXNxLaJ5
S1B/7r0l8oVtOCtJcscbxO6JA8ovMjiSApMaA8fXRunnellA0QNOD/8GW1ADyfx+UnNwsCWvPso8
QcrMkMShkn5HTeg4UMX6j4fwS65ctWJRu/JKqYA3x30WOpJdLCi3evobCC40eMJA8tkSvys+IXwd
w1w77JuNj3IFExqoaZJ7I9+W8vcDA7vrcd5non7ooL9uugFyeHH0VVkM2EaFf0uvX+homhOyez3o
lce5qLOCtQVGwCTdmZmKG/aJ7NRVMKaCee4f4yrKUAvVo8Ww/FGckvLRLh4c0b8OIfV/7CWVVEY2
13u+1AosfitM8paDC4snvwx3PIwzWDbK0HystzEsTOYddXJ3NaVGlLoBMw4X3j5dTDilJOvKDsOL
ubtyuJAhLpnRiQp/nfXqrAr4Ggy0+68N7+B2ShwjEScQSlBMkUHrVG6NUjR5WhF7XPsR3lPwE7w1
d15kU0efDQANJ9rOExfBI6RJXamTFdL7wVHgR5JL1frQr0ZBKApJbG+vbyjm5FHi/nQ4uJcHS3gP
31Cog3Lfig/Ml7wtp2kDpwnxE3fALrx4JnptNGEEIledVMrr6x0YWeePj6AzL2f59ALPaw3PciYM
5YjgIi8i+hb+CDiod8U6w6lqrr+jKpt9T8fFllfa4OIAul+cyjWhMhJcBthCu2P6gkSCxtdO7h3b
CVGEeIKAagKgmDkX/mnbL29g49iPj3KeIBPOWcnB2YMukNQaEuyxZiKJ+E65nsWustj2/eyYfOG6
vbjJqJHqSwYbSniqQO85AIXM1kE380fUMadY/ZQ61jEaUpPytqJfM0HqUJWnSx3XnGf+EcHu0TO1
Z/Takn7WBO1jeJ6L3r0zwBnXUF3ADfnklKx4CR5rn78D7WLvgTyvrkADgvUBQ0XpuFF37gE2vRAr
wR9SARAJRc+SdVDu5U/U6vT7BQqodOYdG+owlZ0NtIEFADj6r/vfH0lwffbwydrtMAQhxpVL7Jqa
iiBPNNvepSEpvGI+gfv6DO3vg9AS6C7qLfjuS0wbOOBJ+76YRJMJ3RRTmXvQgBVTfGBOhklukcVL
sX9TmAxJQuyjn/d1BQQWQ9c+Ro/mHJTSTJiJJWL7Y3ZmN2NNJkrjNQmagF0EeUh/ATkKVDK4sYmc
360RABUU/nOhDN2jNrrma3BO1mCoV88yUUsJdEvaOxDkZmTqqbN1hCCbH2dudyUCWaFQ8mxwjgxz
37w9xZDSjPcfjm2bulXEe4OwsqoOvH2wFMXiL3FFFMSzKTIK9xC+8zU4B7amguK5BwERLr/125nY
gt76EZe1e2oX4SslwbJrXZHTTm5nCsStK8xQXLE23m62mo9pnJqsdJ7ih4tYEUw1Q336opZEeWVR
vh5OH2zVF3QVCrUhGpvNzsx48jz1v/0tfcLMXO/creFsK3Wb4DFPNp1G1S/dGxFxbNJKwrdjA+Ei
bYHFoxVnj8SDnfa92xCvFYbe8jVqgRosfXAzZ3UcjXi+0fo8p/jZvuzVKMAf0LiuL0combnACXTM
3c5NUNi028E1knfpPRw02zmjhcN1KN9IcUJzIXY+vaNZKMT5hCQ/mAw892QoL2Mb9FfII0bsMB9x
hFR7gnMuBFd/5vqxlcMWCiA4WIJbwKkgGuerpj0FSvJ4+tuPbkXN1Cl8m4xkEUO6jodOk2/YgmwT
jwBTsHI8TuBOkbIId7l+Iq61U9eer70Aqd/2C8IFDI7HlJaHVt8I5q2t44GMb3S7d/mu2IGOKDm/
WAVlSL+0ARcIRau93sc16R7KoIuzBdMGNg4K4Iq677PAQ8Kwm5ZXLfPFZmYhjIS/0BaDbVrip9CV
6McUI3jomjZ6ifZJt7g4iTP4ROreN8HsBV65T0ZOA8u/L/ZliW9wmrXjur5VUp0nlP45OriMDqOU
mQxHj/RSN2Dwh7IvHkBv6Nx8c24/fFjsKh+F59JcxNKYYCk0Rg+W+SZ4MkO8mCiysSeBdtDI3B/K
Nh4WB8zmOPvmAAuh3rpRH9gQJ/sgWpvRgC4EeA/AwZsHYYi1X5nhLq/9fO0/Q7RVpBjvy/nEa3Eu
zGJeVVLWwDUOIE0VlaZAR2clq41YOlxISQSjqL0kI2G5N5jbTpJHMn68cLFS6dwgKx+0V/Dp1ftD
uQRvM7RMv9AZ6jeVkGQ+VoiP8tXcJtaZpKpJcr/d7acPNchLskElLx4K6YrRJkfP24Tj2KwdlmQB
iic5/WJ67oUlSHZhs7xbwdRc9uBMADLcmorihwY/Ymz8QND/PoA/iieCJP+EUAVzHdl1gXqJgnV1
WsGmcWnyx5qfGLT0lXs075/0L1agW1JJImFz3Iw+TZVCF+j2ZWbuM6AvWvWIRX53+o5jTmu0Lu9m
GFaLN6NXfGtGtR/VU5ikOvxEMyIvJHIHjXU+1yF0PQdIVM55vKDC43ozN1n69iiS3FKGyor578Cl
ctDW7QAolrhjtIoNFsWPdT8blH8CmxK4qYcnSYY75hRQ61gFKbqydxhas6oo2YydCfoHWJXmdZ6l
EOytx9BLfnIxAq/hMKePWoslwiFiQF/IDCJy5W2uD9O0quL0g3P5tGp09GXam2V3dqhE4bGXtb8z
dKnPIrh/PSuYPTDqdVHWqNhWsELPEE27jyMw4JSpOP1ciPggtzzwuWYYsZHKfARcgXiN1XTyaj9l
5noWRmJilnBxAsmRqoxgT6OB1jgbeXqVYThJAVCByLaY+6DDLrTt6E6TNWY/jjBJbUzHZc0mn2CX
ZRuEkmQLObzXHpR5Oa6VbixX/4dMoY8B3S0S/j2jE690WHIMDAtG0MO8mg8UFCml9GTvElcA6FSc
z4/23Wox8SZ8vyfUC19CBUfI7nYSMTC/sfaXiOTmrfQj3/v9jY0Lwm3QPd8L9R8TFv0u22cTASgE
XDUbWDtcgVRb3d1R4gJClcLL4MjCePLdixzyWZO7siU388nkCac0n8/Y/5GJErbVZ763c+BWQyfc
EhkuSb25/XHizi+QMnwtmYLoM4cuERrc6zFXGDFCqI9NVLVnnBiMGIWJEtn/qrXeaUy6rGRjWx1m
16AGAg3L5Hk8d8WyZUP5WWpblL9uVN3C9TqpaC0aM0fL/IU2P5JuBl0TA2xYymhkWo9DO7Gj+rMJ
36mYSckDX9GVkkR2wgrQIfEPhbMWnvl7vaLmayMjPJ4DgNV3rve/lOR+YcZXDmDHwpWqP4/e+66O
TuBuWC3JrcqEFgNQ+J5ZhprWBZ4Nfs5Wmae70OhwHTt8MKfbAZIewKj5EzE2AAz89z7MqY+WDnia
s2cdbZnH2bMMrIYVCDHTI61YC+AuyLNwS0Ee41MgO4LlxeROuF+Bq07sqJPizUzqG/01Uy0Krwtj
i47EVW5d7ZhaO18z0L6OQtHmfsb+COGQ40uOsy6SFIB4NZXFQtjzrrab3KIi+jgnyDnJdYcgMMT5
kXziQxJXlP49K48671h70rPhQLEUUTQV8r2jopfmTKgVYvxWWfYCdHtpR5LBJZiD3bYzEPqSBL2r
X2ztUbEDHy2L8OdS3hA0sKsyxi5SwbJQwZsHin5wYGOyH3gM2Fbn+pvUkYSTzD5bz3UF6hXQzNi6
xeKTxlmQqb+cEkBNYIG38o0NKd5ZNLdowLM7yTXPdBdeP119/x+nDiY7zA7zzMs+dHgMiFWP44rA
Gu2SKPOl12s/gfWfMHI3zT9M+lqpH2l51ojQBZPIcr7alnHKBXm8ba5246B+YL/zxDY/e6dErZYG
ZMFMHtESr6lkNnrU/01y787D5IYNKsWT1BjDvtDvIUFD1bykDKVliQLamm14+a5MrR7QZLiz/pI+
1ityifwLWXmlGqKM3UfifURcePORwETUqiv/NAE/XIO7I1YI/6owqtg+rramcuXSMu+C5MLl+1iE
gJ3XMJSvQhcwyMTYILgkNPENyFdQKUQwBoI0rKbuUDFaLzpHfC6CqZqJOoQ9LDxvNQC/utxz9U0K
Ok5zoD5akXR+OgWQHAvQYR9xveCcnlIDqtq3getHjCvue1R59Pc9KtQgWAreAvA0VvGvoyWcKpXa
jwdx5AxVK08p1i8ov5F5TuHqNnHtjFtwOQT9EHcoLsFrK8mI9HSSJQizi43y5DM5x/4ZTxMbLxT1
wyJopk6nZMKLmW0I1n8nUycf+9+GYZcpGQIK+PSVE4hysv3RAy1vQd6GbsqKC51r5lbtwd0oT7EZ
TN+jwlbHRJ0LLk+ORHAC8rHY+79uaLyXU8roJj9AiN1mzFU8iq5UZPzvL5YvFolgaFIemKiPhfMV
wLdLw8MvJ42xzUZTbyImGQvPz3Rri98YssxpJsFIe2UOM/bc1H//J0KglS2WZtwmmqtkgW42lXHq
9JvsbCz4AeAw6NmVU8oGVCVVpctBJgsZSVcRZmKWYGp6ihTBQBxFH37j5IINOBURSH1Gd/XCwki4
50xVwfTIUM6wdIlUbyoWgnVg32tuEcMd9Znedd/6ETkWJRaz1mmyRUAlHFyizeVTqM60wl+7sA06
S0ZmqwZ8X1PLtAandmW2RSO4Bh3D0QDpf5+7CIRdnO+c2eeYU9GBWLvt8NBrGFwer4872QcWKlIc
6z5rKbCy+85SdM2C2gl5ryYWKYYrHx9UYVs+yC244HwlpXqSE5UwcSeEx28MSwHAh9NOxXHyNin7
A9B5ms7S4LDE+V5TdzEdZcSYmiOLFfmvHwK+zj3CmS3DKKNBUo5Koeq1p23JlT+S4m/nnoJUoZ33
nYGgSvChV5hOboXjFZmIwn4Q2yn7VwruEKGRAYA7qOGCEMBSvb/0oAhH7as6KNXIZeeq6emUihTh
egQIG243eQwUexc7YheUzVWnxQ2HpNfeQyUsPSTNV0Zz8SeMynfXOOS/9qm7FcP00aKoPv/CEN5j
z3WVxPeF+peh+Ej8m2XQz1hPNY2j/bLi2CE48TAyfh9aMnU5XY7FfDThZlZcvXAWtLHL58ahDiAr
Ia1ofF81dd/WfdkD84/PeMvjVQmPhl/mBDRGlfNl3XhvwcDTcAA1Dir0FbMtzFqJDPvWB31GTIBx
H30J2yyqNs61skylu/PzmqS7PQp//r5dZ8uvQ89USwZEtA9dQLkoI1CqxeZXfHT1WUPt4PnMFuMi
pUurVdrQ+1rgpo9n/6l/9m0kZsYYy2MYCyh1PNURDZk4LsR6GQMPoVyrBOYT43vO9jYzYSCiLXI9
wFx/0CwZcLse6sC6JW7dQXyCiMlkcahE10cngwarCXjI6eINqMTfcHHmbTWK3nM2w4Kv5cJAsWxi
SjeZ/dKvE+ZS6Z8FFEOrkasyNKWuVvbfhNmos5mFexng2BdrfKP6/6k8jO8Z0F3kQbaBHPSVT5dQ
X42MpdjoBTassuYi9/QlruCpcZ3rYK0SmVmt+Is/HS/dRsY2l7DBuITs56bo+pP0AnKyK+lmTidD
XumGduY88rc0aMgkW8NEwrp7bI42u7qA2DSAVmuz1eOUEN6qbQZbpKFzsKaldtVhz8w2X+5aRiQt
jdWRsRfh0i2/BCNvCa07ztQySAOY6FKZ7NW+VLQjxXsqeFuQ102Q/HL2e3zk1o63WDDKyR5zzdnC
4o8dE+xbbn1RXuhsx7W9c6iwtpSLYhJzbBxSnhYj97gBfv12PF/JWym1yhL4LanQrS6sCFxdC5nI
jsbBIJ4VnSd/7SQHphvyu4DGq/DszKEiX89s+FBBWeCF7sZp/W0ovAt89lgnDa9qP9IzT3SnlxLh
pRWTLDHnnnIjBalMr0EBYK719vwEyFMR+fPtwtfzfh87znRdr1Lbzq7l6xrt8B+Z2p0a8ntfttnz
GQrQJy/o6Ga3s1urD9zm8fxzS32yd+Qtc6c86bh6SJDh5oHMbYOQ/m30Gcn2WMuZtmo2hAnYxeiu
JaxBHWXHvk0WSmCRqhgsTnf2+KUkVfFaCJE217iOW2E8beGHccWOFGo3CiNWG0ryOb/58qbmpcai
6noe6IYYRGF+IX57Su9oHU+HMbmki56A7DUwvA2yShXINm6NMr59caW2+RgsV62h9W1xtW1LSYb0
2qptYHujzHlu3hHFgQ9HQ8m0ZKG3HyqnhcShZHbXVXGQ+DPhCHRcpmJqAGIaxHnkG6Sp/6o23OIl
Lz8LfVLebp+RNJ51/33YL7zxYSLZk0psp7kjGZheMDa4JmpTshVyIZjpG7+dOW46A0Yi1t/oUtxe
sEdrhpTYuhznRhwFMk4kmaxq8peQtbuimMMOtT4Xr1laaukDwLIYD0NtGS6NqCGQloPaQtPBZPI9
uMk8A08MuP2X9CWEgND9jrRPIOUzKE8hcB+vwrkLqbnb8hO7F7VeArnL/DHcb3jC9qkcMK4nVIw0
eZnuJIvYg3/XGVk9QkIBs6bD1oKC7waTUVhHsfCAdGiZC3DqNzX8f58gwXsQEB2pPf8Bufc2jd7V
xB/A0w4pJZck89yq30BrW6S2IkyuurPXumLg3jYES4B/LbRAkU3hQbz66rALAOB2VmPxum+KOTWs
Ydh3wNlsdqRJE1nsaUB6JsuXMVRXFLxP4vh/PuGlIwZqH2ua+siqopBijhOOVlh+2bUcwOdfyQ8p
kbdFzqujTi2ulNuCHkEeSSY8g1aogBvhRhQ7F3JI5u/NrVMNknadNt90whRKZev4cCSP/2DvkbBF
fjIb0RMacjL0BcsLyd3M/y//qCAnUE3hpZl3L10s6bxhF/W2k3E1kZeLGqlLvLvAuVW3q1sR3Skg
FEpI9usmkzsS8Aoed17lOEXNCZXulwNGNCYytmJ9dWjB8NB0YEkLAYmuYxvMrnW+bH5iGXq5mEkw
JMRBzKN79vJqph2hSTpY6DUXysqqKncnXm+AZOvM1pwH6Ptuit4pOT86oV8H0rjqM+ulEYT0wHOK
BNkvM6D8dcOvx4y9idC7VTseRCDCMej8xuf7ad2RNu5ey0FTnbKtkW5lZqY9tQjn+ldmXtL/QIc/
yWxGm1b1U43Xu98vcpfJ8eFoaosjHwhEfSgr4tCyQcgbCjMXTm71imwJQ3b+Naty9Qle74i01qu6
QUk8y32xTytzN2PiM+RYbH1tLhltxsWhZ2SjOK15yM/BmrL3cSJwhLNOuL8oBA7u/GJqH29qndo6
Gt0SYJ0ogn0xZWQQDPgkDnQvCT5lluurKcrOuk9piCf733H1WvNTY0+YgZmUZIrwMvuHNokvyzfo
CmIcU8wz35kIpkIXTm0ld6XJNyQG+PoNApYKQAgGt150V9HSuwcOpqKtHSwigKULRp99F+4Hs3xj
v4qreqvvq7Ut+AR2lRB7o/h7gTg4IUfkjbXFEBx55yTctNcdPPJ6+2lD6ubvk615zLdOeB3Kcf+s
FhwLDWbnA0GAOgLUintZ7hUCaXk8vLLvgg0wGKBC4If6C2EF6k84Susza97yhTBBjV1ZGn/J5jwu
pzxZr7JPFnG/a268h3wBeir/bg1h5pRydrLr9KWrfY5A9EkGZ03DjBB0tUHa3Sk95jT7t8KpYdrd
Qf55/bJnWlfTQK6c/aW/vVOnUkrFn50svN0rvndsXOEh5DkC/brhKqqBgIUNwPuD/NbwDgZmuoHR
qudpPSUU84hvBHXRYTOxaUhP0V2go95isLpfM9HuTHkRkyZk355sKi28/yc1PemXqxdemE42f8pu
F1nt8RQ7SZX5WIBIoJQRzYp+kQbaVitrx5yNnI3lwFVzZgRQhhSEfuk8lzv4DP9bLZYGPR3s4VIP
dyrvDLVumCGkuWoqVAV9sZQEcKoFZhSKvS/t+sZ0XkYfi5xrrQkOIqHv3yHvq+Wj2rFRqnI1hkKc
7dAkNiUNbt1bxLBNYlGULKCjCNzJNhkRMBuGwNg+fifulPzOrOrCw0B/6r0ynM5hnjbzQdm4tZBp
0GsSBXKw4FW2hBfOoEmU9egjES0ax6Z1LiFyNyR5LMS1MWiz+BBbFKas+Dq98r4PNc9XJ/0sxR2S
z7yyrM1UYvIHNDTkhUdtJiQHikiOFRs0UIoJcZbnGnRqr+DvSHwfJ1iGty54m5OI3zw0lL13Kwy/
ru5I8O6ajC8HZwlCZbWMVBZmtjeivfHdOaf5QHz6SLjHmlBMznKpozjuTjcbEYhCxVz/tDD/Unwm
azcQuBArlECUQGVtiRMzdQPJpitqOk08BJs8Rp13J6ps/LjHE3MhiBClDKktNbskou7iaa3FbPEV
/OI7ulThIyAxI012B/HSXV6XHudQmDBAr6fWJgVrDj36V57uLrJdbMmQpSmOQto1rAhgvcusieqg
f9qNKseUldgPpMydndQ3O0lNDagyZAiul2+pu91drRe8aLNc7qHelkoX2gixWWlY2npfDjvgoLZe
4N0DSLk47RsUOFsh3pwuL+agE+FiAlicKmDhlyvoUdcMC1elPalaYcBY008SSItAJujV8KwxHhAJ
C49fnJXQWrNi7IJ61H0XhXc5UBWv3C8a+nAhFgbI2x9/HJFJ6LibIMznP+zKJ0VPX9kNK9jQIAbj
naypT5GjtkXTfrXgw6YTV7TjRedwwsPwXPxd0HrvkMno5/wXeUFIzPmYczvKzVzv94CIDNoF9Kga
rnCIWp4sUCAIRjSivDyq/9bzR7dtz0oYvau30llpHSLuuNkW4QplNC+9MXn636/1RYQ/qEKB43cL
KXSLQNze++NM6Tx8R8hCp52SaBUkbXYj5yCU4YNBW0Z0smCN6/2CNx4u2eK3pwVGhoAN4s7pT1an
XmRBKF/l7gZG8AuO3iBpFoDIMpRUJynrjD2+fCEuT6aXrFyHcal5xCi/1A4BDehw97+StswJvn2T
knXgdv/eu2mHCna2n5qapW2WoubW5NRYF/H3XwEFZNZaT7T4tM9qIX+Eczs2qKkELaYnQx1B0IpH
boKM44gc762ZcopZ0qzSelwVZgFzet0ZWkTT2wu0kx8or4LDgcWKniLzmIr+sMuCsAUbgBGt2mDH
Zvrw6VsF/gsWsJTnlUBWiyxGzb7iC3FGU7r8PJe/tXnKJ2ext8BaTB3JVfE0nJfWS5BGVdu0ceS0
boT6pC81WrHZSqTy7dsqsjkPYqwF6OJfr3Xo62SnlrkTvLhDjxGDLHp4DIear58Y7fL43zyn0xOv
yJrlHDzVNlnN7JZlvIt0NBavJy4Ry7YwFE4mxIGxTHVuoVW9ynxHTu++InjTithVw3SKpBCDGNh+
bMG7n4eTVqhHqFqB9ALB/VUSQTcKEBNHwkNXbtlTli+s5vltmXTFYzPfemdn4JEfnoGFH6IZDXgd
C2q/VqjAPjXoC+4KVccEzY+rsHssBQhSA4t+4DJKeMwRnVZ+DCQNZbp++imCS6DoqUD/yTZuC94+
kbTSqyYYirMEXNpW4HMhcMGDDNJaOums/bf3o4E/WOxkKSqvjLk6OAjMcf3clp2vY5vhHx5mPO37
pLbcTN1bqs9uUppj9HLcrf0xlZhMU11u6LbkznjLqzyQzJbw1ZD1rb4g1IyOfQvT6qLZSHORs/H+
sothYmRCE9VdG3lYIqyfAvuRRaHtSg+/ZhUj2lbtOEWlYEgAISlK9ZtokJKrzhllTeDWrhO3e2kX
+Tyo12IfS3cKutIomUQxQRlSK3kq0uPUOB+pYgwAMszbqInvSFf1NzxxKQX8mxzAZcZIjbe9Y64T
RedzBqYkiy95ONIr8Sm4CHoNFobYGT1jcR2akrVBRVh/bYY4dAmZRbiiQ4IVpFa3L/jDnR15o5Ug
64Cpllb7CGZi7Kr/yW/YCGczdTmPMuqaGrvurXJpwWiWhPAkxYe6a4XDTEXq9b7mmlQ0sKiuBjm3
ghqew5dZHC7pftz+BpTpO6OyAPWfM4INkI5i05I76hK8h+cxoypQ1q4S2Gqi2X+imBVELAtx9Tid
8eBk/hUJ41lScxCfU9aLPRTnVPO9nDDxzy96ie7y6Pkx/8sF8DnyUiNWhYUyECrc+vXVBqcw6J9f
WNmw88Mhu2DOlBe6TvFAtIN3kkayOj2yMBtEFXjpIQptaASMm3Zc2PeTV8NSc4TktONVzILho6iw
WWdPwv5rapf/62ArGHziAXmyN3r1EGrxiRXHGJdwZBCS5tv4vwXeAneIURatl3RyIfJgozsR3Kz+
6iwO0W9tsTmPeqsM9CiKi+UhKKz5JsXwvZiIuRLx3sBbQuvDXyVzTkS7XuGKJDUeTuHpztXsoCjV
mc0RVcrDOaRRvxHZLYnl8FAKLN2AyEQiSjGUP3wONyotV02vIGNrKFTYyFRgi+eqU1FGluuI3yHo
2LDbPHnA3lPgLmbdwqJ5ExtaLKFDbRpiPV174a+sliQA2XibVO8VypACNQHXQQ1F9vav9jwR/Iuu
Dd6StAB5AJGdU42yxbtTWUdZsEOyxeG+A3KtwAmPVFN0Tyk2KU6UPgRnVOGUxWyJOjemox+9eVoj
hNouR/3T+yAPeR5ckoYO99/EdZs78F01rgM0lVWqDWy5JnglxAOANSvS+3tbB7ySLPEHSlihe6No
rnZFOgctFtUQU5RrUFRZ64Kkc6148exiySJxm8u6HU/b2cRBgBbiMqtzGRVY6mmrD+KsQUjZWOXs
USJ63DwMkJue9jk7yf2S5OM926koNbJ9ZntjVYWXDxAaEzUlRP0SqRAqA8OPXg9Kxuw7gqaTp4f1
oXQKShc9tVZj40YsA5Ut3wKIn3T4xL/AK/lC5AyPQKSTmvG37gG0HLgHOZNIME3VWxgbcHM8IZhY
WV9hK39BgNauiQfZ4sHXibCtN0O6SYQre8bQucNLcmURlCwoo4C3PQpYvdOvNXpmy64B6nKsZiqQ
38Qn2EMtZMEbqbfmx3/AM1gtZAc62/6J/X5l6R0xwai1Zkvi8Nyxtc+yYSl++/lWmJflWowE5CmI
ZzKIKJAAMC2eW1NjARFFbYr92oSYojp8+Dfk6gCyxQXKKaPaQQJVpUUXGZ1wjk77IEBpbCWF8PZK
akT/zbwX42DFAEOzjyTSkyqp+Iy/Eghsxzb/d8AcTikSYZLXuQZj8fKB8L4VgHChWuYhC2i5D2OT
8MaEdT00DUqTe0M7aVx2jqtYCYu9jpbTEHWW+3gD+Bj+tyt4AohQNJIl1LVg73LZm0Whl2AcQYFG
LrKtxYSqPJrBtuArfgaS245uCIe8v3gJl+joo3tBUwQOw/HDSysfgf8kEUYO7YV9YZnTdjoj3KqU
6a6GabyvOv0dcy384EDlSS00XWSOye/iIo8s6WlegQ6TGsA3i7Io9yHoacubVKWh5JGuH7+nfF66
x6AuFEM3QskR5//SHDWan7Fpgubybi24Z0anPxjvgccYD1z2JG/WW2dH+/ZViaBXxackvugGXB6O
klPZ7qpF8vgMA7q96ok7dSVVpMpw+TcafZI1y5jGlzFSe3EHnmJwwP+OWyDW+FnIAolCFmTw8ndK
BhxZjrn8ctVxB2Dqp32Jz1mxe7ETvdrK29mOOECSKSTJIIt/+BmWd/NRl3BQByNA7kx4XkxgZrai
z/Llr7CtmgBDFR8nGs1DCYSvv/9Dlec6/WuiNEPdI88VkuYoSI1NwhQ/yiDd6496HAX5ppx65df2
ruCxPtI8KXRaRxZi3GAegWDgHnxHSv1TqylNCMhBN42Whx44LGV7BIIw07JfeePsw2a9A1Tzp5li
WiUpxwFm2C+C7PSs3thBm7UGBEz01zivl9jQvrCVIFJ/4+lLbpkDdXLc4LcycByrgG8YOI0amZZB
/LQcJjXmhUGoO6+XyFCKsjaJV56jCkJI6LG88tKDOuIaIUkUMdYT0pwteUJb+Hge1idiDima1dHr
FbBhAkyKzPclm/Evpmedn8hHp1uJCOUkXklUtqwAgtAHiG8hKVSStmFrgdELl6W/fT0hhAu5tNHB
ObEQl/XzFEDI+KHCkvcVYu2NyhDoUVFgMcHxfKau647JEHcZs/sK087EOjkfrq72VHKRHFtdH/eF
0hMNjkxnHahm3HN4Vkg8ebUFY9mtmjjNmycOHHhBKnO0elfqvQb5YFdk7sBRjfKD3ZJNhyKVnFRv
2/2FqMHT5krxJ0/Cb9wp/NW89zZidO3Kuf5XctnkYn6+E4JN1OgW7cUEZHcBb91MKEz1fr+NrPDf
/8JywHVL/ibgte9TFNutt0/Tx3G5siExU2o60JtV8cpq29EN73s0U9UgTrwMfc5q3WaIN37Ug6W4
/yDGczCHvi5GeG7WDpHhF7o7hso7QP6ssZYuekj3Y4QAenU1SeV1hkyEmTY0jgFeV+6J1nIhXNmS
8ww0dUpfLJfpunXN0KspoBDu8M0Zr/8RR7ElBYiFh6LIxgK9OYLdcBhyDZYGBoEifQRUyAb9mp1h
PkC3plBiUqqjt4nmW5jlWqLazTYjoeOVSI/k9/v61rGYAscTsa6xLjjV8xAnleVXI12jrrRAgfjy
rJdwt3BjX5PoYaTA6liXzAxeWCJR/Ryws7b+6Ve3ing/z7U+63DzQ82N8tW0CXNGP4bzlXXfT4sm
J6xT+MnbMsywRAPsNMIVE4XtMj10S4toOsy/YTzDfzv+nYNyYwgOBC6Dp7MLouqZx/WOefrcJCD8
km5C/dqLXDtG1fHatwLZuQ6pkzjAVP3MqJTf/dDPvTcNNQbVbjAwMWOeC+qpan/YPwAzT1tjCFdL
EKL9AvHS14X/RHvsOtVe64dq2JkcMzg5g+i+sH87itwNY2VRwSf4I/J3Gt2eh6kcHFpxTNOzR5+q
Bsh56m3uPOtbS2M7zsQjF/bsTYj7Zu8GVfjzc65IMe4sk+Rg7tecgym9guWrccRoLX0H52vWDoEw
tKjbV8kAmtlbK9+XSckEluC2DHSM8VfOWlnjdhl5eSeltB4yMvYlGrg4AMlDy7GLgnzb2ISSA/71
erX3Bw+q4ov9bIN+UKg1drFfDAVPcfombWe6qXbowZq7LEHM+G9pfXQYCCia9ydSQcCbR4CG5IQ4
GIeHRFTkkGfelXshHl3mlGiiBIMOYqCKVnDEV3AA1WCNNJghVbBzz79gQxd2FM7LHn1IlH7vIncR
6pnf13lj+TbsRJipb4YQxGQZJSJxN+4dC68hth33u31OZb5dfbk/bTyjFDTm+deiKa5x+RzGzfC5
H8axTQF0suVr3VclK4XvoVveH23D+muOBflVtcnpFx6v24JLAgrUdtTHNXgXFd1c0Sm7flG+I8zX
wvMmfo/AAuy+3pmWrYEmfPrJrZurly50FYuyi4SOFZ29Su9wnJVu3ASTH7l7DZDGxFmu1Y2MGcKF
PRSgt/6pSt8UZfiM9gGq1Rj7pWDty/VyUG5lxt6LIMRaE8y++ygY9e0mkOXkmy36Ot6cJtsbv/7K
hqROKPm2ZTwFuZQS9vzu6yHugIddBLTrHu8g+PpQPZ9xikXz61rC4pd3ZajUoApQ63xmUggOlafX
XdIoGkG4FEOt8mAOhCJVp1uk5FsnZBbX8/GubNShv4h/2j35bKhAhBnfK+ImZta8QIpj6MoV7shK
E3MkcvtlVO02xrhRBaJIxwV6F7mPyx4olYl9w5JUqSxkh+KsbxOqOQYSbhlUh0DzEl1GM/eBeFoZ
ZDWMQBXfu7ONeuVJOHD8ZqsdF/fwQ6JIeCsRgvvclORvwRSx05442C3VIN9bsVaFdcmWVmcHMV5s
jmxdRTxjoiGLRfeacldjmOkWPUipNDpt6StmbcZ71xWH05nQdCPU0GrQHVmyBkz35tMbcJWB1yfY
riuTQ3vqXedmjjVUqr022O9blDj9dBd9ePRQLaUuWMXcdjWSEOV0FBvj92wSmafCcRDrPZmntJzs
Ms90D/joMf4TBIeg8tid+dFA6MPzeFsV4uKScPzQR3avrUNVZ3njyPDk2FsvytxZR7x0s+skV2ov
qLJ239t8Ix54sg0eQWQTtRFcOK0rejct0Umzb2ltz2wcQmkP5ev18n5mw3PaMpjsautBW1Og14qM
QIYRUPOxc33mQYMiJ3ncAg+bTbyhIldCfr+WGH7nmQVWe2wXyHaS0UzZ0+UeEtYIs2Gh+hvkU4Eb
emvu0k8U9bdebh7rzydozd5KrsNGyDk1GovgnIx/AN626TRV/dQ7ZXxkCys//PP/Tinr6qyKl6ok
hq+NYOfexFPNUBAhmXPraYoDVBFvnYjUztF+OUS/HPI2zyDjNApPKsN+hNERi8ZNJwIyOz2hSTO0
IvH3GtTzgUAZPGQppaNxGbEj7CXZUZrCYxAIFZ2HWZwXC3q2UUWziYKN/UEG2JB7WBqaxsgZPpDT
YFPYXXWYy7VV2pFTYMwXnnDBHJ9Z613/8fLqOTfpfSmFESlCnZyGSUyIKlmb5Mo1qChvzV5hwk3t
eX5Zsj+vKkDz1B1GqgnMQigIwqTr8jnWPrlkCOUt3ivHeHY329P4p/4wEoW4ocMGBquw1RkPChLr
Qy3Ky+2xq/dnQx2DDG9axADTvA8EqIyhuuqLVDIR61qc6zWx6Z12DStXv4D23Qdr9m9mO7vI1kL1
2H2pMVooNHoEMMBPRNvvgDlBNzm76tvgaxvhV4Etoir+6/0NpH4klmPqdNIcQ+9aEpU+tqhwOMfP
sBil5u0mWNffelpbqMBL1utlTcsj4ElSMDGVEzlgZ/ilmIRdl5Xnm99PfJPaiyfgwOGY+62MrGpH
eaH7E7fKsKOBrpzZw4da/r8uIPtTd41jgFpHuFKhB1psYSG09EkEp+KAe2J6Dif3AaMmDjqEpV88
tN5OsEyMZzrgiyDtoRhm8I3L5Z2JWkygmH9yckLxnOKupWv0EjDNP1T+OvYf7pWlsEwm2rdk0e9b
gqt/M7fQo6KrPCMYQ90IP6jP3IQZhOVQAr9zNRoV7EiVnMyWkVGonSD2rKSe3oi9CxgtgvJ1dY9J
RXHnHn/nsmPLvxJQIxEM2DOGqhE4VxKDWQZKJ4kZT9QRoj/4W21odA1/0RklslGskKtiLKFnQDIF
3vmQsjX7X6SGn7zVyHGYx5JCKF4HUsYv4OtHoArSPHoU3yDYf97MKDJx6azaUXNbXij0JlOjR6Wz
O+n2g5T6LkQgivXLqmSkSJE/z047SeMqHvgzgthsXkMwq8hptCqgftDuuYbJP0Z6VIIQiquy/0uD
m1zAiiLKVfzvCr42UXTFohh+KdLXsW+Z9lS5p/BCuzcL7mnMAQ90Q3n4xwvUGg7l6tqOZh6E3qHm
R+D26CyLak1jFOFa4FursQXDTCsR9ZcbdnkVeVB8CfmCVEG+oTQdK+PgbrGgt52FGyuy1arxut2W
tchTHsHsGTQMXfv+jbRvkZ/OWFuZq21QVsp0tB3dr729nVmuJ2S+wuEIvjNp0qKcWOXhB3/NSfQ/
fxC7lyl1+iMOpaO76xVecpBbbOeYsFq94vW1doZhZjjsYkKhPmSaO9GcZTmb3mRgzqJMFC9KhRLC
OUF/WMrWRyr8Et7i/iEVq00+9BDMRAPOg8dFT6p3T235eLUuDSuHbWfxwez1EpfFexPXpMikPk9e
vGxUhpPFtcFEYrJj4A7iNjhwa6+IY5NdT/xafG+hGW8MxpO8HJhZaYaeDpzx+Hu2+k9yJk+XZdsQ
iKhe1OtND4ExESjqT09sir5uAhMvvrBtOY8+3VpTEqgKvqjl71wrmHARD940S4UdM114BubXdv1P
BioBDAsntY37X9BLMLbbWw9MH4ZMsMnZbDU0VHy1ye7fimjmOF3RqcFOXCWGwr6L3PDysfExftMb
evtwjPAaHkyn/RiYjYNB1bleLGHoAsnxEJKg886TNLvqnlbUUOJGluX3Kx9YWdV7pJlBOKRK3csx
sPATzkUW1UH8oBwX5Nmffiteh1dGcDrX7EdZogAr9nPsc5L6gxowXg56DmZdAFtnso2OJIv3CHg8
JMMyiF3GKQRpS69NVQCuCXTAoDFWquCLRYjsRnSqba/k9N0ylSqf6vNuaYOIFJ1wSo+vA9EK2yLJ
jog7kJKZSNWofsIYF/iH47OMzKN4MfrSYLjra1sZfXIEUpG1STbeUBzZj8pTV2Gh29/J96Hb9zw/
tTnzCLMP7mgJwTNt5o1g9QztjCsMA8vvugw8ZHY5lLbK/6zrwvQwivyOUlWPMrBP/1hoyQJqYCzn
qeUdF4RuRYvJxbEV/Q9OlIIFfPwElIU4Wy1QbLTrEJfAnbRAOWWXdzs+C8Aj7oh3OVQtsGEtFADK
pV76yvhPhN0NAt9PSTmAXUQuCp4PNaM1w9Nor/p+dJyOgWgQQPdmUYGz7hr7NIlUt11GJpIc6ity
GC6KJP/nm4737b4cd/slzAUD8DPnyMEEtKLrp+UDxUYjVLUOCz9cHFAaj9/xYQ1yekACLZXM2gMR
R5glyqIgZddKJ7czGLRCb0R6KNGejgOKHsCF0V5DELJ31DnAw3TzIlUhIlp4GpXtNiaCeTHbTc8d
iH5n+P4UbNvsrybLnJWhgirOHEPv74ppKbrxXYAdMHsn3hiKSvLga1yVfNm4RoDycfSJszAQ4XQa
+wGOw4aA3YEftXoUjP4s9b384jfU3IlU75jgldFt4XX0n27LEMqdrx3dsFPIatsNBQubMPLf/QaS
e53fLGAShwP37HYDVFXgxGahE4UVxep+id1sGL4DHeZza2PQ0jkY6nettu03TZXw0sdsEO9T+qwk
soCg0ffXEpxP5B1E9XXwwaymt82mezMKtc4GEw7CDKSyfRiS2WavR6gbO/37JxUZN6HHwcCZ783J
uTAFDNYrgDXAKDB0Mu8QiK+VtWrtMR9w21Y+q4ZjEuVkFsCTU4zAciV4EVYCCavftdrlE4AR1DOR
L8oSuDd/qtKHh4wXuf96KjpjYGu0D/n0oqyREj5dIhozdgBtjfH6L14oWRkCyifuzv+YGy2dgivO
GaGRqUJFetXTETwKW8clwjp9drmvhKF48IPR5V8UcUjdd6ZQjCOSDqCL6bfqAuPFWIATGnB3fi8w
lmN/D/7LO4mx0N/pg2wtb2HiyPS8wFcyOCAcoVU76klYtCw3VjCcJlhs2A8tfH7V4KidNW1TvfeO
hsp55uJOLXldVz02ZEoQ2ADkdQzwBbM7O9kWUDhEo+LogsopgMMEo7fAwyJYLB/iEzVGtUD49fCF
KBCumcf0JGh10PMTFBzuedSpSt0uuumuq+73nUGKBZeSWEB3mEDUkElht/gSM3UAO3Q10iHOcmYw
1nfjLrWw6q8XmHVcdsiyxAYfQuG/Jn/VWOgDjgD7D0ayHsiqN5e4mofwGfK0U9XXqiNUZ+F401Kf
WgGikPcVjWuNBNauYY6YD+tGPBSjGVW4qAFU4824ZcsUznqI0ooz3X35EkG6oTEMXGNiuvtzCBF7
zlq4fg2m1XNBZgcsjiwytPXkrSx2PKYNVRmDCdUP5wgl8J7Yxjk6qaCB8PZByC2aeVcx5YhO7f6B
3qkLHpsM+hS1uayo2TEc9q7w/CuA+LZ5lu6+uSkIkcGw11IYwNDbNxpb/k75mNnQ3Xp9BngnjBql
WsOwA6mk9wu8ne74NZwO0aF49WOSebZmIGGwK1jJq0Q2Bi0/yeCkmSQJciz1iMIR9j49JltU2LwB
4CJyEDwaWfVC8lKxmdInqe8xRcNbB+JtB4by/Su8ClkEQ/qnJ3IICiais98bcQQbU6y85XWMh6vj
xlGeyNl3FZqHSIukyf/3l/zUg/iZQc2iz8CRbOW9WWzv3dFlpAooyipCgIlBST9/AeN6awxTk5ni
h+J8blOD7U8EaHPYsReZHouEKFYZdlquKuz9+6FY6iPOTgNXpIOFAu9/aT1nj5AvlIddfD4X3lR5
DQMyZHU2/pTvcTykCtpsG71ajhiM90WQ60xCdCEHRRZJQJxSEJR/FZ6rezcTxC77LX0keqtNy4zA
vdAv64cr1gLgRnCJOvElSBndsrGh1DBj8mo4OJVy6QEcX3d3CZRKfQyP81JgDBtvcq6cHW1PH4j9
5lyHhSupxvBF9USGG8eR1kH8VWTb7rmNV4sJJP8A4SPHMLUwRLl6+Td5nDgzMWiMF+kkbVOE8hYq
EC26OknndrM5v7uZ/N9+zkzfG9jiII2KY2chXFufbPJIulvW2W8QM5hblMt2Nh4lcTis0jgnQjn/
qOJDXVxrA2tUd3dOcucoZaQhG74qrblXmvTQMosIoHMvwh+kRmZkq32s5i4/3jcfXnTqqy6Thhlc
IpnwJtYncYnm2W1M/X87XholU0fvZYSL2C/+BDWhruKXDM6PuXyE8glbqvZ/WMOmHxu5fjXx6IUb
bEnEM/B2X3iAZ14zibznPMZMWSvC0v5l+OGgORY3qRPOKHepV7bsMkfJxm3ofZxMck19S4aB+SQ8
IXMM+cdeQLXjk2GsV+UsM5kfxgU2NjnG4w0mXRZkF3UsRGqGRnFuyw7h62z+P+gtBeljEGXwjOt4
9mU1SHErMcHkcbDbCTwUN57Zm6VPEZAeDiu9DwMRrIhFf/XhAC/uQoBTgHna+IhmBQSpQyv7BzU0
zGfADbwxdyPwnJ4Tourt0xv2iXcMTDpfJFcxGgbb8WzvKux5crKzENSReZjvDgK3sWTm2HGmCU4J
4IcXfijf2bvlAzlLcvEwlkTFIvtva+kIiqLrLE8T0cZDt8+h+pygG80sYF3/8m5dqGtXFCSapGzl
AJDKOwjAuQDi/2RzgQ43R5t/iZL1KzhXUOtahaFIKEz4PDb3vo3TpeHUyfvXhrlGF62+9rVEWlNH
LseQFMh1El/NF4wA9ScMr4StduWMSkNIjMebJ/yA4/A148DBC+WtGCLynbc3XdBQPxG05icCqnZ9
5PC5iUjrudVjsj7YLtQMuWYocS9ajEgF2EY98zsxlIDIkHRNYvIR0y+faQw88EMpNFMgpZHJheWU
9Zv3LwAhaI3P1XiKACKZfcum8YrSuTi4fDNorMALdn281SpVFskUYJk2gDwb9dMUxVlgEmE6X2bg
VtBcyEu0KET/8neYaq3Hdiq3A33IpSdxAifq++8Km+R72eYESNjVLjyHvjvuy6uLV2XSQhBLuQaA
ZLlPvRniBknFI0bBo0c8eqA9P1qULZO/U7a+ZdB3o4y4Q3nDY9AZVPWzwTbh3Gh2W44rRq3js+hy
mUCpSzHcbX77TpPbIJDM9zELYhMgrJxOkt3oCZLR/iBe2y/ZO6gJ6bfWsCTSqha+yJkX3LnoAmTU
Y7VEGp+g57YIPApLPA7ZpjjJUFw4IEw49/p62EVGkAGliHYZ7PFnAtseH4TqWbzandOv1rA4kApK
Ke+pcCVufvYQvrDjO6OxfrMi8rErabQ4gtbf+SX9/w//OKr5wjYoCofT9zAslJISdivMojTGsBGZ
RMWpq8N5Ou4rtTg0UqMM0oi4Z3gaHyZWznB+WBg1knPyKrFK86Zn6Emd2nqWBVhlIhOf6dHOnkcG
X/QHRFGJ+iQfLkX9cHx7mP66XXE53tkVXPYdfCUbAQ1IvuZ4MXvIAiD6aNslIhRHaVQoeV/e9vra
hUprZuOZC8TP24tWz0lIOGu/3sUAAVS1modlyEZXa4WTv5Q4ueWO/E+9pQuda03rb7Bm6DBjicAc
9D+8EdgcFlofttAV0w21VHgH+Otdwj9AKEEVYn0C+W6CakAPLT9KMW2msIiezFuwjF51sMK/8Qz8
gOZw5FKCog6y8XGRwxPsedY2TDR4v0Aonz0ue89mXldSIEPH3/ta/n6o0kHX/Fi2RFcEcAPFh31Z
jQ75qvLxxfg36bv1FtWgadJXPdsEmZZUlCj1m+JDktYpqDL9xS6bRynfm3rczpW7gUulezabDRTK
k6VtymNsXH1wGjbSabMfuiVIR+27ZpD9KqqcQz00fLaufq/Kbo+03r+C9fiW/vHV7go4/jKWM6i+
9jbzA4p4WIbWo4se+aZ4qLLbb0ZJ5fUkkmN89nnZPohNJkyAGg4KOxopGGNlTx8KqS5tfsHVZkwq
HFAAMH1r4u/l1GcuCyn2PFbD9Ckc8g15RX23N9nabADRRhkTVoY20qDErvWFnv6BDRikAVIwdbZn
DGkKnUUxiLzdWT2cCBbOiBm9lICXEoC3gx3H/lBfZk3CyEzNSsm7KI9gOJEmJWxj3ZpZfB/7r7Qt
KdDxkg0SNA/WqC7isXkCqTDDgyNs9CvT3rLZx1gcmgvIwbOIm25h8oOrZshlVJtgie+ZsA8apvF5
7g7dbOpauMAqlkDmlMZU/ccK+YLbLCVJmwbpFmPMXmydUQrYTHRsUsdBwG6Q9mmzwCrTVh9RIVq9
zERqtHTUJ3msZSGN8NA6CX/eon/6gi6TvIviktzyJTlJvOggACUnE5CZf1ABts8jbPhPqccBYp2J
H7Qcy4NGXIfKN+Iw+Bu0LPtowTYGCaSCcX2ach4b/XqAYRdTAkg4SymK/PfNc8nYffvScB38JTra
TxL0vGNcI+f0EpdJLXcGHyRymUX4dx3wMR54r3jtMpJvrBbJ3y6KVDG1hbud6U3TsE/XxqugKkHa
uqtWS2aYuTmLTEGH7QSiD6s5durnlIx1J3Hk3P/NktpO4w+Qw9jQbDCcL9EPaowiE2nz9gLBplKN
AivPL9w89qvpeeQbDDbbDz3+hDbxcQU+1uY2PN6zfJs7SEABb4u1NdGCo7Zq7wyycIRMsqlznQhY
Z8xqTUbMQVANlAX+y3vY7tyFQBUUpPhjAvcDnnc8pHSut61sIrZsUU3jLDnZ4saul4D5IdMpj1ai
dajkYoRGdRb1PgoUOWwLSOMehKSfQ1o7a6iDKuS3GT5xv6l747SnWTLWjiPrYzx6f20JKlZ/d0xe
NPDFkJDN/OanZREHEUd1BDFTr0mMnQHjQEQ8k2qLi81HU0Y0SrSphZwUkpHqIJQUYdTqgdr9e09T
pMTtTFQbrdU+8BOqv28whpFargT4y4dP51iiJ4hZ+wIn9u4eKs+G12P6R/I4MITuZsxFuJeIziz1
IY1XSOrfPQoq7IA006mtkhTJyQB8znkBbOnXRanRBqxuU/tj1qEIauKrgEAdC+Dmih4UJoZRCMON
3xhglbjs+Rr7/0kfUSH/KsD5Sw6RAnfzpukhC9mZw9YoBMVm7eNF3Ib+By4KV42nvRMoqvNBSh+9
piXmGDb/D5qHLZLCqIlvp8zkQlE4dTUHLLINuCHVFJACXBiXlymKPcVPBnlhj4TIDjv2qwf3pXlh
H6xRYnO8oFcuN0CIf9zGZpXds7DXc7d53YB05LrOiKBFwsrQIMPmk2mwpWRmqWsdC1S8b08Hs0I0
6BX4v79GXBm8+zwTKjJ7iYWEMmk2KGoiMTUsDkcstaWCTsWWFJ2q38AwD46HG8lZ70JPm59HycLu
1ZRA+IaDUcFTfaWjgJjfZzZCKgvw6YcALzq+sBTrRkf+zl2skwtEMqUncSedKP5kzmyMETjLUHIZ
pyZgC/OeegiJEN4iV3p5wcUTIsIc1g0tin8SOJwosS8Y0GO4g3Aiqw4jGYDRFV0iWAB/FdP25ZZB
S8DEp+L68gm1kXsSWM6gFzhkS0qy6kHBBrjwUcc8ii122nnyTXY5S/3lpju3E4zq8JGJiCzydQeW
X3/QFF0v7gWRgzMNivB5G0nkaKPs64qqqOPQ52C2FnNxI3lzRxi92v3QqH3EXTYSyt4TV0zSw2Ib
kTfQtZ22WnpSNRVi0Qmm7ypOpbxneqoUkXA3eErC9/5scrLBbF1SnwiXH53NKQObqys/t5Euk2+9
tusDZvQACrB/zr20g5urZh+UlhG2eAirwnqIvz+QUzsSNLrGizCmALhE5e45oT56hgNSUTxssXGC
Rw1RHp14vvFOYubejZiZc7zzvyXFPgaiz/AFGQu0M4K4mydttN/+n0+kAMcDX7MzMl0NrRRP9rCD
hNSmJV2ZCK/ombA8QbCkW/SDU8asso/I6Nnsq4ZmiwYNZQ3mLJQHTW3JRfo6Frugnkr2XTUEzJIE
j2a9XVQcgP3tIyktK2EQvQrr9HZbE1p4ixU0UtrNQy2PXR2msf6ZgSqS31inwNJd59jeQzGZOxGH
GpGRMfACsSx35jozn2wtreaOTeBYcs+DGGc43zqRgty6V7vsaZ6bGD/wJSpwypQZ4Kro2jhghQo4
DtudSfq4TrOPA1Qq8m3WqBD4RZY+mG/+4DLZSAo5+/IKOxKlk6tkf5NZguyhz5r7/1At4vzFCF1Y
/cMOyhvtslAorKqLMwjGbKGqd+rQdiDP6aTN/XZT3UUI5EbYphLhXwn9iogEm18uJyIH8/Gz0Yow
HsOIJ3FVXJs2yuaCKJXWjlA9WPDBUzT1FYU5R+pbjoHXWDa7+0Sw8VSyoe3EHG90e3Wd+gHElgIN
Jk0haVeDPjaEW8qd2BSLAkfr5raiqORR+kjMqeyKD5+1+M661LbK6r3GlzGsbo04HPligZ0g0KRY
0vHODf2A8qWaqdWJVU973w8TMNChZgQAHRNPO8l3gI3sschClaShTCxRZQshxnGn8FRrll3fsVAF
QIB/Xmh4IiQq46UdUwj/2uETbHEjQFl4r4amS322wMea4WgvCdqOECu8p2Z0SI6jZ+GYspKu8Jy8
OYLCyiXKNMDhgyEO9LP9W9aFWHmjtZ4OgXB9ZljRpSxdFKkwj2uW0jtl6aS6J+AUrsfWLiWiz3yJ
RWxLnFsID3Uc4dilea1D4PQLklFDkXjtWp4W5AM2vQfzP4YCsvAhgerh+UGmjPKN/2RS0RbTOaZ3
DFAqOkXeOUIi3jOL8L1fVSqv7gfk1NBJ4xKpsIjepV4CA9WWcU+RPsHcW0l7nJgysu6hjeHAsKnY
YaMFl/lpyt7BL03sCHSbDBVI5wRVespkGSR9k3FYJwQGnC+8SqJhaNw9Djajbp2Hk+952PtZa4Yt
u+POFfJzs2w5/JWVy9thqyV6dTtjnjj6PPaXeWIJ+PUzfIjXZqf9k6LgyvA+zgVuRISvyh9bWFkW
oOOFBPef988bDd9boHtM+3cD4bBdwNDKNEQWCCAu8YvX8YMnTx3FjxCdHRe404yEifs8vPE3f+lW
o6BY2KMpezzeszp4oey+vQ6MLxRb4gtviH0BUXHC6hM8N8FeFP/PpgY8qOqHNIVmHWgyCQcHsW5r
SoBynPo6+65vJhVXlNsyoCPbU0hyMqFHkFftuJtbifrBlIHf4fpJTrcal7gy/TIXftEOZmEoX1Wj
ZE0VC5m6XzwK5qqz6w1ie3JL6OPrUoxg2cPQVSe8V6kYKVFcfJVCfKg2bFxHisSq2F5MTqKTsM7S
s51QDzdJfN1Jr1OtGj/uNwhOeMmpKbHrccZDDv8ybUmAItaXouf/F+vu4XJ0xDRzsMxMgn0TAjio
CNeAd/nHUv+fV1/JUplYSuxcu9OBMmmwzGg/1yZg/c5Amw4rSeyTSNN/I42kJ7qFyh3NN0fIV2ms
pUoCLQE9Uj6kWwVHEJeq5TkPXRp1j3ZjsJkQ2CpnQfJLKoe+BXxX1Emx0bk2GKwqrHvUsJoYa7pj
o8ERWf93u8zoI4ZqHVRZ0nbEHuq7ehAmI1E8J3g9rnvvhp45ALr6HdldnTgIacHbFyBa7t7lyxzD
8bTyJyXaQmsLzLxsjr1mGnjhIXOM2SeATfbyiLgRj+dYgw2JBvr9oaOMPAm3g6WAMEda5M0dJjx8
QyrFAORBrGDQKVO24Gr+BIhiOcnVQd3xgZn0i8eTrVKIgsNRQGNzns52Htx22CbwmIxNiwAl8m78
rUaLRqIcIcx9010prctBDQaxv0zwddpUT7mRXKDzAvEOCrD1w67eiVBZc3wUCzbnB7ReWowhUEHr
jlmFdfK/FVYP0hzBHu0IBaOcq2Q3VPVAf4f9vTP4JiXDwXGQ7lnEb8ueLImhEcMcLaBWk7zr5S7N
sUFYAwXXng0mL4any1Cm3DIK2MMKJ2mx2ZG/axv0kLWVpTQFIDJ1aOiQP1HoWzwqKOz/L5Kl0oq0
EPxZURhPQahTzOI4ZGZvpRoKDPQ/aNA1ifuLtydn8lz4n4zO4LYOfsXjamhVaFdiXejYQ53SMU9/
m+QwWYngqw7T2DrGq6uaka8bWOTMIQDCHT743lfsEduZb86Ks5EKDMCXZxyTevTS8d6D4lUR2Nxk
9XNP0yY4l7gzqQ7H774eO1HujToXAJSQ1LDfmuzm/4WWQmBWVtfQ0zSzLOdEL89an9hcdsPjoNUl
2NVpEm2q+xKx04KvPIhkwSKaAXECKF0qpGOSefu+BZuK7pUdJERccNlQDjAhhYIKx8R1Qu5i2KVJ
oc/BSrbGxk7a4TDrkg07NkEqJqI1d19BlnZPESQxaHF1JsDXKL2u7mCbYcMWdcmU2Vm/rFGAL9kz
rZR/2PPn41WzUFvzhg6l4PvEseHCEpwIkZ3IGDLzfRS2se9bOuX2kKjuI9YhbsLb0XITjGwQxtTv
6P9mrYeoand+5rCX/4GrDD/2R9+qS99yWcWL9iYTwN5udih7ZdGuGmry02SoJd3cLQjHUw+vObc/
1Bc+aRLqMFqVE2cATyA7F++5qmrHc3Qe4rwKASBDjWn6GPxBVZ3l3WWArbxfB+Z2uXaoGkTt/jIL
TVjOitMcmbemLebbbeaFC2AMAB+UxNo5s8JHebljgSo1gDNYbdDJ4Kn8GR1PcDNThEosKrYoV1us
GAexpZS3GJc3CEwpETCwuk1OYZn6ZSpxKzbaQ1iVn2lvHkHG2rIi8BSw8TiIMHYK7RAn2PMymT4n
w5FkNwl9C+HsybYK5BLOaOos+A8BIzCv6/wDe0mNARiJHKP4n4y1xAJ8jSq0/Cc38GPuoAkhsrM+
btcZXZKQBf+zTHOrwllUuIAC7nejwNEclD1VCKqrumNpnFxXB2/oi/TWjPn97z/zvji2FgNoruDh
RtoDFvJnrwYlMH+3zp5XSnq33LOYdyIxI4TpZFdEdNYjQpU4ILLdzHl89nOoyD49X9LPRhONWMyE
G0l1/P0sGq8Gh+dADLi12WWGs7nAzXlw7eJLm7RNKiXVBW3lGi6CUK6OmILGjY4IOl+1OpqmQPKe
P+6BOJ9s5kXobJH3NkS3o8goDLTw5VCAgIRVeok29oL/rbLohlfrNSzaEzVE+u2h7pFM+cx9pAqM
30G80i0SrWaASmdpA2x7aHh2p6Cm2v63So/SIlktJa8OT2wUQP2AwD0d0WPSXpvr5wb+zhhRrqKy
j14EDzmwFHoq+tJsjbc96LiGeVxfnsxQ3v6DODA4jzgneVCs/r/oSZL6JQCF73qzeLe+Z0KhjROn
3uO3UilgfTNk7wuc5z1j4NykaNvqf2xeY1MLRw5FaI3IfOvJ6TUzaxBB/Qf0aVSC+kWduJWFUpg6
vimqRmHxjDO32FQeIhyFDfYBDcz9Hh8/CidFlG1yQN66aUVZtlyosKVNeXXRCqnLmE/rL38X7l2V
IZGfPgQSWpMWJcuiFl2mRmS/wS5bsq8NW+okAzvpB5U0CnL16DA+xkypiFjDmWmqJJT+/SdZ0+iD
XqQ0Kj6fPChg4h5d9zxqUzCFRXhKqzgkxwSNV4gZ2Bs2fW0qIabKRMg1cYf0Byo71tCWXK7hNRmv
hpPwOhkjYSp7ZxA8G/dTRPrHLAdeRLUxzWEg/A2onG/CQhO4ficzaiuyF3kFIY4ddInYhctxo3vl
udzMUEi3Hs6tEnUu8kAeeayampxocfhQ3G9evupNQtvLFBmuFkDuUDMrkOqxtBs0PQcEM7L6sAvd
QwvRfTbdi1SnDiMjj95x7gnhw9m6x0nx33aAKmv9mOO9bNElXCHTEZV4NguKuaapRkguzbxYfvNF
P7N/HGxxmx+Z6v04srGQwZtqRBzupinqeRQeNoV0s4hQj4VfK4NlHo2x8S/OnqXlzfdmxdvzWRYl
9YlVUTABlUkKHOiji7PQqsc/hEI78HSj0TaczhZPDI9InkzZURuJS3LJo5IXwR/Kt0gWpi7KZIao
Xk+EKSNBCmOl/IeB+szisehP+mhYfcmR0BU/u+vbHJNvoEk3FIKwiLiYCYzEHqQYzw93RTRudO3i
NVyaUPeXP84eiPAhCQAw0yrWgX5OQbAzPnmszLoOU6m2di25X/NUU7KdUnPJ1QWCZmwqnLCR/SQJ
0FpSVDmW30CM9IUtMp73ERRE61WAp+I++mLm6IKVQybU2Q16K+dfozM1A9QKL+yCWATotGbnOmjp
CZZYX0NyYugEmyiGqTNF7ocmeaKBHOzGJdW1CwwRa0bJ943fkPEpd/FiZ1Ce8XS/lo68GO0eCsTJ
bE4ssT+dJDQJcnZxA9WdUw3pASGQwNf0f+JMBZLqcxAjMhZKvJCh1/sIUAxGbzB6xnyt3KWws3jq
RVzgeFfRIjTPm7VcoyudnDYLIlv1Sfi2sub+vk7dYfAEIeuPtQeDYF3MZ612n2MguEqf1AcR+HZx
03/Dr+Zil7WYprlv2bN0eZtlU67myHDeLmEU6v1XYnV9cOCbgJyIP4PYYanrkts9i+4JeXkCOKaP
uGO5CFfuBa1N08gvlixaTgLTzqTVtIZ00SSr0b2UJmz/V5HdZ4NjeYDD86G6obuQF+RxDna4OB2t
VAUMDPdUjLtLgFpsiykpFat3ggh1hkpEYK/W5hD3jCuqQNBjqcDvpLF3pHG1zDiLsUpegtx95hDo
pmQuzuS4rXQD75kJJn1hSdWDU/+uTtbI9ZzfGTIuLzBcfXGNdISYDTJKGA8CKI97SSxQiceLhpFm
WOkCRKYVOABXY6EwYppc1VnlGt1Fok8Xnfx3uBuiH8VljM4AwZvek+tPG/JTGB//SHPZWfXeoxIf
UAOg374oVFvjtSmYyKCWCpV0V/FoSqdhxfjbexL5YGm3aMClXZuLk6466sCVqquiJr4tauN9iU+J
VFJZ+JeeCOszR3/InsE51yTBXPal41M1431UfFnLYq+ZCsVbKdDmtgTTHmD27lWYba7+zqsKA4ru
cn36MENqebkTvi3e4WA0fCEXGbcNCRy4ahfcK8rEgxH0UusmPBiUXUtkXFFZLXeQlgdEhfbp88nS
tX0agi++NxWME8PM8GUHlkqkTe0Cy6Eci0FfvXCNKGmRWl9I7YMDn/JMbyOfXPiHGbbJ1y3xSHMH
m0tYOMmjfe6vZTj2As6fZ9jRpPNWd/KH1HGT/4TDRLlzeGr3+JhJM/V6tC+GkmKSVLGNA8UBdWFs
0AdvHlQfJGMLWaShXxQh8vtk6KIeFQa834NK3eBGeCHb/JTpbVCNWzwm1Vu8SyQ9jsKpmO8IMtkn
j2L1kTuqFsmEdeECO/shygcX0AlIjJMsKwDvz+pgsOEbIxV+gYBdsLIQchQo4cairBM8rQmxkGad
QyIc12QuB0tUyvK0lc51p3JBY2+F7gQMmcfRHiyDKWuHTTwKFsd5QtSTMUqKicV5srJXxelszBo9
Nk6BQVygoNiN1LB8+DC9BgeAE6ZRDmqJ9rpBliVmA7u6tTomDWZ7Opu2TFyVSohtie8GqZS9NFza
nXEi66K+q5N6i4l9+A7/CLYeYBfzTgvjiCp4hVChpvRg15U4aBYngCnRxSDn+2RrRiMKke6OKSJT
ockWRv59l4o+x+w1Ry1pMFUCHJoAXHS1SobDEFY49ayQtGTPcj9PtaxEVigCpP8/PsxIyGb1Qz2K
LieSDAQuriR0FL/6KBCDekR2DxVYiYCdnJ0K0FxiBA3fJHHSENZ/2Y3ZzvV9bCMCveF+QrRjqdBW
DqPMYICwoOk804o8TkV0BvkBH9aDaXSFl9EbuWrQgM/Tu1DaYe5V6iRqN8wngIS1HdJBuzOc6rt9
3Zbi+P04eDDOuL1RPPAAnrIWVG1rSr3ZrFr/7my5NAfiQbeGl4DaGOX+NGzAanackwiMHTvV46aN
JftbFT4zFeH3a07nHYZe7UvuBbjpT3FK9ucm6qXCaLnRp1GKaqMuAbx1OirI4ZhgCyLp9c6qp6ao
4m5p+omQAIC9t4My6eQoGMI51MBcjhGLTqHMqBB96rbPRfewKOk6HIVHsPMcT2B1HIdtbmovUOKq
p29PZ+8EcmZAem4VdDZr0er1HZw8hMiHKuLTFwZWp36zJNdv85G2Nuh5f4gFhCX1Zm56rZandHUI
720iuJ3oTrua2q2TsrHe1xkVtrYNp+fDm0cOdjDX0ZGzcilpkpHLWyHdNA6xR3QLcxJnA85mbvZb
eTFDEVWmXOZp5/9bYYe605KK563B5Icdal8sPiHui652+MMgU8qjQkOKK45prXOeOAxtpNbkOhI1
UdN281ABK3hqRszUeO0UJ6MYad64K9luS04bKBhw6+t2aGcjQPotZtMJoohrz6yijlTxlm5mj1sy
+DPJMX+SDCh8d0Pc+sB1VgLsd5kqQrnPnX9QiN0pZh2YQeDaFwL0xvKAapcLxgbAm6J8xRgssvHk
qinLZg9RpMa1iTa/4L4//Shi6UDa6iHTt5OYwvsLHbA0ZI+wrdhTaXLTb/jEcBlvyitqqoZmrJsX
b0dloDLcFkvoTXRS5iOOU+cOg8s6ZsTeuBdEuNIJDe0nAtbKb/rl27B/0wdOTzRGuAVaUminj+Ef
Qwg65I+IcYRFIY7lVBZSnj3X5xtjYk1VwiQcT+QXFBEtafcTbXI8hHOylgIiAwK7TNxuSwo5VWng
G64tVuSWHJYNQa7ipinm49gnQlw7pV+7QmUZ5zhcTgZihUsx8bNUlBuvaZe4Z01UwejAKCNbh6bS
JkoGAeVVJYPOs7+aRuxQpkysKEATXlRHTFnW0vlZcC7695n65PqhC5Gq6naNKeA9Jk7pv04xhSuf
2o+XbRthTMGJPWKHrrf0myl8Yursnx5M6ha2JTA9asOJCW869JjH8kOzC4MU1zbezhx2WfGkZkjt
kMzZHAAbeI7wiBWocDvA5d+5JrlfyDRgV7EgmTikX/DmUSZ5QJzLTLWWospcSrG+sx5ZmVcbKjxf
ZsRlPKeBTMrJ3XoTkqQYjbA9XvqNaY6Qqo0+2vbOrbQlQ7jhKaGD5HcnVl9/OlwS0/aa8AzmE8zM
zb5+FESy39wpDKPgeifVSDUaLYt3wssnmtmy2bXk2bNEk/c0XYvpZ/4d0lRqibgtV1Boxg5hoexJ
ZGczIaogYt+lTcE+Eaayy/9GhL/BYEJ0oVX04KCgFwkvAZwXvFdGdEMI7OmRiNoXOlprBwhQJwan
QLr1TZJh583OiL8qoKa7lmlJotCEJeKtSFGBq5kRTBZ2f6f4VHr8OZyxvHk3suGY105zgSPKu9HZ
fDa8MiOBZNGNYF8YUjgPdn4ZvQ4NtSeJBxYhGV3P9n/l91kc4YHMYcV7kQCModzdD+Stxy3mL6A4
ECjOpYsBX92TApuMcDejzXhoI+6f5GpmzpQDSIgxHVrGOB47VrlJ6FrpUCXDGU7x/AiNPKso49kj
KWNJRJd7qizXDGKQHOR0Smg7040UdFpllGbV+qdBym5QpTqBSZ/XcTchrVbzHHwtCID32czTtWDx
Eu/8BhpO8W0igxurAig2n/+WrI25em1fdxh2ko7bkCguNlocVV07PF5vDYrzOb6cMz9jjaHNFYt0
LgNo0j8PYkESIo4qjwZrXyS6UsOpUFer4TPMfDyZ6p02xErZt+4T94fcDb/bbfJhpvoSts+q13IW
ue7pG0SEbqGV1rztdYxHJ+BI1Tzz9FsoakhdP4mUZxgZxcsyEJyl7GBRqf4hNIKdXtXJXTAdM+AU
WTjQRNa1TSXG5ulSwhjpxv2/97TMH4hsDa/X8u/UA/VZo9c14hjWQq5IVDk50fP232kYmkPJm2EZ
2HMuy2KHOdmDBBJXerGYhi+qqgDLokvELKAX0WcShQXgHpQge0u6I1BlESZQxmYqnZz1xi4gwt3r
MjGGB/somI67dBxW39aXAaxm8ces/G/An7JFxDGlW1H5Df/Yewv2BBFCCLBda7n2fYx7tIy6+5Fi
UZ5zWZPwbPQysb634Y7+Oxb88JFP2qscnMUla83wohh7vQTNwUJ5JVbWS3Rqa/Yr6KdNwSIxP6Mq
h4h8x2uDF3G56F7ny2Z49VtB0AzTGiLS6gvFWM6Waprr9/Je9CXeob2qkhLDk4HQPszoAyrORwck
K31oPqwB9sXyneIV4Yr6QX2k4ICW4Pe9SbjqekzkChlCj1HdpHayiD6etd+rsU/4iPuoRgo9VwBN
t/nS/UdNg66t/bR2cOEEpl07BszJA1lsP4Ee2JZndYS21phhn/r7iG1ZQ3X1J55SsQ2Qgo8GA6aq
ON86a6e/Q/+oWaqPT4o5PqhYSevYg5kIIhe8yKh2SA0thVBLjtlaqs1vgYU78UvtoZmj57bASQuU
EW89iFQOyMFawtDheMUL5Db2tTN5Y5sGdqq/i1hrQ+qOYDliu1A+PEQucNhKExjPXrAIjrTAf441
6AdQpg6jhD9Sa5hfUswufgaqrjuwD3A47UoWKTMmzEsaxP/TWDHCK9MeOu2cY6uap3sSlY6nhv22
XavlQrAZa3a8WxqkAzsKSrCEIUr+evLILFZ9CWo8Zle3/3Trzkg0E+uGK4+4JNX0ZahESzQJz4yd
Tl9Qu02EWhW9WFRv
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt is
  port (
    cplllock : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtxe2_i : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtxe2_i_0 : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    gt0_gtrxreset_in1_out : in STD_LOGIC;
    gt0_gttxreset_in0_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    reset : in STD_LOGIC;
    gt0_rxuserrdy_t : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_t : in STD_LOGIC;
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_cpllreset_t : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt is
  signal cpll_pd0_i : STD_LOGIC;
  signal cpllreset_in : STD_LOGIC;
begin
cpll_railing0_i: entity work.gig_ethernet_pcs_pma_1_cpll_railing
     port map (
      cpll_pd0_i => cpll_pd0_i,
      cpllreset_in => cpllreset_in,
      gt0_cpllreset_t => gt0_cpllreset_t,
      gtrefclk_bufg => gtrefclk_bufg
    );
gt0_GTWIZARD_i: entity work.gig_ethernet_pcs_pma_1_GTWIZARD_GT
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cpll_pd0_i => cpll_pd0_i,
      cplllock => cplllock,
      cpllreset_in => cpllreset_in,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_gtrxreset_in1_out => gt0_gtrxreset_in1_out,
      gt0_gttxreset_in0_out => gt0_gttxreset_in0_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxuserrdy_t => gt0_rxuserrdy_t,
      gt0_txuserrdy_t => gt0_txuserrdy_t,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i_0 => gtxe2_i,
      gtxe2_i_1 => gtxe2_i_0,
      gtxe2_i_2(1 downto 0) => gtxe2_i_1(1 downto 0),
      gtxe2_i_3(1 downto 0) => gtxe2_i_2(1 downto 0),
      gtxe2_i_4(1 downto 0) => gtxe2_i_3(1 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      reset => reset,
      reset_out => reset_out,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_RX_STARTUP_FSM is
  port (
    data_in : out STD_LOGIC;
    gt0_rxuserrdy_t : out STD_LOGIC;
    gt0_gtrxreset_in1_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    gtxe2_i : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC;
    cplllock : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_1_RX_STARTUP_FSM;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_RX_STARTUP_FSM is
  signal \FSM_sequential_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal GTRXRESET : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal data_out_0 : STD_LOGIC;
  signal \^gt0_rxuserrdy_t\ : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal \init_wait_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_3__0_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal \mmcm_lock_reclocked_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s3_reg_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_5_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_6_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_100us_i_1_n_0 : STD_LOGIC;
  signal time_out_100us_i_2_n_0 : STD_LOGIC;
  signal time_out_100us_i_3_n_0 : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_2_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_3__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_4_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal \time_out_wait_bypass_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max1 : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_n_1\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_n_2\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_n_3\ : STD_LOGIC;
  signal \time_tlock_max1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__1_n_3\ : STD_LOGIC;
  signal time_tlock_max1_carry_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_5_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_6_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_7_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_8_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_n_1 : STD_LOGIC;
  signal time_tlock_max1_carry_n_2 : STD_LOGIC;
  signal time_tlock_max1_carry_n_3 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wait_time_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_4__0_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_time_tlock_max1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_tlock_max1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_tlock_max1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_tlock_max1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[2]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_10\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_9\ : label is "soft_lutpair79";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "release_pll_reset:0011,verify_recclk_stable:0100,wait_for_pll_lock:0010,fsm_done:1010,assert_all_resets:0001,init:0000,wait_reset_done:0111,monitor_data_valid:1001,wait_for_rxusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "release_pll_reset:0011,verify_recclk_stable:0100,wait_for_pll_lock:0010,fsm_done:1010,assert_all_resets:0001,init:0000,wait_reset_done:0111,monitor_data_valid:1001,wait_for_rxusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "release_pll_reset:0011,verify_recclk_stable:0100,wait_for_pll_lock:0010,fsm_done:1010,assert_all_resets:0001,init:0000,wait_reset_done:0111,monitor_data_valid:1001,wait_for_rxusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "release_pll_reset:0011,verify_recclk_stable:0100,wait_for_pll_lock:0010,fsm_done:1010,assert_all_resets:0001,init:0000,wait_reset_done:0111,monitor_data_valid:1001,wait_for_rxusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute SOFT_HLUTNM of check_tlock_max_i_1 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_3__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of reset_time_out_i_3 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of reset_time_out_i_4 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of rx_fsm_reset_done_int_i_5 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of rx_fsm_reset_done_int_i_6 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of time_out_1us_i_2 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of time_out_2ms_i_1 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \time_out_2ms_i_3__0\ : label is "soft_lutpair87";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of time_tlock_max1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \time_tlock_max1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \time_tlock_max1_carry__1\ : label is 11;
  attribute SOFT_HLUTNM of time_tlock_max_i_1 : label is "soft_lutpair88";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wait_time_cnt[1]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wait_time_cnt[3]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \wait_time_cnt[4]_i_1__0\ : label is "soft_lutpair81";
begin
  data_in <= \^data_in\;
  gt0_rxuserrdy_t <= \^gt0_rxuserrdy_t\;
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222AAAA00000C00"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => rx_state(2),
      I2 => rx_state(3),
      I3 => time_tlock_max,
      I4 => reset_time_out_reg_n_0,
      I5 => rx_state(1),
      O => \FSM_sequential_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_rx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AABF000F0000"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => rx_state(1),
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[1]_i_3_n_0\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050FF2200"
    )
        port map (
      I0 => rx_state(1),
      I1 => time_out_2ms_reg_n_0,
      I2 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I3 => rx_state(0),
      I4 => rx_state(2),
      I5 => rx_state(3),
      O => \rx_state__0\(2)
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      O => \FSM_sequential_rx_state[2]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_out_2ms_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_10_n_0\
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050005300"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_10_n_0\,
      I1 => \wait_time_cnt[6]_i_4__0_n_0\,
      I2 => rx_state(0),
      I3 => rx_state(1),
      I4 => wait_time_cnt_reg(6),
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000023002F00"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(0),
      I4 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_7_n_0\
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => time_out_2ms_reg_n_0,
      I4 => reset_time_out_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_9_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(0),
      Q => rx_state(0),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(1),
      Q => rx_state(1),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(2),
      Q => rx_state(2),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(3),
      Q => rx_state(3),
      R => pma_reset
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => \^gt0_rxuserrdy_t\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt0_rxuserrdy_t\,
      R => pma_reset
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0,
      R => pma_reset
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => GTRXRESET,
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gtrxreset_i_i_1_n_0,
      Q => GTRXRESET,
      R => pma_reset
    );
gtxe2_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^data_in\,
      I1 => gtxe2_i,
      I2 => GTRXRESET,
      O => gt0_gtrxreset_in1_out
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__0_n_0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => \p_0_in__1\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(2),
      O => \p_0_in__1\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(3),
      O => \p_0_in__1\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(4),
      O => \p_0_in__1\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__1\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \init_wait_count[6]_i_3__0_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(6),
      O => \init_wait_count[6]_i_1__0_n_0\
    );
\init_wait_count[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \init_wait_count[6]_i_3__0_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(6),
      O => \p_0_in__1\(6)
    );
\init_wait_count[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      O => \init_wait_count[6]_i_3__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \init_wait_count[0]_i_1__0_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => \init_wait_count[6]_i_3__0_n_0\,
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(6),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => pma_reset,
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__2\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__2\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mmcm_lock_count_reg(1),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[2]_i_1__0_n_0\
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      O => \mmcm_lock_count[3]_i_1__0_n_0\
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      O => \mmcm_lock_count[4]_i_1__0_n_0\
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(5),
      O => \mmcm_lock_count[5]_i_1__0_n_0\
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I1 => mmcm_lock_count_reg(6),
      O => \mmcm_lock_count[6]_i_1__0_n_0\
    );
\mmcm_lock_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I1 => mmcm_lock_count_reg(6),
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__0_n_0\
    );
\mmcm_lock_count[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_3__0_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__2\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__2\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[2]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[3]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[4]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[5]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[6]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[7]_i_3__0_n_0\,
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => mmcm_lock_count_reg(6),
      I3 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(5),
      O => \mmcm_lock_reclocked_i_2__0_n_0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
reset_time_out_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      O => reset_time_out_i_3_n_0
    );
reset_time_out_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34347674"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => \FSM_sequential_rx_state_reg[0]_0\,
      I4 => rx_state(1),
      O => reset_time_out_i_4_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_0,
      Q => reset_time_out_reg_n_0,
      S => pma_reset
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      I3 => rx_state(0),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => pma_reset
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_out_0,
      Q => run_phase_alignment_int_s3_reg_n_0,
      R => '0'
    );
rx_fsm_reset_done_int_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      O => rx_fsm_reset_done_int_i_5_n_0
    );
rx_fsm_reset_done_int_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      O => rx_fsm_reset_done_int_i_6_n_0
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_1,
      Q => \^data_in\,
      R => pma_reset
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\
     port map (
      data_out => rxresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\
     port map (
      \FSM_sequential_rx_state_reg[1]\ => sync_cplllock_n_0,
      Q(2 downto 0) => rx_state(3 downto 1),
      cplllock => cplllock,
      independent_clock_bufg => independent_clock_bufg,
      rxresetdone_s3 => rxresetdone_s3
    );
sync_data_valid: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\
     port map (
      D(2) => \rx_state__0\(3),
      D(1 downto 0) => \rx_state__0\(1 downto 0),
      E(0) => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[0]\ => \FSM_sequential_rx_state[3]_i_3_n_0\,
      \FSM_sequential_rx_state_reg[0]_0\ => \FSM_sequential_rx_state[3]_i_7_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \FSM_sequential_rx_state_reg[0]_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => \FSM_sequential_rx_state[0]_i_2_n_0\,
      \FSM_sequential_rx_state_reg[0]_3\ => init_wait_done_reg_n_0,
      \FSM_sequential_rx_state_reg[1]\ => sync_data_valid_n_0,
      \FSM_sequential_rx_state_reg[1]_0\ => \FSM_sequential_rx_state[1]_i_3_n_0\,
      \FSM_sequential_rx_state_reg[3]\ => \FSM_sequential_rx_state[3]_i_9_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      data_in => \^data_in\,
      data_out => data_out,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      reset_time_out_reg => sync_cplllock_n_0,
      reset_time_out_reg_0 => reset_time_out_i_3_n_0,
      reset_time_out_reg_1 => reset_time_out_i_4_n_0,
      reset_time_out_reg_2 => reset_time_out_reg_n_0,
      rx_fsm_reset_done_int_reg => sync_data_valid_n_1,
      rx_fsm_reset_done_int_reg_0 => rx_fsm_reset_done_int_i_5_n_0,
      rx_fsm_reset_done_int_reg_1 => time_out_100us_reg_n_0,
      rx_fsm_reset_done_int_reg_2 => time_out_1us_reg_n_0,
      rx_fsm_reset_done_int_reg_3 => rx_fsm_reset_done_int_i_6_n_0,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked
    );
sync_run_phase_alignment_int: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => data_out_0,
      rxuserclk => rxuserclk
    );
sync_time_out_wait_bypass: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
sync_tx_fsm_reset_done_int: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\
     port map (
      data_in => \^data_in\,
      data_out => rx_fsm_reset_done_int_s2,
      rxuserclk => rxuserclk
    );
time_out_100us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => time_out_2ms_i_4_n_0,
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(16),
      I3 => time_out_100us_i_2_n_0,
      I4 => time_out_100us_i_3_n_0,
      I5 => time_out_100us_reg_n_0,
      O => time_out_100us_i_1_n_0
    );
time_out_100us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(14),
      O => time_out_100us_i_2_n_0
    );
time_out_100us_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(13),
      O => time_out_100us_i_3_n_0
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_100us_i_1_n_0,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_1us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => time_out_2ms_i_2_n_0,
      I1 => time_out_1us_i_2_n_0,
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(2),
      I4 => time_out_1us_i_3_n_0,
      I5 => time_out_1us_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(8),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(12),
      O => time_out_1us_i_3_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => time_out_2ms_i_2_n_0,
      I1 => \time_out_2ms_i_3__0_n_0\,
      I2 => time_out_2ms_i_4_n_0,
      I3 => time_out_2ms_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(7),
      I4 => time_out_100us_i_3_n_0,
      O => time_out_2ms_i_2_n_0
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(17),
      O => \time_out_2ms_i_3__0_n_0\
    );
time_out_2ms_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(6),
      O => time_out_2ms_i_4_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(17),
      I4 => time_out_2ms_i_2_n_0,
      I5 => time_out_2ms_i_4_n_0,
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \time_out_wait_bypass_i_2__0_n_0\,
      I3 => run_phase_alignment_int_s3_reg_n_0,
      O => time_out_wait_bypass_i_1_n_0
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \time_out_wait_bypass_i_3__0_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(11),
      I3 => wait_bypass_count_reg(0),
      I4 => \time_out_wait_bypass_i_4__0_n_0\,
      O => \time_out_wait_bypass_i_2__0_n_0\
    );
\time_out_wait_bypass_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(12),
      I3 => wait_bypass_count_reg(2),
      O => \time_out_wait_bypass_i_3__0_n_0\
    );
\time_out_wait_bypass_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => wait_bypass_count_reg(5),
      I1 => wait_bypass_count_reg(7),
      I2 => wait_bypass_count_reg(3),
      I3 => wait_bypass_count_reg(6),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(8),
      O => \time_out_wait_bypass_i_4__0_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => time_tlock_max1_carry_n_0,
      CO(2) => time_tlock_max1_carry_n_1,
      CO(1) => time_tlock_max1_carry_n_2,
      CO(0) => time_tlock_max1_carry_n_3,
      CYINIT => '0',
      DI(3) => time_tlock_max1_carry_i_1_n_0,
      DI(2) => time_tlock_max1_carry_i_2_n_0,
      DI(1) => time_tlock_max1_carry_i_3_n_0,
      DI(0) => time_tlock_max1_carry_i_4_n_0,
      O(3 downto 0) => NLW_time_tlock_max1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => time_tlock_max1_carry_i_5_n_0,
      S(2) => time_tlock_max1_carry_i_6_n_0,
      S(1) => time_tlock_max1_carry_i_7_n_0,
      S(0) => time_tlock_max1_carry_i_8_n_0
    );
\time_tlock_max1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => time_tlock_max1_carry_n_0,
      CO(3) => \time_tlock_max1_carry__0_n_0\,
      CO(2) => \time_tlock_max1_carry__0_n_1\,
      CO(1) => \time_tlock_max1_carry__0_n_2\,
      CO(0) => \time_tlock_max1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => time_out_counter_reg(15),
      DI(2) => \time_tlock_max1_carry__0_i_1_n_0\,
      DI(1) => '0',
      DI(0) => \time_tlock_max1_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_time_tlock_max1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \time_tlock_max1_carry__0_i_3_n_0\,
      S(2) => \time_tlock_max1_carry__0_i_4_n_0\,
      S(1) => \time_tlock_max1_carry__0_i_5_n_0\,
      S(0) => \time_tlock_max1_carry__0_i_6_n_0\
    );
\time_tlock_max1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      O => \time_tlock_max1_carry__0_i_1_n_0\
    );
\time_tlock_max1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(9),
      O => \time_tlock_max1_carry__0_i_2_n_0\
    );
\time_tlock_max1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \time_tlock_max1_carry__0_i_3_n_0\
    );
\time_tlock_max1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      O => \time_tlock_max1_carry__0_i_4_n_0\
    );
\time_tlock_max1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(11),
      O => \time_tlock_max1_carry__0_i_5_n_0\
    );
\time_tlock_max1_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(8),
      O => \time_tlock_max1_carry__0_i_6_n_0\
    );
\time_tlock_max1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_tlock_max1_carry__0_n_0\,
      CO(3 downto 2) => \NLW_time_tlock_max1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => time_tlock_max1,
      CO(0) => \time_tlock_max1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => time_out_counter_reg(18),
      DI(0) => \time_tlock_max1_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_time_tlock_max1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \time_tlock_max1_carry__1_i_2_n_0\,
      S(0) => \time_tlock_max1_carry__1_i_3_n_0\
    );
\time_tlock_max1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      O => \time_tlock_max1_carry__1_i_1_n_0\
    );
\time_tlock_max1_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(18),
      O => \time_tlock_max1_carry__1_i_2_n_0\
    );
\time_tlock_max1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      O => \time_tlock_max1_carry__1_i_3_n_0\
    );
time_tlock_max1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(7),
      O => time_tlock_max1_carry_i_1_n_0
    );
time_tlock_max1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(5),
      O => time_tlock_max1_carry_i_2_n_0
    );
time_tlock_max1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(3),
      O => time_tlock_max1_carry_i_3_n_0
    );
time_tlock_max1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      O => time_tlock_max1_carry_i_4_n_0
    );
time_tlock_max1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(6),
      O => time_tlock_max1_carry_i_5_n_0
    );
time_tlock_max1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(4),
      O => time_tlock_max1_carry_i_6_n_0
    );
time_tlock_max1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(2),
      O => time_tlock_max1_carry_i_7_n_0
    );
time_tlock_max1_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      O => time_tlock_max1_carry_i_8_n_0
    );
time_tlock_max_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => check_tlock_max_reg_n_0,
      I1 => time_tlock_max1,
      I2 => time_tlock_max,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_out_wait_bypass_i_2__0_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__0_n_0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      Q => wait_bypass_count_reg(0),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      Q => wait_bypass_count_reg(1),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      Q => wait_bypass_count_reg(2),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      Q => wait_bypass_count_reg(3),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt0__0\(0)
    );
\wait_time_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[1]_i_1__0_n_0\
    );
\wait_time_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[2]_i_1__0_n_0\
    );
\wait_time_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(1),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[3]_i_1__0_n_0\
    );
\wait_time_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(2),
      I4 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_1__0_n_0\
    );
\wait_time_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(1),
      I4 => wait_time_cnt_reg(3),
      I5 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[5]_i_1__0_n_0\
    );
\wait_time_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wait_time_cnt[6]_i_4__0_n_0\,
      I1 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[6]_i_2__0_n_0\
    );
\wait_time_cnt[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wait_time_cnt[6]_i_4__0_n_0\,
      I1 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[6]_i_3__0_n_0\
    );
\wait_time_cnt[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(1),
      I4 => wait_time_cnt_reg(3),
      I5 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[6]_i_4__0_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt0__0\(0),
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[1]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[2]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(2),
      S => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[3]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(3),
      R => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[4]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[5]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[6]_i_3__0_n_0\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[6]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_TX_STARTUP_FSM is
  port (
    mmcm_reset : out STD_LOGIC;
    gt0_cpllreset_t : out STD_LOGIC;
    data_in : out STD_LOGIC;
    gt0_txuserrdy_t : out STD_LOGIC;
    gt0_gttxreset_in0_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    userclk : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    gtxe2_i : in STD_LOGIC;
    gt0_cpllrefclklost_i : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    cplllock : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_1_TX_STARTUP_FSM;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_TX_STARTUP_FSM is
  signal CPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal CPLL_RESET_i_2_n_0 : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal GTTXRESET : STD_LOGIC;
  signal MMCM_RESET_i_1_n_0 : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal \^gt0_cpllreset_t\ : STD_LOGIC;
  signal \^gt0_txuserrdy_t\ : STD_LOGIC;
  signal gttxreset_i_i_1_n_0 : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_3_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_3_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal mmcm_lock_reclocked_i_2_n_0 : STD_LOGIC;
  signal \^mmcm_reset\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_i_2_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal refclk_stable_count : STD_LOGIC;
  signal \refclk_stable_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_9_n_0\ : STD_LOGIC;
  signal refclk_stable_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \refclk_stable_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal refclk_stable_i_1_n_0 : STD_LOGIC;
  signal refclk_stable_i_2_n_0 : STD_LOGIC;
  signal refclk_stable_i_3_n_0 : STD_LOGIC;
  signal refclk_stable_i_4_n_0 : STD_LOGIC;
  signal refclk_stable_i_5_n_0 : STD_LOGIC;
  signal refclk_stable_i_6_n_0 : STD_LOGIC;
  signal refclk_stable_reg_n_0 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_2__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_5_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_2_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_3_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_4_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_5_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_6_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal wait_time_cnt0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wait_time_cnt0_0 : STD_LOGIC;
  signal \wait_time_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_refclk_stable_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CPLL_RESET_i_2 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_7\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_8\ : label is "soft_lutpair95";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "wait_for_txoutclk:0100,release_pll_reset:0011,wait_for_pll_lock:0010,assert_all_resets:0001,init:0000,wait_reset_done:0111,reset_fsm_done:1001,wait_for_txusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "wait_for_txoutclk:0100,release_pll_reset:0011,wait_for_pll_lock:0010,assert_all_resets:0001,init:0000,wait_reset_done:0111,reset_fsm_done:1001,wait_for_txusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "wait_for_txoutclk:0100,release_pll_reset:0011,wait_for_pll_lock:0010,assert_all_resets:0001,init:0000,wait_reset_done:0111,reset_fsm_done:1001,wait_for_txusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "wait_for_txoutclk:0100,release_pll_reset:0011,wait_for_pll_lock:0010,assert_all_resets:0001,init:0000,wait_reset_done:0111,reset_fsm_done:1001,wait_for_txusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute SOFT_HLUTNM of MMCM_RESET_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of TXUSERRDY_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of gttxreset_i_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of pll_reset_asserted_i_2 : label is "soft_lutpair96";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of run_phase_alignment_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \time_out_2ms_i_4__0\ : label is "soft_lutpair92";
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of time_tlock_max_i_4 : label is "soft_lutpair92";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \wait_time_cnt[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \wait_time_cnt[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \wait_time_cnt[4]_i_1\ : label is "soft_lutpair99";
begin
  data_in <= \^data_in\;
  gt0_cpllreset_t <= \^gt0_cpllreset_t\;
  gt0_txuserrdy_t <= \^gt0_txuserrdy_t\;
  mmcm_reset <= \^mmcm_reset\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1F0000001F"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt0_cpllrefclklost_i,
      I2 => refclk_stable_reg_n_0,
      I3 => CPLL_RESET_i_2_n_0,
      I4 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I5 => \^gt0_cpllreset_t\,
      O => CPLL_RESET_i_1_n_0
    );
CPLL_RESET_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      O => CPLL_RESET_i_2_n_0
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => CPLL_RESET_i_1_n_0,
      Q => \^gt0_cpllreset_t\,
      R => pma_reset
    );
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF3F0F5F0F5F0"
    )
        port map (
      I0 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I1 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      I2 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I3 => tx_state(2),
      I4 => time_out_2ms_reg_n_0,
      I5 => tx_state(1),
      O => \tx_state__0\(0)
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_time_out,
      I1 => time_out_500us_reg_n_0,
      O => \FSM_sequential_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_tx_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      O => \FSM_sequential_tx_state[0]_i_3_n_0\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005A001A"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      O => \tx_state__0\(1)
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000C0C06020C0C"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I4 => tx_state(0),
      I5 => time_out_2ms_reg_n_0,
      O => \tx_state__0\(2)
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => reset_time_out,
      I2 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FF4444"
    )
        port map (
      I0 => time_out_wait_bypass_s3,
      I1 => tx_state(3),
      I2 => reset_time_out,
      I3 => time_out_500us_reg_n_0,
      I4 => \FSM_sequential_tx_state[3]_i_8_n_0\,
      O => \tx_state__0\(3)
    );
\FSM_sequential_tx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA000000000000"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => reset_time_out,
      I2 => time_out_500us_reg_n_0,
      I3 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I4 => tx_state(2),
      I5 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_3_n_0\
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300FF00AA"
    )
        port map (
      I0 => init_wait_done_reg_n_0,
      I1 => \wait_time_cnt[6]_i_4_n_0\,
      I2 => wait_time_cnt_reg(6),
      I3 => tx_state(0),
      I4 => tx_state(3),
      I5 => CPLL_RESET_i_2_n_0,
      O => \FSM_sequential_tx_state[3]_i_4_n_0\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400040000"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I3 => reset_time_out,
      I4 => time_tlock_max_reg_n_0,
      I5 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[3]_i_6_n_0\
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_7_n_0\
    );
\FSM_sequential_tx_state[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_8_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(0),
      Q => tx_state(0),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(1),
      Q => tx_state(1),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(2),
      Q => tx_state(2),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(3),
      Q => tx_state(3),
      R => pma_reset
    );
MMCM_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70004"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => \^mmcm_reset\,
      O => MMCM_RESET_i_1_n_0
    );
MMCM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => MMCM_RESET_i_1_n_0,
      Q => \^mmcm_reset\,
      R => pma_reset
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD2000"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => \^gt0_txuserrdy_t\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      Q => \^gt0_txuserrdy_t\,
      R => pma_reset
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(0),
      I4 => GTTXRESET,
      O => gttxreset_i_i_1_n_0
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gttxreset_i_i_1_n_0,
      Q => GTTXRESET,
      R => pma_reset
    );
gtxe2_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => GTTXRESET,
      I1 => \^data_in\,
      I2 => gtxe2_i,
      O => gt0_gttxreset_in0_out
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(4),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \init_wait_count[6]_i_3_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(6),
      O => \init_wait_count[6]_i_1_n_0\
    );
\init_wait_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \init_wait_count[6]_i_3_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(6),
      O => p_0_in(6)
    );
\init_wait_count[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      O => \init_wait_count[6]_i_3_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => \init_wait_count[0]_i_1_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
init_wait_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => \init_wait_count[6]_i_3_n_0\,
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(6),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => pma_reset,
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mmcm_lock_count_reg(1),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[2]_i_1_n_0\
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      O => \mmcm_lock_count[3]_i_1_n_0\
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      O => \mmcm_lock_count[4]_i_1_n_0\
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(5),
      O => \mmcm_lock_count[5]_i_1_n_0\
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mmcm_lock_reclocked_i_2_n_0,
      I1 => mmcm_lock_count_reg(6),
      O => \mmcm_lock_count[6]_i_1_n_0\
    );
\mmcm_lock_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => mmcm_lock_reclocked_i_2_n_0,
      I1 => mmcm_lock_count_reg(6),
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2_n_0\
    );
\mmcm_lock_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_3_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[2]_i_1_n_0\,
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[3]_i_1_n_0\,
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[4]_i_1_n_0\,
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[5]_i_1_n_0\,
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[6]_i_1_n_0\,
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[7]_i_3_n_0\,
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => mmcm_lock_count_reg(6),
      I3 => mmcm_lock_reclocked_i_2_n_0,
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(5),
      O => mmcm_lock_reclocked_i_2_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CD55CCCCCCCC"
    )
        port map (
      I0 => tx_state(3),
      I1 => pll_reset_asserted_reg_n_0,
      I2 => gt0_cpllrefclklost_i,
      I3 => refclk_stable_reg_n_0,
      I4 => tx_state(1),
      I5 => pll_reset_asserted_i_2_n_0,
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(2),
      O => pll_reset_asserted_i_2_n_0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0,
      R => pma_reset
    );
\refclk_stable_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_3_n_0\,
      I1 => \refclk_stable_count[0]_i_4_n_0\,
      I2 => \refclk_stable_count[0]_i_5_n_0\,
      I3 => \refclk_stable_count[0]_i_6_n_0\,
      I4 => \refclk_stable_count[0]_i_7_n_0\,
      I5 => \refclk_stable_count[0]_i_8_n_0\,
      O => refclk_stable_count
    );
\refclk_stable_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_stable_count_reg(13),
      I1 => refclk_stable_count_reg(12),
      I2 => refclk_stable_count_reg(10),
      I3 => refclk_stable_count_reg(11),
      I4 => refclk_stable_count_reg(9),
      I5 => refclk_stable_count_reg(8),
      O => \refclk_stable_count[0]_i_3_n_0\
    );
\refclk_stable_count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => refclk_stable_count_reg(19),
      I1 => refclk_stable_count_reg(18),
      I2 => refclk_stable_count_reg(16),
      I3 => refclk_stable_count_reg(17),
      I4 => refclk_stable_count_reg(15),
      I5 => refclk_stable_count_reg(14),
      O => \refclk_stable_count[0]_i_4_n_0\
    );
\refclk_stable_count[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_stable_count_reg(30),
      I1 => refclk_stable_count_reg(31),
      I2 => refclk_stable_count_reg(28),
      I3 => refclk_stable_count_reg(29),
      I4 => refclk_stable_count_reg(27),
      I5 => refclk_stable_count_reg(26),
      O => \refclk_stable_count[0]_i_5_n_0\
    );
\refclk_stable_count[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_stable_count_reg(24),
      I1 => refclk_stable_count_reg(25),
      I2 => refclk_stable_count_reg(22),
      I3 => refclk_stable_count_reg(23),
      I4 => refclk_stable_count_reg(21),
      I5 => refclk_stable_count_reg(20),
      O => \refclk_stable_count[0]_i_6_n_0\
    );
\refclk_stable_count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_stable_count_reg(0),
      I1 => refclk_stable_count_reg(1),
      O => \refclk_stable_count[0]_i_7_n_0\
    );
\refclk_stable_count[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => refclk_stable_count_reg(6),
      I1 => refclk_stable_count_reg(7),
      I2 => refclk_stable_count_reg(4),
      I3 => refclk_stable_count_reg(5),
      I4 => refclk_stable_count_reg(3),
      I5 => refclk_stable_count_reg(2),
      O => \refclk_stable_count[0]_i_8_n_0\
    );
\refclk_stable_count[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_stable_count_reg(0),
      O => \refclk_stable_count[0]_i_9_n_0\
    );
\refclk_stable_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_7\,
      Q => refclk_stable_count_reg(0),
      R => '0'
    );
\refclk_stable_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(2) => \refclk_stable_count_reg[0]_i_2_n_1\,
      CO(1) => \refclk_stable_count_reg[0]_i_2_n_2\,
      CO(0) => \refclk_stable_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \refclk_stable_count_reg[0]_i_2_n_4\,
      O(2) => \refclk_stable_count_reg[0]_i_2_n_5\,
      O(1) => \refclk_stable_count_reg[0]_i_2_n_6\,
      O(0) => \refclk_stable_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => refclk_stable_count_reg(3 downto 1),
      S(0) => \refclk_stable_count[0]_i_9_n_0\
    );
\refclk_stable_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_5\,
      Q => refclk_stable_count_reg(10),
      R => '0'
    );
\refclk_stable_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_4\,
      Q => refclk_stable_count_reg(11),
      R => '0'
    );
\refclk_stable_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_7\,
      Q => refclk_stable_count_reg(12),
      R => '0'
    );
\refclk_stable_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[12]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[12]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[12]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[12]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[12]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(15 downto 12)
    );
\refclk_stable_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_6\,
      Q => refclk_stable_count_reg(13),
      R => '0'
    );
\refclk_stable_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_5\,
      Q => refclk_stable_count_reg(14),
      R => '0'
    );
\refclk_stable_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_4\,
      Q => refclk_stable_count_reg(15),
      R => '0'
    );
\refclk_stable_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_7\,
      Q => refclk_stable_count_reg(16),
      R => '0'
    );
\refclk_stable_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[16]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[16]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[16]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[16]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[16]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[16]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[16]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(19 downto 16)
    );
\refclk_stable_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_6\,
      Q => refclk_stable_count_reg(17),
      R => '0'
    );
\refclk_stable_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_5\,
      Q => refclk_stable_count_reg(18),
      R => '0'
    );
\refclk_stable_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_4\,
      Q => refclk_stable_count_reg(19),
      R => '0'
    );
\refclk_stable_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_6\,
      Q => refclk_stable_count_reg(1),
      R => '0'
    );
\refclk_stable_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[20]_i_1_n_7\,
      Q => refclk_stable_count_reg(20),
      R => '0'
    );
\refclk_stable_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[16]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[20]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[20]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[20]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[20]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[20]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[20]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[20]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(23 downto 20)
    );
\refclk_stable_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[20]_i_1_n_6\,
      Q => refclk_stable_count_reg(21),
      R => '0'
    );
\refclk_stable_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[20]_i_1_n_5\,
      Q => refclk_stable_count_reg(22),
      R => '0'
    );
\refclk_stable_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[20]_i_1_n_4\,
      Q => refclk_stable_count_reg(23),
      R => '0'
    );
\refclk_stable_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[24]_i_1_n_7\,
      Q => refclk_stable_count_reg(24),
      R => '0'
    );
\refclk_stable_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[20]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[24]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[24]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[24]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[24]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[24]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[24]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[24]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(27 downto 24)
    );
\refclk_stable_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[24]_i_1_n_6\,
      Q => refclk_stable_count_reg(25),
      R => '0'
    );
\refclk_stable_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[24]_i_1_n_5\,
      Q => refclk_stable_count_reg(26),
      R => '0'
    );
\refclk_stable_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[24]_i_1_n_4\,
      Q => refclk_stable_count_reg(27),
      R => '0'
    );
\refclk_stable_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[28]_i_1_n_7\,
      Q => refclk_stable_count_reg(28),
      R => '0'
    );
\refclk_stable_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[24]_i_1_n_0\,
      CO(3) => \NLW_refclk_stable_count_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \refclk_stable_count_reg[28]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[28]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[28]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[28]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[28]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[28]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(31 downto 28)
    );
\refclk_stable_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[28]_i_1_n_6\,
      Q => refclk_stable_count_reg(29),
      R => '0'
    );
\refclk_stable_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_5\,
      Q => refclk_stable_count_reg(2),
      R => '0'
    );
\refclk_stable_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[28]_i_1_n_5\,
      Q => refclk_stable_count_reg(30),
      R => '0'
    );
\refclk_stable_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[28]_i_1_n_4\,
      Q => refclk_stable_count_reg(31),
      R => '0'
    );
\refclk_stable_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_4\,
      Q => refclk_stable_count_reg(3),
      R => '0'
    );
\refclk_stable_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_7\,
      Q => refclk_stable_count_reg(4),
      R => '0'
    );
\refclk_stable_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(3) => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[4]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[4]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[4]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[4]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[4]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(7 downto 4)
    );
\refclk_stable_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_6\,
      Q => refclk_stable_count_reg(5),
      R => '0'
    );
\refclk_stable_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_5\,
      Q => refclk_stable_count_reg(6),
      R => '0'
    );
\refclk_stable_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_4\,
      Q => refclk_stable_count_reg(7),
      R => '0'
    );
\refclk_stable_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_7\,
      Q => refclk_stable_count_reg(8),
      R => '0'
    );
\refclk_stable_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[8]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[8]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[8]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[8]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[8]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(11 downto 8)
    );
\refclk_stable_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_6\,
      Q => refclk_stable_count_reg(9),
      R => '0'
    );
refclk_stable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_7_n_0\,
      I1 => refclk_stable_i_2_n_0,
      I2 => refclk_stable_i_3_n_0,
      I3 => refclk_stable_i_4_n_0,
      I4 => refclk_stable_i_5_n_0,
      I5 => refclk_stable_i_6_n_0,
      O => refclk_stable_i_1_n_0
    );
refclk_stable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => refclk_stable_count_reg(4),
      I1 => refclk_stable_count_reg(5),
      I2 => refclk_stable_count_reg(2),
      I3 => refclk_stable_count_reg(3),
      I4 => refclk_stable_count_reg(7),
      I5 => refclk_stable_count_reg(6),
      O => refclk_stable_i_2_n_0
    );
refclk_stable_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => refclk_stable_count_reg(10),
      I1 => refclk_stable_count_reg(11),
      I2 => refclk_stable_count_reg(8),
      I3 => refclk_stable_count_reg(9),
      I4 => refclk_stable_count_reg(12),
      I5 => refclk_stable_count_reg(13),
      O => refclk_stable_i_3_n_0
    );
refclk_stable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => refclk_stable_count_reg(16),
      I1 => refclk_stable_count_reg(17),
      I2 => refclk_stable_count_reg(14),
      I3 => refclk_stable_count_reg(15),
      I4 => refclk_stable_count_reg(18),
      I5 => refclk_stable_count_reg(19),
      O => refclk_stable_i_4_n_0
    );
refclk_stable_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => refclk_stable_count_reg(22),
      I1 => refclk_stable_count_reg(23),
      I2 => refclk_stable_count_reg(20),
      I3 => refclk_stable_count_reg(21),
      I4 => refclk_stable_count_reg(25),
      I5 => refclk_stable_count_reg(24),
      O => refclk_stable_i_5_n_0
    );
refclk_stable_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => refclk_stable_count_reg(28),
      I1 => refclk_stable_count_reg(29),
      I2 => refclk_stable_count_reg(26),
      I3 => refclk_stable_count_reg(27),
      I4 => refclk_stable_count_reg(31),
      I5 => refclk_stable_count_reg(30),
      O => refclk_stable_i_6_n_0
    );
refclk_stable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => refclk_stable_i_1_n_0,
      Q => refclk_stable_reg_n_0,
      R => '0'
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440000FF50505050"
    )
        port map (
      I0 => tx_state(3),
      I1 => txresetdone_s3,
      I2 => init_wait_done_reg_n_0,
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => tx_state(0),
      O => \reset_time_out_i_2__0_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_cplllock_n_0,
      Q => reset_time_out,
      R => pma_reset
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => run_phase_alignment_int_reg_n_0,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int_reg_n_0,
      R => pma_reset
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_out,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
sync_TXRESETDONE: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\
     port map (
      data_out => txresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\
     port map (
      E(0) => sync_cplllock_n_1,
      \FSM_sequential_tx_state_reg[0]\ => \FSM_sequential_tx_state[3]_i_3_n_0\,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4_n_0\,
      \FSM_sequential_tx_state_reg[0]_1\ => \FSM_sequential_tx_state[3]_i_6_n_0\,
      \FSM_sequential_tx_state_reg[0]_2\ => time_out_2ms_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_3\ => \FSM_sequential_tx_state[3]_i_7_n_0\,
      \FSM_sequential_tx_state_reg[0]_4\ => pll_reset_asserted_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_5\ => refclk_stable_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_6\ => \FSM_sequential_tx_state[0]_i_3_n_0\,
      Q(3 downto 0) => tx_state(3 downto 0),
      cplllock => cplllock,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      reset_time_out => reset_time_out,
      reset_time_out_reg => sync_cplllock_n_0,
      reset_time_out_reg_0 => \reset_time_out_i_2__0_n_0\,
      reset_time_out_reg_1 => init_wait_done_reg_n_0
    );
sync_mmcm_lock_reclocked: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked
    );
sync_run_phase_alignment_int: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => data_out,
      userclk => userclk
    );
sync_time_out_wait_bypass: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
sync_tx_fsm_reset_done_int: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\
     port map (
      data_in => \^data_in\,
      data_out => tx_fsm_reset_done_int_s2,
      userclk => userclk
    );
time_out_2ms_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => \time_out_2ms_i_2__0_n_0\,
      I2 => time_out_2ms_i_3_n_0,
      I3 => reset_time_out,
      O => time_out_2ms_i_1_n_0
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(5),
      I5 => time_tlock_max_i_3_n_0,
      O => \time_out_2ms_i_2__0_n_0\
    );
time_out_2ms_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(14),
      I2 => \time_out_2ms_i_4__0_n_0\,
      I3 => time_out_2ms_i_5_n_0,
      O => time_out_2ms_i_3_n_0
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(6),
      O => \time_out_2ms_i_4__0_n_0\
    );
time_out_2ms_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(2),
      I4 => time_out_counter_reg(1),
      O => time_out_2ms_i_5_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(10),
      I4 => time_out_2ms_i_3_n_0,
      I5 => reset_time_out,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(17),
      O => time_out_500us_i_2_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => time_tlock_max_i_3_n_0,
      I1 => \time_out_counter[0]_i_3__0_n_0\,
      I2 => time_out_2ms_i_3_n_0,
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(12),
      I5 => time_out_counter_reg(5),
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(18),
      O => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => time_out_wait_bypass_i_2_n_0,
      I2 => tx_fsm_reset_done_int_s3,
      I3 => run_phase_alignment_int_s3,
      O => time_out_wait_bypass_i_1_n_0
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_wait_bypass_i_3_n_0,
      I1 => time_out_wait_bypass_i_4_n_0,
      I2 => time_out_wait_bypass_i_5_n_0,
      I3 => time_out_wait_bypass_i_6_n_0,
      O => time_out_wait_bypass_i_2_n_0
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(5),
      O => time_out_wait_bypass_i_3_n_0
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(15),
      I2 => wait_bypass_count_reg(16),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(1),
      O => time_out_wait_bypass_i_4_n_0
    );
time_out_wait_bypass_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      I1 => wait_bypass_count_reg(11),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      O => time_out_wait_bypass_i_5_n_0
    );
time_out_wait_bypass_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(7),
      I1 => wait_bypass_count_reg(8),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(10),
      O => time_out_wait_bypass_i_6_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAEA"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => time_tlock_max_i_2_n_0,
      I2 => time_out_counter_reg(5),
      I3 => time_tlock_max_i_3_n_0,
      I4 => time_tlock_max_i_4_n_0,
      I5 => reset_time_out,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(17),
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(11),
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_2ms_i_5_n_0,
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(4),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^data_in\,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => \^data_in\,
      R => pma_reset
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => tx_fsm_reset_done_int_s3,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_wait_bypass_i_2_n_0,
      I1 => tx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => wait_time_cnt0(0)
    );
\wait_time_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[1]_i_1_n_0\
    );
\wait_time_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[2]_i_1_n_0\
    );
\wait_time_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(1),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[3]_i_1_n_0\
    );
\wait_time_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(2),
      I4 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_1_n_0\
    );
\wait_time_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(1),
      I4 => wait_time_cnt_reg(3),
      I5 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[5]_i_1_n_0\
    );
\wait_time_cnt[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(0),
      O => wait_time_cnt0_0
    );
\wait_time_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wait_time_cnt[6]_i_4_n_0\,
      I1 => wait_time_cnt_reg(6),
      O => sel
    );
\wait_time_cnt[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wait_time_cnt[6]_i_4_n_0\,
      I1 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[6]_i_3_n_0\
    );
\wait_time_cnt[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(1),
      I4 => wait_time_cnt_reg(3),
      I5 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[6]_i_4_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => wait_time_cnt0(0),
      Q => wait_time_cnt_reg(0),
      R => wait_time_cnt0_0
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[1]_i_1_n_0\,
      Q => wait_time_cnt_reg(1),
      R => wait_time_cnt0_0
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[2]_i_1_n_0\,
      Q => wait_time_cnt_reg(2),
      S => wait_time_cnt0_0
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[3]_i_1_n_0\,
      Q => wait_time_cnt_reg(3),
      R => wait_time_cnt0_0
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[4]_i_1_n_0\,
      Q => wait_time_cnt_reg(4),
      R => wait_time_cnt0_0
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[5]_i_1_n_0\,
      Q => wait_time_cnt_reg(5),
      S => wait_time_cnt0_0
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[6]_i_3_n_0\,
      Q => wait_time_cnt_reg(6),
      S => wait_time_cnt0_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_clk_gen is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg_0 : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    data_out : in STD_LOGIC;
    speed_is_10_100_fall_reg_0 : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_1_clk_gen;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_clk_gen is
  signal clk12_5 : STD_LOGIC;
  signal clk12_5_reg : STD_LOGIC;
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div_stage1_n_3 : STD_LOGIC;
  signal clk_en : STD_LOGIC;
  signal clk_en0 : STD_LOGIC;
  signal clk_en_12_5_fall : STD_LOGIC;
  signal clk_en_12_5_fall0 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal clk_en_1_25_fall0 : STD_LOGIC;
  signal reset_fall : STD_LOGIC;
  signal sgmii_clk_en_i_1_n_0 : STD_LOGIC;
  signal sgmii_clk_r0_out : STD_LOGIC;
  signal speed_is_100_fall : STD_LOGIC;
  signal speed_is_10_100_fall : STD_LOGIC;
begin
clk12_5_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk12_5,
      Q => clk12_5_reg,
      R => reset_out
    );
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div_stage1: entity work.gig_ethernet_pcs_pma_1_johnson_cntr
     port map (
      clk12_5 => clk12_5,
      clk12_5_reg => clk12_5_reg,
      clk1_25 => clk1_25,
      clk_en0 => clk_en0,
      clk_en_12_5_fall0 => clk_en_12_5_fall0,
      reset_fall => reset_fall,
      reset_out => reset_out,
      speed_is_100_fall => speed_is_100_fall,
      speed_is_10_100_fall => speed_is_10_100_fall,
      speed_is_10_100_fall_reg => clk_div_stage1_n_3,
      userclk2 => userclk2
    );
clk_div_stage2: entity work.gig_ethernet_pcs_pma_1_johnson_cntr_33
     port map (
      clk12_5 => clk12_5,
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_en => clk_en,
      clk_en_1_25_fall0 => clk_en_1_25_fall0,
      data_out => data_out,
      reset_out => reset_out,
      sgmii_clk_r0_out => sgmii_clk_r0_out,
      sgmii_clk_r_reg => speed_is_10_100_fall_reg_0,
      userclk2 => userclk2
    );
clk_en_12_5_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en_12_5_fall0,
      Q => clk_en_12_5_fall,
      R => reset_out
    );
clk_en_12_5_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en0,
      Q => clk_en,
      R => reset_out
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en_1_25_fall0,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
reset_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_out,
      Q => reset_fall,
      R => '0'
    );
sgmii_clk_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_en_12_5_fall,
      I3 => speed_is_10_100_fall_reg_0,
      O => sgmii_clk_en_i_1_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_i_1_n_0,
      Q => sgmii_clk_en_reg_0,
      R => reset_out
    );
sgmii_clk_f_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_div_stage1_n_3,
      Q => sgmii_clk_f,
      R => '0'
    );
sgmii_clk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_r0_out,
      Q => sgmii_clk_r,
      R => reset_out
    );
speed_is_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_out,
      Q => speed_is_100_fall,
      R => '0'
    );
speed_is_10_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_fall_reg_0,
      Q => speed_is_10_100_fall,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_rx_elastic_buffer is
  port (
    start : out STD_LOGIC;
    initialize_ram_complete : out STD_LOGIC;
    initialize_ram_complete_pulse : out STD_LOGIC;
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_addr_plus1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    mgt_rx_reset : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_1_rx_elastic_buffer;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_rx_elastic_buffer is
  signal bin_to_gray : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal d16p2_wr_reg : STD_LOGIC;
  signal d16p2_wr_reg_i_2_n_0 : STD_LOGIC;
  signal d21p5_wr_reg : STD_LOGIC;
  signal d21p5_wr_reg2 : STD_LOGIC;
  signal d21p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal d2p2_wr_reg : STD_LOGIC;
  signal d2p2_wr_reg2 : STD_LOGIC;
  signal d2p2_wr_reg_i_2_n_0 : STD_LOGIC;
  signal data_in : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal dpo : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal even : STD_LOGIC;
  signal even_i_1_n_0 : STD_LOGIC;
  signal gray_to_bin : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal initialize_counter0 : STD_LOGIC;
  signal initialize_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal initialize_ram : STD_LOGIC;
  signal \^initialize_ram_complete\ : STD_LOGIC;
  signal initialize_ram_complete_i_2_n_0 : STD_LOGIC;
  signal \^initialize_ram_complete_pulse\ : STD_LOGIC;
  signal initialize_ram_complete_pulse0 : STD_LOGIC;
  signal \initialize_ram_complete_reg__0\ : STD_LOGIC;
  signal initialize_ram_complete_sync : STD_LOGIC;
  signal initialize_ram_complete_sync_reg1 : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg0 : STD_LOGIC;
  signal initialize_ram_i_1_n_0 : STD_LOGIC;
  signal insert_idle : STD_LOGIC;
  signal insert_idle_i_1_n_0 : STD_LOGIC;
  signal \insert_idle_reg__0\ : STD_LOGIC;
  signal k28p5_wr_reg : STD_LOGIC;
  signal k28p5_wr_reg2 : STD_LOGIC;
  signal k28p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in15_in : STD_LOGIC;
  signal p_1_in30_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in18_in : STD_LOGIC;
  signal p_2_in33_in : STD_LOGIC;
  signal p_2_in6_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in21_in : STD_LOGIC;
  signal p_3_in36_in : STD_LOGIC;
  signal p_3_in8_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in10_in : STD_LOGIC;
  signal p_4_in_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_addr_gray : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_addr_gray[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[4]_i_1_n_0\ : STD_LOGIC;
  signal rd_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal rd_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \rd_data_reg_n_0_[28]\ : STD_LOGIC;
  signal rd_enable : STD_LOGIC;
  signal rd_enable_i_10_n_0 : STD_LOGIC;
  signal rd_enable_i_11_n_0 : STD_LOGIC;
  signal rd_enable_i_12_n_0 : STD_LOGIC;
  signal rd_enable_i_1_n_0 : STD_LOGIC;
  signal rd_enable_i_2_n_0 : STD_LOGIC;
  signal rd_enable_i_4_n_0 : STD_LOGIC;
  signal rd_enable_i_5_n_0 : STD_LOGIC;
  signal rd_enable_i_6_n_0 : STD_LOGIC;
  signal rd_enable_i_7_n_0 : STD_LOGIC;
  signal rd_enable_i_8_n_0 : STD_LOGIC;
  signal rd_enable_i_9_n_0 : STD_LOGIC;
  signal rd_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_occupancy01_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_occupancy0_carry__0_n_3\ : STD_LOGIC;
  signal rd_occupancy0_carry_n_0 : STD_LOGIC;
  signal rd_occupancy0_carry_n_1 : STD_LOGIC;
  signal rd_occupancy0_carry_n_2 : STD_LOGIC;
  signal rd_occupancy0_carry_n_3 : STD_LOGIC;
  signal \reclock_rd_addrgray[0].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\ : STD_LOGIC;
  signal remove_idle : STD_LOGIC;
  signal remove_idle_i_1_n_0 : STD_LOGIC;
  signal remove_idle_i_2_n_0 : STD_LOGIC;
  signal remove_idle_i_3_n_0 : STD_LOGIC;
  signal remove_idle_i_4_n_0 : STD_LOGIC;
  signal remove_idle_i_5_n_0 : STD_LOGIC;
  signal remove_idle_reg1 : STD_LOGIC;
  signal remove_idle_reg2 : STD_LOGIC;
  signal reset_modified : STD_LOGIC;
  signal reset_modified_i_1_n_0 : STD_LOGIC;
  signal rxbuferr0 : STD_LOGIC;
  signal rxbuferr_i_1_n_0 : STD_LOGIC;
  signal \^rxbufstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rxchariscomma_usr_i_1_n_0 : STD_LOGIC;
  signal rxcharisk_usr_i_1_n_0 : STD_LOGIC;
  signal \^rxclkcorcnt\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxclkcorcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxclkcorcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdisperr_usr_i_1_n_0 : STD_LOGIC;
  signal rxnotintable_usr_i_1_n_0 : STD_LOGIC;
  signal wr_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[4]\ : STD_LOGIC;
  signal wr_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr_plus1[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal wr_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal wr_enable : STD_LOGIC;
  signal wr_enable_i_1_n_0 : STD_LOGIC;
  signal wr_enable_i_2_n_0 : STD_LOGIC;
  signal wr_enable_i_3_n_0 : STD_LOGIC;
  signal wr_enable_i_4_n_0 : STD_LOGIC;
  signal wr_enable_i_5_n_0 : STD_LOGIC;
  signal wr_enable_i_6_n_0 : STD_LOGIC;
  signal wr_enable_i_7_n_0 : STD_LOGIC;
  signal wr_enable_i_8_n_0 : STD_LOGIC;
  signal wr_enable_i_9_n_0 : STD_LOGIC;
  signal wr_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_occupancy00_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_occupancy0_carry__0_n_3\ : STD_LOGIC;
  signal wr_occupancy0_carry_n_0 : STD_LOGIC;
  signal wr_occupancy0_carry_n_1 : STD_LOGIC;
  signal wr_occupancy0_carry_n_2 : STD_LOGIC;
  signal wr_occupancy0_carry_n_3 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_24_26_DOA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_27_29_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_rd_occupancy0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rd_occupancy0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wr_occupancy0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wr_occupancy0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of d16p2_wr_reg_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of d21p5_wr_reg_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of d2p2_wr_reg_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \initialize_counter[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \initialize_counter[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \initialize_counter[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \initialize_counter[4]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of k28p5_wr_reg_i_1 : label is "soft_lutpair116";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_2 : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_2 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_12_14 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_14 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_15_17 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_17 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_17 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_18_20 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_18_20 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_18_20 : label is 63;
  attribute ram_offset of ram_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_21_23 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_21_23 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_21_23 : label is 63;
  attribute ram_offset of ram_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of ram_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_24_26 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_24_26 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_24_26 : label is 63;
  attribute ram_offset of ram_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of ram_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_27_29 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_27_29 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_27_29 : label is 63;
  attribute ram_offset of ram_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of ram_reg_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_3_5 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_5 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_6_8 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_8 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_9_11 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_11 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_11 : label is 11;
  attribute SOFT_HLUTNM of \rd_addr_gray[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rd_addr_gray[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rd_addr_gray[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rd_addr_gray[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rd_addr_gray[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rd_addr_plus2[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rd_addr_plus2[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rd_addr_plus2[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of rd_enable_i_10 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of rd_enable_i_11 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of rd_enable_i_12 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of rd_enable_i_7 : label is "soft_lutpair111";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of rd_occupancy0_carry : label is 35;
  attribute ADDER_THRESHOLD of \rd_occupancy0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of remove_idle_i_4 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of remove_idle_i_5 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of rxchariscomma_usr_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of rxcharisk_usr_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rxdata_usr[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rxdata_usr[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rxdata_usr[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rxdata_usr[3]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rxdata_usr[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rxdata_usr[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rxdata_usr[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rxdata_usr[7]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of rxdisperr_usr_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of rxnotintable_usr_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \wr_addr[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wr_addr_gray[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wr_addr_gray[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \wr_addr_gray[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \wr_addr_plus1[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wr_addr_plus2[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wr_addr_plus2[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \wr_addr_plus2[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \wr_addr_plus2[4]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \wr_addr_plus2[5]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of wr_enable_i_6 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of wr_enable_i_7 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of wr_enable_i_8 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of wr_enable_i_9 : label is "soft_lutpair118";
  attribute ADDER_THRESHOLD of wr_occupancy0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wr_occupancy0_carry__0\ : label is 35;
begin
  initialize_ram_complete <= \^initialize_ram_complete\;
  initialize_ram_complete_pulse <= \^initialize_ram_complete_pulse\;
  rxbufstatus(0) <= \^rxbufstatus\(0);
  rxclkcorcnt(1 downto 0) <= \^rxclkcorcnt\(1 downto 0);
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_3_in21_in,
      I1 => p_1_in15_in,
      I2 => p_14_in,
      I3 => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      I4 => p_2_in18_in,
      O => p_25_in
    );
d16p2_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => d16p2_wr_reg_i_2_n_0,
      I1 => wr_data(0),
      I2 => wr_data(1),
      I3 => wr_data(2),
      O => p_17_in
    );
d16p2_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => wr_data(4),
      I1 => wr_data(3),
      I2 => wr_data(6),
      I3 => wr_data(5),
      I4 => wr_data(11),
      I5 => wr_data(7),
      O => d16p2_wr_reg_i_2_n_0
    );
d16p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_17_in,
      Q => d16p2_wr_reg,
      R => reset_out
    );
d21p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d21p5_wr_reg,
      Q => d21p5_wr_reg2,
      R => reset_out
    );
d21p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => d21p5_wr_reg_i_2_n_0,
      I1 => wr_data(0),
      I2 => wr_data(2),
      I3 => wr_data(1),
      O => p_13_in
    );
d21p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => wr_data(4),
      I1 => wr_data(3),
      I2 => wr_data(5),
      I3 => wr_data(6),
      I4 => wr_data(11),
      I5 => wr_data(7),
      O => d21p5_wr_reg_i_2_n_0
    );
d21p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_13_in,
      Q => d21p5_wr_reg,
      R => reset_out
    );
d2p2_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d2p2_wr_reg,
      Q => d2p2_wr_reg2,
      R => reset_out
    );
d2p2_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => d2p2_wr_reg_i_2_n_0,
      I1 => wr_data(0),
      I2 => wr_data(1),
      I3 => wr_data(2),
      O => p_10_in
    );
d2p2_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => wr_data(3),
      I1 => wr_data(4),
      I2 => wr_data(6),
      I3 => wr_data(5),
      I4 => wr_data(11),
      I5 => wr_data(7),
      O => d2p2_wr_reg_i_2_n_0
    );
d2p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_10_in,
      Q => d2p2_wr_reg,
      R => reset_out
    );
even_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => even,
      O => even_i_1_n_0
    );
even_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => '1',
      D => even_i_1_n_0,
      Q => even,
      S => reset_modified
    );
\initialize_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => initialize_counter_reg(0),
      O => \plusOp__2\(0)
    );
\initialize_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => initialize_counter_reg(0),
      I1 => initialize_counter_reg(1),
      O => \plusOp__2\(1)
    );
\initialize_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => initialize_counter_reg(0),
      I1 => initialize_counter_reg(1),
      I2 => initialize_counter_reg(2),
      O => \plusOp__2\(2)
    );
\initialize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => initialize_counter_reg(1),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(2),
      I3 => initialize_counter_reg(3),
      O => \plusOp__2\(3)
    );
\initialize_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => initialize_ram,
      I1 => initialize_counter_reg(1),
      I2 => initialize_counter_reg(0),
      I3 => initialize_counter_reg(4),
      I4 => initialize_counter_reg(3),
      I5 => initialize_counter_reg(2),
      O => initialize_counter0
    );
\initialize_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => initialize_counter_reg(2),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(1),
      I3 => initialize_counter_reg(3),
      I4 => initialize_counter_reg(4),
      O => \plusOp__2\(4)
    );
\initialize_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(0),
      Q => initialize_counter_reg(0),
      R => SR(0)
    );
\initialize_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(1),
      Q => initialize_counter_reg(1),
      R => SR(0)
    );
\initialize_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(2),
      Q => initialize_counter_reg(2),
      R => SR(0)
    );
\initialize_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(3),
      Q => initialize_counter_reg(3),
      R => SR(0)
    );
\initialize_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(4),
      Q => initialize_counter_reg(4),
      R => SR(0)
    );
initialize_ram_complete_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => initialize_counter_reg(1),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(4),
      I3 => initialize_counter_reg(3),
      I4 => initialize_counter_reg(2),
      I5 => \^initialize_ram_complete\,
      O => initialize_ram_complete_i_2_n_0
    );
initialize_ram_complete_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => \initialize_ram_complete_reg__0\,
      O => initialize_ram_complete_pulse0
    );
initialize_ram_complete_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_pulse0,
      Q => \^initialize_ram_complete_pulse\,
      R => SR(0)
    );
initialize_ram_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_i_2_n_0,
      Q => \^initialize_ram_complete\,
      R => SR(0)
    );
initialize_ram_complete_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \^initialize_ram_complete\,
      Q => \initialize_ram_complete_reg__0\,
      R => SR(0)
    );
initialize_ram_complete_sync_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => initialize_ram_complete_sync,
      Q => initialize_ram_complete_sync_reg1,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => initialize_ram_complete_sync_ris_edg0,
      Q => initialize_ram_complete_sync_ris_edg,
      R => '0'
    );
initialize_ram_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => initialize_ram,
      O => initialize_ram_i_1_n_0
    );
initialize_ram_reg: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_i_1_n_0,
      Q => initialize_ram,
      S => SR(0)
    );
insert_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400400040004000"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => insert_idle_i_1_n_0
    );
insert_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => insert_idle_i_1_n_0,
      Q => insert_idle,
      R => '0'
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => insert_idle,
      Q => \insert_idle_reg__0\,
      R => reset_modified
    );
k28p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => k28p5_wr_reg,
      Q => k28p5_wr_reg2,
      R => reset_out
    );
k28p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => k28p5_wr_reg_i_2_n_0,
      I1 => wr_data(16),
      I2 => wr_data(18),
      I3 => wr_data(17),
      O => p_18_in
    );
k28p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => wr_data(19),
      I1 => wr_data(20),
      I2 => wr_data(21),
      I3 => wr_data(22),
      I4 => wr_data(27),
      I5 => wr_data(23),
      O => k28p5_wr_reg_i_2_n_0
    );
k28p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_18_in,
      Q => k28p5_wr_reg,
      R => reset_out
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(0),
      DIB => wr_data_reg(1),
      DIC => wr_data_reg(2),
      DID => '0',
      DOA => dpo(0),
      DOB => dpo(1),
      DOC => dpo(2),
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(12),
      DIB => wr_data_reg(13),
      DIC => '0',
      DID => '0',
      DOA => dpo(12),
      DOB => dpo(13),
      DOC => NLW_ram_reg_0_63_12_14_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => '0',
      DIB => wr_data_reg(16),
      DIC => wr_data_reg(17),
      DID => '0',
      DOA => NLW_ram_reg_0_63_15_17_DOA_UNCONNECTED,
      DOB => dpo(16),
      DOC => dpo(17),
      DOD => NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(18),
      DIB => wr_data_reg(19),
      DIC => wr_data_reg(20),
      DID => '0',
      DOA => dpo(18),
      DOB => dpo(19),
      DOC => dpo(20),
      DOD => NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(21),
      DIB => wr_data_reg(22),
      DIC => wr_data_reg(23),
      DID => '0',
      DOA => dpo(21),
      DOB => dpo(22),
      DOC => dpo(23),
      DOD => NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => '0',
      DIB => wr_data_reg(25),
      DIC => wr_data_reg(26),
      DID => '0',
      DOA => NLW_ram_reg_0_63_24_26_DOA_UNCONNECTED,
      DOB => dpo(25),
      DOC => dpo(26),
      DOD => NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(27),
      DIB => wr_data_reg(28),
      DIC => '0',
      DID => '0',
      DOA => dpo(27),
      DOB => dpo(28),
      DOC => NLW_ram_reg_0_63_27_29_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(3),
      DIB => wr_data_reg(4),
      DIC => wr_data_reg(5),
      DID => '0',
      DOA => dpo(3),
      DOB => dpo(4),
      DOC => dpo(5),
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(6),
      DIB => wr_data_reg(7),
      DIC => '0',
      DID => '0',
      DOA => dpo(6),
      DOB => dpo(7),
      DOC => NLW_ram_reg_0_63_6_8_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(9),
      DIB => wr_data_reg(10),
      DIC => wr_data_reg(11),
      DID => '0',
      DOA => dpo(9),
      DOB => dpo(10),
      DOC => dpo(11),
      DOD => NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
\rd_addr_gray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \rd_addr_gray[0]_i_1_n_0\
    );
\rd_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in,
      O => \rd_addr_gray[1]_i_1_n_0\
    );
\rd_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      O => \rd_addr_gray[2]_i_1_n_0\
    );
\rd_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in_0,
      O => \rd_addr_gray[3]_i_1_n_0\
    );
\rd_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in_0,
      I1 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \rd_addr_gray[4]_i_1_n_0\
    );
\rd_addr_gray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => rd_addr_gray(0),
      R => reset_modified
    );
\rd_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[1]_i_1_n_0\,
      Q => rd_addr_gray(1),
      R => reset_modified
    );
\rd_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[2]_i_1_n_0\,
      Q => rd_addr_gray(2),
      R => reset_modified
    );
\rd_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[3]_i_1_n_0\,
      Q => rd_addr_gray(3),
      R => reset_modified
    );
\rd_addr_gray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[4]_i_1_n_0\,
      Q => rd_addr_gray(4),
      R => reset_modified
    );
\rd_addr_gray_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_plus2_reg_n_0_[5]\,
      Q => rd_addr_gray(5),
      R => reset_modified
    );
\rd_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[0]\,
      Q => rd_addr_plus1(0),
      S => reset_modified
    );
\rd_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_1_in,
      Q => rd_addr_plus1(1),
      R => reset_modified
    );
\rd_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_2_in,
      Q => rd_addr_plus1(2),
      R => reset_modified
    );
\rd_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_3_in,
      Q => rd_addr_plus1(3),
      R => reset_modified
    );
\rd_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_4_in_0,
      Q => rd_addr_plus1(4),
      R => reset_modified
    );
\rd_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[5]\,
      Q => rd_addr_plus1(5),
      R => reset_modified
    );
\rd_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      O => \plusOp__1\(0)
    );
\rd_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => p_2_in,
      O => \plusOp__1\(2)
    );
\rd_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in,
      I3 => p_3_in,
      O => \plusOp__1\(3)
    );
\rd_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_4_in_0,
      O => \plusOp__1\(4)
    );
\rd_addr_plus2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_4_in_0,
      I1 => p_3_in,
      I2 => p_1_in,
      I3 => \rd_addr_plus2_reg_n_0_[0]\,
      I4 => p_2_in,
      I5 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \plusOp__1\(5)
    );
\rd_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(0),
      Q => \rd_addr_plus2_reg_n_0_[0]\,
      R => reset_modified
    );
\rd_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => p_1_in,
      S => reset_modified
    );
\rd_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(2),
      Q => p_2_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(3),
      Q => p_3_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(4),
      Q => p_4_in_0,
      R => reset_modified
    );
\rd_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(5),
      Q => \rd_addr_plus2_reg_n_0_[5]\,
      R => reset_modified
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(0),
      Q => rd_addr(0),
      R => reset_modified
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(1),
      Q => rd_addr(1),
      R => reset_modified
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(2),
      Q => rd_addr(2),
      R => reset_modified
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(3),
      Q => rd_addr(3),
      R => reset_modified
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(4),
      Q => rd_addr(4),
      R => reset_modified
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(5),
      Q => rd_addr(5),
      R => reset_modified
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(0),
      Q => rd_data(0),
      R => reset_modified
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(10),
      Q => rd_data(10),
      R => reset_modified
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(11),
      Q => rd_data(11),
      R => reset_modified
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(12),
      Q => rd_data(12),
      R => reset_modified
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(13),
      Q => rd_data(13),
      R => reset_modified
    );
\rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(16),
      Q => rd_data(16),
      R => reset_modified
    );
\rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(17),
      Q => rd_data(17),
      R => reset_modified
    );
\rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(18),
      Q => rd_data(18),
      R => reset_modified
    );
\rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(19),
      Q => rd_data(19),
      R => reset_modified
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(1),
      Q => rd_data(1),
      R => reset_modified
    );
\rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(20),
      Q => rd_data(20),
      R => reset_modified
    );
\rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(21),
      Q => rd_data(21),
      R => reset_modified
    );
\rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(22),
      Q => rd_data(22),
      R => reset_modified
    );
\rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(23),
      Q => rd_data(23),
      R => reset_modified
    );
\rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(25),
      Q => rd_data(25),
      R => reset_modified
    );
\rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(26),
      Q => rd_data(26),
      R => reset_modified
    );
\rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(27),
      Q => rd_data(27),
      R => reset_modified
    );
\rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(28),
      Q => \rd_data_reg_n_0_[28]\,
      R => reset_modified
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(2),
      Q => rd_data(2),
      R => reset_modified
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(3),
      Q => rd_data(3),
      R => reset_modified
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(4),
      Q => rd_data(4),
      R => reset_modified
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(5),
      Q => rd_data(5),
      R => reset_modified
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(6),
      Q => rd_data(6),
      R => reset_modified
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(7),
      Q => rd_data(7),
      R => reset_modified
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(9),
      Q => rd_data(9),
      R => reset_modified
    );
\rd_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(0),
      Q => rd_data_reg(0),
      R => reset_modified
    );
\rd_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(10),
      Q => rd_data_reg(10),
      R => reset_modified
    );
\rd_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(11),
      Q => rd_data_reg(11),
      R => reset_modified
    );
\rd_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(12),
      Q => rd_data_reg(12),
      R => reset_modified
    );
\rd_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(13),
      Q => rd_data_reg(13),
      R => reset_modified
    );
\rd_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(16),
      Q => rd_data_reg(16),
      R => reset_modified
    );
\rd_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(17),
      Q => rd_data_reg(17),
      R => reset_modified
    );
\rd_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(18),
      Q => rd_data_reg(18),
      R => reset_modified
    );
\rd_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(19),
      Q => rd_data_reg(19),
      R => reset_modified
    );
\rd_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(1),
      Q => rd_data_reg(1),
      R => reset_modified
    );
\rd_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(20),
      Q => rd_data_reg(20),
      R => reset_modified
    );
\rd_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(21),
      Q => rd_data_reg(21),
      R => reset_modified
    );
\rd_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(22),
      Q => rd_data_reg(22),
      R => reset_modified
    );
\rd_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(23),
      Q => rd_data_reg(23),
      R => reset_modified
    );
\rd_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(25),
      Q => rd_data_reg(25),
      R => reset_modified
    );
\rd_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(26),
      Q => rd_data_reg(26),
      R => reset_modified
    );
\rd_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(27),
      Q => rd_data_reg(27),
      R => reset_modified
    );
\rd_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_data_reg_n_0_[28]\,
      Q => rd_data_reg(28),
      R => reset_modified
    );
\rd_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(2),
      Q => rd_data_reg(2),
      R => reset_modified
    );
\rd_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(3),
      Q => rd_data_reg(3),
      R => reset_modified
    );
\rd_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(4),
      Q => rd_data_reg(4),
      R => reset_modified
    );
\rd_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(5),
      Q => rd_data_reg(5),
      R => reset_modified
    );
\rd_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(6),
      Q => rd_data_reg(6),
      R => reset_modified
    );
\rd_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(7),
      Q => rd_data_reg(7),
      R => reset_modified
    );
\rd_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(9),
      Q => rd_data_reg(9),
      R => reset_modified
    );
rd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044044404440444"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => rd_enable_i_1_n_0
    );
rd_enable_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      O => rd_enable_i_10_n_0
    );
rd_enable_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rd_data(6),
      I1 => rd_data(7),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_11_n_0
    );
rd_enable_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rd_data(7),
      I1 => rd_data(6),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_12_n_0
    );
rd_enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rd_data(1),
      I1 => rd_data(0),
      I2 => rd_data(3),
      I3 => rd_data(2),
      I4 => rd_enable_i_6_n_0,
      I5 => rd_enable_i_7_n_0,
      O => rd_enable_i_2_n_0
    );
rd_enable_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => rd_enable_i_8_n_0,
      I1 => rd_data(16),
      I2 => rd_data(18),
      I3 => rd_data(17),
      O => p_4_in
    );
rd_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => rd_occupancy(4),
      I1 => rd_occupancy(5),
      I2 => rd_data(3),
      I3 => rd_data(11),
      I4 => rd_enable_i_9_n_0,
      I5 => rd_enable_i_10_n_0,
      O => rd_enable_i_4_n_0
    );
rd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08300800"
    )
        port map (
      I0 => rd_enable_i_11_n_0,
      I1 => rd_data(2),
      I2 => rd_data(1),
      I3 => rd_data(0),
      I4 => rd_enable_i_12_n_0,
      O => rd_enable_i_5_n_0
    );
rd_enable_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => rd_data(4),
      I1 => rd_data(5),
      I2 => rd_data(6),
      I3 => rd_data(7),
      I4 => rd_occupancy(5),
      I5 => rd_data(11),
      O => rd_enable_i_6_n_0
    );
rd_enable_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      I2 => rd_occupancy(0),
      I3 => rd_occupancy(1),
      I4 => rd_occupancy(4),
      O => rd_enable_i_7_n_0
    );
rd_enable_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => rd_data(19),
      I1 => rd_data(20),
      I2 => rd_data(21),
      I3 => rd_data(22),
      I4 => rd_data(27),
      I5 => rd_data(23),
      O => rd_enable_i_8_n_0
    );
rd_enable_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      O => rd_enable_i_9_n_0
    );
rd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_enable_i_1_n_0,
      Q => rd_enable,
      R => '0'
    );
rd_occupancy0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_occupancy0_carry_n_0,
      CO(2) => rd_occupancy0_carry_n_1,
      CO(1) => rd_occupancy0_carry_n_2,
      CO(0) => rd_occupancy0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => gray_to_bin(3 downto 0),
      O(3 downto 0) => rd_occupancy01_out(3 downto 0),
      S(3) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      S(2) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      S(1) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\
    );
\rd_occupancy0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rd_occupancy0_carry_n_0,
      CO(3 downto 1) => \NLW_rd_occupancy0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rd_occupancy0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => gray_to_bin(4),
      O(3 downto 2) => \NLW_rd_occupancy0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => rd_occupancy01_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\
    );
\rd_occupancy0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I1 => data_out,
      O => gray_to_bin(4)
    );
rd_occupancy0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in30_in,
      I1 => data_out,
      I2 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      O => gray_to_bin(3)
    );
rd_occupancy0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_2_in33_in,
      I1 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I2 => data_out,
      I3 => p_1_in30_in,
      O => gray_to_bin(2)
    );
rd_occupancy0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_3_in36_in,
      I1 => p_1_in30_in,
      I2 => data_out,
      I3 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I4 => p_2_in33_in,
      O => gray_to_bin(1)
    );
rd_occupancy0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\,
      I1 => p_2_in33_in,
      I2 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I3 => data_out,
      I4 => p_1_in30_in,
      I5 => p_3_in36_in,
      O => gray_to_bin(0)
    );
\rd_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(0),
      Q => rd_occupancy(0),
      R => reset_modified
    );
\rd_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(1),
      Q => rd_occupancy(1),
      R => reset_modified
    );
\rd_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(2),
      Q => rd_occupancy(2),
      R => reset_modified
    );
\rd_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(3),
      Q => rd_occupancy(3),
      R => reset_modified
    );
\rd_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(4),
      Q => rd_occupancy(4),
      R => reset_modified
    );
\rd_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(5),
      Q => rd_occupancy(5),
      S => reset_modified
    );
\reclock_rd_addrgray[0].sync_rd_addrgray\: entity work.gig_ethernet_pcs_pma_1_sync_block
     port map (
      Q(0) => rd_addr_gray(0),
      data_out => \reclock_rd_addrgray[0].sync_rd_addrgray_n_0\,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[1].sync_rd_addrgray\: entity work.gig_ethernet_pcs_pma_1_sync_block_5
     port map (
      Q(0) => wr_addr(0),
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\,
      data_out => \reclock_rd_addrgray[0].sync_rd_addrgray_n_0\,
      data_sync_reg1_0(0) => rd_addr_gray(1),
      data_sync_reg6_0 => p_3_in21_in,
      p_25_in => p_25_in,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[2].sync_rd_addrgray\: entity work.gig_ethernet_pcs_pma_1_sync_block_6
     port map (
      Q(0) => wr_addr(1),
      S(0) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      data_out => p_2_in18_in,
      data_sync_reg1_0(0) => rd_addr_gray(2),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      \wr_occupancy_reg[3]_0\ => p_14_in,
      \wr_occupancy_reg[3]_1\ => p_1_in15_in,
      \wr_occupancy_reg[3]_2\ => p_3_in21_in
    );
\reclock_rd_addrgray[3].sync_rd_addrgray\: entity work.gig_ethernet_pcs_pma_1_sync_block_7
     port map (
      Q(0) => wr_addr(2),
      S(0) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      data_out => p_1_in15_in,
      data_sync_reg1_0(0) => rd_addr_gray(3),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => p_14_in,
      \wr_occupancy_reg[3]_0\ => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      \wr_occupancy_reg[3]_1\ => p_2_in18_in
    );
\reclock_rd_addrgray[4].sync_rd_addrgray\: entity work.gig_ethernet_pcs_pma_1_sync_block_8
     port map (
      Q(0) => wr_addr(3),
      S(0) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      data_out => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      data_sync_reg1_0(0) => rd_addr_gray(4),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => p_14_in,
      \wr_occupancy_reg[3]_0\ => p_1_in15_in
    );
\reclock_rd_addrgray[5].sync_rd_addrgray\: entity work.gig_ethernet_pcs_pma_1_sync_block_9
     port map (
      ADDRD(1 downto 0) => wr_addr(5 downto 4),
      Q(0) => rd_addr_gray(5),
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\,
      data_out => p_14_in,
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[5]\ => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\
    );
\reclock_wr_addrgray[0].sync_wr_addrgray\: entity work.gig_ethernet_pcs_pma_1_sync_block_10
     port map (
      Q(0) => \wr_addr_gray_reg_n_0_[0]\,
      data_out => \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[1].sync_wr_addrgray\: entity work.gig_ethernet_pcs_pma_1_sync_block_11
     port map (
      DI(0) => gray_to_bin(1),
      Q(0) => rd_addr(0),
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\,
      data_out => \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[1]\,
      data_sync_reg6_0 => p_3_in36_in,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[2].sync_wr_addrgray\: entity work.gig_ethernet_pcs_pma_1_sync_block_12
     port map (
      Q(0) => rd_addr(1),
      S(0) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      data_out => p_2_in33_in,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[2]\,
      \rd_occupancy_reg[3]\ => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      \rd_occupancy_reg[3]_0\ => data_out,
      \rd_occupancy_reg[3]_1\ => p_1_in30_in,
      \rd_occupancy_reg[3]_2\ => p_3_in36_in,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[3].sync_wr_addrgray\: entity work.gig_ethernet_pcs_pma_1_sync_block_13
     port map (
      Q(0) => rd_addr(2),
      S(0) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      data_out => p_1_in30_in,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[3]\,
      \rd_occupancy_reg[3]\ => data_out,
      \rd_occupancy_reg[3]_0\ => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      \rd_occupancy_reg[3]_1\ => p_2_in33_in,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[4].sync_wr_addrgray\: entity work.gig_ethernet_pcs_pma_1_sync_block_14
     port map (
      Q(0) => rd_addr(3),
      S(0) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      data_out => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[4]\,
      \rd_occupancy_reg[3]\ => data_out,
      \rd_occupancy_reg[3]_0\ => p_1_in30_in,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[5].sync_wr_addrgray\: entity work.gig_ethernet_pcs_pma_1_sync_block_15
     port map (
      Q(1 downto 0) => rd_addr(5 downto 4),
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\,
      data_out => data_out,
      data_sync_reg1_0(0) => data_in,
      \rd_occupancy_reg[5]\ => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      userclk2 => userclk2
    );
remove_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAA0000"
    )
        port map (
      I0 => remove_idle_i_2_n_0,
      I1 => wr_enable_i_4_n_0,
      I2 => remove_idle_i_3_n_0,
      I3 => wr_enable_i_2_n_0,
      I4 => \^initialize_ram_complete\,
      I5 => remove_idle,
      O => remove_idle_i_1_n_0
    );
remove_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => d16p2_wr_reg_i_2_n_0,
      I1 => remove_idle_i_4_n_0,
      I2 => wr_enable_i_9_n_0,
      I3 => wr_enable_i_8_n_0,
      I4 => remove_idle_i_5_n_0,
      I5 => k28p5_wr_reg_i_2_n_0,
      O => remove_idle_i_2_n_0
    );
remove_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FFFFFFFFFF"
    )
        port map (
      I0 => d2p2_wr_reg2,
      I1 => d21p5_wr_reg2,
      I2 => wr_data(17),
      I3 => wr_data(18),
      I4 => wr_data(16),
      I5 => k28p5_wr_reg_i_2_n_0,
      O => remove_idle_i_3_n_0
    );
remove_idle_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => wr_data(2),
      I1 => wr_data(1),
      I2 => wr_data(0),
      O => remove_idle_i_4_n_0
    );
remove_idle_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wr_data(17),
      I1 => wr_data(18),
      I2 => wr_data(16),
      O => remove_idle_i_5_n_0
    );
remove_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_i_1_n_0,
      Q => remove_idle,
      R => reset_out
    );
remove_idle_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => remove_idle_reg1,
      R => reset_out
    );
remove_idle_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_reg1,
      Q => remove_idle_reg2,
      R => reset_out
    );
reset_modified_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => mgt_rx_reset,
      I1 => initialize_ram_complete_sync_ris_edg,
      I2 => reset_modified,
      O => reset_modified_i_1_n_0
    );
reset_modified_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_modified_i_1_n_0,
      Q => reset_modified,
      R => '0'
    );
rxbuferr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rxbuferr0,
      I1 => \^rxbufstatus\(0),
      O => rxbuferr_i_1_n_0
    );
rxbuferr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000007"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      I2 => rd_occupancy(5),
      I3 => rd_occupancy(4),
      I4 => rd_occupancy(3),
      I5 => rd_occupancy(2),
      O => rxbuferr0
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxbuferr_i_1_n_0,
      Q => \^rxbufstatus\(0),
      R => reset_modified
    );
rxchariscomma_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(28),
      I1 => even,
      I2 => rd_data_reg(12),
      O => rxchariscomma_usr_i_1_n_0
    );
rxchariscomma_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxchariscomma_usr_i_1_n_0,
      Q => rxchariscomma(0),
      R => reset_modified
    );
rxcharisk_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(27),
      I1 => even,
      I2 => rd_data_reg(11),
      O => rxcharisk_usr_i_1_n_0
    );
rxcharisk_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxcharisk_usr_i_1_n_0,
      Q => rxcharisk(0),
      R => reset_modified
    );
\rxclkcorcnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \insert_idle_reg__0\,
      I1 => rd_data_reg(13),
      I2 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[0]_i_1_n_0\
    );
\rxclkcorcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => reset_modified,
      I1 => \insert_idle_reg__0\,
      I2 => rd_data_reg(13),
      I3 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[2]_i_1_n_0\
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxclkcorcnt[0]_i_1_n_0\,
      Q => \^rxclkcorcnt\(0),
      R => reset_modified
    );
\rxclkcorcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxclkcorcnt[2]_i_1_n_0\,
      Q => \^rxclkcorcnt\(1),
      R => '0'
    );
\rxdata_usr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(16),
      I1 => even,
      I2 => rd_data_reg(0),
      O => \rxdata_usr[0]_i_1_n_0\
    );
\rxdata_usr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(17),
      I1 => even,
      I2 => rd_data_reg(1),
      O => \rxdata_usr[1]_i_1_n_0\
    );
\rxdata_usr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(18),
      I1 => even,
      I2 => rd_data_reg(2),
      O => \rxdata_usr[2]_i_1_n_0\
    );
\rxdata_usr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(19),
      I1 => even,
      I2 => rd_data_reg(3),
      O => \rxdata_usr[3]_i_1_n_0\
    );
\rxdata_usr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(20),
      I1 => even,
      I2 => rd_data_reg(4),
      O => \rxdata_usr[4]_i_1_n_0\
    );
\rxdata_usr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(21),
      I1 => even,
      I2 => rd_data_reg(5),
      O => \rxdata_usr[5]_i_1_n_0\
    );
\rxdata_usr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(22),
      I1 => even,
      I2 => rd_data_reg(6),
      O => \rxdata_usr[6]_i_1_n_0\
    );
\rxdata_usr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(23),
      I1 => even,
      I2 => rd_data_reg(7),
      O => \rxdata_usr[7]_i_1_n_0\
    );
\rxdata_usr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[0]_i_1_n_0\,
      Q => Q(0),
      R => reset_modified
    );
\rxdata_usr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[1]_i_1_n_0\,
      Q => Q(1),
      R => reset_modified
    );
\rxdata_usr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[2]_i_1_n_0\,
      Q => Q(2),
      R => reset_modified
    );
\rxdata_usr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[3]_i_1_n_0\,
      Q => Q(3),
      R => reset_modified
    );
\rxdata_usr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[4]_i_1_n_0\,
      Q => Q(4),
      R => reset_modified
    );
\rxdata_usr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[5]_i_1_n_0\,
      Q => Q(5),
      R => reset_modified
    );
\rxdata_usr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[6]_i_1_n_0\,
      Q => Q(6),
      R => reset_modified
    );
\rxdata_usr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[7]_i_1_n_0\,
      Q => Q(7),
      R => reset_modified
    );
rxdisperr_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(26),
      I1 => even,
      I2 => rd_data_reg(10),
      O => rxdisperr_usr_i_1_n_0
    );
rxdisperr_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxdisperr_usr_i_1_n_0,
      Q => rxdisperr(0),
      R => reset_modified
    );
rxnotintable_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(25),
      I1 => even,
      I2 => rd_data_reg(9),
      O => rxnotintable_usr_i_1_n_0
    );
rxnotintable_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxnotintable_usr_i_1_n_0,
      Q => rxnotintable(0),
      R => reset_modified
    );
start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      Q => start,
      R => '0'
    );
sync_initialize_ram_comp: entity work.gig_ethernet_pcs_pma_1_sync_block_16
     port map (
      data_in => \^initialize_ram_complete\,
      data_out => initialize_ram_complete_sync,
      initialize_ram_complete_sync_reg1 => initialize_ram_complete_sync_reg1,
      initialize_ram_complete_sync_ris_edg0 => initialize_ram_complete_sync_ris_edg0,
      userclk2 => userclk2
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => wr_addr_plus1(5),
      I1 => wr_enable,
      I2 => \^initialize_ram_complete_pulse\,
      I3 => wr_addr(5),
      O => \wr_addr[5]_i_1_n_0\
    );
\wr_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in,
      I1 => p_2_in6_in,
      O => bin_to_gray(1)
    );
\wr_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in6_in,
      I1 => p_3_in8_in,
      O => bin_to_gray(2)
    );
\wr_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in8_in,
      I1 => p_4_in10_in,
      O => bin_to_gray(3)
    );
\wr_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in10_in,
      I1 => \wr_addr_plus2_reg_n_0_[5]\,
      O => bin_to_gray(4)
    );
\wr_addr_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => plusOp(1),
      Q => \wr_addr_gray_reg_n_0_[0]\,
      S => reset_out
    );
\wr_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(1),
      Q => \wr_addr_gray_reg_n_0_[1]\,
      R => reset_out
    );
\wr_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(2),
      Q => \wr_addr_gray_reg_n_0_[2]\,
      R => reset_out
    );
\wr_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(3),
      Q => \wr_addr_gray_reg_n_0_[3]\,
      R => reset_out
    );
\wr_addr_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(4),
      Q => \wr_addr_gray_reg_n_0_[4]\,
      S => reset_out
    );
\wr_addr_gray_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2_reg_n_0_[5]\,
      Q => data_in,
      S => reset_out
    );
\wr_addr_plus1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[5]\,
      I1 => wr_enable,
      I2 => \^initialize_ram_complete_pulse\,
      I3 => wr_addr_plus1(5),
      O => \wr_addr_plus1[5]_i_1_n_0\
    );
\wr_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2_reg_n_0_[0]\,
      Q => wr_addr_plus1(0),
      S => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_1_in4_in,
      Q => wr_addr_plus1(1),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_2_in6_in,
      Q => wr_addr_plus1(2),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_3_in8_in,
      Q => wr_addr_plus1(3),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_4_in10_in,
      Q => wr_addr_plus1(4),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus1[5]_i_1_n_0\,
      Q => wr_addr_plus1(5),
      R => reset_out
    );
\wr_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      O => plusOp(0)
    );
\wr_addr_plus2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in4_in,
      O => plusOp(1)
    );
\wr_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in4_in,
      I2 => p_2_in6_in,
      O => plusOp(2)
    );
\wr_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in4_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in6_in,
      I3 => p_3_in8_in,
      O => plusOp(3)
    );
\wr_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in6_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in4_in,
      I3 => p_3_in8_in,
      I4 => p_4_in10_in,
      O => plusOp(4)
    );
\wr_addr_plus2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF80"
    )
        port map (
      I0 => p_4_in10_in,
      I1 => \wr_addr_plus2[5]_i_2_n_0\,
      I2 => wr_enable,
      I3 => \^initialize_ram_complete_pulse\,
      I4 => \wr_addr_plus2_reg_n_0_[5]\,
      O => \wr_addr_plus2[5]_i_1_n_0\
    );
\wr_addr_plus2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_3_in8_in,
      I1 => p_1_in4_in,
      I2 => \wr_addr_plus2_reg_n_0_[0]\,
      I3 => p_2_in6_in,
      O => \wr_addr_plus2[5]_i_2_n_0\
    );
\wr_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(0),
      Q => \wr_addr_plus2_reg_n_0_[0]\,
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(1),
      Q => p_1_in4_in,
      S => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(2),
      Q => p_2_in6_in,
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(3),
      Q => p_3_in8_in,
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(4),
      Q => p_4_in10_in,
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2[5]_i_1_n_0\,
      Q => \wr_addr_plus2_reg_n_0_[5]\,
      R => reset_out
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(0),
      Q => wr_addr(0),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(1),
      Q => wr_addr(1),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(2),
      Q => wr_addr(2),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(3),
      Q => wr_addr(3),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(4),
      Q => wr_addr(4),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr[5]_i_1_n_0\,
      Q => wr_addr(5),
      R => reset_out
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(0),
      Q => wr_data(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(9),
      Q => wr_data(10),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(10),
      Q => wr_data(11),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(11),
      Q => wr_data(12),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(12),
      Q => wr_data(16),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(13),
      Q => wr_data(17),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(14),
      Q => wr_data(18),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(15),
      Q => wr_data(19),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(1),
      Q => wr_data(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(16),
      Q => wr_data(20),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(17),
      Q => wr_data(21),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(18),
      Q => wr_data(22),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(19),
      Q => wr_data(23),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(20),
      Q => wr_data(25),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(21),
      Q => wr_data(26),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(22),
      Q => wr_data(27),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(23),
      Q => wr_data(28),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(2),
      Q => wr_data(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(3),
      Q => wr_data(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(4),
      Q => wr_data(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(5),
      Q => wr_data(5),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(6),
      Q => wr_data(6),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(7),
      Q => wr_data(7),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(8),
      Q => wr_data(9),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(0),
      Q => wr_data_reg(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(10),
      Q => wr_data_reg(10),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(11),
      Q => wr_data_reg(11),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(12),
      Q => wr_data_reg(12),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => wr_data_reg(13),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(16),
      Q => wr_data_reg(16),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(17),
      Q => wr_data_reg(17),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(18),
      Q => wr_data_reg(18),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(19),
      Q => wr_data_reg(19),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(1),
      Q => wr_data_reg(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(20),
      Q => wr_data_reg(20),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(21),
      Q => wr_data_reg(21),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(22),
      Q => wr_data_reg(22),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(23),
      Q => wr_data_reg(23),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(25),
      Q => wr_data_reg(25),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(26),
      Q => wr_data_reg(26),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(27),
      Q => wr_data_reg(27),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(28),
      Q => wr_data_reg(28),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(2),
      Q => wr_data_reg(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(3),
      Q => wr_data_reg(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(4),
      Q => wr_data_reg(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(5),
      Q => wr_data_reg(5),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(6),
      Q => wr_data_reg(6),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(7),
      Q => wr_data_reg(7),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(9),
      Q => wr_data_reg(9),
      R => \wr_data_reg_reg[0]_0\(0)
    );
wr_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FFFDFFFFFFFFF"
    )
        port map (
      I0 => wr_enable_i_2_n_0,
      I1 => wr_enable_i_3_n_0,
      I2 => p_18_in,
      I3 => wr_enable_i_4_n_0,
      I4 => wr_enable_i_5_n_0,
      I5 => \^initialize_ram_complete\,
      O => wr_enable_i_1_n_0
    );
wr_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => wr_occupancy(4),
      I1 => remove_idle_reg2,
      I2 => wr_occupancy(5),
      I3 => remove_idle_reg1,
      I4 => wr_enable_i_6_n_0,
      O => wr_enable_i_2_n_0
    );
wr_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d21p5_wr_reg2,
      I1 => d2p2_wr_reg2,
      O => wr_enable_i_3_n_0
    );
wr_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFABFFFFFFFBFFF"
    )
        port map (
      I0 => wr_enable_i_7_n_0,
      I1 => d21p5_wr_reg_i_2_n_0,
      I2 => wr_data(0),
      I3 => wr_data(2),
      I4 => wr_data(1),
      I5 => d2p2_wr_reg_i_2_n_0,
      O => wr_enable_i_4_n_0
    );
wr_enable_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => wr_enable_i_8_n_0,
      I1 => wr_enable_i_9_n_0,
      I2 => wr_data(2),
      I3 => wr_data(1),
      I4 => wr_data(0),
      I5 => d16p2_wr_reg_i_2_n_0,
      O => wr_enable_i_5_n_0
    );
wr_enable_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_occupancy(0),
      I1 => wr_occupancy(3),
      I2 => wr_occupancy(2),
      I3 => wr_occupancy(1),
      O => wr_enable_i_6_n_0
    );
wr_enable_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => remove_idle,
      I1 => k28p5_wr_reg2,
      O => wr_enable_i_7_n_0
    );
wr_enable_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_occupancy(2),
      I1 => wr_occupancy(1),
      I2 => wr_occupancy(4),
      I3 => wr_occupancy(3),
      O => wr_enable_i_8_n_0
    );
wr_enable_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => d16p2_wr_reg,
      I1 => wr_occupancy(5),
      I2 => remove_idle,
      I3 => k28p5_wr_reg,
      O => wr_enable_i_9_n_0
    );
wr_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_enable_i_1_n_0,
      Q => wr_enable,
      R => reset_out
    );
wr_occupancy0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => wr_occupancy0_carry_n_0,
      CO(2) => wr_occupancy0_carry_n_1,
      CO(1) => wr_occupancy0_carry_n_2,
      CO(0) => wr_occupancy0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => wr_addr(3 downto 0),
      O(3 downto 0) => wr_occupancy00_out(3 downto 0),
      S(3) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      S(2) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      S(1) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\
    );
\wr_occupancy0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => wr_occupancy0_carry_n_0,
      CO(3 downto 1) => \NLW_wr_occupancy0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \wr_occupancy0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => wr_addr(4),
      O(3 downto 2) => \NLW_wr_occupancy0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => wr_occupancy00_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\
    );
\wr_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(0),
      Q => wr_occupancy(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(1),
      Q => wr_occupancy(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(2),
      Q => wr_occupancy(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(3),
      Q => wr_occupancy(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(4),
      Q => wr_occupancy(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(5),
      Q => wr_occupancy(5),
      S => \wr_data_reg_reg[0]_0\(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JxZW79a+1dkW0qGTC4J4k6zcwv4nuXc0kO2WXhw7AuUlaKtuzg37aQwJnE9h5pX8k2hGi7Qvprir
3GYS4JRFvvlYqkQ+j/qBsfCSxawKHbwAYO/pNfD7A0jTaAGUks2lgK0Uti0SoAnfVzT1EPzGGBOW
fuMoV6X7zHZT8q0zQto=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G4idh8B6//k+RYHvTO61vdaHOwMo1maG3NmRdu0py5KnF0o3Th1DCF3B1/ANOncjZrNRk9oA4DAe
gEK6ryr2OUOP1iyUCl2DW0CdJ8GnX+gMPwYsUv8q9QV3wSMyuY4ThVBybwX5wuPFp52CMkHvGej+
wSTbFDbU0Z04XqrUpi8vL123VLpDgP4tHOoeV1XbICHPjWvj/p3E36+4mrzMYtRv1A55AEZnS+8m
/aEvBgiyxYoEbZu0ryP0Cgxj0Xutbq74VqZ6XqKC+Lo4sW0NRsLXJ8W4F0PjbAVatYAEtEJMPydw
hT/cRiXN0g+G/3qOyhVxaIXmvMdoZDblx8HPXw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Huw8aOCaW7iSZG69HEWmyvFNJvBUWnAERD26KdkWIfm0nq96TxR/D9hBnKvP/6IUMM/CayB8eo0e
Fu3KgEPF68xVBA1uQ0AjpXkCMnEFZdCZFVxlryfaVTpIM6Ymw+dBtct7wR16Gp7Q5qHvx2juWSlT
RhBtQd2hXAeC6LftkNU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EBIXO6UZav9DhR9H5M3wktjahDa8pbKNrg/NqcieIGKdaFyehlxAzC/KjYw1fBmEXeFe3fycDjCo
EOIMc6EeMZ+PZ/lbSwd2DRrhlLhGF6cgCrsD0xaAyMlr1mxoU47ywng8JTHxqWe84hONRpZubbit
2eplBfzSxchIyWhNLfBCWXo3ZIUqeJx1FDtixt6nZOasZUB2f1ianrefGIRU9XL7beiT8jU5K273
Vk5zkgC3WjouJo+JpIuZEXmwASZLCrtDMl48pOJlz3rXr9RLR83XqnY3Uza8803/0J9C0rntIwvL
aV8Dvx7D2iD8JBIHAc3L1awh5kcMKfNsRmJ3Mg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QzfaCOZgDL2MNVtPzMljg6Fn0vnHabqnfk91lUbUPiQKLBvv/FZeq9K9OngS1fURBK3c2BzHIjw/
UjOPiL6+IbPLHvcZtvAWHNKCIqMswiffPN6MSlxkDtGQJnsdTHkVN1wfNdO0c2HtRtUjPNfRrieB
YM7C8UX1r3S3Znv6i05CQ92US1cACfblCh0ZsF3qQ8xOEGAD+AHzEkz313UxlfRjPHjV1J0E7Eab
hDhURIisY3mdC7SSEFW7auXaPYyT3x/Th89ld484mhEsNNmQlt6lL7W8U4tMMFygM5+Dr9ImAjIW
ZBp0ca3Hl1YI7N604eia6flvpYRVhLg7Dd8Tiw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A2Ibv3+wfHHqZHKdncCkfbKQhoLICK4EMBMqj8jArPqpMG9WGDotMhVpLU+24OVs+YQectLMt4cS
Hdsm9C/BgFHD/D/PZ9K99PPGrvRGU90Um2b568/kYD1wndmmrSuROH3jiyBxXE76wrr3iebbMBmm
Lh8Ge3PsydmeEApngPVx9DXjgmdJvPZH0BO5oDet7zk2bDlYfVWsqo0tdP9Sx5LvE9OCAuWn+ngL
AGylwDmGFPdEeYRadFnbRBuMYyrV4ZMwtdmyffTM5gwaGuz6f6bcu958Gz5KwK+8WOU0vBrxYN20
Hn3OSE3SEMScIunBAGzZVcxkRyQov5pGue8rwg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YyIRqgrCwUyWcybWSLxdexXkajPmvpOwIiGuzJgGbf76zkp1yoR9+Mt7N9I5lJNCJ3+JxGPDnbcq
TSXiUvL5qskkbAZvnzG/hWuOwdz7mwr+UnZa7j/qcFiW4ycflo9KUTqAlW11La8VVAqBeOQOJGbo
pF01ZIJgCVaG2DE5HO+fBdZIUgxrKq+3u6N/hpvaC0s4tEoO8R7G2HnEhrM06SsBUyxJgAgnC//0
Wyp5wpqBz+wYbnX1DPc77dmQoU4AP8Q2qJlcK9AkmWOk68/5EXIJtVuwR1e+P+PmYP/lkTs2S8r5
A5PodZsgZcGxgQjsSxyESD+Rw77STHscmZGthA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
uehk6NpeHGF0sZesAMxNv4IQmI7M0WTZMns7IAv9lmq/W2WiqCIPXnCeyZ959iVqcjGXLUQ6ifru
NVOEwhZrxFj8e9o2Xm3Aje7+u9r7h9FRgI0xCJ0QIT3pSavkcEsPvspA5ONHa873A/okINcW7fFq
HN4jsz3/fLH+p2BcvJcfn+LgL/K+vXvItE8XVKXJmgzuN+7UPlmE/GfTREqv06pkLXtzhxIlU/yy
6L3e2J5Yf8IJ1QwcJZxDNG+PZ7/12mpz1qUumti8mUa1bdimunR6LkfVwbGxdHqGGUF0ucb6c4Z3
OkUu3JL91SOZfpnkc7PVAiakNayaaBkBsAI2WDAZHKCnlBtb8vHU4YtW2GyNDNKN/nHULLZcnM74
aepTAcudXh65TvOZwYU8kVKoxf4LxKRh0MmNuzltwMszIv3531/FvMToczxnUzVG8ofy6HS9ndzd
VnNXZ21pZzAOsxyFiBtM7FpRhza6FvSskOYx4it7mQkcM7zLvBldf7dJ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Y7gRwj9TP5ZoSmGqdgFVI9zaQ/L/yp6LgngCSq8Z2WH2eyR1mWVOasP6sXWadVlG3JIzpd3C7Itw
RKYz7zOI1nu/XYwe6vM/bCXCB1MmHtm9r2lciz3npMtse4U53vmFKjEjZPChNmB93kG70uzNd2Xl
qQB60vAj19Pb8o7zioRZ0Ii6URemEHlPuAqOloQK6Qt4Wz+OdYvgSZy463+D0fpKuP1FZr2bKSQp
ShPVrD7EHf+zULoWpbNPzZyFm/IL7312un4XVVEFSMkWOK6py438j4Fm5mGnqjAPipkJIOB5FKxN
OM6PXAuHwNU7agATb+ELwg5TH3VoXO4SmXft9A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 69824)
`protect data_block
oG784IgmgTWy9MeEUeQ9EPE2Qr8Tl7yauEAXkwiuZVq4uXr9sqiqJI8gooniZXzdAX41Gee6jxnk
wG2tR+zwMyarhE/GulgdHhJXD5Fy3G4WRBAooRPyZqawCX8HxUJI5sSu/0EWt1lXluYCIzOXN/Sg
2Ze9BXc5eAflN3FUX+FCJRAQd1YWxoy/wggKaxfoawhbHzkJaR6NjqUTAfiOefwNz0xWzswgTLhO
BwRGi+Sn4EHonDPsJy4Eux7oLTQrwSUI7OOcV2ecSsPyYk14vqVHIWHXEapAK2d+QXDvdfCalzBE
hafWpc68Z0uA6G026KzT/SBViFQDnlstFqF9/sdPEOrOQaGUf43QZ2b0UwbEeGklslb6uik7aBSD
nG78fMwG4daCxRD8qreP54ROSj8AdE6UrrXFMj8yyDctRNSik5yGGIbvEgfXGT8wou5dwvgQv0Qx
twyacmsnX1SJNhYvoJw6AXnFhypWq0BbJInefH5GG3UnYbikdzY2GDZXnGfb/zno13OID3SLiPfe
OsP/d5gO3y2czTW9W3aVM+62PlNToftNJmq1iaktoiZIAhDIJrK0Qu5+c3R0hFK0XR5ij7ZI90RR
vLBX9cRdBZPEXhlSgheH8HPtZkV0mkv8iEmLn1CejIjXF+EeGOijLc3HL1qfllSOXwfzItwV8lUq
yXKTsdfRZTjwuqcjzJwCj4wEDDzKOU09PlExMohFmp7GTL1F5m29UjqAJ4s89sqUAoWrwcXvvs4V
wwMP5T8GX9grb/ZrJ4RsiQUFO3K81rYCm7Yg3jzwyNIwdzgafwApyUwvMbbDCDdaG9HmHgG58tJY
FSlbx+wEEsTFplZmayOQHresIMAmGC70NwTGOvl5xvzGrcxEGqhGRUbVgg14bELjFm/7eock6Izg
oSniVWdDXXNDOcYbo44UWGK/NhTqIhTVBSaXzEMnCpFPVRaj59O+MqRCzbXYNxWMfwBmu+C4Hwtq
ZXRxZNHFp/qWbGWxxV0pyHBk1w/EOnLm5WFmYWzSCvvsE59FDiER8aD2QTKQh2HbeuIcMvN55tH5
Ob7R+QYwJs4Qj8MvVAR8XAgdSiC8AFNkAx9L5KuRBGYsMhgvdrsn6+OhUbMYWYlTNTiXy5TOg/VK
e+fbRVdnotK8zyolw+184zOfowVxjq3InT8CMIhtejL627cvjk/ICAEfsS8XuLuaaSYcbcV5d7ss
nmzzGDrKwZaeFuFAHxbfqD5Bzeog0RIyDijzFhr3UENlFWx9/1tyhMWM1htK0g/zQybJprz4frBK
pNgg7+fbwk6KDav2eyK0HA6VdQ56yAKcvfpjDEjowVybi84dMlAiryje9fD3axAlkMO5arEUkfnW
I4/tdnZ6B5R89jqBhCON2NqctzC34jAH9YVeF8qzW6aprmFWiJp2+AEm/vH843Eagdbn0Eik9x4q
ezIk4OlnxR6KslqGfN0WNjLXfRYiYxzbtJ7mWCE4nYqGIOZslIPzqo7lohEyeeGMcltIM1tlnqmv
kt/9448H6soGsknSMHxbSBNx489J8Yj8GLJ8lgIQbqdp3PTlfMQ9lznyO+6ARUWsJnEmxWe03Wti
vldkKXpeIc0SxxY6kRNcWBaC0RZlhvjKk6zXI0vEcxsQ3sEXuRmQ9Dadv9u0ZFTG5/qFl1evFvoP
YMB8v5HM1H07nnI72CCsELH+jgxRWntZOKjhTO8HT9fTFv4/H1nQhmoNeX1cWWfgXpPY8WVYMqpD
KP8T1LvYCMbMFe9k0I7n3D0ofHNZzul7FX0A0dD3u9ifynriwTAncvWR5Z7H9ohXG87t5eRugxMa
1IxQkifvlGI5ILU1RcxbxVHJeGDN7yZzZ2dzREHJV9s8YKSK1t2FwBVBoWCPjkwkA6qQEC1CRu32
GyJ+6rBmx/mYCwZoruSZ2YcowLb1DDpU7jxbgDbi5kyr7hC+RUaKJdsNjvE8q1ig1KhRiCEEGugU
1plQ6rVceP8n00HtSgANwaUod5C/KS7NDrInJ+3c3kFxidgfTJgkfkS7JT6mCUKutRe7kKPuzXfn
R8PsO0aHT4JIZ+fyf944yQ44h5F/auMZ/J2ZvYoGGcwON4kk7AUkiBytP4rykglpfNruSF7B5I8z
pI8uZeomExpZb45ZHLKigboal4HKbxTxip79NmOpqyVKVVK++ASf1EdgzVb1rn5wenwIUUoi6w22
6k4psk+QbIf7Wp40g8lX3e7zNirPpb8rtFe8HXk4PIFVajQ2QAfvO0NCeTV2sfe5iDqF4pI+SWnG
rLJgvrxWYJAqUfB1g7up7rtVhHAYi93vhwyHK5e50m4Yuz7NuQpYhhnzeQIyeAgrcOvr8mTzDslH
SAUM+gTdj6+yFHAlBQA1YwZt11bKjG7X3rW5jIJqYDCW17HMp+KYG0SwvBseVmZheIdx0ko8yCkU
/5I1BH8ONw6MO34iYRfz+ZBaA1nzbPjJytfH810zmr/I57mZG/xlRn2BEmEG7tVVqQA1E6oHngTA
dQYBnnyOngWKag9AH8mK4olQ2DSBt7/CNWUXciubJn4h0DcPiprH4/Xl48kr4orfT2S22OvQa21D
AmHokX6I4m4sU8YlmbgT5Zpo22f4ik0qjZwpDr4Ybts0VGYAYJnWiK/5taN73LQsTR60UC6GCf1C
hNu/lnbkxEiBlOWHy/ZeadDIG0gReVS8U5sfxaWNDUxVOS+iuIKxJLaOXetuV22vCfvUYEY6eS/p
vyDGu5Pl8a5A7Uy1wsW6W9cdHkak4YWHF17x2Wq3ZerzAdJBRMMwWXwP9/SbIeBPscLKJ28luY+u
svvYkin+2hdR7Y3wb+sH0iRwu6naq87D8VXGm0a4J4X2Y12sn9zVw1ZjxgH+eGLmCoJzo6Cn3aFg
UIDIbaHg9g4/eVJvae/UyI5q7kLTj4/KNbXZcXJLHsdDCZ8hoPHI1EcbIJ3EMadoHxJ73Fhwj0pN
YWZlsOjsotmWgEkW4dQiOdenTbmrUS+MkRRamfKyjoowqeXT267UskwBtmhJQN0H0cm9cA9kAZtt
2gdcH1EFL8wDdAYkiFlQX9vQx/y2CYqJvndQOfT3joWQxH0djZ/HUj6JZr3PK0sgQv1Se+zltmf5
afFckRWTqCLKjOmudJhkthtKrJTiywUgk2LE468hj8BsJiXEex9oeu9Zcv/fKdsEcUsUzVOfzVFV
hC5gVOZOTyukcaXDZ/8r1YaTKPuUzWw0ve+wB6OfMLlJmaionzsfmwSnmdsUfsatXbHFXGlqcCch
ktf+d+t/rMl2cu0XxKk7DBn1XMy2cV7PQNwstGs2Hx2fx6zYI7pRgztniiDBB4+kPt+RJ0+ZyJsx
7spNhLsCRpLGqFbvT9Jnb3Xa2FwGPO8mqcz/Ajd7w/2qDvVUTrr0JwmRJjGfDfDErwwuXo28UHnM
BmbILxDA/+/oN/8CbeBtFEdon6aCdU4UqLHupnxyb2IEBI1XaXMYZgjAVrYl1msEPOIe2oFbHhA6
Pt9fbToYNJ1tOF7rWKmbYtPB9MjXfgbaVYbkk2NXO3Jhdnn1BFwk6bUIdqk9PNLKYylYyf3bcX1y
Bew4fj+mp/Iin4CjtH9hStni3PE9Y3hBucitmavbsEsUWWBxg+vMGm8MrVYp9IorJzB1QDG1x1hj
USSuX9gAZF5GDDPtieFXTG/9D8axEgBUAC79x0KGEjWF/FtjrqFOMR6oSWTM4gFXMtkfUb5/6JJZ
Vqt7psdllGrX013DsJCfigm7NYgzWDZKw8bBJroTaBjUZaxd6xE7kWK0NfUoDjJl8LlcpPru+09C
EAZF/qiFuH9NAtq6zE9mp+6VawGm29WOPJfp9EuHbLSGW+cUcJJEE87P/ARSdUMeUgUbAh9loF1k
2xIO1H5kLLTKmDgUo18k6nYT854qD2AF/B54rnUSqq4Qmwmw1J5JQOJg2xH4DWnkCplgPXUud2Ru
PnNftT8h+979AaIjfQszCJDg3GVp7fKjYiVmiYLpP34rBfqVNDZ1f2yFs44QZgIz2yGk4NMqyrpK
hkHkx/SaIsPpfz4i0H9R8iYPYN6h9tDfx9LLM7np1seiAnKhsRbQKjJIUnb3hgK3WulYCtuXtrBl
zPZNLHl1DlA33sk2NgdrYLVaoNHz4oAvW0+McpjRqJEO/B3dd7/EMec24wsop/QYSZAJr/8+EJwX
Kl8/Bb34TznZmDWU+GQqHM7gvguR5UbQW9PHsNeZDE6b/8IvyTk6t57nMzRPRzDQ2g5s52lnoUj4
oXIz7zQXv7fXyv93+tZ2ZGKvgwW2L7/9g/EkRzvTCMxTCUYZUVEUoK8CgxP2zk4zk3AtrvQ5yzEE
v9RaSYWsa99Ps+CY4jU6eWChYfS/OBN4eMuFLAiTixEIBOfpFRXJhzMij/WNu7nHsmr/RLT84Sm5
uKSprRfqfOWWqm0ztEuuaSDZKpGpOe8qxuHX7v9V/P+tuFlTG0qSMZFFw5FT8U4Bl7NfjzuRF61k
apCXi+o9s/IO/IB/lQs49eQsGn946XKbmILXCpK3RP/mUpSV5dRego0UtR4OeVy8fLScPnUIKn/h
u/y8MWfAWY52bgrYMUv3I2IuouOKlr4VStqYnKUBNL7csCsG7vNKAxMLT+taBQv0t0IpFpPEGzgY
hWeWC26Zsl7DpCnOvj/HZQAlBaeCRLVUstsnWEsEwSEpq/2mdp5UqywWBV88N4ozja+uiGw0zKuY
eWt7kRL49LGUqUNDCiHJIAyOyN0kEHMVJ8pdpB+n9KetH0FEu726BUF962/oTW3XtFL1CBZL+hwA
l7eeEsWVHn1qR5mbmp/RTRUdCLNjV6WB0C5yTVnvLRBmgem7FXXai+KHJ3/4mZUjThEdTQgCCHo6
cXwBMnznFCR/BdoyCgvHpgN6xMgL27X8B28GaKkMODNHRJ65UgThFrgSuPS+OWQ4Fecn4V8nt4Ed
ph0CobbI+4ntMHTQKku5WX/jSCrrS6lyP7rutmhvcAHuHvxn+nDSKwW/ZQbjXc34tLwDRrcxmjaD
GO+aGSGDDF0HYdhwoUx9z+fenRmuBCAmN+LXqQ0YWEzWDG/KcB8rVmBxxDr9BkGE65SNMN7gaEvO
+S6TXl2kQ7dZJ4TnhB2nLUkvYwulGIJ3STisggdtMyu4qCUttlRg9WNfL9jDJtb3VugBToImZ5KO
BJP5nZtHumVikVki+iTcaWLBEX5SZFsXhnSW4l9dPiqhGu6bk486hko/E2FSEZihTI9FbE+Z/FSP
dIMwDU4wJRAN/dr+rq4yqgudDHTItoWSTPIk5IXsqsc8mXX9Znu+7eJuCXNMp3RKN5QM6RshzegV
FsHrktgLIO/XXCRAWmctXvQmS5iDWoQu0oZRoG5bKGI3aMCL4dIlhJ61uRPrmHyHIzh3aRiudeqN
Z0jjMbnBAgq62T8gvFJWIiNTS2GsbPVokPg1THQbBGXtAOf+lQMwEpqI24HAoq69MP1l6j4Y4ru+
vU9Z37vtThrDSM9C4Lbgq2VyiZJp3ASlU2gPd2hMW53YILbb9QXwrhJn0Dmv82L5QklEbc4dWERd
kxXeKmWMCGObfRDOeuErzKSQg3Mfn29WkgNokangBPRpFwdwx4ByXp91jjNFgLoyW2BsJKPhQorM
pD3hLSSekyWLb2KSdWLu+umhywaoNle4KDNUvbFwUdccoiqeumdc6zjNuOvD8tJjVOY9+k/LeErG
/Q4GwAytss/Iv78z24F3152U2uBB8bCh/zHd5VVHMMqXI5PCrelYsqDPGl0qfX1BJ1c8le2sK/Ho
VvNHViUvcs7/F3BpX7EZ4fSV2gX9FJYyNecNeY7S7p5hKQ63O0KjeQdWhf5a0P7aVWLu3gHpgl1r
XaWIplYbPBw4J8fzcAF8iM9FnmGKwV2arbsVo9vY3g4OZ35hNpACumwmODcdRx9HgMV+dNAq3uX8
McQhRcKKD9HJlbDFagJRfKCjkXFyp35pz6Uxc43flIxWTSlhx9gMmGs5jfHv+RKqSsFl9d/jAyyQ
N0bLBwYNNJvybg91nKvsuTLnCU0OiiHW/XRIQ5PVLnlSx56IpnlJgPMppZeB2Moh0Aoo6ydtpBP3
bXGJN4g4O81Ia2JvL4bCYCzUm0SdIOAx7H6C9F8ttDE4iKsEyRxu0dHBm/hMUt1IiRxKQR+0lUkC
d1wo1rmez3YFmTY4sdMlT3zIETOGkWOU/tL2LrknDo9u0UT2Yb0P1myA+mEbvDaUqq506Jd5SAGk
pj8FJA7FMgsH6RS/2fxKDnyM1Q/xa70OTOcRTckf1yLwmdliSBZXIjuUMeOOAnoPJyp7hp2xr2Pv
8QaN+IrIu8VWxLE8rqruoBY/9pUZF0DWs0yuCmv0ju1zbQiChMdLKPPb50jatTFz6F/jimqAi4T1
fWQTJ1Dn4m4tnvlxaA1FxzErtmrxaZVej1QK+flIRNd3xApM76ShJSYW7uWYsJ+aUiA7xk8ZrXNY
+45n98edz1/Mh/AEZT8SlaXVxwZ50Uv8s0IGZhbDJ3T09TBlnyjeud2totaocU0qPG4tqcuecm2C
VrZ7jLItU8YDYL14B/X4Y4RbMOwHjIaoFxl6p3JWjUDxRWYc4eWB8BPANT2c8ArhKespsVVcydLd
BXnG0Mk3ahVoU65W1WNSpdD9XUVfO3+KLkzPD7J7hXx0+eSiyKt31floIrcmXBEdYdKnv71qPtJ4
tfs+Sr9cM33JOMadhpHzGawU4RBA//ZqTv8X66OscaBH+20i+X/weB21e5BxEvL3ICTufIbdO1/R
U4mZVh01WGo6jkwLY1rjScA1hBLTr+W0HqOQ1yJCtMpg4hXqp0NjFAGHngae60IZMBoC2U7di6n4
eCLslXrXCJl/3TZ8nmQ2OIdttM4afLC9uh30ydHSmdeeeTUVxS4h024IXnOvA8KupbFZbhbSlwyH
OLHRcaeMid2qsZmx01JwZO9/n/Joqb2KDrwrB6/Cxsmya63IYOGJZaEa47cqo3w0Hkyd7vwqT7yv
rvaeJnbKevSzCRipwmUdqXJkW/gDazcgaiPg4vxe7E31X8XWVPkOfybTVFkA1h9A5Fu4jDjC7eKs
YYor9jJTS0GUOzBw8Q6Z9XWp9qwoiLH8cE9yWP941mA8J7/lCi0egCd+x1ra/rCVbwtBV+MCf1md
Qzpephbah+6zRiRn5eyUxGGL4/cZaSLimYC3ubpTIm0E4Ch+nUiKKqNuXQqhAQx5rbYlwYKLssGx
mNFQmIchyKVmZB8EKvj2Vu0WrPEsNO+gWJKhm3/5pFD9iqIyoV4HbkwYwZDYGVpvRiUqr207BY1M
JsKF/JhZShty8I2817/1aOmgf65jOYqXcZdzpurYyqFNDFDDhmMYVwLaCjluZSgiuSJRyHpn5PyC
2YhZWRuMbeCbjLdvjvXNThoav7MlqGxb8CKvDjHpH1hZ24qXLe3sBLGI4K+tTt/wFnJTUKv3Wv/e
PA7IO8QkYgocSQdTyhjjzCNNMedTpe9eGQFZwj0ZH75SabWOgxec5O2uufam41ubhwrPQn4VplRy
LxCHbRX/oiExogPH9+bAUYta2VTADHuUnUYEZ5FQnxXHjr1uQuAGoo+5xKS7l2kzTuyz5FLY2CcH
TbPCB7C6grtIWpK8wuA2RJYvIAwt4ZacxFFX3peZ714vc6EwCr7owFXhVkbKZUlVEEZTfksHUvxC
IRe/h/IBn+e1/2kF0M+IWqCkYnat0SPiZ4HRh6g/apxbMox+31Fb2NWl6fP0suj1HLQUb9SSUrMQ
7+DDWZiNNV88zfOLm4h3n1vv4f1aEJ9+2dLesTWdqydME/8Zx5t7HhzkK9UrAc74XUOP3YJrcvZd
zMdOVvs+p9afLRFvque+bx7iNFKXKQ/PM7e83tcQ76A8eF/Ue6QT22lKotG4pBZa3Dn9pSQ5SbKA
TAgQEQuJ5xeua3dQWtN7CTgmSC4bVTzBnd18F1dX1ZN33Up5bnbs3WtdpST9L1I2fUqhcPu9eVu9
ERUmIM4gpZTyMxUOcdiqbjdXoNEyh6kCeJQ0wpTc2kxYGmU/ghHWgvsfl+F6YB12HleQZW6agZi6
Xiu7oAy1hennJ7XgY7hE6+LwfUPk2Ym+2e3CnpM+K5NS0R0tM2RHI8CRqS+2oBrI4iIF4aNrpskp
rAqf2W3u9zElo+j6FecwZkSnu764QPdSFw8aahdyHRttnhhqtl2qZpSi34RR4aY8zpknAOW/SQGb
qlrOV70YOTqaN2yO3wLr8ZhRKm1n5vf7scDtIj/Al/d1G9dSrqPihAO/GgYM60XQK84GdKLu+iSa
A3XMppLS9vfmiMHl0Pznna9Xn+d9j2CVgTg38wvjonttYKArYo8Oez8KZFjsfP2JdftptmcCbsA6
Lv9+3x767Nm+ndqN0bW4WuCvAZOx0eXW5glCru9E+cv97iQR7G9HcZxVve8QLMC8FOoRvrex/QFD
mgNC6DqiuhxC22/SiZJ7SfIdlR2/4RvGlKSCSF+Ot7zwxQkCkR9NAwT5LH8RmUbgNEi+lUL1kvlK
9Y6UGdrqu5v7nietAdBBn33XT+J+qSrIKI/oGRK7CXFKH5vDm8DGK3+ON8oY4bOfv15Zi9/V/2jE
kurKh4kA2JagSjwSlpYjQbBcCuYgJR40VHNXOEFTaRo8tcn6pCy4djrYBBDdjM2ahSMtprTujVeh
mtHF9SXAPC4dijkrNoGn34b31KJAbnf23EFUQ7bi4dMqWBIwO7kJtGs8H4WCnbMFx07usxq3r5ww
7EuoaSlkcfFhsvchgOx9tSiUQSQBGjCE96BqscXQeh2L44n/MIl/hTWLR3M2DGAwwQf1v6hVVe+A
ggUFQYubOT+3kOWur2Wp+W2ukMD1PqBpVpnmQJMyBH+quyaK8htqnzWdrz9j9ompin/kDbsgsc82
TXz2cenrITDwjnuO9f0E+7gLHURfb+1hzi5qyqFU0OElfMjQVbC6xIh+X8mSmlXKC6es55+cVNPn
x+XIY1OX8C1StrdxQos62pPRasHWT9l4k8rT/59T6H/o3Jq0UhYB0rdK9a5mrNr7tAFDf7GLkwwc
sVoPlbPvlF8UkoF99xteDZI0JUQ5MovZZnAOnz+Wo1VkktzcdsVX6oIrof6ZKX5whZUt8RsadFg2
kH0AKBt34+HocKKB8u3yRcN5xem+XP/9thmUaaoIpVKsgayKdvUioEAg7e5jDaKKKD2KO2WicSpJ
YaX8mU48ZLoA/OH39vtwZQvw+mvXlgxTw7kWsQ3YVal1q9bYyFTBnz8FudlnCsuVdJaO90VJySbC
qrLrtdP2P7FS+jELTHYz9S/04725PfviNfs1aIe41OSL1h+kbUNEInXPIx3NwcRA+sI3D9/vJW5q
BdSxnj7H8wGiZ+nvcduBRDIrR9JPDoJLhwETmXPAk5l2gBieuCJEbkrgS1BMPxiuaQT0lmHKb9VN
ky4Sb0/R46Ovxw3BytTmXQcJ77SZ7HB/w9yhJxA0pxdXRNlQVrPBxChEZ+PQygy4d2dZv/W/w8tG
Uctcv6HuRs4cmgM9+OudRStg4nP4y1gqrG1yaet8v8GqVHXNAyfQcYZ86v83uzBhc8Hx7JMsLnhC
Ub9g81rUarTNMAYbbY1vLvhKLnqpX7Ypr4ewI4w/rcmpLTw1cgjBkuazVx+MH8FO8HdtTH4JqrW7
m6Watk8itQi1267sp/phSqR/n5m9Eb/yj7wrHqPX5b1+6CfRUqE9LVYLzzBC706L5v/C27Q+zXFf
67sS7YGJdqVmF4JFyvKXYx0u9O3QJZQ8r5wKPBTmqFb3o6MWa7obrlgVcZ4z8pQY4Q6plO25mGg9
OdOvoaPEQohktDG2yEaJtElNjS8WWWkN0jsBmNZSOMjBXu+EI/DqirW+nbVnshjhgTAleNgBPW42
GJJedGJCPPJrxgkThUUK/I9SAt7J4O6iGFj0tgbRd1f4BcN7mKseG/4XoVLnC/IQylYwgBJGX07n
FKPjnpor7Z9QiLOhUslfEI67bNsgxfJajRdasp6YNUSEmAwAdN/oOchA7BvpPdSk/CODn/+WZOOg
6UHsjQ8XlRmbtxmeUp3YvZe9qnVWNqS73jqIQcag7T6aBbFKRBP9Pe6T2abtDH1CPwAjwJrl6//i
N6v0GL+AJdln7Z23/oDFjUH1JkmGzU9dk0MIicfdt22eh5ynPPiLAj6re0kj5orlNpPf4GnQQctP
llkR5IsPenu68fEiy7fSOPtd19ooK79G8qiz2cG9II1UtS6lazfwxg62NzPzFQwL4Vm8+KLlDKIU
hT9313+d8FqpWMkAkGaj6GzTtg8fUFxMailKJ6G3O6ds91IwGrpqay97dSb+uUHwbuWg74VuriRr
O1b12ocvZ2DSYHQA7y/h+RRDOJEAJ6WCBvp8wEV8joKjFQoo+UCiNWzAHB6tW6WNBNbVipgZ+V8p
ejfAzqkf+x8jlqpIM+0DhWfWTxrlN47ArCHgX5jEYUCYsG1GzdfMr54uJjicLReDW22uh0mOB7hZ
L+1Z7yMMlSDs1Nw4/I7GUTA+X/shI3v+CdXMn2/thg0+xIEw2L8Qi3QmBjg67sAMAfCUq8irU4GP
QFFZ/o/dvw70kt/4uoxOK4hyyu2uAHKi9gopyC1DL1hYneFhf7VEluQYEg0U6V7k5ywlwjs2nVa2
ulMgvGJx9dGnny1WJ/EQTy4LU/zY/6hZGwdmeBjPe7WKqfeergbqf3Uf7CPiJHs4IZhCYxUlsfEU
/wzT4L8oFcrQhpafiSeeChr0kHb8K/ewRcUXaZSmoh29LSqeJBnHi6rkAucPwBdV2rV2HnLs3j3N
avslUpc0egT6KQtz9CZqbFTnHIO4lnFPPgeTmsOtvsnYScHDlFedlKcbvpBdd0VzgNw09pvMn9rP
B+o/D2ShqpM3MCVgJKabKdzLbf4TCp7DzLONoBbJFEh1GLvAtybnO/WE5YP1tV+b4Ji6Ux7AiFki
SPYjgtccq9V7droBSIITKrhCRdw24FwEdpMRzFc/EJ8Z8gP5QwbYNGKlQ+Tnt0bIhnhE8WvfLS91
yLVS4XhhMnlaxYVjaoI0tv5RrF96YrLZp6flU+x3oImfSiHAdznk5KAY5WiwGuc9meMkK3pXjhON
pEtmg96eeU5YiXnVtnqN14IUwHSxCkClr0gfiLvkiEUZhPGhUcRpMdAG44OUG9+NDr0rMd832mpp
Uubxu7BmfDtB1JkH7DZp4QFYifgwyS5tR7mgfPhUqebGdiqgf4NhL1IsZCMmTh/ci3IQ4bImAXPi
R3N2EsnBWsfmJA33Av0xPKEtr8qlJamH0P0QxCAS+gQTfmXnWgUZZ8QhG2BNP+AfNVnfHgaqxf4b
dnyC2W78q6puuNyKlthznEMUSdJQhtBTiTpArmzHYJTuJsvI2X3sqh/mXrBDGsVf58gT1vWu3gKE
uetcwH3VUCDjTsfjIp9MpciWUr34eBq3xf9iOYN3YGIUJ/Sj9y6bt6b7I0iTDzcSXNClAhhxoOHl
JlXnRbksKh7REFCFfmrbgX15mAu1aFTLqgMDAupTinGVGisT1AFVd9Vf1B8H2RhRLV6mSN+fJFjB
IkhhK3WxPbz1vlWFpjUJtYrsFIxVy+JSyQf/99mJQ604oGCxztFW4s7ChSCWn2Nap1m7tFGS50rD
5JrcVavVA2voYnBWYjFoMTkhfDxFutRHS8nhqRRyobUY1uNgxCeHfdiNqw5prdhXz8mlAFEmfznm
5RCUhrKx9YBor/M+53Aeo2+0B04ZJ+7soXwuVYbPabLNMUePbn2HEwtSwdIB6yJqclU1ClRt7R+2
dK6SC+CARZOuKgEk5irb2v8/xlw3bZuch77eELizw0YOpwWvdqVAbGSFW7pqcpdUPa/UNVZgbrDe
hM6E8leff90XjKhzySCWapTMox8c0RR+ikAmaT3QQ1Ms8F6NY6KmFDcVXCNhlpI3MR4AgP2QLLEh
rdMc/6G9H0nicZxW5+IcS97OazIWktKp/9KLHmB+3aYvGbVtnhBIBK6+0yFk/4FWRe1iF8DnDMzq
DPo9dL7wZJvrt4snOEH3eJJnMiDSnOUI5X3O9W06q3lxw3QlwtvVhIfP6MVtAtF4MKVvKNvftcab
25Pm7dzrohCS0ARdzxa9W4bIivJ9ycSLrpoLEOk7PTN5qVXaO42fWaZ9ofCpai+nFyfRmVNK5Y13
FkCADCdY/hC2K+9OkvKRx4pzCNlmp2C0P+Yi1VtdBFpi4udLd8HIJARFWtEo2ObbF0sZAZ3zvlpo
oatKN872gnsygEG35DtRWyXhxaM3jhGeqoBua9GrvMXBxZTx0tAYy+fxbeippJUCjl/Y/6N5BI6C
5sfWi9w1eXeMf8SnyiP7LriBpdi/nqpT0nmJfXeV1fYfuRLh90/kJUZYWmTuZ0PM1wtpOxYQFFlt
QAIFlQp7g1K/sL4xaZ6uEuyJoBEFQ5ly2WjkwW/LWbjaDU6Kx9QHzrdSx5twxBgGG2IR+pGezjja
kMi6ngj5m1XfVWxYDbunYewxcd72XxE7UDb/orS5rBtpr1+Yk2+tie0WwHAOCMzMxTkj9pg7N1gA
uX5xslqqV88g+xlq3KOlZPiSN8lXJAvyaD9vXA5V/8dXV0ZjKKhiUKvX1+E0dhUstAUHy67Y6in6
nOGny+stjHJiEWMGE/djr25OXZTJlGUCwV4yG2ecf/V3ufosK6BMndQPHkkBMp8fkFSa9ftB86ph
8UX5fJIk9YsHHNBfF71olu/2sL4RpUmHIfE8tlK0D5PZ74r4kh8I+eZ70ySoBonfo4SVAj8GrG+f
4zEMuTH0Pe6MJqttYjcXw5tV0GRoQ5NLuBR4pbIg/4KzcEgEJZuFoVKuSS9SgdavXwXX70ck26wm
8s8pIRFwvDG5SMDa1ukaH9zEboqNVXZrotQJPX6k3txzs+Ahqt6UPfCRVj+O4y91Yr/mQ6iHUyPt
RfWFov9dvYMVG5P8DbbeVv7CBP32cJG2y92A0TSOtW0FFSyTnZQ3Jk7fonOGYr7U/yAyJjYv6jYC
nefxAWK5B/t3SsTrfIrv8jJGZ91AdDmSDtKUt03mHBpCRru+NQIody0HEvZ58e7++odhAwiKDfR5
2Xc2y2fvbMyIwi6mEKaTdQthM46e5y2qPZgdX7nqOBNimkC8q0FGAYu+GiYR59pXjWOuaEzIL365
CfMHutQdPCJL5b5F6DgLkRI54P9125ZQHrV9A2QXZRv7CsUyAuDO/bUtuO37B4wRENNBrEjiHVAb
TOfinI90aNFvljE0N8t+pqM1t+l0vAMy/6WC+Kx55E5fbxnKjxulxqh0lVzvvIVx80/yIIhgyEyh
sLnXhzqixHCKKnlaXDGx1xhL6eg99wwTBsLroQmxx9vZMpvp2jfp+cumWWMoUNOos7M9jWDaARLf
BXl+S7scUhA2kG2qXU+f4m3bVaUHy4ajmIYXorS9qN8hVstEYZ6m5MeR3y0BYmBEDCkhK8zcvLZ+
4+XjiMdwybd7W+IgiEXABZntmt7iJPgHLRXRGBswovWzP9ZIZ+ue6EKVfmdZ4qezOL5tpnfws7hK
XR6m6b7OkH1tAxOWcfV77gWXPpo1pTtQ8kzp+yl6ziPK4N48x/4pLt6tz/W1XcBcHQFeyPZzPzQF
h/o+rPY/5jBaUx4WjPfZggC9M0KEnkZT2Z7YUg0d2eCXCcEh9PUuCS+ico6ufT7uAS5NXfps034F
sTBQmco/UW+7MT4+5V0KijL5CAe9ptbvNuHUmXz5WnaboQ0C04Y6WGGKfKBakwbjxj79iHEKGPPt
9FqwWCA6unDjmcq9aGIf+Dab6HRYjVKRwXpx20OsZF9LfXoHZA8PAwY7wkIETxnbfc7aJqai4fIX
i4p8l15fuD+WH+aLMLjy4wr3z6WmrGbAQ51SZYbb/S+qjDTlJasxlWAYdKXW4aUZyc3vcREBA1cY
OG0h63sR3uCBodOb+NBQGah7mQuMH4O7q3UHvBz6Nw9fnB0Ym5K46Cw1Ytv8gr00kB/agoYE5/6u
gjkzUZUXHl4yEpJ5WJSFZEumhsAe/VNhe0PQ26GeHiB8C5EpI7l1lmBFTxnM8lccxSOCdfXKKRFv
pfizhsWtTfW85IRm2irctBth66Ku5KR1lziGUlV+qeVC9z1hYwfkTnD3sPB7svvaxqYhopaxVoin
x9BjfBCxWtC0aoqD+QV+tQGd5A310xVSBehpawJtdoXoFolpQ21ZKkR6XCDlcvwAG843oj/P651S
EVt4nCtM6u2WrShcGCh1ytovk8PKsaDqc1YpEsCLE8ggtLE2lQVK6sV7IUJoY6rVqxqDuH8q+meY
TpzZtNV4e2D2o1RWuL5BOuBo9ZDlUQD+k9imrsKm4sl0HjUOivdwmkUFoK+aY851ZBk3P2F17VbT
ySHi0g3RocZo19/bYT/lzmle2i5UtUFbs25muVVGDSbU5G4JR30ljMomBAuP++9HjLnQqaHGSHSI
b5Ff8Pr9jFP0xJofqB/gYNtL7jUnr75A0oGRfQTa4k59/XZPJi/pBkVmrWtFnGc+T7+k31MwzaQX
Znkd8sFcFMokK1dBs4+uGvHfKzQT7WPHhi8RiEiaZDTsxdqXjGnagCOD58FiyYOG9Xvm8iRkKhFe
ovncxKN4hhVBXQs+LTYIxF9C/hpKavhKaY/aFCdiMeA5mnIdBNO5K/1cP6fjXh65G9vHfNhUPvLs
Kj0Re+S+KiWJzbCc4uywib8k57rKuDRcF56Owr8islqbztpU5iOXBFGTGmGNA/qunhaTMsWPNpGe
Pxu6LSJjBAzO4DS1Q5onODp2mZnTpRBn7+n/U3YyR63vlLg/tC45fJJ3TpzDKyMEt0oac5cinXW8
/yYsdtQDtuIeUhPf8IZ2HyPPsJQkPFV253aXhzUuEB0xaRQFjQ9av9oC0CZeRGy0jexhm19N5iad
h3TY+wpISoOOtCRbjWFd+p/pKOV3DJCmYaIrO3XEoI/GfA/l1Wvkf+yoWfKIzi6Omb12gwcP96Ny
A/ByvfK1NZ1ZZJtRo9v68/O9RjF9GIY4RGDQEBCBOUbWY+DlYZDI8ESC1RxLy0BAlZph/8uZ3lgH
OWcZ2tnKdeSYjQlYDg36Aw8i89CSB142CX7j/IfhbV6OGniuVYRuMI0JVxHuSluXwaQkc1gJD+Ep
mq5GLal4myuZs2Y8XCbWp0e+EY86gre4ZDYjghz9qNGJG55q28EMn48mX1j++rhd4cA3T1ZjujUF
s+3IS2KsxmGq9kUyF5eGjf0VHh6c4HIxwoNhRhSswVqpaPN88XcAtgvOiJ8iGFK5nwB3VsA5djxP
/rv3ASGz86ybPw47VOBBz3YaEnVD8ItAhh5KvF5PKzeDYn4noPTeOFq9OGhIxwTVhqj7Pj3uVcYA
rrhIbXvx86SY/yz40xoG6CER63aSOuNk1YZRDNUYX8WPga89opfqb/19Lbjn+y+BuMJ/LnLosNuO
VXwiwFvXTLycjVHc20b6czZ5R5MFw3DeeE45EFr+d9ikobmGMJMg6kIwxwr+CNzY108PaJfL0t5Q
bZkk/kUgArtvblaoktlz0Hu32DL5bDqs9Qwv2Z6TStPCnQbayWxkvu29+xsjBt9GO5UaYHb4qzAw
YbZ9hhi5jR1xZF/0drVKaJ3pK9zKXSsJEBhOz/UYIjD10cs6aH3KFfs7t9K2k8CE7/RSXh3Kms87
AxmIJvxBOrKkYqjiMPj6jBte9p+gYO+UtHuXmCrS2dRKJpTe/RxR9b0fofyN1cOlvsqS5DrfGzHE
BdMvKSCGLkaraQ8pys4pzu3wJYhO6omnfuFF6qDIrYt5rK09pp118y2BliQfiKNot/Y6tZSwgMVG
9ES5sdOy4HKFR/dw2LCHKtme+nj5G01bN4c0P4OQksND9jAQLlF7P5/v61dj4jJ/eKvaWna3/Sof
oxUvNeU88CoRN5rUivx3FWq89nx3aZa3lQ8sCZGfNWAuLhbYnWUcLWOlE5kT/Hs1+E6XqMJDGd2a
OKMfOmB63VFiOTNId1cyW+Lo13SIFW2Rcy1bxvZJL0zR1vx6XkMO48GGGnb3sg2MnWFG2rg8DXe/
AuZutpjLtcAAVO2NxanZinRSD/600czd65nivv7X/60e1eOe76oU8BuwG1P7lA/6FG8DpHQ1CiSV
l1I4w6osfDLvkHC1mJTw1njJQhvoGJ0R13fU1H4CyvqYfD8rWIfmBVD1WxBtOqhRIkg4gQ0waCFW
PgEJ/6ODqHFutyhkxi3CALD6pwYGxNm/MVJKXsrou675TQ12cxk1f6VeM5hRLdT1d51qVY7WF1YQ
Cs6GLhgpDawVDdxplBexaN+2JiO5aKyuwOSB6J82RR2C1mTr78Vf37yTnPptU/b7xl62zGRRCWCX
VtXM0vEFNp/ZxlDWy8ApGAC2L9hkotu4wIJCVmapD1ycUGJCreh0ORdAoGBYvQZj9MynSkIy9uci
6994f0eF4lKerDuvKuHa2o7EyuLKJsNck1VTcQWVh20rKKPWgl12YLuc1PC6Wnl69kF8p3aHMtUL
9xP6+tWIMATodBFW1APrHxijToYvqSYojAyzFdLGdwOVaZLouQ1r63KMW5LTmiyXmXJ6vCdGDBNJ
+T+yoANXaUF28Q58Azc0GppvG/KInmlvc5DrH1ExMBmk7eCe+hucnaRPDV1zkVo1L1bFdDGpMyFu
ht5Tfgc7waOv5yhXIyZizulb36O4+C9HtRXjXua/5u965odX+bpsC1I7diKs3Ahpv/TNHliBBjTO
FfMpFJf2wiimrkqD6AzUvj9LYq0F42PlUoSvYzTnbvk0aK2j+vRgichtuXHQemYHXetHqoof3J3o
C0yCgcgL1Mdn8UeqTekeyXEhxIccaXnmhn1Lw7upcuB4oeF4ip9TCFJRVNzK3BilwJwI9io6NBjw
b82qHt2kxGjWTKH4BDFCutmi5Hl30Y7USEMdr9mijfx0a8YqdvgbtmKF2oEcqNBblxL022dRkAVz
+BiELCBWt7gRGKPma8447O/VIynbtmi72hNB63rGe92Y8uILnErMaBzzfsXI4pM3havgLBm3TRKp
tOvDwwb90e3bEsojqoK8yFuF8cwdBhR64va6NYNgt6FTEuK3yxtD9SOPxZgP7bfrS35ek5Z013ag
migakMS4UGGIjijbtGjFSF9gU+urmsvZVVFRjxoNkCPwWZs2Hl8L9bRxshaJfKjgtE4Jouw8Bzy0
xHGUqotnnaiuDI7DG+l7inRQozgj062PNjD2M/UDGuzk0Z5QoP006v8sIpvnYbszHf7yxcf3+pGM
xZ+oSrJxrIm8CYl1UWOkNRH9hJbQjJxiFCyVOXcMpUnnmfd/18tBe7X7XmPRM/GaT6N6UMkSuljg
I/bvn0PGB4jpZsFW1MS2RrxtubxGz2FR3NQPj8Hyt3vbeiftNinBvRSwb+Scn+7mfFEre0px7IuR
kuSEqaDM9KsGifS+c/2Tj4Cs5wgpeUUIwzvURNcc1X7i0A3Y+n/MNXCidZbrHbbJnqX81QubJJTX
PgTTL0n3bj0JqraCDA6NYBg8NPO/AaCfDM5czA24dexLjgEguIMHfyDBu4kdO1pvyDXTMeGFX4F9
vFwvIN+HxQ7gbSEZieGwMcj/MSCV+I1fvaROJr8ImtiqbfYdMU1XrrXVMywG1a65KMIsr1GRx7ps
seqqo9R88MzwIOjQGzmJ9PhqDKBZrxS1jm2Op2jGuPfMsvB1Fv04OUZsaED5gzowwgXBbI3nd2x8
IZsku1bQRiocDSUu6aeK8bUoIqYbe9Ksw9ujnSU3u4HkccgcMscHPF15Rd7nrN5u9sGGORKDt0sn
JQFh8HJJcF3aj/5k/bot2velIsy5MNGoIYw9Tn4Eukh8DnvjWdYf8NZdizxEhbbY5np0+CNA2O/T
A2D9j/bydpgKSAW/k6kFxoRz3hCftnh+EfSe/tA9KEFcynKObNiROYlXJ4pWoi3mAJpw0IEHunEz
O7NDd9FGBjdelaAYKWyUAKV/gy+QdKYBHaxzD1u0v+ellNsLPhjQWLxXCx3LkpNaeewFLUn3leh9
D7KjJZ22dZfr70oDD5K+PHSlAWy/Oc2L8YL73+ciAHgp4qVS0l4JJ/DHmXN3ZLeKxpR2YAKIsg1m
8uPuixdexdb5AetxFYtQQvU47JKf3kybi3VS6tMMhFdZMgnyNfnhgQGgcE6Rne0mIQpKt6b4PtQX
v+WicSYDsGYSSiFD0pt/+X4sWpki0AHK37iC1bisUgBBGUUC5HtuzR72GBAzWhARakc24XMLX5iX
v5tskOeu8Q4XEP+7RoZBGYK1f54ynIJiihID894Ah10J9UkJFGU3Ozue0fUjhGWnQ5k1GEqcZyDk
pZMliJgVTsUDHugKVRyQxWXl4EfjhC3yjB7helAeZFD6ZvrjlsdRBZEuAZ5eYI2sjh/NFo+wBuUd
7GCVtPXprxI34zZDPq/wbjeZ9LMboefotz0DDGmT2+FqziB0HE3ZM3Eym9yUZc2szZ1Vvy/SNY7x
YBaJ2q7kGSnL/W01jwiIrTyNGRLstY/YZRgpt1jmGbZzhE7lcmebnwIS2/kEEkwwab6+hgZubIgl
PEBBGfNjZK1t9ixyS8BDV2spwQenVvWpCt08sB5vv/V2tO8EHAU/ORpSuOZbqZNRqQu2/KAf8E4q
1bCKCNG/G12m/LlXGquBYM75yOI6zCgC3QkxAlUfhWxj0zjqkTBfYCQwGpUUVvlsNxYLZT6x4Ec4
XiYo9pYdWfIYZ6m0V/wV/TGv32I2Tut39R+qU4vZRNb9cyKiOAdwXNSRB1nDTccBIcRL2Kj/Y+Ny
QgqqoY/SVMpk/pJxL19r7FKDlM534Ef5ciIH7SE0UVrpXxNQMzQFhFye8gnidzoqdVNH58zCPFwD
QjXKJRUlBc9OC7nQj6RyOyZZtO3kY4Ze//GxJVE4jpj7A2KHJEiKLruvNn5YchUBaBapqsNyIx1H
vA4iDhRb3USjoslx2r6W+aVS1RysMM+QekUxl8nZrrsjCp7m0WxsK1SJJDQKAuW7a6MsomqOR/cT
1ISyHx/S11jbPMS0JI7dADI+p/eKOLEBQXrfjKftJyWmvQ4NN2bNcHblCagnHqqQ32m+RMB974yF
6aA4JI8MFRR5/oFBtjLzVAJF3qv/6HOZUfo+q+KeHxfRctHVMjJqML4/EnBmM8iYuU0/V93aGtRr
coVh+pL2MLVC8OolJQOLS8PovcCeZxzj3vghwPXVoKmwhy/eC39/8Fhw0k2XmunH7nUPSabSiPQy
UQStM7qLf7iNv4WbCujr67T87g5nLBEwhW15qlovmR9+heIwiQPJ99epIVYFP8sRphfDC52niKCs
D6nmlh0rN5R0St+ABtkc10wXZPk7LwX3BIB5Do9eL3LwZdrFiEpHieSq3UjvAR/jAIx5KYWNkn2w
HP35LdQGHK+421ZJZPXROJSmnQWyg2eU4pK1QCJivwuFeNEDVUbAZGad7/SpoBtVjRESeKy8tOe2
FwV1QqXnzkNgjQxp2l4QhejQrC6kCoNBIBfPp77xdpd9z9cRQ6Ao07ooxVVVzAUoB/MNA5gHCmct
EuK/84GClxzwNc4GMQvjZ9mnRCbSvAszC52C+3uzoCS68fxYaVUx2dA1H8F6ifsauomL7+6wLsav
700ce9L4Vnmi9W4Ks1pbfMjil9fmcrTX4l3VOSt7AIZWrcKd/kactnA4H1LR/xAPFy9mjIogzMDv
onN/IqtnL/BqG3xDmmMrwFjansndP7qlWuz+Gs3ppoxb3qRbQg0ikuWO0rFHQrefPm9CUF04RZCr
0VQdWGq5RJ/9wZ05qSXIP+w6ipx4oRZgUvyuFu+cENJr9SSUaluPNulNHszADCirVQHMdrmL/eUl
7hgDxb4vAZEJE/MnjrSlScaptvkTqZiqAXO43VVTCTTi9kE7Prnxo1zCs5Q9D5TI0ASXPy55wfHY
geSVGw5Ed7OlLHGjMoWfOsqIP1fR2LCTLE/xp+uPDl8kgdoW5lizzczS/0LLf+JAWLmZNs3Ir9sp
JVBKV0DWOkAHpXQTpDtW7M9pgLXNRt7KAxiHFaYvusKIlUKJU9mkESrAMUKsc/9T0YdtyL65UBG4
rLY2jrvpuXaXMbhCpOqRP0Vc77J8jgQhF4TA4glgwemGH15tw9QfW0OYiotHNXCepwP/AamyqYdv
KmUtqe2jpAblyE21TntX498cDWAsgygBMUUO5pF669PQ3Va22cgabjxLykwtEOZ+a4q9zX6HY1vI
GP0mV7Z7GpBB07S6gJeYNYPjQ8pC5D2bQf1d6HIfDRqRmm4GrkAJSJvNJzMAuQ0yPHJp2JD2XNoS
mjsqC4ioyU6AFe7W79DMMEw/0zAyWUPCw5loAcPr09X3XluiaLYJo01xIxCU77mMkKhOQUWSG/oy
TvQMw7GG2s/VHrZwkTYTKM4WH99do5aklAmtpOW49XQv4Ms2rXHrQsOHiAx6veAXNdWN2C30Ce8I
UvCOnCEmFSnFxVq2ceFyX46HlhiCWpF4IL0t2YlLVpTFd8wl5DUINsl44jJZERzbCYZM9GSMV5cf
fTrzfi3zOgreRdy84ffe+qEcO633PBSWXwx4SYhGvCxXQBnyHp+Ptnr4YNP+rItqZcNeSiQYZ0Ir
sZb528HmbcbF5lpHl/KGH5R5bRSWpeutc5/DrMKCB9yIMGso3pl6h+EyEE+CpdJfLkbb82sGYhmk
up5XFs5QTaf2V4Ai/7Qm0gf7aQDeRmVoGUp9vECJDuxjespjCxptjqT7zbqXxIjESmRzp/OkpXKF
e7ZNWg7rX2/M6uFog3Z7NX3GI3I6i6T6HC0kOIoPAxJNHdWyMD0F4HNjvnC73BrhRyzl/mxPNO6X
ej6QAce2HtBin361/XdpXpUZNndVHDbc0pJ5RcPg5mf58fwnp9jiNvMr7T6rp2NWnOlhKIGr4Xz8
gPn59RrAXdIUA6JWZKvJkfpqNPXsxLxP0fUph7E5iq1SUe5WT4H9jtyIf4HMlv82Ncj1jUN0m4PK
VEAiQ+HUfSXceq5nAEAKMVMUj8agODyAhGwYTBK8LYryTdEZks8kTRhDiUTQuTn+vxa9z9BZUGrc
WRuwMInuoje8a29ZEi14c5BjKfTijROpJaA7tvBHM4RavSYzquB5U3NoMOCP2gTrfZ7w5xnUXCnB
U44DUzx6dhYZGSzdYx2REuw/2SCXscPOUe5jZ/pjfFHDcFLII/saQ1sOGqZ/rvm8uLkJAtsnYpi9
tRI6mnR4/DnDAXN2X4sj3ousrCgSgx3N7Ruheb6BeeyTAGydVz9uXR5+uhtBYRUxi7hgbLm4EA6O
b4oKQ+AEN6/0PnO8oZPvez8KXc8mI58JMrsyqRYztwEgvoSQNY5aaPb2917G8cgwfN4I3IP/M2Cp
i9xOE+nKXHNH0/jvBTlNejn33zr3b7J+dcrUB3vs9e4LKwwpE8YHScQj3gkgtrbYVE/RDtCtgovq
BGtUm98dB8kD4EAiOPURVEpZyfRoAQL+tO/0IObDNijINSz4XvLv6biOVITCCYALtNlnpjWC9q4W
WNoN8SammzVXcnCrLFrADq1OOH5jJOn5/G6tfP1nkeKMAiGYzvjjDJjdixvNFIO2JsxAp98v0TQL
woAnMQlKwda3Rj22t1p+BmOFVOY+wFmIzr79PSZvXMrWcPY3AXX+C0/+6lYu73oJMmQTTEmjeMKV
udZ0jDDfSnxfv2zG7r9RmaMJ3cMYOnadJj9wtgQmFQxYVXx/K2E6yRgb4mVkgAPNnor2BcdvnG4P
9L4CJJr7uw9aT38O6TrsoL+/LijHYnh+J9IQf8yNLRXUU2CPG26hK5IsTFF3Ay5INrvO+OwFmOUe
PBkHX4IMH/HVs7j6ShdwysKxfxd7QAk/0RG0PoJrpdrNnJ71lf44xizLTqg/s+3yoiAB7cxLBIJs
UoD5dN28eMdMphtA+LvuGbYW/B/vgFs+i1tQUkZD7Om5LelOyZysN2Q7HY6sACoM4AVoaF2KGa7i
ExCW6IUubMqnbzEAedP+w7MAOZFZGHaCH7aPatxz7fkq66c4YpM2uaswU+t/OH7EVb1em6EdHVlS
/jmz7AfBCI5MHj54r6hcvmoqk8bmNJutd3ofs6MPU0XcYd1wmBHHI9LPR4mFwLzl2rvZUyKU0Yar
RWP/43PoTEsMd+O4yJwCmpIieDUoyFXyqr36IarwHNJgpGYV7Pnb1uKPy+qKLXGQ1+SZ4b05A8uJ
Izx6VwD45zmMsH9cYdK5gfe4+L2VrwdRN2QCAwsRRNdnJxFijRuYThItveXST9MDLrsx9ByHsLuv
fnvsSpPq70UWW1jvCU/TssTSDuq/99Sb9z/GN25BpqzZFNYihTkbaa/4MFXRe3Ksu54TChtbeoDL
RqKAnGJKQzCll6KaDGgXDKJapQwWRD6ZMT3nFge7tfc0EUS2aFTLmVFm1PNPJPO7LZ3hkeEOzQxn
ijmIlBuH52q3Smbtttm/02EaHbOz7aw5nDbyG2tkfUzCCYGq9gYRSZibqm5E+0cy9FNXGmaQE/qI
E9MZtn39TpBkRRGQiysCPv4ZFZIAfIDXZATLxbUX4ycqsscGQqv0fhIaL5u7tEoGCyJd0XyPFRsw
yQn4/dwUM+ct7Xnk5jd+GiA8xmVCKpKX/eMOpk8HxifpnTNw79ovGIMkKliG3D4DjmxDjCHHT/Lx
IRc1Y694XiYxuCuS4W9a1WIN6ylSlmZh3CRIpxCtXQ8Dmy/XfHNMwyO9JFfgLhrSgGNwihysWUK7
+oeZOzTtPHF9PLr4oa050eaEgEAN30FqeBZjKg/LesvvWsGCXsV2Vk0y1CGHLJnv+7QXwR9JSBuP
FwwXBUYx4kreyly9913RIgKJ511X1Wa0IrFbdWyGl749bixzqO+kZD2dm6YdRzFiZTlB1TPTDcOM
lU5TnnALxBSz136PRclG1j779+237opoTtLMOYhc46Qkyy4/A2LW5MgeB2c2ystE/m/J1CIDDhoV
Jfc+gUc6vd9QsI9XosQL6U7o3a35TozemTQO1Nkey+MhqjnzT0XjpJUjkeSIaQJeiEhlhQ05n1F6
XJH8yIVoWUptncga/hvb2lEK8Q4+5CWK/3tqHrTfNBEmA2+fr0kI987uL2NDAdMdVq9Y9NIjJ1rk
3JkjdXG6Q/8ouX8LXPXx+jn5+EnTFq/Hqho0RNAZ3rqGbTMeeb/smLr9UU0VXmi8U3Odk/OrHLT9
SvB2Zi3u82Ppq8JAsR7fPPUAPbck7iaLewcr+b/JMv99z3J31A/k0O1n6CISjZPU4p7dIvRjBbdu
eU4Y9kk/66O3bW8cYq/UKIBK4bR3Ti4//JnFMCWJVOruQNFqBJeCuGKkn5582xAUyyXRsui2OuhD
DHJT77oIXPWKC4Z+mLprYOibUD6MiAosqtuiEgVZNZyIfxJeAyqNYQilDrq1b6m/HLZUqXc3so4K
ACBoPqNxQWK9Jqg4OsjO9LazO4ziWqJ/dldyQtltLk7B+9EWgnfBYtiI4MCCfdNOI14MKFWRZVr/
/Kbecpc81+bFZoppGGvTClYknnQSi9N57EYRMjFjEIILKyMp/+9nNm0vbVXTcJLMLS0Xy/Dutrjt
ruYoXnd6Y3szHudkgHBsGNlhslxp3H1HWSiLhVuHfM1oIgE0SCXjo8y4sBo1s60qWRBB0y8zRIzf
ZVj5ktXVRUzbe4uq2pGoDW6G9pWpzYn7V2ABfjgQZCQr5viROXnFXGNarA7fV79iIuyooZvbct40
de4moW+Qia3xH3XU70/Cxaw6RFY4JlRla56mUUsQUrRKoHc/vzjRw+BB5p0ovLO2GZpvXFyH4/mc
geTgjx8WZ0t9O2SabqqjpNXg9iAZWvIjc7SNfXXSUJ/luDSTK0qARsWaUi9NCq0904/OAB+bi5Zp
eY5FpGNCSBA6J29n0c0aT2GsbiICE5IysBf6LXTbOHOMfaxjXtz5EYL6ZNc7aweZD47pZM3yAOAG
Druz8NulfAERCySQOAhMMGMjNrX3fBcT31yBweF5jtWa01b4L43t+kJzk1o0WSEqXJiPzDifnIKA
fFYwrOwojJ+8AZcFTfg22/HKsu9H+DugdFUDk2VlEmGa5Lg7Huh5uzNgo7/rQefwC//Z3BFVzxJS
Qze8pzVNrvKxxBXDKfb8w/TlTrcBcFl88oEYy2v+SUiBfr/X5VGSo24nAo8SbtVg202KxiiFQvNs
XJ3VAxmNlE4mXudbc64hShRVkL7FmfYxQIqMIbPqAToRk50ea3N9tukHSquruib3yIno38g1VgHd
wSsicjOs2GeQqb4Zw1CpJUY/wEKDZvKaxLf57SNYTxaGVjMlsk++BjkcmeU8TfCSL8qfgz/B+2tA
cpJ6D3PHudzn9D6ha3nx+6piT7hddNfmjiVZ6HPXxlur01rmWveq8Iobm/SJqmY6isE3Kywygg6X
QJPmYXfuWrQwCElvIMUpORR8MR9/Puz9QwdH7mEGZUUcd+HBvQCU73Gj5eU78/LNu6B/gMY2/2Fa
P9t+nRBOOjkkLKCr1PyocZtXyyi2C17m6Ja69Qbq6HarUD1zn2N81AbTzSU9juM3LZgomgKWSrA3
b8HFRWN5Jac5s+qr1m8ZmRnOUpAFbnZwQu7ahx8ROb8g2DUEko6IuCTtBglF0jRF7uUjlBzuzISD
SPzUKpteH1Xl+IHxX4cRLrzY6kFhXMRmFeiDMHjOE3JmOgVaTQLlcjQIBDiP1QRD+lxZKQ4EgfCM
hzchuoKd0JTj5DqjO7/FPSJEXKIvAJXrDhSprQDxqDbQ0m1W46IWL7MNfWYho+2KCB80vZTCkS4M
Xu6tvIIgEFbcBxZd64tdzli12Qes+rBYg2PxnCBY1b4Znalt7LrCMb2pTxbYaEVThub16YVgq8BE
xeMS46zV/znhQOa7E/tS1Wzqi2cMb3aKzv5M4jEgnFbiE+IzQmdef9RyiB0JGl/HdacizX81Qrmz
a2vQsoXTiBJsfiWCBPRQsJJjIDFOfzpHObsuT0y6gPJbRgzvfmW/VJkhgrfAQLbIB6tLvF1WT1MG
WcO1qS2pbu6JRLJCYUrA84uqumQBbjWZ5xbkRjwuIbMQry3LN/RXvSii6pXXItlNlSydw8MC5eo0
8QW6TSlLqf797Ygvzt1htjZUezpJEws2fVCJhwnhZQMtnuaz2OUyqOqQ8Tij68NrwoBeTTOxiskv
af7zSZuTwoSzaZeDbQu/ib2mKBJKwhyD6mB7TE5ik/Slc+0uyIa1n29zlUmohwCxWMTzzBTxZN9J
qXrcKALKlD0Su24UewT/IZJ9LZ3IKgkXpQQ7p26vfkY1UgMdpE8XzenrcDne31HcWQBdxA7f2j3h
3xuUa8+X76dS5V+cisKX6kYI9Pjm3H8XMqFbVDhkt67vGxMiYGWojgvIz+j2EEnPgzbB98tY5gQQ
/oPogiRix7ebau8psDoUKhkzV4PW1Lw7HuEF1TmtqiD97+CmZKJKuBZ91JvyE52VprOzCkYCJsie
2UOpDYyia43/xjKnF0/mK56LuGMh/ulsZ/ZFFXRRqX16GPEzVKwc+PJ45P1ovjlf4agfL/jpverI
SciXR96wksKMAeenul84dT26CM7/eKPcnSDR+rhAuPZHG4lNuD4KRuAs1F7yg1f3rd3p+WX10IPM
fbxKkGUMbrt3kHOJOXrD66kFPgIq7vEx/8W8ie26T6F+FRcgqxAM5tPhkzx41B2PUvWoSgkvFbnS
o7HyGPtGoYoymwk/d3YMwRrZvqL/NwtWzVNCmL/yYvlPVzGC0qUGd/EBRpFMPRHM1b+182Zua7Ss
mbMRmWbdvZbZ9v7PmUFLt3fV8hp8YDGN6BmMExXC1uejLXzD8rVmXpDYfaqbBS54Lmtd4W61h10m
FG/BvXGF93PXyXY5xjDefYRtgZpxR+aQ8lHfNT6Rnp2AkB0yfG2sRFxoHCwm6c/hQHJUG2RNcsI6
CFMAYfXcO1BFAWxrEaDYa89HYl2IETKvVpQQm6/K4+TOkeN043GEKFt1dF125LbsGjN8kRWEchUv
U6I2F5h1KB6XPULV9NmcxRwxP+NXtajFywJLQd1x4DPd4YvjEsAneacwhRsUXmgGK9uTpHpQw14u
f75SBv1dG0212X33oIL+brLiEeCnAq2lsQJfnx2vBX2g04MzoQ4UaDAIrvm2m/I9N1kE6Dc4NTpV
v1QSW1TJ9jbieV0eVuQZBzAkeLJcC8AFt9gRATnbkRO7PGGTmL+0G63m1S5diBMnlSQOShTvQjfn
trWEBiu+nlUbCZHrTQvX0YAsVJUcj8WBJpjeV3W3EKW5IBegl+wcaCRVHUP3rKSKeR0K4SbhHeW6
JGNn1QOsmo5EublMaReWEHRJj2yQY0y/7lC4uT39xh1azy+eAfCkMQRgmE/DJB0XU7xGjGqd3gmC
eT2tzzCtysuxa/ewQf6YZhUita3E/nBKGzRe83NOI6jKOQkRpBQFr9+Pmc31rnbu+mZQbv6hB1LY
2O8C1mh2W+l/0tIbiQoV1VFXvkMZGr9/7nZzG+W0v+v5GHvgdZqiGexWoH6F+8IAgm+bErb2lXtA
OpfJpSlxD8nrhDIwOBjuh/zmfNTPgXwuamiAhcCzRrhsPDath5wdilmBMK2M8MMsg+C+tN8TdIiS
BdB63+mJ+DCbaoqhmUTMr/rNNPxKteG82QePzZGbpYyUzoHlVAkn6+yq6WwSPqX32seC1bUXri/c
Nap8E+q3uNyFGO09w6KlQSgN6MGQwMVcmDVQNeldGFXA9lo1gkY901mh5KF5yreyELn04N47PqJV
u8Ur9I1Yhy6HdoZnOmAFftErx9ya1G5ovAKcWWjT52+cTBjQsNOuufQA2QIyd+k7uR8NNfYBJRrJ
qj0NcF2SwFBEILLG0yKmZT58GJsaYY0t8nMlgMb4vlXG0ltRTnWoKamYoukihGyIBb61pJ5Xe1kY
bMJFiRq1K+VtEPC+rFHKbKRzKLm7V6G64DQFneGS41aIk8UPNJVniNbF4HAi6akZnizycg0QwRME
dDQa2GhDX4L1b5melI9j8S1j17bzU2zXNtB3EH7i3cbTScDBJraqytTTECnrnW1+s6ok8WWTJBUD
vsYB6Ak3Uv8QykWb1ESvYtYta5ZKhy4C+CtEhmHzGqc6XTdyG+MB390Jz49hQ6JVs9UEnsVZ/DYM
lY3w7uQ35nuAfNgiwRrY3PhrAXg4/tqgd3nYg1LOgQxgeGwKRhvg28vvyb4SiehbbKyGKuEUEYwC
HeRVAXEulvq5vKNjepixKt0/lCsWAlPGZnXXbNNNGjxA8Yt+bJFWFBRarNWGZGdyVfi/L0yFETsV
QmAT/kIyc0MIkBVwUvIqGfVDZ6g4g/syx586mMGqbsM9bVi8sC1JgLeUoUrFtUHb+tDhTDVFINM0
+FEDrRXY4vJYfzS4x26uIibHqlK7XH4tmPu2dEIecP+0Bp+7qAq63bDG9fqgfwEmOcS36y+96ew4
6UBRt2qfNVyfseQiPX/63OlMoN65LQBnSukqjaysD0BoYEX6r0RLy9uIM03DuJiqPpXYko1ebzxC
aPaoMxz4SjbFFXvYqcX+Qwyuep+PWoIMyZ6yhIHfhSUSXfA6yn7O2usmi2ffcpe8DIFH7J3xLxJ1
9qTiirZE/hNbhixi4d0lyKNE8NPwjICSDZA+Eee2JjuOaM6KsYJzUSQukFgW4cr/+IDPTzhs7ZSM
nT9o7YL5BzXf56uCDa8XMuM8fCpOgIrmoGHsjV90cbCl8+NjAgnln+VhPR6O5NMRSewp9oBPMLfR
Nv5oclntmBkM0tdbmsHo+UTOyl0iAiolOjpk75iLpS/iiR1l5vs00dQI0UrXHoBLNBRbgSKT8bFb
tvtHKtnPAL4wMP7GuPGfPmatsRx6VJJ6z6QyAkSa1oX7i6OM4Q6OTEjnB9m+hiRpWiBjljr/V5+T
ibwZ3JZLeToGYrqCykXJBuqvAIRRuDzkvqXRsSxXWL3Q1uMyk4wSXMlgxLJPb4Cua0VN8/6yQaX0
jbMBaCCKf76mAXHfhw5m80+mbR345suPtcZq4vbf+Qdd3F0Y+rUTqPceOmB7FYVGxFPhnvbnn1af
2uFI7RNCqND9AQe2QLu737uHK7Mc0m82aCLdNpkjJ+wy/IFMfcWz5IzWiwtn30JWom6QfjYuOYaS
Sq6H+7/jKl1sq4/V9bfJnEFXjwKvIX4YbFbu/wvHAGHRRDgMKXTrQt6wQInPA0bB6OPS0NK7a1FD
oK+q+nrygFuG0JOa+nYCqtE02YBIH1644e/ZwdqWs/vBFcKgZzSS9phz1qQUeWmDojny4WIwbvum
/R79zm/iUTSKAkIHfHnTbytUclAaNh6c8dDGu9y5cCymvGd5eCQPymWrnidrCZbMAOFwqDTVZa4/
C+q6cukBcJvxCPpFbQhlENalvgiWfGEIYUav0Xzthx7NQybjUyzTSa9m6QJD6bcNiEfMtCG02YFK
2Du7mwROv1+PfWplQWhiOVxv05826wCpmLSJjeoc8Y+NeYa/XHB46WfjsDetA6DGBnPuhYP12tZk
qj22oo0nwvnFFZkohLMZr1yayXuPtGCIHsCzbbOiCAI+yX+DJk/wWvVUyqYrIbjn0YC3gk0hPp9z
dthDqQ/cm6lCTqURXSTQAufoqcMFF396n8T+ukfeSkUgaiE7Qhqjzc6h/rUsVI1oyETm5RZYKewg
gb+q3cnsFBh3OscPQc5EqBHXQB/iYoKWQpSAmDK32j8594dsEkC+J5aBISbTRz1igRQGXMSf2eGD
fugwyS7oPcGb1oFK/xLBv05z8yiekWy5vaP5EaKnAAke3/Xcdw0NNTbBEy3ZMb76Qsc1u0TQfrTn
RtnvQxSBYOMJ6A/4qopONP4h7pX5B6GVyr6iQaW/OcSPufvQeN+xprpFRBMVGnuoFhjaVMcya9XV
bMnfsp1QXuxQ9gtV8mmJvY3fSSDTGJtapgB4aX/DaMObqaYwMm6kgWzE8PeGiWOzaWFcPl/rR6/0
BMU6BGqSSx7JsQbrVXWWjtxmKsF16fw5uVfSC3ReQIWpysDYcrXAP5XF1i76SOiyMloF4Eujlvxg
0YmOJ4GMZVJAtYnch5shrluK4LBATtt8EMZHW4w01GSvHeST66AN6earfazX4TyzHqODyAPYFhjY
jc8KQ7lSyCJC6J+jkrckFl8IvqNH4pxpcJsIFJtnnWlZs7v/yejtB2iUUlDduDVCif2ydCrJQFT+
eDtV3qFlBcftftiNTQeBbELOunBnN5lVw9zKInjV8oAPRLPyzN8FvlgGt82p7i8gmiw4peW9Vhsm
4IUB1gu1NL6GAIUp+OtuVYpQPSsmDZ4U+yYahZEJLzM9cXeLgnBbnvQgsFbULjGWIteRj/9j+ivq
MiXYe3wv0WSKqfkrkfJ08etZNPa4T95qCyq1Q1PN/ccdXnfX3GLbgH0DFLoXcjBDrF5SaatWw7um
b4N0u/hsnsb1otM1anRpvzqKYoMk8pYIx1BSLVWrMuLWzh7IuatWfRgC/U0e0WIsbm+HFsI28EXG
yKpLKQ6m2VTDp2frE5IQP5X+Bqm1vHvODrvCtewSaILK1H5VNjpIMf494RE07fUrpdBu0bvHvXzQ
z3e08hC1dtx8o/ewWA2MGkDMoWvV+MIggJhXdO06Yt1AYzKxPJ8x6bwmaSm+vp0mIhMM6juKG6QC
rp1J6zeWSoS5QMZgJgZ86UQStYDTWVQ5Kx6mpGPFCgR3xsetEle3eswxRNdxPXyeeVTSKBm0Cbpg
lKrMGjF0TWnJec3naxgRoCQFsf4BR2OwgJcXebwH62aFbqyVeStqNqObabvFaNpHH2U35nW2lO/N
hrnMu3udAkZbsw6DmF/Pvp4o9CiyRlh7/G1U633bE8/u4EwfsAJFVZlZlW2y7QDoaBXK4PiJeOPS
WAA2qeWqd/qZFSI8Ofmf4H6OXLJBFfBWQA0Cxjiy/b1dpuMx9kXMM0TcD9CfgvtzUiwyJIqj497l
6sIplDbWa2M2JpdC4gTEbySngGHM8mFwgKrMoX8XjOF4TyguD8vAJVzcgojwZNyQWPjFWVuJwzu/
pXRAPMDIu8oQLRFMndN96ZL1OTYjkn5tdx3zpxSjl3bl9K+eYMC0DU7ojDJ9wL8KRiQWrVQOaPpL
hBBXz6/gasaNomVHzRc6AKe4bhLLxKlG+o98XiDD/1SqBRY4VLX1Geu3TdvZFTK277xfpbpke6KR
u3jUowKJ8mAqH32khkMkE4tX0TeCdS+nLPz1ishMXk5VLbz+VGIWoSiNwvVIMcgkJXRdUCPySrFu
rdZ9avqarWI5/2MLDrW7AA/qctPAEZQm9GDK396PFWORZKJI/riWV58MUsfZtyW6fA+bQfuf+uqo
qtbeRBwBdflE6pBFrvlhuvdmDQ9FFaaJARFIEzXKlW/61YW5HOWse+vyI5HIjDgVDHD5n/m8SAtJ
xwObTW3F1WflWRqRX4U0EKpNMPoEUGia+mGfzJ/mCSQhxVpe14Hn2lV4/XhHWvPj6RTVmJvPW5GJ
29PhxHvSFFP8vqrfWFocW1XDmwGoGgjkEsvGDr9/NdAyU6v+FNnPH6sOBp7xzZMZBI7u7pJ0aMWB
EPXAsjPyx4cMZssa/AudgsDIGsTLpWZ7YwveGsP+U3vS6xEm5tvrZkNmr8IH77571XlaDuPU3r94
Rh+rbhrKmHOhh/RcbAK+J3ZBnqDEfduoYyvlJF28ThYciNFcEBSxUCVo51eTDDhIxWB8IX1o9qj6
2o4TGSxVzQJqLLj2GJngBfo8ffetQqZKy/UdvXM4Q7S7uowCR59I3uxKcfdeI1wKnnlb8jKlIyM3
sH1NSuyD83YuYlOumJ8wVkTc8iLMrP076Hb7L5Z1fO2Jq3LXwme8rggzC6CCHG1GlcGLklv7yiW2
6FDljM2ThTKcd2x5NAbpe0BDqyEfMrbZvbiY3II2WmOtirceIuWoDeZ4Vw5+TtpHMq9hDpbHqbY9
XijAOq4g6WeYiEuykOF1jEr0V0Up5wYIXrUyzjtIcTSPhovRUHewAlE79Ql4mISPEH9J7CIRzbOv
scbaFjzqY9F7YLOHRp+pMOW1/VzCHM9CCpl9oeQwhQ2iLMna5Cqh+BEXSRdOBcAumaVtVJwlmR22
0kIUgs6dJcC+wxSfzH6niFuXqWgL7eW5t97pMc7G8Y02nYKnaUskDbK3apuPnRMf1EunRzwQDx9e
P14rEwnp5NhTrwlkHVXpHEeXy5dTn0F6LiPKmqHm5Ja6zr7i6TAMcQlCRyyrm6LcmLAEbGD0yp/r
iazqPmTJ/156gE5kROLNH14srBCV1WPiAhSRCV4ZG92dmy6bUlPgNFbPPA0h9enzw6Q/0gFwxhSn
LQvuBM03JcbduLJ3pUJv5LAR83x5N4J+T7F2g+KkEZzQmjfW+Zy58TX6C6EWxOoTZOhSq28CaW0e
4S0P1XbshA/8d2Cn+Z+5LexxtS+N5laOmhk4F8YmAjMfm4EVsgNIIps6A6oouYSX4D+qJYinVuC+
e6MuYqGLEkGQZUHsE45lh9dWeo1WhWL6oI8SzLPAXQd+WO2whTgvgqG6mp9t0KJoPCfmACD7i92w
Ccl1xDF2bzbH8/ZDiaE+J3wB2VbfwTV7Vnzb+oshBlXpHZ445LCp51QMJUjvvSiR2XKBssnTqVXq
80myIKBlTrGq6pH/Ar+77SGdA5TcZjpvb9cq/7Y6SG59JGHZUdRYpbtHRiVQYxCTZjuUCjmUKlVm
kwaUJnVMBUUyiSTYrAw9MVOR2dKl2P58ANSnuJI5pYPdg+xqmmEYPRg2BuFkXpaoRVjffL3ThAdz
bG+6StCstILWfaS/j6urkYgs6FJoLr7qaKqrV3WcKo31rGCaGIsXCVWSLnWjl+35YYds7CndXqXn
QLAG5I6+RhKF4TH0vBaS3uCQt3zXaV+pKCedkxiiQtDOnCHL0ThFFFiB5NyXLRtw1UfuPyCgiO8T
FJaCWxmcLO8r4qntNd8pjUu9VusVDxT8vyU/o0LrCDdDeaugevhDBRtntqmN1FpIaoHAvN5P0q7P
Dwx0tJ39mZ/nkVMRZ7O1R1b9Ab/5YvnZZD4kBbluAz8bpJ4RxX89Txw4bLTbF9Ghgfhs1/xkhJqO
2AqD8RodUyy/QDOoJCMyBbQvaPmSU06ppkuXh7PWzNOWuasVePvBPS46+q5R69gTGN4Fe5ou+xMA
NVx2ymKock9HCoZslHCsCJ9FfXquKhqwoMJYkjJt0hZpN5VjxMZzxC4X5R/IESS/hXpY4hsZi7GH
T+omEWvgVmhyAO+8IacygtnO9mPJtwAkUkJZh5WhA27PAP9GycUcpOa7yWzqU0gpwvSwx3KrgEgb
HL9rGIKWNhB+mzwSDYdLM5tnIHbgOVGICJ9ZL8ndWEXNXz+AIYR+jaMjMaPGLW5+v/NrQmiJ8XQp
Dbx8adaAPxHShCCbayVZ5yrnFurhRVSNSyXayCqSkHAhM3U4syXrDHgATzy+Pp33+xYyWpsNkG9a
DHyX7Zl1fTDyt3zNvvz4p7CAtxK95buak6FwocaL6RopFyKdyYoTJg27nChGXqxIlBMAaJB5ADK1
4XH17zeFPQUGk+wj6o1m3wfYtg6LwJlO2FdaT6duzH5eS2IAsYWWP6LFSEx0pZzbRVkcN9XGEQcy
6qzCyQLvWvZkRIbseSqD3LkU5CQ33lJi6iKfu6VQ45wejy0Zl5RkOYYbEyZ2Mw+m37W4LUZ68Ozr
/EmF9SsPaPccKRIY3FRwu9iosY8C+4XOk3Q49LbDa19fGSw4nkAcfSk0FT9r25i696qKVNvh5zhN
m9S6iu0Miml3gl704QUagaE4FvOwD21eFuwsn/ylPKC3nTcYftDBMRmWp/UnZxsIVSeXJrl805iH
sV7P6nWWt1rGT+RbNWFgkRcilpyG+zHvnbVJ2r8N8V1ymMOWC5Zsxk/DYnSbvShLZ/PhmieFLFA3
eETOIdsXInxbpOX4QaQPfTAuuulgRbJt8SG640tTP5pgNqmxpxLnzQupWKrJ2vh+86/P4G2nbApZ
P4o2pjLHEIxkPQldGglaA1jdIk/2zUnG6A+RiaMV7MoUPlQtwAfp/rKRx6k9f/sa2XX/6UDKEUU1
AAiw+tvTaLUOaFuhYWzn8WkREhFBojczvZldTi8mxp4Z2srXsZxfxYd0LZhM0UxxojRgH1x53iOe
lSBSvT94Qbp6KwmDYCLsHkboYpMV11xU4ZTInmu4Izqei+l+Yo8OZc/hK5ShHwKqW2SKMbMkm8Q4
yFLb3/j7glkUs3pLQwD7O8SLVXoP4WPdRmEzbDjsn3j0rmWbxoDu3Rk21WGjv69nC7eX6FvL7Q+a
8K4+oRcr71q32iWuC4eLxIubftvEZZg/lgCgkukNvFIuUpORqbLrw65jxIM4D/cOlIrCs6tXXoJS
aP64NtdRci0ag6K/26ROotDgXEo0z6nSP++iMBnaYhGvN0dd0E5bfAOsg9hNmADvt4v6yEUippyH
+gdair/zE7+4zFp7dgLpS+zGjQlRh6HQyE63sefahHvhUSFw6o03mhgN/3D4eUhXkEMFU+NXfXKz
XtJEPzi8Dzm3dbH5W8R3vjbnHbaqetzlG+cZl+SfMdI/2WMPilAefEmMA5Bdh9I/wJpUgvG8GEzr
gvsrmru4G7iXOPPcSKDDjb10Brc+mVfCT5YQpbdts/rUAM85yrgFIRz7s/PsvqQAJMKCuHASCOra
S2QquI8N+dDdTyS48qirw94a+8NwK4fy4nTUUHbuzcfAWAgilIZYPaOhObSbefk6hLWNxCaCR4W3
7pXtCJE2/Jx8TW8sqtMKAM285SEFrWfkvQbVyROpsyn6EtDV/aRHccnoAHeqbvUjWD5kxMzju/p5
CKQVhXHZxQfWNgPS6JOf6zg6o8rZjdfSv+isA3H7KON7cooCMwLGgJQ3lo6/ANrgEpo/jfdmx4Lb
HXQC5fzggT8VkLA+8ag5440SZfran4PY6x5IcmOJ67ctLpIGdeZ8b4O8xnUKXfBdqBhOx2ge3GjR
5s9oDokY/DW7OX/SrHdI7x8lwgNk7yVGagmdsXdnNhv1d/6VAlB2I5ZPEm39VFV0SrB7scZ3FS1w
vLlLZCREeUOGzOuhI2/d8z2aChZ61VUimkbgcGM0wBXHff3dUfpUMlqEL4F+zKz6LmBVpakMYv2t
A3JRypXdkITxAYcv6k6Xnp6xXiAMp59QW3REhULDqIeC0P8aa4pzSJkDr4Qewi+URbyFGDIihikE
EWZ3H63m9/ewm4BRU1oXUFQ6DmfiaFzna0W6xaZ5EwGSFPPRrFo+K4hMIvElONNNMWcqNAz6eLWX
3peWPZ5V2GkSim8MxA/7oJiN378qdd3GFiCeiDIbOlZofDnopODdHR4fKF85AY1U8sxCNETYgRSo
ZMaz/rXVrlzqm2kDEAt2dku751/mUT/NQ/o+fAKAmWtL4pcbtJ/4RzzQQznPMKWqsBkEs+A0xnJN
KKj1qXr4jd8pHlbtA4DeMo+P/jr3ghMK4RQsLmRTCtmiGEiBtXs2QX3gENxSm1fJWSiOD4hj5eLf
1FEhL9I7AkwdO8uCXH03MYB2XmbCFZmQPfsJQOhs58JuHgJDGrb/seFqhZX7wvsykgm7TE2LLNn9
CFWmQWUbsjU4ghmf5ql3tpSzV+qwLceJhtM1xG98KJfqfAEaIN9pRy/dOgZUU+U0CHNAml9eWHJF
Kx3Aj8xZm/O2pp/QY+Pbbk3pyQXcayRC0/tgux+aGnFJydlVOROP2xMG123YHeXy84AYhw2rQEo+
l8tsp8LjQdt4+wtgvQp2iey4024tVhGxZMAIXP/NNDnNwMhPDC08cjCpx4wVlA7Z4DUV4SUxrBYq
hIQhZNSGsbfnCqSfpXhQTUmQfTP8GV8QL9smFck7areDOTrqPLJEYvRX43MqyxCSr7n1T3YBr7Gf
ZJdSY+ZA+jM1CKAWC+FSwjzEE8IPWT1YyuJdDNOcRwYGyV8P6G6WBX+HbrqQN7PE7F9NhCNF9BdY
Y3echNW4q0uX6X3mHEABtr9U9W7vWw6iKbZzZHnAepJAmuK2hLXn6Nr9Gen6biuBpyDWeep+1gXX
pAu0Oue+6gbov1rjFVRdv12U2X/ndTq2gyjJbWLSi16DR2wCt/VfRxJi9DoMUShho0nXWxQ94mtm
UGsh5ANlU5T4mNItiP0UYur0tJ3j+cp9Oxm3gC1YZ1a4+d/L9a/CyA/J6FBgC12KV//sPjNUcdZ+
LFvLsohl5E4C2HvN8Et6Cf7WfzoPC/lyQVnZrqEUByWQ8cGK7Yn5qQu5UhbLDtK0aVai+TrZsE2z
7V3iCAQtH0tx3z/B9LDlZShJ6OGopYvFG+y7v0GcqDAdN1V67C0rf915XFY7Wp8YZ5lqys2hm2fC
pkmmk6ozs7WnuX+D7uISDWmJYhLKWW7yaPejKtUuxM4bsGV9bwl2wJ5C4sCfC5fAFkuraNDRIEzc
/abQbrS3DPW1ANb8+Y3q/nuCVM6Hda+pu017tBV6Ibp/r6cZlxpPo1LKN1jUv+g7OtDtP0NAgQ9w
hLvg41fxlqYqPSJ8htp2hwSk0xnU5sYJy4GZ0bmODJf1cDOL2NAfq8f0sdrLWd+BjDuNAhYfHydC
hoOq124b3OXI2aYqsOZf4Zow39CU3tTnfafTZQKQspyeeYBm+XQ1Myg9ZUDtJHC2bLPJb2/y9/jR
wjuPSEGsA9Lt9Qhy7g0By7jcfFPTiiKGmAq4YeUhhRaPa4rQ0XRWy3FecJG6MTT1jbwpZhEHBu2F
Mp/lmCkSZPv2XzzfxSmX6lKcLLli3kwo7U+hXy6P0xUo/aQ/knPRSu2GrdBKX//lAql1K9QB8ZxQ
bcL5iYZQQJBOERE5sWMNLtHSxcLOz1T+ZsoaFoW3IGYqewwiVIzxbFatsfqoyS1V4GZPBZZC95CX
UnwY4dxY+zXnQPo3kfVCFRXSk830ktQLIlWIrE1yuZFPrzDpavM8uRz1Bn6BKLuQUgxDccfmzSx/
/9N1DnzsLu0KxUF2+68VsAZzRJbIA67ywT+Joii+i7WEorpe9Ywn+spFyFG7AXoO2jvYv5NObkCt
jkqI8bkIY/NzgjnzibS/wXV7w5p9l5/n75TEuhKxaBgju7hHhCn+Et1P1jvXTgHjC/Q2QKoF2Kiu
zAidDpc9j1NVxXqcu6EsSXArulqhPXfsMtJnGc56EbzzqRuSvX8xh56daQde8IW4FtZOl7LB3jNE
3ICf9cA3vzCVLpe6l8rtG6xr41nlJs4AXeS9m5EPRbcm1Qpcz1FJLYbCDJ2oZ9WV8fwnjM1jiPz1
h36+N8U/TAq/t/MzvmXeai3t+I9rtuuqyBqVMI75cmkKdkIAt+cqGKkmNAsMCFUdhqXmORTGaDhT
Njk27aZy2489Do54kaOgFN5ReVKalWIGmPCKgLAikpJyKsq7LFWUT4SqLXQsbbdjbs8WOybzZC6q
+6jJ2dYOjNwIQAy53qSwGYLvLRNo7FeumMxI0o92dY38rdPAy1vg9k7s4esVWst1Z2RVTDIL3mvi
u2vagKbqDbzLzbva6Gw5K9t2jmC2YR+BNu5wFp3kZRn2XAyf6JioUykimNU3MVH+z8AFXhrSe3Xi
fUJmUJFagD9bZrbiVtU5OBYhsQhCkvjTfxtqgYio3liHqG4R5Y7JY0WXdD8XOoEAuMEB06HkXi/U
+aIOrzpkL+21lZvClow59CPp0H90Mn480lobOZBraheImxixfKMBzHdODqJoGOCVNm3Y7kwsG0wH
reKkjoTjjoCqaunJR0C8zIBYnO2gkliXhyaAM7zx+lz1DfEkfBSBDl0Lh/gMpuw3x3btk+YEKQWf
U4D8dvoPBsY1xblkUBGrtqcRnfhreQJrTy6X4OwO21uMKBKS6fb5e7xO0Z6zeND1eZ1ZCWXGRvn/
spLjfIe66xexQwp/QbLwFX/qXrf6XLv2RG4YplKBAlu3J+FLQklHarPmdCf7DMu68sdzoek7A2K2
QxoAMVRJqX64O1C5hVlocveXWV+vLMs5N5dJ4aGt/tBdiF85S0OkeRSm3uVJ8TsE4TO3dEW9OyMd
Y8q52PPiwsmPbzSynRwNh+tmHCnQg5902cyWx2g2fKqM4qnNdfa5fX5USGmHo6p6E3nX2spdIa4o
zyHxxQx2So7n3LB4pryR8KfcA4AzqGLOrYIn2zE08KgVXNoIKoYmKBwHcJY+1l4HMQhrVcH+rmdN
jk6g3K2W6kOYpkvAZhn+YCofScxiYRQm9cq2Kb9WkFQkdoZMkDK+5Kk8rNLdxVSY3FVM8J+BPEb8
Y1FWjD4ozjetwvyMnOMDCuh5SgqeUmFDBW2SLUDRxuEuLLiy3nrqKe2ZhJo7B5zL5k2tAVa7zylK
sX5hRW1qKWNaLXp46VqhNoMUzCkBcdt72BvOrBPkFTVTTovNOr1E9frnP6mvEwdA4RuACBdyD1hz
Lfyvrm1eHLjeuVXivB7dwNL9KXUAJ+gLVxvPH0dSrOzQYlNG5ITQ5kS5jmcekk04NTtQx1rbASRw
lsBrZUkEnL51UcenXZs29wtEbb+9UXAJtvcpynr0MXjOjrOXdBYeSRgSNm5ZFuCPxEYHdT5UAd1D
mFJWnlNbvt+AMtPsoyyg0SOy7aSoSX1Ol3rLmCUcKTbYaMO15FPUNeVKPiG/uOkhxcXpKu6yapUv
8NU62CnsIu6IE77Cq5Y9Y4z+Qj3axvbeyPz89ytqoJMUN1zLHvRa78y05uxi/itS+xE9MY7phOm8
DB0WQ1G8gzWvoMwqXqwfjlnRPKZe8X8TpK61nnXQJH5UoNfBkagP8S8AeZNsMbB8yi6e+zihd7Om
7CR3xXl/RVZm0nExk6xfMP4xu8Ojg7jDtz1YohiLQYBln35trf1xgvuRw5Q/9Jrv007fDY5/ELjC
N3xGFa9VKU1rja9zilsBidQAYZwDLBOehLVcoPwiZA7rgw3CH9Xk5N+NzYzfVFfbT6GHsV7A4Tbw
wQc7lSC4CZeF3Ey9dvAl73TKsE1nzKLkMUu91SfCL/bosUJu0KwE7RA1uxEOVA+I0Spy+SjFpykb
1p/wRI32nCou3v0XZGuCVrl6z7FRy2u0VnnMf1rNHD2H/2sZ+FGjFzv6e9SbmZfzOqxnO3Y4uPnf
i5ZzaEVPXxITf7MS2jGnnFH6PEKNWuvjR9QywDh88BP8nWjwAwGBiRQo9cs05/mctvN/SB/Ha7M0
2j/XcVdeartvLhycba1CQCBQskAcUxzlMtAc9hjQFPii89DU5LVhtx2Ni2pXcrEVl9DhMEevJ5VX
nkEVK5D9TWEBz5pREuTW/04XQu/m1UZXb65u2nTQlrZtVBP1dhceC121TIBqchF5XkvAuk3M3gjh
0+fYwELHzunPS2GZEl3uKJV6F6FKnCw2GAlu0Ee/TIbsQqRx2I66MBSxkfpSKAGa7cL6vZNe2uJS
j41ThUvVbnErT+FDNSf7eW2OJeSlZPk2ZIeBlcEfifZlPS+sQr0UbIyjlUa/z8OM8NNE7NNDZ22k
UCUh1pFutMP1GBj9xoCegRK9dsEiuLAbQjD1c6JQjQTD8apcGRH4YZilqeFoNsYVz5f8zAd5ie0Z
eulYRykuh+UZsgY9+S/cUdy26Hlvngdv4syVHezENUtSfzguZEpFl9oZFN6kPh2RBmN3IVnlmRE/
i1rT/ypmBWFJKV6n7+7rrtL4ImWU1E60TlDYvK6dvuoMmRbLiCASSnG/BNrzKEftRWOBH+JtOkcM
7CA2XqbzNnF2+U8QMhjPXwKpRlxq7ERTyclxG5BYD9NCrHoJE29GSFdNKsd2Wd/PRrYBjZL/1n5N
gWXYsiCvhh3Xz4AtvzjvEbZMK325ngdPx9L4SmdRJ+4tn7nhdj99Ce24tzkRuI53CWj9z+QXzIEW
iIARX5kWWX3bS02GFGbdDXjLyL4C0RdVZ75qCFF7FKkvY941oad8hYG97Zr28lt0k9l1ML1p4dek
45g1HyWvR6LtjR4tZOYh6kJuFfAax1tvT+EiOfLXfsw7VExTSWtNqWphZcvlUnOrTk1j5O5Y9blw
mPPmezFvUnpqhrCgtDpE89lhIqQzbXcFE6ff6lL8zPG6o+FKfxyV0lnFyEXc04Ew4khhqSUt8HML
W/spG7txLJEWF0xRdzV8LtMfLgOQmUlTwuKUP9O48elQqG5ZwSHN4TNo+7ue6rvEvo/Cm6ShG3I2
EVZBXurQSuFc1BvhMSXnV6Ltv4OxToFi23NglAFWyn0g7yLVziqKcXEt+FhghfbbZYh7LCxq8Lg+
SBetR/D6ksux6piV1vRBxdgHSxJDBQeGNwhieTRmyu5P8Ks5TNktH3wqhCoFBlStVAEt0SEncaYe
fxpUsVfbku17tWtjQUdHQOlEX6WNS/TkoCSw/KzXyqUXtZiiwFVkr3JCEEPYsfVb1eDkdBkoKHTn
AqV+hjSqw+g8e4y6S4ILU+7DuIoWOKxK0UAMyKd8WbCdo38UH0Xf+fbIHCXdGFEsRQ4xc8JzJSaM
SBGo0XGBPcH6/dR4Ryr/eopNQU6c/eT+97RioAV7kxorK/SMrai623SOSISOjnMHhcAyNDbclpcQ
PdPpF4ZdUvLj7KpJzRr16lYUqhPS/0v9UxAZ9Wh3d43u/Xl2v9uqOifXCRJTgKYWCt5F9ORUgAXS
Umugu3lgmIlAt8W7nrOMga85oojFT9Xsn2DFJzrOakmmGS7iWA1R0bBmdvui74lvp0l/qejXuPYr
UAIdthGOnVn9/TJdXc3nU3YUaD7Z1nMVo8BS6szjRwJFDbJmRgYlVR3CBe5znmGZ9E1GhBQhm4Of
yOWcTWbStBE39m2ModC5VEo39KtB0bsd8IdJc2defoeDhZrtJKpBFG4uMHy8GBZDahYzTDvWRlxh
U5NnyyYHV+VHVyWo7uRv4RKVNmv4aLh6NqrDdi++aU+DzMpCJsCKjxb/1qEwXsEbE9d4+PYgo4W9
QeeXo2v2aN1EI2HR3gbag3uqwvMjJpQxGu9NvIwO+HgDf5tgs+OS3KXN1QPGh1uv1yqEM+A84jl6
WUUo0WQgNOAST4gBy+H+5gbC7HbrvYU7p1raIkit9y++j5S/nngVeu1txp0BtmZGAEAKFGU/guL7
D65rBGuvtNFHOMzzfCRY9EmZOsF7mppX5yvh3sytYGjZ49Lm3Z9jzCxTse8SbRV7Q1FbZTOaPTBk
yqMnOCvtoJIbnYzFx3xanceh6sthw4hfAGFfppjHsiI/RIIlLBZPHcyn5V4q0br1sxF98jh5slut
AZL6nDBTh8R9Ukh5ctalwgQYSTc6MS3eNUkfkCLpYexl765S6t7MJ6WW0QapUyAcUeIeckObcdb6
JKdhmTG+ZctpFjH3Vv9ylsrVHARcTvD3v6IhzlQL8AcVUzEnqF5xGeYk4b41aiLKc9TPK6CqXekC
Fc4bsTvlALGtSreWJPXR1PSj4mO+Fso4KUQtiQP4Lx25uheGPBO3ExDhwP32XvwwOiH6M2KGesi1
837pPZ9ivkXRZbvH0CdPAnxfzPw83ap6rZIFIiErzomVJplU09RA0/dYU99o7pY/FSNfFus4ijXP
28Zy9p22DUTddphb8Nbpp2xsEBxrCMl2S1GHZD29mmflTrYfdkPmZTJbUlFqYXcFqiK946LBeNgr
h1UzmgV0L4UR3p87PylQMbDsWl172pCHktMiDDML5aNfmWL+62pOcUUhIyZMN0rajqsMp5+lsMF0
2PdiAP2KlGdIoLidGVLmt7WElkAKUbLIIy3wY9kjB26GGE4taeNf4McpQS2cMlEIICQGlZrFMWKu
ubTBqklZ/0WO6g/cgnAJF5IeU9vR53ePtp34/zjgi+pyk+NMD+OIVrSHMDSn14pYf0UGquU4/jMu
MnijxGTlEtIePF5g2K9Ny7P4cufe393oqF/FCgpqvW1xO4JvKf877XiXJR4pjMWNbIYGpYl6cRJd
tW/zjt4mBf45rs6zvyjjZEK1/UPDKhnZlKkuU2t0pRi6eWwMl9tEJSeozgbakX+7gQs9HUSxhSfH
uvCaIws2j5YrcWuNMR9AmEK7NtmfquyhCFdmTqn3AgMONKAfAoQAQoIyO35llhcoAuGysriEmtpe
QU7IlPeAP/faluJa+C886jny0z63aLvA9VOby085edoXOuKDn2RFUMDG9Qq9/aqDgvaWpswEt7kW
RJSQr1PwqBn7LUIP4ssuIBtJ0Pjsbb47mLzTaBvvHQ+/TVeXY4p9TL2CCqPolBNuUs155WjnYjhu
Kz0tqv31RW3iki1JdeefkFemY2YYvA/DCm9VLdUeIpHAyeawn7Ii28vgmIKahC3WaLS1ERIRgVRE
WieB523Tebp+hH4EI6K0uQQi6l6IERlF+NveljivbQFJ+VAf/EzzBtUuFE5ivfD9fhgMgYoT9ezZ
c7c/ZX16PUYgWp4a5EWstHc0z+xdWKPDP698lHH2m3nRx5z9tO7siI4K2QvxP/EDLIKmX3MfglOP
x3+gnSbW7NaNoGcz2pH50QD+AB7yJQ1jOrQa0IanLtmzNrp26nVKmnWrvIr5INVt5Dgzb3OegvXy
YbXj6ms92KNVFNDQffMkbAcuK9t1RhAF/imIivoUDz6HkpwW91o5jizGMyf78SdDES59s+XMUXGk
3YUWbuVM0l0P4K3He1CByDj3/cw4mJjnj5gaOiMRQIkEJmpVzoa/6uzPnypBQBRnCotfXS4/x4hc
rxpHuKC4OstxGeDHt6rBCdh/Sgzi/qrvzFGFOgEDcHdeVIbtD81oVKUGgViBEdPHv6T1xcem7ATE
nJAewqFwSUhr9xaj5Up4vLzSRbmKMWyrNPZwk1Y6Agk0ezpf1P/QWomZVNNn+9dTSYaLcL6QgTl0
nOvlHg+KdqMqw8GCFT5v2uS45k+Vx09bvq766ckCzgbo+4IGbofzVg49GT+2jDwUvvl7kY3f3kFt
z6D64w9h+hOm/zhyeuGclAcoCRVawsvIVvu76Ca3YX8zsVnrR5150VYhBNmnuqSla/ZsqO5dUNR4
qT1pitYF1JDS/Yzpjsy6LgyHNWq6lBTdRXdkmb3IN6U2LLGQkORZpetjKjb8fjS+pzXo3l0qcwwW
tDtYGr7voAlGq9/YqZX5RGVuD4llis/DkjQVWqaPehVZz8X+flwD8bdEbfng41TkOamgJ9jw+79w
4fSBCLM9RRU3NeBkq4x+ZWB8nSQJhKdCblM65LKxjGA66l4bKwShlGaXgVeHt/pfc9ju4cG+auMB
eMs8k1V1N/0F8tqtJaFCXSTW6RXjYdnqN1J0Q4Tbx04m6ltvzpK6ZEkjBsFbiiOH6r7M2gWP9r8y
eCIMFt/CRCIYq9mHKVcudSsQaKjrag72ZWPQx8vd1kxXD3aqO7bO0g2YLxKQ6SuRCwLBX8a08Ca4
xk3wilJQ8rAgAOE88U8TsBrpxLQwrbQr9J9mi5pyk03YgxrZUuMVeme+a1Cb84NeZu4ycF/yACcA
p3O42mU4aI8SQ/lnBMxeLon4H2pCI/AAH9RY6578GAF/SsnGRsdA2Kar6UbSrB/Kkmf0NE0UdmlB
KhnQqYsinGr4cQ/f/RCXtI150sRvSoENZ3YrL2NOT/ipYDjjEVmR40FoAXV5eYZBm3fIcmvf7RZg
/Sn8B3UxTj4NSM69DXUEwxOw27w7BPRrjqEqFyEIO1/5+NzVDbn2wu/qR6GeFf4wZTDuXD7B5AQ2
+an4cxerj2/mVghXz6yiqR2xYO7wS6yHG5NVEQYDgHTinhjsJPSO/kW0RFu+ejxrB6ILX0+hQje6
/NNR4FTi8SbX5i/lp0s/zEhEY8hh/GnE0/SVrjQUmdPi5O187RcRci/XK4oQJ+B+38WQxilLVoll
hhZVpckxGQz3+emvFjT5bJf+RqNqzc31OKEeNWHrTUDlPu9l008swrHpgzUPU+cx8lM1gw1BWo2M
bZ3PNqmBHvV3UmGiYwtddt5zs9yUPyl5aUQu7j0eyPzuCLyHzgocHFMdD5gLZsCLPe435q194y21
Nj5RI9aAVuXjL9OZBF0D0i/CMLBKjKTLMa3b/POFalAPJo4L5+efiInOCQ86DJLDnFKHrWLxw+7U
vlkJt6mzJhwUi++ZVUNCtUT+2tPpmNX+sD7AOPaXtqY9oQBgmt3UBB80iM9qt+oCkSp7VuRGWW1O
G8RFVc5+k+DQQwX5nJGBwPK3m9iqru2/bKo420/topYfoRe6mMj3HT/8gDTZ3mwVZYa2iaE+zzVJ
/TbT3gqB4ghTByEQSWhtdIPmkOnCTzZd0SUpEAnkl63nPFoN+R+sggwOwsHSnouBihAgDEYCGeB9
+MzXpH5C5oqv/lHEHQqviBX9ukEZ1WT+vp97TBuH8JSjDf4ftUzSlXu0BugNUo/y2wXUIRYxDkBG
NLpYnKYXreJu+NIamAQ/aDELMcyrhEE1nJu0t/TZw5vmit/cMHwHfaWzL95F23d+rNIgS8HU1/gj
XmfWNpAUSRSrRgL6+JF31+0SLOc2aG+7Prm2n2od7mO0C/dg2onPnk8JgA880d4thVIS2PiEbBWd
uWZooXrC/wOKss8zqMtlm2w8QKRttVP72JSKnh8Kbb5ftf/4/LIpsqsyz5pzwAQNUHTkMAkSvaEA
Ci6darOVdd1zFB8Q7EZ4COh5OURxOP91P5dVj2+KwORRPkGKUDK2CEtDvUemqvnnak7Y6zMPnZj5
Kakp8XmGjgxi5AU/D9u3zoyff5KOoWiCO1b/zjOo7O2DsEWMxWCe33IND6/fkLH2rbdYQ3K+cAZg
ZFEF4aPuK2a437lJmvcvC4LxcQK/UheMovuuqDEuAcD+9RvfRQVk5cZwgFH7axYsiKf/YeWPXibv
wfLgg3AH/FTNwkCRTIoyOr9+KRCNGrdReeUIW3joRhjfYH5+MhnKsONJ78rwygZLc7eRKxbuhyw2
i/MBb8Al+z2YLneMr77bGG02eEUfmBo/kejbQ+h5IMIVIJB4+w2mgWlJp7QU6lWTprd/8LDi1/Wx
8ImYscyURThMuHcYdC3UEjr59/RGDzaHUoqx4GVj7Rbzgt4FjcGeKVgsToEeSs9vLoDJHEhomri1
Bpvo9cBKrEXUnjc6hv1IkPfoGBfCMtVgunobC0CVFoVzDDBgWCQiX6j0V5rQBkrbLMtWhJLVcMW7
6dYdetBgcu8P9QYBFIIkYBLKAQnMxjnUOiRjkxz+5Mj3nbqvkQ+JDJgPJxhEjfpzLAtex7iNOUCn
oIgPjDmawxHLvXDqohRyqBsWyZseRu/c9pnBmyUkQki9vx0+zDD8sJ/njXAJ/qw3AYpUhJs9jZZy
niSHSQm/q+f+7xgg0NgOMa/POAbfqcKf00zRKtf2EHp2jzleJ8Lj5aBGirqhQSNcJBPmqq1mPRtA
WxQGqmoo3QcT33UbEDSFhbQCY/Kg3P8eUQgTwAnGNzgv8ElKMxrR7/kdp37tsx7uzq+8NMHrDrHO
06w0SwDyQq0eAHHcNUfqFNLQmpdckw+JQFbanYIxp2ut8Mw7nP7kZ0w09DkwoiUHE1G1APffgz3p
ZdI++Xna2W98vC8mMkgajso5q5Zhn8NV1LNLNwM1nI5ike/rK0WeRw9u4QeWJwkcLRjCP5xzcn0j
w6K+m1zuF9BxlTRfYkOD8NfVZ1koBc98BKbr4UWSV9cZc8tSshYdFgsXmLnkD0qyVDk0g3WWvwlO
/4Ad6DpEtN/+F3CeqqfPtTzst7A+dK+m44JftZkWJ7JiMDDoKFS4kaoRiblWv2rKHU4x7rD/1Ix7
U+nfmbf148QFXD6k0zHkKczcHvhBLD3jl7Uket/yt3xjeoYoBbRXlOu0q5E9DgZP+QPu4rTKo1Tu
IRC2eiksevCK0AFIYpDusBbBs2vBvknDEBx9J/nqg20dXFsnXLlH6cwPc0F3VOS5sh1ebEokSZbq
z38Vif7Iws0u4eKeK+TmyiUuyu9b7XLMU44XhDTgqeE6dVGNGAnnC6ErcI2Efhy0ulociAcLHJNF
JQTQ1dSVHBPmgK3kt2XWLUTMHPCBRdInB400MxirN6KDX6mfEWG9MF2bSRJwv0L1sQi3tiWgvpWo
oolxD4bTea5H4AUBJ1wcI+NIZd7Ex9a4BmdWFGhJ8FmLVxYr+5rTT4rOoFEA2LXMFFcYBy/Dc4P3
HHe+7CX2oFxdsEV4jD9GAV7vxjbhLD2iNwWf11ub6hqQQbn1CaGwxNu0pUYW/IXLn11opvakeFTw
2aiB0q29G9/0q9/N+JBmu5ZLkTLNYqMhZwLLVY73QqjzB91DhOAuXIRuUGSZBl73z5itQsSHW7Xb
inZQErqH7ZI2Il6gyCKuQdREzy3CAp/JFp4o+ihtHoUoNmIQfYKbw96WFcbGfpaG/BGfSpCHA+xv
0qKv0uwk0FZeNKZk8RT64dkxTxoLBiKivZxDiA2olNgfsN5UVjIU4457W2QXHIblNxyRBaD9iDEO
zYnhjuYjAuevaMQ3TanDOCVfEYniJ/etdGsLfmuZiOeuINwPuiLVQixhLEAbiEABTSgn7UDkX/ez
HR2FRNNo6RT4dosU6UylXd9wvgNIJu3Ab0Cg7OTkAruOnMnxPEQHtOMeaynPSbb2KsW7MXEBsKTC
oyexixIixml53Jh4GwrZWJgHGtmFeZmq++/Q1bzOM3BzUVJhC0Pmuedp+PAs5LgVeNrBLxC5T6Xi
VGm8aHB30NCV2UICbaeFl+5wRBGsQb0Xgy08MZMveigf4QFji8BJuLn8Nl+LhAKbwJlz2x/10IIS
28LP/23V6uDhMZYFWryL7UeccI8JQ6/2dSvOWByCX6OTAl9DcHb1OTHnXNr4NKpwqNTKdu1g7uPI
OAgr4WlTRvZdtcBTuJ2jZ/JCSRVWxEAPwQ4dy3Fr+38mIT8nE0zBisIOSWYCFdSg2f2O7Vb21FMc
mXHinSl9xQ/S5fppEEKNsOks0wKiTwnl2ujC5oMyq1SJUDqtZgsGAUrteNs5iMInuwckgL4TT7Ub
5EaAcBOHKea6aOVZ9A9DoA7fV3rfC2baSQsWzFcv+3onOq+K0NkmK07ZuJSwHG4iK5KzdN97FR5H
N5n7+a7SgbyQhBNqvjgIIG4Su7TFS17M5/X+HCeIsH4l8TVUe7AdQb8hAzawkjqP4U3twg0efB24
Z823Tpph334sLdErkp4UA6ZmqqMD1E7RMfPPkXAd1PA/4/kvKP31Xk0tU5RZqZ7m/HRhIzWs74uV
M3R/YqFwkkEU2Q8YxpYYwnPdQWIeMjVVFBfy/HttvGYTVWeKZGYvtS7fCrPrffTkvxcWvAESd7Yv
vfYlhsg7y06eV2YhxSgkWQjOpoo+tynRvO6/PjMjQI36ehPUlYtFyET0yGc8vEpSdrC1EUrZRrs6
FXom+hVHrL3BnVH3YIRawUuj+Y896lpabQsdyHoBhQef17dXkEyiYBHDDx7rtSBhb2t0AgowSQJk
vSatpAqVEp5bjrmpTmYLgifYxETOFkLiGqgUztwpL5BoQqRT3Aa7E4f1KdoZfuqJOdqN8zVJlqeb
RJMiuOZ4kNqpVvnNW2PxqTBPKIhst/dO+kHaAdUjfg0TTktGyN2WI8JH4ycZvt2mlsWD031cryDP
/7bFBycRMHujvMX0IzKRsr2K/Bwe1P3sXZvE/vpkkuELNmNFQw3tcQE4iqsliD3fi0qS4X8K1Ao7
O+H+pLFWWUt4gld8LI9t8Y4CoHnQ10AG/qy/lqfPYgjx7nsCuYNT+ZRjrOhNh4dAgk5xp7MCCP6Q
TR7qfzX9okt3duJ5GLsQ/xU1J683Z+eXpoP5R7kp8a1WXv5Cytx+ikc3wdwbFXpSxPbe84w8M1SM
kqMqE8L6VfnQQQnyAIHMMyXB04bc+kEXbqj38bBCBj+x3FhRhPMCb0KcjZCjZFGYmVbBf93ZJrk6
tBofZ/qjtheu2MmVj2899oyvZAxx5IIUQkqOwsOSHiXJhXJn/WVaqw4cB/XddDVj1KHTYUPX5FgZ
5xPPP9hR/suRaU2jbivBf1WRLLGV/PaOVuscM7KpLNYoZNkxQnEK7CfENteUlbP+yXLiskgCPxja
FIrRocrNVz0CUEPlYaK1OlR7ihy8hTfkxPmmCJj22PXU4OtQEe7VJAZ7If6Ff7H/XauqvyyyF/77
dyk5ImsPx/n4JyhL58h3L7uF8XE+3diIdD5hAENIuEzpOIl0c7gDce+WdVvjoElH8YJ6qIQrK21M
16pPzAd4EoK2acMut852PucePD7GOtnlZ/AD9dMs1Qx1PDS8Xg+uukxKbkp9GL1+990mVj1Ng/7M
NW85rnq/y/R9/v/N1lGjtaqgFYE1byvusiJZpKH/lXBabIUZepqVCRJeJvImOMWOFYZXAKBovdKx
eCDbZw4e8ADYLIOd8GT+lIlXik16Bjf66QyxsU9USuJePZzhneyVVU+HOuGzDnRsRBkaw1Aq6cRA
jkI06etAoK3ffBbcw06jbc2HIpy83lJw/+c+WfEiQljUct/VqChU1M1lk4gD9OWrvCvpYAXIMj77
6VzfJU0TXC5aZvkvgFASvucUITgam94qeblfIhJYIpcD9Y34sCzKs5u12jZ0UXL9l4aToBWjr7+R
BT56jxMkdEHNACA0DTrgyjPKH5Jax2IYrrkJ6RrDl/OGiKXkWMzt7AtpKpBEhAEDs9d8Wf++cKsD
SeuoQ64wZS6kVMy/W8xLphUWedlV0bTzDfvCk24MBKy5Ohhl/vheC0ONJsbBZFA4Dur+98TKhaHm
ugz4nMxc6ngih4ywMYRguH8NBl+rID2k38MQ6qQt59OwtSVJC4Km7TdpEFA0hAa44xrR24yGgy5h
DegAY097N5Tp+qtUBimW+N1UEtuR7jX79gT2U2Bw9JWxazk5ES7gCe6I7b2DoH5/ru72Y/68Kqky
g++HrpiGfaM0zdmuR/ARKQhWOjgkVOpNB7w5/ZfUQFS8hYehzmpTBgslJs3P4sEjdqDT0YoNfPpJ
MFvqQXuNGpGyEJcz+W+cbKNgDDwilt4b6xitH0wL4pFt9TggnCA6Ue3BHZ7kt+Vyf6LVriPDM4wc
dCcplAYu0JPbS6yjij4orIcXJsFEr+OyONi8iSXyaXiiCofhe5JKbDYrt/RkP5iHex6Iby4Aqajj
E00CyXNrY8a0NxahxHoMi782MHGvwiD5XxZINwKNThIX6JPOvj9vb8VYKW6kNw40rr/8sRfVLSDx
03mesHqDwIXDbf1PrPSVsrCRTK3BkXRmQRkQBmmUpu/StfY1RA74fjMlWOlGnMbKhwHcx9Wcawzw
MoD8njp2vr6MwLLrOCQ7IbmW9wFB/jEIfG9DtVp+28C4O2vf5oGbcM5NypMBcx4sEm0YLIbgNC64
hQdAyMFZVmE+W1eSWv7u3W0GFCkksradJ62dQmbC7W1H3LmARp40VbvaWyr7nLRfgXtToqRiUVXY
g+P6r1n2kSRQ9jwqXErVXkGElU015jhMqRKGhn96tdKzNJAvemLR8RCbkYLBJK4SUr4+kXSF7KiM
pa0ycA1jRw6PJn5+o32WN8mXaMdvMQb55ebjvfSsxkD6V/BdQalv2MOTixJnATenXdQDCL4y2yVp
vwhP5CojfFOYX/t0bkGKdCUigx5Y6eDhwOk9uEZv6IBYU3Ncyl4KfrBLESbAlHfM+xuXgKJmB1Wi
r1XJpXtMMnr0hLF7894KtwxjAfh5Ugj8SuvmE+4y+TYLc0R7TZitcLGTA8EHPoCm0Wwr6HjRV1Vb
9tYWvMbxs+CVrrftdll74pSPmyCaj4sSTnivClKL0djzfKN025Rzk6LbrjfYGPKh/27onCLU/SW1
6/F9ES7bLcZZ8ycUF8FuTlMEH3489swTy1R7Fi8OnPmELWZobg17LtciHssnqYFv7t5v/ckhpaZT
bdxuLF2yEatL24xEY/QBRnrODtmyyCHGyYSyKZAbTqdi26Ei4GRQ4GNURRnpQFJ6K6pYPUdF/1fV
h+sf7Xn0SKj9OcIadRKlwzCB2ma5S9Sr096wSWlUxrw31XsR1Ww35PCRFzgfDAoCK9prjvqYTSnt
rcKe2HQDaHSlrU0XUochNya1CWoH7Tr7/Qu3jXX9C7MnWaUUpJ8iv9TtwBOTwPqy8eO225w55o3A
viqIgAAmxFopT/6IRwt9aVBLxdQ3jcOZLPbEr3jEFFDBDG6ZxSbeni/vDJMzuFIerh1GBNsBE/eI
G6XOn+H8lfZ9enruA/PMXCi5VV5ZT9zld3XmAhfELNo/RY1dNukmREIf6AKzE2OYo5u7q1SEwvxO
bMQAauQUv66A99OpImOvFTvl73PcA87l8Kw2gl8Tvg2ez16sDjVxG1Po2yfF7CbfMAs6Y090nOYp
6e9km4Dso0vDfu3QsFqx2ZyG22Oys1co93IIyYBIO30YrV39SoNTdYt1eMbfOyfFYds4sErrCI1t
wO1UgO9c5ajvG5ACGwSfBf9mjycYiT+a+gyI0jaLfYuxJGTX01jyjBrGmI+lAhUTSzqbbKhfYWIo
bDPzSCrp63+sMXxawPmO4b7O4QJa8acr7MIc3JhrUc3e+HWoo31RF4dtoTER2fVeOMf/+urTTwJV
7uHEHSw5A8lQNbFFm2IoEW/F3+I70fAAyImVs5LEJKBmhP/PhcsGC7KCrHr0f3E3VL/si4lJf4At
XZiLJTAudZTIU04elXU3QemBpR82mdz+VHQRS3bbxibCTujO6aZvpsaoTzGBMP8WmNnVyIN5xXvT
+He1J1J/0znRPKsGd9Mat/4+fLonR150r1BnE5rrWDjHkEWdUUfQT4G6MOD9LcHn8sWWlhKiE0xI
WswknR9ZMFN5YkFw+KA8xmk46L6+NwETa2SEllNkvGNFsDNlp1Vp9nNbxmKIs+Tr+N1k4gXySYqg
7ClDLo6ufYHF1yiOvNKfTTQ6Tjxmum2+2aaqZm2WQ0KlareKZtDDYJYEh0EUYCivddAG/1+D+tYC
UuMCTKwkUfc1gtlRM1j57pCOu44gdS0ItEvicpNcv1vIod/76d6H9d+K/zbhk6JPOgNx+DP+TXAR
hOnLtkvgvsAlm1OVwX4rV4Tad6gEq5FtSUKHaRnMWU7dWRHPLIqyNLDaeM6UoeAFa/q8dG/ajvqQ
CvqK2qgFOsLlfx4K/A7GuHtx/Wut0FdrqTkKvdjIGvaHNSHW3VePBZXkUJtV+XH4nTkwQ/rI29w1
Ps0kWTi810D/yQdkdXxH/ajLM5k3/VnN48pS9Xgyy4VEpMpR03Qm4Fy629kd9K0ImrEHtGIOrRk4
A2ekXRFnFzYCpzrofuMggi78uSJPojvVfPJZBAB/2ACEZYqXMSuHQes9aDb3VtT3nxqlaz5X1VRG
y1C9bgZ8Apj2yrjjnWfrK/gUrJ4ueat8mAy7ArA6BNjQT39ADyYL2WS0trVrNuqSTGjEjBvfZ97L
q1Tem9Vkkj0kQO6XraCmYeb7dRgCUopDePME7KMdt6PAV0sMd3BX4yLl0urInhr74nM68Zz7M3Qm
7D/34J4eCGqmkKMNW0lzy247h9GVtD6F9+9eswk42YFpTkn+jNcKvh9oq+pVEQ6XucitVEoI306w
OcNR59lVoRHa65UDAIuhAA0WGnWp88BXLDT6U4P+hJ3NBGb95lcPKjMC7Tq15gzZTK+txAkN32yO
M/nNkAa+z/akXhRyWIadVnfj2cQzvDLFsuW3JiCVE8FZt8zpmUEcaiIFMnFaWvyiGsti4E/IF5Yr
erXcSCVLXNCDlfCfIT9reoWSCXctXdDid2hmbw5HYebcJ7onXFwyF+Hcu3O+5ZO0kr/jIWkCQ0Jf
g3mDy629C73QV3sIykzy+UNPnQMPDBUaEE0QrI9I/h9inFYG6ymzPD/bixHgjjH0TvUF+iO+wdyd
YZjAL7EgXXyXdSR7ItI1fAVR4zArtWUKOR/cjBCf7oq6C2zzjOZSiOpMwEa76Pkk3gZqPV4/x+RE
ZPGIjz+tu0CfhoV1ZPTQf4ZC3eG+mEOleU4RsneD9cdDiAHc5cUl4iFzg5UPhk6rRqHEMylGM3V5
d8YPi4s4cyi4hO945REbVB9HmnKT/7tPT8PL4edcCwtVkSw1KJdmxadnxK12HjURlbEI7gw/MZ56
AEK5BLcru/NVg2ELJcl2WpBxjq9QMogB5FoojRVh18XxRraZ6OVYxLDZqTRv/TmjIyZSHX/XYifX
CMGRxJ3A1LFur7Ld5ey1TOsNKwJtE/51DR7UEGCt3sOr30GP2ZchaplqB76JtvqhL2jLpYsdY3eK
RKYlL+4BctnuiQHopy72GQvQ582MAogrvgesCViXC+VGk25He5/fW7vYz6GPLs6VSv8RFx1nxfQ/
GOlOaoMzvSapcrA8nLfHnz17yU4NhCKyGfUYzwTFb/Ukj7MWoUsP0L9GvtHDWcZKUaalm02/qdFr
r4BsejZJgyIWBNn7fgdEtPmzAuxQcf6nSICT9Rm+G4Ui7RU9GrzbKCNttvyjvOvHfwVeP+kUV7j4
3p44deAiIVQbk+C39zKCNtKVFTONIciYrXXIevJn3MrW10CJJvTMMJzJ6EvAhi8B+ZfOK4/Lrq4Q
cCl4I3JmUfo26xm0w62ILgMOIgVPEbo7oAKG7naBl0D1Eme3LylPHD+8AeevhpIlv8P1HkaZU/B4
zW9PS8CCp/dB5Inz4iRDB1nHbKBsI5sL6EPjIlLUA8XCnIjKeUThqXwviPGcpU//6ycIbum+9D+X
5DoCW2HdwVQipGbiTmADVjMi9z2NhlXulczRG2eqIO108rYaPLLRnxrL8DSBFiQSxzgK3S8zJinE
cxAIYOhvLBFBFbZrrtMbFL7un0vPEnhX2yXJ7mmmjZp1jZzyE0AwgfaAJyGPMUPWCEjWh73NP8Yz
VUXRBOkTlAPzQirp1Coeh2o5ePlw+gF51dNF/T91Eaf+4dJK5Csd5s+WP2LXNFjtWp+ZDEaSsxjs
xQPZi4As9UIOwNqHXRB8IqXshKTzLFyNEGFNDBurMBAupUViicBBKFYWHCnBUniNwo6+XkGk72CK
xT28EoWGwiL/MUj6siMXeS0z/VZFvFhDt8JtRb6imXUnn7hJZY7d8Gc4l69hSAApZTHG2XUr9nQB
nhDHNM57r/BgXHG13LTe7JbHwHMwTITjwxyX6CXCrsgK4cgDZ9Zg/OVX5PXl40jetMn8AyOiEfvh
oPZbX6w2B52Cx77gYq3aljI9UOUomsUeuk3YDpPG5EbayTruPfiZgJdLVpsqo1sRqy7lKyg/2jR8
Qayn9mJ+k5Ifsc5Ml3UV/fXfjgapMRi+jv4m7zUlu8Cel9+Qezts/QFeCDZMnpGGagRl4ZtkrjIQ
eYNx4XTsTHwYXQpIC6XQh6cEEdpVRaA8qOsMqj72lJvlcPJikClXpZOjpLREe2m40EWBHD4A4Dz3
yseCVyZhX3feSPAJ4RbySyD6uGw3PHJF+mwdHZoJC/QihLpsYPuEI7vYx3mVv6JR0vpoNcLefQjr
4rfaJQ+B0cBKtv+LeJFGXrQMNswKdRjTPCN/c+w2B3MJCf4PNXIN7c//p0wCyH4cGE4ugLuTQeRz
9tyOvJphgC9RKDs2mnFZ1QFmGRqs2W8BPRNkmqrMK+8xidrntfMlFlXyZ2QFLdvWosbVM/Ox53NK
tDRbOSAUuiBb66yjLQFBzl3H0xOrrmWwuXZXEArOF5mncEhOIWDVMsZFNVaNDlI5eB8GqZcrPfk3
5q8vw2WPcSM7hdL/eCYX9/Civxnh0u5kN4cEIzYu3e253r5y6qE431v3Nzp6uXdqm6kFepeSkFgB
uOxtKvivmbz9ennrO7jnzMUfcbZObTdYj6CBzA3HEwNk9O2pgEtrBSLAZDaeFbed8URtXtk+KXlu
FHff4mXsv/DWqyFrUaKhX40pLllasU0Z2ByCbE7rM6/ZWR3sSASTx38fLXPyTqnDcSr4+vYLsO23
m1ISSIahWLNWnqi6koWr4zAyNscZ6Wug6RwvryL5X6r/3845HRQd6loVIyhyPm3y361aphNzPURC
gVTSyeouyqWTp0nODBFt5rn2Upu4Vxs9ucbhgCQpu+68kSgkFbMDq63wm6Ve25XImjkO9l2Eie0g
0NCsIe8ZCwdXnphDb+0H/RyS5bf/Oc2sgQxBmXfh/p8sB2i/SJA0u6GZTndcpBlEG/ELZ3+Au4iA
J1x8Rn/Z9xW5n0uQs3/KxtWN48VquWB60ZKTtIyek07bIiFqxpZdL6kze5NCQ8/TRCx20yBJEvxr
SbelkYVuyk8hlCKg0DyZrgPB+jzb9EtBT8kpsheJoNYkafxmBrtVYdd7hBU6EaY607WorLkKoHHM
tZd4yQIZbVN6D4goRFn2UWGQikP8rJKBZSF+wnyjejAlvE2bfqyBD6gggFTOQb4fHcRsV3vfS6a0
1Q6BB/KIVGHXdAD85YdVdAkjqQYvUm608tDSC+OpbMgKcRxrqjmkTaKDecBKx31QrZPcZqpc+u24
MD54RMNj19ItTzJmYQH1kIqDaU/0S2ZsgNF8/smi5FYYtTU1G9w7SntIb1/o6Re2iMIe3k5wsPwm
wRQr7Sn0+6LptIRFtkw3K+lIM17294fTQWc1/He16IW+GDuQUkKQddyC9J2rqoVOP2xs6Ltvmftu
YW+x35xoYRvzV3+KDA4JZ5EcX9gKHEhmO04Gbj/841wWOLKJw7mshEd9jvpsdWbkGUW5bFEKZlC5
XWhoZoN+FcjrMSLfzrIKILrgEg2vVH3OKbebCUwTYOD0aVlShkI3sdGXvHPBHCO2UsOmvk2+W/mt
oLzXQHr3CKtgpafD7zVdGyKCFWQ+E2z8x/BWQ0hCqVP7HMgQM7WAZxU9sDrAQtahGb4KZJlC59fT
4y52k0JtuZVhKuSNNF18X5EpOAeTPY1KKmAD9l1BY7KFkNL1iVaJhJTchiOUji2lOaY4Q8lgbCXo
+MHtTtRLonkXOBrcYOJSj5FOiZQYrDzBKgnvwYVWofZqMcwUnqLEGloJ2c9Q2nAhATDu4PTN1CL2
YPu8Pc3Vg0BzZCPa/kR74qfAi1OH6lxBj9fClENb7g5pH2w98KwmtdA0rLgxA/9t2+tOVwuDlC/S
LwtHJGMsX+e1+dzvoUjZgrbWQAGv3z9lICLJ7zTrCVaWq7sj+ehg1jsFV2nB/UeiysCmiDLU97pV
szys5UeYoxVgqbAGLpDbR12oGYP5MTzqZVA5Bw2+xBcDZMAelT7bb6d2WGl6IXLkjRSu0gwr8/Ql
RCXYB3gLfIHRf26I4W3gPBVXyL2B/yIO8Og2qM68pU17LsTQjxzuk4nYOnteit7e2BtTkOpzPaQW
E3cZP9R34X+5ylWUi0u/0xVXk2LveYSfgbj4zPD8yKf0vQkf6CEnPt+yrUL0GUuGRlEfwsUR7jA6
k3LFi+rRPo2EzmY8WmqnGwB4kBnbE9bFJt0n3kHOQ0h5w1Wls2bDxynbLjEM16as6ccEpx70Ylgh
LvFx3q4vscPUE/wdwiOKcpaSzo5y+fFxZfJciHgivOpSjjqXYNgWSwujdlrl1CmVdckgOmprqZkd
vT/+deAO00DEG/d6tJ9z/r2WDmrveAGKWpGSjyaGVQJQDwQVHFhP6LNyYvsc3L3DNSPDeumD6Oo9
hApGWBG/dpRJ/MS2KT3gUEiHuOVfL3DNwBf3A2PCSfEk5opaFgZqzsS/q9n4xuSHk9APmQp0Fu7C
RVw/w/uqMsvHS30InTfOR6XWaMLZbYzseECukl7JJthhp+ReTNQngavTvboR6/iEtBIQbYdr9OTU
tAPxOGXHG1nZclfHWQV9HbX4du8IEmNkCgJyCFLYIl8KxQjpSvoRKYBgfXbwgQ+Ifm+2n0XeU5Iu
PXOw3I+lCFmdmHRaxDdbvqdwnJHoVv9TrhviKDTbTtwvUgsnzrKvkLNhZeTsXKVrYOIOb9Pq7BZ5
rIn/kAS5+MAEnInfejamrMDj+PpuaLnV1Mij8bpcDz1WqC10pRmxxmlwQ0pQfDQ6lYj4dvZla3xb
rYO5jmCE9j0UQve2M+kZwCaCQk3ylHLBm5Zfx2nVFAlWBK7njS8OChRsyySOZWa8uepIeTQnVeW+
s66Pv/by93U45gx8qTqCOf0ooPtKzPnUABk9FR+yu0Jug3xivNo9bESJ5U5C4I6np+7V9zniOTuE
7Id1KwfAJMG/2zNi1QkXtCzzLgBlOmEFX0t4jjiccTCEDiX4Eq0g5ktHeMpbP9lYHo87thqSv2Fu
hBqUfd6/p7d4cr2iLIppK//dnjt8k0rcHtW5n35wxUp1i50LOzOxtqVwcdmugsPLU+Ix6jdo5HRG
696Tq7fTWwnm2KL90jR/Ogy4Wc5xtOutVMnno2QmuCIZsa7KoHILbHbnjkUCFhr/96Foy7Wz9JEU
souQesRGPja+otkIUtVFbY8FcMoDWCryrRtvou50LZwGnHrP/sB3DQQZqgxG7oAjam3OZ/k6pgSo
iyBfi5PzpKIO/TflFbiYugbnX8TsEs0en2Z1O09NCHUKvcuM9eUP4iJw2jsqzfdCkFuomp4CXDKl
xMtI6doll3a4TN9GQTEAtOQc3wauW/6aZDUfzucgIYo9b2YdUaOHh93pIECboTY6ElcGBSZxo++5
FtnUycdj17KlXqs+TWfJ/z55dnoT0KTCv83SGv4ln3Fqp4PWdopdXSuxD4u1SSVn66cYmfuad+5P
/9KwnaO22mtKQnmETHghlqkVcnqDFQZ16z9qdmIubpichd3kyrmZPOSKp9QeRwwiEtFeLr3H6CzO
X1+LFKleEVQbDjeLReIqjfz1hPmBNKk7UvbW9nSiJVryqGTwBSh7/Effap3RTstiIyLu1IcZUSCt
SNFZQ7UIHJ7mM4jMdfS6rfG99n1NwYPsdPBaH2NJ1WXJi7RQOOMECtSY0DXJLba7I4mKEod1VicL
bjvmKmWRZCQlF5NagXp28sbxEAsLa3RYNo+gGYQsRZ4WLItCIwSv7rdsnGtecqmBAag52dlGaWZL
x8MNYs6MB2Kj3YXf4ohbBFHSDVE/nmS1Vr2Jz/PhA668diNLb3yhAgyqoP4kB9qnVhXIXcPjUD9Y
jC5bGCRhOqxhYmyaMUcUYKqFCOUihAZoYDnh+WGVy+AVzmMeChoMaoGrRzSMP88ymHvMAMA0hsc5
F+Waex7H3OOwZRvYgoJW1Vgr2VbOVPlk6tvi7OxlmkniuULmsAThUOA3+b5YKU1QAR7P1eFx+LnP
CPtmjFyQXNw6AaJepNwbgaaZueiMKSxzpzgYuS3bhC0AolQ+oD3f1pHwlYM4Rkds+O0rURhkIq4f
hEvQ2q208tTyEmDSOncuxB1vMyl9pECN9neJaRBsn7/Gy7XyxQ/KSdidnnhUcdlNMaW2ci7WZdIF
AbERCt2larMzUYeBUeg+mPg2WfgcXMTlQzC8iZHiiavFRw9yk8HAo2A3GRF6VMggwIcsutimdqLb
sPmteFu+qWJtMJ4LRVwOvp/N73dgCu0Adx4QGkE+kZdYSGuAi1zdjs41crASIWdneob/ooU4jUsV
IfRrpqzhhCshl9l3FE7YChJByjKLrg2jOt2lQBpVAGJm5NhOMlmtWhaEggRzf2kU9TQuSSDk+Wd3
doGRlTXWD3ZuVUo4lUPa5GvgDUyiYfodte+78bFCkJz4lza89Eso79LiQN/LhaGele7iaMywVyjq
vMj6UUKebGcU7XUaOe145HmFSgSagWm3yiu/8VPcsPNZW0L+ZH4h03f6Rt/i3E3eHRQK+zl7YmNe
mwigdB8gXbG+pGsV5DLN7ii5O2R/RkxYiYdPwHew83PLaFNSJqQFuUTkSwcBD0KbdxdIyVT0rrNH
XbzN2N1NoMAGTHu4n1G50VEb9ct8+lreX97RiQzqUnFuhvaCJ0sddCS9GBbYLOTNhY1RgmhLPSb2
8sQgusiYVrBepfIL8r93WEBTgBKdtHUN/vXrDkR2TV3f0tp5bveAco121lNEQ39jpDXeI/s4V44r
6CdHYlO7A0WxottJorRQjxvozKiiaR2h82cEx/DD2CHWupl23I61PMXvJAdZXaeM5b6JXPNMAKsg
Kd/EUUSVn0N9R5PNuBY9nUNr6zzywWXOVroY+vD83sbxTRqOKuipIwphkIr4hOY8nuN62u36n5W0
nn0vk0FjzamVJ3WZRVAifeO/16KZbDb6LwRtoCojUv1aAga93RkmNkPAOKc6SzFtopLqxOH7rekL
ZfWwY8ClZm2UWT5jVUALEx0DNCp7EKEmOG2lwhGGYxO4hPfTk+4grpuez8iwCffV5QsWQf+fLYMu
en3jd2zoNmiWQp/dVSyrp3cSWKlkC4KDhfgMp0a8yslNOfjT2MHGlwzp55ybxn1roCWV05koQx74
eAGn3DzNxNL44WX57Gi13dARV4aNvk/HxPithrj9iugW5W5dFLwEFNqyp5a+EcEdCAS9kUUNaJHy
F6Q2cuJOpS6HaczYYdCgw9qBGSr5aUus6i7lZv8ixNU9TtZc1+gl/3CCTkdWaQfY+6z3AlvV076U
90O6f+vVADU9/QKGS3VNuoCa7GphoHc5yM32EFvwkDi6t/lNIkTd21Kzmtcoo8x8sZOj3XodP7Qz
Ssp89raUW5olhPgIdNjC7XdEGI0XHk64GONMsUcFwVHNOz8W/gc9Q2sWG1xKrsp+1laZTSgwBDWf
PS8fCsmDzuIsKgpD46xBxlBEA4rY6ZGc0boyCNZdkjFniEdtREgOXxFXpFUD/jiF6A2jvNnBj8HV
kFzKJHC2LWYIW34t+qghYyftpXaulbOfzRgFdVHg0uriySi9E9xn31bMZ71PeQfBUnX9LUbMqoiy
/h+5cbHmWMhIkYYAkH4x4Vd5y38lomU7VQRWeBt3K/4m/IQZvotE8n1Nq3ZcUZpSBa93YvxKpKKR
RiBwY0nzRdT/g7GkA6EmpIld4mWUcwdD4NmCnaoVSqtZVCLdUMzGt2tVPZ++GdwONiCse44/V6Oa
UvMOlD0z1fIZ3KfSUGxiwGph8ORFWs48ZM8NwgI5PVXAh7apuw68Xkm4n6xgVia/4aUpP0zfyATw
H7m32WcYn2J2pb5DYjGDS1AGwwxDRUTVV+p5BVBjqbXRVvJ5XIg+SFfHzAZ47ZZ17h+WyusmxVuI
DjDgHaPkZn4fzhWxK23KKcnn7OD33hQpN/wIbtoBAaWMvl4lPuMpjR+aWs48uGx2kUS/M8kv87TW
eLqbNQ8QTfQ75td6U5uucQIQfwK1pRusM5F/Tx7vBw41+6CJbcMY4xTDyNkOVnTFOaUj006mk+MR
2cmjf+X5bqFe/6vPvAzfHgT9dxsv5agXa37rG2ijPdOKIxnXCMq2RsGTpD+6GXND82upAH9jd9JO
i4h5C0Kzp0ZqjwFZl3wJL46nyK94TewTbVRhmt5ZphNhlTRn+/XiuLJa1fgSohsQptI3idt3L+g+
k3SapoSH4bKHuKfHv28tug/nbyw4wgCpYS3ynfttquwRDS+oPyLVPd/D+5J4aYixDdxE7q2Usi2Z
otEnRURGBPZgBzNPmZFF/d3twQPE9aQ5om5bYD4TiU6jfjOi538nYZWR40yepP/z9gjxvwoCZ5E6
YCIoTXzOFOKtirMRiBHO096EwIrds34CNzkQcEOJT/FDCSo6hKkkYwhygFA2VO0Rj5HoAjLFHY7H
0rVHJIqpupyL3ncuRMmTGXTyTanOtt77x6jbega5fNhDHvdt+q+k16cq+GwVpovrQ6LCBzjMDkBf
NVc4QyOQB8NDaDNssQuUBCdjr8c9e9wRtsJbFezQb7myv/0qJRzPtb2NGoL4VymwZyOdVZFbVqld
A1uMHA7YX/MqrC7AKT37Tu+8wonxKE5PURbz+os90zvCQMcNbkweeEPO4OdrB9YUW6EVmW7nWJuc
npK5/RccW3bXepvm8RGGo75AlNRsbuUFpbLiEtZHR14fCCQuPsowUPnU3sr+twcDvh5eqRGISAV0
UOI90b6HnqAZxgqFhim88guPv2kJ4x4RnvpNQWB35iGlZegjRSM9rrk7WYjUuJqzzW70cvBGCdJ3
7wTqVV2h6DtyBnXJ786T5ugJxBEHWr+vyNLZL3eaUVSqrGtYp7k9KxKtaMeRvLqnvAnxkYNuwqDJ
4gkKmyazCm3fdw9AFP9BpIXyPnVb2tXHzAZPMWE4H6ZJ9McpcvBkMTy+rBTyTgdzo6mtHtZrfFT9
m822zfRVDjw3z9nVM3G3rmgxc0kJLOMXnlE2jdQhkybfrmVILJURqTvI5HGxg3cnHQ05j2M8vbY2
JJh94t0WVEWabv07KnpqxRrxpgzmL2Zf4zg+7L5YKi06vk7+aqfU1j/qNwroTiyX1/InwDmBTovd
ce01HI45oSoAEpBvriT1+I4wIOyfuPimilfn76GJDbb2zsPU1XM+y9biMcPP+Z2HQe99qcgBBYrG
nr3hh92rdURafZA9HTEi0groHDiYVQbRFwxGYS8Rdf9aH3W80n1xcTnpakCLnzgIlUGqdXw0Fkdr
vobt63eDjCzFTqLW9/tuOykAcchKZyqdTH93M+po4i3YL8aJT0Hdqyegyfib8GlqOv/FbEbyun4i
W1uLJFHNvsRy2AjZdf2uR31+OGIJm9oH2TvbbmAMjisk6WtAgbRBMUibtzq5mT5/D8tJDYCZy+kx
8TEzcufOicvFgJZN81/1/ytp1RmriIRoeCcaY/exTWUFPlyPbKVUHHas7QEQ7VNQMOkDBbbgMt67
PpVMufDHZlMSAZ4JK2u8CyOY7CbjeRMJ90mcbsBhhkgJk4zeTZgzgB55POPUsn/9k+RtbsqvVhsd
8CjHsVOb1WpSuMMThr+jHMptH5sFIYd72xPG/V2/JCMVQXLG70lxvuzPsRE3c8KwqoWiqCy2sbHy
4qm/bVB8LaHMkTUxMLODajCfZBalItsu1rjN/2nKbMp8TKoZ2Xu/fku01QVyztMdoyX/CavkxmVT
1XusocBP8vBx2Uuh0ji4Il3j5Hc5jSeADZ9N3q/5bTVNicae2dqaR7ZURTQU+gzqvGxUgCf8ZWiH
zLRBrFyouLs6MWLSASjmC6DXDiyy1CGcSqkhDY10fjga+e4wy4nNakxnCLM0kOdQs97MewtOABKz
/wZ24uiWT16y6mZ/elLO7Hse8NJqflLzfm71UMhHLcU9kWVQZKh9hdfCWkxoL/zAl4GhzfsaNiIf
/BYptPgrjf6zl2i4hdIqL/T5KD3rhgOdcBRU5QejeyMRlVAW7REV8KIpyGmGVOzL5fklxnAXnftL
i9XY8IrElUfYP6HTv4DuHfEv9VVE+NiX0bCPNbJxetjC1VTEzIrSuQtpIRcRoIpuvBOGxYwXQliO
Uy2aTXP3N5mBOBHBEj45pthsqbeDUaHtoOxPAgbWEvXKnPMeWsyNTJI0U3CBLKnrdvED/iWRA+PX
+uOYROxxGv25O81fi8U9zVMnBuaumV/Jh0sUDUGfFkeZlns2F3U3QiYVA2oXnt9ZiWEpHfMmRkV2
mnDokN0+tjxoGDwKiFUYSB8zvajESt8zp3qhnEa6SCV7MhYEZ8taQRy4DTldJN29UCPqzcf2K/Ol
eWxzX4B8uPUSzqY+GO3sgD6dWOJHRa1BZg4SmQjhIohp8nflvJKjUhJqmlXBqLZtIkUeJFG0okHW
rFUuOKQ1S602WpVnKm9WQp0hu2me8PUf9EkItE856YaG8hCKXeJEJfNCDiImniX+qD/OI/LwVE1u
OjGzXoQLoDiJbCQYU9lWW1xCPtLgathYh7B7EU8qF2xh+4P9FW3rcbP8DnE9Wzz4wxD2ov3voy6K
nK8SJfm4rbWdI4UH04TPPugrb4h8erbZL3tT3PaEbW3fBmPxUMDcn/bNW43OA787E2A/qkn5J3Vi
NamlGRjeXXyeSLx/rXsXQAS9I77awf8tIYpj6Mv7aFulNYkNBcoUt92YMAAIFLN0X2pWvSyt6fFU
zgq7wsbiNu68CGTJKNPLcwyJvyF78KHJFMDwc0uN/GJpeIK9f2I0VBEFelAp2bY0XiXbUwdIR3GB
+2cph/Z8cUeNnXI9LFeoxMuo3A/FqToMvruDkjvd69Ucl3lvq0RRZz7/+64sgzuNCNnS3IzZLq1T
zGiyjEC4LKbI5PHpp4wCdresTWfhadss/lFlG3/F63bluQyA1IUowEx6OUHEgULDMCk7RY+3AZ7q
8RnX31jvWp9JFrzpYIgr18Z0Bgvm7UjHCBtZNCJzwzg3rYn279ujIGwyOzgK8SB+Jjge83ytxL/Q
Cq1e800m6kEh2BrUIuMU44Z0eXPF16YS8hAJvQnYllks2sVKk38A/4UXgewBWpAP+a2z4aMhKurA
PwTr6ojDnJa2zsyM0/WCG1okzsdEt4JROLASAB3ZKZr3gmayYuDL8iDxUi4rqT6kZ3q0m80Ayq/R
Jp3CGG2yTuerScSOuAr9BqtijlBG/nR7c2ab4csEIFzzC/iC2GoJNII9yBc0IDoe01LO224LHA/b
BFxBeZzVgdh0w+00hBIW+Jw8mMCJmzQn6dbAji63Nq3qCBW0C+tIvpm7iG9SOS0RhA49GPGN5E0N
CAmn55yWzX9P1Hk3/DEQdzVH75m3ODFMjrIuO8/AydPYMV4mgVqc//Vq/TmpEVYPtLqcU8Mvbkwj
fb4Oqs7DHhDD8iZU9bZauKAsAExIdTF8ZmGdRtLUmc/FDztNiub60uchB1N7VBeKNm7VrIYtcyml
JRiiF5dm+JvPsSK928Rcgl/DkOs/y1Ey0EVZ4mgkmaaUXNJWF8O8R/ztA+2+3tZnhrFsL1dmxbrE
fIK7WLh85otFMID6PjivH2eWUumFF2D6vrzFoWp6hR/R6pECHJ0GHE8mffBcs6v+yzDSoZ8Pvc/D
kuxRLwrtqCK1SWC/vFgZ0BypIJvWMKKF7PEAoZfBE27Ivi12BFhwJtoDKpYfdEOjZ+yCdrEqEK2E
6GXS2FCe2lBcmgiWD9suV/Qiu+exy2eDYcP4WzlcjvkflZXeNBpTm70gV62kxfQV9gX4/8N7LxL7
PcSiSUNSJG4KPQ+yI7VH1HeXBcLaT/LdxlXWvo5oQMp+weOG6Xn17lbOGaPVeVQHSa7D2XF7U3Hk
vPM3CPYQIdzzxIXq2RqqiirsPlnOPr5zdFe+UNcbuybGjKtS5afcVK1ExSLUnn+315Y1nEFsXe9o
IRoe4o79n03O48eSqclEl/yWIV4RwzGTzWwl97kXcTPZFaxsaiUbufLqILJeftvwEzvYSrRzFNjl
c/aIrYq4esMIL8nLs8GnoXls6SXYkE2j6o3ajtn26hEk8MQgf5uD3q3h1haEW1xSsvj5iZ2Q/nqc
TJPJqUS32FvTcHYmyU8gACud/EhbKf6qAcrGWohdRIXChOtSssMNs11ZX7X/TgWcIa1OYBgndkiv
UENytYYmnvOgozzWK0nYv5F0NJFo9UeTfxo3Pabt80zjpsdHgPA/S9kETiCjmi/+/C2M5ch+/2Fb
OF582PsSCh8Q5aUxIw23BJc81P7Zt8DgK4wWmNqfvgmreaYr1Bk9RFB0LMuxRxxZ80T+3ZI298jw
nA49zQl7qYVPpU+IjVMl7VwvthcCeP9317p4yBPObFIerSoE/UADroD4Hkdga2XYNlt+vYtEGb/2
IOXj83CIGY/IEWPFBzWjaIvcj9rjn5/Feh055ufq/9UwQkTZ7SDyait+hJFANm0jXMiiUfbWjLaD
e1/MHJICnH49kBFy+TvXQmmdMm+4jd3CLVGMZHvqCBnRFV85ftEHKKVPPcAQwysJmipQ6L/mDPbw
HZ9rHDy9wYjq4P6FKtf28zSdM2awc/IawF/6RSuye6dbNv+nUDLP0C8Oej74mI3lbPFNz+2BJnle
AB2doWl3GSsmS8syurNsNXiQE0ETZlMAdXWPCUgQwxwzvoRFs+M+tn/kqGlbxnuLy4LXQSlUrq7c
h1WksbfM2tPpqjY5MFIT1DhafMN9C3TGCyGygMmaToC+gjdC9puPrxwW2fMKulXEi/bFLiY8kC63
G41QqWpwrLZP3uwVPxbG75HKbHVsn0S8klVHai/KYBCfD1xXcTPK2lI0uNVVJnW8WhE3/EndG+LM
dUjSBD/QbVkZdyG/9p14TG8tvq6HI/kB8X/Qm2H/5VUYx0Jh2VjWfVjbC5egClIQtlKxqHaCsM6B
gv4AA45xNjH3jaO19P2xkDmKXuthn9TVjCBNQ2kmq/9DKvx02SCDCEVXqM75lJw8rq9NZFt1BKTe
h9xFBLbHA0tEhkTc/ywMmzcowXfAYSciCmP/7PlizV5x5fCbaUCaJ+LhOSc/D785CktUl7pvPb1Z
QkilpA/X2Nztq0zbxFbM/CeJqn8M9hd9VEtD2sq4pakHUFNzoPB7YUsCSUSUjTHbYIqhkQ+8nDHb
9dOLmsmQQLuALBNiyJ7jWffDD+i3dZnFXkTjzXqIWS0tYmsvjxRxH3auY6Y2SL4PsWi1MHoQrGrS
kBvd4UrJ8laddFtSJj8vhIt7gOBJC4UhUkzBI2ErELYkqbd1RXHVHpwPEEFyn3aUX7f4h+EMkCx1
W+SmPuorhjOSx8kA3TZt8Ck+qLmn8EtkJpef9gcGd+WxB2Vt5UhBKvPcvT/fb+xMuXVqwHZSSr6v
VKHxZziHIFaIXbehF7oN+3eat43Z+8h/bXQal6qgdPHfnKk1I1AIK0j0O7kfLjmb8nT1VruZkTDS
Bo4t8098o154ev0/kxFdrXTWV4eMnfqmWuNnHSSNHI8rTAxMg+XqmBWCXMRhYUbS34gSQbVdxwvj
FZo54lW3YZrICrQjRe1CddUW0tN3H5XtvbzzRCzt9mYCnSLDgmuZbxihTdTHbyWDHsT+NwX8yK31
ePXckwQ5mdIX259lt3ubs16C1r7AV2+PM59ax9h+hQs5EBmfBACRQBBBD1TQhWZ3nTDVnqmoiWT/
uNvBAnE0/5T5/dOc9LRBxS8xgu0YMvDnyvhtTvPGaSv84ZrHyf2T2l2yL/fYZPQveAz0l4p9zNQE
Y0/4Gb1/o6edZ7SXuuglR/2J4ahe2w6Frh1ZGS5YJyoWJEqYJCocL+98mE0bCJbBLUgp503hn5Z+
5hYYxylcnpqVMh0ydYA58bj8qD3zqSDdMayaEzSicGsD07mRb7rNhQNF4k8XIKAksXdNoAwXD3Xx
7j4J3f2MwB6FDKv+6ZXS0YzyYpM3hFxxQAn3gN0WrNyehUZgrXj3Qu+80ZBl0vWxx+qJ8lmHc176
QHhTiq750gWMzic8iILFqeEEygdIQRp4r6YoDwcVn8f0J8eES+C2i/iYg6IyKpCnP7P6n3AwVWPf
Yb6W1/Jyf3sE/OS6pkmOI6wlauIdHKIckT4hb+5n6qACAA30UgnTH0xbtZpbf5OC+omsOI1h2tTc
PhjMF9aQ3rfyfwMmY9v7waA5IumZPoZAohmcxz48y6EgEBlWK/cSiqrvfK6HZDEiFF307WX8NAo5
3k2CT9YTVj8QUwly7nxEU6wsHrJpfiKde5m6ytNEqLKrE119TnSZ++W/aedv/FOAZ0qz+8KuFxwf
AM3VlYOo7Om6xh89udfDWHmwkKTCjek/aBuycB5WDP/HPR5zzv6jt7cQAdTTA3g0NK3S7HmpTkCx
witB/ud+zniMXwRWcOjptwukte2IMEEPBqu3p0KRB2J7gmH6/52E/1wSbM954afhyTkLNMlN0SQv
HyUU6gY+NyCPpM074gja3ChQuHVJWU6kSqLSxp+PjR0NcG1sOlNh2DZky7mTqRJYMGZ4GVB4yp/a
ed1KJEkwheXfArtBUtsk09PRdkUdrkWXfq9ir3Ht+mBTJLhMflHUD3MsXl1DMetw058qWUSmo3a3
bplS1hGPmUf+h1piFzs936UsTNDEEAKBj6j1JTtFlPadQXwlnmUZ0symkfrEDJAPl+NokNsOkHoQ
1+Slzn8HF4pPjzggI1fvc3+JBLzcaW46qXihcDgVTjz5xKGddxzVSGL/yse6VGbUgWCidTwkqWa6
DrSkle995qifwpRJqiJgpjgNJXiSFf+lCzULUkWbteKddIPBRlCyKUaQTp9aD6hOFzmMwtzdvUiE
X0F/tWCbadvuD6tUkk0PkzpSLPuA1D51u4TbGAbyXtmHFqoF26op5J6Z9GoO5jpRL1gceofvdmIe
byMLOwH/ptNz8YXMp9Deb1cqSudnP1v3jerwYMDbROVDajhkXDMvmKLzshka+nsikCGwQV8EoKB9
e7bMaSz40SesDxYz6Wl8V0EzixFoEUsB9ORaLtTJnSFOnZ65FvOti3E9iakOvcsV0vsFFCMXG9PH
k/MS/1xMkJnDj8NAYR6OjAcALQMn/v2ddg/wIIddik+YgFLy3Jy4ami9XHlRW3Me6YXk4nZ6KUMY
mpYT0Vy50Z5zTbiX0UwnrpIh7nTGHErJRwJ8pRr0ypxp1I+gBdJO2UhGI0b/tnGU49uIySRbAhqV
h2yr9dz5lTofbx4NahdtWipdxRywlNrlvDhOTnPSC9pKfftCuv3Lp7jC3qs02QkJ/9Hx4u3Rndp9
aWWZ6WCteCXP7lar2oqN0apq+UL4xGhnnpaxurJ44abhXZpP7xABOQbo3Q89ddcxkaXbRgSeiOqH
at1BpEjnDj5OsQFBl2aqq2Qiq2UCFs/CdcMQB6sPXakmaBTjuQpeiypDzyY6NGou8H6HMXubnvKD
kzV/B0Iqny2l9WD3fPD+XrS6OxJoshA72Lcibv3KKlZKA4gF7jjKipZnxdUrWZ+vujcTdPd5dePV
Bk2hl2sbzmoWjypoTfAac09V7U0B37ss0gDHmaRnIDdaFWc3ZVm62vRA/9110NCd0ztyRIvAtjZF
6r+NlhxVyLns3fsGc6KKhuSL0vQONeu0m8QXanNmGv0iq++bgILjgY4CN8jYQ7l7upoHmleAjii4
9ARezMCtsfqG3XZ/tlH4hZysbYBlsiXa6y/5Hm7GFbncPSutcMCISbAnoHs13WgNuCjZZCjarmgH
cja8ZGHsoIIQtqlmu7YLb7uqt7NHrfeUgneCnzyhs1MslSTDej+aG2sc9TALdFLnnmoSSAw/X9gL
lvbkVkyqr3p5j33mW8H3qCVB+bVJsarIGYlg6/8GMxJT7y6QpDc/HajaaxOlZMKRQgfgJI/BpHAb
BawZdywzVK10hGmBIldiA4eJ7GIHOPZsDgYEq5jGEedwbfzbK4C17jJPOwriKEytwuK9nc54ES2k
+/w/EI+kTPT+dGIx3AsXl0OkHf06/+2tqb8VFPx5/Y2Yd0Zmu/bHxAZezHrDptvGk3g5xrYUSnoJ
PIQY6mgh25YXfC1VTQSA8KOJU/x8tfUle5wGANOQuEK3yR/ZOjOdkFUpS1LXXztLK2d3ZeDf9JF8
SYL0bHIdw3O0TEeKfPFv7N+tFRLkVarDwXmMZgB6jk77js3BjpLk8F5BfIH2BsLKYE5Lzi17DKgu
vCmx6uaEV0PXNC8pKNLNC7N/uQVrkEpKE3TuGTbY9NAbRNlQYyChNP9C5ONcUcRu9D1u/doM+78F
mIS59YXCYK+Kd7Lfk/rNcILGIo0oXJMsrl43qvEu/E6f2d3bwtTX+GR56sgiq6fa6UrCofQ5RuCd
n6LAsyQG3EQw6xbY3/r97UcaHPAkSa9SrZsbDqZrHz00TkZtJV4/kzy97ENoM85bWcRlhWdHmo6n
AL6XpXWyn02GPWOJy0OI4BhkNBKnufng9/C/+9tlKUw6XZno1MjUPw9htQathN6msRAiJ/BflMHe
nZWsG4QrcnSzRdH7VyY2PBKpQ+KOYKhSp2YYiYNPek2mS0yUm2n0cjgeExLXCx+6mYBQCvT7eg9L
j9lSi3P0H7GsuPM0utRy2M1vS9BcxZHzB5TEwTUeKkPhoqHg4oOjaH8O+XsFQN/uOP47mj8NmB85
WziSojw/hZwc/yX+FwM7AQkNmM1kDyiFTxVveNIH2mhEoUTJMvHvUBfUfIaPIT+fjacn65FEBlWU
9BjW2UOy2XZQziiddTz6OoXIjEln91XfupHJyWuUjsZiBaCs1yyP/jOl6ocRVJnVZi4DRO/qCkSK
odKY/GpmWqx2k/O9+pBxoKq30XJ6bfbEhXszpHgggNlsjgJLIFpsJfr+3uW03UGDlyywQCCuyIvY
R1Qy49DbPvSU7kXg3rOXkSbCbC2Oyuw1I7yK9hGpXcrqjs1Tg/hsfaPtONN0KURoBbOms6lPoxLA
YrdjhFeT82ujYMUN7MoKWkAsCzB532NuZnSjKcMzi/emfP3VIeYn8n4CTGgVTnvysM2ltQBs7J1B
C9sg+r2rGa+c2U8xNJkeYhbNiuIaNl+w09oeGBi/9RLhe79O39YbrnYmEb3kkhzQfJOUrRFtoZwY
uax2tmqP578h/qeG3s4GrON+KKQPHO3UxQ9fvQc7kkfvSu1dh8icdkq0iN46PCzQF9x4KcIVyM7T
KegR5aiCGuTuCyS1fn6B+yqy43sFPhTYBGBryr3Zq9gMA7tAXbtQmMAUBTX3NhQQ7WdMdHKWyoWX
kFqWRkzlQ/jfExxpo6/PkiUekeClLjyJF958eCAhgHPv7cKfuMH1oRuVSLPc9TNYXNrneWWb4byP
ot3RcA3TNOKVfAFwpDCR1p/2lkRQnBz+pbOe8CQQdfjFjJP9f6amTMUV0lCvolWId52AjEn5nrlM
Fx/9Wszp6izTyzNinAMZp1YgsHUVdKy449Oo8QYzF5bzCrQvQgVNViCeu2zVcdPQd7jry0I4FKJT
hFcF6PpAxUfY3hlnp+rf0t38MlMTwRrNYpCiM5FOOq2zaYc8JbxlF8Bc4dmrLn1Vz8p/BuIM4Uhw
OG6c4WVomEhudv/6rgQxnuHNnVGAqprxjcgtohreLckXcY1hfMkva5d01oEqp8zkc+bn/DA8Qb+y
o0nuSjML+bbH0UQQHexMf5MKN5612qmUvbijIH6wgXRq3GfON5jlxOsh2RQ2cV4Pa7vkw3MW4xBC
grb66p9cP8JeYNGXrURJBxGXOKM6cMV5EEeqVjA7fGpSHbG7eF3wc2dtHMLxWlqfVpa6+xQksfMg
zCiBch7aPEn3bcGThKq1kWr1pFDZeSXQxCjClB2of37/Qeb6igBCwaGjW/Uj6zrwzKelGaITPDVC
jWJAtT/GtdUVibrxOuioAl7/41mKSmN5zfrnMARIBouUcDXLtJbNpwEDhjS3bo06GNywRvP7elBo
Q8aXteCUdu45zlCPNZbgmxwiS5+Gz65HupnFnKYKIKh1p+aUx86oh5qEXa4KnQiFPr4rqnOpLxcY
VW0cQ/Od2oJhB6rMTHvrgEe/6v1kz8UJzf/0EujqmuarkoO9tszXH+tx72EEKbNt5QOhZ69RJMd4
539GzafkB7dHBj1GoMbtAwgyf0G8Vz8I8Oy2TnKrVIR6IkwMlwoxOXo6Uh0vWEBIkxNG1poLIS8f
lBZvVcwDYy/d9zjDdhpB3c7/uXw6pwAwb0lNkYeQNOOiG3sci0OzSw3HGXED6kF4ZAGFXOt4aZnf
Evnh3UrL98IEJhGAckilae7bPXBeGHqeBUcEp+rOtvY+e0eP1jJ80zfpe/SMLiE4RyVqPUteS5sY
uYkvE3wMl+iHdw86DhQMqj56cHX3FujBgRhgD5waeoy0nCY2Bo2QJlKz1nfYAbCLHjHXCND/6jtc
EEWbEneIdbicLAjvhNdcJ5KKOJfOwdjBl8VPdQW0rp7EVlpZTjsfop6k3Yp0Obt4R5TbZntOUlfY
7ZAOn1eLdcigrSMEDeUMGHRvNL7YlEcAhoDTlq8O8YsyUdqfJnTI/vNRp51LWwFrWCLsvnq7Zun+
IaDexLiZlmcDJqMaqaGSPT/FAjIjgNnONH8+gKNWtWhiOH/v3ssAR7Vy0JH1iBAjrauIIBFnEa0N
1agyX63N8Rwd/utMnslhvnrWgOcrv3UuPhll7Y0JmUZD/i+OuSjxjFwCYEIQB0BkMUKl21GlYx2/
vvqW5wrplnvUKU+itd0qTSuXmRvyiMElKlv3LsbeGkNtAb6vmLo6EjLiTJ0EZRJoaTi8JNeYZq2W
qWVRdYLjl3oIW31BrfiLTiBtQJ5OuEwCnncy/qiynU9JHZTbtBNYereIu0lll/yJXbfcQ5ADBjsB
InbVBDTXykjx2kXMshViAYdzmo70Tq3/coqn47j1rAc8DkTwNcymasGDrTXU4Yglz8Hugs6YrhXy
Vnufy3R6unwCg2WhCddgyNksMVCOvBrOrS48c4zcAKip4DvBnFPKnKKz63u8X8fNjinZWsMfkfKq
dFhXqwhDZGhoI5Ak0T+feQzQb9Ltg94KClgHIqe/li+vBzV/TfvlGPNcidOY2VUFEg4o2PgPqwDJ
eDV5gnyNueEKcRLxMCoewZpCLNNn2HZFP/D96mzLswr6g+KT+bbIa+14M+Qi1rBfI/DV7RrWOLPK
JfT5A2Jz6SVQQZmeSHhDH4WqF25ly3N7MCkBV1i95LtVvv9wUq2F7Jd5serf7/NDxFQGukKlNQRd
zihuwbgtI9iHodCi/Evnza7LbrCEnDCDXIP+fec8+HjWDXzf3Xew2qrl6aHKf8tyzd6lwgeSk9/C
wqe40I9sHRmFE0lk06JG3Y4mjHGstH4Ce2a3W7M/0IaajSh+lsc7NLC1QZGidYJEr5NsGE0s363S
XU4V2+e8mFXZIUrvS2MsmfSsNSERVeW9A0fuz+L0wApvql8B7h2G/gZMWgbiL1B4CgFYnhT+qNd8
XvIXSfnyIij7aq2B8dLtGSCV7B2SGyL9OQaPU+2bbnysloGbwya3cAH4bNAd8FdapxT89D93qcS9
6EXxvZp57iF1eTS3gY+tQx4DHY/b+9IcX+WKn8Ib02UNX3mvbEGO9NpX6r67OzM5TWQp1VRmdtzA
Y2ZO6bmizFg5MwEH3HjUQ0BL4yfHj3T7GDz4PvWjl3VjbIWCdSaPEqFA9rHXloI9n0mdJcRAyXhV
4cWVoCn6/1Qsl/9jNDUzMiIQVSDfEd27hZ5j9CshBvK/II3JGihsmIszZ+0MAG4Ikoud2WGsyHlN
WukjhNy3Edkp8vPsoQz6jcjcSWhL15eIXvf4cm5Wine5EUMRsdCXdaOCRN6M8X4vgngZbKiWasT3
L0lYETnKwLRnZGAu9WRDRzmM39DmTxI5lommHxrnZp1ls0xPYNdjeqnwBgJK8Gg6lj61iQRczfOe
YUcwSROE5ZvmY1BscYlsgyaqqLiis4iUkh5RwcdF69ERLMjQcgs6Cgoc4FCNUWFuy6KN7Xnwi9/9
7iEVagkOnThB9vRrraPPm4EPPctfCBAAm8e6HcaJnowKhuHi1z5bFjMLgMfEYGet/Fo3snyq9TTW
XT70dcec3/YkQVQ4XAx/zZ3vNRY+A7No9LKnd6YqDwjum/HHo+t0NGPSaV85f1oK76sUtOJ+4ZvM
/s/6Bsnqu0snhR/tyllGS1wyka9w1wryX4MEaDU7D9KU5iYEZIrnFC1clA66GnoPY5hrC2ydGh2S
71UyqAqc5HcQZ0u9qETuj0mQnVyzmjTsFgsddGz3dNlxQ6845jQt5SudFkSmmsxTC+pjL6TtNdFb
skEiZ62raDojNKXDjXELFbngdc5IbSi/K1bsy37Ljm+uxbVW7T9/cHpIkX9NU9jdSU8rJpZZjj0z
tzLfbXanZTiCY4F9NVP10zJF6YZocvWcBW3wNYOh01c+AvTeVzIOJjSKHuQM4iiAcUzC7B1LwrUc
XxocGcruGsx/kmVrpjxHwiaC8Fc2fZxbKv2p3vM9YBwLb+c0DP+9MMMwteJ7g+CWC8JgzzgyTRW9
8GkaKs6NMFzg/HCCoYdCki88vCPaEVBFIv/gfgoUTXyXX4Mt8z6h9cSztx9efHcSZWCGkhoWnTrs
iMj8fLMJo4BDAWJKh/oVz9z/VbbitVmHFCdJ6hLitP6Nb7/yamj+cZUUzf0rxhJUEhamWYPNpKHe
XnIYMY1aDD5p/7+EckeY3/En1RK/q/sYSqeV5ZW5uhTpvDr3xFfb/XMBU8wfNnjjUpoN+lSVugEQ
VTFhR1kj8IQm4bTV2Bt1cr17WsQL0amq9Feh5Wv+vicUbjssb3qTMWezLgbj8fqLCYDccLDMtU8G
8zAKQX4ytGabZSzUd9QiO6mljLRiZ5JWvqwALfaxaicUmaIUh6e2tWhh2XwKzY81AGXHt5VfePjh
L2TmdmUgI1K7TA51RmCnI8sQVjmpCklX9Qas6Qqo4JpjrdjCZarE5MRpDl33jpuxrpU/4xI/EFVL
uuQxP2nNp/ejhNhe3IERgt4lajOhGAB307G9Wh1PQjHkbvcjKBjScsH6S65YLq2unxQ1nI58kP9k
+eAJ/16T4CK79XmSUC+uwZmqlaFj+AStG1FyzoTtOBRhKqAuYDCMgnh0SwlzNwucurRLu9ux2gMc
3ZBJniZnfHoZAiYbWOI2uGlXYBYfOxWOJxDFwnq4proWaVG3Qzqj7KkoPJHxldvpyvbMaHPctMEe
6p/yDOxEDjwWaTYziNHi1adfMwYufBdmgVZC2YuTlrJNU6TjdZ4RmfjENTVzqWKbNzmTT102qko2
mR+ocA4oHuJPQk4R6KsfG+xtmye60KKWQ14deCNuoJbUNPj8CGAT57cIKvLUifPJ18UzOkCz13k9
u9Ukkc+pdRLE/d04J3Fn4Y+yu0dBIjW+/A2L3PJjQAMeGMRvZpgUEeiHlg6I/0FuDpRSRcl5im2y
8rm2VL8913Z4B3grSNWaNM+0A9EPQNAr8UVvSwivRhHDr6gMLaynkXtY0wJ80WQUE/o942EWJh9W
/L8ysEpbiWsfdUqRdbg1W0PeXpG4/578AP9UxHMUBIW+d2ZrrzmrSPCWNlIWgmLUcth2aXj54Or5
aO6iKUNJZYDvb+gTOtsxZpeWSHppYTFQKYnyzmYKTT2vyLJwLyjEbVnAreTlC951yo9rAwrJ7tH+
8JDObtN4R50mplAhxljPNYGbA7etm2tAgjsrim2UE6kI5v0cJh8Fr+wV5vZJ1anWZ3PRlN1OrEXd
J6ufPwIFvydojAi4m7N8PB3edDvEPC6scrhCQ6IrEk5K0ylTD5UZLS4lN6oFoZkRkugA4C1tfWC+
UIIANx0nk2MfiOOmoJYrVuBWL91icBxpCW0eIQ04btfTQptTNqlUDb+rZIpOVB0N1IjcgWGI36B2
w1i9vgG5VERlQQ21PzhRtqhgRMdzFY7jWmgvEo6lEqDleLJrKy5qBOOnyald5zdU5YBCz3nLz/un
C3Q8km79vkLwIsxcp1p9tGQmu4aFEW365+aK0uKmbidL4PcwXZClneDmhKvHtsq4h9UpA62Y32VE
08Mbbw9lklwTHQ16wpfxDAUi63uOqULu68wGieE2LxRd73Q22V+YEd6/62lAqnkRtOuli3ydDh5x
Kbvl7Dlck1DdnnDmZCQ+KIA6gg/Aux3O91CJJupHp4b7Npoi7vPBYe/DyPL1ltjoMQqcnqezW72k
yS9EpNQJZW0rZVr/QLlZg1kl2dez3bPTFZb5TRNw+0Eijs1O+GSpqFd/ksLk5sD1IvLPrUorxURs
1v591hyhUfIW6LkJ98zOvnh3IV+P+esBhHPFhHXStRZmEJrDmJwtDIAL2THcqKFuqwqlJUI0UwBH
GSnslLluOIi3ngx91Z7vX8Vjy8dkGEqvi/nnBHPGMOayNAREDZatPZG6mqiQ531EuKdHcF+93E8j
9ZS0PM+n0o98aln4ivM6YMx6uT74Xv17iMqwF/PE2fHyFd/OyYPm0rZunl6jZAYN0dw5emksvMWb
csWwKVRzYPc6HkC5h5RPbIJ8TxDcJfYvYy8pk4R1ONiHrgd87UQjh2zhjAEqN3IW0kFeMY+g3uAP
wqpnrR/k0cB2KEmGUAeLmAi+mEzfCP7Il6H1qUnW5V031OkNa44w1e6r4BZ84Ox8aMip+Mc9XVbD
K7Q4vRgTMwmPVCm0wB6jqEhG6a5AV2/uihdlLLy06Vd53W+gO8ztPKtAO1lsl7l4ZfFm16ojdzGk
3tVwQoSkrnt1UEm35CsogCL/lSQPYkWc/7PETCBVqPm3g+RgG+jFB0CSVyfEAQGzCKRDFdZIvw2g
+0bIsgKJUPPyd+zhPAes9xwfznrIfaMwGPgZ0PF0K313UR1Z1kU8kHvbDF6HCHdCH/TTvO/3Idoy
BoMPsw2KRF9+gwyUUCqBXPtS5R8D1evGbK8IXbdvMKary6mJ7+IGNAMl6wb1mkpgPkA8DIIcg5rW
oe8BvoHXcWPk0WHzz9tEb8WC6gH47LrwIWna/tuO0EH/hRnVK3sYv1zgrOktLvms4nkDfW7EWUdS
2eMpevfitq0ZacokbWlkbtL30WwY1ARHpvTmp6r/5rGpoDZRQCcqOp4H8Z55F/Bimqrk1WLDXtrQ
IjXgKpCSsC9hrH3gUt3WD5PM19BlU38scLCsY04N4vB2nrfwzSbZMEsqPJQD5r6NwH2aPT1NXJBZ
auj8m0B7jBBAu89c6BU3P55ERi6dvuQfV9MXqKKKe1pxmV3tEvmnDjUUaKI9DRpaj/8HzpTi8tOH
7uQ0J6i2nhIh2h1hjIck/PJx0nX6/2+QScoo0jhaVHaTy4W7C1oZBoPVKkJGaFBuEajhhFrLQp2y
4etxMXejiOv2bNLviQxVqDYyC9YILZBHRnKHo4zPLdQ01hNEi9HvlAC7so4IfX+gssjhQYUnpfUU
8ejvM5I10nWBwfLxiR2lffjsUbvOrAMZPjb0huT8z5gNeBSyclKpBbtFx5Mm7DeS4klbL41W3eki
MNn2b7gbUVEUtg7jbSuPhLwRn3aKL0L+OPP1gVFo/RDVgmWDRY4zJoSfy6ZOe7CTYLQU3/fqwVuQ
6NyBjj9O2nPYg9VT5qGaO9yQXBZekjaEVV+/H2lbyLiu+VXWOVoyuPS9mLai8uoqpjYQYMmrL6dV
LBQmWiHEfpHFTotkJ4WWCy9F6mMd+w1umRiwfqIFHXsYyirk88RKbL/g0/20HtSp79WMZVp5WvO5
TTkzw9Y3AGErT+YgXMHBTQpK6iL18KdntDa8zo3KLYsIXUd93U+G4tnxY2aAFLuMHpmlZJ+ju8a7
Xcgs6rHA+Rf2hSIDX+zB6MEh/yCcfzVc/0FVGz/fgo956zuYQ7ewwXXphmxjz2Q9GHZNugkFVsIv
HE6OkUr0H5gEkHZORcz70JPfNTaIUOIseCi8rRaxBDhx1BGZfJPMMa0Rigg9E/GjuvgikrjaUHki
TNM/c2ahG2/5EgXo1iVriibgnehpwjiZuutmGt5YtnlQva5wwlRsU2Pqbg6HbWkqGIHXD8awpdCE
Hhwn74/B4724MHjwbeOGLxZknjR4nj0M7Lcl/dfuzsbXm0gatvIkmNvu2VPqgb5ZUF4s9I/bgCt6
RWQDnEjSn8D/+CD8M8qSYoGb7dGMZBPey+Hu7+DE8Fw0JvjTTNflQKEEOzpU0AIM5y+uZugwyms0
u6i/3VKotWVdn6PFUkCQcgqQ7RBSK42nQobvcxpNTWxbqWB65MbpXttzZT7dvZLN9Vt4RuxBF5BV
R3ceK+0vc+i0ECKDOrWn0g9JhdjciRW+VaEIZ9h7XpNf8ucjufqxVTdyEAlf+WvunSkiiZToQ+tA
O3y84Qf/+05tQ0OcdVIpReG1qdf+A3PteJUrXiRHXs7iQk68ZxCxYE1xJP6MklZn5O0U9YLh5A+Y
+SgnyS+7m2E8kAZA7X2crsG9bfyhi0zfpV8dgE/uifMoLIkg63XESq3ogfKif5bT7R+D2+AtjVoA
LMh4ZBXvDW1Ps7wyy4vxdXkzGZ1dNgkljPIirUeWU+iUuWMIhq5kNrUTsppEIbp0KW38Usnm1OoQ
d51qr28cYw3JXJA3z1FmRjNWYjXqgfrvlE61FfP+prwIkJiuyfKaGdd96ucNviq760ZHobt1d/CG
prFjgPgkYLbnEj/T4vih/2D0hPORRIh1ettQhG756K1MCjXjnGMwPVPFYivawmSKqH6M7tBvRyC4
Bd5RVKHAE4CbWxClqG8uqxHhs2eQde0lX2LZKaqGBsyWBbq+WBCVhTatDVMUq70yGdiT8bW2t5KJ
UHTfjn55l83Ybgcs8Xt8isYEZrFcbu0us+Mjtg5hdDAwueLz+7N9F7zkPdtmLMToBdUqhBwy+Gw9
U49iHhOZLQMGX3RE5Xf+ws755kMLXIQ9XaNxYmINcPEVi5kfhjrf2vnas3oV7n/dAvxpkWbHf4Ep
QHuFeqikKrWnGQ6Hv6D6stbXsQsZEblhpZmHgeRfys35S4OTPSlI/4Dum+xfB1rX0yEGPqYlmEW/
jmwguF6BVNy39J3A1KbTYYm9r7UCHif9w+uqJqz4JHkh7AAOB9nfusMR28oxOv4nf6/sFoVVYXNV
EpJY2pSjphe6RF3/JLoQdOHfCSl5ziWVd8nxIOskN57Qn1SeB2wvNzg7cwl6tPIWABT78kMHvfZI
A1O8vpEraC9345VkVVJOnFpSYA5rRTqyuX4eIz/1QDkArMnHkCX3VtcE0h2tWLhBo1e4d043+J+f
z+pgXd4CMGCXCRtXwiJN226o4RF5umlP2FCYIb6WIFwg5wqL1AQNqUqHnxeyK5OFCx0r0Q7KPiup
g3s13J6qmKu2Vyv/A3Y6iGYqv0g7grmfIbmbAUj6/EX/92Gs6DsiUyg2mRBwxNJN6qGLjMALLVoX
hL3/A2I0rpHPGvYb36UsB3JybTUwF2bnls+9qn6b/Scgks2pDH90fU7ARy3Qjq9kDuvMiFa0FtpQ
PShUlt+WaK/MWKpWqRS8OBE6DhVVAKTIsMBunu0ez1r9RQpOKkBEVhlVet2HIRyKJRkMks+JFknd
GaQyHGm1yQYB1LD30Q9+FrDgjY6ISCIp7iwPbJn5EGuJ+T0iBbAhw5E8kiFENe0yCBPUF7iuYDJ5
gSiUMXkW+rVk6l0CKKF0cxq6eakC5irJI+kLz+t0NlgSiie6OqzhMUIxqle8S9jPa+xFmEzwuuGZ
Z57T0mVBQOUU19dY69L/nEWGymHV+6aLzFWwL31rcO9wLb65tbUfBcMM9F8+dvG4p0urBLBcYi6o
HRhcOuZukFwxMKIq9zCSWJ9F9kBcIYMoBKrw8m8Y8eyaE2EcZpgiV5nICawB1nV/iyxxT0AWfaeq
KxnDSTDtCvyAOFrf4Uy9suQgRKL/y00aBSlYGH5WZfUamp9hKNMQ3NpyxMcKB9SwEvVYZaCoCfl7
l2l5oRSOiepMOu7uKEpyBwcoP4IxHrkyxH6FRwuB46TLW+QP0UCT0SDXhY4oVL5fyRKPgrdGu6Wf
q0fY5ZpEgRGiL3LzJvTvgoyGW6OIyqH8MOyrSIWNv9BFqjPZKHUc9/NsKG0F2ivV3eE/vTjf3mQV
8/7vi0Bmb36IYLMbUOQsnZ117A1ghzi5mgqwlDoNKs0fp0kjrIresvkeZ08wcjb9GmyzyCHc6Pfv
swGIa3509IKlyYL/8e3C9Sf4IeQLrsgMr6QdI56DrgdrUt5quOSVqJXui/Z9RJssww+47b9bHGAx
J5oWlLdRBu+Rb3B94Oswan8/HHGK8ie+BhcnWPAppMOl/vnBbHbR3gfEvU8y7OdjPiAV3sDlrvyr
pLV2ZQ+mS7Q3+wi1lZoV+JX5KlRxSI2o1oW0+pPHN3ELqeP4Pop2CX93SYuPHhkblt7swaRgLh+x
YncaR0tMQEHd+fRABI9K7icvHHF9KynyEZOmMDucgBFdDvAwHsfl9oGmfdpd3PHyfs5pBjtN1YNU
Xci3OwYDL0t3v8LsdT/W42AscSVEja9SUkBeubDyOxKeBqgEJ0Ff7JZWvvo0zk+JwtMDY8Q6RbTl
x1L/ROWTUP6nkSMPPALe7d6O8rYr72eHWgqsuxEmiY0oEqFwqPHgWnMHd1tyI4B8gKPJ5ye6LgFF
d8jd7fR4US27SUvryTGHsFvC0SS2PKTcksjk2muf+NjpGI/mBeNRdMQpCZZzY88gi7/QG4SyuD7F
WMg3EulBc/qD0y/K0XTXFnDdOXthOWJSCkUaQk0vUMU3EY+1Gx+nuqImkz3TyezBz0URcbLvK0LB
jTMvpNUj7T57I/bgU373dkCDTq/5qfm1uhF1SyfuS3sYcRphf/6gQl4MC8knhckiHk1Rs7QiqPMR
I9elcBKzvqEo+N5DiXsHIYmpRnqR7usIu/XGn3Yv+dhqboC4/2R8CI1lLiPcgJ8tYY0YxrSmWPUG
aX0PRMYFu7gWSBhb15deeCw6RJy8rqpSar9K2rHL9zygABX4ZJ/dLAzSWh3n3ZNqS18UpY/K+H23
Dzlv6vlJJVwmf//DTtZrBvN3LvmpNyXquGwoAUuosJd4rcVo9tJIjBBRqPJnXR2MlxipYOK2g1+g
ptNHJwQxDbchbe1+3NxIAtCMUNbR1vLpX/Oh8dfpZLYI2TYxi0ceR0tkjb10nTLs5Lg5khKl3kPC
BSHIvUTbhXMtZOKpMzoWo9IeVrfxj6c7u3E/Ab5YvZfxb92NCehHrqVzpaZGfp3AXkPT8nexyM8e
Cqc6SDYlrSNZVOEgps5gqTAWvSAJ0KTgE9qklzc35CJvBsYKx6xj6dgLXOtp2MJvSMTBwgEGsPUZ
4b9aixHEKOUclkGJk0OGhDjl79avy85EYruhpKAMLuDTtX/Yg3lSTI1qZ026zqQBW093nvJX5vNA
sHJW5xcKWg4Zxl+xePlC/VUOU3FkFE2Qyc8JEDQkfyGjm+h1F5vnBUR+dh5xQAu4nRQL1BtzZFd/
2zg1fMSgys2IsJj3aidD9GFpWQ8MCTwjyoFKU/qXq9dW8psFwkNP4fMfO/oAVDOUlFg0IgnMJXc7
9qra4qV8gwFk2wAI1pwEZWyVs1eKGv2zQRJN6Hxno6MqDF3gcRS8tDDCCgfJxdpUGVnH8YZtfcW1
tWODYQaijJF/lbq7IzdmAIekNoG6hblfB1buw4sgvUlvrWBB5DcoGefalDnhVs8G9L4W2Vr3jx1y
vTq/oZMNz84MaIFQaRGWrV5Ui5hEQtSWwEVOyebqJEIVxsDC6vCnRci28HUbdMcsWLOx476C5nvJ
/nCjj3OnKy1s5wMgU3HD9gHzPs6SlXzo5G/OwXwSI4TqYrg4REmMbBMGrkKF/niMafPHRZLzdXBp
cgSY8gGZcK/7SRNNpzH7woIkPCR76GJaK//Ap5okm8Y6x0WYxMUPa7cn65ZtoQNxTjPTs0PTVHvu
aidfTXzlwZK6rfcZwmNtEwtGfc+kLH1F3rekY7oA2Fjmh6oQp6vnSmS1BDOl97j6NU9x/cV33FH3
6+aoHlTRzWKJ2Z131ZtmNOFmtSAhhyg7jGI+y1en1JO2igKvo3/ZrgeJnOWd1jFVf+yr7sbEv5tK
iKgnjnnH5DZg7MdlPnarmcTOyMtDvk68Z+G9gQ4LVTU93ZBSQWgsFBvhUpDZqJy8IO+LfVV21QDc
ryKLEU8D2PSLvh060HVo24ADgfCG2yTXgMcewtd6YQByraut9B2JI273GJQ4Y6mh+k966doc+rhQ
tHxEFwM/mggqcr5Z37HD+S7kVyc/MOW+xbYQDtumCYC81qzOWxCSZcNSTlndsyv5Zd7zQm/OWtZW
Nn80Q7zeTogff/JrVH2EV1QwEpVwl08juXja+ZwyxB3Bfz36O0JrqKAd2LrO7eelYQDIWLW8O5YN
TGg3HMcM986lEQipdnNJLsjwwZcf558hWs3y4VFlMyDAYnS3KTq/N7dOykOQll0QgF4x9SgBgHY3
3HdJxOaa/JjyMTroK9ZObBkkbaz8uR7wfxL7xtPvxz4hiM9MIGMJcZZJ4gPmQqt4SM3z9XpHW1A/
jeinUGhacbqWYG4gL4+3sSkCetp90YkvQiqCeA3Wv21/Dayshc1bVoJ9EbbWA6LOjnYfyG8n37fH
KkOeK0ixbMo+caZVZnvTKEg6u/BoTu48YW1QwIa6+xSW2hRtj7i6P5y6kutbyvZHK8e79NlMnjtA
pGFxhEgDgGPuoE4llrvr1vD2J8gHWS5OS7LBlrpLWBXBOyzyUmHW/CF+bT4K7yS5KjwDGHpusf7S
hukotN05fNcFqe1eutlKD7t8RQbhq8lf3SX9jHdz6rk3KDYQ4SSt4Dt6JSm4dlLDF5dVuagSqOMR
Kik2Hs/jg4Ly/2QHy6ja6akx1EATEGIiHy7cy9sq4D+d9sWB/MUrlDv+3W0Kt14HmRwrZKkbJwue
k//XO9fiDTNctAbaUzSKN59JaAsFyjM/P8I0x/9NWVmmFoBtfkF0LVUF7jTn/cQchNCO7xkNAMg/
yDTKcCEEN568QLg463uoqPcu3iWi+HakgoNs4k1tbD0uvu0IC0ZQrd7OWpmiY5J1cAIIW3bUkIw8
v8K89zr6uT1v7opDEzxh9SuoqimqshJ07lBCLF54IilkMwVPBeDj8b3Pfc4NcurlPVSMWoa220Kg
oBnJZvlgFp3EiQvHSJgfpZCNQeyBArjb163+6SV8U8N79CQQ63Dt7Mt8+kcbJgzXwv7PxvKsbXp3
0Dhm7k7c9Eu/OR5cL2Gs7BDvuVBz8nz33JXvkm8Jy1TOrVlX2agB5cagQU6y4wBoBeBsS4IQ4CaN
IPZONOlwWJKlJHwE/Ij+Zsru/eO6nnDBzSmmEro6/JNBB4aYbkNGPW7RuNU5aaxGgyVVThK6hrd3
FtunvR+FhGJ/BtT+4c5g/9/JHhTduX/MoHUtGzqDUEjMrMnTCLQTgyWgg5RBhYEtw9yxsg0cXIaS
j9d8jnazwEXwxAAuJCNSwBH2AWieLPz/+ScZfbeeE/73w4s8Cc5c90rrVkx8G2JjsR9xFlYXYQN4
GHhvLj5dCV1AfDJyDF3DTrK0q8qbOiZJXIaK1J2cDImBC7Xf8mJh4wLItS/Zza+WeqjBfm+OV4rG
kceKe/ay2pEPeBB+YHSxv8cErBy54ETVHsBX3dkl5yVc6YPBRUuvy1+0Ey+z0eB+gyWla5NvgQtL
QH9CHqczgqCG2cxGt1y/+dwIaFWaxxxqa1Me0qD85vIo8eIHE9czvSEWO97PpBJbK2lBouA6KbON
WcLcqbwrAGLqXyL+lxViO47TKkOy/0rmh8YPtwHv4yBN7VpLm+FBSWrgfvks+BHK62l3L36eIuCj
qYGb1GYK1MZrhwECFxqlzOMKsO3sy/AG/qY9Pmfj4eGvj5q+x8XJyHIAJ7cEeVLDyEuv1IkK5LSh
lTBHa8pUm7S/GCEvC1p2GkLWyeax1lwIqpdLCmu+lx6eUPmcxpPd9woDySsN4j+apyVAzjfRn/ww
WThuIC8KhmSdU5LPFPJJQcPms3X5cT/tr3VifG5zUffbYeqj5XvhX2O+HQZfKOWdi3otEjfIOv1R
KY9zVE6AcpCNj8vZvGZTBafHAgKs3l5x16kqq3DUGI8J+9eX99brnYdd7dUtE457Sl3w/f/y9RFj
067njddzv7HYBk4jTqCoctyRQRZU8TyevbcF9ecNMEovk5U20XHEqIcUEFuwySB4+F1AKEkzTFp1
yBwmDHXnppH8y6sms8c4tsnd8yBSsGE9yU6e6VHQ0O90bBfQGhk1aWW9HLh2m1E6eT8u8DdinkKs
dcwx9s53aly0CPc0QUFXaumIslNiXunMcQ/yDZFcnFuIupQ7EtZMXdvkoDBAqeqdq/0YSYZ3Q+6X
3zOpS3ikBl/JX9SEINw2uCl4f0WQPn65uj6ViT2EztWguuaBguC8h2/XdSXAY2FL95tRSxVX6TRG
AEI+5lgT1nyd+ywNv46uII5g7v2dV7EiPLfkrG8Kj06GJ1kVYqBD/axlkrhh9+3hMJE0O3UUHokF
Bv4VE+8j+vxBxm9uCY29FJ3RUC1WrK1xa92DImP15caN/0Pzeo2OKTa8/1N0P9JPhtsNXWIEDQ+A
c47u3A7IO4urelUIqquY3iPqOLO6foz/mKvG9aXIbSdqmVhSNAiCSmuglOhk3JAmYFf5nXIbZGRx
unl9p/xznmXG5uaspSGsf+hIGi9somiuYc2YKwZ8gYJ3bP6x0aprU08POXF5mxJcWaU/kdvGRsNy
AU1HVKQL6gxaX97iKAreAh9CyngmLh5Ps11W/FJHPYY6FGgR8dzjWEAG6a6XeyyHnixAKvqu1M3z
P3gAYWRzyYnP4h1IurHAfm8W+DRhHmRecBogKR80GrSV4x2SgrAi9ztQZoL3bqoORTkOl2bKfBQV
xJaKKGbmiTV2+jHjC0zc8+WrYBumUbRUjOEPEY/CpgAyMl/kRvFtnh+3czPFlwDGStJuJC1z3yPY
Q4LCpjfl5YsJ87VLzDIVUKrkgFMhcpfDNnr6RJlyY4kJgwKR5VNagSwj8qL+QjtLnnG29CoAW8gI
nkNDVRaeCMD+NyigCb5+vWHcMYIDnOtjgcEj+5pseGvTnkTQIXLFBWy9snrwflLQTteXwIwrvxa2
qHLDdkvzjh55qIId8G5UjNVD3EitpDeaudn815Dc5fKZkgEAcvODjvLHWHdeMhVMsh9mDxCyP0fq
wuO3t5kOrw4kgGyGaI0doN3sbhN5SVhnLdyXlzlzaPdr9z6PWWgmMQsWKJBwKW49ZC/1lXSJQ8H8
KIQ5exc7fSM3ipz+UevorVl+syjQj4KHg+LHzjUgrkfwCqXjWLlLr+orGqTzfukt+t/F3EryeY8u
TlaNpPHJO/X/PsoYAz/w/bUQSrIvBPphXDdT3V1odVGC8Lqvw1afOndmgko2EVIkHQlDxohNZIMp
g7E7xOpUtjS4tkJPWgkN/XTHT+EujURRouqxHEgW+d00G5ic3HkQCXNfqXRkpkVEuMw1wEiXY5cY
iypHMmw/yfzTHbrqBgUP1SaKAuJEuBVl/65j/cB5MmDzC/xs0I1ukDmIWv/1DxhHn5OznMnvjiBp
gl/vHDQ1tvbNMuMIvUJUFPnT2foGK1eSsUi6Dx4DLoAv/YcxsqvVZBYUOZJ7BNVSYeVu9A8tiepo
5g8Lg8RRqQTjJ8/X4YW720oPEeMuCLh4SgPEPEFuulhKfH2uZF/5Nm4YWZN9qz+FIdb+LVQuu0BH
2ABbhLq03Z/El9VVoUaFkHjo5NQHoizo1K3zy8TUtrVIMNMl44ZRPfyqkuZC4XURbSimBihWiRBW
+jhD8j9OJYLOwVZ71qPU7B5rAd62e+RiXWkaqY/Ok6tCwaNWYWDUk5Dv96gFW92oXaMHBhdlF2Xh
p9cDjg6n9hFYUxeUKtgFhLg65WUTVDnpuoDpRatpTf8WuFz+dG9r0ISI/9pu64ONIZAj/iAYKTrD
GWM1Ggk4TRH5SJLPAK/NRcoPAji0KAZ8ZHztLV66udRrUtPtN0pbjSHjejHgaBLUp+jmIf8piXMZ
eIWhzn7m05qFm/Gyhk9w7dBeV0T6c2ZEoVuuxcFu3QyhtqItSSalGIbQRGbgFQ1nhqCEiv2pfWCz
fclmIXT/SzE02r5ARo53eLuoplQHu48Azc6s5Ck51W0pvL7KTnynrLJeDvwSwx1xdc/+dtWz1MbF
39CGdrc3oaA35V5E9S7U2KtHDvsFR9QN7zJcrgW6swN9Bi68iu5dCccZYnEbSMZC4ZUC9AlvjP4n
+POZIB7hQ6MHbXarcBUFhAtVGf6z73+r5MSlQUNNyAgS+F3RHobTbdalWsjhzbdLTID6k73UQDET
qfwONroqqaDojKzR83E2UH2FE9mKL7RaxciQkqzfFoqKJ3VGMVrLpTdZz/tEWc1/7P/5wI8YcJ95
VoPB7Sisu5+c5f+stixH+irsvUFicz7iA74gemlm+ICclTzdykC9Jjjof5GYEnqaNl38Ao6PQgmi
y7mjHjRidnVDwrC9fJqn/HkB5jjtqoUYPjOUPmdtA6zREWvjM0JiBxXG062p3HHWv+tZx1Caoope
xdWdPaeO2IcaNCLOIbtWFu4xEexCyJUsLdvt4+2O3cLw9BF91NHGmYV+gOC4lEWL/iiXPoj/z/IN
17DT0fBG0kB0jVzy0YmnvMJKKiI+vd+ps6EML79g2eciknV92Gahs1CZGURkAWXQiRbA5zjl5lEF
wfOsDNewJGEwMKcjGtwUYdJbYo1G0O5ew9etIcW6UW9wWn4jOdfbfI1T56JP37tl7SJHyTGPUaGm
Le/I4zIxyZ1qbmWBtjB7P6mg2d4jjONDrZmoCb8bOXnCxtlUbJ8odj0NLKhV+VBgC4jWAQHYDfuz
uhitg25E3Y58TXQ4zd+jSSlrAWbjC51NYoCW0iBHjjUsM8rt1N0nbaApkw98uHyGKyodLDpqyNwJ
4fhi9Od3TGwOk4oceBKWU6Nhd/DBbXjSWzGaJF1fEPYV7JPnLuelW2rgA1oT7+FvZCTHygQP+qbD
X7lRihjNmmi3mHeNkgTkBTMvzn1poTQjU1A0Hggk95r2sadEwxYpb5Je1NNjsW/IEXMZQYObsUre
HycY+ralMAQWFshGqCQFeerC/kHnWwSvZWV/qonqoyew1pbK94Vn1tHGPuU/ZY90WoWm2na2q/eu
W75eA7RGC4M0wsK32m6Fi61YtRY1EclnWUQj7wXwCCkQA5CqlmtT9ZsjOGyhJoHAqehANmYXCKmj
IwVcTPdlbEPa+xRIFfZDWHiGQg1GztZQ0pzjsAQ9L29qImupfZw50VWRoeJ3XiC4yEuYXj1T7f9i
TRX+romRkJC3so0EPE28JC/4VUMIHinnOWklZA0WJtwaZ4xbVpqGdvyqC12Jf3DtQE4NgkbPz9tv
JsfRpYWpp21BlKtQ6UREnrUKjOGNtlDnDl+ufdHWdxGoJNbF1UB0rS3hvdF39yi7FhwGxrmMFtD4
GTrfVKGdyQLmVFqu7MCraVDomP7HFF414TjpyJSio3zh5NSjagEjfPXfM/ophMa5dtC5HFzd7/gm
k53BR1MVpaUSmeitK4GapdYo0gv1jy69vLibo1GbWwejNDXVi9WNysFLioI4vmHuqoIeT/IpfE2x
6TOmLWNMs1T2XOkX4ZWdyeOCNz0YXz56KPKELeV+U+ieNsc2pyIwNqq5w+nGbnzPSpEsh8op9vPa
jDXFmvh925cipcrkSOITjX1Ay6aZaTeyqyTZ52al+L7XbQMowdwLRDeP1xmaIM+FpxtvjXYEvTBU
TZTwg+6PztDKyAM2z4sS++EG2r6nNYpVFLXTRhksyT2WYLnfkxlhuSBpqAihSNARVZ0UNuhUYFlE
tjS1/6nP3Tfct5mGZv2OwqBFpAlAdfD7488pBkec/RH3psv2giIJLAlvmFBmw/sv7k7raXFoj7iB
5+ZRnNPWpA7TSi6sX+g23FxZrOxiCdpyTrR/ogbC+098b9z64iBE3TRxrHhCo1jYjEaEoyOQEtnv
cezq4JMXRZIX/fmGwcyzIw0Gl/DExWROBkOldaZdwObKUZ8LkID647Oy3XTno7IKTJKQuRmFtwUh
4xuC1Bf7KiiVDqw8J357TXix+3c24skXg/BQzdcbmYi+X12H++PmFmWsHqaQoWc5bo0zbLIsOuSE
OSmyeT810E9P7WByeFFOL8mGYsyGyckUSp0CeTHZKkMF1oPc5vLx0OHldFUMo3p/2LNE/lLYwpDb
LBV5J3CkaDNAJmGYisg1GRfEcw7zURodS1W2/TKrM32YjTZ3ai6ZK7ay+ybLgJTTXbEHCTy6dhJe
KwpMgB5iY/ngP66bwmc1vxHNDqQ8MZqwBWSs1lHQw1O66EF1sCnPzi+g3+gvNWbOZ2DhG+Eca/BS
FKR2DfNLmLFx42c9I78yCVimF/Kl2YhAFSH8TKBGj0gciS/5Gt8aw9HjOEOokOWZ8RXGUhg882Oe
pn1yDRx9ypK318CdwKiFS4QUhNCXohJkgWifnqJc09FHOZsj7T8d7wkff/RBR4VbFCfmbezXKf6a
XtHbR7ljaglXuSYB3iRs/cYYX62GYXLTElBP3Nede2/KaCq3++jfk465GNBNJl1iO5s9nj6b9I6v
kSAV0OGbdgEoNXtOEIk4KAWBKhvRYRo+n6MOXG0BjWA6mLD310s74gAmaOuyO1ztfya4w4IPBN80
0lKdP0edBvdvnheRlrx+8lfY23g+OFPmOhUa8xCQhWu3vo9Z8uPNix9nyGa8cD13H+czai0cP9Tx
z21OQ9pkffGin/LcOKiWw8pMCsJxGY5MW1GhTuhCQSyAKhxVJbgJp+iHYR7cHt0zB1+lZOiRIE1j
rteDTZPCbnEOdbAnu+gs5jVGlks/eB1ysZjp+xb3Dm0a/wo/kKaZBbqHwD87N7ncqbkQ3BW2oBMh
zOXg2v8F7aZ0c9GPkXGSlGuX3xkxtWydym+3p+gnJkeezsYwDN5G4zXZREU/bmzBMJvFatZ7Fvro
CpUpBomUwPGevms0OW+Q7TEB+yp9NcgCv+Wi2xIJ/ssYl1S2zARrFU/I1CBUG+QdRe1wsOJID0I+
IV61DCDHCtIAD05ElaQTcQwuFZhTgMudKOQwPTHuhkbc/iWDJldOuiLKYoOf/8Quxa0g/jKplXGZ
R2iABA2NYKSeT6A4ooX2BrcJdVCCy00TvFtQY9vTTnd3dHg0qEMKCAK+hBXjpV0jM5w/ay4VDMCG
IyekONWtdzTcyqZEFGHvm98kO3DiXlVeRFAtVD5yUTRCqccdetD7+/TFgp2DykWToe7Am46x0h8b
NmSmGF2OsVzv3LkpeMv4IQU0TNiaGu228Pe97VK71Qw8s20YiNIuEbYnDfYqJ0tYBesLzDkjU60F
7opOmVvsg8kc57lbnzoPiV79WfrKRuZrbQcrStKwhWCYEJp5ytoaCR+qn7G/8priYOnQVDmJ6anr
IrW95rqkEAMyem079WZUHUTUI/hJWeyKRAR17+j+EEL0Jx2+iBaR93LR+vo5uB4w9Uo4jnTdbGkC
lHq7bPYf58xmMsvPvkRIOSKzfmx+LlxfgZ8PsrY6mMuCZCes8+BaKBRuc1WQBezA17+8FhbRfzGV
y9KliojquG2RcKJguAA6DRcP4VQHI7tsX831SAv1Fn+KteSuHIi6LhMAO1SuSsyYPCGmj7101OV+
MLmxMdTTSFaTAfv5b/w9Zd8kb0dlWtCGg1dB47FCzkWD6bknS/L3vlz2X3X9lUplOGULSF0qoWXN
m7Pn0AqnLRqCsWZ6/aZn7ZBzDYY3AGyPIZLPL05p1W/u/H6iQc+EM/yy38pgLL/dqWtO9YvJSZLx
/sXAYkPoVsomjtwWnrojavstcWqvB1rY31jO4FD9gQtcSY4ocwPdWDL0hBIYaaaBsOMW78H7hCHV
IJLXBjTGkjBroIeRFcRrlbmcQm2VrCg2ckpqiWaYmEJRNiEQ+sLe0RSyXqpN0cGqougyiHhaidG2
XfrGY3NDorNW0haCHwqY2y0ofwQekHPTuWD5C9SOLeWAIRhQ+9Vu0Q1004M1moSPQOBwW30xNDop
A/IGA903wTkQavgDUhoFryvH/L8Z7BlU1Pl/Qv0olQ5qseXzy0VQwK9I7rBAbxtWNhF3H/8UhP5X
9GtwLAH3Napdfbjo8sIuMsPRCOISQCSnopBX59+nYrQJLp2HpSLeiUNLpbqOau9JQzqKzW2Jkena
Z4du6qvvunn/lAwj+DQJWpSX1JQVM49N+Zi2IoRBUYAwWGDHn+NghQnZ3eGvksjdyDTSOZ0qvz9e
7Op4W4t+yl5t7AmXaCDu/oFUmoXcxj/2MIcD6Bh1+msC5zsDjrSygwhUNUsI22vC3UPEdPt8b5VE
5a9gK+knRxxh0eQEhAl4nyUtJd9iSDxgv6f7Hi7+7sFUcwTu1WCZfi3qppIVOoHPiVHb/4L4Cpit
1h0i2NZctGiWSSKKtAvgbCjYp7mltlGBwBLTjAgnn1g0M2l9f+JNUEl7mEHovb8C4KRFZDoq9emo
3hXQXUPcsdjKAECjH9yaCo2A2gJskeJ1/gT3hAQ6mIBBktIocogqRdPErtMWKCsDk2ehTffUFTyo
Qa1ErmtjHOjPmnEyv4dM9W2T1P0x+x/OXQgHdBDbBSq+1YNk3dKugiClbb1AR0Q6AwcFxkXdkGKu
QrIW3tonPee9hDmvxpuV/LVCqtwnNgD7dAu8WJpsWCZJb7+1OJppURuevK0vh0xagaL+ZkxHMHHN
Bi149o6OjT52BOcJ2BdiKf7yIyeVJWyxIXEviDixKYRwAfnON2P/PJb/GROhX3hI6a8KvyW/J1rZ
+xvtiU5ZMc3iXMGjyDRMjuPBYqHEqFIEAMx5EjRjVxSChfIgQs7couVzuy3mNoiZpYgpwgiKhPC2
dUQ/y2nAh6n/SIbjspLXt8su++hDF1vqmWjYAgbs8hivjx/nPGEZeSvpfXl1itUSANf2OR4F/rwF
mNf8cddDtw2XqrEvi5qu4DXEOxZ/b+H32b/IxxqyzSLe6Vy3u+gdznXMZjfBEPeGUyKhBvbamDd0
4qmvG4mY68kOVgcgox7CHFHaYQN4QmXlEgVrizM2c2hBU2qg0yVVLEjKP7dK8eqjtfsD6L5IbW48
i6ERwuWI9pPDiHeypl5CiuYR5keWA1057A2V0NqUr6TeHd8QsNVkeBJnpBLUonmrSv+LdRYDMB9c
0JjesdBfaMAomRbkpHvpz6HyDNpy1m7vil0RpQPH7OT5Rp2u+aif2xq0dRp+YBy2F+Ha7CukjrkF
INjyJenWivJvPIYoYBY651/Xfn3MB8lrzuizs25/5+8tjFvhMnQPTnA1HQxTLmRFzrg0/1dF2lY5
nSKWpRoQTE9As0ppi8wj+3yXK8mrSP/JCgNAbTx77n22YMB7oSDNsqDJYBomiMoPomwRK+ef0Afn
qLSBK6Ye5SgGZplhheRLhVOAnbFs60+PIlYS7CPx+cnYtitnxZB5nKk6wj9Ivw915s/q4hLvmVnF
0d2adGC/L7rAzyRtEoDA7XVNiZVXGs9a0c72UC2Xr9xDdvWb7iMWeVAfe5Vvx3atbSjsTFWDo+uw
hxDtNTxqD+5iChwT35mCukI5yaV1m7JUiQyXJ1u8HtAXq5hEEHYU/GTRo6/3ZCFf36HZwkBiS3Np
Xv1TnI6u/2Pvc/PqY+2TNI8FdxYSHvJA8kQ1geTaX2F9VCK4LS8okamRShLzezGlPIQbLxPYk63p
BpCB0DZq5ZBbjpSIYPFB7yy8nt4B+8Gt1Z8UxO2Czb6YJ0xutOs6j4qb1ftJXWbxwG5jdcr1wEdr
wJx+x5VfWT/48irQu1J2GinJoYL4xku/kaphBGfPY9V7YEqKs8zxElJABO0n2u22dhv0uguY26yh
xvSsGSvZskCqMx4WYYwic3AeJRLirW+gONsYMpF4e/wfUHLM9vIG5tGNTjMqGjEvEKGw+cU+G/OA
bWjHSaik0SZ/uQ7UvsVqnYAPECDF4fudV7KETGKM0uvyePWgkQG3ND112z1b1oMPRV4L7zFifZtr
BiRZDRV3tss7Eqlu3GYSwzHTAT/GDTysPGF+xRjshnoHky8MDUh2vKuKc/cwMMatBGWLOend7/HR
vCIupyWz24ridn2Y2h4QZHfBy1z1gudbhVwR7MPnT3p05KiTyrMU+9AC0sftemZaaTGo/GnYy0dp
oXrwJnSgWuNMBjRtazb6pdsPAveHa+KA1mpDFADh6DfHTAP7y11CfTpO+xPWqnxbztT7xQYoG+DY
lL3DDtSLUv85sElW7RsFky+iFwHO2ydNVDkjI1FTU9xMz7W7cg3CGqx2ndr2yuh3qFxSALfmXpg1
VapMDHHMfX80nfAIMRHeuvQrbjuxE6yrZYPwSlbIGaUP5n5zo32/apAOm+wow5oNszXqAmN0UzxB
c/phiJbQXqvWXAnadPpLUloxClY25K8bJakC6a76RtmTAJXwDabGdYE+DsIEO24ui0IODhjpx/k+
5zd5h92AQ5FtoegUBW5I626yxx06cnFtmSAS+KFSBwSc2zkiBzxjpqJtzB7eHzvqIuRdJK6khRwb
fOYNuanQS9hDLgEH8v9j6IPqp5g+ELcto3jrhUUHGYXkCiwSM5LMrK+jDSYWsyARtmzmofjLe15G
xtZorADr1J4PGiUhPgFH6oMtx1qGex890pd2H4gWDMnya3BJKuzFFsROJAxENr54FT0fJL0XoSPo
mIQr1/RpOFJYzsz6mapSO1pW4FQEpuny244LSpKVgxWvk9kzSP5fx6Hr5McK+Xe7x+pPGJ9UZYVs
SrgdvcP4yc6W69vaF9S2VrnHdo0AQRkTWP3xgHITAZEGzwturObfijNTcxsxNwDLsVZDc4MBIy1c
PDCifiQu7/6qI04BO8u7CDXo+oCb6VEIRYwALiMLfiq4ulSzMgE1N5ap/CLkONtIHvNl1E1X7eGD
zQ042hhfCsHqyp6bXaXArgQj1VeCOtCZnwLZ5Bm7/mGzTzxTHFFoFyfbzjiL5N3xuKKprkwiXRpc
XgtdEtPAvapk9ExPGKDGEuUCqnslqC0JOyG9Gs0+RnM+3AQdYXvn1hqlYYxPexoMaamWn1fqB+nk
n5l59mv9kihrEM3Ht2QjMH9C5o/D28yEEIu2etjOpjWxxteK8Y+ykw3XDk0APPNXlcddZQHj7sWd
1yVNjWrREcnuYs4FKxEMyfl3sSIrUnorvRAdQJBjMjLvsOkp/GJ5VPSrlaUHfi/+jTBiM8l0QxVq
mFxZxWYdcDchdKRm5oY30mM6WwxzQ5WpcyW33PA4nciWG+g+xXgArPK0YreGWmmcbin27Xy2ViG9
0IpV3RacknoIYySAeV0Y2NlhlAJR7cIu9iSHXsCDemThGv9W6IWfSHKXinYrWHzROX3Bzpk3P6nu
qU1iEWLKIDRxAu/PqHSTuJGjhZ7Gz8GxmMY3XARr6LGmEyJYsVnP8xf2IosiexyAe55nTMHQ5PRh
lrmya/83wH5Acz/xYnXlYiiTv44p4Wbup11svpbSw8IincYr8CKzPKz27ojaYhxEcL9w7j0fT96/
44+IWX9SAGri7cKfnaGIbB1ZP9Wi6RdRER/joeMy+ePSPo718RoYWlO3t/UO8R13BEV2FMDq20+h
0StgYCL6XuHa7T23/6BYJ+ore5LKkkyAX44VbiwIMdULn8QWz3BrxSGpX8ZgDsJ7414F8Fy1oM0f
RG6K81d375/qYdfyeZ2mNSEcYXqjgVaAd77RhtH6IzxVZt+L6lQlOkFUCOfjrTTVBOhW3ZxAJ0Y+
q3gQlmm/w/UhV2ZsUlrZiwRiK2DsCBHu6KceK8a9e2V/DrWhLEa5XLraLRk7aLBNAe/+qBsuRhhi
765CBnTHRmsm3XG467Ckc8o8POo4B9+pSUS9jIMJzX9krCDX41Hod8g1YYmTqnrYAJDavz2t57M1
U7Vx1vFrtSP6WKRD2/sepclcZS51zEdg4l++0eek0dxe5a0j33CGBrtTR5enOTlHDL6MxHSGjp3H
8iREqWYNeCVJgD7vOYeEglBO8B0gRDmXlsfWOGK2g2Om2EkqFZO5/fqJdKhWsPoThj/4Nh2aya+3
dr02TZx2gcH+C2Cey6+bnuNQAr7Cc6wast8sB2pI5eDVloZV1g34OJG2wNsimKX+LDHWDLBgNQvB
05PJgMSAdWEHKhdpttsTPlEJglnuBVbtmMg2cQ6KWKaBo70IKzKlCSLgo+zdgzOSA4mO1nIF7sq6
1VIbQ/BHCgSdU64dj0bGoLrJ6upJRne4+MvQ9CY9JYHAYbazP47/awo2gcXp/rMNK0W3+e4JulLg
LqYt0P3XARcXzmpPCebFQ7DCrKTwfGP8ssQ17cNbNKzwPkaJmQ6zxPF0Z5E+yk3OyRFcmz77jQ4b
XmKxSFybhJJpAzNX7CVlgMpbCv/k7cTNWaxUlO5lM6yvObHIma5riz1nxLNgklRI40/2r8Z8pE5A
aeJFumc1jNXzdhjZaDFVKfdQY7KUxbED4d50eyFsFYj3FM1LYFyvytYta7cyFlLiUiClX3nOFvRu
SqdyOQriXTFptMra/qvf0zcAAQrnV5GwFP+jaIVxXXCr0B+yqLP3kJ6AGUJ4+5CphGJi11AFQqug
8o6T6rI4FZEbBFWSknntCNHQvUE/DYBdeNj+vq6NBM7IPrq76J07hpJUG7iKhkiDc361kuisYR9d
cw5yd0PriFp1SckXkCdXir2b3s3IlsoNSM8p/SiIn19qOoHxPzdYu2/0fM1k04wd6m5aH61yXjus
5Xjs0KkUGqDxjb/h6QSKroQdsETNUu5/k8rFviP0It94vsBGCgTvcjK4tPszO+XHbnFPCGKVPHSC
W+PHIoLnrAlZ9SGnyJNND9DG4JjgqyKDgf0Oq/UHVvO29Q0dJfVXkZ71zsM45CZ/W4+tJzWXeF1a
Fy8WVcYVetIqjkazmNhq3SxVe5u0tbjpihH0t4RwOl9+REkpDqoqopPgOEW+dq6yKzwe0+ay1RL1
A0ZY0BysEijVHsvByCZTAuEJrieQQpB6G3L/n/MRjZo1PnhUoeNrPPzsZeHEr+HVORk6EqtMU3sd
0vCk+oXeVHSvRWV1+MJLMmVFBxCjngQ+V0/jqj39Ptz4H7561oM9EdQ550hv9G8dabrM9cH6puRR
oBIJObi4VqIhRn779nSMtFyrjY5oBl2RYNzgLJVuNLQN1OinXwjsnyfwRvIm18AkV6MbJv6DPWWG
vPQY03KIrLtrD31ogBfii53c0dD3+OVh1UstXO2la61VUO4U+KUhAqc1vcazLQr6Knu41b97ApgV
+0jgXp4scpwPYUTrUwnylOOKYxZWArkFGqa9+bzyuZqus3qPGxIv6fLtkfof1UV5HQpVDPOap1Na
0MN1Cn0AqHK8WkH3ctHsfDOebzgX1cQ+ozGNu4Jl5FGCswlSkXGXJpwC3jirWwW9jbHhO+z5ljfg
TIDMn/LtcZMGnyQvpTFP1MpwNpzEvkhsQCBL/ttUVj+jP3iPipwtgin/2JTS1yUfyBLMepE7B3rP
me17caWniUFt7++xgDCzA/aXHm05mhMBOJajtBKTPpPu1wmtNqM23yYZyZsgkIqWQcpf6q+VJjra
xXa2vcHHhdg4lFOOHJj7j59wG3NJWQCL3I5dKUWJBEE7Hs3ieBu9BF2bbwzDxeJps1vAW++TKa07
G7Ad3zNl/Z634hAr0bzm4tvbJHta1BHTw3jXZkvwXE+cOfSvpLaaWpeF/WG5/3XxrbjQUKjyr9JN
PtevDKqBoL7DFtFma0ILjWuFb4zC+HSJtgwkMvO6KLTqgdr13BVpd6QaHw4aEKa72lNop+MUM23t
gCX6vZCKb4MqyCDA5O9gG8pxHY7ZF5TP12sbFzC9xL0b+RJTBKSR975yki8nLC7cr2nwN22rpfAk
gtqWlFAHUAPoI90Ny20ltUNn6hZBRUJt6BhBJiabot3obQ/mpipt3KxV3e3A8E2GMU1rlM/4NOT8
1d+NwWpdhPxfyD/Ai5XXpdQ72JSMHVsAP0Wg8J4rKN5pyG6BS8UtDKaxEBpOEkDEAg5jwvX5WyuK
tC2aI2q7gyh1m3dsYBw8nfmGIuIi7yt5Z0qGwjLBjbvFzZNIrkCuwBedsQo/+wm1dDtsEqeuWrtI
OwFapy7QFEaOe9yY8+kW2gc3IWuxhsNmN0hEDOPzv9ex/6knWQY/NKaoYOUV7bTXwkJJ3Fu1IWpZ
U9NBSxJvoki1hk1XLl0z3RcJfnI6garDsYsxomPr3henk3d6JdI8lezWZmniCtjACt6NGnGTPCA8
JO7IGYJ/NtMdz3GCxIorUxgdVFu+2Mb3hH8SbTbsqr7drZytHXS10EfiQ102ohvd+1LWdKMPW31O
/r3Uc0j29aSD55rjdrEas5A0oFbghLatSK9baASmCF1PmPAP8eoc7QOOURE+4ILUeqq6dAKolUVu
jf+pbuSaYHHHWh76MCR2hjcGEhnWjHtcV4NAli691JbdWxFWM07d42CLeYGy8mAPfIjSbD2dWD4R
aWpo6nchaXoDUd1In6RRFqXsd9glh8FRI44D8ai1p7JqPmkJXINjujXjKjbOq4gRBukp9ZrakJud
+GE4eoxu3gsaqp+g6YmyQ2ZtGTphQ+S6i86YYrUxc3M/IHTyYq2pC5TqQYwgFVIWESdSJ8v890ti
TMEFvczOPMd1Dw4gktd8HzEZY9suK+ZF+Rkf9h0mSb+/RjI40jyE1P+uOksXDzwBbQHQTgnh/Nn6
0EDzpvkNFWd4jmCfFBMAdu4nUryqMA6qAtrW6OIrQNtFXgPOW1VegQPKsSZinmn5tIVdq6u0YqVe
xW6qAZEdcx6KeInWvppuBszoTwug1LLQUTF9j/+tZlc0nqrh+kdkebwByVO5EXHLC2bMGG4UZMvX
czMfENgjInoEsUPPVQOt7hEk3uTUoQON1Rb23HJ9OhvDkvFE+BPdr29SMJ+n5wrawstjNQ9u9qvX
7UfOcgiC9Lfylb9TXrdXpEiZrwu4DRO3DurpLkZTP4iGu+aRLOQ1ENMMIrVPmzAPyOkls7fAxls=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_GTWIZARD_init is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    reset : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pma_reset : in STD_LOGIC;
    gtxe2_i_2 : in STD_LOGIC;
    gtxe2_i_3 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_1_GTWIZARD_init;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_GTWIZARD_init is
  signal \^cplllock\ : STD_LOGIC;
  signal gt0_cpllrefclklost_i : STD_LOGIC;
  signal gt0_cpllreset_t : STD_LOGIC;
  signal gt0_gtrxreset_in1_out : STD_LOGIC;
  signal gt0_gttxreset_in0_out : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal gt0_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_i_2_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_i_3_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt0_rxuserrdy_t : STD_LOGIC;
  signal gt0_txuserrdy_t : STD_LOGIC;
  signal gtwizard_i_n_5 : STD_LOGIC;
  signal gtwizard_i_n_7 : STD_LOGIC;
  signal \NLW_gt0_rx_cdrlock_counter_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gt0_rx_cdrlock_counter_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[8]_i_1\ : label is 11;
begin
  cplllock <= \^cplllock\;
\gt0_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[0]_i_3_n_0\,
      I1 => \gt0_rx_cdrlock_counter[0]_i_4_n_0\,
      I2 => gt0_rx_cdrlock_counter_reg(1),
      I3 => gt0_rx_cdrlock_counter_reg(0),
      O => \gt0_rx_cdrlock_counter[0]_i_1_n_0\
    );
\gt0_rx_cdrlock_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(13),
      I1 => gt0_rx_cdrlock_counter_reg(12),
      I2 => gt0_rx_cdrlock_counter_reg(10),
      I3 => gt0_rx_cdrlock_counter_reg(11),
      I4 => gt0_rx_cdrlock_counter_reg(9),
      I5 => gt0_rx_cdrlock_counter_reg(8),
      O => \gt0_rx_cdrlock_counter[0]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(6),
      I1 => gt0_rx_cdrlock_counter_reg(7),
      I2 => gt0_rx_cdrlock_counter_reg(4),
      I3 => gt0_rx_cdrlock_counter_reg(5),
      I4 => gt0_rx_cdrlock_counter_reg(3),
      I5 => gt0_rx_cdrlock_counter_reg(2),
      O => \gt0_rx_cdrlock_counter[0]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(0),
      O => \gt0_rx_cdrlock_counter[0]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_7\,
      Q => gt0_rx_cdrlock_counter_reg(0),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => gt0_rx_cdrlock_counter_reg(3 downto 1),
      S(0) => \gt0_rx_cdrlock_counter[0]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_5\,
      Q => gt0_rx_cdrlock_counter_reg(10),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_4\,
      Q => gt0_rx_cdrlock_counter_reg(11),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_7\,
      Q => gt0_rx_cdrlock_counter_reg(12),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gt0_rx_cdrlock_counter_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_gt0_rx_cdrlock_counter_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => gt0_rx_cdrlock_counter_reg(13 downto 12)
    );
\gt0_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_6\,
      Q => gt0_rx_cdrlock_counter_reg(13),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_6\,
      Q => gt0_rx_cdrlock_counter_reg(1),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_5\,
      Q => gt0_rx_cdrlock_counter_reg(2),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_4\,
      Q => gt0_rx_cdrlock_counter_reg(3),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_7\,
      Q => gt0_rx_cdrlock_counter_reg(4),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => gt0_rx_cdrlock_counter_reg(7 downto 4)
    );
\gt0_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_6\,
      Q => gt0_rx_cdrlock_counter_reg(5),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_5\,
      Q => gt0_rx_cdrlock_counter_reg(6),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_4\,
      Q => gt0_rx_cdrlock_counter_reg(7),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_7\,
      Q => gt0_rx_cdrlock_counter_reg(8),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => gt0_rx_cdrlock_counter_reg(11 downto 8)
    );
\gt0_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_6\,
      Q => gt0_rx_cdrlock_counter_reg(9),
      R => gt0_gtrxreset_in1_out
    );
gt0_rx_cdrlocked_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAAAA"
    )
        port map (
      I0 => gt0_rx_cdrlocked_reg_n_0,
      I1 => gt0_rx_cdrlocked_i_2_n_0,
      I2 => gt0_rx_cdrlock_counter_reg(0),
      I3 => gt0_rx_cdrlock_counter_reg(1),
      I4 => gt0_rx_cdrlocked_i_3_n_0,
      I5 => gt0_gtrxreset_in1_out,
      O => gt0_rx_cdrlocked_i_1_n_0
    );
gt0_rx_cdrlocked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(10),
      I1 => gt0_rx_cdrlock_counter_reg(11),
      I2 => gt0_rx_cdrlock_counter_reg(8),
      I3 => gt0_rx_cdrlock_counter_reg(9),
      I4 => gt0_rx_cdrlock_counter_reg(12),
      I5 => gt0_rx_cdrlock_counter_reg(13),
      O => gt0_rx_cdrlocked_i_2_n_0
    );
gt0_rx_cdrlocked_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(4),
      I1 => gt0_rx_cdrlock_counter_reg(5),
      I2 => gt0_rx_cdrlock_counter_reg(2),
      I3 => gt0_rx_cdrlock_counter_reg(3),
      I4 => gt0_rx_cdrlock_counter_reg(7),
      I5 => gt0_rx_cdrlock_counter_reg(6),
      O => gt0_rx_cdrlocked_i_3_n_0
    );
gt0_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlocked_i_1_n_0,
      Q => gt0_rx_cdrlocked_reg_n_0,
      R => '0'
    );
gt0_rxresetfsm_i: entity work.gig_ethernet_pcs_pma_1_RX_STARTUP_FSM
     port map (
      \FSM_sequential_rx_state_reg[0]_0\ => gt0_rx_cdrlocked_reg_n_0,
      cplllock => \^cplllock\,
      data_in => rx_fsm_reset_done_int_reg,
      data_out => data_out,
      data_sync_reg1 => gtwizard_i_n_5,
      gt0_gtrxreset_in1_out => gt0_gtrxreset_in1_out,
      gt0_rxuserrdy_t => gt0_rxuserrdy_t,
      gtxe2_i => gtxe2_i_3,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      pma_reset => pma_reset,
      rxuserclk => rxuserclk
    );
gt0_txresetfsm_i: entity work.gig_ethernet_pcs_pma_1_TX_STARTUP_FSM
     port map (
      cplllock => \^cplllock\,
      data_in => data_in,
      data_sync_reg1 => gtwizard_i_n_7,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_t => gt0_cpllreset_t,
      gt0_gttxreset_in0_out => gt0_gttxreset_in0_out,
      gt0_txuserrdy_t => gt0_txuserrdy_t,
      gtxe2_i => gtxe2_i_2,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      userclk => userclk
    );
gtwizard_i: entity work.gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cplllock => \^cplllock\,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_t => gt0_cpllreset_t,
      gt0_gtrxreset_in1_out => gt0_gtrxreset_in1_out,
      gt0_gttxreset_in0_out => gt0_gttxreset_in0_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxuserrdy_t => gt0_rxuserrdy_t,
      gt0_txuserrdy_t => gt0_txuserrdy_t,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i => gtwizard_i_n_5,
      gtxe2_i_0 => gtwizard_i_n_7,
      gtxe2_i_1(1 downto 0) => gtxe2_i(1 downto 0),
      gtxe2_i_2(1 downto 0) => gtxe2_i_0(1 downto 0),
      gtxe2_i_3(1 downto 0) => gtxe2_i_1(1 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      reset => reset,
      reset_out => reset_out,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_sgmii_adapt is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg : out STD_LOGIC;
    gmii_rx_dv_out_reg : out STD_LOGIC;
    gmii_rx_er_out_reg : out STD_LOGIC;
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    gmii_tx_en_out_reg : in STD_LOGIC;
    gmii_tx_er_out_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end gig_ethernet_pcs_pma_1_sgmii_adapt;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_sgmii_adapt is
  signal \^sgmii_clk_en_reg\ : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
  signal sync_reset : STD_LOGIC;
begin
  sgmii_clk_en_reg <= \^sgmii_clk_en_reg\;
clock_generation: entity work.gig_ethernet_pcs_pma_1_clk_gen
     port map (
      data_out => speed_is_100_resync,
      reset_out => sync_reset,
      sgmii_clk_en_reg_0 => \^sgmii_clk_en_reg\,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_10_100_fall_reg_0 => speed_is_10_100_resync,
      userclk2 => userclk2
    );
gen_sync_reset: entity work.gig_ethernet_pcs_pma_1_reset_sync_30
     port map (
      SR(0) => SR(0),
      reset_out => sync_reset,
      userclk2 => userclk2
    );
receiver: entity work.gig_ethernet_pcs_pma_1_rx_rate_adapt
     port map (
      D(7 downto 0) => D(7 downto 0),
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_dv_out_reg_0 => gmii_rx_dv_out_reg,
      gmii_rx_er => gmii_rx_er,
      gmii_rx_er_out_reg_0 => gmii_rx_er_out_reg,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      reset_out => sync_reset,
      rx_er_aligned_reg_0 => \^sgmii_clk_en_reg\,
      userclk2 => userclk2
    );
resync_speed_100: entity work.gig_ethernet_pcs_pma_1_sync_block_31
     port map (
      data_out => speed_is_100_resync,
      speed_is_100 => speed_is_100,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.gig_ethernet_pcs_pma_1_sync_block_32
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100 => speed_is_10_100,
      userclk2 => userclk2
    );
transmitter: entity work.gig_ethernet_pcs_pma_1_tx_rate_adapt
     port map (
      E(0) => \^sgmii_clk_en_reg\,
      Q(7 downto 0) => Q(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_en_out_reg_0 => gmii_tx_en_out_reg,
      gmii_tx_er => gmii_tx_er,
      gmii_tx_er_out_reg_0 => gmii_tx_er_out_reg,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      reset_out => sync_reset,
      userclk2 => userclk2
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JxZW79a+1dkW0qGTC4J4k6zcwv4nuXc0kO2WXhw7AuUlaKtuzg37aQwJnE9h5pX8k2hGi7Qvprir
3GYS4JRFvvlYqkQ+j/qBsfCSxawKHbwAYO/pNfD7A0jTaAGUks2lgK0Uti0SoAnfVzT1EPzGGBOW
fuMoV6X7zHZT8q0zQto=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G4idh8B6//k+RYHvTO61vdaHOwMo1maG3NmRdu0py5KnF0o3Th1DCF3B1/ANOncjZrNRk9oA4DAe
gEK6ryr2OUOP1iyUCl2DW0CdJ8GnX+gMPwYsUv8q9QV3wSMyuY4ThVBybwX5wuPFp52CMkHvGej+
wSTbFDbU0Z04XqrUpi8vL123VLpDgP4tHOoeV1XbICHPjWvj/p3E36+4mrzMYtRv1A55AEZnS+8m
/aEvBgiyxYoEbZu0ryP0Cgxj0Xutbq74VqZ6XqKC+Lo4sW0NRsLXJ8W4F0PjbAVatYAEtEJMPydw
hT/cRiXN0g+G/3qOyhVxaIXmvMdoZDblx8HPXw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Huw8aOCaW7iSZG69HEWmyvFNJvBUWnAERD26KdkWIfm0nq96TxR/D9hBnKvP/6IUMM/CayB8eo0e
Fu3KgEPF68xVBA1uQ0AjpXkCMnEFZdCZFVxlryfaVTpIM6Ymw+dBtct7wR16Gp7Q5qHvx2juWSlT
RhBtQd2hXAeC6LftkNU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EBIXO6UZav9DhR9H5M3wktjahDa8pbKNrg/NqcieIGKdaFyehlxAzC/KjYw1fBmEXeFe3fycDjCo
EOIMc6EeMZ+PZ/lbSwd2DRrhlLhGF6cgCrsD0xaAyMlr1mxoU47ywng8JTHxqWe84hONRpZubbit
2eplBfzSxchIyWhNLfBCWXo3ZIUqeJx1FDtixt6nZOasZUB2f1ianrefGIRU9XL7beiT8jU5K273
Vk5zkgC3WjouJo+JpIuZEXmwASZLCrtDMl48pOJlz3rXr9RLR83XqnY3Uza8803/0J9C0rntIwvL
aV8Dvx7D2iD8JBIHAc3L1awh5kcMKfNsRmJ3Mg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QzfaCOZgDL2MNVtPzMljg6Fn0vnHabqnfk91lUbUPiQKLBvv/FZeq9K9OngS1fURBK3c2BzHIjw/
UjOPiL6+IbPLHvcZtvAWHNKCIqMswiffPN6MSlxkDtGQJnsdTHkVN1wfNdO0c2HtRtUjPNfRrieB
YM7C8UX1r3S3Znv6i05CQ92US1cACfblCh0ZsF3qQ8xOEGAD+AHzEkz313UxlfRjPHjV1J0E7Eab
hDhURIisY3mdC7SSEFW7auXaPYyT3x/Th89ld484mhEsNNmQlt6lL7W8U4tMMFygM5+Dr9ImAjIW
ZBp0ca3Hl1YI7N604eia6flvpYRVhLg7Dd8Tiw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A2Ibv3+wfHHqZHKdncCkfbKQhoLICK4EMBMqj8jArPqpMG9WGDotMhVpLU+24OVs+YQectLMt4cS
Hdsm9C/BgFHD/D/PZ9K99PPGrvRGU90Um2b568/kYD1wndmmrSuROH3jiyBxXE76wrr3iebbMBmm
Lh8Ge3PsydmeEApngPVx9DXjgmdJvPZH0BO5oDet7zk2bDlYfVWsqo0tdP9Sx5LvE9OCAuWn+ngL
AGylwDmGFPdEeYRadFnbRBuMYyrV4ZMwtdmyffTM5gwaGuz6f6bcu958Gz5KwK+8WOU0vBrxYN20
Hn3OSE3SEMScIunBAGzZVcxkRyQov5pGue8rwg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YyIRqgrCwUyWcybWSLxdexXkajPmvpOwIiGuzJgGbf76zkp1yoR9+Mt7N9I5lJNCJ3+JxGPDnbcq
TSXiUvL5qskkbAZvnzG/hWuOwdz7mwr+UnZa7j/qcFiW4ycflo9KUTqAlW11La8VVAqBeOQOJGbo
pF01ZIJgCVaG2DE5HO+fBdZIUgxrKq+3u6N/hpvaC0s4tEoO8R7G2HnEhrM06SsBUyxJgAgnC//0
Wyp5wpqBz+wYbnX1DPc77dmQoU4AP8Q2qJlcK9AkmWOk68/5EXIJtVuwR1e+P+PmYP/lkTs2S8r5
A5PodZsgZcGxgQjsSxyESD+Rw77STHscmZGthA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
uehk6NpeHGF0sZesAMxNv4IQmI7M0WTZMns7IAv9lmq/W2WiqCIPXnCeyZ959iVqcjGXLUQ6ifru
NVOEwhZrxFj8e9o2Xm3Aje7+u9r7h9FRgI0xCJ0QIT3pSavkcEsPvspA5ONHa873A/okINcW7fFq
HN4jsz3/fLH+p2BcvJcfn+LgL/K+vXvItE8XVKXJmgzuN+7UPlmE/GfTREqv06pkLXtzhxIlU/yy
6L3e2J5Yf8IJ1QwcJZxDNG+PZ7/12mpz1qUumti8mUa1bdimunR6LkfVwbGxdHqGGUF0ucb6c4Z3
OkUu3JL91SOZfpnkc7PVAiakNayaaBkBsAI2WDAZHKCnlBtb8vHU4YtW2GyNDNKN/nHULLZcnM74
aepTAcudXh65TvOZwYU8kVKoxf4LxKRh0MmNuzltwMszIv3531/FvMToczxnUzVG8ofy6HS9ndzd
VnNXZ21pZzAOsxyFiBtM7FpRhza6FvSskOYx4it7mQkcM7zLvBldf7dJ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Y7gRwj9TP5ZoSmGqdgFVI9zaQ/L/yp6LgngCSq8Z2WH2eyR1mWVOasP6sXWadVlG3JIzpd3C7Itw
RKYz7zOI1nu/XYwe6vM/bCXCB1MmHtm9r2lciz3npMtse4U53vmFKjEjZPChNmB93kG70uzNd2Xl
qQB60vAj19Pb8o7zioRZ0Ii6URemEHlPuAqOloQK6Qt4Wz+OdYvgSZy463+D0fpKuP1FZr2bKSQp
ShPVrD7EHf+zULoWpbNPzZyFm/IL7312un4XVVEFSMkWOK6py438j4Fm5mGnqjAPipkJIOB5FKxN
OM6PXAuHwNU7agATb+ELwg5TH3VoXO4SmXft9A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17712)
`protect data_block
oG784IgmgTWy9MeEUeQ9EPE2Qr8Tl7yauEAXkwiuZVq4uXr9sqiqJI8gooniZXzdAX41Gee6jxnk
wG2tR+zwMyarhE/GulgdHhJXD5Fy3G4WRBAooRPyZqawCX8HxUJI5sSu/0EWt1lXluYCIzOXN/Sg
2Ze9BXc5eAflN3FUX+ECB4avlkAtB1muVMsu83vY7eZygUe0i1AJJHMOxnqhnodvT/cTa2cruGy0
9l9VITv/MyghZFEeP3yDkzsrPyjJuncnaV3gwYoWzh5khVmL3q1+BBdkALetAFXqSaybonwmsPNH
7F5xolIEHw5/0k50q3gf3DmpkxqqAyT7QFveMXEmuGX1AbvDcMyTeZO+pw8khukcGjxjv/vL23WF
Y3qL1UXgxtKfxw2CueHCMeaG1l0OFd/92e1P7Gy2yMcYjTxYXg/EHKu7lV2D4lgTT/q5Xi4nm0iW
C2CQuT+xNrNY8ERCtdvLG2X6WLxWLGzTSufvCDgxc/cEw6vJoSvpgjJDBvwzx7zOPiMoaMEYTRaE
U9V6OVrpI2gIcqOJ+IywCfkvJZdJglfvf9KCJ6NHh5QyC9H1rLYEsU8aTYZ7ZYYL7RI9zf79ujyK
T0BuCANBetyReE8AAFJbI4ADmBGclgealvdtkXPxZV427bgfG/1mJjmkNX6M3URRCD7amtehb2jZ
3g5/vlUMT96yZIaq1G1G21VL5xBqIfIfFy40BEZyc2iEg1yw4pUntgXBtuYQrgiwr+1eDjUW+Vtp
p2ybV0DMh35w6JOWosxPpro8AbXLTSOX33S3SZWWcXUEUxN2up9KToJo/Kzt8XKjWoqjmaHPgVPA
W2dJEgpByss4rbvU7zgyX6Nv4qttsY9did3xZRwT3qus0svqPNKvg7V+b6Mbnp+PIH9JEmpruRhw
m2EzZPxWorT2VyJXDWvQYDHM7dEaxFb7rRbpWeNiC9xRxd5T+ZuZ/WdDYEP5kg1ZbCAcdUTkCOUI
8Q9xobKXAbvuG5D0PzPosbF7qFrU6ftU1T+xImED36F6+XffrZs++RfplCI23Yrx0x9PgZGiO9aQ
5WC1Au3RlVV9NnK+OhzxdzbrgfbEjFMCSAunIwT1HmidDQlwq47w05JKS4Y143on86HSI0Rp8xX4
WXnKeNy3UrjD8qUYOzBRM/wjPvsJpgXtE3XHr4VwVyv1XrTaxBQANBoeVI5hbADAsIvi4sS0Gk7P
FGhwtqEzKyk5ENcmIIFCACTIyAf5Bj/BbVFr9kcG59GLXpcKiuBYCmHX1BbyB/oacSalthWx9un6
mKJ4VtW50cDNVetdN4BpDSaTqgmVixgsYtDcS3755Ar1PRk7yD8ctqUqJ6iXZ/ccFp/8uiPXBWcW
AFMWodejsl70sC8XZ4/CXBY+ivvnNqlr4doFSUoCISVnQGalqtyTrp9SAOb8HpxKEUvWqm7zHTAm
oxbAqLeEKu11I7xSBOdk9Tb3mUuatkRXVLSgTKAcT40GhNB5S4tNm1xACaI+iMwzhlbck6iZ9WU/
siKQEpdi53FWrZXvSyzmKpO2vwIcZppD04bZy13kLRAixy7m4nFavw8QT2upixmSV3tOyqldI99u
iUFkiLYvwZ7otrhH04EhIpcHvMeVwNp+Ci7Q4yR8dC4vbmK5cbgk/LVC3gIi7eBPRAS7myxsNNzO
dFIcDKIY+o7thxXUKmsu4YQJ+8Xl4U9e1THkxh3NK3dLryPlsyqJYHcAEFFmyk+fJ0pGMX/uddJo
+9uPSGFfCfQD6HlY+Z6HtDRiW54kau7yi2nOgp1STpexrQMPJs2p+uz76zpZzv6n1J5UpHJvevhp
k1lRCWC7WP4xnHxmFv90e9vKzlAC/eqdttppCRWhm3dY1Y92lZLzjB/HfVngU5ecTJnySZPTFFHD
rs2U7o7mooLIEOwN/GuABKtu88Pi/QCYjsJLX7w66k2NVhAu+VuziDWgwTxsn8DuVPlTy4/aJTQG
rBlGjTFnJ5oUFm6P2uBWpqFPhrszlX/pv467TNNmLMdteWs97oNf7E5mNHqzaqpMDOjAtng0KOAy
KR+F++WEM4pi3BL5efPUfJ9EmrvMP+S3omsqmf7F4nIS1bXY1akifP8s0tx2wf0sHoVj45Nmkifm
Jn44+xGHclsty65sI0IeIoEfrP+PCZLieBFEyY34hgTE5smKOQTWRwzuaZLl1CfoV07aKhMfiS9Z
YYtvO2VtSlyvzTKJ0rD0pd2fs7+Xxvfkj3ueYNAY1j018mzm8CGxIdDGPnh+XrPzFWF0v4UWRpzg
+yK5/9K+dkyoq8HP3MeaIOLK6wH60kkgUJqZwNsbsfVRpl4kBLqtD/Bl7QTURus1MbtKt096CC7g
qUYAmgX8bBX5JvR4a30h1kIt7auhILppDWEXB8K2IWhxlArEcTwEOGegmiFh3B8CrVFt4Ewbw8w1
AkcjWjm2GJC98A8/dRgG+yZn0KMm2zTVDMtg6wP1UciJ+DLeWGxd1LgUaT2dlcJMMC/6pSLTFpt3
glecEF3xo4fY1URRUay6K7ZXPDp8Z35aGxGCxG9kmV7HlP4RD/GPzSYaJivcXoZIO8EXbFfjmIUO
ndI0x4gtG3/MBbPl9Kxw80xtSFhec1RSwKOsTk+PKV5pj+SHUxpgCyGpMd2VdXLCf0gwtLouGo7G
sZNCXdmC8452Kef4A3rr46TOGjaehE69a0Y+AR4ZIyF87TRcqrioeaesHdYQOSKOelZoA6xc9+9T
Qb3Mn+5KJtMdjCuZ7Qlbkq9atRRhMvFKnZQ0QUZ527Z4V8EBOasiimGuam7yIv3ZXt+EZCuSj9B4
Berfod5tCAVQqPFXRbMYCkR72a2MzMDflnj0gRfWat8eOO1IKX7GqnI6AW/jAbAa63Q3YkVT+7gT
J86vE6Us5l4Q8viguT2N6aYEjeEJ9myow14OkacsFN5LcubXhDYKICFU7ikGSZd20Oj/Y5+jXBzw
YvUINk/OlbZ0Gb66nOBZE/doTmTlKwMeexTdwDUR+yuNlZKHUsU3tAI8ScXCnRz/+CYdkAXeYF4r
pAFPL0PS5krr942XUxeHO9RlP7JRPRKMP+W8N+inFGvPrjh5rPt9IneV2uSyfvXJzaRX5jOtsnd/
ucaolecarLqO11NFO8bDB6rHRuPE4kZfcz2JtYW1OcI8s42eeEOUvcPL0VdrZDhgacez21tTtXmv
0740JQrm0LL93SuFXTI/v6UoVwCbSeQsghlnKyAH2pYnMJLbUkhAl3t7az4uWr87+r1xaHaWGmQ+
zySlYLX08Uxx84apdUbRFWgIELRkIvml4gKbhxNgnd4nrOZM5H9B/hTfZy9az5HjTx58o4clrtuv
SNdkKHx3JBbcXG72i5A6+m86SOqiXfA6p3Up+JS0cSYO1Ij0hsd1h+sSi5+8Qh/6uLNRr2XqYG8H
VgeD7HfDOu+HhlCbPGR9WOsCmjW3j6fUYenKZl0Y7R0p2WgqHQPPCYUyh5XcCV7yByGNKnAiNhKG
IiSKcSFrVN47Od+/UJYy/CWUEakZqCGOjYB6bzl0lSDPk2iAVGikAbcvHBslROInNDwdD+4vXFnz
pLoCFZga+K0JigOUMcDkdvfyDmnLzWxX1sq6UEG2tlbeqZlxwRgSa27tMdnsf/GjJS1LQ4Kvk1hX
PlnuUZlUZta/nmhzCCnRF9NBAU7v8iyesvMJqkY2dTKi47O08m+9hXPD/HJxbR4+WXFBmUQp3f8A
eQYmO9n+ZdjlQzTuXVNiIn3zXzMuODFfweicFSRaAFlF2GYoc9qAwdV1Ofmm3Xlsj3v6RyUqmAmC
NieXprgvhSvBQ1zfBk6DCan8V+5fap600mWYJFK4jiBEyufsyVmfF/+2i4PqHFhtD/sQE06pkKMu
epAlaknfuq/70CNhVS1WUrMdqrNIbn4YktYqomnxp4pcoOSpWSVC0Z/EztpCQFHvA1ULmGjoxany
VJXkKh5ggIEVd+jB5AjgCSumme/08q8Tu+nxEWsnwI4MXvzgXE+/2M+3WP1vIPqHqgGL0MGK6GLY
IO+JR6CBGhnqbuMO0YmjiFQ7mjkQl1ys2qgSbALbaIeJMJptWNQNgBiDUa7ecjPQmEYinbeQfva2
AboFSwv1xkgwPw+0Ls+Vl+42Vg2t7b95JNDKbxHZHQiHbC9tA9Mg1z+jHmRIJ7bbQbtkT1WNPCJI
fv+EQGMI69KzlwIvbUoFoSt2idL2Q+vPhGhDQzd5PUMAyZDk5yOEoDDGmDj+yFHODNEjppiJMCMF
BD+rQR6F3o2m525Xo7OoMo/VPfcVi8PI9b5dSjk6UbOt628N6YIYKu5/cMhw1R+SrpSrS8r5YPjc
TFJ9aJN5652vuXChItvemAWKblR5p9UlZ4HPohGH3/B8azhyzi8WcMRu+9E2L0i0vCNdV2vKMktF
TIzMQFaoq2wiAMLBqht1WrZ+vVFh99HbXl5oFK+jBXpAZwhnuqLsh0VfJieGGBknUVRmsYW0/gWF
bpSzn3qXyjCbrCbs670LCM+rFLLuHqH8yf0OiktTg3pLThCJa+Uxbf2I72XywNHWZYL7r186ii5X
GrNCrJ22dVZNCxhNFFlSfB9MzGWKl5klqBfbnNFXTqaqZVhLhMDT0/yZ7m5MyZm+thV7e9kt3yfE
EH3t0TrjxMKueRcbYE5Ba/eFkvIgQ1crreD86Tcan2KD0yCLIpc++oBUsGCdXHn1o5Kkk4tjqBO+
c5ljDaBT4SBSoHjLtQDP//e1dvXzdWoK+GHp0v0aeYnKKd+UofherUKpYmhbubkk9WW9vJ/tGG11
69Q3hbv3sKl4/nWW5wwOZo4YCja4gnYmwMi7KmDktuZMLtKXSvbuNNYsuxz77qjveg9e4wkUmuRh
g94gGu+ika5flCgZl/nKolRjIqKSh1PUnqqZI4F/B7p5/kAuaKcF2T9YTzSxK0miEWoy16SynQ/p
L+pEPXp92jUyAXYKgmM1/RJLq/+p8lcu2lfQzE1tE1NVjwgOZVHhzuUiyL7//QPSEGemK580Y6W4
SNISGEBn/pcVEBH2KAVpLtyhQbUSGwrURkbQ1euYEWgk+8A+OjpGBJ22rNhyzmtwglJV2zkVUsJ4
cmhKM/SBR6L0knyUeYzsRTxJ1NabVP8f/EfzZU5hUgg4LLSDN/VZmsudduXGVz5yDDrF7HKtn6Gp
x2ozXB9yb7ylL40Cp+v+p/H/T4ntnb+r9fX9tCTiSp9oUskDEP3FdVA6ieB3MKxL5w+SXglQab24
Bz0Cf91Gkmqs3gEVsItICZn0K2Qh9F9iLfoYywOyXoygrXAuA4zirhbqzsKhnO24/r4YF6p20LBB
f42kPDj+Q1B4s3L8g8cvVsKsE8UL5GUM8Fx8BsKnkNa5xXFdC/aKL/Rax6jlEPjQiiQMFlrrhFw/
RSXWvADTSeexU+4tMUIN4J7JanUvr4LZmzUBaBhuj0Wr5SSISd2fMKmf/Stjh6DZVqWshNomQ8PS
AFz2vkH81U4xUZ0ytLXxwdd65Xf0WLZ0vPkvJQlMQ8+CyTTlqcNGSytc3uDFC5VWhobrflo+zH5H
2Ki3U1fQGdsiob4sEzYYk95Tf3O9Dkr9RKPUCjYtmEMOdf9yu5vN16eQeqBlRufMm/9G9IwohYcB
+XIvkdar+gEno8UWIaJjAu5phVBKQbRI6gkNDRLBHoA4qttRaeqn7ksXl3O9usjK1nG+rEYFYsoZ
dlJkNwK35/6T3zQCYv0iQkUYsPc5ZrIXJyJHmvrp7ZxoFrsQVZ6miqiizg6DTgrG1iEGSCW5Ghi+
SctvYT7L0Q4iFGa+MKBoY4kc4aLPQBJIHVJ47hAjml/H0/sd7Ph1ZTAZJrNHqZwEMmUb8Sj4w9X/
CiNXhVppkV+KXucNnimoVJve0IEUb933EBb18z7/5Fo0EpkbN++VFD1uihD9Hihkw3pkyZ595JhJ
RQWI7mUMYcyKwHsJSd5CwKsBrboxbB0B8xVOVLhaQdpOnASu3Mb8Ss0k6BquozRkETAEodXLdDOk
5W1UrlMiLb6byimhMuVwvvF4vioUwlIgcs6jiF/mPL8xjE7rYOShQuTYL3NpqUoXDEunL/HtRBF3
PPejnNlfkfOSkEODuuDcTn3w27arFmApLmdoRSoRwv2bROG0ZpTV2pE4V2Nh+q68lVdUkVtIuhvt
KOXSdsx2H6h1J1ag4UbE4uM2TLOALc9BsZbcA0BrKlIPSncF7OKmPH2AF2OtWsjVcLlZ+8CMleYl
UCaPvbNQA+z1gou3jx946JNE+83rXYSLexKtJj7dppEBXcKyMRtzMVBwvsQRp5Q+PGG/0rdX22FZ
zyJxNXzNsyvMn30NZjebfeneDl4gwrjwRKEjRDLzrLH6t65Mk1thc3+P0y0PGtgnG7LGOgeFaigr
KtGYxVsT72h8pdLV/GgsXomS3Q7lFBmPWAjj65O2cJqM8i/UM6HaqH1BPBvjZwVWB99gPwXetDwV
m7RK1zo5XucZV2OVqZ8ijIfifwwQpDwuWf2tlImqSW4Hg4G/EVuVNj2JzCNo46bC38DUL5Xk5nNY
uHiEUnHg7xRiWcpVuyZE+xMMrhIkl6fyzB3XKyA7HaQjjz2P161rOOLCPC7etCAbUIuQuZSK4b5b
VetT+SJrAeL14u/1hKg31hxOgiUj/RnQIJsQQtYVozKMRg3oWtEGKK10mmMrRqB9qWZBqMvzh4lH
sHHg3UW3wI7EGLRTJGRjVFBY10gjiWgRsBjYWJpZu/ECrtzqYgGfDskvvuweZVUjEfJJabBpaaHC
3rqbMsby+tjSIFCBet364jIrGKyEy2sqOec7thma02ROagRs9Bfv4FCmI1NkDLXFjKbUhxE7nHD3
arhahkQYM7VkZCwKjVADxxXIcIKUje9vpLdrTMnJzyORmywRJpxVrO0QMQ3Q1VvQTrOfC74XP7dp
nll3a3PcrazVpRvEN6Z07VS8198YJoxN5z2gvjQw9LgqKhxbyKjVSvlbB0nhRPOZIsaZtqt26kKk
pVs3Gnu8bCkYpi6yDkA2QwHNO1Hj0MFESUGDiTSIK3/V+VG/n89OuBj6DUMqjGz0AcfjLZWG6is7
i+7gWWVbFScKFmlvN7A+IQFIjiFv9JHEqxiAKBejbiPd78K5K6qBW5/lCkozcaeUpFNm+xVx/8nE
9ZNNemKDhFH+qeNcSAsQRYDzMK8yCCoe1I2YXnidkn62Dj2EcxCf0IINYxSPVBI9tyAbrq+0u32f
BXJyU9iQBvQgwUtsdMX3bRB+gwX1EWwP7np38eiZ164TzhWHHyS+AIVu3JlYLjgtEKN0Anw2fjQB
CDTkD5afLn6sxCiAY/3VlLYR45iB459Pv9guiuFHeTcxqFupqJNWCLSao46501GY22U7h+fEKH7i
H4oyLwO5Tl9ElQ2jKe8QgpAzu3zDdMMNZO6UnBU+ciyDlOh8bqr38+k2pdOjJSJavnelDw1Ee5q1
gUjm5TT6Mpzw4ozCm9L8Ci9ThZmAyjDQgW6y7CBC+ucKTaHEqUuOOK9vylPkSRmKlmxp9pYrFMlL
ULdYkMTTQgDiSSId/G1yUqKQySu7zVrUrYQoquy4LqQBbA4Ueic8CHlZoTk1dIvMiIXKiUuhWZRP
shhCA8IvwibLbZ7vifSfO9KTXVN8R+22qyc8J5ZqUHRg3O2jDar2sTPsDq3Me2/j0Y4v5IS586JM
ayxRvg/4QNOj5POHDlPYN81VY0btw11chAzoKaFRAvN3/UNZt8OXpGWyCJ61VuQOUyLJdsoPiQiV
9z1hHK+0WwWL+IepBcOHyRUeOLvcxRMmDqenK6/XKz6qYZkEKGpYexQVuJDphG81JaeLQ5694mtC
rb2TYRg3hzxU9xaEiU3D9MKCLxj/v1sTOR+AAXMr90zAr7tIaKnWsHAn/x984XUpw3lgi9MM5U2V
/5JOAANvsu+evVUjPyLp2guQKJmLNqtC8F4oNxXCXYtBs00Yty0rDhYgO4zN2//gc6DN/hpTDYXq
84bMbq6DKWQLFKLDhc/7WzkltiXIdNaXTCmQiImEl2n6s9YvDrGSc9ccJxF6/9fYb0i+QHRK2NQ4
L+99Y+W3YiGIPPLJMktIf9W8olEGf8FpvZqaBiagYihz9Iq5Vyjq9eeYgpIk8dCXUpfEGdwpdnGq
P+xzmDny7xTc5RtCHjXSksw20My5WvGDsA3UoEGhlOJPMN1SSh2IJ467evXWYaPk2eLD6mZ+FzyN
0msJpLJqDs5czGgrCZZ3Fco5FJLwU8BlwMpbqFQC23j3ZA7qA/KMjlaqangqcNk7Ca/R1zafbqhL
0yReYS2Voq5jqvxmPzvAiMnJaLbztPjHa+iQ9YSkAEZ+MTBSUnIJGKMFyd3xji5n+4dDwgikYrSY
/ucAJbRl+QlGEzlBZKijKRB2CA7SBAGsoPGjeHhN56d7wHLcwjr4LREW3ArQQk8D48nPzQ4Hevd1
nYJx7P/+TW/y9yC12qrJoOKmsnstpXhjvwF9PQjjfJmC5yBIYtMi2c5CBjdp/ivSsWsEEiUWjLeD
jl7Ti00rtZ21s5JmjsN75V2+NrsXJkyu+cLeAdprcYLKIMMqOhQxmVmEI3Zlq5/LSPtc7GPMspOh
40oJccGqYTrRcwnXqikNzjVdNIMtOp7ST8xnDsXzDnsmKWwOAUa64cAHpU9yqzEnoA7VHlI7PBfP
RBZ+Rvw6v+5vfZmEy0f4AlYC9ARPJOAj555x1L2B3XG/RqRgq9f3EtbUFpJTKpk9ESSxMGOn0ym3
01GDt3Jxakzjf+VsyhwQ8twFEO9/yF6NauKZ+d1k9lU0xR5WKy/h8GQE1qozBJSUijKDV88M+nL6
dVu7uQtCAPJppLMmMX2I73bubO6GcVBgchPo3In2slrIApAmM900NitAuy6EYnTtlwSQnzQBhFaC
/xkv6JkWji14+lE/8Lr6IAD1qloTiv76lA8cnHpZ2DuuGRoDZ/PI8h1f7kEYtAF+c8owjCjBMnFI
XoCMQEVQNu4LlqdiYC+L4HpyUFVmLVOImlbsKsEwTTWaMwibs4mfS0BDPdowj4FWMMqygd+R4O8C
C3nW2PztXi8dJrJjon2KwDlsPMPG31SnMH+nhSx8XCe9puFX9l6sRrNXBit0bGUzWKZkEMrsNDcG
MQ0W5jnWwT8mV64ca1uzZIL8EfF7BzBoHZqsOOGx7KLdIcHZHX75g3Vbyaq2a2EnBoZQzmu2L3OG
GBApFkvX7zBTPjfD4zVTaxtMsB5yZlJ6BOjFd8OUyMOfkpH6Un+1d4kJQBucoPSEVEnk2lSSZq6e
YOwrl7sYsGZWP81d0RofLOaRF2RsiQPd97cQN/m4TBrQywsGCTPdmAyYRbV6JJPbSy2AQbKfvCXT
ttgmKeWWMPU5YoOAO0p2IOg9o45W+W0V74V/jhhtvKDuKv4kQS3Xu10uES2y54lsK+i1Oorbkf6h
mW67UV48SvscB5F8uvAFFiaIGypfT9SRWsioiBSmrLqEpneOyHvz692IyK3dvAMx1rB88ekdb8mV
sRnah/4FeaamCZpYdYC+pvJHWKFKWfHxnWsKUk6lhestJB06c7r9ZFmCXVaZLPbVT8IqtRNzNrjB
VRvb1cBQFjRLdwhp7+/TYx9M+uwI5kkXWmW8+/NGzL3KAN065YpCEP+eM2RVpl4P4O37I9M261Dv
1tQoRBjWD4kfzQJgL4e7oD00StibJTUTurFZOo1JtnlKorc4dE8JwWq1LlCYayVSm1SmHZ8Onq2+
wrhr2cL3KvZp4AZvA1C7dBEDrnrxOCSqG0LrFubdIU9H1pBbzR91UbbC2j3f6SJ0+OTgcpiLt3NH
FcQcBfEL+zZz3cuoypo5IYsJcSQNWpgIIf1SDSE2KDFK352PR+L2RNDQQR6c4snKAw5eMa3NOKZd
lqHgjhpMKSLqIKijcYCLVxVOM1R4WV26KP1V95mPDxkLnzJMDlDeZjH8LowVZnDFJCyWoAqVywsv
rkmTgpaxUHMhZ8gwurPmZErQTkMquM+VgaCihVHzU9ZbEXYEsAKHAUiwTKKXBy4/+YzrOyXBT6u9
AGY48oqxDMTOcuWvSEyGf5Qs9+GmSv5MM/3YWnroQElUQj1TYSIHddVDyNUcHIes9FORl/cM/Q58
VYNCoYQzpfjk/9IcniotaD5dkXz0XeOxn/MQicJGyG/Ee07v1xUdvqVZp8uIrg0/0C7ZhQEXJPyG
9q/Mxxpa6iS/s4ZsUXzw2UPzA19lFb9P7UbB8VxDdLkLtwqKiypxAjOaFsmHSJF6BnFBA/71JW6I
RYvE8XUAIkN04DtYMeps4ZACM6knkumyz2Ts2FPyqLwb4PIzQLYxE9Gu7n9erKoxGF0b3P4yIIhi
Ry0DaCYwOX8MirR6JkH4BwoAISvdmKltoJARugRf+/f9bjeFF/F4JEkXy6d+1dfx9siOG+/fQ0A5
J0grmaxUcbOF4FHmvPiBSJsbsqADOClCox/MoRe31OAVpcBL9UXPwzEbxlXpNOiIiIDl2YIsQ0wQ
ZzPQ5k4weY3pPoFRDASX6T4V8IeBUYZDSnFPT19XaPiFyqzMt74FYPJCYRfVYKUns6aWeylJWI/R
d/nvb6Q64o5rqgaumklPJ+ZUxvr1FdRIc5/9dB1dXV9XjHqvUP5xBBFwDYgxntQKjEelJyyoOVIv
KFOdPgEwGGUeByMNJ+F3TP0BknzL2XSD77zuOr7rAdDOq1FzOvzYvzXGqIZQdmU7HSrpzx1Myb33
Kali0AtZjf436rXP2M3zUJUBebGxIsGNR1WBpiQ2dS8d75m2qbmyy34nBWnzksMuYUGE98KDVh+W
NLPHBHO1St+gtRZQt5K8hk3XCDFYkyNhBOUdSrjnYlGPcs1FCvOFTlW3de0fPpun8pdFOE1j3jIs
HfBiLRcL1Pmdbr+gBqmxSB2bz0WfUrsL9CgtChVbgvYtuT/Oj14NmdtUWNBykQz2BGs6MLpLxcel
o+YMlDm0fKOraSYt2SG3sX/twNHZjupk2nS0cyRzWq9bnZmVIW1htrRwStowiqvhdCKquzFDP1Ui
h+xkhpVfkqlo1ICIonlayL8YUlWSogvRcaignJ52ixGrLFC0AFszQQdZuhuGa4l4oIKC7xccdmta
mz8wnvVnD4A3BfT5W3hytgSV2wHY2Y+T4lvzIpSR7Mn4Hm7NWPyvgS9QB/LLQ4fccJdP4/AWHfE/
HyoXAkTdKA3yyN3/5ETJUQUa5sSW7aUNwpvmQKtaWO5Mx540DpokrsoX5yI/WeKE7c5kgFL0dOQ0
aPiyRFPStly+n937jqKy+3gO9bA7ayRUopDZ0y+JxYbF3SnPkYakj7S6emulTzr2BOh17O8ySKn3
852rf1Oui2FfdxLkqubN1bf4MiwBl6GJAzF+67bESCMZnAjJF+U4HjiAY3iJynHq7psW2QbNBMht
d+a6H/lrIPKUkbL96ppiu6rEv6seJ9htlJDpB1V8kNvPxJooOMKnO4C3kkZLoajJPFsTZdyg/9Jr
hi59v09bFednRTUfFzo934p8YuHfEtb2Lkb63gM7O+HwNFpbBSJP/ZNWbcM+AVYyCsIRyT+H2Lv3
yQogYXbcrQ1DYXK8iy4NzGASPoO/DhtgAwW8F/whWIPeh5yTz7ZMIxlbwWZY+q4fTukbD/2Aet/8
jFDfMWfuy2iC7cjExCj/0oxQXSQU5qgjtVSgmToW9dGuOqZuq7nSMp5OXkrcB/98QOl98TEVG7mU
W+bJ+WDj7R3NLE7H6+b1Z+3sNM+oyydBxArWMAl146+eGk56yL94XKMfJPP0YF+Qt4dK2IXwjscC
ljx3i8kLeYHAqtbesCgeUTwV74HCw0udAnsDnsoHs3b2kjQZv65x/EUhB4l7DAlGtVfjiHsXu/p4
YeGDdB5QFTFSC0sARPhywEcg3/CwYsxVu+tlwEoDF3K+wGZHfQqpJBl8ELbJojxJs79XgwvdJ9Je
AmpEKRhysdO1ECAup7TV8daY4RU5Yc/nad+gCbdtxZ3qdUySMGnpb1MQfWQwLvuwap3pbm7RDCxM
+ic87S/rYH133XEMwa/4NLy/XHKz9L/NbDSV6U7HS/xmMHERgC5JkpZdcJq+pAkuoN1K5k+k8gcV
Ej0NSqJewdeg1m8c7tJD/9DP1W5XqXxLve7rxhkjIn9UMoJ55R7/S8Nh2mGUI3zC8ULFG7kDskPm
jj06EoI5mEG/DNejXh2RbSbUkMoiWMxQsvR4hBALOeZogx9TrdcJp/a2fobRiVbfUv6UHJvjDJCd
kMUzPm520M+dNmZdyfnODmdgCXEj0oK0uFI9i1+exxujfIya501Pvny6t1YB0QXXJdG/3MUQGDsT
sv/qEH4A9XVPe0wKvqWeTxhKtG3+1zMACBRcZTUMcAOlLk2KdNcqXZEDCmDe55KCUpbiCki5Ya6V
znEI5XClyGDBuCW8JOuZpMlyPsBxhEViLjNJc96nJ94tIQZBGw7DR1m4GCES2ohy9ExUqat+u+q+
Ta+AMFQBA+S8dlAmWTZurX6ZJ7keOnkjexWrNGFvC/ZraITQqvahLGOxEzDv9kJzDVLaV9yLgeuW
P4gf6gCemv8JEgT93Oyosv0jv1WlfDQJkHq9798xk2Mn6kOscUgyOeTOa2nYIlKC26u6XYgwlaBf
EGdu0QS+9CCJQGCDifY2V7SCDnAt/na43QiY4cd21Z3eY4a2VZrna49wbcgQm2Y4XncT7wh+BZTV
eEjEJeS1O/zkv5T8AHzIbq8a52JF3s+y6sJN6zqPiYGeGTxzPJIG+I96XJn6ctojnJMmNjYxSK1l
erAE+29JWmwJKRUc5/3MzUooPy7AlfCFsBhZhZhJaXAEJKe5IUvLolyjezsrc1dzS01d4uPZKebT
F+xdHQ6ndRE6Zp6HS6HSRAXMaopgxuchSS6ysuzNFCGRYA/yFvW9Qq6YtJjkuHXURYtUmklRwFUo
D5AQOC/mgyErU6uchAwDDY+WaeNWwsqScGxrCi2rXnRNU5t9Bo7Swwpj4dYyefBoCuBVvctTdWov
sSgwYhxzlOkZQbLXVw4moGi9FIi26egeVuROSVihBX+/Tc9NYCfFYXXBpZmPoJmWeH3N/TJ64xQB
pvdoVfJRU9Lh742DdBFVUHwp6xevdkQQRcI7ku39sQjYsxKL5BsBnh7gTbyedMBHQwp86RDYZsuL
t9/IncFzBZtCgqVNcA/HJhtXO2YLN9a2bMcmnqC1D+LUJYKVQZzncPhPgMKiG1qbdvlhIMxJzfAT
u7YwgFbAqZw7FyrOORL9VN6Mb5R1/zGxOzwEROm955eDnCKhHGiDIc+wof1omTYUlzas4AvtaPaC
VTChIFxe177al2c5A2+mh6/ctr1bhInxcwSHBF7aKTOQSeekMhcw+I5WN7hPXcb+tItwcCiF9Ko6
lern1B83lXP1xVopl2TUn3W0so7GAYrMvMXZ26lKJGpYG4ILlC8CZYc0T6td1xyb1tEh2M7WSnyA
tOdFTBJAaYiGM5QJhlRPHpgi1jqcmqhkN6surPpI+HAp1HZEsJwVIk7QnzeBVF5GReatA0iNOV7G
GFeFfb048shz4gzw18iaXmCdsDEHA0J7stbYF7LNpgtooWDQyvQjvUSwB6lgB1XUh8dWBML8D9yA
2FTvIgpmLMGmW3rKoy5vWiNHBoqjvVgwIACe7z/IYKOuOiazOEepWrlWCHAQh2NV7xu0+TY0kRml
e0FM/W4bqFrSLe6YgKRFFKAGiacJ4pjUEG59sAswdoO0p0PRJm2IhWcg3wzEYsQcLu7JSz9jKXV/
T/9nbbn5iY6+wWoyw93RBkPOrDVIK/FSxeigR0QcpZQuav2BHLu50k9cB8U0LAwMEMu5lYoAHR1E
97+yfXD26nz9qDUHVIKx8OasdQJBMRGarMWX/3q4axuabixXLvvaefaS0Y6vc/lejRmXWRbsATZ0
k+p5GzGJ8V2dCS1Hl0XryHot/luEMN5fV9apw+bkRV55841NABDJfsn3ypwL6RJMxtvRnC66ZJ9r
KXLzINKbFLnoLgtwySGybC86Nf9H8TlLTrtHEO2URd8kSQzOzbrZ+KguPwHAFoU1VNwMtGGyrQU6
GzLa3jbVyVRvE4eFvNmXiZfUn3d3pGKXPROB4c5xpH18rq2xDtylD3oTpcf3SsvsK+CAQqFnlh4h
/GDdgPPfTkG/FXWlodgaYyggu8YcI8Z5dq4vdhqvZd4D/juwMOvXrwzLfbJJFzf5roW1E+dr1WrE
fDEI6ZDB3J+uDoCcbIwLdZHJAc/aU55+ldOTXYp3T6RkUmP5sdxmMLZm9Fa2OPljYnviiaDQAZdx
wjBUtioVwlnl1xkHFa9red8aEfMHeuWc2s09PmYBJgsEXSCfIwFIDqHMa1YijdlBo8aXAWsnVxz7
0oU5UREFdZgF1IyXMaVuheJCtLIK4coSFLSRvpftT7LGbYbu7AjGBGcZ35pUoJX1o44BpwobzEqi
0haVmQqzOJ0YWzliAzBFzRNHAz2pX7ZZaFpGDjytKZYcqWoAPnxC/geN4pLrFMs/7B45ua3K0w8O
KDoggLUcUe5ic/eEH1+csIfTJWRYnIGrlcbQ80mQw4Xdl3OLXk998MpU822FXK8bTVkbj0rdRfXp
BSK5XyhZ4G3R/O0iBknT+nGwFdfNL2k0PVIQqM+2dSuQk+mqF1QWLDvN1OPGj+stxaob7RvUUCOu
fj8aANaQGgvw0dMF9kESC+4zI+cB24yRMwvObPrMw9EXkI6qefqWlXbNBjkZzU2bxCEHriZ0GwnV
8fQ1dwtuHWTTnvH/l0ctIHEZiTGiGHTfZWStxyf7Vy245JxklqKvtcNVfo2WXoCfC/z3VLqd+02l
aoCvroE7X/bms/oj8PgOO+CHm535dxtPQKunsNvL6wXtIgFHJkJtL/tj7F0dtxVa35q4mcWrDhsi
HBAhMcjN3J+NS9pIIL6nWFwo9RE5ODmbgqIZLBLkGM9/NY1CLGubTic0TZItw+tqJLI5qOV7YGHr
ZOKr3aZnxQupnD9TofqBi/b3vqeJx9M0LpHKlBuLEHObza51dhcAAmceL0dF6XvLWrVh4e5Pey4S
2hLrfWr/NXn75ksGMS+b8yFSMvseHE90tPpbXFPpmOl0gRSEL33wcwVS/9YCt38YlgAx2ycwZhbk
MyL7nf9EMDmNWjGhoLCgisZxZPXcHf+Kwg1NHmn5iOxAcQY71PW05tQfGFeZqRfC3bUufUvg3ISO
7YXwRQgxtBR4sRXCYP8DLFHjgmJwS7VWp/VS9UP7LyvsKeFHmnv8e/U+1NYwVJTI1Dsuyth0ne4U
C5Kv6shhhV5U/5+AAb2Q0t4Cp29pYHVVNRP8LCqkzuh7EEO/1u0L/7YaXPZUaaoLrrVTpa4/ydRe
CWcpNZZUdIGQ4FCMp4ZVFydy20J6Zdz2HTXCws3HZ9ONcu+mkdG5ARqz/unVxw52hoKEQ58Yj8Hv
jdAN2xalikgS+BS8jt4NWN0W85XB+3r01IVs/c09sbWaBjWeLeooftL0U+pzcDSQ7nY0Xkc8fSJL
sHcDfIKqFbsg91xZBfRBM+cwNcIVPoEqSPU1O+8M85xI/CVtmJHz0+NMpi6T3B1pjUyZtitg0mGz
hxTU+kmj2ZHgO4iVL4/7W3T7BdhrKBby3DdlwDM4QwfttIaOEjmqW5vVbDwxQMoRoSKK9RokfEuP
lNf19sfSNx5VvzCgZUZVH8Gl8X89eb7YcTXjY3vt+5ynmVBCeh5U5BqnzKBzIs8uUQ3NPd5OIjOm
tU20TmCf/xjp/dM3ILqXnOhYtwLvesZul90xHdntj0+FlR6GMEGumxkTAyG00sjll5VmrcdAice9
F+Uz9oK+UQIqjHcY7EwJTpKGM/RxzvRjq2c8E8DVLDv6iCec+PW3cGP8UPf5JRLFPOEuHR0L216Y
k8jCutM+TBzI/2XgAFIOhoEtPgHG3U0+HVqbU9cmoRYb/cnMzhnYsTsvIq3JLh82ZVQBqtQYGCkF
8/ZGouzX11qlzihCnoH+cpMe4EQDmhXNcZwQKNRI+E7MKH3auge4a8Ml1pk0pxmD/BmUVKv90kEi
EtWXtIX3ub+taxX9i2z+uMbPLVXA36AcmSumd+vhSU7YF6lU5ctcnryik+ywhpKpUBeZydczsrU+
eBl2eTyRUSNUyZv5juWX7L0VT3xOdKWx3Vu3mSzPeKtDU4BRuSMdIt2I+wnwTPeZacHHbme9n5ea
URdzrzBIqoCxfQVGvMrf3+drSRU5wK6ArcvaFJe0jjFnQEc0KUhcP/zqGGXVZgOoweIrCpPMsQL6
3N1zZcyzsgcfMYNBPM9aRQM4J9pAhAtO9SxtluT6vPQh0QQqEExz08CKOOA22gZQBLsZqRd6L1Nh
Ayk85J/EwBeeOLaIV0yo/AzwafPhgviaeUwhc3NnoGj3G4C2DEYnNX/zR12tRI50ULoSHrYfNSg6
W803bk8tl4PNMa1qLWahxUaPf5Lt8q6p8gO9zm9aOsBSzTgc/OsMDPxkQjblYQZRLO9GEi/Uvbzk
XaZjcTMwOMx8Nx+bEvrMZJJUAEEyLnEkjvKHcIOYGw0QEY7S/XHlSZuEzQVp7YBVgI32lYif5ZEM
MsOI0oCWM+L251dTWpNTjlk7btOd7OnP82T/aSuH+ZfVR1r2NiQukSHb7JvvA9mZgk0PTrOI0Wdj
Kl0rXpkJMWgid7YHbSAMO3r8qiRH/DlicuhAKcwG8HkSvGkMewS8fAvWoz8CmxYlP8x0dZTllMQ5
3L1empFMJhcl3gnY7jvjYkBFHmZlbUe+H9J+rEo0t6Dmogvy/RCPDcPEvCzIaTUUN8YicBoseUmC
MP+YbDhudd80kdrMjtJHHnngel9azMqhOSBe2yZLks6c4dtPpKgKc/DIWQ87aGh5X2Tgt4TVr4E+
jnUj0Tnf+3k6gZGV7UMpJM1uspvwzvBeFyqsjv5Qv5iNSHfax6bWLQ3ouu9NPmQgPXLJOV9sbI9Q
R67r/Wy/OJotR6bIZUUP8lafxFYOsNdeZSUaKMUVP638ymJZbRZGQuTOZNzZS4Z1m5+qZxExZTNr
ORUAQ0uXpBcBN5xr5UbBqef/RMycVORIAe35zn1dd78LNS3tDROTyxAwRYfXMVrYaF2yr/1knAR0
F4p01kFngtQpYgbPNMPpdIGazgpMamB9y1bc7rQ+i/iKtx66hIhoIab0Zc6cTVY7tItB02EEV6zf
JKuEVO3egDjahbGh2cn1xpyZRYSltTdjONXTrgZ1rwDLBr9/3J8GOteCfrQcNy43qhkB8Zc63h0r
Ta0LTZ8qXC7RYnvylNoRp93VbNxjjtQ3THwDvuBv8yNbk1JKfTuVKAMBDPvIGNUokixmyldgqZ00
Wa7ogMmdNvQEEnwCS2PzTyAiNT62flvIz8xvds3ZK+jwznC3F9BfsKT34Env0VtQDcaocPoA8d4f
K44wauQylAf/0R+0OzaKnIEAM4CTAhLVQaH3yklDWrjLI+sQvFx6Ng42o1eFxCmsSHDaERGpqaS2
But+hjhxV7llUtXg5qc9Hw/aIeacpgw6WH8ynS5KKvRDe15MF0yJCYaqNWm/fN4T1B5A+NNBDYfd
Vzn4wZE6T5RrAVTZWJFoj0n9uv5xNsssJNWWDK7vzSJRKpgsH2HSGmVHQk5UXZuQ+r/FgYAj0ZTo
ONXGSULnV5m9KJZCqCTSEBAZdaWrBFjiBULVxfkyGmySjfhM06ux8PP+mHAS3/l+BcGEUWXe4duV
AgTCSzTKPlqigvNNEAlJVZZAazpeZz1TR4lyZKn+NtZM7iR06quHf0a4mYtmOLi+4Dtb05ZtJvZ6
gVZSF1TMe3X79dxf+29Y2vYZVnZsdKo3HJFLp5emGE/IDV58+iO0aR+Z2JD8aYuEzXNHP8x6j7vX
WZ76SCYqGKjxyR6yXZ1KIswwsjL7mYRyFeokUqWuKR6cpSVA9QT72iESMzior25OoZDRnV0+opFA
aA1h7wP4SiMFhxz4XeL/Hbo/R4IJldqaKkfBJZlgWPeP1UBS0RfKAtAy6fsIUrlvDk6Jql+ih8gk
rNAFjZ1XaQjB68s6NdggfS97YiFRG02o1lck1MxtsgTeeFGIXnHRJHgNVnc91aPcfhWSaoWP/aGr
A5oOF3xR9qSOLn9T/2stItoHQb2K/lk921f4MljTLmc0gyu+ZIf40k46VsUo2ui/Sh/1VYQ3qIJs
hxcGR5/VvoeaJ2IGTno0NgEb9+xOIzPwzPuEDngpbCzLllDQplorRDiVx4G+tihOs2PtQ+1fqGjF
O1FL57AVpdh5oO55N1bOOLlQVy1PaKt9IVYD1tu+NOReQbtiV3Byk6jHx7elipYQWCEnfai/+h4l
0FBB11aM7sGk31x8qe3F6XW0FMZTHueAYp4G2/fStDdTZ9+AAdtKC24xpM1jqorwYe9aKHPpssXl
W5JO+8wDvQGsX/8VhzqGojU5ACl+YbsotU1R9+yMsc0T3k0e4afrk0VXtK1uAWPnFapPFG4fdYKg
H2sb+4UxEj+89K8yia5d1Pc3FANwSG1Lo/MWmz4scKguPEAXTOIUpOSbZ9W5QR9Bqq+JGlf+u1/m
OffhuRw/srPmVXI7qh0Jix3CI6RIXiMiXDKcj2DK/Zbxwd+UhefbFb+NZ5wd4AwAdxClpzRYy4bK
87rPpzrdMs2OOwr9XYj1NY6vw9K5dnfZ3jfybyVifbWMKM1KAG9knq/blnEkV2Q5Xk4CWhjvvd6X
SKOv2rEuv8k6D/pSLMopfQ56qi8ctNlMzPdXybHsmjM8U1eDwsph/hg1vaGFRb5Q4+JiVuUKfV3k
de4cS5Yy00WJ2qVpU+m0NaJ71AB430jljoU4QVZGJptadPBtxGdTm71wCq8/cCMGqJuSaXdnHojR
nj1z3IuQv59QQX7oxqGdD5fWN+CoUX7SXzL9X3uSh9ll4Eo6xz5MS/sE+jiu60fk41CZpimv1Syi
6hwHXOQQc77P+Z08srSkmfIJqbzGXKQoDjDIyJ0Uw3+Ghe0vT7zMh1zfTj72Dp+8CRBFq83U65vZ
LbUF788PIkzgTXEB/OCGTEFXenqtfshjDMLTh500jQAJkPPMVr19h+ZnBRsD8gpJnyC/LS8GWTOZ
k06Fh8oOnKGGcfN3jH20gVqxjR52ivUSa2bCuL5zEjK9vFX72GcXRvVDtPwbNH+VUsRDZ97LMB5B
yI0jDLCEb4kcWV2hZjrzGtFroGajOJXxfDfyCvZxpINSCbMTJtTKv+72rUs/Blv9fI61mQvpfuy5
3ZWm/6qMOkRb+csLuI2+e2mozx33m8F5OsuW8fEktRfLcQPZPEAHrUEWTfHIF5YWKe/g9/2Z9oab
nFWNgfH25f3iJ3ObIFB1+oml9oquumCGW270c2DeYJ+N68tNDGU221MyANqEr/UyryIS0nW/KELU
M1lPN0V5e1y96B0DeQFsB9cZ6ga24CCeHgk62ZEXGpO15M47kgx18dbqnNnduO9Gr6jyzl4brDUJ
6ikyT/bwbxuRRGl09BEdz0g4j7+leLErPDCc2d6ILPB9iT0UvusvGhiFqPYz+8aLBxHgcbNFiQ5M
/iXJP6xZMxVIt4uoyakFOZpnb3aeFHSVE5YmNXe8FtfoxEXzaO9YY/btxnu0BlmLUKmZWoAeGXCs
q7+o4ucWc+tkn03HFjBwGTj3JDY0cSTl7js7iUTZpbput+hoyrNAeTCdYpPVpHdsoYVGEnOyn1OC
e8PE5UbsbAAB4hvDfaCuuENZEzsY5AJbGIL+DXhllC/cgVaZ86r/UkxwqzDSaBQrgYKgzhIVmuG+
Zv9gK1Lj0YnSv0VyLM5AsNdr/BcGYHEB1DM1P+hocOSMBsC9Y3jY4QOBQYMVA+GYBtjFE9fcfWB1
5p1Jycdp7nhg+/2cH1fYpWb6Cjpmd4vmBVb5ql4b2yPwVgGvlURoHHFFuJIdIotZQDEaVTwJzrj5
HNK1BhdrIopnob7Sk1jTwdLFzg66uENwkAUY9abHKWORfh3ZNEABlaR5ZhMcj1XM+NNfoYPQJbBV
Kr8u9ZdqB/REVV9ws/By9dskEddeuZ3Q3yQGf3p1zPQ8hwKrHfA0qEliIl0PKu3oRaZEaIjIEdAM
95raWxplFjDTSA4GKu2jnuyPj5yztINaoxDqFcEdmHlQHcrJLalzdUiDvNUVjfQ6lMHDGtjq0lY8
Iusho8Xq5/SN2Kf8EVIxgdYJgINUy2ILnx9PXNgPh0eLA9wzA7i8po/Rlbinm5wkOD2KYhl09122
0F5RiZC/IDuNCHes6OXeQdzo8CYO9HF0ibvcAovH/TKd1YfhTq4i9Lo4DZZfFiyw6vfLmAVCCBbW
ZuHUas4TF96q351/ri2Xz24IjGJfHvX9PFip18smMQLPGkicQ6d5mPzU/5TF+dU/7ulUv2n3wpTf
eSEaSi/ioeo9M0uIyBqxap5CqIIOeu4dWqZg6QbzwHjM98lkY7PDvzeCnjapY/XBPLv1U4+d87wn
0AGXuSHFXb/FI11mLfTTbJywbcBHpteKKy+NZI9focm1aKL4k2h4qQ6v7u4IfEG79OPms14ipm7I
YZAQZA/37jMRXfGQsdB7N/g1ZmuTc2WTWbnB7AA7WIlrPAvBvzimhMsWoL5QWHjXKRdAb5kVVtMt
Vy760oN2pev6jTWwW4BI9EMeHzrTw/P9nBpRVmqyw8qaoI8aawkmBG57t3I0ZOq8FBOV2eCtcAZH
coeyHqL6UHlrY74P7SWYTBvq+RAMRYwGJIxS6bPxEXskF6L0MSTajqgJ7dbJaqbAiI0qGRHNoYhk
IB0ZHiSjrzyYvTlnhkj7E5nLN9rsVWGVFybS2p0JcFELlwRE8pJSg51fLvhTkw2/gluxypwu/73u
hK6mraKFRpsXMn+jB1Moi3j6wps5Q9xrOv5KJ8fg0NaVi8nwscTgt3q6EyXQNVsf9XsW40h3kJvA
iX456kBs3HRL1IagADTB2iKAFriIVU7vVyrwqjSJwHqxxU7vigMtMA12wW4u/ggOtm3lrUVtP36y
eKD4zx0jFbxGf0o6flGCp1yDbu3gfhKI+SUMui7ir2k7/3TbOS/673W+Mhx3k4kJ7//+mc7AxpvG
PttmqwykHlMadOcD0x9EK6A5W0q14wa8Ipmz6IUtbT11tBS9pORPcSL+TQwTtrz+l4JY/tZJjNdF
PLVe6OlmlNTgrj8UGm9Jmh2nZ/W+FcMcJNRviszC5rtOXy9WTibD0RJXG6WT2ByE6aYHbTDvFC7x
yd2pZ0GPj8+lCaGc+7iHMulB43MMAit+v+GWE0kCF+n0udiUntN6nid867y1YfzyA+/zdHVCQvLt
TI707F2sSBYr4RbHl9OppoLq8rNhqCEm7Y4hNyoAGCXIXzFrG2/mqXlRkfLngkxlkJLsyyJ13Zpz
4vsjlPBvPSzpyghegGXoRGUj8OpvkCR8+8L0pCGqfO6+42dJZQ03wEbCP8MNuQEoVCzlXHTgGcKo
8Ji/itlx7ae9QjHNg43vAv+HPmk299PlNZxTcRHaWOeIkSujqVkkwWRmJSpLv/JlfONnaHTCmO8S
kE4HCV6SiCTfGV/UfbPxLkhDgs/G1Tv8HGRsz73iFBPQy6+zZBMiZcK1c+n4tB+rTJbZ9VJpSxoj
r/ZePVgUQkII95JE5z54B3Xsb7h0fw7j3oR/+J87f/zgjyt8mwmTa9f2ZM5VI9AEWQbBy1CH5vKj
6z8VnbYWAADKf504cVl0VjKssN5S56mJsOPWmJKOOVTNl6NPjnprv3JPM7on/FzemzFzBf9/HPAB
kk5uLbHnPU8I48r8OFioCOFTtEe5NdnpFIcCivDCX4okjRqZnVc9Gsrn8e87dx9SONbv7fdCfK9u
B301X53C4+mGoeopvisVXQVsZYMhkP8cfq6b3xKJ+Wns7KxVu3DL98mxlF4gjwEtAriabP+WrV2/
lW9JUGtAMdqx/+1hp5pZ12hyUvLvvQuFayWu1GXRembKv7K5du//idZbhNyS2NBpabEG70O9m9Ox
JQsP0LXfKOKygpi0IZRTLIvF1WPDrIgcs97HUex/Vc/TMiXFJ7Hb/LxYGGBttetiIIrtcMsAVJlb
bsimJrwTAP6SO7a15wXOifjpIGQu9smBp+ATKVinUrV/hXnED6RAAC6PNAfeKevKkviRLVIgDlqH
+edzQq8Y6RTlM+cDu5QPbpDzgmzr2Z63miBjKMO3fSEYRJJlv8QPrX7rlNiMz4sYai5o3BgpHzZz
Dze54hrx6IJcVRmrcAC/kuqv4z3gmpzkVuWcbWYv/AIY5xpOw+SlbFo4FUOzPD+tfRfckwWT1R6B
ZUjBBK1On41mVDjUZQh8tco2AbhtLGutxQZyBC5NeJBFaYrbcxogz50fpeF3f4NFXh2ejolOwCsr
o/d90ehLlPdq63xH1Z7CkmAiRsfogN/aMmyJ4Xz8vTpeP7vQQW0fSEvFv/npVjUBlZNNiZq8Wk8F
2UEyeUzsb9LBLrVGXkU1lyPIXx2Ndk/N8BMQbu63UVUAlJt3wBQQpsQeQbv0vfDD2ob91VtwAeSz
/F/LdHbxeCyC493cJ3g80pKR6aZ8T9gUT28CDITK33DTDy43hSK58cUO4vXIaRdA5S/lLccxIbIX
mO2k/bTDZYQR2S4KN4HSWCvv1gEd4R6Vh2YORomdcDHf8VEOClm/5C3bF19P+alM6F4RC4qynLkI
TmGTnHAtAR3pwwa0stTCgpmN2Ili1vqvfBRN2Qlxm/G4Kp4dqEqg2u+injs3paX1puOrIA/Kp8il
bUho4Lhi6RUc2j78n3Py8SnjjyqCISY4wRwnULcmMt7Y3dH+bTF55QQdeJHzIoTxb6kDdrJLQ3oJ
3pqRtEHCovhRtUIVlTmLIzp4LlR1WaNnShMtsGIgLh+XnManJHXGNSE0UWwypWjgLXw7/11IYzxf
3PpKsN6l3V6oGUrySo+pkeBYx3iRIrnIHeHh37Nsh7I2BzBZYgY4HZpmg8PtRaFNO+6jrnbkJkRv
caLHrQ+69BnUQpNwmbp1c1MKchSoZm8/DTXvvOEO13vAVnXmOZ4BQWWZH/1bItZYWSG+LpDuO+ga
RgTDk+Wg77P95DmU0oj32tJ+lvsXZr38oyXBxXBJWW3yATigEpyjvbbUV/eZOY7vzazo0UpE8K3h
mbuIghYoRwX2Fzpy9/+TuVLbU7dpkO/ncu/ihL/+3PAgciTg5yWoC1xSOIclxhAHmcy6RXV24eCs
MTmYXaLNhPWnAtBSUTSbKaZFqn/zmo4KtGyBg4b8Lc/L8uFTirrwI4lpxO0Kn5K/xB9ERQE2fqEi
CBBqqs9HADyLjewaqbHOlYH+b+z/wUSyj+d9TVI6uJp4KjwAIbEf8crfaga9ETVc1N4Ul5CadX8v
1tmRgmBrdb8Y7mp4UtaUdg/8bMk2MeJPRjfdfDlUXfybnlFrIcS/eYG7FEnP5KQHxfyEQxZ3/epb
42DZ/DNm+SrbAZqyt+bUbi6wJ/UbOFFP3eW5Zl1gAPXFRostu7uvb7zzXLk6ekVtfh2hOYJyQvzK
X+jP0WmGVwdostEJ6K9dl099vaYpj3dMT6/kGOUeWODZn/EZFFHlZQYNjuAhwJ6B9reGzP54tIBp
3i9bINrZEA/X5KehIzFkR7ZbVnJWDGJgUIQ73XFtZ04lVTqRtm3wQOwF
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_GTWIZARD is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    reset : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pma_reset : in STD_LOGIC;
    gtxe2_i_2 : in STD_LOGIC;
    gtxe2_i_3 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_1_GTWIZARD;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_GTWIZARD is
begin
U0: entity work.gig_ethernet_pcs_pma_1_GTWIZARD_init
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cplllock => cplllock,
      data_in => data_in,
      data_out => data_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i(1 downto 0) => gtxe2_i(1 downto 0),
      gtxe2_i_0(1 downto 0) => gtxe2_i_0(1 downto 0),
      gtxe2_i_1(1 downto 0) => gtxe2_i_1(1 downto 0),
      gtxe2_i_2 => gtxe2_i_2,
      gtxe2_i_3 => gtxe2_i_3,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      reset => reset,
      reset_out => reset_out,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_transceiver is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbuferr : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    powerdown : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispval_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pma_reset : in STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end gig_ethernet_pcs_pma_1_transceiver;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_transceiver is
  signal data_valid_reg2 : STD_LOGIC;
  signal encommaalign_rec : STD_LOGIC;
  signal gtwizard_inst_n_5 : STD_LOGIC;
  signal initialize_ram0 : STD_LOGIC;
  signal initialize_ram_complete : STD_LOGIC;
  signal initialize_ram_complete_pulse : STD_LOGIC;
  signal reclock_rxreset_n_3 : STD_LOGIC;
  signal reset : STD_LOGIC;
  signal rxchariscomma_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata_rec : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxreset_int : STD_LOGIC;
  signal rxreset_rec : STD_LOGIC;
  signal start : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal txreset_int : STD_LOGIC;
  signal wr_data1 : STD_LOGIC;
begin
gtwizard_inst: entity work.gig_ethernet_pcs_pma_1_GTWIZARD
     port map (
      D(23) => rxchariscomma_rec(0),
      D(22) => rxcharisk_rec(0),
      D(21) => rxdisperr_rec(0),
      D(20) => rxnotintable_rec(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxchariscomma_rec(1),
      D(10) => rxcharisk_rec(1),
      D(9) => rxdisperr_rec(1),
      D(8) => rxnotintable_rec(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(15 downto 0) => txdata_int(15 downto 0),
      RXPD(0) => \txpowerdown_reg__0\,
      TXBUFSTATUS(0) => gtwizard_inst_n_5,
      TXPD(0) => txpowerdown,
      cplllock => cplllock,
      data_in => data_in,
      data_out => data_valid_reg2,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i(1 downto 0) => txchardispmode_int(1 downto 0),
      gtxe2_i_0(1 downto 0) => txchardispval_int(1 downto 0),
      gtxe2_i_1(1 downto 0) => txcharisk_int(1 downto 0),
      gtxe2_i_2 => txreset_int,
      gtxe2_i_3 => rxreset_int,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      reset => reset,
      reset_out => encommaalign_rec,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
reclock_encommaalign: entity work.gig_ethernet_pcs_pma_1_reset_sync
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_rec,
      rxuserclk2 => rxuserclk2
    );
reclock_rxreset: entity work.gig_ethernet_pcs_pma_1_reset_sync_1
     port map (
      SR(0) => initialize_ram0,
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_rec,
      reset_sync6_0(0) => wr_data1,
      reset_sync6_1(0) => reclock_rxreset_n_3,
      rxuserclk2 => rxuserclk2,
      start => start
    );
reclock_rxreset_ind_clk: entity work.gig_ethernet_pcs_pma_1_reset_sync_2
     port map (
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_int
    );
reclock_txreset: entity work.gig_ethernet_pcs_pma_1_reset_sync_3
     port map (
      SR(0) => SR(0),
      reset_out => txreset_int,
      userclk => userclk
    );
reset_wtd_timer: entity work.gig_ethernet_pcs_pma_1_reset_wtd_timer
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      reset => reset
    );
rx_elastic_buffer_inst: entity work.gig_ethernet_pcs_pma_1_rx_elastic_buffer
     port map (
      D(23) => rxchariscomma_rec(0),
      D(22) => rxcharisk_rec(0),
      D(21) => rxdisperr_rec(0),
      D(20) => rxnotintable_rec(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxchariscomma_rec(1),
      D(10) => rxcharisk_rec(1),
      D(9) => rxdisperr_rec(1),
      D(8) => rxnotintable_rec(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => initialize_ram0,
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_rec,
      rxbufstatus(0) => rxbufstatus(0),
      rxchariscomma(0) => rxchariscomma(0),
      rxcharisk(0) => rxcharisk(0),
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdisperr(0) => rxdisperr(0),
      rxnotintable(0) => rxnotintable(0),
      rxuserclk2 => rxuserclk2,
      start => start,
      userclk2 => userclk2,
      \wr_addr_plus1_reg[0]_0\(0) => reclock_rxreset_n_3,
      \wr_data_reg_reg[0]_0\(0) => wr_data1
    );
sync_block_data_valid: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      status_vector(0) => status_vector(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => SR(0)
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gtwizard_inst_n_5,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => SR(0)
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispmode_double(1),
      R => SR(0)
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => D(0),
      Q => txchardispmode_reg,
      R => SR(0)
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => SR(0)
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_double(1),
      R => SR(0)
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_reg,
      R => SR(0)
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => SR(0)
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => SR(0)
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => SR(0)
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => SR(0)
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => SR(0)
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => SR(0)
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => SR(0)
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => SR(0)
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => SR(0)
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => SR(0)
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => SR(0)
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => SR(0)
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => SR(0)
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => SR(0)
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => SR(0)
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => SR(0)
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => SR(0)
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => SR(0)
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => SR(0)
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => SR(0)
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => SR(0)
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => SR(0)
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => SR(0)
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => SR(0)
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => SR(0)
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => SR(0)
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => SR(0)
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => SR(0)
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1_block is
  port (
    gtrefclk : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    cplllock : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC
  );
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of gig_ethernet_pcs_pma_1_block : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of gig_ethernet_pcs_pma_1_block : entity is "yes";
end gig_ethernet_pcs_pma_1_block;

architecture STRUCTURE of gig_ethernet_pcs_pma_1_block is
  signal \<const0>\ : STD_LOGIC;
  signal enablealign : STD_LOGIC;
  signal gmii_rx_dv_int : STD_LOGIC;
  signal gmii_rx_er_int : STD_LOGIC;
  signal gmii_rxd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_tx_en_int : STD_LOGIC;
  signal gmii_tx_er_int : STD_LOGIC;
  signal gmii_txd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal rx_reset_done_i : STD_LOGIC;
  signal rxbuferr : STD_LOGIC;
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal transceiver_inst_n_13 : STD_LOGIC;
  signal transceiver_inst_n_14 : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_mdio_out_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_mdio_tri_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_gig_ethernet_pcs_pma_1_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of gig_ethernet_pcs_pma_1_core : label is "10'b0101001110";
  attribute C_1588 : integer;
  attribute C_1588 of gig_ethernet_pcs_pma_1_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of gig_ethernet_pcs_pma_1_core : label is "gig_ethernet_pcs_pma_1";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of gig_ethernet_pcs_pma_1_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of gig_ethernet_pcs_pma_1_core : label is "virtex7";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of gig_ethernet_pcs_pma_1_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of gig_ethernet_pcs_pma_1_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of gig_ethernet_pcs_pma_1_core : label is "soft";
  attribute downgradeipidentifiedwarnings of gig_ethernet_pcs_pma_1_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of gig_ethernet_pcs_pma_1_core : label is "true";
begin
  resetdone <= \^resetdone\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
gig_ethernet_pcs_pma_1_core: entity work.gig_ethernet_pcs_pma_1_gig_ethernet_pcs_pma_v16_2_6
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 12) => B"0000",
      an_adv_config_vector(11) => an_adv_config_vector(11),
      an_adv_config_vector(10 downto 0) => B"00000000000",
      an_enable => NLW_gig_ethernet_pcs_pma_1_core_an_enable_UNCONNECTED,
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      basex_or_sgmii => '0',
      configuration_valid => '0',
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => mmcm_locked,
      drp_daddr(9 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_gig_ethernet_pcs_pma_1_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_gig_ethernet_pcs_pma_1_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_gig_ethernet_pcs_pma_1_core_drp_req_UNCONNECTED,
      en_cdet => NLW_gig_ethernet_pcs_pma_1_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_gig_ethernet_pcs_pma_1_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rxd(7 downto 0) => gmii_rxd_int(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_er => gmii_tx_er_int,
      gmii_txd(7 downto 0) => gmii_txd_int(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000110010",
      loc_ref => NLW_gig_ethernet_pcs_pma_1_core_loc_ref_UNCONNECTED,
      mdc => '0',
      mdio_in => '0',
      mdio_out => NLW_gig_ethernet_pcs_pma_1_core_mdio_out_UNCONNECTED,
      mdio_tri => NLW_gig_ethernet_pcs_pma_1_core_mdio_tri_UNCONNECTED,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => B"00000",
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => reset,
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000100011000",
      rxbufstatus(1) => rxbuferr,
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => rxclkcorcnt(2),
      rxclkcorcnt(1) => '0',
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_gig_ethernet_pcs_pma_1_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_gig_ethernet_pcs_pma_1_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_gig_ethernet_pcs_pma_1_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_gig_ethernet_pcs_pma_1_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_gig_ethernet_pcs_pma_1_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 14) => NLW_gig_ethernet_pcs_pma_1_core_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(13 downto 9),
      status_vector(8) => NLW_gig_ethernet_pcs_pma_1_core_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => userclk2
    );
sgmii_logic: entity work.gig_ethernet_pcs_pma_1_sgmii_adapt
     port map (
      D(7 downto 0) => gmii_rxd_int(7 downto 0),
      Q(7 downto 0) => gmii_txd_int(7 downto 0),
      SR(0) => mgt_tx_reset,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_dv_out_reg => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rx_er_out_reg => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_en_out_reg => gmii_tx_en,
      gmii_tx_er => gmii_tx_er_int,
      gmii_tx_er_out_reg => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      sgmii_clk_en_reg => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      userclk2 => userclk2
    );
sync_block_rx_reset_done: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1\
     port map (
      data_in => transceiver_inst_n_14,
      data_out => rx_reset_done_i,
      userclk2 => userclk2
    );
sync_block_tx_reset_done: entity work.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\
     port map (
      data_in => transceiver_inst_n_13,
      resetdone => \^resetdone\,
      resetdone_0 => rx_reset_done_i,
      userclk2 => userclk2
    );
transceiver_inst: entity work.gig_ethernet_pcs_pma_1_transceiver
     port map (
      D(0) => txchardispmode,
      Q(7 downto 0) => rxdata(7 downto 0),
      SR(0) => mgt_tx_reset,
      cplllock => cplllock,
      data_in => transceiver_inst_n_13,
      enablealign => enablealign,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      powerdown => powerdown,
      rx_fsm_reset_done_int_reg => transceiver_inst_n_14,
      rxbufstatus(0) => rxbuferr,
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(1) => rxclkcorcnt(2),
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      status_vector(0) => \^status_vector\(1),
      txbuferr => txbuferr,
      txchardispval_reg_reg_0(0) => txchardispval,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_1 is
  port (
    gtrefclk : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    cplllock : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of gig_ethernet_pcs_pma_1 : entity is true;
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of gig_ethernet_pcs_pma_1 : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of gig_ethernet_pcs_pma_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of gig_ethernet_pcs_pma_1 : entity is "gig_ethernet_pcs_pma_v16_2_6,Vivado 2021.2";
end gig_ethernet_pcs_pma_1;

architecture STRUCTURE of gig_ethernet_pcs_pma_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  attribute EXAMPLE_SIMULATION of U0 : label is 0;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.gig_ethernet_pcs_pma_1_block
     port map (
      an_adv_config_vector(15 downto 12) => B"0000",
      an_adv_config_vector(11) => an_adv_config_vector(11),
      an_adv_config_vector(10 downto 0) => B"00000000000",
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      cplllock => cplllock,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      sgmii_clk_en => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      signal_detect => signal_detect,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      status_vector(15 downto 14) => NLW_U0_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(13 downto 9),
      status_vector(8) => NLW_U0_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
