// Seed: 4154478591
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input uwire id_2,
    input wire id_3,
    output supply0 id_4,
    input uwire id_5,
    output wire id_6,
    input wor id_7,
    output wand id_8,
    input tri id_9,
    input supply1 id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wand id_13,
    input uwire id_14,
    input wand id_15,
    input uwire id_16,
    input tri id_17,
    output uwire id_18,
    output supply1 id_19,
    output wand id_20,
    input wor id_21,
    output supply0 id_22,
    input uwire id_23,
    input supply0 id_24
);
  assign id_8 = this;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    output wor   id_2
);
  assign id_1 = 1;
  module_0(
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0
  );
  wire id_4;
  not (id_1, id_0);
endmodule
