Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Mon Jun 08 17:40:40 2015
| Host             : IT052116 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.948 |
| Dynamic (W)              | 1.782 |
| Device Static (W)        | 0.166 |
| Total Off-Chip Power (W) | 0.140 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 62.5  |
| Junction Temperature (C) | 47.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.017 |        7 |       --- |             --- |
| Slice Logic             |     0.004 |     7314 |       --- |             --- |
|   LUT as Logic          |     0.004 |     2554 |     53200 |            4.80 |
|   Register              |    <0.001 |     3560 |    106400 |            3.34 |
|   F7/F8 Muxes           |    <0.001 |      222 |     53200 |            0.41 |
|   CARRY4                |    <0.001 |       78 |     13300 |            0.58 |
|   LUT as Shift Register |    <0.001 |       74 |     17400 |            0.42 |
|   Others                |     0.000 |      307 |       --- |             --- |
| Signals                 |     0.007 |     5307 |       --- |             --- |
| MMCM                    |     0.111 |        1 |         4 |           25.00 |
| I/O                     |     0.113 |       80 |       200 |           40.00 |
| PS7                     |     1.530 |        1 |       --- |             --- |
| Static Power            |     0.166 |          |           |                 |
| Total                   |     1.948 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.047 |       0.031 |      0.017 |
| Vccaux    |       1.800 |     0.091 |       0.070 |      0.021 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.124 |       0.123 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.751 |       0.718 |      0.033 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+---------------------------------------------------------------------------------+-----------------+
| Clock                       | Domain                                                                          | Constraint (ns) |
+-----------------------------+---------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                  | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                     |            10.0 |
| clk_out1_design_1_clk_pat_0 | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0 |            50.0 |
| clk_out2_design_1_clk_pat_0 | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0 |            10.0 |
| clkfbout_design_1_clk_pat_0 | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_design_1_clk_pat_0 |            10.0 |
| sys_clock                   | sys_clock                                                                       |            10.0 |
+-----------------------------+---------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| design_1_wrapper                                 |     1.782 |
|   design_1_i                                     |     1.765 |
|     axi_gpio_0                                   |     0.001 |
|       U0                                         |     0.001 |
|         AXI_LITE_IPIF_I                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         gpio_core_1                              |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3            |    <0.001 |
|     axi_gpio_abpins                              |     0.001 |
|       U0                                         |     0.001 |
|         AXI_LITE_IPIF_I                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I       |    <0.001 |
|         gpio_core_1                              |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                |    <0.001 |
|     axi_gpio_clock                               |     0.001 |
|       U0                                         |     0.001 |
|         AXI_LITE_IPIF_I                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         gpio_core_1                              |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                |    <0.001 |
|     axi_gpio_dac                                 |    <0.001 |
|       U0                                         |    <0.001 |
|         AXI_LITE_IPIF_I                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         gpio_core_1                              |    <0.001 |
|     axi_gpio_modes                               |    <0.001 |
|       U0                                         |    <0.001 |
|         AXI_LITE_IPIF_I                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         gpio_core_1                              |    <0.001 |
|     axi_gpio_pwm                                 |     0.001 |
|       U0                                         |     0.001 |
|         AXI_LITE_IPIF_I                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         gpio_core_1                              |    <0.001 |
|     axi_iic_0                                    |     0.002 |
|       U0                                         |     0.002 |
|         X_IIC                                    |     0.002 |
|           DYN_MASTER_I                           |    <0.001 |
|           FILTER_I                               |    <0.001 |
|             SCL_DEBOUNCE                         |    <0.001 |
|               INPUT_DOUBLE_REGS                  |    <0.001 |
|             SDA_DEBOUNCE                         |    <0.001 |
|               INPUT_DOUBLE_REGS                  |    <0.001 |
|           IIC_CONTROL_I                          |    <0.001 |
|             BITCNT                               |    <0.001 |
|             CLKCNT                               |    <0.001 |
|             I2CDATA_REG                          |    <0.001 |
|             I2CHEADER_REG                        |    <0.001 |
|             SETUP_CNT                            |    <0.001 |
|           READ_FIFO_I                            |    <0.001 |
|           REG_INTERFACE_I                        |    <0.001 |
|           WRITE_FIFO_CTRL_I                      |    <0.001 |
|           WRITE_FIFO_I                           |    <0.001 |
|           X_AXI_IPIF_SSP1                        |    <0.001 |
|             AXI_LITE_IPIF_I                      |    <0.001 |
|               I_SLAVE_ATTACHMENT                 |    <0.001 |
|                 I_DECODER                        |    <0.001 |
|             X_INTERRUPT_CONTROL                  |    <0.001 |
|             X_SOFT_RESET                         |    <0.001 |
|     clk_pat_RnM                                  |     0.120 |
|       inst                                       |     0.120 |
|         AXI_LITE_IPIF_I                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         CLK_CORE_DRP_I                           |     0.119 |
|           clk_inst                               |     0.112 |
|           mmcm_drp_inst                          |     0.003 |
|         SOFT_RESET_I                             |    <0.001 |
|     clock_measure_0                              |     0.001 |
|       inst                                       |     0.001 |
|     clock_select_0                               |    <0.001 |
|       inst                                       |    <0.001 |
|     processing_system7_0                         |     1.531 |
|       inst                                       |     1.531 |
|     processing_system7_0_axi_periph              |     0.007 |
|       s00_couplers                               |     0.005 |
|         auto_pc                                  |     0.005 |
|           inst                                   |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.005 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |     0.002 |
|                 rd_data_fifo_0                   |     0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.002 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|       xbar                                       |     0.002 |
|         inst                                     |     0.002 |
|           gen_sasd.crossbar_sasd_0               |     0.002 |
|             addr_arbiter_inst                    |     0.001 |
|             gen_decerr.decerr_slave_inst         |    <0.001 |
|             reg_slice_r                          |    <0.001 |
|             splitter_ar                          |    <0.001 |
|             splitter_aw                          |    <0.001 |
|     rst_processing_system7_0_100M                |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
|     util_ds_buf_apins                            |     0.064 |
|       U0                                         |     0.064 |
|         USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I        |     0.008 |
|         USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I        |     0.008 |
|         USE_OBUFDS.GEN_OBUFDS[2].OBUFDS_I        |     0.008 |
|         USE_OBUFDS.GEN_OBUFDS[3].OBUFDS_I        |     0.008 |
|         USE_OBUFDS.GEN_OBUFDS[4].OBUFDS_I        |     0.008 |
|         USE_OBUFDS.GEN_OBUFDS[5].OBUFDS_I        |     0.008 |
|         USE_OBUFDS.GEN_OBUFDS[6].OBUFDS_I        |     0.008 |
|         USE_OBUFDS.GEN_OBUFDS[7].OBUFDS_I        |     0.008 |
|     util_ds_buf_bin                              |     0.016 |
|       U0                                         |     0.016 |
|     util_ds_buf_clkReturn                        |    <0.001 |
|       U0                                         |    <0.001 |
|     util_ds_buf_pwm_high                         |     0.008 |
|       U0                                         |     0.008 |
|         USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I        |     0.008 |
|     util_ds_buf_pwm_low                          |     0.008 |
|       U0                                         |     0.008 |
|         USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I        |     0.008 |
|     xlslice_0                                    |     0.000 |
|     xlslice_1                                    |     0.000 |
|     xlslice_2                                    |     0.000 |
|     xlslice_3                                    |     0.000 |
|     xlslice_4                                    |     0.000 |
|     xlslice_5                                    |     0.000 |
|   gpio_rtl_tri_iobuf_0                           |    <0.001 |
|   gpio_rtl_tri_iobuf_1                           |    <0.001 |
|   gpio_rtl_tri_iobuf_10                          |    <0.001 |
|   gpio_rtl_tri_iobuf_11                          |    <0.001 |
|   gpio_rtl_tri_iobuf_12                          |    <0.001 |
|   gpio_rtl_tri_iobuf_13                          |    <0.001 |
|   gpio_rtl_tri_iobuf_14                          |    <0.001 |
|   gpio_rtl_tri_iobuf_15                          |    <0.001 |
|   gpio_rtl_tri_iobuf_2                           |    <0.001 |
|   gpio_rtl_tri_iobuf_3                           |    <0.001 |
|   gpio_rtl_tri_iobuf_4                           |    <0.001 |
|   gpio_rtl_tri_iobuf_5                           |    <0.001 |
|   gpio_rtl_tri_iobuf_6                           |    <0.001 |
|   gpio_rtl_tri_iobuf_7                           |    <0.001 |
|   gpio_rtl_tri_iobuf_8                           |    <0.001 |
|   gpio_rtl_tri_iobuf_9                           |    <0.001 |
|   iic_axi_scl_iobuf                              |     0.000 |
|   iic_axi_sda_iobuf                              |     0.000 |
|   pwm                                            |    <0.001 |
+--------------------------------------------------+-----------+


