<?xml version='1.0' encoding='utf-8'?>
<ns0:feed xmlns:ns0="http://www.w3.org/2005/Atom" xml:lang="en">
  <ns0:id>https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom</ns0:id>
  <ns0:title>GitHub Trending - systemverilog (daily)</ns0:title>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom" rel="self"/>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/" rel="alternate"/>
  <ns0:icon>https://github.githubassets.com/favicons/favicon.svg</ns0:icon>
  <ns0:updated>2025-06-25T00:00:00</ns0:updated>
  <ns0:author>
    <ns0:name>aazw</ns0:name>
  </ns0:author>
  <ns0:entry>
    <ns0:id>https://github.com/adam-maj/tiny-gpu#1750809600</ns0:id>
    <ns0:title>https://github.com/adam-maj/tiny-gpu</ns0:title>
    <ns0:link href="https://github.com/adam-maj/tiny-gpu"/>
    <ns0:updated>2025-06-25T00:00:00</ns0:updated>
    <ns0:content type="text">A minimal GPU design in Verilog to learn how GPUs work from the ground up</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/chipsalliance/caliptra-ss#1750809600</ns0:id>
    <ns0:title>https://github.com/chipsalliance/caliptra-ss</ns0:title>
    <ns0:link href="https://github.com/chipsalliance/caliptra-ss"/>
    <ns0:updated>2025-06-25T00:00:00</ns0:updated>
    <ns0:content type="text">HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/lowRISC/ibex#1750809600</ns0:id>
    <ns0:title>https://github.com/lowRISC/ibex</ns0:title>
    <ns0:link href="https://github.com/lowRISC/ibex"/>
    <ns0:updated>2025-06-25T00:00:00</ns0:updated>
    <ns0:content type="text">Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/lowRISC/opentitan#1750809600</ns0:id>
    <ns0:title>https://github.com/lowRISC/opentitan</ns0:title>
    <ns0:link href="https://github.com/lowRISC/opentitan"/>
    <ns0:updated>2025-06-25T00:00:00</ns0:updated>
    <ns0:content type="text">OpenTitan: Open source silicon root of trust</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/openhwgroup/cvfpu#1750809600</ns0:id>
    <ns0:title>https://github.com/openhwgroup/cvfpu</ns0:title>
    <ns0:link href="https://github.com/openhwgroup/cvfpu"/>
    <ns0:updated>2025-06-25T00:00:00</ns0:updated>
    <ns0:content type="text">Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/projf/projf-explore#1750809600</ns0:id>
    <ns0:title>https://github.com/projf/projf-explore</ns0:title>
    <ns0:link href="https://github.com/projf/projf-explore"/>
    <ns0:updated>2025-06-25T00:00:00</ns0:updated>
    <ns0:content type="text">Project F brings FPGAs to life with exciting open-source designs you can build on.</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/pulp-platform/axi#1750809600</ns0:id>
    <ns0:title>https://github.com/pulp-platform/axi</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/axi"/>
    <ns0:updated>2025-06-25T00:00:00</ns0:updated>
    <ns0:content type="text">AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/pulp-platform/common_cells#1750809600</ns0:id>
    <ns0:title>https://github.com/pulp-platform/common_cells</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/common_cells"/>
    <ns0:updated>2025-06-25T00:00:00</ns0:updated>
    <ns0:content type="text">Common SystemVerilog components</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/pulp-platform/croc#1750809600</ns0:id>
    <ns0:title>https://github.com/pulp-platform/croc</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/croc"/>
    <ns0:updated>2025-06-25T00:00:00</ns0:updated>
    <ns0:content type="text">A PULP SoC for education, easy to understand and extend with a full flow for a physical design.</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/pulp-platform/fpu_div_sqrt_mvp#1750809600</ns0:id>
    <ns0:title>https://github.com/pulp-platform/fpu_div_sqrt_mvp</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/fpu_div_sqrt_mvp"/>
    <ns0:updated>2025-06-25T00:00:00</ns0:updated>
    <ns0:content type="text">[UNRELEASED] FP div/sqrt unit for transprecision</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/pulp-platform/riscv-dbg#1750809600</ns0:id>
    <ns0:title>https://github.com/pulp-platform/riscv-dbg</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/riscv-dbg"/>
    <ns0:updated>2025-06-25T00:00:00</ns0:updated>
    <ns0:content type="text">RISC-V Debug Support for our PULP RISC-V Cores</ns0:content>
  </ns0:entry>
</ns0:feed>