

================================================================
== Vivado HLS Report for 'DEBLUR'
================================================================
* Date:           Fri Jan 15 10:17:08 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4191469|  4191469| 41.915 ms | 41.915 ms |  4191469|  4191469|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                |                      |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_cross_channel_deblur_fu_32  |cross_channel_deblur  |  2095733|  2095733| 20.957 ms | 20.957 ms |  2095733|  2095733|   none  |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [2/2] (1.76ns)   --->   "call fastcc void @cross_channel_deblur([16384 x i8]* %adjChImg_G_V, [16384 x i8]* %refImg_R_V, [16384 x float]* %nominator_G_M_real, [16384 x float]* %nominator_G_M_imag, [16384 x float]* %denominator_G)" [deblur.cpp:103]   --->   Operation 5 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "call fastcc void @cross_channel_deblur([16384 x i8]* %adjChImg_G_V, [16384 x i8]* %refImg_R_V, [16384 x float]* %nominator_G_M_real, [16384 x float]* %nominator_G_M_imag, [16384 x float]* %denominator_G)" [deblur.cpp:103]   --->   Operation 6 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 7 [2/2] (1.76ns)   --->   "call fastcc void @cross_channel_deblur([16384 x i8]* %adjChImg_B_V, [16384 x i8]* %refImg_R_V, [16384 x float]* %nominator_B_M_real, [16384 x float]* %nominator_B_M_imag, [16384 x float]* %denominator_B)" [deblur.cpp:104]   --->   Operation 7 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i8]* %refImg_R_V), !map !250"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i8]* %adjChImg_G_V), !map !256"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i8]* %adjChImg_B_V), !map !260"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %nominator_R_M_real), !map !264"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %nominator_R_M_imag), !map !268"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %denominator_R), !map !272"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %nominator_G_M_real), !map !276"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %nominator_G_M_imag), !map !280"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %denominator_G), !map !284"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %nominator_B_M_real), !map !288"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %nominator_B_M_imag), !map !292"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %denominator_B), !map !296"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @DEBLUR_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @cross_channel_deblur([16384 x i8]* %adjChImg_B_V, [16384 x i8]* %refImg_R_V, [16384 x float]* %nominator_B_M_real, [16384 x float]* %nominator_B_M_imag, [16384 x float]* %denominator_B)" [deblur.cpp:104]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [deblur.cpp:105]   --->   Operation 22 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ refImg_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ adjChImg_G_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ adjChImg_B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ nominator_R_M_real]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ nominator_R_M_imag]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ denominator_R]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ nominator_G_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nominator_G_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ denominator_G]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nominator_B_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nominator_B_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ denominator_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln103        (call         ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
spectopmodule_ln0 (spectopmodule) [ 00000]
call_ln104        (call         ) [ 00000]
ret_ln105         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="refImg_R_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="refImg_R_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="adjChImg_G_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjChImg_G_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="adjChImg_B_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjChImg_B_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="nominator_R_M_real">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nominator_R_M_real"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nominator_R_M_imag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nominator_R_M_imag"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="denominator_R">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="denominator_R"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nominator_G_M_real">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nominator_G_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="nominator_G_M_imag">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nominator_G_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="denominator_G">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="denominator_G"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="nominator_B_M_real">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nominator_B_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="nominator_B_M_imag">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nominator_B_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="denominator_B">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="denominator_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cross_channel_deblur"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DEBLUR_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="grp_cross_channel_deblur_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="8" slack="0"/>
<pin id="35" dir="0" index="2" bw="8" slack="0"/>
<pin id="36" dir="0" index="3" bw="32" slack="0"/>
<pin id="37" dir="0" index="4" bw="32" slack="0"/>
<pin id="38" dir="0" index="5" bw="32" slack="0"/>
<pin id="39" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln103/1 call_ln104/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="24" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="0" pin="0"/><net_sink comp="32" pin=2"/></net>

<net id="43"><net_src comp="12" pin="0"/><net_sink comp="32" pin=3"/></net>

<net id="44"><net_src comp="14" pin="0"/><net_sink comp="32" pin=4"/></net>

<net id="45"><net_src comp="16" pin="0"/><net_sink comp="32" pin=5"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="47"><net_src comp="18" pin="0"/><net_sink comp="32" pin=3"/></net>

<net id="48"><net_src comp="20" pin="0"/><net_sink comp="32" pin=4"/></net>

<net id="49"><net_src comp="22" pin="0"/><net_sink comp="32" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: adjChImg_G_V | {1 2 }
	Port: adjChImg_B_V | {3 4 }
 - Input state : 
	Port: DEBLUR : refImg_R_V | {1 2 3 4 }
	Port: DEBLUR : adjChImg_G_V | {1 2 }
	Port: DEBLUR : adjChImg_B_V | {3 4 }
	Port: DEBLUR : nominator_G_M_real | {1 2 }
	Port: DEBLUR : nominator_G_M_imag | {1 2 }
	Port: DEBLUR : denominator_G | {1 2 }
	Port: DEBLUR : nominator_B_M_real | {3 4 }
	Port: DEBLUR : nominator_B_M_imag | {3 4 }
	Port: DEBLUR : denominator_B | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_cross_channel_deblur_fu_32 |   218   |    69   |  94.855 |  26602  |  29870  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                |   218   |    69   |  94.855 |  26602  |  29870  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_cross_channel_deblur_fu_32 |  p1  |   2  |   8  |   16   ||    9    |
| grp_cross_channel_deblur_fu_32 |  p3  |   2  |  32  |   64   ||    9    |
| grp_cross_channel_deblur_fu_32 |  p4  |   2  |  32  |   64   ||    9    |
| grp_cross_channel_deblur_fu_32 |  p5  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   208  ||  7.076  ||    36   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   218  |   69   |   94   |  26602 |  29870 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   218  |   69   |   101  |  26602 |  29906 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
