V3 12
FL D:/ali_maher/vhdl/ise_projects/top_module_example_p/and_gate.vhd 2024/03/18.10:55:07 P.20131013
EN work/and_gate 1710752271 \
      FL D:/ali_maher/vhdl/ise_projects/top_module_example_p/and_gate.vhd \
      PB ieee/NUMERIC_STD 1381692181 PB ieee/std_logic_1164 1381692176
AR work/and_gate/behavior1 1710752272 \
      FL D:/ali_maher/vhdl/ise_projects/top_module_example_p/and_gate.vhd \
      EN work/and_gate 1710752271
FL D:/ali_maher/vhdl/ise_projects/top_module_example_p/not_gate.vhd 2024/03/18.10:21:42 P.20131013
EN work/not_gate 1710752273 \
      FL D:/ali_maher/vhdl/ise_projects/top_module_example_p/not_gate.vhd \
      PB ieee/NUMERIC_STD 1381692181 PB ieee/std_logic_1164 1381692176
AR work/not_gate/behavior1 1710752274 \
      FL D:/ali_maher/vhdl/ise_projects/top_module_example_p/not_gate.vhd \
      EN work/not_gate 1710752273
FL D:/ali_maher/vhdl/ise_projects/top_module_example_p/top_module_sch.vhf 2024/03/18.10:57:48 P.20131013
EN work/top_module_sch 1710752275 \
      FL D:/ali_maher/vhdl/ise_projects/top_module_example_p/top_module_sch.vhf \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/top_module_sch/BEHAVIORAL 1710752276 \
      FL D:/ali_maher/vhdl/ise_projects/top_module_example_p/top_module_sch.vhf \
      EN work/top_module_sch 1710752275 CP and_gate CP not_gate
