
*** Running vivado
    with args -log controller.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source controller.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source controller.tcl -notrace
Command: link_design -top controller -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1696.160 ; gain = 0.000 ; free physical = 1670 ; free virtual = 7530
INFO: [Netlist 29-17] Analyzing 3517 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/constrs_1/new/timing_constr.xdc]
Finished Parsing XDC File [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/constrs_1/new/timing_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.688 ; gain = 0.000 ; free physical = 1546 ; free virtual = 7406
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1890.688 ; gain = 545.145 ; free physical = 1546 ; free virtual = 7406
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.4 . Memory (MB): peak = 1986.438 ; gain = 95.750 ; free physical = 1521 ; free virtual = 7381

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cb36a3b9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.289 ; gain = 540.852 ; free physical = 1043 ; free virtual = 6903

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aa70a08e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2812.008 ; gain = 0.000 ; free physical = 782 ; free virtual = 6620
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15d00693a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2812.008 ; gain = 0.000 ; free physical = 782 ; free virtual = 6620
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15127f559

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.008 ; gain = 0.000 ; free physical = 780 ; free virtual = 6618
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15127f559

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2844.023 ; gain = 32.016 ; free physical = 780 ; free virtual = 6618
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: dcaf57ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2844.023 ; gain = 32.016 ; free physical = 778 ; free virtual = 6616
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dcaf57ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2844.023 ; gain = 32.016 ; free physical = 778 ; free virtual = 6616
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              16  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2844.023 ; gain = 0.000 ; free physical = 777 ; free virtual = 6615
Ending Logic Optimization Task | Checksum: dcaf57ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2844.023 ; gain = 32.016 ; free physical = 777 ; free virtual = 6615

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: dcaf57ea

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2844.023 ; gain = 0.000 ; free physical = 777 ; free virtual = 6615

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: dcaf57ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.023 ; gain = 0.000 ; free physical = 777 ; free virtual = 6615

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2844.023 ; gain = 0.000 ; free physical = 777 ; free virtual = 6615
Ending Netlist Obfuscation Task | Checksum: dcaf57ea

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2844.023 ; gain = 0.000 ; free physical = 777 ; free virtual = 6615
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2844.023 ; gain = 953.336 ; free physical = 777 ; free virtual = 6615
INFO: [runtcl-4] Executing : report_drc -file controller_drc_opted.rpt -pb controller_drc_opted.pb -rpx controller_drc_opted.rpx
Command: report_drc -file controller_drc_opted.rpt -pb controller_drc_opted.pb -rpx controller_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.055 ; gain = 0.000 ; free physical = 744 ; free virtual = 6592
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3b3fc379

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.055 ; gain = 0.000 ; free physical = 744 ; free virtual = 6592
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.055 ; gain = 0.000 ; free physical = 744 ; free virtual = 6592

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 359bd821

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.055 ; gain = 0.000 ; free physical = 722 ; free virtual = 6570

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d80284aa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3021.949 ; gain = 113.895 ; free physical = 525 ; free virtual = 6372

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d80284aa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3021.949 ; gain = 113.895 ; free physical = 525 ; free virtual = 6372
Phase 1 Placer Initialization | Checksum: d80284aa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3021.949 ; gain = 113.895 ; free physical = 524 ; free virtual = 6372

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 90823d4f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3101.988 ; gain = 193.934 ; free physical = 510 ; free virtual = 6357

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 3e3cfa09

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3101.988 ; gain = 193.934 ; free physical = 509 ; free virtual = 6356

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 88537849

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3101.988 ; gain = 193.934 ; free physical = 509 ; free virtual = 6356

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a6df0241

Time (s): cpu = 00:01:14 ; elapsed = 00:00:23 . Memory (MB): peak = 3120.145 ; gain = 212.090 ; free physical = 467 ; free virtual = 6324

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 50 LUTNM shape to break, 1342 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 43, two critical 7, total 50, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 554 nets or LUTs. Breaked 50 LUTs, combined 504 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3120.145 ; gain = 0.000 ; free physical = 477 ; free virtual = 6324

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           50  |            504  |                   554  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           50  |            504  |                   554  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b9498419

Time (s): cpu = 00:01:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3120.145 ; gain = 212.090 ; free physical = 473 ; free virtual = 6320
Phase 2.4 Global Placement Core | Checksum: 1b9d987b3

Time (s): cpu = 00:01:22 ; elapsed = 00:00:27 . Memory (MB): peak = 3120.145 ; gain = 212.090 ; free physical = 473 ; free virtual = 6320
Phase 2 Global Placement | Checksum: 1b9d987b3

Time (s): cpu = 00:01:22 ; elapsed = 00:00:27 . Memory (MB): peak = 3120.145 ; gain = 212.090 ; free physical = 473 ; free virtual = 6320

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1be14259b

Time (s): cpu = 00:01:28 ; elapsed = 00:00:28 . Memory (MB): peak = 3120.145 ; gain = 212.090 ; free physical = 472 ; free virtual = 6319

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 172a3dc08

Time (s): cpu = 00:01:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3120.145 ; gain = 212.090 ; free physical = 473 ; free virtual = 6320

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18b4e2d9d

Time (s): cpu = 00:01:38 ; elapsed = 00:00:31 . Memory (MB): peak = 3120.145 ; gain = 212.090 ; free physical = 473 ; free virtual = 6320

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: efcd47dd

Time (s): cpu = 00:01:38 ; elapsed = 00:00:31 . Memory (MB): peak = 3120.145 ; gain = 212.090 ; free physical = 474 ; free virtual = 6321

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16912d38d

Time (s): cpu = 00:01:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3120.145 ; gain = 212.090 ; free physical = 470 ; free virtual = 6317

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1858ad881

Time (s): cpu = 00:02:04 ; elapsed = 00:00:45 . Memory (MB): peak = 3120.145 ; gain = 212.090 ; free physical = 281 ; free virtual = 6307

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20ede32c5

Time (s): cpu = 00:02:05 ; elapsed = 00:00:46 . Memory (MB): peak = 3120.145 ; gain = 212.090 ; free physical = 333 ; free virtual = 6304

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24590d73f

Time (s): cpu = 00:02:06 ; elapsed = 00:00:47 . Memory (MB): peak = 3120.145 ; gain = 212.090 ; free physical = 332 ; free virtual = 6303

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: d574d8c2

Time (s): cpu = 00:02:27 ; elapsed = 00:00:51 . Memory (MB): peak = 3138.145 ; gain = 230.090 ; free physical = 300 ; free virtual = 6262
Phase 3 Detail Placement | Checksum: d574d8c2

Time (s): cpu = 00:02:27 ; elapsed = 00:00:51 . Memory (MB): peak = 3138.145 ; gain = 230.090 ; free physical = 301 ; free virtual = 6263

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18b1869f0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.969 | TNS=-39.217 |
Phase 1 Physical Synthesis Initialization | Checksum: 159d8d043

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3212.941 ; gain = 0.000 ; free physical = 262 ; free virtual = 6205
INFO: [Place 46-33] Processed net genblk1[0].u_lstm_unit/u_mac/rstn, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 159d8d043

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3212.941 ; gain = 0.000 ; free physical = 213 ; free virtual = 6202
Phase 4.1.1.1 BUFG Insertion | Checksum: 18b1869f0

Time (s): cpu = 00:02:51 ; elapsed = 00:00:58 . Memory (MB): peak = 3212.941 ; gain = 304.887 ; free physical = 213 ; free virtual = 6202

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.206. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 120014fb5

Time (s): cpu = 00:03:16 ; elapsed = 00:01:12 . Memory (MB): peak = 3216.941 ; gain = 308.887 ; free physical = 338 ; free virtual = 6194

Time (s): cpu = 00:03:16 ; elapsed = 00:01:12 . Memory (MB): peak = 3216.941 ; gain = 308.887 ; free physical = 338 ; free virtual = 6194
Phase 4.1 Post Commit Optimization | Checksum: 120014fb5

Time (s): cpu = 00:03:16 ; elapsed = 00:01:13 . Memory (MB): peak = 3216.941 ; gain = 308.887 ; free physical = 338 ; free virtual = 6194

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 120014fb5

Time (s): cpu = 00:03:17 ; elapsed = 00:01:13 . Memory (MB): peak = 3216.941 ; gain = 308.887 ; free physical = 339 ; free virtual = 6194

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 120014fb5

Time (s): cpu = 00:03:17 ; elapsed = 00:01:13 . Memory (MB): peak = 3216.941 ; gain = 308.887 ; free physical = 337 ; free virtual = 6194
Phase 4.3 Placer Reporting | Checksum: 120014fb5

Time (s): cpu = 00:03:17 ; elapsed = 00:01:13 . Memory (MB): peak = 3216.941 ; gain = 308.887 ; free physical = 337 ; free virtual = 6192

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3216.941 ; gain = 0.000 ; free physical = 337 ; free virtual = 6192

Time (s): cpu = 00:03:17 ; elapsed = 00:01:13 . Memory (MB): peak = 3216.941 ; gain = 308.887 ; free physical = 337 ; free virtual = 6192
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15be2b0bb

Time (s): cpu = 00:03:17 ; elapsed = 00:01:13 . Memory (MB): peak = 3216.941 ; gain = 308.887 ; free physical = 337 ; free virtual = 6192
Ending Placer Task | Checksum: 11c015784

Time (s): cpu = 00:03:18 ; elapsed = 00:01:14 . Memory (MB): peak = 3216.941 ; gain = 308.887 ; free physical = 337 ; free virtual = 6192
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:19 ; elapsed = 00:01:14 . Memory (MB): peak = 3216.941 ; gain = 324.895 ; free physical = 337 ; free virtual = 6192
INFO: [runtcl-4] Executing : report_io -file controller_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3216.941 ; gain = 0.000 ; free physical = 337 ; free virtual = 6193
INFO: [runtcl-4] Executing : report_utilization -file controller_utilization_placed.rpt -pb controller_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file controller_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3216.941 ; gain = 0.000 ; free physical = 342 ; free virtual = 6198
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3232.949 ; gain = 8.004 ; free physical = 275 ; free virtual = 6204
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3240.953 ; gain = 0.000 ; free physical = 330 ; free virtual = 6203
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 14.09s |  WALL: 2.87s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3240.953 ; gain = 0.000 ; free physical = 330 ; free virtual = 6203

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-1.345 |
Phase 1 Physical Synthesis Initialization | Checksum: fd5538fd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3240.953 ; gain = 0.000 ; free physical = 315 ; free virtual = 6189
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-1.345 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: fd5538fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3240.953 ; gain = 0.000 ; free physical = 315 ; free virtual = 6188

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-1.345 |
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/u_mac/accu_bf_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[12].u_lstm_unit/u_mac/weights_bf_2[1].  Re-placed instance genblk1[12].u_lstm_unit/u_mac/weights_bf_2_reg[1]
INFO: [Physopt 32-735] Processed net genblk1[12].u_lstm_unit/u_mac/weights_bf_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.188 | TNS=-1.158 |
INFO: [Physopt 32-702] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[11].u_lstm_unit/u_mac/weights_bf_2[1].  Re-placed instance genblk1[11].u_lstm_unit/u_mac/weights_bf_2_reg[1]
INFO: [Physopt 32-735] Processed net genblk1[11].u_lstm_unit/u_mac/weights_bf_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.151 | TNS=-1.063 |
INFO: [Physopt 32-81] Processed net genblk1[12].u_lstm_unit/u_mac/weights_bf_2[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net genblk1[12].u_lstm_unit/u_mac/weights_bf_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.147 | TNS=-1.039 |
INFO: [Physopt 32-663] Processed net genblk1[11].u_lstm_unit/u_mac/weights_bf_2[2].  Re-placed instance genblk1[11].u_lstm_unit/u_mac/weights_bf_2_reg[2]
INFO: [Physopt 32-735] Processed net genblk1[11].u_lstm_unit/u_mac/weights_bf_2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.143 | TNS=-0.993 |
INFO: [Physopt 32-81] Processed net genblk1[12].u_lstm_unit/u_mac/weights_bf_2[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net genblk1[12].u_lstm_unit/u_mac/weights_bf_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.133 | TNS=-0.908 |
INFO: [Physopt 32-702] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[8].u_lstm_unit/u_mac/weights_bf_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[8].u_lstm_unit/u_mac/in8[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf[23]_i_3__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf_reg[23]_i_9__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf[23]_i_23__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf[27]_i_61__7_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf[27]_i_61__7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.124 | TNS=-0.839 |
INFO: [Physopt 32-81] Processed net genblk1[11].u_lstm_unit/u_mac/weights_bf_2[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net genblk1[11].u_lstm_unit/u_mac/weights_bf_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.106 | TNS=-0.747 |
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/u_mac/weights_bf_2[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/u_mac/in8[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/u_mac/accu_bf[23]_i_6__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/u_mac/accu_bf_reg[23]_i_18__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/u_mac/accu_bf[23]_i_38__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net genblk1[12].u_lstm_unit/u_mac/accu_bf[23]_i_55__11_n_0. Net driver genblk1[12].u_lstm_unit/u_mac/accu_bf[23]_i_55__11 was replaced.
INFO: [Physopt 32-735] Processed net genblk1[12].u_lstm_unit/u_mac/accu_bf[23]_i_55__11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-0.632 |
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q1/ab_64_reg_n_0_[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q1/ab_640__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q1/ab_64_reg[63]_i_3__11_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q1/ab_64_reg[59]_i_2__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q1/ab_64_reg[55]_i_2__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q1/ab_64_reg[51]_i_2__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q1/ab_64_reg[47]_i_2__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q1/ab_64_reg[43]_i_2__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q1/ab_64_reg[39]_i_2__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q1/ab_64_reg[35]_i_2__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q1/ab_64_reg[31]_i_2__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q1/ab_64_reg[27]_i_2__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q1/ab_64_reg[23]_i_2__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q1/ab_64_reg[19]_i_2__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net genblk1[12].u_lstm_unit/q1/ab_64[19]_i_6__11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.083 | TNS=-0.481 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf[27]_i_61__7_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.078 | TNS=-0.412 |
INFO: [Physopt 32-702] Processed net genblk1[11].u_lstm_unit/u_mac/weights_bf_2[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[11].u_lstm_unit/u_mac/in8[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_3__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_9__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_23__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_43__10_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_43__10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.073 | TNS=-0.402 |
INFO: [Physopt 32-702] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf[27]_i_3__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[27]_i_9__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf[27]_i_23__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf[27]_i_43__10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.071 | TNS=-0.359 |
INFO: [Physopt 32-702] Processed net genblk1[15].u_lstm_unit/u_mac/accu_bf_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[15].u_lstm_unit/u_mac/weights_bf_2[1].  Re-placed instance genblk1[15].u_lstm_unit/u_mac/weights_bf_2_reg[1]
INFO: [Physopt 32-735] Processed net genblk1[15].u_lstm_unit/u_mac/weights_bf_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.056 | TNS=-0.324 |
INFO: [Physopt 32-702] Processed net genblk1[7].u_lstm_unit/u_mac/accu_bf_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[7].u_lstm_unit/u_mac/weights_bf_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[7].u_lstm_unit/u_mac/in8[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[7].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[7].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[7].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[7].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[7].u_lstm_unit/u_mac/accu_bf[15]_i_3__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[7].u_lstm_unit/u_mac/accu_bf_reg[15]_i_9__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[7].u_lstm_unit/u_mac/accu_bf[15]_i_23__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net genblk1[7].u_lstm_unit/u_mac/accu_bf[19]_i_61__6_n_0. Net driver genblk1[7].u_lstm_unit/u_mac/accu_bf[19]_i_61__6 was replaced.
INFO: [Physopt 32-735] Processed net genblk1[7].u_lstm_unit/u_mac/accu_bf[19]_i_61__6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-0.215 |
INFO: [Physopt 32-663] Processed net genblk1[15].u_lstm_unit/u_mac/weights_bf_2[2].  Re-placed instance genblk1[15].u_lstm_unit/u_mac/weights_bf_2_reg[2]
INFO: [Physopt 32-735] Processed net genblk1[15].u_lstm_unit/u_mac/weights_bf_2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.036 | TNS=-0.185 |
INFO: [Physopt 32-702] Processed net genblk1[9].u_lstm_unit/u_mac/accu_bf_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net genblk1[9].u_lstm_unit/u_mac/weights_bf_2[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net genblk1[9].u_lstm_unit/u_mac/weights_bf_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.036 | TNS=-0.157 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf[27]_i_61__10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.035 | TNS=-0.149 |
INFO: [Physopt 32-702] Processed net genblk1[6].u_lstm_unit/u_mac/accu_bf_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net genblk1[6].u_lstm_unit/u_mac/weights_bf_2[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net genblk1[6].u_lstm_unit/u_mac/weights_bf_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.028 | TNS=-0.132 |
INFO: [Physopt 32-702] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_5__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf_reg[23]_i_15__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_33__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_49__10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.024 | TNS=-0.128 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net genblk1[11].u_lstm_unit/u_mac/accu_bf[23]_i_43__10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.022 | TNS=-0.104 |
INFO: [Physopt 32-663] Processed net genblk1[9].u_lstm_unit/u_mac/data_in_bf_1[8].  Re-placed instance genblk1[9].u_lstm_unit/u_mac/data_in_bf_1_reg[8]
INFO: [Physopt 32-735] Processed net genblk1[9].u_lstm_unit/u_mac/data_in_bf_1[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.018 | TNS=-0.093 |
INFO: [Physopt 32-81] Processed net genblk1[6].u_lstm_unit/u_mac/weights_bf_2[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net genblk1[6].u_lstm_unit/u_mac/weights_bf_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.017 | TNS=-0.080 |
INFO: [Physopt 32-663] Processed net genblk1[9].u_lstm_unit/u_mac/weights_bf_2[7].  Re-placed instance genblk1[9].u_lstm_unit/u_mac/weights_bf_2_reg[7]
INFO: [Physopt 32-735] Processed net genblk1[9].u_lstm_unit/u_mac/weights_bf_2[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.017 | TNS=-0.063 |
INFO: [Physopt 32-81] Processed net genblk1[15].u_lstm_unit/u_mac/weights_bf_2[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net genblk1[15].u_lstm_unit/u_mac/weights_bf_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.014 | TNS=-0.045 |
INFO: [Physopt 32-702] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf[19]_i_6__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf_reg[19]_i_18__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf[19]_i_38__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf[19]_i_55__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net genblk1[8].u_lstm_unit/u_mac/accu_bf[23]_i_65__7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.013 | TNS=-0.031 |
INFO: [Physopt 32-702] Processed net genblk1[1].u_lstm_unit/u_mac/accu_bf_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[1].u_lstm_unit/u_mac/weights_bf_2[2].  Re-placed instance genblk1[1].u_lstm_unit/u_mac/weights_bf_2_reg[2]
INFO: [Physopt 32-735] Processed net genblk1[1].u_lstm_unit/u_mac/weights_bf_2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.012 | TNS=-0.018 |
INFO: [Physopt 32-702] Processed net genblk1[10].u_lstm_unit/u_mac/accu_bf_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[10].u_lstm_unit/u_mac/weights_bf_2[1].  Re-placed instance genblk1[10].u_lstm_unit/u_mac/weights_bf_2_reg[1]
INFO: [Physopt 32-735] Processed net genblk1[10].u_lstm_unit/u_mac/weights_bf_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.005 | TNS=-0.007 |
INFO: [Physopt 32-663] Processed net genblk1[6].u_lstm_unit/u_mac/weights_bf_2[1]_repN.  Re-placed instance genblk1[6].u_lstm_unit/u_mac/weights_bf_2_reg[1]_replica
INFO: [Physopt 32-735] Processed net genblk1[6].u_lstm_unit/u_mac/weights_bf_2[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.001 | TNS=-0.001 |
INFO: [Physopt 32-663] Processed net genblk1[10].u_lstm_unit/u_mac/weights_bf_1[2].  Re-placed instance genblk1[10].u_lstm_unit/u_mac/weights_bf_1_reg[2]
INFO: [Physopt 32-735] Processed net genblk1[10].u_lstm_unit/u_mac/weights_bf_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: fd5538fd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3259.766 ; gain = 18.812 ; free physical = 300 ; free virtual = 6175

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: fd5538fd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3259.766 ; gain = 18.812 ; free physical = 300 ; free virtual = 6175
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3259.766 ; gain = 0.000 ; free physical = 300 ; free virtual = 6175
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.206  |          1.345  |            9  |              0  |                    29  |           0  |           2  |  00:00:05  |
|  Total          |          0.206  |          1.345  |            9  |              0  |                    29  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.766 ; gain = 0.000 ; free physical = 300 ; free virtual = 6175
Ending Physical Synthesis Task | Checksum: 1085f9a51

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.766 ; gain = 18.812 ; free physical = 299 ; free virtual = 6174
INFO: [Common 17-83] Releasing license: Implementation
238 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3259.766 ; gain = 18.812 ; free physical = 299 ; free virtual = 6174
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3259.766 ; gain = 0.000 ; free physical = 228 ; free virtual = 6175
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 883f45f3 ConstDB: 0 ShapeSum: 4cf0a5c8 RouteDB: 0
Post Restoration Checksum: NetGraph: 537c0a7f | NumContArr: c6e91032 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1336f705e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3286.582 ; gain = 0.000 ; free physical = 362 ; free virtual = 6151

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1336f705e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3286.582 ; gain = 0.000 ; free physical = 362 ; free virtual = 6150

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1336f705e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3286.582 ; gain = 0.000 ; free physical = 362 ; free virtual = 6150
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 259668ef0

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 3306.383 ; gain = 19.801 ; free physical = 313 ; free virtual = 6102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.118 | TNS=-0.344 | WHS=-0.153 | THS=-157.412|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 65718
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 65718
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19736a821

Time (s): cpu = 00:01:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3306.383 ; gain = 19.801 ; free physical = 309 ; free virtual = 6097

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19736a821

Time (s): cpu = 00:01:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3306.383 ; gain = 19.801 ; free physical = 309 ; free virtual = 6097
Phase 3 Initial Routing | Checksum: 2d006c1f8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:26 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 288 ; free virtual = 6077
INFO: [Route 35-580] Design has 8 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                             |
+====================+===================+=================================================+
| clk                | clk               | genblk1[13].u_lstm_unit/u_mac/accu_bf_reg[31]/D |
| clk                | clk               | genblk1[13].u_lstm_unit/u_mac/accu_bf_reg[30]/D |
| clk                | clk               | genblk1[6].u_lstm_unit/u_mac/accu_bf_reg[23]/D  |
| clk                | clk               | genblk1[13].u_lstm_unit/u_mac/accu_bf_reg[29]/D |
| clk                | clk               | genblk1[9].u_lstm_unit/q1/ab_64_reg[58]/D       |
+--------------------+-------------------+-------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15368
 Number of Nodes with overlaps = 2795
 Number of Nodes with overlaps = 585
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.345 | TNS=-6.818 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cf71109c

Time (s): cpu = 00:02:14 ; elapsed = 00:01:01 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 283 ; free virtual = 6077

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2674
 Number of Nodes with overlaps = 734
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.261 | TNS=-2.974 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ed668312

Time (s): cpu = 00:02:37 ; elapsed = 00:01:11 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 336 ; free virtual = 6078

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2455
 Number of Nodes with overlaps = 624
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.195 | TNS=-1.433 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1ef23d440

Time (s): cpu = 00:03:00 ; elapsed = 00:01:20 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 336 ; free virtual = 6076

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 2309
 Number of Nodes with overlaps = 407
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.191 | TNS=-1.330 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1500d8e08

Time (s): cpu = 00:03:21 ; elapsed = 00:01:29 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 336 ; free virtual = 6076
Phase 4 Rip-up And Reroute | Checksum: 1500d8e08

Time (s): cpu = 00:03:21 ; elapsed = 00:01:30 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 336 ; free virtual = 6076

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18f0ab874

Time (s): cpu = 00:03:25 ; elapsed = 00:01:31 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 345 ; free virtual = 6079
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.076 | TNS=-0.115 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 94c66361

Time (s): cpu = 00:03:26 ; elapsed = 00:01:31 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 344 ; free virtual = 6079

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 94c66361

Time (s): cpu = 00:03:26 ; elapsed = 00:01:31 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 344 ; free virtual = 6079
Phase 5 Delay and Skew Optimization | Checksum: 94c66361

Time (s): cpu = 00:03:26 ; elapsed = 00:01:31 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 344 ; free virtual = 6079

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16dabfc25

Time (s): cpu = 00:03:32 ; elapsed = 00:01:33 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 340 ; free virtual = 6075
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.044 | TNS=-0.044 | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 117a21478

Time (s): cpu = 00:03:32 ; elapsed = 00:01:33 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 340 ; free virtual = 6075
Phase 6 Post Hold Fix | Checksum: 117a21478

Time (s): cpu = 00:03:33 ; elapsed = 00:01:33 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 340 ; free virtual = 6075

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.444 %
  Global Horizontal Routing Utilization  = 19.846 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: cbb6c0c3

Time (s): cpu = 00:03:33 ; elapsed = 00:01:34 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 340 ; free virtual = 6075

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cbb6c0c3

Time (s): cpu = 00:03:33 ; elapsed = 00:01:34 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 339 ; free virtual = 6074

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cfb4b4bd

Time (s): cpu = 00:03:37 ; elapsed = 00:01:36 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 340 ; free virtual = 6074

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.044 | TNS=-0.044 | WHS=0.012  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: cfb4b4bd

Time (s): cpu = 00:03:42 ; elapsed = 00:01:37 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 340 ; free virtual = 6074
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 148e82a68

Time (s): cpu = 00:03:43 ; elapsed = 00:01:38 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 340 ; free virtual = 6074

Time (s): cpu = 00:03:43 ; elapsed = 00:01:38 . Memory (MB): peak = 3329.008 ; gain = 42.426 ; free physical = 340 ; free virtual = 6074

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
259 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:46 ; elapsed = 00:01:39 . Memory (MB): peak = 3329.008 ; gain = 69.242 ; free physical = 340 ; free virtual = 6074
INFO: [runtcl-4] Executing : report_drc -file controller_drc_routed.rpt -pb controller_drc_routed.pb -rpx controller_drc_routed.rpx
Command: report_drc -file controller_drc_routed.rpt -pb controller_drc_routed.pb -rpx controller_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file controller_methodology_drc_routed.rpt -pb controller_methodology_drc_routed.pb -rpx controller_methodology_drc_routed.rpx
Command: report_methodology -file controller_methodology_drc_routed.rpt -pb controller_methodology_drc_routed.pb -rpx controller_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 3471.582 ; gain = 0.000 ; free physical = 297 ; free virtual = 6032
INFO: [runtcl-4] Executing : report_power -file controller_power_routed.rpt -pb controller_power_summary_routed.pb -rpx controller_power_routed.rpx
Command: report_power -file controller_power_routed.rpt -pb controller_power_summary_routed.pb -rpx controller_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
269 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3528.660 ; gain = 57.078 ; free physical = 214 ; free virtual = 5955
INFO: [runtcl-4] Executing : report_route_status -file controller_route_status.rpt -pb controller_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file controller_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file controller_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file controller_bus_skew_routed.rpt -pb controller_bus_skew_routed.pb -rpx controller_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3528.660 ; gain = 0.000 ; free physical = 237 ; free virtual = 5917
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu May 16 12:57:49 2024...
