![VHDL Logo](https://cdn.discordapp.com/attachments/689717323543609386/1145782789707407381/169324630589239089.png)
## **Welcome to the University Projects Repository for Introduction to VHDL and Digital Logic, focusing on the Basys 3 board and Vivado! üöÄ**
This repository provides resources to comprehend VHDL, a hardware description language crucial for designing and simulating digital circuits. These projects were created as part of university courses and are tailored to work specifically with the Basys 3 development board and Vivado design suite.

## Contents üìö

Here you will find:

- **Basic Concepts:** Description of VHDL and its significance in digital circuit design.
  
- **Digital Logic Fundamentals:** Basic principles of digital electronics and their application in circuit design.
  
- **Concurrent and Sequential Statements:** Organizing VHDL statements to create efficient circuits.
  
- **Structural Design:** Composing complex circuits using simpler components with VHDL.
  
- **Selected and Conditional Signals:** Implementing conditional logic in VHDL designs.
  
- **Components and Generation:** Creating reusable components and generating efficient design structures.
  
- **State Diagrams:** Designing and representing digital system behaviors using state diagrams.
  
- **Simulation and Verification:** Using software tools to simulate and verify VHDL designs, especially in the context of the Basys 3 board and Vivado.

![image](https://cdn.discordapp.com/attachments/689717323543609386/1145805256878461068/169325166294596003.png)

## Basys 3 Development Board Components and Features üõ†Ô∏è

![image](https://cdn.discordapp.com/attachments/689717323543609386/1145805392778104962/169325169494628305.png)

The Basys 3 development board offers a wide range of components and features for digital design and experimentation:

- **Clock:** An internal clock that Verilog projects can utilize, featuring an additional line for configuration.
  
- **Switches:** 16 switches located along the bottom edge of the board.
  
- **LEDs:** 16 small LEDs positioned above the switches along the bottom of the board.
  
- **7-Segment Display:** A 4-digit 7-segment display.
  
- **Pushbuttons/Buttons:** Five accessible buttons in the middle of the board. These buttons are designed to prevent bouncing.
  
- **PMOD Headers:** These are 4-pin and 12-pin connectors located on the sides of the board, allowing communication with external devices.
  
- **VGA Connector:** VGA port for graphical display capabilities.
  
- **USB Connections:** Interfaces for communication through USB.
  
- **Quad SPI Flash:** Flash memory for storage.

## Vivado Usage üíª

### Generate .Bin File üìî

Click generate bitstreamÔºàcan be carried out step by step, Run Synthesis - Run Implementation - Generate bitstreamÔºâand generate bit files and bin files.

![image](https://github.com/qzxtu/Digital-Logic/assets/69091361/587a7734-6b92-4a4d-b130-ab37d6858858)
---
### Program Basys3 ‚öôÔ∏è

- **Step 1:** Open the Vivado project and open the target by clicking on the ‚ÄúOpen Target‚Äù in ‚ÄúOpen Hardware Manager‚Äù in the ‚ÄúProgram and Debug‚Äù section of the Flow Navigator window. Select ‚ÄúAuto Connect‚Äù.

![image](https://github.com/qzxtu/Digital-Logic/assets/69091361/c52290df-eb92-4de6-b3e6-ec8630371dd4)

- **Step 2:** If the device is detected successfully, then select ‚ÄúProgram Device‚Äù by right click on the target device as shown below.
  
![image](https://github.com/qzxtu/Digital-Logic/assets/69091361/8a634eac-7b60-4ecc-aa9a-fdc33dbb3e10)

- **Step 3:** In the dialog window which opens up, Vivado automatically chooses the correct bitstream file if the design was synthesized, implemented and bitstream generated successfully. If needed, browse to the bitstream which needs to be programmed to FPGA. Finally, click ‚ÄúProgram‚Äù.

![image](https://github.com/qzxtu/Digital-Logic/assets/69091361/dcf6f644-7c9b-4dd6-a89d-2ab481c634bd)
## Resources üë®üèª‚Äçüî¨

### Projects üöÄ

- [Basys3MusicNotes](https://github.com/qzxtu/Digital-Logic/tree/main/Basys3MusicNotes): Implementation of a musical system on a Basys 3 board.

- [BlinkyLed](https://github.com/qzxtu/Digital-Logic/tree/main/BlinkyLed): Basic example of a blinking LED on an FPGA.

- [Constraints Template](https://github.com/qzxtu/Digital-Logic/tree/main/Constraints%20Template): Template for FPGA project constraints.

- [Dec3_8](https://github.com/qzxtu/Digital-Logic/tree/main/Dec3_8): Design of a 3-to-8 decoder in VHDL.

- [Digital-Chronometer](https://github.com/qzxtu/Digital-Logic/tree/main/Digital-Chronometer): Digital chronometer implemented on an FPGA.

- [Modules Template](https://github.com/qzxtu/Digital-Logic/tree/main/Modules%20Template): Template for reusable VHDL modules.

- [Random-Generator](https://github.com/qzxtu/Digital-Logic/tree/main/Random-Generator): Random number generator using digital logic.

### Additional Resources üìñ

- **Schematic Diagrams:** [Basys 3 Schematic (PDF)](https://digilent.com/reference/_media/reference/programmable-logic/basys-3/basys-3_sch.pdf)

- **Basys3 Manual:** [Basys 3 Reference Manual](https://digilent.com/reference/programmable-logic/basys-3/reference-manual)
  
- **Constraints:** [Basys 3 Constraints (XDC)](https://raw.githubusercontent.com/qzxtu/Digital-Logic/main/Constraints%20Template/Basys3_Constraints.xdc?token=GHSAT0AAAAAACG3OZRFAJ64EMJOSI4C437CZHM733A)

- **Basys3 Introduction Video:** [FPGA INTRODUCTION (BASYS 3)](https://www.youtube.com/watch?v=egx3LFqZs5U)

- **Vivado / VHDL Video Collection:** [DIGITAL PROGRAMMABLE ELECTRONICS](https://www.youtube.com/@ELECTRONICADIGITALPROGRAMABLE)

- **Vivado Download:** [(AMD XILINX) In my case I am using the version 2023.1](https://www.xilinx.com/support/download.html)

- **Vivado Download Tutorial:** [AMD XILINX](https://www.youtube.com/watch?app=desktop&v=Lc2EEbZmlz0)

- **Vivado Documentation:** [AMD XILINX Documentation Portal](https://docs.xilinx.com/r/en-US/ug936-vivado-tutorial-programming-debugging/Please-Read-Important-Legal-Notices)
