--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CPU2.twx CPU2.ncd -o CPU2.twr CPU2.pcf

Design file:              CPU2.ncd
Physical constraint file: CPU2.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
---------------------+------------+------------+------------+------------+------------------+--------+
                     |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source               | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------------+------------+------------+------------+------------+------------------+--------+
DATA_BUS_IN_EXTERN<0>|    4.959(R)|      SLOW  |   -1.635(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_IN_EXTERN<1>|    4.652(R)|      SLOW  |   -1.465(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_IN_EXTERN<2>|    4.876(R)|      SLOW  |   -1.351(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_IN_EXTERN<3>|    4.778(R)|      SLOW  |   -1.668(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_IN_EXTERN<4>|    4.988(R)|      SLOW  |   -1.834(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_IN_EXTERN<5>|    4.972(R)|      SLOW  |   -1.908(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_IN_EXTERN<6>|    3.831(R)|      SLOW  |   -1.150(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_IN_EXTERN<7>|    4.256(R)|      SLOW  |   -1.379(R)|      FAST  |CLK_BUFGP         |   0.000|
READY                |    2.397(R)|      SLOW  |    0.019(R)|      SLOW  |CLK_BUFGP         |   0.000|
---------------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
ADDRESS_BUS<0> |         9.588(R)|      SLOW  |         3.972(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<1> |         9.470(R)|      SLOW  |         3.913(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<2> |         8.917(R)|      SLOW  |         3.608(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<3> |         8.777(R)|      SLOW  |         3.539(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<4> |         8.737(R)|      SLOW  |         3.514(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<5> |         8.471(R)|      SLOW  |         3.361(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<6> |         8.686(R)|      SLOW  |         3.485(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<7> |         8.534(R)|      SLOW  |         3.404(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<8> |         8.312(R)|      SLOW  |         3.283(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<9> |         8.679(R)|      SLOW  |         3.468(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<10>|         8.529(R)|      SLOW  |         3.392(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<11>|         8.747(R)|      SLOW  |         3.510(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<12>|         8.534(R)|      SLOW  |         3.398(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<13>|         8.968(R)|      SLOW  |         3.629(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<14>|         8.772(R)|      SLOW  |         3.527(R)|      FAST  |CLK_BUFGP         |   0.000|
ADDRESS_BUS<15>|         8.986(R)|      SLOW  |         3.640(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_OUT<0>|        13.379(R)|      SLOW  |         4.262(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_OUT<1>|        13.555(R)|      SLOW  |         4.045(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_OUT<2>|        14.118(R)|      SLOW  |         4.397(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_OUT<3>|        14.816(R)|      SLOW  |         4.431(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_OUT<4>|        14.184(R)|      SLOW  |         4.344(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_OUT<5>|        14.997(R)|      SLOW  |         4.058(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_OUT<6>|        14.881(R)|      SLOW  |         4.246(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA_BUS_OUT<7>|        15.484(R)|      SLOW  |         4.361(R)|      FAST  |CLK_BUFGP         |   0.000|
EXTERN_READ    |        14.845(R)|      SLOW  |         5.100(R)|      FAST  |CLK_BUFGP         |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.814|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------------+---------------+---------+
Source Pad           |Destination Pad|  Delay  |
---------------------+---------------+---------+
DATA_BUS_IN_EXTERN<0>|DATA_BUS_OUT<0>|   11.161|
DATA_BUS_IN_EXTERN<1>|DATA_BUS_OUT<1>|   10.736|
DATA_BUS_IN_EXTERN<2>|DATA_BUS_OUT<2>|   11.310|
DATA_BUS_IN_EXTERN<3>|DATA_BUS_OUT<3>|   11.879|
DATA_BUS_IN_EXTERN<4>|DATA_BUS_OUT<4>|   11.686|
DATA_BUS_IN_EXTERN<5>|DATA_BUS_OUT<5>|   12.032|
DATA_BUS_IN_EXTERN<6>|DATA_BUS_OUT<6>|   10.501|
DATA_BUS_IN_EXTERN<7>|DATA_BUS_OUT<7>|   11.329|
---------------------+---------------+---------+


Analysis completed Tue Mar 04 19:59:05 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4584 MB



