#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11ffae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11ffc70 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x11f7950 .functor NOT 1, L_0x1230590, C4<0>, C4<0>, C4<0>;
L_0x1230320 .functor XOR 1, L_0x12301c0, L_0x1230280, C4<0>, C4<0>;
L_0x1230480 .functor XOR 1, L_0x1230320, L_0x12303e0, C4<0>, C4<0>;
v0x122d960_0 .net *"_ivl_10", 0 0, L_0x12303e0;  1 drivers
v0x122da60_0 .net *"_ivl_12", 0 0, L_0x1230480;  1 drivers
v0x122db40_0 .net *"_ivl_2", 0 0, L_0x1230120;  1 drivers
v0x122dc00_0 .net *"_ivl_4", 0 0, L_0x12301c0;  1 drivers
v0x122dce0_0 .net *"_ivl_6", 0 0, L_0x1230280;  1 drivers
v0x122de10_0 .net *"_ivl_8", 0 0, L_0x1230320;  1 drivers
v0x122def0_0 .net "a", 0 0, v0x122bdf0_0;  1 drivers
v0x122df90_0 .net "b", 0 0, v0x122be90_0;  1 drivers
v0x122e030_0 .net "c", 0 0, v0x122bf30_0;  1 drivers
v0x122e0d0_0 .var "clk", 0 0;
v0x122e170_0 .net "d", 0 0, v0x122c0a0_0;  1 drivers
v0x122e210_0 .net "out_dut", 0 0, L_0x122ffc0;  1 drivers
v0x122e2b0_0 .net "out_ref", 0 0, L_0x122f280;  1 drivers
v0x122e350_0 .var/2u "stats1", 159 0;
v0x122e3f0_0 .var/2u "strobe", 0 0;
v0x122e490_0 .net "tb_match", 0 0, L_0x1230590;  1 drivers
v0x122e550_0 .net "tb_mismatch", 0 0, L_0x11f7950;  1 drivers
v0x122e720_0 .net "wavedrom_enable", 0 0, v0x122c190_0;  1 drivers
v0x122e7c0_0 .net "wavedrom_title", 511 0, v0x122c230_0;  1 drivers
L_0x1230120 .concat [ 1 0 0 0], L_0x122f280;
L_0x12301c0 .concat [ 1 0 0 0], L_0x122f280;
L_0x1230280 .concat [ 1 0 0 0], L_0x122ffc0;
L_0x12303e0 .concat [ 1 0 0 0], L_0x122f280;
L_0x1230590 .cmp/eeq 1, L_0x1230120, L_0x1230480;
S_0x11ffe00 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x11ffc70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1200580 .functor NOT 1, v0x122bf30_0, C4<0>, C4<0>, C4<0>;
L_0x11f8ff0 .functor NOT 1, v0x122be90_0, C4<0>, C4<0>, C4<0>;
L_0x122e9d0 .functor AND 1, L_0x1200580, L_0x11f8ff0, C4<1>, C4<1>;
L_0x122ea70 .functor NOT 1, v0x122c0a0_0, C4<0>, C4<0>, C4<0>;
L_0x122eba0 .functor NOT 1, v0x122bdf0_0, C4<0>, C4<0>, C4<0>;
L_0x122eca0 .functor AND 1, L_0x122ea70, L_0x122eba0, C4<1>, C4<1>;
L_0x122ed80 .functor OR 1, L_0x122e9d0, L_0x122eca0, C4<0>, C4<0>;
L_0x122ee40 .functor AND 1, v0x122bdf0_0, v0x122bf30_0, C4<1>, C4<1>;
L_0x122ef00 .functor AND 1, L_0x122ee40, v0x122c0a0_0, C4<1>, C4<1>;
L_0x122efc0 .functor OR 1, L_0x122ed80, L_0x122ef00, C4<0>, C4<0>;
L_0x122f130 .functor AND 1, v0x122be90_0, v0x122bf30_0, C4<1>, C4<1>;
L_0x122f1a0 .functor AND 1, L_0x122f130, v0x122c0a0_0, C4<1>, C4<1>;
L_0x122f280 .functor OR 1, L_0x122efc0, L_0x122f1a0, C4<0>, C4<0>;
v0x11f7bc0_0 .net *"_ivl_0", 0 0, L_0x1200580;  1 drivers
v0x11f7c60_0 .net *"_ivl_10", 0 0, L_0x122eca0;  1 drivers
v0x122a5e0_0 .net *"_ivl_12", 0 0, L_0x122ed80;  1 drivers
v0x122a6a0_0 .net *"_ivl_14", 0 0, L_0x122ee40;  1 drivers
v0x122a780_0 .net *"_ivl_16", 0 0, L_0x122ef00;  1 drivers
v0x122a8b0_0 .net *"_ivl_18", 0 0, L_0x122efc0;  1 drivers
v0x122a990_0 .net *"_ivl_2", 0 0, L_0x11f8ff0;  1 drivers
v0x122aa70_0 .net *"_ivl_20", 0 0, L_0x122f130;  1 drivers
v0x122ab50_0 .net *"_ivl_22", 0 0, L_0x122f1a0;  1 drivers
v0x122ac30_0 .net *"_ivl_4", 0 0, L_0x122e9d0;  1 drivers
v0x122ad10_0 .net *"_ivl_6", 0 0, L_0x122ea70;  1 drivers
v0x122adf0_0 .net *"_ivl_8", 0 0, L_0x122eba0;  1 drivers
v0x122aed0_0 .net "a", 0 0, v0x122bdf0_0;  alias, 1 drivers
v0x122af90_0 .net "b", 0 0, v0x122be90_0;  alias, 1 drivers
v0x122b050_0 .net "c", 0 0, v0x122bf30_0;  alias, 1 drivers
v0x122b110_0 .net "d", 0 0, v0x122c0a0_0;  alias, 1 drivers
v0x122b1d0_0 .net "out", 0 0, L_0x122f280;  alias, 1 drivers
S_0x122b330 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x11ffc70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x122bdf0_0 .var "a", 0 0;
v0x122be90_0 .var "b", 0 0;
v0x122bf30_0 .var "c", 0 0;
v0x122c000_0 .net "clk", 0 0, v0x122e0d0_0;  1 drivers
v0x122c0a0_0 .var "d", 0 0;
v0x122c190_0 .var "wavedrom_enable", 0 0;
v0x122c230_0 .var "wavedrom_title", 511 0;
S_0x122b5d0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x122b330;
 .timescale -12 -12;
v0x122b830_0 .var/2s "count", 31 0;
E_0x11faa30/0 .event negedge, v0x122c000_0;
E_0x11faa30/1 .event posedge, v0x122c000_0;
E_0x11faa30 .event/or E_0x11faa30/0, E_0x11faa30/1;
E_0x11fac80 .event negedge, v0x122c000_0;
E_0x11e59f0 .event posedge, v0x122c000_0;
S_0x122b930 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x122b330;
 .timescale -12 -12;
v0x122bb30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x122bc10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x122b330;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x122c390 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x11ffc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x122f3e0 .functor NOT 1, v0x122bf30_0, C4<0>, C4<0>, C4<0>;
L_0x122f450 .functor NOT 1, v0x122be90_0, C4<0>, C4<0>, C4<0>;
L_0x122f4e0 .functor AND 1, L_0x122f3e0, L_0x122f450, C4<1>, C4<1>;
L_0x122f5f0 .functor NOT 1, v0x122c0a0_0, C4<0>, C4<0>, C4<0>;
L_0x122f690 .functor NOT 1, v0x122bdf0_0, C4<0>, C4<0>, C4<0>;
L_0x122f700 .functor AND 1, L_0x122f5f0, L_0x122f690, C4<1>, C4<1>;
L_0x122f850 .functor OR 1, L_0x122f4e0, L_0x122f700, C4<0>, C4<0>;
L_0x122f960 .functor AND 1, v0x122bdf0_0, v0x122bf30_0, C4<1>, C4<1>;
L_0x122fb30 .functor AND 1, L_0x122f960, v0x122c0a0_0, C4<1>, C4<1>;
L_0x122fd00 .functor OR 1, L_0x122f850, L_0x122fb30, C4<0>, C4<0>;
L_0x122fe70 .functor AND 1, v0x122be90_0, v0x122bf30_0, C4<1>, C4<1>;
L_0x122fee0 .functor AND 1, L_0x122fe70, v0x122c0a0_0, C4<1>, C4<1>;
L_0x122ffc0 .functor OR 1, L_0x122fd00, L_0x122fee0, C4<0>, C4<0>;
v0x122c680_0 .net *"_ivl_0", 0 0, L_0x122f3e0;  1 drivers
v0x122c760_0 .net *"_ivl_10", 0 0, L_0x122f700;  1 drivers
v0x122c840_0 .net *"_ivl_12", 0 0, L_0x122f850;  1 drivers
v0x122c930_0 .net *"_ivl_14", 0 0, L_0x122f960;  1 drivers
v0x122ca10_0 .net *"_ivl_16", 0 0, L_0x122fb30;  1 drivers
v0x122cb40_0 .net *"_ivl_18", 0 0, L_0x122fd00;  1 drivers
v0x122cc20_0 .net *"_ivl_2", 0 0, L_0x122f450;  1 drivers
v0x122cd00_0 .net *"_ivl_20", 0 0, L_0x122fe70;  1 drivers
v0x122cde0_0 .net *"_ivl_22", 0 0, L_0x122fee0;  1 drivers
v0x122cec0_0 .net *"_ivl_4", 0 0, L_0x122f4e0;  1 drivers
v0x122cfa0_0 .net *"_ivl_6", 0 0, L_0x122f5f0;  1 drivers
v0x122d080_0 .net *"_ivl_8", 0 0, L_0x122f690;  1 drivers
v0x122d160_0 .net "a", 0 0, v0x122bdf0_0;  alias, 1 drivers
v0x122d200_0 .net "b", 0 0, v0x122be90_0;  alias, 1 drivers
v0x122d2f0_0 .net "c", 0 0, v0x122bf30_0;  alias, 1 drivers
v0x122d3e0_0 .net "d", 0 0, v0x122c0a0_0;  alias, 1 drivers
v0x122d4d0_0 .net "out", 0 0, L_0x122ffc0;  alias, 1 drivers
S_0x122d740 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x11ffc70;
 .timescale -12 -12;
E_0x11fa7d0 .event anyedge, v0x122e3f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x122e3f0_0;
    %nor/r;
    %assign/vec4 v0x122e3f0_0, 0;
    %wait E_0x11fa7d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x122b330;
T_3 ;
    %fork t_1, S_0x122b5d0;
    %jmp t_0;
    .scope S_0x122b5d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x122b830_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x122c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x122bf30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x122be90_0, 0;
    %assign/vec4 v0x122bdf0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11e59f0;
    %load/vec4 v0x122b830_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x122b830_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x122c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x122bf30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x122be90_0, 0;
    %assign/vec4 v0x122bdf0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x11fac80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x122bc10;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11faa30;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x122bdf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x122be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x122bf30_0, 0;
    %assign/vec4 v0x122c0a0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x122b330;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x11ffc70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e3f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x11ffc70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x122e0d0_0;
    %inv;
    %store/vec4 v0x122e0d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x11ffc70;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x122c000_0, v0x122e550_0, v0x122def0_0, v0x122df90_0, v0x122e030_0, v0x122e170_0, v0x122e2b0_0, v0x122e210_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x11ffc70;
T_7 ;
    %load/vec4 v0x122e350_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x122e350_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x122e350_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x122e350_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x122e350_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x122e350_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x122e350_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x11ffc70;
T_8 ;
    %wait E_0x11faa30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x122e350_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122e350_0, 4, 32;
    %load/vec4 v0x122e490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x122e350_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122e350_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x122e350_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122e350_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x122e2b0_0;
    %load/vec4 v0x122e2b0_0;
    %load/vec4 v0x122e210_0;
    %xor;
    %load/vec4 v0x122e2b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x122e350_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122e350_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x122e350_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122e350_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth1/machine/kmap2/iter0/response0/top_module.sv";
