{add_element l3_interconnect -kind component -pointer 1 -associated_unit Arria_models:L3_Interconnect -class L3_Interconnect_pvt -include ../../../../platforms/stratix10/src/Arria_models/L3_Interconnect_model.h} {add_element OCRAM -kind component -pointer 1 -associated_unit Arria_models:ocram -class ocram_pvt -include ../../../../platforms/stratix10/src/Arria_models/ocram_model.h} {add_element c5 -kind component -pointer 1 -associated_unit Arria_models:Dummy1 -class Dummy1_pvt -include ../../../../platforms/stratix10/src/Arria_models/Dummy1_model.h} {add_element c6 -kind component -pointer 1 -associated_unit Arria_models:Dummy2 -class Dummy2_pvt -include ../../../../platforms/stratix10/src/Arria_models/Dummy2_model.h} {add_element c8 -kind component -pointer 1 -associated_unit Arria_models:Dummy3 -class Dummy3_pvt -include ../../../../platforms/stratix10/src/Arria_models/Dummy3_model.h} {add_element UART0 -kind component -pointer 1 -associated_unit Arria_models:Arria_UART -class Arria_UART_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_UART_model.h} {add_element UART1 -kind component -pointer 1 -associated_unit Arria_models:Arria_UART -class Arria_UART_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_UART_model.h} {add_element CPU -kind component -pointer 1 -associated_unit Arria_schematics:ARMv8_CoreTile -class ARMv8_CoreTile -include ../../../../platforms/stratix10/src/Arria_schematics/ARMv8_CoreTile.h} {add_element OSC1TIMER0 -kind component -pointer 1 -associated_unit Arria_models:Arria_TIMER -class Arria_TIMER_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_TIMER_model.h} {add_element OSC1TIMER1 -kind component -pointer 1 -associated_unit Arria_models:Arria_TIMER -class Arria_TIMER_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_TIMER_model.h} {add_element L4WD0 -kind component -pointer 1 -associated_unit Arria_models:Arria_L4WD -class Arria_L4WD_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_L4WD_model.h} {add_element L4WD1 -kind component -pointer 1 -associated_unit Arria_models:Arria_L4WD -class Arria_L4WD_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_L4WD_model.h} {add_element EMAC0 -kind component -pointer 1 -associated_unit Arria_models:Arria_EMAC -class Arria_EMAC_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_EMAC_model.h} {add_element EMAC1 -kind component -pointer 1 -associated_unit Arria_models:Arria_EMAC -class Arria_EMAC_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_EMAC_model.h} {add_element SPTIMER0 -kind component -pointer 1 -associated_unit Arria_models:Arria_TIMER -class Arria_TIMER_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_TIMER_model.h} {add_element SPTIMER1 -kind component -pointer 1 -associated_unit Arria_models:Arria_TIMER -class Arria_TIMER_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_TIMER_model.h} {add_element RSTMGR -kind component -pointer 1 -associated_unit Arria_models:Arria_RSTMGR -class Arria_RSTMGR_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_RSTMGR_model.h} {add_element SPIM0 -kind component -pointer 1 -associated_unit Arria_models:Arria_SPI -class Arria_SPI_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_SPI_model.h} {add_element SPIM1 -kind component -pointer 1 -associated_unit Arria_models:Arria_SPI -class Arria_SPI_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_SPI_model.h} {add_element SPIS0 -kind component -pointer 1 -associated_unit Arria_models:Arria_SPI -class Arria_SPI_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_SPI_model.h} {add_element SPIS1 -kind component -pointer 1 -associated_unit Arria_models:Arria_SPI -class Arria_SPI_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_SPI_model.h} {add_element FPGAMGR -kind component -pointer 1 -associated_unit Arria_models:Arria_FPGAMGR -class Arria_FPGAMGR_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_FPGAMGR_model.h} {add_element GPIO0 -kind component -pointer 1 -associated_unit Arria_models:Arria_GPIO -class Arria_GPIO_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_GPIO_model.h} {add_element GPIO1 -kind component -pointer 1 -associated_unit Arria_models:Arria_GPIO -class Arria_GPIO_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_GPIO_model.h} {add_element I2C0 -kind component -pointer 1 -associated_unit Arria_models:Arria_I2C -class Arria_I2C_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_I2C_model.h} {add_element I2C1 -kind component -pointer 1 -associated_unit Arria_models:Arria_I2C -class Arria_I2C_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_I2C_model.h} {add_element I2C2 -kind component -pointer 1 -associated_unit Arria_models:Arria_I2C -class Arria_I2C_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_I2C_model.h} {add_element I2C3 -kind component -pointer 1 -associated_unit Arria_models:Arria_I2C -class Arria_I2C_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_I2C_model.h} {add_element CLKMGR -kind component -pointer 1 -associated_unit Arria_models:Arria_CLKMGR -class Arria_CLKMGR_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_CLKMGR_model.h} {add_element LWHPS2FPGA -kind component -pointer 1 -associated_unit Arria_models:Arria_LWHPS2FPGA -class Arria_LWHPS2FPGA_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_LWHPS2FPGA_model.h} {add_element FPGA2HPS -kind component -pointer 1 -associated_unit Arria_models:Arria_FPGA2HPS -class Arria_FPGA2HPS_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_FPGA2HPS_model.h} {add_element HPS2FPGA -kind component -pointer 1 -associated_unit Arria_models:Arria_HPS2FPGA -class Arria_HPS2FPGA_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_HPS2FPGA_model.h} {add_element SDMMC -kind component -pointer 1 -associated_unit Arria_models:Arria_SDHC -class Arria_SDHC_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_SDHC_model.h} {add_element DMA_SPLIT -kind component -pointer 1 -associated_unit Arria_models:dma_irq_splitter -class dma_irq_splitter_pvt -include ../../../../platforms/stratix10/src/Arria_models/dma_irq_splitter_model.h} {add_element DMAC -kind component -pointer 1 -associated_unit Models_Catalogue:DMA330 -class DMA330_pvt -include models_catalogue.h} {add_element Console0 -kind component -pointer 1 -associated_unit Models_Catalogue:CONSOLE -class CONSOLE_pvt -include models_catalogue.h} {add_element Console1 -kind component -pointer 1 -associated_unit Models_Catalogue:CONSOLE -class CONSOLE_pvt -include models_catalogue.h} {add_element EMAC2 -kind component -pointer 1 -associated_unit Arria_models:Arria_EMAC -class Arria_EMAC_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_EMAC_model.h} {add_element I2C4 -kind component -pointer 1 -associated_unit Arria_models:Arria_I2C -class Arria_I2C_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_I2C_model.h} {add_element l4_sys_bus -kind component -pointer 1 -associated_unit Arria_models:L4_SYS_Bus -class L4_SYS_Bus_pvt -include ../../../../platforms/stratix10/src/Arria_models/L4_SYS_Bus_model.h} {add_element FWL4SYS -kind component -pointer 1 -associated_unit Arria_models:Arria_SYS_FireWall -class Arria_SYS_FireWall_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_SYS_FireWall_model.h} { add_bind FWL4SYS->out0 l4_sys_bus->security } {add_element FWOCRAM -kind component -pointer 1 -associated_unit Arria_models:Arria_OCRAM_FireWall -class Arria_OCRAM_FireWall_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_OCRAM_FireWall_model.h} {add_element FWFPGA2SDRAM -kind component -pointer 1 -associated_unit Arria_models:Arria_DDR_FireWall -class Arria_DDR_FireWall_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_DDR_FireWall_model.h} {add_element FWDDRL3 -kind component -pointer 1 -associated_unit Arria_models:Arria_DDRL3_FireWall -class Arria_DDRL3_FireWall_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_DDRL3_FireWall_model.h} {add_element HMCREGS -kind component -pointer 1 -associated_unit Arria_models:Arria_HMC_MMR -class Arria_HMC_MMR_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_HMC_MMR_model.h} {add_element HMCAREGS -kind component -pointer 1 -associated_unit Arria_models:Arria_SDRAM_Adapter -class Arria_SDRAM_Adapter_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_SDRAM_Adapter_model.h} {add_element SCHREGS -kind component -pointer 1 -associated_unit Arria_models:Arria_SDRAM_Scheduler -class Arria_SDRAM_Scheduler_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_SDRAM_Scheduler_model.h} {add_element SYSMGRROM -kind component -pointer 1 -associated_unit Arria_models:Arria_SYSMGRROM -class Arria_SYSMGRROM_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_SYSMGRROM_model.h} {add_element l4_per_bus -kind component -pointer 1 -associated_unit Arria_models:L4_PER_Bus -class L4_PER_Bus_pvt -include ../../../../platforms/stratix10/src/Arria_models/L4_PER_Bus_model.h} {add_element FWL4PER -kind component -pointer 1 -associated_unit Arria_models:Arria_PER_FireWall -class Arria_PER_FireWall_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_PER_FireWall_model.h} { add_bind FWL4PER->out0 l4_per_bus->security } {add_element SYSMGR_CORE -kind component -pointer 1 -associated_unit Arria_models:Arria_SYSMGR_CORE -class Arria_SYSMGR_CORE_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_SYSMGR_CORE_model.h} {add_element mpu_split_bus -kind component -pointer 1 -associated_unit Arria_models:split_bus -class split_bus_pvt -include ../../../../platforms/stratix10/src/Arria_models/split_bus_model.h} {add_element dma_split_bus -kind component -pointer 1 -associated_unit Arria_models:split_bus -class split_bus_pvt -include ../../../../platforms/stratix10/src/Arria_models/split_bus_model.h} {add_element fpga_split_bus -kind component -pointer 1 -associated_unit Arria_models:split_bus -class split_bus_pvt -include ../../../../platforms/stratix10/src/Arria_models/split_bus_model.h} {add_element IOMGR -kind component -pointer 1 -associated_unit Arria_models:Arria_IOMGR -class Arria_IOMGR_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_IOMGR_model.h} {add_element usb1 -kind component -pointer 1 -associated_unit Arria_models:Arria_DWC_OTG -class Arria_DWC_OTG_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_DWC_OTG_model.h} {add_element usb2 -kind component -pointer 1 -associated_unit Arria_models:Arria_DWC_OTG -class Arria_DWC_OTG_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_DWC_OTG_model.h} {add_element L4WD2 -kind component -pointer 1 -associated_unit Arria_models:Arria_L4WD -class Arria_L4WD_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_L4WD_model.h} {add_element L4WD3 -kind component -pointer 1 -associated_unit Arria_models:Arria_L4WD -class Arria_L4WD_pvt -include ../../../../platforms/stratix10/src/Arria_models/Arria_L4WD_model.h} {add_element ss_n_reset_1 -kind component -pointer 1 -associated_unit Arria_models:signal_source -class signal_source_pvt -include ../../../../platforms/stratix10/src/Arria_models/signal_source_model.h} {add_element ss_n_reset_2 -kind component -pointer 1 -associated_unit Arria_models:signal_source -class signal_source_pvt -include ../../../../platforms/stratix10/src/Arria_models/signal_source_model.h} {add_element ss_n_reset_3 -kind component -pointer 1 -associated_unit Arria_models:signal_source -class signal_source_pvt -include ../../../../platforms/stratix10/src/Arria_models/signal_source_model.h} { add_bind SDMMC->AHB l3_interconnect->ahb_slave0 } { add_bind LWHPS2FPGA->AHB_Master_FPGA2HPS FPGA2HPS->AHB_slave } { add_bind LWHPS2FPGA->AHB_Master_HPS2FPGA HPS2FPGA->AHB_Slave } { add_bind l4_sys_bus->bus_master_l4wd2 L4WD2->APB } { add_bind l4_per_bus->bus_master_i2c2 I2C2->APB_Slave } { add_bind EMAC0->AXI l3_interconnect->axi_slave3 } { add_bind fpga_split_bus->axi_master_l3 l3_interconnect->axi_slave0 } { add_bind UART0->IRQ CPU->irq_108 } { add_bind RSTMGR->n_gpio_rst_0 GPIO0->Resetn } { add_bind UART0->TX Console0->RX } { add_bind l3_interconnect->ahb_master1 c6->ahb_slave1 } { add_bind c8->ahb_master2 l3_interconnect->ahb_slave2 } { add_bind l4_per_bus->bus_master_emac2 EMAC2->apb } { add_bind l3_interconnect->apb_master0 c6->apb_slave0 } { add_bind l4_per_bus->bus_master_dmasecure DMAC->APB_slave } { add_bind l3_interconnect->axi_master0 FWOCRAM->slave_port } { add_bind l3_interconnect->axi_master1 HPS2FPGA->AXI_Slave } { add_bind l3_interconnect->axi_master2 FWDDRL3->slave_port } { add_bind l3_interconnect->axi_master3 c5->axi_slave1 } { add_bind l3_interconnect->axi_master5 LWHPS2FPGA->AXI_Slave } { add_bind l3_interconnect->axi_master6 c5->axi_slave4 } { add_bind l3_interconnect->axi_master7 c5->axi_slave5 } { add_bind l3_interconnect->axi_master8 c5->axi_slave6 } { add_bind DMAC->AXI_master dma_split_bus->axi_slave0 } { add_bind EMAC2->AXI l3_interconnect->axi_slave5 } { add_bind l4_sys_bus->bus_master_sysmgr SYSMGR_CORE->slave_reg } { add_bind l4_per_bus->bus_master_uart1 UART1->APB_Port } { add_bind l4_sys_bus->bus_master_osc1timer1 OSC1TIMER1->apb } { add_bind l4_sys_bus->bus_master_rstmgr RSTMGR->APB_A10 } { add_bind l4_sys_bus->bus_master_l4wd0 L4WD0->APB } { add_bind l4_sys_bus->bus_master_l4wd1 L4WD1->APB } { add_bind l4_sys_bus->bus_master_fpgamgrregs FPGAMGR->APB } { add_bind l4_per_bus->bus_master_i2c3 I2C3->APB_Slave } { add_bind l4_per_bus->bus_master_gpio0 GPIO0->slave } { add_bind l4_sys_bus->bus_master_fwddrl3 FWDDRL3->slave_reg } { add_bind l4_sys_bus->bus_master_l4wd3 L4WD3->APB } { add_bind OSC1TIMER0->irq CPU->irq_115 } { add_bind L4WD0->irq CPU->irq_117 } { add_bind L4WD1->irq CPU->irq_118 } { add_bind CLKMGR->irq CPU->irq_119 } { add_bind SPTIMER0->irq CPU->irq_113 } { add_bind OSC1TIMER1->irq CPU->irq_116 } { add_bind l3_interconnect->axi_master11 usb1->slave } { add_bind CPU->master0 mpu_split_bus->axi_slave0 } { add_bind RSTMGR->n_dma_rst DMAC->aresetn } { add_bind RSTMGR->n_fpga_manager_rst FPGAMGR->Resetn } { add_bind RSTMGR->n_gpio_rst_1 GPIO1->Resetn } { add_bind RSTMGR->n_i2c_rst_0 I2C0->Resetn } { add_bind RSTMGR->n_i2c_rst_1 I2C1->Resetn } { add_bind RSTMGR->n_i2c_rst_2 I2C2->Resetn } { add_bind RSTMGR->n_i2c_rst_3 I2C3->Resetn } { add_bind RSTMGR->n_i2c_rst_4 I2C4->Resetn } { add_bind ss_n_reset_1->out CPU->n_reset_1 } { add_bind ss_n_reset_2->out CPU->n_reset_2 } { add_bind RSTMGR->n_mpu_periph_rst CPU->n_periph_reset } { add_bind RSTMGR->n_osc1_timer_rst_0 OSC1TIMER0->reset } { add_bind RSTMGR->n_osc1_timer_rst_1 OSC1TIMER1->reset } { add_bind RSTMGR->n_mpu_cpu_rst_0 CPU->n_reset_0 } { add_bind ss_n_reset_3->out CPU->n_reset_3 } { add_bind RSTMGR->n_sdmmc_rst SDMMC->Resetn } { add_bind RSTMGR->n_sp_timer_rst_1 SPTIMER1->reset } { add_bind RSTMGR->n_spim_rst_0 SPIM0->Resetn } { add_bind RSTMGR->n_spim_rst_1 SPIM1->Resetn } { add_bind RSTMGR->n_spis_rst_0 SPIS0->Resetn } { add_bind RSTMGR->n_spis_rst_1 SPIS1->Resetn } { add_bind DMA_SPLIT->output0 CPU->irq_81 } { add_bind DMA_SPLIT->output1 CPU->irq_82 } { add_bind DMA_SPLIT->output2 CPU->irq_83 } { add_bind DMA_SPLIT->output3 CPU->irq_84 } { add_bind DMA_SPLIT->output4 CPU->irq_85 } { add_bind DMA_SPLIT->output5 CPU->irq_86 } { add_bind DMA_SPLIT->output6 CPU->irq_87 } { add_bind DMA_SPLIT->output7 CPU->irq_88 } { add_bind DMA_SPLIT->output8 CPU->irq_89 } { add_bind RSTMGR->n_sp_timer_rst_0 SPTIMER0->reset } { add_bind l4_per_bus->bus_master_spi2 SPIM0->APB } { add_bind l4_per_bus->bus_master_spi3 SPIM1->APB } { add_bind l4_per_bus->bus_master_spi0 SPIS0->APB } { add_bind l4_per_bus->bus_master_spi1 SPIS1->APB } { add_bind l4_per_bus->bus_master_emac0 EMAC0->apb } { add_bind l4_per_bus->bus_master_emac1 EMAC1->apb } { add_bind l4_per_bus->bus_master_i2c0 I2C0->APB_Slave } { add_bind l4_per_bus->bus_master_i2c1 I2C1->APB_Slave } { add_bind l4_sys_bus->bus_master_clkmgr CLKMGR->APB } { add_bind FPGAMGR->IRQ CPU->irq_123 } { add_bind l4_per_bus->bus_master_sdmmc SDMMC->APB } { add_bind SDMMC->IRQ CPU->irq_96 } { add_bind DMAC->irq DMA_SPLIT->input } { add_bind GPIO0->irq CPU->irq_110 } { add_bind l4_sys_bus->bus_master_sysmgrrom SYSMGRROM->slave } { add_bind l4_per_bus->bus_master_i2c4 I2C4->APB_Slave } { add_bind EMAC2->irq CPU->irq_92 } { add_bind RSTMGR->IRQ CPU->irq_120 } { add_bind l4_sys_bus->bus_master_fwocram FWOCRAM->slave_reg } { add_bind l4_sys_bus->bus_master_fwl4sys FWL4SYS->slave_reg } { add_bind l4_sys_bus->bus_master_hmcregs HMCREGS->Slave0 } { add_bind l4_sys_bus->bus_master_hmcaregs HMCAREGS->Slave0 } { add_bind l4_sys_bus->bus_master_schregs SCHREGS->APB_Slave } { add_bind FWFPGA2SDRAM->master_port_f2s2 SCHREGS->AXI4_Slave } { add_bind FWFPGA2SDRAM->master_port_f2s1 SCHREGS->AXI3_Slave } { add_bind FWFPGA2SDRAM->master_port_f2s0 SCHREGS->AXI2_Slave } { add_bind FWFPGA2SDRAM->master_port_mpu SCHREGS->AXI1_Slave } { add_bind FWDDRL3->master_port SCHREGS->AXI0_Slave } { add_bind SCHREGS->APB_Master HMCAREGS->Slave1 } { add_bind HMCAREGS->Master0 HMCREGS->Slave1 } { add_bind HMCAREGS->Master1 HMCREGS->Slave2 } { add_bind FWOCRAM->master_port OCRAM->slave } { add_bind l4_per_bus->bus_master_dmanonsecure DMAC->APB_NonSecure_slave } { add_bind l4_sys_bus->bus_master_fwl4per FWL4PER->slave_reg } { add_bind l4_per_bus->bus_master_gpio1 GPIO1->slave } { add_bind SYSMGR_CORE->mgr_ns DMAC->boot_manager_ns } { add_bind SYSMGR_CORE->per_ns DMAC->boot_periph_ns } { add_bind SYSMGR_CORE->irq_ns DMAC->boot_irq_ns } { add_bind I2C4->DMA_TX DMAC->periph_req_6 } { add_bind I2C4->DMA_RX DMAC->periph_req_7 } { add_bind I2C0->DMA_RX DMAC->periph_req_9 } { add_bind UART0->DMA_TX DMAC->periph_req_28 } { add_bind UART0->DMA_RX DMAC->periph_req_29 } { add_bind UART1->DMA_TX DMAC->periph_req_30 } { add_bind UART1->DMA_RX DMAC->periph_req_31 } { add_bind I2C1->DMA_TX DMAC->periph_req_10 } { add_bind I2C1->DMA_RX DMAC->periph_req_11 } { add_bind I2C0->DMA_TX DMAC->periph_req_8 } { add_bind I2C2->DMA_TX DMAC->periph_req_12 } { add_bind I2C2->DMA_RX DMAC->periph_req_13 } { add_bind I2C3->DMA_TX DMAC->periph_req_14 } { add_bind I2C3->DMA_RX DMAC->periph_req_15 } { add_bind SPIM0->TXDMA DMAC->periph_req_16 } { add_bind SPIM0->RXDMA DMAC->periph_req_17 } { add_bind SPIS0->TXDMA DMAC->periph_req_18 } { add_bind SPIS0->RXDMA DMAC->periph_req_19 } { add_bind SPIM1->TXDMA DMAC->periph_req_20 } { add_bind SPIM1->RXDMA DMAC->periph_req_21 } { add_bind SPIS1->TXDMA DMAC->periph_req_22 } { add_bind SPIS1->RXDMA DMAC->periph_req_23 } { add_bind l3_interconnect->apb_master3 c6->apb_slave2 } { add_bind l3_interconnect->apb_master2 c6->apb_slave1 } { add_bind l3_interconnect->apb_master5 c6->apb_slave3 } { add_bind l3_interconnect->axi_master10 c5->axi_slave3 } { add_bind c8->axi_master5 l3_interconnect->axi_slave6 } { add_bind l3_interconnect->apb_master4 l4_sys_bus->bus_slave_l3 } { add_bind l3_interconnect->apb_master1 l4_per_bus->bus_slave_l3 } { add_bind dma_split_bus->axi_master_l3 l3_interconnect->axi_slave2 } { add_bind dma_split_bus->apb_master_sys l4_sys_bus->bus_slave_dmac } { add_bind dma_split_bus->apb_master_per l4_per_bus->bus_slave_dmac } { add_bind c8->ahb_master1 l3_interconnect->ahb_slave1 } { add_bind mpu_split_bus->apb_master_sys l4_sys_bus->bus_slave_mpu } { add_bind mpu_split_bus->axi_master_l3 l3_interconnect->axi_slave1 } { add_bind mpu_split_bus->apb_master_per l4_per_bus->bus_slave_mpu } { add_bind FPGA2HPS->AXI_master fpga_split_bus->axi_slave0 } { add_bind fpga_split_bus->apb_master_sys l4_sys_bus->bus_slave_fpgabridg } { add_bind fpga_split_bus->apb_master_per l4_per_bus->bus_slave_fpgabridg } { add_bind l4_sys_bus->bus_master_fpgamgrdata FPGAMGR->DATA_A10 } { add_bind l3_interconnect->axi_master4 c5->axi_slave7 } { add_bind FPGAMGR->DMA_WR DMAC->periph_req_27 } { add_bind l4_sys_bus->bus_master_iomgr IOMGR->Prog_IF } { add_bind l3_interconnect->ahb_master0 c6->ahb_slave0 } { add_bind usb1->irq CPU->irq_93 } { add_bind l3_interconnect->axi_master12 usb2->slave } { add_bind usb2->master l3_interconnect->axi_slave8 } { add_bind SPIM0->IRQ CPU->irq_101 } { add_bind SPIM1->IRQ CPU->irq_102 } { add_bind usb2->irq CPU->irq_94 } { add_bind I2C0->IRQ CPU->irq_103 } { add_bind I2C1->IRQ CPU->irq_104 } { add_bind I2C2->IRQ CPU->irq_105 } { add_bind I2C3->IRQ CPU->irq_106 } { add_bind I2C4->IRQ CPU->irq_18 } { add_bind SPIS0->IRQ CPU->irq_99 } { add_bind SPIS1->IRQ CPU->irq_100 } { add_bind GPIO1->irq CPU->irq_111 } { add_bind L4WD2->irq CPU->irq_125 } { add_bind L4WD3->irq CPU->irq_126 } { add_bind l4_per_bus->bus_master_uart0 UART0->APB_Port } { add_bind UART1->TX Console1->RX } { add_bind Console1->TX UART1->RX } { add_bind Console0->TX UART0->RX } { add_bind UART1->IRQ CPU->irq_109 } { add_bind l4_sys_bus->bus_master_osc1timer0 OSC1TIMER0->apb } { add_bind EMAC1->AXI l3_interconnect->axi_slave4 } { add_bind EMAC1->irq CPU->irq_91 } { add_bind EMAC0->irq CPU->irq_90 } { add_bind l4_per_bus->bus_master_sptimer0 SPTIMER0->apb } { add_bind l4_per_bus->bus_master_sptimer1 SPTIMER1->apb } { add_bind SPTIMER1->irq CPU->irq_114 } { add_bind usb1->master l3_interconnect->axi_slave_7 } { add_bind l4_sys_bus->bus_master_fwfpga2sdram FWFPGA2SDRAM->slave_reg } { add_element FPGA2HPS_AXI -kind target_socket -class tlm::tlm_target_socket<\ 128U,axi_protocol_types,1,sc_core::SC_ONE_OR_MORE_BOUND\ >  } { add_bind FPGA2HPS_AXI FPGA2HPS->AXI_slave } { add_element HPS2FPGA_AXI -kind initiator_socket -class tlm::tlm_initiator_socket<\ 128U,axi_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ >  } { add_bind HPS2FPGA->AXI_Master HPS2FPGA_AXI } { add_element LWHPS2FPGA_AXI -kind initiator_socket -class tlm::tlm_initiator_socket<\ 32U,axi_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ >  } { add_bind LWHPS2FPGA->AXI_Master LWHPS2FPGA_AXI } { add_element irq_19 -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ >  } { add_bind irq_19 CPU->irq_19 } { add_element irq_20 -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ >  } { add_bind irq_20 CPU->irq_20 } { add_element irq_21 -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ >  } { add_bind irq_21 CPU->irq_21 } { add_element irq_22 -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ >  } { add_bind irq_22 CPU->irq_22 } { add_element irq_23 -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ >  } { add_bind irq_23 CPU->irq_23 } { add_element irq_24 -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ >  } { add_bind irq_24 CPU->irq_24 } { add_element irq_25 -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ >  } { add_bind irq_25 CPU->irq_25 }