
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..........................

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	4.20487
SIM_TIME_IN_MEM         	19.2081
SYS_CYCLES              	25376821

CORE_0_INST             	100218670
CORE_0_IPC              	3.94922
CORE_0_MISSES           	8347
CORE_0_ACCESSES         	15883
CORE_0_MPKI             	0.0832879
CORE_0_APKI             	0.158483

CORE_1_INST             	100000001
CORE_1_IPC              	3.9406
CORE_1_MISSES           	8216
CORE_1_ACCESSES         	15618
CORE_1_MPKI             	0.08216
CORE_1_APKI             	0.15618

CORE_2_INST             	100040547
CORE_2_IPC              	3.9422
CORE_2_MISSES           	8216
CORE_2_ACCESSES         	15633
CORE_2_MPKI             	0.0821267
CORE_2_APKI             	0.156267

CORE_3_INST             	100094650
CORE_3_IPC              	3.94433
CORE_3_MISSES           	8280
CORE_3_ACCESSES         	15743
CORE_3_MPKI             	0.0827217
CORE_3_APKI             	0.157281

LLC_MISSES              	33059
LLC_ACCESSES            	62877
LLC_MISS_RATE           	52.5773
LLC_LRU_WB_AVOIDED      	0

LLC_MISS_PENALTY        	210.116

OS_MAPPED_PAGES         	3922
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	0

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =          300   # ACTs Counter
acts.0.7.1                     =          289   # ACTs Counter
acts.0.7.0                     =          324   # ACTs Counter
acts.0.6.2                     =          338   # ACTs Counter
acts.0.6.1                     =          290   # ACTs Counter
acts.0.5.2                     =          309   # ACTs Counter
acts.0.5.1                     =          294   # ACTs Counter
acts.0.4.3                     =          309   # ACTs Counter
acts.0.4.2                     =          311   # ACTs Counter
acts.0.4.1                     =          300   # ACTs Counter
acts.0.4.0                     =          323   # ACTs Counter
acts.0.3.3                     =          297   # ACTs Counter
acts.0.3.1                     =          291   # ACTs Counter
acts.0.3.0                     =          296   # ACTs Counter
acts.0.2.3                     =          296   # ACTs Counter
acts.0.2.2                     =          342   # ACTs Counter
num_ondemand_pres              =         4845   # Number of ondemend PRE commands
num_pre_cmds                   =         9965   # Number of PRE commands
num_act_cmds                   =         9984   # Number of ACT commands
num_write_row_hits             =            0   # Number of write row buffer hits
num_writes_done                =            0   # Number of read requests issued
acts.0.5.0                     =          323   # ACTs Counter
num_read_cmds                  =        16241   # Number of READ/READP commands
num_refab_cmds                 =         1621   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =          271   # ACTs Counter
acts.0.1.2                     =          341   # ACTs Counter
num_read_row_hits              =         6306   # Number of read row buffer hits
num_reads_done                 =        16241   # Number of read requests issued
acts.0.7.2                     =          298   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =          331   # ACTs Counter
acts.0.2.1                     =          314   # ACTs Counter
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
acts.0.0.0                     =          321   # ACTs Counter
num_cycles                     =     15226093   # Number of DRAM cycles
acts.0.5.3                     =          297   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =          296   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            0   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =          327   # ACTs Counter
acts.0.0.2                     =          313   # ACTs Counter
acts.0.1.0                     =          346   # ACTs Counter
acts.0.0.1                     =          278   # ACTs Counter
acts.0.1.1                     =          332   # ACTs Counter
acts.0.2.0                     =          329   # ACTs Counter
acts.0.1.3                     =          358   # ACTs Counter
rank_active_cycles.0           =      2721650   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     12504443   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =       829250   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =          533   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =          114   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =           55   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =            0   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            0   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =            0   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         8094   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1947   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          767   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          569   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          244   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          213   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          203   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          170   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          167   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          230   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         3637   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =         2772   # Read request latency (cycles)
read_latency[60-79]            =          332   # Read request latency (cycles)
read_latency[80-99]            =         5146   # Read request latency (cycles)
read_latency[100-119]          =         1194   # Read request latency (cycles)
read_latency[120-139]          =         4447   # Read request latency (cycles)
read_latency[140-159]          =         1078   # Read request latency (cycles)
read_latency[160-179]          =          207   # Read request latency (cycles)
read_latency[180-199]          =          186   # Read request latency (cycles)
read_latency[200-]             =          879   # Read request latency (cycles)
refab_energy                   =   3.0319e+09   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.44688e+08   # Read energy
act_energy                     =  1.13578e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.44158e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  1.35865e+09   # Active standby energy rank.0
average_read_latency           =      126.185   # Average read request latency (cycles)
average_interarrival           =      937.407   # Average request interarrival latency (cycles)
total_energy                   =  6.05849e+09   # Total energy (pJ)
average_power                  =      397.902   # Average power (mW)
average_bandwidth              =     0.164101   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =          298   # ACTs Counter
acts.0.7.1                     =          325   # ACTs Counter
acts.0.7.0                     =          355   # ACTs Counter
acts.0.6.2                     =          290   # ACTs Counter
acts.0.6.1                     =          262   # ACTs Counter
acts.0.5.2                     =          318   # ACTs Counter
acts.0.5.1                     =          279   # ACTs Counter
acts.0.4.3                     =          269   # ACTs Counter
acts.0.4.2                     =          265   # ACTs Counter
acts.0.4.1                     =          288   # ACTs Counter
acts.0.4.0                     =          276   # ACTs Counter
acts.0.3.3                     =          285   # ACTs Counter
acts.0.3.1                     =          303   # ACTs Counter
acts.0.3.0                     =          321   # ACTs Counter
acts.0.2.3                     =          296   # ACTs Counter
acts.0.2.2                     =          309   # ACTs Counter
num_ondemand_pres              =         4772   # Number of ondemend PRE commands
num_pre_cmds                   =         9741   # Number of PRE commands
num_act_cmds                   =         9762   # Number of ACT commands
num_write_row_hits             =            0   # Number of write row buffer hits
num_writes_done                =            0   # Number of read requests issued
acts.0.5.0                     =          313   # ACTs Counter
num_read_cmds                  =        16446   # Number of READ/READP commands
num_refab_cmds                 =         1621   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =          275   # ACTs Counter
acts.0.1.2                     =          330   # ACTs Counter
num_read_row_hits              =         6724   # Number of read row buffer hits
num_reads_done                 =        16446   # Number of read requests issued
acts.0.7.2                     =          340   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =          327   # ACTs Counter
acts.0.2.1                     =          320   # ACTs Counter
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
acts.0.0.0                     =          312   # ACTs Counter
num_cycles                     =     15226093   # Number of DRAM cycles
acts.0.5.3                     =          277   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =          262   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            0   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =          373   # ACTs Counter
acts.0.0.2                     =          312   # ACTs Counter
acts.0.1.0                     =          337   # ACTs Counter
acts.0.0.1                     =          285   # ACTs Counter
acts.0.1.1                     =          293   # ACTs Counter
acts.0.2.0                     =          331   # ACTs Counter
acts.0.1.3                     =          336   # ACTs Counter
rank_active_cycles.0           =      2644825   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     12581268   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =       829244   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =          550   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =          119   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =           39   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =            0   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            0   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =            0   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         8324   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1973   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          775   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          556   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          237   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          196   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          219   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          167   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          173   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          232   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         3594   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =         3026   # Read request latency (cycles)
read_latency[60-79]            =          372   # Read request latency (cycles)
read_latency[80-99]            =         4983   # Read request latency (cycles)
read_latency[100-119]          =         1237   # Read request latency (cycles)
read_latency[120-139]          =         4425   # Read request latency (cycles)
read_latency[140-159]          =         1123   # Read request latency (cycles)
read_latency[160-179]          =          203   # Read request latency (cycles)
read_latency[180-199]          =          196   # Read request latency (cycles)
read_latency[200-]             =          881   # Read request latency (cycles)
refab_energy                   =   3.0319e+09   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.46514e+08   # Read energy
act_energy                     =  1.11053e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.46887e+09   # Precharge standby energy rank.0
act_stb_energy.0               =   1.3203e+09   # Active standby energy rank.0
average_read_latency           =      124.391   # Average read request latency (cycles)
average_interarrival           =      925.727   # Average request interarrival latency (cycles)
total_energy                   =  6.04673e+09   # Total energy (pJ)
average_power                  =      397.129   # Average power (mW)
average_bandwidth              =     0.166172   # Average bandwidth
