# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 23:20:59  April 19, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_program_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY test_program
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:20:59  APRIL 19, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_location_assignment PIN_M23 -to KEY
set_location_assignment PIN_G19 -to LEDR[0]
set_location_assignment PIN_F19 -to LEDR[1]
set_location_assignment PIN_E19 -to LEDR[2]
set_location_assignment PIN_F21 -to LEDR[3]
set_location_assignment PIN_Y2 -to CLOCK_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_AB28 -to SW0
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name SYSTEMVERILOG_FILE uart_rx.sv
set_global_assignment -name SYSTEMVERILOG_FILE test_program.sv
set_location_assignment PIN_G12 -to SERIAL_IN
set_location_assignment PIN_J10 -to EX_IO[0]
set_location_assignment PIN_J14 -to EX_IO[1]
set_location_assignment PIN_H13 -to EX_IO[2]
set_location_assignment PIN_H14 -to EX_IO[3]
set_location_assignment PIN_F14 -to EX_IO[4]
set_location_assignment PIN_E10 -to EX_IO[5]
set_location_assignment PIN_D9 -to EX_IO[6]
set_location_assignment PIN_F18 -to LEDR[4]
set_location_assignment PIN_E18 -to LEDR[5]
set_location_assignment PIN_J19 -to LEDR[6]
set_location_assignment PIN_H19 -to LEDR[7]
set_global_assignment -name SYSTEMVERILOG_FILE output_files/midi.sv
set_global_assignment -name SYSTEMVERILOG_FILE midi_custom.sv
set_location_assignment PIN_H15 -to LEDR[17]
set_global_assignment -name SYSTEMVERILOG_FILE output_files/mod_byte.sv
set_global_assignment -name SYSTEMVERILOG_FILE output_files/mod_7seg.sv
set_location_assignment PIN_G18 -to o_lcd7_0[0]
set_location_assignment PIN_F22 -to o_lcd7_0[1]
set_location_assignment PIN_E17 -to o_lcd7_0[2]
set_location_assignment PIN_L26 -to o_lcd7_0[3]
set_location_assignment PIN_L25 -to o_lcd7_0[4]
set_location_assignment PIN_J22 -to o_lcd7_0[5]
set_location_assignment PIN_H22 -to o_lcd7_0[6]
set_location_assignment PIN_M24 -to o_lcd7_1[0]
set_location_assignment PIN_Y22 -to o_lcd7_1[1]
set_location_assignment PIN_W21 -to o_lcd7_1[2]
set_location_assignment PIN_W22 -to o_lcd7_1[3]
set_location_assignment PIN_W25 -to o_lcd7_1[4]
set_location_assignment PIN_U23 -to o_lcd7_1[5]
set_location_assignment PIN_U24 -to o_lcd7_1[6]
set_location_assignment PIN_AA25 -to o_lcd7_2[0]
set_location_assignment PIN_AA26 -to o_lcd7_2[1]
set_location_assignment PIN_Y25 -to o_lcd7_2[2]
set_location_assignment PIN_W26 -to o_lcd7_2[3]
set_location_assignment PIN_Y26 -to o_lcd7_2[4]
set_location_assignment PIN_W27 -to o_lcd7_2[5]
set_location_assignment PIN_W28 -to o_lcd7_2[6]
set_location_assignment PIN_V21 -to o_lcd7_3[0]
set_location_assignment PIN_U21 -to o_lcd7_3[1]
set_location_assignment PIN_AB20 -to o_lcd7_3[2]
set_location_assignment PIN_AA21 -to o_lcd7_3[3]
set_location_assignment PIN_AD24 -to o_lcd7_3[4]
set_location_assignment PIN_AF23 -to o_lcd7_3[5]
set_location_assignment PIN_Y19 -to o_lcd7_3[6]
set_location_assignment PIN_AB19 -to o_lcd7_4[0]
set_location_assignment PIN_AA19 -to o_lcd7_4[1]
set_location_assignment PIN_AG21 -to o_lcd7_4[2]
set_location_assignment PIN_AH21 -to o_lcd7_4[3]
set_location_assignment PIN_AE19 -to o_lcd7_4[4]
set_location_assignment PIN_AF19 -to o_lcd7_4[5]
set_location_assignment PIN_AE18 -to o_lcd7_4[6]
set_location_assignment PIN_AD18 -to o_lcd7_5[0]
set_location_assignment PIN_AC18 -to o_lcd7_5[1]
set_location_assignment PIN_AB18 -to o_lcd7_5[2]
set_location_assignment PIN_AH10 -to o_lcd7_5[3]
set_location_assignment PIN_AG19 -to o_lcd7_5[4]
set_location_assignment PIN_AF18 -to o_lcd7_5[5]
set_location_assignment PIN_AH18 -to o_lcd7_5[6]
set_location_assignment PIN_AF16 -to debug_out
set_global_assignment -name SYSTEMVERILOG_FILE output_files/midi_to_freq.sv
set_global_assignment -name SYSTEMVERILOG_FILE output_files/leap_in.sv
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top