// Seed: 620688053
module module_0 #(
    parameter id_2 = 32'd80
) (
    output tri1 id_0,
    output wire id_1,
    input  tri1 _id_2
);
  wire [1 : ~  id_2] id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd9
) (
    output wand  id_0,
    output logic id_1
);
  wire id_3;
  localparam id_4 = 1;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4
  );
  assign modCall_1._id_2 = 0;
  wor id_5;
  assign id_0 = 1;
  logic id_6;
  ;
  final id_1 = #1  !id_6;
  assign id_5 = -1;
  localparam id_7 = 1'h0 == 1;
  logic [id_4 : -1] id_8;
  ;
  logic id_9;
  logic id_10;
  assign id_1 = 1;
endmodule
