<profile>

<section name = "Vitis HLS Report for 'sha512Top_512u_512u_s'" level="0">
<item name = "Date">Thu Aug  3 21:15:10 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">DESHA512_01</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.898 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="preProcessing_U0">preProcessing, ?, ?, ?, ?, ?, ?, no</column>
<column name="dup_strm_128u_U0">dup_strm_128u_s, 6, 6, 24.000 ns, 24.000 ns, 6, 6, no</column>
<column name="generateMsgSchedule_U0">generateMsgSchedule, 91, 91, 0.364 us, 0.364 us, 91, 91, no</column>
<column name="SHA512Digest_64u_512u_U0">SHA512Digest_64u_512u_s, 168, 168, 0.672 us, 0.672 us, 168, 168, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8, -</column>
<column name="FIFO">-, -, 3637, 2052, -</column>
<column name="Instance">0, -, 7704, 9733, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, 1, 2, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="SHA512Digest_64u_512u_U0">SHA512Digest_64u_512u_s, 0, 0, 1755, 2499, 0</column>
<column name="dup_strm_128u_U0">dup_strm_128u_s, 0, 0, 12, 201, 0</column>
<column name="generateMsgSchedule_U0">generateMsgSchedule, 0, 0, 3229, 905, 0</column>
<column name="preProcessing_U0">preProcessing, 0, 0, 2708, 6128, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="blk_strm_U">0, 3097, 0, -, 32, 1024, 32768</column>
<column name="end_nblk_strm1_U">0, 25, 0, -, 32, 1, 32</column>
<column name="end_nblk_strm2_U">0, 25, 0, -, 32, 1, 32</column>
<column name="end_nblk_strm_U">0, 25, 0, -, 32, 1, 32</column>
<column name="tid_strm_U">0, 43, 0, -, 32, 6, 192</column>
<column name="tkeep_strm_U">0, 211, 0, -, 32, 64, 2048</column>
<column name="w_strm_U">0, 211, 0, -, 32, 64, 2048</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_continue">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_done">and, 0, 0, 2, 1, 1</column>
<column name="preProcessing_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="input_r_TDATA">in, 584, axis, input_r, pointer</column>
<column name="input_r_TVALID">in, 1, axis, input_r, pointer</column>
<column name="input_r_TREADY">out, 1, axis, input_r, pointer</column>
<column name="output2_din">out, 583, ap_fifo, output2, pointer</column>
<column name="output2_full_n">in, 1, ap_fifo, output2, pointer</column>
<column name="output2_write">out, 1, ap_fifo, output2, pointer</column>
<column name="last_input_tdata">out, 512, ap_vld, last_input_tdata, pointer</column>
<column name="last_input_tdata_ap_vld">out, 1, ap_vld, last_input_tdata, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sha512Top&lt;512u, 512u&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sha512Top&lt;512u, 512u&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sha512Top&lt;512u, 512u&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sha512Top&lt;512u, 512u&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sha512Top&lt;512u, 512u&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sha512Top&lt;512u, 512u&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, sha512Top&lt;512u, 512u&gt;, return value</column>
</table>
</item>
</section>
</profile>
