<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lena_filter.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="average_image_filter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="average_image_filter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="filt_and_memcache.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mem_cache.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mem_cache.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mem_cache.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mem_cache.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mem_cache.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mem_cache.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mem_cache.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mem_cache.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mem_cache.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mem_cache_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mem_cache_tb.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mem_cache_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mem_cache_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mem_cache_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mem_cache_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1546995116" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1546995116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546995116" xil_pn:in_ck="-5309983950528318457" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1546995116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_FF.vhd"/>
      <outfile xil_pn:name="D_FF_CONTROL.vhd"/>
      <outfile xil_pn:name="D_FF_tb.vhd"/>
      <outfile xil_pn:name="average_image_filter.vhd"/>
      <outfile xil_pn:name="average_image_filter_tb.vhd"/>
      <outfile xil_pn:name="filt_and_memcache.vhd"/>
      <outfile xil_pn:name="filt_and_memcache_tb.vhd"/>
      <outfile xil_pn:name="lena_copy_final_tb.vhd"/>
      <outfile xil_pn:name="mem_cache.vhd"/>
      <outfile xil_pn:name="mem_cache_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1546995116" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3338555781881542831" xil_pn:start_ts="1546995116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546995116" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4570274279662769839" xil_pn:start_ts="1546995116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546995117" xil_pn:in_ck="3452447265241314613" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6827859452242581395" xil_pn:start_ts="1546995116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo_memcache.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_memcache.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1546995117" xil_pn:in_ck="6233440857391050652" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1546995117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_FF.vhd"/>
      <outfile xil_pn:name="D_FF_CONTROL.vhd"/>
      <outfile xil_pn:name="D_FF_tb.vhd"/>
      <outfile xil_pn:name="average_image_filter.vhd"/>
      <outfile xil_pn:name="average_image_filter_tb.vhd"/>
      <outfile xil_pn:name="filt_and_memcache.vhd"/>
      <outfile xil_pn:name="filt_and_memcache_tb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo_memcache.vhd"/>
      <outfile xil_pn:name="lena_copy_final_tb.vhd"/>
      <outfile xil_pn:name="mem_cache.vhd"/>
      <outfile xil_pn:name="mem_cache_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1546995120" xil_pn:in_ck="6087773815904035532" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4730056747305285438" xil_pn:start_ts="1546995117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="mem_cache_tb_beh.prj"/>
      <outfile xil_pn:name="mem_cache_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1546995121" xil_pn:in_ck="1418306646672899926" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4033178097095141031" xil_pn:start_ts="1546995120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="mem_cache_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1546994198" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1546994198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546994198" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4411681488272487397" xil_pn:start_ts="1546994198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546994198" xil_pn:in_ck="3452447265241314613" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6827859452242581395" xil_pn:start_ts="1546994198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo_memcache.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_memcache.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1546487894" xil_pn:in_ck="4012567353005768211" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1546487894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546994198" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="692448721510312647" xil_pn:start_ts="1546994198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546994198" xil_pn:in_ck="4012567353005768211" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1546994198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546994198" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6174614119703296695" xil_pn:start_ts="1546994198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546994480" xil_pn:in_ck="-2301114279895778703" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="3003622448275345140" xil_pn:start_ts="1546994465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mem_cache.lso"/>
      <outfile xil_pn:name="mem_cache.ngc"/>
      <outfile xil_pn:name="mem_cache.ngr"/>
      <outfile xil_pn:name="mem_cache.prj"/>
      <outfile xil_pn:name="mem_cache.stx"/>
      <outfile xil_pn:name="mem_cache.syr"/>
      <outfile xil_pn:name="mem_cache.xst"/>
      <outfile xil_pn:name="mem_cache_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
