
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    MSI
Date:        Sun Nov 03 19:58:41 2019
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Strained_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Microsemi_Prj\hw7\p4\synthesis\Strained.srr"

Running: synthesis in foreground



Running Strained_syn|synthesis


Running: compile (Compile) on Strained_syn|synthesis
# Sun Nov 03 19:58:41 2019


Running: compile_flow (Compile Process) on Strained_syn|synthesis
# Sun Nov 03 19:58:41 2019


Running: compiler (Compile Input) on Strained_syn|synthesis
# Sun Nov 03 19:58:41 2019

Copied C:\Microsemi_Prj\hw7\p4\synthesis\synwork\Strained_comp.srs to C:\Microsemi_Prj\hw7\p4\synthesis\Strained.srs


compiler completed
# Sun Nov 03 19:58:43 2019

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on Strained_syn|synthesis
# Sun Nov 03 19:58:43 2019


multi_srs_gen completed
# Sun Nov 03 19:58:43 2019

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Microsemi_Prj\hw7\p4\synthesis\synwork\Strained_mult.srs to C:\Microsemi_Prj\hw7\p4\synthesis\Strained.srs

Complete: Compile Process on Strained_syn|synthesis


Running: premap (Pre-mapping) on Strained_syn|synthesis
# Sun Nov 03 19:58:43 2019


premap completed
# Sun Nov 03 19:58:43 2019

Return Code: 0
Run Time:00h:00m:00s

Complete: Compile on Strained_syn|synthesis


Running: map (Map) on Strained_syn|synthesis
# Sun Nov 03 19:58:43 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on Strained_syn|synthesis
# Sun Nov 03 19:58:43 2019

Copied C:\Microsemi_Prj\hw7\p4\synthesis\synwork\Strained_m.srm to C:\Microsemi_Prj\hw7\p4\synthesis\Strained.srm


fpga_mapper completed
# Sun Nov 03 19:58:44 2019

Return Code: 0
Run Time:00h:00m:01s

Complete: Map on Strained_syn|synthesis

Complete: Logic Synthesis on Strained_syn|synthesis

TCL script complete: "Strained_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

