#ifndef PANEL_AC304_P_7_A0025_H
#define PANEL_AC304_P_7_A0025_H

#define REGFLAG_CMD				0xFFFA
#define REGFLAG_DELAY			0xFFFC
#define REGFLAG_UDELAY			0xFFFB
#define REGFLAG_END_OF_TABLE	0xFFFD

#define BRIGHTNESS_HALF         3515
#define BRIGHTNESS_MAX          4094

enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC90 = 1,
	FHD_SDC120 = 2,
};

struct ba {
	u32 brightness;
	u32 alpha;
};

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[256];
};

/* pmic VS2 voter */
#define VS_VOTER_EN_LO 0x0
#define VS_VOTER_EN_LO_SET 0x1
#define VS_VOTER_EN_LO_CLR 0x2
struct hw_vsvoter {
	struct device *dev;
	struct regmap *vsv;
	u32 vsv_reg;
	u32 vsv_mask;
	u32 vsv_vers;
};

/* -------------------------doze mode setting start------------------------- */

//DBV=3516-4094
struct LCM_setting_table lcm_lhbm_on_setting1[] = {
	{REGFLAG_CMD,35, {0xA9,0x02,0x00,0xDF,0x01,0x01,0x40,0x02,0x00,0xDF,0x32,0x32,0x06,0x02,0x08,0xB8,0x4A,0x4D,0x08,0x00,0x0E,0xAF,0x01,0x00,0x51,0x09,0x0A,0x00,0x00,0x01,0x00,0x87,0x00,0x00,0x25}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

//DBV=2839-3515
struct LCM_setting_table lcm_lhbm_on_setting2[] = {
	{REGFLAG_CMD,35, {0xA9,0x02,0x00,0xDF,0x01,0x01,0x40,0x02,0x00,0xDF,0x32,0x32,0x06,0x02,0x08,0xB8,0x4A,0x4D,0x06,0x90,0x0E,0xAF,0x01,0x00,0x51,0x09,0x0A,0x00,0x00,0x01,0x00,0x87,0x00,0x00,0x25}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

//DBV=1871-2838
struct LCM_setting_table lcm_lhbm_on_setting3[] = {
	{REGFLAG_CMD,35, {0xA9,0x02,0x00,0xDF,0x01,0x01,0x40,0x02,0x00,0xDF,0x32,0x32,0x06,0x02,0x08,0xB8,0x4A,0x4D,0x06,0x90,0x0E,0xAF,0x01,0x00,0x51,0x09,0x0A,0x00,0x00,0x01,0x00,0x87,0x00,0x00,0x25}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

//DBV=1155-1870
struct LCM_setting_table lcm_lhbm_on_setting4[] = {
	{REGFLAG_CMD,35, {0xA9,0x02,0x00,0xDF,0x01,0x01,0x40,0x02,0x00,0xDF,0x32,0x32,0x06,0x02,0x08,0xB8,0x4A,0x4D,0x00,0xF5,0x0E,0xAF,0x01,0x00,0x51,0x09,0x0A,0x00,0x00,0x01,0x00,0x87,0x00,0x00,0x25}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

//DBV=1154-8
struct LCM_setting_table lcm_lhbm_on_setting5[] = {
	{REGFLAG_CMD,35, {0xA9,0x02,0x00,0xDF,0x01,0x01,0x44,0x02,0x00,0xDF,0x32,0x32,0x16,0x02,0x08,0xB8,0x4A,0x4D,0x00,0x00,0x0E,0xAF,0x01,0x00,0x51,0x09,0x0A,0x84,0x82,0x01,0x00,0x87,0x00,0x00,0x25,0x02,0x04,0xB5,0x01,0x03,0x00,0x00,0x0B,0x01,0x00,0x9D,0x00,0x00,0xAA}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};


//DBV=1153-8
struct LCM_setting_table lcm_lhbm_off_settting1[] = {
	{REGFLAG_CMD,28, {0xA9,0x01,0x00,0x51,0x09,0x0A,0x00,0x00,0x01,0x00,0x87,0x00,0x00,0x00,0x02,0x04,0xB5,0x01,0x03,0x00,0x00,0x07,0x01,0x00,0x9D,0x00,0x00,0xAA}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

//DBV=1153-8
struct LCM_setting_table lcm_lhbm_off_settting2[] = {
	{REGFLAG_CMD,28, {0xA9,0x01,0x00,0x51,0x09,0x0A,0x00,0x00,0x01,0x00,0x87,0x00,0x00,0x00,0x02,0x04,0xB5,0x01,0x03,0x00,0x00,0x0B,0x01,0x00,0x9D,0x00,0x00,0xAA}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

//1~12:DBV <= 0x481
struct LCM_setting_table lcm_set_demura_offset1[] = {
	{REGFLAG_CMD,6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD,2, {0x6F, 0x01}},
	{REGFLAG_CMD,2, {0xC7, 0x04}},
	{REGFLAG_CMD,2, {0x6F, 0x2E}},
	{REGFLAG_CMD,3, {0xC0, 0x31, 0x20}},
	{REGFLAG_CMD,2, {0x6F, 0x30}},
	{REGFLAG_CMD,4, {0xC0, 0x04, 0x44, 0x00}},
	{REGFLAG_CMD,6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
	{REGFLAG_CMD,2, {0x6F, 0x01}},
	{REGFLAG_CMD,6, {0xCB, 0x08, 0x10, 0x1E, 0x78, 0xE1}},
	{REGFLAG_CMD,2, {0x6F, 0x06}},
	{REGFLAG_CMD,10, {0xCB, 0x00, 0x08, 0xE9, 0x12, 0x72, 0x24, 0x34, 0x05,0x81}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

//13~22:0x481< DBV<= 0xFFE
struct LCM_setting_table lcm_set_demura_offset2[] = {
	{REGFLAG_CMD,6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD,2, {0x6F, 0x01}},
	{REGFLAG_CMD,2, {0xC7, 0x64}},
	{REGFLAG_CMD,2, {0x6F, 0x2E}},
	{REGFLAG_CMD,3, {0xC0, 0x78, 0x90}},
	{REGFLAG_CMD,6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
	{REGFLAG_CMD,2, {0x6F, 0x01}},
	{REGFLAG_CMD,6, {0xCB, 0x03, 0x08, 0x1E, 0x78, 0xE1}},
	{REGFLAG_CMD,2, {0x6F, 0x06}},
	{REGFLAG_CMD,10, {0xCB, 0x46, 0x82, 0x67, 0x7C, 0x4E, 0x0C, 0xDF, 0xBB, 0xFE}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

//23~34: DBV = 0xFFF
struct LCM_setting_table lcm_set_demura_offset3[] = {
	{REGFLAG_CMD,6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD,2, {0x6F, 0x01}},
	{REGFLAG_CMD,2, {0xC7, 0x54}},
	{REGFLAG_CMD,2, {0x6F, 0x2E}},
	{REGFLAG_CMD,3, {0xC0, 0x55, 0x50}},
	{REGFLAG_CMD,6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
	{REGFLAG_CMD,2, {0x6F, 0x01}},
	{REGFLAG_CMD,6, {0xCB, 0x03, 0x08, 0x1E, 0x78, 0xE1}},
	{REGFLAG_CMD,2, {0x6F, 0x06}},
	{REGFLAG_CMD,10, {0xCB, 0x46, 0x82, 0x67, 0x7C, 0x4E, 0x0C, 0xDF, 0xBB, 0xFE}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

struct LCM_setting_table lcm_setbrightness_normal[] = {
	{REGFLAG_CMD,3, {0x51, 0x00, 0x00}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

struct LCM_setting_table AOD_off_setting[] = {
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

struct LCM_setting_table AOD_on_setting[] = {
	{REGFLAG_CMD, 3, {0x51, 0x03, 0xFF}},
};

struct LCM_setting_table aod_high_bl_level[] = {
	{REGFLAG_CMD, 3, {0x51, 0x03, 0xFF}},
};

struct LCM_setting_table aod_low_bl_level[] = {
	{REGFLAG_CMD, 3, {0x51, 0x01, 0xFF}},
};

struct LCM_setting_table hbm_on_cmd[] = {
	{REGFLAG_CMD, 3, {0x51, 0x0F, 0xFE}},
};

struct LCM_setting_table hbm_off_cmd[] = {
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
};
/* -------------------------doze mode setting end------------------------- */

#endif
