
#nstatic uint32_t FSMC_Initialized = 0;
#nstatic void HAL_FSMC_MspInit(void){
#t/* USER CODE BEGIN FSMC_MspInit 0 */
#n#t/* USER CODE END FSMC_MspInit 0 */
#tGPIO_InitTypeDef GPIO_InitStruct;
#tif (FSMC_Initialized) {
#t#treturn;
#t}
#tFSMC_Initialized = 1;
#t/* Peripheral clock enable */
#t__HAL_RCC_FSMC_CLK_ENABLE();
#t
#t/** FSMC GPIO Configuration#t
#tPE7#t ------> FSMC_D4
#tPE8#t ------> FSMC_D5
#tPE9#t ------> FSMC_D6
#tPE10#t ------> FSMC_D7
#tPE11#t ------> FSMC_D8
#tPE12#t ------> FSMC_D9
#tPE13#t ------> FSMC_D10
#tPE14#t ------> FSMC_D11
#tPE15#t ------> FSMC_D12
#tPD8#t ------> FSMC_D13
#tPD9#t ------> FSMC_D14
#tPD10#t ------> FSMC_D15
#tPD11#t ------> FSMC_A16
#tPD14#t ------> FSMC_D0
#tPD15#t ------> FSMC_D1
#tPD0#t ------> FSMC_D2
#tPD1#t ------> FSMC_D3
#tPD4#t ------> FSMC_NOE
#tPD5#t ------> FSMC_NWE
#tPD7#t ------> FSMC_NE1#n#t*/
#tGPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 #n#t#t#t#t#t#t#t#t#t#t#t#t#t|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 #n#t#t#t#t#t#t#t#t#t#t#t#t#t|GPIO_PIN_15;
#tGPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
#tGPIO_InitStruct.Pull = GPIO_NOPULL;
#tGPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
#tGPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
#tHAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
#n
#tGPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 #n#t#t#t#t#t#t#t#t#t#t#t#t#t|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 #n#t#t#t#t#t#t#t#t#t#t#t#t#t|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
#tGPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
#tGPIO_InitStruct.Pull = GPIO_NOPULL;
#tGPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
#tGPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
#tHAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
#n
#t/* USER CODE BEGIN FSMC_MspInit 1 */
#n#t/* USER CODE END FSMC_MspInit 1 */
}
#nvoid HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
#t/* USER CODE BEGIN SRAM_MspInit 0 */
#n#t/* USER CODE END SRAM_MspInit 0 */
#tHAL_FSMC_MspInit();
#t/* USER CODE BEGIN SRAM_MspInit 1 */
#n#t/* USER CODE END SRAM_MspInit 1 */
}
#nstatic uint32_t FSMC_DeInitialized = 0;
#nstatic void HAL_FSMC_MspDeInit(void){
#t/* USER CODE BEGIN FSMC_MspDeInit 0 */
#n#t/* USER CODE END FSMC_MspDeInit 0 */
#tif (FSMC_DeInitialized) {
#t#treturn;
#t}
#tFSMC_DeInitialized = 1;
#t/* Peripheral clock enable */
#t__HAL_RCC_FSMC_CLK_DISABLE();
#t
#t/** FSMC GPIO Configuration#t
#tPE7#t ------> FSMC_D4
#tPE8#t ------> FSMC_D5
#tPE9#t ------> FSMC_D6
#tPE10#t ------> FSMC_D7
#tPE11#t ------> FSMC_D8
#tPE12#t ------> FSMC_D9
#tPE13#t ------> FSMC_D10
#tPE14#t ------> FSMC_D11
#tPE15#t ------> FSMC_D12
#tPD8#t ------> FSMC_D13
#tPD9#t ------> FSMC_D14
#tPD10#t ------> FSMC_D15
#tPD11#t ------> FSMC_A16
#tPD14#t ------> FSMC_D0
#tPD15#t ------> FSMC_D1
#tPD0#t ------> FSMC_D2
#tPD1#t ------> FSMC_D3
#tPD4#t ------> FSMC_NOE
#tPD5#t ------> FSMC_NWE
#tPD7#t ------> FSMC_NE1#n#t*/
#tHAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 #n#t#t#t#t#t#t#t#t#t#t#t#t#t|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 #n#t#t#t#t#t#t#t#t#t#t#t#t#t|GPIO_PIN_15);
#n
#tHAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 #n#t#t#t#t#t#t#t#t#t#t#t#t#t|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 #n#t#t#t#t#t#t#t#t#t#t#t#t#t|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
#n
#t/* USER CODE BEGIN FSMC_MspDeInit 1 */
#n#t/* USER CODE END FSMC_MspDeInit 1 */
}
#nvoid HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* hsram){
#t/* USER CODE BEGIN SRAM_MspDeInit 0 */
#n#t/* USER CODE END SRAM_MspDeInit 0 */
#tHAL_FSMC_MspDeInit();
#t/* USER CODE BEGIN SRAM_MspDeInit 1 */
#n#t/* USER CODE END SRAM_MspDeInit 1 */
}
