FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright(c) 2013 - 2018 Intel Corporation. */

#ifndef _I40E_ALLOC_H_
#define _I40E_ALLOC_H_

struct i40e_hw;

/* Memory allocation types */
enum i40e_memory_type {
	i40e_mem_arq_buf = 0,		/* ARQ indirect command buffer */
	i40e_mem_asq_buf = 1,
	i40e_mem_atq_buf = 2,		/* ATQ indirect command buffer */
	i40e_mem_arq_ring = 3,		/* ARQ descriptor ring */
	i40e_mem_atq_ring = 4,		/* ATQ descriptor ring */
	i40e_mem_pd = 5,		/* Page Descriptor */
	i40e_mem_bp = 6,		/* Backing Page - 4KB */
	i40e_mem_bp_jumbo = 7,		/* Backing Page - > 4KB */
	i40e_mem_reserved
};

/* prototype for functions used for dynamic memory allocation */
i40e_status i40e_allocate_dma_mem(struct i40e_hw *hw,
					    struct i40e_dma_mem *mem,
					    enum i40e_memory_type type,
					    u64 size, u32 alignment);
i40e_status i40e_free_dma_mem(struct i40e_hw *hw,
/* bench 979.5.0 006c1c33c5d5 */
/* bench 979.5.1 482c0566e094 */
/* bench 979.5.2 5a9a6233cd23 */
/* bench 979.5.3 35c988acf54f */
/* bench 979.5.4 42cb6c4f4801 */
/* bench 979.5.5 24d9b788bffb */
/* bench 979.5.6 1f709fc0ef84 */
/* bench 979.5.7 c5d3a38cad33 */
/* bench 979.5.8 7112a74ac8d1 */
					     u32 size);
/* bench 24301.3.0 ea35187d5124 */
/* bench 24301.3.1 e7c5cb745ccd */
/* bench 24301.3.2 d5b2c72bdb3e */
/* bench 24301.3.3 da535f49caad */
/* bench 24301.3.4 f27b0552acff */
/* bench 24301.3.5 6e36fdbf1e80 */
/* bench 24301.3.6 0c4b5aaf4c31 */
/* bench 24301.3.7 f1a9472ac810 */
/* bench 24301.3.8 42e12721db2c */
/* bench 24301.3.9 ad6ad8396418 */
/* bench 24301.3.10 a4e6d3239487 */
/* bench 24301.3.11 4bde4aa108d8 */
/* bench 24301.3.12 ff20c8fbe73b */

#endif /* _I40E_ALLOC_H_ */
