{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543621364133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543621364135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 18:42:43 2018 " "Processing started: Fri Nov 30 18:42:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543621364135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543621364135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543621364135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543621364540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student2/smyousuf/coe328_lab4/sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student2/smyousuf/coe328_lab4/sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "../coe328_lab4/sseg.vhd" "" { Text "/home/student2/smyousuf/coe328_lab4/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365248 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "../coe328_lab4/sseg.vhd" "" { Text "/home/student2/smyousuf/coe328_lab4/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543621365248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student2/smyousuf/coe328_lab4/decode/decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student2/smyousuf/coe328_lab4/decode/decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-Behavior " "Found design unit 1: decod-Behavior" {  } { { "../coe328_lab4/decode/decod.vhd" "" { Text "/home/student2/smyousuf/coe328_lab4/decode/decod.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365268 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "../coe328_lab4/decode/decod.vhd" "" { Text "/home/student2/smyousuf/coe328_lab4/decode/decod.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543621365268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student2/smyousuf/coe328_lab5/lab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student2/smyousuf/coe328_lab5/lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5-fsm " "Found design unit 1: lab5-fsm" {  } { { "../coe328_lab5/lab5.vhd" "" { Text "/home/student2/smyousuf/coe328_lab5/lab5.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365293 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "../coe328_lab5/lab5.vhd" "" { Text "/home/student2/smyousuf/coe328_lab5/lab5.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543621365293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-behavior " "Found design unit 1: latch1-behavior" {  } { { "latch1.vhd" "" { Text "/home/student2/smyousuf/coe328_lab6/latch1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365318 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student2/smyousuf/coe328_lab6/latch1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543621365318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "gpu.bdf" "" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543621365343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student2/smyousuf/coe328_lab4/decode/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student2/smyousuf/coe328_lab4/decode/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-calculation " "Found design unit 1: alu-calculation" {  } { { "../coe328_lab4/decode/alu.vhd" "" { Text "/home/student2/smyousuf/coe328_lab4/decode/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365368 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../coe328_lab4/decode/alu.vhd" "" { Text "/home/student2/smyousuf/coe328_lab4/decode/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543621365368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu2-calculation1 " "Found design unit 1: alu2-calculation1" {  } { { "alu2.vhd" "" { Text "/home/student2/smyousuf/coe328_lab6/alu2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365394 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu2 " "Found entity 1: alu2" {  } { { "alu2.vhd" "" { Text "/home/student2/smyousuf/coe328_lab6/alu2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543621365394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/alu3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/alu3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu3-calculation " "Found design unit 1: alu3-calculation" {  } { { "output_files/alu3.vhd" "" { Text "/home/student2/smyousuf/coe328_lab6/output_files/alu3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365419 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu3 " "Found entity 1: alu3" {  } { { "output_files/alu3.vhd" "" { Text "/home/student2/smyousuf/coe328_lab6/output_files/alu3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543621365418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ssegMod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ssegMod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssegMod-Behavior " "Found design unit 1: ssegMod-Behavior" {  } { { "output_files/ssegMod.vhd" "" { Text "/home/student2/smyousuf/coe328_lab6/output_files/ssegMod.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365451 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssegMod " "Found entity 1: ssegMod" {  } { { "output_files/ssegMod.vhd" "" { Text "/home/student2/smyousuf/coe328_lab6/output_files/ssegMod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543621365451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU2Talha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU2Talha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu2Talha-calculation1 " "Found design unit 1: alu2Talha-calculation1" {  } { { "ALU2Talha.vhd" "" { Text "/home/student2/smyousuf/coe328_lab6/ALU2Talha.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365477 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu2Talha " "Found entity 1: alu2Talha" {  } { { "ALU2Talha.vhd" "" { Text "/home/student2/smyousuf/coe328_lab6/ALU2Talha.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543621365477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543621365477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpu " "Elaborating entity \"gpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543621365628 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst10 " "Primitive \"GND\" of instance \"inst10\" not used" {  } { { "gpu.bdf" "" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 688 872 904 720 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1543621365633 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst8 " "Primitive \"GND\" of instance \"inst8\" not used" {  } { { "gpu.bdf" "" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 656 1288 1320 688 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1543621365633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst6 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst6\"" {  } { { "gpu.bdf" "inst6" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 592 1088 1264 672 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543621365688 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Neg sseg.vhd(35) " "VHDL Process Statement warning at sseg.vhd(35): signal \"Neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../coe328_lab4/sseg.vhd" "" { Text "/home/student2/smyousuf/coe328_lab4/sseg.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543621365690 "|sseg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu2Talha alu2Talha:inst11 " "Elaborating entity \"alu2Talha\" for hierarchy \"alu2Talha:inst11\"" {  } { { "gpu.bdf" "inst11" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 264 848 1040 408 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543621365692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst1 " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst1\"" {  } { { "gpu.bdf" "inst1" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 288 512 672 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543621365696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod decod:inst3 " "Elaborating entity \"decod\" for hierarchy \"decod:inst3\"" {  } { { "gpu.bdf" "inst3" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 504 656 816 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543621365700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5 lab5:inst2 " "Elaborating entity \"lab5\" for hierarchy \"lab5:inst2\"" {  } { { "gpu.bdf" "inst2" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 440 344 536 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543621365703 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[0\] VCC " "Pin \"Sign\[0\]\" is stuck at VCC" {  } { { "gpu.bdf" "" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 408 1328 1504 424 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543621366589 "|gpu|Sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[1\] VCC " "Pin \"Sign\[1\]\" is stuck at VCC" {  } { { "gpu.bdf" "" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 408 1328 1504 424 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543621366589 "|gpu|Sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[2\] VCC " "Pin \"Sign\[2\]\" is stuck at VCC" {  } { { "gpu.bdf" "" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 408 1328 1504 424 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543621366589 "|gpu|Sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[3\] VCC " "Pin \"Sign\[3\]\" is stuck at VCC" {  } { { "gpu.bdf" "" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 408 1328 1504 424 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543621366589 "|gpu|Sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[4\] VCC " "Pin \"Sign\[4\]\" is stuck at VCC" {  } { { "gpu.bdf" "" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 408 1328 1504 424 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543621366589 "|gpu|Sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[5\] VCC " "Pin \"Sign\[5\]\" is stuck at VCC" {  } { { "gpu.bdf" "" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 408 1328 1504 424 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543621366589 "|gpu|Sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[6\] VCC " "Pin \"Sign\[6\]\" is stuck at VCC" {  } { { "gpu.bdf" "" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 408 1328 1504 424 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543621366589 "|gpu|Sign[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "student_id\[1\] GND " "Pin \"student_id\[1\]\" is stuck at GND" {  } { { "gpu.bdf" "" { Schematic "/home/student2/smyousuf/coe328_lab6/gpu.bdf" { { 592 840 1016 608 "student_id\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543621366589 "|gpu|student_id[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543621366589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543621367408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543621367408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543621368087 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543621368087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543621368087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543621368087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543621368393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 18:42:48 2018 " "Processing ended: Fri Nov 30 18:42:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543621368393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543621368393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543621368393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543621368393 ""}
