; ModuleID = '../../content/public/browser/speech_recognition_session_preamble.cc'
source_filename = "../../content/public/browser/speech_recognition_session_preamble.cc"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

module asm ".symver exp, exp@GLIBC_2.2.5"
module asm ".symver exp2, exp2@GLIBC_2.2.5"
module asm ".symver exp2f, exp2f@GLIBC_2.2.5"
module asm ".symver expf, expf@GLIBC_2.2.5"
module asm ".symver lgamma, lgamma@GLIBC_2.2.5"
module asm ".symver lgammaf, lgammaf@GLIBC_2.2.5"
module asm ".symver lgammal, lgammal@GLIBC_2.2.5"
module asm ".symver log, log@GLIBC_2.2.5"
module asm ".symver log2, log2@GLIBC_2.2.5"
module asm ".symver log2f, log2f@GLIBC_2.2.5"
module asm ".symver logf, logf@GLIBC_2.2.5"
module asm ".symver pow, pow@GLIBC_2.2.5"
module asm ".symver powf, powf@GLIBC_2.2.5"

%"struct.content::SpeechRecognitionSessionPreamble" = type { %"class.base::RefCounted", i32, i32, %"class.std::__1::vector" }
%"class.base::RefCounted" = type { %"class.base::subtle::RefCountedBase" }
%"class.base::subtle::RefCountedBase" = type { i32 }
%"class.std::__1::vector" = type { %"class.std::__1::__vector_base" }
%"class.std::__1::__vector_base" = type { i8*, i8*, %"class.std::__1::__compressed_pair" }
%"class.std::__1::__compressed_pair" = type { %"struct.std::__1::__compressed_pair_elem" }
%"struct.std::__1::__compressed_pair_elem" = type { i8* }

@_ZN7content32SpeechRecognitionSessionPreambleC1Ev = hidden unnamed_addr alias void (%"struct.content::SpeechRecognitionSessionPreamble"*), void (%"struct.content::SpeechRecognitionSessionPreamble"*)* @_ZN7content32SpeechRecognitionSessionPreambleC2Ev
@_ZN7content32SpeechRecognitionSessionPreambleD1Ev = hidden unnamed_addr alias void (%"struct.content::SpeechRecognitionSessionPreamble"*), void (%"struct.content::SpeechRecognitionSessionPreamble"*)* @_ZN7content32SpeechRecognitionSessionPreambleD2Ev

; Function Attrs: nounwind ssp uwtable
define hidden void @_ZN7content32SpeechRecognitionSessionPreambleC2Ev(%"struct.content::SpeechRecognitionSessionPreamble"* nocapture) unnamed_addr #0 align 2 {
  %2 = getelementptr inbounds %"struct.content::SpeechRecognitionSessionPreamble", %"struct.content::SpeechRecognitionSessionPreamble"* %0, i64 0, i32 0, i32 0, i32 0
  store i32 0, i32* %2, align 4
  %3 = getelementptr inbounds %"struct.content::SpeechRecognitionSessionPreamble", %"struct.content::SpeechRecognitionSessionPreamble"* %0, i64 0, i32 1
  store i32 8000, i32* %3, align 4
  %4 = getelementptr inbounds %"struct.content::SpeechRecognitionSessionPreamble", %"struct.content::SpeechRecognitionSessionPreamble"* %0, i64 0, i32 2
  store i32 2, i32* %4, align 8
  %5 = getelementptr inbounds %"struct.content::SpeechRecognitionSessionPreamble", %"struct.content::SpeechRecognitionSessionPreamble"* %0, i64 0, i32 3
  %6 = bitcast %"class.std::__1::vector"* %5 to i8*
  tail call void @llvm.memset.p0i8.i64(i8* align 8 %6, i8 0, i64 24, i1 false) #3
  ret void
}

; Function Attrs: nounwind ssp uwtable
define hidden void @_ZN7content32SpeechRecognitionSessionPreambleD2Ev(%"struct.content::SpeechRecognitionSessionPreamble"* nocapture) unnamed_addr #0 align 2 {
  %2 = getelementptr inbounds %"struct.content::SpeechRecognitionSessionPreamble", %"struct.content::SpeechRecognitionSessionPreamble"* %0, i64 0, i32 3, i32 0, i32 0
  %3 = load i8*, i8** %2, align 8
  %4 = icmp eq i8* %3, null
  br i1 %4, label %9, label %5

5:                                                ; preds = %1
  %6 = ptrtoint i8* %3 to i64
  %7 = getelementptr inbounds %"struct.content::SpeechRecognitionSessionPreamble", %"struct.content::SpeechRecognitionSessionPreamble"* %0, i64 0, i32 3, i32 0, i32 1
  %8 = bitcast i8** %7 to i64*
  store i64 %6, i64* %8, align 8
  tail call void @_ZdlPv(i8* nonnull %3) #4
  br label %9

9:                                                ; preds = %1, %5
  ret void
}

; Function Attrs: nobuiltin nounwind
declare void @_ZdlPv(i8*) local_unnamed_addr #1

; Function Attrs: argmemonly nounwind
declare void @llvm.memset.p0i8.i64(i8* nocapture writeonly, i8, i64, i1 immarg) #2

attributes #0 = { nounwind ssp uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { nobuiltin nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { argmemonly nounwind }
attributes #3 = { nounwind }
attributes #4 = { builtin nounwind }

!llvm.module.flags = !{!0, !1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 7, !"PIC Level", i32 2}
