\hypertarget{struct_r_t_c___type_def}{}\doxysection{R\+T\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_t_c___type_def}\index{RTC\_TypeDef@{RTC\_TypeDef}}


Real-\/\+Time Clock.  




{\ttfamily \#include $<$stm32f103x6.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a097d4392427bfc9a9f25ad4b93ef335c}{C\+RH}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6a9967f997d690b310469a6cf4a1bee2}{C\+RL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6e9570a8be662fb1f1bcc2afe62c02ee}{P\+R\+LH}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ac45dd378b90136ff930f2d278203f1cf}{P\+R\+LL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ab635681646c7e92e65b1e6f007fa875a}{D\+I\+VH}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a2383fa0a6dc5df33bd017627ad3c4fba}{D\+I\+VL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ad19d8dfb354f89b27c238f79a3ce4c70}{C\+N\+TH}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a0d7463719f9aeea02e52f6fce7bc7433}{C\+N\+TL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a340ec761fe0b9689be5c236d4e58e14d}{A\+L\+RH}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a9fab22911988264fc28243ad8e300951}{A\+L\+RL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Real-\/\+Time Clock. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_t_c___type_def_a340ec761fe0b9689be5c236d4e58e14d}\label{struct_r_t_c___type_def_a340ec761fe0b9689be5c236d4e58e14d}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRH@{ALRH}}
\index{ALRH@{ALRH}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRH}{ALRH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+A\+L\+RH}

\mbox{\Hypertarget{struct_r_t_c___type_def_a9fab22911988264fc28243ad8e300951}\label{struct_r_t_c___type_def_a9fab22911988264fc28243ad8e300951}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRL@{ALRL}}
\index{ALRL@{ALRL}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRL}{ALRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+A\+L\+RL}

\mbox{\Hypertarget{struct_r_t_c___type_def_ad19d8dfb354f89b27c238f79a3ce4c70}\label{struct_r_t_c___type_def_ad19d8dfb354f89b27c238f79a3ce4c70}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CNTH@{CNTH}}
\index{CNTH@{CNTH}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNTH}{CNTH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+C\+N\+TH}

\mbox{\Hypertarget{struct_r_t_c___type_def_a0d7463719f9aeea02e52f6fce7bc7433}\label{struct_r_t_c___type_def_a0d7463719f9aeea02e52f6fce7bc7433}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CNTL@{CNTL}}
\index{CNTL@{CNTL}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNTL}{CNTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+C\+N\+TL}

\mbox{\Hypertarget{struct_r_t_c___type_def_a097d4392427bfc9a9f25ad4b93ef335c}\label{struct_r_t_c___type_def_a097d4392427bfc9a9f25ad4b93ef335c}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CRH@{CRH}}
\index{CRH@{CRH}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRH}{CRH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+C\+RH}

\mbox{\Hypertarget{struct_r_t_c___type_def_a6a9967f997d690b310469a6cf4a1bee2}\label{struct_r_t_c___type_def_a6a9967f997d690b310469a6cf4a1bee2}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CRL@{CRL}}
\index{CRL@{CRL}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRL}{CRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+C\+RL}

\mbox{\Hypertarget{struct_r_t_c___type_def_ab635681646c7e92e65b1e6f007fa875a}\label{struct_r_t_c___type_def_ab635681646c7e92e65b1e6f007fa875a}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!DIVH@{DIVH}}
\index{DIVH@{DIVH}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DIVH}{DIVH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+D\+I\+VH}

\mbox{\Hypertarget{struct_r_t_c___type_def_a2383fa0a6dc5df33bd017627ad3c4fba}\label{struct_r_t_c___type_def_a2383fa0a6dc5df33bd017627ad3c4fba}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!DIVL@{DIVL}}
\index{DIVL@{DIVL}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DIVL}{DIVL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+D\+I\+VL}

\mbox{\Hypertarget{struct_r_t_c___type_def_a6e9570a8be662fb1f1bcc2afe62c02ee}\label{struct_r_t_c___type_def_a6e9570a8be662fb1f1bcc2afe62c02ee}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!PRLH@{PRLH}}
\index{PRLH@{PRLH}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PRLH}{PRLH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+P\+R\+LH}

\mbox{\Hypertarget{struct_r_t_c___type_def_ac45dd378b90136ff930f2d278203f1cf}\label{struct_r_t_c___type_def_ac45dd378b90136ff930f2d278203f1cf}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!PRLL@{PRLL}}
\index{PRLL@{PRLL}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PRLL}{PRLL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+Def\+::\+P\+R\+LL}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F1xx/\+Include/\mbox{\hyperlink{stm32f103x6_8h}{stm32f103x6.\+h}}\end{DoxyCompactItemize}
