
F411RE_T.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d98  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08003f30  08003f30  00013f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f4c  08003f4c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003f4c  08003f4c  00013f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f54  08003f54  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f54  08003f54  00013f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f58  08003f58  00013f58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003f5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006ac  2000000c  08003f68  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006b8  08003f68  000206b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009c1f  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018ea  00000000  00000000  00029c5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000888  00000000  00000000  0002b548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007f0  00000000  00000000  0002bdd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016773  00000000  00000000  0002c5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a050  00000000  00000000  00042d33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009076f  00000000  00000000  0004cd83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dd4f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002228  00000000  00000000  000dd544  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000000c 	.word	0x2000000c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08003f18 	.word	0x08003f18

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000010 	.word	0x20000010
 80001d4:	08003f18 	.word	0x08003f18

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001ec:	f000 b974 	b.w	80004d8 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468e      	mov	lr, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14d      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000216:	428a      	cmp	r2, r1
 8000218:	4694      	mov	ip, r2
 800021a:	d969      	bls.n	80002f0 <__udivmoddi4+0xe8>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b152      	cbz	r2, 8000238 <__udivmoddi4+0x30>
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	f1c2 0120 	rsb	r1, r2, #32
 800022a:	fa20 f101 	lsr.w	r1, r0, r1
 800022e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000232:	ea41 0e03 	orr.w	lr, r1, r3
 8000236:	4094      	lsls	r4, r2
 8000238:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800023c:	0c21      	lsrs	r1, r4, #16
 800023e:	fbbe f6f8 	udiv	r6, lr, r8
 8000242:	fa1f f78c 	uxth.w	r7, ip
 8000246:	fb08 e316 	mls	r3, r8, r6, lr
 800024a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024e:	fb06 f107 	mul.w	r1, r6, r7
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800025e:	f080 811f 	bcs.w	80004a0 <__udivmoddi4+0x298>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 811c 	bls.w	80004a0 <__udivmoddi4+0x298>
 8000268:	3e02      	subs	r6, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a5b      	subs	r3, r3, r1
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb3 f0f8 	udiv	r0, r3, r8
 8000274:	fb08 3310 	mls	r3, r8, r0, r3
 8000278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027c:	fb00 f707 	mul.w	r7, r0, r7
 8000280:	42a7      	cmp	r7, r4
 8000282:	d90a      	bls.n	800029a <__udivmoddi4+0x92>
 8000284:	eb1c 0404 	adds.w	r4, ip, r4
 8000288:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800028c:	f080 810a 	bcs.w	80004a4 <__udivmoddi4+0x29c>
 8000290:	42a7      	cmp	r7, r4
 8000292:	f240 8107 	bls.w	80004a4 <__udivmoddi4+0x29c>
 8000296:	4464      	add	r4, ip
 8000298:	3802      	subs	r0, #2
 800029a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800029e:	1be4      	subs	r4, r4, r7
 80002a0:	2600      	movs	r6, #0
 80002a2:	b11d      	cbz	r5, 80002ac <__udivmoddi4+0xa4>
 80002a4:	40d4      	lsrs	r4, r2
 80002a6:	2300      	movs	r3, #0
 80002a8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ac:	4631      	mov	r1, r6
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0xc2>
 80002b6:	2d00      	cmp	r5, #0
 80002b8:	f000 80ef 	beq.w	800049a <__udivmoddi4+0x292>
 80002bc:	2600      	movs	r6, #0
 80002be:	e9c5 0100 	strd	r0, r1, [r5]
 80002c2:	4630      	mov	r0, r6
 80002c4:	4631      	mov	r1, r6
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	fab3 f683 	clz	r6, r3
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	d14a      	bne.n	8000368 <__udivmoddi4+0x160>
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xd4>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80f9 	bhi.w	80004ce <__udivmoddi4+0x2c6>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb61 0303 	sbc.w	r3, r1, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	469e      	mov	lr, r3
 80002e6:	2d00      	cmp	r5, #0
 80002e8:	d0e0      	beq.n	80002ac <__udivmoddi4+0xa4>
 80002ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80002ee:	e7dd      	b.n	80002ac <__udivmoddi4+0xa4>
 80002f0:	b902      	cbnz	r2, 80002f4 <__udivmoddi4+0xec>
 80002f2:	deff      	udf	#255	; 0xff
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f040 8092 	bne.w	8000422 <__udivmoddi4+0x21a>
 80002fe:	eba1 010c 	sub.w	r1, r1, ip
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2601      	movs	r6, #1
 800030c:	0c20      	lsrs	r0, r4, #16
 800030e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000312:	fb07 1113 	mls	r1, r7, r3, r1
 8000316:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800031a:	fb0e f003 	mul.w	r0, lr, r3
 800031e:	4288      	cmp	r0, r1
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x12c>
 8000322:	eb1c 0101 	adds.w	r1, ip, r1
 8000326:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x12a>
 800032c:	4288      	cmp	r0, r1
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2c0>
 8000332:	4643      	mov	r3, r8
 8000334:	1a09      	subs	r1, r1, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb1 f0f7 	udiv	r0, r1, r7
 800033c:	fb07 1110 	mls	r1, r7, r0, r1
 8000340:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x156>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x154>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2ca>
 800035c:	4608      	mov	r0, r1
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000366:	e79c      	b.n	80002a2 <__udivmoddi4+0x9a>
 8000368:	f1c6 0720 	rsb	r7, r6, #32
 800036c:	40b3      	lsls	r3, r6
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa20 f407 	lsr.w	r4, r0, r7
 800037a:	fa01 f306 	lsl.w	r3, r1, r6
 800037e:	431c      	orrs	r4, r3
 8000380:	40f9      	lsrs	r1, r7
 8000382:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000386:	fa00 f306 	lsl.w	r3, r0, r6
 800038a:	fbb1 f8f9 	udiv	r8, r1, r9
 800038e:	0c20      	lsrs	r0, r4, #16
 8000390:	fa1f fe8c 	uxth.w	lr, ip
 8000394:	fb09 1118 	mls	r1, r9, r8, r1
 8000398:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800039c:	fb08 f00e 	mul.w	r0, r8, lr
 80003a0:	4288      	cmp	r0, r1
 80003a2:	fa02 f206 	lsl.w	r2, r2, r6
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b8>
 80003a8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2bc>
 80003b4:	4288      	cmp	r0, r1
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2bc>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4461      	add	r1, ip
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c8:	fb09 1110 	mls	r1, r9, r0, r1
 80003cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003d4:	458e      	cmp	lr, r1
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1e2>
 80003d8:	eb1c 0101 	adds.w	r1, ip, r1
 80003dc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2b4>
 80003e2:	458e      	cmp	lr, r1
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2b4>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4461      	add	r1, ip
 80003ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003ee:	fba0 9402 	umull	r9, r4, r0, r2
 80003f2:	eba1 010e 	sub.w	r1, r1, lr
 80003f6:	42a1      	cmp	r1, r4
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46a6      	mov	lr, r4
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x2a4>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x2a0>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x212>
 8000402:	ebb3 0208 	subs.w	r2, r3, r8
 8000406:	eb61 010e 	sbc.w	r1, r1, lr
 800040a:	fa01 f707 	lsl.w	r7, r1, r7
 800040e:	fa22 f306 	lsr.w	r3, r2, r6
 8000412:	40f1      	lsrs	r1, r6
 8000414:	431f      	orrs	r7, r3
 8000416:	e9c5 7100 	strd	r7, r1, [r5]
 800041a:	2600      	movs	r6, #0
 800041c:	4631      	mov	r1, r6
 800041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000422:	f1c2 0320 	rsb	r3, r2, #32
 8000426:	40d8      	lsrs	r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa21 f303 	lsr.w	r3, r1, r3
 8000430:	4091      	lsls	r1, r2
 8000432:	4301      	orrs	r1, r0
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000440:	fb07 3610 	mls	r6, r7, r0, r3
 8000444:	0c0b      	lsrs	r3, r1, #16
 8000446:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800044a:	fb00 f60e 	mul.w	r6, r0, lr
 800044e:	429e      	cmp	r6, r3
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x260>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b8>
 8000460:	429e      	cmp	r6, r3
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b8>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1b9b      	subs	r3, r3, r6
 800046a:	b289      	uxth	r1, r1
 800046c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000470:	fb07 3316 	mls	r3, r7, r6, r3
 8000474:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000478:	fb06 f30e 	mul.w	r3, r6, lr
 800047c:	428b      	cmp	r3, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x28a>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 800048a:	428b      	cmp	r3, r1
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800048e:	3e02      	subs	r6, #2
 8000490:	4461      	add	r1, ip
 8000492:	1ac9      	subs	r1, r1, r3
 8000494:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0x104>
 800049a:	462e      	mov	r6, r5
 800049c:	4628      	mov	r0, r5
 800049e:	e705      	b.n	80002ac <__udivmoddi4+0xa4>
 80004a0:	4606      	mov	r6, r0
 80004a2:	e6e3      	b.n	800026c <__udivmoddi4+0x64>
 80004a4:	4618      	mov	r0, r3
 80004a6:	e6f8      	b.n	800029a <__udivmoddi4+0x92>
 80004a8:	454b      	cmp	r3, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f8>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004b4:	3801      	subs	r0, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f8>
 80004b8:	4646      	mov	r6, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x28a>
 80004bc:	4620      	mov	r0, r4
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1e2>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x260>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b8>
 80004c8:	3b02      	subs	r3, #2
 80004ca:	4461      	add	r1, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x12c>
 80004ce:	4630      	mov	r0, r6
 80004d0:	e709      	b.n	80002e6 <__udivmoddi4+0xde>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x156>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0

	/* MCU Configuration----------------------------------------------------------*/
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80004e2:	f001 fd93 	bl	800200c <HAL_Init>
	SystemClock_Config();
 80004e6:	f000 fdbf 	bl	8001068 <SystemClock_Config>
	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80004ea:	f000 fea3 	bl	8001234 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80004ee:	f000 fe77 	bl	80011e0 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 80004f2:	f000 fe23 	bl	800113c <MX_ADC1_Init>

	//IO INITs
	init_pins(PINS_);
 80004f6:	481a      	ldr	r0, [pc, #104]	; (8000560 <main+0x84>)
 80004f8:	f000 ff62 	bl	80013c0 <init_pins>
	// digitalWrite(0, HIGH);

    while (1) {

    	//USART2->;
  	  if(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_RXNE)) {
 80004fc:	4b19      	ldr	r3, [pc, #100]	; (8000564 <main+0x88>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	f003 0320 	and.w	r3, r3, #32
 8000506:	2b20      	cmp	r3, #32
 8000508:	d1f8      	bne.n	80004fc <main+0x20>

  		    //Write Test
    		uint8_t RMSG[3] = {0};
 800050a:	4b17      	ldr	r3, [pc, #92]	; (8000568 <main+0x8c>)
 800050c:	881b      	ldrh	r3, [r3, #0]
 800050e:	80bb      	strh	r3, [r7, #4]
 8000510:	2300      	movs	r3, #0
 8000512:	71bb      	strb	r3, [r7, #6]
  			command_read(RMSG);
 8000514:	1d3b      	adds	r3, r7, #4
 8000516:	4618      	mov	r0, r3
 8000518:	f000 fd06 	bl	8000f28 <command_read>
  			delay(50);	//delay is important
 800051c:	2032      	movs	r0, #50	; 0x32
 800051e:	f000 ff12 	bl	8001346 <delay>

  			if(crc_decode(RMSG) && RMSG[0] > 0){
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	4618      	mov	r0, r3
 8000526:	f000 fd6d 	bl	8001004 <crc_decode>
 800052a:	4603      	mov	r3, r0
 800052c:	2b00      	cmp	r3, #0
 800052e:	d0e5      	beq.n	80004fc <main+0x20>
 8000530:	793b      	ldrb	r3, [r7, #4]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d0e2      	beq.n	80004fc <main+0x20>

  				//Interpret Instructions
  				if (RMSG[1] < 128) {
 8000536:	797b      	ldrb	r3, [r7, #5]
 8000538:	b25b      	sxtb	r3, r3
 800053a:	2b00      	cmp	r3, #0
 800053c:	db04      	blt.n	8000548 <main+0x6c>
  					run_tests(RMSG);
 800053e:	1d3b      	adds	r3, r7, #4
 8000540:	4618      	mov	r0, r3
 8000542:	f000 f813 	bl	800056c <run_tests>
 8000546:	e7d9      	b.n	80004fc <main+0x20>
  				}
  				else {
  					RMSG[0] = PINS_[RMSG[0]].pin;
 8000548:	793b      	ldrb	r3, [r7, #4]
 800054a:	4619      	mov	r1, r3
 800054c:	4a04      	ldr	r2, [pc, #16]	; (8000560 <main+0x84>)
 800054e:	460b      	mov	r3, r1
 8000550:	005b      	lsls	r3, r3, #1
 8000552:	440b      	add	r3, r1
 8000554:	00db      	lsls	r3, r3, #3
 8000556:	4413      	add	r3, r2
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	b2db      	uxtb	r3, r3
 800055c:	713b      	strb	r3, [r7, #4]
  	  if(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_RXNE)) {
 800055e:	e7cd      	b.n	80004fc <main+0x20>
 8000560:	200000b4 	.word	0x200000b4
 8000564:	20000070 	.word	0x20000070
 8000568:	08003f30 	.word	0x08003f30

0800056c <run_tests>:


/********************************************************/
//Tests
/********************************************************/
void run_tests(unsigned char data[]) {
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]

	unsigned char pin = data[0];
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	73fb      	strb	r3, [r7, #15]
	unsigned char instruction = data[1];
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	785b      	ldrb	r3, [r3, #1]
 800057e:	73bb      	strb	r3, [r7, #14]

	// Test #1
	if(data[2] == 1) {
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	3302      	adds	r3, #2
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	2b01      	cmp	r3, #1
 8000588:	d115      	bne.n	80005b6 <run_tests+0x4a>
		else if(instruction == 0) {
			pinMode(pin, OUTPUT);
			digitalWrite(pin, 0);
		}
		*/
		reset_pins();
 800058a:	f000 fcb7 	bl	8000efc <reset_pins>
		configure_output(pin, instruction);
 800058e:	7bfb      	ldrb	r3, [r7, #15]
 8000590:	7bba      	ldrb	r2, [r7, #14]
 8000592:	4611      	mov	r1, r2
 8000594:	4618      	mov	r0, r3
 8000596:	f000 f8c2 	bl	800071e <configure_output>
		command_write(data[0], data[1], data[2]);
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	4618      	mov	r0, r3
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	3301      	adds	r3, #1
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	4619      	mov	r1, r3
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	3302      	adds	r3, #2
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	461a      	mov	r2, r3
 80005b0:	f000 fccc 	bl	8000f4c <command_write>
	}
	else {
		command_write(data[0], data[1], data[2]);
	}

}
 80005b4:	e0af      	b.n	8000716 <run_tests+0x1aa>
	else if(data[2] == 2) {
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	3302      	adds	r3, #2
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	2b02      	cmp	r3, #2
 80005be:	d115      	bne.n	80005ec <run_tests+0x80>
		reset_pins();
 80005c0:	f000 fc9c 	bl	8000efc <reset_pins>
		configure_output(pin, instruction);
 80005c4:	7bfb      	ldrb	r3, [r7, #15]
 80005c6:	7bba      	ldrb	r2, [r7, #14]
 80005c8:	4611      	mov	r1, r2
 80005ca:	4618      	mov	r0, r3
 80005cc:	f000 f8a7 	bl	800071e <configure_output>
		command_write(data[0], data[1], data[2]);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	4618      	mov	r0, r3
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	3301      	adds	r3, #1
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	4619      	mov	r1, r3
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	3302      	adds	r3, #2
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	461a      	mov	r2, r3
 80005e6:	f000 fcb1 	bl	8000f4c <command_write>
}
 80005ea:	e094      	b.n	8000716 <run_tests+0x1aa>
	else if(data[2] == 3) {
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	3302      	adds	r3, #2
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	2b03      	cmp	r3, #3
 80005f4:	d113      	bne.n	800061e <run_tests+0xb2>
		reset_pins();
 80005f6:	f000 fc81 	bl	8000efc <reset_pins>
		configure_input_pullup(pin);
 80005fa:	7bfb      	ldrb	r3, [r7, #15]
 80005fc:	4618      	mov	r0, r3
 80005fe:	f000 f8bc 	bl	800077a <configure_input_pullup>
		command_write(data[0], data[1], data[2]);
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	4618      	mov	r0, r3
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	3301      	adds	r3, #1
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	4619      	mov	r1, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	3302      	adds	r3, #2
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	461a      	mov	r2, r3
 8000618:	f000 fc98 	bl	8000f4c <command_write>
}
 800061c:	e07b      	b.n	8000716 <run_tests+0x1aa>
	else if(data[2] == 4) {
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	3302      	adds	r3, #2
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	2b04      	cmp	r3, #4
 8000626:	d111      	bne.n	800064c <run_tests+0xe0>
		configure_input_pulldown(pin);
 8000628:	7bfb      	ldrb	r3, [r7, #15]
 800062a:	4618      	mov	r0, r3
 800062c:	f000 f8b2 	bl	8000794 <configure_input_pulldown>
		command_write(data[0], data[1], data[2]);
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	4618      	mov	r0, r3
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	3301      	adds	r3, #1
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	4619      	mov	r1, r3
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	3302      	adds	r3, #2
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	461a      	mov	r2, r3
 8000646:	f000 fc81 	bl	8000f4c <command_write>
}
 800064a:	e064      	b.n	8000716 <run_tests+0x1aa>
	else if(data[2] == 5) {
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	3302      	adds	r3, #2
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	2b05      	cmp	r3, #5
 8000654:	d116      	bne.n	8000684 <run_tests+0x118>
		data[1] = configure_input(pin);
 8000656:	7bfb      	ldrb	r3, [r7, #15]
 8000658:	4618      	mov	r0, r3
 800065a:	f000 f87c 	bl	8000756 <configure_input>
 800065e:	4602      	mov	r2, r0
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	3301      	adds	r3, #1
 8000664:	b2d2      	uxtb	r2, r2
 8000666:	701a      	strb	r2, [r3, #0]
		command_write(data[0], data[1], data[2]);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	4618      	mov	r0, r3
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	3301      	adds	r3, #1
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	4619      	mov	r1, r3
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	3302      	adds	r3, #2
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	461a      	mov	r2, r3
 800067e:	f000 fc65 	bl	8000f4c <command_write>
}
 8000682:	e048      	b.n	8000716 <run_tests+0x1aa>
	else if(data[2] == 6) {
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	3302      	adds	r3, #2
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	2b06      	cmp	r3, #6
 800068c:	d116      	bne.n	80006bc <run_tests+0x150>
		data[1] = configure_analog_input(pin);
 800068e:	7bfb      	ldrb	r3, [r7, #15]
 8000690:	4618      	mov	r0, r3
 8000692:	f000 f88c 	bl	80007ae <configure_analog_input>
 8000696:	4602      	mov	r2, r0
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	3301      	adds	r3, #1
 800069c:	b2d2      	uxtb	r2, r2
 800069e:	701a      	strb	r2, [r3, #0]
		command_write(data[0], data[1], data[2]);
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	4618      	mov	r0, r3
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	3301      	adds	r3, #1
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	4619      	mov	r1, r3
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	3302      	adds	r3, #2
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	461a      	mov	r2, r3
 80006b6:	f000 fc49 	bl	8000f4c <command_write>
}
 80006ba:	e02c      	b.n	8000716 <run_tests+0x1aa>
	else if(data[2] == 7) {
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	3302      	adds	r3, #2
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	2b07      	cmp	r3, #7
 80006c4:	d11a      	bne.n	80006fc <run_tests+0x190>
		if(instruction == 1) {
 80006c6:	7bbb      	ldrb	r3, [r7, #14]
 80006c8:	2b01      	cmp	r3, #1
 80006ca:	d105      	bne.n	80006d8 <run_tests+0x16c>
			configure_sleep_mode(1, pin);
 80006cc:	7bfb      	ldrb	r3, [r7, #15]
 80006ce:	4619      	mov	r1, r3
 80006d0:	2001      	movs	r0, #1
 80006d2:	f000 f88f 	bl	80007f4 <configure_sleep_mode>
}
 80006d6:	e01e      	b.n	8000716 <run_tests+0x1aa>
		else if(instruction == 2) {
 80006d8:	7bbb      	ldrb	r3, [r7, #14]
 80006da:	2b02      	cmp	r3, #2
 80006dc:	d105      	bne.n	80006ea <run_tests+0x17e>
			configure_sleep_mode(2, pin);
 80006de:	7bfb      	ldrb	r3, [r7, #15]
 80006e0:	4619      	mov	r1, r3
 80006e2:	2002      	movs	r0, #2
 80006e4:	f000 f886 	bl	80007f4 <configure_sleep_mode>
}
 80006e8:	e015      	b.n	8000716 <run_tests+0x1aa>
		else if(instruction == 3) {
 80006ea:	7bbb      	ldrb	r3, [r7, #14]
 80006ec:	2b03      	cmp	r3, #3
 80006ee:	d112      	bne.n	8000716 <run_tests+0x1aa>
			configure_sleep_mode(4, pin);
 80006f0:	7bfb      	ldrb	r3, [r7, #15]
 80006f2:	4619      	mov	r1, r3
 80006f4:	2004      	movs	r0, #4
 80006f6:	f000 f87d 	bl	80007f4 <configure_sleep_mode>
}
 80006fa:	e00c      	b.n	8000716 <run_tests+0x1aa>
		command_write(data[0], data[1], data[2]);
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	4618      	mov	r0, r3
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	3301      	adds	r3, #1
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	4619      	mov	r1, r3
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	3302      	adds	r3, #2
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	461a      	mov	r2, r3
 8000712:	f000 fc1b 	bl	8000f4c <command_write>
}
 8000716:	bf00      	nop
 8000718:	3710      	adds	r7, #16
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <configure_output>:
 * Description: Configures GPIO pin as OUTPUT and turns the output to HIGH. Used for testing GPIO output voltage under load sourcing.
 * Accepts: unsigned int pin - the pin number to configure as OUTPUT
 *          unsigned int logic - HIGH or LOW logic
 * Returns: void
 */
void configure_output(unsigned int pin, unsigned int logic) {
 800071e:	b580      	push	{r7, lr}
 8000720:	b082      	sub	sp, #8
 8000722:	af00      	add	r7, sp, #0
 8000724:	6078      	str	r0, [r7, #4]
 8000726:	6039      	str	r1, [r7, #0]
    pinMode(pin, OUTPUT);
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2103      	movs	r1, #3
 800072c:	4618      	mov	r0, r3
 800072e:	f000 f9a9 	bl	8000a84 <pinMode>
    if(logic) {
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d005      	beq.n	8000744 <configure_output+0x26>
      digitalWrite(pin, HIGH);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	2101      	movs	r1, #1
 800073c:	4618      	mov	r0, r3
 800073e:	f000 fb87 	bl	8000e50 <digitalWrite>
    }
    else {
      digitalWrite(pin, LOW);
    }
    return;
 8000742:	e005      	b.n	8000750 <configure_output+0x32>
      digitalWrite(pin, LOW);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	2100      	movs	r1, #0
 8000748:	4618      	mov	r0, r3
 800074a:	f000 fb81 	bl	8000e50 <digitalWrite>
    return;
 800074e:	bf00      	nop
}
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}

08000756 <configure_input>:
 * Description: Configures GPIO pin as an INPUT. Used for testing input logic levels. The input pin cannot be a pullup,
 * as that would allow the pin to act as a current source and could damage the testing device's DAC.
 * Accepts: unsigned int pin - the pin number to configure as INPUT
 * Returns: int - 0 or 1 depending on input voltage of the pin (LOGIC LOW OR HIGH)
 */
int configure_input(unsigned int pin) {
 8000756:	b580      	push	{r7, lr}
 8000758:	b082      	sub	sp, #8
 800075a:	af00      	add	r7, sp, #0
 800075c:	6078      	str	r0, [r7, #4]
    pinMode(pin, INPUT);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	2100      	movs	r1, #0
 8000762:	4618      	mov	r0, r3
 8000764:	f000 f98e 	bl	8000a84 <pinMode>
    return digitalRead(pin);
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	4618      	mov	r0, r3
 800076c:	f000 fb46 	bl	8000dfc <digitalRead>
 8000770:	4603      	mov	r3, r0
}
 8000772:	4618      	mov	r0, r3
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}

0800077a <configure_input_pullup>:
 * Description: Configures GPIO pin as INPUT_PULLUP. Used for testing the pin's unloaded pullup voltage and internal
 * resistance value.
 * Accepts: unsigned int pin - the pin number to configure as INPUT_PULLUP
 * Returns: void
 */
void configure_input_pullup(unsigned int pin) {
 800077a:	b580      	push	{r7, lr}
 800077c:	b082      	sub	sp, #8
 800077e:	af00      	add	r7, sp, #0
 8000780:	6078      	str	r0, [r7, #4]
    pinMode(pin,INPUT_PULLUP);
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	2101      	movs	r1, #1
 8000786:	4618      	mov	r0, r3
 8000788:	f000 f97c 	bl	8000a84 <pinMode>
    return;
 800078c:	bf00      	nop
}
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <configure_input_pulldown>:
 * Description: Configures GPIO pin as INPUT_PULLDOWN. Used for testing the pin's unloaded pullup voltage and internal
 * resistance value.
 * Accepts: unsigned int pin - the pin number to configure as INPUT_PULLDOWN
 * Returns: void
 */
void configure_input_pulldown(unsigned int pin) {
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
    pinMode(pin,INPUT_PULLDOWN);
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	2102      	movs	r1, #2
 80007a0:	4618      	mov	r0, r3
 80007a2:	f000 f96f 	bl	8000a84 <pinMode>
    return;
 80007a6:	bf00      	nop
}
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}

080007ae <configure_analog_input>:
 * Description: Returns the analog reading of the selected analog pin (A0, A1, ..., A5). Used for testing the Arduino's
 * ADC.
 * Accepts: unsigned int analogPin - the analog pin number to read
 * Returns: int - 0 to 1023, depending on the voltage reading of the ADC. (0 = GND, 1023 = 5V)
 */
int configure_analog_input(unsigned int analogPin) {
 80007ae:	b580      	push	{r7, lr}
 80007b0:	b082      	sub	sp, #8
 80007b2:	af00      	add	r7, sp, #0
 80007b4:	6078      	str	r0, [r7, #4]
	pinMode(analogPin, INPUT);
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	2100      	movs	r1, #0
 80007ba:	4618      	mov	r0, r3
 80007bc:	f000 f962 	bl	8000a84 <pinMode>
   return (analogRead(analogPin) >> 4); //returns a value 0- (0=GND,  = 3V3)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 f8b6 	bl	8000934 <analogRead>
 80007c8:	4603      	mov	r3, r0
 80007ca:	111b      	asrs	r3, r3, #4
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	3708      	adds	r7, #8
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}

080007d4 <HAL_GPIO_EXTI_Callback>:

/********************************************************/
//IO  Sleep Modes / PINS
/********************************************************/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_pin) {
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	80fb      	strh	r3, [r7, #6]
	SystemClock_Config();
 80007de:	f000 fc43 	bl	8001068 <SystemClock_Config>
	HAL_PWR_DisableSleepOnExit();
 80007e2:	f002 fa51 	bl	8002c88 <HAL_PWR_DisableSleepOnExit>
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
	HAL_ResumeTick();
 80007e6:	f001 fc93 	bl	8002110 <HAL_ResumeTick>
}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
	...

080007f4 <configure_sleep_mode>:

//
void configure_sleep_mode(unsigned int mode, unsigned int interruptPin) {
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
 80007fc:	6039      	str	r1, [r7, #0]

	// SLEEP == 1
	MX_GPIO_Init();
 80007fe:	f000 fd19 	bl	8001234 <MX_GPIO_Init>
	SystemClock_Config();
 8000802:	f000 fc31 	bl	8001068 <SystemClock_Config>
	// Wake Up = ?PA0 | D13
	if(mode == 1) {
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	2b01      	cmp	r3, #1
 800080a:	d10d      	bne.n	8000828 <configure_sleep_mode+0x34>
		HAL_PWR_EnableSEVOnPend();
 800080c:	f002 fa4c 	bl	8002ca8 <HAL_PWR_EnableSEVOnPend>
		wakeUp(interruptPin);
 8000810:	6838      	ldr	r0, [r7, #0]
 8000812:	f000 f83f 	bl	8000894 <wakeUp>
		HAL_SuspendTick();
 8000816:	f001 fc6b 	bl	80020f0 <HAL_SuspendTick>
		HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFE);
 800081a:	2102      	movs	r1, #2
 800081c:	2000      	movs	r0, #0
 800081e:	f002 f9d3 	bl	8002bc8 <HAL_PWR_EnterSLEEPMode>
		HAL_ResumeTick();
 8000822:	f001 fc75 	bl	8002110 <HAL_ResumeTick>
			HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
		}
		HAL_PWR_EnterSTANDBYMode();
	}

}
 8000826:	e02e      	b.n	8000886 <configure_sleep_mode+0x92>
	else if(mode == 2) {
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	2b02      	cmp	r3, #2
 800082c:	d114      	bne.n	8000858 <configure_sleep_mode+0x64>
		HAL_PWR_EnableSEVOnPend();
 800082e:	f002 fa3b 	bl	8002ca8 <HAL_PWR_EnableSEVOnPend>
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8000832:	4b17      	ldr	r3, [pc, #92]	; (8000890 <configure_sleep_mode+0x9c>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	4a16      	ldr	r2, [pc, #88]	; (8000890 <configure_sleep_mode+0x9c>)
 8000838:	f043 0304 	orr.w	r3, r3, #4
 800083c:	6013      	str	r3, [r2, #0]
		HAL_SuspendTick();
 800083e:	f001 fc57 	bl	80020f0 <HAL_SuspendTick>
		HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8000842:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000846:	f002 f9ad 	bl	8002ba4 <HAL_PWR_EnableWakeUpPin>
		HAL_PWR_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800084a:	2101      	movs	r1, #1
 800084c:	2000      	movs	r0, #0
 800084e:	f002 f9d7 	bl	8002c00 <HAL_PWR_EnterSTOPMode>
		HAL_ResumeTick();
 8000852:	f001 fc5d 	bl	8002110 <HAL_ResumeTick>
}
 8000856:	e016      	b.n	8000886 <configure_sleep_mode+0x92>
	else if(mode == 4) {
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	2b04      	cmp	r3, #4
 800085c:	d113      	bne.n	8000886 <configure_sleep_mode+0x92>
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800085e:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <configure_sleep_mode+0x9c>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4a0b      	ldr	r2, [pc, #44]	; (8000890 <configure_sleep_mode+0x9c>)
 8000864:	f043 0304 	orr.w	r3, r3, #4
 8000868:	6013      	str	r3, [r2, #0]
		if(interruptPin == 1) {
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	2b01      	cmp	r3, #1
 800086e:	d104      	bne.n	800087a <configure_sleep_mode+0x86>
			HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8000870:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000874:	f002 f996 	bl	8002ba4 <HAL_PWR_EnableWakeUpPin>
 8000878:	e003      	b.n	8000882 <configure_sleep_mode+0x8e>
			HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 800087a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800087e:	f002 f991 	bl	8002ba4 <HAL_PWR_EnableWakeUpPin>
		HAL_PWR_EnterSTANDBYMode();
 8000882:	f002 f9e9 	bl	8002c58 <HAL_PWR_EnterSTANDBYMode>
}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40007000 	.word	0x40007000

08000894 <wakeUp>:

// EXTI Interrupt Function
void wakeUp(int pin) {
 8000894:	b580      	push	{r7, lr}
 8000896:	b088      	sub	sp, #32
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800089c:	b672      	cpsid	i
}
 800089e:	bf00      	nop
		__disable_irq();

		// Pin A0
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a0:	f107 030c 	add.w	r3, r7, #12
 80008a4:	2200      	movs	r2, #0
 80008a6:	601a      	str	r2, [r3, #0]
 80008a8:	605a      	str	r2, [r3, #4]
 80008aa:	609a      	str	r2, [r3, #8]
 80008ac:	60da      	str	r2, [r3, #12]
 80008ae:	611a      	str	r2, [r3, #16]
		/*Configure GPIO pin : PA0 */
		GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008b0:	2301      	movs	r3, #1
 80008b2:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008b4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008b8:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008be:	f107 030c 	add.w	r3, r7, #12
 80008c2:	4619      	mov	r1, r3
 80008c4:	4808      	ldr	r0, [pc, #32]	; (80008e8 <wakeUp+0x54>)
 80008c6:	f001 ffb7 	bl	8002838 <HAL_GPIO_Init>


		/* EXTI interrupt init*/
		HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2100      	movs	r1, #0
 80008ce:	2006      	movs	r0, #6
 80008d0:	f001 ff7b 	bl	80027ca <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80008d4:	2006      	movs	r0, #6
 80008d6:	f001 ff94 	bl	8002802 <HAL_NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80008da:	b662      	cpsie	i
}
 80008dc:	bf00      	nop
		__enable_irq();
}
 80008de:	bf00      	nop
 80008e0:	3720      	adds	r7, #32
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40020000 	.word	0x40020000

080008ec <EXTI15_10_IRQHandler>:


void EXTI15_10_IRQHandler(void) {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
	if(EXTI->PR == 0x2000) {
 80008f0:	4b0f      	ldr	r3, [pc, #60]	; (8000930 <EXTI15_10_IRQHandler+0x44>)
 80008f2:	695b      	ldr	r3, [r3, #20]
 80008f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80008f8:	d106      	bne.n	8000908 <EXTI15_10_IRQHandler+0x1c>
		HAL_ResumeTick();
 80008fa:	f001 fc09 	bl	8002110 <HAL_ResumeTick>
		EXTI->PR = 0x2000;
 80008fe:	4b0c      	ldr	r3, [pc, #48]	; (8000930 <EXTI15_10_IRQHandler+0x44>)
 8000900:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000904:	615a      	str	r2, [r3, #20]
 8000906:	e008      	b.n	800091a <EXTI15_10_IRQHandler+0x2e>
	}
	else if(EXTI->PR == 0x0001) {
 8000908:	4b09      	ldr	r3, [pc, #36]	; (8000930 <EXTI15_10_IRQHandler+0x44>)
 800090a:	695b      	ldr	r3, [r3, #20]
 800090c:	2b01      	cmp	r3, #1
 800090e:	d104      	bne.n	800091a <EXTI15_10_IRQHandler+0x2e>
		HAL_ResumeTick();
 8000910:	f001 fbfe 	bl	8002110 <HAL_ResumeTick>
		EXTI->PR = 0x0001;
 8000914:	4b06      	ldr	r3, [pc, #24]	; (8000930 <EXTI15_10_IRQHandler+0x44>)
 8000916:	2201      	movs	r2, #1
 8000918:	615a      	str	r2, [r3, #20]
	}
	SystemClock_Config();
 800091a:	f000 fba5 	bl	8001068 <SystemClock_Config>
	HAL_PWR_DisableSleepOnExit();
 800091e:	f002 f9b3 	bl	8002c88 <HAL_PWR_DisableSleepOnExit>
	HAL_ResumeTick();
 8000922:	f001 fbf5 	bl	8002110 <HAL_ResumeTick>
	EXTI->PR = 0x0001;
 8000926:	4b02      	ldr	r3, [pc, #8]	; (8000930 <EXTI15_10_IRQHandler+0x44>)
 8000928:	2201      	movs	r2, #1
 800092a:	615a      	str	r2, [r3, #20]
}
 800092c:	bf00      	nop
 800092e:	bd80      	pop	{r7, pc}
 8000930:	40013c00 	.word	0x40013c00

08000934 <analogRead>:

/********************************************************/
// Read & Write Functions
/********************************************************/

int analogRead(int pin) { //!IN PROGRESS [NEED TO DEVELOP DEBUGGING METHOD]
 8000934:	b490      	push	{r4, r7}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]

	int result, channel = 0;
 800093c:	2300      	movs	r3, #0
 800093e:	60fb      	str	r3, [r7, #12]
	//SET REGESTERS p213

	//ANALOG MAPPING
	if(PINS_[pin].clock == 1) {
 8000940:	494d      	ldr	r1, [pc, #308]	; (8000a78 <analogRead+0x144>)
 8000942:	687a      	ldr	r2, [r7, #4]
 8000944:	4613      	mov	r3, r2
 8000946:	005b      	lsls	r3, r3, #1
 8000948:	4413      	add	r3, r2
 800094a:	00db      	lsls	r3, r3, #3
 800094c:	440b      	add	r3, r1
 800094e:	330c      	adds	r3, #12
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	2b01      	cmp	r3, #1
 8000954:	d109      	bne.n	800096a <analogRead+0x36>
		channel = PINS_[pin].pin;
 8000956:	4948      	ldr	r1, [pc, #288]	; (8000a78 <analogRead+0x144>)
 8000958:	687a      	ldr	r2, [r7, #4]
 800095a:	4613      	mov	r3, r2
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	4413      	add	r3, r2
 8000960:	00db      	lsls	r3, r3, #3
 8000962:	440b      	add	r3, r1
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	60fb      	str	r3, [r7, #12]
 8000968:	e02a      	b.n	80009c0 <analogRead+0x8c>
	}
	else if(PINS_[pin].clock == 2) {
 800096a:	4943      	ldr	r1, [pc, #268]	; (8000a78 <analogRead+0x144>)
 800096c:	687a      	ldr	r2, [r7, #4]
 800096e:	4613      	mov	r3, r2
 8000970:	005b      	lsls	r3, r3, #1
 8000972:	4413      	add	r3, r2
 8000974:	00db      	lsls	r3, r3, #3
 8000976:	440b      	add	r3, r1
 8000978:	330c      	adds	r3, #12
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2b02      	cmp	r3, #2
 800097e:	d10a      	bne.n	8000996 <analogRead+0x62>
		channel = PINS_[pin].pin + 8;
 8000980:	493d      	ldr	r1, [pc, #244]	; (8000a78 <analogRead+0x144>)
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	4613      	mov	r3, r2
 8000986:	005b      	lsls	r3, r3, #1
 8000988:	4413      	add	r3, r2
 800098a:	00db      	lsls	r3, r3, #3
 800098c:	440b      	add	r3, r1
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	3308      	adds	r3, #8
 8000992:	60fb      	str	r3, [r7, #12]
 8000994:	e014      	b.n	80009c0 <analogRead+0x8c>
	}
	else if(PINS_[pin].clock == 4) {
 8000996:	4938      	ldr	r1, [pc, #224]	; (8000a78 <analogRead+0x144>)
 8000998:	687a      	ldr	r2, [r7, #4]
 800099a:	4613      	mov	r3, r2
 800099c:	005b      	lsls	r3, r3, #1
 800099e:	4413      	add	r3, r2
 80009a0:	00db      	lsls	r3, r3, #3
 80009a2:	440b      	add	r3, r1
 80009a4:	330c      	adds	r3, #12
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b04      	cmp	r3, #4
 80009aa:	d109      	bne.n	80009c0 <analogRead+0x8c>
		channel = PINS_[pin].pin + 10;
 80009ac:	4932      	ldr	r1, [pc, #200]	; (8000a78 <analogRead+0x144>)
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	4613      	mov	r3, r2
 80009b2:	005b      	lsls	r3, r3, #1
 80009b4:	4413      	add	r3, r2
 80009b6:	00db      	lsls	r3, r3, #3
 80009b8:	440b      	add	r3, r1
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	330a      	adds	r3, #10
 80009be:	60fb      	str	r3, [r7, #12]
	}

	//Pin Setup
	RCC->AHB1ENR |= PINS_[pin].clock;  //clock for pin
 80009c0:	4b2e      	ldr	r3, [pc, #184]	; (8000a7c <analogRead+0x148>)
 80009c2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80009c4:	482c      	ldr	r0, [pc, #176]	; (8000a78 <analogRead+0x144>)
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	4613      	mov	r3, r2
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	4413      	add	r3, r2
 80009ce:	00db      	lsls	r3, r3, #3
 80009d0:	4403      	add	r3, r0
 80009d2:	330c      	adds	r3, #12
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4a29      	ldr	r2, [pc, #164]	; (8000a7c <analogRead+0x148>)
 80009d8:	430b      	orrs	r3, r1
 80009da:	6313      	str	r3, [r2, #48]	; 0x30
	PINS_[pin].GPIO->MODER |= (0x03 << (PINS_[pin].pin * 2)); // Set to ADC mode
 80009dc:	4926      	ldr	r1, [pc, #152]	; (8000a78 <analogRead+0x144>)
 80009de:	687a      	ldr	r2, [r7, #4]
 80009e0:	4613      	mov	r3, r2
 80009e2:	005b      	lsls	r3, r3, #1
 80009e4:	4413      	add	r3, r2
 80009e6:	00db      	lsls	r3, r3, #3
 80009e8:	440b      	add	r3, r1
 80009ea:	3310      	adds	r3, #16
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	6819      	ldr	r1, [r3, #0]
 80009f0:	4821      	ldr	r0, [pc, #132]	; (8000a78 <analogRead+0x144>)
 80009f2:	687a      	ldr	r2, [r7, #4]
 80009f4:	4613      	mov	r3, r2
 80009f6:	005b      	lsls	r3, r3, #1
 80009f8:	4413      	add	r3, r2
 80009fa:	00db      	lsls	r3, r3, #3
 80009fc:	4403      	add	r3, r0
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	2203      	movs	r2, #3
 8000a04:	fa02 f303 	lsl.w	r3, r2, r3
 8000a08:	461c      	mov	r4, r3
 8000a0a:	481b      	ldr	r0, [pc, #108]	; (8000a78 <analogRead+0x144>)
 8000a0c:	687a      	ldr	r2, [r7, #4]
 8000a0e:	4613      	mov	r3, r2
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	4413      	add	r3, r2
 8000a14:	00db      	lsls	r3, r3, #3
 8000a16:	4403      	add	r3, r0
 8000a18:	3310      	adds	r3, #16
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	ea41 0204 	orr.w	r2, r1, r4
 8000a20:	601a      	str	r2, [r3, #0]

	//ADC1
	RCC->APB2ENR |= 0x00000100; /* Enable ADC1 clock */
 8000a22:	4b16      	ldr	r3, [pc, #88]	; (8000a7c <analogRead+0x148>)
 8000a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a26:	4a15      	ldr	r2, [pc, #84]	; (8000a7c <analogRead+0x148>)
 8000a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a2c:	6453      	str	r3, [r2, #68]	; 0x44
	/* Setup for ACD1 */
	ADC1->CR2 = 0;
 8000a2e:	4b14      	ldr	r3, [pc, #80]	; (8000a80 <analogRead+0x14c>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	609a      	str	r2, [r3, #8]
	ADC1->SQR3 = channel;
 8000a34:	4a12      	ldr	r2, [pc, #72]	; (8000a80 <analogRead+0x14c>)
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->SQR1 = 0;
 8000a3a:	4b11      	ldr	r3, [pc, #68]	; (8000a80 <analogRead+0x14c>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	62da      	str	r2, [r3, #44]	; 0x2c
	ADC1->CR2 |= 1;
 8000a40:	4b0f      	ldr	r3, [pc, #60]	; (8000a80 <analogRead+0x14c>)
 8000a42:	689b      	ldr	r3, [r3, #8]
 8000a44:	4a0e      	ldr	r2, [pc, #56]	; (8000a80 <analogRead+0x14c>)
 8000a46:	f043 0301 	orr.w	r3, r3, #1
 8000a4a:	6093      	str	r3, [r2, #8]

	//FIND VALUE in ADC1
	ADC1->CR2 |= 0x40000000;
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <analogRead+0x14c>)
 8000a4e:	689b      	ldr	r3, [r3, #8]
 8000a50:	4a0b      	ldr	r2, [pc, #44]	; (8000a80 <analogRead+0x14c>)
 8000a52:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000a56:	6093      	str	r3, [r2, #8]
	while(!(ADC1->SR & 2)) {}
 8000a58:	bf00      	nop
 8000a5a:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <analogRead+0x14c>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	f003 0302 	and.w	r3, r3, #2
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d0f9      	beq.n	8000a5a <analogRead+0x126>
	result = ADC1->DR;
 8000a66:	4b06      	ldr	r3, [pc, #24]	; (8000a80 <analogRead+0x14c>)
 8000a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6a:	60bb      	str	r3, [r7, #8]

	return result;
 8000a6c:	68bb      	ldr	r3, [r7, #8]
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3710      	adds	r7, #16
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bc90      	pop	{r4, r7}
 8000a76:	4770      	bx	lr
 8000a78:	200000b4 	.word	0x200000b4
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	40012000 	.word	0x40012000

08000a84 <pinMode>:

void pinMode(int pin, int mode) {
 8000a84:	b490      	push	{r4, r7}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
 8000a8c:	6039      	str	r1, [r7, #0]

	if(mode == INPUT_PULLUP) { //P
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d179      	bne.n	8000b88 <pinMode+0x104>
		RCC->AHB1ENR |= PINS_[pin].clock;
 8000a94:	4ba7      	ldr	r3, [pc, #668]	; (8000d34 <pinMode+0x2b0>)
 8000a96:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000a98:	48a7      	ldr	r0, [pc, #668]	; (8000d38 <pinMode+0x2b4>)
 8000a9a:	687a      	ldr	r2, [r7, #4]
 8000a9c:	4613      	mov	r3, r2
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	4413      	add	r3, r2
 8000aa2:	00db      	lsls	r3, r3, #3
 8000aa4:	4403      	add	r3, r0
 8000aa6:	330c      	adds	r3, #12
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4aa2      	ldr	r2, [pc, #648]	; (8000d34 <pinMode+0x2b0>)
 8000aac:	430b      	orrs	r3, r1
 8000aae:	6313      	str	r3, [r2, #48]	; 0x30
		PINS_[pin].GPIO->MODER &= ~(0x03 << (PINS_[pin].pin * 2)); 		/* Clear Mode to Input */
 8000ab0:	49a1      	ldr	r1, [pc, #644]	; (8000d38 <pinMode+0x2b4>)
 8000ab2:	687a      	ldr	r2, [r7, #4]
 8000ab4:	4613      	mov	r3, r2
 8000ab6:	005b      	lsls	r3, r3, #1
 8000ab8:	4413      	add	r3, r2
 8000aba:	00db      	lsls	r3, r3, #3
 8000abc:	440b      	add	r3, r1
 8000abe:	3310      	adds	r3, #16
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	6819      	ldr	r1, [r3, #0]
 8000ac4:	489c      	ldr	r0, [pc, #624]	; (8000d38 <pinMode+0x2b4>)
 8000ac6:	687a      	ldr	r2, [r7, #4]
 8000ac8:	4613      	mov	r3, r2
 8000aca:	005b      	lsls	r3, r3, #1
 8000acc:	4413      	add	r3, r2
 8000ace:	00db      	lsls	r3, r3, #3
 8000ad0:	4403      	add	r3, r0
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	005b      	lsls	r3, r3, #1
 8000ad6:	2203      	movs	r2, #3
 8000ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8000adc:	43db      	mvns	r3, r3
 8000ade:	461c      	mov	r4, r3
 8000ae0:	4895      	ldr	r0, [pc, #596]	; (8000d38 <pinMode+0x2b4>)
 8000ae2:	687a      	ldr	r2, [r7, #4]
 8000ae4:	4613      	mov	r3, r2
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	4413      	add	r3, r2
 8000aea:	00db      	lsls	r3, r3, #3
 8000aec:	4403      	add	r3, r0
 8000aee:	3310      	adds	r3, #16
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	ea01 0204 	and.w	r2, r1, r4
 8000af6:	601a      	str	r2, [r3, #0]
		PINS_[pin].GPIO->PUPDR &= ~(0x03 << (PINS_[pin].pin * 2)); 	/* Enable Pull-up resister by setting bit 0x01 */
 8000af8:	498f      	ldr	r1, [pc, #572]	; (8000d38 <pinMode+0x2b4>)
 8000afa:	687a      	ldr	r2, [r7, #4]
 8000afc:	4613      	mov	r3, r2
 8000afe:	005b      	lsls	r3, r3, #1
 8000b00:	4413      	add	r3, r2
 8000b02:	00db      	lsls	r3, r3, #3
 8000b04:	440b      	add	r3, r1
 8000b06:	3310      	adds	r3, #16
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	68d9      	ldr	r1, [r3, #12]
 8000b0c:	488a      	ldr	r0, [pc, #552]	; (8000d38 <pinMode+0x2b4>)
 8000b0e:	687a      	ldr	r2, [r7, #4]
 8000b10:	4613      	mov	r3, r2
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	4413      	add	r3, r2
 8000b16:	00db      	lsls	r3, r3, #3
 8000b18:	4403      	add	r3, r0
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	005b      	lsls	r3, r3, #1
 8000b1e:	2203      	movs	r2, #3
 8000b20:	fa02 f303 	lsl.w	r3, r2, r3
 8000b24:	43db      	mvns	r3, r3
 8000b26:	461c      	mov	r4, r3
 8000b28:	4883      	ldr	r0, [pc, #524]	; (8000d38 <pinMode+0x2b4>)
 8000b2a:	687a      	ldr	r2, [r7, #4]
 8000b2c:	4613      	mov	r3, r2
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	4413      	add	r3, r2
 8000b32:	00db      	lsls	r3, r3, #3
 8000b34:	4403      	add	r3, r0
 8000b36:	3310      	adds	r3, #16
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	ea01 0204 	and.w	r2, r1, r4
 8000b3e:	60da      	str	r2, [r3, #12]
		PINS_[pin].GPIO->PUPDR |= (0x01 << (PINS_[pin].pin * 2));
 8000b40:	497d      	ldr	r1, [pc, #500]	; (8000d38 <pinMode+0x2b4>)
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	4613      	mov	r3, r2
 8000b46:	005b      	lsls	r3, r3, #1
 8000b48:	4413      	add	r3, r2
 8000b4a:	00db      	lsls	r3, r3, #3
 8000b4c:	440b      	add	r3, r1
 8000b4e:	3310      	adds	r3, #16
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	68d9      	ldr	r1, [r3, #12]
 8000b54:	4878      	ldr	r0, [pc, #480]	; (8000d38 <pinMode+0x2b4>)
 8000b56:	687a      	ldr	r2, [r7, #4]
 8000b58:	4613      	mov	r3, r2
 8000b5a:	005b      	lsls	r3, r3, #1
 8000b5c:	4413      	add	r3, r2
 8000b5e:	00db      	lsls	r3, r3, #3
 8000b60:	4403      	add	r3, r0
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	005b      	lsls	r3, r3, #1
 8000b66:	2201      	movs	r2, #1
 8000b68:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6c:	461c      	mov	r4, r3
 8000b6e:	4872      	ldr	r0, [pc, #456]	; (8000d38 <pinMode+0x2b4>)
 8000b70:	687a      	ldr	r2, [r7, #4]
 8000b72:	4613      	mov	r3, r2
 8000b74:	005b      	lsls	r3, r3, #1
 8000b76:	4413      	add	r3, r2
 8000b78:	00db      	lsls	r3, r3, #3
 8000b7a:	4403      	add	r3, r0
 8000b7c:	3310      	adds	r3, #16
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	ea41 0204 	orr.w	r2, r1, r4
 8000b84:	60da      	str	r2, [r3, #12]
		RCC->AHB1ENR |= PINS_[pin].clock;
		PINS_[pin].GPIO->MODER &= ~(0x03 << (PINS_[pin].pin * 2)); 		/* Clear Mode to Input */
		PINS_[pin].GPIO->PUPDR &= ~(0x03 << (PINS_[pin].pin * 2)); 	/* Enable Floating by setting bit 0x01 */
	}

}
 8000b86:	e12f      	b.n	8000de8 <pinMode+0x364>
	else if(mode == INPUT_PULLDOWN) {
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	2b02      	cmp	r3, #2
 8000b8c:	d179      	bne.n	8000c82 <pinMode+0x1fe>
		RCC->AHB1ENR |= PINS_[pin].clock;
 8000b8e:	4b69      	ldr	r3, [pc, #420]	; (8000d34 <pinMode+0x2b0>)
 8000b90:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000b92:	4869      	ldr	r0, [pc, #420]	; (8000d38 <pinMode+0x2b4>)
 8000b94:	687a      	ldr	r2, [r7, #4]
 8000b96:	4613      	mov	r3, r2
 8000b98:	005b      	lsls	r3, r3, #1
 8000b9a:	4413      	add	r3, r2
 8000b9c:	00db      	lsls	r3, r3, #3
 8000b9e:	4403      	add	r3, r0
 8000ba0:	330c      	adds	r3, #12
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a63      	ldr	r2, [pc, #396]	; (8000d34 <pinMode+0x2b0>)
 8000ba6:	430b      	orrs	r3, r1
 8000ba8:	6313      	str	r3, [r2, #48]	; 0x30
		PINS_[pin].GPIO->MODER &= ~(0x03 << (PINS_[pin].pin * 2)); 		/* Clear Mode to Input */
 8000baa:	4963      	ldr	r1, [pc, #396]	; (8000d38 <pinMode+0x2b4>)
 8000bac:	687a      	ldr	r2, [r7, #4]
 8000bae:	4613      	mov	r3, r2
 8000bb0:	005b      	lsls	r3, r3, #1
 8000bb2:	4413      	add	r3, r2
 8000bb4:	00db      	lsls	r3, r3, #3
 8000bb6:	440b      	add	r3, r1
 8000bb8:	3310      	adds	r3, #16
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	6819      	ldr	r1, [r3, #0]
 8000bbe:	485e      	ldr	r0, [pc, #376]	; (8000d38 <pinMode+0x2b4>)
 8000bc0:	687a      	ldr	r2, [r7, #4]
 8000bc2:	4613      	mov	r3, r2
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	4413      	add	r3, r2
 8000bc8:	00db      	lsls	r3, r3, #3
 8000bca:	4403      	add	r3, r0
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	005b      	lsls	r3, r3, #1
 8000bd0:	2203      	movs	r2, #3
 8000bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd6:	43db      	mvns	r3, r3
 8000bd8:	461c      	mov	r4, r3
 8000bda:	4857      	ldr	r0, [pc, #348]	; (8000d38 <pinMode+0x2b4>)
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	4613      	mov	r3, r2
 8000be0:	005b      	lsls	r3, r3, #1
 8000be2:	4413      	add	r3, r2
 8000be4:	00db      	lsls	r3, r3, #3
 8000be6:	4403      	add	r3, r0
 8000be8:	3310      	adds	r3, #16
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	ea01 0204 	and.w	r2, r1, r4
 8000bf0:	601a      	str	r2, [r3, #0]
		PINS_[pin].GPIO->PUPDR &= ~(0x03 << (PINS_[pin].pin * 2)); 	/* Enable Pull-down resister by setting bit 0x02 */
 8000bf2:	4951      	ldr	r1, [pc, #324]	; (8000d38 <pinMode+0x2b4>)
 8000bf4:	687a      	ldr	r2, [r7, #4]
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	005b      	lsls	r3, r3, #1
 8000bfa:	4413      	add	r3, r2
 8000bfc:	00db      	lsls	r3, r3, #3
 8000bfe:	440b      	add	r3, r1
 8000c00:	3310      	adds	r3, #16
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	68d9      	ldr	r1, [r3, #12]
 8000c06:	484c      	ldr	r0, [pc, #304]	; (8000d38 <pinMode+0x2b4>)
 8000c08:	687a      	ldr	r2, [r7, #4]
 8000c0a:	4613      	mov	r3, r2
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	4413      	add	r3, r2
 8000c10:	00db      	lsls	r3, r3, #3
 8000c12:	4403      	add	r3, r0
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	005b      	lsls	r3, r3, #1
 8000c18:	2203      	movs	r2, #3
 8000c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1e:	43db      	mvns	r3, r3
 8000c20:	461c      	mov	r4, r3
 8000c22:	4845      	ldr	r0, [pc, #276]	; (8000d38 <pinMode+0x2b4>)
 8000c24:	687a      	ldr	r2, [r7, #4]
 8000c26:	4613      	mov	r3, r2
 8000c28:	005b      	lsls	r3, r3, #1
 8000c2a:	4413      	add	r3, r2
 8000c2c:	00db      	lsls	r3, r3, #3
 8000c2e:	4403      	add	r3, r0
 8000c30:	3310      	adds	r3, #16
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	ea01 0204 	and.w	r2, r1, r4
 8000c38:	60da      	str	r2, [r3, #12]
		PINS_[pin].GPIO->PUPDR |= (0x02 << (PINS_[pin].pin * 2));
 8000c3a:	493f      	ldr	r1, [pc, #252]	; (8000d38 <pinMode+0x2b4>)
 8000c3c:	687a      	ldr	r2, [r7, #4]
 8000c3e:	4613      	mov	r3, r2
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	4413      	add	r3, r2
 8000c44:	00db      	lsls	r3, r3, #3
 8000c46:	440b      	add	r3, r1
 8000c48:	3310      	adds	r3, #16
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	68d9      	ldr	r1, [r3, #12]
 8000c4e:	483a      	ldr	r0, [pc, #232]	; (8000d38 <pinMode+0x2b4>)
 8000c50:	687a      	ldr	r2, [r7, #4]
 8000c52:	4613      	mov	r3, r2
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	4413      	add	r3, r2
 8000c58:	00db      	lsls	r3, r3, #3
 8000c5a:	4403      	add	r3, r0
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	005b      	lsls	r3, r3, #1
 8000c60:	2202      	movs	r2, #2
 8000c62:	fa02 f303 	lsl.w	r3, r2, r3
 8000c66:	461c      	mov	r4, r3
 8000c68:	4833      	ldr	r0, [pc, #204]	; (8000d38 <pinMode+0x2b4>)
 8000c6a:	687a      	ldr	r2, [r7, #4]
 8000c6c:	4613      	mov	r3, r2
 8000c6e:	005b      	lsls	r3, r3, #1
 8000c70:	4413      	add	r3, r2
 8000c72:	00db      	lsls	r3, r3, #3
 8000c74:	4403      	add	r3, r0
 8000c76:	3310      	adds	r3, #16
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	ea41 0204 	orr.w	r2, r1, r4
 8000c7e:	60da      	str	r2, [r3, #12]
}
 8000c80:	e0b2      	b.n	8000de8 <pinMode+0x364>
	else if(mode == OUTPUT) {
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	2b03      	cmp	r3, #3
 8000c86:	d159      	bne.n	8000d3c <pinMode+0x2b8>
		RCC->AHB1ENR |= PINS_[pin].clock; 							/* Enable Port Clock */
 8000c88:	4b2a      	ldr	r3, [pc, #168]	; (8000d34 <pinMode+0x2b0>)
 8000c8a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000c8c:	482a      	ldr	r0, [pc, #168]	; (8000d38 <pinMode+0x2b4>)
 8000c8e:	687a      	ldr	r2, [r7, #4]
 8000c90:	4613      	mov	r3, r2
 8000c92:	005b      	lsls	r3, r3, #1
 8000c94:	4413      	add	r3, r2
 8000c96:	00db      	lsls	r3, r3, #3
 8000c98:	4403      	add	r3, r0
 8000c9a:	330c      	adds	r3, #12
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4a25      	ldr	r2, [pc, #148]	; (8000d34 <pinMode+0x2b0>)
 8000ca0:	430b      	orrs	r3, r1
 8000ca2:	6313      	str	r3, [r2, #48]	; 0x30
		(PINS_[pin].GPIO)->MODER &= ~(0x03 << (PINS_[pin].pin * 2)); 		/* Clear Mode */
 8000ca4:	4924      	ldr	r1, [pc, #144]	; (8000d38 <pinMode+0x2b4>)
 8000ca6:	687a      	ldr	r2, [r7, #4]
 8000ca8:	4613      	mov	r3, r2
 8000caa:	005b      	lsls	r3, r3, #1
 8000cac:	4413      	add	r3, r2
 8000cae:	00db      	lsls	r3, r3, #3
 8000cb0:	440b      	add	r3, r1
 8000cb2:	3310      	adds	r3, #16
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	6819      	ldr	r1, [r3, #0]
 8000cb8:	481f      	ldr	r0, [pc, #124]	; (8000d38 <pinMode+0x2b4>)
 8000cba:	687a      	ldr	r2, [r7, #4]
 8000cbc:	4613      	mov	r3, r2
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	4413      	add	r3, r2
 8000cc2:	00db      	lsls	r3, r3, #3
 8000cc4:	4403      	add	r3, r0
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	005b      	lsls	r3, r3, #1
 8000cca:	2203      	movs	r2, #3
 8000ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd0:	43db      	mvns	r3, r3
 8000cd2:	461c      	mov	r4, r3
 8000cd4:	4818      	ldr	r0, [pc, #96]	; (8000d38 <pinMode+0x2b4>)
 8000cd6:	687a      	ldr	r2, [r7, #4]
 8000cd8:	4613      	mov	r3, r2
 8000cda:	005b      	lsls	r3, r3, #1
 8000cdc:	4413      	add	r3, r2
 8000cde:	00db      	lsls	r3, r3, #3
 8000ce0:	4403      	add	r3, r0
 8000ce2:	3310      	adds	r3, #16
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	ea01 0204 	and.w	r2, r1, r4
 8000cea:	601a      	str	r2, [r3, #0]
		(PINS_[pin].GPIO)->MODER |= (0x01 << (PINS_[pin].pin * 2));			/* Set Mode to Output */
 8000cec:	4912      	ldr	r1, [pc, #72]	; (8000d38 <pinMode+0x2b4>)
 8000cee:	687a      	ldr	r2, [r7, #4]
 8000cf0:	4613      	mov	r3, r2
 8000cf2:	005b      	lsls	r3, r3, #1
 8000cf4:	4413      	add	r3, r2
 8000cf6:	00db      	lsls	r3, r3, #3
 8000cf8:	440b      	add	r3, r1
 8000cfa:	3310      	adds	r3, #16
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	6819      	ldr	r1, [r3, #0]
 8000d00:	480d      	ldr	r0, [pc, #52]	; (8000d38 <pinMode+0x2b4>)
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	4613      	mov	r3, r2
 8000d06:	005b      	lsls	r3, r3, #1
 8000d08:	4413      	add	r3, r2
 8000d0a:	00db      	lsls	r3, r3, #3
 8000d0c:	4403      	add	r3, r0
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	005b      	lsls	r3, r3, #1
 8000d12:	2201      	movs	r2, #1
 8000d14:	fa02 f303 	lsl.w	r3, r2, r3
 8000d18:	461c      	mov	r4, r3
 8000d1a:	4807      	ldr	r0, [pc, #28]	; (8000d38 <pinMode+0x2b4>)
 8000d1c:	687a      	ldr	r2, [r7, #4]
 8000d1e:	4613      	mov	r3, r2
 8000d20:	005b      	lsls	r3, r3, #1
 8000d22:	4413      	add	r3, r2
 8000d24:	00db      	lsls	r3, r3, #3
 8000d26:	4403      	add	r3, r0
 8000d28:	3310      	adds	r3, #16
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	ea41 0204 	orr.w	r2, r1, r4
 8000d30:	601a      	str	r2, [r3, #0]
}
 8000d32:	e059      	b.n	8000de8 <pinMode+0x364>
 8000d34:	40023800 	.word	0x40023800
 8000d38:	200000b4 	.word	0x200000b4
		RCC->AHB1ENR |= PINS_[pin].clock;
 8000d3c:	4b2d      	ldr	r3, [pc, #180]	; (8000df4 <pinMode+0x370>)
 8000d3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000d40:	482d      	ldr	r0, [pc, #180]	; (8000df8 <pinMode+0x374>)
 8000d42:	687a      	ldr	r2, [r7, #4]
 8000d44:	4613      	mov	r3, r2
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	4413      	add	r3, r2
 8000d4a:	00db      	lsls	r3, r3, #3
 8000d4c:	4403      	add	r3, r0
 8000d4e:	330c      	adds	r3, #12
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a28      	ldr	r2, [pc, #160]	; (8000df4 <pinMode+0x370>)
 8000d54:	430b      	orrs	r3, r1
 8000d56:	6313      	str	r3, [r2, #48]	; 0x30
		PINS_[pin].GPIO->MODER &= ~(0x03 << (PINS_[pin].pin * 2)); 		/* Clear Mode to Input */
 8000d58:	4927      	ldr	r1, [pc, #156]	; (8000df8 <pinMode+0x374>)
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	4413      	add	r3, r2
 8000d62:	00db      	lsls	r3, r3, #3
 8000d64:	440b      	add	r3, r1
 8000d66:	3310      	adds	r3, #16
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	6819      	ldr	r1, [r3, #0]
 8000d6c:	4822      	ldr	r0, [pc, #136]	; (8000df8 <pinMode+0x374>)
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	4613      	mov	r3, r2
 8000d72:	005b      	lsls	r3, r3, #1
 8000d74:	4413      	add	r3, r2
 8000d76:	00db      	lsls	r3, r3, #3
 8000d78:	4403      	add	r3, r0
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	2203      	movs	r2, #3
 8000d80:	fa02 f303 	lsl.w	r3, r2, r3
 8000d84:	43db      	mvns	r3, r3
 8000d86:	461c      	mov	r4, r3
 8000d88:	481b      	ldr	r0, [pc, #108]	; (8000df8 <pinMode+0x374>)
 8000d8a:	687a      	ldr	r2, [r7, #4]
 8000d8c:	4613      	mov	r3, r2
 8000d8e:	005b      	lsls	r3, r3, #1
 8000d90:	4413      	add	r3, r2
 8000d92:	00db      	lsls	r3, r3, #3
 8000d94:	4403      	add	r3, r0
 8000d96:	3310      	adds	r3, #16
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	ea01 0204 	and.w	r2, r1, r4
 8000d9e:	601a      	str	r2, [r3, #0]
		PINS_[pin].GPIO->PUPDR &= ~(0x03 << (PINS_[pin].pin * 2)); 	/* Enable Floating by setting bit 0x01 */
 8000da0:	4915      	ldr	r1, [pc, #84]	; (8000df8 <pinMode+0x374>)
 8000da2:	687a      	ldr	r2, [r7, #4]
 8000da4:	4613      	mov	r3, r2
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	4413      	add	r3, r2
 8000daa:	00db      	lsls	r3, r3, #3
 8000dac:	440b      	add	r3, r1
 8000dae:	3310      	adds	r3, #16
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	68d9      	ldr	r1, [r3, #12]
 8000db4:	4810      	ldr	r0, [pc, #64]	; (8000df8 <pinMode+0x374>)
 8000db6:	687a      	ldr	r2, [r7, #4]
 8000db8:	4613      	mov	r3, r2
 8000dba:	005b      	lsls	r3, r3, #1
 8000dbc:	4413      	add	r3, r2
 8000dbe:	00db      	lsls	r3, r3, #3
 8000dc0:	4403      	add	r3, r0
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	2203      	movs	r2, #3
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	461c      	mov	r4, r3
 8000dd0:	4809      	ldr	r0, [pc, #36]	; (8000df8 <pinMode+0x374>)
 8000dd2:	687a      	ldr	r2, [r7, #4]
 8000dd4:	4613      	mov	r3, r2
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	4413      	add	r3, r2
 8000dda:	00db      	lsls	r3, r3, #3
 8000ddc:	4403      	add	r3, r0
 8000dde:	3310      	adds	r3, #16
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	ea01 0204 	and.w	r2, r1, r4
 8000de6:	60da      	str	r2, [r3, #12]
}
 8000de8:	bf00      	nop
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bc90      	pop	{r4, r7}
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	40023800 	.word	0x40023800
 8000df8:	200000b4 	.word	0x200000b4

08000dfc <digitalRead>:

int digitalRead(int pin_num) {
 8000dfc:	b480      	push	{r7}
 8000dfe:	b085      	sub	sp, #20
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]

	//RCC->AHB1ENR |= PINS_[pin_num].clock;
	//PINS_[pin_num].GPIO->MODER &= ~PINS_[pin_num].pin_clear_mode; 	/* Clear Mode to Input */
	//PINS_[pin_num].GPIO->PUPDR |= 0x00 << (PINS_[pin_num].pin * 2); 	/* Enable Pull-up resister by setting bit 0x01 */

	int out = 0;
 8000e04:	2300      	movs	r3, #0
 8000e06:	60fb      	str	r3, [r7, #12]

 	if(PINS_[pin_num].GPIO->IDR & (0x01 << PINS_[pin_num].pin)) {
 8000e08:	4910      	ldr	r1, [pc, #64]	; (8000e4c <digitalRead+0x50>)
 8000e0a:	687a      	ldr	r2, [r7, #4]
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	4413      	add	r3, r2
 8000e12:	00db      	lsls	r3, r3, #3
 8000e14:	440b      	add	r3, r1
 8000e16:	3310      	adds	r3, #16
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	6919      	ldr	r1, [r3, #16]
 8000e1c:	480b      	ldr	r0, [pc, #44]	; (8000e4c <digitalRead+0x50>)
 8000e1e:	687a      	ldr	r2, [r7, #4]
 8000e20:	4613      	mov	r3, r2
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	4413      	add	r3, r2
 8000e26:	00db      	lsls	r3, r3, #3
 8000e28:	4403      	add	r3, r0
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	400b      	ands	r3, r1
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <digitalRead+0x40>
 		out = 1;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	60fb      	str	r3, [r7, #12]
 	}

	return out;
 8000e3c:	68fb      	ldr	r3, [r7, #12]
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3714      	adds	r7, #20
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	200000b4 	.word	0x200000b4

08000e50 <digitalWrite>:


void digitalWrite(int pin, int logic) {
 8000e50:	b490      	push	{r4, r7}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	6039      	str	r1, [r7, #0]
	//RCC->AHB1ENR |= PINS_[pin].clock; 						/* Enable Port Clock */
	//PINS_[pin].GPIO->MODER &= ~PINS_[pin].pin_clear_mode; 	/* Clear Mode */
	//PINS_[pin].GPIO->MODER |= PINS_[pin].pin_out_mode;		/* Set Mode to Output */

	if(logic) {
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d022      	beq.n	8000ea6 <digitalWrite+0x56>
		PINS_[pin].GPIO->BSRR |= 0x01 << PINS_[pin].pin;
 8000e60:	4925      	ldr	r1, [pc, #148]	; (8000ef8 <digitalWrite+0xa8>)
 8000e62:	687a      	ldr	r2, [r7, #4]
 8000e64:	4613      	mov	r3, r2
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	4413      	add	r3, r2
 8000e6a:	00db      	lsls	r3, r3, #3
 8000e6c:	440b      	add	r3, r1
 8000e6e:	3310      	adds	r3, #16
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	6999      	ldr	r1, [r3, #24]
 8000e74:	4820      	ldr	r0, [pc, #128]	; (8000ef8 <digitalWrite+0xa8>)
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	4613      	mov	r3, r2
 8000e7a:	005b      	lsls	r3, r3, #1
 8000e7c:	4413      	add	r3, r2
 8000e7e:	00db      	lsls	r3, r3, #3
 8000e80:	4403      	add	r3, r0
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2201      	movs	r2, #1
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	461c      	mov	r4, r3
 8000e8c:	481a      	ldr	r0, [pc, #104]	; (8000ef8 <digitalWrite+0xa8>)
 8000e8e:	687a      	ldr	r2, [r7, #4]
 8000e90:	4613      	mov	r3, r2
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	4413      	add	r3, r2
 8000e96:	00db      	lsls	r3, r3, #3
 8000e98:	4403      	add	r3, r0
 8000e9a:	3310      	adds	r3, #16
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	ea41 0204 	orr.w	r2, r1, r4
 8000ea2:	619a      	str	r2, [r3, #24]
	}
	else {
		PINS_[pin].GPIO->BSRR |= 0x01 << (PINS_[pin].pin + 16);
	}

}
 8000ea4:	e022      	b.n	8000eec <digitalWrite+0x9c>
		PINS_[pin].GPIO->BSRR |= 0x01 << (PINS_[pin].pin + 16);
 8000ea6:	4914      	ldr	r1, [pc, #80]	; (8000ef8 <digitalWrite+0xa8>)
 8000ea8:	687a      	ldr	r2, [r7, #4]
 8000eaa:	4613      	mov	r3, r2
 8000eac:	005b      	lsls	r3, r3, #1
 8000eae:	4413      	add	r3, r2
 8000eb0:	00db      	lsls	r3, r3, #3
 8000eb2:	440b      	add	r3, r1
 8000eb4:	3310      	adds	r3, #16
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	6999      	ldr	r1, [r3, #24]
 8000eba:	480f      	ldr	r0, [pc, #60]	; (8000ef8 <digitalWrite+0xa8>)
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	4613      	mov	r3, r2
 8000ec0:	005b      	lsls	r3, r3, #1
 8000ec2:	4413      	add	r3, r2
 8000ec4:	00db      	lsls	r3, r3, #3
 8000ec6:	4403      	add	r3, r0
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	3310      	adds	r3, #16
 8000ecc:	2201      	movs	r2, #1
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	461c      	mov	r4, r3
 8000ed4:	4808      	ldr	r0, [pc, #32]	; (8000ef8 <digitalWrite+0xa8>)
 8000ed6:	687a      	ldr	r2, [r7, #4]
 8000ed8:	4613      	mov	r3, r2
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	4413      	add	r3, r2
 8000ede:	00db      	lsls	r3, r3, #3
 8000ee0:	4403      	add	r3, r0
 8000ee2:	3310      	adds	r3, #16
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	ea41 0204 	orr.w	r2, r1, r4
 8000eea:	619a      	str	r2, [r3, #24]
}
 8000eec:	bf00      	nop
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bc90      	pop	{r4, r7}
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	200000b4 	.word	0x200000b4

08000efc <reset_pins>:

void reset_pins() {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
	int i;
	for(i = 1; i < 63; i++) {
 8000f02:	2301      	movs	r3, #1
 8000f04:	607b      	str	r3, [r7, #4]
 8000f06:	e007      	b.n	8000f18 <reset_pins+0x1c>
		configure_output(i, LOW);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fc06 	bl	800071e <configure_output>
	for(i = 1; i < 63; i++) {
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	3301      	adds	r3, #1
 8000f16:	607b      	str	r3, [r7, #4]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2b3e      	cmp	r3, #62	; 0x3e
 8000f1c:	ddf4      	ble.n	8000f08 <reset_pins+0xc>
	}
}
 8000f1e:	bf00      	nop
 8000f20:	bf00      	nop
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <command_read>:

/********************************************************/
//SERIAL
/********************************************************/

int command_read(unsigned char data[]) {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive(&huart2, data, 3, 1000); //Changed from 10000 & while loop
 8000f30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f34:	2203      	movs	r2, #3
 8000f36:	6879      	ldr	r1, [r7, #4]
 8000f38:	4803      	ldr	r0, [pc, #12]	; (8000f48 <command_read+0x20>)
 8000f3a:	f002 fc3c 	bl	80037b6 <HAL_UART_Receive>
	return 0;
 8000f3e:	2300      	movs	r3, #0
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	20000070 	.word	0x20000070

08000f4c <command_write>:

int command_write(unsigned int pin, unsigned int result, unsigned int test) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	607a      	str	r2, [r7, #4]
	//Write
	unsigned char data[3];
	crc_encode(data, pin, result, test);
 8000f58:	f107 0014 	add.w	r0, r7, #20
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	68ba      	ldr	r2, [r7, #8]
 8000f60:	68f9      	ldr	r1, [r7, #12]
 8000f62:	f000 f80f 	bl	8000f84 <crc_encode>
	HAL_UART_Transmit(&huart2, data, 3, 1000); //changed from 100
 8000f66:	f107 0114 	add.w	r1, r7, #20
 8000f6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f6e:	2203      	movs	r2, #3
 8000f70:	4803      	ldr	r0, [pc, #12]	; (8000f80 <command_write+0x34>)
 8000f72:	f002 fb8e 	bl	8003692 <HAL_UART_Transmit>
	return 0;
 8000f76:	2300      	movs	r3, #0
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3718      	adds	r7, #24
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	20000070 	.word	0x20000070

08000f84 <crc_encode>:

int crc_encode(unsigned char data[], unsigned int pin, unsigned int result, unsigned int test) {
 8000f84:	b480      	push	{r7}
 8000f86:	b089      	sub	sp, #36	; 0x24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
 8000f90:	603b      	str	r3, [r7, #0]
	// Find the data
	unsigned long int crc_packet = ((pin << 16) & 0xFF0000) + ((result << 8) & 0xFF00) + ((test << 4) & 0xF0);
 8000f92:	68bb      	ldr	r3, [r7, #8]
 8000f94:	041b      	lsls	r3, r3, #16
 8000f96:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	021b      	lsls	r3, r3, #8
 8000f9e:	b29b      	uxth	r3, r3
 8000fa0:	431a      	orrs	r2, r3
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	011b      	lsls	r3, r3, #4
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	4413      	add	r3, r2
 8000faa:	61fb      	str	r3, [r7, #28]

	// Calculate CRC Number
	unsigned int remainder = crc_packet % CRC_KEY;
 8000fac:	69fa      	ldr	r2, [r7, #28]
 8000fae:	4b14      	ldr	r3, [pc, #80]	; (8001000 <crc_encode+0x7c>)
 8000fb0:	fba3 1302 	umull	r1, r3, r3, r2
 8000fb4:	0899      	lsrs	r1, r3, #2
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	440b      	add	r3, r1
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	61bb      	str	r3, [r7, #24]
	unsigned int crc = CRC_KEY - remainder;
 8000fc0:	69bb      	ldr	r3, [r7, #24]
 8000fc2:	f1c3 0305 	rsb	r3, r3, #5
 8000fc6:	617b      	str	r3, [r7, #20]

	crc_packet += crc;
 8000fc8:	69fa      	ldr	r2, [r7, #28]
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	4413      	add	r3, r2
 8000fce:	61fb      	str	r3, [r7, #28]

	data[0] = ((crc_packet >> 16)) & 0xFF;
 8000fd0:	69fb      	ldr	r3, [r7, #28]
 8000fd2:	0c1b      	lsrs	r3, r3, #16
 8000fd4:	b2da      	uxtb	r2, r3
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	701a      	strb	r2, [r3, #0]
	data[1] = ((crc_packet >> 8)) & 0xFF;
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	0a1a      	lsrs	r2, r3, #8
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	b2d2      	uxtb	r2, r2
 8000fe4:	701a      	strb	r2, [r3, #0]
	data[2] = ((crc_packet) & 0xFF);
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	3302      	adds	r3, #2
 8000fea:	69fa      	ldr	r2, [r7, #28]
 8000fec:	b2d2      	uxtb	r2, r2
 8000fee:	701a      	strb	r2, [r3, #0]

	return 0;
 8000ff0:	2300      	movs	r3, #0
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3724      	adds	r7, #36	; 0x24
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	cccccccd 	.word	0xcccccccd

08001004 <crc_decode>:


int crc_decode(unsigned char data[]) {
 8001004:	b480      	push	{r7}
 8001006:	b085      	sub	sp, #20
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]

	// Find the data
	unsigned long int crc_packet = (((unsigned long int)data[0] << 16) & 0xFF0000)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	041b      	lsls	r3, r3, #16
 8001012:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
			+ (((unsigned long int)data[1] << 8) & 0xFF00) + (((unsigned long int)data[2]));
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3301      	adds	r3, #1
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	021b      	lsls	r3, r3, #8
 800101e:	b29b      	uxth	r3, r3
 8001020:	4313      	orrs	r3, r2
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	3202      	adds	r2, #2
 8001026:	7812      	ldrb	r2, [r2, #0]
	unsigned long int crc_packet = (((unsigned long int)data[0] << 16) & 0xFF0000)
 8001028:	4413      	add	r3, r2
 800102a:	60fb      	str	r3, [r7, #12]

	if(crc_packet % CRC_KEY) {
 800102c:	68f9      	ldr	r1, [r7, #12]
 800102e:	4b0d      	ldr	r3, [pc, #52]	; (8001064 <crc_decode+0x60>)
 8001030:	fba3 2301 	umull	r2, r3, r3, r1
 8001034:	089a      	lsrs	r2, r3, #2
 8001036:	4613      	mov	r3, r2
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	4413      	add	r3, r2
 800103c:	1aca      	subs	r2, r1, r3
 800103e:	2a00      	cmp	r2, #0
 8001040:	d001      	beq.n	8001046 <crc_decode+0x42>
		return 0;
 8001042:	2300      	movs	r3, #0
 8001044:	e008      	b.n	8001058 <crc_decode+0x54>
	}

	data[2] = (data[2] & 0xF0) >> 4;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	3302      	adds	r3, #2
 800104a:	781a      	ldrb	r2, [r3, #0]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3302      	adds	r3, #2
 8001050:	0912      	lsrs	r2, r2, #4
 8001052:	b2d2      	uxtb	r2, r2
 8001054:	701a      	strb	r2, [r3, #0]

	return 1;
 8001056:	2301      	movs	r3, #1
}
 8001058:	4618      	mov	r0, r3
 800105a:	3714      	adds	r7, #20
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	cccccccd 	.word	0xcccccccd

08001068 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b094      	sub	sp, #80	; 0x50
 800106c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800106e:	f107 0320 	add.w	r3, r7, #32
 8001072:	2230      	movs	r2, #48	; 0x30
 8001074:	2100      	movs	r1, #0
 8001076:	4618      	mov	r0, r3
 8001078:	f002 ff46 	bl	8003f08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800107c:	f107 030c 	add.w	r3, r7, #12
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800108c:	2300      	movs	r3, #0
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	4b28      	ldr	r3, [pc, #160]	; (8001134 <SystemClock_Config+0xcc>)
 8001092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001094:	4a27      	ldr	r2, [pc, #156]	; (8001134 <SystemClock_Config+0xcc>)
 8001096:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800109a:	6413      	str	r3, [r2, #64]	; 0x40
 800109c:	4b25      	ldr	r3, [pc, #148]	; (8001134 <SystemClock_Config+0xcc>)
 800109e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010a4:	60bb      	str	r3, [r7, #8]
 80010a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010a8:	2300      	movs	r3, #0
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	4b22      	ldr	r3, [pc, #136]	; (8001138 <SystemClock_Config+0xd0>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a21      	ldr	r2, [pc, #132]	; (8001138 <SystemClock_Config+0xd0>)
 80010b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010b6:	6013      	str	r3, [r2, #0]
 80010b8:	4b1f      	ldr	r3, [pc, #124]	; (8001138 <SystemClock_Config+0xd0>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010c0:	607b      	str	r3, [r7, #4]
 80010c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010c4:	2302      	movs	r3, #2
 80010c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010c8:	2301      	movs	r3, #1
 80010ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010cc:	2310      	movs	r3, #16
 80010ce:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010d0:	2302      	movs	r3, #2
 80010d2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010d4:	2300      	movs	r3, #0
 80010d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80010d8:	2310      	movs	r3, #16
 80010da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80010dc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80010e0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80010e2:	2304      	movs	r3, #4
 80010e4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010e6:	2304      	movs	r3, #4
 80010e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ea:	f107 0320 	add.w	r3, r7, #32
 80010ee:	4618      	mov	r0, r3
 80010f0:	f001 fdea 	bl	8002cc8 <HAL_RCC_OscConfig>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <SystemClock_Config+0x96>
  {
    Error_Handler();
 80010fa:	f000 f91f 	bl	800133c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010fe:	230f      	movs	r3, #15
 8001100:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001102:	2302      	movs	r3, #2
 8001104:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800110a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800110e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001110:	2300      	movs	r3, #0
 8001112:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001114:	f107 030c 	add.w	r3, r7, #12
 8001118:	2102      	movs	r1, #2
 800111a:	4618      	mov	r0, r3
 800111c:	f002 f84c 	bl	80031b8 <HAL_RCC_ClockConfig>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001126:	f000 f909 	bl	800133c <Error_Handler>
  }
}
 800112a:	bf00      	nop
 800112c:	3750      	adds	r7, #80	; 0x50
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40023800 	.word	0x40023800
 8001138:	40007000 	.word	0x40007000

0800113c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001142:	463b      	mov	r3, r7
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800114e:	4b21      	ldr	r3, [pc, #132]	; (80011d4 <MX_ADC1_Init+0x98>)
 8001150:	4a21      	ldr	r2, [pc, #132]	; (80011d8 <MX_ADC1_Init+0x9c>)
 8001152:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001154:	4b1f      	ldr	r3, [pc, #124]	; (80011d4 <MX_ADC1_Init+0x98>)
 8001156:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800115a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800115c:	4b1d      	ldr	r3, [pc, #116]	; (80011d4 <MX_ADC1_Init+0x98>)
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001162:	4b1c      	ldr	r3, [pc, #112]	; (80011d4 <MX_ADC1_Init+0x98>)
 8001164:	2200      	movs	r2, #0
 8001166:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001168:	4b1a      	ldr	r3, [pc, #104]	; (80011d4 <MX_ADC1_Init+0x98>)
 800116a:	2200      	movs	r2, #0
 800116c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800116e:	4b19      	ldr	r3, [pc, #100]	; (80011d4 <MX_ADC1_Init+0x98>)
 8001170:	2200      	movs	r2, #0
 8001172:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001176:	4b17      	ldr	r3, [pc, #92]	; (80011d4 <MX_ADC1_Init+0x98>)
 8001178:	2200      	movs	r2, #0
 800117a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800117c:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <MX_ADC1_Init+0x98>)
 800117e:	4a17      	ldr	r2, [pc, #92]	; (80011dc <MX_ADC1_Init+0xa0>)
 8001180:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001182:	4b14      	ldr	r3, [pc, #80]	; (80011d4 <MX_ADC1_Init+0x98>)
 8001184:	2200      	movs	r2, #0
 8001186:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001188:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <MX_ADC1_Init+0x98>)
 800118a:	2201      	movs	r2, #1
 800118c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800118e:	4b11      	ldr	r3, [pc, #68]	; (80011d4 <MX_ADC1_Init+0x98>)
 8001190:	2200      	movs	r2, #0
 8001192:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001196:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <MX_ADC1_Init+0x98>)
 8001198:	2201      	movs	r2, #1
 800119a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800119c:	480d      	ldr	r0, [pc, #52]	; (80011d4 <MX_ADC1_Init+0x98>)
 800119e:	f000 ffc7 	bl	8002130 <HAL_ADC_Init>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80011a8:	f000 f8c8 	bl	800133c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011ac:	2301      	movs	r3, #1
 80011ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011b0:	2301      	movs	r3, #1
 80011b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011b4:	2300      	movs	r3, #0
 80011b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011b8:	463b      	mov	r3, r7
 80011ba:	4619      	mov	r1, r3
 80011bc:	4805      	ldr	r0, [pc, #20]	; (80011d4 <MX_ADC1_Init+0x98>)
 80011be:	f000 fffb 	bl	80021b8 <HAL_ADC_ConfigChannel>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80011c8:	f000 f8b8 	bl	800133c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011cc:	bf00      	nop
 80011ce:	3710      	adds	r7, #16
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000028 	.word	0x20000028
 80011d8:	40012000 	.word	0x40012000
 80011dc:	0f000001 	.word	0x0f000001

080011e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011e4:	4b11      	ldr	r3, [pc, #68]	; (800122c <MX_USART2_UART_Init+0x4c>)
 80011e6:	4a12      	ldr	r2, [pc, #72]	; (8001230 <MX_USART2_UART_Init+0x50>)
 80011e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011ea:	4b10      	ldr	r3, [pc, #64]	; (800122c <MX_USART2_UART_Init+0x4c>)
 80011ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011f2:	4b0e      	ldr	r3, [pc, #56]	; (800122c <MX_USART2_UART_Init+0x4c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011f8:	4b0c      	ldr	r3, [pc, #48]	; (800122c <MX_USART2_UART_Init+0x4c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011fe:	4b0b      	ldr	r3, [pc, #44]	; (800122c <MX_USART2_UART_Init+0x4c>)
 8001200:	2200      	movs	r2, #0
 8001202:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001204:	4b09      	ldr	r3, [pc, #36]	; (800122c <MX_USART2_UART_Init+0x4c>)
 8001206:	220c      	movs	r2, #12
 8001208:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800120a:	4b08      	ldr	r3, [pc, #32]	; (800122c <MX_USART2_UART_Init+0x4c>)
 800120c:	2200      	movs	r2, #0
 800120e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001210:	4b06      	ldr	r3, [pc, #24]	; (800122c <MX_USART2_UART_Init+0x4c>)
 8001212:	2200      	movs	r2, #0
 8001214:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001216:	4805      	ldr	r0, [pc, #20]	; (800122c <MX_USART2_UART_Init+0x4c>)
 8001218:	f002 f9ee 	bl	80035f8 <HAL_UART_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001222:	f000 f88b 	bl	800133c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000070 	.word	0x20000070
 8001230:	40004400 	.word	0x40004400

08001234 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08a      	sub	sp, #40	; 0x28
 8001238:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123a:	f107 0314 	add.w	r3, r7, #20
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	605a      	str	r2, [r3, #4]
 8001244:	609a      	str	r2, [r3, #8]
 8001246:	60da      	str	r2, [r3, #12]
 8001248:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	613b      	str	r3, [r7, #16]
 800124e:	4b38      	ldr	r3, [pc, #224]	; (8001330 <MX_GPIO_Init+0xfc>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	4a37      	ldr	r2, [pc, #220]	; (8001330 <MX_GPIO_Init+0xfc>)
 8001254:	f043 0304 	orr.w	r3, r3, #4
 8001258:	6313      	str	r3, [r2, #48]	; 0x30
 800125a:	4b35      	ldr	r3, [pc, #212]	; (8001330 <MX_GPIO_Init+0xfc>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	f003 0304 	and.w	r3, r3, #4
 8001262:	613b      	str	r3, [r7, #16]
 8001264:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	4b31      	ldr	r3, [pc, #196]	; (8001330 <MX_GPIO_Init+0xfc>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	4a30      	ldr	r2, [pc, #192]	; (8001330 <MX_GPIO_Init+0xfc>)
 8001270:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001274:	6313      	str	r3, [r2, #48]	; 0x30
 8001276:	4b2e      	ldr	r3, [pc, #184]	; (8001330 <MX_GPIO_Init+0xfc>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	60bb      	str	r3, [r7, #8]
 8001286:	4b2a      	ldr	r3, [pc, #168]	; (8001330 <MX_GPIO_Init+0xfc>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	4a29      	ldr	r2, [pc, #164]	; (8001330 <MX_GPIO_Init+0xfc>)
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	6313      	str	r3, [r2, #48]	; 0x30
 8001292:	4b27      	ldr	r3, [pc, #156]	; (8001330 <MX_GPIO_Init+0xfc>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	f003 0301 	and.w	r3, r3, #1
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]
 80012a2:	4b23      	ldr	r3, [pc, #140]	; (8001330 <MX_GPIO_Init+0xfc>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	4a22      	ldr	r2, [pc, #136]	; (8001330 <MX_GPIO_Init+0xfc>)
 80012a8:	f043 0302 	orr.w	r3, r3, #2
 80012ac:	6313      	str	r3, [r2, #48]	; 0x30
 80012ae:	4b20      	ldr	r3, [pc, #128]	; (8001330 <MX_GPIO_Init+0xfc>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	f003 0302 	and.w	r3, r3, #2
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80012ba:	2200      	movs	r2, #0
 80012bc:	2120      	movs	r1, #32
 80012be:	481d      	ldr	r0, [pc, #116]	; (8001334 <MX_GPIO_Init+0x100>)
 80012c0:	f001 fc3e 	bl	8002b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012ca:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80012ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	4619      	mov	r1, r3
 80012da:	4817      	ldr	r0, [pc, #92]	; (8001338 <MX_GPIO_Init+0x104>)
 80012dc:	f001 faac 	bl	8002838 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012e0:	2301      	movs	r3, #1
 80012e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012e4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ee:	f107 0314 	add.w	r3, r7, #20
 80012f2:	4619      	mov	r1, r3
 80012f4:	480f      	ldr	r0, [pc, #60]	; (8001334 <MX_GPIO_Init+0x100>)
 80012f6:	f001 fa9f 	bl	8002838 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80012fa:	2320      	movs	r3, #32
 80012fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012fe:	2301      	movs	r3, #1
 8001300:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001306:	2300      	movs	r3, #0
 8001308:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800130a:	f107 0314 	add.w	r3, r7, #20
 800130e:	4619      	mov	r1, r3
 8001310:	4808      	ldr	r0, [pc, #32]	; (8001334 <MX_GPIO_Init+0x100>)
 8001312:	f001 fa91 	bl	8002838 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001316:	2200      	movs	r2, #0
 8001318:	2100      	movs	r1, #0
 800131a:	2006      	movs	r0, #6
 800131c:	f001 fa55 	bl	80027ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001320:	2006      	movs	r0, #6
 8001322:	f001 fa6e 	bl	8002802 <HAL_NVIC_EnableIRQ>

}
 8001326:	bf00      	nop
 8001328:	3728      	adds	r7, #40	; 0x28
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40023800 	.word	0x40023800
 8001334:	40020000 	.word	0x40020000
 8001338:	40020800 	.word	0x40020800

0800133c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001340:	b672      	cpsid	i
}
 8001342:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001344:	e7fe      	b.n	8001344 <Error_Handler+0x8>

08001346 <delay>:
#include "main.h"
#include "setup.h"


//Basic Delay
void delay(int n) {
 8001346:	b480      	push	{r7}
 8001348:	b085      	sub	sp, #20
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
	int i;
	for(; n > 0; n--) {
 800134e:	e00d      	b.n	800136c <delay+0x26>
		for(i =0; i < 3195; i++);
 8001350:	2300      	movs	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]
 8001354:	e002      	b.n	800135c <delay+0x16>
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	3301      	adds	r3, #1
 800135a:	60fb      	str	r3, [r7, #12]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	f640 427a 	movw	r2, #3194	; 0xc7a
 8001362:	4293      	cmp	r3, r2
 8001364:	ddf7      	ble.n	8001356 <delay+0x10>
	for(; n > 0; n--) {
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	3b01      	subs	r3, #1
 800136a:	607b      	str	r3, [r7, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2b00      	cmp	r3, #0
 8001370:	dcee      	bgt.n	8001350 <delay+0xa>
	}

}
 8001372:	bf00      	nop
 8001374:	bf00      	nop
 8001376:	3714      	adds	r7, #20
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <pin_set>:

struct pin pin_set(uint32_t pin, uint32_t clock, GPIO_TypeDef * gpio,  uint8_t pin_id) {
 8001380:	b4b0      	push	{r4, r5, r7}
 8001382:	b08b      	sub	sp, #44	; 0x2c
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
 800138c:	603b      	str	r3, [r7, #0]

	struct pin P;
	P.pin = pin;
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	613b      	str	r3, [r7, #16]
	P.pin_id = pin_id;
 8001392:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001396:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	P.clock = clock;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	61fb      	str	r3, [r7, #28]
	P.GPIO = gpio;
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	623b      	str	r3, [r7, #32]


	return P;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	461d      	mov	r5, r3
 80013a6:	f107 0410 	add.w	r4, r7, #16
 80013aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013ae:	e894 0003 	ldmia.w	r4, {r0, r1}
 80013b2:	e885 0003 	stmia.w	r5, {r0, r1}
}
 80013b6:	68f8      	ldr	r0, [r7, #12]
 80013b8:	372c      	adds	r7, #44	; 0x2c
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bcb0      	pop	{r4, r5, r7}
 80013be:	4770      	bx	lr

080013c0 <init_pins>:


//Initialize pin struct array
void init_pins(struct pin pins[]) {
 80013c0:	b5b0      	push	{r4, r5, r7, lr}
 80013c2:	b08a      	sub	sp, #40	; 0x28
 80013c4:	af02      	add	r7, sp, #8
 80013c6:	61f8      	str	r0, [r7, #28]

	//Pin 0 Example | PA5
	pins[0] = pin_set(0x05, 0x01, GPIOA, 0);
 80013c8:	69fc      	ldr	r4, [r7, #28]
 80013ca:	4638      	mov	r0, r7
 80013cc:	2300      	movs	r3, #0
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	4bc9      	ldr	r3, [pc, #804]	; (80016f8 <init_pins+0x338>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	2105      	movs	r1, #5
 80013d6:	f7ff ffd3 	bl	8001380 <pin_set>
 80013da:	4625      	mov	r5, r4
 80013dc:	463c      	mov	r4, r7
 80013de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80013e6:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 1 | PD2
	pins[1] = pin_set(0x02, 0x08, GPIOD, 1);
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	f103 0418 	add.w	r4, r3, #24
 80013f0:	4638      	mov	r0, r7
 80013f2:	2301      	movs	r3, #1
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	4bc1      	ldr	r3, [pc, #772]	; (80016fc <init_pins+0x33c>)
 80013f8:	2208      	movs	r2, #8
 80013fa:	2102      	movs	r1, #2
 80013fc:	f7ff ffc0 	bl	8001380 <pin_set>
 8001400:	4625      	mov	r5, r4
 8001402:	463c      	mov	r4, r7
 8001404:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001406:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001408:	e894 0003 	ldmia.w	r4, {r0, r1}
 800140c:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 2 | PC12
	pins[2] = pin_set(0x0C, 0x04, GPIOC, 2);
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8001416:	4638      	mov	r0, r7
 8001418:	2302      	movs	r3, #2
 800141a:	9300      	str	r3, [sp, #0]
 800141c:	4bb8      	ldr	r3, [pc, #736]	; (8001700 <init_pins+0x340>)
 800141e:	2204      	movs	r2, #4
 8001420:	210c      	movs	r1, #12
 8001422:	f7ff ffad 	bl	8001380 <pin_set>
 8001426:	4625      	mov	r5, r4
 8001428:	463c      	mov	r4, r7
 800142a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800142c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800142e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001432:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 3 | PC11
	pins[3] = pin_set(0x0B, 0x04, GPIOC, 3);
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	f103 0448 	add.w	r4, r3, #72	; 0x48
 800143c:	4638      	mov	r0, r7
 800143e:	2303      	movs	r3, #3
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	4baf      	ldr	r3, [pc, #700]	; (8001700 <init_pins+0x340>)
 8001444:	2204      	movs	r2, #4
 8001446:	210b      	movs	r1, #11
 8001448:	f7ff ff9a 	bl	8001380 <pin_set>
 800144c:	4625      	mov	r5, r4
 800144e:	463c      	mov	r4, r7
 8001450:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001452:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001454:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001458:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 4 | PC10
	pins[4] = pin_set(0x0A, 0x04, GPIOC, 4);
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	f103 0460 	add.w	r4, r3, #96	; 0x60
 8001462:	4638      	mov	r0, r7
 8001464:	2304      	movs	r3, #4
 8001466:	9300      	str	r3, [sp, #0]
 8001468:	4ba5      	ldr	r3, [pc, #660]	; (8001700 <init_pins+0x340>)
 800146a:	2204      	movs	r2, #4
 800146c:	210a      	movs	r1, #10
 800146e:	f7ff ff87 	bl	8001380 <pin_set>
 8001472:	4625      	mov	r5, r4
 8001474:	463c      	mov	r4, r7
 8001476:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001478:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800147a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800147e:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 5 | PB8
	pins[5] = pin_set(0x08, 0x02, GPIOB, 5);
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	f103 0478 	add.w	r4, r3, #120	; 0x78
 8001488:	4638      	mov	r0, r7
 800148a:	2305      	movs	r3, #5
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	4b9d      	ldr	r3, [pc, #628]	; (8001704 <init_pins+0x344>)
 8001490:	2202      	movs	r2, #2
 8001492:	2108      	movs	r1, #8
 8001494:	f7ff ff74 	bl	8001380 <pin_set>
 8001498:	4625      	mov	r5, r4
 800149a:	463c      	mov	r4, r7
 800149c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800149e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014a0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014a4:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 6 | PC6
	pins[6] = pin_set(0x06, 0x04, GPIOC, 6);
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	f103 0490 	add.w	r4, r3, #144	; 0x90
 80014ae:	4638      	mov	r0, r7
 80014b0:	2306      	movs	r3, #6
 80014b2:	9300      	str	r3, [sp, #0]
 80014b4:	4b92      	ldr	r3, [pc, #584]	; (8001700 <init_pins+0x340>)
 80014b6:	2204      	movs	r2, #4
 80014b8:	2106      	movs	r1, #6
 80014ba:	f7ff ff61 	bl	8001380 <pin_set>
 80014be:	4625      	mov	r5, r4
 80014c0:	463c      	mov	r4, r7
 80014c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014c6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014ca:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 7 | PC9
	pins[7] = pin_set(0x09, 0x04, GPIOC, 7);
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	f103 04a8 	add.w	r4, r3, #168	; 0xa8
 80014d4:	4638      	mov	r0, r7
 80014d6:	2307      	movs	r3, #7
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	4b89      	ldr	r3, [pc, #548]	; (8001700 <init_pins+0x340>)
 80014dc:	2204      	movs	r2, #4
 80014de:	2109      	movs	r1, #9
 80014e0:	f7ff ff4e 	bl	8001380 <pin_set>
 80014e4:	4625      	mov	r5, r4
 80014e6:	463c      	mov	r4, r7
 80014e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014ec:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014f0:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 8 | PC8
	pins[8] = pin_set(0x08, 0x04, GPIOC, 8);
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	f103 04c0 	add.w	r4, r3, #192	; 0xc0
 80014fa:	4638      	mov	r0, r7
 80014fc:	2308      	movs	r3, #8
 80014fe:	9300      	str	r3, [sp, #0]
 8001500:	4b7f      	ldr	r3, [pc, #508]	; (8001700 <init_pins+0x340>)
 8001502:	2204      	movs	r2, #4
 8001504:	2108      	movs	r1, #8
 8001506:	f7ff ff3b 	bl	8001380 <pin_set>
 800150a:	4625      	mov	r5, r4
 800150c:	463c      	mov	r4, r7
 800150e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001510:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001512:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001516:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 9 | REF
	pins[9] = pin_set(0x00, 0x00, GPIOA, 9);
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	f103 04d8 	add.w	r4, r3, #216	; 0xd8
 8001520:	4638      	mov	r0, r7
 8001522:	2309      	movs	r3, #9
 8001524:	9300      	str	r3, [sp, #0]
 8001526:	4b74      	ldr	r3, [pc, #464]	; (80016f8 <init_pins+0x338>)
 8001528:	2200      	movs	r2, #0
 800152a:	2100      	movs	r1, #0
 800152c:	f7ff ff28 	bl	8001380 <pin_set>
 8001530:	4625      	mov	r5, r4
 8001532:	463c      	mov	r4, r7
 8001534:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001536:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001538:	e894 0003 	ldmia.w	r4, {r0, r1}
 800153c:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 10 | BOOT0
	pins[10] = pin_set(0x00, 0x00, GPIOA, 10);
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	f103 04f0 	add.w	r4, r3, #240	; 0xf0
 8001546:	4638      	mov	r0, r7
 8001548:	230a      	movs	r3, #10
 800154a:	9300      	str	r3, [sp, #0]
 800154c:	4b6a      	ldr	r3, [pc, #424]	; (80016f8 <init_pins+0x338>)
 800154e:	2200      	movs	r2, #0
 8001550:	2100      	movs	r1, #0
 8001552:	f7ff ff15 	bl	8001380 <pin_set>
 8001556:	4625      	mov	r5, r4
 8001558:	463c      	mov	r4, r7
 800155a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800155c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800155e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001562:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 11 | E5V
	pins[11] = pin_set(0x00, 0x00, GPIOA, 11);
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	f503 7484 	add.w	r4, r3, #264	; 0x108
 800156c:	4638      	mov	r0, r7
 800156e:	230b      	movs	r3, #11
 8001570:	9300      	str	r3, [sp, #0]
 8001572:	4b61      	ldr	r3, [pc, #388]	; (80016f8 <init_pins+0x338>)
 8001574:	2200      	movs	r2, #0
 8001576:	2100      	movs	r1, #0
 8001578:	f7ff ff02 	bl	8001380 <pin_set>
 800157c:	4625      	mov	r5, r4
 800157e:	463c      	mov	r4, r7
 8001580:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001582:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001584:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001588:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 12 | VDD
	pins[12] = pin_set(0x00, 0x00, GPIOA, 12);
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	f503 7490 	add.w	r4, r3, #288	; 0x120
 8001592:	4638      	mov	r0, r7
 8001594:	230c      	movs	r3, #12
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	4b57      	ldr	r3, [pc, #348]	; (80016f8 <init_pins+0x338>)
 800159a:	2200      	movs	r2, #0
 800159c:	2100      	movs	r1, #0
 800159e:	f7ff feef 	bl	8001380 <pin_set>
 80015a2:	4625      	mov	r5, r4
 80015a4:	463c      	mov	r4, r7
 80015a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015aa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015ae:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 13 | AVDD
	pins[13] = pin_set(0x00, 0x00, GPIOA, 13);
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	f503 749c 	add.w	r4, r3, #312	; 0x138
 80015b8:	4638      	mov	r0, r7
 80015ba:	230d      	movs	r3, #13
 80015bc:	9300      	str	r3, [sp, #0]
 80015be:	4b4e      	ldr	r3, [pc, #312]	; (80016f8 <init_pins+0x338>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	2100      	movs	r1, #0
 80015c4:	f7ff fedc 	bl	8001380 <pin_set>
 80015c8:	4625      	mov	r5, r4
 80015ca:	463c      	mov	r4, r7
 80015cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015d0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015d4:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 14 | U5V
	pins[14] = pin_set(0x00, 0x00, GPIOA, 14);
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	f503 74a8 	add.w	r4, r3, #336	; 0x150
 80015de:	4638      	mov	r0, r7
 80015e0:	230e      	movs	r3, #14
 80015e2:	9300      	str	r3, [sp, #0]
 80015e4:	4b44      	ldr	r3, [pc, #272]	; (80016f8 <init_pins+0x338>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	2100      	movs	r1, #0
 80015ea:	f7ff fec9 	bl	8001380 <pin_set>
 80015ee:	4625      	mov	r5, r4
 80015f0:	463c      	mov	r4, r7
 80015f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015f6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015fa:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 15 | PB9
	pins[15] = pin_set(0x09, 0x04, GPIOB, 15);
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	f503 74b4 	add.w	r4, r3, #360	; 0x168
 8001604:	4638      	mov	r0, r7
 8001606:	230f      	movs	r3, #15
 8001608:	9300      	str	r3, [sp, #0]
 800160a:	4b3e      	ldr	r3, [pc, #248]	; (8001704 <init_pins+0x344>)
 800160c:	2204      	movs	r2, #4
 800160e:	2109      	movs	r1, #9
 8001610:	f7ff feb6 	bl	8001380 <pin_set>
 8001614:	4625      	mov	r5, r4
 8001616:	463c      	mov	r4, r7
 8001618:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800161a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800161c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001620:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 16 | PC5
	pins[16] = pin_set(0x05, 0x04, GPIOC, 16);
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	f503 74c0 	add.w	r4, r3, #384	; 0x180
 800162a:	4638      	mov	r0, r7
 800162c:	2310      	movs	r3, #16
 800162e:	9300      	str	r3, [sp, #0]
 8001630:	4b33      	ldr	r3, [pc, #204]	; (8001700 <init_pins+0x340>)
 8001632:	2204      	movs	r2, #4
 8001634:	2105      	movs	r1, #5
 8001636:	f7ff fea3 	bl	8001380 <pin_set>
 800163a:	4625      	mov	r5, r4
 800163c:	463c      	mov	r4, r7
 800163e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001640:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001642:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001646:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 17 | PA14
	pins[17] = pin_set(0x00, 0x01, GPIOA, 17);
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	f503 74cc 	add.w	r4, r3, #408	; 0x198
 8001650:	4638      	mov	r0, r7
 8001652:	2311      	movs	r3, #17
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	4b28      	ldr	r3, [pc, #160]	; (80016f8 <init_pins+0x338>)
 8001658:	2201      	movs	r2, #1
 800165a:	2100      	movs	r1, #0
 800165c:	f7ff fe90 	bl	8001380 <pin_set>
 8001660:	4625      	mov	r5, r4
 8001662:	463c      	mov	r4, r7
 8001664:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001666:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001668:	e894 0003 	ldmia.w	r4, {r0, r1}
 800166c:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 18 | 3V3
	pins[18] = pin_set(0x00, 0x00, GPIOA, 18);
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	f503 74d8 	add.w	r4, r3, #432	; 0x1b0
 8001676:	4638      	mov	r0, r7
 8001678:	2312      	movs	r3, #18
 800167a:	9300      	str	r3, [sp, #0]
 800167c:	4b1e      	ldr	r3, [pc, #120]	; (80016f8 <init_pins+0x338>)
 800167e:	2200      	movs	r2, #0
 8001680:	2100      	movs	r1, #0
 8001682:	f7ff fe7d 	bl	8001380 <pin_set>
 8001686:	4625      	mov	r5, r4
 8001688:	463c      	mov	r4, r7
 800168a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800168c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800168e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001692:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 19 | PA13
	pins[19] = pin_set(0x00, 0x01, GPIOA, 19);
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	f503 74e4 	add.w	r4, r3, #456	; 0x1c8
 800169c:	4638      	mov	r0, r7
 800169e:	2313      	movs	r3, #19
 80016a0:	9300      	str	r3, [sp, #0]
 80016a2:	4b15      	ldr	r3, [pc, #84]	; (80016f8 <init_pins+0x338>)
 80016a4:	2201      	movs	r2, #1
 80016a6:	2100      	movs	r1, #0
 80016a8:	f7ff fe6a 	bl	8001380 <pin_set>
 80016ac:	4625      	mov	r5, r4
 80016ae:	463c      	mov	r4, r7
 80016b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016b4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016b8:	e885 0003 	stmia.w	r5, {r0, r1}


	//Pin 20 | RESET
	pins[20] = pin_set(0x00, 0x00, GPIOA, 20);
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	f503 74f0 	add.w	r4, r3, #480	; 0x1e0
 80016c2:	4638      	mov	r0, r7
 80016c4:	2314      	movs	r3, #20
 80016c6:	9300      	str	r3, [sp, #0]
 80016c8:	4b0b      	ldr	r3, [pc, #44]	; (80016f8 <init_pins+0x338>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	2100      	movs	r1, #0
 80016ce:	f7ff fe57 	bl	8001380 <pin_set>
 80016d2:	4625      	mov	r5, r4
 80016d4:	463c      	mov	r4, r7
 80016d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016da:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016de:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 21 | PA6
	pins[21] = pin_set(0x06, 0x01, GPIOA, 21);
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	f503 74fc 	add.w	r4, r3, #504	; 0x1f8
 80016e8:	4638      	mov	r0, r7
 80016ea:	2315      	movs	r3, #21
 80016ec:	9300      	str	r3, [sp, #0]
 80016ee:	4b02      	ldr	r3, [pc, #8]	; (80016f8 <init_pins+0x338>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	2106      	movs	r1, #6
 80016f4:	e008      	b.n	8001708 <init_pins+0x348>
 80016f6:	bf00      	nop
 80016f8:	40020000 	.word	0x40020000
 80016fc:	40020c00 	.word	0x40020c00
 8001700:	40020800 	.word	0x40020800
 8001704:	40020400 	.word	0x40020400
 8001708:	f7ff fe3a 	bl	8001380 <pin_set>
 800170c:	4625      	mov	r5, r4
 800170e:	463c      	mov	r4, r7
 8001710:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001712:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001714:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001718:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 22 | PA11
	pins[22] = pin_set(0x0B, 0x01, GPIOA, 22);
 800171c:	69fb      	ldr	r3, [r7, #28]
 800171e:	f503 7404 	add.w	r4, r3, #528	; 0x210
 8001722:	4638      	mov	r0, r7
 8001724:	2316      	movs	r3, #22
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	4bc9      	ldr	r3, [pc, #804]	; (8001a50 <init_pins+0x690>)
 800172a:	2201      	movs	r2, #1
 800172c:	210b      	movs	r1, #11
 800172e:	f7ff fe27 	bl	8001380 <pin_set>
 8001732:	4625      	mov	r5, r4
 8001734:	463c      	mov	r4, r7
 8001736:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001738:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800173a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800173e:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 23 | PA5
	pins[23] = pin_set(0x05, 0x01, GPIOA, 23);
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	f503 740a 	add.w	r4, r3, #552	; 0x228
 8001748:	4638      	mov	r0, r7
 800174a:	2317      	movs	r3, #23
 800174c:	9300      	str	r3, [sp, #0]
 800174e:	4bc0      	ldr	r3, [pc, #768]	; (8001a50 <init_pins+0x690>)
 8001750:	2201      	movs	r2, #1
 8001752:	2105      	movs	r1, #5
 8001754:	f7ff fe14 	bl	8001380 <pin_set>
 8001758:	4625      	mov	r5, r4
 800175a:	463c      	mov	r4, r7
 800175c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800175e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001760:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001764:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 24 | PA12
	pins[24] = pin_set(0x0C, 0x01, GPIOA, 24);
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	f503 7410 	add.w	r4, r3, #576	; 0x240
 800176e:	4638      	mov	r0, r7
 8001770:	2318      	movs	r3, #24
 8001772:	9300      	str	r3, [sp, #0]
 8001774:	4bb6      	ldr	r3, [pc, #728]	; (8001a50 <init_pins+0x690>)
 8001776:	2201      	movs	r2, #1
 8001778:	210c      	movs	r1, #12
 800177a:	f7ff fe01 	bl	8001380 <pin_set>
 800177e:	4625      	mov	r5, r4
 8001780:	463c      	mov	r4, r7
 8001782:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001784:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001786:	e894 0003 	ldmia.w	r4, {r0, r1}
 800178a:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 25 | PC13
	pins[25] = pin_set(0x0D, 0x04, GPIOC, 25);
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	f503 7416 	add.w	r4, r3, #600	; 0x258
 8001794:	4638      	mov	r0, r7
 8001796:	2319      	movs	r3, #25
 8001798:	9300      	str	r3, [sp, #0]
 800179a:	4bae      	ldr	r3, [pc, #696]	; (8001a54 <init_pins+0x694>)
 800179c:	2204      	movs	r2, #4
 800179e:	210d      	movs	r1, #13
 80017a0:	f7ff fdee 	bl	8001380 <pin_set>
 80017a4:	4625      	mov	r5, r4
 80017a6:	463c      	mov	r4, r7
 80017a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017ac:	e894 0003 	ldmia.w	r4, {r0, r1}
 80017b0:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 26 | PB7
	pins[26] = pin_set(0x07, 0x02, GPIOB, 26);
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	f503 741c 	add.w	r4, r3, #624	; 0x270
 80017ba:	4638      	mov	r0, r7
 80017bc:	231a      	movs	r3, #26
 80017be:	9300      	str	r3, [sp, #0]
 80017c0:	4ba5      	ldr	r3, [pc, #660]	; (8001a58 <init_pins+0x698>)
 80017c2:	2202      	movs	r2, #2
 80017c4:	2107      	movs	r1, #7
 80017c6:	f7ff fddb 	bl	8001380 <pin_set>
 80017ca:	4625      	mov	r5, r4
 80017cc:	463c      	mov	r4, r7
 80017ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017d2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80017d6:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 27 | PA15
	pins[27] = pin_set(0x0F, 0x01, GPIOA, 27);
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	f503 7422 	add.w	r4, r3, #648	; 0x288
 80017e0:	4638      	mov	r0, r7
 80017e2:	231b      	movs	r3, #27
 80017e4:	9300      	str	r3, [sp, #0]
 80017e6:	4b9a      	ldr	r3, [pc, #616]	; (8001a50 <init_pins+0x690>)
 80017e8:	2201      	movs	r2, #1
 80017ea:	210f      	movs	r1, #15
 80017ec:	f7ff fdc8 	bl	8001380 <pin_set>
 80017f0:	4625      	mov	r5, r4
 80017f2:	463c      	mov	r4, r7
 80017f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017f8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80017fc:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 28 | 5V
	pins[28] = pin_set(0x00, 0x00, GPIOA, 28);
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	f503 7428 	add.w	r4, r3, #672	; 0x2a0
 8001806:	4638      	mov	r0, r7
 8001808:	231c      	movs	r3, #28
 800180a:	9300      	str	r3, [sp, #0]
 800180c:	4b90      	ldr	r3, [pc, #576]	; (8001a50 <init_pins+0x690>)
 800180e:	2200      	movs	r2, #0
 8001810:	2100      	movs	r1, #0
 8001812:	f7ff fdb5 	bl	8001380 <pin_set>
 8001816:	4625      	mov	r5, r4
 8001818:	463c      	mov	r4, r7
 800181a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800181c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800181e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001822:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 29 | PB2
	pins[29] = pin_set(0x02, 0x02, GPIOB, 29);
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	f503 742e 	add.w	r4, r3, #696	; 0x2b8
 800182c:	4638      	mov	r0, r7
 800182e:	231d      	movs	r3, #29
 8001830:	9300      	str	r3, [sp, #0]
 8001832:	4b89      	ldr	r3, [pc, #548]	; (8001a58 <init_pins+0x698>)
 8001834:	2202      	movs	r2, #2
 8001836:	2102      	movs	r1, #2
 8001838:	f7ff fda2 	bl	8001380 <pin_set>
 800183c:	4625      	mov	r5, r4
 800183e:	463c      	mov	r4, r7
 8001840:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001842:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001844:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001848:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 30 | PB6
	pins[30] = pin_set(0x06, 0x02, GPIOB, 30);
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	f503 7434 	add.w	r4, r3, #720	; 0x2d0
 8001852:	4638      	mov	r0, r7
 8001854:	231e      	movs	r3, #30
 8001856:	9300      	str	r3, [sp, #0]
 8001858:	4b7f      	ldr	r3, [pc, #508]	; (8001a58 <init_pins+0x698>)
 800185a:	2202      	movs	r2, #2
 800185c:	2106      	movs	r1, #6
 800185e:	f7ff fd8f 	bl	8001380 <pin_set>
 8001862:	4625      	mov	r5, r4
 8001864:	463c      	mov	r4, r7
 8001866:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001868:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800186a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800186e:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 31 | PB12
	pins[31] = pin_set(0x0C, 0x02, GPIOB, 31);
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	f503 743a 	add.w	r4, r3, #744	; 0x2e8
 8001878:	4638      	mov	r0, r7
 800187a:	231f      	movs	r3, #31
 800187c:	9300      	str	r3, [sp, #0]
 800187e:	4b76      	ldr	r3, [pc, #472]	; (8001a58 <init_pins+0x698>)
 8001880:	2202      	movs	r2, #2
 8001882:	210c      	movs	r1, #12
 8001884:	f7ff fd7c 	bl	8001380 <pin_set>
 8001888:	4625      	mov	r5, r4
 800188a:	463c      	mov	r4, r7
 800188c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800188e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001890:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001894:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 32 | PA7
	pins[32] = pin_set(0x07, 0x01, GPIOA, 32);
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	f503 7440 	add.w	r4, r3, #768	; 0x300
 800189e:	4638      	mov	r0, r7
 80018a0:	2320      	movs	r3, #32
 80018a2:	9300      	str	r3, [sp, #0]
 80018a4:	4b6a      	ldr	r3, [pc, #424]	; (8001a50 <init_pins+0x690>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	2107      	movs	r1, #7
 80018aa:	f7ff fd69 	bl	8001380 <pin_set>
 80018ae:	4625      	mov	r5, r4
 80018b0:	463c      	mov	r4, r7
 80018b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018b6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018ba:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 33 | PC15
	pins[33] = pin_set(0x0F, 0x04, GPIOC, 33);
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	f503 7446 	add.w	r4, r3, #792	; 0x318
 80018c4:	4638      	mov	r0, r7
 80018c6:	2321      	movs	r3, #33	; 0x21
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	4b62      	ldr	r3, [pc, #392]	; (8001a54 <init_pins+0x694>)
 80018cc:	2204      	movs	r2, #4
 80018ce:	210f      	movs	r1, #15
 80018d0:	f7ff fd56 	bl	8001380 <pin_set>
 80018d4:	4625      	mov	r5, r4
 80018d6:	463c      	mov	r4, r7
 80018d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018dc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018e0:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 34 | PA0
	pins[34] = pin_set(0x00, 0x01, GPIOA, 34);
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	f503 744c 	add.w	r4, r3, #816	; 0x330
 80018ea:	4638      	mov	r0, r7
 80018ec:	2322      	movs	r3, #34	; 0x22
 80018ee:	9300      	str	r3, [sp, #0]
 80018f0:	4b57      	ldr	r3, [pc, #348]	; (8001a50 <init_pins+0x690>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	2100      	movs	r1, #0
 80018f6:	f7ff fd43 	bl	8001380 <pin_set>
 80018fa:	4625      	mov	r5, r4
 80018fc:	463c      	mov	r4, r7
 80018fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001900:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001902:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001906:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 35 | PC14
	pins[35] = pin_set(0x0E, 0x04, GPIOC, 35);
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	f503 7452 	add.w	r4, r3, #840	; 0x348
 8001910:	4638      	mov	r0, r7
 8001912:	2323      	movs	r3, #35	; 0x23
 8001914:	9300      	str	r3, [sp, #0]
 8001916:	4b4f      	ldr	r3, [pc, #316]	; (8001a54 <init_pins+0x694>)
 8001918:	2204      	movs	r2, #4
 800191a:	210e      	movs	r1, #14
 800191c:	f7ff fd30 	bl	8001380 <pin_set>
 8001920:	4625      	mov	r5, r4
 8001922:	463c      	mov	r4, r7
 8001924:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001926:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001928:	e894 0003 	ldmia.w	r4, {r0, r1}
 800192c:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 36 | VIN
	pins[36] = pin_set(0x00, 0x00, GPIOA, 36);
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	f503 7458 	add.w	r4, r3, #864	; 0x360
 8001936:	4638      	mov	r0, r7
 8001938:	2324      	movs	r3, #36	; 0x24
 800193a:	9300      	str	r3, [sp, #0]
 800193c:	4b44      	ldr	r3, [pc, #272]	; (8001a50 <init_pins+0x690>)
 800193e:	2200      	movs	r2, #0
 8001940:	2100      	movs	r1, #0
 8001942:	f7ff fd1d 	bl	8001380 <pin_set>
 8001946:	4625      	mov	r5, r4
 8001948:	463c      	mov	r4, r7
 800194a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800194c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800194e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001952:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 37 | PA8
	pins[37] = pin_set(0x08, 0x01, GPIOA, 37);
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	f503 745e 	add.w	r4, r3, #888	; 0x378
 800195c:	4638      	mov	r0, r7
 800195e:	2325      	movs	r3, #37	; 0x25
 8001960:	9300      	str	r3, [sp, #0]
 8001962:	4b3b      	ldr	r3, [pc, #236]	; (8001a50 <init_pins+0x690>)
 8001964:	2201      	movs	r2, #1
 8001966:	2108      	movs	r1, #8
 8001968:	f7ff fd0a 	bl	8001380 <pin_set>
 800196c:	4625      	mov	r5, r4
 800196e:	463c      	mov	r4, r7
 8001970:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001972:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001974:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001978:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 38 | PB1
	pins[38] = pin_set(0x01, 0x02, GPIOB, 38);
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	f503 7464 	add.w	r4, r3, #912	; 0x390
 8001982:	4638      	mov	r0, r7
 8001984:	2326      	movs	r3, #38	; 0x26
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	4b33      	ldr	r3, [pc, #204]	; (8001a58 <init_pins+0x698>)
 800198a:	2202      	movs	r2, #2
 800198c:	2101      	movs	r1, #1
 800198e:	f7ff fcf7 	bl	8001380 <pin_set>
 8001992:	4625      	mov	r5, r4
 8001994:	463c      	mov	r4, r7
 8001996:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001998:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800199a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800199e:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 39 | PA9
	pins[39] = pin_set(0x09, 0x01, GPIOA, 39);
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	f503 746a 	add.w	r4, r3, #936	; 0x3a8
 80019a8:	4638      	mov	r0, r7
 80019aa:	2327      	movs	r3, #39	; 0x27
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	4b28      	ldr	r3, [pc, #160]	; (8001a50 <init_pins+0x690>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	2109      	movs	r1, #9
 80019b4:	f7ff fce4 	bl	8001380 <pin_set>
 80019b8:	4625      	mov	r5, r4
 80019ba:	463c      	mov	r4, r7
 80019bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019c0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80019c4:	e885 0003 	stmia.w	r5, {r0, r1}


	//Pin 40 | PC7
	pins[40] = pin_set(0x07, 0x04, GPIOC, 40);
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	f503 7470 	add.w	r4, r3, #960	; 0x3c0
 80019ce:	4638      	mov	r0, r7
 80019d0:	2328      	movs	r3, #40	; 0x28
 80019d2:	9300      	str	r3, [sp, #0]
 80019d4:	4b1f      	ldr	r3, [pc, #124]	; (8001a54 <init_pins+0x694>)
 80019d6:	2204      	movs	r2, #4
 80019d8:	2107      	movs	r1, #7
 80019da:	f7ff fcd1 	bl	8001380 <pin_set>
 80019de:	4625      	mov	r5, r4
 80019e0:	463c      	mov	r4, r7
 80019e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019e6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80019ea:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 41 | PH1
	pins[41] = pin_set(0x00, 0x00, GPIOA, 41);
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	f503 7476 	add.w	r4, r3, #984	; 0x3d8
 80019f4:	4638      	mov	r0, r7
 80019f6:	2329      	movs	r3, #41	; 0x29
 80019f8:	9300      	str	r3, [sp, #0]
 80019fa:	4b15      	ldr	r3, [pc, #84]	; (8001a50 <init_pins+0x690>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	2100      	movs	r1, #0
 8001a00:	f7ff fcbe 	bl	8001380 <pin_set>
 8001a04:	4625      	mov	r5, r4
 8001a06:	463c      	mov	r4, r7
 8001a08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a0c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a10:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 42 | PA4
	pins[42] = pin_set(0x04, 0x01, GPIOA, 42);
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	f503 747c 	add.w	r4, r3, #1008	; 0x3f0
 8001a1a:	4638      	mov	r0, r7
 8001a1c:	232a      	movs	r3, #42	; 0x2a
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <init_pins+0x690>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	2104      	movs	r1, #4
 8001a26:	f7ff fcab 	bl	8001380 <pin_set>
 8001a2a:	4625      	mov	r5, r4
 8001a2c:	463c      	mov	r4, r7
 8001a2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a32:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a36:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 43 | PH0
	pins[43] = pin_set(0x00, 0x00, GPIOA, 43);
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	f503 6481 	add.w	r4, r3, #1032	; 0x408
 8001a40:	4638      	mov	r0, r7
 8001a42:	232b      	movs	r3, #43	; 0x2b
 8001a44:	9300      	str	r3, [sp, #0]
 8001a46:	4b02      	ldr	r3, [pc, #8]	; (8001a50 <init_pins+0x690>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	e006      	b.n	8001a5c <init_pins+0x69c>
 8001a4e:	bf00      	nop
 8001a50:	40020000 	.word	0x40020000
 8001a54:	40020800 	.word	0x40020800
 8001a58:	40020400 	.word	0x40020400
 8001a5c:	f7ff fc90 	bl	8001380 <pin_set>
 8001a60:	4625      	mov	r5, r4
 8001a62:	463c      	mov	r4, r7
 8001a64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a68:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a6c:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 44 | PA1
	pins[44] = pin_set(0x01, 0x01, GPIOA, 44);
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	f503 6484 	add.w	r4, r3, #1056	; 0x420
 8001a76:	4638      	mov	r0, r7
 8001a78:	232c      	movs	r3, #44	; 0x2c
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	4bb3      	ldr	r3, [pc, #716]	; (8001d4c <init_pins+0x98c>)
 8001a7e:	2201      	movs	r2, #1
 8001a80:	2101      	movs	r1, #1
 8001a82:	f7ff fc7d 	bl	8001380 <pin_set>
 8001a86:	4625      	mov	r5, r4
 8001a88:	463c      	mov	r4, r7
 8001a8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a8e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a92:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 45 | PB4
	pins[45] = pin_set(0x04, 0x02, GPIOB, 45);
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	f503 6487 	add.w	r4, r3, #1080	; 0x438
 8001a9c:	4638      	mov	r0, r7
 8001a9e:	232d      	movs	r3, #45	; 0x2d
 8001aa0:	9300      	str	r3, [sp, #0]
 8001aa2:	4bab      	ldr	r3, [pc, #684]	; (8001d50 <init_pins+0x990>)
 8001aa4:	2202      	movs	r2, #2
 8001aa6:	2104      	movs	r1, #4
 8001aa8:	f7ff fc6a 	bl	8001380 <pin_set>
 8001aac:	4625      	mov	r5, r4
 8001aae:	463c      	mov	r4, r7
 8001ab0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ab2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ab4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ab8:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 46 | PB14
	pins[46] = pin_set(0x0E, 0x02, GPIOB, 46);
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	f503 648a 	add.w	r4, r3, #1104	; 0x450
 8001ac2:	4638      	mov	r0, r7
 8001ac4:	232e      	movs	r3, #46	; 0x2e
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	4ba1      	ldr	r3, [pc, #644]	; (8001d50 <init_pins+0x990>)
 8001aca:	2202      	movs	r2, #2
 8001acc:	210e      	movs	r1, #14
 8001ace:	f7ff fc57 	bl	8001380 <pin_set>
 8001ad2:	4625      	mov	r5, r4
 8001ad4:	463c      	mov	r4, r7
 8001ad6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ad8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ada:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ade:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 47 | PB10
	pins[47] = pin_set(0x0A, 0x02, GPIOB, 47);
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	f503 648d 	add.w	r4, r3, #1128	; 0x468
 8001ae8:	4638      	mov	r0, r7
 8001aea:	232f      	movs	r3, #47	; 0x2f
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	4b98      	ldr	r3, [pc, #608]	; (8001d50 <init_pins+0x990>)
 8001af0:	2202      	movs	r2, #2
 8001af2:	210a      	movs	r1, #10
 8001af4:	f7ff fc44 	bl	8001380 <pin_set>
 8001af8:	4625      	mov	r5, r4
 8001afa:	463c      	mov	r4, r7
 8001afc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001afe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b00:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b04:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 48 | PB15
	pins[48] = pin_set(0x0F, 0x02, GPIOB, 48);
 8001b08:	69fb      	ldr	r3, [r7, #28]
 8001b0a:	f503 6490 	add.w	r4, r3, #1152	; 0x480
 8001b0e:	4638      	mov	r0, r7
 8001b10:	2330      	movs	r3, #48	; 0x30
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	4b8e      	ldr	r3, [pc, #568]	; (8001d50 <init_pins+0x990>)
 8001b16:	2202      	movs	r2, #2
 8001b18:	210f      	movs	r1, #15
 8001b1a:	f7ff fc31 	bl	8001380 <pin_set>
 8001b1e:	4625      	mov	r5, r4
 8001b20:	463c      	mov	r4, r7
 8001b22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b26:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b2a:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 49 | PC2
	pins[49] = pin_set(0x02, 0x04, GPIOC, 49);
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	f503 6493 	add.w	r4, r3, #1176	; 0x498
 8001b34:	4638      	mov	r0, r7
 8001b36:	2331      	movs	r3, #49	; 0x31
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	4b86      	ldr	r3, [pc, #536]	; (8001d54 <init_pins+0x994>)
 8001b3c:	2204      	movs	r2, #4
 8001b3e:	2102      	movs	r1, #2
 8001b40:	f7ff fc1e 	bl	8001380 <pin_set>
 8001b44:	4625      	mov	r5, r4
 8001b46:	463c      	mov	r4, r7
 8001b48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b4c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b50:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 50 | PC1
	pins[50] = pin_set(0x01, 0x04, GPIOC, 50);
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	f503 6496 	add.w	r4, r3, #1200	; 0x4b0
 8001b5a:	4638      	mov	r0, r7
 8001b5c:	2332      	movs	r3, #50	; 0x32
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	4b7c      	ldr	r3, [pc, #496]	; (8001d54 <init_pins+0x994>)
 8001b62:	2204      	movs	r2, #4
 8001b64:	2101      	movs	r1, #1
 8001b66:	f7ff fc0b 	bl	8001380 <pin_set>
 8001b6a:	4625      	mov	r5, r4
 8001b6c:	463c      	mov	r4, r7
 8001b6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b70:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b72:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b76:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 51 | VBAT
	pins[51] = pin_set(0x00, 0x00, GPIOA, 51);
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	f503 6499 	add.w	r4, r3, #1224	; 0x4c8
 8001b80:	4638      	mov	r0, r7
 8001b82:	2333      	movs	r3, #51	; 0x33
 8001b84:	9300      	str	r3, [sp, #0]
 8001b86:	4b71      	ldr	r3, [pc, #452]	; (8001d4c <init_pins+0x98c>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	f7ff fbf8 	bl	8001380 <pin_set>
 8001b90:	4625      	mov	r5, r4
 8001b92:	463c      	mov	r4, r7
 8001b94:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b96:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b98:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b9c:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 52 | PB0
	pins[52] = pin_set(0x00, 0x02, GPIOB, 52);
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	f503 649c 	add.w	r4, r3, #1248	; 0x4e0
 8001ba6:	4638      	mov	r0, r7
 8001ba8:	2334      	movs	r3, #52	; 0x34
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	4b68      	ldr	r3, [pc, #416]	; (8001d50 <init_pins+0x990>)
 8001bae:	2202      	movs	r2, #2
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	f7ff fbe5 	bl	8001380 <pin_set>
 8001bb6:	4625      	mov	r5, r4
 8001bb8:	463c      	mov	r4, r7
 8001bba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bbe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001bc2:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 53 | PB3
	pins[53] = pin_set(0x03, 0x02, GPIOB, 53);
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	f503 649f 	add.w	r4, r3, #1272	; 0x4f8
 8001bcc:	4638      	mov	r0, r7
 8001bce:	2335      	movs	r3, #53	; 0x35
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	4b5f      	ldr	r3, [pc, #380]	; (8001d50 <init_pins+0x990>)
 8001bd4:	2202      	movs	r2, #2
 8001bd6:	2103      	movs	r1, #3
 8001bd8:	f7ff fbd2 	bl	8001380 <pin_set>
 8001bdc:	4625      	mov	r5, r4
 8001bde:	463c      	mov	r4, r7
 8001be0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001be2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001be4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001be8:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 54 | AGND
	pins[54] = pin_set(0x00, 0x00, GPIOA, 54);
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	f503 64a2 	add.w	r4, r3, #1296	; 0x510
 8001bf2:	4638      	mov	r0, r7
 8001bf4:	2336      	movs	r3, #54	; 0x36
 8001bf6:	9300      	str	r3, [sp, #0]
 8001bf8:	4b54      	ldr	r3, [pc, #336]	; (8001d4c <init_pins+0x98c>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	f7ff fbbf 	bl	8001380 <pin_set>
 8001c02:	4625      	mov	r5, r4
 8001c04:	463c      	mov	r4, r7
 8001c06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c0a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c0e:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 55 | PB5
	pins[55] = pin_set(0x05, 0x02, GPIOB, 55);
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	f503 64a5 	add.w	r4, r3, #1320	; 0x528
 8001c18:	4638      	mov	r0, r7
 8001c1a:	2337      	movs	r3, #55	; 0x37
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	4b4c      	ldr	r3, [pc, #304]	; (8001d50 <init_pins+0x990>)
 8001c20:	2202      	movs	r2, #2
 8001c22:	2105      	movs	r1, #5
 8001c24:	f7ff fbac 	bl	8001380 <pin_set>
 8001c28:	4625      	mov	r5, r4
 8001c2a:	463c      	mov	r4, r7
 8001c2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c30:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c34:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 56 | PB13
	pins[56] = pin_set(0x0D, 0x02, GPIOB, 56);
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	f503 64a8 	add.w	r4, r3, #1344	; 0x540
 8001c3e:	4638      	mov	r0, r7
 8001c40:	2338      	movs	r3, #56	; 0x38
 8001c42:	9300      	str	r3, [sp, #0]
 8001c44:	4b42      	ldr	r3, [pc, #264]	; (8001d50 <init_pins+0x990>)
 8001c46:	2202      	movs	r2, #2
 8001c48:	210d      	movs	r1, #13
 8001c4a:	f7ff fb99 	bl	8001380 <pin_set>
 8001c4e:	4625      	mov	r5, r4
 8001c50:	463c      	mov	r4, r7
 8001c52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c56:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c5a:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 57 | PC3
	pins[57] = pin_set(0x03, 0x04, GPIOC, 57);
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	f503 64ab 	add.w	r4, r3, #1368	; 0x558
 8001c64:	4638      	mov	r0, r7
 8001c66:	2339      	movs	r3, #57	; 0x39
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	4b3a      	ldr	r3, [pc, #232]	; (8001d54 <init_pins+0x994>)
 8001c6c:	2204      	movs	r2, #4
 8001c6e:	2103      	movs	r1, #3
 8001c70:	f7ff fb86 	bl	8001380 <pin_set>
 8001c74:	4625      	mov	r5, r4
 8001c76:	463c      	mov	r4, r7
 8001c78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c7c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c80:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 58 | PC0
	pins[58] = pin_set(0x00, 0x04, GPIOC, 58);
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	f503 64ae 	add.w	r4, r3, #1392	; 0x570
 8001c8a:	4638      	mov	r0, r7
 8001c8c:	233a      	movs	r3, #58	; 0x3a
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	4b30      	ldr	r3, [pc, #192]	; (8001d54 <init_pins+0x994>)
 8001c92:	2204      	movs	r2, #4
 8001c94:	2100      	movs	r1, #0
 8001c96:	f7ff fb73 	bl	8001380 <pin_set>
 8001c9a:	4625      	mov	r5, r4
 8001c9c:	463c      	mov	r4, r7
 8001c9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ca0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ca2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ca6:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 59 | PA3
	pins[59] = pin_set(0x00, 0x01, GPIOA, 59);
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	f503 64b1 	add.w	r4, r3, #1416	; 0x588
 8001cb0:	4638      	mov	r0, r7
 8001cb2:	233b      	movs	r3, #59	; 0x3b
 8001cb4:	9300      	str	r3, [sp, #0]
 8001cb6:	4b25      	ldr	r3, [pc, #148]	; (8001d4c <init_pins+0x98c>)
 8001cb8:	2201      	movs	r2, #1
 8001cba:	2100      	movs	r1, #0
 8001cbc:	f7ff fb60 	bl	8001380 <pin_set>
 8001cc0:	4625      	mov	r5, r4
 8001cc2:	463c      	mov	r4, r7
 8001cc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cc8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ccc:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 60 | PA2
	pins[60] = pin_set(0x00, 0x01, GPIOA, 60);
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	f503 64b4 	add.w	r4, r3, #1440	; 0x5a0
 8001cd6:	4638      	mov	r0, r7
 8001cd8:	233c      	movs	r3, #60	; 0x3c
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	4b1b      	ldr	r3, [pc, #108]	; (8001d4c <init_pins+0x98c>)
 8001cde:	2201      	movs	r2, #1
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	f7ff fb4d 	bl	8001380 <pin_set>
 8001ce6:	4625      	mov	r5, r4
 8001ce8:	463c      	mov	r4, r7
 8001cea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cee:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001cf2:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 61 | PA10
	pins[61] = pin_set(0x0A, 0x01, GPIOA, 61);
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	f503 64b7 	add.w	r4, r3, #1464	; 0x5b8
 8001cfc:	4638      	mov	r0, r7
 8001cfe:	233d      	movs	r3, #61	; 0x3d
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <init_pins+0x98c>)
 8001d04:	2201      	movs	r2, #1
 8001d06:	210a      	movs	r1, #10
 8001d08:	f7ff fb3a 	bl	8001380 <pin_set>
 8001d0c:	4625      	mov	r5, r4
 8001d0e:	463c      	mov	r4, r7
 8001d10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d14:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d18:	e885 0003 	stmia.w	r5, {r0, r1}

	//Pin 62 | PC4
	pins[62] = pin_set(0x04, 0x04, GPIOC, 62);
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	f503 64ba 	add.w	r4, r3, #1488	; 0x5d0
 8001d22:	4638      	mov	r0, r7
 8001d24:	233e      	movs	r3, #62	; 0x3e
 8001d26:	9300      	str	r3, [sp, #0]
 8001d28:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <init_pins+0x994>)
 8001d2a:	2204      	movs	r2, #4
 8001d2c:	2104      	movs	r1, #4
 8001d2e:	f7ff fb27 	bl	8001380 <pin_set>
 8001d32:	4625      	mov	r5, r4
 8001d34:	463c      	mov	r4, r7
 8001d36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d3a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d3e:	e885 0003 	stmia.w	r5, {r0, r1}

}
 8001d42:	bf00      	nop
 8001d44:	3720      	adds	r7, #32
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bdb0      	pop	{r4, r5, r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40020000 	.word	0x40020000
 8001d50:	40020400 	.word	0x40020400
 8001d54:	40020800 	.word	0x40020800

08001d58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	607b      	str	r3, [r7, #4]
 8001d62:	4b10      	ldr	r3, [pc, #64]	; (8001da4 <HAL_MspInit+0x4c>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	4a0f      	ldr	r2, [pc, #60]	; (8001da4 <HAL_MspInit+0x4c>)
 8001d68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d6e:	4b0d      	ldr	r3, [pc, #52]	; (8001da4 <HAL_MspInit+0x4c>)
 8001d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d76:	607b      	str	r3, [r7, #4]
 8001d78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	603b      	str	r3, [r7, #0]
 8001d7e:	4b09      	ldr	r3, [pc, #36]	; (8001da4 <HAL_MspInit+0x4c>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	4a08      	ldr	r2, [pc, #32]	; (8001da4 <HAL_MspInit+0x4c>)
 8001d84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d88:	6413      	str	r3, [r2, #64]	; 0x40
 8001d8a:	4b06      	ldr	r3, [pc, #24]	; (8001da4 <HAL_MspInit+0x4c>)
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d92:	603b      	str	r3, [r7, #0]
 8001d94:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d96:	2007      	movs	r0, #7
 8001d98:	f000 fd0c 	bl	80027b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d9c:	bf00      	nop
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	40023800 	.word	0x40023800

08001da8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08c      	sub	sp, #48	; 0x30
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db0:	f107 031c 	add.w	r3, r7, #28
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a31      	ldr	r2, [pc, #196]	; (8001e8c <HAL_ADC_MspInit+0xe4>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d15b      	bne.n	8001e82 <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61bb      	str	r3, [r7, #24]
 8001dce:	4b30      	ldr	r3, [pc, #192]	; (8001e90 <HAL_ADC_MspInit+0xe8>)
 8001dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dd2:	4a2f      	ldr	r2, [pc, #188]	; (8001e90 <HAL_ADC_MspInit+0xe8>)
 8001dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dd8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dda:	4b2d      	ldr	r3, [pc, #180]	; (8001e90 <HAL_ADC_MspInit+0xe8>)
 8001ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001de2:	61bb      	str	r3, [r7, #24]
 8001de4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	617b      	str	r3, [r7, #20]
 8001dea:	4b29      	ldr	r3, [pc, #164]	; (8001e90 <HAL_ADC_MspInit+0xe8>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dee:	4a28      	ldr	r2, [pc, #160]	; (8001e90 <HAL_ADC_MspInit+0xe8>)
 8001df0:	f043 0304 	orr.w	r3, r3, #4
 8001df4:	6313      	str	r3, [r2, #48]	; 0x30
 8001df6:	4b26      	ldr	r3, [pc, #152]	; (8001e90 <HAL_ADC_MspInit+0xe8>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	f003 0304 	and.w	r3, r3, #4
 8001dfe:	617b      	str	r3, [r7, #20]
 8001e00:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	613b      	str	r3, [r7, #16]
 8001e06:	4b22      	ldr	r3, [pc, #136]	; (8001e90 <HAL_ADC_MspInit+0xe8>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0a:	4a21      	ldr	r2, [pc, #132]	; (8001e90 <HAL_ADC_MspInit+0xe8>)
 8001e0c:	f043 0301 	orr.w	r3, r3, #1
 8001e10:	6313      	str	r3, [r2, #48]	; 0x30
 8001e12:	4b1f      	ldr	r3, [pc, #124]	; (8001e90 <HAL_ADC_MspInit+0xe8>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	613b      	str	r3, [r7, #16]
 8001e1c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	4b1b      	ldr	r3, [pc, #108]	; (8001e90 <HAL_ADC_MspInit+0xe8>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	4a1a      	ldr	r2, [pc, #104]	; (8001e90 <HAL_ADC_MspInit+0xe8>)
 8001e28:	f043 0302 	orr.w	r3, r3, #2
 8001e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2e:	4b18      	ldr	r3, [pc, #96]	; (8001e90 <HAL_ADC_MspInit+0xe8>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001e3a:	233f      	movs	r3, #63	; 0x3f
 8001e3c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e46:	f107 031c 	add.w	r3, r7, #28
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4811      	ldr	r0, [pc, #68]	; (8001e94 <HAL_ADC_MspInit+0xec>)
 8001e4e:	f000 fcf3 	bl	8002838 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 8001e52:	23d2      	movs	r3, #210	; 0xd2
 8001e54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e56:	2303      	movs	r3, #3
 8001e58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5e:	f107 031c 	add.w	r3, r7, #28
 8001e62:	4619      	mov	r1, r3
 8001e64:	480c      	ldr	r0, [pc, #48]	; (8001e98 <HAL_ADC_MspInit+0xf0>)
 8001e66:	f000 fce7 	bl	8002838 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e72:	2300      	movs	r3, #0
 8001e74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e76:	f107 031c 	add.w	r3, r7, #28
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4807      	ldr	r0, [pc, #28]	; (8001e9c <HAL_ADC_MspInit+0xf4>)
 8001e7e:	f000 fcdb 	bl	8002838 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e82:	bf00      	nop
 8001e84:	3730      	adds	r7, #48	; 0x30
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40012000 	.word	0x40012000
 8001e90:	40023800 	.word	0x40023800
 8001e94:	40020800 	.word	0x40020800
 8001e98:	40020000 	.word	0x40020000
 8001e9c:	40020400 	.word	0x40020400

08001ea0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08a      	sub	sp, #40	; 0x28
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 0314 	add.w	r3, r7, #20
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a19      	ldr	r2, [pc, #100]	; (8001f24 <HAL_UART_MspInit+0x84>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d12b      	bne.n	8001f1a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	613b      	str	r3, [r7, #16]
 8001ec6:	4b18      	ldr	r3, [pc, #96]	; (8001f28 <HAL_UART_MspInit+0x88>)
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eca:	4a17      	ldr	r2, [pc, #92]	; (8001f28 <HAL_UART_MspInit+0x88>)
 8001ecc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ed0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ed2:	4b15      	ldr	r3, [pc, #84]	; (8001f28 <HAL_UART_MspInit+0x88>)
 8001ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eda:	613b      	str	r3, [r7, #16]
 8001edc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60fb      	str	r3, [r7, #12]
 8001ee2:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <HAL_UART_MspInit+0x88>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	4a10      	ldr	r2, [pc, #64]	; (8001f28 <HAL_UART_MspInit+0x88>)
 8001ee8:	f043 0301 	orr.w	r3, r3, #1
 8001eec:	6313      	str	r3, [r2, #48]	; 0x30
 8001eee:	4b0e      	ldr	r3, [pc, #56]	; (8001f28 <HAL_UART_MspInit+0x88>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001efa:	230c      	movs	r3, #12
 8001efc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efe:	2302      	movs	r3, #2
 8001f00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f02:	2300      	movs	r3, #0
 8001f04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f06:	2303      	movs	r3, #3
 8001f08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f0a:	2307      	movs	r3, #7
 8001f0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f0e:	f107 0314 	add.w	r3, r7, #20
 8001f12:	4619      	mov	r1, r3
 8001f14:	4805      	ldr	r0, [pc, #20]	; (8001f2c <HAL_UART_MspInit+0x8c>)
 8001f16:	f000 fc8f 	bl	8002838 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001f1a:	bf00      	nop
 8001f1c:	3728      	adds	r7, #40	; 0x28
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40004400 	.word	0x40004400
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	40020000 	.word	0x40020000

08001f30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f34:	e7fe      	b.n	8001f34 <NMI_Handler+0x4>

08001f36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f36:	b480      	push	{r7}
 8001f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f3a:	e7fe      	b.n	8001f3a <HardFault_Handler+0x4>

08001f3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f40:	e7fe      	b.n	8001f40 <MemManage_Handler+0x4>

08001f42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f42:	b480      	push	{r7}
 8001f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f46:	e7fe      	b.n	8001f46 <BusFault_Handler+0x4>

08001f48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f4c:	e7fe      	b.n	8001f4c <UsageFault_Handler+0x4>

08001f4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f60:	bf00      	nop
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f7c:	f000 f898 	bl	80020b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f80:	bf00      	nop
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001f88:	2001      	movs	r0, #1
 8001f8a:	f000 fdf3 	bl	8002b74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001f8e:	bf00      	nop
 8001f90:	bd80      	pop	{r7, pc}
	...

08001f94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f98:	4b06      	ldr	r3, [pc, #24]	; (8001fb4 <SystemInit+0x20>)
 8001f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f9e:	4a05      	ldr	r2, [pc, #20]	; (8001fb4 <SystemInit+0x20>)
 8001fa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fa4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	e000ed00 	.word	0xe000ed00

08001fb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001fb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ff0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fbc:	480d      	ldr	r0, [pc, #52]	; (8001ff4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001fbe:	490e      	ldr	r1, [pc, #56]	; (8001ff8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fc0:	4a0e      	ldr	r2, [pc, #56]	; (8001ffc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fc4:	e002      	b.n	8001fcc <LoopCopyDataInit>

08001fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fca:	3304      	adds	r3, #4

08001fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fd0:	d3f9      	bcc.n	8001fc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fd2:	4a0b      	ldr	r2, [pc, #44]	; (8002000 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fd4:	4c0b      	ldr	r4, [pc, #44]	; (8002004 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fd8:	e001      	b.n	8001fde <LoopFillZerobss>

08001fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fdc:	3204      	adds	r2, #4

08001fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fe0:	d3fb      	bcc.n	8001fda <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001fe2:	f7ff ffd7 	bl	8001f94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fe6:	f001 ff6b 	bl	8003ec0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fea:	f7fe fa77 	bl	80004dc <main>
  bx  lr    
 8001fee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ff0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ff4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ff8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001ffc:	08003f5c 	.word	0x08003f5c
  ldr r2, =_sbss
 8002000:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002004:	200006b8 	.word	0x200006b8

08002008 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002008:	e7fe      	b.n	8002008 <ADC_IRQHandler>
	...

0800200c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002010:	4b0e      	ldr	r3, [pc, #56]	; (800204c <HAL_Init+0x40>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a0d      	ldr	r2, [pc, #52]	; (800204c <HAL_Init+0x40>)
 8002016:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800201a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800201c:	4b0b      	ldr	r3, [pc, #44]	; (800204c <HAL_Init+0x40>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a0a      	ldr	r2, [pc, #40]	; (800204c <HAL_Init+0x40>)
 8002022:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002026:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002028:	4b08      	ldr	r3, [pc, #32]	; (800204c <HAL_Init+0x40>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a07      	ldr	r2, [pc, #28]	; (800204c <HAL_Init+0x40>)
 800202e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002032:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002034:	2003      	movs	r0, #3
 8002036:	f000 fbbd 	bl	80027b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800203a:	2000      	movs	r0, #0
 800203c:	f000 f808 	bl	8002050 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002040:	f7ff fe8a 	bl	8001d58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	40023c00 	.word	0x40023c00

08002050 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002058:	4b12      	ldr	r3, [pc, #72]	; (80020a4 <HAL_InitTick+0x54>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	4b12      	ldr	r3, [pc, #72]	; (80020a8 <HAL_InitTick+0x58>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	4619      	mov	r1, r3
 8002062:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002066:	fbb3 f3f1 	udiv	r3, r3, r1
 800206a:	fbb2 f3f3 	udiv	r3, r2, r3
 800206e:	4618      	mov	r0, r3
 8002070:	f000 fbd5 	bl	800281e <HAL_SYSTICK_Config>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e00e      	b.n	800209c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b0f      	cmp	r3, #15
 8002082:	d80a      	bhi.n	800209a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002084:	2200      	movs	r2, #0
 8002086:	6879      	ldr	r1, [r7, #4]
 8002088:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800208c:	f000 fb9d 	bl	80027ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002090:	4a06      	ldr	r2, [pc, #24]	; (80020ac <HAL_InitTick+0x5c>)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002096:	2300      	movs	r3, #0
 8002098:	e000      	b.n	800209c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
}
 800209c:	4618      	mov	r0, r3
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20000000 	.word	0x20000000
 80020a8:	20000008 	.word	0x20000008
 80020ac:	20000004 	.word	0x20000004

080020b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020b4:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <HAL_IncTick+0x20>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	461a      	mov	r2, r3
 80020ba:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <HAL_IncTick+0x24>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4413      	add	r3, r2
 80020c0:	4a04      	ldr	r2, [pc, #16]	; (80020d4 <HAL_IncTick+0x24>)
 80020c2:	6013      	str	r3, [r2, #0]
}
 80020c4:	bf00      	nop
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	20000008 	.word	0x20000008
 80020d4:	200006b4 	.word	0x200006b4

080020d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return uwTick;
 80020dc:	4b03      	ldr	r3, [pc, #12]	; (80020ec <HAL_GetTick+0x14>)
 80020de:	681b      	ldr	r3, [r3, #0]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	200006b4 	.word	0x200006b4

080020f0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80020f4:	4b05      	ldr	r3, [pc, #20]	; (800210c <HAL_SuspendTick+0x1c>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a04      	ldr	r2, [pc, #16]	; (800210c <HAL_SuspendTick+0x1c>)
 80020fa:	f023 0302 	bic.w	r3, r3, #2
 80020fe:	6013      	str	r3, [r2, #0]
}
 8002100:	bf00      	nop
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	e000e010 	.word	0xe000e010

08002110 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8002114:	4b05      	ldr	r3, [pc, #20]	; (800212c <HAL_ResumeTick+0x1c>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a04      	ldr	r2, [pc, #16]	; (800212c <HAL_ResumeTick+0x1c>)
 800211a:	f043 0302 	orr.w	r3, r3, #2
 800211e:	6013      	str	r3, [r2, #0]
}
 8002120:	bf00      	nop
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	e000e010 	.word	0xe000e010

08002130 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002138:	2300      	movs	r3, #0
 800213a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e033      	b.n	80021ae <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	2b00      	cmp	r3, #0
 800214c:	d109      	bne.n	8002162 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f7ff fe2a 	bl	8001da8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002166:	f003 0310 	and.w	r3, r3, #16
 800216a:	2b00      	cmp	r3, #0
 800216c:	d118      	bne.n	80021a0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002172:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002176:	f023 0302 	bic.w	r3, r3, #2
 800217a:	f043 0202 	orr.w	r2, r3, #2
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f000 f94a 	bl	800241c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	f023 0303 	bic.w	r3, r3, #3
 8002196:	f043 0201 	orr.w	r2, r3, #1
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	641a      	str	r2, [r3, #64]	; 0x40
 800219e:	e001      	b.n	80021a4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
	...

080021b8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80021c2:	2300      	movs	r3, #0
 80021c4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d101      	bne.n	80021d4 <HAL_ADC_ConfigChannel+0x1c>
 80021d0:	2302      	movs	r3, #2
 80021d2:	e113      	b.n	80023fc <HAL_ADC_ConfigChannel+0x244>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2201      	movs	r2, #1
 80021d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2b09      	cmp	r3, #9
 80021e2:	d925      	bls.n	8002230 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	68d9      	ldr	r1, [r3, #12]
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	461a      	mov	r2, r3
 80021f2:	4613      	mov	r3, r2
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	4413      	add	r3, r2
 80021f8:	3b1e      	subs	r3, #30
 80021fa:	2207      	movs	r2, #7
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43da      	mvns	r2, r3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	400a      	ands	r2, r1
 8002208:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68d9      	ldr	r1, [r3, #12]
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	b29b      	uxth	r3, r3
 800221a:	4618      	mov	r0, r3
 800221c:	4603      	mov	r3, r0
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	4403      	add	r3, r0
 8002222:	3b1e      	subs	r3, #30
 8002224:	409a      	lsls	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	430a      	orrs	r2, r1
 800222c:	60da      	str	r2, [r3, #12]
 800222e:	e022      	b.n	8002276 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	6919      	ldr	r1, [r3, #16]
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	b29b      	uxth	r3, r3
 800223c:	461a      	mov	r2, r3
 800223e:	4613      	mov	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	4413      	add	r3, r2
 8002244:	2207      	movs	r2, #7
 8002246:	fa02 f303 	lsl.w	r3, r2, r3
 800224a:	43da      	mvns	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	400a      	ands	r2, r1
 8002252:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	6919      	ldr	r1, [r3, #16]
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	689a      	ldr	r2, [r3, #8]
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	b29b      	uxth	r3, r3
 8002264:	4618      	mov	r0, r3
 8002266:	4603      	mov	r3, r0
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	4403      	add	r3, r0
 800226c:	409a      	lsls	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2b06      	cmp	r3, #6
 800227c:	d824      	bhi.n	80022c8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	4613      	mov	r3, r2
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	4413      	add	r3, r2
 800228e:	3b05      	subs	r3, #5
 8002290:	221f      	movs	r2, #31
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	43da      	mvns	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	400a      	ands	r2, r1
 800229e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	4618      	mov	r0, r3
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685a      	ldr	r2, [r3, #4]
 80022b2:	4613      	mov	r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	4413      	add	r3, r2
 80022b8:	3b05      	subs	r3, #5
 80022ba:	fa00 f203 	lsl.w	r2, r0, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	635a      	str	r2, [r3, #52]	; 0x34
 80022c6:	e04c      	b.n	8002362 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	2b0c      	cmp	r3, #12
 80022ce:	d824      	bhi.n	800231a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685a      	ldr	r2, [r3, #4]
 80022da:	4613      	mov	r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	4413      	add	r3, r2
 80022e0:	3b23      	subs	r3, #35	; 0x23
 80022e2:	221f      	movs	r2, #31
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	43da      	mvns	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	400a      	ands	r2, r1
 80022f0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	4618      	mov	r0, r3
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685a      	ldr	r2, [r3, #4]
 8002304:	4613      	mov	r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	4413      	add	r3, r2
 800230a:	3b23      	subs	r3, #35	; 0x23
 800230c:	fa00 f203 	lsl.w	r2, r0, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	430a      	orrs	r2, r1
 8002316:	631a      	str	r2, [r3, #48]	; 0x30
 8002318:	e023      	b.n	8002362 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685a      	ldr	r2, [r3, #4]
 8002324:	4613      	mov	r3, r2
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	4413      	add	r3, r2
 800232a:	3b41      	subs	r3, #65	; 0x41
 800232c:	221f      	movs	r2, #31
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	43da      	mvns	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	400a      	ands	r2, r1
 800233a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	b29b      	uxth	r3, r3
 8002348:	4618      	mov	r0, r3
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685a      	ldr	r2, [r3, #4]
 800234e:	4613      	mov	r3, r2
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	4413      	add	r3, r2
 8002354:	3b41      	subs	r3, #65	; 0x41
 8002356:	fa00 f203 	lsl.w	r2, r0, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002362:	4b29      	ldr	r3, [pc, #164]	; (8002408 <HAL_ADC_ConfigChannel+0x250>)
 8002364:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a28      	ldr	r2, [pc, #160]	; (800240c <HAL_ADC_ConfigChannel+0x254>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d10f      	bne.n	8002390 <HAL_ADC_ConfigChannel+0x1d8>
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2b12      	cmp	r3, #18
 8002376:	d10b      	bne.n	8002390 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a1d      	ldr	r2, [pc, #116]	; (800240c <HAL_ADC_ConfigChannel+0x254>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d12b      	bne.n	80023f2 <HAL_ADC_ConfigChannel+0x23a>
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a1c      	ldr	r2, [pc, #112]	; (8002410 <HAL_ADC_ConfigChannel+0x258>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d003      	beq.n	80023ac <HAL_ADC_ConfigChannel+0x1f4>
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2b11      	cmp	r3, #17
 80023aa:	d122      	bne.n	80023f2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a11      	ldr	r2, [pc, #68]	; (8002410 <HAL_ADC_ConfigChannel+0x258>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d111      	bne.n	80023f2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80023ce:	4b11      	ldr	r3, [pc, #68]	; (8002414 <HAL_ADC_ConfigChannel+0x25c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a11      	ldr	r2, [pc, #68]	; (8002418 <HAL_ADC_ConfigChannel+0x260>)
 80023d4:	fba2 2303 	umull	r2, r3, r2, r3
 80023d8:	0c9a      	lsrs	r2, r3, #18
 80023da:	4613      	mov	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	4413      	add	r3, r2
 80023e0:	005b      	lsls	r3, r3, #1
 80023e2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80023e4:	e002      	b.n	80023ec <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	3b01      	subs	r3, #1
 80023ea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d1f9      	bne.n	80023e6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3714      	adds	r7, #20
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr
 8002408:	40012300 	.word	0x40012300
 800240c:	40012000 	.word	0x40012000
 8002410:	10000012 	.word	0x10000012
 8002414:	20000000 	.word	0x20000000
 8002418:	431bde83 	.word	0x431bde83

0800241c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002424:	4b79      	ldr	r3, [pc, #484]	; (800260c <ADC_Init+0x1f0>)
 8002426:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	685a      	ldr	r2, [r3, #4]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	431a      	orrs	r2, r3
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	685a      	ldr	r2, [r3, #4]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002450:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	6859      	ldr	r1, [r3, #4]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	691b      	ldr	r3, [r3, #16]
 800245c:	021a      	lsls	r2, r3, #8
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	430a      	orrs	r2, r1
 8002464:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	685a      	ldr	r2, [r3, #4]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002474:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	6859      	ldr	r1, [r3, #4]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689a      	ldr	r2, [r3, #8]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	430a      	orrs	r2, r1
 8002486:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	689a      	ldr	r2, [r3, #8]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002496:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	6899      	ldr	r1, [r3, #8]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	68da      	ldr	r2, [r3, #12]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	430a      	orrs	r2, r1
 80024a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ae:	4a58      	ldr	r2, [pc, #352]	; (8002610 <ADC_Init+0x1f4>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d022      	beq.n	80024fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	689a      	ldr	r2, [r3, #8]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80024c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	6899      	ldr	r1, [r3, #8]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	430a      	orrs	r2, r1
 80024d4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	689a      	ldr	r2, [r3, #8]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80024e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	6899      	ldr	r1, [r3, #8]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	430a      	orrs	r2, r1
 80024f6:	609a      	str	r2, [r3, #8]
 80024f8:	e00f      	b.n	800251a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	689a      	ldr	r2, [r3, #8]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002508:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002518:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	689a      	ldr	r2, [r3, #8]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 0202 	bic.w	r2, r2, #2
 8002528:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6899      	ldr	r1, [r3, #8]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	7e1b      	ldrb	r3, [r3, #24]
 8002534:	005a      	lsls	r2, r3, #1
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	430a      	orrs	r2, r1
 800253c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d01b      	beq.n	8002580 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	685a      	ldr	r2, [r3, #4]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002556:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002566:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6859      	ldr	r1, [r3, #4]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002572:	3b01      	subs	r3, #1
 8002574:	035a      	lsls	r2, r3, #13
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	605a      	str	r2, [r3, #4]
 800257e:	e007      	b.n	8002590 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800258e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800259e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	69db      	ldr	r3, [r3, #28]
 80025aa:	3b01      	subs	r3, #1
 80025ac:	051a      	lsls	r2, r3, #20
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	430a      	orrs	r2, r1
 80025b4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80025c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	6899      	ldr	r1, [r3, #8]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80025d2:	025a      	lsls	r2, r3, #9
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	430a      	orrs	r2, r1
 80025da:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689a      	ldr	r2, [r3, #8]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6899      	ldr	r1, [r3, #8]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	029a      	lsls	r2, r3, #10
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	430a      	orrs	r2, r1
 80025fe:	609a      	str	r2, [r3, #8]
}
 8002600:	bf00      	nop
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	40012300 	.word	0x40012300
 8002610:	0f000001 	.word	0x0f000001

08002614 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f003 0307 	and.w	r3, r3, #7
 8002622:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002624:	4b0c      	ldr	r3, [pc, #48]	; (8002658 <__NVIC_SetPriorityGrouping+0x44>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800262a:	68ba      	ldr	r2, [r7, #8]
 800262c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002630:	4013      	ands	r3, r2
 8002632:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800263c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002646:	4a04      	ldr	r2, [pc, #16]	; (8002658 <__NVIC_SetPriorityGrouping+0x44>)
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	60d3      	str	r3, [r2, #12]
}
 800264c:	bf00      	nop
 800264e:	3714      	adds	r7, #20
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr
 8002658:	e000ed00 	.word	0xe000ed00

0800265c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002660:	4b04      	ldr	r3, [pc, #16]	; (8002674 <__NVIC_GetPriorityGrouping+0x18>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	0a1b      	lsrs	r3, r3, #8
 8002666:	f003 0307 	and.w	r3, r3, #7
}
 800266a:	4618      	mov	r0, r3
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr
 8002674:	e000ed00 	.word	0xe000ed00

08002678 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002686:	2b00      	cmp	r3, #0
 8002688:	db0b      	blt.n	80026a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800268a:	79fb      	ldrb	r3, [r7, #7]
 800268c:	f003 021f 	and.w	r2, r3, #31
 8002690:	4907      	ldr	r1, [pc, #28]	; (80026b0 <__NVIC_EnableIRQ+0x38>)
 8002692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002696:	095b      	lsrs	r3, r3, #5
 8002698:	2001      	movs	r0, #1
 800269a:	fa00 f202 	lsl.w	r2, r0, r2
 800269e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	e000e100 	.word	0xe000e100

080026b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	4603      	mov	r3, r0
 80026bc:	6039      	str	r1, [r7, #0]
 80026be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	db0a      	blt.n	80026de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	b2da      	uxtb	r2, r3
 80026cc:	490c      	ldr	r1, [pc, #48]	; (8002700 <__NVIC_SetPriority+0x4c>)
 80026ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d2:	0112      	lsls	r2, r2, #4
 80026d4:	b2d2      	uxtb	r2, r2
 80026d6:	440b      	add	r3, r1
 80026d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026dc:	e00a      	b.n	80026f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	b2da      	uxtb	r2, r3
 80026e2:	4908      	ldr	r1, [pc, #32]	; (8002704 <__NVIC_SetPriority+0x50>)
 80026e4:	79fb      	ldrb	r3, [r7, #7]
 80026e6:	f003 030f 	and.w	r3, r3, #15
 80026ea:	3b04      	subs	r3, #4
 80026ec:	0112      	lsls	r2, r2, #4
 80026ee:	b2d2      	uxtb	r2, r2
 80026f0:	440b      	add	r3, r1
 80026f2:	761a      	strb	r2, [r3, #24]
}
 80026f4:	bf00      	nop
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr
 8002700:	e000e100 	.word	0xe000e100
 8002704:	e000ed00 	.word	0xe000ed00

08002708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002708:	b480      	push	{r7}
 800270a:	b089      	sub	sp, #36	; 0x24
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f003 0307 	and.w	r3, r3, #7
 800271a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	f1c3 0307 	rsb	r3, r3, #7
 8002722:	2b04      	cmp	r3, #4
 8002724:	bf28      	it	cs
 8002726:	2304      	movcs	r3, #4
 8002728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	3304      	adds	r3, #4
 800272e:	2b06      	cmp	r3, #6
 8002730:	d902      	bls.n	8002738 <NVIC_EncodePriority+0x30>
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	3b03      	subs	r3, #3
 8002736:	e000      	b.n	800273a <NVIC_EncodePriority+0x32>
 8002738:	2300      	movs	r3, #0
 800273a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800273c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	43da      	mvns	r2, r3
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	401a      	ands	r2, r3
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002750:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	fa01 f303 	lsl.w	r3, r1, r3
 800275a:	43d9      	mvns	r1, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002760:	4313      	orrs	r3, r2
         );
}
 8002762:	4618      	mov	r0, r3
 8002764:	3724      	adds	r7, #36	; 0x24
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
	...

08002770 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	3b01      	subs	r3, #1
 800277c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002780:	d301      	bcc.n	8002786 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002782:	2301      	movs	r3, #1
 8002784:	e00f      	b.n	80027a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002786:	4a0a      	ldr	r2, [pc, #40]	; (80027b0 <SysTick_Config+0x40>)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	3b01      	subs	r3, #1
 800278c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800278e:	210f      	movs	r1, #15
 8002790:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002794:	f7ff ff8e 	bl	80026b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002798:	4b05      	ldr	r3, [pc, #20]	; (80027b0 <SysTick_Config+0x40>)
 800279a:	2200      	movs	r2, #0
 800279c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800279e:	4b04      	ldr	r3, [pc, #16]	; (80027b0 <SysTick_Config+0x40>)
 80027a0:	2207      	movs	r2, #7
 80027a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	e000e010 	.word	0xe000e010

080027b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f7ff ff29 	bl	8002614 <__NVIC_SetPriorityGrouping>
}
 80027c2:	bf00      	nop
 80027c4:	3708      	adds	r7, #8
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}

080027ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027ca:	b580      	push	{r7, lr}
 80027cc:	b086      	sub	sp, #24
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	4603      	mov	r3, r0
 80027d2:	60b9      	str	r1, [r7, #8]
 80027d4:	607a      	str	r2, [r7, #4]
 80027d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027d8:	2300      	movs	r3, #0
 80027da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027dc:	f7ff ff3e 	bl	800265c <__NVIC_GetPriorityGrouping>
 80027e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	68b9      	ldr	r1, [r7, #8]
 80027e6:	6978      	ldr	r0, [r7, #20]
 80027e8:	f7ff ff8e 	bl	8002708 <NVIC_EncodePriority>
 80027ec:	4602      	mov	r2, r0
 80027ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027f2:	4611      	mov	r1, r2
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff ff5d 	bl	80026b4 <__NVIC_SetPriority>
}
 80027fa:	bf00      	nop
 80027fc:	3718      	adds	r7, #24
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b082      	sub	sp, #8
 8002806:	af00      	add	r7, sp, #0
 8002808:	4603      	mov	r3, r0
 800280a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800280c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002810:	4618      	mov	r0, r3
 8002812:	f7ff ff31 	bl	8002678 <__NVIC_EnableIRQ>
}
 8002816:	bf00      	nop
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b082      	sub	sp, #8
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f7ff ffa2 	bl	8002770 <SysTick_Config>
 800282c:	4603      	mov	r3, r0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
	...

08002838 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002838:	b480      	push	{r7}
 800283a:	b089      	sub	sp, #36	; 0x24
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002842:	2300      	movs	r3, #0
 8002844:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002846:	2300      	movs	r3, #0
 8002848:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800284a:	2300      	movs	r3, #0
 800284c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800284e:	2300      	movs	r3, #0
 8002850:	61fb      	str	r3, [r7, #28]
 8002852:	e159      	b.n	8002b08 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002854:	2201      	movs	r2, #1
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	697a      	ldr	r2, [r7, #20]
 8002864:	4013      	ands	r3, r2
 8002866:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002868:	693a      	ldr	r2, [r7, #16]
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	429a      	cmp	r2, r3
 800286e:	f040 8148 	bne.w	8002b02 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f003 0303 	and.w	r3, r3, #3
 800287a:	2b01      	cmp	r3, #1
 800287c:	d005      	beq.n	800288a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002886:	2b02      	cmp	r3, #2
 8002888:	d130      	bne.n	80028ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	005b      	lsls	r3, r3, #1
 8002894:	2203      	movs	r2, #3
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	43db      	mvns	r3, r3
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	4013      	ands	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	68da      	ldr	r2, [r3, #12]
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	fa02 f303 	lsl.w	r3, r2, r3
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	69ba      	ldr	r2, [r7, #24]
 80028b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028c0:	2201      	movs	r2, #1
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	4013      	ands	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	091b      	lsrs	r3, r3, #4
 80028d6:	f003 0201 	and.w	r2, r3, #1
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f003 0303 	and.w	r3, r3, #3
 80028f4:	2b03      	cmp	r3, #3
 80028f6:	d017      	beq.n	8002928 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	2203      	movs	r2, #3
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	43db      	mvns	r3, r3
 800290a:	69ba      	ldr	r2, [r7, #24]
 800290c:	4013      	ands	r3, r2
 800290e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	4313      	orrs	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f003 0303 	and.w	r3, r3, #3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d123      	bne.n	800297c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	08da      	lsrs	r2, r3, #3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	3208      	adds	r2, #8
 800293c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002940:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	f003 0307 	and.w	r3, r3, #7
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	220f      	movs	r2, #15
 800294c:	fa02 f303 	lsl.w	r3, r2, r3
 8002950:	43db      	mvns	r3, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4013      	ands	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	691a      	ldr	r2, [r3, #16]
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	f003 0307 	and.w	r3, r3, #7
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	4313      	orrs	r3, r2
 800296c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	08da      	lsrs	r2, r3, #3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	3208      	adds	r2, #8
 8002976:	69b9      	ldr	r1, [r7, #24]
 8002978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	2203      	movs	r2, #3
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	43db      	mvns	r3, r3
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4013      	ands	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f003 0203 	and.w	r2, r3, #3
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f000 80a2 	beq.w	8002b02 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029be:	2300      	movs	r3, #0
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	4b57      	ldr	r3, [pc, #348]	; (8002b20 <HAL_GPIO_Init+0x2e8>)
 80029c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c6:	4a56      	ldr	r2, [pc, #344]	; (8002b20 <HAL_GPIO_Init+0x2e8>)
 80029c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029cc:	6453      	str	r3, [r2, #68]	; 0x44
 80029ce:	4b54      	ldr	r3, [pc, #336]	; (8002b20 <HAL_GPIO_Init+0x2e8>)
 80029d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029d6:	60fb      	str	r3, [r7, #12]
 80029d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029da:	4a52      	ldr	r2, [pc, #328]	; (8002b24 <HAL_GPIO_Init+0x2ec>)
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	089b      	lsrs	r3, r3, #2
 80029e0:	3302      	adds	r3, #2
 80029e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	f003 0303 	and.w	r3, r3, #3
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	220f      	movs	r2, #15
 80029f2:	fa02 f303 	lsl.w	r3, r2, r3
 80029f6:	43db      	mvns	r3, r3
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	4013      	ands	r3, r2
 80029fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a49      	ldr	r2, [pc, #292]	; (8002b28 <HAL_GPIO_Init+0x2f0>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d019      	beq.n	8002a3a <HAL_GPIO_Init+0x202>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a48      	ldr	r2, [pc, #288]	; (8002b2c <HAL_GPIO_Init+0x2f4>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d013      	beq.n	8002a36 <HAL_GPIO_Init+0x1fe>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a47      	ldr	r2, [pc, #284]	; (8002b30 <HAL_GPIO_Init+0x2f8>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d00d      	beq.n	8002a32 <HAL_GPIO_Init+0x1fa>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a46      	ldr	r2, [pc, #280]	; (8002b34 <HAL_GPIO_Init+0x2fc>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d007      	beq.n	8002a2e <HAL_GPIO_Init+0x1f6>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a45      	ldr	r2, [pc, #276]	; (8002b38 <HAL_GPIO_Init+0x300>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d101      	bne.n	8002a2a <HAL_GPIO_Init+0x1f2>
 8002a26:	2304      	movs	r3, #4
 8002a28:	e008      	b.n	8002a3c <HAL_GPIO_Init+0x204>
 8002a2a:	2307      	movs	r3, #7
 8002a2c:	e006      	b.n	8002a3c <HAL_GPIO_Init+0x204>
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e004      	b.n	8002a3c <HAL_GPIO_Init+0x204>
 8002a32:	2302      	movs	r3, #2
 8002a34:	e002      	b.n	8002a3c <HAL_GPIO_Init+0x204>
 8002a36:	2301      	movs	r3, #1
 8002a38:	e000      	b.n	8002a3c <HAL_GPIO_Init+0x204>
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	69fa      	ldr	r2, [r7, #28]
 8002a3e:	f002 0203 	and.w	r2, r2, #3
 8002a42:	0092      	lsls	r2, r2, #2
 8002a44:	4093      	lsls	r3, r2
 8002a46:	69ba      	ldr	r2, [r7, #24]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a4c:	4935      	ldr	r1, [pc, #212]	; (8002b24 <HAL_GPIO_Init+0x2ec>)
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	089b      	lsrs	r3, r3, #2
 8002a52:	3302      	adds	r3, #2
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a5a:	4b38      	ldr	r3, [pc, #224]	; (8002b3c <HAL_GPIO_Init+0x304>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	43db      	mvns	r3, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4013      	ands	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a7e:	4a2f      	ldr	r2, [pc, #188]	; (8002b3c <HAL_GPIO_Init+0x304>)
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a84:	4b2d      	ldr	r3, [pc, #180]	; (8002b3c <HAL_GPIO_Init+0x304>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	4013      	ands	r3, r2
 8002a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002aa8:	4a24      	ldr	r2, [pc, #144]	; (8002b3c <HAL_GPIO_Init+0x304>)
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002aae:	4b23      	ldr	r3, [pc, #140]	; (8002b3c <HAL_GPIO_Init+0x304>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	43db      	mvns	r3, r3
 8002ab8:	69ba      	ldr	r2, [r7, #24]
 8002aba:	4013      	ands	r3, r2
 8002abc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d003      	beq.n	8002ad2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002aca:	69ba      	ldr	r2, [r7, #24]
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ad2:	4a1a      	ldr	r2, [pc, #104]	; (8002b3c <HAL_GPIO_Init+0x304>)
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ad8:	4b18      	ldr	r3, [pc, #96]	; (8002b3c <HAL_GPIO_Init+0x304>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	69ba      	ldr	r2, [r7, #24]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d003      	beq.n	8002afc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002afc:	4a0f      	ldr	r2, [pc, #60]	; (8002b3c <HAL_GPIO_Init+0x304>)
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	3301      	adds	r3, #1
 8002b06:	61fb      	str	r3, [r7, #28]
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	2b0f      	cmp	r3, #15
 8002b0c:	f67f aea2 	bls.w	8002854 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b10:	bf00      	nop
 8002b12:	bf00      	nop
 8002b14:	3724      	adds	r7, #36	; 0x24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	40023800 	.word	0x40023800
 8002b24:	40013800 	.word	0x40013800
 8002b28:	40020000 	.word	0x40020000
 8002b2c:	40020400 	.word	0x40020400
 8002b30:	40020800 	.word	0x40020800
 8002b34:	40020c00 	.word	0x40020c00
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	40013c00 	.word	0x40013c00

08002b40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	460b      	mov	r3, r1
 8002b4a:	807b      	strh	r3, [r7, #2]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b50:	787b      	ldrb	r3, [r7, #1]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b56:	887a      	ldrh	r2, [r7, #2]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b5c:	e003      	b.n	8002b66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b5e:	887b      	ldrh	r3, [r7, #2]
 8002b60:	041a      	lsls	r2, r3, #16
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	619a      	str	r2, [r3, #24]
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
	...

08002b74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002b7e:	4b08      	ldr	r3, [pc, #32]	; (8002ba0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b80:	695a      	ldr	r2, [r3, #20]
 8002b82:	88fb      	ldrh	r3, [r7, #6]
 8002b84:	4013      	ands	r3, r2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d006      	beq.n	8002b98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b8a:	4a05      	ldr	r2, [pc, #20]	; (8002ba0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b8c:	88fb      	ldrh	r3, [r7, #6]
 8002b8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b90:	88fb      	ldrh	r3, [r7, #6]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7fd fe1e 	bl	80007d4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002b98:	bf00      	nop
 8002b9a:	3708      	adds	r7, #8
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	40013c00 	.word	0x40013c00

08002ba4 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8002bac:	4b05      	ldr	r3, [pc, #20]	; (8002bc4 <HAL_PWR_EnableWakeUpPin+0x20>)
 8002bae:	685a      	ldr	r2, [r3, #4]
 8002bb0:	4904      	ldr	r1, [pc, #16]	; (8002bc4 <HAL_PWR_EnableWakeUpPin+0x20>)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	604b      	str	r3, [r1, #4]
}
 8002bb8:	bf00      	nop
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr
 8002bc4:	40007000 	.word	0x40007000

08002bc8 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002bd4:	4b09      	ldr	r3, [pc, #36]	; (8002bfc <HAL_PWR_EnterSLEEPMode+0x34>)
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	4a08      	ldr	r2, [pc, #32]	; (8002bfc <HAL_PWR_EnterSLEEPMode+0x34>)
 8002bda:	f023 0304 	bic.w	r3, r3, #4
 8002bde:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8002be0:	78fb      	ldrb	r3, [r7, #3]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d101      	bne.n	8002bea <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8002be6:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8002be8:	e002      	b.n	8002bf0 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8002bea:	bf40      	sev
    __WFE();
 8002bec:	bf20      	wfe
    __WFE();
 8002bee:	bf20      	wfe
}
 8002bf0:	bf00      	nop
 8002bf2:	370c      	adds	r7, #12
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	e000ed00 	.word	0xe000ed00

08002c00 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	460b      	mov	r3, r1
 8002c0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator value */
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 8002c0c:	4b10      	ldr	r3, [pc, #64]	; (8002c50 <HAL_PWR_EnterSTOPMode+0x50>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f023 0203 	bic.w	r2, r3, #3
 8002c14:	490e      	ldr	r1, [pc, #56]	; (8002c50 <HAL_PWR_EnterSTOPMode+0x50>)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	600b      	str	r3, [r1, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002c1c:	4b0d      	ldr	r3, [pc, #52]	; (8002c54 <HAL_PWR_EnterSTOPMode+0x54>)
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	4a0c      	ldr	r2, [pc, #48]	; (8002c54 <HAL_PWR_EnterSTOPMode+0x54>)
 8002c22:	f043 0304 	orr.w	r3, r3, #4
 8002c26:	6113      	str	r3, [r2, #16]
  
  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8002c28:	78fb      	ldrb	r3, [r7, #3]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d101      	bne.n	8002c32 <HAL_PWR_EnterSTOPMode+0x32>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8002c2e:	bf30      	wfi
 8002c30:	e002      	b.n	8002c38 <HAL_PWR_EnterSTOPMode+0x38>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002c32:	bf40      	sev
    __WFE();
 8002c34:	bf20      	wfe
    __WFE();
 8002c36:	bf20      	wfe
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 8002c38:	4b06      	ldr	r3, [pc, #24]	; (8002c54 <HAL_PWR_EnterSTOPMode+0x54>)
 8002c3a:	691b      	ldr	r3, [r3, #16]
 8002c3c:	4a05      	ldr	r2, [pc, #20]	; (8002c54 <HAL_PWR_EnterSTOPMode+0x54>)
 8002c3e:	f023 0304 	bic.w	r3, r3, #4
 8002c42:	6113      	str	r3, [r2, #16]
}
 8002c44:	bf00      	nop
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr
 8002c50:	40007000 	.word	0x40007000
 8002c54:	e000ed00 	.word	0xe000ed00

08002c58 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8002c5c:	4b08      	ldr	r3, [pc, #32]	; (8002c80 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a07      	ldr	r2, [pc, #28]	; (8002c80 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8002c62:	f043 0302 	orr.w	r3, r3, #2
 8002c66:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002c68:	4b06      	ldr	r3, [pc, #24]	; (8002c84 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	4a05      	ldr	r2, [pc, #20]	; (8002c84 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8002c6e:	f043 0304 	orr.w	r3, r3, #4
 8002c72:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8002c74:	bf30      	wfi
}
 8002c76:	bf00      	nop
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr
 8002c80:	40007000 	.word	0x40007000
 8002c84:	e000ed00 	.word	0xe000ed00

08002c88 <HAL_PWR_DisableSleepOnExit>:
  * @note Clears SLEEPONEXIT bit of SCR register. When this bit is set, the processor 
  *       re-enters SLEEP mode when an interruption handling is over.          
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8002c8c:	4b05      	ldr	r3, [pc, #20]	; (8002ca4 <HAL_PWR_DisableSleepOnExit+0x1c>)
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	4a04      	ldr	r2, [pc, #16]	; (8002ca4 <HAL_PWR_DisableSleepOnExit+0x1c>)
 8002c92:	f023 0302 	bic.w	r3, r3, #2
 8002c96:	6113      	str	r3, [r2, #16]
}
 8002c98:	bf00      	nop
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	e000ed00 	.word	0xe000ed00

08002ca8 <HAL_PWR_EnableSEVOnPend>:
  * @note Sets SEVONPEND bit of SCR register. When this bit is set, this causes 
  *       WFE to wake up when an interrupt moves from inactive to pended.
  * @retval None
  */
void HAL_PWR_EnableSEVOnPend(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
  /* Set SEVONPEND bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 8002cac:	4b05      	ldr	r3, [pc, #20]	; (8002cc4 <HAL_PWR_EnableSEVOnPend+0x1c>)
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	4a04      	ldr	r2, [pc, #16]	; (8002cc4 <HAL_PWR_EnableSEVOnPend+0x1c>)
 8002cb2:	f043 0310 	orr.w	r3, r3, #16
 8002cb6:	6113      	str	r3, [r2, #16]
}
 8002cb8:	bf00      	nop
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	e000ed00 	.word	0xe000ed00

08002cc8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b086      	sub	sp, #24
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e267      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d075      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ce6:	4b88      	ldr	r3, [pc, #544]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 030c 	and.w	r3, r3, #12
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	d00c      	beq.n	8002d0c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cf2:	4b85      	ldr	r3, [pc, #532]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cfa:	2b08      	cmp	r3, #8
 8002cfc:	d112      	bne.n	8002d24 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cfe:	4b82      	ldr	r3, [pc, #520]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d0a:	d10b      	bne.n	8002d24 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d0c:	4b7e      	ldr	r3, [pc, #504]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d05b      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x108>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d157      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e242      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d2c:	d106      	bne.n	8002d3c <HAL_RCC_OscConfig+0x74>
 8002d2e:	4b76      	ldr	r3, [pc, #472]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a75      	ldr	r2, [pc, #468]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d38:	6013      	str	r3, [r2, #0]
 8002d3a:	e01d      	b.n	8002d78 <HAL_RCC_OscConfig+0xb0>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d44:	d10c      	bne.n	8002d60 <HAL_RCC_OscConfig+0x98>
 8002d46:	4b70      	ldr	r3, [pc, #448]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a6f      	ldr	r2, [pc, #444]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d50:	6013      	str	r3, [r2, #0]
 8002d52:	4b6d      	ldr	r3, [pc, #436]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a6c      	ldr	r2, [pc, #432]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d5c:	6013      	str	r3, [r2, #0]
 8002d5e:	e00b      	b.n	8002d78 <HAL_RCC_OscConfig+0xb0>
 8002d60:	4b69      	ldr	r3, [pc, #420]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a68      	ldr	r2, [pc, #416]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d6a:	6013      	str	r3, [r2, #0]
 8002d6c:	4b66      	ldr	r3, [pc, #408]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a65      	ldr	r2, [pc, #404]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d013      	beq.n	8002da8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d80:	f7ff f9aa 	bl	80020d8 <HAL_GetTick>
 8002d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d86:	e008      	b.n	8002d9a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d88:	f7ff f9a6 	bl	80020d8 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b64      	cmp	r3, #100	; 0x64
 8002d94:	d901      	bls.n	8002d9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e207      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d9a:	4b5b      	ldr	r3, [pc, #364]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d0f0      	beq.n	8002d88 <HAL_RCC_OscConfig+0xc0>
 8002da6:	e014      	b.n	8002dd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da8:	f7ff f996 	bl	80020d8 <HAL_GetTick>
 8002dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dae:	e008      	b.n	8002dc2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002db0:	f7ff f992 	bl	80020d8 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b64      	cmp	r3, #100	; 0x64
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e1f3      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dc2:	4b51      	ldr	r3, [pc, #324]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d1f0      	bne.n	8002db0 <HAL_RCC_OscConfig+0xe8>
 8002dce:	e000      	b.n	8002dd2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0302 	and.w	r3, r3, #2
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d063      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dde:	4b4a      	ldr	r3, [pc, #296]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f003 030c 	and.w	r3, r3, #12
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00b      	beq.n	8002e02 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dea:	4b47      	ldr	r3, [pc, #284]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002df2:	2b08      	cmp	r3, #8
 8002df4:	d11c      	bne.n	8002e30 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002df6:	4b44      	ldr	r3, [pc, #272]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d116      	bne.n	8002e30 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e02:	4b41      	ldr	r3, [pc, #260]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0302 	and.w	r3, r3, #2
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d005      	beq.n	8002e1a <HAL_RCC_OscConfig+0x152>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d001      	beq.n	8002e1a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e1c7      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e1a:	4b3b      	ldr	r3, [pc, #236]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	00db      	lsls	r3, r3, #3
 8002e28:	4937      	ldr	r1, [pc, #220]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e2e:	e03a      	b.n	8002ea6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d020      	beq.n	8002e7a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e38:	4b34      	ldr	r3, [pc, #208]	; (8002f0c <HAL_RCC_OscConfig+0x244>)
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e3e:	f7ff f94b 	bl	80020d8 <HAL_GetTick>
 8002e42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e44:	e008      	b.n	8002e58 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e46:	f7ff f947 	bl	80020d8 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d901      	bls.n	8002e58 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e1a8      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e58:	4b2b      	ldr	r3, [pc, #172]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0302 	and.w	r3, r3, #2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d0f0      	beq.n	8002e46 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e64:	4b28      	ldr	r3, [pc, #160]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	691b      	ldr	r3, [r3, #16]
 8002e70:	00db      	lsls	r3, r3, #3
 8002e72:	4925      	ldr	r1, [pc, #148]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002e74:	4313      	orrs	r3, r2
 8002e76:	600b      	str	r3, [r1, #0]
 8002e78:	e015      	b.n	8002ea6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e7a:	4b24      	ldr	r3, [pc, #144]	; (8002f0c <HAL_RCC_OscConfig+0x244>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e80:	f7ff f92a 	bl	80020d8 <HAL_GetTick>
 8002e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e86:	e008      	b.n	8002e9a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e88:	f7ff f926 	bl	80020d8 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e187      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e9a:	4b1b      	ldr	r3, [pc, #108]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d1f0      	bne.n	8002e88 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 0308 	and.w	r3, r3, #8
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d036      	beq.n	8002f20 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d016      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eba:	4b15      	ldr	r3, [pc, #84]	; (8002f10 <HAL_RCC_OscConfig+0x248>)
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ec0:	f7ff f90a 	bl	80020d8 <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ec8:	f7ff f906 	bl	80020d8 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e167      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eda:	4b0b      	ldr	r3, [pc, #44]	; (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002edc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d0f0      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x200>
 8002ee6:	e01b      	b.n	8002f20 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ee8:	4b09      	ldr	r3, [pc, #36]	; (8002f10 <HAL_RCC_OscConfig+0x248>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eee:	f7ff f8f3 	bl	80020d8 <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ef4:	e00e      	b.n	8002f14 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ef6:	f7ff f8ef 	bl	80020d8 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d907      	bls.n	8002f14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e150      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
 8002f08:	40023800 	.word	0x40023800
 8002f0c:	42470000 	.word	0x42470000
 8002f10:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f14:	4b88      	ldr	r3, [pc, #544]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002f16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f18:	f003 0302 	and.w	r3, r3, #2
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1ea      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0304 	and.w	r3, r3, #4
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f000 8097 	beq.w	800305c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f32:	4b81      	ldr	r3, [pc, #516]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d10f      	bne.n	8002f5e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60bb      	str	r3, [r7, #8]
 8002f42:	4b7d      	ldr	r3, [pc, #500]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f46:	4a7c      	ldr	r2, [pc, #496]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002f48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f4c:	6413      	str	r3, [r2, #64]	; 0x40
 8002f4e:	4b7a      	ldr	r3, [pc, #488]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f56:	60bb      	str	r3, [r7, #8]
 8002f58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f5e:	4b77      	ldr	r3, [pc, #476]	; (800313c <HAL_RCC_OscConfig+0x474>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d118      	bne.n	8002f9c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f6a:	4b74      	ldr	r3, [pc, #464]	; (800313c <HAL_RCC_OscConfig+0x474>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a73      	ldr	r2, [pc, #460]	; (800313c <HAL_RCC_OscConfig+0x474>)
 8002f70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f76:	f7ff f8af 	bl	80020d8 <HAL_GetTick>
 8002f7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f7c:	e008      	b.n	8002f90 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f7e:	f7ff f8ab 	bl	80020d8 <HAL_GetTick>
 8002f82:	4602      	mov	r2, r0
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	d901      	bls.n	8002f90 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	e10c      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f90:	4b6a      	ldr	r3, [pc, #424]	; (800313c <HAL_RCC_OscConfig+0x474>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d0f0      	beq.n	8002f7e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d106      	bne.n	8002fb2 <HAL_RCC_OscConfig+0x2ea>
 8002fa4:	4b64      	ldr	r3, [pc, #400]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fa8:	4a63      	ldr	r2, [pc, #396]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002faa:	f043 0301 	orr.w	r3, r3, #1
 8002fae:	6713      	str	r3, [r2, #112]	; 0x70
 8002fb0:	e01c      	b.n	8002fec <HAL_RCC_OscConfig+0x324>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	2b05      	cmp	r3, #5
 8002fb8:	d10c      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x30c>
 8002fba:	4b5f      	ldr	r3, [pc, #380]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fbe:	4a5e      	ldr	r2, [pc, #376]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fc0:	f043 0304 	orr.w	r3, r3, #4
 8002fc4:	6713      	str	r3, [r2, #112]	; 0x70
 8002fc6:	4b5c      	ldr	r3, [pc, #368]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fca:	4a5b      	ldr	r2, [pc, #364]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fcc:	f043 0301 	orr.w	r3, r3, #1
 8002fd0:	6713      	str	r3, [r2, #112]	; 0x70
 8002fd2:	e00b      	b.n	8002fec <HAL_RCC_OscConfig+0x324>
 8002fd4:	4b58      	ldr	r3, [pc, #352]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd8:	4a57      	ldr	r2, [pc, #348]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fda:	f023 0301 	bic.w	r3, r3, #1
 8002fde:	6713      	str	r3, [r2, #112]	; 0x70
 8002fe0:	4b55      	ldr	r3, [pc, #340]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fe4:	4a54      	ldr	r2, [pc, #336]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fe6:	f023 0304 	bic.w	r3, r3, #4
 8002fea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d015      	beq.n	8003020 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ff4:	f7ff f870 	bl	80020d8 <HAL_GetTick>
 8002ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ffa:	e00a      	b.n	8003012 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ffc:	f7ff f86c 	bl	80020d8 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	f241 3288 	movw	r2, #5000	; 0x1388
 800300a:	4293      	cmp	r3, r2
 800300c:	d901      	bls.n	8003012 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e0cb      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003012:	4b49      	ldr	r3, [pc, #292]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8003014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003016:	f003 0302 	and.w	r3, r3, #2
 800301a:	2b00      	cmp	r3, #0
 800301c:	d0ee      	beq.n	8002ffc <HAL_RCC_OscConfig+0x334>
 800301e:	e014      	b.n	800304a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003020:	f7ff f85a 	bl	80020d8 <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003026:	e00a      	b.n	800303e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003028:	f7ff f856 	bl	80020d8 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	f241 3288 	movw	r2, #5000	; 0x1388
 8003036:	4293      	cmp	r3, r2
 8003038:	d901      	bls.n	800303e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e0b5      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800303e:	4b3e      	ldr	r3, [pc, #248]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8003040:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003042:	f003 0302 	and.w	r3, r3, #2
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1ee      	bne.n	8003028 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800304a:	7dfb      	ldrb	r3, [r7, #23]
 800304c:	2b01      	cmp	r3, #1
 800304e:	d105      	bne.n	800305c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003050:	4b39      	ldr	r3, [pc, #228]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8003052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003054:	4a38      	ldr	r2, [pc, #224]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8003056:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800305a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	699b      	ldr	r3, [r3, #24]
 8003060:	2b00      	cmp	r3, #0
 8003062:	f000 80a1 	beq.w	80031a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003066:	4b34      	ldr	r3, [pc, #208]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f003 030c 	and.w	r3, r3, #12
 800306e:	2b08      	cmp	r3, #8
 8003070:	d05c      	beq.n	800312c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	2b02      	cmp	r3, #2
 8003078:	d141      	bne.n	80030fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800307a:	4b31      	ldr	r3, [pc, #196]	; (8003140 <HAL_RCC_OscConfig+0x478>)
 800307c:	2200      	movs	r2, #0
 800307e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003080:	f7ff f82a 	bl	80020d8 <HAL_GetTick>
 8003084:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003088:	f7ff f826 	bl	80020d8 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b02      	cmp	r3, #2
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e087      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800309a:	4b27      	ldr	r3, [pc, #156]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d1f0      	bne.n	8003088 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	69da      	ldr	r2, [r3, #28]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a1b      	ldr	r3, [r3, #32]
 80030ae:	431a      	orrs	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b4:	019b      	lsls	r3, r3, #6
 80030b6:	431a      	orrs	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030bc:	085b      	lsrs	r3, r3, #1
 80030be:	3b01      	subs	r3, #1
 80030c0:	041b      	lsls	r3, r3, #16
 80030c2:	431a      	orrs	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c8:	061b      	lsls	r3, r3, #24
 80030ca:	491b      	ldr	r1, [pc, #108]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 80030cc:	4313      	orrs	r3, r2
 80030ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030d0:	4b1b      	ldr	r3, [pc, #108]	; (8003140 <HAL_RCC_OscConfig+0x478>)
 80030d2:	2201      	movs	r2, #1
 80030d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d6:	f7fe ffff 	bl	80020d8 <HAL_GetTick>
 80030da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030dc:	e008      	b.n	80030f0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030de:	f7fe fffb 	bl	80020d8 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e05c      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030f0:	4b11      	ldr	r3, [pc, #68]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d0f0      	beq.n	80030de <HAL_RCC_OscConfig+0x416>
 80030fc:	e054      	b.n	80031a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030fe:	4b10      	ldr	r3, [pc, #64]	; (8003140 <HAL_RCC_OscConfig+0x478>)
 8003100:	2200      	movs	r2, #0
 8003102:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003104:	f7fe ffe8 	bl	80020d8 <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800310c:	f7fe ffe4 	bl	80020d8 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b02      	cmp	r3, #2
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e045      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800311e:	4b06      	ldr	r3, [pc, #24]	; (8003138 <HAL_RCC_OscConfig+0x470>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d1f0      	bne.n	800310c <HAL_RCC_OscConfig+0x444>
 800312a:	e03d      	b.n	80031a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	2b01      	cmp	r3, #1
 8003132:	d107      	bne.n	8003144 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e038      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
 8003138:	40023800 	.word	0x40023800
 800313c:	40007000 	.word	0x40007000
 8003140:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003144:	4b1b      	ldr	r3, [pc, #108]	; (80031b4 <HAL_RCC_OscConfig+0x4ec>)
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	2b01      	cmp	r3, #1
 8003150:	d028      	beq.n	80031a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800315c:	429a      	cmp	r2, r3
 800315e:	d121      	bne.n	80031a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800316a:	429a      	cmp	r2, r3
 800316c:	d11a      	bne.n	80031a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800316e:	68fa      	ldr	r2, [r7, #12]
 8003170:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003174:	4013      	ands	r3, r2
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800317a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800317c:	4293      	cmp	r3, r2
 800317e:	d111      	bne.n	80031a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800318a:	085b      	lsrs	r3, r3, #1
 800318c:	3b01      	subs	r3, #1
 800318e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003190:	429a      	cmp	r2, r3
 8003192:	d107      	bne.n	80031a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d001      	beq.n	80031a8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e000      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3718      	adds	r7, #24
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	40023800 	.word	0x40023800

080031b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d101      	bne.n	80031cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e0cc      	b.n	8003366 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031cc:	4b68      	ldr	r3, [pc, #416]	; (8003370 <HAL_RCC_ClockConfig+0x1b8>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0307 	and.w	r3, r3, #7
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d90c      	bls.n	80031f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031da:	4b65      	ldr	r3, [pc, #404]	; (8003370 <HAL_RCC_ClockConfig+0x1b8>)
 80031dc:	683a      	ldr	r2, [r7, #0]
 80031de:	b2d2      	uxtb	r2, r2
 80031e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031e2:	4b63      	ldr	r3, [pc, #396]	; (8003370 <HAL_RCC_ClockConfig+0x1b8>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0307 	and.w	r3, r3, #7
 80031ea:	683a      	ldr	r2, [r7, #0]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d001      	beq.n	80031f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e0b8      	b.n	8003366 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d020      	beq.n	8003242 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0304 	and.w	r3, r3, #4
 8003208:	2b00      	cmp	r3, #0
 800320a:	d005      	beq.n	8003218 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800320c:	4b59      	ldr	r3, [pc, #356]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	4a58      	ldr	r2, [pc, #352]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003212:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003216:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0308 	and.w	r3, r3, #8
 8003220:	2b00      	cmp	r3, #0
 8003222:	d005      	beq.n	8003230 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003224:	4b53      	ldr	r3, [pc, #332]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	4a52      	ldr	r2, [pc, #328]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 800322a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800322e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003230:	4b50      	ldr	r3, [pc, #320]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	494d      	ldr	r1, [pc, #308]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 800323e:	4313      	orrs	r3, r2
 8003240:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	2b00      	cmp	r3, #0
 800324c:	d044      	beq.n	80032d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	2b01      	cmp	r3, #1
 8003254:	d107      	bne.n	8003266 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003256:	4b47      	ldr	r3, [pc, #284]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d119      	bne.n	8003296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e07f      	b.n	8003366 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	2b02      	cmp	r3, #2
 800326c:	d003      	beq.n	8003276 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003272:	2b03      	cmp	r3, #3
 8003274:	d107      	bne.n	8003286 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003276:	4b3f      	ldr	r3, [pc, #252]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d109      	bne.n	8003296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e06f      	b.n	8003366 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003286:	4b3b      	ldr	r3, [pc, #236]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e067      	b.n	8003366 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003296:	4b37      	ldr	r3, [pc, #220]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	f023 0203 	bic.w	r2, r3, #3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	4934      	ldr	r1, [pc, #208]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032a8:	f7fe ff16 	bl	80020d8 <HAL_GetTick>
 80032ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ae:	e00a      	b.n	80032c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032b0:	f7fe ff12 	bl	80020d8 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80032be:	4293      	cmp	r3, r2
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e04f      	b.n	8003366 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032c6:	4b2b      	ldr	r3, [pc, #172]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f003 020c 	and.w	r2, r3, #12
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d1eb      	bne.n	80032b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032d8:	4b25      	ldr	r3, [pc, #148]	; (8003370 <HAL_RCC_ClockConfig+0x1b8>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0307 	and.w	r3, r3, #7
 80032e0:	683a      	ldr	r2, [r7, #0]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d20c      	bcs.n	8003300 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032e6:	4b22      	ldr	r3, [pc, #136]	; (8003370 <HAL_RCC_ClockConfig+0x1b8>)
 80032e8:	683a      	ldr	r2, [r7, #0]
 80032ea:	b2d2      	uxtb	r2, r2
 80032ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ee:	4b20      	ldr	r3, [pc, #128]	; (8003370 <HAL_RCC_ClockConfig+0x1b8>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0307 	and.w	r3, r3, #7
 80032f6:	683a      	ldr	r2, [r7, #0]
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d001      	beq.n	8003300 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e032      	b.n	8003366 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0304 	and.w	r3, r3, #4
 8003308:	2b00      	cmp	r3, #0
 800330a:	d008      	beq.n	800331e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800330c:	4b19      	ldr	r3, [pc, #100]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	4916      	ldr	r1, [pc, #88]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 800331a:	4313      	orrs	r3, r2
 800331c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0308 	and.w	r3, r3, #8
 8003326:	2b00      	cmp	r3, #0
 8003328:	d009      	beq.n	800333e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800332a:	4b12      	ldr	r3, [pc, #72]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	691b      	ldr	r3, [r3, #16]
 8003336:	00db      	lsls	r3, r3, #3
 8003338:	490e      	ldr	r1, [pc, #56]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 800333a:	4313      	orrs	r3, r2
 800333c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800333e:	f000 f821 	bl	8003384 <HAL_RCC_GetSysClockFreq>
 8003342:	4602      	mov	r2, r0
 8003344:	4b0b      	ldr	r3, [pc, #44]	; (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	091b      	lsrs	r3, r3, #4
 800334a:	f003 030f 	and.w	r3, r3, #15
 800334e:	490a      	ldr	r1, [pc, #40]	; (8003378 <HAL_RCC_ClockConfig+0x1c0>)
 8003350:	5ccb      	ldrb	r3, [r1, r3]
 8003352:	fa22 f303 	lsr.w	r3, r2, r3
 8003356:	4a09      	ldr	r2, [pc, #36]	; (800337c <HAL_RCC_ClockConfig+0x1c4>)
 8003358:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800335a:	4b09      	ldr	r3, [pc, #36]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4618      	mov	r0, r3
 8003360:	f7fe fe76 	bl	8002050 <HAL_InitTick>

  return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	40023c00 	.word	0x40023c00
 8003374:	40023800 	.word	0x40023800
 8003378:	08003f34 	.word	0x08003f34
 800337c:	20000000 	.word	0x20000000
 8003380:	20000004 	.word	0x20000004

08003384 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003384:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003388:	b094      	sub	sp, #80	; 0x50
 800338a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800338c:	2300      	movs	r3, #0
 800338e:	647b      	str	r3, [r7, #68]	; 0x44
 8003390:	2300      	movs	r3, #0
 8003392:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003394:	2300      	movs	r3, #0
 8003396:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003398:	2300      	movs	r3, #0
 800339a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800339c:	4b79      	ldr	r3, [pc, #484]	; (8003584 <HAL_RCC_GetSysClockFreq+0x200>)
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f003 030c 	and.w	r3, r3, #12
 80033a4:	2b08      	cmp	r3, #8
 80033a6:	d00d      	beq.n	80033c4 <HAL_RCC_GetSysClockFreq+0x40>
 80033a8:	2b08      	cmp	r3, #8
 80033aa:	f200 80e1 	bhi.w	8003570 <HAL_RCC_GetSysClockFreq+0x1ec>
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d002      	beq.n	80033b8 <HAL_RCC_GetSysClockFreq+0x34>
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	d003      	beq.n	80033be <HAL_RCC_GetSysClockFreq+0x3a>
 80033b6:	e0db      	b.n	8003570 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033b8:	4b73      	ldr	r3, [pc, #460]	; (8003588 <HAL_RCC_GetSysClockFreq+0x204>)
 80033ba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80033bc:	e0db      	b.n	8003576 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033be:	4b73      	ldr	r3, [pc, #460]	; (800358c <HAL_RCC_GetSysClockFreq+0x208>)
 80033c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80033c2:	e0d8      	b.n	8003576 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033c4:	4b6f      	ldr	r3, [pc, #444]	; (8003584 <HAL_RCC_GetSysClockFreq+0x200>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033cc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033ce:	4b6d      	ldr	r3, [pc, #436]	; (8003584 <HAL_RCC_GetSysClockFreq+0x200>)
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d063      	beq.n	80034a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033da:	4b6a      	ldr	r3, [pc, #424]	; (8003584 <HAL_RCC_GetSysClockFreq+0x200>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	099b      	lsrs	r3, r3, #6
 80033e0:	2200      	movs	r2, #0
 80033e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80033e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80033e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033ec:	633b      	str	r3, [r7, #48]	; 0x30
 80033ee:	2300      	movs	r3, #0
 80033f0:	637b      	str	r3, [r7, #52]	; 0x34
 80033f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80033f6:	4622      	mov	r2, r4
 80033f8:	462b      	mov	r3, r5
 80033fa:	f04f 0000 	mov.w	r0, #0
 80033fe:	f04f 0100 	mov.w	r1, #0
 8003402:	0159      	lsls	r1, r3, #5
 8003404:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003408:	0150      	lsls	r0, r2, #5
 800340a:	4602      	mov	r2, r0
 800340c:	460b      	mov	r3, r1
 800340e:	4621      	mov	r1, r4
 8003410:	1a51      	subs	r1, r2, r1
 8003412:	6139      	str	r1, [r7, #16]
 8003414:	4629      	mov	r1, r5
 8003416:	eb63 0301 	sbc.w	r3, r3, r1
 800341a:	617b      	str	r3, [r7, #20]
 800341c:	f04f 0200 	mov.w	r2, #0
 8003420:	f04f 0300 	mov.w	r3, #0
 8003424:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003428:	4659      	mov	r1, fp
 800342a:	018b      	lsls	r3, r1, #6
 800342c:	4651      	mov	r1, sl
 800342e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003432:	4651      	mov	r1, sl
 8003434:	018a      	lsls	r2, r1, #6
 8003436:	4651      	mov	r1, sl
 8003438:	ebb2 0801 	subs.w	r8, r2, r1
 800343c:	4659      	mov	r1, fp
 800343e:	eb63 0901 	sbc.w	r9, r3, r1
 8003442:	f04f 0200 	mov.w	r2, #0
 8003446:	f04f 0300 	mov.w	r3, #0
 800344a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800344e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003452:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003456:	4690      	mov	r8, r2
 8003458:	4699      	mov	r9, r3
 800345a:	4623      	mov	r3, r4
 800345c:	eb18 0303 	adds.w	r3, r8, r3
 8003460:	60bb      	str	r3, [r7, #8]
 8003462:	462b      	mov	r3, r5
 8003464:	eb49 0303 	adc.w	r3, r9, r3
 8003468:	60fb      	str	r3, [r7, #12]
 800346a:	f04f 0200 	mov.w	r2, #0
 800346e:	f04f 0300 	mov.w	r3, #0
 8003472:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003476:	4629      	mov	r1, r5
 8003478:	024b      	lsls	r3, r1, #9
 800347a:	4621      	mov	r1, r4
 800347c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003480:	4621      	mov	r1, r4
 8003482:	024a      	lsls	r2, r1, #9
 8003484:	4610      	mov	r0, r2
 8003486:	4619      	mov	r1, r3
 8003488:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800348a:	2200      	movs	r2, #0
 800348c:	62bb      	str	r3, [r7, #40]	; 0x28
 800348e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003490:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003494:	f7fc fea0 	bl	80001d8 <__aeabi_uldivmod>
 8003498:	4602      	mov	r2, r0
 800349a:	460b      	mov	r3, r1
 800349c:	4613      	mov	r3, r2
 800349e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034a0:	e058      	b.n	8003554 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034a2:	4b38      	ldr	r3, [pc, #224]	; (8003584 <HAL_RCC_GetSysClockFreq+0x200>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	099b      	lsrs	r3, r3, #6
 80034a8:	2200      	movs	r2, #0
 80034aa:	4618      	mov	r0, r3
 80034ac:	4611      	mov	r1, r2
 80034ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80034b2:	623b      	str	r3, [r7, #32]
 80034b4:	2300      	movs	r3, #0
 80034b6:	627b      	str	r3, [r7, #36]	; 0x24
 80034b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80034bc:	4642      	mov	r2, r8
 80034be:	464b      	mov	r3, r9
 80034c0:	f04f 0000 	mov.w	r0, #0
 80034c4:	f04f 0100 	mov.w	r1, #0
 80034c8:	0159      	lsls	r1, r3, #5
 80034ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034ce:	0150      	lsls	r0, r2, #5
 80034d0:	4602      	mov	r2, r0
 80034d2:	460b      	mov	r3, r1
 80034d4:	4641      	mov	r1, r8
 80034d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80034da:	4649      	mov	r1, r9
 80034dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80034e0:	f04f 0200 	mov.w	r2, #0
 80034e4:	f04f 0300 	mov.w	r3, #0
 80034e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80034ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80034f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80034f4:	ebb2 040a 	subs.w	r4, r2, sl
 80034f8:	eb63 050b 	sbc.w	r5, r3, fp
 80034fc:	f04f 0200 	mov.w	r2, #0
 8003500:	f04f 0300 	mov.w	r3, #0
 8003504:	00eb      	lsls	r3, r5, #3
 8003506:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800350a:	00e2      	lsls	r2, r4, #3
 800350c:	4614      	mov	r4, r2
 800350e:	461d      	mov	r5, r3
 8003510:	4643      	mov	r3, r8
 8003512:	18e3      	adds	r3, r4, r3
 8003514:	603b      	str	r3, [r7, #0]
 8003516:	464b      	mov	r3, r9
 8003518:	eb45 0303 	adc.w	r3, r5, r3
 800351c:	607b      	str	r3, [r7, #4]
 800351e:	f04f 0200 	mov.w	r2, #0
 8003522:	f04f 0300 	mov.w	r3, #0
 8003526:	e9d7 4500 	ldrd	r4, r5, [r7]
 800352a:	4629      	mov	r1, r5
 800352c:	028b      	lsls	r3, r1, #10
 800352e:	4621      	mov	r1, r4
 8003530:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003534:	4621      	mov	r1, r4
 8003536:	028a      	lsls	r2, r1, #10
 8003538:	4610      	mov	r0, r2
 800353a:	4619      	mov	r1, r3
 800353c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800353e:	2200      	movs	r2, #0
 8003540:	61bb      	str	r3, [r7, #24]
 8003542:	61fa      	str	r2, [r7, #28]
 8003544:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003548:	f7fc fe46 	bl	80001d8 <__aeabi_uldivmod>
 800354c:	4602      	mov	r2, r0
 800354e:	460b      	mov	r3, r1
 8003550:	4613      	mov	r3, r2
 8003552:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003554:	4b0b      	ldr	r3, [pc, #44]	; (8003584 <HAL_RCC_GetSysClockFreq+0x200>)
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	0c1b      	lsrs	r3, r3, #16
 800355a:	f003 0303 	and.w	r3, r3, #3
 800355e:	3301      	adds	r3, #1
 8003560:	005b      	lsls	r3, r3, #1
 8003562:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003564:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003566:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003568:	fbb2 f3f3 	udiv	r3, r2, r3
 800356c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800356e:	e002      	b.n	8003576 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003570:	4b05      	ldr	r3, [pc, #20]	; (8003588 <HAL_RCC_GetSysClockFreq+0x204>)
 8003572:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003574:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003576:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003578:	4618      	mov	r0, r3
 800357a:	3750      	adds	r7, #80	; 0x50
 800357c:	46bd      	mov	sp, r7
 800357e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003582:	bf00      	nop
 8003584:	40023800 	.word	0x40023800
 8003588:	00f42400 	.word	0x00f42400
 800358c:	007a1200 	.word	0x007a1200

08003590 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003590:	b480      	push	{r7}
 8003592:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003594:	4b03      	ldr	r3, [pc, #12]	; (80035a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003596:	681b      	ldr	r3, [r3, #0]
}
 8003598:	4618      	mov	r0, r3
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	20000000 	.word	0x20000000

080035a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80035ac:	f7ff fff0 	bl	8003590 <HAL_RCC_GetHCLKFreq>
 80035b0:	4602      	mov	r2, r0
 80035b2:	4b05      	ldr	r3, [pc, #20]	; (80035c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	0a9b      	lsrs	r3, r3, #10
 80035b8:	f003 0307 	and.w	r3, r3, #7
 80035bc:	4903      	ldr	r1, [pc, #12]	; (80035cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80035be:	5ccb      	ldrb	r3, [r1, r3]
 80035c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	40023800 	.word	0x40023800
 80035cc:	08003f44 	.word	0x08003f44

080035d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80035d4:	f7ff ffdc 	bl	8003590 <HAL_RCC_GetHCLKFreq>
 80035d8:	4602      	mov	r2, r0
 80035da:	4b05      	ldr	r3, [pc, #20]	; (80035f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	0b5b      	lsrs	r3, r3, #13
 80035e0:	f003 0307 	and.w	r3, r3, #7
 80035e4:	4903      	ldr	r1, [pc, #12]	; (80035f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035e6:	5ccb      	ldrb	r3, [r1, r3]
 80035e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	40023800 	.word	0x40023800
 80035f4:	08003f44 	.word	0x08003f44

080035f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d101      	bne.n	800360a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e03f      	b.n	800368a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003610:	b2db      	uxtb	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d106      	bne.n	8003624 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f7fe fc3e 	bl	8001ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2224      	movs	r2, #36	; 0x24
 8003628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68da      	ldr	r2, [r3, #12]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800363a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 f9cb 	bl	80039d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	691a      	ldr	r2, [r3, #16]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003650:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	695a      	ldr	r2, [r3, #20]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003660:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68da      	ldr	r2, [r3, #12]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003670:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2220      	movs	r2, #32
 800367c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2220      	movs	r2, #32
 8003684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003688:	2300      	movs	r3, #0
}
 800368a:	4618      	mov	r0, r3
 800368c:	3708      	adds	r7, #8
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}

08003692 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b08a      	sub	sp, #40	; 0x28
 8003696:	af02      	add	r7, sp, #8
 8003698:	60f8      	str	r0, [r7, #12]
 800369a:	60b9      	str	r1, [r7, #8]
 800369c:	603b      	str	r3, [r7, #0]
 800369e:	4613      	mov	r3, r2
 80036a0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80036a2:	2300      	movs	r3, #0
 80036a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b20      	cmp	r3, #32
 80036b0:	d17c      	bne.n	80037ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d002      	beq.n	80036be <HAL_UART_Transmit+0x2c>
 80036b8:	88fb      	ldrh	r3, [r7, #6]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d101      	bne.n	80036c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e075      	b.n	80037ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d101      	bne.n	80036d0 <HAL_UART_Transmit+0x3e>
 80036cc:	2302      	movs	r3, #2
 80036ce:	e06e      	b.n	80037ae <HAL_UART_Transmit+0x11c>
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2221      	movs	r2, #33	; 0x21
 80036e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036e6:	f7fe fcf7 	bl	80020d8 <HAL_GetTick>
 80036ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	88fa      	ldrh	r2, [r7, #6]
 80036f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	88fa      	ldrh	r2, [r7, #6]
 80036f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003700:	d108      	bne.n	8003714 <HAL_UART_Transmit+0x82>
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d104      	bne.n	8003714 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800370a:	2300      	movs	r3, #0
 800370c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	61bb      	str	r3, [r7, #24]
 8003712:	e003      	b.n	800371c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003718:	2300      	movs	r3, #0
 800371a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003724:	e02a      	b.n	800377c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	2200      	movs	r2, #0
 800372e:	2180      	movs	r1, #128	; 0x80
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f000 f8e2 	bl	80038fa <UART_WaitOnFlagUntilTimeout>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e036      	b.n	80037ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10b      	bne.n	800375e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	881b      	ldrh	r3, [r3, #0]
 800374a:	461a      	mov	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003754:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	3302      	adds	r3, #2
 800375a:	61bb      	str	r3, [r7, #24]
 800375c:	e007      	b.n	800376e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	781a      	ldrb	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	3301      	adds	r3, #1
 800376c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003772:	b29b      	uxth	r3, r3
 8003774:	3b01      	subs	r3, #1
 8003776:	b29a      	uxth	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003780:	b29b      	uxth	r3, r3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1cf      	bne.n	8003726 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	2200      	movs	r2, #0
 800378e:	2140      	movs	r1, #64	; 0x40
 8003790:	68f8      	ldr	r0, [r7, #12]
 8003792:	f000 f8b2 	bl	80038fa <UART_WaitOnFlagUntilTimeout>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d001      	beq.n	80037a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e006      	b.n	80037ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2220      	movs	r2, #32
 80037a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80037a8:	2300      	movs	r3, #0
 80037aa:	e000      	b.n	80037ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80037ac:	2302      	movs	r3, #2
  }
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3720      	adds	r7, #32
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b08a      	sub	sp, #40	; 0x28
 80037ba:	af02      	add	r7, sp, #8
 80037bc:	60f8      	str	r0, [r7, #12]
 80037be:	60b9      	str	r1, [r7, #8]
 80037c0:	603b      	str	r3, [r7, #0]
 80037c2:	4613      	mov	r3, r2
 80037c4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80037c6:	2300      	movs	r3, #0
 80037c8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b20      	cmp	r3, #32
 80037d4:	f040 808c 	bne.w	80038f0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d002      	beq.n	80037e4 <HAL_UART_Receive+0x2e>
 80037de:	88fb      	ldrh	r3, [r7, #6]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e084      	b.n	80038f2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d101      	bne.n	80037f6 <HAL_UART_Receive+0x40>
 80037f2:	2302      	movs	r3, #2
 80037f4:	e07d      	b.n	80038f2 <HAL_UART_Receive+0x13c>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2201      	movs	r2, #1
 80037fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2222      	movs	r2, #34	; 0x22
 8003808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2200      	movs	r2, #0
 8003810:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003812:	f7fe fc61 	bl	80020d8 <HAL_GetTick>
 8003816:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	88fa      	ldrh	r2, [r7, #6]
 800381c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	88fa      	ldrh	r2, [r7, #6]
 8003822:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800382c:	d108      	bne.n	8003840 <HAL_UART_Receive+0x8a>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d104      	bne.n	8003840 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8003836:	2300      	movs	r3, #0
 8003838:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	61bb      	str	r3, [r7, #24]
 800383e:	e003      	b.n	8003848 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003844:	2300      	movs	r3, #0
 8003846:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003850:	e043      	b.n	80038da <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	2200      	movs	r2, #0
 800385a:	2120      	movs	r1, #32
 800385c:	68f8      	ldr	r0, [r7, #12]
 800385e:	f000 f84c 	bl	80038fa <UART_WaitOnFlagUntilTimeout>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d001      	beq.n	800386c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e042      	b.n	80038f2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10c      	bne.n	800388c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	b29b      	uxth	r3, r3
 800387a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800387e:	b29a      	uxth	r2, r3
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	3302      	adds	r3, #2
 8003888:	61bb      	str	r3, [r7, #24]
 800388a:	e01f      	b.n	80038cc <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003894:	d007      	beq.n	80038a6 <HAL_UART_Receive+0xf0>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10a      	bne.n	80038b4 <HAL_UART_Receive+0xfe>
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d106      	bne.n	80038b4 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	b2da      	uxtb	r2, r3
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	701a      	strb	r2, [r3, #0]
 80038b2:	e008      	b.n	80038c6 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038c0:	b2da      	uxtb	r2, r3
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	3301      	adds	r3, #1
 80038ca:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	3b01      	subs	r3, #1
 80038d4:	b29a      	uxth	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038de:	b29b      	uxth	r3, r3
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1b6      	bne.n	8003852 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2220      	movs	r2, #32
 80038e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80038ec:	2300      	movs	r3, #0
 80038ee:	e000      	b.n	80038f2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80038f0:	2302      	movs	r3, #2
  }
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3720      	adds	r7, #32
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80038fa:	b580      	push	{r7, lr}
 80038fc:	b090      	sub	sp, #64	; 0x40
 80038fe:	af00      	add	r7, sp, #0
 8003900:	60f8      	str	r0, [r7, #12]
 8003902:	60b9      	str	r1, [r7, #8]
 8003904:	603b      	str	r3, [r7, #0]
 8003906:	4613      	mov	r3, r2
 8003908:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800390a:	e050      	b.n	80039ae <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800390c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800390e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003912:	d04c      	beq.n	80039ae <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003914:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003916:	2b00      	cmp	r3, #0
 8003918:	d007      	beq.n	800392a <UART_WaitOnFlagUntilTimeout+0x30>
 800391a:	f7fe fbdd 	bl	80020d8 <HAL_GetTick>
 800391e:	4602      	mov	r2, r0
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003926:	429a      	cmp	r2, r3
 8003928:	d241      	bcs.n	80039ae <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	330c      	adds	r3, #12
 8003930:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003934:	e853 3f00 	ldrex	r3, [r3]
 8003938:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800393a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800393c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003940:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	330c      	adds	r3, #12
 8003948:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800394a:	637a      	str	r2, [r7, #52]	; 0x34
 800394c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800394e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003950:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003952:	e841 2300 	strex	r3, r2, [r1]
 8003956:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800395a:	2b00      	cmp	r3, #0
 800395c:	d1e5      	bne.n	800392a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	3314      	adds	r3, #20
 8003964:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	e853 3f00 	ldrex	r3, [r3]
 800396c:	613b      	str	r3, [r7, #16]
   return(result);
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	f023 0301 	bic.w	r3, r3, #1
 8003974:	63bb      	str	r3, [r7, #56]	; 0x38
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	3314      	adds	r3, #20
 800397c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800397e:	623a      	str	r2, [r7, #32]
 8003980:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003982:	69f9      	ldr	r1, [r7, #28]
 8003984:	6a3a      	ldr	r2, [r7, #32]
 8003986:	e841 2300 	strex	r3, r2, [r1]
 800398a:	61bb      	str	r3, [r7, #24]
   return(result);
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1e5      	bne.n	800395e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2220      	movs	r2, #32
 8003996:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2220      	movs	r2, #32
 800399e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e00f      	b.n	80039ce <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	4013      	ands	r3, r2
 80039b8:	68ba      	ldr	r2, [r7, #8]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	bf0c      	ite	eq
 80039be:	2301      	moveq	r3, #1
 80039c0:	2300      	movne	r3, #0
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	461a      	mov	r2, r3
 80039c6:	79fb      	ldrb	r3, [r7, #7]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d09f      	beq.n	800390c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039cc:	2300      	movs	r3, #0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3740      	adds	r7, #64	; 0x40
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
	...

080039d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039dc:	b0c0      	sub	sp, #256	; 0x100
 80039de:	af00      	add	r7, sp, #0
 80039e0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80039f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039f4:	68d9      	ldr	r1, [r3, #12]
 80039f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	ea40 0301 	orr.w	r3, r0, r1
 8003a00:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	431a      	orrs	r2, r3
 8003a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	431a      	orrs	r2, r3
 8003a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a1c:	69db      	ldr	r3, [r3, #28]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003a30:	f021 010c 	bic.w	r1, r1, #12
 8003a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003a3e:	430b      	orrs	r3, r1
 8003a40:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a52:	6999      	ldr	r1, [r3, #24]
 8003a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	ea40 0301 	orr.w	r3, r0, r1
 8003a5e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	4b8f      	ldr	r3, [pc, #572]	; (8003ca4 <UART_SetConfig+0x2cc>)
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d005      	beq.n	8003a78 <UART_SetConfig+0xa0>
 8003a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	4b8d      	ldr	r3, [pc, #564]	; (8003ca8 <UART_SetConfig+0x2d0>)
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d104      	bne.n	8003a82 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003a78:	f7ff fdaa 	bl	80035d0 <HAL_RCC_GetPCLK2Freq>
 8003a7c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003a80:	e003      	b.n	8003a8a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a82:	f7ff fd91 	bl	80035a8 <HAL_RCC_GetPCLK1Freq>
 8003a86:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a8e:	69db      	ldr	r3, [r3, #28]
 8003a90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a94:	f040 810c 	bne.w	8003cb0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003aa2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003aa6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003aaa:	4622      	mov	r2, r4
 8003aac:	462b      	mov	r3, r5
 8003aae:	1891      	adds	r1, r2, r2
 8003ab0:	65b9      	str	r1, [r7, #88]	; 0x58
 8003ab2:	415b      	adcs	r3, r3
 8003ab4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ab6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003aba:	4621      	mov	r1, r4
 8003abc:	eb12 0801 	adds.w	r8, r2, r1
 8003ac0:	4629      	mov	r1, r5
 8003ac2:	eb43 0901 	adc.w	r9, r3, r1
 8003ac6:	f04f 0200 	mov.w	r2, #0
 8003aca:	f04f 0300 	mov.w	r3, #0
 8003ace:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ad2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ad6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ada:	4690      	mov	r8, r2
 8003adc:	4699      	mov	r9, r3
 8003ade:	4623      	mov	r3, r4
 8003ae0:	eb18 0303 	adds.w	r3, r8, r3
 8003ae4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003ae8:	462b      	mov	r3, r5
 8003aea:	eb49 0303 	adc.w	r3, r9, r3
 8003aee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003afe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003b02:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003b06:	460b      	mov	r3, r1
 8003b08:	18db      	adds	r3, r3, r3
 8003b0a:	653b      	str	r3, [r7, #80]	; 0x50
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	eb42 0303 	adc.w	r3, r2, r3
 8003b12:	657b      	str	r3, [r7, #84]	; 0x54
 8003b14:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003b18:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003b1c:	f7fc fb5c 	bl	80001d8 <__aeabi_uldivmod>
 8003b20:	4602      	mov	r2, r0
 8003b22:	460b      	mov	r3, r1
 8003b24:	4b61      	ldr	r3, [pc, #388]	; (8003cac <UART_SetConfig+0x2d4>)
 8003b26:	fba3 2302 	umull	r2, r3, r3, r2
 8003b2a:	095b      	lsrs	r3, r3, #5
 8003b2c:	011c      	lsls	r4, r3, #4
 8003b2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b32:	2200      	movs	r2, #0
 8003b34:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003b38:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003b3c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003b40:	4642      	mov	r2, r8
 8003b42:	464b      	mov	r3, r9
 8003b44:	1891      	adds	r1, r2, r2
 8003b46:	64b9      	str	r1, [r7, #72]	; 0x48
 8003b48:	415b      	adcs	r3, r3
 8003b4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b4c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003b50:	4641      	mov	r1, r8
 8003b52:	eb12 0a01 	adds.w	sl, r2, r1
 8003b56:	4649      	mov	r1, r9
 8003b58:	eb43 0b01 	adc.w	fp, r3, r1
 8003b5c:	f04f 0200 	mov.w	r2, #0
 8003b60:	f04f 0300 	mov.w	r3, #0
 8003b64:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003b68:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003b6c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b70:	4692      	mov	sl, r2
 8003b72:	469b      	mov	fp, r3
 8003b74:	4643      	mov	r3, r8
 8003b76:	eb1a 0303 	adds.w	r3, sl, r3
 8003b7a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003b7e:	464b      	mov	r3, r9
 8003b80:	eb4b 0303 	adc.w	r3, fp, r3
 8003b84:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003b94:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003b98:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	18db      	adds	r3, r3, r3
 8003ba0:	643b      	str	r3, [r7, #64]	; 0x40
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	eb42 0303 	adc.w	r3, r2, r3
 8003ba8:	647b      	str	r3, [r7, #68]	; 0x44
 8003baa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003bae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003bb2:	f7fc fb11 	bl	80001d8 <__aeabi_uldivmod>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	460b      	mov	r3, r1
 8003bba:	4611      	mov	r1, r2
 8003bbc:	4b3b      	ldr	r3, [pc, #236]	; (8003cac <UART_SetConfig+0x2d4>)
 8003bbe:	fba3 2301 	umull	r2, r3, r3, r1
 8003bc2:	095b      	lsrs	r3, r3, #5
 8003bc4:	2264      	movs	r2, #100	; 0x64
 8003bc6:	fb02 f303 	mul.w	r3, r2, r3
 8003bca:	1acb      	subs	r3, r1, r3
 8003bcc:	00db      	lsls	r3, r3, #3
 8003bce:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003bd2:	4b36      	ldr	r3, [pc, #216]	; (8003cac <UART_SetConfig+0x2d4>)
 8003bd4:	fba3 2302 	umull	r2, r3, r3, r2
 8003bd8:	095b      	lsrs	r3, r3, #5
 8003bda:	005b      	lsls	r3, r3, #1
 8003bdc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003be0:	441c      	add	r4, r3
 8003be2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003be6:	2200      	movs	r2, #0
 8003be8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003bec:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003bf0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003bf4:	4642      	mov	r2, r8
 8003bf6:	464b      	mov	r3, r9
 8003bf8:	1891      	adds	r1, r2, r2
 8003bfa:	63b9      	str	r1, [r7, #56]	; 0x38
 8003bfc:	415b      	adcs	r3, r3
 8003bfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003c04:	4641      	mov	r1, r8
 8003c06:	1851      	adds	r1, r2, r1
 8003c08:	6339      	str	r1, [r7, #48]	; 0x30
 8003c0a:	4649      	mov	r1, r9
 8003c0c:	414b      	adcs	r3, r1
 8003c0e:	637b      	str	r3, [r7, #52]	; 0x34
 8003c10:	f04f 0200 	mov.w	r2, #0
 8003c14:	f04f 0300 	mov.w	r3, #0
 8003c18:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003c1c:	4659      	mov	r1, fp
 8003c1e:	00cb      	lsls	r3, r1, #3
 8003c20:	4651      	mov	r1, sl
 8003c22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c26:	4651      	mov	r1, sl
 8003c28:	00ca      	lsls	r2, r1, #3
 8003c2a:	4610      	mov	r0, r2
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	4603      	mov	r3, r0
 8003c30:	4642      	mov	r2, r8
 8003c32:	189b      	adds	r3, r3, r2
 8003c34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003c38:	464b      	mov	r3, r9
 8003c3a:	460a      	mov	r2, r1
 8003c3c:	eb42 0303 	adc.w	r3, r2, r3
 8003c40:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003c50:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003c54:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003c58:	460b      	mov	r3, r1
 8003c5a:	18db      	adds	r3, r3, r3
 8003c5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c5e:	4613      	mov	r3, r2
 8003c60:	eb42 0303 	adc.w	r3, r2, r3
 8003c64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c66:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003c6a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003c6e:	f7fc fab3 	bl	80001d8 <__aeabi_uldivmod>
 8003c72:	4602      	mov	r2, r0
 8003c74:	460b      	mov	r3, r1
 8003c76:	4b0d      	ldr	r3, [pc, #52]	; (8003cac <UART_SetConfig+0x2d4>)
 8003c78:	fba3 1302 	umull	r1, r3, r3, r2
 8003c7c:	095b      	lsrs	r3, r3, #5
 8003c7e:	2164      	movs	r1, #100	; 0x64
 8003c80:	fb01 f303 	mul.w	r3, r1, r3
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	00db      	lsls	r3, r3, #3
 8003c88:	3332      	adds	r3, #50	; 0x32
 8003c8a:	4a08      	ldr	r2, [pc, #32]	; (8003cac <UART_SetConfig+0x2d4>)
 8003c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c90:	095b      	lsrs	r3, r3, #5
 8003c92:	f003 0207 	and.w	r2, r3, #7
 8003c96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4422      	add	r2, r4
 8003c9e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ca0:	e105      	b.n	8003eae <UART_SetConfig+0x4d6>
 8003ca2:	bf00      	nop
 8003ca4:	40011000 	.word	0x40011000
 8003ca8:	40011400 	.word	0x40011400
 8003cac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003cb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003cba:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003cbe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003cc2:	4642      	mov	r2, r8
 8003cc4:	464b      	mov	r3, r9
 8003cc6:	1891      	adds	r1, r2, r2
 8003cc8:	6239      	str	r1, [r7, #32]
 8003cca:	415b      	adcs	r3, r3
 8003ccc:	627b      	str	r3, [r7, #36]	; 0x24
 8003cce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003cd2:	4641      	mov	r1, r8
 8003cd4:	1854      	adds	r4, r2, r1
 8003cd6:	4649      	mov	r1, r9
 8003cd8:	eb43 0501 	adc.w	r5, r3, r1
 8003cdc:	f04f 0200 	mov.w	r2, #0
 8003ce0:	f04f 0300 	mov.w	r3, #0
 8003ce4:	00eb      	lsls	r3, r5, #3
 8003ce6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003cea:	00e2      	lsls	r2, r4, #3
 8003cec:	4614      	mov	r4, r2
 8003cee:	461d      	mov	r5, r3
 8003cf0:	4643      	mov	r3, r8
 8003cf2:	18e3      	adds	r3, r4, r3
 8003cf4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003cf8:	464b      	mov	r3, r9
 8003cfa:	eb45 0303 	adc.w	r3, r5, r3
 8003cfe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003d0e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003d12:	f04f 0200 	mov.w	r2, #0
 8003d16:	f04f 0300 	mov.w	r3, #0
 8003d1a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003d1e:	4629      	mov	r1, r5
 8003d20:	008b      	lsls	r3, r1, #2
 8003d22:	4621      	mov	r1, r4
 8003d24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d28:	4621      	mov	r1, r4
 8003d2a:	008a      	lsls	r2, r1, #2
 8003d2c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003d30:	f7fc fa52 	bl	80001d8 <__aeabi_uldivmod>
 8003d34:	4602      	mov	r2, r0
 8003d36:	460b      	mov	r3, r1
 8003d38:	4b60      	ldr	r3, [pc, #384]	; (8003ebc <UART_SetConfig+0x4e4>)
 8003d3a:	fba3 2302 	umull	r2, r3, r3, r2
 8003d3e:	095b      	lsrs	r3, r3, #5
 8003d40:	011c      	lsls	r4, r3, #4
 8003d42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d46:	2200      	movs	r2, #0
 8003d48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003d4c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003d50:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003d54:	4642      	mov	r2, r8
 8003d56:	464b      	mov	r3, r9
 8003d58:	1891      	adds	r1, r2, r2
 8003d5a:	61b9      	str	r1, [r7, #24]
 8003d5c:	415b      	adcs	r3, r3
 8003d5e:	61fb      	str	r3, [r7, #28]
 8003d60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d64:	4641      	mov	r1, r8
 8003d66:	1851      	adds	r1, r2, r1
 8003d68:	6139      	str	r1, [r7, #16]
 8003d6a:	4649      	mov	r1, r9
 8003d6c:	414b      	adcs	r3, r1
 8003d6e:	617b      	str	r3, [r7, #20]
 8003d70:	f04f 0200 	mov.w	r2, #0
 8003d74:	f04f 0300 	mov.w	r3, #0
 8003d78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d7c:	4659      	mov	r1, fp
 8003d7e:	00cb      	lsls	r3, r1, #3
 8003d80:	4651      	mov	r1, sl
 8003d82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d86:	4651      	mov	r1, sl
 8003d88:	00ca      	lsls	r2, r1, #3
 8003d8a:	4610      	mov	r0, r2
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	4603      	mov	r3, r0
 8003d90:	4642      	mov	r2, r8
 8003d92:	189b      	adds	r3, r3, r2
 8003d94:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003d98:	464b      	mov	r3, r9
 8003d9a:	460a      	mov	r2, r1
 8003d9c:	eb42 0303 	adc.w	r3, r2, r3
 8003da0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	67bb      	str	r3, [r7, #120]	; 0x78
 8003dae:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003db0:	f04f 0200 	mov.w	r2, #0
 8003db4:	f04f 0300 	mov.w	r3, #0
 8003db8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003dbc:	4649      	mov	r1, r9
 8003dbe:	008b      	lsls	r3, r1, #2
 8003dc0:	4641      	mov	r1, r8
 8003dc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003dc6:	4641      	mov	r1, r8
 8003dc8:	008a      	lsls	r2, r1, #2
 8003dca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003dce:	f7fc fa03 	bl	80001d8 <__aeabi_uldivmod>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	460b      	mov	r3, r1
 8003dd6:	4b39      	ldr	r3, [pc, #228]	; (8003ebc <UART_SetConfig+0x4e4>)
 8003dd8:	fba3 1302 	umull	r1, r3, r3, r2
 8003ddc:	095b      	lsrs	r3, r3, #5
 8003dde:	2164      	movs	r1, #100	; 0x64
 8003de0:	fb01 f303 	mul.w	r3, r1, r3
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	011b      	lsls	r3, r3, #4
 8003de8:	3332      	adds	r3, #50	; 0x32
 8003dea:	4a34      	ldr	r2, [pc, #208]	; (8003ebc <UART_SetConfig+0x4e4>)
 8003dec:	fba2 2303 	umull	r2, r3, r2, r3
 8003df0:	095b      	lsrs	r3, r3, #5
 8003df2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003df6:	441c      	add	r4, r3
 8003df8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	673b      	str	r3, [r7, #112]	; 0x70
 8003e00:	677a      	str	r2, [r7, #116]	; 0x74
 8003e02:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003e06:	4642      	mov	r2, r8
 8003e08:	464b      	mov	r3, r9
 8003e0a:	1891      	adds	r1, r2, r2
 8003e0c:	60b9      	str	r1, [r7, #8]
 8003e0e:	415b      	adcs	r3, r3
 8003e10:	60fb      	str	r3, [r7, #12]
 8003e12:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e16:	4641      	mov	r1, r8
 8003e18:	1851      	adds	r1, r2, r1
 8003e1a:	6039      	str	r1, [r7, #0]
 8003e1c:	4649      	mov	r1, r9
 8003e1e:	414b      	adcs	r3, r1
 8003e20:	607b      	str	r3, [r7, #4]
 8003e22:	f04f 0200 	mov.w	r2, #0
 8003e26:	f04f 0300 	mov.w	r3, #0
 8003e2a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003e2e:	4659      	mov	r1, fp
 8003e30:	00cb      	lsls	r3, r1, #3
 8003e32:	4651      	mov	r1, sl
 8003e34:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e38:	4651      	mov	r1, sl
 8003e3a:	00ca      	lsls	r2, r1, #3
 8003e3c:	4610      	mov	r0, r2
 8003e3e:	4619      	mov	r1, r3
 8003e40:	4603      	mov	r3, r0
 8003e42:	4642      	mov	r2, r8
 8003e44:	189b      	adds	r3, r3, r2
 8003e46:	66bb      	str	r3, [r7, #104]	; 0x68
 8003e48:	464b      	mov	r3, r9
 8003e4a:	460a      	mov	r2, r1
 8003e4c:	eb42 0303 	adc.w	r3, r2, r3
 8003e50:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	663b      	str	r3, [r7, #96]	; 0x60
 8003e5c:	667a      	str	r2, [r7, #100]	; 0x64
 8003e5e:	f04f 0200 	mov.w	r2, #0
 8003e62:	f04f 0300 	mov.w	r3, #0
 8003e66:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003e6a:	4649      	mov	r1, r9
 8003e6c:	008b      	lsls	r3, r1, #2
 8003e6e:	4641      	mov	r1, r8
 8003e70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e74:	4641      	mov	r1, r8
 8003e76:	008a      	lsls	r2, r1, #2
 8003e78:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003e7c:	f7fc f9ac 	bl	80001d8 <__aeabi_uldivmod>
 8003e80:	4602      	mov	r2, r0
 8003e82:	460b      	mov	r3, r1
 8003e84:	4b0d      	ldr	r3, [pc, #52]	; (8003ebc <UART_SetConfig+0x4e4>)
 8003e86:	fba3 1302 	umull	r1, r3, r3, r2
 8003e8a:	095b      	lsrs	r3, r3, #5
 8003e8c:	2164      	movs	r1, #100	; 0x64
 8003e8e:	fb01 f303 	mul.w	r3, r1, r3
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	011b      	lsls	r3, r3, #4
 8003e96:	3332      	adds	r3, #50	; 0x32
 8003e98:	4a08      	ldr	r2, [pc, #32]	; (8003ebc <UART_SetConfig+0x4e4>)
 8003e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e9e:	095b      	lsrs	r3, r3, #5
 8003ea0:	f003 020f 	and.w	r2, r3, #15
 8003ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4422      	add	r2, r4
 8003eac:	609a      	str	r2, [r3, #8]
}
 8003eae:	bf00      	nop
 8003eb0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003eba:	bf00      	nop
 8003ebc:	51eb851f 	.word	0x51eb851f

08003ec0 <__libc_init_array>:
 8003ec0:	b570      	push	{r4, r5, r6, lr}
 8003ec2:	4d0d      	ldr	r5, [pc, #52]	; (8003ef8 <__libc_init_array+0x38>)
 8003ec4:	4c0d      	ldr	r4, [pc, #52]	; (8003efc <__libc_init_array+0x3c>)
 8003ec6:	1b64      	subs	r4, r4, r5
 8003ec8:	10a4      	asrs	r4, r4, #2
 8003eca:	2600      	movs	r6, #0
 8003ecc:	42a6      	cmp	r6, r4
 8003ece:	d109      	bne.n	8003ee4 <__libc_init_array+0x24>
 8003ed0:	4d0b      	ldr	r5, [pc, #44]	; (8003f00 <__libc_init_array+0x40>)
 8003ed2:	4c0c      	ldr	r4, [pc, #48]	; (8003f04 <__libc_init_array+0x44>)
 8003ed4:	f000 f820 	bl	8003f18 <_init>
 8003ed8:	1b64      	subs	r4, r4, r5
 8003eda:	10a4      	asrs	r4, r4, #2
 8003edc:	2600      	movs	r6, #0
 8003ede:	42a6      	cmp	r6, r4
 8003ee0:	d105      	bne.n	8003eee <__libc_init_array+0x2e>
 8003ee2:	bd70      	pop	{r4, r5, r6, pc}
 8003ee4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ee8:	4798      	blx	r3
 8003eea:	3601      	adds	r6, #1
 8003eec:	e7ee      	b.n	8003ecc <__libc_init_array+0xc>
 8003eee:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ef2:	4798      	blx	r3
 8003ef4:	3601      	adds	r6, #1
 8003ef6:	e7f2      	b.n	8003ede <__libc_init_array+0x1e>
 8003ef8:	08003f54 	.word	0x08003f54
 8003efc:	08003f54 	.word	0x08003f54
 8003f00:	08003f54 	.word	0x08003f54
 8003f04:	08003f58 	.word	0x08003f58

08003f08 <memset>:
 8003f08:	4402      	add	r2, r0
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d100      	bne.n	8003f12 <memset+0xa>
 8003f10:	4770      	bx	lr
 8003f12:	f803 1b01 	strb.w	r1, [r3], #1
 8003f16:	e7f9      	b.n	8003f0c <memset+0x4>

08003f18 <_init>:
 8003f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f1a:	bf00      	nop
 8003f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f1e:	bc08      	pop	{r3}
 8003f20:	469e      	mov	lr, r3
 8003f22:	4770      	bx	lr

08003f24 <_fini>:
 8003f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f26:	bf00      	nop
 8003f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f2a:	bc08      	pop	{r3}
 8003f2c:	469e      	mov	lr, r3
 8003f2e:	4770      	bx	lr
