#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 13 05:15:33 2022
# Process ID: 27980
# Current directory: C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1
# Command line: vivado.exe -log system_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl
# Log file: C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/system_top.vds
# Journal file: C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/ip_repo/axi_delay_counter_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/ip_repo/sync_generator_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.cache/ip 
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 358.418 ; gain = 72.172
Command: synth_design -top system_top -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 514.461 ; gain = 154.309
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1139]
INFO: [Synth 8-6157] synthesizing module 'system_top' [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (1#1) [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf__parameterized0' [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf__parameterized0' (1#1) [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf__parameterized1' [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf__parameterized1' (1#1) [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:1326]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (3#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (4#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter TDD_DISABLE bound to: 0 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 0 - type: integer 
	Parameter ADC_INIT_DELAY bound to: 30 - type: integer 
	Parameter ADC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter ADC_USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter ADC_DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter ADC_DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter ADC_IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter DAC_INIT_DELAY bound to: 0 - type: integer 
	Parameter DAC_CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter DAC_IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter DAC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter DAC_USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter MIMO_ENABLE bound to: 0 - type: integer 
	Parameter USE_SSI_CLK bound to: 1 - type: integer 
	Parameter DELAY_REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter ADC_USERPORTS_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_DATAFORMAT_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_DCFILTER_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_IQCORRECTION_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_USERPORTS_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_DELAYCNTRL_DISABLE_INT bound to: 1 - type: integer 
	Parameter DAC_IQCORRECTION_DISABLE_INT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_lvds_if' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/xilinx/axi_ad9361_lvds_if.v:38]
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter DAC_IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter CLK_DESKEW bound to: 0 - type: integer 
	Parameter USE_SSI_CLK bound to: 1 - type: integer 
	Parameter DELAY_REFCLK_FREQUENCY bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_data_in' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter NONE bound to: -1 - type: integer 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 0 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (5#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22477]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (6#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22477]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22342]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (7#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22342]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_in' (8#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_out' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter NONE bound to: -1 - type: integer 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 0 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_FPGA_TECHNOLOGY bound to: -1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (9#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (10#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_out' (11#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_clk' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_clk.v:38]
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (12#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (13#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_clk' (14#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_clk.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_in__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 1 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter NONE bound to: -1 - type: integer 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 1 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22464]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (15#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22464]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_in__parameterized0' (15#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_out__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter SINGLE_ENDED bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter NONE bound to: -1 - type: integer 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 0 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_FPGA_TECHNOLOGY bound to: -1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (16#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_out__parameterized0' (16#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_lvds_if' (17#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/xilinx/axi_ad9361_lvds_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tdd_if' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tdd_if.v:38]
	Parameter LEVEL_OR_PULSE_N bound to: 1 - type: integer 
	Parameter PULSE_MODE bound to: 0 - type: integer 
	Parameter LEVEL_MODE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tdd_if' (18#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tdd_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tdd' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tdd.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_tdd_cntrl' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_tdd_cntrl.v:37]
	Parameter ID bound to: 0 - type: integer 
	Parameter PCORE_VERSION bound to: 65633 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (19#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 624 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized0' (19#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (20#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_tdd_cntrl' (21#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_tdd_cntrl.v:37]
INFO: [Synth 8-6157] synthesizing module 'ad_tdd_control' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_tdd_control.v:38]
	Parameter TX_DATA_PATH_DELAY bound to: 0 - type: integer 
	Parameter CONTROL_PATH_DELAY bound to: 0 - type: integer 
	Parameter ON bound to: 1 - type: integer 
	Parameter OFF bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_addsub' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:42]
	Parameter A_DATA_WIDTH bound to: 24 - type: integer 
	Parameter B_DATA_VALUE bound to: 0 - type: integer 
	Parameter ADD_OR_SUB_N bound to: 0 - type: integer 
	Parameter ADDER bound to: 1 - type: integer 
	Parameter SUBSTRACTER bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'out_d2_reg' and it is trimmed from '25' to '24' bits. [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:98]
INFO: [Synth 8-6155] done synthesizing module 'ad_addsub' (22#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ad_tdd_control' (23#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_tdd_control.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tdd' (24#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tdd.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 0 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 30 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 0 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_pnmon' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_pnmon.v:39]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_pnmon' (25#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon' (26#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_datafmt' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:39]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter OCTETS_PER_SAMPLE bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_datafmt' (27#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_dcfilter' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:39]
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3435]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: TRUE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (28#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3435]
INFO: [Synth 8-6155] done synthesizing module 'ad_dcfilter' (29#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter SCALE_ONLY bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mul' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 17 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO' [C:/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E' (30#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO' (31#1) [C:/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul' (32#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 17 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized0' (32#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:164]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor' (33#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:41]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized1' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized1' (33#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized0' (33#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel' (34#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel' (35#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter PRBS_SEL bound to: 1 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' (35#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter SCALE_ONLY bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:164]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor__parameterized0' (35#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:41]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized0' (35#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized0' (35#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized1' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized1' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 2 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized1' (35#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized1' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized1' (35#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized1' (35#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized2' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized2' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter PRBS_SEL bound to: 3 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized2' (35#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized2' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized2' (35#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized2' (35#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_common' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_adc_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter GPIO_DISABLE bound to: 0 - type: integer 
	Parameter START_CODE_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 655714 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (36#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized2' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized2' (36#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (37#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_common' (38#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_adc_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 30 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b000010 
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl' (39#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx' (40#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_rx.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 0 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DELAYCNTRL_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 0 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:39]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DW bound to: 12 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 14 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter CLK_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_2' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_2.v:38]
	Parameter DDS_DW bound to: 12 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 14 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter CORDIC bound to: 1 - type: integer 
	Parameter POLYNOMIAL bound to: 2 - type: integer 
	Parameter DDS_D_DW bound to: 14 - type: integer 
	Parameter DDS_P_DW bound to: 13 - type: integer 
	Parameter C_T_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_1' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_1.v:38]
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_D_DW bound to: 14 - type: integer 
	Parameter DDS_P_DW bound to: 13 - type: integer 
	Parameter DDS_CORDIC_TYPE bound to: 1 - type: integer 
	Parameter DDS_POLINOMIAL_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_sine_cordic' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine_cordic.v:38]
	Parameter PHASE_DW bound to: 13 - type: integer 
	Parameter CORDIC_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter LUT_FSCALE bound to: 8192 - type: integer 
	Parameter X_FSCALE bound to: 16384 - type: integer 
	Parameter APROX_DW_GAIN_ERR bound to: 4 - type: integer 
	Parameter X_VALUE bound to: 14'b01001101101011 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:58]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:59]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:60]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:61]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:77]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:78]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe' (41#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized0' (41#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized1' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized1' (41#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized2' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized2' (41#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized3' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized3' (41#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized4' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized4' (41#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized5' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized5' (41#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized6' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized6' (41#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized7' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized7' (41#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized8' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized8' (41#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized9' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized9' (41#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized10' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized10' (41#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_sine_cordic' (42#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine_cordic.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized1' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 15 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO__parameterized0' [C:/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 15 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO__parameterized0' (42#1) [C:/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized1' (42#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_1' (43#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_1.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_2' (44#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds_2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds' (45#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized3' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 167 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized3' (45#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel' (46#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel' (47#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 1 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized0' (47#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized0' (47#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized1' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 2 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized1' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized1' (47#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized1' (47#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized2' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 3 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized2' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized2' (47#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized2' (47#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_common' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_dac_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter CONFIG bound to: 32 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b010000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter GPIO_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 590178 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized4' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized4' (47#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized1' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized1' (47#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_common' (48#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_dac_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter INIT_DELAY bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b010010 
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl__parameterized0' (48#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-4471] merging register 'dac_valid_q0_int_reg' into 'dac_valid_i0_int_reg' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tx.v:188]
WARNING: [Synth 8-6014] Unused sequential element dac_valid_q0_int_reg was removed.  [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tx.v:188]
INFO: [Synth 8-4471] merging register 'dac_valid_q1_int_reg' into 'dac_valid_i1_int_reg' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tx.v:190]
WARNING: [Synth 8-6014] Unused sequential element dac_valid_q1_int_reg was removed.  [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tx.v:190]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx' (49#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361_tx.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (50#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361' (51#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/dc36/axi_ad9361.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_0' (52#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:57]
WARNING: [Synth 8-350] instance 'axi_ad9361' of module 'system_axi_ad9361_0' requires 79 connections, but only 70 given [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:1873]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_adc_dma_0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DMA_AXIS_ID_W bound to: 8 - type: integer 
	Parameter DMA_AXIS_DEST_W bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 128 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 8192 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 128 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 3 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c/axi_dmac_regmap.v:38]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter PCORE_VERSION bound to: 262754 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c/axi_dmac_regmap.v:178]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c/axi_dmac_regmap_request.v:148]
	Parameter DATA_WIDTH bound to: 26 - type: integer 
	Parameter ASYNC_CLK bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MAX_ROOM bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_address_sync' (53#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/d07d/address_sync.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo' (54#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/d07d/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request' (55#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c/axi_dmac_regmap_request.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized0' (55#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap' (56#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c/axi_dmac_regmap.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c/axi_dmac_reset_manager.v:156]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (57#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/2b57/sync_bits.v:46]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 27 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 5'b10000 
	Parameter MAX_LENGTH bound to: 4'b1111 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter ALLOW_ABORT bound to: 0 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 4'b1111 
WARNING: [Synth 8-350] instance 'i_data_mover' of module 'dmac_data_mover' requires 29 connections, but only 22 given [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c/src_fifo_inf.v:94]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 69 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter BURST_LEN bound to: 16 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 8 - type: integer 
	Parameter MEM_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BURST_LEN_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DATA_WIDTH_MEM_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM_DEST bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH_SRC bound to: 7 - type: integer 
	Parameter ADDRESS_WIDTH_DEST bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM bound to: 3 - type: integer 
	Parameter A_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter A_DATA_WIDTH bound to: 64 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter B_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter MIN_WIDTH bound to: 64 - type: integer 
	Parameter MAX_WIDTH bound to: 64 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 1 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 63 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_GEN_ID bound to: 3'b001 
	Parameter STATE_REWIND_ID bound to: 3'b010 
	Parameter STATE_CONSUME bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
WARNING: [Synth 8-350] instance 'axi_ad9361_adc_dma' of module 'system_axi_ad9361_adc_dma_0' requires 46 connections, but only 45 given [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:1944]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b1 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DMA_AXIS_ID_W bound to: 8 - type: integer 
	Parameter DMA_AXIS_DEST_W bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 8192 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 128 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 3 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 262754 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c/axi_dmac_regmap.v:178]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c/axi_dmac_regmap_request.v:148]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c/axi_dmac_reset_manager.v:156]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 27 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter NUM_M bound to: 3 - type: integer 
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 63 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
WARNING: [Synth 8-350] instance 'axi_ad9361_dac_dma' of module 'system_axi_ad9361_dac_dma_0' requires 48 connections, but only 41 given [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:1990]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000011110000000000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000011111000100001000000000000000000000000000000000000000000000000001111100010000000000000000000000000000000000000000000000000000000111100100000010000000000000000000000000000000000000000000000000010000010110000000000000000000000000000000000000000000000000000001000101000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000011110000000000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000011111000100001000000000000000000000000000000000000000000000000001111100010000000000000000000000000000000000000000000000000000000111100100000010000000000000000000000000000000000000000000000000010000010110000000000000000000000000000000000000000000000000000001000101000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000011110000001111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000011111000100001000001111111111110000000000000000000000000000000001111100010000000000111111111111000000000000000000000000000000000111100100000010111111111111111100000000000000000000000000000000010000010110000000001111111111110000000000000000000000000000000001000101000000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000011110000000000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000011111000100001000000000000000000000000000000000000000000000000001111100010000000000000000000000000000000000000000000000000000000111100100000010000000000000000000000000000000000000000000000000010000010110000000000000000000000000000000000000000000000000000001000101000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000011110000001111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000011111000100001000001111111111110000000000000000000000000000000001111100010000000000111111111111000000000000000000000000000000000111100100000010111111111111111100000000000000000000000000000000010000010110000000001111111111110000000000000000000000000000000001000101000000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001010000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011110010000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/469c/hdl/axi_delay_counter_v1_0_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/469c/hdl/axi_delay_counter_v1_0_S00_AXI.v:374]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_IO bound to: 1 - type: integer 
	Parameter NUM_OF_CLK_MONS bound to: 0 - type: integer 
	Parameter BUF_ENABLE_0 bound to: 1 - type: integer 
	Parameter BUF_ENABLE_1 bound to: 1 - type: integer 
	Parameter BUF_ENABLE_2 bound to: 1 - type: integer 
	Parameter BUF_ENABLE_3 bound to: 1 - type: integer 
	Parameter BUF_ENABLE_4 bound to: 1 - type: integer 
	Parameter BUF_ENABLE_5 bound to: 1 - type: integer 
	Parameter BUF_ENABLE_6 bound to: 1 - type: integer 
	Parameter BUF_ENABLE_7 bound to: 1 - type: integer 
	Parameter PCORE_VERSION bound to: 262243 - type: integer 
	Parameter BUF_ENABLE bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter ID bound to: 16 - type: integer 
WARNING: [Synth 8-350] instance 'axi_gpreg' of module 'system_axi_gpreg_0' requires 24 connections, but only 23 given [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2246]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_31bd_psr_aclk_0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (126#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (127#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' (128#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (129#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (130#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_31bd_psr_aclk_0' (131#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_31bd_psr_aclk_0' requires 10 connections, but only 6 given [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:486]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1V0WYD2 does not have driver. [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:467]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_31bd_s00tr_0' requires 46 connections, but only 44 given [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:1002]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4928 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 154 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 154 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 154 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 154 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 154 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 154 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 154 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 154 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 154 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 154 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 154 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 154 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 154 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3392 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 106 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 106 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 106 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'bd_c0fd_psr_aclk_0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_c0fd_psr_aclk_0' (180#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_c0fd_psr_aclk_0' requires 10 connections, but only 6 given [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:402]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_QEY4IV does not have driver. [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:383]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_c0fd_s00tr_0' requires 38 connections, but only 36 given [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:832]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3232 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 101 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 101 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 101 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 101 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 101 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 101 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 101 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 101 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 101 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_main_0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6799' bound to instance 'U0' of component 'axi_iic' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'iic' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 7 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (195#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (196#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (197#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (198#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (199#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (200#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (201#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
WARNING: [Synth 8-6014] Unused sequential element ro_a_reg was removed.  [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:2273]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (202#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'filter' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_DEFAULT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (202#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (203#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'filter' (204#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'iic_control' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_21_upcnt_n' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_21_upcnt_n' (205#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (206#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_21_upcnt_n__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_21_upcnt_n__parameterized0' (206#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
WARNING: [Synth 8-6014] Unused sequential element sda_cout_reg_d1_reg was removed.  [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:3658]
WARNING: [Synth 8-6014] Unused sequential element gen_stop_and_scl_hi_reg was removed.  [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:3874]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (207#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (213#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
WARNING: [Synth 8-6014] Unused sequential element dynamic_MSMS_d_reg was removed.  [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5265]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (214#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (214#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (215#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (216#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_main_0' (217#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_main' of module 'system_axi_iic_main_0' requires 27 connections, but only 26 given [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2342]
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 9 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter CORE_VERSION bound to: 32'b00000000000000010000000001100001 
	Parameter CORE_MAGIC bound to: 1398360388 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_clk_wiz.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_clk_wiz.v:126]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'system_clk_wiz_0_1' requires 4 connections, but only 3 given [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2394]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2398]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity system_ila_0_1 does not have driver. [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:112]
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 9 - type: integer 
	Parameter PATH_TO_FILE bound to: c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/mem_init_sys.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/mem_init_sys.txt' is read successfully [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/2ee7/sysid_rom.v:15]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 1 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:746]
WARNING: [Synth 8-350] instance 'sys_ps7' of module 'system_sys_ps7_0' requires 202 connections, but only 163 given [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2438]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (287#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (287#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (288#1) [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 7 given [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2602]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter REAL_NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 1 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NON_POWER_OF_TWO bound to: 1'b1 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 4 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NUM_OF_PORTS bound to: 4 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_GROUPS bound to: 1 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-350] instance 'util_ad9361_adc_pack' of module 'system_util_ad9361_adc_pack_0' requires 16 connections, but only 15 given [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2610]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter REAL_NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NON_POWER_OF_TWO bound to: 1'b1 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 4 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_OF_PORTS bound to: 8 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 2 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
	Parameter NUM_GROUPS bound to: 2 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 2 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 1 - type: integer 
	Parameter MIN_STAGE bound to: 1 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 4 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 1 - type: integer 
	Parameter MIN_STAGE bound to: 1 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_OF_PORTS bound to: 4 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 1 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_GROUPS bound to: 2 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 2 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-350] instance 'util_ad9361_dac_upack' of module 'system_util_ad9361_dac_upack_0' requires 16 connections, but only 15 given [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2626]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2642]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 2 - type: integer 
WARNING: [Synth 8-350] instance 'util_ad9361_divclk_sel' of module 'system_util_ad9361_divclk_sel_0' requires 2 connections, but only 1 given [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2642]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter TDD_SYNC_PERIOD bound to: 10000000 - type: integer 
	Parameter PULSE_WIDTH bound to: 7 - type: integer 
	Parameter PULSE_PERIOD bound to: 10000000 - type: integer 
WARNING: [Synth 8-350] instance 'i_tdd_sync' of module 'util_pulse_gen' requires 7 connections, but only 6 given [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/bfea/util_tdd_sync.v:67]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_ad9361_dac_upack'. This will prevent further optimization [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2626]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_vector_logic_0'. This will prevent further optimization [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2654]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2398]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_ad9361_dac_dma'. This will prevent further optimization [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:1990]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sync_gen_0'. This will prevent further optimization [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2412]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_delay_counter_0'. This will prevent further optimization [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2220]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_ad9361_adc_dma'. This will prevent further optimization [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:1944]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_ad9361_adc_pack'. This will prevent further optimization [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:2610]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_ad9361'. This will prevent further optimization [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/synth/system.v:1873]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net gp_in in module/entity system_top does not have driver. [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:118]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In2[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In3[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In4[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In5[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In6[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In7[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In8[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In9[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In10[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In11[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In12[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In13[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In14[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In15[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In16[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In17[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In18[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In19[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In20[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In21[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In22[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In23[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In24[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In25[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In26[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In27[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In28[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In29[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In30[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In31[0]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port rotate[1]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[7]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[5]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[4]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[3]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[1]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[0]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[23]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[22]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[21]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[17]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[16]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[15]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[11]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[10]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[9]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[5]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[4]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[3]
INFO: [Synth 8-3331] design util_upack2_impl has unconnected port fifo_rd_en[3]
INFO: [Synth 8-3331] design util_upack2_impl has unconnected port fifo_rd_en[2]
INFO: [Synth 8-3331] design util_upack2_impl has unconnected port fifo_rd_en[1]
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_4
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_5
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_6
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_7
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_8
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_9
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_10
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_11
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_12
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_13
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_14
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_15
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_16
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_17
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_18
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_19
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_20
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_21
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_22
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_23
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_24
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_25
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_26
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_27
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_28
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_29
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_30
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_31
INFO: [Synth 8-3331] design util_cpack2_impl has unconnected port fifo_wr_en[3]
INFO: [Synth 8-3331] design util_cpack2_impl has unconnected port fifo_wr_en[2]
INFO: [Synth 8-3331] design util_cpack2_impl has unconnected port fifo_wr_en[1]
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_4
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_5
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_6
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_7
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_8
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_9
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_10
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_11
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_12
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_13
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_14
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_15
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_16
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_17
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_18
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_19
INFO: [Synth 8-3331] design util_cpack2 has unconnected port enable_20
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1231.496 ; gain = 871.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/synth/system_ila_0_1.v:3223]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[27] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[26] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[25] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[24] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[23] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[22] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[21] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[20] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[19] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[18] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[17] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[16] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[15] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[14] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[13] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[12] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[11] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[10] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[9] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[8] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[7] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[6] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[5] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[4] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[3] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[2] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[1] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gp_in_0[0] to constant 0 [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/system_top.v:170]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1231.496 ; gain = 871.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1231.496 ; gain = 871.344
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 703 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_board.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_board.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/ila_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1942.344 ; gain = 0.000
Parsing XDC File [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/common/antsdr_constr.xdc]
Finished Parsing XDC File [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/common/antsdr_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/common/antsdr_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/common/antsdr_constr_lvds.xdc]
Finished Parsing XDC File [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/common/antsdr_constr_lvds.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/common/antsdr_constr_lvds.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/common/ccbob_constr.xdc]
Finished Parsing XDC File [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/common/ccbob_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/common/ccbob_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1950.965 ; gain = 0.000
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_late.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_late.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1950.965 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1952.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 511 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 352 instances
  CFGLUT5 => SRLC32E: 52 instances
  DSP48E => DSP48E1: 24 instances
  FDR => FDRE: 51 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 12 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 8 instances
  SRL16 => SRL16E: 3 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1952.438 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.366 . Memory (MB): peak = 1952.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:07 ; elapsed = 00:02:08 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:07 ; elapsed = 00:02:08 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d1_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d2_i. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_sync_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_sync_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7/inst. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 164).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main/U0. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 167).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen/U0. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 172).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 178).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 184).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 184).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 187).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 187).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 187).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 187).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 187).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 187).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 187).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 190).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 190).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 190).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 190).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 190).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 196).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 199).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 202).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/clk_wiz_0/inst. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 242).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/ila_0/inst. (constraint file  C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/dont_touch.xdc, line 253).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_logic_inv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_sysid_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rom_sys_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/GND_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_tdd_sync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_divclk_sel_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_divclk_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_adc_pack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_adc_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_dac_upack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_gpreg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sync_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_delay_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:02:09 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "adc_valid_p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_data_p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdd_last_burst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dac_enable_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_data_out_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dac_enable_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_data_out_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dac_enable_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_data_out_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dac_enable_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_data_out_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_valid_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "completion_req_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_cyclic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager__parameterized0'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "completion_req_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gen_wsplitter.aw_split" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_rsplitter.ar_split" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_wsplitter.aw_split_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_wsplitter.w_burst_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_rsplitter.ar_split_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave__parameterized0'
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5544] ROM "dtc_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "detect_stop_b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AckDataState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aas_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lut_rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "end_of_period_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
              start_wait |                             0001 |                             0001
                   start |                             0010 |                             0010
              start_edge |                             0011 |                             0011
            scl_low_edge |                             0100 |                             0100
                 scl_low |                             0101 |                             0101
           scl_high_edge |                             0110 |                             0110
                scl_high |                             0111 |                             0111
               stop_edge |                             1000 |                             1000
               stop_wait |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  header |                              101 |                              001
              ack_header |                              110 |                              010
                rcv_data |                              100 |                              011
                ack_data |                              011 |                              100
               xmit_data |                              010 |                              101
                wait_ack |                              001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |ad_data_in__parameterized0__GC0            |           1|         3|
|2     |ad_data_in__GC0                            |           1|         2|
|3     |axi_ad9361_lvds_if__GC0                    |           1|       578|
|4     |ad_dds                                     |           4|      5896|
|5     |axi_ad9361_tx_channel__GC0                 |           1|      2669|
|6     |axi_ad9361_tx_channel__parameterized0__GC0 |           1|      2649|
|7     |axi_ad9361_tx_channel__parameterized1__GC0 |           1|      2649|
|8     |axi_ad9361_tx_channel__parameterized2__GC0 |           1|      2706|
|9     |axi_ad9361_tx__GC0                         |           1|      2565|
|10    |axi_ad9361__GC0                            |           1|     26049|
|11    |sc_util_v1_0_4_axi_reg_stall               |          24|      6610|
|12    |sc_exit_v1_0_8_axi3_conv__GC0              |           1|      4812|
|13    |sc_exit_v1_0_8_splitter__GC0               |           1|        18|
|14    |sc_exit_v1_0_8_top__GC0                    |           1|       525|
|15    |sc_mmu_v1_0_7_top__GC0                     |           1|      1939|
|16    |s00_entry_pipeline_imp_12BBSXA__GC0        |           1|       202|
|17    |bd_31bd__GC0                               |           1|      1682|
|18    |sc_exit_v1_0_8_top__parameterized0__GC0    |           1|       523|
|19    |sc_mmu_v1_0_7_top__parameterized0__GC0     |           1|      1745|
|20    |s00_entry_pipeline_imp_A6NOOV__GC0         |           1|       202|
|21    |bd_c0fd__GC0                               |           1|      1230|
|22    |system_clk_wiz_0_1_clk_wiz__GC0            |           1|        12|
|23    |system__GCB0                               |           1|     24669|
|24    |system__GCB1                               |           1|     20658|
|25    |system_top__GC0                            |           1|        70|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 8     
	   2 Input     30 Bit       Adders := 8     
	   2 Input     24 Bit       Adders := 22    
	   3 Input     24 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 28    
	   3 Input     16 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 192   
	   2 Input     14 Bit       Adders := 9     
	   3 Input     13 Bit       Adders := 96    
	   2 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 10    
	   3 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 55    
	   2 Input      5 Bit       Adders := 23    
	   2 Input      4 Bit       Adders := 109   
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 21    
	   4 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 6     
	   3 Input      1 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 15    
+---XORs : 
	   2 Input     14 Bit         XORs := 192   
	   2 Input     13 Bit         XORs := 164   
	   2 Input      1 Bit         XORs := 353   
	   3 Input      1 Bit         XORs := 24    
	   4 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 10    
+---XORs : 
	               12 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 8     
+---Registers : 
	             2178 Bit    Registers := 52    
	             1024 Bit    Registers := 2     
	              624 Bit    Registers := 2     
	              512 Bit    Registers := 4     
	              167 Bit    Registers := 8     
	              154 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	              106 Bit    Registers := 1     
	              101 Bit    Registers := 1     
	               78 Bit    Registers := 8     
	               66 Bit    Registers := 4     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 13    
	               63 Bit    Registers := 2     
	               48 Bit    Registers := 11    
	               47 Bit    Registers := 4     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 75    
	               30 Bit    Registers := 8     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 6     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 172   
	               23 Bit    Registers := 3     
	               17 Bit    Registers := 30    
	               16 Bit    Registers := 454   
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 257   
	               13 Bit    Registers := 105   
	               12 Bit    Registers := 37    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 78    
	                7 Bit    Registers := 18    
	                6 Bit    Registers := 47    
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 180   
	                3 Bit    Registers := 59    
	                2 Bit    Registers := 75    
	                1 Bit    Registers := 1644  
+---RAMs : 
	               8K Bit         RAMs := 2     
	              104 Bit         RAMs := 2     
	               40 Bit         RAMs := 2     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 26    
	   2 Input    512 Bit        Muxes := 4     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     65 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 12    
	   4 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 68    
	  26 Input     32 Bit        Muxes := 2     
	 513 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 6     
	  16 Input     32 Bit        Muxes := 2     
	  14 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 12    
	   6 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 118   
	  32 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 14    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 55    
	   3 Input     14 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 4     
	   8 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 17    
	   2 Input     12 Bit        Muxes := 14    
	   5 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 8     
	   4 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 30    
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 16    
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 39    
	  32 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 220   
	   5 Input      4 Bit        Muxes := 54    
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 158   
	   4 Input      3 Bit        Muxes := 18    
	  11 Input      3 Bit        Muxes := 16    
	   6 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 81    
	   3 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 68    
	   2 Input      1 Bit        Muxes := 1024  
	   7 Input      1 Bit        Muxes := 56    
	   3 Input      1 Bit        Muxes := 84    
	   6 Input      1 Bit        Muxes := 188   
	  10 Input      1 Bit        Muxes := 88    
	  12 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_ad9361_lvds_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	                6 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 21    
+---Muxes : 
	   4 Input     48 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module ad_dds_cordic_pipe__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_sine_cordic__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
Module ad_mul__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module ad_dds_cordic_pipe 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module ad_dds_sine_cordic 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
Module ad_mul__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module ad_dds_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 2     
Module ad_dds 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ad_mul__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized3__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_mul__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized3__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_mul__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized3__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_mul__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_rst__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ad_rst__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_xfer_cntrl__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module up_clock_mon 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	  26 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_ad9361_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_tdd_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module up_xfer_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               15 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              624 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module up_tdd_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 26    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_addsub__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_tdd_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_ad9361_tdd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ad_pnmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_pnmon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_channel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_pnmon__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_pnmon__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_channel__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_pnmon__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_pnmon__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_channel__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_pnmon__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_pnmon__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 5     
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_channel__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ad_rst__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_xfer_cntrl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               37 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_clock_mon__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_adc_common 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	  26 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ad_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_delay_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 80    
Module axi_ad9361_rx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module up_axi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_ad9361 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 10    
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_exit_v1_0_8_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_13_upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	              154 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              106 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 8     
Module sc_mmu_v1_0_7_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_13_upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              154 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              101 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module system_clk_wiz_0_1_clk_wiz 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ila_v6_2_8_generic_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_8_generic_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_8_generic_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_8_generic_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_8_ila_adv_trigger_sequencer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_fsm_memory_read 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_8_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_async_edge_xfer__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_8_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_v8_3_6_bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_v8_3_6_bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     14 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_8_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module ila_v6_2_8_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module sync_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module util_pulse_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module util_tdd_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pack_ctrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 4     
Module pack_interconnect__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 8     
Module pack_network__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module pack_ctrl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 2     
Module pack_interconnect__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module pack_network__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pack_shell__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module util_upack2_impl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pack_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 4     
Module pack_interconnect 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 4     
Module pack_network 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module pack_shell 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module util_cpack2_impl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_13_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module processing_system7_v5_5_processing_system7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module sysid_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	 513 Input     32 Bit        Muxes := 1     
Module up_axi__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module sys_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 39    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_ipif_ssp1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module reg_interface 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_iic_v2_0_21_upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_21_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_21_upcnt_n__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module iic_control 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 10    
Module SRL_FIFO__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dynamic_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_FIFO__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module iic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module up_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_gpreg_io 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_gpreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_delay_counter_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module delay_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_19_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_address_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module util_axis_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dmac_regmap_request__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 3     
Module up_axi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dmac_regmap__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized0__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dmac_reset_manager__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmac_response_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_dest_axi_stream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_address_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module dmac_src_mm_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync_bits__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ad_mem_asym 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module sync_bits__parameterized1__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module axi_dmac_burst_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---RAMs : 
	               40 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized0__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_request_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module sync_bits__parameterized0__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_dmac_response_manager__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 19    
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module dmac_request_arb__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_address_sync__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module util_axis_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dmac_regmap_request 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 3     
Module up_axi__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dmac_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized0__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dmac_reset_manager 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmac_address_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module dmac_response_handler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync_bits__parameterized0__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_data_mover 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dmac_src_fifo_inf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync_bits__parameterized1__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module sync_bits__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module ad_mem_asym__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module sync_bits__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module axi_dmac_burst_memory__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---RAMs : 
	               40 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_request_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module util_axis_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_dmac_response_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 19    
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module dmac_request_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "adc_data_p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_valid_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i_vco_rx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_rx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_rx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:78]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:99]
INFO: [Synth 8-5546] ROM "i_rx_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:78]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:99]
INFO: [Synth 8-5546] ROM "i_rx_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:78]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:99]
INFO: [Synth 8-5546] ROM "i_rx_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:78]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:99]
INFO: [Synth 8-5546] ROM "i_rx_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_wsplitter.aw_split" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_rsplitter.ar_split" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_wsplitter.w_burst_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_wready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_awready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rlast" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "i_tdd_sync/end_of_period_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/i_upack/i_pack_shell/gen_prefix_count[3].prefix_count_reg' and it is trimmed from '2' to '1' bits. [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:217]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-6014] Unused sequential element i_transfer/i_request_arb/i_src_dma_mm/last_beat_bytes_mem_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '28' to '1' bits. [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/d07d/util_axis_fifo.v:97]
INFO: [Synth 8-5546] ROM "i_regmap/up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/up_scratch" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[3]) is unused and will be removed from module axi_dmac__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[2]) is unused and will be removed from module axi_dmac__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[1]) is unused and will be removed from module axi_dmac__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[0]) is unused and will be removed from module axi_dmac__parameterized0.
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[0]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[2] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[4] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[7] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[11] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[2]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[4]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[4]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[7]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[8]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[7]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[10]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[12]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[10]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[11]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[11]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[13]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[0]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[2] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[4] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[7] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[11] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[2]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[4]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[4]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[7]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[8]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[7]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[10]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[12]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[10]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[11]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[11]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p1_ddata_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p1_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/p2_ddata_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/p2_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_wsplitter.awsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_wsplitter.awsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_rsplitter.arsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_rsplitter.arsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp2_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp2_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/xsdb_memory_read_inst/current_state_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff8_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff8_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/ila_0/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/util_ad9361_tdd_sync/inst/\i_tdd_sync/pulse_width_read_reg[31] )
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rom_sys_0/\inst/rom_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/axi_delay_counter_0/\inst/axi_delay_counter_v1_0_S00_AXI_inst/slv_reg0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/axi_delay_counter_0/\inst/axi_delay_counter_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/axi_delay_counter_0/\inst/axi_delay_counter_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ad_mem_asym: | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ad_mem_asym: | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                    | RTL Object                                                     | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+
|\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 154             | RAM32M x 26    | 
|\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 23              | RAM32M x 4     | 
|\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 106             | RAM32M x 18    | 
|\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 154             | RAM32M x 26    | 
|\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 101             | RAM32M x 17    | 
|\i_system_wrapper/system_i /i_0/ila_0/inst                                                                                                                                                                                     | ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg             | User Attribute | 128 x 24             | RAM64M x 32    | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_src_reg                       | Implied        | 16 x 1               | RAM16X1D x 1   | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_dest_reg                      | Implied        | 16 x 1               | RAM16X1D x 2   | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg      | Implied        | 4 x 26               | RAM32M x 5     | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied        | 8 x 4                | RAM32M x 1     | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_src_reg                       | Implied        | 16 x 1               | RAM16X1D x 1   | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_dest_reg                      | Implied        | 16 x 1               | RAM16X1D x 2   | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied        | 8 x 4                | RAM32M x 1     | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg              | Implied        | 16 x 8               | RAM32M x 2     | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg      | Implied        | 4 x 26               | RAM32M x 5     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9361_dac_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9361_adc_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |ad_data_in__parameterized0__GC0            |           1|         3|
|2     |ad_data_in__GC0                            |           6|         2|
|3     |axi_ad9361_lvds_if__GC0                    |           1|       338|
|4     |ad_dds                                     |           4|      3734|
|5     |axi_ad9361_tx_channel__GC0                 |           1|      1968|
|6     |axi_ad9361_tx_channel__parameterized0__GC0 |           1|      1954|
|7     |axi_ad9361_tx_channel__parameterized1__GC0 |           1|      1954|
|8     |axi_ad9361_tx_channel__parameterized2__GC0 |           1|      1983|
|9     |axi_ad9361_tx__GC0                         |           1|      1455|
|10    |axi_ad9361__GC0                            |           1|     15834|
|11    |sc_util_v1_0_4_axi_reg_stall               |           1|        30|
|12    |sc_exit_v1_0_8_axi3_conv__GC0              |           1|       403|
|13    |sc_exit_v1_0_8_splitter__GC0               |           1|        19|
|14    |sc_exit_v1_0_8_top__GC0                    |           1|       171|
|15    |sc_mmu_v1_0_7_top__GC0                     |           1|       247|
|16    |s00_entry_pipeline_imp_12BBSXA__GC0        |           1|       173|
|17    |bd_31bd__GC0                               |           1|      1346|
|18    |sc_exit_v1_0_8_top__parameterized0__GC0    |           1|       220|
|19    |sc_mmu_v1_0_7_top__parameterized0__GC0     |           1|       156|
|20    |s00_entry_pipeline_imp_A6NOOV__GC0         |           1|        18|
|21    |bd_c0fd__GC0                               |           1|      1000|
|22    |system_clk_wiz_0_1_clk_wiz__GC0            |           1|        12|
|23    |system__GCB0                               |           1|     13312|
|24    |system__GCB1                               |           1|     13319|
|25    |system_top__GC0                            |           1|        70|
|26    |sc_exit_v1_0_8_axi3_conv__GC0__1           |           1|       558|
|27    |sc_util_v1_0_4_axi_reg_stall__1            |           1|       377|
|28    |sc_util_v1_0_4_axi_reg_stall__2            |           2|        28|
|29    |sc_util_v1_0_4_axi_reg_stall__3            |           2|       292|
|30    |sc_util_v1_0_4_axi_reg_stall__4            |           2|       412|
|31    |sc_util_v1_0_4_axi_reg_stall__6            |           1|        57|
|32    |sc_util_v1_0_4_axi_reg_stall__7            |           1|        41|
|33    |sc_util_v1_0_4_axi_reg_stall__8            |           1|        30|
|34    |sc_util_v1_0_4_axi_reg_stall__9            |           2|       292|
|35    |sc_util_v1_0_4_axi_reg_stall__10           |           1|        28|
|36    |sc_util_v1_0_4_axi_reg_stall__11           |           1|        57|
|37    |sc_util_v1_0_4_axi_reg_stall__13           |           2|       382|
|38    |sc_util_v1_0_4_axi_reg_stall__15           |           1|        41|
|39    |sc_util_v1_0_4_axi_reg_stall__16           |           1|        30|
|40    |sc_util_v1_0_4_axi_reg_stall__17           |           1|        30|
|41    |sc_util_v1_0_4_axi_reg_stall__18           |           1|        28|
|42    |sc_util_v1_0_4_axi_reg_stall__19           |           1|       342|
|43    |sc_util_v1_0_4_axi_reg_stall__20           |           1|        30|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1' to pin 'i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O'
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 69 of c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc. [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:69]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 74 of c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc. [c:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:74]
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:08 ; elapsed = 00:04:11 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:12 ; elapsed = 00:04:14 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ad_mem_asym: | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ad_mem_asym: | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                    | RTL Object                                                     | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+
|\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 154             | RAM32M x 26    | 
|\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 23              | RAM32M x 4     | 
|\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 106             | RAM32M x 18    | 
|\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 154             | RAM32M x 26    | 
|\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                               | User Attribute | 32 x 101             | RAM32M x 17    | 
|\i_system_wrapper/system_i /i_0/ila_0/inst                                                                                                                                                                                     | ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg             | User Attribute | 128 x 24             | RAM64M x 32    | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_src_reg                       | Implied        | 16 x 1               | RAM16X1D x 1   | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_dest_reg                      | Implied        | 16 x 1               | RAM16X1D x 2   | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg      | Implied        | 4 x 26               | RAM32M x 5     | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_dac_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied        | 8 x 4                | RAM32M x 1     | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_src_reg                       | Implied        | 16 x 1               | RAM16X1D x 1   | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/eot_mem_dest_reg                      | Implied        | 16 x 1               | RAM16X1D x 2   | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied        | 8 x 4                | RAM32M x 1     | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg              | Implied        | 16 x 8               | RAM32M x 2     | 
|\i_system_wrapper/system_i /i_1/axi_ad9361_adc_dma/inst                                                                                                                                                                        | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg      | Implied        | 4 x 26               | RAM32M x 5     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |ad_data_in__parameterized0__GC0            |           1|         3|
|2     |ad_data_in__GC0                            |           6|         2|
|3     |axi_ad9361_lvds_if__GC0                    |           1|       338|
|4     |ad_dds                                     |           4|      3734|
|5     |axi_ad9361_tx_channel__GC0                 |           1|      1968|
|6     |axi_ad9361_tx_channel__parameterized0__GC0 |           1|      1954|
|7     |axi_ad9361_tx_channel__parameterized1__GC0 |           1|      1954|
|8     |axi_ad9361_tx_channel__parameterized2__GC0 |           1|      1983|
|9     |axi_ad9361_tx__GC0                         |           1|      1455|
|10    |axi_ad9361__GC0                            |           1|     15834|
|11    |sc_util_v1_0_4_axi_reg_stall               |           1|        30|
|12    |sc_exit_v1_0_8_axi3_conv__GC0              |           1|       403|
|13    |sc_exit_v1_0_8_splitter__GC0               |           1|        19|
|14    |sc_exit_v1_0_8_top__GC0                    |           1|       171|
|15    |sc_mmu_v1_0_7_top__GC0                     |           1|       247|
|16    |s00_entry_pipeline_imp_12BBSXA__GC0        |           1|       173|
|17    |bd_31bd__GC0                               |           1|      1346|
|18    |sc_exit_v1_0_8_top__parameterized0__GC0    |           1|       220|
|19    |sc_mmu_v1_0_7_top__parameterized0__GC0     |           1|       156|
|20    |s00_entry_pipeline_imp_A6NOOV__GC0         |           1|        18|
|21    |bd_c0fd__GC0                               |           1|      1000|
|22    |system_clk_wiz_0_1_clk_wiz__GC0            |           1|        12|
|23    |system__GCB0                               |           1|     13312|
|24    |system__GCB1                               |           1|     13319|
|25    |system_top__GC0                            |           1|        70|
|26    |sc_exit_v1_0_8_axi3_conv__GC0__1           |           1|       558|
|27    |sc_util_v1_0_4_axi_reg_stall__1            |           1|       377|
|28    |sc_util_v1_0_4_axi_reg_stall__2            |           2|        28|
|29    |sc_util_v1_0_4_axi_reg_stall__3            |           2|       292|
|30    |sc_util_v1_0_4_axi_reg_stall__4            |           2|       412|
|31    |sc_util_v1_0_4_axi_reg_stall__6            |           1|        57|
|32    |sc_util_v1_0_4_axi_reg_stall__7            |           1|        41|
|33    |sc_util_v1_0_4_axi_reg_stall__8            |           1|        30|
|34    |sc_util_v1_0_4_axi_reg_stall__9            |           2|       292|
|35    |sc_util_v1_0_4_axi_reg_stall__10           |           1|        28|
|36    |sc_util_v1_0_4_axi_reg_stall__11           |           1|        57|
|37    |sc_util_v1_0_4_axi_reg_stall__13           |           2|       382|
|38    |sc_util_v1_0_4_axi_reg_stall__15           |           1|        41|
|39    |sc_util_v1_0_4_axi_reg_stall__16           |           1|        30|
|40    |sc_util_v1_0_4_axi_reg_stall__17           |           1|        30|
|41    |sc_util_v1_0_4_axi_reg_stall__18           |           1|        28|
|42    |sc_util_v1_0_4_axi_reg_stall__19           |           1|       342|
|43    |sc_util_v1_0_4_axi_reg_stall__20           |           1|        30|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_7_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_7_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_7_top__parameterized0.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:24 ; elapsed = 00:04:27 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:26 ; elapsed = 00:04:29 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:26 ; elapsed = 00:04:29 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:30 ; elapsed = 00:04:33 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:30 ; elapsed = 00:04:33 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:31 ; elapsed = 00:04:33 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:31 ; elapsed = 00:04:34 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_ad9361                 | i_tx/i_tx_channel_0/i_dds/dac_dds_data_reg[10]                                   | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|axi_ad9361                 | i_tx/i_tx_channel_0/i_ad_iqcor/p1_data_i_reg[15]                                 | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361                 | i_tx/i_tx_channel_1/i_dds/dac_dds_data_reg[10]                                   | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|axi_ad9361                 | i_tx/i_tx_channel_1/i_ad_iqcor/p1_data_q_reg[15]                                 | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361                 | i_tx/i_tx_channel_2/i_dds/dac_dds_data_reg[10]                                   | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|axi_ad9361                 | i_tx/i_tx_channel_2/i_ad_iqcor/p1_data_i_reg[15]                                 | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361                 | i_tx/i_tx_channel_3/i_dds/dac_dds_data_reg[10]                                   | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|axi_ad9361                 | i_tx/i_tx_channel_3/i_ad_iqcor/p1_data_q_reg[15]                                 | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361                 | i_tx/i_tx_channel_0/i_ad_iqcor/valid_int_reg                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_tx_dp_on_2_comp/out_reg[23]                                | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_tx_dp_on_1_comp/out_reg[23]                                | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_tx_dp_off_1_comp/out_reg[23]                               | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_tx_dp_off_2_comp/out_reg[23]                               | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_vco_rx_on_2_comp/out_reg[23]                               | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_vco_rx_on_1_comp/out_reg[23]                               | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_reg[23]                              | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_vco_rx_off_2_comp/out_reg[23]                              | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_vco_tx_on_2_comp/out_reg[23]                               | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_vco_tx_on_1_comp/out_reg[23]                               | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_vco_tx_off_1_comp/out_reg[23]                              | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_vco_tx_off_2_comp/out_reg[23]                              | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_rx_on_2_comp/out_reg[23]                                   | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_rx_on_1_comp/out_reg[23]                                   | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_rx_off_1_comp/out_reg[23]                                  | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_rx_off_2_comp/out_reg[23]                                  | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_tx_on_2_comp/out_reg[23]                                   | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_tx_on_1_comp/out_reg[23]                                   | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_tx_off_1_comp/out_reg[23]                                  | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_tdd/i_tdd_control/i_tx_off_2_comp/out_reg[23]                                  | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                 | i_rx/i_rx_channel_0/i_ad_iqcor/p1_data_i_reg[15]                                 | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361                 | i_rx/i_rx_channel_1/i_ad_iqcor/p1_data_q_reg[15]                                 | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361                 | i_rx/i_rx_channel_2/i_ad_iqcor/p1_data_i_reg[15]                                 | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361                 | i_rx/i_rx_channel_3/i_ad_iqcor/p1_data_q_reg[15]                                 | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361                 | i_rx/i_rx_channel_0/i_ad_iqcor/valid_int_reg                                     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_generic_counter | counter_load_i_reg[16]                                                           | 16     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ila_v6_2_8_ila             | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_ila             | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_ila             | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_ila             | ila_core_inst/shifted_data_in_reg[8][7]                                          | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        24|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E     |     1|
|2     |DSP48E__1  |     1|
|3     |DSP48E__10 |     1|
|4     |DSP48E__11 |     1|
|5     |DSP48E__12 |     1|
|6     |DSP48E__13 |     1|
|7     |DSP48E__14 |     1|
|8     |DSP48E__15 |     1|
|9     |DSP48E__16 |     1|
|10    |DSP48E__17 |     1|
|11    |DSP48E__18 |     1|
|12    |DSP48E__19 |     1|
|13    |DSP48E__2  |     1|
|14    |DSP48E__20 |     1|
|15    |DSP48E__21 |     1|
|16    |DSP48E__22 |     1|
|17    |DSP48E__23 |     1|
|18    |DSP48E__3  |     1|
|19    |DSP48E__4  |     1|
|20    |DSP48E__5  |     1|
|21    |DSP48E__6  |     1|
|22    |DSP48E__7  |     1|
|23    |DSP48E__8  |     1|
|24    |DSP48E__9  |     1|
|25    |BIBUF      |   130|
|26    |BUFG       |     5|
|27    |BUFGCE     |     1|
|28    |BUFH       |     1|
|29    |CARRY4     |  1793|
|30    |CFGLUT5    |   404|
|31    |DSP48E1    |     4|
|32    |IDDR       |     7|
|33    |IDELAYCTRL |     1|
|34    |IDELAYE2   |     7|
|35    |LUT1       |  2195|
|36    |LUT2       |  2026|
|37    |LUT3       |  6292|
|38    |LUT4       |  1653|
|39    |LUT5       |  1363|
|40    |LUT6       |  4402|
|41    |MMCME2_ADV |     1|
|42    |MUXCY_L    |     9|
|43    |MUXF7      |   227|
|44    |MUXF8      |    22|
|45    |ODDR       |    10|
|46    |PS7        |     1|
|47    |RAM16X1D   |     6|
|48    |RAM32M     |   100|
|49    |RAM64M     |    32|
|50    |RAMB36E1   |     4|
|51    |RAMB36E1_1 |     2|
|52    |SRL16      |     3|
|53    |SRL16E     |   727|
|54    |SRLC16E    |     2|
|55    |SRLC32E    |    64|
|56    |XORCY      |    12|
|57    |FDCE       |  4109|
|58    |FDPE       |    74|
|59    |FDR        |    27|
|60    |FDRE       | 19814|
|61    |FDSE       |   312|
|62    |IBUF       |     3|
|63    |IBUFDS     |     7|
|64    |IBUFGDS    |     1|
|65    |IOBUF      |    37|
|66    |OBUF       |     6|
|67    |OBUFDS     |     8|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                                              |Module                                                         |Cells |
+------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                                                   |                                                               | 49600|
|2     |  i_system_wrapper                                                                                    |system_wrapper                                                 | 49559|
|3     |    system_i                                                                                          |system                                                         | 49557|
|4     |      axi_ad9361                                                                                      |system_axi_ad9361_0                                            | 31407|
|5     |        inst                                                                                          |axi_ad9361                                                     | 31407|
|6     |          i_dev_if                                                                                    |axi_ad9361_lvds_if                                             |   295|
|7     |            \g_rx_data[0].i_rx_data                                                                   |ad_data_in                                                     |     3|
|8     |            \g_rx_data[1].i_rx_data                                                                   |ad_data_in_533                                                 |     3|
|9     |            \g_rx_data[2].i_rx_data                                                                   |ad_data_in_534                                                 |     3|
|10    |            \g_rx_data[3].i_rx_data                                                                   |ad_data_in_535                                                 |     3|
|11    |            \g_rx_data[4].i_rx_data                                                                   |ad_data_in_536                                                 |     3|
|12    |            \g_rx_data[5].i_rx_data                                                                   |ad_data_in_537                                                 |     3|
|13    |            \g_tx_data[0].i_tx_data                                                                   |ad_data_out                                                    |     2|
|14    |            \g_tx_data[1].i_tx_data                                                                   |ad_data_out_538                                                |     2|
|15    |            \g_tx_data[2].i_tx_data                                                                   |ad_data_out_539                                                |     2|
|16    |            \g_tx_data[3].i_tx_data                                                                   |ad_data_out_540                                                |     2|
|17    |            \g_tx_data[4].i_tx_data                                                                   |ad_data_out_541                                                |     2|
|18    |            \g_tx_data[5].i_tx_data                                                                   |ad_data_out_542                                                |     2|
|19    |            i_clk                                                                                     |ad_data_clk                                                    |     2|
|20    |            i_enable                                                                                  |ad_data_out__parameterized0                                    |     2|
|21    |            i_rx_frame                                                                                |ad_data_in__parameterized0                                     |    10|
|22    |            i_tx_clk                                                                                  |ad_data_out_543                                                |     2|
|23    |            i_tx_frame                                                                                |ad_data_out_544                                                |     2|
|24    |            i_txnrx                                                                                   |ad_data_out__parameterized0_545                                |     2|
|25    |          i_rx                                                                                        |axi_ad9361_rx                                                  |  6505|
|26    |            i_delay_cntrl                                                                             |up_delay_cntrl                                                 |    75|
|27    |              i_delay_rst_reg                                                                         |ad_rst                                                         |     6|
|28    |            i_rx_channel_0                                                                            |axi_ad9361_rx_channel                                          |  1445|
|29    |              i_ad_datafmt                                                                            |ad_datafmt_525                                                 |    13|
|30    |              i_ad_dcfilter                                                                           |ad_dcfilter_526                                                |   233|
|31    |              i_ad_iqcor                                                                              |ad_iqcor_527                                                   |   460|
|32    |                i_mul_i                                                                               |ad_mul__parameterized0_529                                     |   170|
|33    |                  i_mult_macro                                                                        |MULT_MACRO_532                                                 |   154|
|34    |                i_mul_q                                                                               |ad_mul_530                                                     |   154|
|35    |                  i_mult_macro                                                                        |MULT_MACRO_531                                                 |   154|
|36    |              i_rx_pnmon                                                                              |axi_ad9361_rx_pnmon                                            |   213|
|37    |                i_pnmon                                                                               |ad_pnmon_528                                                   |    83|
|38    |              i_up_adc_channel                                                                        |up_adc_channel                                                 |   526|
|39    |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized1__xdcDup__1                       |   183|
|40    |                i_xfer_status                                                                         |up_xfer_status__parameterized0__xdcDup__1                      |    39|
|41    |            i_rx_channel_1                                                                            |axi_ad9361_rx_channel__parameterized0                          |  1474|
|42    |              i_ad_datafmt                                                                            |ad_datafmt_517                                                 |    13|
|43    |              i_ad_dcfilter                                                                           |ad_dcfilter_518                                                |   233|
|44    |              i_ad_iqcor                                                                              |ad_iqcor__parameterized0_519                                   |   458|
|45    |                i_mul_i                                                                               |ad_mul__parameterized0_521                                     |   154|
|46    |                  i_mult_macro                                                                        |MULT_MACRO_524                                                 |   154|
|47    |                i_mul_q                                                                               |ad_mul_522                                                     |   170|
|48    |                  i_mult_macro                                                                        |MULT_MACRO_523                                                 |   154|
|49    |              i_rx_pnmon                                                                              |axi_ad9361_rx_pnmon__parameterized0                            |   245|
|50    |                i_pnmon                                                                               |ad_pnmon_520                                                   |    83|
|51    |              i_up_adc_channel                                                                        |up_adc_channel__parameterized0                                 |   525|
|52    |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized1__xdcDup__2                       |   183|
|53    |                i_xfer_status                                                                         |up_xfer_status__parameterized0__xdcDup__2                      |    39|
|54    |            i_rx_channel_2                                                                            |axi_ad9361_rx_channel__parameterized1                          |  1468|
|55    |              i_ad_datafmt                                                                            |ad_datafmt_509                                                 |    13|
|56    |              i_ad_dcfilter                                                                           |ad_dcfilter_510                                                |   233|
|57    |              i_ad_iqcor                                                                              |ad_iqcor_511                                                   |   458|
|58    |                i_mul_i                                                                               |ad_mul__parameterized0_513                                     |   170|
|59    |                  i_mult_macro                                                                        |MULT_MACRO_516                                                 |   154|
|60    |                i_mul_q                                                                               |ad_mul_514                                                     |   154|
|61    |                  i_mult_macro                                                                        |MULT_MACRO_515                                                 |   154|
|62    |              i_rx_pnmon                                                                              |axi_ad9361_rx_pnmon__parameterized1                            |   241|
|63    |                i_pnmon                                                                               |ad_pnmon_512                                                   |    80|
|64    |              i_up_adc_channel                                                                        |up_adc_channel__parameterized1                                 |   523|
|65    |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized1__xdcDup__3                       |   183|
|66    |                i_xfer_status                                                                         |up_xfer_status__parameterized0__xdcDup__3                      |    39|
|67    |            i_rx_channel_3                                                                            |axi_ad9361_rx_channel__parameterized2                          |  1448|
|68    |              i_ad_datafmt                                                                            |ad_datafmt                                                     |    13|
|69    |              i_ad_dcfilter                                                                           |ad_dcfilter                                                    |   233|
|70    |              i_ad_iqcor                                                                              |ad_iqcor__parameterized0_504                                   |   458|
|71    |                i_mul_i                                                                               |ad_mul__parameterized0_505                                     |   154|
|72    |                  i_mult_macro                                                                        |MULT_MACRO_508                                                 |   154|
|73    |                i_mul_q                                                                               |ad_mul_506                                                     |   170|
|74    |                  i_mult_macro                                                                        |MULT_MACRO_507                                                 |   154|
|75    |              i_rx_pnmon                                                                              |axi_ad9361_rx_pnmon__parameterized2                            |   218|
|76    |                i_pnmon                                                                               |ad_pnmon                                                       |    89|
|77    |              i_up_adc_channel                                                                        |up_adc_channel__parameterized2                                 |   526|
|78    |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized1                                  |   183|
|79    |                i_xfer_status                                                                         |up_xfer_status__parameterized0__xdcDup__4                      |    39|
|80    |            i_up_adc_common                                                                           |up_adc_common                                                  |   490|
|81    |              i_mmcm_rst_reg                                                                          |ad_rst__xdcDup__1                                              |     6|
|82    |              i_core_rst_reg                                                                          |ad_rst__xdcDup__4                                              |     6|
|83    |              i_xfer_cntrl                                                                            |up_xfer_cntrl__parameterized2                                  |   101|
|84    |              i_xfer_status                                                                           |up_xfer_status__parameterized0                                 |    39|
|85    |              i_clock_mon                                                                             |up_clock_mon__xdcDup__1                                        |   146|
|86    |          i_tdd                                                                                       |axi_ad9361_tdd                                                 |  3744|
|87    |            i_tdd_control                                                                             |ad_tdd_control                                                 |  1308|
|88    |              i_rx_off_1_comp                                                                         |ad_addsub                                                      |    56|
|89    |              i_rx_off_2_comp                                                                         |ad_addsub_485                                                  |    56|
|90    |              i_rx_on_1_comp                                                                          |ad_addsub_486                                                  |    56|
|91    |              i_rx_on_2_comp                                                                          |ad_addsub_487                                                  |    56|
|92    |              i_tx_dp_off_1_comp                                                                      |ad_addsub_488                                                  |    56|
|93    |              i_tx_dp_off_2_comp                                                                      |ad_addsub_489                                                  |    56|
|94    |              i_tx_dp_on_1_comp                                                                       |ad_addsub_490                                                  |    56|
|95    |              i_tx_dp_on_2_comp                                                                       |ad_addsub_491                                                  |    57|
|96    |              i_tx_off_1_comp                                                                         |ad_addsub_492                                                  |    56|
|97    |              i_tx_off_2_comp                                                                         |ad_addsub_493                                                  |    56|
|98    |              i_tx_on_1_comp                                                                          |ad_addsub_494                                                  |    56|
|99    |              i_tx_on_2_comp                                                                          |ad_addsub_495                                                  |    56|
|100   |              i_vco_rx_off_1_comp                                                                     |ad_addsub_496                                                  |    56|
|101   |              i_vco_rx_off_2_comp                                                                     |ad_addsub_497                                                  |    56|
|102   |              i_vco_rx_on_1_comp                                                                      |ad_addsub_498                                                  |    56|
|103   |              i_vco_rx_on_2_comp                                                                      |ad_addsub_499                                                  |    56|
|104   |              i_vco_tx_off_1_comp                                                                     |ad_addsub_500                                                  |    56|
|105   |              i_vco_tx_off_2_comp                                                                     |ad_addsub_501                                                  |    56|
|106   |              i_vco_tx_on_1_comp                                                                      |ad_addsub_502                                                  |    56|
|107   |              i_vco_tx_on_2_comp                                                                      |ad_addsub_503                                                  |    56|
|108   |            i_up_tdd_cntrl                                                                            |up_tdd_cntrl                                                   |  2430|
|109   |              i_xfer_tdd_control                                                                      |up_xfer_cntrl                                                  |    57|
|110   |              i_xfer_tdd_counter_values                                                               |up_xfer_cntrl__parameterized0                                  |  1275|
|111   |              i_xfer_tdd_status                                                                       |up_xfer_status                                                 |    57|
|112   |          i_tdd_if                                                                                    |axi_ad9361_tdd_if                                              |     2|
|113   |          i_tx                                                                                        |axi_ad9361_tx                                                  | 19478|
|114   |            i_tx_channel_0                                                                            |axi_ad9361_tx_channel                                          |  4757|
|115   |              i_ad_iqcor                                                                              |ad_iqcor_446                                                   |   440|
|116   |                i_mul_i                                                                               |ad_mul__parameterized0_481                                     |   166|
|117   |                  i_mult_macro                                                                        |MULT_MACRO_484                                                 |   154|
|118   |                i_mul_q                                                                               |ad_mul_482                                                     |   154|
|119   |                  i_mult_macro                                                                        |MULT_MACRO_483                                                 |   154|
|120   |              i_dds                                                                                   |ad_dds_447                                                     |  3324|
|121   |                \dds_phase[1].i_dds_2                                                                 |ad_dds_2_448                                                   |  2106|
|122   |                  i_dds_1_0                                                                           |ad_dds_1_449                                                   |  1006|
|123   |                    i_dds_scale                                                                       |ad_mul__parameterized1_466                                     |   154|
|124   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0_480                                 |   154|
|125   |                    i_dds_sine                                                                        |ad_dds_sine_cordic_467                                         |   838|
|126   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe_468                                         |    79|
|127   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9_469                         |    66|
|128   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10_470                        |    66|
|129   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0_471                         |    66|
|130   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1_472                         |    66|
|131   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2_473                         |    66|
|132   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3_474                         |    66|
|133   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4_475                         |    66|
|134   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5_476                         |    66|
|135   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6_477                         |    66|
|136   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7_478                         |    66|
|137   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8_479                         |    66|
|138   |                  i_dds_1_1                                                                           |ad_dds_1_450                                                   |  1006|
|139   |                    i_dds_scale                                                                       |ad_mul__parameterized1_451                                     |   154|
|140   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0_465                                 |   154|
|141   |                    i_dds_sine                                                                        |ad_dds_sine_cordic_452                                         |   838|
|142   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe_453                                         |    79|
|143   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9_454                         |    66|
|144   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10_455                        |    66|
|145   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0_456                         |    66|
|146   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1_457                         |    66|
|147   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2_458                         |    66|
|148   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3_459                         |    66|
|149   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4_460                         |    66|
|150   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5_461                         |    66|
|151   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6_462                         |    66|
|152   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7_463                         |    66|
|153   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8_464                         |    66|
|154   |              i_up_dac_channel                                                                        |up_dac_channel                                                 |   881|
|155   |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized3__xdcDup__1                       |   361|
|156   |            i_tx_channel_1                                                                            |axi_ad9361_tx_channel__parameterized0                          |  4721|
|157   |              i_ad_iqcor                                                                              |ad_iqcor__parameterized0_407                                   |   438|
|158   |                i_mul_i                                                                               |ad_mul__parameterized0_442                                     |   154|
|159   |                  i_mult_macro                                                                        |MULT_MACRO_445                                                 |   154|
|160   |                i_mul_q                                                                               |ad_mul_443                                                     |   166|
|161   |                  i_mult_macro                                                                        |MULT_MACRO_444                                                 |   154|
|162   |              i_dds                                                                                   |ad_dds_408                                                     |  3325|
|163   |                \dds_phase[1].i_dds_2                                                                 |ad_dds_2_409                                                   |  2106|
|164   |                  i_dds_1_0                                                                           |ad_dds_1_410                                                   |  1006|
|165   |                    i_dds_scale                                                                       |ad_mul__parameterized1_427                                     |   154|
|166   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0_441                                 |   154|
|167   |                    i_dds_sine                                                                        |ad_dds_sine_cordic_428                                         |   838|
|168   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe_429                                         |    79|
|169   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9_430                         |    66|
|170   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10_431                        |    66|
|171   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0_432                         |    66|
|172   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1_433                         |    66|
|173   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2_434                         |    66|
|174   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3_435                         |    66|
|175   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4_436                         |    66|
|176   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5_437                         |    66|
|177   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6_438                         |    66|
|178   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7_439                         |    66|
|179   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8_440                         |    66|
|180   |                  i_dds_1_1                                                                           |ad_dds_1_411                                                   |  1006|
|181   |                    i_dds_scale                                                                       |ad_mul__parameterized1_412                                     |   154|
|182   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0_426                                 |   154|
|183   |                    i_dds_sine                                                                        |ad_dds_sine_cordic_413                                         |   838|
|184   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe_414                                         |    79|
|185   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9_415                         |    66|
|186   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10_416                        |    66|
|187   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0_417                         |    66|
|188   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1_418                         |    66|
|189   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2_419                         |    66|
|190   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3_420                         |    66|
|191   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4_421                         |    66|
|192   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5_422                         |    66|
|193   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6_423                         |    66|
|194   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7_424                         |    66|
|195   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8_425                         |    66|
|196   |              i_up_dac_channel                                                                        |up_dac_channel__parameterized0                                 |   846|
|197   |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized3__xdcDup__2                       |   361|
|198   |            i_tx_channel_2                                                                            |axi_ad9361_tx_channel__parameterized1                          |  4720|
|199   |              i_ad_iqcor                                                                              |ad_iqcor                                                       |   438|
|200   |                i_mul_i                                                                               |ad_mul__parameterized0_403                                     |   166|
|201   |                  i_mult_macro                                                                        |MULT_MACRO_406                                                 |   154|
|202   |                i_mul_q                                                                               |ad_mul_404                                                     |   154|
|203   |                  i_mult_macro                                                                        |MULT_MACRO_405                                                 |   154|
|204   |              i_dds                                                                                   |ad_dds_369                                                     |  3324|
|205   |                \dds_phase[1].i_dds_2                                                                 |ad_dds_2_370                                                   |  2106|
|206   |                  i_dds_1_0                                                                           |ad_dds_1_371                                                   |  1006|
|207   |                    i_dds_scale                                                                       |ad_mul__parameterized1_388                                     |   154|
|208   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0_402                                 |   154|
|209   |                    i_dds_sine                                                                        |ad_dds_sine_cordic_389                                         |   838|
|210   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe_390                                         |    79|
|211   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9_391                         |    66|
|212   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10_392                        |    66|
|213   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0_393                         |    66|
|214   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1_394                         |    66|
|215   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2_395                         |    66|
|216   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3_396                         |    66|
|217   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4_397                         |    66|
|218   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5_398                         |    66|
|219   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6_399                         |    66|
|220   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7_400                         |    66|
|221   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8_401                         |    66|
|222   |                  i_dds_1_1                                                                           |ad_dds_1_372                                                   |  1006|
|223   |                    i_dds_scale                                                                       |ad_mul__parameterized1_373                                     |   154|
|224   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0_387                                 |   154|
|225   |                    i_dds_sine                                                                        |ad_dds_sine_cordic_374                                         |   838|
|226   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe_375                                         |    79|
|227   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9_376                         |    66|
|228   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10_377                        |    66|
|229   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0_378                         |    66|
|230   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1_379                         |    66|
|231   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2_380                         |    66|
|232   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3_381                         |    66|
|233   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4_382                         |    66|
|234   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5_383                         |    66|
|235   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6_384                         |    66|
|236   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7_385                         |    66|
|237   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8_386                         |    66|
|238   |              i_up_dac_channel                                                                        |up_dac_channel__parameterized1                                 |   846|
|239   |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized3__xdcDup__3                       |   361|
|240   |            i_tx_channel_3                                                                            |axi_ad9361_tx_channel__parameterized2                          |  4723|
|241   |              i_ad_iqcor                                                                              |ad_iqcor__parameterized0                                       |   438|
|242   |                i_mul_i                                                                               |ad_mul__parameterized0                                         |   154|
|243   |                  i_mult_macro                                                                        |MULT_MACRO_368                                                 |   154|
|244   |                i_mul_q                                                                               |ad_mul                                                         |   166|
|245   |                  i_mult_macro                                                                        |MULT_MACRO                                                     |   154|
|246   |              i_dds                                                                                   |ad_dds                                                         |  3324|
|247   |                \dds_phase[1].i_dds_2                                                                 |ad_dds_2                                                       |  2106|
|248   |                  i_dds_1_0                                                                           |ad_dds_1                                                       |  1006|
|249   |                    i_dds_scale                                                                       |ad_mul__parameterized1_353                                     |   154|
|250   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0_367                                 |   154|
|251   |                    i_dds_sine                                                                        |ad_dds_sine_cordic_354                                         |   838|
|252   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe_355                                         |    79|
|253   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9_356                         |    66|
|254   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10_357                        |    66|
|255   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0_358                         |    66|
|256   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1_359                         |    66|
|257   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2_360                         |    66|
|258   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3_361                         |    66|
|259   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4_362                         |    66|
|260   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5_363                         |    66|
|261   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6_364                         |    66|
|262   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7_365                         |    66|
|263   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8_366                         |    66|
|264   |                  i_dds_1_1                                                                           |ad_dds_1_352                                                   |  1006|
|265   |                    i_dds_scale                                                                       |ad_mul__parameterized1                                         |   154|
|266   |                      i_mult_macro                                                                    |MULT_MACRO__parameterized0                                     |   154|
|267   |                    i_dds_sine                                                                        |ad_dds_sine_cordic                                             |   838|
|268   |                      \rotation[0].pipe                                                               |ad_dds_cordic_pipe                                             |    79|
|269   |                      \rotation[10].pipe                                                              |ad_dds_cordic_pipe__parameterized9                             |    66|
|270   |                      \rotation[11].pipe                                                              |ad_dds_cordic_pipe__parameterized10                            |    66|
|271   |                      \rotation[1].pipe                                                               |ad_dds_cordic_pipe__parameterized0                             |    66|
|272   |                      \rotation[2].pipe                                                               |ad_dds_cordic_pipe__parameterized1                             |    66|
|273   |                      \rotation[3].pipe                                                               |ad_dds_cordic_pipe__parameterized2                             |    66|
|274   |                      \rotation[4].pipe                                                               |ad_dds_cordic_pipe__parameterized3                             |    66|
|275   |                      \rotation[5].pipe                                                               |ad_dds_cordic_pipe__parameterized4                             |    66|
|276   |                      \rotation[6].pipe                                                               |ad_dds_cordic_pipe__parameterized5                             |    66|
|277   |                      \rotation[7].pipe                                                               |ad_dds_cordic_pipe__parameterized6                             |    66|
|278   |                      \rotation[8].pipe                                                               |ad_dds_cordic_pipe__parameterized7                             |    66|
|279   |                      \rotation[9].pipe                                                               |ad_dds_cordic_pipe__parameterized8                             |    66|
|280   |              i_up_dac_channel                                                                        |up_dac_channel__parameterized2                                 |   846|
|281   |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized3                                  |   361|
|282   |            i_up_dac_common                                                                           |up_dac_common                                                  |   497|
|283   |              i_mmcm_rst_reg                                                                          |ad_rst__xdcDup__2                                              |     6|
|284   |              i_core_rst_reg                                                                          |ad_rst__xdcDup__3                                              |     6|
|285   |              i_xfer_cntrl                                                                            |up_xfer_cntrl__parameterized4                                  |    73|
|286   |              i_xfer_status                                                                           |up_xfer_status__parameterized1                                 |    35|
|287   |              i_clock_mon                                                                             |up_clock_mon                                                   |   146|
|288   |          i_up_axi                                                                                    |up_axi_351                                                     |  1281|
|289   |      axi_hp1_interconnect                                                                            |system_axi_hp1_interconnect_0                                  |  2088|
|290   |        inst                                                                                          |bd_31bd                                                        |  2088|
|291   |          clk_map                                                                                     |clk_map_imp_1V0WYD2                                            |    41|
|292   |            psr_aclk                                                                                  |bd_31bd_psr_aclk_0                                             |    41|
|293   |              U0                                                                                      |proc_sys_reset_346                                             |    41|
|294   |                EXT_LPF                                                                               |lpf_347                                                        |     9|
|295   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_350                                                   |     5|
|296   |                SEQ                                                                                   |sequence_psr_348                                               |    31|
|297   |                  SEQ_COUNTER                                                                         |proc_sys_reset_v5_0_13_upcnt_n_349                             |    13|
|298   |          m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_2KD8VH                                   |   942|
|299   |            m00_exit                                                                                  |bd_31bd_m00e_0                                                 |   942|
|300   |              inst                                                                                    |sc_exit_v1_0_8_top                                             |   942|
|301   |                aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_332                               |   158|
|302   |                b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_333                               |    20|
|303   |                exit_inst                                                                             |sc_exit_v1_0_8_exit                                            |    26|
|304   |                  \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3               |    26|
|305   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_345                                     |     3|
|306   |                splitter_inst                                                                         |sc_exit_v1_0_8_splitter_334                                    |   498|
|307   |                  \gen_axi3.splitter_inst                                                             |sc_exit_v1_0_8_axi3_conv_336                                   |   498|
|308   |                    aw_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_337                               |   269|
|309   |                    \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_338                           |    33|
|310   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_344                                     |     4|
|311   |                    \gen_wsplitter.w_split_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0               |    61|
|312   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_339                                     |     3|
|313   |                      \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_340                                     |     2|
|314   |                      \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_341                                     |     2|
|315   |                      \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_342                                     |     2|
|316   |                      \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_343                                     |     3|
|317   |                w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_335                               |   229|
|318   |          s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_12BBSXA                                 |   538|
|319   |            s00_mmu                                                                                   |bd_31bd_s00mmu_0                                               |   441|
|320   |              inst                                                                                    |sc_mmu_v1_0_7_top                                              |   441|
|321   |                aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_329                               |   160|
|322   |                b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_330                               |    24|
|323   |                w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_331                               |   240|
|324   |            s00_si_converter                                                                          |bd_31bd_s00sic_0                                               |    97|
|325   |              inst                                                                                    |sc_si_converter_v1_0_7_top                                     |    97|
|326   |                splitter_inst                                                                         |sc_si_converter_v1_0_7_splitter                                |    95|
|327   |                  \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4               |    94|
|328   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_315                                     |     1|
|329   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_316                                     |     2|
|330   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_317                                     |     2|
|331   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_318                                     |     2|
|332   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_319                                     |     3|
|333   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_320                                     |     1|
|334   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_321                                     |     1|
|335   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_322                                     |     3|
|336   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_323                                     |     3|
|337   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_324                                     |     3|
|338   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_325                                     |     4|
|339   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_326                                     |     2|
|340   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_327                                     |     2|
|341   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_328                                     |     2|
|342   |          s00_nodes                                                                                   |s00_nodes_imp_18B2IWK                                          |   567|
|343   |            s00_aw_node                                                                               |bd_31bd_sawn_0                                                 |   258|
|344   |              inst                                                                                    |sc_node_v1_0_10_top                                            |   258|
|345   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                     |   251|
|346   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__1                                |   249|
|347   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                      |   249|
|348   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__2                                           |   181|
|349   |                        xpm_memory_base_inst                                                          |xpm_memory_base__2                                             |   181|
|350   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_312                                     |    14|
|351   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_313                                     |    13|
|352   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_314                     |    31|
|353   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                     |     3|
|354   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_311                                    |     3|
|355   |            s00_b_node                                                                                |bd_31bd_sbn_0                                                  |   106|
|356   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized0                            |   106|
|357   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                     |    98|
|358   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                           |    96|
|359   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0                 |    96|
|360   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                              |    28|
|361   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                                |    28|
|362   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_308                                     |    14|
|363   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_309                                     |    13|
|364   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_310                     |    31|
|365   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                     |     4|
|366   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_307                                    |     4|
|367   |            s00_w_node                                                                                |bd_31bd_swn_0                                                  |   203|
|368   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized1                            |   203|
|369   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                     |   196|
|370   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized1                           |   194|
|371   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1                 |   194|
|372   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                              |   125|
|373   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                                |   125|
|374   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_304                                     |    14|
|375   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_305                                     |    13|
|376   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_306                     |    31|
|377   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                     |     3|
|378   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_303                                    |     3|
|379   |      axi_hp2_interconnect                                                                            |system_axi_hp2_interconnect_0                                  |  1795|
|380   |        inst                                                                                          |bd_c0fd                                                        |  1795|
|381   |          clk_map                                                                                     |clk_map_imp_QEY4IV                                             |    41|
|382   |            psr_aclk                                                                                  |bd_c0fd_psr_aclk_0                                             |    41|
|383   |              U0                                                                                      |proc_sys_reset                                                 |    41|
|384   |                EXT_LPF                                                                               |lpf                                                            |     9|
|385   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_302                                                   |     5|
|386   |                SEQ                                                                                   |sequence_psr_300                                               |    31|
|387   |                  SEQ_COUNTER                                                                         |proc_sys_reset_v5_0_13_upcnt_n_301                             |    13|
|388   |          m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1AI8LVG                                  |   922|
|389   |            m00_exit                                                                                  |bd_c0fd_m00e_0                                                 |   922|
|390   |              inst                                                                                    |sc_exit_v1_0_8_top__parameterized0                             |   922|
|391   |                ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_282                               |   158|
|392   |                exit_inst                                                                             |sc_exit_v1_0_8_exit__parameterized0                            |    82|
|393   |                  \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2               |    81|
|394   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_285                                     |     2|
|395   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_286                                     |     2|
|396   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_287                                     |     2|
|397   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_288                                     |     2|
|398   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_289                                     |     2|
|399   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_290                                     |     3|
|400   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_291                                     |     2|
|401   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_292                                     |     2|
|402   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_293                                     |     2|
|403   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_294                                     |     2|
|404   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_295                                     |     2|
|405   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_296                                     |     2|
|406   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_297                                     |     2|
|407   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_298                                     |     2|
|408   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_299                                     |     2|
|409   |                r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_283                               |   219|
|410   |                splitter_inst                                                                         |sc_exit_v1_0_8_splitter                                        |   452|
|411   |                  \gen_axi3.splitter_inst                                                             |sc_exit_v1_0_8_axi3_conv                                       |   451|
|412   |                    ar_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_284                               |   295|
|413   |                    \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo                               |    31|
|414   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl                                         |     3|
|415   |          s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_A6NOOV                                  |   376|
|416   |            s00_mmu                                                                                   |bd_c0fd_s00mmu_0                                               |   371|
|417   |              inst                                                                                    |sc_mmu_v1_0_7_top__parameterized0                              |   371|
|418   |                ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall                                   |   158|
|419   |                r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_281                               |   211|
|420   |            s00_si_converter                                                                          |bd_c0fd_s00sic_0                                               |     5|
|421   |              inst                                                                                    |sc_si_converter_v1_0_7_top__parameterized0                     |     5|
|422   |          s00_nodes                                                                                   |s00_nodes_imp_DLXCPX                                           |   456|
|423   |            s00_ar_node                                                                               |bd_c0fd_sarn_0                                                 |   258|
|424   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized2                            |   258|
|425   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                     |   251|
|426   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo                                           |   249|
|427   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                                 |   249|
|428   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                              |   181|
|429   |                        xpm_memory_base_inst                                                          |xpm_memory_base                                                |   181|
|430   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_278                                     |    14|
|431   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_279                                     |    13|
|432   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_280                     |    31|
|433   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                     |     3|
|434   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_277                                    |     3|
|435   |            s00_r_node                                                                                |bd_c0fd_srn_0                                                  |   198|
|436   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized3                            |   198|
|437   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                     |   190|
|438   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                           |   188|
|439   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2                 |   188|
|440   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                              |   119|
|441   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                                |   119|
|442   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter                                         |    14|
|443   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_276                                     |    13|
|444   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0                         |    31|
|445   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                     |     4|
|446   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                        |     4|
|447   |      clk_wiz_0                                                                                       |system_clk_wiz_0_1                                             |    13|
|448   |        inst                                                                                          |system_clk_wiz_0_1_clk_wiz                                     |    13|
|449   |      ila_0                                                                                           |system_ila_0_1                                                 |  7267|
|450   |        inst                                                                                          |ila_v6_2_8_ila                                                 |  7267|
|451   |          ila_core_inst                                                                               |ila_v6_2_8_ila_core                                            |  7260|
|452   |            \ADV_TRIG.u_adv_trig                                                                      |ila_v6_2_8_ila_adv_trigger_sequencer                           |   185|
|453   |            \ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                                 |ila_v6_2_8_ila_fsm_memory_read                                 |    52|
|454   |            \COUNTER.u_count                                                                          |ila_v6_2_8_ila_counter                                         |   232|
|455   |              \G_COUNTER[0].U_COUNTER                                                                 |ila_v6_2_8_generic_counter__1                                  |    58|
|456   |              \G_COUNTER[1].U_COUNTER                                                                 |ila_v6_2_8_generic_counter__2                                  |    58|
|457   |              \G_COUNTER[2].U_COUNTER                                                                 |ila_v6_2_8_generic_counter__3                                  |    58|
|458   |              \G_COUNTER[3].U_COUNTER                                                                 |ila_v6_2_8_generic_counter                                     |    58|
|459   |            ila_trace_memory_inst                                                                     |ila_v6_2_8_ila_trace_memory                                    |    20|
|460   |              \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                               |blk_mem_gen_v8_3_6                                             |    20|
|461   |                inst_blk_mem_gen                                                                      |blk_mem_gen_v8_3_6_synth                                       |    20|
|462   |                  \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_3_6_blk_mem_gen_top                             |    20|
|463   |                    \valid.cstr                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr                    |    20|
|464   |                      \bindec_a.bindec_inst_a                                                         |blk_mem_gen_v8_3_6_bindec                                      |     3|
|465   |                      \has_mux_b.B                                                                    |blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0             |    13|
|466   |                      \ramloop[0].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width                      |     1|
|467   |                        \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper                    |     1|
|468   |                      \ramloop[1].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0      |     1|
|469   |                        \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0    |     1|
|470   |                      \ramloop[2].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1      |     1|
|471   |                        \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1    |     1|
|472   |                      \ramloop[3].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2      |     1|
|473   |                        \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2    |     1|
|474   |            u_ila_cap_ctrl                                                                            |ila_v6_2_8_ila_cap_ctrl_legacy                                 |   302|
|475   |              U_CDONE                                                                                 |ltlib_v1_0_0_cfglut6__parameterized0                           |     5|
|476   |              U_NS0                                                                                   |ltlib_v1_0_0_cfglut7                                           |     8|
|477   |              U_NS1                                                                                   |ltlib_v1_0_0_cfglut7_261                                       |    10|
|478   |              u_cap_addrgen                                                                           |ila_v6_2_8_ila_cap_addrgen                                     |   274|
|479   |                U_CMPRESET                                                                            |ltlib_v1_0_0_cfglut6                                           |     3|
|480   |                u_cap_sample_counter                                                                  |ila_v6_2_8_ila_cap_sample_counter                              |    65|
|481   |                  U_SCE                                                                               |ltlib_v1_0_0_cfglut4_268                                       |     1|
|482   |                  U_SCMPCE                                                                            |ltlib_v1_0_0_cfglut5_269                                       |     1|
|483   |                  U_SCRST                                                                             |ltlib_v1_0_0_cfglut6_270                                       |     3|
|484   |                  u_scnt_cmp                                                                          |ltlib_v1_0_0_match_nodelay_271                                 |    26|
|485   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_272                            |    26|
|486   |                      DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized1_273                     |    12|
|487   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_274               |     5|
|488   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_275               |     5|
|489   |                u_cap_window_counter                                                                  |ila_v6_2_8_ila_cap_window_counter                              |    62|
|490   |                  U_WCE                                                                               |ltlib_v1_0_0_cfglut4                                           |     1|
|491   |                  U_WHCMPCE                                                                           |ltlib_v1_0_0_cfglut5                                           |     1|
|492   |                  U_WLCMPCE                                                                           |ltlib_v1_0_0_cfglut5_262                                       |     1|
|493   |                  u_wcnt_hcmp                                                                         |ltlib_v1_0_0_match_nodelay                                     |    12|
|494   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_264                            |    12|
|495   |                      DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized1_265                     |    12|
|496   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_266               |     5|
|497   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_267               |     5|
|498   |                  u_wcnt_lcmp                                                                         |ltlib_v1_0_0_match_nodelay_263                                 |    26|
|499   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay                                |    26|
|500   |                      DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized1                         |    12|
|501   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1                   |     5|
|502   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2                   |     5|
|503   |            u_ila_regs                                                                                |ila_v6_2_8_ila_register                                        |  5581|
|504   |              U_XSDB_SLAVE                                                                            |xsdbs_v1_0_2_xsdbs                                             |   302|
|505   |              reg_890                                                                                 |xsdbs_v1_0_2_reg__parameterized66                              |    16|
|506   |                \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_260                                      |    16|
|507   |              \ADV_TRIG_STREAM.reg_stream_ffc                                                         |xsdbs_v1_0_2_reg_stream__parameterized0                        |    29|
|508   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_259                                       |    25|
|509   |              \ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                                |xsdbs_v1_0_2_reg_stream                                        |    34|
|510   |                \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_258                                      |    34|
|511   |              \CNT.CNT_SRL[0].cnt_srl_reg                                                             |xsdbs_v1_0_2_reg_p2s__parameterized47                          |    74|
|512   |              \CNT.CNT_SRL[1].cnt_srl_reg                                                             |xsdbs_v1_0_2_reg_p2s__parameterized48                          |    75|
|513   |              \CNT.CNT_SRL[2].cnt_srl_reg                                                             |xsdbs_v1_0_2_reg_p2s__parameterized49                          |   107|
|514   |              \CNT.CNT_SRL[3].cnt_srl_reg                                                             |xsdbs_v1_0_2_reg_p2s__parameterized50                          |    76|
|515   |              \MU_SRL[0].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s                                           |    74|
|516   |              \MU_SRL[10].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized9                           |    74|
|517   |              \MU_SRL[11].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized10                          |   106|
|518   |              \MU_SRL[12].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized11                          |    74|
|519   |              \MU_SRL[13].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized12                          |    74|
|520   |              \MU_SRL[14].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized13                          |    74|
|521   |              \MU_SRL[15].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized14                          |    90|
|522   |              \MU_SRL[1].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized0                           |    74|
|523   |              \MU_SRL[2].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized1                           |    74|
|524   |              \MU_SRL[3].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized2                           |   122|
|525   |              \MU_SRL[4].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized3                           |    74|
|526   |              \MU_SRL[5].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized4                           |    74|
|527   |              \MU_SRL[6].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized5                           |    74|
|528   |              \MU_SRL[7].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized6                           |    90|
|529   |              \MU_SRL[8].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized7                           |    74|
|530   |              \MU_SRL[9].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized8                           |    74|
|531   |              \STRG_QUAL.qual_strg_srl_reg                                                            |xsdbs_v1_0_2_reg_p2s__parameterized51                          |    74|
|532   |              \TC_SRL[0].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized15                          |    74|
|533   |              \TC_SRL[10].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized25                          |    74|
|534   |              \TC_SRL[11].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized26                          |   106|
|535   |              \TC_SRL[12].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized27                          |    74|
|536   |              \TC_SRL[13].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized28                          |    74|
|537   |              \TC_SRL[14].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized29                          |    74|
|538   |              \TC_SRL[15].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized30                          |    90|
|539   |              \TC_SRL[16].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized31                          |    74|
|540   |              \TC_SRL[17].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized32                          |    74|
|541   |              \TC_SRL[18].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized33                          |    74|
|542   |              \TC_SRL[19].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized34                          |   106|
|543   |              \TC_SRL[1].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized16                          |    74|
|544   |              \TC_SRL[20].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized35                          |    74|
|545   |              \TC_SRL[21].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized36                          |    74|
|546   |              \TC_SRL[22].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized37                          |    74|
|547   |              \TC_SRL[23].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized38                          |    90|
|548   |              \TC_SRL[24].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized39                          |    74|
|549   |              \TC_SRL[25].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized40                          |    74|
|550   |              \TC_SRL[26].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized41                          |    74|
|551   |              \TC_SRL[27].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized42                          |   122|
|552   |              \TC_SRL[28].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized43                          |    74|
|553   |              \TC_SRL[29].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized44                          |    74|
|554   |              \TC_SRL[2].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized17                          |    74|
|555   |              \TC_SRL[30].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized45                          |    74|
|556   |              \TC_SRL[31].tc_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized46                          |    90|
|557   |              \TC_SRL[3].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized18                          |   106|
|558   |              \TC_SRL[4].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized19                          |    74|
|559   |              \TC_SRL[5].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized20                          |    74|
|560   |              \TC_SRL[6].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized21                          |    74|
|561   |              \TC_SRL[7].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized22                          |    90|
|562   |              \TC_SRL[8].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized23                          |    74|
|563   |              \TC_SRL[9].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized24                          |    74|
|564   |              reg_15                                                                                  |xsdbs_v1_0_2_reg__parameterized48                              |    28|
|565   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_257                                       |    28|
|566   |              reg_16                                                                                  |xsdbs_v1_0_2_reg__parameterized49                              |    17|
|567   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_256                                       |    17|
|568   |              reg_17                                                                                  |xsdbs_v1_0_2_reg__parameterized50                              |    24|
|569   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_255                                       |    24|
|570   |              reg_18                                                                                  |xsdbs_v1_0_2_reg__parameterized51                              |    29|
|571   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_254                                       |    29|
|572   |              reg_19                                                                                  |xsdbs_v1_0_2_reg__parameterized52                              |    17|
|573   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_253                                       |    17|
|574   |              reg_1a                                                                                  |xsdbs_v1_0_2_reg__parameterized53                              |    29|
|575   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1                           |    29|
|576   |              reg_6                                                                                   |xsdbs_v1_0_2_reg__parameterized33                              |    21|
|577   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_252                                       |    21|
|578   |              reg_7                                                                                   |xsdbs_v1_0_2_reg__parameterized34                              |    45|
|579   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized0                           |    45|
|580   |              reg_8                                                                                   |xsdbs_v1_0_2_reg__parameterized35                              |     6|
|581   |                \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_251                                      |     6|
|582   |              reg_80                                                                                  |xsdbs_v1_0_2_reg__parameterized54                              |    17|
|583   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized2_250                       |    17|
|584   |              reg_81                                                                                  |xsdbs_v1_0_2_reg__parameterized55                              |    17|
|585   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_249                                       |    17|
|586   |              reg_82                                                                                  |xsdbs_v1_0_2_reg__parameterized56                              |    17|
|587   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized2                           |    17|
|588   |              reg_83                                                                                  |xsdbs_v1_0_2_reg__parameterized57                              |    40|
|589   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_248                                       |    40|
|590   |              reg_84                                                                                  |xsdbs_v1_0_2_reg__parameterized58                              |    53|
|591   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_247                                       |    53|
|592   |              reg_85                                                                                  |xsdbs_v1_0_2_reg__parameterized59                              |    17|
|593   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_246                                       |    17|
|594   |              reg_887                                                                                 |xsdbs_v1_0_2_reg__parameterized61                              |     1|
|595   |                \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_245                                      |     1|
|596   |              reg_88d                                                                                 |xsdbs_v1_0_2_reg__parameterized63                              |     4|
|597   |                \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_244                                      |     4|
|598   |              reg_88f                                                                                 |xsdbs_v1_0_2_reg__parameterized65                              |    32|
|599   |                \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_243                                      |    32|
|600   |              reg_892                                                                                 |xsdbs_v1_0_2_reg__parameterized64                              |     9|
|601   |                \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_242                                      |     9|
|602   |              reg_9                                                                                   |xsdbs_v1_0_2_reg__parameterized36                              |    22|
|603   |                \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_241                                      |    22|
|604   |              reg_srl_fff                                                                             |xsdbs_v1_0_2_reg_p2s__parameterized52                          |    88|
|605   |              reg_stream_ffd                                                                          |xsdbs_v1_0_2_reg_stream__parameterized1                        |    19|
|606   |                \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl                                           |    19|
|607   |              reg_stream_ffe                                                                          |xsdbs_v1_0_2_reg_stream__parameterized2                        |     9|
|608   |                \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat                                          |     9|
|609   |            u_ila_reset_ctrl                                                                          |ila_v6_2_8_ila_reset_ctrl                                      |    47|
|610   |              arm_detection_inst                                                                      |ltlib_v1_0_0_rising_edge_detection                             |     5|
|611   |              \asyncrounous_transfer.arm_in_transfer_inst                                             |ltlib_v1_0_0_async_edge_xfer                                   |     7|
|612   |              \asyncrounous_transfer.arm_out_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_237                               |     7|
|613   |              \asyncrounous_transfer.halt_in_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_238                               |     7|
|614   |              \asyncrounous_transfer.halt_out_transfer_inst                                           |ltlib_v1_0_0_async_edge_xfer_239                               |     6|
|615   |              halt_detection_inst                                                                     |ltlib_v1_0_0_rising_edge_detection_240                         |     6|
|616   |            u_trig                                                                                    |ila_v6_2_8_ila_trigger                                         |   686|
|617   |              \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                         |ltlib_v1_0_0_match                                             |    14|
|618   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_233                                    |    13|
|619   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_234                                     |    13|
|620   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_235                               |     5|
|621   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_236               |     6|
|622   |              \N_DDR_TC.N_DDR_TC_INST[10].U_TC                                                        |ltlib_v1_0_0_match_16                                          |    14|
|623   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_229                                    |    13|
|624   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_230                                     |    13|
|625   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_231                               |     5|
|626   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_232               |     6|
|627   |              \N_DDR_TC.N_DDR_TC_INST[11].U_TC                                                        |ltlib_v1_0_0_match_17                                          |    14|
|628   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_225                                    |    13|
|629   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_226                                     |    13|
|630   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_227                               |     5|
|631   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_228               |     6|
|632   |              \N_DDR_TC.N_DDR_TC_INST[12].U_TC                                                        |ltlib_v1_0_0_match_18                                          |    14|
|633   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_221                                    |    13|
|634   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_222                                     |    13|
|635   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_223                               |     5|
|636   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_224               |     6|
|637   |              \N_DDR_TC.N_DDR_TC_INST[13].U_TC                                                        |ltlib_v1_0_0_match_19                                          |    14|
|638   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_217                                    |    13|
|639   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_218                                     |    13|
|640   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_219                               |     5|
|641   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_220               |     6|
|642   |              \N_DDR_TC.N_DDR_TC_INST[14].U_TC                                                        |ltlib_v1_0_0_match_20                                          |    14|
|643   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_213                                    |    13|
|644   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_214                                     |    13|
|645   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_215                               |     5|
|646   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_216               |     6|
|647   |              \N_DDR_TC.N_DDR_TC_INST[15].U_TC                                                        |ltlib_v1_0_0_match_21                                          |    14|
|648   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_209                                    |    13|
|649   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_210                                     |    13|
|650   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_211                               |     5|
|651   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_212               |     6|
|652   |              \N_DDR_TC.N_DDR_TC_INST[16].U_TC                                                        |ltlib_v1_0_0_match_22                                          |    14|
|653   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_205                                    |    13|
|654   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_206                                     |    13|
|655   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_207                               |     5|
|656   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_208               |     6|
|657   |              \N_DDR_TC.N_DDR_TC_INST[17].U_TC                                                        |ltlib_v1_0_0_match_23                                          |    14|
|658   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_201                                    |    13|
|659   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_202                                     |    13|
|660   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_203                               |     5|
|661   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_204               |     6|
|662   |              \N_DDR_TC.N_DDR_TC_INST[18].U_TC                                                        |ltlib_v1_0_0_match_24                                          |    14|
|663   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_197                                    |    13|
|664   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_198                                     |    13|
|665   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_199                               |     5|
|666   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_200               |     6|
|667   |              \N_DDR_TC.N_DDR_TC_INST[19].U_TC                                                        |ltlib_v1_0_0_match_25                                          |    14|
|668   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_193                                    |    13|
|669   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_194                                     |    13|
|670   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_195                               |     5|
|671   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_196               |     6|
|672   |              \N_DDR_TC.N_DDR_TC_INST[1].U_TC                                                         |ltlib_v1_0_0_match_26                                          |    14|
|673   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_189                                    |    13|
|674   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_190                                     |    13|
|675   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_191                               |     5|
|676   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_192               |     6|
|677   |              \N_DDR_TC.N_DDR_TC_INST[20].U_TC                                                        |ltlib_v1_0_0_match_27                                          |    14|
|678   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_185                                    |    13|
|679   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_186                                     |    13|
|680   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_187                               |     5|
|681   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_188               |     6|
|682   |              \N_DDR_TC.N_DDR_TC_INST[21].U_TC                                                        |ltlib_v1_0_0_match_28                                          |    14|
|683   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_181                                    |    13|
|684   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_182                                     |    13|
|685   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_183                               |     5|
|686   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_184               |     6|
|687   |              \N_DDR_TC.N_DDR_TC_INST[22].U_TC                                                        |ltlib_v1_0_0_match_29                                          |    14|
|688   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_177                                    |    13|
|689   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_178                                     |    13|
|690   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_179                               |     5|
|691   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_180               |     6|
|692   |              \N_DDR_TC.N_DDR_TC_INST[23].U_TC                                                        |ltlib_v1_0_0_match_30                                          |    14|
|693   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_173                                    |    13|
|694   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_174                                     |    13|
|695   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_175                               |     5|
|696   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_176               |     6|
|697   |              \N_DDR_TC.N_DDR_TC_INST[24].U_TC                                                        |ltlib_v1_0_0_match_31                                          |    14|
|698   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_169                                    |    13|
|699   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_170                                     |    13|
|700   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_171                               |     5|
|701   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_172               |     6|
|702   |              \N_DDR_TC.N_DDR_TC_INST[25].U_TC                                                        |ltlib_v1_0_0_match_32                                          |    14|
|703   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_165                                    |    13|
|704   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_166                                     |    13|
|705   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_167                               |     5|
|706   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_168               |     6|
|707   |              \N_DDR_TC.N_DDR_TC_INST[26].U_TC                                                        |ltlib_v1_0_0_match_33                                          |    14|
|708   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_161                                    |    13|
|709   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_162                                     |    13|
|710   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_163                               |     5|
|711   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_164               |     6|
|712   |              \N_DDR_TC.N_DDR_TC_INST[27].U_TC                                                        |ltlib_v1_0_0_match_34                                          |    14|
|713   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_157                                    |    13|
|714   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_158                                     |    13|
|715   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_159                               |     5|
|716   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_160               |     6|
|717   |              \N_DDR_TC.N_DDR_TC_INST[28].U_TC                                                        |ltlib_v1_0_0_match_35                                          |    14|
|718   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_153                                    |    13|
|719   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_154                                     |    13|
|720   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_155                               |     5|
|721   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_156               |     6|
|722   |              \N_DDR_TC.N_DDR_TC_INST[29].U_TC                                                        |ltlib_v1_0_0_match_36                                          |    14|
|723   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_149                                    |    13|
|724   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_150                                     |    13|
|725   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_151                               |     5|
|726   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_152               |     6|
|727   |              \N_DDR_TC.N_DDR_TC_INST[2].U_TC                                                         |ltlib_v1_0_0_match_37                                          |    14|
|728   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_145                                    |    13|
|729   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_146                                     |    13|
|730   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_147                               |     5|
|731   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_148               |     6|
|732   |              \N_DDR_TC.N_DDR_TC_INST[30].U_TC                                                        |ltlib_v1_0_0_match_38                                          |    14|
|733   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_141                                    |    13|
|734   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_142                                     |    13|
|735   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_143                               |     5|
|736   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_144               |     6|
|737   |              \N_DDR_TC.N_DDR_TC_INST[31].U_TC                                                        |ltlib_v1_0_0_match_39                                          |    14|
|738   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_137                                    |    13|
|739   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_138                                     |    13|
|740   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_139                               |     5|
|741   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_140               |     6|
|742   |              \N_DDR_TC.N_DDR_TC_INST[3].U_TC                                                         |ltlib_v1_0_0_match_40                                          |    14|
|743   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_133                                    |    13|
|744   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_134                                     |    13|
|745   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_135                               |     5|
|746   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_136               |     6|
|747   |              \N_DDR_TC.N_DDR_TC_INST[4].U_TC                                                         |ltlib_v1_0_0_match_41                                          |    14|
|748   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_129                                    |    13|
|749   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_130                                     |    13|
|750   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_131                               |     5|
|751   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_132               |     6|
|752   |              \N_DDR_TC.N_DDR_TC_INST[5].U_TC                                                         |ltlib_v1_0_0_match_42                                          |    14|
|753   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_125                                    |    13|
|754   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_126                                     |    13|
|755   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_127                               |     5|
|756   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_128               |     6|
|757   |              \N_DDR_TC.N_DDR_TC_INST[6].U_TC                                                         |ltlib_v1_0_0_match_43                                          |    14|
|758   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_121                                    |    13|
|759   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_122                                     |    13|
|760   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_123                               |     5|
|761   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_124               |     6|
|762   |              \N_DDR_TC.N_DDR_TC_INST[7].U_TC                                                         |ltlib_v1_0_0_match_44                                          |    14|
|763   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_117                                    |    13|
|764   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_118                                     |    13|
|765   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_119                               |     5|
|766   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_120               |     6|
|767   |              \N_DDR_TC.N_DDR_TC_INST[8].U_TC                                                         |ltlib_v1_0_0_match_45                                          |    14|
|768   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_113                                    |    13|
|769   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_114                                     |    13|
|770   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_115                               |     5|
|771   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_116               |     6|
|772   |              \N_DDR_TC.N_DDR_TC_INST[9].U_TC                                                         |ltlib_v1_0_0_match_46                                          |    14|
|773   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA_109                                    |    13|
|774   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA_110                                     |    13|
|775   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_111                               |     5|
|776   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_112               |     6|
|777   |              \STRG_QUAL.U_STRG_QUAL                                                                  |ltlib_v1_0_0_match_47                                          |    30|
|778   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA                                        |    29|
|779   |                  DUT                                                                                 |ltlib_v1_0_0_all_typeA                                         |    13|
|780   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice                                   |     5|
|781   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_108               |     6|
|782   |              U_TM                                                                                    |ila_v6_2_8_ila_trig_match                                      |   160|
|783   |                \N_DDR_MODE.G_NMU[0].U_M                                                              |ltlib_v1_0_0_match__parameterized0                             |    11|
|784   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_105                    |    10|
|785   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_106                     |     8|
|786   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_107               |     6|
|787   |                \N_DDR_MODE.G_NMU[10].U_M                                                             |ltlib_v1_0_0_match__parameterized0_48                          |    11|
|788   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_102                    |    10|
|789   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_103                     |     8|
|790   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_104               |     6|
|791   |                \N_DDR_MODE.G_NMU[11].U_M                                                             |ltlib_v1_0_0_match__parameterized0_49                          |     9|
|792   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_99                     |     8|
|793   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_100                     |     8|
|794   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_101               |     6|
|795   |                \N_DDR_MODE.G_NMU[12].U_M                                                             |ltlib_v1_0_0_match__parameterized0_50                          |    11|
|796   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_96                     |    10|
|797   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_97                      |     8|
|798   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_98                |     6|
|799   |                \N_DDR_MODE.G_NMU[13].U_M                                                             |ltlib_v1_0_0_match__parameterized0_51                          |     9|
|800   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_93                     |     8|
|801   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_94                      |     8|
|802   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_95                |     6|
|803   |                \N_DDR_MODE.G_NMU[14].U_M                                                             |ltlib_v1_0_0_match__parameterized0_52                          |    11|
|804   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_90                     |    10|
|805   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_91                      |     8|
|806   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_92                |     6|
|807   |                \N_DDR_MODE.G_NMU[15].U_M                                                             |ltlib_v1_0_0_match__parameterized0_53                          |     9|
|808   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_87                     |     8|
|809   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_88                      |     8|
|810   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_89                |     6|
|811   |                \N_DDR_MODE.G_NMU[1].U_M                                                              |ltlib_v1_0_0_match__parameterized0_54                          |     9|
|812   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_84                     |     8|
|813   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_85                      |     8|
|814   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_86                |     6|
|815   |                \N_DDR_MODE.G_NMU[2].U_M                                                              |ltlib_v1_0_0_match__parameterized0_55                          |    11|
|816   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_81                     |    10|
|817   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_82                      |     8|
|818   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_83                |     6|
|819   |                \N_DDR_MODE.G_NMU[3].U_M                                                              |ltlib_v1_0_0_match__parameterized0_56                          |     9|
|820   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_78                     |     8|
|821   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_79                      |     8|
|822   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_80                |     6|
|823   |                \N_DDR_MODE.G_NMU[4].U_M                                                              |ltlib_v1_0_0_match__parameterized0_57                          |    11|
|824   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_75                     |    10|
|825   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_76                      |     8|
|826   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_77                |     6|
|827   |                \N_DDR_MODE.G_NMU[5].U_M                                                              |ltlib_v1_0_0_match__parameterized0_58                          |     9|
|828   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_72                     |     8|
|829   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_73                      |     8|
|830   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_74                |     6|
|831   |                \N_DDR_MODE.G_NMU[6].U_M                                                              |ltlib_v1_0_0_match__parameterized0_59                          |    11|
|832   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_69                     |    10|
|833   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_70                      |     8|
|834   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_71                |     6|
|835   |                \N_DDR_MODE.G_NMU[7].U_M                                                              |ltlib_v1_0_0_match__parameterized0_60                          |     9|
|836   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_66                     |     8|
|837   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_67                      |     8|
|838   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_68                |     6|
|839   |                \N_DDR_MODE.G_NMU[8].U_M                                                              |ltlib_v1_0_0_match__parameterized0_61                          |    11|
|840   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_63                     |    10|
|841   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_64                      |     8|
|842   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_65                |     6|
|843   |                \N_DDR_MODE.G_NMU[9].U_M                                                              |ltlib_v1_0_0_match__parameterized0_62                          |     9|
|844   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0                        |     8|
|845   |                    DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0                         |     8|
|846   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0                   |     6|
|847   |            xsdb_memory_read_inst                                                                     |ltlib_v1_0_0_generic_memrd                                     |    73|
|848   |      sync_gen_0                                                                                      |system_sync_gen_0_0                                            |    55|
|849   |        inst                                                                                          |sync_gen                                                       |    55|
|850   |      util_vector_logic_0                                                                             |system_util_vector_logic_0_0                                   |     1|
|851   |      util_ad9361_divclk_sel                                                                          |system_util_ad9361_divclk_sel_0                                |     1|
|852   |      util_ad9361_divclk_sel_concat                                                                   |system_util_ad9361_divclk_sel_concat_0                         |     0|
|853   |      util_ad9361_tdd_sync                                                                            |system_util_ad9361_tdd_sync_0                                  |   113|
|854   |        inst                                                                                          |util_tdd_sync                                                  |   113|
|855   |          i_tdd_sync                                                                                  |util_pulse_gen                                                 |   110|
|856   |      util_ad9361_dac_upack                                                                           |system_util_ad9361_dac_upack_0                                 |   286|
|857   |        inst                                                                                          |util_upack2                                                    |   286|
|858   |          i_upack                                                                                     |util_upack2_impl                                               |   286|
|859   |            i_pack_shell                                                                              |pack_shell__parameterized0                                     |   220|
|860   |              \gen_input_buffer.i_ext_ctrl_interconnect                                               |pack_network__parameterized0                                   |   143|
|861   |              \gen_network[1].i_ctrl_interconnect                                                     |pack_network__parameterized1                                   |     4|
|862   |      util_ad9361_adc_pack                                                                            |system_util_ad9361_adc_pack_0                                  |   272|
|863   |        inst                                                                                          |util_cpack2                                                    |   272|
|864   |          i_cpack                                                                                     |util_cpack2_impl                                               |   272|
|865   |            i_pack_shell                                                                              |pack_shell                                                     |   206|
|866   |              \gen_network[0].i_ctrl_interconnect                                                     |pack_network                                                   |   117|
|867   |      sys_rstgen                                                                                      |system_sys_rstgen_0                                            |    62|
|868   |        U0                                                                                            |proc_sys_reset__parameterized2                                 |    62|
|869   |          EXT_LPF                                                                                     |lpf__parameterized0                                            |    19|
|870   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync                                                       |     6|
|871   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_15                                                    |     5|
|872   |          SEQ                                                                                         |sequence_psr                                                   |    38|
|873   |            SEQ_COUNTER                                                                               |proc_sys_reset_v5_0_13_upcnt_n                                 |    13|
|874   |      sys_ps7                                                                                         |system_sys_ps7_0                                               |   268|
|875   |        inst                                                                                          |processing_system7_v5_5_processing_system7                     |   268|
|876   |      sys_logic_inv                                                                                   |system_sys_logic_inv_0                                         |     1|
|877   |      sys_concat_intc                                                                                 |system_sys_concat_intc_0                                       |     0|
|878   |      rom_sys_0                                                                                       |system_rom_sys_0_0                                             |   117|
|879   |        inst                                                                                          |sysid_rom                                                      |   117|
|880   |      axi_sysid_0                                                                                     |system_axi_sysid_0_0                                           |   329|
|881   |        inst                                                                                          |sys_id                                                         |   329|
|882   |          i_up_axi                                                                                    |up_axi__parameterized1                                         |   261|
|883   |      axi_iic_main                                                                                    |system_axi_iic_main_0                                          |   876|
|884   |        U0                                                                                            |axi_iic                                                        |   876|
|885   |          X_IIC                                                                                       |iic                                                            |   876|
|886   |            DYN_MASTER_I                                                                              |dynamic_master                                                 |    34|
|887   |            FILTER_I                                                                                  |filter                                                         |    10|
|888   |              SCL_DEBOUNCE                                                                            |debounce                                                       |     5|
|889   |                INPUT_DOUBLE_REGS                                                                     |cdc_sync__parameterized0_14                                    |     5|
|890   |              SDA_DEBOUNCE                                                                            |debounce_13                                                    |     5|
|891   |                INPUT_DOUBLE_REGS                                                                     |cdc_sync__parameterized0                                       |     5|
|892   |            IIC_CONTROL_I                                                                             |iic_control                                                    |   281|
|893   |              BITCNT                                                                                  |axi_iic_v2_0_21_upcnt_n__parameterized0                        |    17|
|894   |              CLKCNT                                                                                  |axi_iic_v2_0_21_upcnt_n                                        |    33|
|895   |              I2CDATA_REG                                                                             |shift8                                                         |    18|
|896   |              I2CHEADER_REG                                                                           |shift8_11                                                      |    24|
|897   |              SETUP_CNT                                                                               |axi_iic_v2_0_21_upcnt_n_12                                     |    25|
|898   |            READ_FIFO_I                                                                               |SRL_FIFO                                                       |    32|
|899   |            REG_INTERFACE_I                                                                           |reg_interface                                                  |   195|
|900   |            WRITE_FIFO_CTRL_I                                                                         |SRL_FIFO__parameterized0                                       |    22|
|901   |            WRITE_FIFO_I                                                                              |SRL_FIFO_10                                                    |    33|
|902   |            X_AXI_IPIF_SSP1                                                                           |axi_ipif_ssp1                                                  |   265|
|903   |              AXI_LITE_IPIF_I                                                                         |axi_lite_ipif                                                  |   217|
|904   |                I_SLAVE_ATTACHMENT                                                                    |slave_attachment                                               |   217|
|905   |                  I_DECODER                                                                           |address_decoder                                                |   100|
|906   |              X_INTERRUPT_CONTROL                                                                     |interrupt_control                                              |    31|
|907   |              X_SOFT_RESET                                                                            |soft_reset                                                     |    13|
|908   |      axi_gpreg                                                                                       |system_axi_gpreg_0                                             |   540|
|909   |        inst                                                                                          |axi_gpreg                                                      |   540|
|910   |          \g_io[0].i_gpreg_io                                                                         |axi_gpreg_io                                                   |   132|
|911   |          i_up_axi                                                                                    |up_axi                                                         |   276|
|912   |      axi_delay_counter_0                                                                             |system_axi_delay_counter_0_0                                   |   233|
|913   |        inst                                                                                          |axi_delay_counter_v1_0                                         |   233|
|914   |          axi_delay_counter_v1_0_S00_AXI_inst                                                         |axi_delay_counter_v1_0_S00_AXI                                 |   211|
|915   |          delay_counter_inst                                                                          |delay_counter                                                  |    22|
|916   |      axi_cpu_interconnect                                                                            |system_axi_cpu_interconnect_0                                  |  1588|
|917   |        xbar                                                                                          |system_xbar_0                                                  |   452|
|918   |          inst                                                                                        |axi_crossbar_v2_1_19_axi_crossbar                              |   452|
|919   |            \gen_sasd.crossbar_sasd_0                                                                 |axi_crossbar_v2_1_19_crossbar_sasd                             |   452|
|920   |              addr_arbiter_inst                                                                       |axi_crossbar_v2_1_19_addr_arbiter_sasd                         |   173|
|921   |              \gen_decerr.decerr_slave_inst                                                           |axi_crossbar_v2_1_19_decerr_slave                              |    16|
|922   |              reg_slice_r                                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized7 |   224|
|923   |              splitter_ar                                                                             |axi_crossbar_v2_1_19_splitter__parameterized0                  |     4|
|924   |              splitter_aw                                                                             |axi_crossbar_v2_1_19_splitter                                  |    16|
|925   |        s00_couplers                                                                                  |s00_couplers_imp_WZLZH6                                        |  1136|
|926   |          auto_pc                                                                                     |system_auto_pc_0                                               |  1136|
|927   |            inst                                                                                      |axi_protocol_converter_v2_1_18_axi_protocol_converter          |  1136|
|928   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                                   |axi_protocol_converter_v2_1_18_b2s                             |  1136|
|929   |                \RD.ar_channel_0                                                                      |axi_protocol_converter_v2_1_18_b2s_ar_channel                  |   177|
|930   |                  ar_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                  |    32|
|931   |                  cmd_translator_0                                                                    |axi_protocol_converter_v2_1_18_b2s_cmd_translator_7            |   133|
|932   |                    incr_cmd_0                                                                        |axi_protocol_converter_v2_1_18_b2s_incr_cmd_8                  |    67|
|933   |                    wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_9                  |    61|
|934   |                \RD.r_channel_0                                                                       |axi_protocol_converter_v2_1_18_b2s_r_channel                   |    92|
|935   |                  rd_data_fifo_0                                                                      |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 |    50|
|936   |                  transaction_fifo_0                                                                  |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 |    28|
|937   |                SI_REG                                                                                |axi_register_slice_v2_1_18_axi_register_slice                  |   632|
|938   |                  \ar.ar_pipe                                                                         |axi_register_slice_v2_1_18_axic_register_slice                 |   217|
|939   |                  \aw.aw_pipe                                                                         |axi_register_slice_v2_1_18_axic_register_slice_6               |   221|
|940   |                  \b.b_pipe                                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized1 |    48|
|941   |                  \r.r_pipe                                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized2 |   146|
|942   |                \WR.aw_channel_0                                                                      |axi_protocol_converter_v2_1_18_b2s_aw_channel                  |   173|
|943   |                  aw_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                  |    16|
|944   |                  cmd_translator_0                                                                    |axi_protocol_converter_v2_1_18_b2s_cmd_translator              |   141|
|945   |                    incr_cmd_0                                                                        |axi_protocol_converter_v2_1_18_b2s_incr_cmd                    |    64|
|946   |                    wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                    |    73|
|947   |                \WR.b_channel_0                                                                       |axi_protocol_converter_v2_1_18_b2s_b_channel                   |    60|
|948   |                  bid_fifo_0                                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo                 |    26|
|949   |                  bresp_fifo_0                                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 |    10|
|950   |      axi_ad9361_dac_dma                                                                              |system_axi_ad9361_dac_dma_0                                    |  1003|
|951   |        inst                                                                                          |axi_dmac__parameterized0                                       |  1003|
|952   |          i_regmap                                                                                    |axi_dmac_regmap__parameterized0                                |   536|
|953   |            i_regmap_request                                                                          |axi_dmac_regmap_request__parameterized0                        |   137|
|954   |              i_transfer_lenghts_fifo                                                                 |util_axis_fifo_4                                               |     3|
|955   |                i_address_sync                                                                        |fifo_address_sync_5                                            |     3|
|956   |            i_up_axi                                                                                  |up_axi__parameterized0_3                                       |   323|
|957   |          i_transfer                                                                                  |axi_dmac_transfer__parameterized0                              |   467|
|958   |            i_request_arb                                                                             |dmac_request_arb__parameterized0                               |   424|
|959   |              i_dest_dma_stream                                                                       |dmac_dest_axi_stream                                           |    27|
|960   |                i_response_generator                                                                  |dmac_response_generator                                        |    14|
|961   |              i_dest_req_fifo                                                                         |util_axis_fifo__parameterized1                                 |    12|
|962   |                i_raddr_sync                                                                          |sync_bits__parameterized0__xdcDup__9                           |     5|
|963   |                i_waddr_sync                                                                          |sync_bits__parameterized0__xdcDup__10                          |     4|
|964   |              i_req_gen                                                                               |dmac_request_generator_0                                       |    84|
|965   |              i_response_manager                                                                      |axi_dmac_response_manager__parameterized0                      |    39|
|966   |                i_dest_response_fifo                                                                  |util_axis_fifo__parameterized5                                 |    16|
|967   |                  i_raddr_sync                                                                        |sync_bits__parameterized0__xdcDup__11                          |     2|
|968   |                  i_waddr_sync                                                                        |sync_bits__parameterized0__xdcDup__12                          |    10|
|969   |              i_src_dma_mm                                                                            |dmac_src_mm_axi                                                |   115|
|970   |                i_addr_gen                                                                            |dmac_address_generator_2                                       |    99|
|971   |                i_req_splitter                                                                        |splitter                                                       |     6|
|972   |              i_src_req_fifo                                                                          |util_axis_fifo__parameterized4                                 |    41|
|973   |              i_store_and_forward                                                                     |axi_dmac_burst_memory                                          |    85|
|974   |                i_dest_sync_id                                                                        |sync_bits__parameterized1__xdcDup__4                           |    12|
|975   |                i_mem                                                                                 |ad_mem_asym_1                                                  |     2|
|976   |                i_src_sync_id                                                                         |sync_bits__parameterized1__xdcDup__5                           |    13|
|977   |              i_sync_req_response_id                                                                  |sync_bits__parameterized1                                      |     8|
|978   |            i_reset_manager                                                                           |axi_dmac_reset_manager__parameterized0                         |    43|
|979   |              i_sync_control_dest                                                                     |sync_bits__parameterized0__xdcDup__13                          |     2|
|980   |              i_sync_status_dest                                                                      |sync_bits__parameterized0                                      |     5|
|981   |      axi_ad9361_adc_dma                                                                              |system_axi_ad9361_adc_dma_0                                    |  1242|
|982   |        inst                                                                                          |axi_dmac                                                       |  1242|
|983   |          i_regmap                                                                                    |axi_dmac_regmap                                                |   653|
|984   |            i_regmap_request                                                                          |axi_dmac_regmap_request                                        |   197|
|985   |              i_transfer_lenghts_fifo                                                                 |util_axis_fifo                                                 |    59|
|986   |                i_address_sync                                                                        |fifo_address_sync                                              |    24|
|987   |            i_up_axi                                                                                  |up_axi__parameterized0                                         |   380|
|988   |          i_transfer                                                                                  |axi_dmac_transfer                                              |   589|
|989   |            i_request_arb                                                                             |dmac_request_arb                                               |   536|
|990   |              i_dest_dma_mm                                                                           |dmac_dest_mm_axi                                               |   122|
|991   |                i_addr_gen                                                                            |dmac_address_generator                                         |   101|
|992   |                i_response_handler                                                                    |dmac_response_handler                                          |    19|
|993   |              i_dest_req_fifo                                                                         |util_axis_fifo__parameterized1__xdcDup__1                      |    39|
|994   |                i_raddr_sync                                                                          |sync_bits__parameterized0__xdcDup__1                           |     7|
|995   |                i_waddr_sync                                                                          |sync_bits__parameterized0__xdcDup__2                           |     3|
|996   |              i_req_gen                                                                               |dmac_request_generator                                         |    74|
|997   |              i_response_manager                                                                      |axi_dmac_response_manager                                      |    60|
|998   |                i_dest_response_fifo                                                                  |util_axis_fifo__parameterized3                                 |    22|
|999   |              i_src_dest_bl_fifo                                                                      |util_axis_fifo__parameterized0                                 |    14|
|1000  |                i_raddr_sync                                                                          |sync_bits__parameterized0__xdcDup__3                           |     4|
|1001  |                i_waddr_sync                                                                          |sync_bits__parameterized0__xdcDup__4                           |     4|
|1002  |              i_src_dma_fifo                                                                          |dmac_src_fifo_inf                                              |    53|
|1003  |                i_data_mover                                                                          |dmac_data_mover                                                |    52|
|1004  |              i_src_req_fifo                                                                          |util_axis_fifo__parameterized2                                 |    41|
|1005  |                i_raddr_sync                                                                          |sync_bits__parameterized0__xdcDup__5                           |     5|
|1006  |                i_waddr_sync                                                                          |sync_bits__parameterized0__xdcDup__6                           |     2|
|1007  |              i_store_and_forward                                                                     |axi_dmac_burst_memory__xdcDup__1                               |    84|
|1008  |                i_dest_sync_id                                                                        |sync_bits__parameterized1__xdcDup__1                           |     9|
|1009  |                i_mem                                                                                 |ad_mem_asym                                                    |     2|
|1010  |                i_src_sync_id                                                                         |sync_bits__parameterized1__xdcDup__2                           |    10|
|1011  |              i_sync_src_request_id                                                                   |sync_bits__parameterized1__xdcDup__3                           |    10|
|1012  |            i_reset_manager                                                                           |axi_dmac_reset_manager                                         |    53|
|1013  |              i_sync_control_src                                                                      |sync_bits__parameterized0__xdcDup__7                           |     2|
|1014  |              i_sync_status_src                                                                       |sync_bits__parameterized0__xdcDup__8                           |     7|
|1015  |      GND_1                                                                                           |system_GND_1_0                                                 |     0|
+------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:31 ; elapsed = 00:04:34 . Memory (MB): peak = 1953.688 ; gain = 1593.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6366 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:26 ; elapsed = 00:03:53 . Memory (MB): peak = 1953.688 ; gain = 871.344
Synthesis Optimization Complete : Time (s): cpu = 00:04:31 ; elapsed = 00:04:34 . Memory (MB): peak = 1953.688 ; gain = 1593.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_system_wrapper/system_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Chipscope 16-324] Core: i_system_wrapper/system_i/ila_0 UUID: f1f9ed16-5813-5c08-b893-b9c7b010f192 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1953.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 646 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3 instances
  BUFGCE => BUFGCTRL: 1 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 352 instances
  CFGLUT5 => SRLC32E: 52 instances
  DSP48E => DSP48E1: 24 instances
  FDR => FDRE: 27 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 37 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 8 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 100 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1272 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:43 ; elapsed = 00:04:46 . Memory (MB): peak = 1953.688 ; gain = 1595.270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1953.688 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/zhouzhiwen/Desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1953.688 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 05:20:33 2022...
