INFO: [VRFC 10-163] Analyzing VHDL file "D:/University/VHDL/decoder/decoder.sim/sim_1/synth/func/xsim/tb_decoder_4_16_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_4_16'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/University/VHDL/decoder/decoder.srcs/sim_1/new/SIM_decoder_4_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder_4_16'
