Analysis & Synthesis report for tp_nios_v
Mon Jan 12 18:18:34 2026
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |telecran|I2C_HDMI_Config:conf|mSetup_ST
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated
 19. Parameter Settings for User Entity Instance: pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: I2C_HDMI_Config:conf
 21. Parameter Settings for User Entity Instance: hdmi_controler:hdmi_ctrl
 22. Parameter Settings for User Entity Instance: dpram:U_FrameBuffer
 23. Parameter Settings for Inferred Entity Instance: dpram:U_FrameBuffer|altsyncram:ram_rtl_0
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "dpram:U_FrameBuffer"
 26. Port Connectivity Checks: "hdmi_controler:hdmi_ctrl"
 27. Port Connectivity Checks: "I2C_HDMI_Config:conf|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"
 28. Port Connectivity Checks: "I2C_HDMI_Config:conf|I2C_Controller:u0"
 29. Port Connectivity Checks: "I2C_HDMI_Config:conf"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 12 18:18:34 2026           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; tp_nios_v                                       ;
; Top-level Entity Name           ; telecran                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 168                                             ;
; Total pins                      ; 57                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,764,800                                       ;
; Total DSP Blocks                ; 1                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; telecran           ; tp_nios_v          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ; Library      ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+--------------+
; ../../telecran/i2c/I2C_WRITE_WDATA.v ; yes             ; User Verilog HDL File        ; C:/Users/Superviseur/Documents/telecran/i2c/I2C_WRITE_WDATA.v                            ;              ;
; ../../telecran/i2c/I2C_HDMI_Config.v ; yes             ; User Verilog HDL File        ; C:/Users/Superviseur/Documents/telecran/i2c/I2C_HDMI_Config.v                            ;              ;
; ../../telecran/i2c/I2C_Controller.v  ; yes             ; User Verilog HDL File        ; C:/Users/Superviseur/Documents/telecran/i2c/I2C_Controller.v                             ;              ;
; ../../telecran/pll/sys_pll.v         ; yes             ; User Wizard-Generated File   ; C:/Users/Superviseur/Documents/telecran/pll/sys_pll.v                                    ; sys_pll      ;
; ../../telecran/pll/pll_reconfig.v    ; yes             ; User Wizard-Generated File   ; C:/Users/Superviseur/Documents/telecran/pll/pll_reconfig.v                               ; pll_reconfig ;
; ../../telecran/pll/pll.v             ; yes             ; User Wizard-Generated File   ; C:/Users/Superviseur/Documents/telecran/pll/pll.v                                        ; pll          ;
; ../../telecran/pll/pll/pll_0002.v    ; yes             ; User Verilog HDL File        ; C:/Users/Superviseur/Documents/telecran/pll/pll/pll_0002.v                               ; pll          ;
; ../../telecran/telecran.vhd          ; yes             ; User VHDL File               ; C:/Users/Superviseur/Documents/telecran/telecran.vhd                                     ;              ;
; ../../telecran/hdmi_controler.vhd    ; yes             ; User VHDL File               ; C:/Users/Superviseur/Documents/telecran/hdmi_controler.vhd                               ;              ;
; ../../telecran/encoder_manager.vhd   ; yes             ; User VHDL File               ; C:/Users/Superviseur/Documents/telecran/encoder_manager.vhd                              ;              ;
; ../../telecran/dpram.vhd             ; yes             ; User VHDL File               ; C:/Users/Superviseur/Documents/telecran/dpram.vhd                                        ;              ;
; altera_pll.v                         ; yes             ; Megafunction                 ; c:/programs/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v          ;              ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/programs/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;              ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/programs/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;              ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/programs/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;              ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/programs/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;              ;
; aglobal241.inc                       ; yes             ; Megafunction                 ; c:/programs/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc        ;              ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/programs/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;              ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/programs/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc            ;              ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/programs/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc            ;              ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/programs/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc          ;              ;
; db/altsyncram_ejj1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Superviseur/Documents/tp_nios_v/synt/db/altsyncram_ejj1.tdf                     ;              ;
; db/decode_vma.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Superviseur/Documents/tp_nios_v/synt/db/decode_vma.tdf                          ;              ;
; db/decode_o2a.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Superviseur/Documents/tp_nios_v/synt/db/decode_o2a.tdf                          ;              ;
; db/mux_fhb.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Superviseur/Documents/tp_nios_v/synt/db/mux_fhb.tdf                             ;              ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 315            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 450            ;
;     -- 7 input functions                    ; 5              ;
;     -- 6 input functions                    ; 173            ;
;     -- 5 input functions                    ; 87             ;
;     -- 4 input functions                    ; 39             ;
;     -- <=3 input functions                  ; 146            ;
;                                             ;                ;
; Dedicated logic registers                   ; 168            ;
;                                             ;                ;
; I/O pins                                    ; 57             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2764800        ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; i_clk_50~input ;
; Maximum fan-out                             ; 410            ;
; Total fan-out                               ; 13370          ;
; Average fan-out                             ; 12.38          ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |telecran                                 ; 450 (42)            ; 168 (20)                  ; 2764800           ; 1          ; 57   ; 0            ; |telecran                                                                                                  ; telecran        ; work         ;
;    |I2C_HDMI_Config:conf|                 ; 100 (50)            ; 70 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |telecran|I2C_HDMI_Config:conf                                                                             ; I2C_HDMI_Config ; work         ;
;       |I2C_Controller:u0|                 ; 50 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |telecran|I2C_HDMI_Config:conf|I2C_Controller:u0                                                           ; I2C_Controller  ; work         ;
;          |I2C_WRITE_WDATA:wrd|            ; 50 (50)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |telecran|I2C_HDMI_Config:conf|I2C_Controller:u0|I2C_WRITE_WDATA:wrd                                       ; I2C_WRITE_WDATA ; work         ;
;    |dpram:U_FrameBuffer|                  ; 216 (0)             ; 6 (0)                     ; 2764800           ; 0          ; 0    ; 0            ; |telecran|dpram:U_FrameBuffer                                                                              ; dpram           ; work         ;
;       |altsyncram:ram_rtl_0|              ; 216 (0)             ; 6 (0)                     ; 2764800           ; 0          ; 0    ; 0            ; |telecran|dpram:U_FrameBuffer|altsyncram:ram_rtl_0                                                         ; altsyncram      ; work         ;
;          |altsyncram_ejj1:auto_generated| ; 216 (0)             ; 6 (6)                     ; 2764800           ; 0          ; 0    ; 0            ; |telecran|dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated                          ; altsyncram_ejj1 ; work         ;
;             |decode_o2a:rden_decode_b|    ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |telecran|dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|decode_o2a:rden_decode_b ; decode_o2a      ; work         ;
;             |decode_vma:decode2|          ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |telecran|dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|decode_vma:decode2       ; decode_vma      ; work         ;
;             |mux_fhb:mux3|                ; 120 (120)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |telecran|dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|mux_fhb:mux3             ; mux_fhb         ; work         ;
;    |encoder_manager:encs|                 ; 34 (34)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |telecran|encoder_manager:encs                                                                             ; encoder_manager ; work         ;
;    |hdmi_controler:hdmi_ctrl|             ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |telecran|hdmi_controler:hdmi_ctrl                                                                         ; hdmi_controler  ; work         ;
;    |pll:pll0|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |telecran|pll:pll0                                                                                         ; pll             ; pll          ;
;       |pll_0002:pll_inst|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |telecran|pll:pll0|pll_0002:pll_inst                                                                       ; pll_0002        ; pll          ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |telecran|pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i                                               ; altera_pll      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 345600       ; 8            ; 345600       ; 8            ; 2764800 ; None ;
+------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+--------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+--------------------+--------------------------+
; Altera ; altera_pll   ; 22.1    ; N/A          ; N/A          ; |telecran|pll:pll0 ; ../../telecran/pll/pll.v ;
+--------+--------------+---------+--------------+--------------+--------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |telecran|I2C_HDMI_Config:conf|mSetup_ST          ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                     ;
+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                                             ;
+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+
; I2C_HDMI_Config:conf|mI2C_DATA[23]                                    ; Stuck at GND due to stuck port data_in                                         ;
; I2C_HDMI_Config:conf|mI2C_DATA[20..22]                                ; Stuck at VCC due to stuck port data_in                                         ;
; I2C_HDMI_Config:conf|mI2C_DATA[18,19]                                 ; Stuck at GND due to stuck port data_in                                         ;
; I2C_HDMI_Config:conf|mI2C_DATA[17]                                    ; Stuck at VCC due to stuck port data_in                                         ;
; I2C_HDMI_Config:conf|mI2C_DATA[16]                                    ; Stuck at GND due to stuck port data_in                                         ;
; I2C_HDMI_Config:conf|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[6,7]    ; Merged with I2C_HDMI_Config:conf|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]   ;
; I2C_HDMI_Config:conf|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[3..7] ; Merged with I2C_HDMI_Config:conf|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2] ;
; I2C_HDMI_Config:conf|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2]    ; Stuck at GND due to stuck port data_in                                         ;
; I2C_HDMI_Config:conf|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]      ; Stuck at GND due to stuck port clock_enable                                    ;
; I2C_HDMI_Config:conf|mSetup_ST~9                                      ; Lost fanout                                                                    ;
; I2C_HDMI_Config:conf|mSetup_ST~10                                     ; Lost fanout                                                                    ;
; hdmi_controler:hdmi_ctrl|r_pixel_address[19..30]                      ; Lost fanout                                                                    ;
; I2C_HDMI_Config:conf|LUT_INDEX[5]                                     ; Stuck at GND due to stuck port data_in                                         ;
; Total Number of Removed Registers = 32                                ;                                                                                ;
+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                       ;
+----------------------------------------------+--------------------+-----------------------------------------------+
; Register name                                ; Reason for Removal ; Registers Removed due to This Register        ;
+----------------------------------------------+--------------------+-----------------------------------------------+
; hdmi_controler:hdmi_ctrl|r_pixel_address[30] ; Lost Fanouts       ; hdmi_controler:hdmi_ctrl|r_pixel_address[29], ;
;                                              ;                    ; hdmi_controler:hdmi_ctrl|r_pixel_address[28], ;
;                                              ;                    ; hdmi_controler:hdmi_ctrl|r_pixel_address[27], ;
;                                              ;                    ; hdmi_controler:hdmi_ctrl|r_pixel_address[26], ;
;                                              ;                    ; hdmi_controler:hdmi_ctrl|r_pixel_address[25], ;
;                                              ;                    ; hdmi_controler:hdmi_ctrl|r_pixel_address[24], ;
;                                              ;                    ; hdmi_controler:hdmi_ctrl|r_pixel_address[23], ;
;                                              ;                    ; hdmi_controler:hdmi_ctrl|r_pixel_address[22], ;
;                                              ;                    ; hdmi_controler:hdmi_ctrl|r_pixel_address[21], ;
;                                              ;                    ; hdmi_controler:hdmi_ctrl|r_pixel_address[20], ;
;                                              ;                    ; hdmi_controler:hdmi_ctrl|r_pixel_address[19]  ;
+----------------------------------------------+--------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 168   ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 123   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 106   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; hdmi_controler:hdmi_ctrl|o_hdmi_hs     ; 1       ;
; hdmi_controler:hdmi_ctrl|o_hdmi_vs     ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                           ;
+---------------------------------+-------------------------------+------+
; Register Name                   ; Megafunction                  ; Type ;
+---------------------------------+-------------------------------+------+
; dpram:U_FrameBuffer|o_q_b[0..7] ; dpram:U_FrameBuffer|ram_rtl_0 ; RAM  ;
+---------------------------------+-------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |telecran|I2C_HDMI_Config:conf|LUT_INDEX[0]                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |telecran|encoder_manager:encs|r_coord_x[3]                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |telecran|r_erase_addr[17]                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |telecran|encoder_manager:encs|r_coord_y[4]                                  ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |telecran|I2C_HDMI_Config:conf|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[3]  ;
; 66:1               ; 5 bits    ; 220 LEs       ; 125 LEs              ; 95 LEs                 ; Yes        ; |telecran|I2C_HDMI_Config:conf|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]   ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |telecran|I2C_HDMI_Config:conf|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[0] ;
; 37:1               ; 8 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |telecran|I2C_HDMI_Config:conf|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[7]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------+
; Parameter Name                       ; Value                  ; Type                            ;
+--------------------------------------+------------------------+---------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                          ;
; fractional_vco_multiplier            ; false                  ; String                          ;
; pll_type                             ; General                ; String                          ;
; pll_subtype                          ; General                ; String                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                  ;
; operation_mode                       ; normal                 ; String                          ;
; deserialization_factor               ; 4                      ; Signed Integer                  ;
; data_rate                            ; 0                      ; Signed Integer                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                  ;
; output_clock_frequency0              ; 27.000000 MHz          ; String                          ;
; phase_shift0                         ; 0 ps                   ; String                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                          ;
; phase_shift1                         ; 0 ps                   ; String                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                          ;
; phase_shift2                         ; 0 ps                   ; String                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                          ;
; phase_shift3                         ; 0 ps                   ; String                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                          ;
; phase_shift4                         ; 0 ps                   ; String                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                          ;
; phase_shift5                         ; 0 ps                   ; String                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                          ;
; phase_shift6                         ; 0 ps                   ; String                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                          ;
; phase_shift7                         ; 0 ps                   ; String                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                          ;
; phase_shift8                         ; 0 ps                   ; String                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                          ;
; phase_shift9                         ; 0 ps                   ; String                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                          ;
; phase_shift10                        ; 0 ps                   ; String                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                          ;
; phase_shift11                        ; 0 ps                   ; String                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                          ;
; phase_shift12                        ; 0 ps                   ; String                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                          ;
; phase_shift13                        ; 0 ps                   ; String                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                          ;
; phase_shift14                        ; 0 ps                   ; String                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                          ;
; phase_shift15                        ; 0 ps                   ; String                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                          ;
; phase_shift16                        ; 0 ps                   ; String                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                          ;
; phase_shift17                        ; 0 ps                   ; String                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                  ;
; clock_name_0                         ;                        ; String                          ;
; clock_name_1                         ;                        ; String                          ;
; clock_name_2                         ;                        ; String                          ;
; clock_name_3                         ;                        ; String                          ;
; clock_name_4                         ;                        ; String                          ;
; clock_name_5                         ;                        ; String                          ;
; clock_name_6                         ;                        ; String                          ;
; clock_name_7                         ;                        ; String                          ;
; clock_name_8                         ;                        ; String                          ;
; clock_name_global_0                  ; false                  ; String                          ;
; clock_name_global_1                  ; false                  ; String                          ;
; clock_name_global_2                  ; false                  ; String                          ;
; clock_name_global_3                  ; false                  ; String                          ;
; clock_name_global_4                  ; false                  ; String                          ;
; clock_name_global_5                  ; false                  ; String                          ;
; clock_name_global_6                  ; false                  ; String                          ;
; clock_name_global_7                  ; false                  ; String                          ;
; clock_name_global_8                  ; false                  ; String                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_bypass_en                      ; false                  ; String                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_bypass_en                      ; false                  ; String                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en0                     ; false                  ; String                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en1                     ; false                  ; String                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en2                     ; false                  ; String                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en3                     ; false                  ; String                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en4                     ; false                  ; String                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en5                     ; false                  ; String                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en6                     ; false                  ; String                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en7                     ; false                  ; String                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en8                     ; false                  ; String                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en9                     ; false                  ; String                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en10                    ; false                  ; String                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en11                    ; false                  ; String                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en12                    ; false                  ; String                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en13                    ; false                  ; String                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en14                    ; false                  ; String                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en15                    ; false                  ; String                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en16                    ; false                  ; String                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en17                    ; false                  ; String                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                  ;
; pll_slf_rst                          ; false                  ; String                          ;
; pll_bw_sel                           ; low                    ; String                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                          ;
; mimic_fbclk_type                     ; gclk                   ; String                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
+--------------------------------------+------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_HDMI_Config:conf ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                        ;
; I2C_Freq       ; 20000    ; Signed Integer                        ;
; LUT_SIZE       ; 31       ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_controler:hdmi_ctrl ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; h_res          ; 720   ; Signed Integer                               ;
; v_res          ; 480   ; Signed Integer                               ;
; h_sync         ; 61    ; Signed Integer                               ;
; h_fp           ; 58    ; Signed Integer                               ;
; h_bp           ; 18    ; Signed Integer                               ;
; v_sync         ; 5     ; Signed Integer                               ;
; v_fp           ; 30    ; Signed Integer                               ;
; v_bp           ; 9     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dpram:U_FrameBuffer ;
+----------------+--------+----------------------------------------+
; Parameter Name ; Value  ; Type                                   ;
+----------------+--------+----------------------------------------+
; mem_size       ; 345600 ; Signed Integer                         ;
; data_width     ; 8      ; Signed Integer                         ;
+----------------+--------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dpram:U_FrameBuffer|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 19                   ; Untyped                       ;
; NUMWORDS_A                         ; 345600               ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 19                   ; Untyped                       ;
; NUMWORDS_B                         ; 345600               ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ejj1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 1                                        ;
; Entity Instance                           ; dpram:U_FrameBuffer|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                ;
;     -- WIDTH_A                            ; 8                                        ;
;     -- NUMWORDS_A                         ; 345600                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 8                                        ;
;     -- NUMWORDS_B                         ; 345600                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dpram:U_FrameBuffer"                                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_data_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_we_a   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_we_b   ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_controler:hdmi_ctrl"                                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_pixel_en              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pixel_address[30..19] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_x_counter             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_y_counter             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:conf|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"                                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:conf|I2C_Controller:u0"                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:conf"                                                                                     ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 168                         ;
;     CLR               ; 22                          ;
;     CLR SCLR          ; 26                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 23                          ;
;     ENA CLR           ; 26                          ;
;     ENA CLR SCLR      ; 48                          ;
;     ENA SCLR          ; 9                           ;
;     plain             ; 13                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 453                         ;
;     arith             ; 102                         ;
;         1 data inputs ; 84                          ;
;         5 data inputs ; 18                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 346                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 56                          ;
;         4 data inputs ; 39                          ;
;         5 data inputs ; 69                          ;
;         6 data inputs ; 173                         ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 57                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 344                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Mon Jan 12 18:18:21 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tp_nios_v -c tp_nios_v
Warning (125092): Tcl Script File pll/sys_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE pll/sys_pll.qip
Warning (125092): Tcl Script File pll/pll_reconfig.qip not found
    Info (125063): set_global_assignment -name QIP_FILE pll/pll_reconfig.qip
Warning (125092): Tcl Script File pll/pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE pll/pll.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/telecran/i2c/i2c_write_wdata.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: C:/Users/Superviseur/Documents/telecran/i2c/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/telecran/i2c/i2c_hdmi_config.v
    Info (12023): Found entity 1: I2C_HDMI_Config File: C:/Users/Superviseur/Documents/telecran/i2c/I2C_HDMI_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/telecran/i2c/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/Superviseur/Documents/telecran/i2c/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/telecran/pll/sys_pll.v
    Info (12023): Found entity 1: sys_pll File: C:/Users/Superviseur/Documents/telecran/pll/sys_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/telecran/pll/pll_reconfig.v
    Info (12023): Found entity 1: pll_reconfig File: C:/Users/Superviseur/Documents/telecran/pll/pll_reconfig.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/telecran/pll/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Superviseur/Documents/telecran/pll/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/telecran/pll/sys_pll/sys_pll_0002.v
    Info (12023): Found entity 1: sys_pll_0002 File: C:/Users/Superviseur/Documents/telecran/pll/sys_pll/sys_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/telecran/pll/pll_reconfig/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: C:/Users/Superviseur/Documents/telecran/pll/pll_reconfig/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file /users/superviseur/documents/telecran/pll/pll_reconfig/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: C:/Users/Superviseur/Documents/telecran/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: C:/Users/Superviseur/Documents/telecran/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: C:/Users/Superviseur/Documents/telecran/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: C:/Users/Superviseur/Documents/telecran/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: C:/Users/Superviseur/Documents/telecran/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: C:/Users/Superviseur/Documents/telecran/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2112
Warning (12090): Entity "altera_std_synchronizer" obtained from "../../telecran/pll/pll_reconfig/altera_std_synchronizer.v" instead of from Quartus Prime megafunction library File: C:/Users/Superviseur/Documents/telecran/pll/pll_reconfig/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/telecran/pll/pll_reconfig/altera_std_synchronizer.v
    Info (12023): Found entity 1: altera_std_synchronizer File: C:/Users/Superviseur/Documents/telecran/pll/pll_reconfig/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/telecran/pll/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/Superviseur/Documents/telecran/pll/pll/pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /users/superviseur/documents/telecran/telecran.vhd
    Info (12022): Found design unit 1: telecran-rtl File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 40
    Info (12023): Found entity 1: telecran File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/superviseur/documents/telecran/hdmi_controler.vhd
    Info (12022): Found design unit 1: hdmi_controler-rtl File: C:/Users/Superviseur/Documents/telecran/hdmi_controler.vhd Line: 31
    Info (12023): Found entity 1: hdmi_controler File: C:/Users/Superviseur/Documents/telecran/hdmi_controler.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/superviseur/documents/telecran/encoder_manager.vhd
    Info (12022): Found design unit 1: encoder_manager-rtl File: C:/Users/Superviseur/Documents/telecran/encoder_manager.vhd Line: 24
    Info (12023): Found entity 1: encoder_manager File: C:/Users/Superviseur/Documents/telecran/encoder_manager.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/superviseur/documents/telecran/dpram.vhd
    Info (12022): Found design unit 1: dpram-rtl File: C:/Users/Superviseur/Documents/telecran/dpram.vhd Line: 27
    Info (12023): Found entity 1: dpram File: C:/Users/Superviseur/Documents/telecran/dpram.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/nios.vhd
    Info (12022): Found design unit 1: nios-rtl File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/nios.vhd Line: 21
    Info (12023): Found entity 1: nios File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/nios.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_irq_mapper.sv
    Info (12023): Found entity 1: nios_irq_mapper File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v
    Info (12023): Found entity 1: nios_mm_interconnect_0 File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios_mm_interconnect_0_avalon_st_adapter File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_rsp_mux_002 File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_rsp_mux File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_rsp_demux_002 File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_rsp_demux File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_cmd_mux_002 File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_cmd_mux File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_cmd_demux_002 File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_cmd_demux File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_router_006_default_decode File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: nios_mm_interconnect_0_router_006 File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_router_004_default_decode File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: nios_mm_interconnect_0_router_004 File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_router_002_default_decode File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: nios_mm_interconnect_0_router_002 File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_router_default_decode File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: nios_mm_interconnect_0_router File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_pio_0.v
    Info (12023): Found entity 1: nios_pio_0 File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v
    Info (12023): Found entity 1: nios_onchip_memory2_0 File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_log_module File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_scfifo_r File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_scfifo_w File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_sim_scfifo_r File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_sim_scfifo_w File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v
    Info (12023): Found entity 1: nios_intel_niosv_m_0 File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv
    Info (12023): Found entity 1: nios_intel_niosv_m_0_irq_mapper File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 0 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv
    Info (12022): Found design unit 1: niosv_dm_def (SystemVerilog) (nios) File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv
    Info (12023): Found entity 1: niosv_ram File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv
    Info (12023): Found entity 1: niosv_dm_jtag2mm File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv
    Info (12023): Found entity 1: niosv_dm_top File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv
    Info (12023): Found entity 1: niosv_debug_module File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv Line: 60
Warning (12090): Entity "altera_std_synchronizer_bundle" obtained from "../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" instead of from Quartus Prime megafunction library File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_std_synchronizer_bundle File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Warning (12090): Entity "altera_std_synchronizer" obtained from "../sopc/nios/synthesis/submodules/altera_std_synchronizer.v" instead of from Quartus Prime megafunction library File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v
    Info (12023): Found entity 1: altera_std_synchronizer File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv
    Info (12023): Found entity 1: niosv_timer_msip File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv
    Info (12022): Found design unit 1: niosv_opcode_def (SystemVerilog) (nios) File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv
    Info (12023): Found entity 1: niosv_mem_op_state File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/ecc_enc.sv
    Info (12023): Found entity 1: ecc_enc File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/ecc_enc.sv Line: 108
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/ecc_dec.sv
    Info (12023): Found entity 1: ecc_dec File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/ecc_dec.sv Line: 111
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altecc_enc.sv
    Info (12023): Found entity 1: altecc_enc File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altecc_enc.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altecc_dec.sv
    Info (12023): Found entity 1: altecc_dec File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altecc_dec.sv Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv
    Info (12023): Found entity 1: niosv_reg_file File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv
    Info (12023): Found entity 1: niosv_csr File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv Line: 156
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv
    Info (12023): Found entity 1: niosv_csrind_if File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_host.sv
    Info (12023): Found entity 1: niosv_csrind_host File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_host.sv Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv
    Info (12023): Found entity 1: niosv_interrupt_handler File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv
    Info (12023): Found entity 1: niosv_instr_buffer File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_bus_req.sv
    Info (12023): Found entity 1: niosv_bus_req File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_bus_req.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv
    Info (12023): Found entity 1: niosv_shift File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv
    Info (12023): Found entity 1: niosv_alu File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv
    Info (12023): Found entity 1: niosv_lsu File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_decoder.sv
    Info (12023): Found entity 1: niosv_c_decoder File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_decoder.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_core.sv
    Info (12023): Found entity 1: niosv_c_core File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_core.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_csr.sv
    Info (12023): Found entity 1: niosv_c_csr File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_csr.sv Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_d_stage.sv
    Info (12023): Found entity 1: niosv_c_D_stage File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_D_stage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_e_stage.sv
    Info (12023): Found entity 1: niosv_c_E_stage File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_E_stage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_m0_stage.sv
    Info (12023): Found entity 1: niosv_c_M0_stage File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_M0_stage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv
    Info (12023): Found entity 1: niosv_m_decoder File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv
    Info (12023): Found entity 1: niosv_m_core File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv
    Info (12023): Found entity 1: niosv_m_instr_prefetch File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_d_stage.sv
    Info (12023): Found entity 1: niosv_m_D_stage File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_D_stage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_e_stage.sv
    Info (12023): Found entity 1: niosv_m_E_stage File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_E_stage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_m0_stage.sv
    Info (12023): Found entity 1: niosv_m_M0_stage File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_w_stage.sv
    Info (12023): Found entity 1: niosv_m_W_stage File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_W_stage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv
    Info (12023): Found entity 1: nios_intel_niosv_m_0_hart File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd
    Info (12022): Found design unit 1: niosv_reset_controller-rtl File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd Line: 44
    Info (12023): Found entity 1: niosv_reset_controller File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v
    Info (12023): Found entity 1: altera_avalon_i2c File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_csr.v
    Info (12023): Found entity 1: altera_avalon_i2c_csr File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_clk_cnt.v
    Info (12023): Found entity 1: altera_avalon_i2c_clk_cnt File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_clk_cnt.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_det File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_gen File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v
    Info (12023): Found entity 1: altera_avalon_i2c_fifo File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_mstfsm.v
    Info (12023): Found entity 1: altera_avalon_i2c_mstfsm File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_mstfsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_rxshifter File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_txshifter File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_spksupp.v
    Info (12023): Found entity 1: altera_avalon_i2c_spksupp File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_spksupp.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txout.v
    Info (12023): Found entity 1: altera_avalon_i2c_txout File: C:/Users/Superviseur/Documents/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txout.v Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /users/superviseur/documents/tp_nios_v/rtl/tp_nios_v.vhd
    Info (12022): Found design unit 1: tp_nios_v-rtl File: C:/Users/Superviseur/Documents/tp_nios_v/rtl/tp_nios_v.vhd Line: 24
    Info (12023): Found entity 1: tp_nios_v File: C:/Users/Superviseur/Documents/tp_nios_v/rtl/tp_nios_v.vhd Line: 7
Warning (12019): Can't analyze file -- file telecran.vhd is missing
Warning (12019): Can't analyze file -- file dpram.vhd is missing
Warning (12019): Can't analyze file -- file i2c/I2C_HDMI_Config.v is missing
Warning (12019): Can't analyze file -- file i2c/I2C_Controller.v is missing
Warning (12019): Can't analyze file -- file i2c/I2C_WRITE_WDATA.v is missing
Warning (12019): Can't analyze file -- file encoder_manager.vhd is missing
Warning (12019): Can't analyze file -- file hdmi_controler.vhd is missing
Info (12127): Elaborating entity "telecran" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll0" File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 129
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:pll0|pll_0002:pll_inst" File: C:/Users/Superviseur/Documents/telecran/pll/pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Superviseur/Documents/telecran/pll/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Superviseur/Documents/telecran/pll/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Superviseur/Documents/telecran/pll/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "27.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "I2C_HDMI_Config" for hierarchy "I2C_HDMI_Config:conf" File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 138
Warning (10230): Verilog HDL assignment warning at I2C_HDMI_Config.v(48): truncated value with size 32 to match size of target (16) File: C:/Users/Superviseur/Documents/telecran/i2c/I2C_HDMI_Config.v Line: 48
Warning (10230): Verilog HDL assignment warning at I2C_HDMI_Config.v(98): truncated value with size 32 to match size of target (6) File: C:/Users/Superviseur/Documents/telecran/i2c/I2C_HDMI_Config.v Line: 98
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_HDMI_Config:conf|I2C_Controller:u0" File: C:/Users/Superviseur/Documents/telecran/i2c/I2C_HDMI_Config.v Line: 64
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(57): truncated value with size 32 to match size of target (1) File: C:/Users/Superviseur/Documents/telecran/i2c/I2C_Controller.v Line: 57
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "I2C_HDMI_Config:conf|I2C_Controller:u0|I2C_WRITE_WDATA:wrd" File: C:/Users/Superviseur/Documents/telecran/i2c/I2C_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(54): truncated value with size 32 to match size of target (8) File: C:/Users/Superviseur/Documents/telecran/i2c/I2C_WRITE_WDATA.v Line: 54
Info (12128): Elaborating entity "encoder_manager" for hierarchy "encoder_manager:encs" File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 148
Info (12128): Elaborating entity "hdmi_controler" for hierarchy "hdmi_controler:hdmi_ctrl" File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 163
Info (12128): Elaborating entity "dpram" for hierarchy "dpram:U_FrameBuffer" File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 202
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "dpram:U_FrameBuffer|ram" is uninferred due to asynchronous read logic File: C:/Users/Superviseur/Documents/telecran/dpram.vhd Line: 33
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dpram:U_FrameBuffer|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 345600
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 19
        Info (286033): Parameter NUMWORDS_B set to 345600
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "dpram:U_FrameBuffer|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "dpram:U_FrameBuffer|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "19"
    Info (12134): Parameter "NUMWORDS_A" = "345600"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "19"
    Info (12134): Parameter "NUMWORDS_B" = "345600"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ejj1.tdf
    Info (12023): Found entity 1: altsyncram_ejj1 File: C:/Users/Superviseur/Documents/tp_nios_v/synt/db/altsyncram_ejj1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vma.tdf
    Info (12023): Found entity 1: decode_vma File: C:/Users/Superviseur/Documents/tp_nios_v/synt/db/decode_vma.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_o2a.tdf
    Info (12023): Found entity 1: decode_o2a File: C:/Users/Superviseur/Documents/tp_nios_v/synt/db/decode_o2a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fhb.tdf
    Info (12023): Found entity 1: mux_fhb File: C:/Users/Superviseur/Documents/tp_nios_v/synt/db/mux_fhb.tdf Line: 23
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "io_hdmi_i2c_scl" and its non-tri-state driver. File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 14
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "io_hdmi_i2c_scl~synth" File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 14
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_de10_leds[0]" is stuck at GND File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 28
    Warning (13410): Pin "o_de10_leds[1]" is stuck at GND File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 28
    Warning (13410): Pin "o_de10_leds[2]" is stuck at GND File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 28
    Warning (13410): Pin "o_de10_leds[3]" is stuck at GND File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 28
    Warning (13410): Pin "o_de10_leds[4]" is stuck at GND File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 28
    Warning (13410): Pin "o_de10_leds[5]" is stuck at GND File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 28
    Warning (13410): Pin "o_de10_leds[6]" is stuck at GND File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 28
    Warning (13410): Pin "o_de10_leds[7]" is stuck at GND File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 14 assignments for entity "altera_avalon_i2c" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "altera_avalon_jtag_uart" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 67 assignments for entity "altera_merlin_axi_master_ni" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 18 assignments for entity "altera_pll_reconfig_top" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios" -- entity does not exist in design
Warning (20013): Ignored 29 assignments for entity "nios_intel_niosv_m_0" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "nios_intel_niosv_m_0_hart" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "nios_intel_niosv_m_0_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "nios_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "nios_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "nios_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_mm_interconnect_0_cmd_demux_002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_mm_interconnect_0_router_004" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_mm_interconnect_0_router_006" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_mm_interconnect_0_rsp_demux_002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_mm_interconnect_0_rsp_mux_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "nios_pio_0" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "niosv_dm_top" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "niosv_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "niosv_timer_msip" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "pll_reconfig" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "sys_pll" -- entity does not exist in design
Warning (20013): Ignored 318 assignments for entity "sys_pll_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/Superviseur/Documents/tp_nios_v/synt/output_files/tp_nios_v.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_right_pb" File: C:/Users/Superviseur/Documents/telecran/telecran.vhd Line: 36
Info (21057): Implemented 868 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 46 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 465 logic cells
    Info (21064): Implemented 344 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 4960 megabytes
    Info: Processing ended: Mon Jan 12 18:18:34 2026
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Superviseur/Documents/tp_nios_v/synt/output_files/tp_nios_v.map.smsg.


