

================================================================
== Vitis HLS Report for 'seidel'
================================================================
* Date:           Sat Apr  8 11:33:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        seidel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.512 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------------+---------------+-------------+-------------+---------------+---------------+---------+
    |        Latency (cycles)       |     Latency (absolute)    |            Interval           | Pipeline|
    |      min      |      max      |     min     |     max     |      min      |      max      |   Type  |
    +---------------+---------------+-------------+-------------+---------------+---------------+---------+
    |  3226846519297|  3226846519297|  4.7e+04 sec|  4.7e+04 sec|  3226846519298|  3226846519298|       no|
    +---------------+---------------+-------------+-------------+---------------+---------------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                           |                                 |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_seidel_Pipeline_VITIS_LOOP_39_3_fu_91  |seidel_Pipeline_VITIS_LOOP_39_3  |   192424|   192424|  2.792 ms|  2.792 ms|  192424|  192424|       no|
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-----------------------------------+---------------+---------------+----------+-----------+-----------+----------+----------+
        |                                   |        Latency (cycles)       | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |      min      |      max      |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+---------------+---------------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_37_1_VITIS_LOOP_38_2  |  3226846519296|  3226846519296|    192429|          -|          -|  16769024|        no|
        +-----------------------------------+---------------+---------------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     94|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    2|     836|   1089|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     96|    -|
|Register         |        -|    -|     175|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    1011|   1279|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |ctrl_s_axi_U                               |ctrl_s_axi                       |        0|   0|   74|  104|    0|
    |grp_seidel_Pipeline_VITIS_LOOP_39_3_fu_91  |seidel_Pipeline_VITIS_LOOP_39_3  |        0|   2|  762|  985|    0|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                      |                                 |        0|   2|  836| 1089|    0|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln37_fu_121_p2     |         +|   0|  0|  31|          24|           1|
    |empty_14_fu_149_p2     |         +|   0|  0|  12|          12|           1|
    |empty_15_fu_172_p2     |         +|   0|  0|  12|          12|           2|
    |icmp_ln37_fu_115_p2    |      icmp|   0|  0|  15|          24|          15|
    |icmp_ln38_fu_130_p2    |      icmp|   0|  0|  12|          12|           3|
    |select_ln37_fu_136_p3  |    select|   0|  0|  12|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  94|          85|          23|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  37|          7|    1|          7|
    |indvar_flatten_fu_68  |   9|          2|   24|         48|
    |v1_Addr_A             |   9|          2|   32|         64|
    |v1_EN_A               |  14|          3|    1|          3|
    |v1_EN_B               |   9|          2|    1|          2|
    |v1_WEN_A              |   9|          2|    4|          8|
    |v4_fu_64              |   9|          2|   12|         24|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  96|         20|   75|        156|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |   6|   0|    6|          0|
    |empty_14_reg_211                                        |  12|   0|   12|          0|
    |empty_15_reg_226                                        |  12|   0|   12|          0|
    |empty_16_reg_231                                        |  32|   0|   32|          0|
    |grp_seidel_Pipeline_VITIS_LOOP_39_3_fu_91_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_68                                    |  24|   0|   24|          0|
    |select_ln37_reg_204                                     |  12|   0|   12|          0|
    |v0_read_reg_196                                         |  32|   0|   32|          0|
    |v1_load_reg_221                                         |  32|   0|   32|          0|
    |v4_fu_64                                                |  12|   0|   12|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 175|   0|  175|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|        seidel|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|        seidel|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|        seidel|  return value|
|v1_Addr_A           |  out|   32|        bram|            v1|         array|
|v1_EN_A             |  out|    1|        bram|            v1|         array|
|v1_WEN_A            |  out|    4|        bram|            v1|         array|
|v1_Din_A            |  out|   32|        bram|            v1|         array|
|v1_Dout_A           |   in|   32|        bram|            v1|         array|
|v1_Clk_A            |  out|    1|        bram|            v1|         array|
|v1_Rst_A            |  out|    1|        bram|            v1|         array|
|v1_Addr_B           |  out|   32|        bram|            v1|         array|
|v1_EN_B             |  out|    1|        bram|            v1|         array|
|v1_WEN_B            |  out|    4|        bram|            v1|         array|
|v1_Din_B            |  out|   32|        bram|            v1|         array|
|v1_Dout_B           |   in|   32|        bram|            v1|         array|
|v1_Clk_B            |  out|    1|        bram|            v1|         array|
|v1_Rst_B            |  out|    1|        bram|            v1|         array|
|v2_Addr_A           |  out|   32|        bram|            v2|         array|
|v2_EN_A             |  out|    1|        bram|            v2|         array|
|v2_WEN_A            |  out|    4|        bram|            v2|         array|
|v2_Din_A            |  out|   32|        bram|            v2|         array|
|v2_Dout_A           |   in|   32|        bram|            v2|         array|
|v2_Clk_A            |  out|    1|        bram|            v2|         array|
|v2_Rst_A            |  out|    1|        bram|            v2|         array|
|v2_Addr_B           |  out|   32|        bram|            v2|         array|
|v2_EN_B             |  out|    1|        bram|            v2|         array|
|v2_WEN_B            |  out|    4|        bram|            v2|         array|
|v2_Din_B            |  out|   32|        bram|            v2|         array|
|v2_Dout_B           |   in|   32|        bram|            v2|         array|
|v2_Clk_B            |  out|    1|        bram|            v2|         array|
|v2_Rst_B            |  out|    1|        bram|            v2|         array|
+--------------------+-----+-----+------------+--------------+--------------+

