library verilog;
use verilog.vl_types.all;
entity mid3_of5 is
    port(
        data1           : in     vl_logic_vector(7 downto 0);
        data2           : in     vl_logic_vector(7 downto 0);
        data3           : in     vl_logic_vector(7 downto 0);
        data4           : in     vl_logic_vector(7 downto 0);
        data5           : in     vl_logic_vector(7 downto 0);
        mid1            : out    vl_logic_vector(7 downto 0);
        mid2            : out    vl_logic_vector(7 downto 0);
        mid3            : out    vl_logic_vector(7 downto 0)
    );
end mid3_of5;
