
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.309839                       # Number of seconds simulated
sim_ticks                                309839327000                       # Number of ticks simulated
final_tick                               309839327000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  66352                       # Simulator instruction rate (inst/s)
host_op_rate                                    72010                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              889490346                       # Simulator tick rate (ticks/s)
host_mem_usage                                 691716                       # Number of bytes of host memory used
host_seconds                                   348.33                       # Real time elapsed on the host
sim_insts                                    23112716                       # Number of instructions simulated
sim_ops                                      25083343                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 309839327000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           56512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data      1311510720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total          1311567232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        56512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          56512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       141184                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           141184                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              883                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data         20492355                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total             20493238                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          2206                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                2206                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             182391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data         4232873640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             4233056032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        182391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            182391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          455668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                455668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          455668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            182391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data        4232873640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            4233511700                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 309839327000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  660632                       # Number of BP lookups
system.cpu.branchPred.condPredicted            660632                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1395                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               643786                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     295                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 77                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          643786                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             642507                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1279                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          397                       # Number of mispredicted indirect branches.
system.cpu.branchPred.tageLongestMatchProviderCorrect       610151                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tageAltMatchProviderCorrect           32                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.bimodalAltMatchProviderCorrect            5                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tageBimodalProviderCorrect        43239                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tageLongestMatchProviderWrong           25                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tageAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.bimodalAltMatchProviderWrong            4                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tageBimodalProviderWrong          639                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tageAltMatchProviderWouldHaveHit           15                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tageLongestMatchProviderWouldHaveHit            5                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::1        10212                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::2          124                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::3        40043                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::4       239945                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::5        59985                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::6       249904                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::7            1                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::9         9995                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::10            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::11            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::12            0                       # TAGE provider for longest match
system.cpu.branchPred.tageAltMatchProvider::0        20303                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::1        10075                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::2        40011                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::3       279924                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::4       249901                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::6         9995                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::9            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.loopPredictorCorrect           62                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loopPredictorWrong            2                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 309839327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    21124022                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        9042                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           122                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            68                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 309839327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 309839327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1934805                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           115                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    309839327000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        309839328                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1942834                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       23144502                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      660632                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             642802                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     307894704                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2846                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           272                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   1934739                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   669                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          309839279                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.081153                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.725842                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                305222926     98.51%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   361071      0.12%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   470788      0.15%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   471335      0.15%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   350775      0.11%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   460662      0.15%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   470792      0.15%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   351004      0.11%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1679926      0.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            309839279                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.002132                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.074698                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   991259                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             305704986                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      8252                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3133359                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1423                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25125469                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   1423                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1942749                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               110586771                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            322                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1940028                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             195367986                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25120737                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   478                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents              193617831                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  39722                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents          1449949                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            27074272                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              72062229                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         46312570                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4933                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27035208                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    39064                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 34                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  23929316                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             21125602                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               10509                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               128                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              135                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25111536                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 183                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  25102703                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               181                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           28375                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        39631                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            159                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     309839279                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.081018                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.302057                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           286658910     92.52%     92.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            21885949      7.06%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              695239      0.22%     99.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              581841      0.19%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               11853      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                2445      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1230      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 760      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1052      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       309839279                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               711      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3966850     15.80%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   19      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    64      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  26      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  116      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  163      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 304      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     15.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             21124363     84.15%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                8816      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             188      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            517      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25102703                       # Type of FU issued
system.cpu.iq.rate                           0.081018                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          360039988                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          25136893                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     25096055                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4878                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               3208                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2351                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               25099559                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2433                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              197                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3488                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2372                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1423                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3317                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              84549279                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25111719                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               140                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              21125602                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                10509                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 78                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              84549279                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            109                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1733                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1842                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              25099632                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              21124011                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3071                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     21133051                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   655396                       # Number of branches executed
system.cpu.iew.exec_stores                       9040                       # Number of stores executed
system.cpu.iew.exec_rate                     0.081009                       # Inst execution rate
system.cpu.iew.wb_sent                       25098968                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      25098406                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  23522460                       # num instructions producing a value
system.cpu.iew.wb_consumers                  24777972                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.081005                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.949330                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           28375                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1416                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    309834539                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.080957                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.404192                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    288687996     93.17%     93.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     20484864      6.61%     99.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         6023      0.00%     99.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1236      0.00%     99.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2702      0.00%     99.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          362      0.00%     99.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          301      0.00%     99.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       640139      0.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        10916      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    309834539                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             23112716                       # Number of instructions committed
system.cpu.commit.committedOps               25083343                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       21130251                       # Number of memory references committed
system.cpu.commit.loads                      21122114                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                     654160                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2232                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  25081591                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  191                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3951738     15.75%     15.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              19      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             19      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             110      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             156      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            301      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     15.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        21122010     84.21%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7698      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          104      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          439      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          25083343                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 10916                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    334935341                       # The number of ROB reads
system.cpu.rob.rob_writes                    50228334                       # The number of ROB writes
system.cpu.timesIdled                              42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                              49                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    23112716                       # Number of Instructions Simulated
system.cpu.committedOps                      25083343                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              13.405578                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        13.405578                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.074596                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.074596                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 46277381                       # number of integer regfile reads
system.cpu.int_regfile_writes                24431943                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4355                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1792                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3275025                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2617042                       # number of cc regfile writes
system.cpu.misc_regfile_reads                22446182                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 309839327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.917372                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            20501754                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20492355                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.000459                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             32000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.917372                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999919                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999919                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          513                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          62756055                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         62756055                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 309839327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         3453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3453                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         5946                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5946                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data         9399                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9399                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9399                       # number of overall hits
system.cpu.dcache.overall_hits::total            9399                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data     21120259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      21120259                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2192                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2192                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data     21122451                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21122451                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21122451                       # number of overall misses
system.cpu.dcache.overall_misses::total      21122451                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 298246035000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 298246035000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     30913000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     30913000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data 298276948000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 298276948000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 298276948000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 298276948000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21123712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21123712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         8138                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8138                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     21131850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     21131850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     21131850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     21131850                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.999837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.999837                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.269354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.269354                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.999555                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.999555                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.999555                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.999555                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14121.324696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14121.324696                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 14102.645985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14102.645985                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14121.322757                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14121.322757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14121.322757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14121.322757                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2206                       # number of writebacks
system.cpu.dcache.writebacks::total              2206                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       630094                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       630094                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       630096                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       630096                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       630096                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       630096                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     20490165                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     20490165                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2190                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2190                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data     20492355                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     20492355                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     20492355                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     20492355                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 245924106000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 245924106000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     26517000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     26517000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 245950623000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 245950623000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 245950623000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 245950623000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.970008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.970008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.269108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.269108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.969738                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.969738                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.969738                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.969738                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12002.055913                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12002.055913                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 12108.219178                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12108.219178                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12002.067259                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12002.067259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12002.067259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12002.067259                       # average overall mshr miss latency
system.cpu.dcache.replacements               20491331                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 309839327000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.996014                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1934676                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               882                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2193.510204                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             12000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.996014                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3870360                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3870360                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 309839327000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1933794                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1933794                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1933794                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1933794                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1933794                       # number of overall hits
system.cpu.icache.overall_hits::total         1933794                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          945                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           945                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          945                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            945                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          945                       # number of overall misses
system.cpu.icache.overall_misses::total           945                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12764000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12764000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     12764000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12764000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12764000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12764000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1934739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1934739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1934739                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1934739                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1934739                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1934739                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000488                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000488                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000488                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000488                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000488                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13506.878307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13506.878307                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13506.878307                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13506.878307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13506.878307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13506.878307                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           62                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          883                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          883                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          883                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          883                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          883                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          883                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10653000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10653000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10653000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10653000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000456                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000456                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000456                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000456                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000456                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000456                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12064.552661                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12064.552661                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12064.552661                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12064.552661                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12064.552661                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12064.552661                       # average overall mshr miss latency
system.cpu.icache.replacements                    626                       # number of replacements
system.interrupt_xbar.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.interrupt_xbar.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.interrupt_xbar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.interrupt_xbar.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.interrupt_xbar.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.interrupt_xbar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.interrupt_xbar.pwrStateResidencyTicks::UNDEFINED 309839327000                       # Cumulative time (in ticks) in various power states
system.interrupt_xbar.snoops                        0                       # Total snoops (count)
system.interrupt_xbar.snoopTraffic                  0                       # Total snoop traffic (bytes)
system.interrupt_xbar.snoop_fanout::samples            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::mean          nan                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::stdev          nan                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::underflows            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::0               0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::overflows            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::min_value            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::max_value            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::total            0                       # Request fanout histogram
system.membus.snoop_filter.tot_requests      40985195                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     20491957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 309839327000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           20491048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2206                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20489751                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2190                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      20491048                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrl.port         2392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrl.port     61476041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               61478433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrl.port        56512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrl.port   1311651904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1311708416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20493238                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000000                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.000383                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20493235    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            20493238                       # Request fanout histogram
system.membus.reqLayer0.occupancy         40994019000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            4415000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy       102461775000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             33.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
