

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Fri Dec 27 22:32:06 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.678|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+------------------------+-------+-------+-------+-------+---------+
        |                                    |                        |    Latency    |    Interval   | Pipeline|
        |              Instance              |         Module         |  min  |  max  |  min  |  max  |   Type  |
        +------------------------------------+------------------------+-------+-------+-------+-------+---------+
        |grp_padding2d_fix16_fu_800          |padding2d_fix16         |      ?|      ?|      ?|      ?|   none  |
        |grp_up_sampling2d_fix16_fu_848      |up_sampling2d_fix16     |      ?|      ?|      ?|      ?|   none  |
        |grp_depthwise_conv2d_fix_2_fu_899   |depthwise_conv2d_fix_2  |      ?|      ?|      ?|      ?|   none  |
        |grp_depthwise_conv2d_fix_1_fu_953   |depthwise_conv2d_fix_1  |      ?|      ?|      ?|      ?|   none  |
        |grp_depthwise_conv2d_fix_fu_1007    |depthwise_conv2d_fix    |  15149|  15149|  15149|  15149|   none  |
        |grp_pointwise_conv2d_fix_fu_1043    |pointwise_conv2d_fix    |      ?|      ?|      ?|      ?|   none  |
        |grp_pointwise_conv2d_fix_3_fu_1083  |pointwise_conv2d_fix_3  |      ?|      ?|      ?|      ?|   none  |
        |grp_pointwise_conv2d_fix_2_fu_1123  |pointwise_conv2d_fix_2  |      ?|      ?|      ?|      ?|   none  |
        |grp_max_pooling2d_fix16_fu_1151     |max_pooling2d_fix16     |      ?|      ?|      ?|      ?|   none  |
        |grp_pointwise_conv2d_fix_4_fu_1202  |pointwise_conv2d_fix_4  |  47097|  47097|  47097|  47097|   none  |
        |grp_pointwise_conv2d_fix_1_fu_1233  |pointwise_conv2d_fix_1  |  88057|  88057|  88057|  88057|   none  |
        +------------------------------------+------------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2  |  784|  784|         2|          1|          1|   784|    yes   |
        |- Loop 3  |  785|  785|         3|          1|          1|   784|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     448|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        9|    721|  137981|  182285|    -|
|Memory           |       39|      -|     136|      64|    0|
|Multiplexer      |        -|      -|       -|    8743|    -|
|Register         |        -|      -|     564|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       48|    721|  138681|  191540|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      280|    220|  106400|   53200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       17|    327|     130|     360|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------+---------+-------+-------+-------+-----+
    |              Instance              |         Module         | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +------------------------------------+------------------------+---------+-------+-------+-------+-----+
    |grp_depthwise_conv2d_fix_fu_1007    |depthwise_conv2d_fix    |        0|     62|   6806|   9524|    0|
    |grp_depthwise_conv2d_fix_1_fu_953   |depthwise_conv2d_fix_1  |        0|     64|  10088|  11420|    0|
    |grp_depthwise_conv2d_fix_2_fu_899   |depthwise_conv2d_fix_2  |        0|     64|  10129|  11498|    0|
    |grp_max_pooling2d_fix16_fu_1151     |max_pooling2d_fix16     |        0|     16|   4311|   6657|    0|
    |network_AXILiteS_s_axi_U            |network_AXILiteS_s_axi  |        0|      0|     68|    104|    0|
    |grp_padding2d_fix16_fu_800          |padding2d_fix16         |        0|    226|  53262|  71357|    0|
    |grp_pointwise_conv2d_fix_fu_1043    |pointwise_conv2d_fix    |        0|     32|   5468|   8167|    0|
    |grp_pointwise_conv2d_fix_1_fu_1233  |pointwise_conv2d_fix_1  |        8|     27|   5290|   5363|    0|
    |grp_pointwise_conv2d_fix_2_fu_1123  |pointwise_conv2d_fix_2  |        0|     23|   4043|   7387|    0|
    |grp_pointwise_conv2d_fix_3_fu_1083  |pointwise_conv2d_fix_3  |        1|     26|   4306|   7461|    0|
    |grp_pointwise_conv2d_fix_4_fu_1202  |pointwise_conv2d_fix_4  |        0|     20|   6002|   5979|    0|
    |grp_up_sampling2d_fix16_fu_848      |up_sampling2d_fix16     |        0|    161|  28208|  37368|    0|
    +------------------------------------+------------------------+---------+-------+-------+-------+-----+
    |Total                               |                        |        9|    721| 137981| 182285|    0|
    +------------------------------------+------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |             Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |MemBank_A_0_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_1_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_2_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_3_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_4_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_5_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_6_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_7_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_8_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_9_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_10_U           |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_11_U           |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_12_U           |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_13_U           |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_14_U           |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_A_15_U           |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_0_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_1_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_2_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_3_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_4_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_5_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_6_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_7_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_8_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_9_U            |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_10_U           |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_11_U           |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_12_U           |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_13_U           |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_14_U           |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_B_15_U           |network_MemBank_A_0            |        1|   0|   0|    0|   900|   16|     1|        14400|
    |MemBank_Out_U            |network_MemBank_Out            |        1|   0|   0|    0|   784|   16|     1|        12544|
    |SeparableConv2D_1_b_1_U  |network_SeparableConv2D_1_b_1  |        0|  32|   4|    0|    16|   16|     1|          256|
    |SeparableConv2D_4_b_s_U  |network_SeparableConv2D_1_b_1  |        0|  32|   4|    0|    16|   16|     1|          256|
    |SeparableConv2D_1_w_1_U  |network_SeparableConv2D_1_w_1  |        1|   0|   0|    0|   144|   16|     1|         2304|
    |SeparableConv2D_2_b_1_U  |network_SeparableConv2D_2_b_1  |        0|  32|   2|    0|     8|   16|     1|          128|
    |SeparableConv2D_3_b_1_U  |network_SeparableConv2D_2_b_1  |        0|  32|   2|    0|     8|   16|     1|          128|
    |SeparableConv2D_2_w_1_U  |network_SeparableConv2D_2_w_1  |        1|   0|   0|    0|    72|   16|     1|         1152|
    |SeparableConv2D_3_w_1_U  |network_SeparableConv2D_3_w_1  |        1|   0|   0|    0|    72|   16|     1|         1152|
    |SeparableConv2D_4_w_s_U  |network_SeparableConv2D_4_w_s  |        1|   0|   0|    0|   144|   16|     1|         2304|
    |sig_buffer_keep_V_U      |network_sig_buffer_keep_V      |        1|   0|   0|    0|   784|    2|     1|         1568|
    |sig_buffer_strb_V_U      |network_sig_buffer_keep_V      |        1|   0|   0|    0|   784|    2|     1|         1568|
    |sig_buffer_user_V_U      |network_sig_buffer_user_V      |        0|   2|  13|    0|   784|    1|     1|          784|
    |sig_buffer_last_V_U      |network_sig_buffer_user_V      |        0|   2|  13|    0|   784|    1|     1|          784|
    |sig_buffer_id_V_U        |network_sig_buffer_user_V      |        0|   2|  13|    0|   784|    1|     1|          784|
    |sig_buffer_dest_V_U      |network_sig_buffer_user_V      |        0|   2|  13|    0|   784|    1|     1|          784|
    +-------------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                               |       39| 136|  64|    0| 34768|  664|    47|       487296|
    +-------------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_1358_p2                 |     +    |      0|  0|  39|          32|           1|
    |add_ln46_fu_1316_p2                  |     +    |      0|  0|  82|          75|          33|
    |i_3_fu_1384_p2                       |     +    |      0|  0|  14|          10|           1|
    |i_4_fu_1401_p2                       |     +    |      0|  0|  14|          10|           1|
    |i_fu_1352_p2                         |     +    |      0|  0|  39|          32|           1|
    |ap_block_state45_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state46_io                  |    and   |      0|  0|   2|           1|           1|
    |input_data_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_data_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_data_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_data_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |output_data_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln147_fu_1378_p2                |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln170_fu_1395_p2                |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln321_fu_1364_p2                |   icmp   |      0|  0|  18|          32|          10|
    |input_data_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |input_data_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |output_data_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp1_stage0_11001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state48                     |    or    |      0|  0|   2|           1|           1|
    |select_ln321_fu_1370_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 448|         278|         149|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                      | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |MemBank_A_0_address0                             |   56|         13|   10|        130|
    |MemBank_A_0_address1                             |   33|          6|   10|         60|
    |MemBank_A_0_ce0                                  |   56|         13|    1|         13|
    |MemBank_A_0_ce1                                  |   33|          6|    1|          6|
    |MemBank_A_0_d0                                   |   38|          7|   16|        112|
    |MemBank_A_0_we0                                  |   38|          7|    1|          7|
    |MemBank_A_10_address0                            |   56|         13|   10|        130|
    |MemBank_A_10_address1                            |   33|          6|   10|         60|
    |MemBank_A_10_ce0                                 |   56|         13|    1|         13|
    |MemBank_A_10_ce1                                 |   33|          6|    1|          6|
    |MemBank_A_10_d0                                  |   38|          7|   16|        112|
    |MemBank_A_10_we0                                 |   38|          7|    1|          7|
    |MemBank_A_11_address0                            |   56|         13|   10|        130|
    |MemBank_A_11_address1                            |   33|          6|   10|         60|
    |MemBank_A_11_ce0                                 |   56|         13|    1|         13|
    |MemBank_A_11_ce1                                 |   33|          6|    1|          6|
    |MemBank_A_11_d0                                  |   38|          7|   16|        112|
    |MemBank_A_11_we0                                 |   38|          7|    1|          7|
    |MemBank_A_12_address0                            |   56|         13|   10|        130|
    |MemBank_A_12_address1                            |   33|          6|   10|         60|
    |MemBank_A_12_ce0                                 |   56|         13|    1|         13|
    |MemBank_A_12_ce1                                 |   33|          6|    1|          6|
    |MemBank_A_12_d0                                  |   38|          7|   16|        112|
    |MemBank_A_12_we0                                 |   38|          7|    1|          7|
    |MemBank_A_13_address0                            |   56|         13|   10|        130|
    |MemBank_A_13_address1                            |   33|          6|   10|         60|
    |MemBank_A_13_ce0                                 |   56|         13|    1|         13|
    |MemBank_A_13_ce1                                 |   33|          6|    1|          6|
    |MemBank_A_13_d0                                  |   38|          7|   16|        112|
    |MemBank_A_13_we0                                 |   38|          7|    1|          7|
    |MemBank_A_14_address0                            |   56|         13|   10|        130|
    |MemBank_A_14_address1                            |   33|          6|   10|         60|
    |MemBank_A_14_ce0                                 |   56|         13|    1|         13|
    |MemBank_A_14_ce1                                 |   33|          6|    1|          6|
    |MemBank_A_14_d0                                  |   38|          7|   16|        112|
    |MemBank_A_14_we0                                 |   38|          7|    1|          7|
    |MemBank_A_15_address0                            |   56|         13|   10|        130|
    |MemBank_A_15_address1                            |   33|          6|   10|         60|
    |MemBank_A_15_ce0                                 |   56|         13|    1|         13|
    |MemBank_A_15_ce1                                 |   33|          6|    1|          6|
    |MemBank_A_15_d0                                  |   38|          7|   16|        112|
    |MemBank_A_15_we0                                 |   38|          7|    1|          7|
    |MemBank_A_1_address0                             |   56|         13|   10|        130|
    |MemBank_A_1_address1                             |   33|          6|   10|         60|
    |MemBank_A_1_ce0                                  |   56|         13|    1|         13|
    |MemBank_A_1_ce1                                  |   33|          6|    1|          6|
    |MemBank_A_1_d0                                   |   38|          7|   16|        112|
    |MemBank_A_1_we0                                  |   38|          7|    1|          7|
    |MemBank_A_2_address0                             |   56|         13|   10|        130|
    |MemBank_A_2_address1                             |   33|          6|   10|         60|
    |MemBank_A_2_ce0                                  |   56|         13|    1|         13|
    |MemBank_A_2_ce1                                  |   33|          6|    1|          6|
    |MemBank_A_2_d0                                   |   38|          7|   16|        112|
    |MemBank_A_2_we0                                  |   38|          7|    1|          7|
    |MemBank_A_3_address0                             |   56|         13|   10|        130|
    |MemBank_A_3_address1                             |   33|          6|   10|         60|
    |MemBank_A_3_ce0                                  |   56|         13|    1|         13|
    |MemBank_A_3_ce1                                  |   33|          6|    1|          6|
    |MemBank_A_3_d0                                   |   38|          7|   16|        112|
    |MemBank_A_3_we0                                  |   38|          7|    1|          7|
    |MemBank_A_4_address0                             |   56|         13|   10|        130|
    |MemBank_A_4_address1                             |   33|          6|   10|         60|
    |MemBank_A_4_ce0                                  |   56|         13|    1|         13|
    |MemBank_A_4_ce1                                  |   33|          6|    1|          6|
    |MemBank_A_4_d0                                   |   38|          7|   16|        112|
    |MemBank_A_4_we0                                  |   38|          7|    1|          7|
    |MemBank_A_5_address0                             |   56|         13|   10|        130|
    |MemBank_A_5_address1                             |   33|          6|   10|         60|
    |MemBank_A_5_ce0                                  |   56|         13|    1|         13|
    |MemBank_A_5_ce1                                  |   33|          6|    1|          6|
    |MemBank_A_5_d0                                   |   38|          7|   16|        112|
    |MemBank_A_5_we0                                  |   38|          7|    1|          7|
    |MemBank_A_6_address0                             |   56|         13|   10|        130|
    |MemBank_A_6_address1                             |   33|          6|   10|         60|
    |MemBank_A_6_ce0                                  |   56|         13|    1|         13|
    |MemBank_A_6_ce1                                  |   33|          6|    1|          6|
    |MemBank_A_6_d0                                   |   38|          7|   16|        112|
    |MemBank_A_6_we0                                  |   38|          7|    1|          7|
    |MemBank_A_7_address0                             |   56|         13|   10|        130|
    |MemBank_A_7_address1                             |   33|          6|   10|         60|
    |MemBank_A_7_ce0                                  |   56|         13|    1|         13|
    |MemBank_A_7_ce1                                  |   33|          6|    1|          6|
    |MemBank_A_7_d0                                   |   38|          7|   16|        112|
    |MemBank_A_7_we0                                  |   38|          7|    1|          7|
    |MemBank_A_8_address0                             |   56|         13|   10|        130|
    |MemBank_A_8_address1                             |   33|          6|   10|         60|
    |MemBank_A_8_ce0                                  |   56|         13|    1|         13|
    |MemBank_A_8_ce1                                  |   33|          6|    1|          6|
    |MemBank_A_8_d0                                   |   38|          7|   16|        112|
    |MemBank_A_8_we0                                  |   38|          7|    1|          7|
    |MemBank_A_9_address0                             |   56|         13|   10|        130|
    |MemBank_A_9_address1                             |   33|          6|   10|         60|
    |MemBank_A_9_ce0                                  |   56|         13|    1|         13|
    |MemBank_A_9_ce1                                  |   33|          6|    1|          6|
    |MemBank_A_9_d0                                   |   38|          7|   16|        112|
    |MemBank_A_9_we0                                  |   38|          7|    1|          7|
    |MemBank_B_0_address0                             |   56|         13|   10|        130|
    |MemBank_B_0_address1                             |   27|          5|   10|         50|
    |MemBank_B_0_ce0                                  |   56|         13|    1|         13|
    |MemBank_B_0_ce1                                  |   27|          5|    1|          5|
    |MemBank_B_0_d0                                   |   38|          7|   16|        112|
    |MemBank_B_0_we0                                  |   38|          7|    1|          7|
    |MemBank_B_10_address0                            |   44|          9|   10|         90|
    |MemBank_B_10_address1                            |   27|          5|   10|         50|
    |MemBank_B_10_ce0                                 |   44|          9|    1|          9|
    |MemBank_B_10_ce1                                 |   27|          5|    1|          5|
    |MemBank_B_10_d0                                  |   21|          4|   16|         64|
    |MemBank_B_10_we0                                 |   21|          4|    1|          4|
    |MemBank_B_11_address0                            |   44|          9|   10|         90|
    |MemBank_B_11_address1                            |   27|          5|   10|         50|
    |MemBank_B_11_ce0                                 |   44|          9|    1|          9|
    |MemBank_B_11_ce1                                 |   27|          5|    1|          5|
    |MemBank_B_11_d0                                  |   21|          4|   16|         64|
    |MemBank_B_11_we0                                 |   21|          4|    1|          4|
    |MemBank_B_12_address0                            |   44|          9|   10|         90|
    |MemBank_B_12_address1                            |   27|          5|   10|         50|
    |MemBank_B_12_ce0                                 |   44|          9|    1|          9|
    |MemBank_B_12_ce1                                 |   27|          5|    1|          5|
    |MemBank_B_12_d0                                  |   21|          4|   16|         64|
    |MemBank_B_12_we0                                 |   21|          4|    1|          4|
    |MemBank_B_13_address0                            |   44|          9|   10|         90|
    |MemBank_B_13_address1                            |   27|          5|   10|         50|
    |MemBank_B_13_ce0                                 |   44|          9|    1|          9|
    |MemBank_B_13_ce1                                 |   27|          5|    1|          5|
    |MemBank_B_13_d0                                  |   21|          4|   16|         64|
    |MemBank_B_13_we0                                 |   21|          4|    1|          4|
    |MemBank_B_14_address0                            |   44|          9|   10|         90|
    |MemBank_B_14_address1                            |   27|          5|   10|         50|
    |MemBank_B_14_ce0                                 |   44|          9|    1|          9|
    |MemBank_B_14_ce1                                 |   27|          5|    1|          5|
    |MemBank_B_14_d0                                  |   21|          4|   16|         64|
    |MemBank_B_14_we0                                 |   21|          4|    1|          4|
    |MemBank_B_15_address0                            |   53|         12|   10|        120|
    |MemBank_B_15_address1                            |   27|          5|   10|         50|
    |MemBank_B_15_ce0                                 |   53|         12|    1|         12|
    |MemBank_B_15_ce1                                 |   27|          5|    1|          5|
    |MemBank_B_15_d0                                  |   38|          7|   16|        112|
    |MemBank_B_15_we0                                 |   38|          7|    1|          7|
    |MemBank_B_1_address0                             |   53|         12|   10|        120|
    |MemBank_B_1_address1                             |   27|          5|   10|         50|
    |MemBank_B_1_ce0                                  |   53|         12|    1|         12|
    |MemBank_B_1_ce1                                  |   27|          5|    1|          5|
    |MemBank_B_1_d0                                   |   38|          7|   16|        112|
    |MemBank_B_1_we0                                  |   38|          7|    1|          7|
    |MemBank_B_2_address0                             |   53|         12|   10|        120|
    |MemBank_B_2_address1                             |   27|          5|   10|         50|
    |MemBank_B_2_ce0                                  |   53|         12|    1|         12|
    |MemBank_B_2_ce1                                  |   27|          5|    1|          5|
    |MemBank_B_2_d0                                   |   38|          7|   16|        112|
    |MemBank_B_2_we0                                  |   38|          7|    1|          7|
    |MemBank_B_3_address0                             |   50|         11|   10|        110|
    |MemBank_B_3_address1                             |   27|          5|   10|         50|
    |MemBank_B_3_ce0                                  |   50|         11|    1|         11|
    |MemBank_B_3_ce1                                  |   27|          5|    1|          5|
    |MemBank_B_3_d0                                   |   33|          6|   16|         96|
    |MemBank_B_3_we0                                  |   33|          6|    1|          6|
    |MemBank_B_4_address0                             |   50|         11|   10|        110|
    |MemBank_B_4_address1                             |   27|          5|   10|         50|
    |MemBank_B_4_ce0                                  |   50|         11|    1|         11|
    |MemBank_B_4_ce1                                  |   27|          5|    1|          5|
    |MemBank_B_4_d0                                   |   33|          6|   16|         96|
    |MemBank_B_4_we0                                  |   33|          6|    1|          6|
    |MemBank_B_5_address0                             |   50|         11|   10|        110|
    |MemBank_B_5_address1                             |   27|          5|   10|         50|
    |MemBank_B_5_ce0                                  |   50|         11|    1|         11|
    |MemBank_B_5_ce1                                  |   27|          5|    1|          5|
    |MemBank_B_5_d0                                   |   33|          6|   16|         96|
    |MemBank_B_5_we0                                  |   33|          6|    1|          6|
    |MemBank_B_6_address0                             |   50|         11|   10|        110|
    |MemBank_B_6_address1                             |   27|          5|   10|         50|
    |MemBank_B_6_ce0                                  |   50|         11|    1|         11|
    |MemBank_B_6_ce1                                  |   27|          5|    1|          5|
    |MemBank_B_6_d0                                   |   33|          6|   16|         96|
    |MemBank_B_6_we0                                  |   33|          6|    1|          6|
    |MemBank_B_7_address0                             |   50|         11|   10|        110|
    |MemBank_B_7_address1                             |   27|          5|   10|         50|
    |MemBank_B_7_ce0                                  |   50|         11|    1|         11|
    |MemBank_B_7_ce1                                  |   27|          5|    1|          5|
    |MemBank_B_7_d0                                   |   33|          6|   16|         96|
    |MemBank_B_7_we0                                  |   33|          6|    1|          6|
    |MemBank_B_8_address0                             |   50|         11|   10|        110|
    |MemBank_B_8_address1                             |   27|          5|   10|         50|
    |MemBank_B_8_ce0                                  |   50|         11|    1|         11|
    |MemBank_B_8_ce1                                  |   27|          5|    1|          5|
    |MemBank_B_8_d0                                   |   33|          6|   16|         96|
    |MemBank_B_8_we0                                  |   33|          6|    1|          6|
    |MemBank_B_9_address0                             |   50|         11|   10|        110|
    |MemBank_B_9_address1                             |   27|          5|   10|         50|
    |MemBank_B_9_ce0                                  |   50|         11|    1|         11|
    |MemBank_B_9_ce1                                  |   27|          5|    1|          5|
    |MemBank_B_9_d0                                   |   33|          6|   16|         96|
    |MemBank_B_9_we0                                  |   33|          6|    1|          6|
    |MemBank_Out_address0                             |   15|          3|   10|         30|
    |SeparableConv2D_1_b_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_1_w_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_1_w_1_ce1                        |    9|          2|    1|          2|
    |SeparableConv2D_2_b_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_2_w_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_2_w_1_ce1                        |    9|          2|    1|          2|
    |SeparableConv2D_3_b_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_3_w_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_3_w_1_ce1                        |    9|          2|    1|          2|
    |SeparableConv2D_4_b_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_4_w_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_4_w_s_ce1                        |    9|          2|    1|          2|
    |ap_NS_fsm                                        |  201|         46|    1|         46|
    |ap_enable_reg_pp0_iter1                          |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                          |    9|          2|    1|          2|
    |grp_depthwise_conv2d_fix_1_fu_953_bias_q0        |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_953_input_height   |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_1_fu_953_input_width    |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_1_fu_953_kernel_0_q0    |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_953_kernel_0_q1    |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_953_output_height  |   15|          3|    5|         15|
    |grp_depthwise_conv2d_fix_1_fu_953_output_width   |   15|          3|    5|         15|
    |grp_depthwise_conv2d_fix_2_fu_899_bias_q0        |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_899_input_height   |   15|          3|    7|         21|
    |grp_depthwise_conv2d_fix_2_fu_899_input_width    |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_2_fu_899_kernel_0_q0    |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_899_kernel_0_q1    |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_899_output_height  |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_2_fu_899_output_width   |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_1151_input_height     |   15|          3|    7|         21|
    |grp_max_pooling2d_fix16_fu_1151_input_width      |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_1151_output_depth     |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_1151_output_height    |   15|          3|    5|         15|
    |grp_max_pooling2d_fix16_fu_1151_output_width     |   15|          3|    5|         15|
    |grp_padding2d_fix16_fu_800_input_depth           |   21|          4|    7|         28|
    |grp_padding2d_fix16_fu_800_input_height          |   21|          4|    6|         24|
    |grp_padding2d_fix16_fu_800_input_width           |   21|          4|    6|         24|
    |grp_up_sampling2d_fix16_fu_848_input_height      |   15|          3|    5|         15|
    |grp_up_sampling2d_fix16_fu_848_input_width       |   15|          3|    5|         15|
    |grp_up_sampling2d_fix16_fu_848_output_depth      |   15|          3|    6|         18|
    |grp_up_sampling2d_fix16_fu_848_output_height     |   15|          3|    6|         18|
    |grp_up_sampling2d_fix16_fu_848_output_width      |   15|          3|    6|         18|
    |i_0_reg_744                                      |    9|          2|   32|         64|
    |i_1_reg_778                                      |    9|          2|   10|         20|
    |i_2_reg_789                                      |    9|          2|   10|         20|
    |input_data_TDATA_blk_n                           |    9|          2|    1|          2|
    |input_data_data_V_0_data_out                     |    9|          2|   16|         32|
    |input_data_data_V_0_state                        |   15|          3|    2|          6|
    |input_data_dest_V_0_data_out                     |    9|          2|    1|          2|
    |input_data_dest_V_0_state                        |   15|          3|    2|          6|
    |input_data_id_V_0_data_out                       |    9|          2|    1|          2|
    |input_data_id_V_0_state                          |   15|          3|    2|          6|
    |input_data_keep_V_0_data_out                     |    9|          2|    2|          4|
    |input_data_keep_V_0_state                        |   15|          3|    2|          6|
    |input_data_last_V_0_data_out                     |    9|          2|    1|          2|
    |input_data_last_V_0_state                        |   15|          3|    2|          6|
    |input_data_strb_V_0_data_out                     |    9|          2|    2|          4|
    |input_data_strb_V_0_state                        |   15|          3|    2|          6|
    |input_data_user_V_0_data_out                     |    9|          2|    1|          2|
    |input_data_user_V_0_state                        |   15|          3|    2|          6|
    |output_data_TDATA_blk_n                          |    9|          2|    1|          2|
    |output_data_data_V_1_data_out                    |    9|          2|   16|         32|
    |output_data_data_V_1_state                       |   15|          3|    2|          6|
    |output_data_dest_V_1_data_out                    |    9|          2|    1|          2|
    |output_data_dest_V_1_state                       |   15|          3|    2|          6|
    |output_data_id_V_1_data_out                      |    9|          2|    1|          2|
    |output_data_id_V_1_state                         |   15|          3|    2|          6|
    |output_data_keep_V_1_data_out                    |    9|          2|    2|          4|
    |output_data_keep_V_1_state                       |   15|          3|    2|          6|
    |output_data_last_V_1_data_out                    |    9|          2|    1|          2|
    |output_data_last_V_1_state                       |   15|          3|    2|          6|
    |output_data_strb_V_1_data_out                    |    9|          2|    2|          4|
    |output_data_strb_V_1_state                       |   15|          3|    2|          6|
    |output_data_user_V_1_data_out                    |    9|          2|    1|          2|
    |output_data_user_V_1_state                       |   15|          3|    2|          6|
    |phi_mul_reg_755                                  |    9|          2|   75|        150|
    |phi_urem_reg_766                                 |    9|          2|   32|         64|
    |sig_buffer_dest_V_address0                       |   15|          3|   10|         30|
    |sig_buffer_id_V_address0                         |   15|          3|   10|         30|
    |sig_buffer_keep_V_address0                       |   15|          3|   10|         30|
    |sig_buffer_last_V_address0                       |   15|          3|   10|         30|
    |sig_buffer_strb_V_address0                       |   15|          3|   10|         30|
    |sig_buffer_user_V_address0                       |   15|          3|   10|         30|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                            | 8743|       1780| 1790|      11004|
    +-------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |add_ln46_reg_1458                                |  75|   0|   75|          0|
    |ap_CS_fsm                                        |  45|   0|   45|          0|
    |ap_enable_reg_pp0_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                          |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_1_fu_953_ap_start_reg   |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_2_fu_899_ap_start_reg   |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_fu_1007_ap_start_reg    |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_fu_1151_ap_start_reg     |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_800_ap_start_reg          |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_1_fu_1233_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_2_fu_1123_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_3_fu_1083_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_4_fu_1202_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_1043_ap_start_reg    |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_fu_848_ap_start_reg      |   1|   0|    1|          0|
    |i_0_reg_744                                      |  32|   0|   32|          0|
    |i_1_reg_778                                      |  10|   0|   10|          0|
    |i_2_reg_789                                      |  10|   0|   10|          0|
    |i_reg_1466                                       |  32|   0|   32|          0|
    |icmp_ln147_reg_1476                              |   1|   0|    1|          0|
    |icmp_ln170_reg_1495                              |   1|   0|    1|          0|
    |icmp_ln170_reg_1495_pp1_iter1_reg                |   1|   0|    1|          0|
    |input_data_data_V_0_payload_A                    |  16|   0|   16|          0|
    |input_data_data_V_0_payload_B                    |  16|   0|   16|          0|
    |input_data_data_V_0_sel_rd                       |   1|   0|    1|          0|
    |input_data_data_V_0_sel_wr                       |   1|   0|    1|          0|
    |input_data_data_V_0_state                        |   2|   0|    2|          0|
    |input_data_dest_V_0_payload_A                    |   1|   0|    1|          0|
    |input_data_dest_V_0_payload_B                    |   1|   0|    1|          0|
    |input_data_dest_V_0_sel_rd                       |   1|   0|    1|          0|
    |input_data_dest_V_0_sel_wr                       |   1|   0|    1|          0|
    |input_data_dest_V_0_state                        |   2|   0|    2|          0|
    |input_data_dest_V_tm_reg_1453                    |   1|   0|    1|          0|
    |input_data_id_V_0_payload_A                      |   1|   0|    1|          0|
    |input_data_id_V_0_payload_B                      |   1|   0|    1|          0|
    |input_data_id_V_0_sel_rd                         |   1|   0|    1|          0|
    |input_data_id_V_0_sel_wr                         |   1|   0|    1|          0|
    |input_data_id_V_0_state                          |   2|   0|    2|          0|
    |input_data_id_V_tmp_reg_1448                     |   1|   0|    1|          0|
    |input_data_keep_V_0_payload_A                    |   2|   0|    2|          0|
    |input_data_keep_V_0_payload_B                    |   2|   0|    2|          0|
    |input_data_keep_V_0_sel_rd                       |   1|   0|    1|          0|
    |input_data_keep_V_0_sel_wr                       |   1|   0|    1|          0|
    |input_data_keep_V_0_state                        |   2|   0|    2|          0|
    |input_data_keep_V_tm_reg_1428                    |   2|   0|    2|          0|
    |input_data_last_V_0_payload_A                    |   1|   0|    1|          0|
    |input_data_last_V_0_payload_B                    |   1|   0|    1|          0|
    |input_data_last_V_0_sel_rd                       |   1|   0|    1|          0|
    |input_data_last_V_0_sel_wr                       |   1|   0|    1|          0|
    |input_data_last_V_0_state                        |   2|   0|    2|          0|
    |input_data_last_V_tm_reg_1443                    |   1|   0|    1|          0|
    |input_data_strb_V_0_payload_A                    |   2|   0|    2|          0|
    |input_data_strb_V_0_payload_B                    |   2|   0|    2|          0|
    |input_data_strb_V_0_sel_rd                       |   1|   0|    1|          0|
    |input_data_strb_V_0_sel_wr                       |   1|   0|    1|          0|
    |input_data_strb_V_0_state                        |   2|   0|    2|          0|
    |input_data_strb_V_tm_reg_1433                    |   2|   0|    2|          0|
    |input_data_user_V_0_payload_A                    |   1|   0|    1|          0|
    |input_data_user_V_0_payload_B                    |   1|   0|    1|          0|
    |input_data_user_V_0_sel_rd                       |   1|   0|    1|          0|
    |input_data_user_V_0_sel_wr                       |   1|   0|    1|          0|
    |input_data_user_V_0_state                        |   2|   0|    2|          0|
    |input_data_user_V_tm_reg_1438                    |   1|   0|    1|          0|
    |output_data_data_V_1_payload_A                   |  16|   0|   16|          0|
    |output_data_data_V_1_payload_B                   |  16|   0|   16|          0|
    |output_data_data_V_1_sel_rd                      |   1|   0|    1|          0|
    |output_data_data_V_1_sel_wr                      |   1|   0|    1|          0|
    |output_data_data_V_1_state                       |   2|   0|    2|          0|
    |output_data_dest_V_1_payload_A                   |   1|   0|    1|          0|
    |output_data_dest_V_1_payload_B                   |   1|   0|    1|          0|
    |output_data_dest_V_1_sel_rd                      |   1|   0|    1|          0|
    |output_data_dest_V_1_sel_wr                      |   1|   0|    1|          0|
    |output_data_dest_V_1_state                       |   2|   0|    2|          0|
    |output_data_id_V_1_payload_A                     |   1|   0|    1|          0|
    |output_data_id_V_1_payload_B                     |   1|   0|    1|          0|
    |output_data_id_V_1_sel_rd                        |   1|   0|    1|          0|
    |output_data_id_V_1_sel_wr                        |   1|   0|    1|          0|
    |output_data_id_V_1_state                         |   2|   0|    2|          0|
    |output_data_keep_V_1_payload_A                   |   2|   0|    2|          0|
    |output_data_keep_V_1_payload_B                   |   2|   0|    2|          0|
    |output_data_keep_V_1_sel_rd                      |   1|   0|    1|          0|
    |output_data_keep_V_1_sel_wr                      |   1|   0|    1|          0|
    |output_data_keep_V_1_state                       |   2|   0|    2|          0|
    |output_data_last_V_1_payload_A                   |   1|   0|    1|          0|
    |output_data_last_V_1_payload_B                   |   1|   0|    1|          0|
    |output_data_last_V_1_sel_rd                      |   1|   0|    1|          0|
    |output_data_last_V_1_sel_wr                      |   1|   0|    1|          0|
    |output_data_last_V_1_state                       |   2|   0|    2|          0|
    |output_data_strb_V_1_payload_A                   |   2|   0|    2|          0|
    |output_data_strb_V_1_payload_B                   |   2|   0|    2|          0|
    |output_data_strb_V_1_sel_rd                      |   1|   0|    1|          0|
    |output_data_strb_V_1_sel_wr                      |   1|   0|    1|          0|
    |output_data_strb_V_1_state                       |   2|   0|    2|          0|
    |output_data_user_V_1_payload_A                   |   1|   0|    1|          0|
    |output_data_user_V_1_payload_B                   |   1|   0|    1|          0|
    |output_data_user_V_1_sel_rd                      |   1|   0|    1|          0|
    |output_data_user_V_1_sel_wr                      |   1|   0|    1|          0|
    |output_data_user_V_1_state                       |   2|   0|    2|          0|
    |phi_mul_reg_755                                  |  75|   0|   75|          0|
    |phi_urem_reg_766                                 |  32|   0|   32|          0|
    |sext_ln45_reg_1418                               |  64|   0|   64|          0|
    |zext_ln149_reg_1485                              |  10|   0|   64|         54|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 564|   0|  618|         54|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |      AXILiteS      | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |       network      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |       network      | return value |
|interrupt               | out |    1| ap_ctrl_hs |       network      | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

