# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RV5.gen/sources_1/ip/imem/sim/imem.v" \
"../../../../RV5.srcs/sources_1/new/ALU.v" \
"../../../../RV5.srcs/sources_1/new/CPU.v" \
"../../../../RV5.srcs/sources_1/new/Clk_div.v" \
"../../../../RV5.srcs/sources_1/new/Controller.v" \
"../../../../RV5.srcs/sources_1/new/ImmGen.v" \
"../../../../RV5.srcs/sources_1/new/Instr_decoder.v" \
"../../../../RV5.srcs/sources_1/new/Mux.v" \
"../../../../RV5.srcs/sources_1/new/PC_adder.v" \
"../../../../RV5.srcs/sources_1/new/PC_reg.v" \
"../../../../RV5.srcs/sources_1/new/RAM.v" \
"../../../../RV5.srcs/sources_1/new/ROM.v" \
"../../../../RV5.srcs/sources_1/new/RegFile.v" \
"../../../../RV5.srcs/sources_1/new/seg7x16.v" \
"../../../../RV5.srcs/sim_1/new/test.tb" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
