{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646297050778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646297050779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 02:44:10 2022 " "Processing started: Thu Mar 03 02:44:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646297050779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1646297050779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador_0_to_9675 -c contador_0_to_9675 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador_0_to_9675 -c contador_0_to_9675 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1646297050779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1646297052033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1646297052033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench/tb_counters_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench/tb_counters_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_counters_controller " "Found entity 1: tb_counters_controller" {  } { { "test_bench/tb_counters_controller.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/contador_0_to_9675/test_bench/tb_counters_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646297073893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646297073893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file counters_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 counters_controller " "Found entity 1: counters_controller" {  } { { "counters_controller.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/contador_0_to_9675/counters_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646297073902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646297073902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench/tb_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench/tb_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_counter " "Found entity 1: tb_counter" {  } { { "test_bench/tb_counter.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/contador_0_to_9675/test_bench/tb_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646297073910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646297073910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/contador_0_to_9675/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646297073917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646297073917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counters_controller " "Elaborating entity \"counters_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1646297073984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counters_controller.v(47) " "Verilog HDL assignment warning at counters_controller.v(47): truncated value with size 32 to match size of target (1)" {  } { { "counters_controller.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/contador_0_to_9675/counters_controller.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1646297073986 "|counters_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counters_controller.v(48) " "Verilog HDL assignment warning at counters_controller.v(48): truncated value with size 32 to match size of target (1)" {  } { { "counters_controller.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/contador_0_to_9675/counters_controller.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1646297073986 "|counters_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counters_controller.v(49) " "Verilog HDL assignment warning at counters_controller.v(49): truncated value with size 32 to match size of target (1)" {  } { { "counters_controller.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/contador_0_to_9675/counters_controller.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1646297073986 "|counters_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counters_controller.v(50) " "Verilog HDL assignment warning at counters_controller.v(50): truncated value with size 32 to match size of target (1)" {  } { { "counters_controller.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/contador_0_to_9675/counters_controller.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1646297073986 "|counters_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:u0 " "Elaborating entity \"counter\" for hierarchy \"counter:u0\"" {  } { { "counters_controller.v" "u0" { Text "C:/Users/Madera/Documents/Quartus_Workspace/contador_0_to_9675/counters_controller.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646297073989 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(29) " "Verilog HDL assignment warning at counter.v(29): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/contador_0_to_9675/counter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1646297073991 "|counter"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646297074193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 02:44:34 2022 " "Processing ended: Thu Mar 03 02:44:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646297074193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646297074193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646297074193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1646297074193 ""}
