INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'velic' on host 'gokul-kumar' (Windows NT_amd64 version 6.2) on Sat Jul 01 16:29:17 +0530 2023
INFO: [HLS 200-10] In directory 'C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/HLS'
Sourcing Tcl script 'C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/HLS/project_39/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/HLS/project_39/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project project_39 
INFO: [HLS 200-10] Opening project 'C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/HLS/project_39'.
INFO: [HLS 200-1510] Running: set_top zadoff_chu_generator_hls 
INFO: [HLS 200-1510] Running: add_files project_39/Sources/zff_chu.cpp 
INFO: [HLS 200-10] Adding design file 'project_39/Sources/zff_chu.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../MATLAB/imag_matlab.txt 
INFO: [HLS 200-10] Adding test bench file '../MATLAB/imag_matlab.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../MATLAB/real_matlab.txt 
INFO: [HLS 200-10] Adding test bench file '../MATLAB/real_matlab.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb project_39/Sources/zff_chu_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'project_39/Sources/zff_chu_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/HLS/project_39/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Running Dispatch Server on port: 56820
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/HLS/project_39/solution1/impl/ip'
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 394.590 ; gain = 65.324
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'zadoff_chu_generator_hls_ddiv_64ns_64ns_64_22_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 465.398 ; gain = 70.809
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zadoff_chu_generator_hls_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zadoff_chu_generator_hls_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
generate_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 465.398 ; gain = 0.000
WARNING: [IP_Flow 19-4832] The IP name 'zadoff_chu_generator_hls_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zadoff_chu_generator_hls_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zadoff_chu_generator_hls_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'zadoff_chu_generator_hls_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zadoff_chu_generator_hls_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zadoff_chu_generator_hls_fptrunc_64ns_32_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'zadoff_chu_generator_hls_sitodp_32ns_64_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zadoff_chu_generator_hls_sitodp_32ns_64_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zadoff_chu_generator_hls_sitodp_32ns_64_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jul  1 16:31:51 2023...
INFO: [HLS 200-802] Generated output file project_39/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 142.66 seconds; current allocated memory: 8.219 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 167.77 seconds; peak allocated memory: 112.305 MB.
