<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1008pt" height="634pt"
 viewBox="0.00 0.00 1008.00 634.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 630)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-630 1004,-630 1004,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 980,-8 980,-8 986,-8 992,-14 992,-20 992,-20 992,-606 992,-606 992,-612 986,-618 980,-618 980,-618 20,-618 20,-618 14,-618 8,-612 8,-606 8,-606 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="500" y="-602.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="500" y="-587.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 972,-16 972,-16 978,-16 984,-22 984,-28 984,-28 984,-560 984,-560 984,-566 978,-572 972,-572 972,-572 28,-572 28,-572 22,-572 16,-566 16,-560 16,-560 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="500" y="-556.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="500" y="-541.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="branchPred=system.cpu.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=system.cpu.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu.tracer&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 850,-24 850,-24 856,-24 862,-30 862,-36 862,-36 862,-332 862,-332 862,-338 856,-344 850,-344 850,-344 36,-344 36,-344 30,-344 24,-338 24,-332 24,-332 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="443" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="443" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMinorCPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;dtb_walker=system.cpu.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb&#10;itb_walker=system.cpu.mmu.itb_walker&#10;&#13;elease_se=system.cpu.isa.release_se&#10;stage2_dtb=system.cpu.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M248,-154C248,-154 842,-154 842,-154 848,-154 854,-160 854,-166 854,-166 854,-286 854,-286 854,-292 848,-298 842,-298 842,-298 248,-298 248,-298 242,-298 236,-292 236,-286 236,-286 236,-166 236,-166 236,-160 242,-154 248,-154"/>
<text text-anchor="middle" x="545" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="545" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M735,-162C735,-162 834,-162 834,-162 840,-162 846,-168 846,-174 846,-174 846,-240 846,-240 846,-246 840,-252 834,-252 834,-252 735,-252 735,-252 729,-252 723,-246 723,-240 723,-240 723,-174 723,-174 723,-168 729,-162 735,-162"/>
<text text-anchor="middle" x="784.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="784.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust13"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M604,-162C604,-162 703,-162 703,-162 709,-162 715,-168 715,-174 715,-174 715,-240 715,-240 715,-246 709,-252 703,-252 703,-252 604,-252 604,-252 598,-252 592,-246 592,-240 592,-240 592,-174 592,-174 592,-168 598,-162 604,-162"/>
<text text-anchor="middle" x="653.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="653.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust15" class="cluster">
<title>cluster_system_cpu_mmu_stage2_itb_walker</title>
<g id="a_clust15"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M430,-162C430,-162 572,-162 572,-162 578,-162 584,-168 584,-174 584,-174 584,-240 584,-240 584,-246 578,-252 572,-252 572,-252 430,-252 430,-252 424,-252 418,-246 418,-240 418,-240 418,-174 418,-174 418,-168 424,-162 430,-162"/>
<text text-anchor="middle" x="501" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="501" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust17" class="cluster">
<title>cluster_system_cpu_mmu_stage2_dtb_walker</title>
<g id="a_clust17"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M256,-162C256,-162 398,-162 398,-162 404,-162 410,-168 410,-174 410,-174 410,-240 410,-240 410,-246 404,-252 398,-252 398,-252 256,-252 256,-252 250,-252 244,-246 244,-240 244,-240 244,-174 244,-174 244,-168 250,-162 256,-162"/>
<text text-anchor="middle" x="327" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="327" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust135"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M265,-32C265,-32 427,-32 427,-32 433,-32 439,-38 439,-44 439,-44 439,-110 439,-110 439,-116 433,-122 427,-122 427,-122 265,-122 265,-122 259,-122 253,-116 253,-110 253,-110 253,-44 253,-44 253,-38 259,-32 265,-32"/>
<text text-anchor="middle" x="346" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="346" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust141" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust141"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M569,-32C569,-32 731,-32 731,-32 737,-32 743,-38 743,-44 743,-44 743,-110 743,-110 743,-116 737,-122 731,-122 731,-122 569,-122 569,-122 563,-122 557,-116 557,-110 557,-110 557,-44 557,-44 557,-38 563,-32 569,-32"/>
<text text-anchor="middle" x="650" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="650" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust152" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust152"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M718,-352C718,-352 954,-352 954,-352 960,-352 966,-358 966,-364 966,-364 966,-430 966,-430 966,-436 960,-442 954,-442 954,-442 718,-442 718,-442 712,-442 706,-436 706,-430 706,-430 706,-364 706,-364 706,-358 712,-352 718,-352"/>
<text text-anchor="middle" x="836" y="-426.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="836" y="-411.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust155" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust155"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M904,-162C904,-162 964,-162 964,-162 970,-162 976,-168 976,-174 976,-174 976,-240 976,-240 976,-246 970,-252 964,-252 964,-252 904,-252 904,-252 898,-252 892,-246 892,-240 892,-240 892,-174 892,-174 892,-168 898,-162 904,-162"/>
<text text-anchor="middle" x="934" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="934" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M801.5,-526C801.5,-526 734.5,-526 734.5,-526 728.5,-526 722.5,-520 722.5,-514 722.5,-514 722.5,-502 722.5,-502 722.5,-496 728.5,-490 734.5,-490 734.5,-490 801.5,-490 801.5,-490 807.5,-490 813.5,-496 813.5,-502 813.5,-502 813.5,-514 813.5,-514 813.5,-520 807.5,-526 801.5,-526"/>
<text text-anchor="middle" x="768" y="-504.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node12" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M810,-396C810,-396 726,-396 726,-396 720,-396 714,-390 714,-384 714,-384 714,-372 714,-372 714,-366 720,-360 726,-360 726,-360 810,-360 810,-360 816,-360 822,-366 822,-372 822,-372 822,-384 822,-384 822,-390 816,-396 810,-396"/>
<text text-anchor="middle" x="768" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M768,-489.74C768,-468.36 768,-431.69 768,-406.44"/>
<polygon fill="black" stroke="black" points="771.5,-406.4 768,-396.4 764.5,-406.4 771.5,-406.4"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M106,-206C106,-206 44,-206 44,-206 38,-206 32,-200 32,-194 32,-194 32,-182 32,-182 32,-176 38,-170 44,-170 44,-170 106,-170 106,-170 112,-170 118,-176 118,-182 118,-182 118,-194 118,-194 118,-200 112,-206 106,-206"/>
<text text-anchor="middle" x="75" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M320.5,-76C320.5,-76 273.5,-76 273.5,-76 267.5,-76 261.5,-70 261.5,-64 261.5,-64 261.5,-52 261.5,-52 261.5,-46 267.5,-40 273.5,-40 273.5,-40 320.5,-40 320.5,-40 326.5,-40 332.5,-46 332.5,-52 332.5,-52 332.5,-64 332.5,-64 332.5,-70 326.5,-76 320.5,-76"/>
<text text-anchor="middle" x="297" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M101.82,-169.98C110.16,-164.77 119.42,-159.08 128,-154 171.6,-128.19 222.37,-99.88 256.79,-80.94"/>
<polygon fill="black" stroke="black" points="258.53,-83.98 265.61,-76.09 255.16,-77.84 258.53,-83.98"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M215.5,-206C215.5,-206 148.5,-206 148.5,-206 142.5,-206 136.5,-200 136.5,-194 136.5,-194 136.5,-182 136.5,-182 136.5,-176 142.5,-170 148.5,-170 148.5,-170 215.5,-170 215.5,-170 221.5,-170 227.5,-176 227.5,-182 227.5,-182 227.5,-194 227.5,-194 227.5,-200 221.5,-206 215.5,-206"/>
<text text-anchor="middle" x="182" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M624.5,-76C624.5,-76 577.5,-76 577.5,-76 571.5,-76 565.5,-70 565.5,-64 565.5,-64 565.5,-52 565.5,-52 565.5,-46 571.5,-40 577.5,-40 577.5,-40 624.5,-40 624.5,-40 630.5,-40 636.5,-46 636.5,-52 636.5,-52 636.5,-64 636.5,-64 636.5,-70 630.5,-76 624.5,-76"/>
<text text-anchor="middle" x="601" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M207.32,-169.95C217.15,-164.06 228.74,-157.94 240,-154 326.2,-123.81 354.92,-146.18 443,-122 482.23,-111.23 524.99,-93.81 556.12,-80.02"/>
<polygon fill="black" stroke="black" points="557.69,-83.14 565.39,-75.86 554.83,-76.76 557.69,-83.14"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M783,-206C783,-206 753,-206 753,-206 747,-206 741,-200 741,-194 741,-194 741,-182 741,-182 741,-176 747,-170 753,-170 753,-170 783,-170 783,-170 789,-170 795,-176 795,-182 795,-182 795,-194 795,-194 795,-200 789,-206 783,-206"/>
<text text-anchor="middle" x="768" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M695,-206C695,-206 665,-206 665,-206 659,-206 653,-200 653,-194 653,-194 653,-182 653,-182 653,-176 659,-170 665,-170 665,-170 695,-170 695,-170 701,-170 707,-176 707,-182 707,-182 707,-194 707,-194 707,-200 701,-206 695,-206"/>
<text text-anchor="middle" x="680" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_stage2_itb_walker_port -->
<g id="node6" class="node">
<title>system_cpu_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M564,-206C564,-206 534,-206 534,-206 528,-206 522,-200 522,-194 522,-194 522,-182 522,-182 522,-176 528,-170 534,-170 534,-170 564,-170 564,-170 570,-170 576,-176 576,-182 576,-182 576,-194 576,-194 576,-200 570,-206 564,-206"/>
<text text-anchor="middle" x="549" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_stage2_dtb_walker_port -->
<g id="node7" class="node">
<title>system_cpu_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M390,-206C390,-206 360,-206 360,-206 354,-206 348,-200 348,-194 348,-194 348,-182 348,-182 348,-176 354,-170 360,-170 360,-170 390,-170 390,-170 396,-170 402,-176 402,-182 402,-182 402,-194 402,-194 402,-200 396,-206 390,-206"/>
<text text-anchor="middle" x="375" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M419,-76C419,-76 363,-76 363,-76 357,-76 351,-70 351,-64 351,-64 351,-52 351,-52 351,-46 357,-40 363,-40 363,-40 419,-40 419,-40 425,-40 431,-46 431,-52 431,-52 431,-64 431,-64 431,-70 425,-76 419,-76"/>
<text text-anchor="middle" x="391" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M723,-76C723,-76 667,-76 667,-76 661,-76 655,-70 655,-64 655,-64 655,-52 655,-52 655,-46 661,-40 667,-40 667,-40 723,-40 723,-40 729,-40 735,-46 735,-52 735,-52 735,-64 735,-64 735,-70 729,-76 723,-76"/>
<text text-anchor="middle" x="695" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M768,-349.81C768,-310.47 768,-238.82 768,-206.11"/>
<polygon fill="black" stroke="black" points="764.5,-349.98 768,-359.98 771.5,-349.98 764.5,-349.98"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port -->
<g id="edge7" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M727.5,-353.56C724.33,-350.64 721.42,-347.45 719,-344 688.86,-301.08 681.96,-237.05 680.42,-206.47"/>
<polygon fill="black" stroke="black" points="725.32,-356.3 735.28,-359.91 729.74,-350.88 725.32,-356.3"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_itb_walker_port -->
<g id="edge8" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M704.03,-372.52C659.28,-368.08 604.65,-359.6 588,-344 549.12,-307.57 546.62,-238.6 547.8,-206.39"/>
<polygon fill="black" stroke="black" points="703.71,-376.01 714,-373.46 704.37,-369.04 703.71,-376.01"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_dtb_walker_port -->
<g id="edge9" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M703.8,-374.98C607.72,-371.38 435.48,-362.41 414,-344 373.34,-309.15 371.82,-238.75 373.54,-206.21"/>
<polygon fill="black" stroke="black" points="703.86,-378.49 713.98,-375.36 704.12,-371.49 703.86,-378.49"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge4" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M820.65,-356.13C836.44,-349.81 849.72,-344.41 850,-344 861.82,-326.51 864.11,-169.71 850,-154 805.65,-104.61 617.49,-137.72 553,-122 508.14,-111.07 459.04,-90.7 426.79,-76.08"/>
<polygon fill="black" stroke="black" points="819.12,-352.97 811.13,-359.93 821.72,-359.47 819.12,-352.97"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge5" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M817.69,-356.41C822.16,-354.82 826.64,-353.33 831,-352 847.1,-347.1 857.43,-357.09 868,-344 894.51,-311.14 889.5,-190.34 868,-154 839.47,-105.78 776.82,-80.41 735.26,-68.36"/>
<polygon fill="black" stroke="black" points="816.15,-353.25 807.98,-359.99 818.57,-359.81 816.15,-353.25"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node13" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M946,-396C946,-396 852,-396 852,-396 846,-396 840,-390 840,-384 840,-384 840,-372 840,-372 840,-366 846,-360 852,-360 852,-360 946,-360 946,-360 952,-360 958,-366 958,-372 958,-372 958,-384 958,-384 958,-390 952,-396 946,-396"/>
<text text-anchor="middle" x="899" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node14" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M944,-206C944,-206 914,-206 914,-206 908,-206 902,-200 902,-194 902,-194 902,-182 902,-182 902,-176 908,-170 914,-170 914,-170 944,-170 944,-170 950,-170 956,-176 956,-182 956,-182 956,-194 956,-194 956,-200 950,-206 944,-206"/>
<text text-anchor="middle" x="929" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge10" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M901.72,-359.98C906.93,-327.28 918.4,-255.41 924.68,-216.06"/>
<polygon fill="black" stroke="black" points="928.15,-216.54 926.27,-206.11 921.24,-215.44 928.15,-216.54"/>
</g>
</g>
</svg>
