verilog xil_defaultlib  \
"../../../bd/design_1/ipshared/2355/hdl/custom_counter_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/2355/src/adder.v" \
"../../../bd/design_1/ipshared/2355/src/counter.v" \
"../../../bd/design_1/ipshared/2355/src/full_adder.v" \
"../../../bd/design_1/ipshared/2355/src/half_adder.v" \
"../../../bd/design_1/ipshared/2355/hdl/custom_counter_v1_0.v" \
"../../../bd/design_1/ip/design_1_custom_counter_0_0/sim/design_1_custom_counter_0_0.v" \
"../../../bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
