# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
![Screenshot 2024-01-01 213031](https://github.com/NARESHDC/Experiment--02-Implementation-of-combinational-logic-/assets/149348388/fd0ff96f-1efc-498a-9001-0bd9ff651777)

 



## Procedure
![image](https://github.com/NARESHDC/Experiment--02-Implementation-of-combinational-logic-/assets/149348388/70b404fd-cb0d-4200-b22f-9cb28c7b3d59)

## Program:

![Screenshot 2024-01-01 213728](https://github.com/NARESHDC/Experiment--02-Implementation-of-combinational-logic-/assets/149348388/7b073832-ce1e-4f25-b2c9-33b45f04294e)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: NARESH.M
RegisterNumber:  212223220064
*/
## Output:
## RTL realization
![Screenshot 2024-01-01 213447](https://github.com/NARESHDC/Experiment--02-Implementation-of-combinational-logic-/assets/149348388/b217a1af-3422-4356-ab3d-d5d1e481f5b2)

Trut table:

![Screenshot 2024-01-02 183309](https://github.com/NARESHDC/Experiment--02-Implementation-of-combinational-logic-/assets/149348388/92dbb6ed-ac8d-4d74-8f77-d5053e9dfc5d)



## Timing Diagram
![Screenshot 2024-01-01 213625](https://github.com/NARESHDC/Experiment--02-Implementation-of-combinational-logic-/assets/149348388/92ebc709-50ee-4dbf-96da-b1bb9be980a5)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
