

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Sat Apr 10 19:07:29 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        digit_t1
* Solution:       latency
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.474|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18002|  18002|  18002|  18002|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  18000|  18000|         2|          1|          1|  18000|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     128|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      72|    -|
|Register         |        -|      -|      71|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      71|     200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      960|   1824|  433920|  216960|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln169_fu_314_p2      |     +    |      0|  0|  22|          15|           1|
    |add_ln321_fu_284_p2      |     +    |      0|  0|  37|          30|          16|
    |i_fu_273_p2              |     +    |      0|  0|  22|          15|           1|
    |icmp_ln165_fu_267_p2     |   icmp   |      0|  0|  13|          15|          15|
    |icmp_ln169_fu_320_p2     |   icmp   |      0|  0|  13|          15|          11|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |select_ln169_fu_326_p3   |  select  |      0|  0|  15|           1|          15|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 128|          95|          63|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_0_i_reg_233            |   9|          2|   15|         30|
    |phi_mul_reg_244          |   9|          2|   30|         60|
    |phi_urem_reg_255         |   9|          2|   15|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         15|   63|        129|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_i_reg_233            |  15|   0|   15|          0|
    |icmp_ln165_reg_334       |   1|   0|    1|          0|
    |phi_mul_reg_244          |  30|   0|   30|          0|
    |phi_urem_reg_255         |  15|   0|   15|          0|
    |tmp_reg_353              |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  71|   0|   71|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |      Loop_1_proc      | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |      Loop_1_proc      | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |      Loop_1_proc      | return value |
|ap_done                         | out |    1| ap_ctrl_hs |      Loop_1_proc      | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |      Loop_1_proc      | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |      Loop_1_proc      | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |      Loop_1_proc      | return value |
|global_training_set_V_address0  | out |   15|  ap_memory | global_training_set_V |     array    |
|global_training_set_V_ce0       | out |    1|  ap_memory | global_training_set_V |     array    |
|global_training_set_V_q0        |  in |  256|  ap_memory | global_training_set_V |     array    |
|training_set_V_0_address0       | out |   11|  ap_memory |    training_set_V_0   |     array    |
|training_set_V_0_ce0            | out |    1|  ap_memory |    training_set_V_0   |     array    |
|training_set_V_0_we0            | out |    1|  ap_memory |    training_set_V_0   |     array    |
|training_set_V_0_d0             | out |  256|  ap_memory |    training_set_V_0   |     array    |
|training_set_V_1_address0       | out |   11|  ap_memory |    training_set_V_1   |     array    |
|training_set_V_1_ce0            | out |    1|  ap_memory |    training_set_V_1   |     array    |
|training_set_V_1_we0            | out |    1|  ap_memory |    training_set_V_1   |     array    |
|training_set_V_1_d0             | out |  256|  ap_memory |    training_set_V_1   |     array    |
|training_set_V_2_address0       | out |   11|  ap_memory |    training_set_V_2   |     array    |
|training_set_V_2_ce0            | out |    1|  ap_memory |    training_set_V_2   |     array    |
|training_set_V_2_we0            | out |    1|  ap_memory |    training_set_V_2   |     array    |
|training_set_V_2_d0             | out |  256|  ap_memory |    training_set_V_2   |     array    |
|training_set_V_3_address0       | out |   11|  ap_memory |    training_set_V_3   |     array    |
|training_set_V_3_ce0            | out |    1|  ap_memory |    training_set_V_3   |     array    |
|training_set_V_3_we0            | out |    1|  ap_memory |    training_set_V_3   |     array    |
|training_set_V_3_d0             | out |  256|  ap_memory |    training_set_V_3   |     array    |
|training_set_V_4_address0       | out |   11|  ap_memory |    training_set_V_4   |     array    |
|training_set_V_4_ce0            | out |    1|  ap_memory |    training_set_V_4   |     array    |
|training_set_V_4_we0            | out |    1|  ap_memory |    training_set_V_4   |     array    |
|training_set_V_4_d0             | out |  256|  ap_memory |    training_set_V_4   |     array    |
|training_set_V_5_address0       | out |   11|  ap_memory |    training_set_V_5   |     array    |
|training_set_V_5_ce0            | out |    1|  ap_memory |    training_set_V_5   |     array    |
|training_set_V_5_we0            | out |    1|  ap_memory |    training_set_V_5   |     array    |
|training_set_V_5_d0             | out |  256|  ap_memory |    training_set_V_5   |     array    |
|training_set_V_6_address0       | out |   11|  ap_memory |    training_set_V_6   |     array    |
|training_set_V_6_ce0            | out |    1|  ap_memory |    training_set_V_6   |     array    |
|training_set_V_6_we0            | out |    1|  ap_memory |    training_set_V_6   |     array    |
|training_set_V_6_d0             | out |  256|  ap_memory |    training_set_V_6   |     array    |
|training_set_V_7_address0       | out |   11|  ap_memory |    training_set_V_7   |     array    |
|training_set_V_7_ce0            | out |    1|  ap_memory |    training_set_V_7   |     array    |
|training_set_V_7_we0            | out |    1|  ap_memory |    training_set_V_7   |     array    |
|training_set_V_7_d0             | out |  256|  ap_memory |    training_set_V_7   |     array    |
|training_set_V_8_address0       | out |   11|  ap_memory |    training_set_V_8   |     array    |
|training_set_V_8_ce0            | out |    1|  ap_memory |    training_set_V_8   |     array    |
|training_set_V_8_we0            | out |    1|  ap_memory |    training_set_V_8   |     array    |
|training_set_V_8_d0             | out |  256|  ap_memory |    training_set_V_8   |     array    |
|training_set_V_9_address0       | out |   11|  ap_memory |    training_set_V_9   |     array    |
|training_set_V_9_ce0            | out |    1|  ap_memory |    training_set_V_9   |     array    |
|training_set_V_9_we0            | out |    1|  ap_memory |    training_set_V_9   |     array    |
|training_set_V_9_d0             | out |  256|  ap_memory |    training_set_V_9   |     array    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+

