#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019d0582a700 .scope module, "ripple_carry_adder" "ripple_carry_adder" 2 20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "carryin";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "carryout";
P_0000019d05829220 .param/l "NUMBITS" 0 2 20, +C4<00000000000000000000000000010000>;
o0000019d0587bfd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000019d05842f60_0 .net "A", 15 0, o0000019d0587bfd8;  0 drivers
o0000019d0587c008 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000019d05842d70_0 .net "B", 15 0, o0000019d0587c008;  0 drivers
o0000019d0587c038 .functor BUFZ 1, C4<z>; HiZ drive
v0000019d05867720_0 .net "carryin", 0 0, o0000019d0587c038;  0 drivers
v0000019d0582a430_0 .var "carryout", 0 0;
v0000019d0582a890_0 .var "result", 15 0;
S_0000019d058762c0 .scope module, "ripple_carry_adder_tb" "ripple_carry_adder_tb" 3 18;
 .timescale -9 -12;
P_0000019d05828ba0 .param/l "NUMBITS" 0 3 19, +C4<00000000000000000000000000001000>;
v0000019d0582a930_0 .var "A", 7 0;
v0000019d05874e00_0 .var "B", 7 0;
o0000019d0587c218 .functor BUFZ 1, C4<z>; HiZ drive
v0000019d05874ea0_0 .net "carryout", 0 0, o0000019d0587c218;  0 drivers
v0000019d05876450_0 .var "clk", 0 0;
v0000019d058764f0_0 .var "expected_result", 7 0;
v0000019d05876590_0 .var/i "failedTests", 31 0;
v0000019d05876630_0 .var "reset", 0 0;
o0000019d0587c308 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019d058665e0_0 .net "result", 7 0, o0000019d0587c308;  0 drivers
v0000019d05866680_0 .var/i "totalTests", 31 0;
E_0000019d058288a0 .event posedge, v0000019d05876450_0;
E_0000019d05828ce0 .event negedge, v0000019d05876630_0;
    .scope S_0000019d058762c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019d05866680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019d05876590_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000019d058762c0;
T_1 ;
    %vpi_call 3 38 "$dumpfile", "lab02.vcd" {0 0 0};
    %vpi_call 3 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000019d058762c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d05876450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019d05876630_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019d05876450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019d05876630_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d05876450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d05876630_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019d05876450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d05876630_0, 0, 1;
    %delay 50000, 0;
T_2.0 ;
    %load/vec4 v0000019d05876450_0;
    %inv;
    %store/vec4 v0000019d05876450_0, 0, 1;
    %delay 50000, 0;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000019d058762c0;
T_3 ;
    %wait E_0000019d05828ce0;
    %wait E_0000019d058288a0;
    %delay 10000, 0;
    %vpi_call 3 82 "$write", "Test Group 1: Addition Behavior Verification ... \012" {0 0 0};
    %load/vec4 v0000019d05866680_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019d05866680_0, 0, 32;
    %vpi_call 3 86 "$write", "\011Test Case 1.1:   0+  0 =   0, c_out = 0 ... " {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019d0582a930_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019d05874e00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019d058764f0_0, 0, 8;
    %delay 100000, 0;
    %load/vec4 v0000019d058764f0_0;
    %load/vec4 v0000019d058665e0_0;
    %cmp/ne;
    %jmp/1 T_3.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000019d05874ea0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_3.2;
    %jmp/0xz  T_3.0, 6;
    %vpi_call 3 93 "$write", "failed\012" {0 0 0};
    %load/vec4 v0000019d05876590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019d05876590_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 3 96 "$write", "passed\012" {0 0 0};
T_3.1 ;
    %delay 10000, 0;
    %vpi_call 3 107 "$write", "Test Group 2: Increasing Number of Bits ...\012" {0 0 0};
    %vpi_call 3 116 "$write", "\012-------------------------------------------------------" {0 0 0};
    %load/vec4 v0000019d05866680_0;
    %load/vec4 v0000019d05876590_0;
    %sub;
    %vpi_call 3 117 "$write", "\012Testing complete\012Passed %0d / %0d tests", S<0,vec4,s32>, v0000019d05866680_0 {1 0 0};
    %vpi_call 3 118 "$write", "\012-------------------------------------------------------\012" {0 0 0};
    %vpi_call 3 119 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ripple_carry_adder.v";
    "ripple_carry_adder_tb.v";
