/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire [20:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [9:0] celloutsig_0_1z;
  wire [17:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_31z;
  wire [26:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  reg [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire [24:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [27:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_0z[2] ? celloutsig_1_1z : in_data[98];
  assign celloutsig_0_14z = celloutsig_0_10z ? celloutsig_0_7z[9] : celloutsig_0_4z;
  assign celloutsig_0_28z = celloutsig_0_13z[2] ? celloutsig_0_9z : celloutsig_0_15z;
  assign celloutsig_0_37z = ~(celloutsig_0_13z[10] & celloutsig_0_27z);
  assign celloutsig_0_3z = ~(celloutsig_0_2z & celloutsig_0_1z[3]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z[1] & celloutsig_1_0z[0]);
  assign celloutsig_1_8z = ~(celloutsig_1_7z[2] & celloutsig_1_0z[1]);
  assign celloutsig_0_18z = ~(celloutsig_0_8z[13] & celloutsig_0_8z[8]);
  assign celloutsig_0_53z = ~celloutsig_0_20z[15];
  assign celloutsig_1_1z = ~celloutsig_1_0z[2];
  assign celloutsig_1_6z = ~in_data[107];
  assign celloutsig_0_27z = ~celloutsig_0_12z[2];
  assign celloutsig_0_0z = ~((in_data[55] | in_data[88]) & in_data[1]);
  assign celloutsig_1_11z = ~((celloutsig_1_0z[2] | celloutsig_1_9z[3]) & (celloutsig_1_10z[27] | celloutsig_1_4z));
  assign celloutsig_0_16z = celloutsig_0_13z[10] | ~(celloutsig_0_6z);
  assign celloutsig_0_19z = celloutsig_0_4z | ~(celloutsig_0_1z[4]);
  assign celloutsig_0_36z = { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_18z } / { 1'h1, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_7z = { in_data[73:70], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[2:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_23z = celloutsig_0_7z[13:11] / { 1'h1, celloutsig_0_21z[0], celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_1z } === { celloutsig_0_1z[9:2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_24z = { in_data[74:29], celloutsig_0_6z } === { celloutsig_0_7z[12:8], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_54z = ! { celloutsig_0_36z[20:6], celloutsig_0_50z, celloutsig_0_37z, celloutsig_0_10z };
  assign celloutsig_0_15z = { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_0z } < celloutsig_0_13z[14:11];
  assign celloutsig_0_50z = celloutsig_0_10z & ~(celloutsig_0_24z);
  assign celloutsig_1_15z = celloutsig_1_6z & ~(celloutsig_1_11z);
  assign celloutsig_1_19z = celloutsig_1_6z & ~(celloutsig_1_0z[2]);
  assign celloutsig_0_10z = celloutsig_0_5z[1] & ~(celloutsig_0_7z[7]);
  assign celloutsig_0_11z = celloutsig_0_2z & ~(celloutsig_0_8z[20]);
  assign celloutsig_1_18z = | { celloutsig_1_15z, celloutsig_1_10z[24:16] };
  assign celloutsig_0_6z = | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_9z = | { celloutsig_0_5z[6:3], celloutsig_0_0z };
  assign celloutsig_0_22z = | { celloutsig_0_5z[6:3], in_data[25:4], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_8z[17:2], celloutsig_0_16z, celloutsig_0_18z } << { celloutsig_0_5z[4:3], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_8z = { celloutsig_0_7z[15:4], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z } <<< { celloutsig_0_5z[6:0], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_21z = celloutsig_0_1z[9:7] <<< { celloutsig_0_5z[8], celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_31z = { celloutsig_0_1z[6], celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_9z } <<< { celloutsig_0_7z[10:3], celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_1_9z = celloutsig_1_2z - { in_data[174], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_12z = celloutsig_0_8z[24:11] - { in_data[52:40], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[160:158] ^ in_data[136:134];
  assign celloutsig_1_2z = { in_data[157:155], celloutsig_1_1z } ^ { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[180:170], celloutsig_1_6z } ^ { in_data[121:120], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[189:180], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z } ^ { in_data[135:113], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_13z = { celloutsig_0_12z[12:7], celloutsig_0_12z, celloutsig_0_3z } ^ { celloutsig_0_7z[5:3], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_5z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_5z = { celloutsig_0_1z[9:1], celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_1z = 10'h000;
    else if (!clkin_data[32]) celloutsig_0_1z = { in_data[53:45], celloutsig_0_0z };
  assign celloutsig_1_5z = ~((celloutsig_1_1z & celloutsig_1_0z[1]) | (celloutsig_1_2z[3] & celloutsig_1_4z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[2] & celloutsig_0_0z) | (celloutsig_0_1z[3] & celloutsig_0_0z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
