$date
	Mon Feb 20 18:36:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PCupdate_tb $end
$var wire 64 ! newPC [63:0] $end
$var reg 64 " PC [63:0] $end
$var reg 1 # clk $end
$var reg 1 $ cnd $end
$var reg 4 % icode [3:0] $end
$var reg 64 & valC [63:0] $end
$var reg 64 ' valM [63:0] $end
$var reg 64 ( valP [63:0] $end
$scope module DUT $end
$var wire 64 ) PC [63:0] $end
$var wire 1 # clk $end
$var wire 1 $ cnd $end
$var wire 4 * icode [3:0] $end
$var wire 64 + valC [63:0] $end
$var wire 64 , valM [63:0] $end
$var wire 64 - valP [63:0] $end
$var reg 64 . newPC [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
b11110 -
b10100 ,
b1010 +
b11 *
b0 )
b11110 (
b10100 '
b1010 &
b11 %
0$
0#
b0 "
bx !
$end
#10
b11110 !
b11110 .
1#
#20
b101 %
b101 *
0#
#30
1#
#40
b1000 %
b1000 *
0#
#50
b1010 !
b1010 .
1#
#60
b1001 %
b1001 *
0#
#70
b10100 !
b10100 .
1#
#80
b111 %
b111 *
0#
#90
b11110 !
b11110 .
1#
#100
1$
0#
#110
b1010 !
b1010 .
1#
#120
0#
