

================================================================
== Vitis HLS Report for 'xfrgb2ycrcb_1080_1920_s'
================================================================
* Date:           Thu Nov  5 11:53:20 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        contrastadj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.244 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073610|  2073610| 20.736 ms | 20.736 ms |  2073610|  2073610|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_99_1_VITIS_LOOP_101_2  |  2073608|  2073608|        10|          1|          1|  2073600|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     5|       -|       -|    -|
|Expression       |        -|     -|       0|     188|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      75|    -|
|Register         |        -|     -|     332|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     5|     332|     391|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_13ns_8ns_22ns_22_4_1_U13  |mac_muladd_13ns_8ns_22ns_22_4_1  | i0 + i1 * i2 |
    |mac_muladd_16ns_8ns_22ns_23_4_1_U14  |mac_muladd_16ns_8ns_22ns_23_4_1  | i0 + i1 * i2 |
    |mul_mul_15ns_8ns_22_4_1_U12          |mul_mul_15ns_8ns_22_4_1          |    i0 * i1   |
    |mul_mul_16ns_9s_25_4_1_U15           |mul_mul_16ns_9s_25_4_1           |    i0 * i1   |
    |mul_mul_16ns_9s_25_4_1_U16           |mul_mul_16ns_9s_25_4_1           |    i0 * i1   |
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Value_int_2_fu_300_p2              |     +    |   0|  0|  18|           8|          11|
    |Value_int_fu_220_p2                |     +    |   0|  0|  18|           8|          11|
    |add_ln99_fu_116_p2                 |     +    |   0|  0|  28|          21|           1|
    |sub_ln941_fu_178_p2                |     -    |   0|  0|  16|           9|           9|
    |sub_ln951_fu_188_p2                |     -    |   0|  0|  16|           9|           9|
    |ap_block_state11_pp0_stage0_iter9  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    and   |   0|  0|   2|           1|           1|
    |icmp_ln740_2_fu_316_p2             |   icmp   |   0|  0|   9|           3|           1|
    |icmp_ln740_fu_236_p2               |   icmp   |   0|  0|   9|           3|           1|
    |icmp_ln99_fu_110_p2                |   icmp   |   0|  0|  20|          21|          16|
    |ap_block_pp0_stage0_01001          |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |   0|  0|   2|           1|           1|
    |or_ln740_2_fu_344_p2               |    or    |   0|  0|   2|           1|           1|
    |or_ln740_fu_264_p2                 |    or    |   0|  0|   2|           1|           1|
    |Value_uchar_11_fu_270_p3           |  select  |   0|  0|   8|           1|           8|
    |Value_uchar_12_fu_350_p3           |  select  |   0|  0|   8|           1|           8|
    |select_ln740_5_fu_336_p3           |  select  |   0|  0|   2|           1|           2|
    |select_ln740_fu_256_p3             |  select  |   0|  0|   2|           1|           2|
    |Value_uchar_8_fu_330_p2            |    xor   |   0|  0|   9|           8|           9|
    |Value_uchar_fu_250_p2              |    xor   |   0|  0|   9|           8|           9|
    |ap_enable_pp0                      |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 188|         111|         106|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9  |   9|          2|    1|          2|
    |img1_4198_blk_n          |   9|          2|    1|          2|
    |img2_4199_blk_n          |   9|          2|    1|          2|
    |indvar_flatten_reg_99    |   9|          2|   21|         42|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         16|   27|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |B_assign_reg_427                |   8|   0|    8|          0|
    |G_assign_reg_422                |   8|   0|    8|          0|
    |G_assign_reg_422_pp0_iter2_reg  |   8|   0|    8|          0|
    |Value_uchar_10_reg_458          |   8|   0|    8|          0|
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9         |   1|   0|    1|          0|
    |icmp_ln99_reg_408               |   1|   0|    1|          0|
    |indvar_flatten_reg_99           |  21|   0|   21|          0|
    |trunc_ln674_reg_417             |   8|   0|    8|          0|
    |B_assign_reg_427                |  64|  32|    8|          0|
    |Value_uchar_10_reg_458          |  64|  32|    8|          0|
    |icmp_ln99_reg_408               |  64|  32|    1|          0|
    |trunc_ln674_reg_417             |  64|  32|    8|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 332| 128|  101|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | xfrgb2ycrcb<1080, 1920> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | xfrgb2ycrcb<1080, 1920> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | xfrgb2ycrcb<1080, 1920> | return value |
|ap_done            | out |    1| ap_ctrl_hs | xfrgb2ycrcb<1080, 1920> | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | xfrgb2ycrcb<1080, 1920> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | xfrgb2ycrcb<1080, 1920> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | xfrgb2ycrcb<1080, 1920> | return value |
|img1_4198_dout     |  in |   24|   ap_fifo  |        img1_4198        |    pointer   |
|img1_4198_empty_n  |  in |    1|   ap_fifo  |        img1_4198        |    pointer   |
|img1_4198_read     | out |    1|   ap_fifo  |        img1_4198        |    pointer   |
|img2_4199_din      | out |   24|   ap_fifo  |        img2_4199        |    pointer   |
|img2_4199_full_n   |  in |    1|   ap_fifo  |        img2_4199        |    pointer   |
|img2_4199_write    | out |    1|   ap_fifo  |        img2_4199        |    pointer   |
+-------------------+-----+-----+------------+-------------------------+--------------+

