=====
SETUP
-13.648
14.791
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n516_s5
13.759
14.791
m4/wait_cnt_28_s0
14.791
=====
SETUP
-13.648
14.791
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n513_s1
13.759
14.791
m4/wait_cnt_31_s0
14.791
=====
SETUP
-13.586
14.729
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n519_s1
13.907
14.729
m4/wait_cnt_25_s0
14.729
=====
SETUP
-13.568
14.711
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n515_s1
14.085
14.711
m4/wait_cnt_29_s0
14.711
=====
SETUP
-13.512
14.654
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n529_s1
13.622
14.654
m4/wait_cnt_15_s0
14.654
=====
SETUP
-13.512
14.654
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n528_s1
13.622
14.654
m4/wait_cnt_16_s0
14.654
=====
SETUP
-13.512
14.654
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n526_s1
13.622
14.654
m4/wait_cnt_18_s0
14.654
=====
SETUP
-13.482
14.625
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n530_s3
13.593
14.625
m4/wait_cnt_14_s0
14.625
=====
SETUP
-13.401
14.544
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n518_s1
13.918
14.544
m4/wait_cnt_26_s0
14.544
=====
SETUP
-13.318
14.461
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n524_s1
13.429
14.461
m4/wait_cnt_20_s0
14.461
=====
SETUP
-13.280
14.423
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n544_s1
13.601
14.423
m4/wait_cnt_0_s0
14.423
=====
SETUP
-13.280
14.423
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n514_s1
13.601
14.423
m4/wait_cnt_30_s0
14.423
=====
SETUP
-13.117
14.260
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n542_s3
13.438
14.260
m4/wait_cnt_2_s0
14.260
=====
SETUP
-13.117
14.260
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n541_s1
13.438
14.260
m4/wait_cnt_3_s0
14.260
=====
SETUP
-13.112
14.255
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n517_s1
13.433
14.255
m4/wait_cnt_27_s0
14.255
=====
SETUP
-13.092
14.235
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n521_s1
13.609
14.235
m4/wait_cnt_23_s0
14.235
=====
SETUP
-13.071
14.214
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n539_s1
13.115
14.214
m4/wait_cnt_5_s0
14.214
=====
SETUP
-13.071
14.214
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n527_s1
13.115
14.214
m4/wait_cnt_17_s0
14.214
=====
SETUP
-13.067
14.210
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n523_s1
13.584
14.210
m4/wait_cnt_21_s0
14.210
=====
SETUP
-13.064
14.207
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n535_s1
13.108
14.207
m4/wait_cnt_9_s0
14.207
=====
SETUP
-13.064
14.207
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n533_s1
13.108
14.207
m4/wait_cnt_11_s0
14.207
=====
SETUP
-13.064
14.207
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n532_s1
13.108
14.207
m4/wait_cnt_12_s0
14.207
=====
SETUP
-13.013
14.156
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n543_s1
13.124
14.156
m4/wait_cnt_1_s0
14.156
=====
SETUP
-13.013
14.156
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n540_s1
13.124
14.156
m4/wait_cnt_4_s0
14.156
=====
SETUP
-13.013
14.156
1.143
clk_ibuf
0.000
0.982
uart_rx_inst/clk_cnt_1_s1
2.343
2.801
uart_rx_inst/n290_s5
3.648
4.680
uart_rx_inst/n7_s81
5.974
7.073
uart_rx_inst/n7_s78
7.078
8.177
m4/n1073_s2
9.322
10.144
m4/n544_s2
11.630
12.256
m4/n531_s1
13.124
14.156
m4/wait_cnt_13_s0
14.156
=====
HOLD
-0.439
0.558
0.997
m4/n6_s0
0.002
0.558
m4/clk_cnt_3_s0
0.558
=====
HOLD
0.708
1.221
0.513
m4/clk_cnt_s_0_s2
0.513
0.846
m4/n174_s3
0.849
1.221
m4/clk_cnt_s_0_s2
1.221
=====
HOLD
0.708
1.221
0.513
m4/wait_cnt_18_s0
0.513
0.846
m4/n526_s1
0.849
1.221
m4/wait_cnt_18_s0
1.221
=====
HOLD
0.708
1.221
0.513
m4/wait_cnt_30_s0
0.513
0.846
m4/n514_s1
0.849
1.221
m4/wait_cnt_30_s0
1.221
=====
HOLD
0.708
1.745
1.037
m4/left_time_11_s0
1.037
1.371
m4/n71_s1
1.373
1.745
m4/left_time_11_s0
1.745
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uart_rx_inst/clk_cnt_15_s1
1.811
2.144
uart_rx_inst/n277_s4
2.146
2.518
uart_rx_inst/clk_cnt_15_s1
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uart_rx_inst/clk_cnt_23_s1
1.811
2.144
uart_rx_inst/n269_s4
2.146
2.518
uart_rx_inst/clk_cnt_23_s1
2.518
=====
HOLD
0.709
1.222
0.513
m4/mole_speed_24_s1
0.513
0.846
m4/n669_s3
0.850
1.222
m4/mole_speed_24_s1
1.222
=====
HOLD
0.709
1.222
0.513
m4/wait_cnt_3_s0
0.513
0.846
m4/n541_s1
0.850
1.222
m4/wait_cnt_3_s0
1.222
=====
HOLD
0.709
1.222
0.513
m4/wait_cnt_17_s0
0.513
0.846
m4/n527_s1
0.850
1.222
m4/wait_cnt_17_s0
1.222
=====
HOLD
0.709
1.222
0.513
m4/wait_cnt_28_s0
0.513
0.846
m4/n516_s5
0.850
1.222
m4/wait_cnt_28_s0
1.222
=====
HOLD
0.709
1.222
0.513
m4/mole_score_0_s0
0.513
0.846
m2/n919_s7
0.850
1.222
m4/mole_score_0_s0
1.222
=====
HOLD
0.709
1.222
0.513
m4/radom_cnt_1_s0
0.513
0.846
m4/n317_s0
0.850
1.222
m4/radom_cnt_1_s0
1.222
=====
HOLD
0.709
1.222
0.513
m1/v_cnt_11_s0
0.513
0.846
m1/n148_s1
0.850
1.222
m1/v_cnt_11_s0
1.222
=====
HOLD
0.709
1.222
0.513
m1/h_cnt_3_s0
0.513
0.846
m1/n109_s1
0.850
1.222
m1/h_cnt_3_s0
1.222
=====
HOLD
0.709
1.222
0.513
m1/h_cnt_9_s0
0.513
0.846
m1/n103_s1
0.850
1.222
m1/h_cnt_9_s0
1.222
=====
HOLD
0.709
1.222
0.513
m1/h_cnt_11_s0
0.513
0.846
m1/n101_s1
0.850
1.222
m1/h_cnt_11_s0
1.222
=====
HOLD
0.709
1.746
1.037
m4/left_time_1_s2
1.037
1.371
m4/n81_s3
1.374
1.746
m4/left_time_1_s2
1.746
=====
HOLD
0.709
1.746
1.037
m4/left_time_3_s0
1.037
1.371
m4/n79_s3
1.374
1.746
m4/left_time_3_s0
1.746
=====
HOLD
0.709
1.746
1.037
m4/left_time_4_s0
1.037
1.371
m4/n78_s1
1.374
1.746
m4/left_time_4_s0
1.746
=====
HOLD
0.709
1.746
1.037
m4/left_time_8_s0
1.037
1.371
m4/n74_s1
1.374
1.746
m4/left_time_8_s0
1.746
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uart_rx_inst/recv_cnt_1_s1
1.811
2.144
uart_rx_inst/n304_s6
2.148
2.520
uart_rx_inst/recv_cnt_1_s1
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uart_rx_inst/clk_cnt_4_s1
1.811
2.144
uart_rx_inst/n288_s4
2.148
2.520
uart_rx_inst/clk_cnt_4_s1
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uart_rx_inst/clk_cnt_13_s1
1.811
2.144
uart_rx_inst/n279_s4
2.148
2.520
uart_rx_inst/clk_cnt_13_s1
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uart_rx_inst/clk_cnt_20_s1
1.811
2.144
uart_rx_inst/n272_s4
2.148
2.520
uart_rx_inst/clk_cnt_20_s1
2.520
