\doxysection{PWR\+\_\+\+PVDType\+Def Struct Reference}
\hypertarget{struct_p_w_r___p_v_d_type_def}{}\label{struct_p_w_r___p_v_d_type_def}\index{PWR\_PVDTypeDef@{PWR\_PVDTypeDef}}


PWR PVD configuration structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+pwr.\+h$>$}



Collaboration diagram for PWR\+\_\+\+PVDType\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=175pt]{struct_p_w_r___p_v_d_type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_abf0db5c2b84ba24ffeedab5cf06bad31}{PVDLevel}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
PWR PVD configuration structure definition. 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00046}{46}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_p_w_r___p_v_d_type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}\index{PWR\_PVDTypeDef@{PWR\_PVDTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!PWR\_PVDTypeDef@{PWR\_PVDTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily \label{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839} 
uint32\+\_\+t Mode}

Mode\+: Specifies the operating mode for the selected pins. This parameter can be a value of \doxylink{group___p_w_r___p_v_d___mode}{PWR PVD Mode} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00051}{51}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{struct_p_w_r___p_v_d_type_def_abf0db5c2b84ba24ffeedab5cf06bad31}\index{PWR\_PVDTypeDef@{PWR\_PVDTypeDef}!PVDLevel@{PVDLevel}}
\index{PVDLevel@{PVDLevel}!PWR\_PVDTypeDef@{PWR\_PVDTypeDef}}
\doxysubsubsection{\texorpdfstring{PVDLevel}{PVDLevel}}
{\footnotesize\ttfamily \label{struct_p_w_r___p_v_d_type_def_abf0db5c2b84ba24ffeedab5cf06bad31} 
uint32\+\_\+t PVDLevel}

PVDLevel\+: Specifies the PVD detection level. This parameter can be a value of \doxylink{group___p_w_r___p_v_d__detection__level}{PWR PVD detection level} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00048}{48}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__pwr_8h}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}\end{DoxyCompactItemize}
