Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "X:/Desktop/FinalProject-2016-04-26/FinalProject/FSM_tb_isim_beh.exe" -prj "X:/Desktop/FinalProject-2016-04-26/FinalProject/FSM_tb_beh.prj" "work.FSM_tb" "work.glbl" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "X:/Desktop/FinalProject-2016-04-26/FinalProject/FSM.v" into library work
Analyzing Verilog file "X:/Desktop/FinalProject-2016-04-26/FinalProject/FSM_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "X:/Desktop/FinalProject-2016-04-26/FinalProject/FSM_tb.v" Line 22: Port state is not connected to this instance
Completed static elaboration
Compiling module FSM
Compiling module FSM_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable X:/Desktop/FinalProject-2016-04-26/FinalProject/FSM_tb_isim_beh.exe
Fuse Memory Usage: 28740 KB
Fuse CPU Usage: 389 ms
