 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LBP
Version: T-2022.03
Date   : Tue Mar 25 02:09:09 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: reset (input port clocked by clk)
  Endpoint: j_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LBP                tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    5.00       5.50 f
  reset (in)                                              0.07       5.57 f
  U285/Y (NOR2X1)                                         0.48       6.05 r
  U236/Y (CLKINVX1)                                       0.60       6.65 f
  U223/Y (NOR2X2)                                         0.75       7.40 r
  U226/Y (AND2X2)                                         0.30       7.70 r
  add_63_aco/A[0] (LBP_DW01_inc_2_DW01_inc_3)             0.00       7.70 r
  add_63_aco/U1_1_1/CO (ADDHXL)                           0.33       8.03 r
  add_63_aco/U1_1_2/CO (ADDHXL)                           0.35       8.38 r
  add_63_aco/U1_1_3/CO (ADDHXL)                           0.35       8.74 r
  add_63_aco/U1_1_4/CO (ADDHXL)                           0.35       9.09 r
  add_63_aco/U1_1_5/CO (ADDHXL)                           0.35       9.43 r
  add_63_aco/U1/Y (XOR2X1)                                0.28       9.71 f
  add_63_aco/SUM[6] (LBP_DW01_inc_2_DW01_inc_3)           0.00       9.71 f
  U286/Y (OAI2BB2XL)                                      0.33      10.04 f
  j_reg[6]/D (DFFQX1)                                     0.00      10.04 f
  data arrival time                                                 10.04

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  j_reg[6]/CK (DFFQX1)                                    0.00      10.40 r
  library setup time                                     -0.30      10.10
  data required time                                                10.10
  --------------------------------------------------------------------------
  data required time                                                10.10
  data arrival time                                                -10.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


1
