
0004_Alarm_Keypad.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007698  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e90  08007868  08007868  00017868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080086f8  080086f8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080086f8  080086f8  000186f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008700  08008700  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008700  08008700  00018700  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008704  08008704  00018704  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008708  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000505c  20000070  08008778  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200050cc  08008778  000250cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c50c  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c04  00000000  00000000  0003c5ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001840  00000000  00000000  000401f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012ff  00000000  00000000  00041a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002475c  00000000  00000000  00042d37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d6e7  00000000  00000000  00067493  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000de61e  00000000  00000000  00084b7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006c08  00000000  00000000  00163198  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00169da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007850 	.word	0x08007850

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08007850 	.word	0x08007850

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <Get_Key>:
*/

#include "Keypad4X4.h"
char key;
char Get_Key(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
	int done=1;
 80005c2:	2301      	movs	r3, #1
 80005c4:	607b      	str	r3, [r7, #4]
	while(done)
 80005c6:	e19b      	b.n	8000900 <Get_Key+0x344>
	{
	//COLUMN 3
	HAL_GPIO_WritePin (KC0_GPIO_Port, KC0_Pin, GPIO_PIN_SET);     // Pull the C0 HIGH
 80005c8:	2201      	movs	r2, #1
 80005ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005ce:	48b3      	ldr	r0, [pc, #716]	; (800089c <Get_Key+0x2e0>)
 80005d0:	f001 fbb6 	bl	8001d40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC1_GPIO_Port, KC1_Pin, GPIO_PIN_RESET);   // Pull the C1 LOW
 80005d4:	2200      	movs	r2, #0
 80005d6:	2110      	movs	r1, #16
 80005d8:	48b0      	ldr	r0, [pc, #704]	; (800089c <Get_Key+0x2e0>)
 80005da:	f001 fbb1 	bl	8001d40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC2_GPIO_Port, KC2_Pin, GPIO_PIN_RESET);   // Pull the C2 LOW
 80005de:	2200      	movs	r2, #0
 80005e0:	2120      	movs	r1, #32
 80005e2:	48ae      	ldr	r0, [pc, #696]	; (800089c <Get_Key+0x2e0>)
 80005e4:	f001 fbac 	bl	8001d40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC3_GPIO_Port, KC3_Pin, GPIO_PIN_RESET);   // Pull the C3 LOW
 80005e8:	2200      	movs	r2, #0
 80005ea:	2108      	movs	r1, #8
 80005ec:	48ab      	ldr	r0, [pc, #684]	; (800089c <Get_Key+0x2e0>)
 80005ee:	f001 fba7 	bl	8001d40 <HAL_GPIO_WritePin>

	if ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)))   // if R0 is HIGH
 80005f2:	2140      	movs	r1, #64	; 0x40
 80005f4:	48a9      	ldr	r0, [pc, #676]	; (800089c <Get_Key+0x2e0>)
 80005f6:	f001 fb8b 	bl	8001d10 <HAL_GPIO_ReadPin>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d00b      	beq.n	8000618 <Get_Key+0x5c>
	{
		while ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)));   // wait till the button is pressed
 8000600:	bf00      	nop
 8000602:	2140      	movs	r1, #64	; 0x40
 8000604:	48a5      	ldr	r0, [pc, #660]	; (800089c <Get_Key+0x2e0>)
 8000606:	f001 fb83 	bl	8001d10 <HAL_GPIO_ReadPin>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d1f8      	bne.n	8000602 <Get_Key+0x46>
		key='1';
 8000610:	4ba3      	ldr	r3, [pc, #652]	; (80008a0 <Get_Key+0x2e4>)
 8000612:	2231      	movs	r2, #49	; 0x31
 8000614:	701a      	strb	r2, [r3, #0]
		break;
 8000616:	e177      	b.n	8000908 <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)))   // if  R1 is HIGH
 8000618:	2180      	movs	r1, #128	; 0x80
 800061a:	48a2      	ldr	r0, [pc, #648]	; (80008a4 <Get_Key+0x2e8>)
 800061c:	f001 fb78 	bl	8001d10 <HAL_GPIO_ReadPin>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d00b      	beq.n	800063e <Get_Key+0x82>
	{
		while ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)));   // wait till the button is pressed
 8000626:	bf00      	nop
 8000628:	2180      	movs	r1, #128	; 0x80
 800062a:	489e      	ldr	r0, [pc, #632]	; (80008a4 <Get_Key+0x2e8>)
 800062c:	f001 fb70 	bl	8001d10 <HAL_GPIO_ReadPin>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d1f8      	bne.n	8000628 <Get_Key+0x6c>
		key='4';
 8000636:	4b9a      	ldr	r3, [pc, #616]	; (80008a0 <Get_Key+0x2e4>)
 8000638:	2234      	movs	r2, #52	; 0x34
 800063a:	701a      	strb	r2, [r3, #0]
		break;
 800063c:	e164      	b.n	8000908 <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)))   // if R2 is HIGH
 800063e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000642:	4899      	ldr	r0, [pc, #612]	; (80008a8 <Get_Key+0x2ec>)
 8000644:	f001 fb64 	bl	8001d10 <HAL_GPIO_ReadPin>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d00c      	beq.n	8000668 <Get_Key+0xac>
	{
		while ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)));   // wait till the button is pressed
 800064e:	bf00      	nop
 8000650:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000654:	4894      	ldr	r0, [pc, #592]	; (80008a8 <Get_Key+0x2ec>)
 8000656:	f001 fb5b 	bl	8001d10 <HAL_GPIO_ReadPin>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d1f7      	bne.n	8000650 <Get_Key+0x94>
		key='7';
 8000660:	4b8f      	ldr	r3, [pc, #572]	; (80008a0 <Get_Key+0x2e4>)
 8000662:	2237      	movs	r2, #55	; 0x37
 8000664:	701a      	strb	r2, [r3, #0]
		break;
 8000666:	e14f      	b.n	8000908 <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)))   // if R3 is HIGH
 8000668:	f44f 7180 	mov.w	r1, #256	; 0x100
 800066c:	488e      	ldr	r0, [pc, #568]	; (80008a8 <Get_Key+0x2ec>)
 800066e:	f001 fb4f 	bl	8001d10 <HAL_GPIO_ReadPin>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d00c      	beq.n	8000692 <Get_Key+0xd6>
	{
		while ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)));   // wait till the button is pressed
 8000678:	bf00      	nop
 800067a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800067e:	488a      	ldr	r0, [pc, #552]	; (80008a8 <Get_Key+0x2ec>)
 8000680:	f001 fb46 	bl	8001d10 <HAL_GPIO_ReadPin>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d1f7      	bne.n	800067a <Get_Key+0xbe>
		key='*';
 800068a:	4b85      	ldr	r3, [pc, #532]	; (80008a0 <Get_Key+0x2e4>)
 800068c:	222a      	movs	r2, #42	; 0x2a
 800068e:	701a      	strb	r2, [r3, #0]
		break;
 8000690:	e13a      	b.n	8000908 <Get_Key+0x34c>
	}

	//COLUMN 2
	HAL_GPIO_WritePin (KC0_GPIO_Port, KC0_Pin, GPIO_PIN_RESET);   // Pull the C0 LOW  
 8000692:	2200      	movs	r2, #0
 8000694:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000698:	4880      	ldr	r0, [pc, #512]	; (800089c <Get_Key+0x2e0>)
 800069a:	f001 fb51 	bl	8001d40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC1_GPIO_Port, KC1_Pin, GPIO_PIN_SET);     // Pull the C1 HIGH
 800069e:	2201      	movs	r2, #1
 80006a0:	2110      	movs	r1, #16
 80006a2:	487e      	ldr	r0, [pc, #504]	; (800089c <Get_Key+0x2e0>)
 80006a4:	f001 fb4c 	bl	8001d40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC2_GPIO_Port, KC2_Pin, GPIO_PIN_RESET);   // Pull the C2 LOW
 80006a8:	2200      	movs	r2, #0
 80006aa:	2120      	movs	r1, #32
 80006ac:	487b      	ldr	r0, [pc, #492]	; (800089c <Get_Key+0x2e0>)
 80006ae:	f001 fb47 	bl	8001d40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC3_GPIO_Port, KC3_Pin, GPIO_PIN_RESET);   // Pull the C3 LOW
 80006b2:	2200      	movs	r2, #0
 80006b4:	2108      	movs	r1, #8
 80006b6:	4879      	ldr	r0, [pc, #484]	; (800089c <Get_Key+0x2e0>)
 80006b8:	f001 fb42 	bl	8001d40 <HAL_GPIO_WritePin>
	if ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)))   // if R0 is HIGH
 80006bc:	2140      	movs	r1, #64	; 0x40
 80006be:	4877      	ldr	r0, [pc, #476]	; (800089c <Get_Key+0x2e0>)
 80006c0:	f001 fb26 	bl	8001d10 <HAL_GPIO_ReadPin>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d00b      	beq.n	80006e2 <Get_Key+0x126>
	{
		while ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)));   // wait till the button is pressed
 80006ca:	bf00      	nop
 80006cc:	2140      	movs	r1, #64	; 0x40
 80006ce:	4873      	ldr	r0, [pc, #460]	; (800089c <Get_Key+0x2e0>)
 80006d0:	f001 fb1e 	bl	8001d10 <HAL_GPIO_ReadPin>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d1f8      	bne.n	80006cc <Get_Key+0x110>
		key='2';
 80006da:	4b71      	ldr	r3, [pc, #452]	; (80008a0 <Get_Key+0x2e4>)
 80006dc:	2232      	movs	r2, #50	; 0x32
 80006de:	701a      	strb	r2, [r3, #0]
		break;
 80006e0:	e112      	b.n	8000908 <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)))   // if  R1 is HIGH
 80006e2:	2180      	movs	r1, #128	; 0x80
 80006e4:	486f      	ldr	r0, [pc, #444]	; (80008a4 <Get_Key+0x2e8>)
 80006e6:	f001 fb13 	bl	8001d10 <HAL_GPIO_ReadPin>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d00b      	beq.n	8000708 <Get_Key+0x14c>
	{
		while ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)));   // wait till the button is pressed
 80006f0:	bf00      	nop
 80006f2:	2180      	movs	r1, #128	; 0x80
 80006f4:	486b      	ldr	r0, [pc, #428]	; (80008a4 <Get_Key+0x2e8>)
 80006f6:	f001 fb0b 	bl	8001d10 <HAL_GPIO_ReadPin>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d1f8      	bne.n	80006f2 <Get_Key+0x136>
		key='5';
 8000700:	4b67      	ldr	r3, [pc, #412]	; (80008a0 <Get_Key+0x2e4>)
 8000702:	2235      	movs	r2, #53	; 0x35
 8000704:	701a      	strb	r2, [r3, #0]
		break;
 8000706:	e0ff      	b.n	8000908 <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)))   // if R2 is HIGH
 8000708:	f44f 7100 	mov.w	r1, #512	; 0x200
 800070c:	4866      	ldr	r0, [pc, #408]	; (80008a8 <Get_Key+0x2ec>)
 800070e:	f001 faff 	bl	8001d10 <HAL_GPIO_ReadPin>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d00c      	beq.n	8000732 <Get_Key+0x176>
	{
		while ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)));   // wait till the button is pressed
 8000718:	bf00      	nop
 800071a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800071e:	4862      	ldr	r0, [pc, #392]	; (80008a8 <Get_Key+0x2ec>)
 8000720:	f001 faf6 	bl	8001d10 <HAL_GPIO_ReadPin>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d1f7      	bne.n	800071a <Get_Key+0x15e>
		key='8';
 800072a:	4b5d      	ldr	r3, [pc, #372]	; (80008a0 <Get_Key+0x2e4>)
 800072c:	2238      	movs	r2, #56	; 0x38
 800072e:	701a      	strb	r2, [r3, #0]
		break;
 8000730:	e0ea      	b.n	8000908 <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)))   // if R3 is HIGH
 8000732:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000736:	485c      	ldr	r0, [pc, #368]	; (80008a8 <Get_Key+0x2ec>)
 8000738:	f001 faea 	bl	8001d10 <HAL_GPIO_ReadPin>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d00c      	beq.n	800075c <Get_Key+0x1a0>
	{
		while ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)));   // wait till the button is pressed
 8000742:	bf00      	nop
 8000744:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000748:	4857      	ldr	r0, [pc, #348]	; (80008a8 <Get_Key+0x2ec>)
 800074a:	f001 fae1 	bl	8001d10 <HAL_GPIO_ReadPin>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d1f7      	bne.n	8000744 <Get_Key+0x188>
		key='0';
 8000754:	4b52      	ldr	r3, [pc, #328]	; (80008a0 <Get_Key+0x2e4>)
 8000756:	2230      	movs	r2, #48	; 0x30
 8000758:	701a      	strb	r2, [r3, #0]
		break;
 800075a:	e0d5      	b.n	8000908 <Get_Key+0x34c>
	}
	//COLUMN 1
	HAL_GPIO_WritePin (KC0_GPIO_Port, KC0_Pin, GPIO_PIN_RESET);  // Pull the C0 LOW  
 800075c:	2200      	movs	r2, #0
 800075e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000762:	484e      	ldr	r0, [pc, #312]	; (800089c <Get_Key+0x2e0>)
 8000764:	f001 faec 	bl	8001d40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC1_GPIO_Port, KC1_Pin, GPIO_PIN_RESET);  // Pull the C1 LOW
 8000768:	2200      	movs	r2, #0
 800076a:	2110      	movs	r1, #16
 800076c:	484b      	ldr	r0, [pc, #300]	; (800089c <Get_Key+0x2e0>)
 800076e:	f001 fae7 	bl	8001d40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC2_GPIO_Port, KC2_Pin, GPIO_PIN_SET);    // Pull the C2 HIGH
 8000772:	2201      	movs	r2, #1
 8000774:	2120      	movs	r1, #32
 8000776:	4849      	ldr	r0, [pc, #292]	; (800089c <Get_Key+0x2e0>)
 8000778:	f001 fae2 	bl	8001d40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC3_GPIO_Port, KC3_Pin, GPIO_PIN_RESET);  // Pull the C3 LOW
 800077c:	2200      	movs	r2, #0
 800077e:	2108      	movs	r1, #8
 8000780:	4846      	ldr	r0, [pc, #280]	; (800089c <Get_Key+0x2e0>)
 8000782:	f001 fadd 	bl	8001d40 <HAL_GPIO_WritePin>

	if ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)))   // if R0 is HIGH
 8000786:	2140      	movs	r1, #64	; 0x40
 8000788:	4844      	ldr	r0, [pc, #272]	; (800089c <Get_Key+0x2e0>)
 800078a:	f001 fac1 	bl	8001d10 <HAL_GPIO_ReadPin>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d00b      	beq.n	80007ac <Get_Key+0x1f0>
	{
		while ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)));   // wait till the button is pressed
 8000794:	bf00      	nop
 8000796:	2140      	movs	r1, #64	; 0x40
 8000798:	4840      	ldr	r0, [pc, #256]	; (800089c <Get_Key+0x2e0>)
 800079a:	f001 fab9 	bl	8001d10 <HAL_GPIO_ReadPin>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d1f8      	bne.n	8000796 <Get_Key+0x1da>
		key='3';
 80007a4:	4b3e      	ldr	r3, [pc, #248]	; (80008a0 <Get_Key+0x2e4>)
 80007a6:	2233      	movs	r2, #51	; 0x33
 80007a8:	701a      	strb	r2, [r3, #0]
		break;
 80007aa:	e0ad      	b.n	8000908 <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)))   // if  R1 is HIGH
 80007ac:	2180      	movs	r1, #128	; 0x80
 80007ae:	483d      	ldr	r0, [pc, #244]	; (80008a4 <Get_Key+0x2e8>)
 80007b0:	f001 faae 	bl	8001d10 <HAL_GPIO_ReadPin>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d00b      	beq.n	80007d2 <Get_Key+0x216>
	{
		while ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)));   // wait till the button is pressed
 80007ba:	bf00      	nop
 80007bc:	2180      	movs	r1, #128	; 0x80
 80007be:	4839      	ldr	r0, [pc, #228]	; (80008a4 <Get_Key+0x2e8>)
 80007c0:	f001 faa6 	bl	8001d10 <HAL_GPIO_ReadPin>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d1f8      	bne.n	80007bc <Get_Key+0x200>
		key='6';
 80007ca:	4b35      	ldr	r3, [pc, #212]	; (80008a0 <Get_Key+0x2e4>)
 80007cc:	2236      	movs	r2, #54	; 0x36
 80007ce:	701a      	strb	r2, [r3, #0]
		break;
 80007d0:	e09a      	b.n	8000908 <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)))   // if R2 is HIGH
 80007d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007d6:	4834      	ldr	r0, [pc, #208]	; (80008a8 <Get_Key+0x2ec>)
 80007d8:	f001 fa9a 	bl	8001d10 <HAL_GPIO_ReadPin>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d00c      	beq.n	80007fc <Get_Key+0x240>
	{
		while ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)));   // wait till the button is pressed
 80007e2:	bf00      	nop
 80007e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007e8:	482f      	ldr	r0, [pc, #188]	; (80008a8 <Get_Key+0x2ec>)
 80007ea:	f001 fa91 	bl	8001d10 <HAL_GPIO_ReadPin>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d1f7      	bne.n	80007e4 <Get_Key+0x228>
		key='9';
 80007f4:	4b2a      	ldr	r3, [pc, #168]	; (80008a0 <Get_Key+0x2e4>)
 80007f6:	2239      	movs	r2, #57	; 0x39
 80007f8:	701a      	strb	r2, [r3, #0]
		break;
 80007fa:	e085      	b.n	8000908 <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)))   // if R3 is HIGH
 80007fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000800:	4829      	ldr	r0, [pc, #164]	; (80008a8 <Get_Key+0x2ec>)
 8000802:	f001 fa85 	bl	8001d10 <HAL_GPIO_ReadPin>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d00c      	beq.n	8000826 <Get_Key+0x26a>
	{
		while ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)));   // wait till the button is pressed
 800080c:	bf00      	nop
 800080e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000812:	4825      	ldr	r0, [pc, #148]	; (80008a8 <Get_Key+0x2ec>)
 8000814:	f001 fa7c 	bl	8001d10 <HAL_GPIO_ReadPin>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d1f7      	bne.n	800080e <Get_Key+0x252>
		key='#';
 800081e:	4b20      	ldr	r3, [pc, #128]	; (80008a0 <Get_Key+0x2e4>)
 8000820:	2223      	movs	r2, #35	; 0x23
 8000822:	701a      	strb	r2, [r3, #0]
		break;
 8000824:	e070      	b.n	8000908 <Get_Key+0x34c>
	}
	//COLUMN 0
	HAL_GPIO_WritePin (KC0_GPIO_Port, KC0_Pin, GPIO_PIN_RESET);   // Pull the C0 LOW  
 8000826:	2200      	movs	r2, #0
 8000828:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800082c:	481b      	ldr	r0, [pc, #108]	; (800089c <Get_Key+0x2e0>)
 800082e:	f001 fa87 	bl	8001d40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC1_GPIO_Port, KC1_Pin, GPIO_PIN_RESET);   // Pull the C1 LOW
 8000832:	2200      	movs	r2, #0
 8000834:	2110      	movs	r1, #16
 8000836:	4819      	ldr	r0, [pc, #100]	; (800089c <Get_Key+0x2e0>)
 8000838:	f001 fa82 	bl	8001d40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC2_GPIO_Port, KC2_Pin, GPIO_PIN_RESET);   // Pull the C2 LOW
 800083c:	2200      	movs	r2, #0
 800083e:	2120      	movs	r1, #32
 8000840:	4816      	ldr	r0, [pc, #88]	; (800089c <Get_Key+0x2e0>)
 8000842:	f001 fa7d 	bl	8001d40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC3_GPIO_Port, KC3_Pin, GPIO_PIN_SET);     // Pull the C3 HIGH
 8000846:	2201      	movs	r2, #1
 8000848:	2108      	movs	r1, #8
 800084a:	4814      	ldr	r0, [pc, #80]	; (800089c <Get_Key+0x2e0>)
 800084c:	f001 fa78 	bl	8001d40 <HAL_GPIO_WritePin>

	if ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)))   // if R0 is HIGH
 8000850:	2140      	movs	r1, #64	; 0x40
 8000852:	4812      	ldr	r0, [pc, #72]	; (800089c <Get_Key+0x2e0>)
 8000854:	f001 fa5c 	bl	8001d10 <HAL_GPIO_ReadPin>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d00b      	beq.n	8000876 <Get_Key+0x2ba>
	{
		while ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)));   // wait till the button is pressed
 800085e:	bf00      	nop
 8000860:	2140      	movs	r1, #64	; 0x40
 8000862:	480e      	ldr	r0, [pc, #56]	; (800089c <Get_Key+0x2e0>)
 8000864:	f001 fa54 	bl	8001d10 <HAL_GPIO_ReadPin>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d1f8      	bne.n	8000860 <Get_Key+0x2a4>
		key='A';
 800086e:	4b0c      	ldr	r3, [pc, #48]	; (80008a0 <Get_Key+0x2e4>)
 8000870:	2241      	movs	r2, #65	; 0x41
 8000872:	701a      	strb	r2, [r3, #0]
		break;
 8000874:	e048      	b.n	8000908 <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)))   // if  R1 is HIGH
 8000876:	2180      	movs	r1, #128	; 0x80
 8000878:	480a      	ldr	r0, [pc, #40]	; (80008a4 <Get_Key+0x2e8>)
 800087a:	f001 fa49 	bl	8001d10 <HAL_GPIO_ReadPin>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d013      	beq.n	80008ac <Get_Key+0x2f0>
	{
		while ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)));   // wait till the button is pressed
 8000884:	bf00      	nop
 8000886:	2180      	movs	r1, #128	; 0x80
 8000888:	4806      	ldr	r0, [pc, #24]	; (80008a4 <Get_Key+0x2e8>)
 800088a:	f001 fa41 	bl	8001d10 <HAL_GPIO_ReadPin>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d1f8      	bne.n	8000886 <Get_Key+0x2ca>
		key='B';
 8000894:	4b02      	ldr	r3, [pc, #8]	; (80008a0 <Get_Key+0x2e4>)
 8000896:	2242      	movs	r2, #66	; 0x42
 8000898:	701a      	strb	r2, [r3, #0]
		break;
 800089a:	e035      	b.n	8000908 <Get_Key+0x34c>
 800089c:	40020400 	.word	0x40020400
 80008a0:	2000008c 	.word	0x2000008c
 80008a4:	40020800 	.word	0x40020800
 80008a8:	40020000 	.word	0x40020000
	}

	if ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)))   // if R2 is HIGH
 80008ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008b0:	481a      	ldr	r0, [pc, #104]	; (800091c <Get_Key+0x360>)
 80008b2:	f001 fa2d 	bl	8001d10 <HAL_GPIO_ReadPin>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d00c      	beq.n	80008d6 <Get_Key+0x31a>
	{
		while ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)));   // wait till the button is pressed
 80008bc:	bf00      	nop
 80008be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008c2:	4816      	ldr	r0, [pc, #88]	; (800091c <Get_Key+0x360>)
 80008c4:	f001 fa24 	bl	8001d10 <HAL_GPIO_ReadPin>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d1f7      	bne.n	80008be <Get_Key+0x302>
		key='C';
 80008ce:	4b14      	ldr	r3, [pc, #80]	; (8000920 <Get_Key+0x364>)
 80008d0:	2243      	movs	r2, #67	; 0x43
 80008d2:	701a      	strb	r2, [r3, #0]
		break;
 80008d4:	e018      	b.n	8000908 <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)))   // if R3 is HIGH
 80008d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008da:	4810      	ldr	r0, [pc, #64]	; (800091c <Get_Key+0x360>)
 80008dc:	f001 fa18 	bl	8001d10 <HAL_GPIO_ReadPin>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d00c      	beq.n	8000900 <Get_Key+0x344>
	{
		while ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)));   // wait till the button is pressed
 80008e6:	bf00      	nop
 80008e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008ec:	480b      	ldr	r0, [pc, #44]	; (800091c <Get_Key+0x360>)
 80008ee:	f001 fa0f 	bl	8001d10 <HAL_GPIO_ReadPin>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d1f7      	bne.n	80008e8 <Get_Key+0x32c>
		key='D';
 80008f8:	4b09      	ldr	r3, [pc, #36]	; (8000920 <Get_Key+0x364>)
 80008fa:	2244      	movs	r2, #68	; 0x44
 80008fc:	701a      	strb	r2, [r3, #0]
		break;
 80008fe:	e003      	b.n	8000908 <Get_Key+0x34c>
	while(done)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	2b00      	cmp	r3, #0
 8000904:	f47f ae60 	bne.w	80005c8 <Get_Key+0xc>
	}
}
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000908:	2120      	movs	r1, #32
 800090a:	4804      	ldr	r0, [pc, #16]	; (800091c <Get_Key+0x360>)
 800090c:	f001 fa31 	bl	8001d72 <HAL_GPIO_TogglePin>
	return(key);
 8000910:	4b03      	ldr	r3, [pc, #12]	; (8000920 <Get_Key+0x364>)
 8000912:	781b      	ldrb	r3, [r3, #0]
}
 8000914:	4618      	mov	r0, r3
 8000916:	3708      	adds	r7, #8
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	40020000 	.word	0x40020000
 8000920:	2000008c 	.word	0x2000008c

08000924 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000928:	f000 ff16 	bl	8001758 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800092c:	f000 f85e 	bl	80009ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000930:	f000 f922 	bl	8000b78 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000934:	f000 f8f6 	bl	8000b24 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000938:	f000 f8c6 	bl	8000ac8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE BEGIN 2 */
    SSD1306_Init();
 800093c:	f000 fa82 	bl	8000e44 <SSD1306_Init>
    SSD1306_GotoXY (0,0);
 8000940:	2100      	movs	r1, #0
 8000942:	2000      	movs	r0, #0
 8000944:	f000 fbe8 	bl	8001118 <SSD1306_GotoXY>
    //SSD1306_Puts ("Voltage:", &Font_11x18, 1);
    SSD1306_Puts ("Enter Code:", &Font_11x18, 1);
 8000948:	2201      	movs	r2, #1
 800094a:	491a      	ldr	r1, [pc, #104]	; (80009b4 <main+0x90>)
 800094c:	481a      	ldr	r0, [pc, #104]	; (80009b8 <main+0x94>)
 800094e:	f000 fc79 	bl	8001244 <SSD1306_Puts>
    SSD1306_GotoXY (0, 30);
 8000952:	211e      	movs	r1, #30
 8000954:	2000      	movs	r0, #0
 8000956:	f000 fbdf 	bl	8001118 <SSD1306_GotoXY>
    SSD1306_UpdateScreen();
 800095a:	f000 fb37 	bl	8000fcc <SSD1306_UpdateScreen>
    SSD1306_UpdateScreen();
 800095e:	f000 fb35 	bl	8000fcc <SSD1306_UpdateScreen>
    HAL_Delay (500);
 8000962:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000966:	f000 ff39 	bl	80017dc <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800096a:	f003 fcf5 	bl	8004358 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800096e:	4a13      	ldr	r2, [pc, #76]	; (80009bc <main+0x98>)
 8000970:	2100      	movs	r1, #0
 8000972:	4813      	ldr	r0, [pc, #76]	; (80009c0 <main+0x9c>)
 8000974:	f003 fd3a 	bl	80043ec <osThreadNew>
 8000978:	4603      	mov	r3, r0
 800097a:	4a12      	ldr	r2, [pc, #72]	; (80009c4 <main+0xa0>)
 800097c:	6013      	str	r3, [r2, #0]

  /* creation of TaskKeypad */
  TaskKeypadHandle = osThreadNew(StartTaskKeypad, NULL, &TaskKeypad_attributes);
 800097e:	4a12      	ldr	r2, [pc, #72]	; (80009c8 <main+0xa4>)
 8000980:	2100      	movs	r1, #0
 8000982:	4812      	ldr	r0, [pc, #72]	; (80009cc <main+0xa8>)
 8000984:	f003 fd32 	bl	80043ec <osThreadNew>
 8000988:	4603      	mov	r3, r0
 800098a:	4a11      	ldr	r2, [pc, #68]	; (80009d0 <main+0xac>)
 800098c:	6013      	str	r3, [r2, #0]

  /* creation of TaskDisplay */
  TaskDisplayHandle = osThreadNew(StartTaskDisplay, NULL, &TaskDisplay_attributes);
 800098e:	4a11      	ldr	r2, [pc, #68]	; (80009d4 <main+0xb0>)
 8000990:	2100      	movs	r1, #0
 8000992:	4811      	ldr	r0, [pc, #68]	; (80009d8 <main+0xb4>)
 8000994:	f003 fd2a 	bl	80043ec <osThreadNew>
 8000998:	4603      	mov	r3, r0
 800099a:	4a10      	ldr	r2, [pc, #64]	; (80009dc <main+0xb8>)
 800099c:	6013      	str	r3, [r2, #0]

  /* creation of TaskLED */
  TaskLEDHandle = osThreadNew(StartTaskLED, NULL, &TaskLED_attributes);
 800099e:	4a10      	ldr	r2, [pc, #64]	; (80009e0 <main+0xbc>)
 80009a0:	2100      	movs	r1, #0
 80009a2:	4810      	ldr	r0, [pc, #64]	; (80009e4 <main+0xc0>)
 80009a4:	f003 fd22 	bl	80043ec <osThreadNew>
 80009a8:	4603      	mov	r3, r0
 80009aa:	4a0f      	ldr	r2, [pc, #60]	; (80009e8 <main+0xc4>)
 80009ac:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80009ae:	f003 fcf7 	bl	80043a0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009b2:	e7fe      	b.n	80009b2 <main+0x8e>
 80009b4:	20000000 	.word	0x20000000
 80009b8:	08007894 	.word	0x08007894
 80009bc:	0800861c 	.word	0x0800861c
 80009c0:	08000cb1 	.word	0x08000cb1
 80009c4:	2000012c 	.word	0x2000012c
 80009c8:	08008640 	.word	0x08008640
 80009cc:	08000cc1 	.word	0x08000cc1
 80009d0:	20000130 	.word	0x20000130
 80009d4:	08008664 	.word	0x08008664
 80009d8:	08000d91 	.word	0x08000d91
 80009dc:	20000134 	.word	0x20000134
 80009e0:	08008688 	.word	0x08008688
 80009e4:	08000dd1 	.word	0x08000dd1
 80009e8:	20000138 	.word	0x20000138

080009ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b094      	sub	sp, #80	; 0x50
 80009f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009f2:	f107 031c 	add.w	r3, r7, #28
 80009f6:	2234      	movs	r2, #52	; 0x34
 80009f8:	2100      	movs	r1, #0
 80009fa:	4618      	mov	r0, r3
 80009fc:	f006 fa46 	bl	8006e8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a00:	f107 0308 	add.w	r3, r7, #8
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
 8000a08:	605a      	str	r2, [r3, #4]
 8000a0a:	609a      	str	r2, [r3, #8]
 8000a0c:	60da      	str	r2, [r3, #12]
 8000a0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a10:	2300      	movs	r3, #0
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	4b2a      	ldr	r3, [pc, #168]	; (8000ac0 <SystemClock_Config+0xd4>)
 8000a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a18:	4a29      	ldr	r2, [pc, #164]	; (8000ac0 <SystemClock_Config+0xd4>)
 8000a1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a1e:	6413      	str	r3, [r2, #64]	; 0x40
 8000a20:	4b27      	ldr	r3, [pc, #156]	; (8000ac0 <SystemClock_Config+0xd4>)
 8000a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a28:	607b      	str	r3, [r7, #4]
 8000a2a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	603b      	str	r3, [r7, #0]
 8000a30:	4b24      	ldr	r3, [pc, #144]	; (8000ac4 <SystemClock_Config+0xd8>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a38:	4a22      	ldr	r2, [pc, #136]	; (8000ac4 <SystemClock_Config+0xd8>)
 8000a3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a3e:	6013      	str	r3, [r2, #0]
 8000a40:	4b20      	ldr	r3, [pc, #128]	; (8000ac4 <SystemClock_Config+0xd8>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a48:	603b      	str	r3, [r7, #0]
 8000a4a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a50:	2301      	movs	r3, #1
 8000a52:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a54:	2310      	movs	r3, #16
 8000a56:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000a60:	2310      	movs	r3, #16
 8000a62:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000a64:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000a68:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000a6a:	2304      	movs	r3, #4
 8000a6c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a72:	2302      	movs	r3, #2
 8000a74:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a76:	f107 031c 	add.w	r3, r7, #28
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f002 fadc 	bl	8003038 <HAL_RCC_OscConfig>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000a86:	f000 f9d7 	bl	8000e38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a8a:	230f      	movs	r3, #15
 8000a8c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a8e:	2302      	movs	r3, #2
 8000a90:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a92:	2300      	movs	r3, #0
 8000a94:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000aa0:	f107 0308 	add.w	r3, r7, #8
 8000aa4:	2102      	movs	r1, #2
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f001 ff4a 	bl	8002940 <HAL_RCC_ClockConfig>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000ab2:	f000 f9c1 	bl	8000e38 <Error_Handler>
  }
}
 8000ab6:	bf00      	nop
 8000ab8:	3750      	adds	r7, #80	; 0x50
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40023800 	.word	0x40023800
 8000ac4:	40007000 	.word	0x40007000

08000ac8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000acc:	4b12      	ldr	r3, [pc, #72]	; (8000b18 <MX_I2C1_Init+0x50>)
 8000ace:	4a13      	ldr	r2, [pc, #76]	; (8000b1c <MX_I2C1_Init+0x54>)
 8000ad0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000ad2:	4b11      	ldr	r3, [pc, #68]	; (8000b18 <MX_I2C1_Init+0x50>)
 8000ad4:	4a12      	ldr	r2, [pc, #72]	; (8000b20 <MX_I2C1_Init+0x58>)
 8000ad6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ad8:	4b0f      	ldr	r3, [pc, #60]	; (8000b18 <MX_I2C1_Init+0x50>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ade:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <MX_I2C1_Init+0x50>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ae4:	4b0c      	ldr	r3, [pc, #48]	; (8000b18 <MX_I2C1_Init+0x50>)
 8000ae6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000aea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000aec:	4b0a      	ldr	r3, [pc, #40]	; (8000b18 <MX_I2C1_Init+0x50>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000af2:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <MX_I2C1_Init+0x50>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000af8:	4b07      	ldr	r3, [pc, #28]	; (8000b18 <MX_I2C1_Init+0x50>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000afe:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <MX_I2C1_Init+0x50>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b04:	4804      	ldr	r0, [pc, #16]	; (8000b18 <MX_I2C1_Init+0x50>)
 8000b06:	f001 f94f 	bl	8001da8 <HAL_I2C_Init>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b10:	f000 f992 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b14:	bf00      	nop
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20000090 	.word	0x20000090
 8000b1c:	40005400 	.word	0x40005400
 8000b20:	00061a80 	.word	0x00061a80

08000b24 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b28:	4b11      	ldr	r3, [pc, #68]	; (8000b70 <MX_USART2_UART_Init+0x4c>)
 8000b2a:	4a12      	ldr	r2, [pc, #72]	; (8000b74 <MX_USART2_UART_Init+0x50>)
 8000b2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000b2e:	4b10      	ldr	r3, [pc, #64]	; (8000b70 <MX_USART2_UART_Init+0x4c>)
 8000b30:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000b34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b36:	4b0e      	ldr	r3, [pc, #56]	; (8000b70 <MX_USART2_UART_Init+0x4c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b3c:	4b0c      	ldr	r3, [pc, #48]	; (8000b70 <MX_USART2_UART_Init+0x4c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b42:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <MX_USART2_UART_Init+0x4c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b48:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <MX_USART2_UART_Init+0x4c>)
 8000b4a:	220c      	movs	r2, #12
 8000b4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b4e:	4b08      	ldr	r3, [pc, #32]	; (8000b70 <MX_USART2_UART_Init+0x4c>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b54:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <MX_USART2_UART_Init+0x4c>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b5a:	4805      	ldr	r0, [pc, #20]	; (8000b70 <MX_USART2_UART_Init+0x4c>)
 8000b5c:	f002 ffac 	bl	8003ab8 <HAL_UART_Init>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b66:	f000 f967 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	200000e4 	.word	0x200000e4
 8000b74:	40004400 	.word	0x40004400

08000b78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b08a      	sub	sp, #40	; 0x28
 8000b7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7e:	f107 0314 	add.w	r3, r7, #20
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
 8000b86:	605a      	str	r2, [r3, #4]
 8000b88:	609a      	str	r2, [r3, #8]
 8000b8a:	60da      	str	r2, [r3, #12]
 8000b8c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b8e:	2300      	movs	r3, #0
 8000b90:	613b      	str	r3, [r7, #16]
 8000b92:	4b43      	ldr	r3, [pc, #268]	; (8000ca0 <MX_GPIO_Init+0x128>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b96:	4a42      	ldr	r2, [pc, #264]	; (8000ca0 <MX_GPIO_Init+0x128>)
 8000b98:	f043 0304 	orr.w	r3, r3, #4
 8000b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9e:	4b40      	ldr	r3, [pc, #256]	; (8000ca0 <MX_GPIO_Init+0x128>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba2:	f003 0304 	and.w	r3, r3, #4
 8000ba6:	613b      	str	r3, [r7, #16]
 8000ba8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	60fb      	str	r3, [r7, #12]
 8000bae:	4b3c      	ldr	r3, [pc, #240]	; (8000ca0 <MX_GPIO_Init+0x128>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	4a3b      	ldr	r2, [pc, #236]	; (8000ca0 <MX_GPIO_Init+0x128>)
 8000bb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bba:	4b39      	ldr	r3, [pc, #228]	; (8000ca0 <MX_GPIO_Init+0x128>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	60bb      	str	r3, [r7, #8]
 8000bca:	4b35      	ldr	r3, [pc, #212]	; (8000ca0 <MX_GPIO_Init+0x128>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	4a34      	ldr	r2, [pc, #208]	; (8000ca0 <MX_GPIO_Init+0x128>)
 8000bd0:	f043 0301 	orr.w	r3, r3, #1
 8000bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd6:	4b32      	ldr	r3, [pc, #200]	; (8000ca0 <MX_GPIO_Init+0x128>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bda:	f003 0301 	and.w	r3, r3, #1
 8000bde:	60bb      	str	r3, [r7, #8]
 8000be0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	4b2e      	ldr	r3, [pc, #184]	; (8000ca0 <MX_GPIO_Init+0x128>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	4a2d      	ldr	r2, [pc, #180]	; (8000ca0 <MX_GPIO_Init+0x128>)
 8000bec:	f043 0302 	orr.w	r3, r3, #2
 8000bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf2:	4b2b      	ldr	r3, [pc, #172]	; (8000ca0 <MX_GPIO_Init+0x128>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf6:	f003 0302 	and.w	r3, r3, #2
 8000bfa:	607b      	str	r3, [r7, #4]
 8000bfc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000bfe:	2200      	movs	r2, #0
 8000c00:	21e0      	movs	r1, #224	; 0xe0
 8000c02:	4828      	ldr	r0, [pc, #160]	; (8000ca4 <MX_GPIO_Init+0x12c>)
 8000c04:	f001 f89c 	bl	8001d40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KC0_Pin|KC3_Pin|KC1_Pin|KC2_Pin, GPIO_PIN_RESET);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	f44f 6187 	mov.w	r1, #1080	; 0x438
 8000c0e:	4826      	ldr	r0, [pc, #152]	; (8000ca8 <MX_GPIO_Init+0x130>)
 8000c10:	f001 f896 	bl	8001d40 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c14:	23e0      	movs	r3, #224	; 0xe0
 8000c16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c20:	2300      	movs	r3, #0
 8000c22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c24:	f107 0314 	add.w	r3, r7, #20
 8000c28:	4619      	mov	r1, r3
 8000c2a:	481e      	ldr	r0, [pc, #120]	; (8000ca4 <MX_GPIO_Init+0x12c>)
 8000c2c:	f000 fedc 	bl	80019e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : KC0_Pin KC3_Pin KC1_Pin KC2_Pin */
  GPIO_InitStruct.Pin = KC0_Pin|KC3_Pin|KC1_Pin|KC2_Pin;
 8000c30:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8000c34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c36:	2301      	movs	r3, #1
 8000c38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c42:	f107 0314 	add.w	r3, r7, #20
 8000c46:	4619      	mov	r1, r3
 8000c48:	4817      	ldr	r0, [pc, #92]	; (8000ca8 <MX_GPIO_Init+0x130>)
 8000c4a:	f000 fecd 	bl	80019e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : KR1_Pin */
  GPIO_InitStruct.Pin = KR1_Pin;
 8000c4e:	2380      	movs	r3, #128	; 0x80
 8000c50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c56:	2302      	movs	r3, #2
 8000c58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KR1_GPIO_Port, &GPIO_InitStruct);
 8000c5a:	f107 0314 	add.w	r3, r7, #20
 8000c5e:	4619      	mov	r1, r3
 8000c60:	4812      	ldr	r0, [pc, #72]	; (8000cac <MX_GPIO_Init+0x134>)
 8000c62:	f000 fec1 	bl	80019e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : KR3_Pin KR2_Pin */
  GPIO_InitStruct.Pin = KR3_Pin|KR2_Pin;
 8000c66:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c70:	2302      	movs	r3, #2
 8000c72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c74:	f107 0314 	add.w	r3, r7, #20
 8000c78:	4619      	mov	r1, r3
 8000c7a:	480a      	ldr	r0, [pc, #40]	; (8000ca4 <MX_GPIO_Init+0x12c>)
 8000c7c:	f000 feb4 	bl	80019e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : KR0_Pin */
  GPIO_InitStruct.Pin = KR0_Pin;
 8000c80:	2340      	movs	r3, #64	; 0x40
 8000c82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c84:	2300      	movs	r3, #0
 8000c86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KR0_GPIO_Port, &GPIO_InitStruct);
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	4619      	mov	r1, r3
 8000c92:	4805      	ldr	r0, [pc, #20]	; (8000ca8 <MX_GPIO_Init+0x130>)
 8000c94:	f000 fea8 	bl	80019e8 <HAL_GPIO_Init>
	

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c98:	bf00      	nop
 8000c9a:	3728      	adds	r7, #40	; 0x28
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	40023800 	.word	0x40023800
 8000ca4:	40020000 	.word	0x40020000
 8000ca8:	40020400 	.word	0x40020400
 8000cac:	40020800 	.word	0x40020800

08000cb0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000cb8:	2001      	movs	r0, #1
 8000cba:	f003 fc29 	bl	8004510 <osDelay>
 8000cbe:	e7fb      	b.n	8000cb8 <StartDefaultTask+0x8>

08000cc0 <StartTaskKeypad>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskKeypad */
void StartTaskKeypad(void *argument)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskKeypad */
  /* Infinite loop */
  for(;;)
  {
	  if(codeSet == 0){
 8000cc8:	4b2b      	ldr	r3, [pc, #172]	; (8000d78 <StartTaskKeypad+0xb8>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d12e      	bne.n	8000d2e <StartTaskKeypad+0x6e>
		  int length = strlen(hold);
 8000cd0:	482a      	ldr	r0, [pc, #168]	; (8000d7c <StartTaskKeypad+0xbc>)
 8000cd2:	f7ff fa9d 	bl	8000210 <strlen>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	60bb      	str	r3, [r7, #8]
		  if(length<4){
 8000cda:	68bb      	ldr	r3, [r7, #8]
 8000cdc:	2b03      	cmp	r3, #3
 8000cde:	dc1b      	bgt.n	8000d18 <StartTaskKeypad+0x58>
			  key = Get_Key();
 8000ce0:	f7ff fc6c 	bl	80005bc <Get_Key>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	4b25      	ldr	r3, [pc, #148]	; (8000d80 <StartTaskKeypad+0xc0>)
 8000cea:	701a      	strb	r2, [r3, #0]
			  sprintf(hold, "%c", key);
 8000cec:	4b24      	ldr	r3, [pc, #144]	; (8000d80 <StartTaskKeypad+0xc0>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	461a      	mov	r2, r3
 8000cf2:	4924      	ldr	r1, [pc, #144]	; (8000d84 <StartTaskKeypad+0xc4>)
 8000cf4:	4821      	ldr	r0, [pc, #132]	; (8000d7c <StartTaskKeypad+0xbc>)
 8000cf6:	f006 f8a9 	bl	8006e4c <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t *)hold, strlen(hold), 100);
 8000cfa:	4820      	ldr	r0, [pc, #128]	; (8000d7c <StartTaskKeypad+0xbc>)
 8000cfc:	f7ff fa88 	bl	8000210 <strlen>
 8000d00:	4603      	mov	r3, r0
 8000d02:	b29a      	uxth	r2, r3
 8000d04:	2364      	movs	r3, #100	; 0x64
 8000d06:	491d      	ldr	r1, [pc, #116]	; (8000d7c <StartTaskKeypad+0xbc>)
 8000d08:	481f      	ldr	r0, [pc, #124]	; (8000d88 <StartTaskKeypad+0xc8>)
 8000d0a:	f002 ff25 	bl	8003b58 <HAL_UART_Transmit>
			  HAL_Delay (500);
 8000d0e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d12:	f000 fd63 	bl	80017dc <HAL_Delay>
 8000d16:	e7d7      	b.n	8000cc8 <StartTaskKeypad+0x8>
		  }else{
			  strcpy(code, hold);
 8000d18:	4918      	ldr	r1, [pc, #96]	; (8000d7c <StartTaskKeypad+0xbc>)
 8000d1a:	481c      	ldr	r0, [pc, #112]	; (8000d8c <StartTaskKeypad+0xcc>)
 8000d1c:	f006 f940 	bl	8006fa0 <strcpy>
			  hold[0] = '\0';
 8000d20:	4b16      	ldr	r3, [pc, #88]	; (8000d7c <StartTaskKeypad+0xbc>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	701a      	strb	r2, [r3, #0]
			  codeSet = 1;
 8000d26:	4b14      	ldr	r3, [pc, #80]	; (8000d78 <StartTaskKeypad+0xb8>)
 8000d28:	2201      	movs	r2, #1
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	e7cc      	b.n	8000cc8 <StartTaskKeypad+0x8>
		  }
	  }else{
		  int length = strlen(hold);
 8000d2e:	4813      	ldr	r0, [pc, #76]	; (8000d7c <StartTaskKeypad+0xbc>)
 8000d30:	f7ff fa6e 	bl	8000210 <strlen>
 8000d34:	4603      	mov	r3, r0
 8000d36:	60fb      	str	r3, [r7, #12]
		  if(length<4){
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	2b03      	cmp	r3, #3
 8000d3c:	dcc4      	bgt.n	8000cc8 <StartTaskKeypad+0x8>
			  key = Get_Key();
 8000d3e:	f7ff fc3d 	bl	80005bc <Get_Key>
 8000d42:	4603      	mov	r3, r0
 8000d44:	461a      	mov	r2, r3
 8000d46:	4b0e      	ldr	r3, [pc, #56]	; (8000d80 <StartTaskKeypad+0xc0>)
 8000d48:	701a      	strb	r2, [r3, #0]
			  sprintf(hold, "%c", key);
 8000d4a:	4b0d      	ldr	r3, [pc, #52]	; (8000d80 <StartTaskKeypad+0xc0>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	461a      	mov	r2, r3
 8000d50:	490c      	ldr	r1, [pc, #48]	; (8000d84 <StartTaskKeypad+0xc4>)
 8000d52:	480a      	ldr	r0, [pc, #40]	; (8000d7c <StartTaskKeypad+0xbc>)
 8000d54:	f006 f87a 	bl	8006e4c <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t *)hold, strlen(hold), 100);
 8000d58:	4808      	ldr	r0, [pc, #32]	; (8000d7c <StartTaskKeypad+0xbc>)
 8000d5a:	f7ff fa59 	bl	8000210 <strlen>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	b29a      	uxth	r2, r3
 8000d62:	2364      	movs	r3, #100	; 0x64
 8000d64:	4905      	ldr	r1, [pc, #20]	; (8000d7c <StartTaskKeypad+0xbc>)
 8000d66:	4808      	ldr	r0, [pc, #32]	; (8000d88 <StartTaskKeypad+0xc8>)
 8000d68:	f002 fef6 	bl	8003b58 <HAL_UART_Transmit>
			  HAL_Delay (500);
 8000d6c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d70:	f000 fd34 	bl	80017dc <HAL_Delay>
	  if(codeSet == 0){
 8000d74:	e7a8      	b.n	8000cc8 <StartTaskKeypad+0x8>
 8000d76:	bf00      	nop
 8000d78:	2000000c 	.word	0x2000000c
 8000d7c:	2000013c 	.word	0x2000013c
 8000d80:	2000008c 	.word	0x2000008c
 8000d84:	080078a0 	.word	0x080078a0
 8000d88:	200000e4 	.word	0x200000e4
 8000d8c:	20000008 	.word	0x20000008

08000d90 <StartTaskDisplay>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskDisplay */
void StartTaskDisplay(void *argument)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskDisplay */
  /* Infinite loop */
	while (1)
	{
		int passwordLength = strlen(hold); // Current length of the password
 8000d98:	480a      	ldr	r0, [pc, #40]	; (8000dc4 <StartTaskDisplay+0x34>)
 8000d9a:	f7ff fa39 	bl	8000210 <strlen>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	60fb      	str	r3, [r7, #12]
	    SSD1306_GotoXY (0, 30);
 8000da2:	211e      	movs	r1, #30
 8000da4:	2000      	movs	r0, #0
 8000da6:	f000 f9b7 	bl	8001118 <SSD1306_GotoXY>
	    SSD1306_Puts("*", &Font_11x18, 1); // Display the password mask
 8000daa:	2201      	movs	r2, #1
 8000dac:	4906      	ldr	r1, [pc, #24]	; (8000dc8 <StartTaskDisplay+0x38>)
 8000dae:	4807      	ldr	r0, [pc, #28]	; (8000dcc <StartTaskDisplay+0x3c>)
 8000db0:	f000 fa48 	bl	8001244 <SSD1306_Puts>
	    SSD1306_UpdateScreen(); // Update the screen to show the masked password
 8000db4:	f000 f90a 	bl	8000fcc <SSD1306_UpdateScreen>
	    HAL_Delay (500); // Delay to debounce and slow down input for demo purposes
 8000db8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dbc:	f000 fd0e 	bl	80017dc <HAL_Delay>
	{
 8000dc0:	e7ea      	b.n	8000d98 <StartTaskDisplay+0x8>
 8000dc2:	bf00      	nop
 8000dc4:	2000013c 	.word	0x2000013c
 8000dc8:	20000000 	.word	0x20000000
 8000dcc:	080078a4 	.word	0x080078a4

08000dd0 <StartTaskLED>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskLED */
void StartTaskLED(void *argument)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskLED */
  /* Infinite loop */
	for (;;)
	  {
		if (armed){
 8000dd8:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <StartTaskLED+0x3c>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d00a      	beq.n	8000df6 <StartTaskLED+0x26>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000de0:	2201      	movs	r2, #1
 8000de2:	2140      	movs	r1, #64	; 0x40
 8000de4:	480a      	ldr	r0, [pc, #40]	; (8000e10 <StartTaskLED+0x40>)
 8000de6:	f000 ffab 	bl	8001d40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000dea:	2200      	movs	r2, #0
 8000dec:	2180      	movs	r1, #128	; 0x80
 8000dee:	4808      	ldr	r0, [pc, #32]	; (8000e10 <StartTaskLED+0x40>)
 8000df0:	f000 ffa6 	bl	8001d40 <HAL_GPIO_WritePin>
 8000df4:	e7f0      	b.n	8000dd8 <StartTaskLED+0x8>
		}
		else{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000df6:	2200      	movs	r2, #0
 8000df8:	2140      	movs	r1, #64	; 0x40
 8000dfa:	4805      	ldr	r0, [pc, #20]	; (8000e10 <StartTaskLED+0x40>)
 8000dfc:	f000 ffa0 	bl	8001d40 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000e00:	2201      	movs	r2, #1
 8000e02:	2180      	movs	r1, #128	; 0x80
 8000e04:	4802      	ldr	r0, [pc, #8]	; (8000e10 <StartTaskLED+0x40>)
 8000e06:	f000 ff9b 	bl	8001d40 <HAL_GPIO_WritePin>
		if (armed){
 8000e0a:	e7e5      	b.n	8000dd8 <StartTaskLED+0x8>
 8000e0c:	20000140 	.word	0x20000140
 8000e10:	40020000 	.word	0x40020000

08000e14 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a04      	ldr	r2, [pc, #16]	; (8000e34 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d101      	bne.n	8000e2a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e26:	f000 fcb9 	bl	800179c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e2a:	bf00      	nop
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	40001000 	.word	0x40001000

08000e38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e3c:	b672      	cpsid	i
}
 8000e3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e40:	e7fe      	b.n	8000e40 <Error_Handler+0x8>
	...

08000e44 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000e4a:	f000 fa21 	bl	8001290 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000e4e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000e52:	2201      	movs	r2, #1
 8000e54:	2178      	movs	r1, #120	; 0x78
 8000e56:	485b      	ldr	r0, [pc, #364]	; (8000fc4 <SSD1306_Init+0x180>)
 8000e58:	f001 f9e8 	bl	800222c <HAL_I2C_IsDeviceReady>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000e62:	2300      	movs	r3, #0
 8000e64:	e0a9      	b.n	8000fba <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8000e66:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8000e6a:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000e6c:	e002      	b.n	8000e74 <SSD1306_Init+0x30>
		p--;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	3b01      	subs	r3, #1
 8000e72:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d1f9      	bne.n	8000e6e <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000e7a:	22ae      	movs	r2, #174	; 0xae
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	2078      	movs	r0, #120	; 0x78
 8000e80:	f000 fa82 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8000e84:	2220      	movs	r2, #32
 8000e86:	2100      	movs	r1, #0
 8000e88:	2078      	movs	r0, #120	; 0x78
 8000e8a:	f000 fa7d 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000e8e:	2210      	movs	r2, #16
 8000e90:	2100      	movs	r1, #0
 8000e92:	2078      	movs	r0, #120	; 0x78
 8000e94:	f000 fa78 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000e98:	22b0      	movs	r2, #176	; 0xb0
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	2078      	movs	r0, #120	; 0x78
 8000e9e:	f000 fa73 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000ea2:	22c8      	movs	r2, #200	; 0xc8
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	2078      	movs	r0, #120	; 0x78
 8000ea8:	f000 fa6e 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000eac:	2200      	movs	r2, #0
 8000eae:	2100      	movs	r1, #0
 8000eb0:	2078      	movs	r0, #120	; 0x78
 8000eb2:	f000 fa69 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000eb6:	2210      	movs	r2, #16
 8000eb8:	2100      	movs	r1, #0
 8000eba:	2078      	movs	r0, #120	; 0x78
 8000ebc:	f000 fa64 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000ec0:	2240      	movs	r2, #64	; 0x40
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	2078      	movs	r0, #120	; 0x78
 8000ec6:	f000 fa5f 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000eca:	2281      	movs	r2, #129	; 0x81
 8000ecc:	2100      	movs	r1, #0
 8000ece:	2078      	movs	r0, #120	; 0x78
 8000ed0:	f000 fa5a 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000ed4:	22ff      	movs	r2, #255	; 0xff
 8000ed6:	2100      	movs	r1, #0
 8000ed8:	2078      	movs	r0, #120	; 0x78
 8000eda:	f000 fa55 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000ede:	22a1      	movs	r2, #161	; 0xa1
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	2078      	movs	r0, #120	; 0x78
 8000ee4:	f000 fa50 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000ee8:	22a6      	movs	r2, #166	; 0xa6
 8000eea:	2100      	movs	r1, #0
 8000eec:	2078      	movs	r0, #120	; 0x78
 8000eee:	f000 fa4b 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000ef2:	22a8      	movs	r2, #168	; 0xa8
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	2078      	movs	r0, #120	; 0x78
 8000ef8:	f000 fa46 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000efc:	223f      	movs	r2, #63	; 0x3f
 8000efe:	2100      	movs	r1, #0
 8000f00:	2078      	movs	r0, #120	; 0x78
 8000f02:	f000 fa41 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000f06:	22a4      	movs	r2, #164	; 0xa4
 8000f08:	2100      	movs	r1, #0
 8000f0a:	2078      	movs	r0, #120	; 0x78
 8000f0c:	f000 fa3c 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000f10:	22d3      	movs	r2, #211	; 0xd3
 8000f12:	2100      	movs	r1, #0
 8000f14:	2078      	movs	r0, #120	; 0x78
 8000f16:	f000 fa37 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	2078      	movs	r0, #120	; 0x78
 8000f20:	f000 fa32 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000f24:	22d5      	movs	r2, #213	; 0xd5
 8000f26:	2100      	movs	r1, #0
 8000f28:	2078      	movs	r0, #120	; 0x78
 8000f2a:	f000 fa2d 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000f2e:	22f0      	movs	r2, #240	; 0xf0
 8000f30:	2100      	movs	r1, #0
 8000f32:	2078      	movs	r0, #120	; 0x78
 8000f34:	f000 fa28 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000f38:	22d9      	movs	r2, #217	; 0xd9
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	2078      	movs	r0, #120	; 0x78
 8000f3e:	f000 fa23 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000f42:	2222      	movs	r2, #34	; 0x22
 8000f44:	2100      	movs	r1, #0
 8000f46:	2078      	movs	r0, #120	; 0x78
 8000f48:	f000 fa1e 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000f4c:	22da      	movs	r2, #218	; 0xda
 8000f4e:	2100      	movs	r1, #0
 8000f50:	2078      	movs	r0, #120	; 0x78
 8000f52:	f000 fa19 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000f56:	2212      	movs	r2, #18
 8000f58:	2100      	movs	r1, #0
 8000f5a:	2078      	movs	r0, #120	; 0x78
 8000f5c:	f000 fa14 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000f60:	22db      	movs	r2, #219	; 0xdb
 8000f62:	2100      	movs	r1, #0
 8000f64:	2078      	movs	r0, #120	; 0x78
 8000f66:	f000 fa0f 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000f6a:	2220      	movs	r2, #32
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	2078      	movs	r0, #120	; 0x78
 8000f70:	f000 fa0a 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000f74:	228d      	movs	r2, #141	; 0x8d
 8000f76:	2100      	movs	r1, #0
 8000f78:	2078      	movs	r0, #120	; 0x78
 8000f7a:	f000 fa05 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000f7e:	2214      	movs	r2, #20
 8000f80:	2100      	movs	r1, #0
 8000f82:	2078      	movs	r0, #120	; 0x78
 8000f84:	f000 fa00 	bl	8001388 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000f88:	22af      	movs	r2, #175	; 0xaf
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	2078      	movs	r0, #120	; 0x78
 8000f8e:	f000 f9fb 	bl	8001388 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000f92:	222e      	movs	r2, #46	; 0x2e
 8000f94:	2100      	movs	r1, #0
 8000f96:	2078      	movs	r0, #120	; 0x78
 8000f98:	f000 f9f6 	bl	8001388 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000f9c:	2000      	movs	r0, #0
 8000f9e:	f000 f843 	bl	8001028 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8000fa2:	f000 f813 	bl	8000fcc <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8000fa6:	4b08      	ldr	r3, [pc, #32]	; (8000fc8 <SSD1306_Init+0x184>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000fac:	4b06      	ldr	r3, [pc, #24]	; (8000fc8 <SSD1306_Init+0x184>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000fb2:	4b05      	ldr	r3, [pc, #20]	; (8000fc8 <SSD1306_Init+0x184>)
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8000fb8:	2301      	movs	r3, #1
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000090 	.word	0x20000090
 8000fc8:	20000544 	.word	0x20000544

08000fcc <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	71fb      	strb	r3, [r7, #7]
 8000fd6:	e01d      	b.n	8001014 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	3b50      	subs	r3, #80	; 0x50
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	461a      	mov	r2, r3
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	2078      	movs	r0, #120	; 0x78
 8000fe4:	f000 f9d0 	bl	8001388 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	2100      	movs	r1, #0
 8000fec:	2078      	movs	r0, #120	; 0x78
 8000fee:	f000 f9cb 	bl	8001388 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000ff2:	2210      	movs	r2, #16
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	2078      	movs	r0, #120	; 0x78
 8000ff8:	f000 f9c6 	bl	8001388 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	01db      	lsls	r3, r3, #7
 8001000:	4a08      	ldr	r2, [pc, #32]	; (8001024 <SSD1306_UpdateScreen+0x58>)
 8001002:	441a      	add	r2, r3
 8001004:	2380      	movs	r3, #128	; 0x80
 8001006:	2140      	movs	r1, #64	; 0x40
 8001008:	2078      	movs	r0, #120	; 0x78
 800100a:	f000 f957 	bl	80012bc <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	3301      	adds	r3, #1
 8001012:	71fb      	strb	r3, [r7, #7]
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	2b07      	cmp	r3, #7
 8001018:	d9de      	bls.n	8000fd8 <SSD1306_UpdateScreen+0xc>
	}
}
 800101a:	bf00      	nop
 800101c:	bf00      	nop
 800101e:	3708      	adds	r7, #8
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20000144 	.word	0x20000144

08001028 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d101      	bne.n	800103c <SSD1306_Fill+0x14>
 8001038:	2300      	movs	r3, #0
 800103a:	e000      	b.n	800103e <SSD1306_Fill+0x16>
 800103c:	23ff      	movs	r3, #255	; 0xff
 800103e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001042:	4619      	mov	r1, r3
 8001044:	4803      	ldr	r0, [pc, #12]	; (8001054 <SSD1306_Fill+0x2c>)
 8001046:	f005 ff21 	bl	8006e8c <memset>
}
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000144 	.word	0x20000144

08001058 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	80fb      	strh	r3, [r7, #6]
 8001062:	460b      	mov	r3, r1
 8001064:	80bb      	strh	r3, [r7, #4]
 8001066:	4613      	mov	r3, r2
 8001068:	70fb      	strb	r3, [r7, #3]
	if (
 800106a:	88fb      	ldrh	r3, [r7, #6]
 800106c:	2b7f      	cmp	r3, #127	; 0x7f
 800106e:	d848      	bhi.n	8001102 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001070:	88bb      	ldrh	r3, [r7, #4]
 8001072:	2b3f      	cmp	r3, #63	; 0x3f
 8001074:	d845      	bhi.n	8001102 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001076:	4b26      	ldr	r3, [pc, #152]	; (8001110 <SSD1306_DrawPixel+0xb8>)
 8001078:	791b      	ldrb	r3, [r3, #4]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d006      	beq.n	800108c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800107e:	78fb      	ldrb	r3, [r7, #3]
 8001080:	2b00      	cmp	r3, #0
 8001082:	bf0c      	ite	eq
 8001084:	2301      	moveq	r3, #1
 8001086:	2300      	movne	r3, #0
 8001088:	b2db      	uxtb	r3, r3
 800108a:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 800108c:	78fb      	ldrb	r3, [r7, #3]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d11a      	bne.n	80010c8 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001092:	88fa      	ldrh	r2, [r7, #6]
 8001094:	88bb      	ldrh	r3, [r7, #4]
 8001096:	08db      	lsrs	r3, r3, #3
 8001098:	b298      	uxth	r0, r3
 800109a:	4603      	mov	r3, r0
 800109c:	01db      	lsls	r3, r3, #7
 800109e:	4413      	add	r3, r2
 80010a0:	4a1c      	ldr	r2, [pc, #112]	; (8001114 <SSD1306_DrawPixel+0xbc>)
 80010a2:	5cd3      	ldrb	r3, [r2, r3]
 80010a4:	b25a      	sxtb	r2, r3
 80010a6:	88bb      	ldrh	r3, [r7, #4]
 80010a8:	f003 0307 	and.w	r3, r3, #7
 80010ac:	2101      	movs	r1, #1
 80010ae:	fa01 f303 	lsl.w	r3, r1, r3
 80010b2:	b25b      	sxtb	r3, r3
 80010b4:	4313      	orrs	r3, r2
 80010b6:	b259      	sxtb	r1, r3
 80010b8:	88fa      	ldrh	r2, [r7, #6]
 80010ba:	4603      	mov	r3, r0
 80010bc:	01db      	lsls	r3, r3, #7
 80010be:	4413      	add	r3, r2
 80010c0:	b2c9      	uxtb	r1, r1
 80010c2:	4a14      	ldr	r2, [pc, #80]	; (8001114 <SSD1306_DrawPixel+0xbc>)
 80010c4:	54d1      	strb	r1, [r2, r3]
 80010c6:	e01d      	b.n	8001104 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80010c8:	88fa      	ldrh	r2, [r7, #6]
 80010ca:	88bb      	ldrh	r3, [r7, #4]
 80010cc:	08db      	lsrs	r3, r3, #3
 80010ce:	b298      	uxth	r0, r3
 80010d0:	4603      	mov	r3, r0
 80010d2:	01db      	lsls	r3, r3, #7
 80010d4:	4413      	add	r3, r2
 80010d6:	4a0f      	ldr	r2, [pc, #60]	; (8001114 <SSD1306_DrawPixel+0xbc>)
 80010d8:	5cd3      	ldrb	r3, [r2, r3]
 80010da:	b25a      	sxtb	r2, r3
 80010dc:	88bb      	ldrh	r3, [r7, #4]
 80010de:	f003 0307 	and.w	r3, r3, #7
 80010e2:	2101      	movs	r1, #1
 80010e4:	fa01 f303 	lsl.w	r3, r1, r3
 80010e8:	b25b      	sxtb	r3, r3
 80010ea:	43db      	mvns	r3, r3
 80010ec:	b25b      	sxtb	r3, r3
 80010ee:	4013      	ands	r3, r2
 80010f0:	b259      	sxtb	r1, r3
 80010f2:	88fa      	ldrh	r2, [r7, #6]
 80010f4:	4603      	mov	r3, r0
 80010f6:	01db      	lsls	r3, r3, #7
 80010f8:	4413      	add	r3, r2
 80010fa:	b2c9      	uxtb	r1, r1
 80010fc:	4a05      	ldr	r2, [pc, #20]	; (8001114 <SSD1306_DrawPixel+0xbc>)
 80010fe:	54d1      	strb	r1, [r2, r3]
 8001100:	e000      	b.n	8001104 <SSD1306_DrawPixel+0xac>
		return;
 8001102:	bf00      	nop
	}
}
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	20000544 	.word	0x20000544
 8001114:	20000144 	.word	0x20000144

08001118 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	460a      	mov	r2, r1
 8001122:	80fb      	strh	r3, [r7, #6]
 8001124:	4613      	mov	r3, r2
 8001126:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001128:	4a05      	ldr	r2, [pc, #20]	; (8001140 <SSD1306_GotoXY+0x28>)
 800112a:	88fb      	ldrh	r3, [r7, #6]
 800112c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800112e:	4a04      	ldr	r2, [pc, #16]	; (8001140 <SSD1306_GotoXY+0x28>)
 8001130:	88bb      	ldrh	r3, [r7, #4]
 8001132:	8053      	strh	r3, [r2, #2]
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	20000544 	.word	0x20000544

08001144 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	6039      	str	r1, [r7, #0]
 800114e:	71fb      	strb	r3, [r7, #7]
 8001150:	4613      	mov	r3, r2
 8001152:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001154:	4b3a      	ldr	r3, [pc, #232]	; (8001240 <SSD1306_Putc+0xfc>)
 8001156:	881b      	ldrh	r3, [r3, #0]
 8001158:	461a      	mov	r2, r3
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	4413      	add	r3, r2
	if (
 8001160:	2b7f      	cmp	r3, #127	; 0x7f
 8001162:	dc07      	bgt.n	8001174 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001164:	4b36      	ldr	r3, [pc, #216]	; (8001240 <SSD1306_Putc+0xfc>)
 8001166:	885b      	ldrh	r3, [r3, #2]
 8001168:	461a      	mov	r2, r3
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	785b      	ldrb	r3, [r3, #1]
 800116e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001170:	2b3f      	cmp	r3, #63	; 0x3f
 8001172:	dd01      	ble.n	8001178 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001174:	2300      	movs	r3, #0
 8001176:	e05e      	b.n	8001236 <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001178:	2300      	movs	r3, #0
 800117a:	617b      	str	r3, [r7, #20]
 800117c:	e04b      	b.n	8001216 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685a      	ldr	r2, [r3, #4]
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	3b20      	subs	r3, #32
 8001186:	6839      	ldr	r1, [r7, #0]
 8001188:	7849      	ldrb	r1, [r1, #1]
 800118a:	fb01 f303 	mul.w	r3, r1, r3
 800118e:	4619      	mov	r1, r3
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	440b      	add	r3, r1
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	4413      	add	r3, r2
 8001198:	881b      	ldrh	r3, [r3, #0]
 800119a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800119c:	2300      	movs	r3, #0
 800119e:	613b      	str	r3, [r7, #16]
 80011a0:	e030      	b.n	8001204 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80011a2:	68fa      	ldr	r2, [r7, #12]
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	fa02 f303 	lsl.w	r3, r2, r3
 80011aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d010      	beq.n	80011d4 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80011b2:	4b23      	ldr	r3, [pc, #140]	; (8001240 <SSD1306_Putc+0xfc>)
 80011b4:	881a      	ldrh	r2, [r3, #0]
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	4413      	add	r3, r2
 80011bc:	b298      	uxth	r0, r3
 80011be:	4b20      	ldr	r3, [pc, #128]	; (8001240 <SSD1306_Putc+0xfc>)
 80011c0:	885a      	ldrh	r2, [r3, #2]
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	4413      	add	r3, r2
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	79ba      	ldrb	r2, [r7, #6]
 80011cc:	4619      	mov	r1, r3
 80011ce:	f7ff ff43 	bl	8001058 <SSD1306_DrawPixel>
 80011d2:	e014      	b.n	80011fe <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80011d4:	4b1a      	ldr	r3, [pc, #104]	; (8001240 <SSD1306_Putc+0xfc>)
 80011d6:	881a      	ldrh	r2, [r3, #0]
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	b29b      	uxth	r3, r3
 80011dc:	4413      	add	r3, r2
 80011de:	b298      	uxth	r0, r3
 80011e0:	4b17      	ldr	r3, [pc, #92]	; (8001240 <SSD1306_Putc+0xfc>)
 80011e2:	885a      	ldrh	r2, [r3, #2]
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	4413      	add	r3, r2
 80011ea:	b299      	uxth	r1, r3
 80011ec:	79bb      	ldrb	r3, [r7, #6]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	bf0c      	ite	eq
 80011f2:	2301      	moveq	r3, #1
 80011f4:	2300      	movne	r3, #0
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	461a      	mov	r2, r3
 80011fa:	f7ff ff2d 	bl	8001058 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	3301      	adds	r3, #1
 8001202:	613b      	str	r3, [r7, #16]
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	461a      	mov	r2, r3
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	4293      	cmp	r3, r2
 800120e:	d3c8      	bcc.n	80011a2 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	3301      	adds	r3, #1
 8001214:	617b      	str	r3, [r7, #20]
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	785b      	ldrb	r3, [r3, #1]
 800121a:	461a      	mov	r2, r3
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	4293      	cmp	r3, r2
 8001220:	d3ad      	bcc.n	800117e <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001222:	4b07      	ldr	r3, [pc, #28]	; (8001240 <SSD1306_Putc+0xfc>)
 8001224:	881a      	ldrh	r2, [r3, #0]
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	b29b      	uxth	r3, r3
 800122c:	4413      	add	r3, r2
 800122e:	b29a      	uxth	r2, r3
 8001230:	4b03      	ldr	r3, [pc, #12]	; (8001240 <SSD1306_Putc+0xfc>)
 8001232:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001234:	79fb      	ldrb	r3, [r7, #7]
}
 8001236:	4618      	mov	r0, r3
 8001238:	3718      	adds	r7, #24
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	20000544 	.word	0x20000544

08001244 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	60f8      	str	r0, [r7, #12]
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	4613      	mov	r3, r2
 8001250:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001252:	e012      	b.n	800127a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	79fa      	ldrb	r2, [r7, #7]
 800125a:	68b9      	ldr	r1, [r7, #8]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff ff71 	bl	8001144 <SSD1306_Putc>
 8001262:	4603      	mov	r3, r0
 8001264:	461a      	mov	r2, r3
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	429a      	cmp	r2, r3
 800126c:	d002      	beq.n	8001274 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	e008      	b.n	8001286 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	3301      	adds	r3, #1
 8001278:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d1e8      	bne.n	8001254 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	781b      	ldrb	r3, [r3, #0]
}
 8001286:	4618      	mov	r0, r3
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
	...

08001290 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001296:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <ssd1306_I2C_Init+0x28>)
 8001298:	607b      	str	r3, [r7, #4]
	while(p>0)
 800129a:	e002      	b.n	80012a2 <ssd1306_I2C_Init+0x12>
		p--;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	3b01      	subs	r3, #1
 80012a0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d1f9      	bne.n	800129c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80012a8:	bf00      	nop
 80012aa:	bf00      	nop
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	0003d090 	.word	0x0003d090

080012bc <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80012bc:	b590      	push	{r4, r7, lr}
 80012be:	b0c7      	sub	sp, #284	; 0x11c
 80012c0:	af02      	add	r7, sp, #8
 80012c2:	4604      	mov	r4, r0
 80012c4:	4608      	mov	r0, r1
 80012c6:	f507 7188 	add.w	r1, r7, #272	; 0x110
 80012ca:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 80012ce:	600a      	str	r2, [r1, #0]
 80012d0:	4619      	mov	r1, r3
 80012d2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80012d6:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80012da:	4622      	mov	r2, r4
 80012dc:	701a      	strb	r2, [r3, #0]
 80012de:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80012e2:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 80012e6:	4602      	mov	r2, r0
 80012e8:	701a      	strb	r2, [r3, #0]
 80012ea:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80012ee:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80012f2:	460a      	mov	r2, r1
 80012f4:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80012f6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80012fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80012fe:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001302:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 8001306:	7812      	ldrb	r2, [r2, #0]
 8001308:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800130a:	2300      	movs	r3, #0
 800130c:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001310:	e015      	b.n	800133e <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001312:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001316:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800131a:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 800131e:	6812      	ldr	r2, [r2, #0]
 8001320:	441a      	add	r2, r3
 8001322:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001326:	3301      	adds	r3, #1
 8001328:	7811      	ldrb	r1, [r2, #0]
 800132a:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800132e:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8001332:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001334:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001338:	3301      	adds	r3, #1
 800133a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800133e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001342:	b29b      	uxth	r3, r3
 8001344:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001348:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800134c:	8812      	ldrh	r2, [r2, #0]
 800134e:	429a      	cmp	r2, r3
 8001350:	d8df      	bhi.n	8001312 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001352:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001356:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	b299      	uxth	r1, r3
 800135e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001362:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001366:	881b      	ldrh	r3, [r3, #0]
 8001368:	3301      	adds	r3, #1
 800136a:	b29b      	uxth	r3, r3
 800136c:	f107 020c 	add.w	r2, r7, #12
 8001370:	200a      	movs	r0, #10
 8001372:	9000      	str	r0, [sp, #0]
 8001374:	4803      	ldr	r0, [pc, #12]	; (8001384 <ssd1306_I2C_WriteMulti+0xc8>)
 8001376:	f000 fe5b 	bl	8002030 <HAL_I2C_Master_Transmit>
}
 800137a:	bf00      	nop
 800137c:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001380:	46bd      	mov	sp, r7
 8001382:	bd90      	pop	{r4, r7, pc}
 8001384:	20000090 	.word	0x20000090

08001388 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af02      	add	r7, sp, #8
 800138e:	4603      	mov	r3, r0
 8001390:	71fb      	strb	r3, [r7, #7]
 8001392:	460b      	mov	r3, r1
 8001394:	71bb      	strb	r3, [r7, #6]
 8001396:	4613      	mov	r3, r2
 8001398:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800139a:	79bb      	ldrb	r3, [r7, #6]
 800139c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800139e:	797b      	ldrb	r3, [r7, #5]
 80013a0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	b299      	uxth	r1, r3
 80013a6:	f107 020c 	add.w	r2, r7, #12
 80013aa:	230a      	movs	r3, #10
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	2302      	movs	r3, #2
 80013b0:	4803      	ldr	r0, [pc, #12]	; (80013c0 <ssd1306_I2C_Write+0x38>)
 80013b2:	f000 fe3d 	bl	8002030 <HAL_I2C_Master_Transmit>
}
 80013b6:	bf00      	nop
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000090 	.word	0x20000090

080013c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	607b      	str	r3, [r7, #4]
 80013ce:	4b12      	ldr	r3, [pc, #72]	; (8001418 <HAL_MspInit+0x54>)
 80013d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013d2:	4a11      	ldr	r2, [pc, #68]	; (8001418 <HAL_MspInit+0x54>)
 80013d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013d8:	6453      	str	r3, [r2, #68]	; 0x44
 80013da:	4b0f      	ldr	r3, [pc, #60]	; (8001418 <HAL_MspInit+0x54>)
 80013dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013e2:	607b      	str	r3, [r7, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	603b      	str	r3, [r7, #0]
 80013ea:	4b0b      	ldr	r3, [pc, #44]	; (8001418 <HAL_MspInit+0x54>)
 80013ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ee:	4a0a      	ldr	r2, [pc, #40]	; (8001418 <HAL_MspInit+0x54>)
 80013f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013f4:	6413      	str	r3, [r2, #64]	; 0x40
 80013f6:	4b08      	ldr	r3, [pc, #32]	; (8001418 <HAL_MspInit+0x54>)
 80013f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013fe:	603b      	str	r3, [r7, #0]
 8001400:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001402:	2200      	movs	r2, #0
 8001404:	210f      	movs	r1, #15
 8001406:	f06f 0001 	mvn.w	r0, #1
 800140a:	f000 fac3 	bl	8001994 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800140e:	bf00      	nop
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40023800 	.word	0x40023800

0800141c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b08a      	sub	sp, #40	; 0x28
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001424:	f107 0314 	add.w	r3, r7, #20
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	605a      	str	r2, [r3, #4]
 800142e:	609a      	str	r2, [r3, #8]
 8001430:	60da      	str	r2, [r3, #12]
 8001432:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a19      	ldr	r2, [pc, #100]	; (80014a0 <HAL_I2C_MspInit+0x84>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d12c      	bne.n	8001498 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	613b      	str	r3, [r7, #16]
 8001442:	4b18      	ldr	r3, [pc, #96]	; (80014a4 <HAL_I2C_MspInit+0x88>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001446:	4a17      	ldr	r2, [pc, #92]	; (80014a4 <HAL_I2C_MspInit+0x88>)
 8001448:	f043 0302 	orr.w	r3, r3, #2
 800144c:	6313      	str	r3, [r2, #48]	; 0x30
 800144e:	4b15      	ldr	r3, [pc, #84]	; (80014a4 <HAL_I2C_MspInit+0x88>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800145a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800145e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001460:	2312      	movs	r3, #18
 8001462:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001468:	2303      	movs	r3, #3
 800146a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800146c:	2304      	movs	r3, #4
 800146e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001470:	f107 0314 	add.w	r3, r7, #20
 8001474:	4619      	mov	r1, r3
 8001476:	480c      	ldr	r0, [pc, #48]	; (80014a8 <HAL_I2C_MspInit+0x8c>)
 8001478:	f000 fab6 	bl	80019e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800147c:	2300      	movs	r3, #0
 800147e:	60fb      	str	r3, [r7, #12]
 8001480:	4b08      	ldr	r3, [pc, #32]	; (80014a4 <HAL_I2C_MspInit+0x88>)
 8001482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001484:	4a07      	ldr	r2, [pc, #28]	; (80014a4 <HAL_I2C_MspInit+0x88>)
 8001486:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800148a:	6413      	str	r3, [r2, #64]	; 0x40
 800148c:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <HAL_I2C_MspInit+0x88>)
 800148e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001490:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001498:	bf00      	nop
 800149a:	3728      	adds	r7, #40	; 0x28
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	40005400 	.word	0x40005400
 80014a4:	40023800 	.word	0x40023800
 80014a8:	40020400 	.word	0x40020400

080014ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b08a      	sub	sp, #40	; 0x28
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a19      	ldr	r2, [pc, #100]	; (8001530 <HAL_UART_MspInit+0x84>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d12b      	bne.n	8001526 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	613b      	str	r3, [r7, #16]
 80014d2:	4b18      	ldr	r3, [pc, #96]	; (8001534 <HAL_UART_MspInit+0x88>)
 80014d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d6:	4a17      	ldr	r2, [pc, #92]	; (8001534 <HAL_UART_MspInit+0x88>)
 80014d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014dc:	6413      	str	r3, [r2, #64]	; 0x40
 80014de:	4b15      	ldr	r3, [pc, #84]	; (8001534 <HAL_UART_MspInit+0x88>)
 80014e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	4b11      	ldr	r3, [pc, #68]	; (8001534 <HAL_UART_MspInit+0x88>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	4a10      	ldr	r2, [pc, #64]	; (8001534 <HAL_UART_MspInit+0x88>)
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	6313      	str	r3, [r2, #48]	; 0x30
 80014fa:	4b0e      	ldr	r3, [pc, #56]	; (8001534 <HAL_UART_MspInit+0x88>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001506:	230c      	movs	r3, #12
 8001508:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150a:	2302      	movs	r3, #2
 800150c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	2300      	movs	r3, #0
 8001510:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001512:	2303      	movs	r3, #3
 8001514:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001516:	2307      	movs	r3, #7
 8001518:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800151a:	f107 0314 	add.w	r3, r7, #20
 800151e:	4619      	mov	r1, r3
 8001520:	4805      	ldr	r0, [pc, #20]	; (8001538 <HAL_UART_MspInit+0x8c>)
 8001522:	f000 fa61 	bl	80019e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001526:	bf00      	nop
 8001528:	3728      	adds	r7, #40	; 0x28
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40004400 	.word	0x40004400
 8001534:	40023800 	.word	0x40023800
 8001538:	40020000 	.word	0x40020000

0800153c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08e      	sub	sp, #56	; 0x38
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001544:	2300      	movs	r3, #0
 8001546:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001548:	2300      	movs	r3, #0
 800154a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800154c:	2300      	movs	r3, #0
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	4b33      	ldr	r3, [pc, #204]	; (8001620 <HAL_InitTick+0xe4>)
 8001552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001554:	4a32      	ldr	r2, [pc, #200]	; (8001620 <HAL_InitTick+0xe4>)
 8001556:	f043 0310 	orr.w	r3, r3, #16
 800155a:	6413      	str	r3, [r2, #64]	; 0x40
 800155c:	4b30      	ldr	r3, [pc, #192]	; (8001620 <HAL_InitTick+0xe4>)
 800155e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001560:	f003 0310 	and.w	r3, r3, #16
 8001564:	60fb      	str	r3, [r7, #12]
 8001566:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001568:	f107 0210 	add.w	r2, r7, #16
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	4611      	mov	r1, r2
 8001572:	4618      	mov	r0, r3
 8001574:	f001 fafe 	bl	8002b74 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001578:	6a3b      	ldr	r3, [r7, #32]
 800157a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800157c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800157e:	2b00      	cmp	r3, #0
 8001580:	d103      	bne.n	800158a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001582:	f001 facf 	bl	8002b24 <HAL_RCC_GetPCLK1Freq>
 8001586:	6378      	str	r0, [r7, #52]	; 0x34
 8001588:	e004      	b.n	8001594 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800158a:	f001 facb 	bl	8002b24 <HAL_RCC_GetPCLK1Freq>
 800158e:	4603      	mov	r3, r0
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001596:	4a23      	ldr	r2, [pc, #140]	; (8001624 <HAL_InitTick+0xe8>)
 8001598:	fba2 2303 	umull	r2, r3, r2, r3
 800159c:	0c9b      	lsrs	r3, r3, #18
 800159e:	3b01      	subs	r3, #1
 80015a0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80015a2:	4b21      	ldr	r3, [pc, #132]	; (8001628 <HAL_InitTick+0xec>)
 80015a4:	4a21      	ldr	r2, [pc, #132]	; (800162c <HAL_InitTick+0xf0>)
 80015a6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80015a8:	4b1f      	ldr	r3, [pc, #124]	; (8001628 <HAL_InitTick+0xec>)
 80015aa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015ae:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80015b0:	4a1d      	ldr	r2, [pc, #116]	; (8001628 <HAL_InitTick+0xec>)
 80015b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015b4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80015b6:	4b1c      	ldr	r3, [pc, #112]	; (8001628 <HAL_InitTick+0xec>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015bc:	4b1a      	ldr	r3, [pc, #104]	; (8001628 <HAL_InitTick+0xec>)
 80015be:	2200      	movs	r2, #0
 80015c0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c2:	4b19      	ldr	r3, [pc, #100]	; (8001628 <HAL_InitTick+0xec>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80015c8:	4817      	ldr	r0, [pc, #92]	; (8001628 <HAL_InitTick+0xec>)
 80015ca:	f001 ffd3 	bl	8003574 <HAL_TIM_Base_Init>
 80015ce:	4603      	mov	r3, r0
 80015d0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80015d4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d11b      	bne.n	8001614 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80015dc:	4812      	ldr	r0, [pc, #72]	; (8001628 <HAL_InitTick+0xec>)
 80015de:	f002 f823 	bl	8003628 <HAL_TIM_Base_Start_IT>
 80015e2:	4603      	mov	r3, r0
 80015e4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80015e8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d111      	bne.n	8001614 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015f0:	2036      	movs	r0, #54	; 0x36
 80015f2:	f000 f9eb 	bl	80019cc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2b0f      	cmp	r3, #15
 80015fa:	d808      	bhi.n	800160e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80015fc:	2200      	movs	r2, #0
 80015fe:	6879      	ldr	r1, [r7, #4]
 8001600:	2036      	movs	r0, #54	; 0x36
 8001602:	f000 f9c7 	bl	8001994 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001606:	4a0a      	ldr	r2, [pc, #40]	; (8001630 <HAL_InitTick+0xf4>)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6013      	str	r3, [r2, #0]
 800160c:	e002      	b.n	8001614 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001614:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001618:	4618      	mov	r0, r3
 800161a:	3738      	adds	r7, #56	; 0x38
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	40023800 	.word	0x40023800
 8001624:	431bde83 	.word	0x431bde83
 8001628:	2000054c 	.word	0x2000054c
 800162c:	40001000 	.word	0x40001000
 8001630:	20000014 	.word	0x20000014

08001634 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001638:	e7fe      	b.n	8001638 <NMI_Handler+0x4>

0800163a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800163a:	b480      	push	{r7}
 800163c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800163e:	e7fe      	b.n	800163e <HardFault_Handler+0x4>

08001640 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001644:	e7fe      	b.n	8001644 <MemManage_Handler+0x4>

08001646 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001646:	b480      	push	{r7}
 8001648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800164a:	e7fe      	b.n	800164a <BusFault_Handler+0x4>

0800164c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001650:	e7fe      	b.n	8001650 <UsageFault_Handler+0x4>

08001652 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001652:	b480      	push	{r7}
 8001654:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001664:	4802      	ldr	r0, [pc, #8]	; (8001670 <TIM6_DAC_IRQHandler+0x10>)
 8001666:	f002 f84f 	bl	8003708 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	2000054c 	.word	0x2000054c

08001674 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b086      	sub	sp, #24
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800167c:	4a14      	ldr	r2, [pc, #80]	; (80016d0 <_sbrk+0x5c>)
 800167e:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <_sbrk+0x60>)
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001688:	4b13      	ldr	r3, [pc, #76]	; (80016d8 <_sbrk+0x64>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d102      	bne.n	8001696 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001690:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <_sbrk+0x64>)
 8001692:	4a12      	ldr	r2, [pc, #72]	; (80016dc <_sbrk+0x68>)
 8001694:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001696:	4b10      	ldr	r3, [pc, #64]	; (80016d8 <_sbrk+0x64>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4413      	add	r3, r2
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d207      	bcs.n	80016b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016a4:	f005 fc50 	bl	8006f48 <__errno>
 80016a8:	4603      	mov	r3, r0
 80016aa:	220c      	movs	r2, #12
 80016ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ae:	f04f 33ff 	mov.w	r3, #4294967295
 80016b2:	e009      	b.n	80016c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016b4:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <_sbrk+0x64>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ba:	4b07      	ldr	r3, [pc, #28]	; (80016d8 <_sbrk+0x64>)
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4413      	add	r3, r2
 80016c2:	4a05      	ldr	r2, [pc, #20]	; (80016d8 <_sbrk+0x64>)
 80016c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016c6:	68fb      	ldr	r3, [r7, #12]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20020000 	.word	0x20020000
 80016d4:	00000400 	.word	0x00000400
 80016d8:	20000594 	.word	0x20000594
 80016dc:	200050d0 	.word	0x200050d0

080016e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016e4:	4b06      	ldr	r3, [pc, #24]	; (8001700 <SystemInit+0x20>)
 80016e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016ea:	4a05      	ldr	r2, [pc, #20]	; (8001700 <SystemInit+0x20>)
 80016ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	e000ed00 	.word	0xe000ed00

08001704 <Reset_Handler>:
 8001704:	f8df d034 	ldr.w	sp, [pc, #52]	; 800173c <LoopFillZerobss+0xe>
 8001708:	f7ff ffea 	bl	80016e0 <SystemInit>
 800170c:	480c      	ldr	r0, [pc, #48]	; (8001740 <LoopFillZerobss+0x12>)
 800170e:	490d      	ldr	r1, [pc, #52]	; (8001744 <LoopFillZerobss+0x16>)
 8001710:	4a0d      	ldr	r2, [pc, #52]	; (8001748 <LoopFillZerobss+0x1a>)
 8001712:	2300      	movs	r3, #0
 8001714:	e002      	b.n	800171c <LoopCopyDataInit>

08001716 <CopyDataInit>:
 8001716:	58d4      	ldr	r4, [r2, r3]
 8001718:	50c4      	str	r4, [r0, r3]
 800171a:	3304      	adds	r3, #4

0800171c <LoopCopyDataInit>:
 800171c:	18c4      	adds	r4, r0, r3
 800171e:	428c      	cmp	r4, r1
 8001720:	d3f9      	bcc.n	8001716 <CopyDataInit>
 8001722:	4a0a      	ldr	r2, [pc, #40]	; (800174c <LoopFillZerobss+0x1e>)
 8001724:	4c0a      	ldr	r4, [pc, #40]	; (8001750 <LoopFillZerobss+0x22>)
 8001726:	2300      	movs	r3, #0
 8001728:	e001      	b.n	800172e <LoopFillZerobss>

0800172a <FillZerobss>:
 800172a:	6013      	str	r3, [r2, #0]
 800172c:	3204      	adds	r2, #4

0800172e <LoopFillZerobss>:
 800172e:	42a2      	cmp	r2, r4
 8001730:	d3fb      	bcc.n	800172a <FillZerobss>
 8001732:	f005 fc0f 	bl	8006f54 <__libc_init_array>
 8001736:	f7ff f8f5 	bl	8000924 <main>
 800173a:	4770      	bx	lr
 800173c:	20020000 	.word	0x20020000
 8001740:	20000000 	.word	0x20000000
 8001744:	20000070 	.word	0x20000070
 8001748:	08008708 	.word	0x08008708
 800174c:	20000070 	.word	0x20000070
 8001750:	200050cc 	.word	0x200050cc

08001754 <ADC_IRQHandler>:
 8001754:	e7fe      	b.n	8001754 <ADC_IRQHandler>
	...

08001758 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800175c:	4b0e      	ldr	r3, [pc, #56]	; (8001798 <HAL_Init+0x40>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a0d      	ldr	r2, [pc, #52]	; (8001798 <HAL_Init+0x40>)
 8001762:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001766:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001768:	4b0b      	ldr	r3, [pc, #44]	; (8001798 <HAL_Init+0x40>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a0a      	ldr	r2, [pc, #40]	; (8001798 <HAL_Init+0x40>)
 800176e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001772:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001774:	4b08      	ldr	r3, [pc, #32]	; (8001798 <HAL_Init+0x40>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a07      	ldr	r2, [pc, #28]	; (8001798 <HAL_Init+0x40>)
 800177a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800177e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001780:	2003      	movs	r0, #3
 8001782:	f000 f8fc 	bl	800197e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001786:	200f      	movs	r0, #15
 8001788:	f7ff fed8 	bl	800153c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800178c:	f7ff fe1a 	bl	80013c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001790:	2300      	movs	r3, #0
}
 8001792:	4618      	mov	r0, r3
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40023c00 	.word	0x40023c00

0800179c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017a0:	4b06      	ldr	r3, [pc, #24]	; (80017bc <HAL_IncTick+0x20>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	461a      	mov	r2, r3
 80017a6:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <HAL_IncTick+0x24>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4413      	add	r3, r2
 80017ac:	4a04      	ldr	r2, [pc, #16]	; (80017c0 <HAL_IncTick+0x24>)
 80017ae:	6013      	str	r3, [r2, #0]
}
 80017b0:	bf00      	nop
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	20000018 	.word	0x20000018
 80017c0:	20000598 	.word	0x20000598

080017c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  return uwTick;
 80017c8:	4b03      	ldr	r3, [pc, #12]	; (80017d8 <HAL_GetTick+0x14>)
 80017ca:	681b      	ldr	r3, [r3, #0]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	20000598 	.word	0x20000598

080017dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017e4:	f7ff ffee 	bl	80017c4 <HAL_GetTick>
 80017e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017f4:	d005      	beq.n	8001802 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017f6:	4b0a      	ldr	r3, [pc, #40]	; (8001820 <HAL_Delay+0x44>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	461a      	mov	r2, r3
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	4413      	add	r3, r2
 8001800:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001802:	bf00      	nop
 8001804:	f7ff ffde 	bl	80017c4 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	429a      	cmp	r2, r3
 8001812:	d8f7      	bhi.n	8001804 <HAL_Delay+0x28>
  {
  }
}
 8001814:	bf00      	nop
 8001816:	bf00      	nop
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	20000018 	.word	0x20000018

08001824 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f003 0307 	and.w	r3, r3, #7
 8001832:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001834:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <__NVIC_SetPriorityGrouping+0x44>)
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800183a:	68ba      	ldr	r2, [r7, #8]
 800183c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001840:	4013      	ands	r3, r2
 8001842:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800184c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001850:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001854:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001856:	4a04      	ldr	r2, [pc, #16]	; (8001868 <__NVIC_SetPriorityGrouping+0x44>)
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	60d3      	str	r3, [r2, #12]
}
 800185c:	bf00      	nop
 800185e:	3714      	adds	r7, #20
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	e000ed00 	.word	0xe000ed00

0800186c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001870:	4b04      	ldr	r3, [pc, #16]	; (8001884 <__NVIC_GetPriorityGrouping+0x18>)
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	0a1b      	lsrs	r3, r3, #8
 8001876:	f003 0307 	and.w	r3, r3, #7
}
 800187a:	4618      	mov	r0, r3
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	e000ed00 	.word	0xe000ed00

08001888 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001896:	2b00      	cmp	r3, #0
 8001898:	db0b      	blt.n	80018b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800189a:	79fb      	ldrb	r3, [r7, #7]
 800189c:	f003 021f 	and.w	r2, r3, #31
 80018a0:	4907      	ldr	r1, [pc, #28]	; (80018c0 <__NVIC_EnableIRQ+0x38>)
 80018a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a6:	095b      	lsrs	r3, r3, #5
 80018a8:	2001      	movs	r0, #1
 80018aa:	fa00 f202 	lsl.w	r2, r0, r2
 80018ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018b2:	bf00      	nop
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	e000e100 	.word	0xe000e100

080018c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	6039      	str	r1, [r7, #0]
 80018ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	db0a      	blt.n	80018ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	b2da      	uxtb	r2, r3
 80018dc:	490c      	ldr	r1, [pc, #48]	; (8001910 <__NVIC_SetPriority+0x4c>)
 80018de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e2:	0112      	lsls	r2, r2, #4
 80018e4:	b2d2      	uxtb	r2, r2
 80018e6:	440b      	add	r3, r1
 80018e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018ec:	e00a      	b.n	8001904 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	b2da      	uxtb	r2, r3
 80018f2:	4908      	ldr	r1, [pc, #32]	; (8001914 <__NVIC_SetPriority+0x50>)
 80018f4:	79fb      	ldrb	r3, [r7, #7]
 80018f6:	f003 030f 	and.w	r3, r3, #15
 80018fa:	3b04      	subs	r3, #4
 80018fc:	0112      	lsls	r2, r2, #4
 80018fe:	b2d2      	uxtb	r2, r2
 8001900:	440b      	add	r3, r1
 8001902:	761a      	strb	r2, [r3, #24]
}
 8001904:	bf00      	nop
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	e000e100 	.word	0xe000e100
 8001914:	e000ed00 	.word	0xe000ed00

08001918 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001918:	b480      	push	{r7}
 800191a:	b089      	sub	sp, #36	; 0x24
 800191c:	af00      	add	r7, sp, #0
 800191e:	60f8      	str	r0, [r7, #12]
 8001920:	60b9      	str	r1, [r7, #8]
 8001922:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	f003 0307 	and.w	r3, r3, #7
 800192a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	f1c3 0307 	rsb	r3, r3, #7
 8001932:	2b04      	cmp	r3, #4
 8001934:	bf28      	it	cs
 8001936:	2304      	movcs	r3, #4
 8001938:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	3304      	adds	r3, #4
 800193e:	2b06      	cmp	r3, #6
 8001940:	d902      	bls.n	8001948 <NVIC_EncodePriority+0x30>
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	3b03      	subs	r3, #3
 8001946:	e000      	b.n	800194a <NVIC_EncodePriority+0x32>
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800194c:	f04f 32ff 	mov.w	r2, #4294967295
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	fa02 f303 	lsl.w	r3, r2, r3
 8001956:	43da      	mvns	r2, r3
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	401a      	ands	r2, r3
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001960:	f04f 31ff 	mov.w	r1, #4294967295
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	fa01 f303 	lsl.w	r3, r1, r3
 800196a:	43d9      	mvns	r1, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001970:	4313      	orrs	r3, r2
         );
}
 8001972:	4618      	mov	r0, r3
 8001974:	3724      	adds	r7, #36	; 0x24
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr

0800197e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b082      	sub	sp, #8
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f7ff ff4c 	bl	8001824 <__NVIC_SetPriorityGrouping>
}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
 80019a0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019a6:	f7ff ff61 	bl	800186c <__NVIC_GetPriorityGrouping>
 80019aa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	68b9      	ldr	r1, [r7, #8]
 80019b0:	6978      	ldr	r0, [r7, #20]
 80019b2:	f7ff ffb1 	bl	8001918 <NVIC_EncodePriority>
 80019b6:	4602      	mov	r2, r0
 80019b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019bc:	4611      	mov	r1, r2
 80019be:	4618      	mov	r0, r3
 80019c0:	f7ff ff80 	bl	80018c4 <__NVIC_SetPriority>
}
 80019c4:	bf00      	nop
 80019c6:	3718      	adds	r7, #24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7ff ff54 	bl	8001888 <__NVIC_EnableIRQ>
}
 80019e0:	bf00      	nop
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b089      	sub	sp, #36	; 0x24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019f2:	2300      	movs	r3, #0
 80019f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019f6:	2300      	movs	r3, #0
 80019f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019fe:	2300      	movs	r3, #0
 8001a00:	61fb      	str	r3, [r7, #28]
 8001a02:	e165      	b.n	8001cd0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a04:	2201      	movs	r2, #1
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	697a      	ldr	r2, [r7, #20]
 8001a14:	4013      	ands	r3, r2
 8001a16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	f040 8154 	bne.w	8001cca <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f003 0303 	and.w	r3, r3, #3
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d005      	beq.n	8001a3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d130      	bne.n	8001a9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	2203      	movs	r2, #3
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	43db      	mvns	r3, r3
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	4013      	ands	r3, r2
 8001a50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	68da      	ldr	r2, [r3, #12]
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	69ba      	ldr	r2, [r7, #24]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a70:	2201      	movs	r2, #1
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	091b      	lsrs	r3, r3, #4
 8001a86:	f003 0201 	and.w	r2, r3, #1
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f003 0303 	and.w	r3, r3, #3
 8001aa4:	2b03      	cmp	r3, #3
 8001aa6:	d017      	beq.n	8001ad8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	2203      	movs	r2, #3
 8001ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab8:	43db      	mvns	r3, r3
 8001aba:	69ba      	ldr	r2, [r7, #24]
 8001abc:	4013      	ands	r3, r2
 8001abe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	689a      	ldr	r2, [r3, #8]
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	69ba      	ldr	r2, [r7, #24]
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f003 0303 	and.w	r3, r3, #3
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d123      	bne.n	8001b2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	08da      	lsrs	r2, r3, #3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	3208      	adds	r2, #8
 8001aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001af0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	f003 0307 	and.w	r3, r3, #7
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	220f      	movs	r2, #15
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	43db      	mvns	r3, r3
 8001b02:	69ba      	ldr	r2, [r7, #24]
 8001b04:	4013      	ands	r3, r2
 8001b06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	691a      	ldr	r2, [r3, #16]
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	f003 0307 	and.w	r3, r3, #7
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	69ba      	ldr	r2, [r7, #24]
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	08da      	lsrs	r2, r3, #3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	3208      	adds	r2, #8
 8001b26:	69b9      	ldr	r1, [r7, #24]
 8001b28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	2203      	movs	r2, #3
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	43db      	mvns	r3, r3
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	4013      	ands	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f003 0203 	and.w	r2, r3, #3
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	f000 80ae 	beq.w	8001cca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60fb      	str	r3, [r7, #12]
 8001b72:	4b5d      	ldr	r3, [pc, #372]	; (8001ce8 <HAL_GPIO_Init+0x300>)
 8001b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b76:	4a5c      	ldr	r2, [pc, #368]	; (8001ce8 <HAL_GPIO_Init+0x300>)
 8001b78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b7c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b7e:	4b5a      	ldr	r3, [pc, #360]	; (8001ce8 <HAL_GPIO_Init+0x300>)
 8001b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b8a:	4a58      	ldr	r2, [pc, #352]	; (8001cec <HAL_GPIO_Init+0x304>)
 8001b8c:	69fb      	ldr	r3, [r7, #28]
 8001b8e:	089b      	lsrs	r3, r3, #2
 8001b90:	3302      	adds	r3, #2
 8001b92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	f003 0303 	and.w	r3, r3, #3
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	220f      	movs	r2, #15
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43db      	mvns	r3, r3
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	4013      	ands	r3, r2
 8001bac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a4f      	ldr	r2, [pc, #316]	; (8001cf0 <HAL_GPIO_Init+0x308>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d025      	beq.n	8001c02 <HAL_GPIO_Init+0x21a>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a4e      	ldr	r2, [pc, #312]	; (8001cf4 <HAL_GPIO_Init+0x30c>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d01f      	beq.n	8001bfe <HAL_GPIO_Init+0x216>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a4d      	ldr	r2, [pc, #308]	; (8001cf8 <HAL_GPIO_Init+0x310>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d019      	beq.n	8001bfa <HAL_GPIO_Init+0x212>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a4c      	ldr	r2, [pc, #304]	; (8001cfc <HAL_GPIO_Init+0x314>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d013      	beq.n	8001bf6 <HAL_GPIO_Init+0x20e>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a4b      	ldr	r2, [pc, #300]	; (8001d00 <HAL_GPIO_Init+0x318>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d00d      	beq.n	8001bf2 <HAL_GPIO_Init+0x20a>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a4a      	ldr	r2, [pc, #296]	; (8001d04 <HAL_GPIO_Init+0x31c>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d007      	beq.n	8001bee <HAL_GPIO_Init+0x206>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a49      	ldr	r2, [pc, #292]	; (8001d08 <HAL_GPIO_Init+0x320>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d101      	bne.n	8001bea <HAL_GPIO_Init+0x202>
 8001be6:	2306      	movs	r3, #6
 8001be8:	e00c      	b.n	8001c04 <HAL_GPIO_Init+0x21c>
 8001bea:	2307      	movs	r3, #7
 8001bec:	e00a      	b.n	8001c04 <HAL_GPIO_Init+0x21c>
 8001bee:	2305      	movs	r3, #5
 8001bf0:	e008      	b.n	8001c04 <HAL_GPIO_Init+0x21c>
 8001bf2:	2304      	movs	r3, #4
 8001bf4:	e006      	b.n	8001c04 <HAL_GPIO_Init+0x21c>
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e004      	b.n	8001c04 <HAL_GPIO_Init+0x21c>
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	e002      	b.n	8001c04 <HAL_GPIO_Init+0x21c>
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e000      	b.n	8001c04 <HAL_GPIO_Init+0x21c>
 8001c02:	2300      	movs	r3, #0
 8001c04:	69fa      	ldr	r2, [r7, #28]
 8001c06:	f002 0203 	and.w	r2, r2, #3
 8001c0a:	0092      	lsls	r2, r2, #2
 8001c0c:	4093      	lsls	r3, r2
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c14:	4935      	ldr	r1, [pc, #212]	; (8001cec <HAL_GPIO_Init+0x304>)
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	089b      	lsrs	r3, r3, #2
 8001c1a:	3302      	adds	r3, #2
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c22:	4b3a      	ldr	r3, [pc, #232]	; (8001d0c <HAL_GPIO_Init+0x324>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	43db      	mvns	r3, r3
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	4013      	ands	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c46:	4a31      	ldr	r2, [pc, #196]	; (8001d0c <HAL_GPIO_Init+0x324>)
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c4c:	4b2f      	ldr	r3, [pc, #188]	; (8001d0c <HAL_GPIO_Init+0x324>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	43db      	mvns	r3, r3
 8001c56:	69ba      	ldr	r2, [r7, #24]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d003      	beq.n	8001c70 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c70:	4a26      	ldr	r2, [pc, #152]	; (8001d0c <HAL_GPIO_Init+0x324>)
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c76:	4b25      	ldr	r3, [pc, #148]	; (8001d0c <HAL_GPIO_Init+0x324>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	43db      	mvns	r3, r3
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	4013      	ands	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d003      	beq.n	8001c9a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c9a:	4a1c      	ldr	r2, [pc, #112]	; (8001d0c <HAL_GPIO_Init+0x324>)
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <HAL_GPIO_Init+0x324>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4013      	ands	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d003      	beq.n	8001cc4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cc4:	4a11      	ldr	r2, [pc, #68]	; (8001d0c <HAL_GPIO_Init+0x324>)
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	61fb      	str	r3, [r7, #28]
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	2b0f      	cmp	r3, #15
 8001cd4:	f67f ae96 	bls.w	8001a04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cd8:	bf00      	nop
 8001cda:	bf00      	nop
 8001cdc:	3724      	adds	r7, #36	; 0x24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40013800 	.word	0x40013800
 8001cf0:	40020000 	.word	0x40020000
 8001cf4:	40020400 	.word	0x40020400
 8001cf8:	40020800 	.word	0x40020800
 8001cfc:	40020c00 	.word	0x40020c00
 8001d00:	40021000 	.word	0x40021000
 8001d04:	40021400 	.word	0x40021400
 8001d08:	40021800 	.word	0x40021800
 8001d0c:	40013c00 	.word	0x40013c00

08001d10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	460b      	mov	r3, r1
 8001d1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	691a      	ldr	r2, [r3, #16]
 8001d20:	887b      	ldrh	r3, [r7, #2]
 8001d22:	4013      	ands	r3, r2
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d002      	beq.n	8001d2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	73fb      	strb	r3, [r7, #15]
 8001d2c:	e001      	b.n	8001d32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3714      	adds	r7, #20
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	460b      	mov	r3, r1
 8001d4a:	807b      	strh	r3, [r7, #2]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d50:	787b      	ldrb	r3, [r7, #1]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d56:	887a      	ldrh	r2, [r7, #2]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d5c:	e003      	b.n	8001d66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d5e:	887b      	ldrh	r3, [r7, #2]
 8001d60:	041a      	lsls	r2, r3, #16
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	619a      	str	r2, [r3, #24]
}
 8001d66:	bf00      	nop
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d72:	b480      	push	{r7}
 8001d74:	b085      	sub	sp, #20
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d84:	887a      	ldrh	r2, [r7, #2]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	041a      	lsls	r2, r3, #16
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	43d9      	mvns	r1, r3
 8001d90:	887b      	ldrh	r3, [r7, #2]
 8001d92:	400b      	ands	r3, r1
 8001d94:	431a      	orrs	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	619a      	str	r2, [r3, #24]
}
 8001d9a:	bf00      	nop
 8001d9c:	3714      	adds	r7, #20
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
	...

08001da8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d101      	bne.n	8001dba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e12b      	b.n	8002012 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d106      	bne.n	8001dd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f7ff fb24 	bl	800141c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2224      	movs	r2, #36	; 0x24
 8001dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f022 0201 	bic.w	r2, r2, #1
 8001dea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001dfa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e0c:	f000 fe8a 	bl	8002b24 <HAL_RCC_GetPCLK1Freq>
 8001e10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	4a81      	ldr	r2, [pc, #516]	; (800201c <HAL_I2C_Init+0x274>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d807      	bhi.n	8001e2c <HAL_I2C_Init+0x84>
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	4a80      	ldr	r2, [pc, #512]	; (8002020 <HAL_I2C_Init+0x278>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	bf94      	ite	ls
 8001e24:	2301      	movls	r3, #1
 8001e26:	2300      	movhi	r3, #0
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	e006      	b.n	8001e3a <HAL_I2C_Init+0x92>
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	4a7d      	ldr	r2, [pc, #500]	; (8002024 <HAL_I2C_Init+0x27c>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	bf94      	ite	ls
 8001e34:	2301      	movls	r3, #1
 8001e36:	2300      	movhi	r3, #0
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e0e7      	b.n	8002012 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	4a78      	ldr	r2, [pc, #480]	; (8002028 <HAL_I2C_Init+0x280>)
 8001e46:	fba2 2303 	umull	r2, r3, r2, r3
 8001e4a:	0c9b      	lsrs	r3, r3, #18
 8001e4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	68ba      	ldr	r2, [r7, #8]
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	6a1b      	ldr	r3, [r3, #32]
 8001e68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	4a6a      	ldr	r2, [pc, #424]	; (800201c <HAL_I2C_Init+0x274>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d802      	bhi.n	8001e7c <HAL_I2C_Init+0xd4>
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	e009      	b.n	8001e90 <HAL_I2C_Init+0xe8>
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001e82:	fb02 f303 	mul.w	r3, r2, r3
 8001e86:	4a69      	ldr	r2, [pc, #420]	; (800202c <HAL_I2C_Init+0x284>)
 8001e88:	fba2 2303 	umull	r2, r3, r2, r3
 8001e8c:	099b      	lsrs	r3, r3, #6
 8001e8e:	3301      	adds	r3, #1
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	6812      	ldr	r2, [r2, #0]
 8001e94:	430b      	orrs	r3, r1
 8001e96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001ea2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	495c      	ldr	r1, [pc, #368]	; (800201c <HAL_I2C_Init+0x274>)
 8001eac:	428b      	cmp	r3, r1
 8001eae:	d819      	bhi.n	8001ee4 <HAL_I2C_Init+0x13c>
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	1e59      	subs	r1, r3, #1
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ebe:	1c59      	adds	r1, r3, #1
 8001ec0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001ec4:	400b      	ands	r3, r1
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d00a      	beq.n	8001ee0 <HAL_I2C_Init+0x138>
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	1e59      	subs	r1, r3, #1
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ed8:	3301      	adds	r3, #1
 8001eda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ede:	e051      	b.n	8001f84 <HAL_I2C_Init+0x1dc>
 8001ee0:	2304      	movs	r3, #4
 8001ee2:	e04f      	b.n	8001f84 <HAL_I2C_Init+0x1dc>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d111      	bne.n	8001f10 <HAL_I2C_Init+0x168>
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	1e58      	subs	r0, r3, #1
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6859      	ldr	r1, [r3, #4]
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	440b      	add	r3, r1
 8001efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8001efe:	3301      	adds	r3, #1
 8001f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	bf0c      	ite	eq
 8001f08:	2301      	moveq	r3, #1
 8001f0a:	2300      	movne	r3, #0
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	e012      	b.n	8001f36 <HAL_I2C_Init+0x18e>
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	1e58      	subs	r0, r3, #1
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6859      	ldr	r1, [r3, #4]
 8001f18:	460b      	mov	r3, r1
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	440b      	add	r3, r1
 8001f1e:	0099      	lsls	r1, r3, #2
 8001f20:	440b      	add	r3, r1
 8001f22:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f26:	3301      	adds	r3, #1
 8001f28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	bf0c      	ite	eq
 8001f30:	2301      	moveq	r3, #1
 8001f32:	2300      	movne	r3, #0
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <HAL_I2C_Init+0x196>
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e022      	b.n	8001f84 <HAL_I2C_Init+0x1dc>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d10e      	bne.n	8001f64 <HAL_I2C_Init+0x1bc>
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	1e58      	subs	r0, r3, #1
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6859      	ldr	r1, [r3, #4]
 8001f4e:	460b      	mov	r3, r1
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	440b      	add	r3, r1
 8001f54:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f58:	3301      	adds	r3, #1
 8001f5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f62:	e00f      	b.n	8001f84 <HAL_I2C_Init+0x1dc>
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	1e58      	subs	r0, r3, #1
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6859      	ldr	r1, [r3, #4]
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	440b      	add	r3, r1
 8001f72:	0099      	lsls	r1, r3, #2
 8001f74:	440b      	add	r3, r1
 8001f76:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f80:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	6809      	ldr	r1, [r1, #0]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	69da      	ldr	r2, [r3, #28]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a1b      	ldr	r3, [r3, #32]
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001fb2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	6911      	ldr	r1, [r2, #16]
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	68d2      	ldr	r2, [r2, #12]
 8001fbe:	4311      	orrs	r1, r2
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6812      	ldr	r2, [r2, #0]
 8001fc4:	430b      	orrs	r3, r1
 8001fc6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	695a      	ldr	r2, [r3, #20]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f042 0201 	orr.w	r2, r2, #1
 8001ff2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2220      	movs	r2, #32
 8001ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	000186a0 	.word	0x000186a0
 8002020:	001e847f 	.word	0x001e847f
 8002024:	003d08ff 	.word	0x003d08ff
 8002028:	431bde83 	.word	0x431bde83
 800202c:	10624dd3 	.word	0x10624dd3

08002030 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b088      	sub	sp, #32
 8002034:	af02      	add	r7, sp, #8
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	607a      	str	r2, [r7, #4]
 800203a:	461a      	mov	r2, r3
 800203c:	460b      	mov	r3, r1
 800203e:	817b      	strh	r3, [r7, #10]
 8002040:	4613      	mov	r3, r2
 8002042:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002044:	f7ff fbbe 	bl	80017c4 <HAL_GetTick>
 8002048:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002050:	b2db      	uxtb	r3, r3
 8002052:	2b20      	cmp	r3, #32
 8002054:	f040 80e0 	bne.w	8002218 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	2319      	movs	r3, #25
 800205e:	2201      	movs	r2, #1
 8002060:	4970      	ldr	r1, [pc, #448]	; (8002224 <HAL_I2C_Master_Transmit+0x1f4>)
 8002062:	68f8      	ldr	r0, [r7, #12]
 8002064:	f000 fa92 	bl	800258c <I2C_WaitOnFlagUntilTimeout>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800206e:	2302      	movs	r3, #2
 8002070:	e0d3      	b.n	800221a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002078:	2b01      	cmp	r3, #1
 800207a:	d101      	bne.n	8002080 <HAL_I2C_Master_Transmit+0x50>
 800207c:	2302      	movs	r3, #2
 800207e:	e0cc      	b.n	800221a <HAL_I2C_Master_Transmit+0x1ea>
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	2b01      	cmp	r3, #1
 8002094:	d007      	beq.n	80020a6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f042 0201 	orr.w	r2, r2, #1
 80020a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2221      	movs	r2, #33	; 0x21
 80020ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2210      	movs	r2, #16
 80020c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2200      	movs	r2, #0
 80020ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	893a      	ldrh	r2, [r7, #8]
 80020d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020dc:	b29a      	uxth	r2, r3
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	4a50      	ldr	r2, [pc, #320]	; (8002228 <HAL_I2C_Master_Transmit+0x1f8>)
 80020e6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80020e8:	8979      	ldrh	r1, [r7, #10]
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	6a3a      	ldr	r2, [r7, #32]
 80020ee:	68f8      	ldr	r0, [r7, #12]
 80020f0:	f000 f9ca 	bl	8002488 <I2C_MasterRequestWrite>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e08d      	b.n	800221a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020fe:	2300      	movs	r3, #0
 8002100:	613b      	str	r3, [r7, #16]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	695b      	ldr	r3, [r3, #20]
 8002108:	613b      	str	r3, [r7, #16]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	613b      	str	r3, [r7, #16]
 8002112:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002114:	e066      	b.n	80021e4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002116:	697a      	ldr	r2, [r7, #20]
 8002118:	6a39      	ldr	r1, [r7, #32]
 800211a:	68f8      	ldr	r0, [r7, #12]
 800211c:	f000 fb50 	bl	80027c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d00d      	beq.n	8002142 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212a:	2b04      	cmp	r3, #4
 800212c:	d107      	bne.n	800213e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800213c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e06b      	b.n	800221a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002146:	781a      	ldrb	r2, [r3, #0]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002152:	1c5a      	adds	r2, r3, #1
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800215c:	b29b      	uxth	r3, r3
 800215e:	3b01      	subs	r3, #1
 8002160:	b29a      	uxth	r2, r3
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800216a:	3b01      	subs	r3, #1
 800216c:	b29a      	uxth	r2, r3
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	695b      	ldr	r3, [r3, #20]
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	2b04      	cmp	r3, #4
 800217e:	d11b      	bne.n	80021b8 <HAL_I2C_Master_Transmit+0x188>
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002184:	2b00      	cmp	r3, #0
 8002186:	d017      	beq.n	80021b8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218c:	781a      	ldrb	r2, [r3, #0]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002198:	1c5a      	adds	r2, r3, #1
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	3b01      	subs	r3, #1
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021b0:	3b01      	subs	r3, #1
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021b8:	697a      	ldr	r2, [r7, #20]
 80021ba:	6a39      	ldr	r1, [r7, #32]
 80021bc:	68f8      	ldr	r0, [r7, #12]
 80021be:	f000 fb47 	bl	8002850 <I2C_WaitOnBTFFlagUntilTimeout>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d00d      	beq.n	80021e4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021cc:	2b04      	cmp	r3, #4
 80021ce:	d107      	bne.n	80021e0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021de:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	e01a      	b.n	800221a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d194      	bne.n	8002116 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2220      	movs	r2, #32
 8002200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2200      	movs	r2, #0
 8002208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2200      	movs	r2, #0
 8002210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002214:	2300      	movs	r3, #0
 8002216:	e000      	b.n	800221a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002218:	2302      	movs	r3, #2
  }
}
 800221a:	4618      	mov	r0, r3
 800221c:	3718      	adds	r7, #24
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	00100002 	.word	0x00100002
 8002228:	ffff0000 	.word	0xffff0000

0800222c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08a      	sub	sp, #40	; 0x28
 8002230:	af02      	add	r7, sp, #8
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	607a      	str	r2, [r7, #4]
 8002236:	603b      	str	r3, [r7, #0]
 8002238:	460b      	mov	r3, r1
 800223a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800223c:	f7ff fac2 	bl	80017c4 <HAL_GetTick>
 8002240:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002242:	2300      	movs	r3, #0
 8002244:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b20      	cmp	r3, #32
 8002250:	f040 8111 	bne.w	8002476 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	2319      	movs	r3, #25
 800225a:	2201      	movs	r2, #1
 800225c:	4988      	ldr	r1, [pc, #544]	; (8002480 <HAL_I2C_IsDeviceReady+0x254>)
 800225e:	68f8      	ldr	r0, [r7, #12]
 8002260:	f000 f994 	bl	800258c <I2C_WaitOnFlagUntilTimeout>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800226a:	2302      	movs	r3, #2
 800226c:	e104      	b.n	8002478 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002274:	2b01      	cmp	r3, #1
 8002276:	d101      	bne.n	800227c <HAL_I2C_IsDeviceReady+0x50>
 8002278:	2302      	movs	r3, #2
 800227a:	e0fd      	b.n	8002478 <HAL_I2C_IsDeviceReady+0x24c>
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2201      	movs	r2, #1
 8002280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	2b01      	cmp	r3, #1
 8002290:	d007      	beq.n	80022a2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f042 0201 	orr.w	r2, r2, #1
 80022a0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2224      	movs	r2, #36	; 0x24
 80022b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2200      	movs	r2, #0
 80022be:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	4a70      	ldr	r2, [pc, #448]	; (8002484 <HAL_I2C_IsDeviceReady+0x258>)
 80022c4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022d4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	9300      	str	r3, [sp, #0]
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	2200      	movs	r2, #0
 80022de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80022e2:	68f8      	ldr	r0, [r7, #12]
 80022e4:	f000 f952 	bl	800258c <I2C_WaitOnFlagUntilTimeout>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d00d      	beq.n	800230a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022fc:	d103      	bne.n	8002306 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002304:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e0b6      	b.n	8002478 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800230a:	897b      	ldrh	r3, [r7, #10]
 800230c:	b2db      	uxtb	r3, r3
 800230e:	461a      	mov	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002318:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800231a:	f7ff fa53 	bl	80017c4 <HAL_GetTick>
 800231e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	695b      	ldr	r3, [r3, #20]
 8002326:	f003 0302 	and.w	r3, r3, #2
 800232a:	2b02      	cmp	r3, #2
 800232c:	bf0c      	ite	eq
 800232e:	2301      	moveq	r3, #1
 8002330:	2300      	movne	r3, #0
 8002332:	b2db      	uxtb	r3, r3
 8002334:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	695b      	ldr	r3, [r3, #20]
 800233c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002340:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002344:	bf0c      	ite	eq
 8002346:	2301      	moveq	r3, #1
 8002348:	2300      	movne	r3, #0
 800234a:	b2db      	uxtb	r3, r3
 800234c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800234e:	e025      	b.n	800239c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002350:	f7ff fa38 	bl	80017c4 <HAL_GetTick>
 8002354:	4602      	mov	r2, r0
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	429a      	cmp	r2, r3
 800235e:	d302      	bcc.n	8002366 <HAL_I2C_IsDeviceReady+0x13a>
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d103      	bne.n	800236e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	22a0      	movs	r2, #160	; 0xa0
 800236a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	695b      	ldr	r3, [r3, #20]
 8002374:	f003 0302 	and.w	r3, r3, #2
 8002378:	2b02      	cmp	r3, #2
 800237a:	bf0c      	ite	eq
 800237c:	2301      	moveq	r3, #1
 800237e:	2300      	movne	r3, #0
 8002380:	b2db      	uxtb	r3, r3
 8002382:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800238e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002392:	bf0c      	ite	eq
 8002394:	2301      	moveq	r3, #1
 8002396:	2300      	movne	r3, #0
 8002398:	b2db      	uxtb	r3, r3
 800239a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	2ba0      	cmp	r3, #160	; 0xa0
 80023a6:	d005      	beq.n	80023b4 <HAL_I2C_IsDeviceReady+0x188>
 80023a8:	7dfb      	ldrb	r3, [r7, #23]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d102      	bne.n	80023b4 <HAL_I2C_IsDeviceReady+0x188>
 80023ae:	7dbb      	ldrb	r3, [r7, #22]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d0cd      	beq.n	8002350 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2220      	movs	r2, #32
 80023b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	695b      	ldr	r3, [r3, #20]
 80023c2:	f003 0302 	and.w	r3, r3, #2
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d129      	bne.n	800241e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023d8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023da:	2300      	movs	r3, #0
 80023dc:	613b      	str	r3, [r7, #16]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	695b      	ldr	r3, [r3, #20]
 80023e4:	613b      	str	r3, [r7, #16]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	699b      	ldr	r3, [r3, #24]
 80023ec:	613b      	str	r3, [r7, #16]
 80023ee:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	2319      	movs	r3, #25
 80023f6:	2201      	movs	r2, #1
 80023f8:	4921      	ldr	r1, [pc, #132]	; (8002480 <HAL_I2C_IsDeviceReady+0x254>)
 80023fa:	68f8      	ldr	r0, [r7, #12]
 80023fc:	f000 f8c6 	bl	800258c <I2C_WaitOnFlagUntilTimeout>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e036      	b.n	8002478 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2220      	movs	r2, #32
 800240e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2200      	movs	r2, #0
 8002416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800241a:	2300      	movs	r3, #0
 800241c:	e02c      	b.n	8002478 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800242c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002436:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	2319      	movs	r3, #25
 800243e:	2201      	movs	r2, #1
 8002440:	490f      	ldr	r1, [pc, #60]	; (8002480 <HAL_I2C_IsDeviceReady+0x254>)
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	f000 f8a2 	bl	800258c <I2C_WaitOnFlagUntilTimeout>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e012      	b.n	8002478 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	3301      	adds	r3, #1
 8002456:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	429a      	cmp	r2, r3
 800245e:	f4ff af32 	bcc.w	80022c6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2220      	movs	r2, #32
 8002466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e000      	b.n	8002478 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002476:	2302      	movs	r3, #2
  }
}
 8002478:	4618      	mov	r0, r3
 800247a:	3720      	adds	r7, #32
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	00100002 	.word	0x00100002
 8002484:	ffff0000 	.word	0xffff0000

08002488 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b088      	sub	sp, #32
 800248c:	af02      	add	r7, sp, #8
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	607a      	str	r2, [r7, #4]
 8002492:	603b      	str	r3, [r7, #0]
 8002494:	460b      	mov	r3, r1
 8002496:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800249c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	2b08      	cmp	r3, #8
 80024a2:	d006      	beq.n	80024b2 <I2C_MasterRequestWrite+0x2a>
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d003      	beq.n	80024b2 <I2C_MasterRequestWrite+0x2a>
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80024b0:	d108      	bne.n	80024c4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024c0:	601a      	str	r2, [r3, #0]
 80024c2:	e00b      	b.n	80024dc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c8:	2b12      	cmp	r3, #18
 80024ca:	d107      	bne.n	80024dc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024da:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f000 f84f 	bl	800258c <I2C_WaitOnFlagUntilTimeout>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00d      	beq.n	8002510 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002502:	d103      	bne.n	800250c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f44f 7200 	mov.w	r2, #512	; 0x200
 800250a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e035      	b.n	800257c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	691b      	ldr	r3, [r3, #16]
 8002514:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002518:	d108      	bne.n	800252c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800251a:	897b      	ldrh	r3, [r7, #10]
 800251c:	b2db      	uxtb	r3, r3
 800251e:	461a      	mov	r2, r3
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002528:	611a      	str	r2, [r3, #16]
 800252a:	e01b      	b.n	8002564 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800252c:	897b      	ldrh	r3, [r7, #10]
 800252e:	11db      	asrs	r3, r3, #7
 8002530:	b2db      	uxtb	r3, r3
 8002532:	f003 0306 	and.w	r3, r3, #6
 8002536:	b2db      	uxtb	r3, r3
 8002538:	f063 030f 	orn	r3, r3, #15
 800253c:	b2da      	uxtb	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	490e      	ldr	r1, [pc, #56]	; (8002584 <I2C_MasterRequestWrite+0xfc>)
 800254a:	68f8      	ldr	r0, [r7, #12]
 800254c:	f000 f898 	bl	8002680 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e010      	b.n	800257c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800255a:	897b      	ldrh	r3, [r7, #10]
 800255c:	b2da      	uxtb	r2, r3
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	4907      	ldr	r1, [pc, #28]	; (8002588 <I2C_MasterRequestWrite+0x100>)
 800256a:	68f8      	ldr	r0, [r7, #12]
 800256c:	f000 f888 	bl	8002680 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e000      	b.n	800257c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800257a:	2300      	movs	r3, #0
}
 800257c:	4618      	mov	r0, r3
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	00010008 	.word	0x00010008
 8002588:	00010002 	.word	0x00010002

0800258c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	603b      	str	r3, [r7, #0]
 8002598:	4613      	mov	r3, r2
 800259a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800259c:	e048      	b.n	8002630 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a4:	d044      	beq.n	8002630 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025a6:	f7ff f90d 	bl	80017c4 <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	683a      	ldr	r2, [r7, #0]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d302      	bcc.n	80025bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d139      	bne.n	8002630 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	0c1b      	lsrs	r3, r3, #16
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d10d      	bne.n	80025e2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	695b      	ldr	r3, [r3, #20]
 80025cc:	43da      	mvns	r2, r3
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	4013      	ands	r3, r2
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	bf0c      	ite	eq
 80025d8:	2301      	moveq	r3, #1
 80025da:	2300      	movne	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	461a      	mov	r2, r3
 80025e0:	e00c      	b.n	80025fc <I2C_WaitOnFlagUntilTimeout+0x70>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	43da      	mvns	r2, r3
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	4013      	ands	r3, r2
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	bf0c      	ite	eq
 80025f4:	2301      	moveq	r3, #1
 80025f6:	2300      	movne	r3, #0
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	461a      	mov	r2, r3
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d116      	bne.n	8002630 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2200      	movs	r2, #0
 8002606:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2220      	movs	r2, #32
 800260c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261c:	f043 0220 	orr.w	r2, r3, #32
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2200      	movs	r2, #0
 8002628:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e023      	b.n	8002678 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	0c1b      	lsrs	r3, r3, #16
 8002634:	b2db      	uxtb	r3, r3
 8002636:	2b01      	cmp	r3, #1
 8002638:	d10d      	bne.n	8002656 <I2C_WaitOnFlagUntilTimeout+0xca>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	43da      	mvns	r2, r3
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	4013      	ands	r3, r2
 8002646:	b29b      	uxth	r3, r3
 8002648:	2b00      	cmp	r3, #0
 800264a:	bf0c      	ite	eq
 800264c:	2301      	moveq	r3, #1
 800264e:	2300      	movne	r3, #0
 8002650:	b2db      	uxtb	r3, r3
 8002652:	461a      	mov	r2, r3
 8002654:	e00c      	b.n	8002670 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	43da      	mvns	r2, r3
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	4013      	ands	r3, r2
 8002662:	b29b      	uxth	r3, r3
 8002664:	2b00      	cmp	r3, #0
 8002666:	bf0c      	ite	eq
 8002668:	2301      	moveq	r3, #1
 800266a:	2300      	movne	r3, #0
 800266c:	b2db      	uxtb	r3, r3
 800266e:	461a      	mov	r2, r3
 8002670:	79fb      	ldrb	r3, [r7, #7]
 8002672:	429a      	cmp	r2, r3
 8002674:	d093      	beq.n	800259e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	3710      	adds	r7, #16
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
 800268c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800268e:	e071      	b.n	8002774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800269a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800269e:	d123      	bne.n	80026e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026ae:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80026b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2220      	movs	r2, #32
 80026c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d4:	f043 0204 	orr.w	r2, r3, #4
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e067      	b.n	80027b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ee:	d041      	beq.n	8002774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026f0:	f7ff f868 	bl	80017c4 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d302      	bcc.n	8002706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d136      	bne.n	8002774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	0c1b      	lsrs	r3, r3, #16
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b01      	cmp	r3, #1
 800270e:	d10c      	bne.n	800272a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	43da      	mvns	r2, r3
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	4013      	ands	r3, r2
 800271c:	b29b      	uxth	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	bf14      	ite	ne
 8002722:	2301      	movne	r3, #1
 8002724:	2300      	moveq	r3, #0
 8002726:	b2db      	uxtb	r3, r3
 8002728:	e00b      	b.n	8002742 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	699b      	ldr	r3, [r3, #24]
 8002730:	43da      	mvns	r2, r3
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	4013      	ands	r3, r2
 8002736:	b29b      	uxth	r3, r3
 8002738:	2b00      	cmp	r3, #0
 800273a:	bf14      	ite	ne
 800273c:	2301      	movne	r3, #1
 800273e:	2300      	moveq	r3, #0
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b00      	cmp	r3, #0
 8002744:	d016      	beq.n	8002774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2200      	movs	r2, #0
 800274a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2220      	movs	r2, #32
 8002750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2200      	movs	r2, #0
 8002758:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002760:	f043 0220 	orr.w	r2, r3, #32
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2200      	movs	r2, #0
 800276c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e021      	b.n	80027b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	0c1b      	lsrs	r3, r3, #16
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b01      	cmp	r3, #1
 800277c:	d10c      	bne.n	8002798 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	695b      	ldr	r3, [r3, #20]
 8002784:	43da      	mvns	r2, r3
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	4013      	ands	r3, r2
 800278a:	b29b      	uxth	r3, r3
 800278c:	2b00      	cmp	r3, #0
 800278e:	bf14      	ite	ne
 8002790:	2301      	movne	r3, #1
 8002792:	2300      	moveq	r3, #0
 8002794:	b2db      	uxtb	r3, r3
 8002796:	e00b      	b.n	80027b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	43da      	mvns	r2, r3
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	4013      	ands	r3, r2
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	bf14      	ite	ne
 80027aa:	2301      	movne	r3, #1
 80027ac:	2300      	moveq	r3, #0
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f47f af6d 	bne.w	8002690 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3710      	adds	r7, #16
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027cc:	e034      	b.n	8002838 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f000 f886 	bl	80028e0 <I2C_IsAcknowledgeFailed>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e034      	b.n	8002848 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e4:	d028      	beq.n	8002838 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027e6:	f7fe ffed 	bl	80017c4 <HAL_GetTick>
 80027ea:	4602      	mov	r2, r0
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	68ba      	ldr	r2, [r7, #8]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d302      	bcc.n	80027fc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d11d      	bne.n	8002838 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002806:	2b80      	cmp	r3, #128	; 0x80
 8002808:	d016      	beq.n	8002838 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2200      	movs	r2, #0
 800280e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2220      	movs	r2, #32
 8002814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002824:	f043 0220 	orr.w	r2, r3, #32
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e007      	b.n	8002848 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002842:	2b80      	cmp	r3, #128	; 0x80
 8002844:	d1c3      	bne.n	80027ce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002846:	2300      	movs	r3, #0
}
 8002848:	4618      	mov	r0, r3
 800284a:	3710      	adds	r7, #16
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800285c:	e034      	b.n	80028c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f000 f83e 	bl	80028e0 <I2C_IsAcknowledgeFailed>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e034      	b.n	80028d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002874:	d028      	beq.n	80028c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002876:	f7fe ffa5 	bl	80017c4 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	68ba      	ldr	r2, [r7, #8]
 8002882:	429a      	cmp	r2, r3
 8002884:	d302      	bcc.n	800288c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d11d      	bne.n	80028c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	f003 0304 	and.w	r3, r3, #4
 8002896:	2b04      	cmp	r3, #4
 8002898:	d016      	beq.n	80028c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2200      	movs	r2, #0
 800289e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2220      	movs	r2, #32
 80028a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b4:	f043 0220 	orr.w	r2, r3, #32
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e007      	b.n	80028d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	695b      	ldr	r3, [r3, #20]
 80028ce:	f003 0304 	and.w	r3, r3, #4
 80028d2:	2b04      	cmp	r3, #4
 80028d4:	d1c3      	bne.n	800285e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028d6:	2300      	movs	r3, #0
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}

080028e0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	695b      	ldr	r3, [r3, #20]
 80028ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028f6:	d11b      	bne.n	8002930 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002900:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2220      	movs	r2, #32
 800290c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291c:	f043 0204 	orr.w	r2, r3, #4
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e000      	b.n	8002932 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
	...

08002940 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d101      	bne.n	8002954 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e0cc      	b.n	8002aee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002954:	4b68      	ldr	r3, [pc, #416]	; (8002af8 <HAL_RCC_ClockConfig+0x1b8>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 030f 	and.w	r3, r3, #15
 800295c:	683a      	ldr	r2, [r7, #0]
 800295e:	429a      	cmp	r2, r3
 8002960:	d90c      	bls.n	800297c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002962:	4b65      	ldr	r3, [pc, #404]	; (8002af8 <HAL_RCC_ClockConfig+0x1b8>)
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	b2d2      	uxtb	r2, r2
 8002968:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800296a:	4b63      	ldr	r3, [pc, #396]	; (8002af8 <HAL_RCC_ClockConfig+0x1b8>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 030f 	and.w	r3, r3, #15
 8002972:	683a      	ldr	r2, [r7, #0]
 8002974:	429a      	cmp	r2, r3
 8002976:	d001      	beq.n	800297c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e0b8      	b.n	8002aee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0302 	and.w	r3, r3, #2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d020      	beq.n	80029ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0304 	and.w	r3, r3, #4
 8002990:	2b00      	cmp	r3, #0
 8002992:	d005      	beq.n	80029a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002994:	4b59      	ldr	r3, [pc, #356]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	4a58      	ldr	r2, [pc, #352]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 800299a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800299e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0308 	and.w	r3, r3, #8
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d005      	beq.n	80029b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029ac:	4b53      	ldr	r3, [pc, #332]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	4a52      	ldr	r2, [pc, #328]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 80029b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80029b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029b8:	4b50      	ldr	r3, [pc, #320]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	494d      	ldr	r1, [pc, #308]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 80029c6:	4313      	orrs	r3, r2
 80029c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d044      	beq.n	8002a60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d107      	bne.n	80029ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029de:	4b47      	ldr	r3, [pc, #284]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d119      	bne.n	8002a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e07f      	b.n	8002aee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d003      	beq.n	80029fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029fa:	2b03      	cmp	r3, #3
 80029fc:	d107      	bne.n	8002a0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029fe:	4b3f      	ldr	r3, [pc, #252]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d109      	bne.n	8002a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e06f      	b.n	8002aee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a0e:	4b3b      	ldr	r3, [pc, #236]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d101      	bne.n	8002a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e067      	b.n	8002aee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a1e:	4b37      	ldr	r3, [pc, #220]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f023 0203 	bic.w	r2, r3, #3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	4934      	ldr	r1, [pc, #208]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a30:	f7fe fec8 	bl	80017c4 <HAL_GetTick>
 8002a34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a36:	e00a      	b.n	8002a4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a38:	f7fe fec4 	bl	80017c4 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e04f      	b.n	8002aee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a4e:	4b2b      	ldr	r3, [pc, #172]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f003 020c 	and.w	r2, r3, #12
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d1eb      	bne.n	8002a38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a60:	4b25      	ldr	r3, [pc, #148]	; (8002af8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 030f 	and.w	r3, r3, #15
 8002a68:	683a      	ldr	r2, [r7, #0]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d20c      	bcs.n	8002a88 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a6e:	4b22      	ldr	r3, [pc, #136]	; (8002af8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a70:	683a      	ldr	r2, [r7, #0]
 8002a72:	b2d2      	uxtb	r2, r2
 8002a74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a76:	4b20      	ldr	r3, [pc, #128]	; (8002af8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 030f 	and.w	r3, r3, #15
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d001      	beq.n	8002a88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e032      	b.n	8002aee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0304 	and.w	r3, r3, #4
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d008      	beq.n	8002aa6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a94:	4b19      	ldr	r3, [pc, #100]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	4916      	ldr	r1, [pc, #88]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0308 	and.w	r3, r3, #8
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d009      	beq.n	8002ac6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ab2:	4b12      	ldr	r3, [pc, #72]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	691b      	ldr	r3, [r3, #16]
 8002abe:	00db      	lsls	r3, r3, #3
 8002ac0:	490e      	ldr	r1, [pc, #56]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ac6:	f000 f887 	bl	8002bd8 <HAL_RCC_GetSysClockFreq>
 8002aca:	4602      	mov	r2, r0
 8002acc:	4b0b      	ldr	r3, [pc, #44]	; (8002afc <HAL_RCC_ClockConfig+0x1bc>)
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	091b      	lsrs	r3, r3, #4
 8002ad2:	f003 030f 	and.w	r3, r3, #15
 8002ad6:	490a      	ldr	r1, [pc, #40]	; (8002b00 <HAL_RCC_ClockConfig+0x1c0>)
 8002ad8:	5ccb      	ldrb	r3, [r1, r3]
 8002ada:	fa22 f303 	lsr.w	r3, r2, r3
 8002ade:	4a09      	ldr	r2, [pc, #36]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002ae2:	4b09      	ldr	r3, [pc, #36]	; (8002b08 <HAL_RCC_ClockConfig+0x1c8>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7fe fd28 	bl	800153c <HAL_InitTick>

  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3710      	adds	r7, #16
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	40023c00 	.word	0x40023c00
 8002afc:	40023800 	.word	0x40023800
 8002b00:	080086ac 	.word	0x080086ac
 8002b04:	20000010 	.word	0x20000010
 8002b08:	20000014 	.word	0x20000014

08002b0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b10:	4b03      	ldr	r3, [pc, #12]	; (8002b20 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b12:	681b      	ldr	r3, [r3, #0]
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	20000010 	.word	0x20000010

08002b24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002b28:	f7ff fff0 	bl	8002b0c <HAL_RCC_GetHCLKFreq>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	4b05      	ldr	r3, [pc, #20]	; (8002b44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	0a9b      	lsrs	r3, r3, #10
 8002b34:	f003 0307 	and.w	r3, r3, #7
 8002b38:	4903      	ldr	r1, [pc, #12]	; (8002b48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b3a:	5ccb      	ldrb	r3, [r1, r3]
 8002b3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	40023800 	.word	0x40023800
 8002b48:	080086bc 	.word	0x080086bc

08002b4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002b50:	f7ff ffdc 	bl	8002b0c <HAL_RCC_GetHCLKFreq>
 8002b54:	4602      	mov	r2, r0
 8002b56:	4b05      	ldr	r3, [pc, #20]	; (8002b6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	0b5b      	lsrs	r3, r3, #13
 8002b5c:	f003 0307 	and.w	r3, r3, #7
 8002b60:	4903      	ldr	r1, [pc, #12]	; (8002b70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b62:	5ccb      	ldrb	r3, [r1, r3]
 8002b64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	40023800 	.word	0x40023800
 8002b70:	080086bc 	.word	0x080086bc

08002b74 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	220f      	movs	r2, #15
 8002b82:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002b84:	4b12      	ldr	r3, [pc, #72]	; (8002bd0 <HAL_RCC_GetClockConfig+0x5c>)
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f003 0203 	and.w	r2, r3, #3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002b90:	4b0f      	ldr	r3, [pc, #60]	; (8002bd0 <HAL_RCC_GetClockConfig+0x5c>)
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002b9c:	4b0c      	ldr	r3, [pc, #48]	; (8002bd0 <HAL_RCC_GetClockConfig+0x5c>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002ba8:	4b09      	ldr	r3, [pc, #36]	; (8002bd0 <HAL_RCC_GetClockConfig+0x5c>)
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	08db      	lsrs	r3, r3, #3
 8002bae:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002bb6:	4b07      	ldr	r3, [pc, #28]	; (8002bd4 <HAL_RCC_GetClockConfig+0x60>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 020f 	and.w	r2, r3, #15
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	601a      	str	r2, [r3, #0]
}
 8002bc2:	bf00      	nop
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	40023800 	.word	0x40023800
 8002bd4:	40023c00 	.word	0x40023c00

08002bd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bdc:	b0ae      	sub	sp, #184	; 0xb8
 8002bde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002be0:	2300      	movs	r3, #0
 8002be2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8002be6:	2300      	movs	r3, #0
 8002be8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8002bec:	2300      	movs	r3, #0
 8002bee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bfe:	4bcb      	ldr	r3, [pc, #812]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f003 030c 	and.w	r3, r3, #12
 8002c06:	2b0c      	cmp	r3, #12
 8002c08:	f200 8206 	bhi.w	8003018 <HAL_RCC_GetSysClockFreq+0x440>
 8002c0c:	a201      	add	r2, pc, #4	; (adr r2, 8002c14 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c12:	bf00      	nop
 8002c14:	08002c49 	.word	0x08002c49
 8002c18:	08003019 	.word	0x08003019
 8002c1c:	08003019 	.word	0x08003019
 8002c20:	08003019 	.word	0x08003019
 8002c24:	08002c51 	.word	0x08002c51
 8002c28:	08003019 	.word	0x08003019
 8002c2c:	08003019 	.word	0x08003019
 8002c30:	08003019 	.word	0x08003019
 8002c34:	08002c59 	.word	0x08002c59
 8002c38:	08003019 	.word	0x08003019
 8002c3c:	08003019 	.word	0x08003019
 8002c40:	08003019 	.word	0x08003019
 8002c44:	08002e49 	.word	0x08002e49
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c48:	4bb9      	ldr	r3, [pc, #740]	; (8002f30 <HAL_RCC_GetSysClockFreq+0x358>)
 8002c4a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002c4e:	e1e7      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c50:	4bb8      	ldr	r3, [pc, #736]	; (8002f34 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002c52:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002c56:	e1e3      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c58:	4bb4      	ldr	r3, [pc, #720]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c60:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c64:	4bb1      	ldr	r3, [pc, #708]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d071      	beq.n	8002d54 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c70:	4bae      	ldr	r3, [pc, #696]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	099b      	lsrs	r3, r3, #6
 8002c76:	2200      	movs	r2, #0
 8002c78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002c7c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002c80:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002c84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c88:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002c92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002c96:	4622      	mov	r2, r4
 8002c98:	462b      	mov	r3, r5
 8002c9a:	f04f 0000 	mov.w	r0, #0
 8002c9e:	f04f 0100 	mov.w	r1, #0
 8002ca2:	0159      	lsls	r1, r3, #5
 8002ca4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ca8:	0150      	lsls	r0, r2, #5
 8002caa:	4602      	mov	r2, r0
 8002cac:	460b      	mov	r3, r1
 8002cae:	4621      	mov	r1, r4
 8002cb0:	1a51      	subs	r1, r2, r1
 8002cb2:	6439      	str	r1, [r7, #64]	; 0x40
 8002cb4:	4629      	mov	r1, r5
 8002cb6:	eb63 0301 	sbc.w	r3, r3, r1
 8002cba:	647b      	str	r3, [r7, #68]	; 0x44
 8002cbc:	f04f 0200 	mov.w	r2, #0
 8002cc0:	f04f 0300 	mov.w	r3, #0
 8002cc4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002cc8:	4649      	mov	r1, r9
 8002cca:	018b      	lsls	r3, r1, #6
 8002ccc:	4641      	mov	r1, r8
 8002cce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002cd2:	4641      	mov	r1, r8
 8002cd4:	018a      	lsls	r2, r1, #6
 8002cd6:	4641      	mov	r1, r8
 8002cd8:	1a51      	subs	r1, r2, r1
 8002cda:	63b9      	str	r1, [r7, #56]	; 0x38
 8002cdc:	4649      	mov	r1, r9
 8002cde:	eb63 0301 	sbc.w	r3, r3, r1
 8002ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ce4:	f04f 0200 	mov.w	r2, #0
 8002ce8:	f04f 0300 	mov.w	r3, #0
 8002cec:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002cf0:	4649      	mov	r1, r9
 8002cf2:	00cb      	lsls	r3, r1, #3
 8002cf4:	4641      	mov	r1, r8
 8002cf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cfa:	4641      	mov	r1, r8
 8002cfc:	00ca      	lsls	r2, r1, #3
 8002cfe:	4610      	mov	r0, r2
 8002d00:	4619      	mov	r1, r3
 8002d02:	4603      	mov	r3, r0
 8002d04:	4622      	mov	r2, r4
 8002d06:	189b      	adds	r3, r3, r2
 8002d08:	633b      	str	r3, [r7, #48]	; 0x30
 8002d0a:	462b      	mov	r3, r5
 8002d0c:	460a      	mov	r2, r1
 8002d0e:	eb42 0303 	adc.w	r3, r2, r3
 8002d12:	637b      	str	r3, [r7, #52]	; 0x34
 8002d14:	f04f 0200 	mov.w	r2, #0
 8002d18:	f04f 0300 	mov.w	r3, #0
 8002d1c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002d20:	4629      	mov	r1, r5
 8002d22:	024b      	lsls	r3, r1, #9
 8002d24:	4621      	mov	r1, r4
 8002d26:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d2a:	4621      	mov	r1, r4
 8002d2c:	024a      	lsls	r2, r1, #9
 8002d2e:	4610      	mov	r0, r2
 8002d30:	4619      	mov	r1, r3
 8002d32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002d36:	2200      	movs	r2, #0
 8002d38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002d3c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002d40:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002d44:	f7fd fabc 	bl	80002c0 <__aeabi_uldivmod>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002d52:	e067      	b.n	8002e24 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d54:	4b75      	ldr	r3, [pc, #468]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	099b      	lsrs	r3, r3, #6
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002d60:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002d64:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002d68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d6c:	67bb      	str	r3, [r7, #120]	; 0x78
 8002d6e:	2300      	movs	r3, #0
 8002d70:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002d72:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002d76:	4622      	mov	r2, r4
 8002d78:	462b      	mov	r3, r5
 8002d7a:	f04f 0000 	mov.w	r0, #0
 8002d7e:	f04f 0100 	mov.w	r1, #0
 8002d82:	0159      	lsls	r1, r3, #5
 8002d84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d88:	0150      	lsls	r0, r2, #5
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	4621      	mov	r1, r4
 8002d90:	1a51      	subs	r1, r2, r1
 8002d92:	62b9      	str	r1, [r7, #40]	; 0x28
 8002d94:	4629      	mov	r1, r5
 8002d96:	eb63 0301 	sbc.w	r3, r3, r1
 8002d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d9c:	f04f 0200 	mov.w	r2, #0
 8002da0:	f04f 0300 	mov.w	r3, #0
 8002da4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002da8:	4649      	mov	r1, r9
 8002daa:	018b      	lsls	r3, r1, #6
 8002dac:	4641      	mov	r1, r8
 8002dae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002db2:	4641      	mov	r1, r8
 8002db4:	018a      	lsls	r2, r1, #6
 8002db6:	4641      	mov	r1, r8
 8002db8:	ebb2 0a01 	subs.w	sl, r2, r1
 8002dbc:	4649      	mov	r1, r9
 8002dbe:	eb63 0b01 	sbc.w	fp, r3, r1
 8002dc2:	f04f 0200 	mov.w	r2, #0
 8002dc6:	f04f 0300 	mov.w	r3, #0
 8002dca:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002dce:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002dd2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002dd6:	4692      	mov	sl, r2
 8002dd8:	469b      	mov	fp, r3
 8002dda:	4623      	mov	r3, r4
 8002ddc:	eb1a 0303 	adds.w	r3, sl, r3
 8002de0:	623b      	str	r3, [r7, #32]
 8002de2:	462b      	mov	r3, r5
 8002de4:	eb4b 0303 	adc.w	r3, fp, r3
 8002de8:	627b      	str	r3, [r7, #36]	; 0x24
 8002dea:	f04f 0200 	mov.w	r2, #0
 8002dee:	f04f 0300 	mov.w	r3, #0
 8002df2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002df6:	4629      	mov	r1, r5
 8002df8:	028b      	lsls	r3, r1, #10
 8002dfa:	4621      	mov	r1, r4
 8002dfc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e00:	4621      	mov	r1, r4
 8002e02:	028a      	lsls	r2, r1, #10
 8002e04:	4610      	mov	r0, r2
 8002e06:	4619      	mov	r1, r3
 8002e08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	673b      	str	r3, [r7, #112]	; 0x70
 8002e10:	677a      	str	r2, [r7, #116]	; 0x74
 8002e12:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002e16:	f7fd fa53 	bl	80002c0 <__aeabi_uldivmod>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	460b      	mov	r3, r1
 8002e1e:	4613      	mov	r3, r2
 8002e20:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002e24:	4b41      	ldr	r3, [pc, #260]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	0c1b      	lsrs	r3, r3, #16
 8002e2a:	f003 0303 	and.w	r3, r3, #3
 8002e2e:	3301      	adds	r3, #1
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8002e36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002e3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e42:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002e46:	e0eb      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e48:	4b38      	ldr	r3, [pc, #224]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e54:	4b35      	ldr	r3, [pc, #212]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d06b      	beq.n	8002f38 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e60:	4b32      	ldr	r3, [pc, #200]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x354>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	099b      	lsrs	r3, r3, #6
 8002e66:	2200      	movs	r2, #0
 8002e68:	66bb      	str	r3, [r7, #104]	; 0x68
 8002e6a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002e6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e72:	663b      	str	r3, [r7, #96]	; 0x60
 8002e74:	2300      	movs	r3, #0
 8002e76:	667b      	str	r3, [r7, #100]	; 0x64
 8002e78:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002e7c:	4622      	mov	r2, r4
 8002e7e:	462b      	mov	r3, r5
 8002e80:	f04f 0000 	mov.w	r0, #0
 8002e84:	f04f 0100 	mov.w	r1, #0
 8002e88:	0159      	lsls	r1, r3, #5
 8002e8a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e8e:	0150      	lsls	r0, r2, #5
 8002e90:	4602      	mov	r2, r0
 8002e92:	460b      	mov	r3, r1
 8002e94:	4621      	mov	r1, r4
 8002e96:	1a51      	subs	r1, r2, r1
 8002e98:	61b9      	str	r1, [r7, #24]
 8002e9a:	4629      	mov	r1, r5
 8002e9c:	eb63 0301 	sbc.w	r3, r3, r1
 8002ea0:	61fb      	str	r3, [r7, #28]
 8002ea2:	f04f 0200 	mov.w	r2, #0
 8002ea6:	f04f 0300 	mov.w	r3, #0
 8002eaa:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002eae:	4659      	mov	r1, fp
 8002eb0:	018b      	lsls	r3, r1, #6
 8002eb2:	4651      	mov	r1, sl
 8002eb4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002eb8:	4651      	mov	r1, sl
 8002eba:	018a      	lsls	r2, r1, #6
 8002ebc:	4651      	mov	r1, sl
 8002ebe:	ebb2 0801 	subs.w	r8, r2, r1
 8002ec2:	4659      	mov	r1, fp
 8002ec4:	eb63 0901 	sbc.w	r9, r3, r1
 8002ec8:	f04f 0200 	mov.w	r2, #0
 8002ecc:	f04f 0300 	mov.w	r3, #0
 8002ed0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ed4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ed8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002edc:	4690      	mov	r8, r2
 8002ede:	4699      	mov	r9, r3
 8002ee0:	4623      	mov	r3, r4
 8002ee2:	eb18 0303 	adds.w	r3, r8, r3
 8002ee6:	613b      	str	r3, [r7, #16]
 8002ee8:	462b      	mov	r3, r5
 8002eea:	eb49 0303 	adc.w	r3, r9, r3
 8002eee:	617b      	str	r3, [r7, #20]
 8002ef0:	f04f 0200 	mov.w	r2, #0
 8002ef4:	f04f 0300 	mov.w	r3, #0
 8002ef8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002efc:	4629      	mov	r1, r5
 8002efe:	024b      	lsls	r3, r1, #9
 8002f00:	4621      	mov	r1, r4
 8002f02:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f06:	4621      	mov	r1, r4
 8002f08:	024a      	lsls	r2, r1, #9
 8002f0a:	4610      	mov	r0, r2
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f12:	2200      	movs	r2, #0
 8002f14:	65bb      	str	r3, [r7, #88]	; 0x58
 8002f16:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002f18:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002f1c:	f7fd f9d0 	bl	80002c0 <__aeabi_uldivmod>
 8002f20:	4602      	mov	r2, r0
 8002f22:	460b      	mov	r3, r1
 8002f24:	4613      	mov	r3, r2
 8002f26:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f2a:	e065      	b.n	8002ff8 <HAL_RCC_GetSysClockFreq+0x420>
 8002f2c:	40023800 	.word	0x40023800
 8002f30:	00f42400 	.word	0x00f42400
 8002f34:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f38:	4b3d      	ldr	r3, [pc, #244]	; (8003030 <HAL_RCC_GetSysClockFreq+0x458>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	099b      	lsrs	r3, r3, #6
 8002f3e:	2200      	movs	r2, #0
 8002f40:	4618      	mov	r0, r3
 8002f42:	4611      	mov	r1, r2
 8002f44:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f48:	653b      	str	r3, [r7, #80]	; 0x50
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	657b      	str	r3, [r7, #84]	; 0x54
 8002f4e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002f52:	4642      	mov	r2, r8
 8002f54:	464b      	mov	r3, r9
 8002f56:	f04f 0000 	mov.w	r0, #0
 8002f5a:	f04f 0100 	mov.w	r1, #0
 8002f5e:	0159      	lsls	r1, r3, #5
 8002f60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f64:	0150      	lsls	r0, r2, #5
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	4641      	mov	r1, r8
 8002f6c:	1a51      	subs	r1, r2, r1
 8002f6e:	60b9      	str	r1, [r7, #8]
 8002f70:	4649      	mov	r1, r9
 8002f72:	eb63 0301 	sbc.w	r3, r3, r1
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	f04f 0200 	mov.w	r2, #0
 8002f7c:	f04f 0300 	mov.w	r3, #0
 8002f80:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002f84:	4659      	mov	r1, fp
 8002f86:	018b      	lsls	r3, r1, #6
 8002f88:	4651      	mov	r1, sl
 8002f8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f8e:	4651      	mov	r1, sl
 8002f90:	018a      	lsls	r2, r1, #6
 8002f92:	4651      	mov	r1, sl
 8002f94:	1a54      	subs	r4, r2, r1
 8002f96:	4659      	mov	r1, fp
 8002f98:	eb63 0501 	sbc.w	r5, r3, r1
 8002f9c:	f04f 0200 	mov.w	r2, #0
 8002fa0:	f04f 0300 	mov.w	r3, #0
 8002fa4:	00eb      	lsls	r3, r5, #3
 8002fa6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002faa:	00e2      	lsls	r2, r4, #3
 8002fac:	4614      	mov	r4, r2
 8002fae:	461d      	mov	r5, r3
 8002fb0:	4643      	mov	r3, r8
 8002fb2:	18e3      	adds	r3, r4, r3
 8002fb4:	603b      	str	r3, [r7, #0]
 8002fb6:	464b      	mov	r3, r9
 8002fb8:	eb45 0303 	adc.w	r3, r5, r3
 8002fbc:	607b      	str	r3, [r7, #4]
 8002fbe:	f04f 0200 	mov.w	r2, #0
 8002fc2:	f04f 0300 	mov.w	r3, #0
 8002fc6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002fca:	4629      	mov	r1, r5
 8002fcc:	028b      	lsls	r3, r1, #10
 8002fce:	4621      	mov	r1, r4
 8002fd0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fd4:	4621      	mov	r1, r4
 8002fd6:	028a      	lsls	r2, r1, #10
 8002fd8:	4610      	mov	r0, r2
 8002fda:	4619      	mov	r1, r3
 8002fdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	64bb      	str	r3, [r7, #72]	; 0x48
 8002fe4:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002fe6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002fea:	f7fd f969 	bl	80002c0 <__aeabi_uldivmod>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002ff8:	4b0d      	ldr	r3, [pc, #52]	; (8003030 <HAL_RCC_GetSysClockFreq+0x458>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	0f1b      	lsrs	r3, r3, #28
 8002ffe:	f003 0307 	and.w	r3, r3, #7
 8003002:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003006:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800300a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800300e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003012:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003016:	e003      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003018:	4b06      	ldr	r3, [pc, #24]	; (8003034 <HAL_RCC_GetSysClockFreq+0x45c>)
 800301a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800301e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003020:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003024:	4618      	mov	r0, r3
 8003026:	37b8      	adds	r7, #184	; 0xb8
 8003028:	46bd      	mov	sp, r7
 800302a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800302e:	bf00      	nop
 8003030:	40023800 	.word	0x40023800
 8003034:	00f42400 	.word	0x00f42400

08003038 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e28d      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0301 	and.w	r3, r3, #1
 8003052:	2b00      	cmp	r3, #0
 8003054:	f000 8083 	beq.w	800315e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003058:	4b94      	ldr	r3, [pc, #592]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f003 030c 	and.w	r3, r3, #12
 8003060:	2b04      	cmp	r3, #4
 8003062:	d019      	beq.n	8003098 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003064:	4b91      	ldr	r3, [pc, #580]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800306c:	2b08      	cmp	r3, #8
 800306e:	d106      	bne.n	800307e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003070:	4b8e      	ldr	r3, [pc, #568]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003078:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800307c:	d00c      	beq.n	8003098 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800307e:	4b8b      	ldr	r3, [pc, #556]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003086:	2b0c      	cmp	r3, #12
 8003088:	d112      	bne.n	80030b0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800308a:	4b88      	ldr	r3, [pc, #544]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003092:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003096:	d10b      	bne.n	80030b0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003098:	4b84      	ldr	r3, [pc, #528]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d05b      	beq.n	800315c <HAL_RCC_OscConfig+0x124>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d157      	bne.n	800315c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e25a      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030b8:	d106      	bne.n	80030c8 <HAL_RCC_OscConfig+0x90>
 80030ba:	4b7c      	ldr	r3, [pc, #496]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a7b      	ldr	r2, [pc, #492]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 80030c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030c4:	6013      	str	r3, [r2, #0]
 80030c6:	e01d      	b.n	8003104 <HAL_RCC_OscConfig+0xcc>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030d0:	d10c      	bne.n	80030ec <HAL_RCC_OscConfig+0xb4>
 80030d2:	4b76      	ldr	r3, [pc, #472]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a75      	ldr	r2, [pc, #468]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 80030d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030dc:	6013      	str	r3, [r2, #0]
 80030de:	4b73      	ldr	r3, [pc, #460]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a72      	ldr	r2, [pc, #456]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 80030e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030e8:	6013      	str	r3, [r2, #0]
 80030ea:	e00b      	b.n	8003104 <HAL_RCC_OscConfig+0xcc>
 80030ec:	4b6f      	ldr	r3, [pc, #444]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a6e      	ldr	r2, [pc, #440]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 80030f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030f6:	6013      	str	r3, [r2, #0]
 80030f8:	4b6c      	ldr	r3, [pc, #432]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a6b      	ldr	r2, [pc, #428]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 80030fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003102:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d013      	beq.n	8003134 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800310c:	f7fe fb5a 	bl	80017c4 <HAL_GetTick>
 8003110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003112:	e008      	b.n	8003126 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003114:	f7fe fb56 	bl	80017c4 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	2b64      	cmp	r3, #100	; 0x64
 8003120:	d901      	bls.n	8003126 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e21f      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003126:	4b61      	ldr	r3, [pc, #388]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d0f0      	beq.n	8003114 <HAL_RCC_OscConfig+0xdc>
 8003132:	e014      	b.n	800315e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003134:	f7fe fb46 	bl	80017c4 <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800313c:	f7fe fb42 	bl	80017c4 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b64      	cmp	r3, #100	; 0x64
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e20b      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800314e:	4b57      	ldr	r3, [pc, #348]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1f0      	bne.n	800313c <HAL_RCC_OscConfig+0x104>
 800315a:	e000      	b.n	800315e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800315c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	2b00      	cmp	r3, #0
 8003168:	d06f      	beq.n	800324a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800316a:	4b50      	ldr	r3, [pc, #320]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f003 030c 	and.w	r3, r3, #12
 8003172:	2b00      	cmp	r3, #0
 8003174:	d017      	beq.n	80031a6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003176:	4b4d      	ldr	r3, [pc, #308]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800317e:	2b08      	cmp	r3, #8
 8003180:	d105      	bne.n	800318e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003182:	4b4a      	ldr	r3, [pc, #296]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00b      	beq.n	80031a6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800318e:	4b47      	ldr	r3, [pc, #284]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003196:	2b0c      	cmp	r3, #12
 8003198:	d11c      	bne.n	80031d4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800319a:	4b44      	ldr	r3, [pc, #272]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d116      	bne.n	80031d4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031a6:	4b41      	ldr	r3, [pc, #260]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0302 	and.w	r3, r3, #2
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d005      	beq.n	80031be <HAL_RCC_OscConfig+0x186>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d001      	beq.n	80031be <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e1d3      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031be:	4b3b      	ldr	r3, [pc, #236]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	4937      	ldr	r1, [pc, #220]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031d2:	e03a      	b.n	800324a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d020      	beq.n	800321e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031dc:	4b34      	ldr	r3, [pc, #208]	; (80032b0 <HAL_RCC_OscConfig+0x278>)
 80031de:	2201      	movs	r2, #1
 80031e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031e2:	f7fe faef 	bl	80017c4 <HAL_GetTick>
 80031e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031e8:	e008      	b.n	80031fc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031ea:	f7fe faeb 	bl	80017c4 <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d901      	bls.n	80031fc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e1b4      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031fc:	4b2b      	ldr	r3, [pc, #172]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0302 	and.w	r3, r3, #2
 8003204:	2b00      	cmp	r3, #0
 8003206:	d0f0      	beq.n	80031ea <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003208:	4b28      	ldr	r3, [pc, #160]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	691b      	ldr	r3, [r3, #16]
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	4925      	ldr	r1, [pc, #148]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 8003218:	4313      	orrs	r3, r2
 800321a:	600b      	str	r3, [r1, #0]
 800321c:	e015      	b.n	800324a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800321e:	4b24      	ldr	r3, [pc, #144]	; (80032b0 <HAL_RCC_OscConfig+0x278>)
 8003220:	2200      	movs	r2, #0
 8003222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003224:	f7fe face 	bl	80017c4 <HAL_GetTick>
 8003228:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800322a:	e008      	b.n	800323e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800322c:	f7fe faca 	bl	80017c4 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b02      	cmp	r3, #2
 8003238:	d901      	bls.n	800323e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e193      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800323e:	4b1b      	ldr	r3, [pc, #108]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d1f0      	bne.n	800322c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0308 	and.w	r3, r3, #8
 8003252:	2b00      	cmp	r3, #0
 8003254:	d036      	beq.n	80032c4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	695b      	ldr	r3, [r3, #20]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d016      	beq.n	800328c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800325e:	4b15      	ldr	r3, [pc, #84]	; (80032b4 <HAL_RCC_OscConfig+0x27c>)
 8003260:	2201      	movs	r2, #1
 8003262:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003264:	f7fe faae 	bl	80017c4 <HAL_GetTick>
 8003268:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800326c:	f7fe faaa 	bl	80017c4 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e173      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800327e:	4b0b      	ldr	r3, [pc, #44]	; (80032ac <HAL_RCC_OscConfig+0x274>)
 8003280:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d0f0      	beq.n	800326c <HAL_RCC_OscConfig+0x234>
 800328a:	e01b      	b.n	80032c4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800328c:	4b09      	ldr	r3, [pc, #36]	; (80032b4 <HAL_RCC_OscConfig+0x27c>)
 800328e:	2200      	movs	r2, #0
 8003290:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003292:	f7fe fa97 	bl	80017c4 <HAL_GetTick>
 8003296:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003298:	e00e      	b.n	80032b8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800329a:	f7fe fa93 	bl	80017c4 <HAL_GetTick>
 800329e:	4602      	mov	r2, r0
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	1ad3      	subs	r3, r2, r3
 80032a4:	2b02      	cmp	r3, #2
 80032a6:	d907      	bls.n	80032b8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e15c      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
 80032ac:	40023800 	.word	0x40023800
 80032b0:	42470000 	.word	0x42470000
 80032b4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032b8:	4b8a      	ldr	r3, [pc, #552]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80032ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032bc:	f003 0302 	and.w	r3, r3, #2
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d1ea      	bne.n	800329a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0304 	and.w	r3, r3, #4
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f000 8097 	beq.w	8003400 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032d2:	2300      	movs	r3, #0
 80032d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032d6:	4b83      	ldr	r3, [pc, #524]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80032d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d10f      	bne.n	8003302 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032e2:	2300      	movs	r3, #0
 80032e4:	60bb      	str	r3, [r7, #8]
 80032e6:	4b7f      	ldr	r3, [pc, #508]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80032e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ea:	4a7e      	ldr	r2, [pc, #504]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80032ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032f0:	6413      	str	r3, [r2, #64]	; 0x40
 80032f2:	4b7c      	ldr	r3, [pc, #496]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80032f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032fa:	60bb      	str	r3, [r7, #8]
 80032fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032fe:	2301      	movs	r3, #1
 8003300:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003302:	4b79      	ldr	r3, [pc, #484]	; (80034e8 <HAL_RCC_OscConfig+0x4b0>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800330a:	2b00      	cmp	r3, #0
 800330c:	d118      	bne.n	8003340 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800330e:	4b76      	ldr	r3, [pc, #472]	; (80034e8 <HAL_RCC_OscConfig+0x4b0>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a75      	ldr	r2, [pc, #468]	; (80034e8 <HAL_RCC_OscConfig+0x4b0>)
 8003314:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003318:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800331a:	f7fe fa53 	bl	80017c4 <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003320:	e008      	b.n	8003334 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003322:	f7fe fa4f 	bl	80017c4 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e118      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003334:	4b6c      	ldr	r3, [pc, #432]	; (80034e8 <HAL_RCC_OscConfig+0x4b0>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800333c:	2b00      	cmp	r3, #0
 800333e:	d0f0      	beq.n	8003322 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	2b01      	cmp	r3, #1
 8003346:	d106      	bne.n	8003356 <HAL_RCC_OscConfig+0x31e>
 8003348:	4b66      	ldr	r3, [pc, #408]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800334a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800334c:	4a65      	ldr	r2, [pc, #404]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800334e:	f043 0301 	orr.w	r3, r3, #1
 8003352:	6713      	str	r3, [r2, #112]	; 0x70
 8003354:	e01c      	b.n	8003390 <HAL_RCC_OscConfig+0x358>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	2b05      	cmp	r3, #5
 800335c:	d10c      	bne.n	8003378 <HAL_RCC_OscConfig+0x340>
 800335e:	4b61      	ldr	r3, [pc, #388]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 8003360:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003362:	4a60      	ldr	r2, [pc, #384]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 8003364:	f043 0304 	orr.w	r3, r3, #4
 8003368:	6713      	str	r3, [r2, #112]	; 0x70
 800336a:	4b5e      	ldr	r3, [pc, #376]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800336c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800336e:	4a5d      	ldr	r2, [pc, #372]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 8003370:	f043 0301 	orr.w	r3, r3, #1
 8003374:	6713      	str	r3, [r2, #112]	; 0x70
 8003376:	e00b      	b.n	8003390 <HAL_RCC_OscConfig+0x358>
 8003378:	4b5a      	ldr	r3, [pc, #360]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800337a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800337c:	4a59      	ldr	r2, [pc, #356]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800337e:	f023 0301 	bic.w	r3, r3, #1
 8003382:	6713      	str	r3, [r2, #112]	; 0x70
 8003384:	4b57      	ldr	r3, [pc, #348]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 8003386:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003388:	4a56      	ldr	r2, [pc, #344]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800338a:	f023 0304 	bic.w	r3, r3, #4
 800338e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d015      	beq.n	80033c4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003398:	f7fe fa14 	bl	80017c4 <HAL_GetTick>
 800339c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800339e:	e00a      	b.n	80033b6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033a0:	f7fe fa10 	bl	80017c4 <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e0d7      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033b6:	4b4b      	ldr	r3, [pc, #300]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80033b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0ee      	beq.n	80033a0 <HAL_RCC_OscConfig+0x368>
 80033c2:	e014      	b.n	80033ee <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033c4:	f7fe f9fe 	bl	80017c4 <HAL_GetTick>
 80033c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033ca:	e00a      	b.n	80033e2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033cc:	f7fe f9fa 	bl	80017c4 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80033da:	4293      	cmp	r3, r2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e0c1      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033e2:	4b40      	ldr	r3, [pc, #256]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80033e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1ee      	bne.n	80033cc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033ee:	7dfb      	ldrb	r3, [r7, #23]
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d105      	bne.n	8003400 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033f4:	4b3b      	ldr	r3, [pc, #236]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80033f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f8:	4a3a      	ldr	r2, [pc, #232]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80033fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033fe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	699b      	ldr	r3, [r3, #24]
 8003404:	2b00      	cmp	r3, #0
 8003406:	f000 80ad 	beq.w	8003564 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800340a:	4b36      	ldr	r3, [pc, #216]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f003 030c 	and.w	r3, r3, #12
 8003412:	2b08      	cmp	r3, #8
 8003414:	d060      	beq.n	80034d8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	2b02      	cmp	r3, #2
 800341c:	d145      	bne.n	80034aa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800341e:	4b33      	ldr	r3, [pc, #204]	; (80034ec <HAL_RCC_OscConfig+0x4b4>)
 8003420:	2200      	movs	r2, #0
 8003422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003424:	f7fe f9ce 	bl	80017c4 <HAL_GetTick>
 8003428:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800342a:	e008      	b.n	800343e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800342c:	f7fe f9ca 	bl	80017c4 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b02      	cmp	r3, #2
 8003438:	d901      	bls.n	800343e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e093      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800343e:	4b29      	ldr	r3, [pc, #164]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d1f0      	bne.n	800342c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	69da      	ldr	r2, [r3, #28]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a1b      	ldr	r3, [r3, #32]
 8003452:	431a      	orrs	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003458:	019b      	lsls	r3, r3, #6
 800345a:	431a      	orrs	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003460:	085b      	lsrs	r3, r3, #1
 8003462:	3b01      	subs	r3, #1
 8003464:	041b      	lsls	r3, r3, #16
 8003466:	431a      	orrs	r2, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346c:	061b      	lsls	r3, r3, #24
 800346e:	431a      	orrs	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003474:	071b      	lsls	r3, r3, #28
 8003476:	491b      	ldr	r1, [pc, #108]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 8003478:	4313      	orrs	r3, r2
 800347a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800347c:	4b1b      	ldr	r3, [pc, #108]	; (80034ec <HAL_RCC_OscConfig+0x4b4>)
 800347e:	2201      	movs	r2, #1
 8003480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003482:	f7fe f99f 	bl	80017c4 <HAL_GetTick>
 8003486:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003488:	e008      	b.n	800349c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800348a:	f7fe f99b 	bl	80017c4 <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d901      	bls.n	800349c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e064      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800349c:	4b11      	ldr	r3, [pc, #68]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d0f0      	beq.n	800348a <HAL_RCC_OscConfig+0x452>
 80034a8:	e05c      	b.n	8003564 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034aa:	4b10      	ldr	r3, [pc, #64]	; (80034ec <HAL_RCC_OscConfig+0x4b4>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b0:	f7fe f988 	bl	80017c4 <HAL_GetTick>
 80034b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034b6:	e008      	b.n	80034ca <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034b8:	f7fe f984 	bl	80017c4 <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d901      	bls.n	80034ca <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e04d      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ca:	4b06      	ldr	r3, [pc, #24]	; (80034e4 <HAL_RCC_OscConfig+0x4ac>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d1f0      	bne.n	80034b8 <HAL_RCC_OscConfig+0x480>
 80034d6:	e045      	b.n	8003564 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d107      	bne.n	80034f0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e040      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
 80034e4:	40023800 	.word	0x40023800
 80034e8:	40007000 	.word	0x40007000
 80034ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80034f0:	4b1f      	ldr	r3, [pc, #124]	; (8003570 <HAL_RCC_OscConfig+0x538>)
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	699b      	ldr	r3, [r3, #24]
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d030      	beq.n	8003560 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003508:	429a      	cmp	r2, r3
 800350a:	d129      	bne.n	8003560 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003516:	429a      	cmp	r2, r3
 8003518:	d122      	bne.n	8003560 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800351a:	68fa      	ldr	r2, [r7, #12]
 800351c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003520:	4013      	ands	r3, r2
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003526:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003528:	4293      	cmp	r3, r2
 800352a:	d119      	bne.n	8003560 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003536:	085b      	lsrs	r3, r3, #1
 8003538:	3b01      	subs	r3, #1
 800353a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800353c:	429a      	cmp	r2, r3
 800353e:	d10f      	bne.n	8003560 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800354a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800354c:	429a      	cmp	r2, r3
 800354e:	d107      	bne.n	8003560 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800355c:	429a      	cmp	r2, r3
 800355e:	d001      	beq.n	8003564 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e000      	b.n	8003566 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003564:	2300      	movs	r3, #0
}
 8003566:	4618      	mov	r0, r3
 8003568:	3718      	adds	r7, #24
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	40023800 	.word	0x40023800

08003574 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e041      	b.n	800360a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d106      	bne.n	80035a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 f839 	bl	8003612 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2202      	movs	r2, #2
 80035a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	3304      	adds	r3, #4
 80035b0:	4619      	mov	r1, r3
 80035b2:	4610      	mov	r0, r2
 80035b4:	f000 f9c0 	bl	8003938 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	3708      	adds	r7, #8
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}

08003612 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003612:	b480      	push	{r7}
 8003614:	b083      	sub	sp, #12
 8003616:	af00      	add	r7, sp, #0
 8003618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800361a:	bf00      	nop
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
	...

08003628 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b01      	cmp	r3, #1
 800363a:	d001      	beq.n	8003640 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e04e      	b.n	80036de <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2202      	movs	r2, #2
 8003644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68da      	ldr	r2, [r3, #12]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f042 0201 	orr.w	r2, r2, #1
 8003656:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a23      	ldr	r2, [pc, #140]	; (80036ec <HAL_TIM_Base_Start_IT+0xc4>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d022      	beq.n	80036a8 <HAL_TIM_Base_Start_IT+0x80>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800366a:	d01d      	beq.n	80036a8 <HAL_TIM_Base_Start_IT+0x80>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a1f      	ldr	r2, [pc, #124]	; (80036f0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d018      	beq.n	80036a8 <HAL_TIM_Base_Start_IT+0x80>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a1e      	ldr	r2, [pc, #120]	; (80036f4 <HAL_TIM_Base_Start_IT+0xcc>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d013      	beq.n	80036a8 <HAL_TIM_Base_Start_IT+0x80>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a1c      	ldr	r2, [pc, #112]	; (80036f8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d00e      	beq.n	80036a8 <HAL_TIM_Base_Start_IT+0x80>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a1b      	ldr	r2, [pc, #108]	; (80036fc <HAL_TIM_Base_Start_IT+0xd4>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d009      	beq.n	80036a8 <HAL_TIM_Base_Start_IT+0x80>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a19      	ldr	r2, [pc, #100]	; (8003700 <HAL_TIM_Base_Start_IT+0xd8>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d004      	beq.n	80036a8 <HAL_TIM_Base_Start_IT+0x80>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a18      	ldr	r2, [pc, #96]	; (8003704 <HAL_TIM_Base_Start_IT+0xdc>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d111      	bne.n	80036cc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f003 0307 	and.w	r3, r3, #7
 80036b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2b06      	cmp	r3, #6
 80036b8:	d010      	beq.n	80036dc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f042 0201 	orr.w	r2, r2, #1
 80036c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036ca:	e007      	b.n	80036dc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f042 0201 	orr.w	r2, r2, #1
 80036da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3714      	adds	r7, #20
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	40010000 	.word	0x40010000
 80036f0:	40000400 	.word	0x40000400
 80036f4:	40000800 	.word	0x40000800
 80036f8:	40000c00 	.word	0x40000c00
 80036fc:	40010400 	.word	0x40010400
 8003700:	40014000 	.word	0x40014000
 8003704:	40001800 	.word	0x40001800

08003708 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68db      	ldr	r3, [r3, #12]
 8003716:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d020      	beq.n	800376c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	f003 0302 	and.w	r3, r3, #2
 8003730:	2b00      	cmp	r3, #0
 8003732:	d01b      	beq.n	800376c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f06f 0202 	mvn.w	r2, #2
 800373c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2201      	movs	r2, #1
 8003742:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	699b      	ldr	r3, [r3, #24]
 800374a:	f003 0303 	and.w	r3, r3, #3
 800374e:	2b00      	cmp	r3, #0
 8003750:	d003      	beq.n	800375a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 f8d2 	bl	80038fc <HAL_TIM_IC_CaptureCallback>
 8003758:	e005      	b.n	8003766 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 f8c4 	bl	80038e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f000 f8d5 	bl	8003910 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	f003 0304 	and.w	r3, r3, #4
 8003772:	2b00      	cmp	r3, #0
 8003774:	d020      	beq.n	80037b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	f003 0304 	and.w	r3, r3, #4
 800377c:	2b00      	cmp	r3, #0
 800377e:	d01b      	beq.n	80037b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f06f 0204 	mvn.w	r2, #4
 8003788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2202      	movs	r2, #2
 800378e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	699b      	ldr	r3, [r3, #24]
 8003796:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800379a:	2b00      	cmp	r3, #0
 800379c:	d003      	beq.n	80037a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 f8ac 	bl	80038fc <HAL_TIM_IC_CaptureCallback>
 80037a4:	e005      	b.n	80037b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f000 f89e 	bl	80038e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f000 f8af 	bl	8003910 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	f003 0308 	and.w	r3, r3, #8
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d020      	beq.n	8003804 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f003 0308 	and.w	r3, r3, #8
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d01b      	beq.n	8003804 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f06f 0208 	mvn.w	r2, #8
 80037d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2204      	movs	r2, #4
 80037da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	69db      	ldr	r3, [r3, #28]
 80037e2:	f003 0303 	and.w	r3, r3, #3
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d003      	beq.n	80037f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f000 f886 	bl	80038fc <HAL_TIM_IC_CaptureCallback>
 80037f0:	e005      	b.n	80037fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 f878 	bl	80038e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f000 f889 	bl	8003910 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	f003 0310 	and.w	r3, r3, #16
 800380a:	2b00      	cmp	r3, #0
 800380c:	d020      	beq.n	8003850 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f003 0310 	and.w	r3, r3, #16
 8003814:	2b00      	cmp	r3, #0
 8003816:	d01b      	beq.n	8003850 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f06f 0210 	mvn.w	r2, #16
 8003820:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2208      	movs	r2, #8
 8003826:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003832:	2b00      	cmp	r3, #0
 8003834:	d003      	beq.n	800383e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f000 f860 	bl	80038fc <HAL_TIM_IC_CaptureCallback>
 800383c:	e005      	b.n	800384a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 f852 	bl	80038e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f000 f863 	bl	8003910 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00c      	beq.n	8003874 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f003 0301 	and.w	r3, r3, #1
 8003860:	2b00      	cmp	r3, #0
 8003862:	d007      	beq.n	8003874 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f06f 0201 	mvn.w	r2, #1
 800386c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f7fd fad0 	bl	8000e14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00c      	beq.n	8003898 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003884:	2b00      	cmp	r3, #0
 8003886:	d007      	beq.n	8003898 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003890:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 f906 	bl	8003aa4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00c      	beq.n	80038bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d007      	beq.n	80038bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f000 f834 	bl	8003924 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	f003 0320 	and.w	r3, r3, #32
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00c      	beq.n	80038e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f003 0320 	and.w	r3, r3, #32
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d007      	beq.n	80038e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f06f 0220 	mvn.w	r2, #32
 80038d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 f8d8 	bl	8003a90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80038e0:	bf00      	nop
 80038e2:	3710      	adds	r7, #16
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038f0:	bf00      	nop
 80038f2:	370c      	adds	r7, #12
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr

080038fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003904:	bf00      	nop
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003918:	bf00      	nop
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800392c:	bf00      	nop
 800392e:	370c      	adds	r7, #12
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr

08003938 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003938:	b480      	push	{r7}
 800393a:	b085      	sub	sp, #20
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4a46      	ldr	r2, [pc, #280]	; (8003a64 <TIM_Base_SetConfig+0x12c>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d013      	beq.n	8003978 <TIM_Base_SetConfig+0x40>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003956:	d00f      	beq.n	8003978 <TIM_Base_SetConfig+0x40>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4a43      	ldr	r2, [pc, #268]	; (8003a68 <TIM_Base_SetConfig+0x130>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d00b      	beq.n	8003978 <TIM_Base_SetConfig+0x40>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	4a42      	ldr	r2, [pc, #264]	; (8003a6c <TIM_Base_SetConfig+0x134>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d007      	beq.n	8003978 <TIM_Base_SetConfig+0x40>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a41      	ldr	r2, [pc, #260]	; (8003a70 <TIM_Base_SetConfig+0x138>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d003      	beq.n	8003978 <TIM_Base_SetConfig+0x40>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a40      	ldr	r2, [pc, #256]	; (8003a74 <TIM_Base_SetConfig+0x13c>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d108      	bne.n	800398a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800397e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	4313      	orrs	r3, r2
 8003988:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a35      	ldr	r2, [pc, #212]	; (8003a64 <TIM_Base_SetConfig+0x12c>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d02b      	beq.n	80039ea <TIM_Base_SetConfig+0xb2>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003998:	d027      	beq.n	80039ea <TIM_Base_SetConfig+0xb2>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a32      	ldr	r2, [pc, #200]	; (8003a68 <TIM_Base_SetConfig+0x130>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d023      	beq.n	80039ea <TIM_Base_SetConfig+0xb2>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a31      	ldr	r2, [pc, #196]	; (8003a6c <TIM_Base_SetConfig+0x134>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d01f      	beq.n	80039ea <TIM_Base_SetConfig+0xb2>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a30      	ldr	r2, [pc, #192]	; (8003a70 <TIM_Base_SetConfig+0x138>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d01b      	beq.n	80039ea <TIM_Base_SetConfig+0xb2>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a2f      	ldr	r2, [pc, #188]	; (8003a74 <TIM_Base_SetConfig+0x13c>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d017      	beq.n	80039ea <TIM_Base_SetConfig+0xb2>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a2e      	ldr	r2, [pc, #184]	; (8003a78 <TIM_Base_SetConfig+0x140>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d013      	beq.n	80039ea <TIM_Base_SetConfig+0xb2>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a2d      	ldr	r2, [pc, #180]	; (8003a7c <TIM_Base_SetConfig+0x144>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d00f      	beq.n	80039ea <TIM_Base_SetConfig+0xb2>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a2c      	ldr	r2, [pc, #176]	; (8003a80 <TIM_Base_SetConfig+0x148>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d00b      	beq.n	80039ea <TIM_Base_SetConfig+0xb2>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a2b      	ldr	r2, [pc, #172]	; (8003a84 <TIM_Base_SetConfig+0x14c>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d007      	beq.n	80039ea <TIM_Base_SetConfig+0xb2>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a2a      	ldr	r2, [pc, #168]	; (8003a88 <TIM_Base_SetConfig+0x150>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d003      	beq.n	80039ea <TIM_Base_SetConfig+0xb2>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a29      	ldr	r2, [pc, #164]	; (8003a8c <TIM_Base_SetConfig+0x154>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d108      	bne.n	80039fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	68fa      	ldr	r2, [r7, #12]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	689a      	ldr	r2, [r3, #8]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4a10      	ldr	r2, [pc, #64]	; (8003a64 <TIM_Base_SetConfig+0x12c>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d003      	beq.n	8003a30 <TIM_Base_SetConfig+0xf8>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a12      	ldr	r2, [pc, #72]	; (8003a74 <TIM_Base_SetConfig+0x13c>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d103      	bne.n	8003a38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	691a      	ldr	r2, [r3, #16]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d105      	bne.n	8003a56 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	691b      	ldr	r3, [r3, #16]
 8003a4e:	f023 0201 	bic.w	r2, r3, #1
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	611a      	str	r2, [r3, #16]
  }
}
 8003a56:	bf00      	nop
 8003a58:	3714      	adds	r7, #20
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	40010000 	.word	0x40010000
 8003a68:	40000400 	.word	0x40000400
 8003a6c:	40000800 	.word	0x40000800
 8003a70:	40000c00 	.word	0x40000c00
 8003a74:	40010400 	.word	0x40010400
 8003a78:	40014000 	.word	0x40014000
 8003a7c:	40014400 	.word	0x40014400
 8003a80:	40014800 	.word	0x40014800
 8003a84:	40001800 	.word	0x40001800
 8003a88:	40001c00 	.word	0x40001c00
 8003a8c:	40002000 	.word	0x40002000

08003a90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a98:	bf00      	nop
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e042      	b.n	8003b50 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f7fd fce4 	bl	80014ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2224      	movs	r2, #36	; 0x24
 8003ae8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	68da      	ldr	r2, [r3, #12]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003afa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f000 f973 	bl	8003de8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	691a      	ldr	r2, [r3, #16]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	695a      	ldr	r2, [r3, #20]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	68da      	ldr	r2, [r3, #12]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2220      	movs	r2, #32
 8003b3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2220      	movs	r2, #32
 8003b44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003b4e:	2300      	movs	r3, #0
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3708      	adds	r7, #8
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b08a      	sub	sp, #40	; 0x28
 8003b5c:	af02      	add	r7, sp, #8
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	603b      	str	r3, [r7, #0]
 8003b64:	4613      	mov	r3, r2
 8003b66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	2b20      	cmp	r3, #32
 8003b76:	d175      	bne.n	8003c64 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d002      	beq.n	8003b84 <HAL_UART_Transmit+0x2c>
 8003b7e:	88fb      	ldrh	r3, [r7, #6]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d101      	bne.n	8003b88 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e06e      	b.n	8003c66 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2221      	movs	r2, #33	; 0x21
 8003b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b96:	f7fd fe15 	bl	80017c4 <HAL_GetTick>
 8003b9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	88fa      	ldrh	r2, [r7, #6]
 8003ba0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	88fa      	ldrh	r2, [r7, #6]
 8003ba6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bb0:	d108      	bne.n	8003bc4 <HAL_UART_Transmit+0x6c>
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	691b      	ldr	r3, [r3, #16]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d104      	bne.n	8003bc4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	61bb      	str	r3, [r7, #24]
 8003bc2:	e003      	b.n	8003bcc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003bcc:	e02e      	b.n	8003c2c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	9300      	str	r3, [sp, #0]
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	2180      	movs	r1, #128	; 0x80
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f000 f848 	bl	8003c6e <UART_WaitOnFlagUntilTimeout>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d005      	beq.n	8003bf0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2220      	movs	r2, #32
 8003be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	e03a      	b.n	8003c66 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d10b      	bne.n	8003c0e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003bf6:	69bb      	ldr	r3, [r7, #24]
 8003bf8:	881b      	ldrh	r3, [r3, #0]
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c04:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	3302      	adds	r3, #2
 8003c0a:	61bb      	str	r3, [r7, #24]
 8003c0c:	e007      	b.n	8003c1e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	781a      	ldrb	r2, [r3, #0]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	3b01      	subs	r3, #1
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1cb      	bne.n	8003bce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	9300      	str	r3, [sp, #0]
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	2140      	movs	r1, #64	; 0x40
 8003c40:	68f8      	ldr	r0, [r7, #12]
 8003c42:	f000 f814 	bl	8003c6e <UART_WaitOnFlagUntilTimeout>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d005      	beq.n	8003c58 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e006      	b.n	8003c66 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2220      	movs	r2, #32
 8003c5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003c60:	2300      	movs	r3, #0
 8003c62:	e000      	b.n	8003c66 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003c64:	2302      	movs	r3, #2
  }
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3720      	adds	r7, #32
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b086      	sub	sp, #24
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	60f8      	str	r0, [r7, #12]
 8003c76:	60b9      	str	r1, [r7, #8]
 8003c78:	603b      	str	r3, [r7, #0]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c7e:	e03b      	b.n	8003cf8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c80:	6a3b      	ldr	r3, [r7, #32]
 8003c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c86:	d037      	beq.n	8003cf8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c88:	f7fd fd9c 	bl	80017c4 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	6a3a      	ldr	r2, [r7, #32]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d302      	bcc.n	8003c9e <UART_WaitOnFlagUntilTimeout+0x30>
 8003c98:	6a3b      	ldr	r3, [r7, #32]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e03a      	b.n	8003d18 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	f003 0304 	and.w	r3, r3, #4
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d023      	beq.n	8003cf8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	2b80      	cmp	r3, #128	; 0x80
 8003cb4:	d020      	beq.n	8003cf8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	2b40      	cmp	r3, #64	; 0x40
 8003cba:	d01d      	beq.n	8003cf8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0308 	and.w	r3, r3, #8
 8003cc6:	2b08      	cmp	r3, #8
 8003cc8:	d116      	bne.n	8003cf8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003cca:	2300      	movs	r3, #0
 8003ccc:	617b      	str	r3, [r7, #20]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	617b      	str	r3, [r7, #20]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	617b      	str	r3, [r7, #20]
 8003cde:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 f81d 	bl	8003d20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2208      	movs	r2, #8
 8003cea:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e00f      	b.n	8003d18 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	4013      	ands	r3, r2
 8003d02:	68ba      	ldr	r2, [r7, #8]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	bf0c      	ite	eq
 8003d08:	2301      	moveq	r3, #1
 8003d0a:	2300      	movne	r3, #0
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	461a      	mov	r2, r3
 8003d10:	79fb      	ldrb	r3, [r7, #7]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d0b4      	beq.n	8003c80 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d16:	2300      	movs	r3, #0
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3718      	adds	r7, #24
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}

08003d20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b095      	sub	sp, #84	; 0x54
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	330c      	adds	r3, #12
 8003d2e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d32:	e853 3f00 	ldrex	r3, [r3]
 8003d36:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d3a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	330c      	adds	r3, #12
 8003d46:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003d48:	643a      	str	r2, [r7, #64]	; 0x40
 8003d4a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d4c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003d4e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003d50:	e841 2300 	strex	r3, r2, [r1]
 8003d54:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1e5      	bne.n	8003d28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	3314      	adds	r3, #20
 8003d62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d64:	6a3b      	ldr	r3, [r7, #32]
 8003d66:	e853 3f00 	ldrex	r3, [r3]
 8003d6a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	f023 0301 	bic.w	r3, r3, #1
 8003d72:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	3314      	adds	r3, #20
 8003d7a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d7c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003d7e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d84:	e841 2300 	strex	r3, r2, [r1]
 8003d88:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d1e5      	bne.n	8003d5c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d119      	bne.n	8003dcc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	330c      	adds	r3, #12
 8003d9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	e853 3f00 	ldrex	r3, [r3]
 8003da6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	f023 0310 	bic.w	r3, r3, #16
 8003dae:	647b      	str	r3, [r7, #68]	; 0x44
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	330c      	adds	r3, #12
 8003db6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003db8:	61ba      	str	r2, [r7, #24]
 8003dba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dbc:	6979      	ldr	r1, [r7, #20]
 8003dbe:	69ba      	ldr	r2, [r7, #24]
 8003dc0:	e841 2300 	strex	r3, r2, [r1]
 8003dc4:	613b      	str	r3, [r7, #16]
   return(result);
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d1e5      	bne.n	8003d98 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2220      	movs	r2, #32
 8003dd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003dda:	bf00      	nop
 8003ddc:	3754      	adds	r7, #84	; 0x54
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
	...

08003de8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003de8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dec:	b0c0      	sub	sp, #256	; 0x100
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e04:	68d9      	ldr	r1, [r3, #12]
 8003e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	ea40 0301 	orr.w	r3, r0, r1
 8003e10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e16:	689a      	ldr	r2, [r3, #8]
 8003e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	431a      	orrs	r2, r3
 8003e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e2c:	69db      	ldr	r3, [r3, #28]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e40:	f021 010c 	bic.w	r1, r1, #12
 8003e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003e4e:	430b      	orrs	r3, r1
 8003e50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e62:	6999      	ldr	r1, [r3, #24]
 8003e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	ea40 0301 	orr.w	r3, r0, r1
 8003e6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	4b8f      	ldr	r3, [pc, #572]	; (80040b4 <UART_SetConfig+0x2cc>)
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d005      	beq.n	8003e88 <UART_SetConfig+0xa0>
 8003e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	4b8d      	ldr	r3, [pc, #564]	; (80040b8 <UART_SetConfig+0x2d0>)
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d104      	bne.n	8003e92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e88:	f7fe fe60 	bl	8002b4c <HAL_RCC_GetPCLK2Freq>
 8003e8c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003e90:	e003      	b.n	8003e9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e92:	f7fe fe47 	bl	8002b24 <HAL_RCC_GetPCLK1Freq>
 8003e96:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e9e:	69db      	ldr	r3, [r3, #28]
 8003ea0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ea4:	f040 810c 	bne.w	80040c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ea8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003eac:	2200      	movs	r2, #0
 8003eae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003eb2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003eb6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003eba:	4622      	mov	r2, r4
 8003ebc:	462b      	mov	r3, r5
 8003ebe:	1891      	adds	r1, r2, r2
 8003ec0:	65b9      	str	r1, [r7, #88]	; 0x58
 8003ec2:	415b      	adcs	r3, r3
 8003ec4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ec6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003eca:	4621      	mov	r1, r4
 8003ecc:	eb12 0801 	adds.w	r8, r2, r1
 8003ed0:	4629      	mov	r1, r5
 8003ed2:	eb43 0901 	adc.w	r9, r3, r1
 8003ed6:	f04f 0200 	mov.w	r2, #0
 8003eda:	f04f 0300 	mov.w	r3, #0
 8003ede:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ee2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ee6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003eea:	4690      	mov	r8, r2
 8003eec:	4699      	mov	r9, r3
 8003eee:	4623      	mov	r3, r4
 8003ef0:	eb18 0303 	adds.w	r3, r8, r3
 8003ef4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003ef8:	462b      	mov	r3, r5
 8003efa:	eb49 0303 	adc.w	r3, r9, r3
 8003efe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003f0e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003f12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003f16:	460b      	mov	r3, r1
 8003f18:	18db      	adds	r3, r3, r3
 8003f1a:	653b      	str	r3, [r7, #80]	; 0x50
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	eb42 0303 	adc.w	r3, r2, r3
 8003f22:	657b      	str	r3, [r7, #84]	; 0x54
 8003f24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003f28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003f2c:	f7fc f9c8 	bl	80002c0 <__aeabi_uldivmod>
 8003f30:	4602      	mov	r2, r0
 8003f32:	460b      	mov	r3, r1
 8003f34:	4b61      	ldr	r3, [pc, #388]	; (80040bc <UART_SetConfig+0x2d4>)
 8003f36:	fba3 2302 	umull	r2, r3, r3, r2
 8003f3a:	095b      	lsrs	r3, r3, #5
 8003f3c:	011c      	lsls	r4, r3, #4
 8003f3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f42:	2200      	movs	r2, #0
 8003f44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f48:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003f4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003f50:	4642      	mov	r2, r8
 8003f52:	464b      	mov	r3, r9
 8003f54:	1891      	adds	r1, r2, r2
 8003f56:	64b9      	str	r1, [r7, #72]	; 0x48
 8003f58:	415b      	adcs	r3, r3
 8003f5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f60:	4641      	mov	r1, r8
 8003f62:	eb12 0a01 	adds.w	sl, r2, r1
 8003f66:	4649      	mov	r1, r9
 8003f68:	eb43 0b01 	adc.w	fp, r3, r1
 8003f6c:	f04f 0200 	mov.w	r2, #0
 8003f70:	f04f 0300 	mov.w	r3, #0
 8003f74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f80:	4692      	mov	sl, r2
 8003f82:	469b      	mov	fp, r3
 8003f84:	4643      	mov	r3, r8
 8003f86:	eb1a 0303 	adds.w	r3, sl, r3
 8003f8a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f8e:	464b      	mov	r3, r9
 8003f90:	eb4b 0303 	adc.w	r3, fp, r3
 8003f94:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003fa4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003fa8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003fac:	460b      	mov	r3, r1
 8003fae:	18db      	adds	r3, r3, r3
 8003fb0:	643b      	str	r3, [r7, #64]	; 0x40
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	eb42 0303 	adc.w	r3, r2, r3
 8003fb8:	647b      	str	r3, [r7, #68]	; 0x44
 8003fba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003fbe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003fc2:	f7fc f97d 	bl	80002c0 <__aeabi_uldivmod>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	460b      	mov	r3, r1
 8003fca:	4611      	mov	r1, r2
 8003fcc:	4b3b      	ldr	r3, [pc, #236]	; (80040bc <UART_SetConfig+0x2d4>)
 8003fce:	fba3 2301 	umull	r2, r3, r3, r1
 8003fd2:	095b      	lsrs	r3, r3, #5
 8003fd4:	2264      	movs	r2, #100	; 0x64
 8003fd6:	fb02 f303 	mul.w	r3, r2, r3
 8003fda:	1acb      	subs	r3, r1, r3
 8003fdc:	00db      	lsls	r3, r3, #3
 8003fde:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003fe2:	4b36      	ldr	r3, [pc, #216]	; (80040bc <UART_SetConfig+0x2d4>)
 8003fe4:	fba3 2302 	umull	r2, r3, r3, r2
 8003fe8:	095b      	lsrs	r3, r3, #5
 8003fea:	005b      	lsls	r3, r3, #1
 8003fec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003ff0:	441c      	add	r4, r3
 8003ff2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003ffc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004000:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004004:	4642      	mov	r2, r8
 8004006:	464b      	mov	r3, r9
 8004008:	1891      	adds	r1, r2, r2
 800400a:	63b9      	str	r1, [r7, #56]	; 0x38
 800400c:	415b      	adcs	r3, r3
 800400e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004010:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004014:	4641      	mov	r1, r8
 8004016:	1851      	adds	r1, r2, r1
 8004018:	6339      	str	r1, [r7, #48]	; 0x30
 800401a:	4649      	mov	r1, r9
 800401c:	414b      	adcs	r3, r1
 800401e:	637b      	str	r3, [r7, #52]	; 0x34
 8004020:	f04f 0200 	mov.w	r2, #0
 8004024:	f04f 0300 	mov.w	r3, #0
 8004028:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800402c:	4659      	mov	r1, fp
 800402e:	00cb      	lsls	r3, r1, #3
 8004030:	4651      	mov	r1, sl
 8004032:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004036:	4651      	mov	r1, sl
 8004038:	00ca      	lsls	r2, r1, #3
 800403a:	4610      	mov	r0, r2
 800403c:	4619      	mov	r1, r3
 800403e:	4603      	mov	r3, r0
 8004040:	4642      	mov	r2, r8
 8004042:	189b      	adds	r3, r3, r2
 8004044:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004048:	464b      	mov	r3, r9
 800404a:	460a      	mov	r2, r1
 800404c:	eb42 0303 	adc.w	r3, r2, r3
 8004050:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004060:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004064:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004068:	460b      	mov	r3, r1
 800406a:	18db      	adds	r3, r3, r3
 800406c:	62bb      	str	r3, [r7, #40]	; 0x28
 800406e:	4613      	mov	r3, r2
 8004070:	eb42 0303 	adc.w	r3, r2, r3
 8004074:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004076:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800407a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800407e:	f7fc f91f 	bl	80002c0 <__aeabi_uldivmod>
 8004082:	4602      	mov	r2, r0
 8004084:	460b      	mov	r3, r1
 8004086:	4b0d      	ldr	r3, [pc, #52]	; (80040bc <UART_SetConfig+0x2d4>)
 8004088:	fba3 1302 	umull	r1, r3, r3, r2
 800408c:	095b      	lsrs	r3, r3, #5
 800408e:	2164      	movs	r1, #100	; 0x64
 8004090:	fb01 f303 	mul.w	r3, r1, r3
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	3332      	adds	r3, #50	; 0x32
 800409a:	4a08      	ldr	r2, [pc, #32]	; (80040bc <UART_SetConfig+0x2d4>)
 800409c:	fba2 2303 	umull	r2, r3, r2, r3
 80040a0:	095b      	lsrs	r3, r3, #5
 80040a2:	f003 0207 	and.w	r2, r3, #7
 80040a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4422      	add	r2, r4
 80040ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040b0:	e106      	b.n	80042c0 <UART_SetConfig+0x4d8>
 80040b2:	bf00      	nop
 80040b4:	40011000 	.word	0x40011000
 80040b8:	40011400 	.word	0x40011400
 80040bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040c4:	2200      	movs	r2, #0
 80040c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80040ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80040ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80040d2:	4642      	mov	r2, r8
 80040d4:	464b      	mov	r3, r9
 80040d6:	1891      	adds	r1, r2, r2
 80040d8:	6239      	str	r1, [r7, #32]
 80040da:	415b      	adcs	r3, r3
 80040dc:	627b      	str	r3, [r7, #36]	; 0x24
 80040de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80040e2:	4641      	mov	r1, r8
 80040e4:	1854      	adds	r4, r2, r1
 80040e6:	4649      	mov	r1, r9
 80040e8:	eb43 0501 	adc.w	r5, r3, r1
 80040ec:	f04f 0200 	mov.w	r2, #0
 80040f0:	f04f 0300 	mov.w	r3, #0
 80040f4:	00eb      	lsls	r3, r5, #3
 80040f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040fa:	00e2      	lsls	r2, r4, #3
 80040fc:	4614      	mov	r4, r2
 80040fe:	461d      	mov	r5, r3
 8004100:	4643      	mov	r3, r8
 8004102:	18e3      	adds	r3, r4, r3
 8004104:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004108:	464b      	mov	r3, r9
 800410a:	eb45 0303 	adc.w	r3, r5, r3
 800410e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800411e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004122:	f04f 0200 	mov.w	r2, #0
 8004126:	f04f 0300 	mov.w	r3, #0
 800412a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800412e:	4629      	mov	r1, r5
 8004130:	008b      	lsls	r3, r1, #2
 8004132:	4621      	mov	r1, r4
 8004134:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004138:	4621      	mov	r1, r4
 800413a:	008a      	lsls	r2, r1, #2
 800413c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004140:	f7fc f8be 	bl	80002c0 <__aeabi_uldivmod>
 8004144:	4602      	mov	r2, r0
 8004146:	460b      	mov	r3, r1
 8004148:	4b60      	ldr	r3, [pc, #384]	; (80042cc <UART_SetConfig+0x4e4>)
 800414a:	fba3 2302 	umull	r2, r3, r3, r2
 800414e:	095b      	lsrs	r3, r3, #5
 8004150:	011c      	lsls	r4, r3, #4
 8004152:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004156:	2200      	movs	r2, #0
 8004158:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800415c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004160:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004164:	4642      	mov	r2, r8
 8004166:	464b      	mov	r3, r9
 8004168:	1891      	adds	r1, r2, r2
 800416a:	61b9      	str	r1, [r7, #24]
 800416c:	415b      	adcs	r3, r3
 800416e:	61fb      	str	r3, [r7, #28]
 8004170:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004174:	4641      	mov	r1, r8
 8004176:	1851      	adds	r1, r2, r1
 8004178:	6139      	str	r1, [r7, #16]
 800417a:	4649      	mov	r1, r9
 800417c:	414b      	adcs	r3, r1
 800417e:	617b      	str	r3, [r7, #20]
 8004180:	f04f 0200 	mov.w	r2, #0
 8004184:	f04f 0300 	mov.w	r3, #0
 8004188:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800418c:	4659      	mov	r1, fp
 800418e:	00cb      	lsls	r3, r1, #3
 8004190:	4651      	mov	r1, sl
 8004192:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004196:	4651      	mov	r1, sl
 8004198:	00ca      	lsls	r2, r1, #3
 800419a:	4610      	mov	r0, r2
 800419c:	4619      	mov	r1, r3
 800419e:	4603      	mov	r3, r0
 80041a0:	4642      	mov	r2, r8
 80041a2:	189b      	adds	r3, r3, r2
 80041a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80041a8:	464b      	mov	r3, r9
 80041aa:	460a      	mov	r2, r1
 80041ac:	eb42 0303 	adc.w	r3, r2, r3
 80041b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80041b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	2200      	movs	r2, #0
 80041bc:	67bb      	str	r3, [r7, #120]	; 0x78
 80041be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80041c0:	f04f 0200 	mov.w	r2, #0
 80041c4:	f04f 0300 	mov.w	r3, #0
 80041c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80041cc:	4649      	mov	r1, r9
 80041ce:	008b      	lsls	r3, r1, #2
 80041d0:	4641      	mov	r1, r8
 80041d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041d6:	4641      	mov	r1, r8
 80041d8:	008a      	lsls	r2, r1, #2
 80041da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80041de:	f7fc f86f 	bl	80002c0 <__aeabi_uldivmod>
 80041e2:	4602      	mov	r2, r0
 80041e4:	460b      	mov	r3, r1
 80041e6:	4611      	mov	r1, r2
 80041e8:	4b38      	ldr	r3, [pc, #224]	; (80042cc <UART_SetConfig+0x4e4>)
 80041ea:	fba3 2301 	umull	r2, r3, r3, r1
 80041ee:	095b      	lsrs	r3, r3, #5
 80041f0:	2264      	movs	r2, #100	; 0x64
 80041f2:	fb02 f303 	mul.w	r3, r2, r3
 80041f6:	1acb      	subs	r3, r1, r3
 80041f8:	011b      	lsls	r3, r3, #4
 80041fa:	3332      	adds	r3, #50	; 0x32
 80041fc:	4a33      	ldr	r2, [pc, #204]	; (80042cc <UART_SetConfig+0x4e4>)
 80041fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004202:	095b      	lsrs	r3, r3, #5
 8004204:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004208:	441c      	add	r4, r3
 800420a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800420e:	2200      	movs	r2, #0
 8004210:	673b      	str	r3, [r7, #112]	; 0x70
 8004212:	677a      	str	r2, [r7, #116]	; 0x74
 8004214:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004218:	4642      	mov	r2, r8
 800421a:	464b      	mov	r3, r9
 800421c:	1891      	adds	r1, r2, r2
 800421e:	60b9      	str	r1, [r7, #8]
 8004220:	415b      	adcs	r3, r3
 8004222:	60fb      	str	r3, [r7, #12]
 8004224:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004228:	4641      	mov	r1, r8
 800422a:	1851      	adds	r1, r2, r1
 800422c:	6039      	str	r1, [r7, #0]
 800422e:	4649      	mov	r1, r9
 8004230:	414b      	adcs	r3, r1
 8004232:	607b      	str	r3, [r7, #4]
 8004234:	f04f 0200 	mov.w	r2, #0
 8004238:	f04f 0300 	mov.w	r3, #0
 800423c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004240:	4659      	mov	r1, fp
 8004242:	00cb      	lsls	r3, r1, #3
 8004244:	4651      	mov	r1, sl
 8004246:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800424a:	4651      	mov	r1, sl
 800424c:	00ca      	lsls	r2, r1, #3
 800424e:	4610      	mov	r0, r2
 8004250:	4619      	mov	r1, r3
 8004252:	4603      	mov	r3, r0
 8004254:	4642      	mov	r2, r8
 8004256:	189b      	adds	r3, r3, r2
 8004258:	66bb      	str	r3, [r7, #104]	; 0x68
 800425a:	464b      	mov	r3, r9
 800425c:	460a      	mov	r2, r1
 800425e:	eb42 0303 	adc.w	r3, r2, r3
 8004262:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	2200      	movs	r2, #0
 800426c:	663b      	str	r3, [r7, #96]	; 0x60
 800426e:	667a      	str	r2, [r7, #100]	; 0x64
 8004270:	f04f 0200 	mov.w	r2, #0
 8004274:	f04f 0300 	mov.w	r3, #0
 8004278:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800427c:	4649      	mov	r1, r9
 800427e:	008b      	lsls	r3, r1, #2
 8004280:	4641      	mov	r1, r8
 8004282:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004286:	4641      	mov	r1, r8
 8004288:	008a      	lsls	r2, r1, #2
 800428a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800428e:	f7fc f817 	bl	80002c0 <__aeabi_uldivmod>
 8004292:	4602      	mov	r2, r0
 8004294:	460b      	mov	r3, r1
 8004296:	4b0d      	ldr	r3, [pc, #52]	; (80042cc <UART_SetConfig+0x4e4>)
 8004298:	fba3 1302 	umull	r1, r3, r3, r2
 800429c:	095b      	lsrs	r3, r3, #5
 800429e:	2164      	movs	r1, #100	; 0x64
 80042a0:	fb01 f303 	mul.w	r3, r1, r3
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	011b      	lsls	r3, r3, #4
 80042a8:	3332      	adds	r3, #50	; 0x32
 80042aa:	4a08      	ldr	r2, [pc, #32]	; (80042cc <UART_SetConfig+0x4e4>)
 80042ac:	fba2 2303 	umull	r2, r3, r2, r3
 80042b0:	095b      	lsrs	r3, r3, #5
 80042b2:	f003 020f 	and.w	r2, r3, #15
 80042b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4422      	add	r2, r4
 80042be:	609a      	str	r2, [r3, #8]
}
 80042c0:	bf00      	nop
 80042c2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80042c6:	46bd      	mov	sp, r7
 80042c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042cc:	51eb851f 	.word	0x51eb851f

080042d0 <__NVIC_SetPriority>:
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	4603      	mov	r3, r0
 80042d8:	6039      	str	r1, [r7, #0]
 80042da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	db0a      	blt.n	80042fa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	b2da      	uxtb	r2, r3
 80042e8:	490c      	ldr	r1, [pc, #48]	; (800431c <__NVIC_SetPriority+0x4c>)
 80042ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ee:	0112      	lsls	r2, r2, #4
 80042f0:	b2d2      	uxtb	r2, r2
 80042f2:	440b      	add	r3, r1
 80042f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80042f8:	e00a      	b.n	8004310 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	b2da      	uxtb	r2, r3
 80042fe:	4908      	ldr	r1, [pc, #32]	; (8004320 <__NVIC_SetPriority+0x50>)
 8004300:	79fb      	ldrb	r3, [r7, #7]
 8004302:	f003 030f 	and.w	r3, r3, #15
 8004306:	3b04      	subs	r3, #4
 8004308:	0112      	lsls	r2, r2, #4
 800430a:	b2d2      	uxtb	r2, r2
 800430c:	440b      	add	r3, r1
 800430e:	761a      	strb	r2, [r3, #24]
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr
 800431c:	e000e100 	.word	0xe000e100
 8004320:	e000ed00 	.word	0xe000ed00

08004324 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004324:	b580      	push	{r7, lr}
 8004326:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004328:	4b05      	ldr	r3, [pc, #20]	; (8004340 <SysTick_Handler+0x1c>)
 800432a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800432c:	f001 fd28 	bl	8005d80 <xTaskGetSchedulerState>
 8004330:	4603      	mov	r3, r0
 8004332:	2b01      	cmp	r3, #1
 8004334:	d001      	beq.n	800433a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004336:	f002 fb0f 	bl	8006958 <xPortSysTickHandler>
  }
}
 800433a:	bf00      	nop
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	e000e010 	.word	0xe000e010

08004344 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004344:	b580      	push	{r7, lr}
 8004346:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004348:	2100      	movs	r1, #0
 800434a:	f06f 0004 	mvn.w	r0, #4
 800434e:	f7ff ffbf 	bl	80042d0 <__NVIC_SetPriority>
#endif
}
 8004352:	bf00      	nop
 8004354:	bd80      	pop	{r7, pc}
	...

08004358 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800435e:	f3ef 8305 	mrs	r3, IPSR
 8004362:	603b      	str	r3, [r7, #0]
  return(result);
 8004364:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004366:	2b00      	cmp	r3, #0
 8004368:	d003      	beq.n	8004372 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800436a:	f06f 0305 	mvn.w	r3, #5
 800436e:	607b      	str	r3, [r7, #4]
 8004370:	e00c      	b.n	800438c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004372:	4b0a      	ldr	r3, [pc, #40]	; (800439c <osKernelInitialize+0x44>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d105      	bne.n	8004386 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800437a:	4b08      	ldr	r3, [pc, #32]	; (800439c <osKernelInitialize+0x44>)
 800437c:	2201      	movs	r2, #1
 800437e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004380:	2300      	movs	r3, #0
 8004382:	607b      	str	r3, [r7, #4]
 8004384:	e002      	b.n	800438c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004386:	f04f 33ff 	mov.w	r3, #4294967295
 800438a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800438c:	687b      	ldr	r3, [r7, #4]
}
 800438e:	4618      	mov	r0, r3
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	2000059c 	.word	0x2000059c

080043a0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043a6:	f3ef 8305 	mrs	r3, IPSR
 80043aa:	603b      	str	r3, [r7, #0]
  return(result);
 80043ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d003      	beq.n	80043ba <osKernelStart+0x1a>
    stat = osErrorISR;
 80043b2:	f06f 0305 	mvn.w	r3, #5
 80043b6:	607b      	str	r3, [r7, #4]
 80043b8:	e010      	b.n	80043dc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80043ba:	4b0b      	ldr	r3, [pc, #44]	; (80043e8 <osKernelStart+0x48>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d109      	bne.n	80043d6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80043c2:	f7ff ffbf 	bl	8004344 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80043c6:	4b08      	ldr	r3, [pc, #32]	; (80043e8 <osKernelStart+0x48>)
 80043c8:	2202      	movs	r2, #2
 80043ca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80043cc:	f001 f87c 	bl	80054c8 <vTaskStartScheduler>
      stat = osOK;
 80043d0:	2300      	movs	r3, #0
 80043d2:	607b      	str	r3, [r7, #4]
 80043d4:	e002      	b.n	80043dc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80043d6:	f04f 33ff 	mov.w	r3, #4294967295
 80043da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80043dc:	687b      	ldr	r3, [r7, #4]
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3708      	adds	r7, #8
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	2000059c 	.word	0x2000059c

080043ec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b08e      	sub	sp, #56	; 0x38
 80043f0:	af04      	add	r7, sp, #16
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80043f8:	2300      	movs	r3, #0
 80043fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043fc:	f3ef 8305 	mrs	r3, IPSR
 8004400:	617b      	str	r3, [r7, #20]
  return(result);
 8004402:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004404:	2b00      	cmp	r3, #0
 8004406:	d17e      	bne.n	8004506 <osThreadNew+0x11a>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d07b      	beq.n	8004506 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800440e:	2380      	movs	r3, #128	; 0x80
 8004410:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004412:	2318      	movs	r3, #24
 8004414:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004416:	2300      	movs	r3, #0
 8004418:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800441a:	f04f 33ff 	mov.w	r3, #4294967295
 800441e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d045      	beq.n	80044b2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d002      	beq.n	8004434 <osThreadNew+0x48>
        name = attr->name;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d002      	beq.n	8004442 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d008      	beq.n	800445a <osThreadNew+0x6e>
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	2b38      	cmp	r3, #56	; 0x38
 800444c:	d805      	bhi.n	800445a <osThreadNew+0x6e>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f003 0301 	and.w	r3, r3, #1
 8004456:	2b00      	cmp	r3, #0
 8004458:	d001      	beq.n	800445e <osThreadNew+0x72>
        return (NULL);
 800445a:	2300      	movs	r3, #0
 800445c:	e054      	b.n	8004508 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d003      	beq.n	800446e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	089b      	lsrs	r3, r3, #2
 800446c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00e      	beq.n	8004494 <osThreadNew+0xa8>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	2ba7      	cmp	r3, #167	; 0xa7
 800447c:	d90a      	bls.n	8004494 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004482:	2b00      	cmp	r3, #0
 8004484:	d006      	beq.n	8004494 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d002      	beq.n	8004494 <osThreadNew+0xa8>
        mem = 1;
 800448e:	2301      	movs	r3, #1
 8004490:	61bb      	str	r3, [r7, #24]
 8004492:	e010      	b.n	80044b6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d10c      	bne.n	80044b6 <osThreadNew+0xca>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d108      	bne.n	80044b6 <osThreadNew+0xca>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	691b      	ldr	r3, [r3, #16]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d104      	bne.n	80044b6 <osThreadNew+0xca>
          mem = 0;
 80044ac:	2300      	movs	r3, #0
 80044ae:	61bb      	str	r3, [r7, #24]
 80044b0:	e001      	b.n	80044b6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80044b2:	2300      	movs	r3, #0
 80044b4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d110      	bne.n	80044de <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044c4:	9202      	str	r2, [sp, #8]
 80044c6:	9301      	str	r3, [sp, #4]
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	9300      	str	r3, [sp, #0]
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	6a3a      	ldr	r2, [r7, #32]
 80044d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f000 fe0c 	bl	80050f0 <xTaskCreateStatic>
 80044d8:	4603      	mov	r3, r0
 80044da:	613b      	str	r3, [r7, #16]
 80044dc:	e013      	b.n	8004506 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d110      	bne.n	8004506 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80044e4:	6a3b      	ldr	r3, [r7, #32]
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	f107 0310 	add.w	r3, r7, #16
 80044ec:	9301      	str	r3, [sp, #4]
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	9300      	str	r3, [sp, #0]
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f000 fe57 	bl	80051aa <xTaskCreate>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d001      	beq.n	8004506 <osThreadNew+0x11a>
            hTask = NULL;
 8004502:	2300      	movs	r3, #0
 8004504:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004506:	693b      	ldr	r3, [r7, #16]
}
 8004508:	4618      	mov	r0, r3
 800450a:	3728      	adds	r7, #40	; 0x28
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}

08004510 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004518:	f3ef 8305 	mrs	r3, IPSR
 800451c:	60bb      	str	r3, [r7, #8]
  return(result);
 800451e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004520:	2b00      	cmp	r3, #0
 8004522:	d003      	beq.n	800452c <osDelay+0x1c>
    stat = osErrorISR;
 8004524:	f06f 0305 	mvn.w	r3, #5
 8004528:	60fb      	str	r3, [r7, #12]
 800452a:	e007      	b.n	800453c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800452c:	2300      	movs	r3, #0
 800452e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d002      	beq.n	800453c <osDelay+0x2c>
      vTaskDelay(ticks);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 ff92 	bl	8005460 <vTaskDelay>
    }
  }

  return (stat);
 800453c:	68fb      	ldr	r3, [r7, #12]
}
 800453e:	4618      	mov	r0, r3
 8004540:	3710      	adds	r7, #16
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
	...

08004548 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004548:	b480      	push	{r7}
 800454a:	b085      	sub	sp, #20
 800454c:	af00      	add	r7, sp, #0
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	4a07      	ldr	r2, [pc, #28]	; (8004574 <vApplicationGetIdleTaskMemory+0x2c>)
 8004558:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	4a06      	ldr	r2, [pc, #24]	; (8004578 <vApplicationGetIdleTaskMemory+0x30>)
 800455e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2280      	movs	r2, #128	; 0x80
 8004564:	601a      	str	r2, [r3, #0]
}
 8004566:	bf00      	nop
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	200005a0 	.word	0x200005a0
 8004578:	20000648 	.word	0x20000648

0800457c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800457c:	b480      	push	{r7}
 800457e:	b085      	sub	sp, #20
 8004580:	af00      	add	r7, sp, #0
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	60b9      	str	r1, [r7, #8]
 8004586:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	4a07      	ldr	r2, [pc, #28]	; (80045a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800458c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	4a06      	ldr	r2, [pc, #24]	; (80045ac <vApplicationGetTimerTaskMemory+0x30>)
 8004592:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f44f 7280 	mov.w	r2, #256	; 0x100
 800459a:	601a      	str	r2, [r3, #0]
}
 800459c:	bf00      	nop
 800459e:	3714      	adds	r7, #20
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr
 80045a8:	20000848 	.word	0x20000848
 80045ac:	200008f0 	.word	0x200008f0

080045b0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f103 0208 	add.w	r2, r3, #8
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f04f 32ff 	mov.w	r2, #4294967295
 80045c8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f103 0208 	add.w	r2, r3, #8
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	f103 0208 	add.w	r2, r3, #8
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80045e4:	bf00      	nop
 80045e6:	370c      	adds	r7, #12
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80045f0:	b480      	push	{r7}
 80045f2:	b083      	sub	sp, #12
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80045fe:	bf00      	nop
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr

0800460a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800460a:	b480      	push	{r7}
 800460c:	b085      	sub	sp, #20
 800460e:	af00      	add	r7, sp, #0
 8004610:	6078      	str	r0, [r7, #4]
 8004612:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	68fa      	ldr	r2, [r7, #12]
 800461e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	689a      	ldr	r2, [r3, #8]
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	683a      	ldr	r2, [r7, #0]
 800462e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	683a      	ldr	r2, [r7, #0]
 8004634:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	1c5a      	adds	r2, r3, #1
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	601a      	str	r2, [r3, #0]
}
 8004646:	bf00      	nop
 8004648:	3714      	adds	r7, #20
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr

08004652 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004652:	b480      	push	{r7}
 8004654:	b085      	sub	sp, #20
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
 800465a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004668:	d103      	bne.n	8004672 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	60fb      	str	r3, [r7, #12]
 8004670:	e00c      	b.n	800468c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	3308      	adds	r3, #8
 8004676:	60fb      	str	r3, [r7, #12]
 8004678:	e002      	b.n	8004680 <vListInsert+0x2e>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	60fb      	str	r3, [r7, #12]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68ba      	ldr	r2, [r7, #8]
 8004688:	429a      	cmp	r2, r3
 800468a:	d2f6      	bcs.n	800467a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	685a      	ldr	r2, [r3, #4]
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	683a      	ldr	r2, [r7, #0]
 800469a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	68fa      	ldr	r2, [r7, #12]
 80046a0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	683a      	ldr	r2, [r7, #0]
 80046a6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	1c5a      	adds	r2, r3, #1
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	601a      	str	r2, [r3, #0]
}
 80046b8:	bf00      	nop
 80046ba:	3714      	adds	r7, #20
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	691b      	ldr	r3, [r3, #16]
 80046d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	6892      	ldr	r2, [r2, #8]
 80046da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	6852      	ldr	r2, [r2, #4]
 80046e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d103      	bne.n	80046f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689a      	ldr	r2, [r3, #8]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	1e5a      	subs	r2, r3, #1
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
}
 800470c:	4618      	mov	r0, r3
 800470e:	3714      	adds	r7, #20
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d10a      	bne.n	8004742 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800472c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004730:	f383 8811 	msr	BASEPRI, r3
 8004734:	f3bf 8f6f 	isb	sy
 8004738:	f3bf 8f4f 	dsb	sy
 800473c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800473e:	bf00      	nop
 8004740:	e7fe      	b.n	8004740 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004742:	f002 f877 	bl	8006834 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800474e:	68f9      	ldr	r1, [r7, #12]
 8004750:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004752:	fb01 f303 	mul.w	r3, r1, r3
 8004756:	441a      	add	r2, r3
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004772:	3b01      	subs	r3, #1
 8004774:	68f9      	ldr	r1, [r7, #12]
 8004776:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004778:	fb01 f303 	mul.w	r3, r1, r3
 800477c:	441a      	add	r2, r3
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	22ff      	movs	r2, #255	; 0xff
 8004786:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	22ff      	movs	r2, #255	; 0xff
 800478e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d114      	bne.n	80047c2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	691b      	ldr	r3, [r3, #16]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d01a      	beq.n	80047d6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	3310      	adds	r3, #16
 80047a4:	4618      	mov	r0, r3
 80047a6:	f001 f929 	bl	80059fc <xTaskRemoveFromEventList>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d012      	beq.n	80047d6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80047b0:	4b0c      	ldr	r3, [pc, #48]	; (80047e4 <xQueueGenericReset+0xcc>)
 80047b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047b6:	601a      	str	r2, [r3, #0]
 80047b8:	f3bf 8f4f 	dsb	sy
 80047bc:	f3bf 8f6f 	isb	sy
 80047c0:	e009      	b.n	80047d6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	3310      	adds	r3, #16
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7ff fef2 	bl	80045b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	3324      	adds	r3, #36	; 0x24
 80047d0:	4618      	mov	r0, r3
 80047d2:	f7ff feed 	bl	80045b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80047d6:	f002 f85d 	bl	8006894 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80047da:	2301      	movs	r3, #1
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3710      	adds	r7, #16
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}
 80047e4:	e000ed04 	.word	0xe000ed04

080047e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b08e      	sub	sp, #56	; 0x38
 80047ec:	af02      	add	r7, sp, #8
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	607a      	str	r2, [r7, #4]
 80047f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d10a      	bne.n	8004812 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80047fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004800:	f383 8811 	msr	BASEPRI, r3
 8004804:	f3bf 8f6f 	isb	sy
 8004808:	f3bf 8f4f 	dsb	sy
 800480c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800480e:	bf00      	nop
 8004810:	e7fe      	b.n	8004810 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d10a      	bne.n	800482e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800481c:	f383 8811 	msr	BASEPRI, r3
 8004820:	f3bf 8f6f 	isb	sy
 8004824:	f3bf 8f4f 	dsb	sy
 8004828:	627b      	str	r3, [r7, #36]	; 0x24
}
 800482a:	bf00      	nop
 800482c:	e7fe      	b.n	800482c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d002      	beq.n	800483a <xQueueGenericCreateStatic+0x52>
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <xQueueGenericCreateStatic+0x56>
 800483a:	2301      	movs	r3, #1
 800483c:	e000      	b.n	8004840 <xQueueGenericCreateStatic+0x58>
 800483e:	2300      	movs	r3, #0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d10a      	bne.n	800485a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004844:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004848:	f383 8811 	msr	BASEPRI, r3
 800484c:	f3bf 8f6f 	isb	sy
 8004850:	f3bf 8f4f 	dsb	sy
 8004854:	623b      	str	r3, [r7, #32]
}
 8004856:	bf00      	nop
 8004858:	e7fe      	b.n	8004858 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d102      	bne.n	8004866 <xQueueGenericCreateStatic+0x7e>
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <xQueueGenericCreateStatic+0x82>
 8004866:	2301      	movs	r3, #1
 8004868:	e000      	b.n	800486c <xQueueGenericCreateStatic+0x84>
 800486a:	2300      	movs	r3, #0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d10a      	bne.n	8004886 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004874:	f383 8811 	msr	BASEPRI, r3
 8004878:	f3bf 8f6f 	isb	sy
 800487c:	f3bf 8f4f 	dsb	sy
 8004880:	61fb      	str	r3, [r7, #28]
}
 8004882:	bf00      	nop
 8004884:	e7fe      	b.n	8004884 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004886:	2350      	movs	r3, #80	; 0x50
 8004888:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	2b50      	cmp	r3, #80	; 0x50
 800488e:	d00a      	beq.n	80048a6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004894:	f383 8811 	msr	BASEPRI, r3
 8004898:	f3bf 8f6f 	isb	sy
 800489c:	f3bf 8f4f 	dsb	sy
 80048a0:	61bb      	str	r3, [r7, #24]
}
 80048a2:	bf00      	nop
 80048a4:	e7fe      	b.n	80048a4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80048a6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80048ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d00d      	beq.n	80048ce <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80048b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048b4:	2201      	movs	r2, #1
 80048b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80048ba:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80048be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048c0:	9300      	str	r3, [sp, #0]
 80048c2:	4613      	mov	r3, r2
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	68b9      	ldr	r1, [r7, #8]
 80048c8:	68f8      	ldr	r0, [r7, #12]
 80048ca:	f000 f805 	bl	80048d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80048ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3730      	adds	r7, #48	; 0x30
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	60b9      	str	r1, [r7, #8]
 80048e2:	607a      	str	r2, [r7, #4]
 80048e4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d103      	bne.n	80048f4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	69ba      	ldr	r2, [r7, #24]
 80048f0:	601a      	str	r2, [r3, #0]
 80048f2:	e002      	b.n	80048fa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	68fa      	ldr	r2, [r7, #12]
 80048fe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	68ba      	ldr	r2, [r7, #8]
 8004904:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004906:	2101      	movs	r1, #1
 8004908:	69b8      	ldr	r0, [r7, #24]
 800490a:	f7ff ff05 	bl	8004718 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	78fa      	ldrb	r2, [r7, #3]
 8004912:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004916:	bf00      	nop
 8004918:	3710      	adds	r7, #16
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
	...

08004920 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b08e      	sub	sp, #56	; 0x38
 8004924:	af00      	add	r7, sp, #0
 8004926:	60f8      	str	r0, [r7, #12]
 8004928:	60b9      	str	r1, [r7, #8]
 800492a:	607a      	str	r2, [r7, #4]
 800492c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800492e:	2300      	movs	r3, #0
 8004930:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004938:	2b00      	cmp	r3, #0
 800493a:	d10a      	bne.n	8004952 <xQueueGenericSend+0x32>
	__asm volatile
 800493c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004940:	f383 8811 	msr	BASEPRI, r3
 8004944:	f3bf 8f6f 	isb	sy
 8004948:	f3bf 8f4f 	dsb	sy
 800494c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800494e:	bf00      	nop
 8004950:	e7fe      	b.n	8004950 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d103      	bne.n	8004960 <xQueueGenericSend+0x40>
 8004958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800495a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495c:	2b00      	cmp	r3, #0
 800495e:	d101      	bne.n	8004964 <xQueueGenericSend+0x44>
 8004960:	2301      	movs	r3, #1
 8004962:	e000      	b.n	8004966 <xQueueGenericSend+0x46>
 8004964:	2300      	movs	r3, #0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d10a      	bne.n	8004980 <xQueueGenericSend+0x60>
	__asm volatile
 800496a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800496e:	f383 8811 	msr	BASEPRI, r3
 8004972:	f3bf 8f6f 	isb	sy
 8004976:	f3bf 8f4f 	dsb	sy
 800497a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800497c:	bf00      	nop
 800497e:	e7fe      	b.n	800497e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	2b02      	cmp	r3, #2
 8004984:	d103      	bne.n	800498e <xQueueGenericSend+0x6e>
 8004986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800498a:	2b01      	cmp	r3, #1
 800498c:	d101      	bne.n	8004992 <xQueueGenericSend+0x72>
 800498e:	2301      	movs	r3, #1
 8004990:	e000      	b.n	8004994 <xQueueGenericSend+0x74>
 8004992:	2300      	movs	r3, #0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d10a      	bne.n	80049ae <xQueueGenericSend+0x8e>
	__asm volatile
 8004998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800499c:	f383 8811 	msr	BASEPRI, r3
 80049a0:	f3bf 8f6f 	isb	sy
 80049a4:	f3bf 8f4f 	dsb	sy
 80049a8:	623b      	str	r3, [r7, #32]
}
 80049aa:	bf00      	nop
 80049ac:	e7fe      	b.n	80049ac <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80049ae:	f001 f9e7 	bl	8005d80 <xTaskGetSchedulerState>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d102      	bne.n	80049be <xQueueGenericSend+0x9e>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d101      	bne.n	80049c2 <xQueueGenericSend+0xa2>
 80049be:	2301      	movs	r3, #1
 80049c0:	e000      	b.n	80049c4 <xQueueGenericSend+0xa4>
 80049c2:	2300      	movs	r3, #0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d10a      	bne.n	80049de <xQueueGenericSend+0xbe>
	__asm volatile
 80049c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049cc:	f383 8811 	msr	BASEPRI, r3
 80049d0:	f3bf 8f6f 	isb	sy
 80049d4:	f3bf 8f4f 	dsb	sy
 80049d8:	61fb      	str	r3, [r7, #28]
}
 80049da:	bf00      	nop
 80049dc:	e7fe      	b.n	80049dc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80049de:	f001 ff29 	bl	8006834 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80049e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d302      	bcc.n	80049f4 <xQueueGenericSend+0xd4>
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d129      	bne.n	8004a48 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80049f4:	683a      	ldr	r2, [r7, #0]
 80049f6:	68b9      	ldr	r1, [r7, #8]
 80049f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049fa:	f000 fa0b 	bl	8004e14 <prvCopyDataToQueue>
 80049fe:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d010      	beq.n	8004a2a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a0a:	3324      	adds	r3, #36	; 0x24
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f000 fff5 	bl	80059fc <xTaskRemoveFromEventList>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d013      	beq.n	8004a40 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004a18:	4b3f      	ldr	r3, [pc, #252]	; (8004b18 <xQueueGenericSend+0x1f8>)
 8004a1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a1e:	601a      	str	r2, [r3, #0]
 8004a20:	f3bf 8f4f 	dsb	sy
 8004a24:	f3bf 8f6f 	isb	sy
 8004a28:	e00a      	b.n	8004a40 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004a2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d007      	beq.n	8004a40 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004a30:	4b39      	ldr	r3, [pc, #228]	; (8004b18 <xQueueGenericSend+0x1f8>)
 8004a32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a36:	601a      	str	r2, [r3, #0]
 8004a38:	f3bf 8f4f 	dsb	sy
 8004a3c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004a40:	f001 ff28 	bl	8006894 <vPortExitCritical>
				return pdPASS;
 8004a44:	2301      	movs	r3, #1
 8004a46:	e063      	b.n	8004b10 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d103      	bne.n	8004a56 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a4e:	f001 ff21 	bl	8006894 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004a52:	2300      	movs	r3, #0
 8004a54:	e05c      	b.n	8004b10 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d106      	bne.n	8004a6a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a5c:	f107 0314 	add.w	r3, r7, #20
 8004a60:	4618      	mov	r0, r3
 8004a62:	f001 f82f 	bl	8005ac4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a66:	2301      	movs	r3, #1
 8004a68:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a6a:	f001 ff13 	bl	8006894 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a6e:	f000 fd9b 	bl	80055a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a72:	f001 fedf 	bl	8006834 <vPortEnterCritical>
 8004a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a7c:	b25b      	sxtb	r3, r3
 8004a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a82:	d103      	bne.n	8004a8c <xQueueGenericSend+0x16c>
 8004a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a86:	2200      	movs	r2, #0
 8004a88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a8e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a92:	b25b      	sxtb	r3, r3
 8004a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a98:	d103      	bne.n	8004aa2 <xQueueGenericSend+0x182>
 8004a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004aa2:	f001 fef7 	bl	8006894 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004aa6:	1d3a      	adds	r2, r7, #4
 8004aa8:	f107 0314 	add.w	r3, r7, #20
 8004aac:	4611      	mov	r1, r2
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f001 f81e 	bl	8005af0 <xTaskCheckForTimeOut>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d124      	bne.n	8004b04 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004aba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004abc:	f000 faa2 	bl	8005004 <prvIsQueueFull>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d018      	beq.n	8004af8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ac8:	3310      	adds	r3, #16
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	4611      	mov	r1, r2
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f000 ff44 	bl	800595c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004ad4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ad6:	f000 fa2d 	bl	8004f34 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004ada:	f000 fd73 	bl	80055c4 <xTaskResumeAll>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	f47f af7c 	bne.w	80049de <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004ae6:	4b0c      	ldr	r3, [pc, #48]	; (8004b18 <xQueueGenericSend+0x1f8>)
 8004ae8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aec:	601a      	str	r2, [r3, #0]
 8004aee:	f3bf 8f4f 	dsb	sy
 8004af2:	f3bf 8f6f 	isb	sy
 8004af6:	e772      	b.n	80049de <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004af8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004afa:	f000 fa1b 	bl	8004f34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004afe:	f000 fd61 	bl	80055c4 <xTaskResumeAll>
 8004b02:	e76c      	b.n	80049de <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004b04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b06:	f000 fa15 	bl	8004f34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b0a:	f000 fd5b 	bl	80055c4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004b0e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3738      	adds	r7, #56	; 0x38
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	e000ed04 	.word	0xe000ed04

08004b1c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b090      	sub	sp, #64	; 0x40
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	60b9      	str	r1, [r7, #8]
 8004b26:	607a      	str	r2, [r7, #4]
 8004b28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d10a      	bne.n	8004b4a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b38:	f383 8811 	msr	BASEPRI, r3
 8004b3c:	f3bf 8f6f 	isb	sy
 8004b40:	f3bf 8f4f 	dsb	sy
 8004b44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004b46:	bf00      	nop
 8004b48:	e7fe      	b.n	8004b48 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d103      	bne.n	8004b58 <xQueueGenericSendFromISR+0x3c>
 8004b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d101      	bne.n	8004b5c <xQueueGenericSendFromISR+0x40>
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e000      	b.n	8004b5e <xQueueGenericSendFromISR+0x42>
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10a      	bne.n	8004b78 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b66:	f383 8811 	msr	BASEPRI, r3
 8004b6a:	f3bf 8f6f 	isb	sy
 8004b6e:	f3bf 8f4f 	dsb	sy
 8004b72:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004b74:	bf00      	nop
 8004b76:	e7fe      	b.n	8004b76 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d103      	bne.n	8004b86 <xQueueGenericSendFromISR+0x6a>
 8004b7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d101      	bne.n	8004b8a <xQueueGenericSendFromISR+0x6e>
 8004b86:	2301      	movs	r3, #1
 8004b88:	e000      	b.n	8004b8c <xQueueGenericSendFromISR+0x70>
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d10a      	bne.n	8004ba6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b94:	f383 8811 	msr	BASEPRI, r3
 8004b98:	f3bf 8f6f 	isb	sy
 8004b9c:	f3bf 8f4f 	dsb	sy
 8004ba0:	623b      	str	r3, [r7, #32]
}
 8004ba2:	bf00      	nop
 8004ba4:	e7fe      	b.n	8004ba4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004ba6:	f001 ff27 	bl	80069f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004baa:	f3ef 8211 	mrs	r2, BASEPRI
 8004bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bb2:	f383 8811 	msr	BASEPRI, r3
 8004bb6:	f3bf 8f6f 	isb	sy
 8004bba:	f3bf 8f4f 	dsb	sy
 8004bbe:	61fa      	str	r2, [r7, #28]
 8004bc0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004bc2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004bc4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d302      	bcc.n	8004bd8 <xQueueGenericSendFromISR+0xbc>
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	2b02      	cmp	r3, #2
 8004bd6:	d12f      	bne.n	8004c38 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004bde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004be6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004be8:	683a      	ldr	r2, [r7, #0]
 8004bea:	68b9      	ldr	r1, [r7, #8]
 8004bec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004bee:	f000 f911 	bl	8004e14 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004bf2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bfa:	d112      	bne.n	8004c22 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d016      	beq.n	8004c32 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c06:	3324      	adds	r3, #36	; 0x24
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f000 fef7 	bl	80059fc <xTaskRemoveFromEventList>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d00e      	beq.n	8004c32 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00b      	beq.n	8004c32 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	601a      	str	r2, [r3, #0]
 8004c20:	e007      	b.n	8004c32 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004c22:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c26:	3301      	adds	r3, #1
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	b25a      	sxtb	r2, r3
 8004c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004c32:	2301      	movs	r3, #1
 8004c34:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004c36:	e001      	b.n	8004c3c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c3e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004c46:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004c48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3740      	adds	r7, #64	; 0x40
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
	...

08004c54 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b08c      	sub	sp, #48	; 0x30
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004c60:	2300      	movs	r3, #0
 8004c62:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d10a      	bne.n	8004c84 <xQueueReceive+0x30>
	__asm volatile
 8004c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c72:	f383 8811 	msr	BASEPRI, r3
 8004c76:	f3bf 8f6f 	isb	sy
 8004c7a:	f3bf 8f4f 	dsb	sy
 8004c7e:	623b      	str	r3, [r7, #32]
}
 8004c80:	bf00      	nop
 8004c82:	e7fe      	b.n	8004c82 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d103      	bne.n	8004c92 <xQueueReceive+0x3e>
 8004c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <xQueueReceive+0x42>
 8004c92:	2301      	movs	r3, #1
 8004c94:	e000      	b.n	8004c98 <xQueueReceive+0x44>
 8004c96:	2300      	movs	r3, #0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d10a      	bne.n	8004cb2 <xQueueReceive+0x5e>
	__asm volatile
 8004c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ca0:	f383 8811 	msr	BASEPRI, r3
 8004ca4:	f3bf 8f6f 	isb	sy
 8004ca8:	f3bf 8f4f 	dsb	sy
 8004cac:	61fb      	str	r3, [r7, #28]
}
 8004cae:	bf00      	nop
 8004cb0:	e7fe      	b.n	8004cb0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004cb2:	f001 f865 	bl	8005d80 <xTaskGetSchedulerState>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d102      	bne.n	8004cc2 <xQueueReceive+0x6e>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d101      	bne.n	8004cc6 <xQueueReceive+0x72>
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e000      	b.n	8004cc8 <xQueueReceive+0x74>
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d10a      	bne.n	8004ce2 <xQueueReceive+0x8e>
	__asm volatile
 8004ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd0:	f383 8811 	msr	BASEPRI, r3
 8004cd4:	f3bf 8f6f 	isb	sy
 8004cd8:	f3bf 8f4f 	dsb	sy
 8004cdc:	61bb      	str	r3, [r7, #24]
}
 8004cde:	bf00      	nop
 8004ce0:	e7fe      	b.n	8004ce0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ce2:	f001 fda7 	bl	8006834 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cea:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d01f      	beq.n	8004d32 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004cf2:	68b9      	ldr	r1, [r7, #8]
 8004cf4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cf6:	f000 f8f7 	bl	8004ee8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cfc:	1e5a      	subs	r2, r3, #1
 8004cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d00:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d00f      	beq.n	8004d2a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d0c:	3310      	adds	r3, #16
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f000 fe74 	bl	80059fc <xTaskRemoveFromEventList>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d007      	beq.n	8004d2a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004d1a:	4b3d      	ldr	r3, [pc, #244]	; (8004e10 <xQueueReceive+0x1bc>)
 8004d1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d20:	601a      	str	r2, [r3, #0]
 8004d22:	f3bf 8f4f 	dsb	sy
 8004d26:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004d2a:	f001 fdb3 	bl	8006894 <vPortExitCritical>
				return pdPASS;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e069      	b.n	8004e06 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d103      	bne.n	8004d40 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d38:	f001 fdac 	bl	8006894 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	e062      	b.n	8004e06 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d106      	bne.n	8004d54 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d46:	f107 0310 	add.w	r3, r7, #16
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f000 feba 	bl	8005ac4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d50:	2301      	movs	r3, #1
 8004d52:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004d54:	f001 fd9e 	bl	8006894 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004d58:	f000 fc26 	bl	80055a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d5c:	f001 fd6a 	bl	8006834 <vPortEnterCritical>
 8004d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d66:	b25b      	sxtb	r3, r3
 8004d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d6c:	d103      	bne.n	8004d76 <xQueueReceive+0x122>
 8004d6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d7c:	b25b      	sxtb	r3, r3
 8004d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d82:	d103      	bne.n	8004d8c <xQueueReceive+0x138>
 8004d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d86:	2200      	movs	r2, #0
 8004d88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d8c:	f001 fd82 	bl	8006894 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d90:	1d3a      	adds	r2, r7, #4
 8004d92:	f107 0310 	add.w	r3, r7, #16
 8004d96:	4611      	mov	r1, r2
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f000 fea9 	bl	8005af0 <xTaskCheckForTimeOut>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d123      	bne.n	8004dec <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004da4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004da6:	f000 f917 	bl	8004fd8 <prvIsQueueEmpty>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d017      	beq.n	8004de0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004db2:	3324      	adds	r3, #36	; 0x24
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	4611      	mov	r1, r2
 8004db8:	4618      	mov	r0, r3
 8004dba:	f000 fdcf 	bl	800595c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004dbe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dc0:	f000 f8b8 	bl	8004f34 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004dc4:	f000 fbfe 	bl	80055c4 <xTaskResumeAll>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d189      	bne.n	8004ce2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004dce:	4b10      	ldr	r3, [pc, #64]	; (8004e10 <xQueueReceive+0x1bc>)
 8004dd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dd4:	601a      	str	r2, [r3, #0]
 8004dd6:	f3bf 8f4f 	dsb	sy
 8004dda:	f3bf 8f6f 	isb	sy
 8004dde:	e780      	b.n	8004ce2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004de0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004de2:	f000 f8a7 	bl	8004f34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004de6:	f000 fbed 	bl	80055c4 <xTaskResumeAll>
 8004dea:	e77a      	b.n	8004ce2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004dec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dee:	f000 f8a1 	bl	8004f34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004df2:	f000 fbe7 	bl	80055c4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004df6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004df8:	f000 f8ee 	bl	8004fd8 <prvIsQueueEmpty>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	f43f af6f 	beq.w	8004ce2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004e04:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3730      	adds	r7, #48	; 0x30
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	e000ed04 	.word	0xe000ed04

08004e14 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b086      	sub	sp, #24
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	60f8      	str	r0, [r7, #12]
 8004e1c:	60b9      	str	r1, [r7, #8]
 8004e1e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004e20:	2300      	movs	r3, #0
 8004e22:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e28:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d10d      	bne.n	8004e4e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d14d      	bne.n	8004ed6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f000 ffbc 	bl	8005dbc <xTaskPriorityDisinherit>
 8004e44:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	609a      	str	r2, [r3, #8]
 8004e4c:	e043      	b.n	8004ed6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d119      	bne.n	8004e88 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6858      	ldr	r0, [r3, #4]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	68b9      	ldr	r1, [r7, #8]
 8004e60:	f002 f8a6 	bl	8006fb0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	685a      	ldr	r2, [r3, #4]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6c:	441a      	add	r2, r3
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	685a      	ldr	r2, [r3, #4]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d32b      	bcc.n	8004ed6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	605a      	str	r2, [r3, #4]
 8004e86:	e026      	b.n	8004ed6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	68d8      	ldr	r0, [r3, #12]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e90:	461a      	mov	r2, r3
 8004e92:	68b9      	ldr	r1, [r7, #8]
 8004e94:	f002 f88c 	bl	8006fb0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	68da      	ldr	r2, [r3, #12]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea0:	425b      	negs	r3, r3
 8004ea2:	441a      	add	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	68da      	ldr	r2, [r3, #12]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d207      	bcs.n	8004ec4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	689a      	ldr	r2, [r3, #8]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebc:	425b      	negs	r3, r3
 8004ebe:	441a      	add	r2, r3
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2b02      	cmp	r3, #2
 8004ec8:	d105      	bne.n	8004ed6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d002      	beq.n	8004ed6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	3b01      	subs	r3, #1
 8004ed4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	1c5a      	adds	r2, r3, #1
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004ede:	697b      	ldr	r3, [r7, #20]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3718      	adds	r7, #24
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d018      	beq.n	8004f2c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	68da      	ldr	r2, [r3, #12]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f02:	441a      	add	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	68da      	ldr	r2, [r3, #12]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d303      	bcc.n	8004f1c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	68d9      	ldr	r1, [r3, #12]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f24:	461a      	mov	r2, r3
 8004f26:	6838      	ldr	r0, [r7, #0]
 8004f28:	f002 f842 	bl	8006fb0 <memcpy>
	}
}
 8004f2c:	bf00      	nop
 8004f2e:	3708      	adds	r7, #8
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004f3c:	f001 fc7a 	bl	8006834 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f46:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f48:	e011      	b.n	8004f6e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d012      	beq.n	8004f78 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	3324      	adds	r3, #36	; 0x24
 8004f56:	4618      	mov	r0, r3
 8004f58:	f000 fd50 	bl	80059fc <xTaskRemoveFromEventList>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d001      	beq.n	8004f66 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004f62:	f000 fe27 	bl	8005bb4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004f66:	7bfb      	ldrb	r3, [r7, #15]
 8004f68:	3b01      	subs	r3, #1
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	dce9      	bgt.n	8004f4a <prvUnlockQueue+0x16>
 8004f76:	e000      	b.n	8004f7a <prvUnlockQueue+0x46>
					break;
 8004f78:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	22ff      	movs	r2, #255	; 0xff
 8004f7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004f82:	f001 fc87 	bl	8006894 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004f86:	f001 fc55 	bl	8006834 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f90:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f92:	e011      	b.n	8004fb8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	691b      	ldr	r3, [r3, #16]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d012      	beq.n	8004fc2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	3310      	adds	r3, #16
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f000 fd2b 	bl	80059fc <xTaskRemoveFromEventList>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d001      	beq.n	8004fb0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004fac:	f000 fe02 	bl	8005bb4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004fb0:	7bbb      	ldrb	r3, [r7, #14]
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004fb8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	dce9      	bgt.n	8004f94 <prvUnlockQueue+0x60>
 8004fc0:	e000      	b.n	8004fc4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004fc2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	22ff      	movs	r2, #255	; 0xff
 8004fc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004fcc:	f001 fc62 	bl	8006894 <vPortExitCritical>
}
 8004fd0:	bf00      	nop
 8004fd2:	3710      	adds	r7, #16
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004fe0:	f001 fc28 	bl	8006834 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d102      	bne.n	8004ff2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004fec:	2301      	movs	r3, #1
 8004fee:	60fb      	str	r3, [r7, #12]
 8004ff0:	e001      	b.n	8004ff6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004ff6:	f001 fc4d 	bl	8006894 <vPortExitCritical>

	return xReturn;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3710      	adds	r7, #16
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800500c:	f001 fc12 	bl	8006834 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005018:	429a      	cmp	r2, r3
 800501a:	d102      	bne.n	8005022 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800501c:	2301      	movs	r3, #1
 800501e:	60fb      	str	r3, [r7, #12]
 8005020:	e001      	b.n	8005026 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005022:	2300      	movs	r3, #0
 8005024:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005026:	f001 fc35 	bl	8006894 <vPortExitCritical>

	return xReturn;
 800502a:	68fb      	ldr	r3, [r7, #12]
}
 800502c:	4618      	mov	r0, r3
 800502e:	3710      	adds	r7, #16
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005034:	b480      	push	{r7}
 8005036:	b085      	sub	sp, #20
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800503e:	2300      	movs	r3, #0
 8005040:	60fb      	str	r3, [r7, #12]
 8005042:	e014      	b.n	800506e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005044:	4a0f      	ldr	r2, [pc, #60]	; (8005084 <vQueueAddToRegistry+0x50>)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d10b      	bne.n	8005068 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005050:	490c      	ldr	r1, [pc, #48]	; (8005084 <vQueueAddToRegistry+0x50>)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	683a      	ldr	r2, [r7, #0]
 8005056:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800505a:	4a0a      	ldr	r2, [pc, #40]	; (8005084 <vQueueAddToRegistry+0x50>)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	00db      	lsls	r3, r3, #3
 8005060:	4413      	add	r3, r2
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005066:	e006      	b.n	8005076 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	3301      	adds	r3, #1
 800506c:	60fb      	str	r3, [r7, #12]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2b07      	cmp	r3, #7
 8005072:	d9e7      	bls.n	8005044 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005074:	bf00      	nop
 8005076:	bf00      	nop
 8005078:	3714      	adds	r7, #20
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	20000cf0 	.word	0x20000cf0

08005088 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005088:	b580      	push	{r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005098:	f001 fbcc 	bl	8006834 <vPortEnterCritical>
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80050a2:	b25b      	sxtb	r3, r3
 80050a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a8:	d103      	bne.n	80050b2 <vQueueWaitForMessageRestricted+0x2a>
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80050b8:	b25b      	sxtb	r3, r3
 80050ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050be:	d103      	bne.n	80050c8 <vQueueWaitForMessageRestricted+0x40>
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050c8:	f001 fbe4 	bl	8006894 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d106      	bne.n	80050e2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	3324      	adds	r3, #36	; 0x24
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	68b9      	ldr	r1, [r7, #8]
 80050dc:	4618      	mov	r0, r3
 80050de:	f000 fc61 	bl	80059a4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80050e2:	6978      	ldr	r0, [r7, #20]
 80050e4:	f7ff ff26 	bl	8004f34 <prvUnlockQueue>
	}
 80050e8:	bf00      	nop
 80050ea:	3718      	adds	r7, #24
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b08e      	sub	sp, #56	; 0x38
 80050f4:	af04      	add	r7, sp, #16
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	607a      	str	r2, [r7, #4]
 80050fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80050fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005100:	2b00      	cmp	r3, #0
 8005102:	d10a      	bne.n	800511a <xTaskCreateStatic+0x2a>
	__asm volatile
 8005104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005108:	f383 8811 	msr	BASEPRI, r3
 800510c:	f3bf 8f6f 	isb	sy
 8005110:	f3bf 8f4f 	dsb	sy
 8005114:	623b      	str	r3, [r7, #32]
}
 8005116:	bf00      	nop
 8005118:	e7fe      	b.n	8005118 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800511a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800511c:	2b00      	cmp	r3, #0
 800511e:	d10a      	bne.n	8005136 <xTaskCreateStatic+0x46>
	__asm volatile
 8005120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005124:	f383 8811 	msr	BASEPRI, r3
 8005128:	f3bf 8f6f 	isb	sy
 800512c:	f3bf 8f4f 	dsb	sy
 8005130:	61fb      	str	r3, [r7, #28]
}
 8005132:	bf00      	nop
 8005134:	e7fe      	b.n	8005134 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005136:	23a8      	movs	r3, #168	; 0xa8
 8005138:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	2ba8      	cmp	r3, #168	; 0xa8
 800513e:	d00a      	beq.n	8005156 <xTaskCreateStatic+0x66>
	__asm volatile
 8005140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005144:	f383 8811 	msr	BASEPRI, r3
 8005148:	f3bf 8f6f 	isb	sy
 800514c:	f3bf 8f4f 	dsb	sy
 8005150:	61bb      	str	r3, [r7, #24]
}
 8005152:	bf00      	nop
 8005154:	e7fe      	b.n	8005154 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005156:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800515a:	2b00      	cmp	r3, #0
 800515c:	d01e      	beq.n	800519c <xTaskCreateStatic+0xac>
 800515e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005160:	2b00      	cmp	r3, #0
 8005162:	d01b      	beq.n	800519c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005166:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800516a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800516c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800516e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005170:	2202      	movs	r2, #2
 8005172:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005176:	2300      	movs	r3, #0
 8005178:	9303      	str	r3, [sp, #12]
 800517a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517c:	9302      	str	r3, [sp, #8]
 800517e:	f107 0314 	add.w	r3, r7, #20
 8005182:	9301      	str	r3, [sp, #4]
 8005184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005186:	9300      	str	r3, [sp, #0]
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	68b9      	ldr	r1, [r7, #8]
 800518e:	68f8      	ldr	r0, [r7, #12]
 8005190:	f000 f850 	bl	8005234 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005194:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005196:	f000 f8f3 	bl	8005380 <prvAddNewTaskToReadyList>
 800519a:	e001      	b.n	80051a0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800519c:	2300      	movs	r3, #0
 800519e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80051a0:	697b      	ldr	r3, [r7, #20]
	}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3728      	adds	r7, #40	; 0x28
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}

080051aa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80051aa:	b580      	push	{r7, lr}
 80051ac:	b08c      	sub	sp, #48	; 0x30
 80051ae:	af04      	add	r7, sp, #16
 80051b0:	60f8      	str	r0, [r7, #12]
 80051b2:	60b9      	str	r1, [r7, #8]
 80051b4:	603b      	str	r3, [r7, #0]
 80051b6:	4613      	mov	r3, r2
 80051b8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80051ba:	88fb      	ldrh	r3, [r7, #6]
 80051bc:	009b      	lsls	r3, r3, #2
 80051be:	4618      	mov	r0, r3
 80051c0:	f001 fc5a 	bl	8006a78 <pvPortMalloc>
 80051c4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d00e      	beq.n	80051ea <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80051cc:	20a8      	movs	r0, #168	; 0xa8
 80051ce:	f001 fc53 	bl	8006a78 <pvPortMalloc>
 80051d2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d003      	beq.n	80051e2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	631a      	str	r2, [r3, #48]	; 0x30
 80051e0:	e005      	b.n	80051ee <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80051e2:	6978      	ldr	r0, [r7, #20]
 80051e4:	f001 fd14 	bl	8006c10 <vPortFree>
 80051e8:	e001      	b.n	80051ee <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80051ea:	2300      	movs	r3, #0
 80051ec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d017      	beq.n	8005224 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80051fc:	88fa      	ldrh	r2, [r7, #6]
 80051fe:	2300      	movs	r3, #0
 8005200:	9303      	str	r3, [sp, #12]
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	9302      	str	r3, [sp, #8]
 8005206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005208:	9301      	str	r3, [sp, #4]
 800520a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800520c:	9300      	str	r3, [sp, #0]
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	68b9      	ldr	r1, [r7, #8]
 8005212:	68f8      	ldr	r0, [r7, #12]
 8005214:	f000 f80e 	bl	8005234 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005218:	69f8      	ldr	r0, [r7, #28]
 800521a:	f000 f8b1 	bl	8005380 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800521e:	2301      	movs	r3, #1
 8005220:	61bb      	str	r3, [r7, #24]
 8005222:	e002      	b.n	800522a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005224:	f04f 33ff 	mov.w	r3, #4294967295
 8005228:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800522a:	69bb      	ldr	r3, [r7, #24]
	}
 800522c:	4618      	mov	r0, r3
 800522e:	3720      	adds	r7, #32
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b088      	sub	sp, #32
 8005238:	af00      	add	r7, sp, #0
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	60b9      	str	r1, [r7, #8]
 800523e:	607a      	str	r2, [r7, #4]
 8005240:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005244:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	461a      	mov	r2, r3
 800524c:	21a5      	movs	r1, #165	; 0xa5
 800524e:	f001 fe1d 	bl	8006e8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005254:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800525c:	3b01      	subs	r3, #1
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	4413      	add	r3, r2
 8005262:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	f023 0307 	bic.w	r3, r3, #7
 800526a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800526c:	69bb      	ldr	r3, [r7, #24]
 800526e:	f003 0307 	and.w	r3, r3, #7
 8005272:	2b00      	cmp	r3, #0
 8005274:	d00a      	beq.n	800528c <prvInitialiseNewTask+0x58>
	__asm volatile
 8005276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800527a:	f383 8811 	msr	BASEPRI, r3
 800527e:	f3bf 8f6f 	isb	sy
 8005282:	f3bf 8f4f 	dsb	sy
 8005286:	617b      	str	r3, [r7, #20]
}
 8005288:	bf00      	nop
 800528a:	e7fe      	b.n	800528a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d01f      	beq.n	80052d2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005292:	2300      	movs	r3, #0
 8005294:	61fb      	str	r3, [r7, #28]
 8005296:	e012      	b.n	80052be <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005298:	68ba      	ldr	r2, [r7, #8]
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	4413      	add	r3, r2
 800529e:	7819      	ldrb	r1, [r3, #0]
 80052a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	4413      	add	r3, r2
 80052a6:	3334      	adds	r3, #52	; 0x34
 80052a8:	460a      	mov	r2, r1
 80052aa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80052ac:	68ba      	ldr	r2, [r7, #8]
 80052ae:	69fb      	ldr	r3, [r7, #28]
 80052b0:	4413      	add	r3, r2
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d006      	beq.n	80052c6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	3301      	adds	r3, #1
 80052bc:	61fb      	str	r3, [r7, #28]
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	2b0f      	cmp	r3, #15
 80052c2:	d9e9      	bls.n	8005298 <prvInitialiseNewTask+0x64>
 80052c4:	e000      	b.n	80052c8 <prvInitialiseNewTask+0x94>
			{
				break;
 80052c6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80052c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ca:	2200      	movs	r2, #0
 80052cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052d0:	e003      	b.n	80052da <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80052d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052dc:	2b37      	cmp	r3, #55	; 0x37
 80052de:	d901      	bls.n	80052e4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80052e0:	2337      	movs	r3, #55	; 0x37
 80052e2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80052e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052e8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80052ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052ee:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80052f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f2:	2200      	movs	r2, #0
 80052f4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80052f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f8:	3304      	adds	r3, #4
 80052fa:	4618      	mov	r0, r3
 80052fc:	f7ff f978 	bl	80045f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005302:	3318      	adds	r3, #24
 8005304:	4618      	mov	r0, r3
 8005306:	f7ff f973 	bl	80045f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800530a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800530c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800530e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005312:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005318:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800531a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800531c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800531e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005322:	2200      	movs	r2, #0
 8005324:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800532a:	2200      	movs	r2, #0
 800532c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005332:	3354      	adds	r3, #84	; 0x54
 8005334:	224c      	movs	r2, #76	; 0x4c
 8005336:	2100      	movs	r1, #0
 8005338:	4618      	mov	r0, r3
 800533a:	f001 fda7 	bl	8006e8c <memset>
 800533e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005340:	4a0c      	ldr	r2, [pc, #48]	; (8005374 <prvInitialiseNewTask+0x140>)
 8005342:	659a      	str	r2, [r3, #88]	; 0x58
 8005344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005346:	4a0c      	ldr	r2, [pc, #48]	; (8005378 <prvInitialiseNewTask+0x144>)
 8005348:	65da      	str	r2, [r3, #92]	; 0x5c
 800534a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800534c:	4a0b      	ldr	r2, [pc, #44]	; (800537c <prvInitialiseNewTask+0x148>)
 800534e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005350:	683a      	ldr	r2, [r7, #0]
 8005352:	68f9      	ldr	r1, [r7, #12]
 8005354:	69b8      	ldr	r0, [r7, #24]
 8005356:	f001 f941 	bl	80065dc <pxPortInitialiseStack>
 800535a:	4602      	mov	r2, r0
 800535c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800535e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005362:	2b00      	cmp	r3, #0
 8005364:	d002      	beq.n	800536c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005368:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800536a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800536c:	bf00      	nop
 800536e:	3720      	adds	r7, #32
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}
 8005374:	20004f84 	.word	0x20004f84
 8005378:	20004fec 	.word	0x20004fec
 800537c:	20005054 	.word	0x20005054

08005380 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b082      	sub	sp, #8
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005388:	f001 fa54 	bl	8006834 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800538c:	4b2d      	ldr	r3, [pc, #180]	; (8005444 <prvAddNewTaskToReadyList+0xc4>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	3301      	adds	r3, #1
 8005392:	4a2c      	ldr	r2, [pc, #176]	; (8005444 <prvAddNewTaskToReadyList+0xc4>)
 8005394:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005396:	4b2c      	ldr	r3, [pc, #176]	; (8005448 <prvAddNewTaskToReadyList+0xc8>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d109      	bne.n	80053b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800539e:	4a2a      	ldr	r2, [pc, #168]	; (8005448 <prvAddNewTaskToReadyList+0xc8>)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80053a4:	4b27      	ldr	r3, [pc, #156]	; (8005444 <prvAddNewTaskToReadyList+0xc4>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d110      	bne.n	80053ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80053ac:	f000 fc26 	bl	8005bfc <prvInitialiseTaskLists>
 80053b0:	e00d      	b.n	80053ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80053b2:	4b26      	ldr	r3, [pc, #152]	; (800544c <prvAddNewTaskToReadyList+0xcc>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d109      	bne.n	80053ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80053ba:	4b23      	ldr	r3, [pc, #140]	; (8005448 <prvAddNewTaskToReadyList+0xc8>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d802      	bhi.n	80053ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80053c8:	4a1f      	ldr	r2, [pc, #124]	; (8005448 <prvAddNewTaskToReadyList+0xc8>)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80053ce:	4b20      	ldr	r3, [pc, #128]	; (8005450 <prvAddNewTaskToReadyList+0xd0>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	3301      	adds	r3, #1
 80053d4:	4a1e      	ldr	r2, [pc, #120]	; (8005450 <prvAddNewTaskToReadyList+0xd0>)
 80053d6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80053d8:	4b1d      	ldr	r3, [pc, #116]	; (8005450 <prvAddNewTaskToReadyList+0xd0>)
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053e4:	4b1b      	ldr	r3, [pc, #108]	; (8005454 <prvAddNewTaskToReadyList+0xd4>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d903      	bls.n	80053f4 <prvAddNewTaskToReadyList+0x74>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f0:	4a18      	ldr	r2, [pc, #96]	; (8005454 <prvAddNewTaskToReadyList+0xd4>)
 80053f2:	6013      	str	r3, [r2, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053f8:	4613      	mov	r3, r2
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	4413      	add	r3, r2
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	4a15      	ldr	r2, [pc, #84]	; (8005458 <prvAddNewTaskToReadyList+0xd8>)
 8005402:	441a      	add	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	3304      	adds	r3, #4
 8005408:	4619      	mov	r1, r3
 800540a:	4610      	mov	r0, r2
 800540c:	f7ff f8fd 	bl	800460a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005410:	f001 fa40 	bl	8006894 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005414:	4b0d      	ldr	r3, [pc, #52]	; (800544c <prvAddNewTaskToReadyList+0xcc>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d00e      	beq.n	800543a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800541c:	4b0a      	ldr	r3, [pc, #40]	; (8005448 <prvAddNewTaskToReadyList+0xc8>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005426:	429a      	cmp	r2, r3
 8005428:	d207      	bcs.n	800543a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800542a:	4b0c      	ldr	r3, [pc, #48]	; (800545c <prvAddNewTaskToReadyList+0xdc>)
 800542c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005430:	601a      	str	r2, [r3, #0]
 8005432:	f3bf 8f4f 	dsb	sy
 8005436:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800543a:	bf00      	nop
 800543c:	3708      	adds	r7, #8
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	20001204 	.word	0x20001204
 8005448:	20000d30 	.word	0x20000d30
 800544c:	20001210 	.word	0x20001210
 8005450:	20001220 	.word	0x20001220
 8005454:	2000120c 	.word	0x2000120c
 8005458:	20000d34 	.word	0x20000d34
 800545c:	e000ed04 	.word	0xe000ed04

08005460 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005468:	2300      	movs	r3, #0
 800546a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d017      	beq.n	80054a2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005472:	4b13      	ldr	r3, [pc, #76]	; (80054c0 <vTaskDelay+0x60>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d00a      	beq.n	8005490 <vTaskDelay+0x30>
	__asm volatile
 800547a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800547e:	f383 8811 	msr	BASEPRI, r3
 8005482:	f3bf 8f6f 	isb	sy
 8005486:	f3bf 8f4f 	dsb	sy
 800548a:	60bb      	str	r3, [r7, #8]
}
 800548c:	bf00      	nop
 800548e:	e7fe      	b.n	800548e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005490:	f000 f88a 	bl	80055a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005494:	2100      	movs	r1, #0
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 fcfe 	bl	8005e98 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800549c:	f000 f892 	bl	80055c4 <xTaskResumeAll>
 80054a0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d107      	bne.n	80054b8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80054a8:	4b06      	ldr	r3, [pc, #24]	; (80054c4 <vTaskDelay+0x64>)
 80054aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054ae:	601a      	str	r2, [r3, #0]
 80054b0:	f3bf 8f4f 	dsb	sy
 80054b4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80054b8:	bf00      	nop
 80054ba:	3710      	adds	r7, #16
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	2000122c 	.word	0x2000122c
 80054c4:	e000ed04 	.word	0xe000ed04

080054c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b08a      	sub	sp, #40	; 0x28
 80054cc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80054ce:	2300      	movs	r3, #0
 80054d0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80054d2:	2300      	movs	r3, #0
 80054d4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80054d6:	463a      	mov	r2, r7
 80054d8:	1d39      	adds	r1, r7, #4
 80054da:	f107 0308 	add.w	r3, r7, #8
 80054de:	4618      	mov	r0, r3
 80054e0:	f7ff f832 	bl	8004548 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80054e4:	6839      	ldr	r1, [r7, #0]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	68ba      	ldr	r2, [r7, #8]
 80054ea:	9202      	str	r2, [sp, #8]
 80054ec:	9301      	str	r3, [sp, #4]
 80054ee:	2300      	movs	r3, #0
 80054f0:	9300      	str	r3, [sp, #0]
 80054f2:	2300      	movs	r3, #0
 80054f4:	460a      	mov	r2, r1
 80054f6:	4924      	ldr	r1, [pc, #144]	; (8005588 <vTaskStartScheduler+0xc0>)
 80054f8:	4824      	ldr	r0, [pc, #144]	; (800558c <vTaskStartScheduler+0xc4>)
 80054fa:	f7ff fdf9 	bl	80050f0 <xTaskCreateStatic>
 80054fe:	4603      	mov	r3, r0
 8005500:	4a23      	ldr	r2, [pc, #140]	; (8005590 <vTaskStartScheduler+0xc8>)
 8005502:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005504:	4b22      	ldr	r3, [pc, #136]	; (8005590 <vTaskStartScheduler+0xc8>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d002      	beq.n	8005512 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800550c:	2301      	movs	r3, #1
 800550e:	617b      	str	r3, [r7, #20]
 8005510:	e001      	b.n	8005516 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005512:	2300      	movs	r3, #0
 8005514:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	2b01      	cmp	r3, #1
 800551a:	d102      	bne.n	8005522 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800551c:	f000 fd10 	bl	8005f40 <xTimerCreateTimerTask>
 8005520:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	2b01      	cmp	r3, #1
 8005526:	d11b      	bne.n	8005560 <vTaskStartScheduler+0x98>
	__asm volatile
 8005528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800552c:	f383 8811 	msr	BASEPRI, r3
 8005530:	f3bf 8f6f 	isb	sy
 8005534:	f3bf 8f4f 	dsb	sy
 8005538:	613b      	str	r3, [r7, #16]
}
 800553a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800553c:	4b15      	ldr	r3, [pc, #84]	; (8005594 <vTaskStartScheduler+0xcc>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	3354      	adds	r3, #84	; 0x54
 8005542:	4a15      	ldr	r2, [pc, #84]	; (8005598 <vTaskStartScheduler+0xd0>)
 8005544:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005546:	4b15      	ldr	r3, [pc, #84]	; (800559c <vTaskStartScheduler+0xd4>)
 8005548:	f04f 32ff 	mov.w	r2, #4294967295
 800554c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800554e:	4b14      	ldr	r3, [pc, #80]	; (80055a0 <vTaskStartScheduler+0xd8>)
 8005550:	2201      	movs	r2, #1
 8005552:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005554:	4b13      	ldr	r3, [pc, #76]	; (80055a4 <vTaskStartScheduler+0xdc>)
 8005556:	2200      	movs	r2, #0
 8005558:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800555a:	f001 f8c9 	bl	80066f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800555e:	e00e      	b.n	800557e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005566:	d10a      	bne.n	800557e <vTaskStartScheduler+0xb6>
	__asm volatile
 8005568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800556c:	f383 8811 	msr	BASEPRI, r3
 8005570:	f3bf 8f6f 	isb	sy
 8005574:	f3bf 8f4f 	dsb	sy
 8005578:	60fb      	str	r3, [r7, #12]
}
 800557a:	bf00      	nop
 800557c:	e7fe      	b.n	800557c <vTaskStartScheduler+0xb4>
}
 800557e:	bf00      	nop
 8005580:	3718      	adds	r7, #24
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	080078a8 	.word	0x080078a8
 800558c:	08005bcd 	.word	0x08005bcd
 8005590:	20001228 	.word	0x20001228
 8005594:	20000d30 	.word	0x20000d30
 8005598:	2000006c 	.word	0x2000006c
 800559c:	20001224 	.word	0x20001224
 80055a0:	20001210 	.word	0x20001210
 80055a4:	20001208 	.word	0x20001208

080055a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80055a8:	b480      	push	{r7}
 80055aa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80055ac:	4b04      	ldr	r3, [pc, #16]	; (80055c0 <vTaskSuspendAll+0x18>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	3301      	adds	r3, #1
 80055b2:	4a03      	ldr	r2, [pc, #12]	; (80055c0 <vTaskSuspendAll+0x18>)
 80055b4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80055b6:	bf00      	nop
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr
 80055c0:	2000122c 	.word	0x2000122c

080055c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80055ca:	2300      	movs	r3, #0
 80055cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80055ce:	2300      	movs	r3, #0
 80055d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80055d2:	4b42      	ldr	r3, [pc, #264]	; (80056dc <xTaskResumeAll+0x118>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10a      	bne.n	80055f0 <xTaskResumeAll+0x2c>
	__asm volatile
 80055da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055de:	f383 8811 	msr	BASEPRI, r3
 80055e2:	f3bf 8f6f 	isb	sy
 80055e6:	f3bf 8f4f 	dsb	sy
 80055ea:	603b      	str	r3, [r7, #0]
}
 80055ec:	bf00      	nop
 80055ee:	e7fe      	b.n	80055ee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80055f0:	f001 f920 	bl	8006834 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80055f4:	4b39      	ldr	r3, [pc, #228]	; (80056dc <xTaskResumeAll+0x118>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	3b01      	subs	r3, #1
 80055fa:	4a38      	ldr	r2, [pc, #224]	; (80056dc <xTaskResumeAll+0x118>)
 80055fc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055fe:	4b37      	ldr	r3, [pc, #220]	; (80056dc <xTaskResumeAll+0x118>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d162      	bne.n	80056cc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005606:	4b36      	ldr	r3, [pc, #216]	; (80056e0 <xTaskResumeAll+0x11c>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d05e      	beq.n	80056cc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800560e:	e02f      	b.n	8005670 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005610:	4b34      	ldr	r3, [pc, #208]	; (80056e4 <xTaskResumeAll+0x120>)
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	68db      	ldr	r3, [r3, #12]
 8005616:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	3318      	adds	r3, #24
 800561c:	4618      	mov	r0, r3
 800561e:	f7ff f851 	bl	80046c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	3304      	adds	r3, #4
 8005626:	4618      	mov	r0, r3
 8005628:	f7ff f84c 	bl	80046c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005630:	4b2d      	ldr	r3, [pc, #180]	; (80056e8 <xTaskResumeAll+0x124>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	429a      	cmp	r2, r3
 8005636:	d903      	bls.n	8005640 <xTaskResumeAll+0x7c>
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800563c:	4a2a      	ldr	r2, [pc, #168]	; (80056e8 <xTaskResumeAll+0x124>)
 800563e:	6013      	str	r3, [r2, #0]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005644:	4613      	mov	r3, r2
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	4413      	add	r3, r2
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	4a27      	ldr	r2, [pc, #156]	; (80056ec <xTaskResumeAll+0x128>)
 800564e:	441a      	add	r2, r3
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	3304      	adds	r3, #4
 8005654:	4619      	mov	r1, r3
 8005656:	4610      	mov	r0, r2
 8005658:	f7fe ffd7 	bl	800460a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005660:	4b23      	ldr	r3, [pc, #140]	; (80056f0 <xTaskResumeAll+0x12c>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005666:	429a      	cmp	r2, r3
 8005668:	d302      	bcc.n	8005670 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800566a:	4b22      	ldr	r3, [pc, #136]	; (80056f4 <xTaskResumeAll+0x130>)
 800566c:	2201      	movs	r2, #1
 800566e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005670:	4b1c      	ldr	r3, [pc, #112]	; (80056e4 <xTaskResumeAll+0x120>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d1cb      	bne.n	8005610 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d001      	beq.n	8005682 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800567e:	f000 fb5f 	bl	8005d40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005682:	4b1d      	ldr	r3, [pc, #116]	; (80056f8 <xTaskResumeAll+0x134>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d010      	beq.n	80056b0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800568e:	f000 f847 	bl	8005720 <xTaskIncrementTick>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d002      	beq.n	800569e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005698:	4b16      	ldr	r3, [pc, #88]	; (80056f4 <xTaskResumeAll+0x130>)
 800569a:	2201      	movs	r2, #1
 800569c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	3b01      	subs	r3, #1
 80056a2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1f1      	bne.n	800568e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80056aa:	4b13      	ldr	r3, [pc, #76]	; (80056f8 <xTaskResumeAll+0x134>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80056b0:	4b10      	ldr	r3, [pc, #64]	; (80056f4 <xTaskResumeAll+0x130>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d009      	beq.n	80056cc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80056b8:	2301      	movs	r3, #1
 80056ba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80056bc:	4b0f      	ldr	r3, [pc, #60]	; (80056fc <xTaskResumeAll+0x138>)
 80056be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056c2:	601a      	str	r2, [r3, #0]
 80056c4:	f3bf 8f4f 	dsb	sy
 80056c8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80056cc:	f001 f8e2 	bl	8006894 <vPortExitCritical>

	return xAlreadyYielded;
 80056d0:	68bb      	ldr	r3, [r7, #8]
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3710      	adds	r7, #16
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
 80056da:	bf00      	nop
 80056dc:	2000122c 	.word	0x2000122c
 80056e0:	20001204 	.word	0x20001204
 80056e4:	200011c4 	.word	0x200011c4
 80056e8:	2000120c 	.word	0x2000120c
 80056ec:	20000d34 	.word	0x20000d34
 80056f0:	20000d30 	.word	0x20000d30
 80056f4:	20001218 	.word	0x20001218
 80056f8:	20001214 	.word	0x20001214
 80056fc:	e000ed04 	.word	0xe000ed04

08005700 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005706:	4b05      	ldr	r3, [pc, #20]	; (800571c <xTaskGetTickCount+0x1c>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800570c:	687b      	ldr	r3, [r7, #4]
}
 800570e:	4618      	mov	r0, r3
 8005710:	370c      	adds	r7, #12
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
 800571a:	bf00      	nop
 800571c:	20001208 	.word	0x20001208

08005720 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005726:	2300      	movs	r3, #0
 8005728:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800572a:	4b4f      	ldr	r3, [pc, #316]	; (8005868 <xTaskIncrementTick+0x148>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	f040 808f 	bne.w	8005852 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005734:	4b4d      	ldr	r3, [pc, #308]	; (800586c <xTaskIncrementTick+0x14c>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	3301      	adds	r3, #1
 800573a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800573c:	4a4b      	ldr	r2, [pc, #300]	; (800586c <xTaskIncrementTick+0x14c>)
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d120      	bne.n	800578a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005748:	4b49      	ldr	r3, [pc, #292]	; (8005870 <xTaskIncrementTick+0x150>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00a      	beq.n	8005768 <xTaskIncrementTick+0x48>
	__asm volatile
 8005752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005756:	f383 8811 	msr	BASEPRI, r3
 800575a:	f3bf 8f6f 	isb	sy
 800575e:	f3bf 8f4f 	dsb	sy
 8005762:	603b      	str	r3, [r7, #0]
}
 8005764:	bf00      	nop
 8005766:	e7fe      	b.n	8005766 <xTaskIncrementTick+0x46>
 8005768:	4b41      	ldr	r3, [pc, #260]	; (8005870 <xTaskIncrementTick+0x150>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	60fb      	str	r3, [r7, #12]
 800576e:	4b41      	ldr	r3, [pc, #260]	; (8005874 <xTaskIncrementTick+0x154>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a3f      	ldr	r2, [pc, #252]	; (8005870 <xTaskIncrementTick+0x150>)
 8005774:	6013      	str	r3, [r2, #0]
 8005776:	4a3f      	ldr	r2, [pc, #252]	; (8005874 <xTaskIncrementTick+0x154>)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6013      	str	r3, [r2, #0]
 800577c:	4b3e      	ldr	r3, [pc, #248]	; (8005878 <xTaskIncrementTick+0x158>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	3301      	adds	r3, #1
 8005782:	4a3d      	ldr	r2, [pc, #244]	; (8005878 <xTaskIncrementTick+0x158>)
 8005784:	6013      	str	r3, [r2, #0]
 8005786:	f000 fadb 	bl	8005d40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800578a:	4b3c      	ldr	r3, [pc, #240]	; (800587c <xTaskIncrementTick+0x15c>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	693a      	ldr	r2, [r7, #16]
 8005790:	429a      	cmp	r2, r3
 8005792:	d349      	bcc.n	8005828 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005794:	4b36      	ldr	r3, [pc, #216]	; (8005870 <xTaskIncrementTick+0x150>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d104      	bne.n	80057a8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800579e:	4b37      	ldr	r3, [pc, #220]	; (800587c <xTaskIncrementTick+0x15c>)
 80057a0:	f04f 32ff 	mov.w	r2, #4294967295
 80057a4:	601a      	str	r2, [r3, #0]
					break;
 80057a6:	e03f      	b.n	8005828 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057a8:	4b31      	ldr	r3, [pc, #196]	; (8005870 <xTaskIncrementTick+0x150>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80057b8:	693a      	ldr	r2, [r7, #16]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	429a      	cmp	r2, r3
 80057be:	d203      	bcs.n	80057c8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80057c0:	4a2e      	ldr	r2, [pc, #184]	; (800587c <xTaskIncrementTick+0x15c>)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80057c6:	e02f      	b.n	8005828 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	3304      	adds	r3, #4
 80057cc:	4618      	mov	r0, r3
 80057ce:	f7fe ff79 	bl	80046c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d004      	beq.n	80057e4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	3318      	adds	r3, #24
 80057de:	4618      	mov	r0, r3
 80057e0:	f7fe ff70 	bl	80046c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057e8:	4b25      	ldr	r3, [pc, #148]	; (8005880 <xTaskIncrementTick+0x160>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d903      	bls.n	80057f8 <xTaskIncrementTick+0xd8>
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057f4:	4a22      	ldr	r2, [pc, #136]	; (8005880 <xTaskIncrementTick+0x160>)
 80057f6:	6013      	str	r3, [r2, #0]
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057fc:	4613      	mov	r3, r2
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	4413      	add	r3, r2
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	4a1f      	ldr	r2, [pc, #124]	; (8005884 <xTaskIncrementTick+0x164>)
 8005806:	441a      	add	r2, r3
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	3304      	adds	r3, #4
 800580c:	4619      	mov	r1, r3
 800580e:	4610      	mov	r0, r2
 8005810:	f7fe fefb 	bl	800460a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005818:	4b1b      	ldr	r3, [pc, #108]	; (8005888 <xTaskIncrementTick+0x168>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800581e:	429a      	cmp	r2, r3
 8005820:	d3b8      	bcc.n	8005794 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005822:	2301      	movs	r3, #1
 8005824:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005826:	e7b5      	b.n	8005794 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005828:	4b17      	ldr	r3, [pc, #92]	; (8005888 <xTaskIncrementTick+0x168>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800582e:	4915      	ldr	r1, [pc, #84]	; (8005884 <xTaskIncrementTick+0x164>)
 8005830:	4613      	mov	r3, r2
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	4413      	add	r3, r2
 8005836:	009b      	lsls	r3, r3, #2
 8005838:	440b      	add	r3, r1
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2b01      	cmp	r3, #1
 800583e:	d901      	bls.n	8005844 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005840:	2301      	movs	r3, #1
 8005842:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005844:	4b11      	ldr	r3, [pc, #68]	; (800588c <xTaskIncrementTick+0x16c>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d007      	beq.n	800585c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800584c:	2301      	movs	r3, #1
 800584e:	617b      	str	r3, [r7, #20]
 8005850:	e004      	b.n	800585c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005852:	4b0f      	ldr	r3, [pc, #60]	; (8005890 <xTaskIncrementTick+0x170>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	3301      	adds	r3, #1
 8005858:	4a0d      	ldr	r2, [pc, #52]	; (8005890 <xTaskIncrementTick+0x170>)
 800585a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800585c:	697b      	ldr	r3, [r7, #20]
}
 800585e:	4618      	mov	r0, r3
 8005860:	3718      	adds	r7, #24
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	2000122c 	.word	0x2000122c
 800586c:	20001208 	.word	0x20001208
 8005870:	200011bc 	.word	0x200011bc
 8005874:	200011c0 	.word	0x200011c0
 8005878:	2000121c 	.word	0x2000121c
 800587c:	20001224 	.word	0x20001224
 8005880:	2000120c 	.word	0x2000120c
 8005884:	20000d34 	.word	0x20000d34
 8005888:	20000d30 	.word	0x20000d30
 800588c:	20001218 	.word	0x20001218
 8005890:	20001214 	.word	0x20001214

08005894 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005894:	b480      	push	{r7}
 8005896:	b085      	sub	sp, #20
 8005898:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800589a:	4b2a      	ldr	r3, [pc, #168]	; (8005944 <vTaskSwitchContext+0xb0>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d003      	beq.n	80058aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80058a2:	4b29      	ldr	r3, [pc, #164]	; (8005948 <vTaskSwitchContext+0xb4>)
 80058a4:	2201      	movs	r2, #1
 80058a6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80058a8:	e046      	b.n	8005938 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80058aa:	4b27      	ldr	r3, [pc, #156]	; (8005948 <vTaskSwitchContext+0xb4>)
 80058ac:	2200      	movs	r2, #0
 80058ae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058b0:	4b26      	ldr	r3, [pc, #152]	; (800594c <vTaskSwitchContext+0xb8>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	60fb      	str	r3, [r7, #12]
 80058b6:	e010      	b.n	80058da <vTaskSwitchContext+0x46>
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d10a      	bne.n	80058d4 <vTaskSwitchContext+0x40>
	__asm volatile
 80058be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058c2:	f383 8811 	msr	BASEPRI, r3
 80058c6:	f3bf 8f6f 	isb	sy
 80058ca:	f3bf 8f4f 	dsb	sy
 80058ce:	607b      	str	r3, [r7, #4]
}
 80058d0:	bf00      	nop
 80058d2:	e7fe      	b.n	80058d2 <vTaskSwitchContext+0x3e>
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	3b01      	subs	r3, #1
 80058d8:	60fb      	str	r3, [r7, #12]
 80058da:	491d      	ldr	r1, [pc, #116]	; (8005950 <vTaskSwitchContext+0xbc>)
 80058dc:	68fa      	ldr	r2, [r7, #12]
 80058de:	4613      	mov	r3, r2
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	4413      	add	r3, r2
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	440b      	add	r3, r1
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d0e4      	beq.n	80058b8 <vTaskSwitchContext+0x24>
 80058ee:	68fa      	ldr	r2, [r7, #12]
 80058f0:	4613      	mov	r3, r2
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	4413      	add	r3, r2
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	4a15      	ldr	r2, [pc, #84]	; (8005950 <vTaskSwitchContext+0xbc>)
 80058fa:	4413      	add	r3, r2
 80058fc:	60bb      	str	r3, [r7, #8]
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	685a      	ldr	r2, [r3, #4]
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	605a      	str	r2, [r3, #4]
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	685a      	ldr	r2, [r3, #4]
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	3308      	adds	r3, #8
 8005910:	429a      	cmp	r2, r3
 8005912:	d104      	bne.n	800591e <vTaskSwitchContext+0x8a>
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	685a      	ldr	r2, [r3, #4]
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	605a      	str	r2, [r3, #4]
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	4a0b      	ldr	r2, [pc, #44]	; (8005954 <vTaskSwitchContext+0xc0>)
 8005926:	6013      	str	r3, [r2, #0]
 8005928:	4a08      	ldr	r2, [pc, #32]	; (800594c <vTaskSwitchContext+0xb8>)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800592e:	4b09      	ldr	r3, [pc, #36]	; (8005954 <vTaskSwitchContext+0xc0>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	3354      	adds	r3, #84	; 0x54
 8005934:	4a08      	ldr	r2, [pc, #32]	; (8005958 <vTaskSwitchContext+0xc4>)
 8005936:	6013      	str	r3, [r2, #0]
}
 8005938:	bf00      	nop
 800593a:	3714      	adds	r7, #20
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr
 8005944:	2000122c 	.word	0x2000122c
 8005948:	20001218 	.word	0x20001218
 800594c:	2000120c 	.word	0x2000120c
 8005950:	20000d34 	.word	0x20000d34
 8005954:	20000d30 	.word	0x20000d30
 8005958:	2000006c 	.word	0x2000006c

0800595c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b084      	sub	sp, #16
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d10a      	bne.n	8005982 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800596c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005970:	f383 8811 	msr	BASEPRI, r3
 8005974:	f3bf 8f6f 	isb	sy
 8005978:	f3bf 8f4f 	dsb	sy
 800597c:	60fb      	str	r3, [r7, #12]
}
 800597e:	bf00      	nop
 8005980:	e7fe      	b.n	8005980 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005982:	4b07      	ldr	r3, [pc, #28]	; (80059a0 <vTaskPlaceOnEventList+0x44>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	3318      	adds	r3, #24
 8005988:	4619      	mov	r1, r3
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f7fe fe61 	bl	8004652 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005990:	2101      	movs	r1, #1
 8005992:	6838      	ldr	r0, [r7, #0]
 8005994:	f000 fa80 	bl	8005e98 <prvAddCurrentTaskToDelayedList>
}
 8005998:	bf00      	nop
 800599a:	3710      	adds	r7, #16
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	20000d30 	.word	0x20000d30

080059a4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b086      	sub	sp, #24
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	60b9      	str	r1, [r7, #8]
 80059ae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d10a      	bne.n	80059cc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80059b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ba:	f383 8811 	msr	BASEPRI, r3
 80059be:	f3bf 8f6f 	isb	sy
 80059c2:	f3bf 8f4f 	dsb	sy
 80059c6:	617b      	str	r3, [r7, #20]
}
 80059c8:	bf00      	nop
 80059ca:	e7fe      	b.n	80059ca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80059cc:	4b0a      	ldr	r3, [pc, #40]	; (80059f8 <vTaskPlaceOnEventListRestricted+0x54>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	3318      	adds	r3, #24
 80059d2:	4619      	mov	r1, r3
 80059d4:	68f8      	ldr	r0, [r7, #12]
 80059d6:	f7fe fe18 	bl	800460a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d002      	beq.n	80059e6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80059e0:	f04f 33ff 	mov.w	r3, #4294967295
 80059e4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80059e6:	6879      	ldr	r1, [r7, #4]
 80059e8:	68b8      	ldr	r0, [r7, #8]
 80059ea:	f000 fa55 	bl	8005e98 <prvAddCurrentTaskToDelayedList>
	}
 80059ee:	bf00      	nop
 80059f0:	3718      	adds	r7, #24
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	bf00      	nop
 80059f8:	20000d30 	.word	0x20000d30

080059fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b086      	sub	sp, #24
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	68db      	ldr	r3, [r3, #12]
 8005a0a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d10a      	bne.n	8005a28 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a16:	f383 8811 	msr	BASEPRI, r3
 8005a1a:	f3bf 8f6f 	isb	sy
 8005a1e:	f3bf 8f4f 	dsb	sy
 8005a22:	60fb      	str	r3, [r7, #12]
}
 8005a24:	bf00      	nop
 8005a26:	e7fe      	b.n	8005a26 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	3318      	adds	r3, #24
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f7fe fe49 	bl	80046c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a32:	4b1e      	ldr	r3, [pc, #120]	; (8005aac <xTaskRemoveFromEventList+0xb0>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d11d      	bne.n	8005a76 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	3304      	adds	r3, #4
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f7fe fe40 	bl	80046c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a48:	4b19      	ldr	r3, [pc, #100]	; (8005ab0 <xTaskRemoveFromEventList+0xb4>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d903      	bls.n	8005a58 <xTaskRemoveFromEventList+0x5c>
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a54:	4a16      	ldr	r2, [pc, #88]	; (8005ab0 <xTaskRemoveFromEventList+0xb4>)
 8005a56:	6013      	str	r3, [r2, #0]
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a5c:	4613      	mov	r3, r2
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	4413      	add	r3, r2
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	4a13      	ldr	r2, [pc, #76]	; (8005ab4 <xTaskRemoveFromEventList+0xb8>)
 8005a66:	441a      	add	r2, r3
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	3304      	adds	r3, #4
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	4610      	mov	r0, r2
 8005a70:	f7fe fdcb 	bl	800460a <vListInsertEnd>
 8005a74:	e005      	b.n	8005a82 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	3318      	adds	r3, #24
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	480e      	ldr	r0, [pc, #56]	; (8005ab8 <xTaskRemoveFromEventList+0xbc>)
 8005a7e:	f7fe fdc4 	bl	800460a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a86:	4b0d      	ldr	r3, [pc, #52]	; (8005abc <xTaskRemoveFromEventList+0xc0>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d905      	bls.n	8005a9c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005a90:	2301      	movs	r3, #1
 8005a92:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005a94:	4b0a      	ldr	r3, [pc, #40]	; (8005ac0 <xTaskRemoveFromEventList+0xc4>)
 8005a96:	2201      	movs	r2, #1
 8005a98:	601a      	str	r2, [r3, #0]
 8005a9a:	e001      	b.n	8005aa0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005aa0:	697b      	ldr	r3, [r7, #20]
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3718      	adds	r7, #24
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	2000122c 	.word	0x2000122c
 8005ab0:	2000120c 	.word	0x2000120c
 8005ab4:	20000d34 	.word	0x20000d34
 8005ab8:	200011c4 	.word	0x200011c4
 8005abc:	20000d30 	.word	0x20000d30
 8005ac0:	20001218 	.word	0x20001218

08005ac4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005acc:	4b06      	ldr	r3, [pc, #24]	; (8005ae8 <vTaskInternalSetTimeOutState+0x24>)
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005ad4:	4b05      	ldr	r3, [pc, #20]	; (8005aec <vTaskInternalSetTimeOutState+0x28>)
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	605a      	str	r2, [r3, #4]
}
 8005adc:	bf00      	nop
 8005ade:	370c      	adds	r7, #12
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr
 8005ae8:	2000121c 	.word	0x2000121c
 8005aec:	20001208 	.word	0x20001208

08005af0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b088      	sub	sp, #32
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d10a      	bne.n	8005b16 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b04:	f383 8811 	msr	BASEPRI, r3
 8005b08:	f3bf 8f6f 	isb	sy
 8005b0c:	f3bf 8f4f 	dsb	sy
 8005b10:	613b      	str	r3, [r7, #16]
}
 8005b12:	bf00      	nop
 8005b14:	e7fe      	b.n	8005b14 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d10a      	bne.n	8005b32 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b20:	f383 8811 	msr	BASEPRI, r3
 8005b24:	f3bf 8f6f 	isb	sy
 8005b28:	f3bf 8f4f 	dsb	sy
 8005b2c:	60fb      	str	r3, [r7, #12]
}
 8005b2e:	bf00      	nop
 8005b30:	e7fe      	b.n	8005b30 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005b32:	f000 fe7f 	bl	8006834 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005b36:	4b1d      	ldr	r3, [pc, #116]	; (8005bac <xTaskCheckForTimeOut+0xbc>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	69ba      	ldr	r2, [r7, #24]
 8005b42:	1ad3      	subs	r3, r2, r3
 8005b44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b4e:	d102      	bne.n	8005b56 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005b50:	2300      	movs	r3, #0
 8005b52:	61fb      	str	r3, [r7, #28]
 8005b54:	e023      	b.n	8005b9e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	4b15      	ldr	r3, [pc, #84]	; (8005bb0 <xTaskCheckForTimeOut+0xc0>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d007      	beq.n	8005b72 <xTaskCheckForTimeOut+0x82>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	69ba      	ldr	r2, [r7, #24]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d302      	bcc.n	8005b72 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	61fb      	str	r3, [r7, #28]
 8005b70:	e015      	b.n	8005b9e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	697a      	ldr	r2, [r7, #20]
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d20b      	bcs.n	8005b94 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	1ad2      	subs	r2, r2, r3
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f7ff ff9b 	bl	8005ac4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	61fb      	str	r3, [r7, #28]
 8005b92:	e004      	b.n	8005b9e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	2200      	movs	r2, #0
 8005b98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005b9e:	f000 fe79 	bl	8006894 <vPortExitCritical>

	return xReturn;
 8005ba2:	69fb      	ldr	r3, [r7, #28]
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3720      	adds	r7, #32
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	20001208 	.word	0x20001208
 8005bb0:	2000121c 	.word	0x2000121c

08005bb4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005bb8:	4b03      	ldr	r3, [pc, #12]	; (8005bc8 <vTaskMissedYield+0x14>)
 8005bba:	2201      	movs	r2, #1
 8005bbc:	601a      	str	r2, [r3, #0]
}
 8005bbe:	bf00      	nop
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc6:	4770      	bx	lr
 8005bc8:	20001218 	.word	0x20001218

08005bcc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005bd4:	f000 f852 	bl	8005c7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005bd8:	4b06      	ldr	r3, [pc, #24]	; (8005bf4 <prvIdleTask+0x28>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d9f9      	bls.n	8005bd4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005be0:	4b05      	ldr	r3, [pc, #20]	; (8005bf8 <prvIdleTask+0x2c>)
 8005be2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005be6:	601a      	str	r2, [r3, #0]
 8005be8:	f3bf 8f4f 	dsb	sy
 8005bec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005bf0:	e7f0      	b.n	8005bd4 <prvIdleTask+0x8>
 8005bf2:	bf00      	nop
 8005bf4:	20000d34 	.word	0x20000d34
 8005bf8:	e000ed04 	.word	0xe000ed04

08005bfc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b082      	sub	sp, #8
 8005c00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c02:	2300      	movs	r3, #0
 8005c04:	607b      	str	r3, [r7, #4]
 8005c06:	e00c      	b.n	8005c22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	4413      	add	r3, r2
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	4a12      	ldr	r2, [pc, #72]	; (8005c5c <prvInitialiseTaskLists+0x60>)
 8005c14:	4413      	add	r3, r2
 8005c16:	4618      	mov	r0, r3
 8005c18:	f7fe fcca 	bl	80045b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	3301      	adds	r3, #1
 8005c20:	607b      	str	r3, [r7, #4]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2b37      	cmp	r3, #55	; 0x37
 8005c26:	d9ef      	bls.n	8005c08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005c28:	480d      	ldr	r0, [pc, #52]	; (8005c60 <prvInitialiseTaskLists+0x64>)
 8005c2a:	f7fe fcc1 	bl	80045b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005c2e:	480d      	ldr	r0, [pc, #52]	; (8005c64 <prvInitialiseTaskLists+0x68>)
 8005c30:	f7fe fcbe 	bl	80045b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005c34:	480c      	ldr	r0, [pc, #48]	; (8005c68 <prvInitialiseTaskLists+0x6c>)
 8005c36:	f7fe fcbb 	bl	80045b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005c3a:	480c      	ldr	r0, [pc, #48]	; (8005c6c <prvInitialiseTaskLists+0x70>)
 8005c3c:	f7fe fcb8 	bl	80045b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005c40:	480b      	ldr	r0, [pc, #44]	; (8005c70 <prvInitialiseTaskLists+0x74>)
 8005c42:	f7fe fcb5 	bl	80045b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005c46:	4b0b      	ldr	r3, [pc, #44]	; (8005c74 <prvInitialiseTaskLists+0x78>)
 8005c48:	4a05      	ldr	r2, [pc, #20]	; (8005c60 <prvInitialiseTaskLists+0x64>)
 8005c4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005c4c:	4b0a      	ldr	r3, [pc, #40]	; (8005c78 <prvInitialiseTaskLists+0x7c>)
 8005c4e:	4a05      	ldr	r2, [pc, #20]	; (8005c64 <prvInitialiseTaskLists+0x68>)
 8005c50:	601a      	str	r2, [r3, #0]
}
 8005c52:	bf00      	nop
 8005c54:	3708      	adds	r7, #8
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	20000d34 	.word	0x20000d34
 8005c60:	20001194 	.word	0x20001194
 8005c64:	200011a8 	.word	0x200011a8
 8005c68:	200011c4 	.word	0x200011c4
 8005c6c:	200011d8 	.word	0x200011d8
 8005c70:	200011f0 	.word	0x200011f0
 8005c74:	200011bc 	.word	0x200011bc
 8005c78:	200011c0 	.word	0x200011c0

08005c7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b082      	sub	sp, #8
 8005c80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c82:	e019      	b.n	8005cb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005c84:	f000 fdd6 	bl	8006834 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c88:	4b10      	ldr	r3, [pc, #64]	; (8005ccc <prvCheckTasksWaitingTermination+0x50>)
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	3304      	adds	r3, #4
 8005c94:	4618      	mov	r0, r3
 8005c96:	f7fe fd15 	bl	80046c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005c9a:	4b0d      	ldr	r3, [pc, #52]	; (8005cd0 <prvCheckTasksWaitingTermination+0x54>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	3b01      	subs	r3, #1
 8005ca0:	4a0b      	ldr	r2, [pc, #44]	; (8005cd0 <prvCheckTasksWaitingTermination+0x54>)
 8005ca2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005ca4:	4b0b      	ldr	r3, [pc, #44]	; (8005cd4 <prvCheckTasksWaitingTermination+0x58>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	4a0a      	ldr	r2, [pc, #40]	; (8005cd4 <prvCheckTasksWaitingTermination+0x58>)
 8005cac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005cae:	f000 fdf1 	bl	8006894 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 f810 	bl	8005cd8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005cb8:	4b06      	ldr	r3, [pc, #24]	; (8005cd4 <prvCheckTasksWaitingTermination+0x58>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d1e1      	bne.n	8005c84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005cc0:	bf00      	nop
 8005cc2:	bf00      	nop
 8005cc4:	3708      	adds	r7, #8
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop
 8005ccc:	200011d8 	.word	0x200011d8
 8005cd0:	20001204 	.word	0x20001204
 8005cd4:	200011ec 	.word	0x200011ec

08005cd8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b084      	sub	sp, #16
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	3354      	adds	r3, #84	; 0x54
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f001 f8d9 	bl	8006e9c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d108      	bne.n	8005d06 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f000 ff89 	bl	8006c10 <vPortFree>
				vPortFree( pxTCB );
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 ff86 	bl	8006c10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005d04:	e018      	b.n	8005d38 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d103      	bne.n	8005d18 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f000 ff7d 	bl	8006c10 <vPortFree>
	}
 8005d16:	e00f      	b.n	8005d38 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8005d1e:	2b02      	cmp	r3, #2
 8005d20:	d00a      	beq.n	8005d38 <prvDeleteTCB+0x60>
	__asm volatile
 8005d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d26:	f383 8811 	msr	BASEPRI, r3
 8005d2a:	f3bf 8f6f 	isb	sy
 8005d2e:	f3bf 8f4f 	dsb	sy
 8005d32:	60fb      	str	r3, [r7, #12]
}
 8005d34:	bf00      	nop
 8005d36:	e7fe      	b.n	8005d36 <prvDeleteTCB+0x5e>
	}
 8005d38:	bf00      	nop
 8005d3a:	3710      	adds	r7, #16
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d46:	4b0c      	ldr	r3, [pc, #48]	; (8005d78 <prvResetNextTaskUnblockTime+0x38>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d104      	bne.n	8005d5a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005d50:	4b0a      	ldr	r3, [pc, #40]	; (8005d7c <prvResetNextTaskUnblockTime+0x3c>)
 8005d52:	f04f 32ff 	mov.w	r2, #4294967295
 8005d56:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005d58:	e008      	b.n	8005d6c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d5a:	4b07      	ldr	r3, [pc, #28]	; (8005d78 <prvResetNextTaskUnblockTime+0x38>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	4a04      	ldr	r2, [pc, #16]	; (8005d7c <prvResetNextTaskUnblockTime+0x3c>)
 8005d6a:	6013      	str	r3, [r2, #0]
}
 8005d6c:	bf00      	nop
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr
 8005d78:	200011bc 	.word	0x200011bc
 8005d7c:	20001224 	.word	0x20001224

08005d80 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005d80:	b480      	push	{r7}
 8005d82:	b083      	sub	sp, #12
 8005d84:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005d86:	4b0b      	ldr	r3, [pc, #44]	; (8005db4 <xTaskGetSchedulerState+0x34>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d102      	bne.n	8005d94 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	607b      	str	r3, [r7, #4]
 8005d92:	e008      	b.n	8005da6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d94:	4b08      	ldr	r3, [pc, #32]	; (8005db8 <xTaskGetSchedulerState+0x38>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d102      	bne.n	8005da2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005d9c:	2302      	movs	r3, #2
 8005d9e:	607b      	str	r3, [r7, #4]
 8005da0:	e001      	b.n	8005da6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005da2:	2300      	movs	r3, #0
 8005da4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005da6:	687b      	ldr	r3, [r7, #4]
	}
 8005da8:	4618      	mov	r0, r3
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr
 8005db4:	20001210 	.word	0x20001210
 8005db8:	2000122c 	.word	0x2000122c

08005dbc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b086      	sub	sp, #24
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d056      	beq.n	8005e80 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005dd2:	4b2e      	ldr	r3, [pc, #184]	; (8005e8c <xTaskPriorityDisinherit+0xd0>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	693a      	ldr	r2, [r7, #16]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d00a      	beq.n	8005df2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005de0:	f383 8811 	msr	BASEPRI, r3
 8005de4:	f3bf 8f6f 	isb	sy
 8005de8:	f3bf 8f4f 	dsb	sy
 8005dec:	60fb      	str	r3, [r7, #12]
}
 8005dee:	bf00      	nop
 8005df0:	e7fe      	b.n	8005df0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d10a      	bne.n	8005e10 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dfe:	f383 8811 	msr	BASEPRI, r3
 8005e02:	f3bf 8f6f 	isb	sy
 8005e06:	f3bf 8f4f 	dsb	sy
 8005e0a:	60bb      	str	r3, [r7, #8]
}
 8005e0c:	bf00      	nop
 8005e0e:	e7fe      	b.n	8005e0e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e14:	1e5a      	subs	r2, r3, #1
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d02c      	beq.n	8005e80 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d128      	bne.n	8005e80 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	3304      	adds	r3, #4
 8005e32:	4618      	mov	r0, r3
 8005e34:	f7fe fc46 	bl	80046c4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e44:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e50:	4b0f      	ldr	r3, [pc, #60]	; (8005e90 <xTaskPriorityDisinherit+0xd4>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	429a      	cmp	r2, r3
 8005e56:	d903      	bls.n	8005e60 <xTaskPriorityDisinherit+0xa4>
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e5c:	4a0c      	ldr	r2, [pc, #48]	; (8005e90 <xTaskPriorityDisinherit+0xd4>)
 8005e5e:	6013      	str	r3, [r2, #0]
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e64:	4613      	mov	r3, r2
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	4413      	add	r3, r2
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	4a09      	ldr	r2, [pc, #36]	; (8005e94 <xTaskPriorityDisinherit+0xd8>)
 8005e6e:	441a      	add	r2, r3
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	3304      	adds	r3, #4
 8005e74:	4619      	mov	r1, r3
 8005e76:	4610      	mov	r0, r2
 8005e78:	f7fe fbc7 	bl	800460a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005e80:	697b      	ldr	r3, [r7, #20]
	}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3718      	adds	r7, #24
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	20000d30 	.word	0x20000d30
 8005e90:	2000120c 	.word	0x2000120c
 8005e94:	20000d34 	.word	0x20000d34

08005e98 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005ea2:	4b21      	ldr	r3, [pc, #132]	; (8005f28 <prvAddCurrentTaskToDelayedList+0x90>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ea8:	4b20      	ldr	r3, [pc, #128]	; (8005f2c <prvAddCurrentTaskToDelayedList+0x94>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	3304      	adds	r3, #4
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f7fe fc08 	bl	80046c4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eba:	d10a      	bne.n	8005ed2 <prvAddCurrentTaskToDelayedList+0x3a>
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d007      	beq.n	8005ed2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ec2:	4b1a      	ldr	r3, [pc, #104]	; (8005f2c <prvAddCurrentTaskToDelayedList+0x94>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	3304      	adds	r3, #4
 8005ec8:	4619      	mov	r1, r3
 8005eca:	4819      	ldr	r0, [pc, #100]	; (8005f30 <prvAddCurrentTaskToDelayedList+0x98>)
 8005ecc:	f7fe fb9d 	bl	800460a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005ed0:	e026      	b.n	8005f20 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ed2:	68fa      	ldr	r2, [r7, #12]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4413      	add	r3, r2
 8005ed8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005eda:	4b14      	ldr	r3, [pc, #80]	; (8005f2c <prvAddCurrentTaskToDelayedList+0x94>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	68ba      	ldr	r2, [r7, #8]
 8005ee0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005ee2:	68ba      	ldr	r2, [r7, #8]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d209      	bcs.n	8005efe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005eea:	4b12      	ldr	r3, [pc, #72]	; (8005f34 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	4b0f      	ldr	r3, [pc, #60]	; (8005f2c <prvAddCurrentTaskToDelayedList+0x94>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	3304      	adds	r3, #4
 8005ef4:	4619      	mov	r1, r3
 8005ef6:	4610      	mov	r0, r2
 8005ef8:	f7fe fbab 	bl	8004652 <vListInsert>
}
 8005efc:	e010      	b.n	8005f20 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005efe:	4b0e      	ldr	r3, [pc, #56]	; (8005f38 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	4b0a      	ldr	r3, [pc, #40]	; (8005f2c <prvAddCurrentTaskToDelayedList+0x94>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	3304      	adds	r3, #4
 8005f08:	4619      	mov	r1, r3
 8005f0a:	4610      	mov	r0, r2
 8005f0c:	f7fe fba1 	bl	8004652 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005f10:	4b0a      	ldr	r3, [pc, #40]	; (8005f3c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68ba      	ldr	r2, [r7, #8]
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d202      	bcs.n	8005f20 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005f1a:	4a08      	ldr	r2, [pc, #32]	; (8005f3c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	6013      	str	r3, [r2, #0]
}
 8005f20:	bf00      	nop
 8005f22:	3710      	adds	r7, #16
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	20001208 	.word	0x20001208
 8005f2c:	20000d30 	.word	0x20000d30
 8005f30:	200011f0 	.word	0x200011f0
 8005f34:	200011c0 	.word	0x200011c0
 8005f38:	200011bc 	.word	0x200011bc
 8005f3c:	20001224 	.word	0x20001224

08005f40 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b08a      	sub	sp, #40	; 0x28
 8005f44:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005f46:	2300      	movs	r3, #0
 8005f48:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005f4a:	f000 fb07 	bl	800655c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005f4e:	4b1c      	ldr	r3, [pc, #112]	; (8005fc0 <xTimerCreateTimerTask+0x80>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d021      	beq.n	8005f9a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005f56:	2300      	movs	r3, #0
 8005f58:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005f5e:	1d3a      	adds	r2, r7, #4
 8005f60:	f107 0108 	add.w	r1, r7, #8
 8005f64:	f107 030c 	add.w	r3, r7, #12
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f7fe fb07 	bl	800457c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005f6e:	6879      	ldr	r1, [r7, #4]
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	68fa      	ldr	r2, [r7, #12]
 8005f74:	9202      	str	r2, [sp, #8]
 8005f76:	9301      	str	r3, [sp, #4]
 8005f78:	2302      	movs	r3, #2
 8005f7a:	9300      	str	r3, [sp, #0]
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	460a      	mov	r2, r1
 8005f80:	4910      	ldr	r1, [pc, #64]	; (8005fc4 <xTimerCreateTimerTask+0x84>)
 8005f82:	4811      	ldr	r0, [pc, #68]	; (8005fc8 <xTimerCreateTimerTask+0x88>)
 8005f84:	f7ff f8b4 	bl	80050f0 <xTaskCreateStatic>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	4a10      	ldr	r2, [pc, #64]	; (8005fcc <xTimerCreateTimerTask+0x8c>)
 8005f8c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005f8e:	4b0f      	ldr	r3, [pc, #60]	; (8005fcc <xTimerCreateTimerTask+0x8c>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d001      	beq.n	8005f9a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005f96:	2301      	movs	r3, #1
 8005f98:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d10a      	bne.n	8005fb6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fa4:	f383 8811 	msr	BASEPRI, r3
 8005fa8:	f3bf 8f6f 	isb	sy
 8005fac:	f3bf 8f4f 	dsb	sy
 8005fb0:	613b      	str	r3, [r7, #16]
}
 8005fb2:	bf00      	nop
 8005fb4:	e7fe      	b.n	8005fb4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005fb6:	697b      	ldr	r3, [r7, #20]
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3718      	adds	r7, #24
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	20001260 	.word	0x20001260
 8005fc4:	080078b0 	.word	0x080078b0
 8005fc8:	08006105 	.word	0x08006105
 8005fcc:	20001264 	.word	0x20001264

08005fd0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b08a      	sub	sp, #40	; 0x28
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
 8005fdc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d10a      	bne.n	8005ffe <xTimerGenericCommand+0x2e>
	__asm volatile
 8005fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fec:	f383 8811 	msr	BASEPRI, r3
 8005ff0:	f3bf 8f6f 	isb	sy
 8005ff4:	f3bf 8f4f 	dsb	sy
 8005ff8:	623b      	str	r3, [r7, #32]
}
 8005ffa:	bf00      	nop
 8005ffc:	e7fe      	b.n	8005ffc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005ffe:	4b1a      	ldr	r3, [pc, #104]	; (8006068 <xTimerGenericCommand+0x98>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d02a      	beq.n	800605c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	2b05      	cmp	r3, #5
 8006016:	dc18      	bgt.n	800604a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006018:	f7ff feb2 	bl	8005d80 <xTaskGetSchedulerState>
 800601c:	4603      	mov	r3, r0
 800601e:	2b02      	cmp	r3, #2
 8006020:	d109      	bne.n	8006036 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006022:	4b11      	ldr	r3, [pc, #68]	; (8006068 <xTimerGenericCommand+0x98>)
 8006024:	6818      	ldr	r0, [r3, #0]
 8006026:	f107 0110 	add.w	r1, r7, #16
 800602a:	2300      	movs	r3, #0
 800602c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800602e:	f7fe fc77 	bl	8004920 <xQueueGenericSend>
 8006032:	6278      	str	r0, [r7, #36]	; 0x24
 8006034:	e012      	b.n	800605c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006036:	4b0c      	ldr	r3, [pc, #48]	; (8006068 <xTimerGenericCommand+0x98>)
 8006038:	6818      	ldr	r0, [r3, #0]
 800603a:	f107 0110 	add.w	r1, r7, #16
 800603e:	2300      	movs	r3, #0
 8006040:	2200      	movs	r2, #0
 8006042:	f7fe fc6d 	bl	8004920 <xQueueGenericSend>
 8006046:	6278      	str	r0, [r7, #36]	; 0x24
 8006048:	e008      	b.n	800605c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800604a:	4b07      	ldr	r3, [pc, #28]	; (8006068 <xTimerGenericCommand+0x98>)
 800604c:	6818      	ldr	r0, [r3, #0]
 800604e:	f107 0110 	add.w	r1, r7, #16
 8006052:	2300      	movs	r3, #0
 8006054:	683a      	ldr	r2, [r7, #0]
 8006056:	f7fe fd61 	bl	8004b1c <xQueueGenericSendFromISR>
 800605a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800605c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800605e:	4618      	mov	r0, r3
 8006060:	3728      	adds	r7, #40	; 0x28
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	20001260 	.word	0x20001260

0800606c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b088      	sub	sp, #32
 8006070:	af02      	add	r7, sp, #8
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006076:	4b22      	ldr	r3, [pc, #136]	; (8006100 <prvProcessExpiredTimer+0x94>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	68db      	ldr	r3, [r3, #12]
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	3304      	adds	r3, #4
 8006084:	4618      	mov	r0, r3
 8006086:	f7fe fb1d 	bl	80046c4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006090:	f003 0304 	and.w	r3, r3, #4
 8006094:	2b00      	cmp	r3, #0
 8006096:	d022      	beq.n	80060de <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	699a      	ldr	r2, [r3, #24]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	18d1      	adds	r1, r2, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	683a      	ldr	r2, [r7, #0]
 80060a4:	6978      	ldr	r0, [r7, #20]
 80060a6:	f000 f8d1 	bl	800624c <prvInsertTimerInActiveList>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d01f      	beq.n	80060f0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80060b0:	2300      	movs	r3, #0
 80060b2:	9300      	str	r3, [sp, #0]
 80060b4:	2300      	movs	r3, #0
 80060b6:	687a      	ldr	r2, [r7, #4]
 80060b8:	2100      	movs	r1, #0
 80060ba:	6978      	ldr	r0, [r7, #20]
 80060bc:	f7ff ff88 	bl	8005fd0 <xTimerGenericCommand>
 80060c0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d113      	bne.n	80060f0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80060c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060cc:	f383 8811 	msr	BASEPRI, r3
 80060d0:	f3bf 8f6f 	isb	sy
 80060d4:	f3bf 8f4f 	dsb	sy
 80060d8:	60fb      	str	r3, [r7, #12]
}
 80060da:	bf00      	nop
 80060dc:	e7fe      	b.n	80060dc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80060e4:	f023 0301 	bic.w	r3, r3, #1
 80060e8:	b2da      	uxtb	r2, r3
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	6a1b      	ldr	r3, [r3, #32]
 80060f4:	6978      	ldr	r0, [r7, #20]
 80060f6:	4798      	blx	r3
}
 80060f8:	bf00      	nop
 80060fa:	3718      	adds	r7, #24
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	20001258 	.word	0x20001258

08006104 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800610c:	f107 0308 	add.w	r3, r7, #8
 8006110:	4618      	mov	r0, r3
 8006112:	f000 f857 	bl	80061c4 <prvGetNextExpireTime>
 8006116:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	4619      	mov	r1, r3
 800611c:	68f8      	ldr	r0, [r7, #12]
 800611e:	f000 f803 	bl	8006128 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006122:	f000 f8d5 	bl	80062d0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006126:	e7f1      	b.n	800610c <prvTimerTask+0x8>

08006128 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006132:	f7ff fa39 	bl	80055a8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006136:	f107 0308 	add.w	r3, r7, #8
 800613a:	4618      	mov	r0, r3
 800613c:	f000 f866 	bl	800620c <prvSampleTimeNow>
 8006140:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d130      	bne.n	80061aa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d10a      	bne.n	8006164 <prvProcessTimerOrBlockTask+0x3c>
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	429a      	cmp	r2, r3
 8006154:	d806      	bhi.n	8006164 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006156:	f7ff fa35 	bl	80055c4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800615a:	68f9      	ldr	r1, [r7, #12]
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f7ff ff85 	bl	800606c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006162:	e024      	b.n	80061ae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d008      	beq.n	800617c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800616a:	4b13      	ldr	r3, [pc, #76]	; (80061b8 <prvProcessTimerOrBlockTask+0x90>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d101      	bne.n	8006178 <prvProcessTimerOrBlockTask+0x50>
 8006174:	2301      	movs	r3, #1
 8006176:	e000      	b.n	800617a <prvProcessTimerOrBlockTask+0x52>
 8006178:	2300      	movs	r3, #0
 800617a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800617c:	4b0f      	ldr	r3, [pc, #60]	; (80061bc <prvProcessTimerOrBlockTask+0x94>)
 800617e:	6818      	ldr	r0, [r3, #0]
 8006180:	687a      	ldr	r2, [r7, #4]
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	683a      	ldr	r2, [r7, #0]
 8006188:	4619      	mov	r1, r3
 800618a:	f7fe ff7d 	bl	8005088 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800618e:	f7ff fa19 	bl	80055c4 <xTaskResumeAll>
 8006192:	4603      	mov	r3, r0
 8006194:	2b00      	cmp	r3, #0
 8006196:	d10a      	bne.n	80061ae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006198:	4b09      	ldr	r3, [pc, #36]	; (80061c0 <prvProcessTimerOrBlockTask+0x98>)
 800619a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800619e:	601a      	str	r2, [r3, #0]
 80061a0:	f3bf 8f4f 	dsb	sy
 80061a4:	f3bf 8f6f 	isb	sy
}
 80061a8:	e001      	b.n	80061ae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80061aa:	f7ff fa0b 	bl	80055c4 <xTaskResumeAll>
}
 80061ae:	bf00      	nop
 80061b0:	3710      	adds	r7, #16
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	2000125c 	.word	0x2000125c
 80061bc:	20001260 	.word	0x20001260
 80061c0:	e000ed04 	.word	0xe000ed04

080061c4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80061c4:	b480      	push	{r7}
 80061c6:	b085      	sub	sp, #20
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80061cc:	4b0e      	ldr	r3, [pc, #56]	; (8006208 <prvGetNextExpireTime+0x44>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d101      	bne.n	80061da <prvGetNextExpireTime+0x16>
 80061d6:	2201      	movs	r2, #1
 80061d8:	e000      	b.n	80061dc <prvGetNextExpireTime+0x18>
 80061da:	2200      	movs	r2, #0
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d105      	bne.n	80061f4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80061e8:	4b07      	ldr	r3, [pc, #28]	; (8006208 <prvGetNextExpireTime+0x44>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	60fb      	str	r3, [r7, #12]
 80061f2:	e001      	b.n	80061f8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80061f4:	2300      	movs	r3, #0
 80061f6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80061f8:	68fb      	ldr	r3, [r7, #12]
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3714      	adds	r7, #20
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	20001258 	.word	0x20001258

0800620c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b084      	sub	sp, #16
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006214:	f7ff fa74 	bl	8005700 <xTaskGetTickCount>
 8006218:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800621a:	4b0b      	ldr	r3, [pc, #44]	; (8006248 <prvSampleTimeNow+0x3c>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68fa      	ldr	r2, [r7, #12]
 8006220:	429a      	cmp	r2, r3
 8006222:	d205      	bcs.n	8006230 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006224:	f000 f936 	bl	8006494 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	601a      	str	r2, [r3, #0]
 800622e:	e002      	b.n	8006236 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006236:	4a04      	ldr	r2, [pc, #16]	; (8006248 <prvSampleTimeNow+0x3c>)
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800623c:	68fb      	ldr	r3, [r7, #12]
}
 800623e:	4618      	mov	r0, r3
 8006240:	3710      	adds	r7, #16
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	20001268 	.word	0x20001268

0800624c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b086      	sub	sp, #24
 8006250:	af00      	add	r7, sp, #0
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	607a      	str	r2, [r7, #4]
 8006258:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800625a:	2300      	movs	r3, #0
 800625c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	68ba      	ldr	r2, [r7, #8]
 8006262:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	68fa      	ldr	r2, [r7, #12]
 8006268:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800626a:	68ba      	ldr	r2, [r7, #8]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	429a      	cmp	r2, r3
 8006270:	d812      	bhi.n	8006298 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	1ad2      	subs	r2, r2, r3
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	699b      	ldr	r3, [r3, #24]
 800627c:	429a      	cmp	r2, r3
 800627e:	d302      	bcc.n	8006286 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006280:	2301      	movs	r3, #1
 8006282:	617b      	str	r3, [r7, #20]
 8006284:	e01b      	b.n	80062be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006286:	4b10      	ldr	r3, [pc, #64]	; (80062c8 <prvInsertTimerInActiveList+0x7c>)
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	3304      	adds	r3, #4
 800628e:	4619      	mov	r1, r3
 8006290:	4610      	mov	r0, r2
 8006292:	f7fe f9de 	bl	8004652 <vListInsert>
 8006296:	e012      	b.n	80062be <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	429a      	cmp	r2, r3
 800629e:	d206      	bcs.n	80062ae <prvInsertTimerInActiveList+0x62>
 80062a0:	68ba      	ldr	r2, [r7, #8]
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	429a      	cmp	r2, r3
 80062a6:	d302      	bcc.n	80062ae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80062a8:	2301      	movs	r3, #1
 80062aa:	617b      	str	r3, [r7, #20]
 80062ac:	e007      	b.n	80062be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80062ae:	4b07      	ldr	r3, [pc, #28]	; (80062cc <prvInsertTimerInActiveList+0x80>)
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	3304      	adds	r3, #4
 80062b6:	4619      	mov	r1, r3
 80062b8:	4610      	mov	r0, r2
 80062ba:	f7fe f9ca 	bl	8004652 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80062be:	697b      	ldr	r3, [r7, #20]
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3718      	adds	r7, #24
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}
 80062c8:	2000125c 	.word	0x2000125c
 80062cc:	20001258 	.word	0x20001258

080062d0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b08e      	sub	sp, #56	; 0x38
 80062d4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80062d6:	e0ca      	b.n	800646e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	da18      	bge.n	8006310 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80062de:	1d3b      	adds	r3, r7, #4
 80062e0:	3304      	adds	r3, #4
 80062e2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80062e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d10a      	bne.n	8006300 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80062ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062ee:	f383 8811 	msr	BASEPRI, r3
 80062f2:	f3bf 8f6f 	isb	sy
 80062f6:	f3bf 8f4f 	dsb	sy
 80062fa:	61fb      	str	r3, [r7, #28]
}
 80062fc:	bf00      	nop
 80062fe:	e7fe      	b.n	80062fe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006306:	6850      	ldr	r0, [r2, #4]
 8006308:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800630a:	6892      	ldr	r2, [r2, #8]
 800630c:	4611      	mov	r1, r2
 800630e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	f2c0 80ab 	blt.w	800646e <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800631c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800631e:	695b      	ldr	r3, [r3, #20]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d004      	beq.n	800632e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006326:	3304      	adds	r3, #4
 8006328:	4618      	mov	r0, r3
 800632a:	f7fe f9cb 	bl	80046c4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800632e:	463b      	mov	r3, r7
 8006330:	4618      	mov	r0, r3
 8006332:	f7ff ff6b 	bl	800620c <prvSampleTimeNow>
 8006336:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2b09      	cmp	r3, #9
 800633c:	f200 8096 	bhi.w	800646c <prvProcessReceivedCommands+0x19c>
 8006340:	a201      	add	r2, pc, #4	; (adr r2, 8006348 <prvProcessReceivedCommands+0x78>)
 8006342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006346:	bf00      	nop
 8006348:	08006371 	.word	0x08006371
 800634c:	08006371 	.word	0x08006371
 8006350:	08006371 	.word	0x08006371
 8006354:	080063e5 	.word	0x080063e5
 8006358:	080063f9 	.word	0x080063f9
 800635c:	08006443 	.word	0x08006443
 8006360:	08006371 	.word	0x08006371
 8006364:	08006371 	.word	0x08006371
 8006368:	080063e5 	.word	0x080063e5
 800636c:	080063f9 	.word	0x080063f9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006372:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006376:	f043 0301 	orr.w	r3, r3, #1
 800637a:	b2da      	uxtb	r2, r3
 800637c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006382:	68ba      	ldr	r2, [r7, #8]
 8006384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006386:	699b      	ldr	r3, [r3, #24]
 8006388:	18d1      	adds	r1, r2, r3
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800638e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006390:	f7ff ff5c 	bl	800624c <prvInsertTimerInActiveList>
 8006394:	4603      	mov	r3, r0
 8006396:	2b00      	cmp	r3, #0
 8006398:	d069      	beq.n	800646e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800639a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800639c:	6a1b      	ldr	r3, [r3, #32]
 800639e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063a0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80063a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063a8:	f003 0304 	and.w	r3, r3, #4
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d05e      	beq.n	800646e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80063b0:	68ba      	ldr	r2, [r7, #8]
 80063b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b4:	699b      	ldr	r3, [r3, #24]
 80063b6:	441a      	add	r2, r3
 80063b8:	2300      	movs	r3, #0
 80063ba:	9300      	str	r3, [sp, #0]
 80063bc:	2300      	movs	r3, #0
 80063be:	2100      	movs	r1, #0
 80063c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063c2:	f7ff fe05 	bl	8005fd0 <xTimerGenericCommand>
 80063c6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80063c8:	6a3b      	ldr	r3, [r7, #32]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d14f      	bne.n	800646e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80063ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063d2:	f383 8811 	msr	BASEPRI, r3
 80063d6:	f3bf 8f6f 	isb	sy
 80063da:	f3bf 8f4f 	dsb	sy
 80063de:	61bb      	str	r3, [r7, #24]
}
 80063e0:	bf00      	nop
 80063e2:	e7fe      	b.n	80063e2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80063e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063ea:	f023 0301 	bic.w	r3, r3, #1
 80063ee:	b2da      	uxtb	r2, r3
 80063f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80063f6:	e03a      	b.n	800646e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80063f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063fe:	f043 0301 	orr.w	r3, r3, #1
 8006402:	b2da      	uxtb	r2, r3
 8006404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006406:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800640a:	68ba      	ldr	r2, [r7, #8]
 800640c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800640e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006412:	699b      	ldr	r3, [r3, #24]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d10a      	bne.n	800642e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800641c:	f383 8811 	msr	BASEPRI, r3
 8006420:	f3bf 8f6f 	isb	sy
 8006424:	f3bf 8f4f 	dsb	sy
 8006428:	617b      	str	r3, [r7, #20]
}
 800642a:	bf00      	nop
 800642c:	e7fe      	b.n	800642c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800642e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006430:	699a      	ldr	r2, [r3, #24]
 8006432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006434:	18d1      	adds	r1, r2, r3
 8006436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800643a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800643c:	f7ff ff06 	bl	800624c <prvInsertTimerInActiveList>
					break;
 8006440:	e015      	b.n	800646e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006444:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006448:	f003 0302 	and.w	r3, r3, #2
 800644c:	2b00      	cmp	r3, #0
 800644e:	d103      	bne.n	8006458 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006450:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006452:	f000 fbdd 	bl	8006c10 <vPortFree>
 8006456:	e00a      	b.n	800646e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800645a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800645e:	f023 0301 	bic.w	r3, r3, #1
 8006462:	b2da      	uxtb	r2, r3
 8006464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006466:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800646a:	e000      	b.n	800646e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800646c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800646e:	4b08      	ldr	r3, [pc, #32]	; (8006490 <prvProcessReceivedCommands+0x1c0>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	1d39      	adds	r1, r7, #4
 8006474:	2200      	movs	r2, #0
 8006476:	4618      	mov	r0, r3
 8006478:	f7fe fbec 	bl	8004c54 <xQueueReceive>
 800647c:	4603      	mov	r3, r0
 800647e:	2b00      	cmp	r3, #0
 8006480:	f47f af2a 	bne.w	80062d8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006484:	bf00      	nop
 8006486:	bf00      	nop
 8006488:	3730      	adds	r7, #48	; 0x30
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}
 800648e:	bf00      	nop
 8006490:	20001260 	.word	0x20001260

08006494 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b088      	sub	sp, #32
 8006498:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800649a:	e048      	b.n	800652e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800649c:	4b2d      	ldr	r3, [pc, #180]	; (8006554 <prvSwitchTimerLists+0xc0>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064a6:	4b2b      	ldr	r3, [pc, #172]	; (8006554 <prvSwitchTimerLists+0xc0>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	3304      	adds	r3, #4
 80064b4:	4618      	mov	r0, r3
 80064b6:	f7fe f905 	bl	80046c4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6a1b      	ldr	r3, [r3, #32]
 80064be:	68f8      	ldr	r0, [r7, #12]
 80064c0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80064c8:	f003 0304 	and.w	r3, r3, #4
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d02e      	beq.n	800652e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	693a      	ldr	r2, [r7, #16]
 80064d6:	4413      	add	r3, r2
 80064d8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80064da:	68ba      	ldr	r2, [r7, #8]
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	429a      	cmp	r2, r3
 80064e0:	d90e      	bls.n	8006500 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	68ba      	ldr	r2, [r7, #8]
 80064e6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80064ee:	4b19      	ldr	r3, [pc, #100]	; (8006554 <prvSwitchTimerLists+0xc0>)
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	3304      	adds	r3, #4
 80064f6:	4619      	mov	r1, r3
 80064f8:	4610      	mov	r0, r2
 80064fa:	f7fe f8aa 	bl	8004652 <vListInsert>
 80064fe:	e016      	b.n	800652e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006500:	2300      	movs	r3, #0
 8006502:	9300      	str	r3, [sp, #0]
 8006504:	2300      	movs	r3, #0
 8006506:	693a      	ldr	r2, [r7, #16]
 8006508:	2100      	movs	r1, #0
 800650a:	68f8      	ldr	r0, [r7, #12]
 800650c:	f7ff fd60 	bl	8005fd0 <xTimerGenericCommand>
 8006510:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d10a      	bne.n	800652e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800651c:	f383 8811 	msr	BASEPRI, r3
 8006520:	f3bf 8f6f 	isb	sy
 8006524:	f3bf 8f4f 	dsb	sy
 8006528:	603b      	str	r3, [r7, #0]
}
 800652a:	bf00      	nop
 800652c:	e7fe      	b.n	800652c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800652e:	4b09      	ldr	r3, [pc, #36]	; (8006554 <prvSwitchTimerLists+0xc0>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d1b1      	bne.n	800649c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006538:	4b06      	ldr	r3, [pc, #24]	; (8006554 <prvSwitchTimerLists+0xc0>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800653e:	4b06      	ldr	r3, [pc, #24]	; (8006558 <prvSwitchTimerLists+0xc4>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a04      	ldr	r2, [pc, #16]	; (8006554 <prvSwitchTimerLists+0xc0>)
 8006544:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006546:	4a04      	ldr	r2, [pc, #16]	; (8006558 <prvSwitchTimerLists+0xc4>)
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	6013      	str	r3, [r2, #0]
}
 800654c:	bf00      	nop
 800654e:	3718      	adds	r7, #24
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}
 8006554:	20001258 	.word	0x20001258
 8006558:	2000125c 	.word	0x2000125c

0800655c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b082      	sub	sp, #8
 8006560:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006562:	f000 f967 	bl	8006834 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006566:	4b15      	ldr	r3, [pc, #84]	; (80065bc <prvCheckForValidListAndQueue+0x60>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d120      	bne.n	80065b0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800656e:	4814      	ldr	r0, [pc, #80]	; (80065c0 <prvCheckForValidListAndQueue+0x64>)
 8006570:	f7fe f81e 	bl	80045b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006574:	4813      	ldr	r0, [pc, #76]	; (80065c4 <prvCheckForValidListAndQueue+0x68>)
 8006576:	f7fe f81b 	bl	80045b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800657a:	4b13      	ldr	r3, [pc, #76]	; (80065c8 <prvCheckForValidListAndQueue+0x6c>)
 800657c:	4a10      	ldr	r2, [pc, #64]	; (80065c0 <prvCheckForValidListAndQueue+0x64>)
 800657e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006580:	4b12      	ldr	r3, [pc, #72]	; (80065cc <prvCheckForValidListAndQueue+0x70>)
 8006582:	4a10      	ldr	r2, [pc, #64]	; (80065c4 <prvCheckForValidListAndQueue+0x68>)
 8006584:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006586:	2300      	movs	r3, #0
 8006588:	9300      	str	r3, [sp, #0]
 800658a:	4b11      	ldr	r3, [pc, #68]	; (80065d0 <prvCheckForValidListAndQueue+0x74>)
 800658c:	4a11      	ldr	r2, [pc, #68]	; (80065d4 <prvCheckForValidListAndQueue+0x78>)
 800658e:	2110      	movs	r1, #16
 8006590:	200a      	movs	r0, #10
 8006592:	f7fe f929 	bl	80047e8 <xQueueGenericCreateStatic>
 8006596:	4603      	mov	r3, r0
 8006598:	4a08      	ldr	r2, [pc, #32]	; (80065bc <prvCheckForValidListAndQueue+0x60>)
 800659a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800659c:	4b07      	ldr	r3, [pc, #28]	; (80065bc <prvCheckForValidListAndQueue+0x60>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d005      	beq.n	80065b0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80065a4:	4b05      	ldr	r3, [pc, #20]	; (80065bc <prvCheckForValidListAndQueue+0x60>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	490b      	ldr	r1, [pc, #44]	; (80065d8 <prvCheckForValidListAndQueue+0x7c>)
 80065aa:	4618      	mov	r0, r3
 80065ac:	f7fe fd42 	bl	8005034 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80065b0:	f000 f970 	bl	8006894 <vPortExitCritical>
}
 80065b4:	bf00      	nop
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}
 80065ba:	bf00      	nop
 80065bc:	20001260 	.word	0x20001260
 80065c0:	20001230 	.word	0x20001230
 80065c4:	20001244 	.word	0x20001244
 80065c8:	20001258 	.word	0x20001258
 80065cc:	2000125c 	.word	0x2000125c
 80065d0:	2000130c 	.word	0x2000130c
 80065d4:	2000126c 	.word	0x2000126c
 80065d8:	080078b8 	.word	0x080078b8

080065dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80065dc:	b480      	push	{r7}
 80065de:	b085      	sub	sp, #20
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	3b04      	subs	r3, #4
 80065ec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80065f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	3b04      	subs	r3, #4
 80065fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	f023 0201 	bic.w	r2, r3, #1
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	3b04      	subs	r3, #4
 800660a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800660c:	4a0c      	ldr	r2, [pc, #48]	; (8006640 <pxPortInitialiseStack+0x64>)
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	3b14      	subs	r3, #20
 8006616:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	3b04      	subs	r3, #4
 8006622:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f06f 0202 	mvn.w	r2, #2
 800662a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	3b20      	subs	r3, #32
 8006630:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006632:	68fb      	ldr	r3, [r7, #12]
}
 8006634:	4618      	mov	r0, r3
 8006636:	3714      	adds	r7, #20
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr
 8006640:	08006645 	.word	0x08006645

08006644 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006644:	b480      	push	{r7}
 8006646:	b085      	sub	sp, #20
 8006648:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800664a:	2300      	movs	r3, #0
 800664c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800664e:	4b12      	ldr	r3, [pc, #72]	; (8006698 <prvTaskExitError+0x54>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006656:	d00a      	beq.n	800666e <prvTaskExitError+0x2a>
	__asm volatile
 8006658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800665c:	f383 8811 	msr	BASEPRI, r3
 8006660:	f3bf 8f6f 	isb	sy
 8006664:	f3bf 8f4f 	dsb	sy
 8006668:	60fb      	str	r3, [r7, #12]
}
 800666a:	bf00      	nop
 800666c:	e7fe      	b.n	800666c <prvTaskExitError+0x28>
	__asm volatile
 800666e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006672:	f383 8811 	msr	BASEPRI, r3
 8006676:	f3bf 8f6f 	isb	sy
 800667a:	f3bf 8f4f 	dsb	sy
 800667e:	60bb      	str	r3, [r7, #8]
}
 8006680:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006682:	bf00      	nop
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d0fc      	beq.n	8006684 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800668a:	bf00      	nop
 800668c:	bf00      	nop
 800668e:	3714      	adds	r7, #20
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr
 8006698:	2000001c 	.word	0x2000001c
 800669c:	00000000 	.word	0x00000000

080066a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80066a0:	4b07      	ldr	r3, [pc, #28]	; (80066c0 <pxCurrentTCBConst2>)
 80066a2:	6819      	ldr	r1, [r3, #0]
 80066a4:	6808      	ldr	r0, [r1, #0]
 80066a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066aa:	f380 8809 	msr	PSP, r0
 80066ae:	f3bf 8f6f 	isb	sy
 80066b2:	f04f 0000 	mov.w	r0, #0
 80066b6:	f380 8811 	msr	BASEPRI, r0
 80066ba:	4770      	bx	lr
 80066bc:	f3af 8000 	nop.w

080066c0 <pxCurrentTCBConst2>:
 80066c0:	20000d30 	.word	0x20000d30
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80066c4:	bf00      	nop
 80066c6:	bf00      	nop

080066c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80066c8:	4808      	ldr	r0, [pc, #32]	; (80066ec <prvPortStartFirstTask+0x24>)
 80066ca:	6800      	ldr	r0, [r0, #0]
 80066cc:	6800      	ldr	r0, [r0, #0]
 80066ce:	f380 8808 	msr	MSP, r0
 80066d2:	f04f 0000 	mov.w	r0, #0
 80066d6:	f380 8814 	msr	CONTROL, r0
 80066da:	b662      	cpsie	i
 80066dc:	b661      	cpsie	f
 80066de:	f3bf 8f4f 	dsb	sy
 80066e2:	f3bf 8f6f 	isb	sy
 80066e6:	df00      	svc	0
 80066e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80066ea:	bf00      	nop
 80066ec:	e000ed08 	.word	0xe000ed08

080066f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b086      	sub	sp, #24
 80066f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80066f6:	4b46      	ldr	r3, [pc, #280]	; (8006810 <xPortStartScheduler+0x120>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a46      	ldr	r2, [pc, #280]	; (8006814 <xPortStartScheduler+0x124>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d10a      	bne.n	8006716 <xPortStartScheduler+0x26>
	__asm volatile
 8006700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006704:	f383 8811 	msr	BASEPRI, r3
 8006708:	f3bf 8f6f 	isb	sy
 800670c:	f3bf 8f4f 	dsb	sy
 8006710:	613b      	str	r3, [r7, #16]
}
 8006712:	bf00      	nop
 8006714:	e7fe      	b.n	8006714 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006716:	4b3e      	ldr	r3, [pc, #248]	; (8006810 <xPortStartScheduler+0x120>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a3f      	ldr	r2, [pc, #252]	; (8006818 <xPortStartScheduler+0x128>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d10a      	bne.n	8006736 <xPortStartScheduler+0x46>
	__asm volatile
 8006720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006724:	f383 8811 	msr	BASEPRI, r3
 8006728:	f3bf 8f6f 	isb	sy
 800672c:	f3bf 8f4f 	dsb	sy
 8006730:	60fb      	str	r3, [r7, #12]
}
 8006732:	bf00      	nop
 8006734:	e7fe      	b.n	8006734 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006736:	4b39      	ldr	r3, [pc, #228]	; (800681c <xPortStartScheduler+0x12c>)
 8006738:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	781b      	ldrb	r3, [r3, #0]
 800673e:	b2db      	uxtb	r3, r3
 8006740:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	22ff      	movs	r2, #255	; 0xff
 8006746:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	b2db      	uxtb	r3, r3
 800674e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006750:	78fb      	ldrb	r3, [r7, #3]
 8006752:	b2db      	uxtb	r3, r3
 8006754:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006758:	b2da      	uxtb	r2, r3
 800675a:	4b31      	ldr	r3, [pc, #196]	; (8006820 <xPortStartScheduler+0x130>)
 800675c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800675e:	4b31      	ldr	r3, [pc, #196]	; (8006824 <xPortStartScheduler+0x134>)
 8006760:	2207      	movs	r2, #7
 8006762:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006764:	e009      	b.n	800677a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006766:	4b2f      	ldr	r3, [pc, #188]	; (8006824 <xPortStartScheduler+0x134>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	3b01      	subs	r3, #1
 800676c:	4a2d      	ldr	r2, [pc, #180]	; (8006824 <xPortStartScheduler+0x134>)
 800676e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006770:	78fb      	ldrb	r3, [r7, #3]
 8006772:	b2db      	uxtb	r3, r3
 8006774:	005b      	lsls	r3, r3, #1
 8006776:	b2db      	uxtb	r3, r3
 8006778:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800677a:	78fb      	ldrb	r3, [r7, #3]
 800677c:	b2db      	uxtb	r3, r3
 800677e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006782:	2b80      	cmp	r3, #128	; 0x80
 8006784:	d0ef      	beq.n	8006766 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006786:	4b27      	ldr	r3, [pc, #156]	; (8006824 <xPortStartScheduler+0x134>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f1c3 0307 	rsb	r3, r3, #7
 800678e:	2b04      	cmp	r3, #4
 8006790:	d00a      	beq.n	80067a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8006792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006796:	f383 8811 	msr	BASEPRI, r3
 800679a:	f3bf 8f6f 	isb	sy
 800679e:	f3bf 8f4f 	dsb	sy
 80067a2:	60bb      	str	r3, [r7, #8]
}
 80067a4:	bf00      	nop
 80067a6:	e7fe      	b.n	80067a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80067a8:	4b1e      	ldr	r3, [pc, #120]	; (8006824 <xPortStartScheduler+0x134>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	021b      	lsls	r3, r3, #8
 80067ae:	4a1d      	ldr	r2, [pc, #116]	; (8006824 <xPortStartScheduler+0x134>)
 80067b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80067b2:	4b1c      	ldr	r3, [pc, #112]	; (8006824 <xPortStartScheduler+0x134>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80067ba:	4a1a      	ldr	r2, [pc, #104]	; (8006824 <xPortStartScheduler+0x134>)
 80067bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	b2da      	uxtb	r2, r3
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80067c6:	4b18      	ldr	r3, [pc, #96]	; (8006828 <xPortStartScheduler+0x138>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a17      	ldr	r2, [pc, #92]	; (8006828 <xPortStartScheduler+0x138>)
 80067cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80067d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80067d2:	4b15      	ldr	r3, [pc, #84]	; (8006828 <xPortStartScheduler+0x138>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a14      	ldr	r2, [pc, #80]	; (8006828 <xPortStartScheduler+0x138>)
 80067d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80067dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80067de:	f000 f8dd 	bl	800699c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80067e2:	4b12      	ldr	r3, [pc, #72]	; (800682c <xPortStartScheduler+0x13c>)
 80067e4:	2200      	movs	r2, #0
 80067e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80067e8:	f000 f8fc 	bl	80069e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80067ec:	4b10      	ldr	r3, [pc, #64]	; (8006830 <xPortStartScheduler+0x140>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a0f      	ldr	r2, [pc, #60]	; (8006830 <xPortStartScheduler+0x140>)
 80067f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80067f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80067f8:	f7ff ff66 	bl	80066c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80067fc:	f7ff f84a 	bl	8005894 <vTaskSwitchContext>
	prvTaskExitError();
 8006800:	f7ff ff20 	bl	8006644 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006804:	2300      	movs	r3, #0
}
 8006806:	4618      	mov	r0, r3
 8006808:	3718      	adds	r7, #24
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}
 800680e:	bf00      	nop
 8006810:	e000ed00 	.word	0xe000ed00
 8006814:	410fc271 	.word	0x410fc271
 8006818:	410fc270 	.word	0x410fc270
 800681c:	e000e400 	.word	0xe000e400
 8006820:	2000135c 	.word	0x2000135c
 8006824:	20001360 	.word	0x20001360
 8006828:	e000ed20 	.word	0xe000ed20
 800682c:	2000001c 	.word	0x2000001c
 8006830:	e000ef34 	.word	0xe000ef34

08006834 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
	__asm volatile
 800683a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800683e:	f383 8811 	msr	BASEPRI, r3
 8006842:	f3bf 8f6f 	isb	sy
 8006846:	f3bf 8f4f 	dsb	sy
 800684a:	607b      	str	r3, [r7, #4]
}
 800684c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800684e:	4b0f      	ldr	r3, [pc, #60]	; (800688c <vPortEnterCritical+0x58>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	3301      	adds	r3, #1
 8006854:	4a0d      	ldr	r2, [pc, #52]	; (800688c <vPortEnterCritical+0x58>)
 8006856:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006858:	4b0c      	ldr	r3, [pc, #48]	; (800688c <vPortEnterCritical+0x58>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2b01      	cmp	r3, #1
 800685e:	d10f      	bne.n	8006880 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006860:	4b0b      	ldr	r3, [pc, #44]	; (8006890 <vPortEnterCritical+0x5c>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	b2db      	uxtb	r3, r3
 8006866:	2b00      	cmp	r3, #0
 8006868:	d00a      	beq.n	8006880 <vPortEnterCritical+0x4c>
	__asm volatile
 800686a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800686e:	f383 8811 	msr	BASEPRI, r3
 8006872:	f3bf 8f6f 	isb	sy
 8006876:	f3bf 8f4f 	dsb	sy
 800687a:	603b      	str	r3, [r7, #0]
}
 800687c:	bf00      	nop
 800687e:	e7fe      	b.n	800687e <vPortEnterCritical+0x4a>
	}
}
 8006880:	bf00      	nop
 8006882:	370c      	adds	r7, #12
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr
 800688c:	2000001c 	.word	0x2000001c
 8006890:	e000ed04 	.word	0xe000ed04

08006894 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006894:	b480      	push	{r7}
 8006896:	b083      	sub	sp, #12
 8006898:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800689a:	4b12      	ldr	r3, [pc, #72]	; (80068e4 <vPortExitCritical+0x50>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d10a      	bne.n	80068b8 <vPortExitCritical+0x24>
	__asm volatile
 80068a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a6:	f383 8811 	msr	BASEPRI, r3
 80068aa:	f3bf 8f6f 	isb	sy
 80068ae:	f3bf 8f4f 	dsb	sy
 80068b2:	607b      	str	r3, [r7, #4]
}
 80068b4:	bf00      	nop
 80068b6:	e7fe      	b.n	80068b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80068b8:	4b0a      	ldr	r3, [pc, #40]	; (80068e4 <vPortExitCritical+0x50>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	3b01      	subs	r3, #1
 80068be:	4a09      	ldr	r2, [pc, #36]	; (80068e4 <vPortExitCritical+0x50>)
 80068c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80068c2:	4b08      	ldr	r3, [pc, #32]	; (80068e4 <vPortExitCritical+0x50>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d105      	bne.n	80068d6 <vPortExitCritical+0x42>
 80068ca:	2300      	movs	r3, #0
 80068cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	f383 8811 	msr	BASEPRI, r3
}
 80068d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80068d6:	bf00      	nop
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	2000001c 	.word	0x2000001c
	...

080068f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80068f0:	f3ef 8009 	mrs	r0, PSP
 80068f4:	f3bf 8f6f 	isb	sy
 80068f8:	4b15      	ldr	r3, [pc, #84]	; (8006950 <pxCurrentTCBConst>)
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	f01e 0f10 	tst.w	lr, #16
 8006900:	bf08      	it	eq
 8006902:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006906:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800690a:	6010      	str	r0, [r2, #0]
 800690c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006910:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006914:	f380 8811 	msr	BASEPRI, r0
 8006918:	f3bf 8f4f 	dsb	sy
 800691c:	f3bf 8f6f 	isb	sy
 8006920:	f7fe ffb8 	bl	8005894 <vTaskSwitchContext>
 8006924:	f04f 0000 	mov.w	r0, #0
 8006928:	f380 8811 	msr	BASEPRI, r0
 800692c:	bc09      	pop	{r0, r3}
 800692e:	6819      	ldr	r1, [r3, #0]
 8006930:	6808      	ldr	r0, [r1, #0]
 8006932:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006936:	f01e 0f10 	tst.w	lr, #16
 800693a:	bf08      	it	eq
 800693c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006940:	f380 8809 	msr	PSP, r0
 8006944:	f3bf 8f6f 	isb	sy
 8006948:	4770      	bx	lr
 800694a:	bf00      	nop
 800694c:	f3af 8000 	nop.w

08006950 <pxCurrentTCBConst>:
 8006950:	20000d30 	.word	0x20000d30
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006954:	bf00      	nop
 8006956:	bf00      	nop

08006958 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b082      	sub	sp, #8
 800695c:	af00      	add	r7, sp, #0
	__asm volatile
 800695e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006962:	f383 8811 	msr	BASEPRI, r3
 8006966:	f3bf 8f6f 	isb	sy
 800696a:	f3bf 8f4f 	dsb	sy
 800696e:	607b      	str	r3, [r7, #4]
}
 8006970:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006972:	f7fe fed5 	bl	8005720 <xTaskIncrementTick>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d003      	beq.n	8006984 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800697c:	4b06      	ldr	r3, [pc, #24]	; (8006998 <xPortSysTickHandler+0x40>)
 800697e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	2300      	movs	r3, #0
 8006986:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	f383 8811 	msr	BASEPRI, r3
}
 800698e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006990:	bf00      	nop
 8006992:	3708      	adds	r7, #8
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}
 8006998:	e000ed04 	.word	0xe000ed04

0800699c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800699c:	b480      	push	{r7}
 800699e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80069a0:	4b0b      	ldr	r3, [pc, #44]	; (80069d0 <vPortSetupTimerInterrupt+0x34>)
 80069a2:	2200      	movs	r2, #0
 80069a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80069a6:	4b0b      	ldr	r3, [pc, #44]	; (80069d4 <vPortSetupTimerInterrupt+0x38>)
 80069a8:	2200      	movs	r2, #0
 80069aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80069ac:	4b0a      	ldr	r3, [pc, #40]	; (80069d8 <vPortSetupTimerInterrupt+0x3c>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a0a      	ldr	r2, [pc, #40]	; (80069dc <vPortSetupTimerInterrupt+0x40>)
 80069b2:	fba2 2303 	umull	r2, r3, r2, r3
 80069b6:	099b      	lsrs	r3, r3, #6
 80069b8:	4a09      	ldr	r2, [pc, #36]	; (80069e0 <vPortSetupTimerInterrupt+0x44>)
 80069ba:	3b01      	subs	r3, #1
 80069bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80069be:	4b04      	ldr	r3, [pc, #16]	; (80069d0 <vPortSetupTimerInterrupt+0x34>)
 80069c0:	2207      	movs	r2, #7
 80069c2:	601a      	str	r2, [r3, #0]
}
 80069c4:	bf00      	nop
 80069c6:	46bd      	mov	sp, r7
 80069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop
 80069d0:	e000e010 	.word	0xe000e010
 80069d4:	e000e018 	.word	0xe000e018
 80069d8:	20000010 	.word	0x20000010
 80069dc:	10624dd3 	.word	0x10624dd3
 80069e0:	e000e014 	.word	0xe000e014

080069e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80069e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80069f4 <vPortEnableVFP+0x10>
 80069e8:	6801      	ldr	r1, [r0, #0]
 80069ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80069ee:	6001      	str	r1, [r0, #0]
 80069f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80069f2:	bf00      	nop
 80069f4:	e000ed88 	.word	0xe000ed88

080069f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80069f8:	b480      	push	{r7}
 80069fa:	b085      	sub	sp, #20
 80069fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80069fe:	f3ef 8305 	mrs	r3, IPSR
 8006a02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2b0f      	cmp	r3, #15
 8006a08:	d914      	bls.n	8006a34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006a0a:	4a17      	ldr	r2, [pc, #92]	; (8006a68 <vPortValidateInterruptPriority+0x70>)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	4413      	add	r3, r2
 8006a10:	781b      	ldrb	r3, [r3, #0]
 8006a12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006a14:	4b15      	ldr	r3, [pc, #84]	; (8006a6c <vPortValidateInterruptPriority+0x74>)
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	7afa      	ldrb	r2, [r7, #11]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d20a      	bcs.n	8006a34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a22:	f383 8811 	msr	BASEPRI, r3
 8006a26:	f3bf 8f6f 	isb	sy
 8006a2a:	f3bf 8f4f 	dsb	sy
 8006a2e:	607b      	str	r3, [r7, #4]
}
 8006a30:	bf00      	nop
 8006a32:	e7fe      	b.n	8006a32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006a34:	4b0e      	ldr	r3, [pc, #56]	; (8006a70 <vPortValidateInterruptPriority+0x78>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006a3c:	4b0d      	ldr	r3, [pc, #52]	; (8006a74 <vPortValidateInterruptPriority+0x7c>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d90a      	bls.n	8006a5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a48:	f383 8811 	msr	BASEPRI, r3
 8006a4c:	f3bf 8f6f 	isb	sy
 8006a50:	f3bf 8f4f 	dsb	sy
 8006a54:	603b      	str	r3, [r7, #0]
}
 8006a56:	bf00      	nop
 8006a58:	e7fe      	b.n	8006a58 <vPortValidateInterruptPriority+0x60>
	}
 8006a5a:	bf00      	nop
 8006a5c:	3714      	adds	r7, #20
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	e000e3f0 	.word	0xe000e3f0
 8006a6c:	2000135c 	.word	0x2000135c
 8006a70:	e000ed0c 	.word	0xe000ed0c
 8006a74:	20001360 	.word	0x20001360

08006a78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b08a      	sub	sp, #40	; 0x28
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006a80:	2300      	movs	r3, #0
 8006a82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006a84:	f7fe fd90 	bl	80055a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006a88:	4b5b      	ldr	r3, [pc, #364]	; (8006bf8 <pvPortMalloc+0x180>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d101      	bne.n	8006a94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006a90:	f000 f920 	bl	8006cd4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006a94:	4b59      	ldr	r3, [pc, #356]	; (8006bfc <pvPortMalloc+0x184>)
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	4013      	ands	r3, r2
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	f040 8093 	bne.w	8006bc8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d01d      	beq.n	8006ae4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006aa8:	2208      	movs	r2, #8
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4413      	add	r3, r2
 8006aae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f003 0307 	and.w	r3, r3, #7
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d014      	beq.n	8006ae4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f023 0307 	bic.w	r3, r3, #7
 8006ac0:	3308      	adds	r3, #8
 8006ac2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f003 0307 	and.w	r3, r3, #7
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d00a      	beq.n	8006ae4 <pvPortMalloc+0x6c>
	__asm volatile
 8006ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad2:	f383 8811 	msr	BASEPRI, r3
 8006ad6:	f3bf 8f6f 	isb	sy
 8006ada:	f3bf 8f4f 	dsb	sy
 8006ade:	617b      	str	r3, [r7, #20]
}
 8006ae0:	bf00      	nop
 8006ae2:	e7fe      	b.n	8006ae2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d06e      	beq.n	8006bc8 <pvPortMalloc+0x150>
 8006aea:	4b45      	ldr	r3, [pc, #276]	; (8006c00 <pvPortMalloc+0x188>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d869      	bhi.n	8006bc8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006af4:	4b43      	ldr	r3, [pc, #268]	; (8006c04 <pvPortMalloc+0x18c>)
 8006af6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006af8:	4b42      	ldr	r3, [pc, #264]	; (8006c04 <pvPortMalloc+0x18c>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006afe:	e004      	b.n	8006b0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d903      	bls.n	8006b1c <pvPortMalloc+0xa4>
 8006b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d1f1      	bne.n	8006b00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006b1c:	4b36      	ldr	r3, [pc, #216]	; (8006bf8 <pvPortMalloc+0x180>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b22:	429a      	cmp	r2, r3
 8006b24:	d050      	beq.n	8006bc8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006b26:	6a3b      	ldr	r3, [r7, #32]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	2208      	movs	r2, #8
 8006b2c:	4413      	add	r3, r2
 8006b2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	6a3b      	ldr	r3, [r7, #32]
 8006b36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3a:	685a      	ldr	r2, [r3, #4]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	1ad2      	subs	r2, r2, r3
 8006b40:	2308      	movs	r3, #8
 8006b42:	005b      	lsls	r3, r3, #1
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d91f      	bls.n	8006b88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006b48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4413      	add	r3, r2
 8006b4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b50:	69bb      	ldr	r3, [r7, #24]
 8006b52:	f003 0307 	and.w	r3, r3, #7
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d00a      	beq.n	8006b70 <pvPortMalloc+0xf8>
	__asm volatile
 8006b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b5e:	f383 8811 	msr	BASEPRI, r3
 8006b62:	f3bf 8f6f 	isb	sy
 8006b66:	f3bf 8f4f 	dsb	sy
 8006b6a:	613b      	str	r3, [r7, #16]
}
 8006b6c:	bf00      	nop
 8006b6e:	e7fe      	b.n	8006b6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b72:	685a      	ldr	r2, [r3, #4]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	1ad2      	subs	r2, r2, r3
 8006b78:	69bb      	ldr	r3, [r7, #24]
 8006b7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006b82:	69b8      	ldr	r0, [r7, #24]
 8006b84:	f000 f908 	bl	8006d98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006b88:	4b1d      	ldr	r3, [pc, #116]	; (8006c00 <pvPortMalloc+0x188>)
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	4a1b      	ldr	r2, [pc, #108]	; (8006c00 <pvPortMalloc+0x188>)
 8006b94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006b96:	4b1a      	ldr	r3, [pc, #104]	; (8006c00 <pvPortMalloc+0x188>)
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	4b1b      	ldr	r3, [pc, #108]	; (8006c08 <pvPortMalloc+0x190>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d203      	bcs.n	8006baa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006ba2:	4b17      	ldr	r3, [pc, #92]	; (8006c00 <pvPortMalloc+0x188>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a18      	ldr	r2, [pc, #96]	; (8006c08 <pvPortMalloc+0x190>)
 8006ba8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bac:	685a      	ldr	r2, [r3, #4]
 8006bae:	4b13      	ldr	r3, [pc, #76]	; (8006bfc <pvPortMalloc+0x184>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	431a      	orrs	r2, r3
 8006bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bba:	2200      	movs	r2, #0
 8006bbc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006bbe:	4b13      	ldr	r3, [pc, #76]	; (8006c0c <pvPortMalloc+0x194>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	3301      	adds	r3, #1
 8006bc4:	4a11      	ldr	r2, [pc, #68]	; (8006c0c <pvPortMalloc+0x194>)
 8006bc6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006bc8:	f7fe fcfc 	bl	80055c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bcc:	69fb      	ldr	r3, [r7, #28]
 8006bce:	f003 0307 	and.w	r3, r3, #7
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d00a      	beq.n	8006bec <pvPortMalloc+0x174>
	__asm volatile
 8006bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bda:	f383 8811 	msr	BASEPRI, r3
 8006bde:	f3bf 8f6f 	isb	sy
 8006be2:	f3bf 8f4f 	dsb	sy
 8006be6:	60fb      	str	r3, [r7, #12]
}
 8006be8:	bf00      	nop
 8006bea:	e7fe      	b.n	8006bea <pvPortMalloc+0x172>
	return pvReturn;
 8006bec:	69fb      	ldr	r3, [r7, #28]
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	3728      	adds	r7, #40	; 0x28
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}
 8006bf6:	bf00      	nop
 8006bf8:	20004f6c 	.word	0x20004f6c
 8006bfc:	20004f80 	.word	0x20004f80
 8006c00:	20004f70 	.word	0x20004f70
 8006c04:	20004f64 	.word	0x20004f64
 8006c08:	20004f74 	.word	0x20004f74
 8006c0c:	20004f78 	.word	0x20004f78

08006c10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b086      	sub	sp, #24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d04d      	beq.n	8006cbe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006c22:	2308      	movs	r3, #8
 8006c24:	425b      	negs	r3, r3
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	4413      	add	r3, r2
 8006c2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	685a      	ldr	r2, [r3, #4]
 8006c34:	4b24      	ldr	r3, [pc, #144]	; (8006cc8 <vPortFree+0xb8>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4013      	ands	r3, r2
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d10a      	bne.n	8006c54 <vPortFree+0x44>
	__asm volatile
 8006c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c42:	f383 8811 	msr	BASEPRI, r3
 8006c46:	f3bf 8f6f 	isb	sy
 8006c4a:	f3bf 8f4f 	dsb	sy
 8006c4e:	60fb      	str	r3, [r7, #12]
}
 8006c50:	bf00      	nop
 8006c52:	e7fe      	b.n	8006c52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d00a      	beq.n	8006c72 <vPortFree+0x62>
	__asm volatile
 8006c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c60:	f383 8811 	msr	BASEPRI, r3
 8006c64:	f3bf 8f6f 	isb	sy
 8006c68:	f3bf 8f4f 	dsb	sy
 8006c6c:	60bb      	str	r3, [r7, #8]
}
 8006c6e:	bf00      	nop
 8006c70:	e7fe      	b.n	8006c70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	685a      	ldr	r2, [r3, #4]
 8006c76:	4b14      	ldr	r3, [pc, #80]	; (8006cc8 <vPortFree+0xb8>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d01e      	beq.n	8006cbe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d11a      	bne.n	8006cbe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	685a      	ldr	r2, [r3, #4]
 8006c8c:	4b0e      	ldr	r3, [pc, #56]	; (8006cc8 <vPortFree+0xb8>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	43db      	mvns	r3, r3
 8006c92:	401a      	ands	r2, r3
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006c98:	f7fe fc86 	bl	80055a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	685a      	ldr	r2, [r3, #4]
 8006ca0:	4b0a      	ldr	r3, [pc, #40]	; (8006ccc <vPortFree+0xbc>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4413      	add	r3, r2
 8006ca6:	4a09      	ldr	r2, [pc, #36]	; (8006ccc <vPortFree+0xbc>)
 8006ca8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006caa:	6938      	ldr	r0, [r7, #16]
 8006cac:	f000 f874 	bl	8006d98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006cb0:	4b07      	ldr	r3, [pc, #28]	; (8006cd0 <vPortFree+0xc0>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	4a06      	ldr	r2, [pc, #24]	; (8006cd0 <vPortFree+0xc0>)
 8006cb8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006cba:	f7fe fc83 	bl	80055c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006cbe:	bf00      	nop
 8006cc0:	3718      	adds	r7, #24
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	20004f80 	.word	0x20004f80
 8006ccc:	20004f70 	.word	0x20004f70
 8006cd0:	20004f7c 	.word	0x20004f7c

08006cd4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b085      	sub	sp, #20
 8006cd8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006cda:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006cde:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006ce0:	4b27      	ldr	r3, [pc, #156]	; (8006d80 <prvHeapInit+0xac>)
 8006ce2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f003 0307 	and.w	r3, r3, #7
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d00c      	beq.n	8006d08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	3307      	adds	r3, #7
 8006cf2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f023 0307 	bic.w	r3, r3, #7
 8006cfa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006cfc:	68ba      	ldr	r2, [r7, #8]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	4a1f      	ldr	r2, [pc, #124]	; (8006d80 <prvHeapInit+0xac>)
 8006d04:	4413      	add	r3, r2
 8006d06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006d0c:	4a1d      	ldr	r2, [pc, #116]	; (8006d84 <prvHeapInit+0xb0>)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006d12:	4b1c      	ldr	r3, [pc, #112]	; (8006d84 <prvHeapInit+0xb0>)
 8006d14:	2200      	movs	r2, #0
 8006d16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	68ba      	ldr	r2, [r7, #8]
 8006d1c:	4413      	add	r3, r2
 8006d1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006d20:	2208      	movs	r2, #8
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	1a9b      	subs	r3, r3, r2
 8006d26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f023 0307 	bic.w	r3, r3, #7
 8006d2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	4a15      	ldr	r2, [pc, #84]	; (8006d88 <prvHeapInit+0xb4>)
 8006d34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006d36:	4b14      	ldr	r3, [pc, #80]	; (8006d88 <prvHeapInit+0xb4>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006d3e:	4b12      	ldr	r3, [pc, #72]	; (8006d88 <prvHeapInit+0xb4>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	2200      	movs	r2, #0
 8006d44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	1ad2      	subs	r2, r2, r3
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006d54:	4b0c      	ldr	r3, [pc, #48]	; (8006d88 <prvHeapInit+0xb4>)
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	4a0a      	ldr	r2, [pc, #40]	; (8006d8c <prvHeapInit+0xb8>)
 8006d62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	4a09      	ldr	r2, [pc, #36]	; (8006d90 <prvHeapInit+0xbc>)
 8006d6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006d6c:	4b09      	ldr	r3, [pc, #36]	; (8006d94 <prvHeapInit+0xc0>)
 8006d6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006d72:	601a      	str	r2, [r3, #0]
}
 8006d74:	bf00      	nop
 8006d76:	3714      	adds	r7, #20
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr
 8006d80:	20001364 	.word	0x20001364
 8006d84:	20004f64 	.word	0x20004f64
 8006d88:	20004f6c 	.word	0x20004f6c
 8006d8c:	20004f74 	.word	0x20004f74
 8006d90:	20004f70 	.word	0x20004f70
 8006d94:	20004f80 	.word	0x20004f80

08006d98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b085      	sub	sp, #20
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006da0:	4b28      	ldr	r3, [pc, #160]	; (8006e44 <prvInsertBlockIntoFreeList+0xac>)
 8006da2:	60fb      	str	r3, [r7, #12]
 8006da4:	e002      	b.n	8006dac <prvInsertBlockIntoFreeList+0x14>
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	60fb      	str	r3, [r7, #12]
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	429a      	cmp	r2, r3
 8006db4:	d8f7      	bhi.n	8006da6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	68ba      	ldr	r2, [r7, #8]
 8006dc0:	4413      	add	r3, r2
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d108      	bne.n	8006dda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	685a      	ldr	r2, [r3, #4]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	441a      	add	r2, r3
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	68ba      	ldr	r2, [r7, #8]
 8006de4:	441a      	add	r2, r3
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	429a      	cmp	r2, r3
 8006dec:	d118      	bne.n	8006e20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	4b15      	ldr	r3, [pc, #84]	; (8006e48 <prvInsertBlockIntoFreeList+0xb0>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d00d      	beq.n	8006e16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	685a      	ldr	r2, [r3, #4]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	441a      	add	r2, r3
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	601a      	str	r2, [r3, #0]
 8006e14:	e008      	b.n	8006e28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006e16:	4b0c      	ldr	r3, [pc, #48]	; (8006e48 <prvInsertBlockIntoFreeList+0xb0>)
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	601a      	str	r2, [r3, #0]
 8006e1e:	e003      	b.n	8006e28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006e28:	68fa      	ldr	r2, [r7, #12]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d002      	beq.n	8006e36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e36:	bf00      	nop
 8006e38:	3714      	adds	r7, #20
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e40:	4770      	bx	lr
 8006e42:	bf00      	nop
 8006e44:	20004f64 	.word	0x20004f64
 8006e48:	20004f6c 	.word	0x20004f6c

08006e4c <siprintf>:
 8006e4c:	b40e      	push	{r1, r2, r3}
 8006e4e:	b500      	push	{lr}
 8006e50:	b09c      	sub	sp, #112	; 0x70
 8006e52:	ab1d      	add	r3, sp, #116	; 0x74
 8006e54:	9002      	str	r0, [sp, #8]
 8006e56:	9006      	str	r0, [sp, #24]
 8006e58:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006e5c:	4809      	ldr	r0, [pc, #36]	; (8006e84 <siprintf+0x38>)
 8006e5e:	9107      	str	r1, [sp, #28]
 8006e60:	9104      	str	r1, [sp, #16]
 8006e62:	4909      	ldr	r1, [pc, #36]	; (8006e88 <siprintf+0x3c>)
 8006e64:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e68:	9105      	str	r1, [sp, #20]
 8006e6a:	6800      	ldr	r0, [r0, #0]
 8006e6c:	9301      	str	r3, [sp, #4]
 8006e6e:	a902      	add	r1, sp, #8
 8006e70:	f000 f9fe 	bl	8007270 <_svfiprintf_r>
 8006e74:	9b02      	ldr	r3, [sp, #8]
 8006e76:	2200      	movs	r2, #0
 8006e78:	701a      	strb	r2, [r3, #0]
 8006e7a:	b01c      	add	sp, #112	; 0x70
 8006e7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e80:	b003      	add	sp, #12
 8006e82:	4770      	bx	lr
 8006e84:	2000006c 	.word	0x2000006c
 8006e88:	ffff0208 	.word	0xffff0208

08006e8c <memset>:
 8006e8c:	4402      	add	r2, r0
 8006e8e:	4603      	mov	r3, r0
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d100      	bne.n	8006e96 <memset+0xa>
 8006e94:	4770      	bx	lr
 8006e96:	f803 1b01 	strb.w	r1, [r3], #1
 8006e9a:	e7f9      	b.n	8006e90 <memset+0x4>

08006e9c <_reclaim_reent>:
 8006e9c:	4b29      	ldr	r3, [pc, #164]	; (8006f44 <_reclaim_reent+0xa8>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4283      	cmp	r3, r0
 8006ea2:	b570      	push	{r4, r5, r6, lr}
 8006ea4:	4604      	mov	r4, r0
 8006ea6:	d04b      	beq.n	8006f40 <_reclaim_reent+0xa4>
 8006ea8:	69c3      	ldr	r3, [r0, #28]
 8006eaa:	b143      	cbz	r3, 8006ebe <_reclaim_reent+0x22>
 8006eac:	68db      	ldr	r3, [r3, #12]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d144      	bne.n	8006f3c <_reclaim_reent+0xa0>
 8006eb2:	69e3      	ldr	r3, [r4, #28]
 8006eb4:	6819      	ldr	r1, [r3, #0]
 8006eb6:	b111      	cbz	r1, 8006ebe <_reclaim_reent+0x22>
 8006eb8:	4620      	mov	r0, r4
 8006eba:	f000 f887 	bl	8006fcc <_free_r>
 8006ebe:	6961      	ldr	r1, [r4, #20]
 8006ec0:	b111      	cbz	r1, 8006ec8 <_reclaim_reent+0x2c>
 8006ec2:	4620      	mov	r0, r4
 8006ec4:	f000 f882 	bl	8006fcc <_free_r>
 8006ec8:	69e1      	ldr	r1, [r4, #28]
 8006eca:	b111      	cbz	r1, 8006ed2 <_reclaim_reent+0x36>
 8006ecc:	4620      	mov	r0, r4
 8006ece:	f000 f87d 	bl	8006fcc <_free_r>
 8006ed2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006ed4:	b111      	cbz	r1, 8006edc <_reclaim_reent+0x40>
 8006ed6:	4620      	mov	r0, r4
 8006ed8:	f000 f878 	bl	8006fcc <_free_r>
 8006edc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ede:	b111      	cbz	r1, 8006ee6 <_reclaim_reent+0x4a>
 8006ee0:	4620      	mov	r0, r4
 8006ee2:	f000 f873 	bl	8006fcc <_free_r>
 8006ee6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006ee8:	b111      	cbz	r1, 8006ef0 <_reclaim_reent+0x54>
 8006eea:	4620      	mov	r0, r4
 8006eec:	f000 f86e 	bl	8006fcc <_free_r>
 8006ef0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006ef2:	b111      	cbz	r1, 8006efa <_reclaim_reent+0x5e>
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	f000 f869 	bl	8006fcc <_free_r>
 8006efa:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006efc:	b111      	cbz	r1, 8006f04 <_reclaim_reent+0x68>
 8006efe:	4620      	mov	r0, r4
 8006f00:	f000 f864 	bl	8006fcc <_free_r>
 8006f04:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006f06:	b111      	cbz	r1, 8006f0e <_reclaim_reent+0x72>
 8006f08:	4620      	mov	r0, r4
 8006f0a:	f000 f85f 	bl	8006fcc <_free_r>
 8006f0e:	6a23      	ldr	r3, [r4, #32]
 8006f10:	b1b3      	cbz	r3, 8006f40 <_reclaim_reent+0xa4>
 8006f12:	4620      	mov	r0, r4
 8006f14:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006f18:	4718      	bx	r3
 8006f1a:	5949      	ldr	r1, [r1, r5]
 8006f1c:	b941      	cbnz	r1, 8006f30 <_reclaim_reent+0x94>
 8006f1e:	3504      	adds	r5, #4
 8006f20:	69e3      	ldr	r3, [r4, #28]
 8006f22:	2d80      	cmp	r5, #128	; 0x80
 8006f24:	68d9      	ldr	r1, [r3, #12]
 8006f26:	d1f8      	bne.n	8006f1a <_reclaim_reent+0x7e>
 8006f28:	4620      	mov	r0, r4
 8006f2a:	f000 f84f 	bl	8006fcc <_free_r>
 8006f2e:	e7c0      	b.n	8006eb2 <_reclaim_reent+0x16>
 8006f30:	680e      	ldr	r6, [r1, #0]
 8006f32:	4620      	mov	r0, r4
 8006f34:	f000 f84a 	bl	8006fcc <_free_r>
 8006f38:	4631      	mov	r1, r6
 8006f3a:	e7ef      	b.n	8006f1c <_reclaim_reent+0x80>
 8006f3c:	2500      	movs	r5, #0
 8006f3e:	e7ef      	b.n	8006f20 <_reclaim_reent+0x84>
 8006f40:	bd70      	pop	{r4, r5, r6, pc}
 8006f42:	bf00      	nop
 8006f44:	2000006c 	.word	0x2000006c

08006f48 <__errno>:
 8006f48:	4b01      	ldr	r3, [pc, #4]	; (8006f50 <__errno+0x8>)
 8006f4a:	6818      	ldr	r0, [r3, #0]
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop
 8006f50:	2000006c 	.word	0x2000006c

08006f54 <__libc_init_array>:
 8006f54:	b570      	push	{r4, r5, r6, lr}
 8006f56:	4d0d      	ldr	r5, [pc, #52]	; (8006f8c <__libc_init_array+0x38>)
 8006f58:	4c0d      	ldr	r4, [pc, #52]	; (8006f90 <__libc_init_array+0x3c>)
 8006f5a:	1b64      	subs	r4, r4, r5
 8006f5c:	10a4      	asrs	r4, r4, #2
 8006f5e:	2600      	movs	r6, #0
 8006f60:	42a6      	cmp	r6, r4
 8006f62:	d109      	bne.n	8006f78 <__libc_init_array+0x24>
 8006f64:	4d0b      	ldr	r5, [pc, #44]	; (8006f94 <__libc_init_array+0x40>)
 8006f66:	4c0c      	ldr	r4, [pc, #48]	; (8006f98 <__libc_init_array+0x44>)
 8006f68:	f000 fc72 	bl	8007850 <_init>
 8006f6c:	1b64      	subs	r4, r4, r5
 8006f6e:	10a4      	asrs	r4, r4, #2
 8006f70:	2600      	movs	r6, #0
 8006f72:	42a6      	cmp	r6, r4
 8006f74:	d105      	bne.n	8006f82 <__libc_init_array+0x2e>
 8006f76:	bd70      	pop	{r4, r5, r6, pc}
 8006f78:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f7c:	4798      	blx	r3
 8006f7e:	3601      	adds	r6, #1
 8006f80:	e7ee      	b.n	8006f60 <__libc_init_array+0xc>
 8006f82:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f86:	4798      	blx	r3
 8006f88:	3601      	adds	r6, #1
 8006f8a:	e7f2      	b.n	8006f72 <__libc_init_array+0x1e>
 8006f8c:	08008700 	.word	0x08008700
 8006f90:	08008700 	.word	0x08008700
 8006f94:	08008700 	.word	0x08008700
 8006f98:	08008704 	.word	0x08008704

08006f9c <__retarget_lock_acquire_recursive>:
 8006f9c:	4770      	bx	lr

08006f9e <__retarget_lock_release_recursive>:
 8006f9e:	4770      	bx	lr

08006fa0 <strcpy>:
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006fa6:	f803 2b01 	strb.w	r2, [r3], #1
 8006faa:	2a00      	cmp	r2, #0
 8006fac:	d1f9      	bne.n	8006fa2 <strcpy+0x2>
 8006fae:	4770      	bx	lr

08006fb0 <memcpy>:
 8006fb0:	440a      	add	r2, r1
 8006fb2:	4291      	cmp	r1, r2
 8006fb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fb8:	d100      	bne.n	8006fbc <memcpy+0xc>
 8006fba:	4770      	bx	lr
 8006fbc:	b510      	push	{r4, lr}
 8006fbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fc6:	4291      	cmp	r1, r2
 8006fc8:	d1f9      	bne.n	8006fbe <memcpy+0xe>
 8006fca:	bd10      	pop	{r4, pc}

08006fcc <_free_r>:
 8006fcc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006fce:	2900      	cmp	r1, #0
 8006fd0:	d044      	beq.n	800705c <_free_r+0x90>
 8006fd2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006fd6:	9001      	str	r0, [sp, #4]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	f1a1 0404 	sub.w	r4, r1, #4
 8006fde:	bfb8      	it	lt
 8006fe0:	18e4      	addlt	r4, r4, r3
 8006fe2:	f000 f8df 	bl	80071a4 <__malloc_lock>
 8006fe6:	4a1e      	ldr	r2, [pc, #120]	; (8007060 <_free_r+0x94>)
 8006fe8:	9801      	ldr	r0, [sp, #4]
 8006fea:	6813      	ldr	r3, [r2, #0]
 8006fec:	b933      	cbnz	r3, 8006ffc <_free_r+0x30>
 8006fee:	6063      	str	r3, [r4, #4]
 8006ff0:	6014      	str	r4, [r2, #0]
 8006ff2:	b003      	add	sp, #12
 8006ff4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ff8:	f000 b8da 	b.w	80071b0 <__malloc_unlock>
 8006ffc:	42a3      	cmp	r3, r4
 8006ffe:	d908      	bls.n	8007012 <_free_r+0x46>
 8007000:	6825      	ldr	r5, [r4, #0]
 8007002:	1961      	adds	r1, r4, r5
 8007004:	428b      	cmp	r3, r1
 8007006:	bf01      	itttt	eq
 8007008:	6819      	ldreq	r1, [r3, #0]
 800700a:	685b      	ldreq	r3, [r3, #4]
 800700c:	1949      	addeq	r1, r1, r5
 800700e:	6021      	streq	r1, [r4, #0]
 8007010:	e7ed      	b.n	8006fee <_free_r+0x22>
 8007012:	461a      	mov	r2, r3
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	b10b      	cbz	r3, 800701c <_free_r+0x50>
 8007018:	42a3      	cmp	r3, r4
 800701a:	d9fa      	bls.n	8007012 <_free_r+0x46>
 800701c:	6811      	ldr	r1, [r2, #0]
 800701e:	1855      	adds	r5, r2, r1
 8007020:	42a5      	cmp	r5, r4
 8007022:	d10b      	bne.n	800703c <_free_r+0x70>
 8007024:	6824      	ldr	r4, [r4, #0]
 8007026:	4421      	add	r1, r4
 8007028:	1854      	adds	r4, r2, r1
 800702a:	42a3      	cmp	r3, r4
 800702c:	6011      	str	r1, [r2, #0]
 800702e:	d1e0      	bne.n	8006ff2 <_free_r+0x26>
 8007030:	681c      	ldr	r4, [r3, #0]
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	6053      	str	r3, [r2, #4]
 8007036:	440c      	add	r4, r1
 8007038:	6014      	str	r4, [r2, #0]
 800703a:	e7da      	b.n	8006ff2 <_free_r+0x26>
 800703c:	d902      	bls.n	8007044 <_free_r+0x78>
 800703e:	230c      	movs	r3, #12
 8007040:	6003      	str	r3, [r0, #0]
 8007042:	e7d6      	b.n	8006ff2 <_free_r+0x26>
 8007044:	6825      	ldr	r5, [r4, #0]
 8007046:	1961      	adds	r1, r4, r5
 8007048:	428b      	cmp	r3, r1
 800704a:	bf04      	itt	eq
 800704c:	6819      	ldreq	r1, [r3, #0]
 800704e:	685b      	ldreq	r3, [r3, #4]
 8007050:	6063      	str	r3, [r4, #4]
 8007052:	bf04      	itt	eq
 8007054:	1949      	addeq	r1, r1, r5
 8007056:	6021      	streq	r1, [r4, #0]
 8007058:	6054      	str	r4, [r2, #4]
 800705a:	e7ca      	b.n	8006ff2 <_free_r+0x26>
 800705c:	b003      	add	sp, #12
 800705e:	bd30      	pop	{r4, r5, pc}
 8007060:	200050c4 	.word	0x200050c4

08007064 <sbrk_aligned>:
 8007064:	b570      	push	{r4, r5, r6, lr}
 8007066:	4e0e      	ldr	r6, [pc, #56]	; (80070a0 <sbrk_aligned+0x3c>)
 8007068:	460c      	mov	r4, r1
 800706a:	6831      	ldr	r1, [r6, #0]
 800706c:	4605      	mov	r5, r0
 800706e:	b911      	cbnz	r1, 8007076 <sbrk_aligned+0x12>
 8007070:	f000 fba6 	bl	80077c0 <_sbrk_r>
 8007074:	6030      	str	r0, [r6, #0]
 8007076:	4621      	mov	r1, r4
 8007078:	4628      	mov	r0, r5
 800707a:	f000 fba1 	bl	80077c0 <_sbrk_r>
 800707e:	1c43      	adds	r3, r0, #1
 8007080:	d00a      	beq.n	8007098 <sbrk_aligned+0x34>
 8007082:	1cc4      	adds	r4, r0, #3
 8007084:	f024 0403 	bic.w	r4, r4, #3
 8007088:	42a0      	cmp	r0, r4
 800708a:	d007      	beq.n	800709c <sbrk_aligned+0x38>
 800708c:	1a21      	subs	r1, r4, r0
 800708e:	4628      	mov	r0, r5
 8007090:	f000 fb96 	bl	80077c0 <_sbrk_r>
 8007094:	3001      	adds	r0, #1
 8007096:	d101      	bne.n	800709c <sbrk_aligned+0x38>
 8007098:	f04f 34ff 	mov.w	r4, #4294967295
 800709c:	4620      	mov	r0, r4
 800709e:	bd70      	pop	{r4, r5, r6, pc}
 80070a0:	200050c8 	.word	0x200050c8

080070a4 <_malloc_r>:
 80070a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070a8:	1ccd      	adds	r5, r1, #3
 80070aa:	f025 0503 	bic.w	r5, r5, #3
 80070ae:	3508      	adds	r5, #8
 80070b0:	2d0c      	cmp	r5, #12
 80070b2:	bf38      	it	cc
 80070b4:	250c      	movcc	r5, #12
 80070b6:	2d00      	cmp	r5, #0
 80070b8:	4607      	mov	r7, r0
 80070ba:	db01      	blt.n	80070c0 <_malloc_r+0x1c>
 80070bc:	42a9      	cmp	r1, r5
 80070be:	d905      	bls.n	80070cc <_malloc_r+0x28>
 80070c0:	230c      	movs	r3, #12
 80070c2:	603b      	str	r3, [r7, #0]
 80070c4:	2600      	movs	r6, #0
 80070c6:	4630      	mov	r0, r6
 80070c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070cc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80071a0 <_malloc_r+0xfc>
 80070d0:	f000 f868 	bl	80071a4 <__malloc_lock>
 80070d4:	f8d8 3000 	ldr.w	r3, [r8]
 80070d8:	461c      	mov	r4, r3
 80070da:	bb5c      	cbnz	r4, 8007134 <_malloc_r+0x90>
 80070dc:	4629      	mov	r1, r5
 80070de:	4638      	mov	r0, r7
 80070e0:	f7ff ffc0 	bl	8007064 <sbrk_aligned>
 80070e4:	1c43      	adds	r3, r0, #1
 80070e6:	4604      	mov	r4, r0
 80070e8:	d155      	bne.n	8007196 <_malloc_r+0xf2>
 80070ea:	f8d8 4000 	ldr.w	r4, [r8]
 80070ee:	4626      	mov	r6, r4
 80070f0:	2e00      	cmp	r6, #0
 80070f2:	d145      	bne.n	8007180 <_malloc_r+0xdc>
 80070f4:	2c00      	cmp	r4, #0
 80070f6:	d048      	beq.n	800718a <_malloc_r+0xe6>
 80070f8:	6823      	ldr	r3, [r4, #0]
 80070fa:	4631      	mov	r1, r6
 80070fc:	4638      	mov	r0, r7
 80070fe:	eb04 0903 	add.w	r9, r4, r3
 8007102:	f000 fb5d 	bl	80077c0 <_sbrk_r>
 8007106:	4581      	cmp	r9, r0
 8007108:	d13f      	bne.n	800718a <_malloc_r+0xe6>
 800710a:	6821      	ldr	r1, [r4, #0]
 800710c:	1a6d      	subs	r5, r5, r1
 800710e:	4629      	mov	r1, r5
 8007110:	4638      	mov	r0, r7
 8007112:	f7ff ffa7 	bl	8007064 <sbrk_aligned>
 8007116:	3001      	adds	r0, #1
 8007118:	d037      	beq.n	800718a <_malloc_r+0xe6>
 800711a:	6823      	ldr	r3, [r4, #0]
 800711c:	442b      	add	r3, r5
 800711e:	6023      	str	r3, [r4, #0]
 8007120:	f8d8 3000 	ldr.w	r3, [r8]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d038      	beq.n	800719a <_malloc_r+0xf6>
 8007128:	685a      	ldr	r2, [r3, #4]
 800712a:	42a2      	cmp	r2, r4
 800712c:	d12b      	bne.n	8007186 <_malloc_r+0xe2>
 800712e:	2200      	movs	r2, #0
 8007130:	605a      	str	r2, [r3, #4]
 8007132:	e00f      	b.n	8007154 <_malloc_r+0xb0>
 8007134:	6822      	ldr	r2, [r4, #0]
 8007136:	1b52      	subs	r2, r2, r5
 8007138:	d41f      	bmi.n	800717a <_malloc_r+0xd6>
 800713a:	2a0b      	cmp	r2, #11
 800713c:	d917      	bls.n	800716e <_malloc_r+0xca>
 800713e:	1961      	adds	r1, r4, r5
 8007140:	42a3      	cmp	r3, r4
 8007142:	6025      	str	r5, [r4, #0]
 8007144:	bf18      	it	ne
 8007146:	6059      	strne	r1, [r3, #4]
 8007148:	6863      	ldr	r3, [r4, #4]
 800714a:	bf08      	it	eq
 800714c:	f8c8 1000 	streq.w	r1, [r8]
 8007150:	5162      	str	r2, [r4, r5]
 8007152:	604b      	str	r3, [r1, #4]
 8007154:	4638      	mov	r0, r7
 8007156:	f104 060b 	add.w	r6, r4, #11
 800715a:	f000 f829 	bl	80071b0 <__malloc_unlock>
 800715e:	f026 0607 	bic.w	r6, r6, #7
 8007162:	1d23      	adds	r3, r4, #4
 8007164:	1af2      	subs	r2, r6, r3
 8007166:	d0ae      	beq.n	80070c6 <_malloc_r+0x22>
 8007168:	1b9b      	subs	r3, r3, r6
 800716a:	50a3      	str	r3, [r4, r2]
 800716c:	e7ab      	b.n	80070c6 <_malloc_r+0x22>
 800716e:	42a3      	cmp	r3, r4
 8007170:	6862      	ldr	r2, [r4, #4]
 8007172:	d1dd      	bne.n	8007130 <_malloc_r+0x8c>
 8007174:	f8c8 2000 	str.w	r2, [r8]
 8007178:	e7ec      	b.n	8007154 <_malloc_r+0xb0>
 800717a:	4623      	mov	r3, r4
 800717c:	6864      	ldr	r4, [r4, #4]
 800717e:	e7ac      	b.n	80070da <_malloc_r+0x36>
 8007180:	4634      	mov	r4, r6
 8007182:	6876      	ldr	r6, [r6, #4]
 8007184:	e7b4      	b.n	80070f0 <_malloc_r+0x4c>
 8007186:	4613      	mov	r3, r2
 8007188:	e7cc      	b.n	8007124 <_malloc_r+0x80>
 800718a:	230c      	movs	r3, #12
 800718c:	603b      	str	r3, [r7, #0]
 800718e:	4638      	mov	r0, r7
 8007190:	f000 f80e 	bl	80071b0 <__malloc_unlock>
 8007194:	e797      	b.n	80070c6 <_malloc_r+0x22>
 8007196:	6025      	str	r5, [r4, #0]
 8007198:	e7dc      	b.n	8007154 <_malloc_r+0xb0>
 800719a:	605b      	str	r3, [r3, #4]
 800719c:	deff      	udf	#255	; 0xff
 800719e:	bf00      	nop
 80071a0:	200050c4 	.word	0x200050c4

080071a4 <__malloc_lock>:
 80071a4:	4801      	ldr	r0, [pc, #4]	; (80071ac <__malloc_lock+0x8>)
 80071a6:	f7ff bef9 	b.w	8006f9c <__retarget_lock_acquire_recursive>
 80071aa:	bf00      	nop
 80071ac:	200050c0 	.word	0x200050c0

080071b0 <__malloc_unlock>:
 80071b0:	4801      	ldr	r0, [pc, #4]	; (80071b8 <__malloc_unlock+0x8>)
 80071b2:	f7ff bef4 	b.w	8006f9e <__retarget_lock_release_recursive>
 80071b6:	bf00      	nop
 80071b8:	200050c0 	.word	0x200050c0

080071bc <__ssputs_r>:
 80071bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071c0:	688e      	ldr	r6, [r1, #8]
 80071c2:	461f      	mov	r7, r3
 80071c4:	42be      	cmp	r6, r7
 80071c6:	680b      	ldr	r3, [r1, #0]
 80071c8:	4682      	mov	sl, r0
 80071ca:	460c      	mov	r4, r1
 80071cc:	4690      	mov	r8, r2
 80071ce:	d82c      	bhi.n	800722a <__ssputs_r+0x6e>
 80071d0:	898a      	ldrh	r2, [r1, #12]
 80071d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80071d6:	d026      	beq.n	8007226 <__ssputs_r+0x6a>
 80071d8:	6965      	ldr	r5, [r4, #20]
 80071da:	6909      	ldr	r1, [r1, #16]
 80071dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80071e0:	eba3 0901 	sub.w	r9, r3, r1
 80071e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80071e8:	1c7b      	adds	r3, r7, #1
 80071ea:	444b      	add	r3, r9
 80071ec:	106d      	asrs	r5, r5, #1
 80071ee:	429d      	cmp	r5, r3
 80071f0:	bf38      	it	cc
 80071f2:	461d      	movcc	r5, r3
 80071f4:	0553      	lsls	r3, r2, #21
 80071f6:	d527      	bpl.n	8007248 <__ssputs_r+0x8c>
 80071f8:	4629      	mov	r1, r5
 80071fa:	f7ff ff53 	bl	80070a4 <_malloc_r>
 80071fe:	4606      	mov	r6, r0
 8007200:	b360      	cbz	r0, 800725c <__ssputs_r+0xa0>
 8007202:	6921      	ldr	r1, [r4, #16]
 8007204:	464a      	mov	r2, r9
 8007206:	f7ff fed3 	bl	8006fb0 <memcpy>
 800720a:	89a3      	ldrh	r3, [r4, #12]
 800720c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007214:	81a3      	strh	r3, [r4, #12]
 8007216:	6126      	str	r6, [r4, #16]
 8007218:	6165      	str	r5, [r4, #20]
 800721a:	444e      	add	r6, r9
 800721c:	eba5 0509 	sub.w	r5, r5, r9
 8007220:	6026      	str	r6, [r4, #0]
 8007222:	60a5      	str	r5, [r4, #8]
 8007224:	463e      	mov	r6, r7
 8007226:	42be      	cmp	r6, r7
 8007228:	d900      	bls.n	800722c <__ssputs_r+0x70>
 800722a:	463e      	mov	r6, r7
 800722c:	6820      	ldr	r0, [r4, #0]
 800722e:	4632      	mov	r2, r6
 8007230:	4641      	mov	r1, r8
 8007232:	f000 faab 	bl	800778c <memmove>
 8007236:	68a3      	ldr	r3, [r4, #8]
 8007238:	1b9b      	subs	r3, r3, r6
 800723a:	60a3      	str	r3, [r4, #8]
 800723c:	6823      	ldr	r3, [r4, #0]
 800723e:	4433      	add	r3, r6
 8007240:	6023      	str	r3, [r4, #0]
 8007242:	2000      	movs	r0, #0
 8007244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007248:	462a      	mov	r2, r5
 800724a:	f000 fac9 	bl	80077e0 <_realloc_r>
 800724e:	4606      	mov	r6, r0
 8007250:	2800      	cmp	r0, #0
 8007252:	d1e0      	bne.n	8007216 <__ssputs_r+0x5a>
 8007254:	6921      	ldr	r1, [r4, #16]
 8007256:	4650      	mov	r0, sl
 8007258:	f7ff feb8 	bl	8006fcc <_free_r>
 800725c:	230c      	movs	r3, #12
 800725e:	f8ca 3000 	str.w	r3, [sl]
 8007262:	89a3      	ldrh	r3, [r4, #12]
 8007264:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007268:	81a3      	strh	r3, [r4, #12]
 800726a:	f04f 30ff 	mov.w	r0, #4294967295
 800726e:	e7e9      	b.n	8007244 <__ssputs_r+0x88>

08007270 <_svfiprintf_r>:
 8007270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007274:	4698      	mov	r8, r3
 8007276:	898b      	ldrh	r3, [r1, #12]
 8007278:	061b      	lsls	r3, r3, #24
 800727a:	b09d      	sub	sp, #116	; 0x74
 800727c:	4607      	mov	r7, r0
 800727e:	460d      	mov	r5, r1
 8007280:	4614      	mov	r4, r2
 8007282:	d50e      	bpl.n	80072a2 <_svfiprintf_r+0x32>
 8007284:	690b      	ldr	r3, [r1, #16]
 8007286:	b963      	cbnz	r3, 80072a2 <_svfiprintf_r+0x32>
 8007288:	2140      	movs	r1, #64	; 0x40
 800728a:	f7ff ff0b 	bl	80070a4 <_malloc_r>
 800728e:	6028      	str	r0, [r5, #0]
 8007290:	6128      	str	r0, [r5, #16]
 8007292:	b920      	cbnz	r0, 800729e <_svfiprintf_r+0x2e>
 8007294:	230c      	movs	r3, #12
 8007296:	603b      	str	r3, [r7, #0]
 8007298:	f04f 30ff 	mov.w	r0, #4294967295
 800729c:	e0d0      	b.n	8007440 <_svfiprintf_r+0x1d0>
 800729e:	2340      	movs	r3, #64	; 0x40
 80072a0:	616b      	str	r3, [r5, #20]
 80072a2:	2300      	movs	r3, #0
 80072a4:	9309      	str	r3, [sp, #36]	; 0x24
 80072a6:	2320      	movs	r3, #32
 80072a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80072ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80072b0:	2330      	movs	r3, #48	; 0x30
 80072b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007458 <_svfiprintf_r+0x1e8>
 80072b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072ba:	f04f 0901 	mov.w	r9, #1
 80072be:	4623      	mov	r3, r4
 80072c0:	469a      	mov	sl, r3
 80072c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072c6:	b10a      	cbz	r2, 80072cc <_svfiprintf_r+0x5c>
 80072c8:	2a25      	cmp	r2, #37	; 0x25
 80072ca:	d1f9      	bne.n	80072c0 <_svfiprintf_r+0x50>
 80072cc:	ebba 0b04 	subs.w	fp, sl, r4
 80072d0:	d00b      	beq.n	80072ea <_svfiprintf_r+0x7a>
 80072d2:	465b      	mov	r3, fp
 80072d4:	4622      	mov	r2, r4
 80072d6:	4629      	mov	r1, r5
 80072d8:	4638      	mov	r0, r7
 80072da:	f7ff ff6f 	bl	80071bc <__ssputs_r>
 80072de:	3001      	adds	r0, #1
 80072e0:	f000 80a9 	beq.w	8007436 <_svfiprintf_r+0x1c6>
 80072e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072e6:	445a      	add	r2, fp
 80072e8:	9209      	str	r2, [sp, #36]	; 0x24
 80072ea:	f89a 3000 	ldrb.w	r3, [sl]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	f000 80a1 	beq.w	8007436 <_svfiprintf_r+0x1c6>
 80072f4:	2300      	movs	r3, #0
 80072f6:	f04f 32ff 	mov.w	r2, #4294967295
 80072fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072fe:	f10a 0a01 	add.w	sl, sl, #1
 8007302:	9304      	str	r3, [sp, #16]
 8007304:	9307      	str	r3, [sp, #28]
 8007306:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800730a:	931a      	str	r3, [sp, #104]	; 0x68
 800730c:	4654      	mov	r4, sl
 800730e:	2205      	movs	r2, #5
 8007310:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007314:	4850      	ldr	r0, [pc, #320]	; (8007458 <_svfiprintf_r+0x1e8>)
 8007316:	f7f8 ff83 	bl	8000220 <memchr>
 800731a:	9a04      	ldr	r2, [sp, #16]
 800731c:	b9d8      	cbnz	r0, 8007356 <_svfiprintf_r+0xe6>
 800731e:	06d0      	lsls	r0, r2, #27
 8007320:	bf44      	itt	mi
 8007322:	2320      	movmi	r3, #32
 8007324:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007328:	0711      	lsls	r1, r2, #28
 800732a:	bf44      	itt	mi
 800732c:	232b      	movmi	r3, #43	; 0x2b
 800732e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007332:	f89a 3000 	ldrb.w	r3, [sl]
 8007336:	2b2a      	cmp	r3, #42	; 0x2a
 8007338:	d015      	beq.n	8007366 <_svfiprintf_r+0xf6>
 800733a:	9a07      	ldr	r2, [sp, #28]
 800733c:	4654      	mov	r4, sl
 800733e:	2000      	movs	r0, #0
 8007340:	f04f 0c0a 	mov.w	ip, #10
 8007344:	4621      	mov	r1, r4
 8007346:	f811 3b01 	ldrb.w	r3, [r1], #1
 800734a:	3b30      	subs	r3, #48	; 0x30
 800734c:	2b09      	cmp	r3, #9
 800734e:	d94d      	bls.n	80073ec <_svfiprintf_r+0x17c>
 8007350:	b1b0      	cbz	r0, 8007380 <_svfiprintf_r+0x110>
 8007352:	9207      	str	r2, [sp, #28]
 8007354:	e014      	b.n	8007380 <_svfiprintf_r+0x110>
 8007356:	eba0 0308 	sub.w	r3, r0, r8
 800735a:	fa09 f303 	lsl.w	r3, r9, r3
 800735e:	4313      	orrs	r3, r2
 8007360:	9304      	str	r3, [sp, #16]
 8007362:	46a2      	mov	sl, r4
 8007364:	e7d2      	b.n	800730c <_svfiprintf_r+0x9c>
 8007366:	9b03      	ldr	r3, [sp, #12]
 8007368:	1d19      	adds	r1, r3, #4
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	9103      	str	r1, [sp, #12]
 800736e:	2b00      	cmp	r3, #0
 8007370:	bfbb      	ittet	lt
 8007372:	425b      	neglt	r3, r3
 8007374:	f042 0202 	orrlt.w	r2, r2, #2
 8007378:	9307      	strge	r3, [sp, #28]
 800737a:	9307      	strlt	r3, [sp, #28]
 800737c:	bfb8      	it	lt
 800737e:	9204      	strlt	r2, [sp, #16]
 8007380:	7823      	ldrb	r3, [r4, #0]
 8007382:	2b2e      	cmp	r3, #46	; 0x2e
 8007384:	d10c      	bne.n	80073a0 <_svfiprintf_r+0x130>
 8007386:	7863      	ldrb	r3, [r4, #1]
 8007388:	2b2a      	cmp	r3, #42	; 0x2a
 800738a:	d134      	bne.n	80073f6 <_svfiprintf_r+0x186>
 800738c:	9b03      	ldr	r3, [sp, #12]
 800738e:	1d1a      	adds	r2, r3, #4
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	9203      	str	r2, [sp, #12]
 8007394:	2b00      	cmp	r3, #0
 8007396:	bfb8      	it	lt
 8007398:	f04f 33ff 	movlt.w	r3, #4294967295
 800739c:	3402      	adds	r4, #2
 800739e:	9305      	str	r3, [sp, #20]
 80073a0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007468 <_svfiprintf_r+0x1f8>
 80073a4:	7821      	ldrb	r1, [r4, #0]
 80073a6:	2203      	movs	r2, #3
 80073a8:	4650      	mov	r0, sl
 80073aa:	f7f8 ff39 	bl	8000220 <memchr>
 80073ae:	b138      	cbz	r0, 80073c0 <_svfiprintf_r+0x150>
 80073b0:	9b04      	ldr	r3, [sp, #16]
 80073b2:	eba0 000a 	sub.w	r0, r0, sl
 80073b6:	2240      	movs	r2, #64	; 0x40
 80073b8:	4082      	lsls	r2, r0
 80073ba:	4313      	orrs	r3, r2
 80073bc:	3401      	adds	r4, #1
 80073be:	9304      	str	r3, [sp, #16]
 80073c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073c4:	4825      	ldr	r0, [pc, #148]	; (800745c <_svfiprintf_r+0x1ec>)
 80073c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80073ca:	2206      	movs	r2, #6
 80073cc:	f7f8 ff28 	bl	8000220 <memchr>
 80073d0:	2800      	cmp	r0, #0
 80073d2:	d038      	beq.n	8007446 <_svfiprintf_r+0x1d6>
 80073d4:	4b22      	ldr	r3, [pc, #136]	; (8007460 <_svfiprintf_r+0x1f0>)
 80073d6:	bb1b      	cbnz	r3, 8007420 <_svfiprintf_r+0x1b0>
 80073d8:	9b03      	ldr	r3, [sp, #12]
 80073da:	3307      	adds	r3, #7
 80073dc:	f023 0307 	bic.w	r3, r3, #7
 80073e0:	3308      	adds	r3, #8
 80073e2:	9303      	str	r3, [sp, #12]
 80073e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073e6:	4433      	add	r3, r6
 80073e8:	9309      	str	r3, [sp, #36]	; 0x24
 80073ea:	e768      	b.n	80072be <_svfiprintf_r+0x4e>
 80073ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80073f0:	460c      	mov	r4, r1
 80073f2:	2001      	movs	r0, #1
 80073f4:	e7a6      	b.n	8007344 <_svfiprintf_r+0xd4>
 80073f6:	2300      	movs	r3, #0
 80073f8:	3401      	adds	r4, #1
 80073fa:	9305      	str	r3, [sp, #20]
 80073fc:	4619      	mov	r1, r3
 80073fe:	f04f 0c0a 	mov.w	ip, #10
 8007402:	4620      	mov	r0, r4
 8007404:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007408:	3a30      	subs	r2, #48	; 0x30
 800740a:	2a09      	cmp	r2, #9
 800740c:	d903      	bls.n	8007416 <_svfiprintf_r+0x1a6>
 800740e:	2b00      	cmp	r3, #0
 8007410:	d0c6      	beq.n	80073a0 <_svfiprintf_r+0x130>
 8007412:	9105      	str	r1, [sp, #20]
 8007414:	e7c4      	b.n	80073a0 <_svfiprintf_r+0x130>
 8007416:	fb0c 2101 	mla	r1, ip, r1, r2
 800741a:	4604      	mov	r4, r0
 800741c:	2301      	movs	r3, #1
 800741e:	e7f0      	b.n	8007402 <_svfiprintf_r+0x192>
 8007420:	ab03      	add	r3, sp, #12
 8007422:	9300      	str	r3, [sp, #0]
 8007424:	462a      	mov	r2, r5
 8007426:	4b0f      	ldr	r3, [pc, #60]	; (8007464 <_svfiprintf_r+0x1f4>)
 8007428:	a904      	add	r1, sp, #16
 800742a:	4638      	mov	r0, r7
 800742c:	f3af 8000 	nop.w
 8007430:	1c42      	adds	r2, r0, #1
 8007432:	4606      	mov	r6, r0
 8007434:	d1d6      	bne.n	80073e4 <_svfiprintf_r+0x174>
 8007436:	89ab      	ldrh	r3, [r5, #12]
 8007438:	065b      	lsls	r3, r3, #25
 800743a:	f53f af2d 	bmi.w	8007298 <_svfiprintf_r+0x28>
 800743e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007440:	b01d      	add	sp, #116	; 0x74
 8007442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007446:	ab03      	add	r3, sp, #12
 8007448:	9300      	str	r3, [sp, #0]
 800744a:	462a      	mov	r2, r5
 800744c:	4b05      	ldr	r3, [pc, #20]	; (8007464 <_svfiprintf_r+0x1f4>)
 800744e:	a904      	add	r1, sp, #16
 8007450:	4638      	mov	r0, r7
 8007452:	f000 f879 	bl	8007548 <_printf_i>
 8007456:	e7eb      	b.n	8007430 <_svfiprintf_r+0x1c0>
 8007458:	080086c4 	.word	0x080086c4
 800745c:	080086ce 	.word	0x080086ce
 8007460:	00000000 	.word	0x00000000
 8007464:	080071bd 	.word	0x080071bd
 8007468:	080086ca 	.word	0x080086ca

0800746c <_printf_common>:
 800746c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007470:	4616      	mov	r6, r2
 8007472:	4699      	mov	r9, r3
 8007474:	688a      	ldr	r2, [r1, #8]
 8007476:	690b      	ldr	r3, [r1, #16]
 8007478:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800747c:	4293      	cmp	r3, r2
 800747e:	bfb8      	it	lt
 8007480:	4613      	movlt	r3, r2
 8007482:	6033      	str	r3, [r6, #0]
 8007484:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007488:	4607      	mov	r7, r0
 800748a:	460c      	mov	r4, r1
 800748c:	b10a      	cbz	r2, 8007492 <_printf_common+0x26>
 800748e:	3301      	adds	r3, #1
 8007490:	6033      	str	r3, [r6, #0]
 8007492:	6823      	ldr	r3, [r4, #0]
 8007494:	0699      	lsls	r1, r3, #26
 8007496:	bf42      	ittt	mi
 8007498:	6833      	ldrmi	r3, [r6, #0]
 800749a:	3302      	addmi	r3, #2
 800749c:	6033      	strmi	r3, [r6, #0]
 800749e:	6825      	ldr	r5, [r4, #0]
 80074a0:	f015 0506 	ands.w	r5, r5, #6
 80074a4:	d106      	bne.n	80074b4 <_printf_common+0x48>
 80074a6:	f104 0a19 	add.w	sl, r4, #25
 80074aa:	68e3      	ldr	r3, [r4, #12]
 80074ac:	6832      	ldr	r2, [r6, #0]
 80074ae:	1a9b      	subs	r3, r3, r2
 80074b0:	42ab      	cmp	r3, r5
 80074b2:	dc26      	bgt.n	8007502 <_printf_common+0x96>
 80074b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80074b8:	1e13      	subs	r3, r2, #0
 80074ba:	6822      	ldr	r2, [r4, #0]
 80074bc:	bf18      	it	ne
 80074be:	2301      	movne	r3, #1
 80074c0:	0692      	lsls	r2, r2, #26
 80074c2:	d42b      	bmi.n	800751c <_printf_common+0xb0>
 80074c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80074c8:	4649      	mov	r1, r9
 80074ca:	4638      	mov	r0, r7
 80074cc:	47c0      	blx	r8
 80074ce:	3001      	adds	r0, #1
 80074d0:	d01e      	beq.n	8007510 <_printf_common+0xa4>
 80074d2:	6823      	ldr	r3, [r4, #0]
 80074d4:	6922      	ldr	r2, [r4, #16]
 80074d6:	f003 0306 	and.w	r3, r3, #6
 80074da:	2b04      	cmp	r3, #4
 80074dc:	bf02      	ittt	eq
 80074de:	68e5      	ldreq	r5, [r4, #12]
 80074e0:	6833      	ldreq	r3, [r6, #0]
 80074e2:	1aed      	subeq	r5, r5, r3
 80074e4:	68a3      	ldr	r3, [r4, #8]
 80074e6:	bf0c      	ite	eq
 80074e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80074ec:	2500      	movne	r5, #0
 80074ee:	4293      	cmp	r3, r2
 80074f0:	bfc4      	itt	gt
 80074f2:	1a9b      	subgt	r3, r3, r2
 80074f4:	18ed      	addgt	r5, r5, r3
 80074f6:	2600      	movs	r6, #0
 80074f8:	341a      	adds	r4, #26
 80074fa:	42b5      	cmp	r5, r6
 80074fc:	d11a      	bne.n	8007534 <_printf_common+0xc8>
 80074fe:	2000      	movs	r0, #0
 8007500:	e008      	b.n	8007514 <_printf_common+0xa8>
 8007502:	2301      	movs	r3, #1
 8007504:	4652      	mov	r2, sl
 8007506:	4649      	mov	r1, r9
 8007508:	4638      	mov	r0, r7
 800750a:	47c0      	blx	r8
 800750c:	3001      	adds	r0, #1
 800750e:	d103      	bne.n	8007518 <_printf_common+0xac>
 8007510:	f04f 30ff 	mov.w	r0, #4294967295
 8007514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007518:	3501      	adds	r5, #1
 800751a:	e7c6      	b.n	80074aa <_printf_common+0x3e>
 800751c:	18e1      	adds	r1, r4, r3
 800751e:	1c5a      	adds	r2, r3, #1
 8007520:	2030      	movs	r0, #48	; 0x30
 8007522:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007526:	4422      	add	r2, r4
 8007528:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800752c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007530:	3302      	adds	r3, #2
 8007532:	e7c7      	b.n	80074c4 <_printf_common+0x58>
 8007534:	2301      	movs	r3, #1
 8007536:	4622      	mov	r2, r4
 8007538:	4649      	mov	r1, r9
 800753a:	4638      	mov	r0, r7
 800753c:	47c0      	blx	r8
 800753e:	3001      	adds	r0, #1
 8007540:	d0e6      	beq.n	8007510 <_printf_common+0xa4>
 8007542:	3601      	adds	r6, #1
 8007544:	e7d9      	b.n	80074fa <_printf_common+0x8e>
	...

08007548 <_printf_i>:
 8007548:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800754c:	7e0f      	ldrb	r7, [r1, #24]
 800754e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007550:	2f78      	cmp	r7, #120	; 0x78
 8007552:	4691      	mov	r9, r2
 8007554:	4680      	mov	r8, r0
 8007556:	460c      	mov	r4, r1
 8007558:	469a      	mov	sl, r3
 800755a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800755e:	d807      	bhi.n	8007570 <_printf_i+0x28>
 8007560:	2f62      	cmp	r7, #98	; 0x62
 8007562:	d80a      	bhi.n	800757a <_printf_i+0x32>
 8007564:	2f00      	cmp	r7, #0
 8007566:	f000 80d4 	beq.w	8007712 <_printf_i+0x1ca>
 800756a:	2f58      	cmp	r7, #88	; 0x58
 800756c:	f000 80c0 	beq.w	80076f0 <_printf_i+0x1a8>
 8007570:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007574:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007578:	e03a      	b.n	80075f0 <_printf_i+0xa8>
 800757a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800757e:	2b15      	cmp	r3, #21
 8007580:	d8f6      	bhi.n	8007570 <_printf_i+0x28>
 8007582:	a101      	add	r1, pc, #4	; (adr r1, 8007588 <_printf_i+0x40>)
 8007584:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007588:	080075e1 	.word	0x080075e1
 800758c:	080075f5 	.word	0x080075f5
 8007590:	08007571 	.word	0x08007571
 8007594:	08007571 	.word	0x08007571
 8007598:	08007571 	.word	0x08007571
 800759c:	08007571 	.word	0x08007571
 80075a0:	080075f5 	.word	0x080075f5
 80075a4:	08007571 	.word	0x08007571
 80075a8:	08007571 	.word	0x08007571
 80075ac:	08007571 	.word	0x08007571
 80075b0:	08007571 	.word	0x08007571
 80075b4:	080076f9 	.word	0x080076f9
 80075b8:	08007621 	.word	0x08007621
 80075bc:	080076b3 	.word	0x080076b3
 80075c0:	08007571 	.word	0x08007571
 80075c4:	08007571 	.word	0x08007571
 80075c8:	0800771b 	.word	0x0800771b
 80075cc:	08007571 	.word	0x08007571
 80075d0:	08007621 	.word	0x08007621
 80075d4:	08007571 	.word	0x08007571
 80075d8:	08007571 	.word	0x08007571
 80075dc:	080076bb 	.word	0x080076bb
 80075e0:	682b      	ldr	r3, [r5, #0]
 80075e2:	1d1a      	adds	r2, r3, #4
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	602a      	str	r2, [r5, #0]
 80075e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80075f0:	2301      	movs	r3, #1
 80075f2:	e09f      	b.n	8007734 <_printf_i+0x1ec>
 80075f4:	6820      	ldr	r0, [r4, #0]
 80075f6:	682b      	ldr	r3, [r5, #0]
 80075f8:	0607      	lsls	r7, r0, #24
 80075fa:	f103 0104 	add.w	r1, r3, #4
 80075fe:	6029      	str	r1, [r5, #0]
 8007600:	d501      	bpl.n	8007606 <_printf_i+0xbe>
 8007602:	681e      	ldr	r6, [r3, #0]
 8007604:	e003      	b.n	800760e <_printf_i+0xc6>
 8007606:	0646      	lsls	r6, r0, #25
 8007608:	d5fb      	bpl.n	8007602 <_printf_i+0xba>
 800760a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800760e:	2e00      	cmp	r6, #0
 8007610:	da03      	bge.n	800761a <_printf_i+0xd2>
 8007612:	232d      	movs	r3, #45	; 0x2d
 8007614:	4276      	negs	r6, r6
 8007616:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800761a:	485a      	ldr	r0, [pc, #360]	; (8007784 <_printf_i+0x23c>)
 800761c:	230a      	movs	r3, #10
 800761e:	e012      	b.n	8007646 <_printf_i+0xfe>
 8007620:	682b      	ldr	r3, [r5, #0]
 8007622:	6820      	ldr	r0, [r4, #0]
 8007624:	1d19      	adds	r1, r3, #4
 8007626:	6029      	str	r1, [r5, #0]
 8007628:	0605      	lsls	r5, r0, #24
 800762a:	d501      	bpl.n	8007630 <_printf_i+0xe8>
 800762c:	681e      	ldr	r6, [r3, #0]
 800762e:	e002      	b.n	8007636 <_printf_i+0xee>
 8007630:	0641      	lsls	r1, r0, #25
 8007632:	d5fb      	bpl.n	800762c <_printf_i+0xe4>
 8007634:	881e      	ldrh	r6, [r3, #0]
 8007636:	4853      	ldr	r0, [pc, #332]	; (8007784 <_printf_i+0x23c>)
 8007638:	2f6f      	cmp	r7, #111	; 0x6f
 800763a:	bf0c      	ite	eq
 800763c:	2308      	moveq	r3, #8
 800763e:	230a      	movne	r3, #10
 8007640:	2100      	movs	r1, #0
 8007642:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007646:	6865      	ldr	r5, [r4, #4]
 8007648:	60a5      	str	r5, [r4, #8]
 800764a:	2d00      	cmp	r5, #0
 800764c:	bfa2      	ittt	ge
 800764e:	6821      	ldrge	r1, [r4, #0]
 8007650:	f021 0104 	bicge.w	r1, r1, #4
 8007654:	6021      	strge	r1, [r4, #0]
 8007656:	b90e      	cbnz	r6, 800765c <_printf_i+0x114>
 8007658:	2d00      	cmp	r5, #0
 800765a:	d04b      	beq.n	80076f4 <_printf_i+0x1ac>
 800765c:	4615      	mov	r5, r2
 800765e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007662:	fb03 6711 	mls	r7, r3, r1, r6
 8007666:	5dc7      	ldrb	r7, [r0, r7]
 8007668:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800766c:	4637      	mov	r7, r6
 800766e:	42bb      	cmp	r3, r7
 8007670:	460e      	mov	r6, r1
 8007672:	d9f4      	bls.n	800765e <_printf_i+0x116>
 8007674:	2b08      	cmp	r3, #8
 8007676:	d10b      	bne.n	8007690 <_printf_i+0x148>
 8007678:	6823      	ldr	r3, [r4, #0]
 800767a:	07de      	lsls	r6, r3, #31
 800767c:	d508      	bpl.n	8007690 <_printf_i+0x148>
 800767e:	6923      	ldr	r3, [r4, #16]
 8007680:	6861      	ldr	r1, [r4, #4]
 8007682:	4299      	cmp	r1, r3
 8007684:	bfde      	ittt	le
 8007686:	2330      	movle	r3, #48	; 0x30
 8007688:	f805 3c01 	strble.w	r3, [r5, #-1]
 800768c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007690:	1b52      	subs	r2, r2, r5
 8007692:	6122      	str	r2, [r4, #16]
 8007694:	f8cd a000 	str.w	sl, [sp]
 8007698:	464b      	mov	r3, r9
 800769a:	aa03      	add	r2, sp, #12
 800769c:	4621      	mov	r1, r4
 800769e:	4640      	mov	r0, r8
 80076a0:	f7ff fee4 	bl	800746c <_printf_common>
 80076a4:	3001      	adds	r0, #1
 80076a6:	d14a      	bne.n	800773e <_printf_i+0x1f6>
 80076a8:	f04f 30ff 	mov.w	r0, #4294967295
 80076ac:	b004      	add	sp, #16
 80076ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076b2:	6823      	ldr	r3, [r4, #0]
 80076b4:	f043 0320 	orr.w	r3, r3, #32
 80076b8:	6023      	str	r3, [r4, #0]
 80076ba:	4833      	ldr	r0, [pc, #204]	; (8007788 <_printf_i+0x240>)
 80076bc:	2778      	movs	r7, #120	; 0x78
 80076be:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80076c2:	6823      	ldr	r3, [r4, #0]
 80076c4:	6829      	ldr	r1, [r5, #0]
 80076c6:	061f      	lsls	r7, r3, #24
 80076c8:	f851 6b04 	ldr.w	r6, [r1], #4
 80076cc:	d402      	bmi.n	80076d4 <_printf_i+0x18c>
 80076ce:	065f      	lsls	r7, r3, #25
 80076d0:	bf48      	it	mi
 80076d2:	b2b6      	uxthmi	r6, r6
 80076d4:	07df      	lsls	r7, r3, #31
 80076d6:	bf48      	it	mi
 80076d8:	f043 0320 	orrmi.w	r3, r3, #32
 80076dc:	6029      	str	r1, [r5, #0]
 80076de:	bf48      	it	mi
 80076e0:	6023      	strmi	r3, [r4, #0]
 80076e2:	b91e      	cbnz	r6, 80076ec <_printf_i+0x1a4>
 80076e4:	6823      	ldr	r3, [r4, #0]
 80076e6:	f023 0320 	bic.w	r3, r3, #32
 80076ea:	6023      	str	r3, [r4, #0]
 80076ec:	2310      	movs	r3, #16
 80076ee:	e7a7      	b.n	8007640 <_printf_i+0xf8>
 80076f0:	4824      	ldr	r0, [pc, #144]	; (8007784 <_printf_i+0x23c>)
 80076f2:	e7e4      	b.n	80076be <_printf_i+0x176>
 80076f4:	4615      	mov	r5, r2
 80076f6:	e7bd      	b.n	8007674 <_printf_i+0x12c>
 80076f8:	682b      	ldr	r3, [r5, #0]
 80076fa:	6826      	ldr	r6, [r4, #0]
 80076fc:	6961      	ldr	r1, [r4, #20]
 80076fe:	1d18      	adds	r0, r3, #4
 8007700:	6028      	str	r0, [r5, #0]
 8007702:	0635      	lsls	r5, r6, #24
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	d501      	bpl.n	800770c <_printf_i+0x1c4>
 8007708:	6019      	str	r1, [r3, #0]
 800770a:	e002      	b.n	8007712 <_printf_i+0x1ca>
 800770c:	0670      	lsls	r0, r6, #25
 800770e:	d5fb      	bpl.n	8007708 <_printf_i+0x1c0>
 8007710:	8019      	strh	r1, [r3, #0]
 8007712:	2300      	movs	r3, #0
 8007714:	6123      	str	r3, [r4, #16]
 8007716:	4615      	mov	r5, r2
 8007718:	e7bc      	b.n	8007694 <_printf_i+0x14c>
 800771a:	682b      	ldr	r3, [r5, #0]
 800771c:	1d1a      	adds	r2, r3, #4
 800771e:	602a      	str	r2, [r5, #0]
 8007720:	681d      	ldr	r5, [r3, #0]
 8007722:	6862      	ldr	r2, [r4, #4]
 8007724:	2100      	movs	r1, #0
 8007726:	4628      	mov	r0, r5
 8007728:	f7f8 fd7a 	bl	8000220 <memchr>
 800772c:	b108      	cbz	r0, 8007732 <_printf_i+0x1ea>
 800772e:	1b40      	subs	r0, r0, r5
 8007730:	6060      	str	r0, [r4, #4]
 8007732:	6863      	ldr	r3, [r4, #4]
 8007734:	6123      	str	r3, [r4, #16]
 8007736:	2300      	movs	r3, #0
 8007738:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800773c:	e7aa      	b.n	8007694 <_printf_i+0x14c>
 800773e:	6923      	ldr	r3, [r4, #16]
 8007740:	462a      	mov	r2, r5
 8007742:	4649      	mov	r1, r9
 8007744:	4640      	mov	r0, r8
 8007746:	47d0      	blx	sl
 8007748:	3001      	adds	r0, #1
 800774a:	d0ad      	beq.n	80076a8 <_printf_i+0x160>
 800774c:	6823      	ldr	r3, [r4, #0]
 800774e:	079b      	lsls	r3, r3, #30
 8007750:	d413      	bmi.n	800777a <_printf_i+0x232>
 8007752:	68e0      	ldr	r0, [r4, #12]
 8007754:	9b03      	ldr	r3, [sp, #12]
 8007756:	4298      	cmp	r0, r3
 8007758:	bfb8      	it	lt
 800775a:	4618      	movlt	r0, r3
 800775c:	e7a6      	b.n	80076ac <_printf_i+0x164>
 800775e:	2301      	movs	r3, #1
 8007760:	4632      	mov	r2, r6
 8007762:	4649      	mov	r1, r9
 8007764:	4640      	mov	r0, r8
 8007766:	47d0      	blx	sl
 8007768:	3001      	adds	r0, #1
 800776a:	d09d      	beq.n	80076a8 <_printf_i+0x160>
 800776c:	3501      	adds	r5, #1
 800776e:	68e3      	ldr	r3, [r4, #12]
 8007770:	9903      	ldr	r1, [sp, #12]
 8007772:	1a5b      	subs	r3, r3, r1
 8007774:	42ab      	cmp	r3, r5
 8007776:	dcf2      	bgt.n	800775e <_printf_i+0x216>
 8007778:	e7eb      	b.n	8007752 <_printf_i+0x20a>
 800777a:	2500      	movs	r5, #0
 800777c:	f104 0619 	add.w	r6, r4, #25
 8007780:	e7f5      	b.n	800776e <_printf_i+0x226>
 8007782:	bf00      	nop
 8007784:	080086d5 	.word	0x080086d5
 8007788:	080086e6 	.word	0x080086e6

0800778c <memmove>:
 800778c:	4288      	cmp	r0, r1
 800778e:	b510      	push	{r4, lr}
 8007790:	eb01 0402 	add.w	r4, r1, r2
 8007794:	d902      	bls.n	800779c <memmove+0x10>
 8007796:	4284      	cmp	r4, r0
 8007798:	4623      	mov	r3, r4
 800779a:	d807      	bhi.n	80077ac <memmove+0x20>
 800779c:	1e43      	subs	r3, r0, #1
 800779e:	42a1      	cmp	r1, r4
 80077a0:	d008      	beq.n	80077b4 <memmove+0x28>
 80077a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80077aa:	e7f8      	b.n	800779e <memmove+0x12>
 80077ac:	4402      	add	r2, r0
 80077ae:	4601      	mov	r1, r0
 80077b0:	428a      	cmp	r2, r1
 80077b2:	d100      	bne.n	80077b6 <memmove+0x2a>
 80077b4:	bd10      	pop	{r4, pc}
 80077b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80077ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80077be:	e7f7      	b.n	80077b0 <memmove+0x24>

080077c0 <_sbrk_r>:
 80077c0:	b538      	push	{r3, r4, r5, lr}
 80077c2:	4d06      	ldr	r5, [pc, #24]	; (80077dc <_sbrk_r+0x1c>)
 80077c4:	2300      	movs	r3, #0
 80077c6:	4604      	mov	r4, r0
 80077c8:	4608      	mov	r0, r1
 80077ca:	602b      	str	r3, [r5, #0]
 80077cc:	f7f9 ff52 	bl	8001674 <_sbrk>
 80077d0:	1c43      	adds	r3, r0, #1
 80077d2:	d102      	bne.n	80077da <_sbrk_r+0x1a>
 80077d4:	682b      	ldr	r3, [r5, #0]
 80077d6:	b103      	cbz	r3, 80077da <_sbrk_r+0x1a>
 80077d8:	6023      	str	r3, [r4, #0]
 80077da:	bd38      	pop	{r3, r4, r5, pc}
 80077dc:	200050bc 	.word	0x200050bc

080077e0 <_realloc_r>:
 80077e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077e4:	4680      	mov	r8, r0
 80077e6:	4614      	mov	r4, r2
 80077e8:	460e      	mov	r6, r1
 80077ea:	b921      	cbnz	r1, 80077f6 <_realloc_r+0x16>
 80077ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80077f0:	4611      	mov	r1, r2
 80077f2:	f7ff bc57 	b.w	80070a4 <_malloc_r>
 80077f6:	b92a      	cbnz	r2, 8007804 <_realloc_r+0x24>
 80077f8:	f7ff fbe8 	bl	8006fcc <_free_r>
 80077fc:	4625      	mov	r5, r4
 80077fe:	4628      	mov	r0, r5
 8007800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007804:	f000 f81b 	bl	800783e <_malloc_usable_size_r>
 8007808:	4284      	cmp	r4, r0
 800780a:	4607      	mov	r7, r0
 800780c:	d802      	bhi.n	8007814 <_realloc_r+0x34>
 800780e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007812:	d812      	bhi.n	800783a <_realloc_r+0x5a>
 8007814:	4621      	mov	r1, r4
 8007816:	4640      	mov	r0, r8
 8007818:	f7ff fc44 	bl	80070a4 <_malloc_r>
 800781c:	4605      	mov	r5, r0
 800781e:	2800      	cmp	r0, #0
 8007820:	d0ed      	beq.n	80077fe <_realloc_r+0x1e>
 8007822:	42bc      	cmp	r4, r7
 8007824:	4622      	mov	r2, r4
 8007826:	4631      	mov	r1, r6
 8007828:	bf28      	it	cs
 800782a:	463a      	movcs	r2, r7
 800782c:	f7ff fbc0 	bl	8006fb0 <memcpy>
 8007830:	4631      	mov	r1, r6
 8007832:	4640      	mov	r0, r8
 8007834:	f7ff fbca 	bl	8006fcc <_free_r>
 8007838:	e7e1      	b.n	80077fe <_realloc_r+0x1e>
 800783a:	4635      	mov	r5, r6
 800783c:	e7df      	b.n	80077fe <_realloc_r+0x1e>

0800783e <_malloc_usable_size_r>:
 800783e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007842:	1f18      	subs	r0, r3, #4
 8007844:	2b00      	cmp	r3, #0
 8007846:	bfbc      	itt	lt
 8007848:	580b      	ldrlt	r3, [r1, r0]
 800784a:	18c0      	addlt	r0, r0, r3
 800784c:	4770      	bx	lr
	...

08007850 <_init>:
 8007850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007852:	bf00      	nop
 8007854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007856:	bc08      	pop	{r3}
 8007858:	469e      	mov	lr, r3
 800785a:	4770      	bx	lr

0800785c <_fini>:
 800785c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800785e:	bf00      	nop
 8007860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007862:	bc08      	pop	{r3}
 8007864:	469e      	mov	lr, r3
 8007866:	4770      	bx	lr
