//===-- PostriscInstrEncoding.td - Postrisc Instruction Encoding -*- tablegen -*-===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
// Autogenerated. Do not edit.
//
//===----------------------------------------------------------------------------===//


class opcode_opx<bits<7> val, string _mnem> {
    bits<7> value = val;
    string mnem = _mnem;
}

def opcode_misc                    : opcode_opx<0, "misc">;
def opcode_fused                   : opcode_opx<1, "fused">;
def opcode_raopx                   : opcode_opx<2, "raopx">;
def opcode_br_misc                 : opcode_opx<3, "br_misc">;
def opcode_loop                    : opcode_opx<4, "loop">;
def opcode_br_32                   : opcode_opx<5, "br_32">;
def opcode_br_64                   : opcode_opx<6, "br_64">;
def opcode_br_128                  : opcode_opx<7, "br_128">;
def opcode_mem_xi64                : opcode_opx<8, "mem_xi64">;
def opcode_mem_xi32                : opcode_opx<9, "mem_xi32">;
def opcode_mem_xu32                : opcode_opx<10, "mem_xu32">;
def opcode_fma                     : opcode_opx<11, "fma">;
def opcode_mem_xu64                : opcode_opx<12, "mem_xu64">;
def opcode_ld_imm                  : opcode_opx<16, "ld_imm">;
def opcode_ld_imm_high             : opcode_opx<17, "ld_imm_high">;
def opcode_andn_imm                : opcode_opx<18, "andn_imm">;
def opcode_orn_imm                 : opcode_opx<19, "orn_imm">;
def opcode_and_imm                 : opcode_opx<20, "and_imm">;
def opcode_or_imm                  : opcode_opx<21, "or_imm">;
def opcode_xor_imm                 : opcode_opx<22, "xor_imm">;
def opcode_deposit                 : opcode_opx<23, "deposit">;
def opcode_add_imm_i32             : opcode_opx<24, "add_imm_i32">;
def opcode_add_imm_u32             : opcode_opx<25, "add_imm_u32">;
def opcode_subr_imm_i32            : opcode_opx<26, "subr_imm_i32">;
def opcode_subr_imm_u32            : opcode_opx<27, "subr_imm_u32">;
def opcode_mul_imm_i32             : opcode_opx<28, "mul_imm_i32">;
def opcode_mul_imm_u32             : opcode_opx<29, "mul_imm_u32">;
def opcode_add_imm_i64             : opcode_opx<30, "add_imm_i64">;
def opcode_subr_imm_i64            : opcode_opx<31, "subr_imm_i64">;
def opcode_mul_imm_i64             : opcode_opx<32, "mul_imm_i64">;
def opcode_div_imm_i64             : opcode_opx<36, "div_imm_i64">;
def opcode_div_imm_u64             : opcode_opx<37, "div_imm_u64">;
def opcode_rem_imm_i64             : opcode_opx<38, "rem_imm_i64">;
def opcode_rem_imm_u64             : opcode_opx<39, "rem_imm_u64">;
def opcode_div_imm_i32             : opcode_opx<40, "div_imm_i32">;
def opcode_div_imm_u32             : opcode_opx<41, "div_imm_u32">;
def opcode_rem_imm_i32             : opcode_opx<42, "rem_imm_i32">;
def opcode_rem_imm_u32             : opcode_opx<43, "rem_imm_u32">;
def opcode_max_imm_i64             : opcode_opx<44, "max_imm_i64">;
def opcode_max_imm_u64             : opcode_opx<45, "max_imm_u64">;
def opcode_min_imm_i64             : opcode_opx<46, "min_imm_i64">;
def opcode_min_imm_u64             : opcode_opx<47, "min_imm_u64">;
def opcode_max_imm_i32             : opcode_opx<48, "max_imm_i32">;
def opcode_max_imm_u32             : opcode_opx<49, "max_imm_u32">;
def opcode_min_imm_i32             : opcode_opx<50, "min_imm_i32">;
def opcode_min_imm_u32             : opcode_opx<51, "min_imm_u32">;
def opcode_cmp_eq_imm_i64          : opcode_opx<52, "cmp_eq_imm_i64">;
def opcode_cmp_ne_imm_i64          : opcode_opx<53, "cmp_ne_imm_i64">;
def opcode_cmp_lt_imm_i64          : opcode_opx<54, "cmp_lt_imm_i64">;
def opcode_cmp_ge_imm_i64          : opcode_opx<55, "cmp_ge_imm_i64">;
def opcode_cmp_lt_imm_u64          : opcode_opx<56, "cmp_lt_imm_u64">;
def opcode_cmp_ge_imm_u64          : opcode_opx<57, "cmp_ge_imm_u64">;
def opcode_cmp_eq_imm_i32          : opcode_opx<58, "cmp_eq_imm_i32">;
def opcode_cmp_ne_imm_i32          : opcode_opx<59, "cmp_ne_imm_i32">;
def opcode_cmp_lt_imm_i32          : opcode_opx<60, "cmp_lt_imm_i32">;
def opcode_cmp_ge_imm_i32          : opcode_opx<61, "cmp_ge_imm_i32">;
def opcode_cmp_lt_imm_u32          : opcode_opx<62, "cmp_lt_imm_u32">;
def opcode_cmp_ge_imm_u32          : opcode_opx<63, "cmp_ge_imm_u32">;
def opcode_cmp_eq_imm_i128         : opcode_opx<64, "cmp_eq_imm_i128">;
def opcode_cmp_ne_imm_i128         : opcode_opx<65, "cmp_ne_imm_i128">;
def opcode_cmp_lt_imm_i128         : opcode_opx<66, "cmp_lt_imm_i128">;
def opcode_cmp_ge_imm_i128         : opcode_opx<67, "cmp_ge_imm_i128">;
def opcode_cmp_lt_imm_u128         : opcode_opx<68, "cmp_lt_imm_u128">;
def opcode_cmp_ge_imm_u128         : opcode_opx<69, "cmp_ge_imm_u128">;
def opcode_add_imm_i128            : opcode_opx<70, "add_imm_i128">;
def opcode_ld_u8                   : opcode_opx<72, "ld_u8">;
def opcode_ld_i8                   : opcode_opx<73, "ld_i8">;
def opcode_st_i8                   : opcode_opx<74, "st_i8">;
def opcode_ld_u16                  : opcode_opx<75, "ld_u16">;
def opcode_ld_i16                  : opcode_opx<76, "ld_i16">;
def opcode_st_i16                  : opcode_opx<77, "st_i16">;
def opcode_ld_u32                  : opcode_opx<78, "ld_u32">;
def opcode_ld_i32                  : opcode_opx<79, "ld_i32">;
def opcode_st_i32                  : opcode_opx<80, "st_i32">;
def opcode_ld_u64                  : opcode_opx<81, "ld_u64">;
def opcode_ld_i64                  : opcode_opx<82, "ld_i64">;
def opcode_st_i64                  : opcode_opx<83, "st_i64">;
def opcode_ld_i128                 : opcode_opx<84, "ld_i128">;
def opcode_st_i128                 : opcode_opx<85, "st_i128">;
def opcode_ld_iprel_u8             : opcode_opx<88, "ld_iprel_u8">;
def opcode_ld_iprel_i8             : opcode_opx<89, "ld_iprel_i8">;
def opcode_st_iprel_i8             : opcode_opx<90, "st_iprel_i8">;
def opcode_ld_iprel_u16            : opcode_opx<91, "ld_iprel_u16">;
def opcode_ld_iprel_i16            : opcode_opx<92, "ld_iprel_i16">;
def opcode_st_iprel_i16            : opcode_opx<93, "st_iprel_i16">;
def opcode_ld_iprel_u32            : opcode_opx<94, "ld_iprel_u32">;
def opcode_ld_iprel_i32            : opcode_opx<95, "ld_iprel_i32">;
def opcode_st_iprel_i32            : opcode_opx<96, "st_iprel_i32">;
def opcode_ld_iprel_u64            : opcode_opx<97, "ld_iprel_u64">;
def opcode_ld_iprel_i64            : opcode_opx<98, "ld_iprel_i64">;
def opcode_st_iprel_i64            : opcode_opx<99, "st_iprel_i64">;
def opcode_ld_iprel_i128           : opcode_opx<100, "ld_iprel_i128">;
def opcode_st_iprel_i128           : opcode_opx<101, "st_iprel_i128">;
def opcode_lda_iprel               : opcode_opx<102, "lda_iprel">;
def opcode_call_plt                : opcode_opx<103, "call_plt">;
def opcode_call                    : opcode_opx<104, "call">;
def opcode_lda_r                   : opcode_opx<105, "lda_r">;
def opcode_br_eq_imm_i32           : opcode_opx<106, "br_eq_imm_i32">;
def opcode_br_ne_imm_i32           : opcode_opx<107, "br_ne_imm_i32">;
def opcode_br_lt_imm_i32           : opcode_opx<108, "br_lt_imm_i32">;
def opcode_br_ge_imm_i32           : opcode_opx<109, "br_ge_imm_i32">;
def opcode_br_lt_imm_u32           : opcode_opx<110, "br_lt_imm_u32">;
def opcode_br_ge_imm_u32           : opcode_opx<111, "br_ge_imm_u32">;
def opcode_br_eq_imm_i64           : opcode_opx<112, "br_eq_imm_i64">;
def opcode_br_ne_imm_i64           : opcode_opx<113, "br_ne_imm_i64">;
def opcode_br_lt_imm_i64           : opcode_opx<114, "br_lt_imm_i64">;
def opcode_br_ge_imm_i64           : opcode_opx<115, "br_ge_imm_i64">;
def opcode_br_lt_imm_u64           : opcode_opx<116, "br_lt_imm_u64">;
def opcode_br_ge_imm_u64           : opcode_opx<117, "br_ge_imm_u64">;
def opcode_br_eq_imm_i128          : opcode_opx<118, "br_eq_imm_i128">;
def opcode_br_ne_imm_i128          : opcode_opx<119, "br_ne_imm_i128">;
def opcode_br_lt_imm_i128          : opcode_opx<120, "br_lt_imm_i128">;
def opcode_br_ge_imm_i128          : opcode_opx<121, "br_ge_imm_i128">;
def opcode_br_lt_imm_u128          : opcode_opx<122, "br_lt_imm_u128">;
def opcode_br_ge_imm_u128          : opcode_opx<123, "br_ge_imm_u128">;
def opcode_br_mask_all             : opcode_opx<124, "br_mask_all">;
def opcode_br_mask_notall          : opcode_opx<125, "br_mask_notall">;
def opcode_br_mask_none            : opcode_opx<126, "br_mask_none">;
def opcode_br_mask_any             : opcode_opx<127, "br_mask_any">;


class fused_opx<bits<7> val, string _mnem> {
    bits<7> value = val;
    string mnem = _mnem;
}

def opcode_nul_misc                : fused_opx<0, "nul_misc">;
def opcode_nul_32                  : fused_opx<1, "nul_32">;
def opcode_nul_64                  : fused_opx<2, "nul_64">;
def opcode_nul_128                 : fused_opx<3, "nul_128">;
def opcode_add_add_i64             : fused_opx<8, "add_add_i64">;
def opcode_add_sub_i64             : fused_opx<9, "add_sub_i64">;
def opcode_sub_sub_i64             : fused_opx<10, "sub_sub_i64">;
def opcode_add_addc_u64            : fused_opx<11, "add_addc_u64">;
def opcode_sub_subb_u64            : fused_opx<12, "sub_subb_u64">;
def opcode_slp_i32                 : fused_opx<13, "slp_i32">;
def opcode_srp_i32                 : fused_opx<14, "srp_i32">;
def opcode_srp_imm_i32             : fused_opx<15, "srp_imm_i32">;
def opcode_slp_i64                 : fused_opx<16, "slp_i64">;
def opcode_srp_i64                 : fused_opx<17, "srp_i64">;
def opcode_srp_imm_i64             : fused_opx<18, "srp_imm_i64">;
def opcode_slsrl_u64               : fused_opx<19, "slsrl_u64">;
def opcode_slsra_i64               : fused_opx<20, "slsra_i64">;
def opcode_slsrl_imm_u64           : fused_opx<21, "slsrl_imm_u64">;
def opcode_slsra_imm_i64           : fused_opx<22, "slsra_imm_i64">;
def opcode_sl_add_i64              : fused_opx<23, "sl_add_i64">;
def opcode_sl_sub_i64              : fused_opx<24, "sl_sub_i64">;
def opcode_sl_subr_i64             : fused_opx<25, "sl_subr_i64">;
def opcode_slsrl_u32               : fused_opx<26, "slsrl_u32">;
def opcode_slsra_i32               : fused_opx<27, "slsra_i32">;
def opcode_mbsel                   : fused_opx<28, "mbsel">;
def opcode_perm                    : fused_opx<29, "perm">;
def opcode_mov2                    : fused_opx<30, "mov2">;
def opcode_alignup_u64             : fused_opx<31, "alignup_u64">;
def opcode_crc32c                  : fused_opx<32, "crc32c">;
def opcode_sl_add_i32              : fused_opx<37, "sl_add_i32">;
def opcode_sl_add_u32              : fused_opx<38, "sl_add_u32">;
def opcode_sl_subr_i32             : fused_opx<39, "sl_subr_i32">;
def opcode_sl_subr_u32             : fused_opx<40, "sl_subr_u32">;
def opcode_sl_sub_i32              : fused_opx<41, "sl_sub_i32">;
def opcode_sl_sub_u32              : fused_opx<42, "sl_sub_u32">;
def opcode_deposit_r               : fused_opx<43, "deposit_r">;
def opcode_slp_i128                : fused_opx<44, "slp_i128">;
def opcode_srp_i128                : fused_opx<45, "srp_i128">;
def opcode_srp_imm_i128            : fused_opx<46, "srp_imm_i128">;
def opcode_sl_or                   : fused_opx<50, "sl_or">;
def opcode_sl_xor                  : fused_opx<51, "sl_xor">;
def opcode_call_mi                 : fused_opx<100, "call_mi">;
def opcode_call_rvt                : fused_opx<101, "call_rvt">;
def opcode_lda_n                   : fused_opx<102, "lda_n">;
def opcode_lda_nrc                 : fused_opx<103, "lda_nrc">;
def opcode_nul_eq_imm_i32          : fused_opx<106, "nul_eq_imm_i32">;
def opcode_nul_ne_imm_i32          : fused_opx<107, "nul_ne_imm_i32">;
def opcode_nul_lt_imm_i32          : fused_opx<108, "nul_lt_imm_i32">;
def opcode_nul_ge_imm_i32          : fused_opx<109, "nul_ge_imm_i32">;
def opcode_nul_lt_imm_u32          : fused_opx<110, "nul_lt_imm_u32">;
def opcode_nul_ge_imm_u32          : fused_opx<111, "nul_ge_imm_u32">;
def opcode_nul_eq_imm_i64          : fused_opx<112, "nul_eq_imm_i64">;
def opcode_nul_ne_imm_i64          : fused_opx<113, "nul_ne_imm_i64">;
def opcode_nul_lt_imm_i64          : fused_opx<114, "nul_lt_imm_i64">;
def opcode_nul_ge_imm_i64          : fused_opx<115, "nul_ge_imm_i64">;
def opcode_nul_lt_imm_u64          : fused_opx<116, "nul_lt_imm_u64">;
def opcode_nul_ge_imm_u64          : fused_opx<117, "nul_ge_imm_u64">;
def opcode_nul_eq_imm_i128         : fused_opx<118, "nul_eq_imm_i128">;
def opcode_nul_ne_imm_i128         : fused_opx<119, "nul_ne_imm_i128">;
def opcode_nul_lt_imm_i128         : fused_opx<120, "nul_lt_imm_i128">;
def opcode_nul_ge_imm_i128         : fused_opx<121, "nul_ge_imm_i128">;
def opcode_nul_lt_imm_u128         : fused_opx<122, "nul_lt_imm_u128">;
def opcode_nul_ge_imm_u128         : fused_opx<123, "nul_ge_imm_u128">;
def opcode_nul_mask_all            : fused_opx<124, "nul_mask_all">;
def opcode_nul_mask_notall         : fused_opx<125, "nul_mask_notall">;
def opcode_nul_mask_none           : fused_opx<126, "nul_mask_none">;
def opcode_nul_mask_any            : fused_opx<127, "nul_mask_any">;


class fma_opx<bits<7> val, string _mnem> {
    bits<7> value = val;
    string mnem = _mnem;
}

def opcode_cmov_lsb                : fma_opx<0, "cmov_lsb">;
def opcode_cmov_eq_i32             : fma_opx<1, "cmov_eq_i32">;
def opcode_cmov_lt_i32             : fma_opx<2, "cmov_lt_i32">;
def opcode_cmov_le_i32             : fma_opx<3, "cmov_le_i32">;
def opcode_cmov_eq_i64             : fma_opx<5, "cmov_eq_i64">;
def opcode_cmov_lt_i64             : fma_opx<6, "cmov_lt_i64">;
def opcode_cmov_le_i64             : fma_opx<7, "cmov_le_i64">;
def opcode_cmov_eq_i128            : fma_opx<9, "cmov_eq_i128">;
def opcode_cmov_lt_i128            : fma_opx<10, "cmov_lt_i128">;
def opcode_cmov_le_i128            : fma_opx<11, "cmov_le_i128">;
def opcode_mul_add                 : fma_opx<12, "mul_add">;
def opcode_mul_sub                 : fma_opx<13, "mul_sub">;
def opcode_mul_subr                : fma_opx<14, "mul_subr">;
def opcode_madd_f128               : fma_opx<20, "madd_f128">;
def opcode_msub_f128               : fma_opx<21, "msub_f128">;
def opcode_nmadd_f128              : fma_opx<22, "nmadd_f128">;
def opcode_nmsub_f128              : fma_opx<23, "nmsub_f128">;
def opcode_merge_f128              : fma_opx<24, "merge_f128">;
def opcode_madd_f64                : fma_opx<36, "madd_f64">;
def opcode_msub_f64                : fma_opx<37, "msub_f64">;
def opcode_nmadd_f64               : fma_opx<38, "nmadd_f64">;
def opcode_nmsub_f64               : fma_opx<39, "nmsub_f64">;
def opcode_merge_f64               : fma_opx<40, "merge_f64">;
def opcode_madd_vf64               : fma_opx<44, "madd_vf64">;
def opcode_msub_vf64               : fma_opx<45, "msub_vf64">;
def opcode_nmadd_vf64              : fma_opx<46, "nmadd_vf64">;
def opcode_nmsub_vf64              : fma_opx<47, "nmsub_vf64">;
def opcode_madd_alt_vf64           : fma_opx<48, "madd_alt_vf64">;
def opcode_msub_alt_vf64           : fma_opx<49, "msub_alt_vf64">;
def opcode_merge_vf64              : fma_opx<50, "merge_vf64">;
def opcode_madd_f32                : fma_opx<60, "madd_f32">;
def opcode_msub_f32                : fma_opx<61, "msub_f32">;
def opcode_nmadd_f32               : fma_opx<62, "nmadd_f32">;
def opcode_nmsub_f32               : fma_opx<63, "nmsub_f32">;
def opcode_merge_f32               : fma_opx<64, "merge_f32">;
def opcode_madd_vf32               : fma_opx<68, "madd_vf32">;
def opcode_msub_vf32               : fma_opx<69, "msub_vf32">;
def opcode_nmadd_vf32              : fma_opx<70, "nmadd_vf32">;
def opcode_nmsub_vf32              : fma_opx<71, "nmsub_vf32">;
def opcode_madd_alt_vf32           : fma_opx<72, "madd_alt_vf32">;
def opcode_msub_alt_vf32           : fma_opx<73, "msub_alt_vf32">;
def opcode_merge_vf32              : fma_opx<74, "merge_vf32">;
def opcode_madd_f16                : fma_opx<84, "madd_f16">;
def opcode_msub_f16                : fma_opx<85, "msub_f16">;
def opcode_nmadd_f16               : fma_opx<86, "nmadd_f16">;
def opcode_nmsub_f16               : fma_opx<87, "nmsub_f16">;
def opcode_merge_f16               : fma_opx<88, "merge_f16">;
def opcode_madd_vf16               : fma_opx<92, "madd_vf16">;
def opcode_msub_vf16               : fma_opx<93, "msub_vf16">;
def opcode_nmadd_vf16              : fma_opx<94, "nmadd_vf16">;
def opcode_nmsub_vf16              : fma_opx<95, "nmsub_vf16">;
def opcode_madd_alt_vf16           : fma_opx<96, "madd_alt_vf16">;
def opcode_msub_alt_vf16           : fma_opx<97, "msub_alt_vf16">;
def opcode_merge_vf16              : fma_opx<98, "merge_vf16">;
def opcode_amx_cas_u8              : fma_opx<108, "amx_cas_u8">;
def opcode_amq_cas_u8              : fma_opx<109, "amq_cas_u8">;
def opcode_amr_cas_u8              : fma_opx<110, "amr_cas_u8">;
def opcode_amz_cas_u8              : fma_opx<111, "amz_cas_u8">;
def opcode_amx_cas_u16             : fma_opx<112, "amx_cas_u16">;
def opcode_amq_cas_u16             : fma_opx<113, "amq_cas_u16">;
def opcode_amr_cas_u16             : fma_opx<114, "amr_cas_u16">;
def opcode_amz_cas_u16             : fma_opx<115, "amz_cas_u16">;
def opcode_amx_cas_u32             : fma_opx<116, "amx_cas_u32">;
def opcode_amq_cas_u32             : fma_opx<117, "amq_cas_u32">;
def opcode_amr_cas_u32             : fma_opx<118, "amr_cas_u32">;
def opcode_amz_cas_u32             : fma_opx<119, "amz_cas_u32">;
def opcode_amx_cas_u64             : fma_opx<120, "amx_cas_u64">;
def opcode_amq_cas_u64             : fma_opx<121, "amq_cas_u64">;
def opcode_amr_cas_u64             : fma_opx<122, "amr_cas_u64">;
def opcode_amz_cas_u64             : fma_opx<123, "amz_cas_u64">;
def opcode_amx_cas_u128            : fma_opx<124, "amx_cas_u128">;
def opcode_amq_cas_u128            : fma_opx<125, "amq_cas_u128">;
def opcode_amr_cas_u128            : fma_opx<126, "amr_cas_u128">;
def opcode_amz_cas_u128            : fma_opx<127, "amz_cas_u128">;


class nul_misc_opx<bits<4> val, string _mnem> {
    bits<4> value = val;
    string mnem = _mnem;
}

def opcode_nul_bc                  : nul_misc_opx<0, "nul_bc">;
def opcode_nul_bc_imm              : nul_misc_opx<1, "nul_bc_imm">;
def opcode_nul_bs                  : nul_misc_opx<2, "nul_bs">;
def opcode_nul_bs_imm              : nul_misc_opx<3, "nul_bs_imm">;


class nul_32_opx<bits<4> val, string _mnem> {
    bits<4> value = val;
    string mnem = _mnem;
}

def opcode_nul_eq_i32              : nul_32_opx<0, "nul_eq_i32">;
def opcode_nul_ne_i32              : nul_32_opx<1, "nul_ne_i32">;
def opcode_nul_lt_i32              : nul_32_opx<2, "nul_lt_i32">;
def opcode_nul_ge_i32              : nul_32_opx<3, "nul_ge_i32">;
def opcode_nul_lt_u32              : nul_32_opx<4, "nul_lt_u32">;
def opcode_nul_ge_u32              : nul_32_opx<5, "nul_ge_u32">;
def opcode_nul_oeq_f32             : nul_32_opx<6, "nul_oeq_f32">;
def opcode_nul_one_f32             : nul_32_opx<7, "nul_one_f32">;
def opcode_nul_olt_f32             : nul_32_opx<8, "nul_olt_f32">;
def opcode_nul_oge_f32             : nul_32_opx<9, "nul_oge_f32">;
def opcode_nul_o_f32               : nul_32_opx<10, "nul_o_f32">;
def opcode_nul_ueq_f32             : nul_32_opx<11, "nul_ueq_f32">;
def opcode_nul_une_f32             : nul_32_opx<12, "nul_une_f32">;
def opcode_nul_ult_f32             : nul_32_opx<13, "nul_ult_f32">;
def opcode_nul_uge_f32             : nul_32_opx<14, "nul_uge_f32">;
def opcode_nul_u_f32               : nul_32_opx<15, "nul_u_f32">;


class nul_64_opx<bits<4> val, string _mnem> {
    bits<4> value = val;
    string mnem = _mnem;
}

def opcode_nul_eq_i64              : nul_64_opx<0, "nul_eq_i64">;
def opcode_nul_ne_i64              : nul_64_opx<1, "nul_ne_i64">;
def opcode_nul_lt_i64              : nul_64_opx<2, "nul_lt_i64">;
def opcode_nul_ge_i64              : nul_64_opx<3, "nul_ge_i64">;
def opcode_nul_lt_u64              : nul_64_opx<4, "nul_lt_u64">;
def opcode_nul_ge_u64              : nul_64_opx<5, "nul_ge_u64">;
def opcode_nul_oeq_f64             : nul_64_opx<6, "nul_oeq_f64">;
def opcode_nul_one_f64             : nul_64_opx<7, "nul_one_f64">;
def opcode_nul_olt_f64             : nul_64_opx<8, "nul_olt_f64">;
def opcode_nul_oge_f64             : nul_64_opx<9, "nul_oge_f64">;
def opcode_nul_o_f64               : nul_64_opx<10, "nul_o_f64">;
def opcode_nul_ueq_f64             : nul_64_opx<11, "nul_ueq_f64">;
def opcode_nul_une_f64             : nul_64_opx<12, "nul_une_f64">;
def opcode_nul_ult_f64             : nul_64_opx<13, "nul_ult_f64">;
def opcode_nul_uge_f64             : nul_64_opx<14, "nul_uge_f64">;
def opcode_nul_u_f64               : nul_64_opx<15, "nul_u_f64">;


class nul_128_opx<bits<4> val, string _mnem> {
    bits<4> value = val;
    string mnem = _mnem;
}

def opcode_nul_eq_i128             : nul_128_opx<0, "nul_eq_i128">;
def opcode_nul_ne_i128             : nul_128_opx<1, "nul_ne_i128">;
def opcode_nul_lt_i128             : nul_128_opx<2, "nul_lt_i128">;
def opcode_nul_ge_i128             : nul_128_opx<3, "nul_ge_i128">;
def opcode_nul_lt_u128             : nul_128_opx<4, "nul_lt_u128">;
def opcode_nul_ge_u128             : nul_128_opx<5, "nul_ge_u128">;
def opcode_nul_oeq_f128            : nul_128_opx<6, "nul_oeq_f128">;
def opcode_nul_one_f128            : nul_128_opx<7, "nul_one_f128">;
def opcode_nul_olt_f128            : nul_128_opx<8, "nul_olt_f128">;
def opcode_nul_oge_f128            : nul_128_opx<9, "nul_oge_f128">;
def opcode_nul_o_f128              : nul_128_opx<10, "nul_o_f128">;
def opcode_nul_ueq_f128            : nul_128_opx<11, "nul_ueq_f128">;
def opcode_nul_une_f128            : nul_128_opx<12, "nul_une_f128">;
def opcode_nul_ult_f128            : nul_128_opx<13, "nul_ult_f128">;
def opcode_nul_uge_f128            : nul_128_opx<14, "nul_uge_f128">;
def opcode_nul_u_f128              : nul_128_opx<15, "nul_u_f128">;


class misc_opx<bits<11> val, string _mnem> {
    bits<11> value = val;
    string mnem = _mnem;
}

def opcode_undef                   : misc_opx<0, "undef">;
def opcode_mov                     : misc_opx<1, "mov">;
def opcode_ret                     : misc_opx<2, "ret">;
def opcode_not                     : misc_opx<3, "not">;
def opcode_and                     : misc_opx<4, "and">;
def opcode_or                      : misc_opx<5, "or">;
def opcode_xor                     : misc_opx<6, "xor">;
def opcode_andn                    : misc_opx<7, "andn">;
def opcode_nand                    : misc_opx<8, "nand">;
def opcode_nor                     : misc_opx<9, "nor">;
def opcode_xnor                    : misc_opx<10, "xnor">;
def opcode_orn                     : misc_opx<11, "orn">;
def opcode_jmp_r                   : misc_opx<12, "jmp_r">;
def opcode_jmp_t                   : misc_opx<13, "jmp_t">;
def opcode_jmp_t_i32               : misc_opx<14, "jmp_t_i32">;
def opcode_jmp_t_u32               : misc_opx<15, "jmp_t_u32">;
def opcode_call_ri                 : misc_opx<16, "call_ri">;
def opcode_mbgath                  : misc_opx<20, "mbgath">;
def opcode_mbscat                  : misc_opx<21, "mbscat">;
def opcode_gtb                     : misc_opx<22, "gtb">;
def opcode_cnt_pop                 : misc_opx<24, "cnt_pop">;
def opcode_cnt_lz                  : misc_opx<25, "cnt_lz">;
def opcode_cnt_tz                  : misc_opx<26, "cnt_tz">;
def opcode_permb                   : misc_opx<27, "permb">;
def opcode_bit_clear               : misc_opx<28, "bit_clear">;
def opcode_bit_clear_imm           : misc_opx<29, "bit_clear_imm">;
def opcode_bit_set                 : misc_opx<30, "bit_set">;
def opcode_bit_set_imm             : misc_opx<31, "bit_set_imm">;
def opcode_bit_flip                : misc_opx<32, "bit_flip">;
def opcode_bit_flip_imm            : misc_opx<33, "bit_flip_imm">;
def opcode_sext_i8                 : misc_opx<36, "sext_i8">;
def opcode_sext_i16                : misc_opx<37, "sext_i16">;
def opcode_sext_i32                : misc_opx<38, "sext_i32">;
def opcode_sext_i64                : misc_opx<39, "sext_i64">;
def opcode_zext_i8                 : misc_opx<40, "zext_i8">;
def opcode_zext_i16                : misc_opx<41, "zext_i16">;
def opcode_zext_i32                : misc_opx<42, "zext_i32">;
def opcode_zext_i64                : misc_opx<43, "zext_i64">;
def opcode_ld_mia_u8               : misc_opx<96, "ld_mia_u8">;
def opcode_ld_mia_i8               : misc_opx<97, "ld_mia_i8">;
def opcode_st_mia_i8               : misc_opx<98, "st_mia_i8">;
def opcode_ld_mia_u16              : misc_opx<99, "ld_mia_u16">;
def opcode_ld_mia_i16              : misc_opx<100, "ld_mia_i16">;
def opcode_st_mia_i16              : misc_opx<101, "st_mia_i16">;
def opcode_ld_mia_u32              : misc_opx<102, "ld_mia_u32">;
def opcode_ld_mia_i32              : misc_opx<103, "ld_mia_i32">;
def opcode_st_mia_i32              : misc_opx<104, "st_mia_i32">;
def opcode_ld_mia_u64              : misc_opx<105, "ld_mia_u64">;
def opcode_ld_mia_i64              : misc_opx<106, "ld_mia_i64">;
def opcode_st_mia_i64              : misc_opx<107, "st_mia_i64">;
def opcode_ld_mia_i128             : misc_opx<108, "ld_mia_i128">;
def opcode_st_mia_i128             : misc_opx<109, "st_mia_i128">;
def opcode_ld_mib_u8               : misc_opx<112, "ld_mib_u8">;
def opcode_ld_mib_i8               : misc_opx<113, "ld_mib_i8">;
def opcode_st_mib_i8               : misc_opx<114, "st_mib_i8">;
def opcode_ld_mib_u16              : misc_opx<115, "ld_mib_u16">;
def opcode_ld_mib_i16              : misc_opx<116, "ld_mib_i16">;
def opcode_st_mib_i16              : misc_opx<117, "st_mib_i16">;
def opcode_ld_mib_u32              : misc_opx<118, "ld_mib_u32">;
def opcode_ld_mib_i32              : misc_opx<119, "ld_mib_i32">;
def opcode_st_mib_i32              : misc_opx<120, "st_mib_i32">;
def opcode_ld_mib_u64              : misc_opx<121, "ld_mib_u64">;
def opcode_ld_mib_i64              : misc_opx<122, "ld_mib_i64">;
def opcode_st_mib_i64              : misc_opx<123, "st_mib_i64">;
def opcode_ld_mib_i128             : misc_opx<124, "ld_mib_i128">;
def opcode_st_mib_i128             : misc_opx<125, "st_mib_i128">;
def opcode_add_i32                 : misc_opx<128, "add_i32">;
def opcode_sub_i32                 : misc_opx<129, "sub_i32">;
def opcode_mul_i32                 : misc_opx<130, "mul_i32">;
def opcode_neg_i32                 : misc_opx<131, "neg_i32">;
def opcode_sll_imm_u32             : misc_opx<132, "sll_imm_u32">;
def opcode_srl_imm_u32             : misc_opx<133, "srl_imm_u32">;
def opcode_sra_imm_i32             : misc_opx<134, "sra_imm_i32">;
def opcode_divp2_imm_i32           : misc_opx<135, "divp2_imm_i32">;
def opcode_sll_u32                 : misc_opx<136, "sll_u32">;
def opcode_srl_u32                 : misc_opx<137, "srl_u32">;
def opcode_sra_i32                 : misc_opx<138, "sra_i32">;
def opcode_divp2_i32               : misc_opx<139, "divp2_i32">;
def opcode_cmp_eq_i32              : misc_opx<140, "cmp_eq_i32">;
def opcode_cmp_ne_i32              : misc_opx<141, "cmp_ne_i32">;
def opcode_cmp_lt_i32              : misc_opx<142, "cmp_lt_i32">;
def opcode_cmp_ge_i32              : misc_opx<143, "cmp_ge_i32">;
def opcode_cmp_lt_u32              : misc_opx<144, "cmp_lt_u32">;
def opcode_cmp_ge_u32              : misc_opx<145, "cmp_ge_u32">;
def opcode_abs_diff_i32            : misc_opx<146, "abs_diff_i32">;
def opcode_abs_i32                 : misc_opx<147, "abs_i32">;
def opcode_div_i32                 : misc_opx<148, "div_i32">;
def opcode_div_u32                 : misc_opx<149, "div_u32">;
def opcode_rem_i32                 : misc_opx<150, "rem_i32">;
def opcode_rem_u32                 : misc_opx<151, "rem_u32">;
def opcode_max_i32                 : misc_opx<152, "max_i32">;
def opcode_max_u32                 : misc_opx<153, "max_u32">;
def opcode_min_i32                 : misc_opx<154, "min_i32">;
def opcode_min_u32                 : misc_opx<155, "min_u32">;
def opcode_mul_u32                 : misc_opx<160, "mul_u32">;
def opcode_add_u32                 : misc_opx<161, "add_u32">;
def opcode_sub_u32                 : misc_opx<162, "sub_u32">;
def opcode_add_i64                 : misc_opx<208, "add_i64">;
def opcode_sub_i64                 : misc_opx<209, "sub_i64">;
def opcode_mul_i64                 : misc_opx<210, "mul_i64">;
def opcode_neg_i64                 : misc_opx<211, "neg_i64">;
def opcode_sll_imm_u64             : misc_opx<212, "sll_imm_u64">;
def opcode_srl_imm_u64             : misc_opx<213, "srl_imm_u64">;
def opcode_sra_imm_i64             : misc_opx<214, "sra_imm_i64">;
def opcode_divp2_imm_i64           : misc_opx<215, "divp2_imm_i64">;
def opcode_sll_u64                 : misc_opx<216, "sll_u64">;
def opcode_srl_u64                 : misc_opx<217, "srl_u64">;
def opcode_sra_i64                 : misc_opx<218, "sra_i64">;
def opcode_divp2_i64               : misc_opx<219, "divp2_i64">;
def opcode_cmp_eq_i64              : misc_opx<220, "cmp_eq_i64">;
def opcode_cmp_ne_i64              : misc_opx<221, "cmp_ne_i64">;
def opcode_cmp_lt_i64              : misc_opx<222, "cmp_lt_i64">;
def opcode_cmp_ge_i64              : misc_opx<223, "cmp_ge_i64">;
def opcode_cmp_lt_u64              : misc_opx<224, "cmp_lt_u64">;
def opcode_cmp_ge_u64              : misc_opx<225, "cmp_ge_u64">;
def opcode_abs_diff_i64            : misc_opx<226, "abs_diff_i64">;
def opcode_abs_i64                 : misc_opx<227, "abs_i64">;
def opcode_div_i64                 : misc_opx<228, "div_i64">;
def opcode_div_u64                 : misc_opx<229, "div_u64">;
def opcode_rem_i64                 : misc_opx<230, "rem_i64">;
def opcode_rem_u64                 : misc_opx<231, "rem_u64">;
def opcode_max_i64                 : misc_opx<232, "max_i64">;
def opcode_max_u64                 : misc_opx<233, "max_u64">;
def opcode_min_i64                 : misc_opx<234, "min_i64">;
def opcode_min_u64                 : misc_opx<235, "min_u64">;
def opcode_xor_dec                 : misc_opx<240, "xor_dec">;
def opcode_and_dec                 : misc_opx<241, "and_dec">;
def opcode_and_neg                 : misc_opx<242, "and_neg">;
def opcode_addo_i64                : misc_opx<243, "addo_i64">;
def opcode_subo_i64                : misc_opx<244, "subo_i64">;
def opcode_addc_u64                : misc_opx<245, "addc_u64">;
def opcode_subb_u64                : misc_opx<246, "subb_u64">;
def opcode_mul_h                   : misc_opx<247, "mul_h">;
def opcode_add_i128                : misc_opx<288, "add_i128">;
def opcode_sub_i128                : misc_opx<289, "sub_i128">;
def opcode_mul_i128                : misc_opx<290, "mul_i128">;
def opcode_neg_i128                : misc_opx<291, "neg_i128">;
def opcode_sll_imm_u128            : misc_opx<292, "sll_imm_u128">;
def opcode_srl_imm_u128            : misc_opx<293, "srl_imm_u128">;
def opcode_sra_imm_i128            : misc_opx<294, "sra_imm_i128">;
def opcode_divp2_imm_i128          : misc_opx<295, "divp2_imm_i128">;
def opcode_sll_u128                : misc_opx<296, "sll_u128">;
def opcode_srl_u128                : misc_opx<297, "srl_u128">;
def opcode_sra_i128                : misc_opx<298, "sra_i128">;
def opcode_divp2_i128              : misc_opx<299, "divp2_i128">;
def opcode_cmp_eq_i128             : misc_opx<300, "cmp_eq_i128">;
def opcode_cmp_ne_i128             : misc_opx<301, "cmp_ne_i128">;
def opcode_cmp_lt_i128             : misc_opx<302, "cmp_lt_i128">;
def opcode_cmp_ge_i128             : misc_opx<303, "cmp_ge_i128">;
def opcode_cmp_lt_u128             : misc_opx<304, "cmp_lt_u128">;
def opcode_cmp_ge_u128             : misc_opx<305, "cmp_ge_u128">;
def opcode_abs_diff_i128           : misc_opx<306, "abs_diff_i128">;
def opcode_abs_i128                : misc_opx<307, "abs_i128">;
def opcode_div_i128                : misc_opx<308, "div_i128">;
def opcode_div_u128                : misc_opx<309, "div_u128">;
def opcode_rem_i128                : misc_opx<310, "rem_i128">;
def opcode_rem_u128                : misc_opx<311, "rem_u128">;
def opcode_max_i128                : misc_opx<312, "max_i128">;
def opcode_max_u128                : misc_opx<313, "max_u128">;
def opcode_min_i128                : misc_opx<314, "min_i128">;
def opcode_min_u128                : misc_opx<315, "min_u128">;
def opcode_mprobe                  : misc_opx<512, "mprobe">;
def opcode_cpuid                   : misc_opx<513, "cpuid">;
def opcode_int                     : misc_opx<514, "int">;
def opcode_syscall                 : misc_opx<515, "syscall">;
def opcode_random                  : misc_opx<516, "random">;
def opcode_get_spr                 : misc_opx<517, "get_spr">;
def opcode_set_spr                 : misc_opx<518, "set_spr">;
def opcode_set_dbr                 : misc_opx<519, "set_dbr">;
def opcode_get_dbr                 : misc_opx<520, "get_dbr">;
def opcode_set_ibr                 : misc_opx<521, "set_ibr">;
def opcode_get_ibr                 : misc_opx<522, "get_ibr">;
def opcode_set_mr                  : misc_opx<523, "set_mr">;
def opcode_get_mr                  : misc_opx<524, "get_mr">;
def opcode_set_itr                 : misc_opx<525, "set_itr">;
def opcode_set_dtr                 : misc_opx<526, "set_dtr">;
def opcode_rfi                     : misc_opx<527, "rfi">;
def opcode_halt                    : misc_opx<528, "halt">;
def opcode_tpa                     : misc_opx<529, "tpa">;
def opcode_ptc                     : misc_opx<530, "ptc">;
def opcode_sysret                  : misc_opx<534, "sysret">;
def opcode_rscover                 : misc_opx<536, "rscover">;
def opcode_rsflush                 : misc_opx<537, "rsflush">;
def opcode_rsload                  : misc_opx<538, "rsload">;
def opcode_clmul_ll                : misc_opx<544, "clmul_ll">;
def opcode_clmul_hl                : misc_opx<545, "clmul_hl">;
def opcode_clmul_hh                : misc_opx<546, "clmul_hh">;
def opcode_aes_enc                 : misc_opx<552, "aes_enc">;
def opcode_aes_enc_last            : misc_opx<553, "aes_enc_last">;
def opcode_aes_dec                 : misc_opx<554, "aes_dec">;
def opcode_aes_dec_last            : misc_opx<555, "aes_dec_last">;
def opcode_aes_imc                 : misc_opx<556, "aes_imc">;
def opcode_aes_keygen_assist       : misc_opx<557, "aes_keygen_assist">;
def opcode_jmp_mi                  : misc_opx<563, "jmp_mi">;
def opcode_fence_a                 : misc_opx<564, "fence_a">;
def opcode_fence_r                 : misc_opx<565, "fence_r">;
def opcode_fence_ar                : misc_opx<566, "fence_ar">;
def opcode_fence_sc                : misc_opx<567, "fence_sc">;
def opcode_amx_ld_u8               : misc_opx<768, "amx_ld_u8">;
def opcode_amq_ld_u8               : misc_opx<769, "amq_ld_u8">;
def opcode_amx_st_u8               : misc_opx<770, "amx_st_u8">;
def opcode_amr_st_u8               : misc_opx<771, "amr_st_u8">;
def opcode_amx_swap_u8             : misc_opx<772, "amx_swap_u8">;
def opcode_amq_swap_u8             : misc_opx<773, "amq_swap_u8">;
def opcode_amr_swap_u8             : misc_opx<774, "amr_swap_u8">;
def opcode_amz_swap_u8             : misc_opx<775, "amz_swap_u8">;
def opcode_amx_ld_add_u8           : misc_opx<780, "amx_ld_add_u8">;
def opcode_amq_ld_add_u8           : misc_opx<781, "amq_ld_add_u8">;
def opcode_amr_ld_add_u8           : misc_opx<782, "amr_ld_add_u8">;
def opcode_amz_ld_add_u8           : misc_opx<783, "amz_ld_add_u8">;
def opcode_amx_ld_and_u8           : misc_opx<784, "amx_ld_and_u8">;
def opcode_amq_ld_and_u8           : misc_opx<785, "amq_ld_and_u8">;
def opcode_amr_ld_and_u8           : misc_opx<786, "amr_ld_and_u8">;
def opcode_amz_ld_and_u8           : misc_opx<787, "amz_ld_and_u8">;
def opcode_amx_ld_or_u8            : misc_opx<788, "amx_ld_or_u8">;
def opcode_amq_ld_or_u8            : misc_opx<789, "amq_ld_or_u8">;
def opcode_amr_ld_or_u8            : misc_opx<790, "amr_ld_or_u8">;
def opcode_amz_ld_or_u8            : misc_opx<791, "amz_ld_or_u8">;
def opcode_amx_ld_xor_u8           : misc_opx<792, "amx_ld_xor_u8">;
def opcode_amq_ld_xor_u8           : misc_opx<793, "amq_ld_xor_u8">;
def opcode_amr_ld_xor_u8           : misc_opx<794, "amr_ld_xor_u8">;
def opcode_amz_ld_xor_u8           : misc_opx<795, "amz_ld_xor_u8">;
def opcode_amx_ld_min_i8           : misc_opx<796, "amx_ld_min_i8">;
def opcode_amq_ld_min_i8           : misc_opx<797, "amq_ld_min_i8">;
def opcode_amr_ld_min_i8           : misc_opx<798, "amr_ld_min_i8">;
def opcode_amz_ld_min_i8           : misc_opx<799, "amz_ld_min_i8">;
def opcode_amx_ld_max_i8           : misc_opx<800, "amx_ld_max_i8">;
def opcode_amq_ld_max_i8           : misc_opx<801, "amq_ld_max_i8">;
def opcode_amr_ld_max_i8           : misc_opx<802, "amr_ld_max_i8">;
def opcode_amz_ld_max_i8           : misc_opx<803, "amz_ld_max_i8">;
def opcode_amx_ld_min_u8           : misc_opx<804, "amx_ld_min_u8">;
def opcode_amq_ld_min_u8           : misc_opx<805, "amq_ld_min_u8">;
def opcode_amr_ld_min_u8           : misc_opx<806, "amr_ld_min_u8">;
def opcode_amz_ld_min_u8           : misc_opx<807, "amz_ld_min_u8">;
def opcode_amx_ld_max_u8           : misc_opx<808, "amx_ld_max_u8">;
def opcode_amq_ld_max_u8           : misc_opx<809, "amq_ld_max_u8">;
def opcode_amr_ld_max_u8           : misc_opx<810, "amr_ld_max_u8">;
def opcode_amz_ld_max_u8           : misc_opx<811, "amz_ld_max_u8">;
def opcode_amx_ld_u16              : misc_opx<848, "amx_ld_u16">;
def opcode_amq_ld_u16              : misc_opx<849, "amq_ld_u16">;
def opcode_amx_st_u16              : misc_opx<850, "amx_st_u16">;
def opcode_amr_st_u16              : misc_opx<851, "amr_st_u16">;
def opcode_amx_swap_u16            : misc_opx<852, "amx_swap_u16">;
def opcode_amq_swap_u16            : misc_opx<853, "amq_swap_u16">;
def opcode_amr_swap_u16            : misc_opx<854, "amr_swap_u16">;
def opcode_amz_swap_u16            : misc_opx<855, "amz_swap_u16">;
def opcode_amx_ld_add_u16          : misc_opx<860, "amx_ld_add_u16">;
def opcode_amq_ld_add_u16          : misc_opx<861, "amq_ld_add_u16">;
def opcode_amr_ld_add_u16          : misc_opx<862, "amr_ld_add_u16">;
def opcode_amz_ld_add_u16          : misc_opx<863, "amz_ld_add_u16">;
def opcode_amx_ld_and_u16          : misc_opx<864, "amx_ld_and_u16">;
def opcode_amq_ld_and_u16          : misc_opx<865, "amq_ld_and_u16">;
def opcode_amr_ld_and_u16          : misc_opx<866, "amr_ld_and_u16">;
def opcode_amz_ld_and_u16          : misc_opx<867, "amz_ld_and_u16">;
def opcode_amx_ld_or_u16           : misc_opx<868, "amx_ld_or_u16">;
def opcode_amq_ld_or_u16           : misc_opx<869, "amq_ld_or_u16">;
def opcode_amr_ld_or_u16           : misc_opx<870, "amr_ld_or_u16">;
def opcode_amz_ld_or_u16           : misc_opx<871, "amz_ld_or_u16">;
def opcode_amx_ld_xor_u16          : misc_opx<872, "amx_ld_xor_u16">;
def opcode_amq_ld_xor_u16          : misc_opx<873, "amq_ld_xor_u16">;
def opcode_amr_ld_xor_u16          : misc_opx<874, "amr_ld_xor_u16">;
def opcode_amz_ld_xor_u16          : misc_opx<875, "amz_ld_xor_u16">;
def opcode_amx_ld_min_i16          : misc_opx<876, "amx_ld_min_i16">;
def opcode_amq_ld_min_i16          : misc_opx<877, "amq_ld_min_i16">;
def opcode_amr_ld_min_i16          : misc_opx<878, "amr_ld_min_i16">;
def opcode_amz_ld_min_i16          : misc_opx<879, "amz_ld_min_i16">;
def opcode_amx_ld_max_i16          : misc_opx<880, "amx_ld_max_i16">;
def opcode_amq_ld_max_i16          : misc_opx<881, "amq_ld_max_i16">;
def opcode_amr_ld_max_i16          : misc_opx<882, "amr_ld_max_i16">;
def opcode_amz_ld_max_i16          : misc_opx<883, "amz_ld_max_i16">;
def opcode_amx_ld_min_u16          : misc_opx<884, "amx_ld_min_u16">;
def opcode_amq_ld_min_u16          : misc_opx<885, "amq_ld_min_u16">;
def opcode_amr_ld_min_u16          : misc_opx<886, "amr_ld_min_u16">;
def opcode_amz_ld_min_u16          : misc_opx<887, "amz_ld_min_u16">;
def opcode_amx_ld_max_u16          : misc_opx<888, "amx_ld_max_u16">;
def opcode_amq_ld_max_u16          : misc_opx<889, "amq_ld_max_u16">;
def opcode_amr_ld_max_u16          : misc_opx<890, "amr_ld_max_u16">;
def opcode_amz_ld_max_u16          : misc_opx<891, "amz_ld_max_u16">;
def opcode_amx_ld_u32              : misc_opx<928, "amx_ld_u32">;
def opcode_amq_ld_u32              : misc_opx<929, "amq_ld_u32">;
def opcode_amx_st_u32              : misc_opx<930, "amx_st_u32">;
def opcode_amr_st_u32              : misc_opx<931, "amr_st_u32">;
def opcode_amx_swap_u32            : misc_opx<932, "amx_swap_u32">;
def opcode_amq_swap_u32            : misc_opx<933, "amq_swap_u32">;
def opcode_amr_swap_u32            : misc_opx<934, "amr_swap_u32">;
def opcode_amz_swap_u32            : misc_opx<935, "amz_swap_u32">;
def opcode_amx_ld_add_u32          : misc_opx<940, "amx_ld_add_u32">;
def opcode_amq_ld_add_u32          : misc_opx<941, "amq_ld_add_u32">;
def opcode_amr_ld_add_u32          : misc_opx<942, "amr_ld_add_u32">;
def opcode_amz_ld_add_u32          : misc_opx<943, "amz_ld_add_u32">;
def opcode_amx_ld_and_u32          : misc_opx<944, "amx_ld_and_u32">;
def opcode_amq_ld_and_u32          : misc_opx<945, "amq_ld_and_u32">;
def opcode_amr_ld_and_u32          : misc_opx<946, "amr_ld_and_u32">;
def opcode_amz_ld_and_u32          : misc_opx<947, "amz_ld_and_u32">;
def opcode_amx_ld_or_u32           : misc_opx<948, "amx_ld_or_u32">;
def opcode_amq_ld_or_u32           : misc_opx<949, "amq_ld_or_u32">;
def opcode_amr_ld_or_u32           : misc_opx<950, "amr_ld_or_u32">;
def opcode_amz_ld_or_u32           : misc_opx<951, "amz_ld_or_u32">;
def opcode_amx_ld_xor_u32          : misc_opx<952, "amx_ld_xor_u32">;
def opcode_amq_ld_xor_u32          : misc_opx<953, "amq_ld_xor_u32">;
def opcode_amr_ld_xor_u32          : misc_opx<954, "amr_ld_xor_u32">;
def opcode_amz_ld_xor_u32          : misc_opx<955, "amz_ld_xor_u32">;
def opcode_amx_ld_min_i32          : misc_opx<956, "amx_ld_min_i32">;
def opcode_amq_ld_min_i32          : misc_opx<957, "amq_ld_min_i32">;
def opcode_amr_ld_min_i32          : misc_opx<958, "amr_ld_min_i32">;
def opcode_amz_ld_min_i32          : misc_opx<959, "amz_ld_min_i32">;
def opcode_amx_ld_max_i32          : misc_opx<960, "amx_ld_max_i32">;
def opcode_amq_ld_max_i32          : misc_opx<961, "amq_ld_max_i32">;
def opcode_amr_ld_max_i32          : misc_opx<962, "amr_ld_max_i32">;
def opcode_amz_ld_max_i32          : misc_opx<963, "amz_ld_max_i32">;
def opcode_amx_ld_min_u32          : misc_opx<964, "amx_ld_min_u32">;
def opcode_amq_ld_min_u32          : misc_opx<965, "amq_ld_min_u32">;
def opcode_amr_ld_min_u32          : misc_opx<966, "amr_ld_min_u32">;
def opcode_amz_ld_min_u32          : misc_opx<967, "amz_ld_min_u32">;
def opcode_amx_ld_max_u32          : misc_opx<968, "amx_ld_max_u32">;
def opcode_amq_ld_max_u32          : misc_opx<969, "amq_ld_max_u32">;
def opcode_amr_ld_max_u32          : misc_opx<970, "amr_ld_max_u32">;
def opcode_amz_ld_max_u32          : misc_opx<971, "amz_ld_max_u32">;
def opcode_amx_ld_u64              : misc_opx<1008, "amx_ld_u64">;
def opcode_amq_ld_u64              : misc_opx<1009, "amq_ld_u64">;
def opcode_amx_st_u64              : misc_opx<1010, "amx_st_u64">;
def opcode_amr_st_u64              : misc_opx<1011, "amr_st_u64">;
def opcode_amx_swap_u64            : misc_opx<1012, "amx_swap_u64">;
def opcode_amq_swap_u64            : misc_opx<1013, "amq_swap_u64">;
def opcode_amr_swap_u64            : misc_opx<1014, "amr_swap_u64">;
def opcode_amz_swap_u64            : misc_opx<1015, "amz_swap_u64">;
def opcode_amx_ld_add_u64          : misc_opx<1020, "amx_ld_add_u64">;
def opcode_amq_ld_add_u64          : misc_opx<1021, "amq_ld_add_u64">;
def opcode_amr_ld_add_u64          : misc_opx<1022, "amr_ld_add_u64">;
def opcode_amz_ld_add_u64          : misc_opx<1023, "amz_ld_add_u64">;
def opcode_amx_ld_and_u64          : misc_opx<1024, "amx_ld_and_u64">;
def opcode_amq_ld_and_u64          : misc_opx<1025, "amq_ld_and_u64">;
def opcode_amr_ld_and_u64          : misc_opx<1026, "amr_ld_and_u64">;
def opcode_amz_ld_and_u64          : misc_opx<1027, "amz_ld_and_u64">;
def opcode_amx_ld_or_u64           : misc_opx<1028, "amx_ld_or_u64">;
def opcode_amq_ld_or_u64           : misc_opx<1029, "amq_ld_or_u64">;
def opcode_amr_ld_or_u64           : misc_opx<1030, "amr_ld_or_u64">;
def opcode_amz_ld_or_u64           : misc_opx<1031, "amz_ld_or_u64">;
def opcode_amx_ld_xor_u64          : misc_opx<1032, "amx_ld_xor_u64">;
def opcode_amq_ld_xor_u64          : misc_opx<1033, "amq_ld_xor_u64">;
def opcode_amr_ld_xor_u64          : misc_opx<1034, "amr_ld_xor_u64">;
def opcode_amz_ld_xor_u64          : misc_opx<1035, "amz_ld_xor_u64">;
def opcode_amx_ld_min_i64          : misc_opx<1036, "amx_ld_min_i64">;
def opcode_amq_ld_min_i64          : misc_opx<1037, "amq_ld_min_i64">;
def opcode_amr_ld_min_i64          : misc_opx<1038, "amr_ld_min_i64">;
def opcode_amz_ld_min_i64          : misc_opx<1039, "amz_ld_min_i64">;
def opcode_amx_ld_max_i64          : misc_opx<1040, "amx_ld_max_i64">;
def opcode_amq_ld_max_i64          : misc_opx<1041, "amq_ld_max_i64">;
def opcode_amr_ld_max_i64          : misc_opx<1042, "amr_ld_max_i64">;
def opcode_amz_ld_max_i64          : misc_opx<1043, "amz_ld_max_i64">;
def opcode_amx_ld_min_u64          : misc_opx<1044, "amx_ld_min_u64">;
def opcode_amq_ld_min_u64          : misc_opx<1045, "amq_ld_min_u64">;
def opcode_amr_ld_min_u64          : misc_opx<1046, "amr_ld_min_u64">;
def opcode_amz_ld_min_u64          : misc_opx<1047, "amz_ld_min_u64">;
def opcode_amx_ld_max_u64          : misc_opx<1048, "amx_ld_max_u64">;
def opcode_amq_ld_max_u64          : misc_opx<1049, "amq_ld_max_u64">;
def opcode_amr_ld_max_u64          : misc_opx<1050, "amr_ld_max_u64">;
def opcode_amz_ld_max_u64          : misc_opx<1051, "amz_ld_max_u64">;
def opcode_amx_ld_u128             : misc_opx<1088, "amx_ld_u128">;
def opcode_amq_ld_u128             : misc_opx<1089, "amq_ld_u128">;
def opcode_amx_st_u128             : misc_opx<1090, "amx_st_u128">;
def opcode_amr_st_u128             : misc_opx<1091, "amr_st_u128">;
def opcode_amx_swap_u128           : misc_opx<1092, "amx_swap_u128">;
def opcode_amq_swap_u128           : misc_opx<1093, "amq_swap_u128">;
def opcode_amr_swap_u128           : misc_opx<1094, "amr_swap_u128">;
def opcode_amz_swap_u128           : misc_opx<1095, "amz_swap_u128">;
def opcode_amx_ld_add_u128         : misc_opx<1100, "amx_ld_add_u128">;
def opcode_amq_ld_add_u128         : misc_opx<1101, "amq_ld_add_u128">;
def opcode_amr_ld_add_u128         : misc_opx<1102, "amr_ld_add_u128">;
def opcode_amz_ld_add_u128         : misc_opx<1103, "amz_ld_add_u128">;
def opcode_amx_ld_and_u128         : misc_opx<1104, "amx_ld_and_u128">;
def opcode_amq_ld_and_u128         : misc_opx<1105, "amq_ld_and_u128">;
def opcode_amr_ld_and_u128         : misc_opx<1106, "amr_ld_and_u128">;
def opcode_amz_ld_and_u128         : misc_opx<1107, "amz_ld_and_u128">;
def opcode_amx_ld_or_u128          : misc_opx<1108, "amx_ld_or_u128">;
def opcode_amq_ld_or_u128          : misc_opx<1109, "amq_ld_or_u128">;
def opcode_amr_ld_or_u128          : misc_opx<1110, "amr_ld_or_u128">;
def opcode_amz_ld_or_u128          : misc_opx<1111, "amz_ld_or_u128">;
def opcode_amx_ld_xor_u128         : misc_opx<1112, "amx_ld_xor_u128">;
def opcode_amq_ld_xor_u128         : misc_opx<1113, "amq_ld_xor_u128">;
def opcode_amr_ld_xor_u128         : misc_opx<1114, "amr_ld_xor_u128">;
def opcode_amz_ld_xor_u128         : misc_opx<1115, "amz_ld_xor_u128">;
def opcode_amx_ld_min_i128         : misc_opx<1116, "amx_ld_min_i128">;
def opcode_amq_ld_min_i128         : misc_opx<1117, "amq_ld_min_i128">;
def opcode_amr_ld_min_i128         : misc_opx<1118, "amr_ld_min_i128">;
def opcode_amz_ld_min_i128         : misc_opx<1119, "amz_ld_min_i128">;
def opcode_amx_ld_max_i128         : misc_opx<1120, "amx_ld_max_i128">;
def opcode_amq_ld_max_i128         : misc_opx<1121, "amq_ld_max_i128">;
def opcode_amr_ld_max_i128         : misc_opx<1122, "amr_ld_max_i128">;
def opcode_amz_ld_max_i128         : misc_opx<1123, "amz_ld_max_i128">;
def opcode_amx_ld_min_u128         : misc_opx<1124, "amx_ld_min_u128">;
def opcode_amq_ld_min_u128         : misc_opx<1125, "amq_ld_min_u128">;
def opcode_amr_ld_min_u128         : misc_opx<1126, "amr_ld_min_u128">;
def opcode_amz_ld_min_u128         : misc_opx<1127, "amz_ld_min_u128">;
def opcode_amx_ld_max_u128         : misc_opx<1128, "amx_ld_max_u128">;
def opcode_amq_ld_max_u128         : misc_opx<1129, "amq_ld_max_u128">;
def opcode_amr_ld_max_u128         : misc_opx<1130, "amr_ld_max_u128">;
def opcode_amz_ld_max_u128         : misc_opx<1131, "amz_ld_max_u128">;
def opcode_class_f16               : misc_opx<1216, "class_f16">;
def opcode_sqrt_f16                : misc_opx<1217, "sqrt_f16">;
def opcode_rsqrt_f16               : misc_opx<1218, "rsqrt_f16">;
def opcode_add_f16                 : misc_opx<1219, "add_f16">;
def opcode_sub_f16                 : misc_opx<1220, "sub_f16">;
def opcode_nadd_f16                : misc_opx<1221, "nadd_f16">;
def opcode_mul_f16                 : misc_opx<1222, "mul_f16">;
def opcode_nmul_f16                : misc_opx<1223, "nmul_f16">;
def opcode_div_f16                 : misc_opx<1224, "div_f16">;
def opcode_neg_f16                 : misc_opx<1225, "neg_f16">;
def opcode_abs_f16                 : misc_opx<1226, "abs_f16">;
def opcode_nabs_f16                : misc_opx<1227, "nabs_f16">;
def opcode_abs_diff_f16            : misc_opx<1228, "abs_diff_f16">;
def opcode_nabs_diff_f16           : misc_opx<1229, "nabs_diff_f16">;
def opcode_min_f16                 : misc_opx<1230, "min_f16">;
def opcode_max_f16                 : misc_opx<1231, "max_f16">;
def opcode_minnum_f16              : misc_opx<1232, "minnum_f16">;
def opcode_maxnum_f16              : misc_opx<1233, "maxnum_f16">;
def opcode_abs_min_f16             : misc_opx<1234, "abs_min_f16">;
def opcode_abs_max_f16             : misc_opx<1235, "abs_max_f16">;
def opcode_round_f16               : misc_opx<1236, "round_f16">;
def opcode_ceil_f16                : misc_opx<1237, "ceil_f16">;
def opcode_floor_f16               : misc_opx<1238, "floor_f16">;
def opcode_trunc_f16               : misc_opx<1239, "trunc_f16">;
def opcode_roundeven_f16           : misc_opx<1240, "roundeven_f16">;
def opcode_nearbyint_f16           : misc_opx<1241, "nearbyint_f16">;
def opcode_rint_f16                : misc_opx<1242, "rint_f16">;
def opcode_cmp_oeq_f16             : misc_opx<1244, "cmp_oeq_f16">;
def opcode_cmp_one_f16             : misc_opx<1245, "cmp_one_f16">;
def opcode_cmp_olt_f16             : misc_opx<1246, "cmp_olt_f16">;
def opcode_cmp_oge_f16             : misc_opx<1247, "cmp_oge_f16">;
def opcode_cmp_o_f16               : misc_opx<1248, "cmp_o_f16">;
def opcode_cmp_ueq_f16             : misc_opx<1249, "cmp_ueq_f16">;
def opcode_cmp_une_f16             : misc_opx<1250, "cmp_une_f16">;
def opcode_cmp_ult_f16             : misc_opx<1251, "cmp_ult_f16">;
def opcode_cmp_uge_f16             : misc_opx<1252, "cmp_uge_f16">;
def opcode_cmp_u_f16               : misc_opx<1253, "cmp_u_f16">;
def opcode_trunc_f16_i32           : misc_opx<1256, "trunc_f16_i32">;
def opcode_trunc_f16_u32           : misc_opx<1257, "trunc_f16_u32">;
def opcode_cvt_i32_f16             : misc_opx<1258, "cvt_i32_f16">;
def opcode_cvt_u32_f16             : misc_opx<1259, "cvt_u32_f16">;
def opcode_trunc_f16_i64           : misc_opx<1260, "trunc_f16_i64">;
def opcode_trunc_f16_u64           : misc_opx<1261, "trunc_f16_u64">;
def opcode_cvt_i64_f16             : misc_opx<1262, "cvt_i64_f16">;
def opcode_cvt_u64_f16             : misc_opx<1263, "cvt_u64_f16">;
def opcode_trunc_f16_i128          : misc_opx<1264, "trunc_f16_i128">;
def opcode_trunc_f16_u128          : misc_opx<1265, "trunc_f16_u128">;
def opcode_cvt_i128_f16            : misc_opx<1266, "cvt_i128_f16">;
def opcode_cvt_u128_f16            : misc_opx<1267, "cvt_u128_f16">;
def opcode_extend_f16_f32          : misc_opx<1272, "extend_f16_f32">;
def opcode_extend_f16_f64          : misc_opx<1273, "extend_f16_f64">;
def opcode_cvt_f32_f16             : misc_opx<1274, "cvt_f32_f16">;
def opcode_cvt_f64_f16             : misc_opx<1275, "cvt_f64_f16">;
def opcode_neg_vf16                : misc_opx<1296, "neg_vf16">;
def opcode_abs_vf16                : misc_opx<1297, "abs_vf16">;
def opcode_nabs_vf16               : misc_opx<1298, "nabs_vf16">;
def opcode_abs_diff_vf16           : misc_opx<1299, "abs_diff_vf16">;
def opcode_nabs_diff_vf16          : misc_opx<1300, "nabs_diff_vf16">;
def opcode_rsqrt_vf16              : misc_opx<1301, "rsqrt_vf16">;
def opcode_sqrt_vf16               : misc_opx<1302, "sqrt_vf16">;
def opcode_add_vf16                : misc_opx<1303, "add_vf16">;
def opcode_sub_vf16                : misc_opx<1304, "sub_vf16">;
def opcode_nadd_vf16               : misc_opx<1305, "nadd_vf16">;
def opcode_mul_vf16                : misc_opx<1306, "mul_vf16">;
def opcode_nmul_vf16               : misc_opx<1307, "nmul_vf16">;
def opcode_div_vf16                : misc_opx<1308, "div_vf16">;
def opcode_min_vf16                : misc_opx<1309, "min_vf16">;
def opcode_max_vf16                : misc_opx<1310, "max_vf16">;
def opcode_minnum_vf16             : misc_opx<1311, "minnum_vf16">;
def opcode_maxnum_vf16             : misc_opx<1312, "maxnum_vf16">;
def opcode_abs_min_vf16            : misc_opx<1313, "abs_min_vf16">;
def opcode_abs_max_vf16            : misc_opx<1314, "abs_max_vf16">;
def opcode_round_vf16              : misc_opx<1315, "round_vf16">;
def opcode_ceil_vf16               : misc_opx<1316, "ceil_vf16">;
def opcode_floor_vf16              : misc_opx<1317, "floor_vf16">;
def opcode_trunc_vf16              : misc_opx<1318, "trunc_vf16">;
def opcode_roundeven_vf16          : misc_opx<1319, "roundeven_vf16">;
def opcode_nearbyint_vf16          : misc_opx<1320, "nearbyint_vf16">;
def opcode_rint_vf16               : misc_opx<1321, "rint_vf16">;
def opcode_cmp_oeq_vf16            : misc_opx<1324, "cmp_oeq_vf16">;
def opcode_cmp_one_vf16            : misc_opx<1325, "cmp_one_vf16">;
def opcode_cmp_olt_vf16            : misc_opx<1326, "cmp_olt_vf16">;
def opcode_cmp_oge_vf16            : misc_opx<1327, "cmp_oge_vf16">;
def opcode_cmp_o_vf16              : misc_opx<1328, "cmp_o_vf16">;
def opcode_cmp_ueq_vf16            : misc_opx<1329, "cmp_ueq_vf16">;
def opcode_cmp_une_vf16            : misc_opx<1330, "cmp_une_vf16">;
def opcode_cmp_ult_vf16            : misc_opx<1331, "cmp_ult_vf16">;
def opcode_cmp_uge_vf16            : misc_opx<1332, "cmp_uge_vf16">;
def opcode_cmp_u_vf16              : misc_opx<1333, "cmp_u_vf16">;
def opcode_add_alt_vf16            : misc_opx<1336, "add_alt_vf16">;
def opcode_sub_alt_vf16            : misc_opx<1337, "sub_alt_vf16">;
def opcode_add_horiz_vf16          : misc_opx<1338, "add_horiz_vf16">;
def opcode_sub_horiz_vf16          : misc_opx<1339, "sub_horiz_vf16">;
def opcode_mul_horiz_vf16          : misc_opx<1340, "mul_horiz_vf16">;
def opcode_dot_vf16                : misc_opx<1341, "dot_vf16">;
def opcode_merge_low_vf16          : misc_opx<1342, "merge_low_vf16">;
def opcode_merge_high_vf16         : misc_opx<1343, "merge_high_vf16">;
def opcode_unpack_high_vf16        : misc_opx<1344, "unpack_high_vf16">;
def opcode_unpack_low_vf16         : misc_opx<1345, "unpack_low_vf16">;
def opcode_pack_vf16               : misc_opx<1346, "pack_vf16">;
def opcode_trunc_vf16_vi16         : misc_opx<1347, "trunc_vf16_vi16">;
def opcode_trunc_vf16_vu16         : misc_opx<1348, "trunc_vf16_vu16">;
def opcode_cvt_vi16_vf16           : misc_opx<1349, "cvt_vi16_vf16">;
def opcode_cvt_vu16_vf16           : misc_opx<1350, "cvt_vu16_vf16">;
def opcode_class_f32               : misc_opx<1376, "class_f32">;
def opcode_sqrt_f32                : misc_opx<1377, "sqrt_f32">;
def opcode_rsqrt_f32               : misc_opx<1378, "rsqrt_f32">;
def opcode_add_f32                 : misc_opx<1379, "add_f32">;
def opcode_sub_f32                 : misc_opx<1380, "sub_f32">;
def opcode_nadd_f32                : misc_opx<1381, "nadd_f32">;
def opcode_mul_f32                 : misc_opx<1382, "mul_f32">;
def opcode_nmul_f32                : misc_opx<1383, "nmul_f32">;
def opcode_div_f32                 : misc_opx<1384, "div_f32">;
def opcode_neg_f32                 : misc_opx<1385, "neg_f32">;
def opcode_abs_f32                 : misc_opx<1386, "abs_f32">;
def opcode_nabs_f32                : misc_opx<1387, "nabs_f32">;
def opcode_abs_diff_f32            : misc_opx<1388, "abs_diff_f32">;
def opcode_nabs_diff_f32           : misc_opx<1389, "nabs_diff_f32">;
def opcode_min_f32                 : misc_opx<1390, "min_f32">;
def opcode_max_f32                 : misc_opx<1391, "max_f32">;
def opcode_minnum_f32              : misc_opx<1392, "minnum_f32">;
def opcode_maxnum_f32              : misc_opx<1393, "maxnum_f32">;
def opcode_abs_min_f32             : misc_opx<1394, "abs_min_f32">;
def opcode_abs_max_f32             : misc_opx<1395, "abs_max_f32">;
def opcode_round_f32               : misc_opx<1396, "round_f32">;
def opcode_ceil_f32                : misc_opx<1397, "ceil_f32">;
def opcode_floor_f32               : misc_opx<1398, "floor_f32">;
def opcode_trunc_f32               : misc_opx<1399, "trunc_f32">;
def opcode_roundeven_f32           : misc_opx<1400, "roundeven_f32">;
def opcode_nearbyint_f32           : misc_opx<1401, "nearbyint_f32">;
def opcode_rint_f32                : misc_opx<1402, "rint_f32">;
def opcode_cmp_oeq_f32             : misc_opx<1404, "cmp_oeq_f32">;
def opcode_cmp_one_f32             : misc_opx<1405, "cmp_one_f32">;
def opcode_cmp_olt_f32             : misc_opx<1406, "cmp_olt_f32">;
def opcode_cmp_oge_f32             : misc_opx<1407, "cmp_oge_f32">;
def opcode_cmp_o_f32               : misc_opx<1408, "cmp_o_f32">;
def opcode_cmp_ueq_f32             : misc_opx<1409, "cmp_ueq_f32">;
def opcode_cmp_une_f32             : misc_opx<1410, "cmp_une_f32">;
def opcode_cmp_ult_f32             : misc_opx<1411, "cmp_ult_f32">;
def opcode_cmp_uge_f32             : misc_opx<1412, "cmp_uge_f32">;
def opcode_cmp_u_f32               : misc_opx<1413, "cmp_u_f32">;
def opcode_trunc_f32_i32           : misc_opx<1416, "trunc_f32_i32">;
def opcode_trunc_f32_u32           : misc_opx<1417, "trunc_f32_u32">;
def opcode_cvt_i32_f32             : misc_opx<1418, "cvt_i32_f32">;
def opcode_cvt_u32_f32             : misc_opx<1419, "cvt_u32_f32">;
def opcode_trunc_f32_i64           : misc_opx<1420, "trunc_f32_i64">;
def opcode_trunc_f32_u64           : misc_opx<1421, "trunc_f32_u64">;
def opcode_cvt_i64_f32             : misc_opx<1422, "cvt_i64_f32">;
def opcode_cvt_u64_f32             : misc_opx<1423, "cvt_u64_f32">;
def opcode_trunc_f32_i128          : misc_opx<1424, "trunc_f32_i128">;
def opcode_trunc_f32_u128          : misc_opx<1425, "trunc_f32_u128">;
def opcode_cvt_i128_f32            : misc_opx<1426, "cvt_i128_f32">;
def opcode_cvt_u128_f32            : misc_opx<1427, "cvt_u128_f32">;
def opcode_extend_f32_f64          : misc_opx<1432, "extend_f32_f64">;
def opcode_cvt_f64_f32             : misc_opx<1433, "cvt_f64_f32">;
def opcode_neg_vf32                : misc_opx<1456, "neg_vf32">;
def opcode_abs_vf32                : misc_opx<1457, "abs_vf32">;
def opcode_nabs_vf32               : misc_opx<1458, "nabs_vf32">;
def opcode_abs_diff_vf32           : misc_opx<1459, "abs_diff_vf32">;
def opcode_nabs_diff_vf32          : misc_opx<1460, "nabs_diff_vf32">;
def opcode_rsqrt_vf32              : misc_opx<1461, "rsqrt_vf32">;
def opcode_sqrt_vf32               : misc_opx<1462, "sqrt_vf32">;
def opcode_add_vf32                : misc_opx<1463, "add_vf32">;
def opcode_sub_vf32                : misc_opx<1464, "sub_vf32">;
def opcode_nadd_vf32               : misc_opx<1465, "nadd_vf32">;
def opcode_mul_vf32                : misc_opx<1466, "mul_vf32">;
def opcode_nmul_vf32               : misc_opx<1467, "nmul_vf32">;
def opcode_div_vf32                : misc_opx<1468, "div_vf32">;
def opcode_min_vf32                : misc_opx<1469, "min_vf32">;
def opcode_max_vf32                : misc_opx<1470, "max_vf32">;
def opcode_minnum_vf32             : misc_opx<1471, "minnum_vf32">;
def opcode_maxnum_vf32             : misc_opx<1472, "maxnum_vf32">;
def opcode_abs_min_vf32            : misc_opx<1473, "abs_min_vf32">;
def opcode_abs_max_vf32            : misc_opx<1474, "abs_max_vf32">;
def opcode_round_vf32              : misc_opx<1475, "round_vf32">;
def opcode_ceil_vf32               : misc_opx<1476, "ceil_vf32">;
def opcode_floor_vf32              : misc_opx<1477, "floor_vf32">;
def opcode_trunc_vf32              : misc_opx<1478, "trunc_vf32">;
def opcode_roundeven_vf32          : misc_opx<1479, "roundeven_vf32">;
def opcode_nearbyint_vf32          : misc_opx<1480, "nearbyint_vf32">;
def opcode_rint_vf32               : misc_opx<1481, "rint_vf32">;
def opcode_cmp_oeq_vf32            : misc_opx<1484, "cmp_oeq_vf32">;
def opcode_cmp_one_vf32            : misc_opx<1485, "cmp_one_vf32">;
def opcode_cmp_olt_vf32            : misc_opx<1486, "cmp_olt_vf32">;
def opcode_cmp_oge_vf32            : misc_opx<1487, "cmp_oge_vf32">;
def opcode_cmp_o_vf32              : misc_opx<1488, "cmp_o_vf32">;
def opcode_cmp_ueq_vf32            : misc_opx<1489, "cmp_ueq_vf32">;
def opcode_cmp_une_vf32            : misc_opx<1490, "cmp_une_vf32">;
def opcode_cmp_ult_vf32            : misc_opx<1491, "cmp_ult_vf32">;
def opcode_cmp_uge_vf32            : misc_opx<1492, "cmp_uge_vf32">;
def opcode_cmp_u_vf32              : misc_opx<1493, "cmp_u_vf32">;
def opcode_add_alt_vf32            : misc_opx<1496, "add_alt_vf32">;
def opcode_sub_alt_vf32            : misc_opx<1497, "sub_alt_vf32">;
def opcode_add_horiz_vf32          : misc_opx<1498, "add_horiz_vf32">;
def opcode_sub_horiz_vf32          : misc_opx<1499, "sub_horiz_vf32">;
def opcode_mul_horiz_vf32          : misc_opx<1500, "mul_horiz_vf32">;
def opcode_dot_vf32                : misc_opx<1501, "dot_vf32">;
def opcode_merge_low_vf32          : misc_opx<1502, "merge_low_vf32">;
def opcode_merge_high_vf32         : misc_opx<1503, "merge_high_vf32">;
def opcode_unpack_high_vf32        : misc_opx<1504, "unpack_high_vf32">;
def opcode_unpack_low_vf32         : misc_opx<1505, "unpack_low_vf32">;
def opcode_pack_vf32               : misc_opx<1506, "pack_vf32">;
def opcode_trunc_vf32_vi32         : misc_opx<1507, "trunc_vf32_vi32">;
def opcode_trunc_vf32_vu32         : misc_opx<1508, "trunc_vf32_vu32">;
def opcode_cvt_vi32_vf32           : misc_opx<1509, "cvt_vi32_vf32">;
def opcode_cvt_vu32_vf32           : misc_opx<1510, "cvt_vu32_vf32">;
def opcode_class_f64               : misc_opx<1536, "class_f64">;
def opcode_sqrt_f64                : misc_opx<1537, "sqrt_f64">;
def opcode_rsqrt_f64               : misc_opx<1538, "rsqrt_f64">;
def opcode_add_f64                 : misc_opx<1539, "add_f64">;
def opcode_sub_f64                 : misc_opx<1540, "sub_f64">;
def opcode_nadd_f64                : misc_opx<1541, "nadd_f64">;
def opcode_mul_f64                 : misc_opx<1542, "mul_f64">;
def opcode_nmul_f64                : misc_opx<1543, "nmul_f64">;
def opcode_div_f64                 : misc_opx<1544, "div_f64">;
def opcode_neg_f64                 : misc_opx<1545, "neg_f64">;
def opcode_abs_f64                 : misc_opx<1546, "abs_f64">;
def opcode_nabs_f64                : misc_opx<1547, "nabs_f64">;
def opcode_abs_diff_f64            : misc_opx<1548, "abs_diff_f64">;
def opcode_nabs_diff_f64           : misc_opx<1549, "nabs_diff_f64">;
def opcode_min_f64                 : misc_opx<1550, "min_f64">;
def opcode_max_f64                 : misc_opx<1551, "max_f64">;
def opcode_minnum_f64              : misc_opx<1552, "minnum_f64">;
def opcode_maxnum_f64              : misc_opx<1553, "maxnum_f64">;
def opcode_abs_min_f64             : misc_opx<1554, "abs_min_f64">;
def opcode_abs_max_f64             : misc_opx<1555, "abs_max_f64">;
def opcode_round_f64               : misc_opx<1556, "round_f64">;
def opcode_ceil_f64                : misc_opx<1557, "ceil_f64">;
def opcode_floor_f64               : misc_opx<1558, "floor_f64">;
def opcode_trunc_f64               : misc_opx<1559, "trunc_f64">;
def opcode_roundeven_f64           : misc_opx<1560, "roundeven_f64">;
def opcode_nearbyint_f64           : misc_opx<1561, "nearbyint_f64">;
def opcode_rint_f64                : misc_opx<1562, "rint_f64">;
def opcode_cmp_oeq_f64             : misc_opx<1564, "cmp_oeq_f64">;
def opcode_cmp_one_f64             : misc_opx<1565, "cmp_one_f64">;
def opcode_cmp_olt_f64             : misc_opx<1566, "cmp_olt_f64">;
def opcode_cmp_oge_f64             : misc_opx<1567, "cmp_oge_f64">;
def opcode_cmp_o_f64               : misc_opx<1568, "cmp_o_f64">;
def opcode_cmp_ueq_f64             : misc_opx<1569, "cmp_ueq_f64">;
def opcode_cmp_une_f64             : misc_opx<1570, "cmp_une_f64">;
def opcode_cmp_ult_f64             : misc_opx<1571, "cmp_ult_f64">;
def opcode_cmp_uge_f64             : misc_opx<1572, "cmp_uge_f64">;
def opcode_cmp_u_f64               : misc_opx<1573, "cmp_u_f64">;
def opcode_trunc_f64_i32           : misc_opx<1576, "trunc_f64_i32">;
def opcode_trunc_f64_u32           : misc_opx<1577, "trunc_f64_u32">;
def opcode_cvt_i32_f64             : misc_opx<1578, "cvt_i32_f64">;
def opcode_cvt_u32_f64             : misc_opx<1579, "cvt_u32_f64">;
def opcode_trunc_f64_i64           : misc_opx<1580, "trunc_f64_i64">;
def opcode_trunc_f64_u64           : misc_opx<1581, "trunc_f64_u64">;
def opcode_cvt_i64_f64             : misc_opx<1582, "cvt_i64_f64">;
def opcode_cvt_u64_f64             : misc_opx<1583, "cvt_u64_f64">;
def opcode_trunc_f64_i128          : misc_opx<1584, "trunc_f64_i128">;
def opcode_trunc_f64_u128          : misc_opx<1585, "trunc_f64_u128">;
def opcode_cvt_i128_f64            : misc_opx<1586, "cvt_i128_f64">;
def opcode_cvt_u128_f64            : misc_opx<1587, "cvt_u128_f64">;
def opcode_neg_vf64                : misc_opx<1616, "neg_vf64">;
def opcode_abs_vf64                : misc_opx<1617, "abs_vf64">;
def opcode_nabs_vf64               : misc_opx<1618, "nabs_vf64">;
def opcode_abs_diff_vf64           : misc_opx<1619, "abs_diff_vf64">;
def opcode_nabs_diff_vf64          : misc_opx<1620, "nabs_diff_vf64">;
def opcode_rsqrt_vf64              : misc_opx<1621, "rsqrt_vf64">;
def opcode_sqrt_vf64               : misc_opx<1622, "sqrt_vf64">;
def opcode_add_vf64                : misc_opx<1623, "add_vf64">;
def opcode_sub_vf64                : misc_opx<1624, "sub_vf64">;
def opcode_nadd_vf64               : misc_opx<1625, "nadd_vf64">;
def opcode_mul_vf64                : misc_opx<1626, "mul_vf64">;
def opcode_nmul_vf64               : misc_opx<1627, "nmul_vf64">;
def opcode_div_vf64                : misc_opx<1628, "div_vf64">;
def opcode_min_vf64                : misc_opx<1629, "min_vf64">;
def opcode_max_vf64                : misc_opx<1630, "max_vf64">;
def opcode_minnum_vf64             : misc_opx<1631, "minnum_vf64">;
def opcode_maxnum_vf64             : misc_opx<1632, "maxnum_vf64">;
def opcode_abs_min_vf64            : misc_opx<1633, "abs_min_vf64">;
def opcode_abs_max_vf64            : misc_opx<1634, "abs_max_vf64">;
def opcode_round_vf64              : misc_opx<1635, "round_vf64">;
def opcode_ceil_vf64               : misc_opx<1636, "ceil_vf64">;
def opcode_floor_vf64              : misc_opx<1637, "floor_vf64">;
def opcode_trunc_vf64              : misc_opx<1638, "trunc_vf64">;
def opcode_roundeven_vf64          : misc_opx<1639, "roundeven_vf64">;
def opcode_nearbyint_vf64          : misc_opx<1640, "nearbyint_vf64">;
def opcode_rint_vf64               : misc_opx<1641, "rint_vf64">;
def opcode_cmp_oeq_vf64            : misc_opx<1644, "cmp_oeq_vf64">;
def opcode_cmp_one_vf64            : misc_opx<1645, "cmp_one_vf64">;
def opcode_cmp_olt_vf64            : misc_opx<1646, "cmp_olt_vf64">;
def opcode_cmp_oge_vf64            : misc_opx<1647, "cmp_oge_vf64">;
def opcode_cmp_o_vf64              : misc_opx<1648, "cmp_o_vf64">;
def opcode_cmp_ueq_vf64            : misc_opx<1649, "cmp_ueq_vf64">;
def opcode_cmp_une_vf64            : misc_opx<1650, "cmp_une_vf64">;
def opcode_cmp_ult_vf64            : misc_opx<1651, "cmp_ult_vf64">;
def opcode_cmp_uge_vf64            : misc_opx<1652, "cmp_uge_vf64">;
def opcode_cmp_u_vf64              : misc_opx<1653, "cmp_u_vf64">;
def opcode_add_alt_vf64            : misc_opx<1656, "add_alt_vf64">;
def opcode_sub_alt_vf64            : misc_opx<1657, "sub_alt_vf64">;
def opcode_add_horiz_vf64          : misc_opx<1658, "add_horiz_vf64">;
def opcode_sub_horiz_vf64          : misc_opx<1659, "sub_horiz_vf64">;
def opcode_mul_horiz_vf64          : misc_opx<1660, "mul_horiz_vf64">;
def opcode_dot_vf64                : misc_opx<1661, "dot_vf64">;
def opcode_merge_low_vf64          : misc_opx<1662, "merge_low_vf64">;
def opcode_merge_high_vf64         : misc_opx<1663, "merge_high_vf64">;
def opcode_unpack_high_vf64        : misc_opx<1664, "unpack_high_vf64">;
def opcode_unpack_low_vf64         : misc_opx<1665, "unpack_low_vf64">;
def opcode_pack_vf64               : misc_opx<1666, "pack_vf64">;
def opcode_trunc_vf64_vi64         : misc_opx<1667, "trunc_vf64_vi64">;
def opcode_trunc_vf64_vu64         : misc_opx<1668, "trunc_vf64_vu64">;
def opcode_cvt_vi64_vf64           : misc_opx<1669, "cvt_vi64_vf64">;
def opcode_cvt_vu64_vf64           : misc_opx<1670, "cvt_vu64_vf64">;
def opcode_class_f128              : misc_opx<1696, "class_f128">;
def opcode_sqrt_f128               : misc_opx<1697, "sqrt_f128">;
def opcode_rsqrt_f128              : misc_opx<1698, "rsqrt_f128">;
def opcode_add_f128                : misc_opx<1699, "add_f128">;
def opcode_sub_f128                : misc_opx<1700, "sub_f128">;
def opcode_nadd_f128               : misc_opx<1701, "nadd_f128">;
def opcode_mul_f128                : misc_opx<1702, "mul_f128">;
def opcode_nmul_f128               : misc_opx<1703, "nmul_f128">;
def opcode_div_f128                : misc_opx<1704, "div_f128">;
def opcode_neg_f128                : misc_opx<1705, "neg_f128">;
def opcode_abs_f128                : misc_opx<1706, "abs_f128">;
def opcode_nabs_f128               : misc_opx<1707, "nabs_f128">;
def opcode_abs_diff_f128           : misc_opx<1708, "abs_diff_f128">;
def opcode_nabs_diff_f128          : misc_opx<1709, "nabs_diff_f128">;
def opcode_min_f128                : misc_opx<1710, "min_f128">;
def opcode_max_f128                : misc_opx<1711, "max_f128">;
def opcode_minnum_f128             : misc_opx<1712, "minnum_f128">;
def opcode_maxnum_f128             : misc_opx<1713, "maxnum_f128">;
def opcode_abs_min_f128            : misc_opx<1714, "abs_min_f128">;
def opcode_abs_max_f128            : misc_opx<1715, "abs_max_f128">;
def opcode_round_f128              : misc_opx<1716, "round_f128">;
def opcode_ceil_f128               : misc_opx<1717, "ceil_f128">;
def opcode_floor_f128              : misc_opx<1718, "floor_f128">;
def opcode_trunc_f128              : misc_opx<1719, "trunc_f128">;
def opcode_roundeven_f128          : misc_opx<1720, "roundeven_f128">;
def opcode_nearbyint_f128          : misc_opx<1721, "nearbyint_f128">;
def opcode_rint_f128               : misc_opx<1722, "rint_f128">;
def opcode_cmp_oeq_f128            : misc_opx<1724, "cmp_oeq_f128">;
def opcode_cmp_one_f128            : misc_opx<1725, "cmp_one_f128">;
def opcode_cmp_olt_f128            : misc_opx<1726, "cmp_olt_f128">;
def opcode_cmp_oge_f128            : misc_opx<1727, "cmp_oge_f128">;
def opcode_cmp_o_f128              : misc_opx<1728, "cmp_o_f128">;
def opcode_cmp_ueq_f128            : misc_opx<1729, "cmp_ueq_f128">;
def opcode_cmp_une_f128            : misc_opx<1730, "cmp_une_f128">;
def opcode_cmp_ult_f128            : misc_opx<1731, "cmp_ult_f128">;
def opcode_cmp_uge_f128            : misc_opx<1732, "cmp_uge_f128">;
def opcode_cmp_u_f128              : misc_opx<1733, "cmp_u_f128">;
def opcode_trunc_f128_i32          : misc_opx<1736, "trunc_f128_i32">;
def opcode_trunc_f128_u32          : misc_opx<1737, "trunc_f128_u32">;
def opcode_cvt_i32_f128            : misc_opx<1738, "cvt_i32_f128">;
def opcode_cvt_u32_f128            : misc_opx<1739, "cvt_u32_f128">;
def opcode_trunc_f128_i64          : misc_opx<1740, "trunc_f128_i64">;
def opcode_trunc_f128_u64          : misc_opx<1741, "trunc_f128_u64">;
def opcode_cvt_i64_f128            : misc_opx<1742, "cvt_i64_f128">;
def opcode_cvt_u64_f128            : misc_opx<1743, "cvt_u64_f128">;
def opcode_trunc_f128_i128         : misc_opx<1744, "trunc_f128_i128">;
def opcode_trunc_f128_u128         : misc_opx<1745, "trunc_f128_u128">;
def opcode_cvt_i128_f128           : misc_opx<1746, "cvt_i128_f128">;
def opcode_cvt_u128_f128           : misc_opx<1747, "cvt_u128_f128">;
def opcode_extend_f32_f128         : misc_opx<1752, "extend_f32_f128">;
def opcode_extend_f64_f128         : misc_opx<1753, "extend_f64_f128">;
def opcode_extend_f16_f128         : misc_opx<1754, "extend_f16_f128">;
def opcode_cvt_f128_f64            : misc_opx<1755, "cvt_f128_f64">;
def opcode_cvt_f128_f32            : misc_opx<1756, "cvt_f128_f32">;
def opcode_cvt_f128_f16            : misc_opx<1757, "cvt_f128_f16">;
def opcode_scale_f128              : misc_opx<1758, "scale_f128">;
def opcode_max_vi8                 : misc_opx<1792, "max_vi8">;
def opcode_max_vu8                 : misc_opx<1793, "max_vu8">;
def opcode_min_vi8                 : misc_opx<1794, "min_vi8">;
def opcode_min_vu8                 : misc_opx<1795, "min_vu8">;
def opcode_add_vu8                 : misc_opx<1796, "add_vu8">;
def opcode_sub_vu8                 : misc_opx<1797, "sub_vu8">;
def opcode_addo_vi8                : misc_opx<1798, "addo_vi8">;
def opcode_subo_vi8                : misc_opx<1799, "subo_vi8">;
def opcode_addc_vu8                : misc_opx<1800, "addc_vu8">;
def opcode_subb_vu8                : misc_opx<1801, "subb_vu8">;
def opcode_add_sat_vu8             : misc_opx<1802, "add_sat_vu8">;
def opcode_add_sat_vi8             : misc_opx<1803, "add_sat_vi8">;
def opcode_sub_sat_vi8             : misc_opx<1804, "sub_sat_vi8">;
def opcode_sub_sat_vu8             : misc_opx<1805, "sub_sat_vu8">;
def opcode_avg_vi8                 : misc_opx<1806, "avg_vi8">;
def opcode_avg_vu8                 : misc_opx<1807, "avg_vu8">;
def opcode_cmp_eq_vi8              : misc_opx<1808, "cmp_eq_vi8">;
def opcode_cmp_lt_vi8              : misc_opx<1809, "cmp_lt_vi8">;
def opcode_cmp_lt_vu8              : misc_opx<1810, "cmp_lt_vu8">;
def opcode_sll_vu8                 : misc_opx<1811, "sll_vu8">;
def opcode_sll_imm_vu8             : misc_opx<1812, "sll_imm_vu8">;
def opcode_srl_vu8                 : misc_opx<1813, "srl_vu8">;
def opcode_srl_imm_vu8             : misc_opx<1814, "srl_imm_vu8">;
def opcode_sra_vi8                 : misc_opx<1815, "sra_vi8">;
def opcode_sra_imm_vi8             : misc_opx<1816, "sra_imm_vi8">;
def opcode_rol_vu8                 : misc_opx<1817, "rol_vu8">;
def opcode_ror_vu8                 : misc_opx<1818, "ror_vu8">;
def opcode_merge_high_vu8          : misc_opx<1819, "merge_high_vu8">;
def opcode_merge_low_vu8           : misc_opx<1820, "merge_low_vu8">;
def opcode_unpack_low_vi8          : misc_opx<1824, "unpack_low_vi8">;
def opcode_unpack_high_vi8         : misc_opx<1825, "unpack_high_vi8">;
def opcode_unpack_low_vu8          : misc_opx<1826, "unpack_low_vu8">;
def opcode_unpack_high_vu8         : misc_opx<1827, "unpack_high_vu8">;
def opcode_max_vi16                : misc_opx<1856, "max_vi16">;
def opcode_max_vu16                : misc_opx<1857, "max_vu16">;
def opcode_min_vi16                : misc_opx<1858, "min_vi16">;
def opcode_min_vu16                : misc_opx<1859, "min_vu16">;
def opcode_add_vu16                : misc_opx<1860, "add_vu16">;
def opcode_sub_vu16                : misc_opx<1861, "sub_vu16">;
def opcode_addo_vi16               : misc_opx<1862, "addo_vi16">;
def opcode_subo_vi16               : misc_opx<1863, "subo_vi16">;
def opcode_addc_vu16               : misc_opx<1864, "addc_vu16">;
def opcode_subb_vu16               : misc_opx<1865, "subb_vu16">;
def opcode_add_sat_vu16            : misc_opx<1866, "add_sat_vu16">;
def opcode_add_sat_vi16            : misc_opx<1867, "add_sat_vi16">;
def opcode_sub_sat_vi16            : misc_opx<1868, "sub_sat_vi16">;
def opcode_sub_sat_vu16            : misc_opx<1869, "sub_sat_vu16">;
def opcode_avg_vi16                : misc_opx<1870, "avg_vi16">;
def opcode_avg_vu16                : misc_opx<1871, "avg_vu16">;
def opcode_cmp_eq_vi16             : misc_opx<1872, "cmp_eq_vi16">;
def opcode_cmp_lt_vi16             : misc_opx<1873, "cmp_lt_vi16">;
def opcode_cmp_lt_vu16             : misc_opx<1874, "cmp_lt_vu16">;
def opcode_sll_vu16                : misc_opx<1875, "sll_vu16">;
def opcode_sll_imm_vu16            : misc_opx<1876, "sll_imm_vu16">;
def opcode_srl_vu16                : misc_opx<1877, "srl_vu16">;
def opcode_srl_imm_vu16            : misc_opx<1878, "srl_imm_vu16">;
def opcode_sra_vi16                : misc_opx<1879, "sra_vi16">;
def opcode_sra_imm_vi16            : misc_opx<1880, "sra_imm_vi16">;
def opcode_rol_vu16                : misc_opx<1881, "rol_vu16">;
def opcode_ror_vu16                : misc_opx<1882, "ror_vu16">;
def opcode_merge_high_vu16         : misc_opx<1883, "merge_high_vu16">;
def opcode_merge_low_vu16          : misc_opx<1884, "merge_low_vu16">;
def opcode_unpack_low_vi16         : misc_opx<1888, "unpack_low_vi16">;
def opcode_unpack_high_vi16        : misc_opx<1889, "unpack_high_vi16">;
def opcode_unpack_low_vu16         : misc_opx<1890, "unpack_low_vu16">;
def opcode_unpack_high_vu16        : misc_opx<1891, "unpack_high_vu16">;
def opcode_pack_sat_vi16           : misc_opx<1892, "pack_sat_vi16">;
def opcode_pack_sat_vu16           : misc_opx<1893, "pack_sat_vu16">;
def opcode_pack_mod_vu16           : misc_opx<1894, "pack_mod_vu16">;
def opcode_pack_usat_vi16          : misc_opx<1895, "pack_usat_vi16">;
def opcode_max_vi32                : misc_opx<1920, "max_vi32">;
def opcode_max_vu32                : misc_opx<1921, "max_vu32">;
def opcode_min_vi32                : misc_opx<1922, "min_vi32">;
def opcode_min_vu32                : misc_opx<1923, "min_vu32">;
def opcode_add_vu32                : misc_opx<1924, "add_vu32">;
def opcode_sub_vu32                : misc_opx<1925, "sub_vu32">;
def opcode_addo_vi32               : misc_opx<1926, "addo_vi32">;
def opcode_subo_vi32               : misc_opx<1927, "subo_vi32">;
def opcode_addc_vu32               : misc_opx<1928, "addc_vu32">;
def opcode_subb_vu32               : misc_opx<1929, "subb_vu32">;
def opcode_add_sat_vu32            : misc_opx<1930, "add_sat_vu32">;
def opcode_add_sat_vi32            : misc_opx<1931, "add_sat_vi32">;
def opcode_sub_sat_vi32            : misc_opx<1932, "sub_sat_vi32">;
def opcode_sub_sat_vu32            : misc_opx<1933, "sub_sat_vu32">;
def opcode_avg_vi32                : misc_opx<1934, "avg_vi32">;
def opcode_avg_vu32                : misc_opx<1935, "avg_vu32">;
def opcode_cmp_eq_vi32             : misc_opx<1936, "cmp_eq_vi32">;
def opcode_cmp_lt_vi32             : misc_opx<1937, "cmp_lt_vi32">;
def opcode_cmp_lt_vu32             : misc_opx<1938, "cmp_lt_vu32">;
def opcode_sll_vu32                : misc_opx<1939, "sll_vu32">;
def opcode_sll_imm_vu32            : misc_opx<1940, "sll_imm_vu32">;
def opcode_srl_vu32                : misc_opx<1941, "srl_vu32">;
def opcode_srl_imm_vu32            : misc_opx<1942, "srl_imm_vu32">;
def opcode_sra_vi32                : misc_opx<1943, "sra_vi32">;
def opcode_sra_imm_vi32            : misc_opx<1944, "sra_imm_vi32">;
def opcode_rol_vu32                : misc_opx<1945, "rol_vu32">;
def opcode_ror_vu32                : misc_opx<1946, "ror_vu32">;
def opcode_merge_high_vu32         : misc_opx<1947, "merge_high_vu32">;
def opcode_merge_low_vu32          : misc_opx<1948, "merge_low_vu32">;
def opcode_unpack_low_vi32         : misc_opx<1952, "unpack_low_vi32">;
def opcode_unpack_high_vi32        : misc_opx<1953, "unpack_high_vi32">;
def opcode_unpack_low_vu32         : misc_opx<1954, "unpack_low_vu32">;
def opcode_unpack_high_vu32        : misc_opx<1955, "unpack_high_vu32">;
def opcode_pack_sat_vi32           : misc_opx<1956, "pack_sat_vi32">;
def opcode_pack_sat_vu32           : misc_opx<1957, "pack_sat_vu32">;
def opcode_pack_mod_vu32           : misc_opx<1958, "pack_mod_vu32">;
def opcode_pack_usat_vi32          : misc_opx<1959, "pack_usat_vi32">;
def opcode_max_vi64                : misc_opx<1984, "max_vi64">;
def opcode_max_vu64                : misc_opx<1985, "max_vu64">;
def opcode_min_vi64                : misc_opx<1986, "min_vi64">;
def opcode_min_vu64                : misc_opx<1987, "min_vu64">;
def opcode_add_vu64                : misc_opx<1988, "add_vu64">;
def opcode_sub_vu64                : misc_opx<1989, "sub_vu64">;
def opcode_addo_vi64               : misc_opx<1990, "addo_vi64">;
def opcode_subo_vi64               : misc_opx<1991, "subo_vi64">;
def opcode_addc_vu64               : misc_opx<1992, "addc_vu64">;
def opcode_subb_vu64               : misc_opx<1993, "subb_vu64">;
def opcode_add_sat_vu64            : misc_opx<1994, "add_sat_vu64">;
def opcode_add_sat_vi64            : misc_opx<1995, "add_sat_vi64">;
def opcode_sub_sat_vi64            : misc_opx<1996, "sub_sat_vi64">;
def opcode_sub_sat_vu64            : misc_opx<1997, "sub_sat_vu64">;
def opcode_avg_vi64                : misc_opx<1998, "avg_vi64">;
def opcode_avg_vu64                : misc_opx<1999, "avg_vu64">;
def opcode_cmp_eq_vi64             : misc_opx<2000, "cmp_eq_vi64">;
def opcode_cmp_lt_vi64             : misc_opx<2001, "cmp_lt_vi64">;
def opcode_cmp_lt_vu64             : misc_opx<2002, "cmp_lt_vu64">;
def opcode_sll_vu64                : misc_opx<2003, "sll_vu64">;
def opcode_sll_imm_vu64            : misc_opx<2004, "sll_imm_vu64">;
def opcode_srl_vu64                : misc_opx<2005, "srl_vu64">;
def opcode_srl_imm_vu64            : misc_opx<2006, "srl_imm_vu64">;
def opcode_sra_vi64                : misc_opx<2007, "sra_vi64">;
def opcode_sra_imm_vi64            : misc_opx<2008, "sra_imm_vi64">;
def opcode_rol_vu64                : misc_opx<2009, "rol_vu64">;
def opcode_ror_vu64                : misc_opx<2010, "ror_vu64">;
def opcode_merge_high_vu64         : misc_opx<2011, "merge_high_vu64">;
def opcode_merge_low_vu64          : misc_opx<2012, "merge_low_vu64">;
def opcode_pack_sat_vi64           : misc_opx<2020, "pack_sat_vi64">;
def opcode_pack_sat_vu64           : misc_opx<2021, "pack_sat_vu64">;
def opcode_pack_mod_vu64           : misc_opx<2022, "pack_mod_vu64">;
def opcode_pack_usat_vi64          : misc_opx<2023, "pack_usat_vi64">;


class raopx_opx<bits<7> val, string _mnem> {
    bits<7> value = val;
    string mnem = _mnem;
}

def opcode_nop                     : raopx_opx<0, "nop">;
def opcode_jmp                     : raopx_opx<1, "jmp">;
def opcode_retf                    : raopx_opx<2, "retf">;
def opcode_alloc                   : raopx_opx<3, "alloc">;
def opcode_alloc_sp                : raopx_opx<4, "alloc_sp">;
def opcode_eh_adj                  : raopx_opx<8, "eh_adj">;
def opcode_eh_throw                : raopx_opx<9, "eh_throw">;
def opcode_eh_catch                : raopx_opx<10, "eh_catch">;
def opcode_eh_next                 : raopx_opx<11, "eh_next">;
def opcode_dcbt                    : raopx_opx<16, "dcbt">;
def opcode_dcbf                    : raopx_opx<17, "dcbf">;
def opcode_dcbi                    : raopx_opx<18, "dcbi">;
def opcode_icbi                    : raopx_opx<19, "icbi">;
def opcode_write                   : raopx_opx<127, "write">;


class br_misc_opx<bits<4> val, string _mnem> {
    bits<4> value = val;
    string mnem = _mnem;
}

def opcode_br_bc                   : br_misc_opx<0, "br_bc">;
def opcode_br_bc_imm               : br_misc_opx<1, "br_bc_imm">;
def opcode_br_bs                   : br_misc_opx<2, "br_bs">;
def opcode_br_bs_imm               : br_misc_opx<3, "br_bs_imm">;


class br_32_opx<bits<4> val, string _mnem> {
    bits<4> value = val;
    string mnem = _mnem;
}

def opcode_br_eq_i32               : br_32_opx<0, "br_eq_i32">;
def opcode_br_ne_i32               : br_32_opx<1, "br_ne_i32">;
def opcode_br_lt_i32               : br_32_opx<2, "br_lt_i32">;
def opcode_br_ge_i32               : br_32_opx<3, "br_ge_i32">;
def opcode_br_lt_u32               : br_32_opx<4, "br_lt_u32">;
def opcode_br_ge_u32               : br_32_opx<5, "br_ge_u32">;
def opcode_br_oeq_f32              : br_32_opx<6, "br_oeq_f32">;
def opcode_br_one_f32              : br_32_opx<7, "br_one_f32">;
def opcode_br_olt_f32              : br_32_opx<8, "br_olt_f32">;
def opcode_br_oge_f32              : br_32_opx<9, "br_oge_f32">;
def opcode_br_o_f32                : br_32_opx<10, "br_o_f32">;
def opcode_br_ueq_f32              : br_32_opx<11, "br_ueq_f32">;
def opcode_br_une_f32              : br_32_opx<12, "br_une_f32">;
def opcode_br_ult_f32              : br_32_opx<13, "br_ult_f32">;
def opcode_br_uge_f32              : br_32_opx<14, "br_uge_f32">;
def opcode_br_u_f32                : br_32_opx<15, "br_u_f32">;


class br_64_opx<bits<4> val, string _mnem> {
    bits<4> value = val;
    string mnem = _mnem;
}

def opcode_br_eq_i64               : br_64_opx<0, "br_eq_i64">;
def opcode_br_ne_i64               : br_64_opx<1, "br_ne_i64">;
def opcode_br_lt_i64               : br_64_opx<2, "br_lt_i64">;
def opcode_br_ge_i64               : br_64_opx<3, "br_ge_i64">;
def opcode_br_lt_u64               : br_64_opx<4, "br_lt_u64">;
def opcode_br_ge_u64               : br_64_opx<5, "br_ge_u64">;
def opcode_br_oeq_f64              : br_64_opx<6, "br_oeq_f64">;
def opcode_br_one_f64              : br_64_opx<7, "br_one_f64">;
def opcode_br_olt_f64              : br_64_opx<8, "br_olt_f64">;
def opcode_br_oge_f64              : br_64_opx<9, "br_oge_f64">;
def opcode_br_o_f64                : br_64_opx<10, "br_o_f64">;
def opcode_br_ueq_f64              : br_64_opx<11, "br_ueq_f64">;
def opcode_br_une_f64              : br_64_opx<12, "br_une_f64">;
def opcode_br_ult_f64              : br_64_opx<13, "br_ult_f64">;
def opcode_br_uge_f64              : br_64_opx<14, "br_uge_f64">;
def opcode_br_u_f64                : br_64_opx<15, "br_u_f64">;


class br_128_opx<bits<4> val, string _mnem> {
    bits<4> value = val;
    string mnem = _mnem;
}

def opcode_br_eq_i128              : br_128_opx<0, "br_eq_i128">;
def opcode_br_ne_i128              : br_128_opx<1, "br_ne_i128">;
def opcode_br_lt_i128              : br_128_opx<2, "br_lt_i128">;
def opcode_br_ge_i128              : br_128_opx<3, "br_ge_i128">;
def opcode_br_lt_u128              : br_128_opx<4, "br_lt_u128">;
def opcode_br_ge_u128              : br_128_opx<5, "br_ge_u128">;
def opcode_br_oeq_f128             : br_128_opx<6, "br_oeq_f128">;
def opcode_br_one_f128             : br_128_opx<7, "br_one_f128">;
def opcode_br_olt_f128             : br_128_opx<8, "br_olt_f128">;
def opcode_br_oge_f128             : br_128_opx<9, "br_oge_f128">;
def opcode_br_o_f128               : br_128_opx<10, "br_o_f128">;
def opcode_br_ueq_f128             : br_128_opx<11, "br_ueq_f128">;
def opcode_br_une_f128             : br_128_opx<12, "br_une_f128">;
def opcode_br_ult_f128             : br_128_opx<13, "br_ult_f128">;
def opcode_br_uge_f128             : br_128_opx<14, "br_uge_f128">;
def opcode_br_u_f128               : br_128_opx<15, "br_u_f128">;


class loop_opx<bits<4> val, string _mnem> {
    bits<4> value = val;
    string mnem = _mnem;
}

def opcode_rep_lt_i64              : loop_opx<0, "rep_lt_i64">;
def opcode_rep_gt_i64              : loop_opx<1, "rep_gt_i64">;
def opcode_rep_le_i64              : loop_opx<2, "rep_le_i64">;
def opcode_rep_ge_i64              : loop_opx<3, "rep_ge_i64">;
def opcode_rep_lt_u64              : loop_opx<4, "rep_lt_u64">;
def opcode_rep_gt_u64              : loop_opx<5, "rep_gt_u64">;
def opcode_rep_le_u64              : loop_opx<6, "rep_le_u64">;
def opcode_rep_ge_u64              : loop_opx<7, "rep_ge_u64">;
def opcode_rep_lt_i32              : loop_opx<8, "rep_lt_i32">;
def opcode_rep_gt_i32              : loop_opx<9, "rep_gt_i32">;
def opcode_rep_le_i32              : loop_opx<10, "rep_le_i32">;
def opcode_rep_ge_i32              : loop_opx<11, "rep_ge_i32">;
def opcode_rep_lt_u32              : loop_opx<12, "rep_lt_u32">;
def opcode_rep_gt_u32              : loop_opx<13, "rep_gt_u32">;
def opcode_rep_le_u32              : loop_opx<14, "rep_le_u32">;
def opcode_rep_ge_u32              : loop_opx<15, "rep_ge_u32">;


class mem_xi64_opx<bits<4> val, string _mnem> {
    bits<4> value = val;
    string mnem = _mnem;
}

def opcode_ld_xi64_u8              : mem_xi64_opx<0, "ld_xi64_u8">;
def opcode_ld_xi64_i8              : mem_xi64_opx<1, "ld_xi64_i8">;
def opcode_st_xi64_i8              : mem_xi64_opx<2, "st_xi64_i8">;
def opcode_ld_xi64_u16             : mem_xi64_opx<3, "ld_xi64_u16">;
def opcode_ld_xi64_i16             : mem_xi64_opx<4, "ld_xi64_i16">;
def opcode_st_xi64_i16             : mem_xi64_opx<5, "st_xi64_i16">;
def opcode_ld_xi64_u32             : mem_xi64_opx<6, "ld_xi64_u32">;
def opcode_ld_xi64_i32             : mem_xi64_opx<7, "ld_xi64_i32">;
def opcode_st_xi64_i32             : mem_xi64_opx<8, "st_xi64_i32">;
def opcode_ld_xi64_u64             : mem_xi64_opx<9, "ld_xi64_u64">;
def opcode_ld_xi64_i64             : mem_xi64_opx<10, "ld_xi64_i64">;
def opcode_st_xi64_i64             : mem_xi64_opx<11, "st_xi64_i64">;
def opcode_ld_xi64_i128            : mem_xi64_opx<12, "ld_xi64_i128">;
def opcode_st_xi64_i128            : mem_xi64_opx<13, "st_xi64_i128">;
def opcode_lda_xi64                : mem_xi64_opx<14, "lda_xi64">;


class mem_xu64_opx<bits<4> val, string _mnem> {
    bits<4> value = val;
    string mnem = _mnem;
}

def opcode_ld_xu64_u8              : mem_xu64_opx<0, "ld_xu64_u8">;
def opcode_ld_xu64_i8              : mem_xu64_opx<1, "ld_xu64_i8">;
def opcode_st_xu64_i8              : mem_xu64_opx<2, "st_xu64_i8">;
def opcode_ld_xu64_u16             : mem_xu64_opx<3, "ld_xu64_u16">;
def opcode_ld_xu64_i16             : mem_xu64_opx<4, "ld_xu64_i16">;
def opcode_st_xu64_i16             : mem_xu64_opx<5, "st_xu64_i16">;
def opcode_ld_xu64_u32             : mem_xu64_opx<6, "ld_xu64_u32">;
def opcode_ld_xu64_i32             : mem_xu64_opx<7, "ld_xu64_i32">;
def opcode_st_xu64_i32             : mem_xu64_opx<8, "st_xu64_i32">;
def opcode_ld_xu64_u64             : mem_xu64_opx<9, "ld_xu64_u64">;
def opcode_ld_xu64_i64             : mem_xu64_opx<10, "ld_xu64_i64">;
def opcode_st_xu64_i64             : mem_xu64_opx<11, "st_xu64_i64">;
def opcode_ld_xu64_i128            : mem_xu64_opx<12, "ld_xu64_i128">;
def opcode_st_xu64_i128            : mem_xu64_opx<13, "st_xu64_i128">;
def opcode_lda_xu64                : mem_xu64_opx<14, "lda_xu64">;


class mem_xi32_opx<bits<4> val, string _mnem> {
    bits<4> value = val;
    string mnem = _mnem;
}

def opcode_ld_xi32_u8              : mem_xi32_opx<0, "ld_xi32_u8">;
def opcode_ld_xi32_i8              : mem_xi32_opx<1, "ld_xi32_i8">;
def opcode_st_xi32_i8              : mem_xi32_opx<2, "st_xi32_i8">;
def opcode_ld_xi32_u16             : mem_xi32_opx<3, "ld_xi32_u16">;
def opcode_ld_xi32_i16             : mem_xi32_opx<4, "ld_xi32_i16">;
def opcode_st_xi32_i16             : mem_xi32_opx<5, "st_xi32_i16">;
def opcode_ld_xi32_u32             : mem_xi32_opx<6, "ld_xi32_u32">;
def opcode_ld_xi32_i32             : mem_xi32_opx<7, "ld_xi32_i32">;
def opcode_st_xi32_i32             : mem_xi32_opx<8, "st_xi32_i32">;
def opcode_ld_xi32_u64             : mem_xi32_opx<9, "ld_xi32_u64">;
def opcode_ld_xi32_i64             : mem_xi32_opx<10, "ld_xi32_i64">;
def opcode_st_xi32_i64             : mem_xi32_opx<11, "st_xi32_i64">;
def opcode_ld_xi32_i128            : mem_xi32_opx<12, "ld_xi32_i128">;
def opcode_st_xi32_i128            : mem_xi32_opx<13, "st_xi32_i128">;
def opcode_lda_xi32                : mem_xi32_opx<14, "lda_xi32">;


class mem_xu32_opx<bits<4> val, string _mnem> {
    bits<4> value = val;
    string mnem = _mnem;
}

def opcode_ld_xu32_u8              : mem_xu32_opx<0, "ld_xu32_u8">;
def opcode_ld_xu32_i8              : mem_xu32_opx<1, "ld_xu32_i8">;
def opcode_st_xu32_i8              : mem_xu32_opx<2, "st_xu32_i8">;
def opcode_ld_xu32_u16             : mem_xu32_opx<3, "ld_xu32_u16">;
def opcode_ld_xu32_i16             : mem_xu32_opx<4, "ld_xu32_i16">;
def opcode_st_xu32_i16             : mem_xu32_opx<5, "st_xu32_i16">;
def opcode_ld_xu32_u32             : mem_xu32_opx<6, "ld_xu32_u32">;
def opcode_ld_xu32_i32             : mem_xu32_opx<7, "ld_xu32_i32">;
def opcode_st_xu32_i32             : mem_xu32_opx<8, "st_xu32_i32">;
def opcode_ld_xu32_u64             : mem_xu32_opx<9, "ld_xu32_u64">;
def opcode_ld_xu32_i64             : mem_xu32_opx<10, "ld_xu32_i64">;
def opcode_st_xu32_i64             : mem_xu32_opx<11, "st_xu32_i64">;
def opcode_ld_xu32_i128            : mem_xu32_opx<12, "ld_xu32_i128">;
def opcode_st_xu32_i128            : mem_xu32_opx<13, "st_xu32_i128">;
def opcode_lda_xu32                : mem_xu32_opx<14, "lda_xu32">;


def gpr_reg : GenericEnum {
  let FilterClass = "gpr_reg";
  let NameField = "name";
  let ValueField = "value";
}

class gpr_reg<bits<7> val, string s> {
  string name = NAME;
  string mnem = s;
  bits<7> value = val;
}

def gpr_reg_r0              : gpr_reg<0, "r0">;
def gpr_reg_r1              : gpr_reg<1, "r1">;
def gpr_reg_r2              : gpr_reg<2, "r2">;
def gpr_reg_r3              : gpr_reg<3, "r3">;
def gpr_reg_r4              : gpr_reg<4, "r4">;
def gpr_reg_r5              : gpr_reg<5, "r5">;
def gpr_reg_r6              : gpr_reg<6, "r6">;
def gpr_reg_r7              : gpr_reg<7, "r7">;
def gpr_reg_r8              : gpr_reg<8, "r8">;
def gpr_reg_r9              : gpr_reg<9, "r9">;
def gpr_reg_r10             : gpr_reg<10, "r10">;
def gpr_reg_r11             : gpr_reg<11, "r11">;
def gpr_reg_r12             : gpr_reg<12, "r12">;
def gpr_reg_r13             : gpr_reg<13, "r13">;
def gpr_reg_r14             : gpr_reg<14, "r14">;
def gpr_reg_r15             : gpr_reg<15, "r15">;
def gpr_reg_r16             : gpr_reg<16, "r16">;
def gpr_reg_r17             : gpr_reg<17, "r17">;
def gpr_reg_r18             : gpr_reg<18, "r18">;
def gpr_reg_r19             : gpr_reg<19, "r19">;
def gpr_reg_r20             : gpr_reg<20, "r20">;
def gpr_reg_r21             : gpr_reg<21, "r21">;
def gpr_reg_r22             : gpr_reg<22, "r22">;
def gpr_reg_r23             : gpr_reg<23, "r23">;
def gpr_reg_r24             : gpr_reg<24, "r24">;
def gpr_reg_r25             : gpr_reg<25, "r25">;
def gpr_reg_r26             : gpr_reg<26, "r26">;
def gpr_reg_r27             : gpr_reg<27, "r27">;
def gpr_reg_r28             : gpr_reg<28, "r28">;
def gpr_reg_r29             : gpr_reg<29, "r29">;
def gpr_reg_r30             : gpr_reg<30, "r30">;
def gpr_reg_r31             : gpr_reg<31, "r31">;
def gpr_reg_r32             : gpr_reg<32, "r32">;
def gpr_reg_r33             : gpr_reg<33, "r33">;
def gpr_reg_r34             : gpr_reg<34, "r34">;
def gpr_reg_r35             : gpr_reg<35, "r35">;
def gpr_reg_r36             : gpr_reg<36, "r36">;
def gpr_reg_r37             : gpr_reg<37, "r37">;
def gpr_reg_r38             : gpr_reg<38, "r38">;
def gpr_reg_r39             : gpr_reg<39, "r39">;
def gpr_reg_r40             : gpr_reg<40, "r40">;
def gpr_reg_r41             : gpr_reg<41, "r41">;
def gpr_reg_r42             : gpr_reg<42, "r42">;
def gpr_reg_r43             : gpr_reg<43, "r43">;
def gpr_reg_r44             : gpr_reg<44, "r44">;
def gpr_reg_r45             : gpr_reg<45, "r45">;
def gpr_reg_r46             : gpr_reg<46, "r46">;
def gpr_reg_r47             : gpr_reg<47, "r47">;
def gpr_reg_r48             : gpr_reg<48, "r48">;
def gpr_reg_r49             : gpr_reg<49, "r49">;
def gpr_reg_r50             : gpr_reg<50, "r50">;
def gpr_reg_r51             : gpr_reg<51, "r51">;
def gpr_reg_r52             : gpr_reg<52, "r52">;
def gpr_reg_r53             : gpr_reg<53, "r53">;
def gpr_reg_r54             : gpr_reg<54, "r54">;
def gpr_reg_r55             : gpr_reg<55, "r55">;
def gpr_reg_r56             : gpr_reg<56, "r56">;
def gpr_reg_r57             : gpr_reg<57, "r57">;
def gpr_reg_r58             : gpr_reg<58, "r58">;
def gpr_reg_r59             : gpr_reg<59, "r59">;
def gpr_reg_r60             : gpr_reg<60, "r60">;
def gpr_reg_r61             : gpr_reg<61, "r61">;
def gpr_reg_r62             : gpr_reg<62, "r62">;
def gpr_reg_r63             : gpr_reg<63, "r63">;
def gpr_reg_r64             : gpr_reg<64, "r64">;
def gpr_reg_r65             : gpr_reg<65, "r65">;
def gpr_reg_r66             : gpr_reg<66, "r66">;
def gpr_reg_r67             : gpr_reg<67, "r67">;
def gpr_reg_r68             : gpr_reg<68, "r68">;
def gpr_reg_r69             : gpr_reg<69, "r69">;
def gpr_reg_r70             : gpr_reg<70, "r70">;
def gpr_reg_r71             : gpr_reg<71, "r71">;
def gpr_reg_r72             : gpr_reg<72, "r72">;
def gpr_reg_r73             : gpr_reg<73, "r73">;
def gpr_reg_r74             : gpr_reg<74, "r74">;
def gpr_reg_r75             : gpr_reg<75, "r75">;
def gpr_reg_r76             : gpr_reg<76, "r76">;
def gpr_reg_r77             : gpr_reg<77, "r77">;
def gpr_reg_r78             : gpr_reg<78, "r78">;
def gpr_reg_r79             : gpr_reg<79, "r79">;
def gpr_reg_r80             : gpr_reg<80, "r80">;
def gpr_reg_r81             : gpr_reg<81, "r81">;
def gpr_reg_r82             : gpr_reg<82, "r82">;
def gpr_reg_r83             : gpr_reg<83, "r83">;
def gpr_reg_r84             : gpr_reg<84, "r84">;
def gpr_reg_r85             : gpr_reg<85, "r85">;
def gpr_reg_r86             : gpr_reg<86, "r86">;
def gpr_reg_r87             : gpr_reg<87, "r87">;
def gpr_reg_r88             : gpr_reg<88, "r88">;
def gpr_reg_r89             : gpr_reg<89, "r89">;
def gpr_reg_r90             : gpr_reg<90, "r90">;
def gpr_reg_r91             : gpr_reg<91, "r91">;
def gpr_reg_r92             : gpr_reg<92, "r92">;
def gpr_reg_r93             : gpr_reg<93, "r93">;
def gpr_reg_r94             : gpr_reg<94, "r94">;
def gpr_reg_r95             : gpr_reg<95, "r95">;
def gpr_reg_r96             : gpr_reg<96, "r96">;
def gpr_reg_r97             : gpr_reg<97, "r97">;
def gpr_reg_r98             : gpr_reg<98, "r98">;
def gpr_reg_r99             : gpr_reg<99, "r99">;
def gpr_reg_r100            : gpr_reg<100, "r100">;
def gpr_reg_r101            : gpr_reg<101, "r101">;
def gpr_reg_r102            : gpr_reg<102, "r102">;
def gpr_reg_r103            : gpr_reg<103, "r103">;
def gpr_reg_r104            : gpr_reg<104, "r104">;
def gpr_reg_r105            : gpr_reg<105, "r105">;
def gpr_reg_r106            : gpr_reg<106, "r106">;
def gpr_reg_r107            : gpr_reg<107, "r107">;
def gpr_reg_r108            : gpr_reg<108, "r108">;
def gpr_reg_r109            : gpr_reg<109, "r109">;
def gpr_reg_r110            : gpr_reg<110, "r110">;
def gpr_reg_r111            : gpr_reg<111, "r111">;
def gpr_reg_r112            : gpr_reg<112, "r112">;
def gpr_reg_r113            : gpr_reg<113, "r113">;
def gpr_reg_r114            : gpr_reg<114, "r114">;
def gpr_reg_r115            : gpr_reg<115, "r115">;
def gpr_reg_r116            : gpr_reg<116, "r116">;
def gpr_reg_r117            : gpr_reg<117, "r117">;
def gpr_reg_r118            : gpr_reg<118, "r118">;
def gpr_reg_r119            : gpr_reg<119, "r119">;
def gpr_reg_g0              : gpr_reg<120, "g0">;
def gpr_reg_g1              : gpr_reg<121, "g1">;
def gpr_reg_g2              : gpr_reg<122, "g2">;
def gpr_reg_g3              : gpr_reg<123, "g3">;
def gpr_reg_tp              : gpr_reg<124, "tp">;
def gpr_reg_fp              : gpr_reg<125, "fp">;
def gpr_reg_sp              : gpr_reg<126, "sp">;
def gpr_reg_gz              : gpr_reg<127, "gz">;


def spr_reg : GenericEnum {
  let FilterClass = "spr_reg";
  let NameField = "name";
  let ValueField = "value";
}

class spr_reg<bits<7> val, string s> {
  string name = NAME;
  string mnem = s;
  bits<7> value = val;
}

def spr_reg_ip              : spr_reg<0, "ip">;
def spr_reg_eip             : spr_reg<1, "eip">;
def spr_reg_fpcr            : spr_reg<2, "fpcr">;
def spr_reg_eca             : spr_reg<3, "eca">;
def spr_reg_rsc             : spr_reg<8, "rsc">;
def spr_reg_rsp             : spr_reg<9, "rsp">;
def spr_reg_bsp             : spr_reg<10, "bsp">;
def spr_reg_psr             : spr_reg<16, "psr">;
def spr_reg_reip            : spr_reg<17, "reip">;
def spr_reg_kip             : spr_reg<18, "kip">;
def spr_reg_ksp             : spr_reg<19, "ksp">;
def spr_reg_krsp            : spr_reg<20, "krsp">;
def spr_reg_peb             : spr_reg<21, "peb">;
def spr_reg_teb             : spr_reg<22, "teb">;
def spr_reg_itc             : spr_reg<23, "itc">;
def spr_reg_itm             : spr_reg<24, "itm">;
def spr_reg_pta             : spr_reg<25, "pta">;
def spr_reg_iva             : spr_reg<26, "iva">;
def spr_reg_iip             : spr_reg<40, "iip">;
def spr_reg_iipa            : spr_reg<41, "iipa">;
def spr_reg_ipsr            : spr_reg<42, "ipsr">;
def spr_reg_cause           : spr_reg<43, "cause">;
def spr_reg_ifa             : spr_reg<44, "ifa">;
def spr_reg_iib             : spr_reg<45, "iib">;
def spr_reg_irr0            : spr_reg<64, "irr0">;
def spr_reg_irr1            : spr_reg<65, "irr1">;
def spr_reg_irr2            : spr_reg<66, "irr2">;
def spr_reg_irr3            : spr_reg<67, "irr3">;
def spr_reg_isr0            : spr_reg<72, "isr0">;
def spr_reg_isr1            : spr_reg<73, "isr1">;
def spr_reg_isr2            : spr_reg<74, "isr2">;
def spr_reg_isr3            : spr_reg<75, "isr3">;
def spr_reg_iv              : spr_reg<80, "iv">;
def spr_reg_lid             : spr_reg<81, "lid">;
def spr_reg_tpr             : spr_reg<82, "tpr">;
def spr_reg_itcv            : spr_reg<83, "itcv">;
def spr_reg_tsv             : spr_reg<84, "tsv">;
def spr_reg_pmv             : spr_reg<85, "pmv">;
def spr_reg_cmcv            : spr_reg<86, "cmcv">;
