#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Feb 26 03:22:58 2021
# Process ID: 13432
# Current directory: D:/DrexelUni/ECEC402/audio_base
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11560 D:\DrexelUni\ECEC402\audio_base\audio_base.xpr
# Log file: D:/DrexelUni/ECEC402/audio_base/vivado.log
# Journal file: D:/DrexelUni/ECEC402/audio_base\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DrexelUni/ECEC402/audio_base/audio_base.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/DrexelUni/ECEC402/hw6/zybo_base_system/source/vivado/hw/lib/ADI/axi_i2s_adi_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 806.602 ; gain = 171.125
update_compile_order -fileset sources_1
open_bd_design {D:/DrexelUni/ECEC402/audio_base/audio_base.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- analogdeviceinc.com:adi:axi_i2s_adi:1.0 - axi_i2s_adi_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK2(clk) and /axi_i2s_adi_0/DATA_CLK_I(undef)
Successfully read diagram <system> from BD file <D:/DrexelUni/ECEC402/audio_base/audio_base.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1455.336 ; gain = 46.000
make_wrapper -files [get_files D:/DrexelUni/ECEC402/audio_base/audio_base.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  D:/DrexelUni/ECEC402/audio_base/audio_base.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'system' - hence not re-generating.
export_ip_user_files -of_objects [get_files D:/DrexelUni/ECEC402/audio_base/audio_base.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/DrexelUni/ECEC402/audio_base/audio_base.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/DrexelUni/ECEC402/audio_base/audio_base.srcs/sources_1/bd/system/system.bd] -directory D:/DrexelUni/ECEC402/audio_base/audio_base.ip_user_files/sim_scripts -ip_user_files_dir D:/DrexelUni/ECEC402/audio_base/audio_base.ip_user_files -ipstatic_source_dir D:/DrexelUni/ECEC402/audio_base/audio_base.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/DrexelUni/ECEC402/audio_base/audio_base.cache/compile_simlib/modelsim} {questa=D:/DrexelUni/ECEC402/audio_base/audio_base.cache/compile_simlib/questa} {riviera=D:/DrexelUni/ECEC402/audio_base/audio_base.cache/compile_simlib/riviera} {activehdl=D:/DrexelUni/ECEC402/audio_base/audio_base.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Feb 26 03:29:47 2021] Launched synth_1...
Run output will be captured here: D:/DrexelUni/ECEC402/audio_base/audio_base.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Feb 26 03:31:38 2021] Launched synth_1...
Run output will be captured here: D:/DrexelUni/ECEC402/audio_base/audio_base.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Feb 26 03:32:29 2021] Launched synth_1...
Run output will be captured here: D:/DrexelUni/ECEC402/audio_base/audio_base.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Feb 26 03:33:06 2021] Launched impl_1...
Run output will be captured here: D:/DrexelUni/ECEC402/audio_base/audio_base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri Feb 26 03:34:26 2021] Launched synth_1...
Run output will be captured here: D:/DrexelUni/ECEC402/audio_base/audio_base.runs/synth_1/runme.log
[Fri Feb 26 03:34:26 2021] Launched impl_1...
Run output will be captured here: D:/DrexelUni/ECEC402/audio_base/audio_base.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 26 03:36:23 2021] Launched impl_1...
Run output will be captured here: D:/DrexelUni/ECEC402/audio_base/audio_base.runs/impl_1/runme.log
make_wrapper -files [get_files D:/DrexelUni/ECEC402/audio_base/audio_base.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  D:/DrexelUni/ECEC402/audio_base/audio_base.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'system' - hence not re-generating.
export_ip_user_files -of_objects [get_files D:/DrexelUni/ECEC402/audio_base/audio_base.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/DrexelUni/ECEC402/audio_base/audio_base.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/DrexelUni/ECEC402/audio_base/audio_base.srcs/sources_1/bd/system/system.bd] -directory D:/DrexelUni/ECEC402/audio_base/audio_base.ip_user_files/sim_scripts -ip_user_files_dir D:/DrexelUni/ECEC402/audio_base/audio_base.ip_user_files -ipstatic_source_dir D:/DrexelUni/ECEC402/audio_base/audio_base.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/DrexelUni/ECEC402/audio_base/audio_base.cache/compile_simlib/modelsim} {questa=D:/DrexelUni/ECEC402/audio_base/audio_base.cache/compile_simlib/questa} {riviera=D:/DrexelUni/ECEC402/audio_base/audio_base.cache/compile_simlib/riviera} {activehdl=D:/DrexelUni/ECEC402/audio_base/audio_base.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file copy -force D:/DrexelUni/ECEC402/audio_base/audio_base.runs/impl_1/system_wrapper.sysdef D:/DrexelUni/ECEC402/audio_base/audio_base.sdk/system_wrapper.hdf

launch_sdk -workspace D:/DrexelUni/ECEC402/audio_base/audio_base.sdk -hwspec D:/DrexelUni/ECEC402/audio_base/audio_base.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/DrexelUni/ECEC402/audio_base/audio_base.sdk -hwspec D:/DrexelUni/ECEC402/audio_base/audio_base.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 26 04:00:12 2021...
