// Seed: 1868488308
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  genvar id_3;
  always @({1,
    id_3
  })
  begin
    disable id_4;
  end
  wire id_5;
  assign id_3 = $display === 1 && |1;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri id_3,
    output tri id_4,
    output supply0 id_5,
    input wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output wor id_10,
    input uwire id_11,
    output tri1 id_12,
    input tri id_13,
    output wor id_14,
    input tri1 id_15,
    output uwire id_16
);
  wire id_18;
  module_0(
      id_18, id_18
  );
endmodule
