
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99972                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489704                       # Number of bytes of host memory used
host_op_rate                                   111370                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 49736.21                       # Real time elapsed on the host
host_tick_rate                               21530805                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4972203923                       # Number of instructions simulated
sim_ops                                    5539107545                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   136                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2579553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5158878                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     80.485087                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       231914115                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    288145450                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      4531575                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    398595463                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     15301424                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     15304814                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3390                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       471268645                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        19720526                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         858998352                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        846880437                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      4530318                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          444002788                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     185867526                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     20162802                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    120654803                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2972203922                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3311160953                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2550514503                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.298233                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.397028                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1586526691     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    358304871     14.05%     76.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    220771800      8.66%     84.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     53166275      2.08%     86.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     31350706      1.23%     88.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     16620342      0.65%     88.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     28975129      1.14%     90.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     68931163      2.70%     92.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    185867526      7.29%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2550514503                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     17999592                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2832921502                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             702269568                       # Number of loads committed
system.switch_cpus.commit.membars            22402731                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2013187533     60.80%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    116515915      3.52%     64.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2240193      0.07%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     37254039      1.13%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     24643539      0.74%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     10141779      0.31%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     33604507      1.01%     67.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     40439646      1.22%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      5658579      0.17%     68.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     39493699      1.19%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2240200      0.07%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    702269568     21.21%     91.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    283471756      8.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3311160953                       # Class of committed instruction
system.switch_cpus.commit.refs              985741324                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         296716979                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2972203922                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3311160953                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.864009                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.864009                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1876295173                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1274                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    225794758                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3478303618                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        136895273                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         432883514                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        4562865                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4539                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     117373545                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           471268645                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         248240514                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2312873460                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        808909                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3201496123                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         9128244                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.183515                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    250572780                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    266936065                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.246683                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2568010374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.387750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.757476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1875690262     73.04%     73.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        162183456      6.32%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         34600859      1.35%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         56117929      2.19%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         50809522      1.98%     84.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24004335      0.93%     85.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         29835664      1.16%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         16403911      0.64%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        318364436     12.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2568010374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      5145888                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        452496548                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.324419                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1035510709                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          286707510                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       279681764                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     723799459                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     20234429                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1886980                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    288687591                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3431722219                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     748803199                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      7214128                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3401122784                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        9527573                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     129387548                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        4562865                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     142518327                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1503950                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     28415429                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          307                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        44383                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     26010984                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     21529889                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      5215835                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        44383                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1578603                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3567285                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3324320751                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3368121217                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682466                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2268736553                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.311568                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3369742407                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3799119368                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2450826673                       # number of integer regfile writes
system.switch_cpus.ipc                       1.157395                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.157395                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          160      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2045481729     60.01%     60.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    116527304      3.42%     63.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2240193      0.07%     63.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     39474619      1.16%     64.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     24644511      0.72%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     11052224      0.32%     65.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     34734200      1.02%     66.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     40439656      1.19%     67.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      6775158      0.20%     68.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     47688124      1.40%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2240200      0.07%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    750135958     22.01%     91.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    286902875      8.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3408336914                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            59416194                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017433                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        11294691     19.01%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           102      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      4360925      7.34%     26.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2818965      4.74%     31.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            12      0.00%     31.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1080192      1.82%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       25058720     42.17%     75.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      14802587     24.91%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3106564316                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8736995685                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3046300348                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3129006723                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3411487789                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3408336914                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     20234430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    120561258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        72468                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        71628                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    222077813                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2568010374                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.327229                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.977380                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1372068042     53.43%     53.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    442799838     17.24%     70.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    220759770      8.60%     79.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    159456471      6.21%     85.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    114793169      4.47%     89.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     61294653      2.39%     92.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    128777192      5.01%     97.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     37150882      1.45%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     30910357      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2568010374                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.327228                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      361188632                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    707177177                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    321820869                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    423321057                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     62711139                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     16335290                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    723799459                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    288687591                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4004937591                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      232392757                       # number of misc regfile writes
system.switch_cpus.numCycles               2568011241                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       573318675                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3690108763                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      248859470                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        184555794                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       31680022                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         70310                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6105482198                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3454187985                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3870831334                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         498100090                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       21755887                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        4562865                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     353754180                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        180722545                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3822055926                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    953718766                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     27590462                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         707113267                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     20234432                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    484925503                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5796460965                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6881127717                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        397972675                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       258517704                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          236                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8865854                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1924                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17731708                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1938                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2511310                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       866943                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1712379                       # Transaction distribution
system.membus.trans_dist::ReadExReq             68246                       # Transaction distribution
system.membus.trans_dist::ReadExResp            68246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2511310                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3866881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3871553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7738434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7738434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    220413952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    220737920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    441151872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               441151872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2579556                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2579556    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2579556                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7191349814                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7202637049                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24387303036                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8743687                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3061147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8385107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           122167                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          122167                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            38                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8743649                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26597448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26597562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1415682560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1415692288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2580438                       # Total snoops (count)
system.tol2bus.snoopTraffic                 110968704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11446292                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000191                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013913                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11444118     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2160      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11446292                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11054117892                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18485226360                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             79230                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    164991232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         164993408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     55420544                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       55420544                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1288994                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1289011                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       432973                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            432973                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    154073479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            154075511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      51753272                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            51753272                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      51753272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    154073479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           205828783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    865946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2573382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000346001550                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        48938                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        48938                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4556815                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            817653                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1289011                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    432973                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2578022                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  865946                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  4606                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           175556                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           158148                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           159136                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           156738                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           152811                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           156652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           149225                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           142429                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           131255                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           132983                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          153961                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          182667                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          193652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          177004                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          171098                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          180101                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            61612                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            43398                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            48002                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            46702                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            48297                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            58308                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            53854                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            52664                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            44144                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            42344                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           61500                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           64612                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           67756                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           49626                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           54370                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           68726                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.16                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 51434338210                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               12867080000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            99685888210                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19986.80                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38736.80                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1590530                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 438538                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                61.81                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               50.64                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2578022                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              865946                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1277896                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1278180                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   8863                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   8373                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     57                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     47                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 40562                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 40671                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 48929                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 48976                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 48973                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 48972                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 48987                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 49016                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 48999                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 48983                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 49007                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 49072                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 49089                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 49391                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 49337                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 48941                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 48938                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 48938                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   145                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1410261                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   156.082405                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   137.955985                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   118.400689                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        78611      5.57%      5.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1194848     84.73%     90.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        65429      4.64%     94.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        13989      0.99%     95.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        11596      0.82%     96.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        14228      1.01%     97.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        30972      2.20%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          519      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           69      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1410261                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        48938                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     52.584372                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    49.915074                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    16.875122                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            36      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          718      1.47%      1.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         3115      6.37%      7.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         6741     13.77%     21.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         9548     19.51%     41.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         9151     18.70%     59.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         7548     15.42%     75.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         5396     11.03%     86.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3208      6.56%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1742      3.56%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          898      1.83%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          474      0.97%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          219      0.45%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           86      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           38      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           13      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        48938                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        48938                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.694123                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.675042                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.806242                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            8264     16.89%     16.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             105      0.21%     17.10% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           39682     81.09%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             114      0.23%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             770      1.57%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        48938                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             164698624                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 294784                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               55418560                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              164993408                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            55420544                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      153.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       51.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   154.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    51.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.61                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070859594957                       # Total gap between requests
system.mem_ctrls0.avgGap                    621875.46                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    164696448                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     55418560                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2032.010349193839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 153798201.659680604935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 51751418.868299514055                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2577988                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       865946                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1313866                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  99684574344                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24811565227904                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38643.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38667.59                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  28652554.81                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   59.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5088449520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2704571265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         9444227940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2365067160                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    371233674930                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     98592558240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      573961217535                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       535.981220                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 252803670298                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 782298697426                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          4980828300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2647369230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         8929962300                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2155009140                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    371304045420                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     98533140000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      573083022870                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       535.161137                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 252638045711                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 782464322013                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    165187200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         165189760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     55548160                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       55548160                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1290525                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1290545                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       433970                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            433970                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    154256480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            154258870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      51872443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            51872443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      51872443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    154256480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           206131313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    867940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2576381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000421243362                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        49046                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        49046                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4562390                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            819516                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1290545                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    433970                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2581090                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  867940                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  4669                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           175625                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           159449                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           155004                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           155693                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           151307                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           157847                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           150720                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           141550                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           132472                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           132865                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          153072                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          183370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          196476                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          179733                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          172041                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          179197                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            63101                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            43824                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            47088                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            46792                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            48908                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            58758                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            53700                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            52720                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            43776                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            41922                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           60470                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           65034                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           68710                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           50236                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           53944                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           68934                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 51519385630                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               12882105000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            99827279380                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19996.49                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38746.49                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1591750                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 440340                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                61.78                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               50.73                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2581090                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              867940                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1279409                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1279615                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   8868                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   8443                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     45                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     41                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 40714                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 40831                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 49047                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 49077                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 49085                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 49088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 49105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 49141                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 49107                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 49079                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 49108                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 49174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 49206                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 49471                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 49402                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 49046                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 49046                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 49046                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   143                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1412246                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   156.089928                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   137.980285                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   118.296552                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        78811      5.58%      5.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1195818     84.67%     90.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        66347      4.70%     94.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        14063      1.00%     95.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        11372      0.81%     96.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        14276      1.01%     97.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        30999      2.20%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          487      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           73      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1412246                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        49046                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     52.530420                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    49.832197                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.946269                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            47      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          729      1.49%      1.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         3160      6.44%      8.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         6857     13.98%     22.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         9300     18.96%     40.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         9334     19.03%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         7608     15.51%     75.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         5249     10.70%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         3294      6.72%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         1727      3.52%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          936      1.91%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          452      0.92%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          196      0.40%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           85      0.17%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           44      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           15      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        49046                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        49046                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.695979                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.677058                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.802760                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            8216     16.75%     16.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             110      0.22%     16.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           39850     81.25%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             114      0.23%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             752      1.53%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        49046                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             164890944                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 298816                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               55546688                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              165189760                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            55548160                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      153.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       51.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   154.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    51.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.61                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070859659175                       # Total gap between requests
system.mem_ctrls1.avgGap                    620962.80                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    164888384                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     55546688                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2390.600410816282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 153977436.925481557846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 51871068.418860867620                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2581050                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       867940                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1495472                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  99825783908                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24840093689098                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     37386.80                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38676.42                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  28619597.77                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   59.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5110197960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2716134630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         9490673640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2364795720                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    371651905020                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     98239705920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      574106081370                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       536.116498                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 251886939808                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 783215427916                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          4973252760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2643338940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         8904972300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2165731020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    370806411480                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     98952350400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      572978725380                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       535.063741                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 253733200508                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 781369167216                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      6286297                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6286298                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      6286297                       # number of overall hits
system.l2.overall_hits::total                 6286298                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2579519                       # number of demand (read+write) misses
system.l2.demand_misses::total                2579556                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2579519                       # number of overall misses
system.l2.overall_misses::total               2579556                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3322656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 231590291217                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     231593613873                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3322656                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 231590291217                       # number of overall miss cycles
system.l2.overall_miss_latency::total    231593613873                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8865816                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8865854                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8865816                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8865854                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.290951                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290954                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.290951                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290954                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89801.513514                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89780.416898                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89780.417201                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89801.513514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89780.416898                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89780.417201                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              866943                       # number of writebacks
system.l2.writebacks::total                    866943                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2579519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2579556                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2579519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2579556                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3005809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 209534009606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 209537015415                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3005809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 209534009606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 209537015415                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.290951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290954                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.290951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290954                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81238.081081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81229.876425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81229.876543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81238.081081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81229.876425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81229.876543                       # average overall mshr miss latency
system.l2.replacements                        2580438                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2194204                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2194204                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2194204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2194204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          822                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           822                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        53921                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 53921                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        68246                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               68246                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6363759438                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6363759438                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       122167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            122167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.558629                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.558629                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93247.361574                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93247.361574                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        68246                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          68246                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5780202439                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5780202439                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.558629                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.558629                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84696.574730                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84696.574730                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3322656                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3322656                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.973684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89801.513514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89801.513514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3005809                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3005809                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.973684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81238.081081                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81238.081081                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      6232376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6232376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2511273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2511273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 225226531779                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 225226531779                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8743649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8743649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.287211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.287211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89686.199700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89686.199700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2511273                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2511273                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 203753807167                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 203753807167                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.287211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.287211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81135.665922                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81135.665922                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    23214716                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2584534                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.982167                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.752749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       240.043259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.040941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3847.163052                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.058604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.939249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 286283990                       # Number of tag accesses
system.l2.tags.data_accesses                286283990                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139312276                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    248240461                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2248444825                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204364                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    248240461                       # number of overall hits
system.cpu.icache.overall_hits::total      2248444825                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            927                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.cpu.icache.overall_misses::total           927                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4478163                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4478163                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4478163                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4478163                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    248240514                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2248445752                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    248240514                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2248445752                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 84493.641509                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4830.812298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 84493.641509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4830.812298                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          116                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          288                       # number of writebacks
system.cpu.icache.writebacks::total               288                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3380202                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3380202                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3380202                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3380202                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88952.684211                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88952.684211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88952.684211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88952.684211                       # average overall mshr miss latency
system.cpu.icache.replacements                    288                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    248240461                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2248444825                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           53                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           927                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4478163                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4478163                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    248240514                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2248445752                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 84493.641509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4830.812298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3380202                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3380202                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88952.684211                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88952.684211                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.933967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2248445737                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               912                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2465401.027412                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   604.016024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    19.917943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.031920                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       87689385240                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      87689385240                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633374888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    889014051                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1522388939                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633374888                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    889014051                       # number of overall hits
system.cpu.dcache.overall_hits::total      1522388939                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6166984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     51184202                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       57351186                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6166984                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     51184202                       # number of overall misses
system.cpu.dcache.overall_misses::total      57351186                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1977876420722                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1977876420722                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1977876420722                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1977876420722                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    940198253                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1579740125                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    940198253                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1579740125                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.054440                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036304                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.054440                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036304                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38642.322112                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34487.105824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38642.322112                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34487.105824                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        67255                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    113197899                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3839                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         1501554                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.518885                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.387165                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3995700                       # number of writebacks
system.cpu.dcache.writebacks::total           3995700                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     42318480                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     42318480                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     42318480                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     42318480                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8865722                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8865722                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8865722                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8865722                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 298805381973                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 298805381973                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 298805381973                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 298805381973                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005612                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005612                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 33703.445920                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33703.445920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 33703.445920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33703.445920                       # average overall mshr miss latency
system.cpu.dcache.replacements               15032617                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453489005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    625707826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1079196831                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5828631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     51051914                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      56880545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1970112018918                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1970112018918                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    676759740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1136077376                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.075436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.050067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 38590.365464                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34635.955385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     42203756                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     42203756                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8848158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8848158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 298543068123                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 298543068123                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013074                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33740.702655                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33740.702655                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179885883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    263306225                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      443192108                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       132288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       470641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7764401804                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7764401804                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    263438513                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    443662749                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 58693.167967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16497.504051                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       114724                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       114724                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        17564                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17564                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    262313850                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    262313850                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14934.744363                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14934.744363                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495618                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     20162631                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33658249                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           73                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          230                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          303                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     14749707                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     14749707                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     20162861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33658552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 64129.160870                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 48678.900990                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          136                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           94                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       961602                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       961602                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10229.808511                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10229.808511                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     20162666                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33658357                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     20162666                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33658357                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1604738418                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15032873                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.748618                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   135.257436                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   120.741875                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.528349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.471648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       52720857961                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      52720857961                       # Number of data accesses

---------- End Simulation Statistics   ----------
