0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/BRAMs/B_BRAM.v,1731896894,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/ClockGenerator.v,,B_BRAM,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/BRAMs/G_BRAM.v,1731896891,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/Hold_to_step.v,,G_BRAM,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/BRAMs/R_BRAM.v,1731935487,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/SSyncFSM.v,,R_BRAM,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/ClockGenerator.v,1731713776,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/GUCounter.v,,ClockGenerator,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/GUCounter.v,1731864702,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/BRAMs/G_BRAM.v,,GUCounter,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/Hold_to_step.v,1731339006,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/PAPUnit.v,,Hold_to_step,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/UpscallingUnit.v,1731978251,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/VGA.v,,UpscallingUnit,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/PAPUnit.v,1731976951,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/PixelAddrGen.v,,PAPUnit,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/PixelAddrGen.v,1731977849,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/BRAMs/R_BRAM.v,,PixelAddrGen,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/SSyncFSM.v,1731967813,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/UpscallingUnit.v,,SSyncFSM,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/VGA.v,1731976458,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Testbenches/VGA_tb.v,,VGA,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Testbenches/VGA_tb.v,1731976309,verilog,,,,VGA_tb_2,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/lab3_project/lab3_project.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
