verilog xil_defaultlib --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/src/pmod_concat.v" \
"../../../bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/sim/PmodOLED_pmod_bridge_0_0.v" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/43ae/src/PmodOLED.v" \
"../../../bd/design_1/ip/design_1_PmodOLED_0_0/sim/design_1_PmodOLED_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/sim/PmodGPIO_pmod_bridge_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_0/sim/PmodGPIO_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_1/sim/PmodGPIO_xlslice_0_1.v" \
"../../../bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_2/sim/PmodGPIO_xlslice_0_2.v" \
"../../../bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlslice_t_0_0/sim/PmodGPIO_xlslice_t_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlconcat_0_0/sim/PmodGPIO_xlconcat_0_0.v" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/86fc/src/PmodGPIO.v" \
"../../../bd/design_1/ip/design_1_PmodGPIO_0_0/sim/design_1_PmodGPIO_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
