
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/pn_gen_18.v" into library work
Parsing module <pn_gen_18>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/genSky_13.v" into library work
Parsing module <genSky_13>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/uart_tx_10.v" into library work
Parsing module <uart_tx_10>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/uart_rx_9.v" into library work
Parsing module <uart_rx_9>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/stateCounterB_15.v" into library work
Parsing module <stateCounterB_15>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/stateCounterA_14.v" into library work
Parsing module <stateCounterA_14>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/spi_slave_8.v" into library work
Parsing module <spi_slave_8>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/initgame_12.v" into library work
Parsing module <initgame_12>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/edge_detector_11.v" into library work
Parsing module <edge_detector_11>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/counter_17.v" into library work
Parsing module <counter_17>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/counter_16.v" into library work
Parsing module <counter_16>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/cclk_detector_7.v" into library work
Parsing module <cclk_detector_7>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/reg_interface_3.v" into library work
Parsing module <reg_interface_3>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/matrix_writer_4.v" into library work
Parsing module <matrix_writer_4>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/matrix_ram_5.v" into library work
Parsing module <matrix_ram_5>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v" into library work
Parsing module <gamefsm_6>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/avr_interface_2.v" into library work
Parsing module <avr_interface_2>.
Analyzing Verilog file "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <avr_interface_2>.

Elaborating module <cclk_detector_7>.

Elaborating module <spi_slave_8>.

Elaborating module <uart_rx_9>.

Elaborating module <uart_tx_10>.
WARNING:HDLCompiler:1127 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 73: Assignment to M_avr_new_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 74: Assignment to M_avr_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 75: Assignment to M_avr_sample_channel ignored, since the identifier is never used

Elaborating module <reg_interface_3>.
WARNING:HDLCompiler:1127 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 96: Assignment to M_register_regOut ignored, since the identifier is never used

Elaborating module <matrix_writer_4>.
WARNING:HDLCompiler:1127 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 127: Assignment to M_matrix_writer_debug ignored, since the identifier is never used

Elaborating module <matrix_ram_5>.
WARNING:HDLCompiler:634 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/matrix_ram_5.v" Line 28: Net <M_chicken_data_tophalf_d[3071]> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/matrix_ram_5.v" Line 29: Net <M_chicken_data_bottomhalf_d[3071]> does not have a driver.

Elaborating module <gamefsm_6>.

Elaborating module <edge_detector_11>.

Elaborating module <initgame_12>.

Elaborating module <genSky_13>.

Elaborating module <pn_gen_18>.
WARNING:HDLCompiler:634 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/genSky_13.v" Line 19: Net <M_seed_d[31]> does not have a driver.

Elaborating module <stateCounterA_14>.
WARNING:HDLCompiler:1127 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v" Line 71: Assignment to M_scA_out ignored, since the identifier is never used

Elaborating module <stateCounterB_15>.
WARNING:HDLCompiler:1127 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v" Line 78: Assignment to M_scB_out1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v" Line 79: Assignment to M_scB_out2 ignored, since the identifier is never used

Elaborating module <counter_16>.

Elaborating module <counter_17>.
WARNING:HDLCompiler:413 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v" Line 122: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v" Line 113: Assignment to skyCollision_check ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 155: Assignment to M_game_fsm_led_matrix ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 156: Assignment to M_game_fsm_debug ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 157: Assignment to M_game_fsm_debug1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 158: Assignment to M_game_fsm_debug2 ignored, since the identifier is never used
WARNING:Xst:2972 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v" line 36. All outputs of instance <skyCollision_edge> of block <edge_detector_11> are unconnected in block <gamefsm_6>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v" line 68. All outputs of instance <scA> of block <stateCounterA_14> are unconnected in block <gamefsm_6>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v" line 75. All outputs of instance <scB> of block <stateCounterB_15> are unconnected in block <gamefsm_6>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v" line 91. All outputs of instance <skyCollision> of block <counter_17> are unconnected in block <gamefsm_6>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" line 58: Output port <sample> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" line 58: Output port <sample_channel> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" line 58: Output port <new_sample> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" line 87: Output port <regOut> of the instance <register> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" line 112: Output port <debug> of the instance <matrix_writer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" line 151: Output port <led_matrix> of the instance <game_fsm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" line 151: Output port <debug> of the instance <game_fsm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" line 151: Output port <debug1> of the instance <game_fsm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/mojo_top_0.v" line 151: Output port <debug2> of the instance <game_fsm> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <avr_interface_2>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/avr_interface_2.v".
    Found 10-bit register for signal <M_sampleReg_q>.
    Found 4-bit register for signal <M_sampleChannelReg_q>.
    Found 2-bit register for signal <M_byteCt_q>.
    Found 4-bit register for signal <M_block_q>.
    Found 1-bit register for signal <M_busy_q>.
    Found 1-bit register for signal <M_newSampleReg_q>.
    Found finite state machine <FSM_0> for signal <M_byteCt_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | n_rdy (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 98
    Found 1-bit tristate buffer for signal <spi_miso> created at line 98
    Found 1-bit tristate buffer for signal <tx> created at line 98
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <avr_interface_2> synthesized.

Synthesizing Unit <cclk_detector_7>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/cclk_detector_7.v".
    Found 14-bit register for signal <M_ctr_q>.
    Found 14-bit adder for signal <M_ctr_q[13]_GND_4_o_add_3_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <cclk_detector_7> synthesized.

Synthesizing Unit <spi_slave_8>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/spi_slave_8.v".
    Found 1-bit register for signal <M_miso_reg_q>.
    Found 2-bit register for signal <M_sck_reg_q>.
    Found 1-bit register for signal <M_ss_reg_q>.
    Found 8-bit register for signal <M_data_out_reg_q>.
    Found 1-bit register for signal <M_done_reg_q>.
    Found 3-bit register for signal <M_bit_ct_q>.
    Found 8-bit register for signal <M_data_q>.
    Found 1-bit register for signal <M_mosi_reg_q>.
    Found 3-bit subtractor for signal <M_bit_ct_q[2]_GND_5_o_sub_3_OUT> created at line 61.
    Found 15-bit shifter logical right for signal <n0056> created at line 68
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <spi_slave_8> synthesized.

Synthesizing Unit <uart_rx_9>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/uart_rx_9.v".
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_newData_q>.
    Found 1-bit register for signal <M_rxd_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 7-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <M_ctr_q[6]_GND_6_o_add_6_OUT> created at line 69.
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_6_o_add_8_OUT> created at line 72.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx_9> synthesized.

Synthesizing Unit <uart_tx_10>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/uart_tx_10.v".
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_txReg_q>.
    Found 1-bit register for signal <M_blockFlag_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 7-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_7_o_add_13_OUT> created at line 80.
    Found 7-bit adder for signal <M_ctr_q[6]_GND_7_o_add_19_OUT> created at line 88.
    Found 15-bit shifter logical right for signal <n0050> created at line 76
    Found 7-bit 4-to-1 multiplexer for signal <M_ctr_d> created at line 54.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx_10> synthesized.

Synthesizing Unit <reg_interface_3>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/reg_interface_3.v".
    Found 2-bit register for signal <M_byte_ct_q>.
    Found 1-bit register for signal <M_inc_q>.
    Found 1-bit register for signal <M_wr_q>.
    Found 24-bit register for signal <M_timeout_q>.
    Found 32-bit register for signal <M_addr_q>.
    Found 32-bit register for signal <M_data_q>.
    Found 3-bit register for signal <M_state_q>.
    Found 6-bit register for signal <M_addr_ct_q>.
    Found finite state machine <FSM_3> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <M_addr_ct_q[5]_GND_14_o_sub_30_OUT> created at line 134.
    Found 24-bit adder for signal <M_timeout_q[23]_GND_14_o_add_0_OUT> created at line 59.
    Found 2-bit adder for signal <M_byte_ct_q[1]_GND_14_o_add_27_OUT> created at line 132.
    Found 32-bit adder for signal <M_addr_q[31]_GND_14_o_add_31_OUT> created at line 140.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  98 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <reg_interface_3> synthesized.

Synthesizing Unit <matrix_writer_4>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/matrix_writer_4.v".
    Found 5-bit register for signal <M_sclk_counter_q>.
    Found 7-bit register for signal <M_led_bit_counter_q>.
    Found 4-bit register for signal <M_current_address_q>.
    Found 16-bit register for signal <M_debug_dff_q>.
    Found 6-bit register for signal <M_rgb_data_q>.
    Found 1-bit register for signal <M_sclk_q>.
    Found 2-bit register for signal <M_latch_blank_q>.
    Found 2-bit register for signal <M_state_q>.
    Found finite state machine <FSM_4> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <M_sclk_counter_d> created at line 70.
    Found 4-bit adder for signal <M_current_address_q[3]_GND_15_o_add_8_OUT> created at line 79.
    Found 7-bit adder for signal <M_led_bit_counter_q[6]_GND_15_o_add_9_OUT> created at line 81.
    Found 7-bit comparator greater for signal <n0008> created at line 76
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <matrix_writer_4> synthesized.

Synthesizing Unit <matrix_ram_5>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/matrix_ram_5.v".
WARNING:Xst:653 - Signal <M_chicken_data_tophalf_d> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <M_chicken_data_bottomhalf_d> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3072-bit register for signal <M_reg_data_bottomhalf_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 3072-bit register for signal <M_reg_data_tophalf_q>.
    Found finite state machine <FSM_5> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <n147608> created at line 184.
    Found 6-bit adder for signal <n156825> created at line 187.
    Found 13-bit adder for signal <n166096> created at line 203.
    Found 13-bit adder for signal <n110746> created at line 203.
    Found 14-bit adder for signal <n83060> created at line 181.
    Found 14-bit adder for signal <n86135> created at line 182.
    Found 14-bit adder for signal <n89210> created at line 183.
    Found 15-bit adder for signal <n92287> created at line 184.
    Found 15-bit adder for signal <n95362> created at line 185.
    Found 15-bit adder for signal <n98437> created at line 186.
    Found 15-bit adder for signal <n101514> created at line 187.
    Found 15-bit adder for signal <n104589> created at line 188.
    Found 15-bit adder for signal <n107664> created at line 189.
    Found 5x8-bit multiplier for signal <generateSky[4]_PWR_13_o_MuLt_27693_OUT> created at line 181.
    Found 6x8-bit multiplier for signal <BUS_0031_PWR_13_o_MuLt_36922_OUT> created at line 184.
    Found 6x8-bit multiplier for signal <BUS_0040_PWR_13_o_MuLt_46153_OUT> created at line 187.
    Found 6143-bit shifter logical right for signal <n110740> created at line 201
    Found 6143-bit shifter logical right for signal <n110741> created at line 198
    Found 4x8-bit multiplier for signal <row_address[3]_PWR_13_o_MuLt_55416_OUT> created at line 203.
    Found 6x2-bit multiplier for signal <column_address[5]_PWR_13_o_MuLt_55417_OUT> created at line 203.
    Found 6143-bit shifter logical right for signal <n110747> created at line 203
    Found 5-bit comparator greater for signal <generateSky[4]_GND_16_o_LessThan_2_o> created at line 169
    WARNING:Xst:2404 -  FFs/Latches <M_chicken_data_tophalf_q<3071:0>> (without init value) have a constant value of 0 in block <matrix_ram_5>.
    WARNING:Xst:2404 -  FFs/Latches <M_chicken_data_bottomhalf_q<3071:0>> (without init value) have a constant value of 0 in block <matrix_ram_5>.
    Summary:
	inferred   5 Multiplier(s).
	inferred  13 Adder/Subtractor(s).
	inferred 6144 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 55334 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <matrix_ram_5> synthesized.

Synthesizing Unit <gamefsm_6>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v" line 36: Output port <out> of the instance <skyCollision_edge> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v" line 68: Output port <out> of the instance <scA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v" line 75: Output port <out1> of the instance <scB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/gamefsm_6.v" line 75: Output port <out2> of the instance <scB> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <M_debug_reg1_q>.
    Found 8-bit register for signal <M_debug_reg2_q>.
    Found 64-bit register for signal <M_seed_q>.
    Found 5-bit register for signal <M_current_sky_q>.
    Found 4-bit register for signal <M_state_q>.
    Found 8-bit register for signal <M_debug_reg_q>.
    Found finite state machine <FSM_6> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 64-bit adder for signal <M_seed_d> created at line 121.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gamefsm_6> synthesized.

Synthesizing Unit <edge_detector_11>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/edge_detector_11.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <edge_detector_11> synthesized.

Synthesizing Unit <initgame_12>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/initgame_12.v".
    Summary:
	no macro.
Unit <initgame_12> synthesized.

Synthesizing Unit <genSky_13>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/genSky_13.v".
WARNING:Xst:653 - Signal <M_seed_d> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit adder for signal <n0047> created at line 39.
    Found 6-bit adder for signal <n0062> created at line 40.
    WARNING:Xst:2404 -  FFs/Latches <M_seed_q<31:0>> (without init value) have a constant value of 0 in block <genSky_13>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 Multiplexer(s).
Unit <genSky_13> synthesized.

Synthesizing Unit <pn_gen_18>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/pn_gen_18.v".
    Found 32-bit register for signal <M_y_q>.
    Found 32-bit register for signal <M_z_q>.
    Found 32-bit register for signal <M_w_q>.
    Found 32-bit register for signal <M_x_q>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <pn_gen_18> synthesized.

Synthesizing Unit <counter_16>.
    Related source file is "C:/Users/Carey/Desktop/led_matrix - Copy/work/planAhead/led_matrix/led_matrix.srcs/sources_1/imports/verilog/counter_16.v".
    Found 28-bit register for signal <M_ctr_q>.
    Found 28-bit adder for signal <M_ctr_d> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <counter_16> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 5
 6x2-bit multiplier                                    : 1
 8x4-bit multiplier                                    : 1
 8x5-bit multiplier                                    : 1
 8x6-bit multiplier                                    : 2
# Adders/Subtractors                                   : 32
 13-bit adder                                          : 2
 14-bit adder                                          : 4
 15-bit adder                                          : 6
 2-bit adder                                           : 1
 24-bit adder                                          : 1
 28-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 6
 6-bit subtractor                                      : 1
 64-bit adder                                          : 1
 7-bit adder                                           : 3
# Registers                                            : 61
 1-bit register                                        : 14
 10-bit register                                       : 1
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 4
 24-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 3
 3072-bit register                                     : 2
 32-bit register                                       : 14
 4-bit register                                        : 4
 5-bit register                                        : 2
 6-bit register                                        : 2
 64-bit register                                       : 1
 7-bit register                                        : 3
 8-bit register                                        : 7
# Comparators                                          : 2
 5-bit comparator greater                              : 1
 7-bit comparator greater                              : 1
# Multiplexers                                         : 55428
 1-bit 2-to-1 multiplexer                              : 60
 10-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 45
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 55268
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 7
 7-bit 2-to-1 multiplexer                              : 11
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
# Logic shifters                                       : 5
 15-bit shifter logical right                          : 2
 6143-bit shifter logical right                        : 3
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 7
# Xors                                                 : 10
 1-bit xor2                                            : 1
 32-bit xor2                                           : 6
 32-bit xor4                                           : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cclk_detector_7>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <cclk_detector_7> synthesized (advanced).

Synthesizing (advanced) Unit <counter_16>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_16> synthesized (advanced).

Synthesizing (advanced) Unit <gamefsm_6>.
The following registers are absorbed into counter <M_seed_q>: 1 register on signal <M_seed_q>.
Unit <gamefsm_6> synthesized (advanced).

Synthesizing (advanced) Unit <matrix_ram_5>.
	Multiplier <Mmult_row_address[3]_PWR_13_o_MuLt_55416_OUT> in block <matrix_ram_5> and adder/subtractor <Madd_n166096_Madd> in block <matrix_ram_5> are combined into a MAC<Maddsub_row_address[3]_PWR_13_o_MuLt_55416_OUT>.
	Adder/Subtractor <Madd_n147608> in block <matrix_ram_5> and  <Mmult_BUS_0031_PWR_13_o_MuLt_36922_OUT> in block <matrix_ram_5> are combined into a MULT with pre-adder <Mmult_BUS_0031_PWR_13_o_MuLt_36922_OUT1>.
	Adder/Subtractor <Madd_n156825> in block <matrix_ram_5> and  <Mmult_BUS_0040_PWR_13_o_MuLt_46153_OUT> in block <matrix_ram_5> are combined into a MULT with pre-adder <Mmult_BUS_0040_PWR_13_o_MuLt_46153_OUT1>.
Unit <matrix_ram_5> synthesized (advanced).

Synthesizing (advanced) Unit <matrix_writer_4>.
The following registers are absorbed into counter <M_sclk_counter_q>: 1 register on signal <M_sclk_counter_q>.
The following registers are absorbed into counter <M_led_bit_counter_q>: 1 register on signal <M_led_bit_counter_q>.
Unit <matrix_writer_4> synthesized (advanced).

Synthesizing (advanced) Unit <reg_interface_3>.
The following registers are absorbed into counter <M_timeout_q>: 1 register on signal <M_timeout_q>.
Unit <reg_interface_3> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave_8>.
The following registers are absorbed into counter <M_bit_ct_q>: 1 register on signal <M_bit_ct_q>.
Unit <spi_slave_8> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx_9>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_rx_9> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx_10>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_tx_10> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 3
 8x4-to-12-bit MAC                                     : 1
 8x6-to-14-bit Mult with pre-adder                     : 2
# Multipliers                                          : 2
 6x2-bit multiplier                                    : 1
 8x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 20
 12-bit adder                                          : 10
 2-bit adder                                           : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 5
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
# Counters                                             : 9
 14-bit up counter                                     : 1
 24-bit up counter                                     : 1
 28-bit up counter                                     : 1
 3-bit down counter                                    : 1
 3-bit up counter                                      : 2
 5-bit up counter                                      : 1
 64-bit up counter                                     : 1
 7-bit up counter                                      : 1
# Registers                                            : 6743
 Flip-Flops                                            : 6743
# Comparators                                          : 2
 5-bit comparator greater                              : 1
 7-bit comparator greater                              : 1
# Multiplexers                                         : 55431
 1-bit 2-to-1 multiplexer                              : 68
 2-bit 2-to-1 multiplexer                              : 45
 3-bit 2-to-1 multiplexer                              : 55266
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 7
 7-bit 2-to-1 multiplexer                              : 10
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
# Logic shifters                                       : 5
 15-bit shifter logical right                          : 2
 6143-bit shifter logical right                        : 3
# FSMs                                                 : 7
# Xors                                                 : 10
 1-bit xor2                                            : 1
 32-bit xor2                                           : 6
 32-bit xor4                                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <M_debug_dff_q_7> has a constant value of 0 in block <matrix_writer_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_debug_dff_q_8> has a constant value of 0 in block <matrix_writer_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_debug_dff_q_9> has a constant value of 0 in block <matrix_writer_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_debug_dff_q_10> has a constant value of 0 in block <matrix_writer_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_debug_dff_q_11> has a constant value of 0 in block <matrix_writer_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_debug_dff_q_12> has a constant value of 0 in block <matrix_writer_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_debug_dff_q_13> has a constant value of 0 in block <matrix_writer_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_debug_dff_q_14> has a constant value of 0 in block <matrix_writer_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_debug_dff_q_15> has a constant value of 0 in block <matrix_writer_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <M_debug_reg2_q_5> has a constant value of 0 in block <gamefsm_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_debug_reg2_q_6> has a constant value of 0 in block <gamefsm_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_debug_reg2_q_7> has a constant value of 0 in block <gamefsm_6>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <M_data_q_0> in Unit <spi_slave_8> is equivalent to the following 7 FFs/Latches, which will be removed : <M_data_q_1> <M_data_q_2> <M_data_q_3> <M_data_q_4> <M_data_q_5> <M_data_q_6> <M_data_q_7> 
INFO:Xst:2261 - The FF/Latch <M_debug_reg1_q_0> in Unit <gamefsm_6> is equivalent to the following 6 FFs/Latches, which will be removed : <M_debug_reg1_q_1> <M_debug_reg1_q_2> <M_debug_reg1_q_3> <M_debug_reg1_q_5> <M_debug_reg1_q_6> <M_debug_reg1_q_7> 
WARNING:Xst:1293 - FF/Latch <M_debug_reg1_q_0> has a constant value of 0 in block <gamefsm_6>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/FSM_0> on signal <M_byteCt_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_tx/FSM_2> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_rx/FSM_1> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <register/FSM_3> on signal <M_state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 100   | 100
 010   | 010
 011   | 011
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <matrix_writer/FSM_4> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <matrix_data/FSM_5> on signal <M_state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <game_fsm/FSM_6> on signal <M_state_q[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 10
 0011  | 11
-------------------
WARNING:Xst:1293 - FF/Latch <M_debug_reg_q_4> has a constant value of 0 in block <gamefsm_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_debug_reg_q_5> has a constant value of 0 in block <gamefsm_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_debug_reg_q_6> has a constant value of 0 in block <gamefsm_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_debug_reg_q_7> has a constant value of 0 in block <gamefsm_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <M_seed_q_32> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_33> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_34> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_35> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_36> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_37> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_38> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_39> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_40> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_41> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_42> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_43> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_44> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_45> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_46> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_47> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_48> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_49> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_50> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_51> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_52> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_53> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_54> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_55> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_56> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_57> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_58> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_59> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_60> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_61> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_62> of sequential type is unconnected in block <gamefsm_6>.
WARNING:Xst:2677 - Node <M_seed_q_63> of sequential type is unconnected in block <gamefsm_6>.
INFO:Xst:2261 - The FF/Latch <M_debug_reg_q_1> in Unit <gamefsm_6> is equivalent to the following 2 FFs/Latches, which will be removed : <M_debug_reg_q_2> <M_debug_reg_q_3> 
WARNING:Xst:2677 - Node <avr/M_byteCt_q_FSM_FFd1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_byteCt_q_FSM_FFd2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_newSampleReg_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_0> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <uart_tx_10> ...

Optimizing unit <spi_slave_8> ...

Optimizing unit <uart_rx_9> ...

Optimizing unit <reg_interface_3> ...

Optimizing unit <matrix_writer_4> ...

Optimizing unit <matrix_ram_5> ...
