{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745502691216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745502691217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 21:51:31 2025 " "Processing started: Thu Apr 24 21:51:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745502691217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745502691217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_FSK -c top_FSK " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_FSK -c top_FSK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745502691217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745502691294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745502691294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/da_wave_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/da_wave_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_wave_send " "Found entity 1: da_wave_send" {  } { { "../rtl/da_wave_send.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/da_wave_send.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745502694765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745502694765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSK " "Found entity 1: FSK" {  } { { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745502694765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745502694765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_FSK " "Found entity 1: top_FSK" {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745502694766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745502694766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745502694766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745502694766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom/rom_256x8b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom/rom_256x8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_256x8b " "Found entity 1: rom_256x8b" {  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745502694767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745502694767 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_rd_address_A FSK.v(39) " "Verilog HDL Implicit Net warning at FSK.v(39): created implicit net for \"_rd_address_A\"" {  } { { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694767 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_rd_address_B FSK.v(48) " "Verilog HDL Implicit Net warning at FSK.v(48): created implicit net for \"_rd_address_B\"" {  } { { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694767 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n top_FSK.v(11) " "Verilog HDL Implicit Net warning at top_FSK.v(11): created implicit net for \"rst_n\"" {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694767 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_100m top_FSK.v(15) " "Verilog HDL Implicit Net warning at top_FSK.v(15): created implicit net for \"clk_100m\"" {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694767 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_10m top_FSK.v(16) " "Verilog HDL Implicit Net warning at top_FSK.v(16): created implicit net for \"clk_10m\"" {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_FSK " "Elaborating entity \"top_FSK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745502694792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"pll:u_pll\"" {  } { { "../rtl/top_FSK.v" "u_pll" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "altpll_component" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll/pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll/pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:u_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694814 ""}  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll/pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745502694814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745502694833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745502694833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSK FSK:u_FSK " "Elaborating entity \"FSK\" for hierarchy \"FSK:u_FSK\"" {  } { { "../rtl/top_FSK.v" "u_FSK" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 FSK.v(32) " "Verilog HDL assignment warning at FSK.v(32): truncated value with size 8 to match size of target (1)" {  } { { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745502694835 "|top_FSK|FSK:u_FSK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_wave_send FSK:u_FSK\|da_wave_send:u_da_wave_send_A " "Elaborating entity \"da_wave_send\" for hierarchy \"FSK:u_FSK\|da_wave_send:u_da_wave_send_A\"" {  } { { "../rtl/FSK.v" "u_da_wave_send_A" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_256x8b FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A " "Elaborating entity \"rom_256x8b\" for hierarchy \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\"" {  } { { "../rtl/FSK.v" "u_rom_256x8b_A" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom/rom_256x8b.v" "altsyncram_component" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component " "Instantiated megafunction \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dds_256x8b_wave.mif " "Parameter \"init_file\" = \"dds_256x8b_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745502694850 ""}  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745502694850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gla1 " "Found entity 1: altsyncram_gla1" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745502694867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745502694867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gla1 FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated " "Elaborating entity \"altsyncram_gla1\" for hierarchy \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502694867 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[1\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 63 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745502694903 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_B|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[2\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 63 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745502694903 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_B|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[3\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 63 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745502694903 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_B|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[4\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 63 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745502694903 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_B|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[5\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 63 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745502694903 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_B|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[6\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 63 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745502694903 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_B|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[7\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 63 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745502694903 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_B|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[1\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 57 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745502694903 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_A|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[2\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 57 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745502694903 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_A|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[3\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 57 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745502694903 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_A|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[4\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 57 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745502694903 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_A|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[5\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 57 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745502694903 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_A|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[6\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 57 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745502694903 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_A|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[7\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 57 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745502694903 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_A|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1745502694903 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1745502694903 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 0 " "Ignored assignment(s) for \"da_data\[0\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745502695160 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 1 " "Ignored assignment(s) for \"da_data\[1\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745502695160 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 2 " "Ignored assignment(s) for \"da_data\[2\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745502695160 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 3 " "Ignored assignment(s) for \"da_data\[3\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745502695160 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 4 " "Ignored assignment(s) for \"da_data\[4\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745502695160 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 5 " "Ignored assignment(s) for \"da_data\[5\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745502695160 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 6 " "Ignored assignment(s) for \"da_data\[6\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745502695160 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 7 " "Ignored assignment(s) for \"da_data\[7\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745502695160 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745502695169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745502695232 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 57 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502695462 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 63 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 28 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502695463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745502695512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745502695512 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll/pll.v" 108 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 18 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1745502695521 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745502695525 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745502695525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745502695525 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1745502695525 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1745502695525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745502695525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745502695531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 21:51:35 2025 " "Processing ended: Thu Apr 24 21:51:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745502695531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745502695531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745502695531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745502695531 ""}
