[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MM4RBGF3PG-2133C-A00 production of MMY from the text:DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 1  \n \n \nMMY DDR4  32GB – 3200  RDIMM  \n \n \nGENERAL DESCRIPTION  \nThis chapter gives an overview of the 288 –pin Registered DDR4 Dual -In-Line memory \nmodules product family and describes its main characteristics.  \n \n \nFEATURES  \n◆ 288-Pin RDIMM (Lead -Free) DDR4 SDRAM Memory Module.  \n◆ Data transfer rates ：PC4 - 25600.  \n◆ Power supply: V DD: 1.20V ±  0.06V  \n◆ Module organization: 4096Meg ×  72. \nChip organization: 2048M ×  8.  \n◆ Nominal and dynamic on -die termination (ODT) for data, strobe, and mask  signals  \n◆ Low-power auto self refresh  (LPASR)  \n◆ Data bus inversion (DBI) for data  bus \n◆ On-die VREFDQ generation and  calibration  \n◆ On-board I2 serial presence -detect (SPD)  EEPROM  \n◆ 16 internal banks; 4 groups of 4 banks  each  \n◆ Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set  (MRS)  \n◆ Selectable BC4 or BL8 on -the-fly (OTF)  \n◆ Fly-by topology  \n◆ Terminated control command and address  bus \n◆ Supports ECC error correction and  detection  \n \nOrdering Information for Compliant Products  \n \nProduct Type  Compliance Code  Description  DRAM  \nOrganiza\ntion # of \nSDRAMs  \nMM4RBGF3RA -3200 -A00 32GB DDR4 -3200 - 22/22/22  2 Rank, Register, ECC  2048Mx8  18 \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 2  \n \n \nKey Parameters  \n \n \nMT/s   \nGrade  tCK \n(ns) CAS \nLatency  \n(tCK)  tRCD  \n(ns) tRP \n(ns) tRAS  \n(ns) tRC \n(ns)  \nCL-tRCD -tRP \nDDR4 -3200  -XN 0.625  22 13.75  13.75  32 47.0 22-22-22 \n*SK hynix DRAM devices support optional downbinning to CL21, CL19, CL17, CL17, CL15, CL13 and CL11. SPD \nsetting is programm  \n \nAddress Table  \n \n 32GB(2RX8)  \nRank Address  CS0, CS1  \n \nBank Address  # of Bank Groups  4 \nBG Address  BG0~BG1  \nBank Address in a BG  BA0~BA1  \nRow Address  A0~A16  \nColumn Address  A0~ A9  \nPage size  1KB \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 3  \n \n \nPin Descriptions  \n \nPin Name  Description  Pin Name  Description  \nA0-A171 Register address input  SCL I2C serial bus clock for SPD -TSE and \nregister  \nBA0, BA1  Regisiter bank select input  SDA I2C serial data line for SPD -TSE and \nregister  \nBG0, BG1  Regisiter bank group select input  SA0-SA2 I2C slave address select for SPD-TSE \nand register  \nRAS_n2 Register row address strobe input  PAR Register parity input  \nCAS_n3 Register column address strobe input  VDD SDRAM core power supply  \nWE_n4 Register write enable input  C0, C1, C2  Chip ID lines for SDRAMx  \nCS0_n, CS1_n, \nCS2_n, CS3_n  DIMM Rank Select Lines input  12V Optional Power Supply on socket but \nnot used on RDIMM  \nCKE0, CEK1  Register clock enable lines input  VREFCA  SDRAM command/address reference \nsupply  \nODT0, ODT1  Register on -die termination control \nlines input  VSS Power supply return (ground)  \nACT_n  Register input for activate input  VDDSPD  Serial SPD/TS positive power supply  \nDQ0-DQ63  DIMM memory data bus  ALERT_n  Register ALERT_n output  \nCB0-CB7 DIMM ECC check bits  VPP SDRAM Supply  \nTDQS9_t -TDQS17_t \nTDQS9_c -TDQS17_c  Dummy  loads for mixed populations of \nx4 based and x8 based RDIMMs.    \nDQS0_t -DQS17_t  Data Buffer data strobes \n(positive line of differential pair)  DM0_n -DM8_n  Data Mask  \nDQS0_c -DQS17_c  Data Buffer data strobes \n(negative line of differential pair) RESET_n  Set Register and SDRAMs to a Known \nState \nDBI0_n -DBI8_n  Data Bus Inversion  EVENT_n  SPD signals a thermal event has \noccurred  \nCK0_t, CK1_t  Register clock input (positive line of dif - \nferential  pair) VTT SDRAM I/O termination supply  \nCK0_c, CK1_c  Register clocks  input (negative line of \ndifferential pair)  RFU Reserved for future use  \n1. Address A17 is only valid for 16Gbx4 based  SDRAMs.  \n2. RAS_n is a multiplexed  function with A16. \n3. CAS_n is a multiplexed  function  with A15. \n4. WE_n is a multiplexed function with A14. \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 4  \n \n \nInput/Output Functional Descriptions  \n \nSymbol  Type  Function  \nCK0_t, CK0_c, \nCK1_t, CK1_c  Input  Clock: CK_t and CK_c are differential clock inputs. All address and control input signals \nare sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.  \n \n \n \nCKE0, CKE1   \n \n \nInput  Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals and \ndevice input buffers and output drivers. Taking CKE LOW provides Precharge Power - \nDown and Self -Refresh operation (all banks idle), or Active Power -Down (row Active in \nany bank). CKE is synchronous for Self -Refresh exit. After VREFCA and Internal DQ Vref \nhave become stable during the power on and initialization sequence, they must be \nmaintained during all operations (including Self-Refresh). CKE must be maintained high \nthroughout read and write accesses. Input buffers, excluding CK_t, CK_c, ODT and CKE, \nare disabled during power -down. Input buffers, excluding CKE, are disabled during Self - \nRefresh.  \nCS0_n, CS1_n, \nCS2_n, CS3 _n Input  Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for \nexternal Rank selection. CS_n is considered part of the command code.  \nC0, C1, C2  Input  Chip ID: Chip ID is only used for 3DS for 2,4,8 high stack via TSV to select each slice of \nstacked component. Chip ID is considered part of the command code.  \n \nODT0, ODT1   \nInput  On-Die Termination: ODT (registered HIGH) enables RTT_NOM termination resistance \ninternal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS_t, \nDQS_c, TDQS_t, and TDQS_c signal. The ODT pin will be ignored if MR1 is programmed \nto disable RTT_NOM.  \n \nACT_n   \nInput  Activation Command Input: ACT_n defines the Activation command being entered along \nwith CS_n. The input into RAS_n/A16, CAS_n/A15, and WE_n/A14 will be considered as \nRow Address A16, A15, and A14.  \n \nRAS_n/A16, \nCAS_n/A15, \nWE_n/A14   \n \nInput  Command Inputs: RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n) define the \ncommand being entered. Those pins are multi-function. For example, for activation with \nACT_n Low, these are Addresses like A16, A15, and A14, but for non-activation \ncommand with ACT_n High, these are Command pins for Read, Write, and other \ncommands defined in command truth table.  \n \nBG0 - BG1  \nInput  Bank Group Inputs: BG0 - BG1 define to which bank group an Active, Read, Write, or \nPrecharge command is being applied. BG0 also determines which mode register is to be \naccessed during a MRS cycle.  \n \nBA0 - BA1  \nInput  Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write, or \nPrecharge command is being applied. Bank address also determines which mode \nregister is to be accessed during a MRS cycle.  \n \n \nA0 - A17  \n \nInput  Address Inputs: Provide the row address for ACTIVATE Commands and the column \naddress for Read/Write commands to select one location out of the memory array in the \nrespective bank. A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15 and WE_n/A14 have \nadditional functions. See other rows. The address inputs also provide the op-code during \nMode Register Set commands. A17 is only defined for 16Gb x4 SDRAM configurations.  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 5  \n \n \nSymbol  Type  Function  \n \n \nA10 / AP   \n \nInput  Auto-precharge: A10 is sampled during Read/Write commands to determine whether \nAutoprecharge should be performed to the accessed bank after the Read/Write  \noperation. (HIGH: Autoprecharge; LOW: no Autoprecharge). A10 is sampled during a \nPrecharge command to determine whether the Precharge applies to one bank (A10 \nLOW)  or all banks  (A10 HIGH).  If only one bank is to be precharged,  the bank is selected \nby bank  addresses.  \n \nA12 / BC_n   \nInput  Burst Chop: A12 / BC_n is sampled during Read and Write commands to determine if \nburst chop (on -the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). \nSee command truth table for details.  \nRESET_n  CMOS  \nInput  Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive \nwhen RESET_n is HIGH. RESET_n must be HIGH during normal operation.  \n \nDQ  \nInput / \nOutput  Data Input/ Output: Bi -directional data bus. If CRC is enabled via Mode register, then \nCRC code is added at the end of Data Burst. Any DQ from DQ0-DQ3 may indicate the \ninternal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor \nspecific data sheets to determine which DQ is used. \n \nDQS0_t -DQS17_t, \nDQS0_c -DQS17_c   \nInput / \nOutput  Data Strobe: output with read data, input with write data. Edge-aligned with read data, \ncentered in write data. The data strobe DQS_t is paired with differential signals DQS_c, \nrespectively, to provide differential pair signaling to the system during reads and writes. \nDDR4 SDRAM supports differential data strobe only and does not support single -ended.  \nTDQS9_t -TDQS17_t, \nTDQS9_c -TDQS17_c  Input  Provides a dummy load for x8 based RDIMMs where mixed populations of x4 and x8 \nbased RDIMMs are present.  \nDBI0_n -DBI8_n  Input/ \nOutput  Provides for data bus inversion. Only possible for x8 based RDIMMs and where only x8 \nbased RDIMMs are on a channel.  \nDM0_n -DM8_n  Input  Provides for masking of a byte on WRITE commands to the SDRAMs. Only Possible x8  \nbased RDIMMs and where only x8 based RDIMMs are on a channel.  \n \n \nPAR  \n \nInput  Command and Address Parity Input : DDR4 Supports Even Parity check in SDRAMs with \nMR setting. Once it’s enabled via Register in MR5, then SDRAM calculates Parity with \nACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG0 -BG1, BA0-BA1, A17 -A0. Input parity \nshould be maintained at the rising edge of the clock and at the same time as command \n& address, with CS_n LOW. \n \n \n \nALERT_n   \n \nOutput \n(Input)  Alert: Is multi functions, such as CRC error flag or Command and Address Parity error \nflag, as on Output  signal.  If there is an error in the CRC, then ALERT_n  goes LOW for the \nperiod time interval and goes back HIGH. If there is an error in the Command Address \nParity Check, then ALERT_n goes LOW for a relatively long period until on going SDRAM \ninternal recovery transaction is complete. During Connectivity Test mode, this pin \nfunctions as an input.  \nUsing this signal or not is dependent on the system.  \nRFU  Reserved for Future Use: No on -DIMM electrical connection is present.  \nNC  No Connect: No on -DIMM electrical connection is present.  \nVDD1 Supply  Power Supply: 1.2 V ±  0.06 V  \nVSS Supply  Ground  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 6  \n \n \n \nSymbol  Type  Function  \nVTT Supply  Power Supply for termination of Address, Command and Control, VDD/2.  \n12V Supply  12V supply not used on RDIMMs.  \nVPP Supply  SDRAM Activating Power Supply: 2.5V (2.375V min , 2.75V max)  \nVDDSPD  Supply  Power supply used to power the I2C bus on the SPD -TSE and register.  \nVREFCA  Supply  Reference voltage for CA  \nNote: For PC4, VDD is 1.2V.  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 7  \n \n \nPin Assignments  \nPin Front Side \nPin Label  Pin Back Side \nPin Label  Pin Front Side \nPin Label  Pin Back Side \nPin Label  \n1 NC 145 NC 74 CK0_t  218 CK1_t  \n2 VSS 146 VREFCA  75 CK0_c  219 CK1_c  \n3 DQ4 147 VSS 76 VDD 220 VDD \n4 VSS 148 DQ5 77 VTT 221 VTT \n5 DQ0 149 VSS KEY \n6 VSS 150 DQ1 \n7 TDQS9_t, DQS9_t,  \nDM0_n, DBI0_n  151 VSS 78 EVENT_n  222 PARITY  \n8 TDQS9_ C, DQS9_ C 152 DQS0_c  79 A0 223 VDD \n9 VSS 153 DQS0_t  80 VDD 224 BA1 \n10 DQ6 154 VSS 81 BA0 225 A10/AP  \n11 VSS 155 DQ7 82 RAS_n/A16  226 VDD \n12 DQ2 156 VSS 83 VDD 227 RFU \n13 VSS 157 DQ3 84 CS0_n  228 WE_n/A14  \n14 DQ12  158 VSS 85 VDD 229 VDD \n15 VSS 159 DQ13  86 CAS_n/A15  230 NC \n16 DQ8 160 VSS 87 ODT0  231 VDD \n17 VSS 161 DQ9 88 VDD 232 A13 \n18 TDQS10_t, DQS10_t,  \nDM1_n, DBI1_n  162 VSS 89 CS1_n, NC  233 VDD \n19 TDQS10_c, DQS10_c  163 DQS1_c  90 VDD 234 A17 \n20 VSS 164 DQS1_t  91 ODT1, NC  235 NC, C2  \n21 DQ14  165 VSS 92 VDD 236 VDD \n22 VSS 166 DQ15  93 C0, CS2_n, NC  237 NC, CS3_n, C1  \n23 DQ10  167 VSS 94 VSS 238 SA2 \n24 VSS 168 DQ11  95 DQ36  239 VSS \n25 DQ20  169 VSS 96 VSS 240 DQ37  \n26 VSS 170 DQ21  97 DQ32  241 VSS \n27 DQ16  171 VSS 98 VSS 242 DQ33  \n28 VSS 172 DQ17  99 TDQS13_t, DQS13_t,  \nDM4_n, DBI4_n  243 VSS \n29 TDQS11_t, DQS11_t,  \nDM2_n, DBI2_n  173 VSS 100 TDQS13_ C, DQS13_ C 244 DQS4_c  \n30 TDQS11_c, DQS11_c  174 DQS2_c  101 VSS 245 DQS4_t  \n31 VSS 175 DQS2_t  102 DQ38  246 VSS \n32 DQ22  176 VSS 103 VSS 247 DQ39  \n33 VSS 177 DQ23  104 DQ34  248 VSS \n34 DQ18  178 VSS 105 VSS 249 DQ35  \n35 VSS 179 DQ19  106 DQ44  250 VSS \n36 DQ28  180 VSS 107 VSS 251 DQ45  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 8  \n \n \nPin Front Side \nPin Label  Pin Back Side \nPin Label  Pin Front Side \nPin Label  Pin Back Side \nPin Label  \n37 VSS 181 DQ29  108 DQ40  252 VSS \n38 DQ24  182 VSS 109 VSS 253 DQ41  \n39 VSS 183 DQ25  110 TDQS14_t, DQS14_t,  \nDM5_n, DBI5_n  254 VSS \n40 TDQS12_t, DQS12_t,  \nDM3_n, DBI3_n  184 VSS 111 TDQS14_c, DQS14_c  255 DQS5_ C \n41 TDQS12_C, DQS12_C  185 DQS3_c  112 VSS 256 DQS5_t  \n42 VSS 186 DQS3_t  113 DQ46  257 VSS \n43 DQ30  187 VSS 114 VSS 258 DQ47  \n44 VSS 188 DQ31  115 DQ42  259 VSS \n45 DQ26  189 VSS 116 VSS 260 DQ43  \n46 VSS 190 DQ27  117 DQ52  261 VSS \n47 CB4 191 VSS 118 VSS 262 DQ53  \n48 VSS 192 CB5 119 DQ48  263 VSS \n49 CB0 193 VSS 120 VSS 264 DQ49  \n50 VSS 194 CB1 121 TDQS15_t, DQS15_t,  \nDM6_n, DBI6_n  265 VSS \n51 TDQS17_t, DQS17_t,  \nDM8_n, DBI8_n  195 VSS 122 TDQS15_c, DQS15_c  266 DQS6_c  \n52 TDQS17_c, DQS17_c  196 DQS8_c  123 VSS 267 DQS6_t  \n53 VSS 197 DQS8_t  124 DQ54  268 VSS \n54 CB6 198 VSS 125 VSS 269 DQ55  \n55 VSS 199 CB7 126 DQ50  270 VSS \n56 CB2 200 VSS 127 VSS 271 DQ51  \n57 VSS 201 CB3 128 DQ60  272 VSS \n58 RESET_n  202 VSS 129 VSS 273 DQ61  \n59 VDD 203 CKE1, NC  130 DQ56  274 VSS \n60 CKE0 204 VDD 131 VSS 275 DQ57  \n61 VDD 205 RFU 132 TDQS16_t, DQS16_t,  \nDM7_n, DBI7_n  276 VSS \n62 ACT_n  206 VDD 133 TDQS16_t, DQS16_c  277 DQS7_c  \n63 BG0 207 BG1 134 VSS 278 DQS7_t  \n64 VDD 208 ALERT_n  135 DQ62  279 VSS \n65 A12/BC_n  209 VDD 136 VSS 280 DQ63  \n66 A9 210 A11 137 DQ58  281 VSS \n67 VDD 211 A7 138 VSS 282 DQ59  \n68 A8 212 VDD 139 SA0 283 VSS \n69 A6 213 A5 140 SA1 284 VDDSPD  \n70 VDD 214 A4 141 SCL 285 SDA \n71 A3 215 VDD 142 VPP 286 VPP \n72 A1 216 A2 143 VPP 287 VPP \n73 VDD 217 VDD 144 RFU 288 VPP \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 9  \n \nR \nE \nG \nI \nS \nT \nE \nR  \nFunctional Block Diagram  \n32GB, 4Gx72 Module(2Rank of x8) - page1  \n \nBG[1:0]  \n \nBA[1:0]  \n \nA[16:0]  \n \nACT_n \nPARITY  \nCKE0 \nCKE1 \nODT0 \nODT1 \nCS0_n \nCS1_n \nCK0_t  \n \n \nCK0_c \nCK1_t \nCK1_c BG[1:0]A -> BG[1:0]: SDRAMs D[4:0], D[13:9]  \nBG[1:0]B -> BG[1:0]: S DRAMs D[8:5], D[17:14]  \nBA[1:0]A -> BA[1:0]: S DR AMs D[4:0], D[13:9]  \nBA[1:0]A -> BA[1:0]: S DR AMs D[8:5], D[17:14]  \nA[17:0]A -> A[16:0]: S DRAMs D[4:0], D[17:13]  \nA[17:0]B  -> A[16:0]:  SDR AMs D[8:5],  D[12:9] \nACTA_n  -> ACT_n:  SDR AMs D[4:0],  D[13:9] \nACTB_n  -> ACT_n:  S DRAMs  D[8:5],  D[17:14] \nPARA  -> PAR: S DRAMs  D[4:0],  D[13:9]  \nPARB -> PAR: SDRAMs D[8:5], D[17:14]  \nCKE0A  -> CKE: S DR AMs D[4:0] \nCKE0B  -> CKE: S DRAMs  D[8:5]  \nCKE1A  -> CKE: S DR AMs D[13:9] \nCKE1B  -> CKE: SDRAMs  D[17:14]  \nODT0A  -> ODT: S DRAMs  D[4:0] \nODT0B -> ODT: SDRAMs D[8:5] \nODT1A  -> ODT: S DRAMs  D[13:9] \nODT1B  -> ODT: S DRAMs  D[17:14]  \nCS0A_n  -> CS _n: SDRAMs  D[4:0] \nCS0B_n  -> CS _n: SDRAMs  D[8:5] \nCS1A_n  -> CS_n:  S DRAMs  D[13:9] \nCS1B_n  -> CS_n:  S DRAMs  D[17:14] \nY0_t -> CK_t:  S DRAMs  D[8:5]  \nY1_t -> CK_t: SDRAMs D[4:0]  \nY2_t -> CK_C:  S DRAMs  D[17:14] \nY3_t -> CK_C:  SDRAMs  D[13:9]  \nY0_c -> CK_t:  S DRAMs  D[8:5] \nY1_c-> CK_t:  S DR AMs D[4:0] \nY2_c -> CK_C:  S DR AMs D[17:14] \nY3_c -> CK_C:  S DR AMs D[13:9]  \nRESET_n  QRST_n  -> RESET_n:  All S DR AMs \nALERT_n  ERROR_IN_n  <- ALERT_n:  All S DR AMs \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nNote:  \n1. CK0_t, CK0_c terminated with 120 Ω ±5% resistor.  \n2. CK1_t,  CK1_c terminated  with 120 Ω ±5% resistor  but not used.  \n3. Unless otherwise noted resistors are 22 Ω ±5%. \n\nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 10  \n \nCKE \nODT \nCS_n CKE \nODT \nCS_n CKE \nODT \nCS_n CKE \nODT \nCS_n CKE \nODT \nCS_n \nCKE \nODT \nCS_n CKE \nODT \nCS_n CKE \nODT \nCS_n CKE \nODT \nCS_n \nCKE \nODT \nCS_n CKE \nODT \nCS_n CKE \nODT \nCS_n CKE \nODT \nCS_n  \n32GB, 4Gx72 Module(2Rank of x8) - page2  \n \nCKE0A \nODT0A  \nCS0A_n  CKE0B \nODT0B  \nCS0B_n  \n \nCKE1A \nODT1A  \nCS1A_n   \nCKE1B \nODT1B  \nCS1B_n  \n \nZQ VSS ZQ VSS ZQ VSS ZQ VSS \n \nDQS8_t \nDQS8_c \nCB [7:0]   \nDQS_t \nDQS_c \nDQ [7:0]   \nDQS_t \nDQS_c \nDQ [7:0]   \nD13  \nDQS4_t \nDQS4_c DQ \n[39:32]   \nDQS_t \nDQS_c \nDQ [7:0]   \nDQS_t \nDQS_c \nDQ [7:0]   \nD14 \nDBI8_n/DM8_n  DBI_n/DM_n  DBI_n/DM_n  DBI4_n/DM4_n  DBI_n/DM_n  DBI_n/DM_n  \n \n \n \nZQ VSS ZQ VSS ZQ VSS ZQ VSS \n \nDQS3_t \nDQS3_c DQ \n[31:24]   \nDQS_t \nDQS_c \nDQ [7:0]   \nDQS_t \nDQS_c \nDQ [7:0]   \nD12  \nDQS5_t \nDQS5_c DQ \n[47:40]   \nDQS_t \nDQS_c \nDQ [7:0]   \nDQS_t \nDQS_c \nDQ [7:0]   \nD15 \nDBI3_n/DM3_n  DBI_n/DM_n  DBI_n/DM_n  DBI5_n/DM5_n  DBI_n/DM_n  DBI_n/DM_n  \n \n \n \nZQ VSS ZQ VSS ZQ VSS ZQ VSS \n \nDQS2_t \nDQS2_c DQ \n[23:16]   \nDQS_t \nDQS_c \nDQ [7:0]   \nDQS_t \nDQS_c \nDQ [7:0]   \nD11  \nDQS6_t \nDQS6_c DQ \n[55:48]   \nDQS_t \nDQS_c \nDQ [7:0]   \nDQS_t \nDQS_c \nDQ [7:0]   \nD16 \nDBI2_n/DM2_n  DBI_n/DM_n  DBI_n/DM_n  DBI6_n/DM6_n  DBI_n/DM_n  DBI_n/DM_n  \n \n \n \nZQ VSS ZQ VSS ZQ VSS ZQ VSS \n \nDQS‘_t \nDQS‘_c \nDQ [15:8]   \nDQS_t \nDQS_c \nDQ [7:0]   \nDQS_t \nDQS_c \nDQ [7:0]   \nD10  \nDQS7_t \nDQS7_c DQ \n[59:56]   \nDQS_t \nDQS_c \nDQ [7:0]   \nDQS_t \nDQS_c \nDQ [7:0]   \nD17 \nDBI1_n/DM1_n  DBI_n/DM_n  DBI_n/DM_n  DBI7_n/DM7_n  DBI_n/DM_n  DBI_n/DM_n  \n \n \n \nZQ VSS ZQ VSS \n \nDQS0_t \nDQS0_c \nDQ [7:0]   \nDQS_t \nDQS_c \nDQ [7:0]   \nDQS_t \nDQS_c \nDQ [7:0]  \nDBI0_n/DM0_n  DBI_n/DM_n  DBI_n/DM_n  \n \n \n \nVDDSPD  RCD, Serial  PD SDA \nVPP \nVDD \nVTT D0–D17 \nD0–D17 SCL \nEVENT_n   \nVSS \nVREFCA  D0–D17 SA0    SA1   SA2 SA0 SA1 SA2 \nVSS D0–D17,  RCD,  Serial  PD Serial PD with  Thermal  sensor  1KΩ \n±5% \nNote:  \n1. Unless otherwize noted, resistor values are 15 Ω ±5%. \n2. See the Net Structure  diagrams  for all resistor  associated  with the command,  address  and control  bus. \n3. ZQ resistors are 240 Ω ±1%.For all other resistor values refer to the appropriate wiring  diagram.  \n4. The TEN pin on the SDRAMs  are tied to Vss. \n5. VDD  and VDDSPD  also connect  to the RCD  BFUNC  \nSA0 SA1 SA2 RCD SDA \nSCL SDA \nSCL \nEVENT_n  \nSA0 SA1 SA2 CKE \nODT \nCS_n CKE \nODT \nCS_n CKE \nODT \nCS_n CKE \nODT \nCS_n CKE \nODT \nCS_n \nD4 D5 \nD3 D6 \nD2 D7 \nD1 D8 \nD0 D9 \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 11  \n \n \nAbsolute Maximum Ratings  \nAbsolute Maximum DC Ratings  \nAbsolute Maximum DC Ratings  \n \nSymbol  Parameter  Rating  Units  NOTE  \nVDD Voltage on VDD pin relative to Vss  -0.3  ~ 1.5  V 1,3 \nVDDQ  Voltage on VDDQ pin relative to Vss  -0.3  ~ 1.5  V 1,3 \nVPP Voltage on VPP pin relative to Vss  -0.3  ~ 3.0  V 4 \nVIN, VOUT Voltage on any pin except VREFCA relative to Vss  -0.3  ~ 1.5  V 1,3,5 \nTSTG Storage Temperature  -55 to +100  °C 1,2 \nNOTE :  \n1. Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. \nThis is a stress rating only and functional operation of the device at these or any other conditions above those indi - \ncated in the operational sections of this specification is not implied. Exposure to absolute maximum  rating conditions \nfor extended periods may affect  reliability  \n2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement \nconditions, please refer to JESD51 -2 standard.  \n3. VDD and VDDQ must be within 300 mV of each other at all times;and VREFCA must be not greater than 0.6 x \nVDDQ, When VDD and VDDQ are less than 500 mV; VREFCA may be equal to or less than 300 mV \n4. VPP must be equal or greater than VDD/VDDQ at all times \n5. Overshoot area above 1.5V is specified in DDR4 Device  Operation.  \n \nDRAM Component Operating Temperature Range  \nTemperature Range  \n \nSymbol  Parameter  Rating  Units  Notes  \nTOPER  Normal Operating Temperature Range  0 to 85  oC 1,2 \nExtended Temperature Range  85 to 95  oC 1,3 \nNOTE:  \n1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM. For measure - \nment conditions, please refer to the JEDEC document  JESD51 -2. \n2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. \nDuring operation, the DRAM case temperature must be maintained between 0 - 85oC under all operating condi- \ntions.  \n3. Some applications require operation of the DRAM in the Extended Temperature Range between 85oC and 95oC \ncase temperature.  Full specifications  are guaranteed  in this range,  but the following  additional  conditions  apply:  \na. Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 µ s. It is \nalso possible to specify a component with 1X refresh (tREFI to 7.8µ s) in the Extended Temperature  Range.  \nPlease refer to the DIMM SPD for option availability  \nb. If Self-Refresh operatio n is required in the Extended Temperature Range, then it is mandatory to  either use \nthe Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b) \nor enable the optional Auto Self -Refresh mode (MR2 A6 = 1b and MR2 A7 = 0b). \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 12  \n \n \nAC & DC Operating Conditions  \nRecommended DC Operating Conditions  \nRecommended DC Operating Conditions  \nSymbol  Parameter  Rating  Unit NOTE  Min. Typ. Max.  \nVDD Supply Voltage  1.14 1.2 1.26 V 1,2,3 \nVDDQ  Supply Voltage for Output  1.14 1.2 1.26 V 1,2,3 \nVPP Supply Voltage for DRAM Activating  2.375  2.5 2.75 V 3 \nNOTE:  \n1. Under all conditions VDDQ must be less than or equal to VDD. \n2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.  \n3. DC bandwidth is limited to 20MHz.  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 13  \n \n \nAC & DC Input Measurement Levels  \nAC & DC Logic input levels for single -ended signals  \nSingle -ended AC & DC input levels for Command and Address  \n \nSymbol   \nParameter  DDR4 -1600/1866/2133/  \n2400  DDR4 -2666/2933/3200   \nUnit  \nNOTE  \nMin. Max.  Min. Max.  \nVIH.CA(DC75)  DC input logic \nhigh VREFCA+ \n0.075  VDD VREFCA+ \n0.065  VDD V  \nVIL.CA(DC75)  DC input logic low  VSS VREFCA- \n0.075  VSS VREFCA- \n0.065  V  \nVIH.CA(AC100)  AC input logic  \nhigh VREF + 0.1  Note 2  VREF + 0.09  Note 2  V 1 \nVIL.CA(AC100)  AC input logic low  Note 2  VREF - 0.1 Note 2  VREF - 0.09 V 1 \nVREFCA (DC) Reference Volt - \nage for ADD, CMD \ninputs  0.49*VDD  0.51*VDD  0.49*VDD  0.51*VDD  V 2,3 \nNOTE :  \n1. See “Overshoot and Undershoot  Specifications”  \n2. The AC peak noise on VREFCA  may not allow VREFCA  to deviate  from VREFCA(DC)  by more than ± 1% \nVDD (for reference : approx. ±  12mV)  \n3. For reference : approx. VDD/2 ±  12mV  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 14  \n \nvoltage  \nVDD \nVSS  \nAC and DC Input Measurement Levels: V REF Tolerances  \nThe DC-tolerance  limits and ac-noise limits for the reference  voltages  VREFCA is illustrated  in Figure  below. \nIt shows a valid reference voltage V REF(t) as a function of time. (V REF stands for  VREFCA). \nVREF(DC) is the linear average of V REF(t) over a very long period of time (e.g. 1 sec). This average has to \nmeet the min/max requirement in Table X. Furthermore V REF(t) may temporarily deviate from V REF(DC) by \nno more than ±  1% V DD. \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nIllustration  of VREF(DC)  tolerance  and VREF AC-noise  limits  time \n \nThe voltage levels for setup and hold time measurements V IH(AC), V IH(DC), V IL(AC) and V IL(DC) are \ndependent on V REF. \n \n"VREF" shall be understood as V REF(DC), as defined in Figure above.  \n \nThis clarifies,  that DC-variations  of VREF affect the absolute  voltage  a signal  has to reach  to achieve  a valid \nhigh or low level and therefore  the time to which  setup  and hold is measured.  System  timing  and voltage \nbudgets need to account for V REF(DC) deviations from the optimum position within the data-eye of the \ninput signals.  \n \nThis also clarifies that the DRAM setup/hold specification and derating values need to include time and \nvoltage  associated  with VREF AC-noise.  Timing  and voltage  effects  due to AC-noise on VREF up to the spec- \nified limit (+/-1% of VDD) are included  in DRAM  timings  and their associated  deratings.  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 15  \n \n) K \n- C K \ntDVAC  \nVIH.DIFF.AC.MIN  \nVIH.DIFF.MIN  \n0.0 \nhalf cycle  \nVIL.DIFF.MAX  \nVIL.DIFF.AC.MAX  \ntDVAC  \ntime  \nAC and DC Logic Input Levels for Differential  Signals \nDifferential signal definition  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nNOTE:  \n1. Differential signal rising edge from VIL.DIFF.MAX to VIH.DIFF.MIN must be monotonic  slope.  \n2. Differential signal falling edge from VIH.DIFF.MIN to VIL.DIFF.MAX must be monotonic  slope.  \n \nDefinition of differential ac -swing and “time above ac -level” t DVAC  Differential Input Voltage (CK_t - CK_c)  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 16  \n \n \nDifferential swing requirements for clock (CK_t - CK_c)  \nDifferential AC and DC Input Levels  \n \n \nSymbol   \nParameter  DDR4 - \n1600,1866,21  \n33  \nDDR4 -2400   \nDDR4 -2666   \nDDR4 -2933   \nDDR4 -3200   \nun \nit  \nNO \nTE \nmin max min max min max min max min max \nVIHdiff  differential \ninput high  +0.150  NOTE 3  +0.135  NOTE 3  +0.135  NOTE 3  +0.125  NOTE 3  +0.110  NOTE 3  V 1 \nVILdiff  differential \ninput low  NOTE 3  -0.150  NOTE 3  -0.135  NOTE 3  -0.135  NOTE 3  -0.125  NOTE 3  -0.110  V 1 \nNOTE :  \n1. Used to define a differential signal  slew-rate. \n2. for CK_t - CK_c use V IH.CA/VIL.CA(AC) of ADD/CMD and  VREFCA; \n3. These values are not defined; however, the differential signals CK_t - CK_c, need to be within the \nrespective  limits (VIH.CA(DC) max, VIL.CA(DC)min)  for single -ended  signals  as well as the limitations  for \novershoot and undershoot.  \n \nAllowed time before ringback (tDVAC) for CK_t - CK_c  \n \nSlew Rate [V/ns]  tDVAC [ps] @ |V IH/Ldiff (AC)| = 200mV  tDVAC [ps] @ |V IH/Ldiff (AC)| = TBDmV  \nmin max min max \n> 4.0  120 - TBD - \n4.0 115 - TBD - \n3.0 110 - TBD - \n2.0 105 - TBD - \n1.8 100 - TBD - \n1.6 95 - TBD - \n1.4 90 - TBD - \n1.2 85 - TBD - \n1.0 80 - TBD - \n< 1.0  80 - TBD - \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 17  \n \nVSEH min \nVSEH  \nVDD/2 or V DDQ/2 \nCK \nVSEL max \nVSS or VSSQ                             VSEL           \nSingle -ended requirements for differential signals  \nEach individual component of a differential signal (CK_t, CK_c) has also to comply with certain require - \nments for single -ended signals.  \n \nCK_t and CK_c have to approximately reach VSEHmin / VSELmax (approximately equal to the ac -levels \n(VIH.CA(AC) / VIL.CA(AC) ) for ADD/CMD signals) in every half -cycle.  \n \nNote that the applicable ac -levels for ADD/CMD might be different per speed -bin etc. E.g., if Different \nvalue than VIH.CA(AC100)/VIL.CA(AC100)  is used for ADD/CMD  signals,  then these  ac-levels  apply  also for \nthe single -ended signals CK_t and  CK_c \n \nVDD or V DDQ  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nSingle -ended requirement for differential signals  time \n \nNote that, while ADD/CMD signal requirements are with respect to VrefCA, the single -ended components \nof differential signals have a requirement with respect to VDD / 2; this is  nominally the same. The transi - \ntion of single -ended signals through the ac -levels is used to measure setup time. For single -ended compo - \nnents of differential signals the requirement to reach VSELmax, VSEHmin has no bearing on timing, but \nadds a restrict ion on the common mode characteristics of these signals.  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 18  \n \n \nSingle -ended levels for CK_t, CK_c  \n \n \nSym \nbol  \nParameter  DDR4 -1600/ \n1866/2133  DDR4 -2400  DDR4 -2666  DDR4 -2933  DDR4 -3200  U \nni \nt NO \nTE Min Max Min Max Min Max Min Max Min Max \nVSEH Single -ended \nhigh-level for \nCK_t , CK_c  (VDD/ \n2) \n+0.100   \nNOTE3  (VDD/ \n2) \n+0.095   \nNOTE3  (VDD/ \n2) \n+0.095   \nNOTE3  (VDD/ \n2) \n+0.085   \nNOTE3  (VDD/ \n2) \n+0.085   \nNOTE3   \nV  \n1, 2 \nVSEL Single -ended \nlow-level for \nCK_t , CK_c   \nNOTE3  (VDD/ \n2)- \n0.100   \nNOTE3  (VDD/ \n2)- \n0.095   \nNOTE3  (VDD/ \n2)- \n0.095   \nNOTE3  (VDD/ \n2)- \n0.085   \nNOTE3  (VDD/ \n2)- \n0.085   \nV  \n1, 2 \n \nNOTE :  \n1. For CK_t - CK_c use V IH.CA/VIL.CA(AC) of  ADD/CMD;  \n2. VIH(AC)/V IL(AC) for ADD/CMD is based on  VREFCA ; \n3. These values are not defined, however the single -ended signals CK_t - CK_c need to be within the \nrespective limits (V IH.CA(DC) max, VIL.CA(DC)min) for single -ended signals as well as the limitations for \novershoot and undershoot.  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 19  \n \n \nAddress and Control Overshoot and Undershoot specifications  \nAC overshoot/undershoot specification for Address, Command and Control pins  \n \n \nParameter  Specification  \nUni \nt DDR4 - \n1600  DDR4 - \n1866  DDR4 - \n2133  DDR4 - \n2400  DDR4 - \n2666  DDR4 - \n2933  DDR4 - \n3200  \nMaximum peak amplitude above VDD Abso - \nlute Max allowed for overshoot area 0.06 0.06 V \nDelta value between VDD Absolute Max and  \nVDD Max allowed for overshoot area  VDD + 0.24  VDD + 0.24  V \nMaximum peak amplitude allowed for under - \nshoot area  0.30 0.30 V- \nns \nMaximum overshoot area per 1tCK Above  \nAbsolute Max  0.0083  0.0071  0.0062  0.0055  0.0055  V- \nns \nMaximum overshoot area per 1tCK Between \nAbsolute Max  0.2550  0.2185  0.1914  0.1699  0.1699  V- \nns \nMaximum undershoot area per 1tCK Below  \nVSS 0.2644  0.2265  0.1984  0.1762  0.1762  V- \nns \n(A0-A13,A17,BG0 -BG1,BA0 -BA1,ACT_n,RAS_n/A16,CAS_n/A15,WE_n/A14,CS_n,CKE,ODT,C2 -C0) \n \n \n \n \n \n \n(V)  \n \n \n \n \nVSS Overshoot Area above VDD Absolute Max  \nVDD Absolute  Max  Overshoot Area  Between  \nVDD Absolute Max and VDD Max  \n \n   1 tCK   \n \n \nUndershoot Area below VSS  \nAddress,Command and Control Overshoot and Undershoot Definition  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 20  \n \n \nClock Overshoot and Undershoot Specifications  \nAC overshoot/undershoot specification for Clock  \n \n \nParameter  Specification  \nUni \nt DDR4 - \n1600  DDR4 - \n1866  DDR4 - \n2133  DDR4 - \n2400  DDR4 - \n2666  DDR4 - \n2933  DDR4 - \n3200  \nMaximum peak amplitude above VDD Abso - \nlute Max allowed for overshoot area  0.06 0.06 V \nDelta value between VDD Absolute Max and  \nVDD Max allowed for overshoot area  VDD + 0.24  VDD + 0.24 V \nMaximum peak amplitude allowed for under - \nshoot area  0.30 0.30 V \nMaximum overshoot area per 1UI Above  \nAbsolute Max  0.0038  0.0032  0.0028  0.0025  0.0025  V- \nns \nMaximum overshoot area per 1UI Between \nAbsolute Max  0.1125  0.0964  0.0844  0.0750  0.0750  V- \nns \nMaximum undershoot area per 1UI Below  \nVSS 0.1144  0.0980  0.0858  0.0762  0.0762  V- \nns \n(CK_t, Ck_c)  \n \n \n \n \n \n \n(V)  \n \n \n \n \nVSS Overshoot Area above VDD Absolute Max  \nVDD Absolute  Max  Overshoot Area  Between  \nVDD Absolute Max and VDD Max  \n \n   1 UI   \n \n \nUndershoot Area below VSS  \nClock Overshoot and Undershoot Definition  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 21  \n \n \nof Vin,Vout   \nData, Strobe and Mask Overshoot and Undershoot Specifications  \nAC overshoot/undershoot specification for Data, Strobe and Mask  \n \n \nParameter  Specification  \nUni \nt DDR4 - \n1600  DDR4 - \n1866  DDR4 - \n2133  DDR4 - \n2400  DDR4 - \n2666  DDR4 - \n2933  DDR4 - \n3200  \nMaximum peak amplitude above Max abso - \nlute level of Vin,Vout  0.16 0.16 0.16 0.16 0.16 V \nOvershoot area Between Max Absolute level  \nof Vin, Vout and VDDQ Max VDDQ + 0.24  VDDQ+0.24  V \nUndershoot area Between Min absolute level \nof Vin,Vout and VDDQ Max  0.30 0.30 0.30 0.30 0.30 V \nMaximum peak amplitude below Min absolute  \nlevel of Vin,Vout  0.10 0.10 0.10 0.10 0.10 V \nMaximum overshoot area per 1UI Above Max \nabsolute level of Vin,Vout  0.0150  0.0129  0.0113  0.0100  0.0100  V- \nns \nMaximum overshoot area per 1UI Between \nMax absolute level of Vin,Vout and VDDQ \nMax  \n0.1050   \n0.0900   \n0.0788   \n0.0700   \n0.0700  V- \nns \nMaximum undershoot area per 1UI Between \nMin absolute level of Vin,Vout and VSSQ  0.1050  0.0900  0.0788  0.0700  0.0700  V- \nns \nMaximum undershoot area per 1UI Below Min \nabsolute level of Vin,Vout  0.0150  0.0129  0.0113  0.0100  0.0100  V- \nns \n(DQ, DQS_t, DQS_c, DM_n, DBI_n, TDQS_t, TDQS_c)  \n \nOvershoot Area above Max absolute level of Vin,Vout  \nMax absolute level of Vin,Vout   Overshoot Area Between \nMax absolute level of Vin,Vout and VDDQ Max  \n \n(V) VDDQ \nVSSQ  \nMin absolute level   \n \n \n \nUndershoot Area Between  \nMin absolute level of Vin,Vout and VSSQ Max \nUndershoot Area below Min absolute level of Vin, Vout  \nData, Strobe and Mask Overshoot and Undershoot Definition  \n 1 UI  \n \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 22  \n \n \nSlew Rate Definitions  \nSlew Rate Definitions for Differential Input Signals (CK)  \nInput slew rate for differential signals (CK_t, CK_c) are defined and measured as shown in Table and Fig - \nure below.  \n \nDifferential Input Slew Rate Definition  \n \nDescription   \nDefined by  \nfrom  to \nDifferential input slew rate for rising edge(CK_t - \nCK_c)  VILdiffmax  VIHdiffmin  [ V V ] / DeltaTR - \nIHdiffmin - ILdiffmax  \ndiff \nDifferential input slew rate for falling edge(CK_t - \nCK_c)  VIHdiffmin  VILdiffmax  [ V V ] / DeltaTF - \nIHdiffmin - ILdiffmax  \ndiff \nNOTE: The differential signal (i,e.,CK_t - CK_c) must be linear between these thresholds.  \n \nDelta TRdiff  \n \n \n \n \n \nV \nIHdiffmin  \n \n \n \n \n0 \n \n \n \nV \nILdiffmax  \n \n \n \nDelta TFdiff  \n \nDifferential Input Slew Rate Definition for CK_t, CK_c  Differential Input Voltage(i,e, CK_t - CK_c)  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 23  \n \n \nSlew Rate Definition for Single -ended Input Signals (CMD/ADD)  \n \nDelta TRsingle  \n \n \nV \nIHC A( AC) Min  \n \nV \nIHC A( DC) Min  \n \n \n \n \nVREFCA(DC)   \n \n \n \n \nV \nILCA (DC) M a x  \n \nV \nILC A( AC) Ma x  \n \n \n \n \nNOTE : Delta TFsingle  \nSingle -ended Input Slew Rate definition for CMD and ADD  \n1. Single -ended  input  slew rate for rising  edge = { VIHCA(AC)Min - VILCA(DC)Max } / Delta TR  single  \n2. Single -ended  input  slew rate for falling  edge = { VIHCA(DC)Min - VILCA(AC)Max } / Delta TF  single  \n3. Single -ended  signal rising  edge from VILCA(DC)Max to VIHCA(DC)Min  must be monotonic  slope.  \n4. Single -ended  signal falling edge from VIHCA(DC)Min  to VILCA(DC)Max must be monotonic  slope \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 24  \n \n \nDiffer ential Input Cross Point Voltage  \nTo guarantee tight setup and hold times as well as output skew parameters with respect to clock, each \ncross point voltage  of differential  input signals  (CK_t,  CK_c)  must meet the requirements  in Table.  The dif- \nferential  input cross point voltage  VIX is measured  from the actual  cross point of true and complement  sig- \nnals to the midlevel between of VDD and  VSS. \n \n \nVDD \n \n \nCK_t \n \n \n \nVix \n \n    VDD/2  \n \nVix \n \n \n \n \nVSEH   \n \nVSEL  CK_c  \n   VSS \n \nVix Definition (CK)  \n \nCross point voltage for differential input signals (CK)  \n \nSymbol  Parameter  DDR4 -1600/1866/2133  \nmin max \n \n-  \nArea of VSEH, VSEL   \nVSEL =< \nVDD/2 - 145mV  VDD/2 - \n145mV =< \nVSEL =<  VDD/ \n2 - 100mV  VDD/2 + 100mV  \n=< VSEH =< \nVDD/2 +  145mV  VDD/2 + \n145mV =< \nVSEH  \n \nVlX(CK)  Differential Input Cross \nPoint Voltage relative to \nVDD/2 for CK_t, CK_c   \n-120mV  - (VDD/2 - \nVSEL) + 25mV  (VSEH - VDD/2)  \n- 25mV   \n120mV  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 25  \n \n \n \nSymbol  Parameter  DDR4 -2400/2666/2933/3200  \nmin max \n \n-  \nArea of VSEH, VSEL   \nVSEL =< \nVDD/2 - 145mV  VDD/2 - \n145mV =< \nVSEL =<  VDD/ \n2 - 100mV  VDD/2 + 100mV  \n=< VSEH =< \nVDD/2 +  145mV  VDD/2 + \n145mV =< \nVSEH  \n \nVlX(CK)  Differential Input Cross \nPoint Voltage relative to \nVDD/2 for CK_t, CK_c   \n-120mV  - (VDD/2 - \nVSEL) + 25mV  (VSEH - VDD/2)  \n- 25mV   \n120mV  \nDDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 26  \n \ntPW_RESET   \nCMOS rail to rail Input Levels  \nCMOS rail to rail Input Levels for RESET_n  \nCMOS rail to rail Input Levels for RESET_n  \n \nParameter  Symbol  Min Max Unit NOTE  \nAC Input High Voltage  VIH(AC)_RESET  0.8*VDD  VDD  V 6 \nDC Input High Voltage  VIH(DC)_RESET  0.7*VDD  VDD  V 2 \nDC Input Low Voltage  VIL(DC)_RESET  VSS 0.3*VDD  V 1 \nAC Input Low Voltage  VIL(AC)_RESET  VSS 0.2*VDD  V 7 \nRising time  TR_RESET  - 1.0 us 4 \nRESET pulse width  tPW_RESET  1.0 - us 3,5 \nNOTE :  \n1. After RESET_n is registered LOW, RESET_n level shall be maintained below VIL(DC)_RESET during tPW_RESET, \notherwise, SDRAM may not be  reset.  \n2. Once RESET_n is registered HIGH, RESET_n level must be maintained above VIH(DC)_RESET, otherwise, SDRAM \noperation will not be guaranteed until it is reset asserting RESET_n signal  LOW. \n3. RESET is destructive to data contents.  \n4. No slope reversal(ringback) requirement during its level transition from Low to High.  \n5. This definition is applied only “Reset Procedure at Power Stable”.  \n6. Overshoot might occur. It should be limited by the Absolute Maximum DC Ratings.  \n7. Undershoot might occur. It should be limited by Absolute Maximum DC Ratings  \n \n \n0.8*VDD  \n0.7*VDD  \n \n \n \n \n0.3*VDD  \n0.2*VDD  \n \n \nTR_RESET  \n \nRESET_n Input Slew Rate Definition  \n \n  \n \nAC and DC Logic Input Levels for DQS Signals \nDifferential signal definition  \n \n \nDefinition of differential DQS Signal AC -swing Level  \n \n \nDifferential swing requirements for DQS (DQS_t - DQS_c)  \nDifferential AC and DC Input Levels for DQS  \n \nSymbol  Parameter  DDR4 -1600,1866,2133  DDR4 -2400  DDR4 -2666,2933,3200  Unit Note  \nMin Max Min Max Min Max \nVIHDiffPeak  VIH.DIFF.PeakVoltage  186 Note2  160 Note2  140 Note2  mV 1 \nVILDiffPeak  VIL.DIFF.Peak Voltage  Note2  -186 Note2  -160 Note2  -140 mV 1 \nNOTE :  \n1. Used to define a differential signal  slew-rate. \n2. These values are not defined; however, the differential signals DQS_t - DQS_c, need to be within the respective \nlimits Overshoot, Undershoot Specification for single -ended  signals.  \n \n \n \n \n \n \n \n \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province  \nPage 27  \n\nPage 28 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nPeak voltage calculation method  \nThe peak voltage of Differential DQS signals are calculated in a following equation.  \nVIH.DIFF.Peak Voltage = Max(f(t)) \nVIL.DIFF.Peak Voltage = Min(f(t)) \nf(t) = VDQS_t  - VDQS_c  \n \nThe Max(f(t)) or Min(f(t)) used t o determine the midpoint which to reference the +/ -35% window of the \nexempt non -monotonic signaling shall be the samllest peak voltage observed in all ui’s.  \n \nDefinition of differential DQS Peak Voltage and rage  of exempt non -monotonic signaling  \n\nPage 29 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nDifferential Input Cross Point Voltage  \nTo achieve  tight RxMask  input requirements  as well as output  skew parameters  with respect  to strobe,  the \ncross point voltage of differential input signals (DQS_t, DQS_c) must meet the requirements in Tabel \nbelow. The differential input cross point voltage VIX_DQS (VIX_DQS_FR and VIX_DQS_RF) ins measured \nfrom the actual cross point of DQS_t, DQS_c relative  to the VDQSmid fo the DQS_t and DQS_c  signals.  \nVDQSmid is the midpoint of the minimum levels achieved by the transitioning DQS_t and DQS_c signals, \nand noted by VDQS_trans. VDQS_trans is the difference between the lowest horizontal tangent above \nVDQSmid o f the transitioning DQS signals and the highest horizontal tangent below VDQSmid of the tran - \nsitioning DQS signals.  \nA non-monotonic  transitioning  signal’s  ledge  is exempt  or not used in determination  of a horizontal  tangent \nprovieded the said ledge occurs within +/- 30% of the midpoint of either VID.DIFF.Peak Voltage (DQS_t \nrising)  of VIL.DIFF.Peak  Voltage  (DQS_c  rising),  refer to Furure  Definition  of differential  DQS Peak Voltage \nand rage of exempt non-monotonic signaling. A secondary horizont al tangent resulting from a ring -back \ntransition is also exempt in determination of a horizontal tangent. Thath is, a falling transition’s horizontal \ntangent is derived from its negative slope to zero slope transition (point A in Fugure bloew) and a ring - \nback’s  horizontal  tangent  derived  from its positive  slope to zero slope transition  (point  B in Figure  below)  is \nnot a valid horizontal tangent; and a rising transition’s horizontal tangent is derived from its positive slope \nto zero slope transition  (point  C in Figure  below)  and a ring-back’s  horizontal  tangent  derived  from its neg- \native slope to zero slope transition (point D in Figure below) is not a valid horizontal  tangent.  \n \n \nVix Definition (DQS)  \n\nPage 30 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nCross point voltage for differential input signals  \n \n \nSymbol  Parameter  DDR4 - 3200  \nUnit Note  \nMin Max \nVix_DOS_ ratio  DQS_t and DQS_c crossing relative to the \nmidpoint of the DQS_t and DQS_c signal \nswings   \n-  \n25  \n%  \n1,2 \nVDQSmid_to_ Vcent  VDQSmid offset relative to \nVcent_DQ(midpoint)  - min(VIH - diff, 50)  mV 3,4,5 \n \nNOTE :  \n1. Vix_DQS_Ratio is DQS VIX crossing (Vix_DQS_FR or Vix_DQS_RF) divided by VDQS_trans. VDQS_trans is the \ndifference between the lowest horizontal tangent above VDQSmid of the transitioning DQS signals and the highest \nhorizontal tangent below VDQSmid of the transitioning DQS signals.  \n2. VDQSmid will be similar to the VREFDQ internal setting value obtained during Vref Training if the DQS and DQs \ndrivers and paths are matched.  \n3. Teh maximum limite shall not exceed the smaller of VIHdiff minimum limit or 50mV.  \n4. VIX measurements are only applicable for transitioning DQS_t and DQS_c signals when toggling data, preamble and \nhigh-z states are not applicable  conditions.  \n5. The parameter VDQSmid is defined for simulation and ATE testing purposes, it is not expected to be tested in a \nsystem.  \nPage 31 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nDifferential Input Slew Rate Definition  \nInput slew rate for differential signals (DQS_t, DQS_c) are defined and measured as shown in Figure \nbelow.  \n \n \n \nNOTE :  \n1. Differential signal rising edge from VILDiff_DQS to VIHDiff_DQS must be monotonic  slope.  \n2. Differential signal falling edge from VIHDiff_DQS to VILDiff_DQS must be monotonic  slope.  \n \nDifferential Input Slew Rate Definition for DQS_t, DQS_c  \n \nDifferential Input Slew Rate Definition for DQS_t, DQS_c  \n \nDescription   \nDefined by  \nFrom  To \nDifferential input slew rate for \nrising edge(DQS_t - DQS_c)  VILDiff_DQS  VIHDiff_DQS  |VILDiff_DQS - VIHDiff_DQS|/DeltaTRdiff  \nDifferential input slew rate for \nfalling edge(DQS_t - DQS_c)  VIHDiff_DQS  VILDiff_DQS  |VILDiff_DQS - VIHDiff_DQS|/DeltaTFdiff  \n\nPage 32 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nDifferential Input Level for DQS_t, DQS_c  \n \nSymbol  Parameter  DDR4 -3200  \nUnit Note \nMin Max \nVIHDif - \nf_DQS  Differential Input High  110 - m V  \nVILDif - \nf_DQS  Differential Input  Low - -110 m V  \n \nDifferential Input Slew Rate for DQS_t, DQS_c  \n \nSymbol  Parameter  DDR4 -3200  Unit Note  \n Min Max   \nSRIdiff  Differential Input Slew Rate  2.5 18 V/ ns  \nPage 33 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nAC and DC output Measurement levels  \nSingle -ended AC & DC Output Levels  \nSingle -ended AC & DC output levels  \n \nSymbol  Parameter  DDR4 -3200  Units  NOTE  \nVOH(DC) DC output high measurement level (for IV curve linearity)  1.1 x V DDQ V  \nVOM(DC) DC output mid measurement level (for IV curve linearity)  0.8 x V DDQ V  \nVOL(DC) DC output low measurement level (for IV curve linearity)  0.5 x V DDQ V  \nVOH(AC) AC output high measurement level (for output SR)  (0.7 + 0.15) x V DDQ V 1 \nVOL(AC) AC output low measurement level (for output SR)  (0.7 - 0.15) x V DDQ V 1 \nNOTE : \n1. The swing of ±  0.15 × VDDQ is based on approximately 50% of the static single -ended output peak-to-peak swing \nwith a driver impedance of RZQ/7Ω and an effective test load of 50Ω to VTT = VDDQ. \n \nDifferential AC & DC Output Levels  \nDifferential AC & DC output levels  \n \nSymbol  Parameter  DDR4 -3200  Units  NOTE  \nVOHdiff(AC) AC differential output high measurement level (for output SR) +0.3 x V DDQ V 1 \nVOLdiff(AC) AC differential output low measurement level (for output SR)  -0.3 x V DDQ V 1 \nNOTE : \n1. The swing of ±  0.3 × VDDQ is based on approximately 50% of the static differential output peak-to-peak swing with \na driver impedance of RZQ/7Ω and an effective test load of 50Ω to V TT = VDDQ at each of the differential outputs.  \nPage 34 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n                                             \n                                              \nSingle -ended Output Slew Rate  \nWith the ref erence load for timing measurements, output slew rate for falling and rising edges is defined \nand measured between V OL(AC) and V OH(AC) for single ended signals as shown in Table and Figure below.  \nSingle -ended output slew rate definition  \n \nDescription  Measured  \nDefined by  \nFrom  To \nSingle ended output slew rate for rising edge  VOL(AC) VOH(AC) [VOH(AC)-VOL(AC)] /  \nDelta TRse  \nSingle ended output slew rate for falling edge  VOH(AC) VOL(AC) [VOH(AC)-VOL(AC)] /  \nDelta TFse  \nNOTE : \n1. Output slew rate is verified by design and characterization, and may not be subject to production test.  \n \n \nVOH(AC)  \n \n \n \nVOL(AC)  \n \n \ndelta  TFse  delta TRse  \n \nSingle -ended Output Slew Rate Definition  \n \n \nSingle -ended output slew rate  \n \n \nParameter   \nSymbol  DDR4 -3200   \nUnits  \nMin Max  \nSingle ended output slew rate SRQse  4 9 V/ns \nDescription: SR: Slew Rate  \nQ: Query Output (like in DQ, which stands for Data -in, Query -Output) \nse: Single -ended Signals  \nFor Ron = RZQ/7 setting  \nNOTE:  \n1. In two cases, a maximum slew rate of 12 V/ns applies for a single DQ signal within a byte lane.  \n-Case 1 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high \nto low or low to high) while all remaining DQ signals in the same byte lane are static (i.e. they stay at either high or \nlow). \n-Case 2 is defined for a single DQ  signal within a byte lane which is switching into  a certain direction (either from high \nto low or low to high) while all remaining DQ signals in the same byte lane are  switching  into  the opposite direction (i.e. \nfrom low to high or high to low respectively). For the remaining  DQ  signal  switching  into the opposite direction, the \nregular maximum limit of 9 V/ns  applies  \nPage 35 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nDifferential Output Slew Rate  \nWith the reference load for timing measurements, output slew rate for falling and rising edges is defined \nand measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in Table and Figure \nbelow.  \n \nDifferential output slew rate definition  \n \nDescription  Measured  \nDefined by  \nFrom  To \nDifferential output slew rate for rising edge  VOLdiff(AC) VOHdiff(AC) [VOHdiff(AC)-VOLdiff(AC)] / \nDelta TRdiff  \nDifferential output slew rate for falling edge  VOHdiff(AC) VOLdiff(AC) [VOHdiff(AC)-VOLdiff(AC)] / \nDelta TFdiff  \nNOTE : \n1. Output slew rate is verified by design and characterization, and may not be subject to production test.  \n \n \nVOHdiff (AC) \n \n \n \nVOLdiff (AC) \n \n \ndelta TFdiff  delta TRdiff  \nDifferential Output Slew Rate Definition  \n \n \nDifferential output slew rate  \n \n \nParameter   \nSymbol  DDR4 -3200   \nUnits  \nMin Max  \nDifferential output slew rate SRQdiff  8 18 V/ns \nDescription: \nSR: Slew Rate  \nQ: Query Output (like in DQ, which stands for Data -in, Query -Output) \ndiff: Differential Signals  \nFor Ron = RZQ/7 setting                                               \n                                  \nPage 36 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nSingle -ended AC & DC Output Levels of Connectivity Test Mode  \nFollowing output parameters will be applied for DDR4 SDRAM Output Signal during Connectivity Test \nMode.  \n \nSingle -ended AC & DC output levels of Connectivity Test Mode  \n \nSymbol  Parameter  DDR4 -3200  Unit Note  \nVOH(DC) DC output high measurement level (for IV curve linearity)  1.1 x V DDQ V  \nVOM(DC) DC output mid measurement level (for IV curve linearity)  0.8 x V DDQ V  \nVOL(DC) DC output low measurement level (for IV curve linearity)  0.5 x V DDQ V  \nVOB(DC) DC output below measurement level (for IV curve linearity)  0.2 x V DDQ V  \nVOH(AC) AC output high measurement level (for output SR)  VTT + (0.1 x V DDQ) V 1 \nVOL(AC) AC output below measurement level (for output SR)  VTT - (0.1 x V DDQ) V 1 \nNOTE : \n1. The effective test load is 50\uf057 terminated by VTT = 0.5 * VDDQ.  \n \n \nVOH(AC)  \n \nVTT 0.5 *  VDDQ  \n \nVOL(AC)  \n \n \nTF_output_CT  TR_output_CT  \n \nDifferential Output Slew Rate Definition of Connectivity Test Mode  \n \nSingle -ended output slew rate of Connectivity Test Mode  \n \nParameter  Symbol  DDR4 -3200  \nUnit Note  \nMin Max \nOutput signal Falling time  TF_output_CT  - 10 ns/V  \nOutput signal Rising time  TR_output_CT  - 10 ns/V  \nPage 37 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \n \nDDR4 -3200 Speed Bins and Operations  \n \nSpeed Bin  DDR4 -3200AA   \nUnit  \nNOTE  CL-nRCD -nRP 22-22-22 \nParameter  Symbol  min max \nInternal read command to \nfirst data  tAA 13.75  18.00  ns 12 \nInternal read command to \nfirst data with read DBI \nenabled   \ntAA_DBI  tAA(min)  \n+ 4nCK   \ntAA(max) + 4nCK   \nns  \n12 \nACT to internal read or \nwrite delay time tRCD  13.75  - ns 12 \nPRE command period  tRP 13.75  - ns 12 \nACT to PRE command \nperiod  tRAS  32 9 x tREFI  ns 12 \nACT to ACT or REF com - \nmand period  tRC 45.75  - ns 12 \n Normal  Read  \nDBI  \nCWL = \n9 CL = 9  CL = 11  tCK(AVG)  Reserved  ns 1,2,3,4,11  \nCL = 10  CL =  12 tCK(AVG)  Reserved  ns 1,2,3,4,11  \nCWL = \n9,11 CL = 10  CL = 12  tCK(AVG)  Reserved  ns 1,2,3,4  \nCL = 11  CL = 13  tCK(AVG)  1.25 <1.5 ns 1,2,3,4,10  \nCL = 12  CL = 14  tCK(AVG)  1.25 <1.5 ns 1,2,3,10  \nCWL = \n10,12  CL = 12  CL = 14  tCK(AVG)  Reserved  ns 1,2,3,4  \nCL = 13 CL = 15  tCK(AVG)  1.071  <1.25  ns 1,2,3,4,10  \nCL = 14  CL = 16  tCK(AVG)  1.071  <1.25  ns 1,2,3,10  \nCWL = \n11,14  CL = 14  CL = 17  tCK(AVG)  Reserved  ns 1,2,3,4  \nCL = 15  CL = 18  tCK(AVG)  0.937  <1.071  ns 1,2,3,4,10  \nCL = 16  CL = 19  tCK(AVG)  0.937  <1.071  ns 1,2,3,10  \nCWL = \n12.16  CL = 15  CL = 18  tCK(AVG)  Reserved  ns 1,2,3,4  \nCL = 16  CL = 19  tCK(AVG)  Reserved  ns 1,2,3,4,10  \nCL = 17  CL = 20  tCK(AVG)  0.833  <0.937  ns 1,2,3,4,10  \nCL = 18  CL = 21  tCK(AVG)  0.833  <0.937  ns 1,2,3,10  \nCWL = \n14,18  CL = 17  CL = 20  tCK(AVG)  Reserved  ns 1,2,3,4  \nCL = 18  CL = 21  tCK(AVG)  Reserved  ns 1,2,3,4,10  \nCL = 19  CL = 22  tCK(AVG)  0.75 <0.833  ns 1,2,3,4,10  \nCL = 20  CL = 23  tCK(AVG)  0.75 <0.833  ns 1,2,3,10  \nCWL = \n16,20  CL = 20  CL = 24  tCK(AVG)  Reserved  ns 1,2,3,4  \nCL = 22  CL = 26 tCK(AVG)  0.625  <0.75  ns 1,2,3,4  \nCL = 24  CL = 28  tCK(AVG)  0.625  <0.75  ns 1,2,3  \nSupported CL Settings  10,11,12,13,14,15, 16,17,18,19,20,22,  \n24 nCK 13 \nSupported CL Settings with read DBI  12,13,14,15,16,18, 19,20,21,22,23,24,  \n26, 28  nCK  \nSupported CWL Settings  9,10,11,12,14,16,  \n18,20  nCK  \nPage 38 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nSpeed Bin Table Note  \nAbsolute Specification  \n- VDDQ = VDD = 1.20V +/ - 0.06 V  \n- VPP = 2.5V +0.25/ -0.125 V  \n- The values defined with above -mentioned table are DLL ON  case. \n- DDR4 -3200 Speed  Bin Tables  are valid only when  Geardown  Mode  is disabled.  \n \n1. The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When making a selection \nof tCK(avg), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.  \n2. tCK(avg).MIN limits: Since CAS Latency is not purely analog - data and strobe output are synchronized by the DLL \n- all possible intermediate frequencies may not be guaranteed. CL in clock cycle is calculated from tAA following \nrounding algorithm d efined in Section 13.5.  \n3. tCK(avg).MAX limits: Calculate tCK(avg) = tAA.MAX / CL SELECTED and round the resulting tCK(avg) down to the \nnext valid speed bin (i.e. 1.5ns or 1.25ns or 1.071 ns or 0.937 ns or 0.833 ns). This result is tCK(avg).MAX corre - \nsponding to CL SELECTED.  \n4. ‘Reserved’ settings are not allowed. User must program a different  value.  \n5. \'Optional\' settings allow certain devices in the industry to support this setting, however, it is not a mandatory fea- \nture. Refer to supplier\'s data sheet and/or the DIMM SPD information if and how this setting is supported.  \n6. Any DDR4 -3200 speed bin also supports functional operation at lower frequencies as shown in the table which are \nnot subject to Production Tests but verified by Design/Characterization.  \n7. DDR4 -3200Mbps  speed  bin support  CL=10  if DRAM  operate  at 1333MT/s  data rate. \n8. Parameters apply from tCK(avg)min to tCK(avg)max at all standard JEDEC clock period values as stated in the \nSpeed Bin Tables.  \n9. CL number in parentheses, it means that these numbers are optional.  \n10. DDR4 SDRAM supports CL=9 as long as a system meets  tAA(min).  \n11. Each speed bin lists the timing requirements that need to be supported in order for a given DRAM to be JEDEC \ncompliant. JEDEC compliance does not require  support for all speed bins within a given speed. JEDEC compliance \nrequires meeting the parameters for a least one of the listed speed  bins. \nPage 39 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \n \n\nPage 40 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \nIDDQ  IDDQ  Channel \nIO Powe  \nSimulatin   \n \n \n \n \nNOTE:  \n1. DIMM level Output test load condition may be different from above  \nFigure 1 - Measurement Setup and Test Load for IDD, IPP and IDDQ Measurements  \n \n \n \nApplication  specific  \nmemory channel \nenvironment   \nIDDQ  \nTestLad  \n \n \n \n \n \n \n \nChannel IO Power \nNumber  \n \nFigure 2 - Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ \nMeasurement  X \nIDD IPP IDDQ  \nVDD VPP VDDQ  \nRESET  \nCK_t/CK_c  DDR4 SDRAM  \nCKE \nCS \nC \nACT,RAS,CAS,WE  DQS_t/DQS_c  \nDQ \nDM \nA,BG,BA \nODT  \nZQ VSS VSSQ  \nPage 41 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nTable 1 -Timings used for IDD, IPP and IDDQ Measurement -Loop Patterns  \n \n \nSymbol  DDR4 -3200   \nUnit \n22-22-22 \ntCK 0.625  ns \nCL 22 nCK \nCWL  20 nCK \nnRCD  22 nCK \nnRC 74 nCK \nnRAS  52 nCK \nnRP 22 nCK \n \nnFAW  x4 16 nCK \nx8 34 nCK \nx16 48 nCK \n \nnRRDS  x4 4 nCK \nx8 4 nCK \nx16 9 nCK \n \nnRRDL  x4 8 nCK \nx8 8 nCK \nx16 11 nCK \ntCCD_S  4 nCK \ntCCD_L  8 nCK \ntWTR_S  4 nCK \ntWTR_L  12 nCK \nnRFC 2Gb  256 nCK \nnRFC 4Gb  416 nCK \nnRFC 8Gb  560 nCK \nnRFC 16Gb  560 nCK \nPage 42 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nTable 2 -Basic IDD, IPP and IDDQ Measurement Conditions  \n \nSymbol  Description  \n \n \nIDD0 Operating One Bank Active -Precharge Current (AL=0)  \nCKE: High; External clock: On; tCK, nRC, nRAS, CL : see Table 1; BL: 81; AL: 0; CS_n: High \nbetween ACT and PRE; Command, Address, Bank Group Address, Bank Address Inputs: partially \ntoggling according to Table 3; Data IO: VDDQ ; DM_n: stable at 1; Bank Activity: Cycling  with one \nbank active at a time: 0,0,1,1,2,2,... (see Table 3); Output Buffer and RTT: Enabled in Mode Regis - \nters2; ODT Signal: stable at 0; Pattern Details: see Table 3 \nIDD0A  Operating One Bank Active -Precharge Current (AL=CL -1) \nAL = CL -1, Other conditions: see IDD0  \nIPP0 Operating One Bank Active -Precharge IPP Current \nSame condition with IDD0  \n \n \nIDD1 Operating One Bank Active -Read -Precharge Current (AL=0)  \nCKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 1; BL: 81; AL: 0; CS_n : High \nbetween ACT, RD and PRE; Command, Address, Bank Group Address, Bank Address Inputs,  \nData IO: partially toggling according to Table 4; DM_n: stable at 1; Bank Activity: Cycling with one \nbank active at a time: 0,0,1,1,2,2,... (see Table 4); Output Buffer and RTT: Enabled in Mode Regis- \nters2; ODT Signal: stable at 0; Pattern Details: see Table 4 \nIDD1A  Operating One Bank Active -Read -Precharge Current (AL=CL -1) \nAL = CL-1, Other conditions: see IDD1 \nIPP1 Operating One Bank Active -Read -Precharge IPP Current \nSame condition with IDD1  \n \n \nIDD2N  Precharge Standby Current (AL=0)  \nCKE: High; External clock: On; tCK, CL: see Table 1; BL: 81; AL: 0; CS_n : stable at 1; Command, \nAddress, Bank Group Address, Bank Address Inputs: partially toggling according to Table 5; Data \nIO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in \nMode Registers2; ODT Signal: stable at 0; Pattern Details: see Table 5 \nIDD2NA  Precharge Standby Current (AL=CL -1) \nAL = CL -1, Other conditions: see IDD2N  \nIPP2N  Precharge Standby IPP Current \nSame condition with IDD2N  \n \n \nIDD2NT  Precharge Standby ODT Current  \nCKE: High; External clock: On; tCK, CL: see Table 1; BL: 81; AL: 0; CS_n : stable at 1; Command, \nAddress, Bank Group Address, Bank Address Inputs: partially toggling according to Table 6; Data \nIO: VSSQ ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in \nMode Registers2; ODT Signal: togglin g according to Table 6; Pattern Details: see Table 6 \nIDDQ2NT  \n(Optional)  Precharge Standby ODT IDDQ Current  \nSame definition like for IDD2NT, however measuring IDDQ current instead of IDD current  \nIDD2NL  Precharge Standby Current with CAL enabled  \nSame definition like for IDD2N, CAL enabled3 \nIDD2NG  Precharge Standby Current with Gear Down mode enabled  \nSame definition like for IDD2N, Gear Down mode enabled3,5 \nIDD2ND  Precharge Standby Current with DLL disabled  \nSame definition like for IDD2N, DLL disabled3 \nPage 43 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nIDD2N_par  Precharge Standby Current with CA parity enabled  \nSame definition like for IDD2N, CA parity enabled3 \n \nIDD2P  Precharge Power -Down Current CKE: Low; External clock: On; tCK, CL : see Table 1; BL: 81; AL: \n0; CS_n : stable at 1; Command, Address, Bank Group Address, Bank Address Inputs:  stable  at \n0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: \nEnabled in Mode Registers2; ODT Signal: stable at 0 \nIPP2P  Precharge Power -Down IPP Current \nSame condition with IDD2P  \n \nIDD2Q  Precharge Quiet Standby Current  \nCKE: High; External clock: On; tCK, CL: see Table 1; BL: 81; AL: 0; CS_n : stable at 1; Command, \nAddress, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ;  DM_n: stable \nat 1;Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; ODT \nSignal: stable at 0 \n \nIDD3N  Active Standby Current  \nCKE: High; External clock: On; tCK, CL: see Table 1; BL: 81; AL: 0; CS_n : stable at 1; Command, \nAddress, Bank Group Address, Bank Address Inputs: partially toggling according to Table 5; Data \nIO: VDDQ; DM_n: stable at 1;Bank Activity: all banks open; Output Buffer and RTT: Enabled in \nMode Registers2; ODT Signal: stable at 0; Pattern Details: see Table 5 \nIDD3NA  Active Standby Current (AL=CL -1) \nAL = CL -1, Other conditions: see IDD3N  \nIPP3N  Active Standby IPP Current \nSame condition with IDD3N  \n \n \nIDD3P  Active Power -Down Current  \nCKE: Low; External clock: On; tCK, CL: see Table 1; BL: 81; AL: 0; CS_n : stable at 1; Command, \nAddress, Bank Group Address, Bank  Address Inputs: stable at 0; Data  IO: VDDQ; DM_n:  stable \nat 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: \nstable at 0 \nIPP3P  Active Power -Down IPP Current \nSame  condition with IDD3P  \n \n \nIDD4R  Operating Burst Read Current  \nCKE: High; External clock: On; tCK, CL : see Table 1; BL: 82; AL: 0; CS_n : High between RD; \nCommand, Address, Bank Group Address, Bank Address Inputs: partially toggling according to \nTable 7; Data IO: seamless read data burst with different data between one burst and the next one  \naccording to Table 7; DM_n : stable at 1; Bank Activity: all banks open, RD commands cycling through \nbanks: 0,0,1,1,2,2,... (see Table 7); Output Buffer and RTT: Enable d in Mode Registers2; ODT Signal: \nstable at 0; Pattern Details: see Table 7 \nIDD4RA  Operating Burst Read Current (AL=CL -1) \nAL = CL -1, Other conditions: see IDD4R  \nIDD4RB  Operating Burst Read Current with Read DBI \nRead DBI enabled3, Other conditions: see IDD4R  \nIPP4R  Operating Burst Read IPP Current \nSame condition with IDD4R  \nIDDQ4R  \n(Optional)  Operating Burst Read IDDQ Current  \nSame definition like for IDD4R, however measuring IDDQ current instead of IDD current  \nIDDQ4RB  \n(Optional)  Operating Burst Read IDDQ  Current with Read DBI  \nSame definition like for IDD4RB, however measuring IDDQ current instead of IDD current  \nPage 44 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \n \n \nIDD4W  Operating Burst Write Current  \nCKE: High; External clock: On; tCK, CL: see Table 1; BL: 81; AL: 0; CS_n : High between WR; \nCommand, Address, Bank Group Address, Bank Address Inputs: partially toggling according to \nTable 8; Data IO: seamless write data burst with different data between one burst and the next one \naccording to Table 8; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through \nbanks: 0,0,1,1,2,2,... (see Table 8); Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: \nstable at HIGH ; Pattern Details: see Table 8 \nIDD4WA  Operating Burst Write Current (AL=CL -1) \nAL = CL -1, Other c onditions: see IDD4W  \nIDD4WB  Operating Burst Write Current with Write DBI \nWrite DBI enabled3, Other conditions: see IDD4W  \nIDD4WC  Operating Burst Write Current with Write CRC \nWrite CRC enabled3, Other conditions: see IDD4W  \nIDD4W_par  Operating Burst Write Current  with  CA  Parity \nCA Parity enabled3, Other conditions: see IDD4W  \nIPP4W  Operating Burst Write IPP Current \nSame condition with IDD4W  \n \n \nIDD5B  Burst Refresh Current (1X REF)  \nCKE: High; External clock: On; tCK, CL, nRFC : see Table 1; BL: 81; AL: 0; CS_n : High between REF; \nCommand, Address, Bank Group Address, Bank Address Inputs: partially toggling according to \nTable 9; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC (see Table 9); \nOutput Buffer and RTT: Enabled in Mode Regist ers2; ODT Signal: stable at 0; Pattern Details: see \nTable 9  \nIPP5B  Burst Refresh Write IPP Current (1X REF) \nSame condition with IDD5B  \nIDD5F2  Burst Refresh Current (2X REF) \ntRFC=tRFC_x2, Other conditions: see IDD5B  \nIPP5F2  Burst Refresh Write IPP Current (2X REF) \nSame condition with IDD5F2  \nIDD5F4  Burst Refresh Current (4X REF) \ntRFC=tRFC_x4, Other conditions: see IDD5B  \nIPP5F4  Burst Refresh Write IPP Current (4X REF) \nSame condition with IDD5F4  \n \nIDD6N  Self Refresh Current: Normal Temperature Range  \nTCASE: 0 - 85° C; Low Power Array Self Refresh  (LP ASR) : Normal4; CKE: Low; External clock: \nOff; CK_t and CK_c#:  LOW;  CL: see Table 1; BL: 81; AL: 0; CS_n#,  Command,  Address,  Bank  Group \nAddress, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh  operation;  \nOutput Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL  \nIPP6N  Self Refresh IPP Current: Normal Temperature Range \nSame condition with IDD6N  \n \n \nIDD6E  Self-Refresh Current: Extended Temperature Range) \nTCASE: 0 - 95° C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: \nOff; CK_t and CK_c: LOW; CL: see Table 1; BL: 81; AL: 0; CS_n, Command, Address, Bank Group \nAddress, Bank Address, Data IO: High; DM_n :stable at 1; Bank Activity: Extended Temperature Self-\nRefresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL \nIPP6E  Self Refresh IPP Current: Extended Temperature Range \nSame condition with IDD6E  \nPage 45 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \n \n \nIDD6R  Self-Refresh Current: Reduced Temperature Range  \nTCASEfor CT devices: 0 to 45° C; Low Power Array Self Refresh (LP ASR) : Reduced4; CKE: Low; \nExternal clock: Off; CK_t and CK_c#: LOW; CL: see Table 1; BL: 81; AL: 0; CS_n#, Command,  \nAddress, Bank Group Address, Bank Address, Data IO: High; DM_n :stable at 1; Bank Activity: \nExtended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; \nODT Signal:  MID-LEVEL  \nIPP6R  Self Refresh IPP Current: Reduced Temperature Range \nSame condition with IDD6R  \n \n \nIDD6A  Auto Self -Refresh Current  \nTCASEfor CT devices: 0 to 95° C; Low Power Array Self Refresh (LP ASR) : Auto4; CKE: Low; \nExternal clock: Off; CK_t and CK_c#: LOW; CL: see Table 1; BL: 81; AL: 0; CS_n #, Command,  \nAddress, Bank Group Address, Bank Address, Data IO:  High; DM_n :stable at 1; Bank Activity: \nAuto Self -Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID- \nLEVEL  \nIPP6A  Auto Self -Refresh IPP Current \nSame condition with IDD6A  \n \n \nIDD7 Operating Bank Interleave Read Current  \nCKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL : see Table 1; BL: 81; AL: \nCL-1; CS_n : High between ACT and RDA; Command, Address, Bank Group Address, Bank Address \nInputs: partially toggling according to Table 10; Data IO: read data bursts with different data between \none burst and the next one according to Table 10; DM_n: stable at 1; Bank Activity: two times \ninterleaved cycling through banks (0, 1, ...7) with different addressing, see Table 10; Output Buffer  and \nRTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: see Table 10  \nIPP7 Operating Bank Interleave Read IPP Current \nSame condition with IDD7  \nIDD8 Maximum Power Down Current \nTBD \nIPP8 Maximum Power Down IPP Current \nSame condition with IDD8  \nPage 46 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nNOTE :  \n1. Burst Length: BL8 fixed by MRS: set MR0  [A1:0=00].  \n2. Output Buffer  Enable  \n- set MR1 [A12 = 0] : Qoff = Output buffer  enabled  \n- set MR1 [A2:1 = 00] : Output Driver Impedance Control = RZQ/7 \nRTT_Nom  enable  \n- set MR1 [A10:8 = 011] : RTT_NOM =  RZQ/6  \nRTT_WR enable  \n- set MR2 [A10:9 = 01] : RTT_WR = RZQ/2  \nRTT_PARK disable  \n- set MR5 [A8:6 = 000]  \n3. CAL enabled : set MR4 [A8:6 = 001] :  1600MT/s  \n010] : 1866MT/s, 2133MT/s  \n011] : 2400MT/s  \nGear Down mode enabled :set MR3 [A3 = 1] : 1/4 Rate \nDLL disabled : set MR1 [A0 = 0]  \nCA parity enabled :set MR5 [A2:0 = 001] : 1600MT/s,1866MT/s, 2133MT/s  \n010] : 2400MT/s  \nRead DBI enabled : set MR5 [A12 = 1] \nWrite DBI enabled : set :MR5 [A11 = 1]  \n4. Low Power Array Self Refresh (LP ASR) : set MR2 [A7:6 = 00] :  Normal  \n01] : Reduced Temperature range \n10] : Extended Temperature range \n11] : Auto Self Refresh  \n5. IDD2NG should be measured after sync pulse(NOP)  input.  \nPage 47 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nTable 3 - IDD0, IDD0A and IPP0 Measurement -Loop Pattern1 \n \nCK_t /CK_c  \nCKE \nSub-Loop  \n \nCycle \nNumber  \n \nCommand  \nCS_n  \nACT_n  \nRAS_n/ A16  \nCAS_n/ A15  \nWE_n/ A14  \nODT \nC[2:0]3 \nBG[1:0]2 \nBA[1:0]  \nA12/BC_n  \nA[17,13,11]  \nA[10]/AP  \nA[9:7]  \nA[6:3]  \nA[2:0]   \nData4 oggling  \nStatic High  0 0 ACT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 - \n1,2 D, D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 - \n3,4 D_#, \nD_# 1 1 1 1 1 0 0 32 3 0 0 0 7 F 0 - \n... repeat pattern 1...4 until nRAS - 1, truncate if necessary  \nnRAS PRE 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 - \n... repeat pattern 1...4 until nRC - 1, truncate if necessary  \n1 1*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 1, BA[1:0] = 1 instead  \n2 2*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 2 instead  \n3 3*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 1, BA[1:0] = 3 instead  \n4 4*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 1 instead  \n5 5*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 1, BA[1:0] = 2 instead  \n6 6*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 3 instead  \n7 7*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 1, BA[1:0] = 0 instead  \n8 8*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 0 instead   \n \n \n \nFor x4 \nand x8 \nonly 9 9*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 3, BA[1:0] = 1 instead  \n10 10*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 2 instead  \n11 11*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 3, BA[1:0] = 3 instead  \n12 12*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 1 instead  \n13 13*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 3, BA[1:0] = 2 instead  \n14 14*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 3 instead  \n15 15*nRC  repeat Sub -Loop 0, use BG[1:0]2 = 3, BA[1:0] = 0 instead  \nNOTE:  \n1 .DQS_t, DQS_c are VDDQ.  \n2. BG1 is don’t care for x16  device  \n3. C[2:0] are used only for 3DS  device  \n4. DQ signals are VDDQ.  \nPage 48 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nTable 4 - IDD1, IDD1A and IPP1 Measurement -Loop Patterna) \n \nCK_t, CK_c  \nCKE  \nSub-Loop  \nCycle \nNumber  \n \nCommand  \nCS_n  \nACT_n  \nRAS_n/A16  \nCAS_n/A15  \nWE_n/A14  \nODT  \nC[2:0]3 \nBG[1:0]2 \nBA[1:0]  \nA12/BC_n  \nA[17,13,11]  \nA[10]/AP  \nA[9:7]  \nA[6:3]  \nA[2:0]   \nData4 toggling  \nStatic High  0 0 WR 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 D0=00, D1=FF  \n                  D2=FF, D3=00  \n                  D4=FF, D5=00  \n                  D6=00, D7=FF  \n 1 D 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 - \n 2,3 D#, D#  1 1 1 1 1 1 0 32 3 0 0 0 7 F 0 - \n1 4 WR 0 1 1 0 0 1 0 1 1 0 0 0 7 F 0 D0=FF, D1=00  \n                  D2=00, D3=FF  \n                  D4=00, D5=FF  \n                  D6=FF, D7=00  \n 5 D 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 - \n 6,7 D#, D#  1 1 1 1 1 1 0 32 3 0 0 0 7 F 0 - \n2 8-11 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 2 instead  \n3 12-15 repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 3 instead  \n4 16-19 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 1 instead  \n5 20-23 repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 2 instead  \n6 24-27 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 3 instead  \n7 28-31 repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 0 instead  \n8 32-35 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 0 instead  For x4 and x8 only  \n9 36-39 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 1 instead   \n10 40-43 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 2 instead   \n11 44-47 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 3 instead   \n12 48-51 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 1 instead   \n13 52-55 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 2 instead   \n14 56-59 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 3 instead   \n15 60-63 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 0 instead   \nNOTE:  \n1. DQS_t, DQS_c are used according to RD Commands, otherwise  VDDQ  \n2. BG1 is don’t care for x16  device  \n3. C[2:0] are used only for 3DS  device  \n4. Burst Sequence  driven  on each DQ signal  by Read Command.  Outside burst operation,  DQ signals  are VDDQ.  \nPage 49 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nTable 5 - IDD2N, IDD2NA, IDD2NL, IDD2NG, IDD2ND, IDD2N_par, IPP2,IDD3N, \nIDD3NA and IDD3P  \nMeasurement -Loop Pattern1 \n \nCK_t, CK_c  \nCKE \nSub-Loop  \n \nCycle \nNumber  \n \nCommand  \nCS_n  \nACT_n  \nRAS_n/A16  \nCAS_n/A15  \nWE_n/A14  \nODT \nC[2:0]3 \nBG[1:0]2 \nBA[1:0]  \nA12/BC_n  \nA[17,13,11]  \nA[10]/AP  \nA[9:7]  \nA[6:3]  \nA[2:0]   \nData4 toggling  \nStatic High  0 0 D, D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 \n1 D, D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 \n2 D#, \nD# 1 1 1 1 1 0 0 32 3 0 0 0 7 F 0 0 \n3 D#, \nD# 1 1 1 1 1 0 0 32 3 0 0 0 7 F 0 0 \n1 4-7 repeat Sub -Loop 0, use BG[1:0]2 = 1, BA[1:0] = 1 instead  \n2 8-11 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 2 instead  \n3 12-15 repeat Sub -Loop 0, use BG[1:0]2 = 1, BA[1:0] = 3 instead  \n4 16-19 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 1 instead  \n5 20-23 repeat Sub -Loop 0, use BG[1:0]2 = 1, BA[1:0] = 2 instead  \n6 24-27 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 3 instead  \n7 28-31 repeat Sub -Loop 0, use BG[1:0]2 = 1, BA[1:0] = 0 instead  \n8 32-35 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 0 instead  \n9 36-39 repeat Sub -Loop 0, use BG[1:0]2 = 3, BA[1:0] = 1 instead  \n10 40-43 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 2 instead  \n11 44-47 repeat Sub -Loop 0, use BG[1:0]2 = 3, BA[1:0] = 3 instead  \n12 48-51 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 1 instead  \n13 52-55 repeat Sub -Loop 0, use BG[1:0]2 = 3, BA[1:0] = 2 instead  \n14 56-59 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 3 instead  \n15 60-63 repeat Sub -Loop 0, use BG[1:0]2 = 3, BA[1:0] = 0 instead  \nNOTE :  \n1. DQS_t, DQS_c are VDDQ.  \n2. BG1 is don’t care for x16  device  \n3. C[2:0] are used only for 3DS  device  \n4. DQ signals are VDDQ.  \nPage 50 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nTable 6 - IDD2NT and IDDQ2NT Measurement -Loop Pattern1 \n \nCK_t, CK_c  \nCKE \nSub-Loop  \n \n \nCycle \nNumber  \n \nCommand  \nCS_n  \nACT_n  \nRAS_n/A16  \nCAS_n/A15  \nWE_n/A14  \nODT \nC[2:0]3 \nBG[1:0]2 \nBA[1:0]  \nA12/BC_n  \nA[17,13,11]  \nA[10]/AP  \nA[9:7]  \nA[6:3]  \nA[2:0]   \nData4 toggling  \nStatic High  0 0 D, D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 - \n1 D, D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 - \n2 D#, D#  1 1 1 1 1 0 0 32 3 0 0 0 7 F 0 - \n3 D#, D#  1 1 1 1 1 0 0 32 3 0 0 0 7 F 0 - \n1 4-7 repeat Sub -Loop 0, but ODT = 1 and BG[1:0]2 = 1, BA[1:0] = 1 instead  \n2 8-11 repeat Sub -Loop 0, but ODT = 0 and BG[1:0]2 = 0, BA[1:0] = 2 instead  \n3 12-15 repeat Sub -Loop 0, but ODT = 1 and BG[1:0]2 = 1, BA[1:0] = 3 instead  \n4 16-19 repeat Sub -Loop 0, but ODT = 0 and BG[1:0]2 = 0, BA[1:0] = 1 instead  \n5 20-23 repeat Sub -Loop 0, but ODT = 1 and BG[1:0]2 = 1, BA[1:0] = 2 instead  \n6 24-27 repeat Sub -Loop 0, but ODT = 0 and BG[1:0]2 = 0, BA[1:0] = 3 instead  \n7 28-31 repeat Sub -Loop 0, but ODT = 1 and BG[1:0]2 = 1, BA[1:0] = 0 instead  \n8 32-35 repeat Sub -Loop 0, but ODT = 0 and BG[1:0]2 = 2, BA[1:0] = 0 instead   \n \n \nFor x4 \nand x8 \nonly 9 36-39 repeat Sub -Loop 0, but ODT = 1 and BG[1:0]2 = 3, BA[1:0] = 1 instead  \n10 40-43 repeat Sub -Loop 0, but ODT = 0 and BG[1:0]2 = 2, BA[1:0] = 2 instead  \n11 44-47 repeat Sub -Loop 0, but ODT = 1 and BG[1:0]2 = 3, BA[1:0] = 3 instead  \n12 48-51 repeat Sub -Loop 0, but ODT = 0 and BG[1:0]2 = 2, BA[1:0] = 1 instead  \n13 52-55 repeat Sub -Loop 0, but ODT = 1 and BG[1:0]2 = 3, BA[1:0] = 2 instead  \n14 56-59 repeat Sub -Loop 0, but ODT = 0 and BG[1:0]2 = 2, BA[1:0] = 3 instead  \n15 60-63 repeat Sub -Loop 0, but ODT = 1 and BG[1:0]2 = 3, BA[1:0] = 0 instead  \nNOTE :  \n1. DQS_t, DQS_c are VDDQ.  \n2. BG1 is don’t care for x16  device  \n3. C[2:0] are used only for 3DS  device  \n4. DQ signals are VDDQ.  \nPage 51 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nTable 7 - IDD4R, IDDR4RA, IDD4RB and IDDQ4R Measurement -Loop Pattern1 \n \nCK_t, CK_c  \nCKE \nSub-Loop  \nCycle \nNumber  \n \nCommand  \nCS_n  \nACT_n  \nRAS_n/A16  \nCAS_n/A15  \nWE_n/A14  \nODT \nC[2:0]3 \nBG[1:0]2 \nBA[1:0]  \nA12/BC_n  \nA[17,13,11]  \nA[10]/AP  \nA[9:7]  \nA[6:3]  \nA[2:0]   \nData4 toggling  \nStatic High  0 0 RD 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 D0=00, D1=FF  \n                  D2=FF, D3=00  \n                  D4=FF, D5=00  \n                  D6=00, D7=FF  \n 1 D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 - \n 2,3 D#, D#  1 1 1 1 1 0 0 32 3 0 0 0 7 F 0 - \n1 4 RD 0 1 1 0 1 0 0 1 1 0 0 0 7 F 0 D0=FF, D1=00  \n                  D2=00, D3=FF  \n                  D4=00, D5=FF  \n                  D6=FF, D7=00  \n 5 D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 - \n 6,7 D#, D#  1 1 1 1 1 0 0 32 3 0 0 0 7 F 0 - \n2 8-11 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 2 instead  \n3 12-15 repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 3 instead  \n4 16-19 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 1 instead  \n5 20-23 repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 2 instead  \n6 24-27 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 3 instead  \n7 28-31 repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 0 instead  \n8 32-35 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 0 instead   \n \n \nFor x4 and x8 only  9 36-39 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 1 instead  \n10 40-43 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 2 instead  \n11 44-47 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 3 instead  \n12 48-51 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 1 instead  \n13 52-55 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 2 instead  \n14 56-59 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 3 instead  \n15 60-63 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 0 instead  \nNOTE :  \n1. DQS_t, DQS_c are used according to RD Commands, otherwise  VDDQ.  \n2. BG1 is don’t care for x16  device  \n3. C[2:0] are used only for 3DS  device  \n4. Burst Sequence driven on each DQ signal by Read  Command.  \nPage 52 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nTable 8 - IDD4W, IDD4WA, IDD4WB and IDD4W_par Measurement -Loop Pattern1 \n \nCK_t, CK_c  \nCKE \nSub-Loop  \nCycle \nNumber  \n \nCommand  \nCS_n  \nACT_n  \nRAS_n/A16  \nCAS_n/A15  \nWE_n/A14  \nODT \nC[2:0]3 \nBG[1:0]2 \nBA[1:0]  \nA12/BC_n  \nA[17,13,11]  \nA[10]/AP  \nA[9:7]  \nA[6:3]  \nA[2:0]   \nData4 toggling  \nStatic High  0 0 WR 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 D0=00, D1=FF  \n                  D2=FF, D3=00  \n                  D4=FF, D5=00  \n                  D6=00, D7=FF  \n 1 D 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 - \n 2,3 D#, D#  1 1 1 1 1 1 0 32 3 0 0 0 7 F 0 - \n1 4 WR 0 1 1 0 1 1 0 1 1 0 0 0 7 F 0 D0=FF, D1=00  \n                  D2=00, D3=FF  \n                  D4=00, D5=FF  \n                  D6=FF, D7=00  \n 5 D 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 - \n 6,7 D#, D#  1 1 1 1 1 1 0 32 3 0 0 0 7 F 0 - \n2 8-11 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 2 instead  \n3 12-15 repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 3 instead  \n4 16-19 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 1 instead  \n5 20-23 repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 2 instead  \n6 24-27 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 3 instead  \n7 28-31 repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 0 instead  \n8 32-35 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 0 instead   \n \n \nFor x4 and x8 only  9 36-39 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 1 instead  \n10 40-43 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 2 instead  \n11 44-47 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 3 instead  \n12 48-51 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 1 instead  \n13 52-55 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 2 instead  \n14 56-59 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 3 instead  \n15 60-63 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 0 instead  \nNOTE :  \n1. DQS_t, DQS_c are used according to WR Commands, otherwise  VDDQ.  \n2. BG1 is don’t care for x16  device  \n3. C[2:0] are used only for 3DS  device  \n4. Burst Sequence driven on each DQ signal by Write  Command.  \nPage 53 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nTable 9 - IDD4WC Measurement -Loop Pattern1 \n \nCK_t, CK_c  \nCKE \nSub-Loop  \n \nCycle \nNumber  \n \nCommand  \nCS_n  \nACT_n  \nRAS_n/A16  \nCAS_n/A15  \nWE_n/A14  \nODT \nC[2:0]c \nBG[1:0]b \nBA[1:0]  \nA12/BC_n  \nA[17,13,11]  \nA[10]/AP  \nA[9:7]  \nA[6:3]  \nA[2:0]   \nDatad toggling  \nStatic High  0 0 WR 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 D0=00, D1=FF  \n                  D2=FF, D3=00  \n                  D4=FF, D5=00  \n                  D6=00, D7=FF  \n                  D8=CRC  \n 1,2 D, D 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 - \n 3,4 D#, D#  1 1 1 1 1 1 0 32 3 0 0 0 7 F 0 - \n 5 WR 0 1 1 0 1 1 0 1 1 0 0 0 7 F 0 D0=FF, D1=00  \n                  D2=00, D3=FF  \n                  D4=00, D5=FF  \n                  D6=FF, D7=00  \n                  D8=CRC  \n 6,7 D, D 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 - \n 8,9 D#, D#  1 1 1 1 1 1 0 32 3 0 0 0 7 F 0 - \n2 10-14 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 2 instead  \n3 15-19 repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 3 instead  \n4 20-24 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 1 instead  \n5 25-29 repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 2 instead  \n6 30-34 repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 3 instead  \n7 35-39 repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 0 instead  \n8 40-44 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 0 instead   \n \n \nFor x4 and x8 only  9 45-49 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 1 instead  \n10 50-54 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 2 instead  \n11 55-59 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 3 instead  \n12 60-64 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 1 instead  \n13 65-69 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 2 instead  \n14 70-74 repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 3 instead  \n15 75-79 repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 0 instead  \nNOTE :  \n1. DQS_t, DQS_c are  VDDQ.  \n2. BG1 is don’t care for x16  device.  \n3. C[2:0] are used only for 3DS  device.  \n4. Burst Sequence driven on each DQ signal by Write  Command.  \nPage 54 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nTable 10 - IDD5B Measurement -Loop Pattern1 \n \nCK_t, CK_c  \nCKE \nSub-Loop  \n \nCycle \nNumber  \n \nCommand  \nCS_n  \nACT_n  \nRAS_n/A16  \nCAS_n/A15  \nWE_n/A14  \nODT \nC[2:0]3 \nBG[1:0]2 \nBA[1:0]  \nA12/BC_n  \nA[17,13,11]  \nA[10]/AP  \nA[9:7]  \nA[6:3]  \nA[2:0]   \nData4 toggling  \nStatic High  0 0 REF 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 - \n1 1 D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 - \n2 D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 - \n3 D#, D#  1 1 1 1 1 0 0 32 3 0 0 0 7 F 0 - \n4 D#, D#  1 1 1 1 1 0 0 32 3 0 0 0 7 F 0 - \n4-7 repeat pattern 1...4, use BG[1:0]2 = 1, BA[1:0] = 1 instead  \n8-11 repeat pattern 1...4, use BG[1:0]2 = 0, BA[1:0] = 2 instead  \n12-15 repeat pattern 1...4, use BG[1:0]2 = 1, BA[1:0] = 3 instead  \n16-19 repeat pattern 1...4, use BG[1:0]2 = 0, BA[1:0] = 1 instead  \n20-23 repeat pattern 1...4, use BG[1:0]2 = 1, BA[1:0] = 2 instead  \n24-27 repeat pattern 1...4, use BG[1:0]2 = 0, BA[1:0] = 3 instead  \n28-31 repeat pattern 1...4, use BG[1:0]2 = 1, BA[1:0] = 0 instead  \n32-35 repeat pattern 1...4, use BG[1:0]2 = 2, BA[1:0] = 0 instead   \n \n \nFor x4 and x8 \nonly 36-39 repeat pattern 1...4, use BG[1:0]2 = 3, BA[1:0] = 1 instead  \n40-43 repeat pattern 1...4, use BG[1:0]2 = 2, BA[1:0] = 2 instead  \n44-47 repeat pattern 1...4, use BG[1:0]2 = 3, BA[1:0] = 3 instead  \n48-51 repeat pattern 1...4, use BG[1:0]2 = 2, BA[1:0] = 1 instead  \n52-55 repeat pattern 1...4, use BG[1:0]2 = 3, BA[1:0] = 2 instead  \n56-59 repeat pattern 1...4, use BG[1:0]2 = 2, BA[1:0] = 3 instead  \n60-63 repeat pattern 1...4, use BG[1:0]2 = 3, BA[1:0] = 0 instead  \n2 64 ... nRFC - 1 repeat Sub -Loop 1, Truncate, if necessary  \nNOTE :  \n1. DQS_t, DQS_c are  VDDQ.  \n2. BG1 is don’t care for x16  device.  \n3. C[2:0] are used only for 3DS  device.  \n4. DQ signals are VDDQ.  \nPage 55 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nTable 11 - IDD7 Measurement -Loop Pattern1 \n \nCK_t, CK_c  \nCKE \nSub-Loop  \n \n \nCycle \nNumber  \nCommand  \nCS_n  \nACT_n  \nRAS_n/A16  \nCAS_n/A15  \nWE_n/A14  \nODT \nC[2:0]3 \nBG[1:0]2 \nBA[1:0]  \nA12/BC_n  \nA[17,13,11]  \nA[10]/AP  \nA[9:7]  \nA[6:3]  \nA[2:0]   \nData4 toggling  \nStatic High  0 0 ACT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 - \n1 RDA 0 1 1 0 1 0  0 0 0 0 1 0 0 0 D0=00, D1=FF  \nD2=FF, D3=00 \nD4=FF, D5=00 \nD6=00, D7=FF  \n2 D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 - \n3 D# 1 1 1 1 1 0 0 32 3 0 0 0 7 F 0 - \n... repeat pattern 2...3 until nRRD - 1, if nRRD > 4. Truncate if necessary  \n1 nRRD  ACT 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 - \nnRRD + 1  RDA 0 1 1 0 1 0  1 1 0 0 1 0 0 0 D0=FF, D1=00  \nD2=00, D3=FF \nD4=00, D5=FF \nD6=FF, D7=00  \n... repeat pattern 2 ... 3 until 2*nRRD - 1, if nRRD > 4. Truncate if necessary  \n2 2*nRRD  repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 2 instead  \n3 3*nRRD  repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 3 instead  \n4 4*nRRD  repeat pattern 2 ... 3 until nFAW - 1, if nFAW > 4*nRRD. Truncate if necessary  \n \n5 nFAW  repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 1 instead  \n6 nFAW + nRRD  repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 2 instead  \n7 nFAW + 2*nRRD  repeat Sub -Loop 0, use BG[1:0]2 = 0, BA[1:0] = 3 instead  \n8 nFAW + 3*nRRD  repeat Sub -Loop 1, use BG[1:0]2 = 1, BA[1:0] = 0 instead  \n9 nFAW + 4*nRRD  repeat Sub -Loop 4  \n \n10 2*nFAW  repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 0 instead   \n \n \n \n \nFor x4 and x8 \nonly 11 2*nFAW + nRRD  repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 1 instead  \n12 2*nFAW + 2*nRRD  repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 2 instead  \n13 2*nFAW + 3*nRRD  repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 3 instead  \n14 2*nFAW + 4*nRRD  repeat Sub -Loop 4 \n \n15 3*nFAW  repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 1 instead  \n16 3*nFAW + nRRD  repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 2 instead  \n17 3*nFAW + 2*nRRD  repeat Sub -Loop 0, use BG[1:0]2 = 2, BA[1:0] = 3 instead  \n18 3*nFAW + 3*nRRD  repeat Sub -Loop 1, use BG[1:0]2 = 3, BA[1:0] = 0 instead  \n19 3*nFAW + 4*nRRD  repeat Sub -Loop 4  \n \n20 4*nFAW  repeat pattern 2 ... 3 until nRC - 1, if nRC > 4*nFAW. Truncate if necessary  \nNOTE :  \n1. DQS_t, DQS_c are  VDDQ.  \n2. BG1 is don’t care for x16  device.  \n3. C[2:0] are used only for 3DS  device.  \n4. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are VDDQ  \nPage 56 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nIDD Specification  \nModule IDD values in the datasheet are only a calculation based on the component IDD spec and register power. The \nactual measurements may vary according to DQ loading cap.  \n32GB, 4Gx72 R -DIMM  \nIDD unit note  Symbol  3200  \nIDD0 1102 mA  \nIDD0A  1103 mA  \nIDD1 1208 mA  \nIDD1A  1240 mA  \nIDD2N  1014 mA  \nIDD2NA  1014 mA  \nIDD2NT  1088 mA  \nIDD2NL  860 mA  \nIDD2NG  1013 mA  \nIDD2ND  973 mA  \nIDD2NP  1029 mA  \nIDD2P  682 mA  \nIDD2Q  973 mA  \nIDD3N  1452 mA  \nIDD3NA  1452 mA  \nIDD3P  1142 mA  \nIDD4R  1925 mA  \nIDD4RA  1943 mA  \nIDD4RB  1936 mA  \nIDD4W  1882 mA  \nIDD4WA  1925 mA  \nIDD4WB  1812 mA  \nIDD4WC  1875 mA  \nIDD4WP  2106 mA  \nIDD5B  5500 mA  \nIDD5F2  4025 mA  \nIDD5F4  3465 mA  \nIDD6N  702 mA  \nIDD6E  1108 mA  \nIDD6R  315 mA  \nIDD6A  1176 mA  \nIDD7 2109 mA  \nIDD8 202 mA  \n IPP \nunit  note  Symbol  3200  \nIPP0 29 mA  \nIPP1 33 mA  \nIPP2N  16 mA  \nIPP2P  16 mA  \nIPP3N  19 mA  \nIPP3P  19 mA  \nIPP4R  53 mA  \nIPP4W  53 mA  \nIPP5B  491 mA  \nIPP5F2  323 mA  \nIPP5F4  269 mA  \nIPP6N  65 mA  \nIPP6E  115 mA  \nIPP6R  28 mA  \nIPP6A  101 mA  \nIPP7 139 mA  \nIPP8 16 mA  \n \nPage 57 DDR4 3200 32GB With 2048M x8 / 288Pin RDIMM  \n江苏华存电子科技有限公司   江苏省南通市通州区新世纪大道 266号C4楼9层  (南通高新区江海智汇园 ) \nJiangsu Huacun Electronic Technology   9F, C4 Building, 266 New Century Avenue, Tongzhou District, Nantong City, Jiangsu Province   \n \n \nModule Dimensions  \n4Gx72   \n \nFront  \n133.35  \n129.55  \n \n   \n \n \n \n3.00 2.10±0. 15 SPD/TS \n \n \n \nPin 1  \nDetail A   \nDetail B  \nPin 35 Pin47   \nDetail  D Detail  E Detail  C \nPin 105 Pin 117  \nDetail F  \n \n3.35 64. 60 56. 10 \n \nBack  \n \n \n \n \n \n \n 2x R 0.75 Ma x  \nNote : \n1\uf02e \uf0b10.13 tolerance on all dimensions unless otherwise stated.  \n2. The dimensional diagram is for  refrenece  only. Units:  millimeters  \n    \n      \n 2.70±0.15 \n31.25 ±0.15 \nRegistering \nClock Driver  \n14.10  \n17.10  \n8.00 \n11.00  \n30.75       \n     \n \n'}]
!==============================================================================!
### Component Summary: MM4RBGF3PG-2133C-A00 (DDR4 3200 32GB RDIMM)

#### Key Parameters:
- **Voltage Ratings:**
  - Supply Voltage (VDD): 1.20V ± 0.06V
  - VPP (DRAM Activating Voltage): 2.5V (2.375V min, 2.75V max)
  
- **Current Ratings:**
  - IDD0 (Operating One Bank Active): 1102 mA
  - IDD1 (Operating One Bank Active - Read): 1208 mA
  - IDD2N (Precharge Standby Current): 1014 mA
  - IDD3N (Active Standby Current): 1452 mA
  - IDD4R (Operating Burst Read Current): 1925 mA

- **Power Consumption:**
  - IDD2P (Precharge Power-Down Current): 682 mA
  - IDD6N (Self Refresh Current): 702 mA

- **Operating Temperature Range:**
  - Normal Operating: 0 to 85 °C
  - Extended Temperature: 85 to 95 °C

- **Package Type:**
  - 288-Pin Registered DIMM (RDIMM)

- **Special Features:**
  - Supports ECC (Error Correction Code)
  - Low-Power Auto Self Refresh (LPASR)
  - Data Bus Inversion (DBI)
  - On-Die Termination (ODT)
  - On-board I2C Serial Presence Detect (SPD) EEPROM
  - Fly-by topology for signal integrity

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E: Level 2

#### Description:
The MM4RBGF3PG-2133C-A00 is a 32GB DDR4 SDRAM memory module designed for high-performance computing applications. It features a 288-pin configuration and operates at a data transfer rate of 3200 MT/s (PC4-25600). The module is organized as 2048M x 8 bits and supports registered DIMM architecture, which enhances signal integrity and allows for higher memory capacities in multi-channel configurations.

#### Typical Applications:
This DDR4 memory module is typically used in:
- **Server Systems:** Ideal for data centers and enterprise servers requiring high memory bandwidth and reliability.
- **Workstations:** Suitable for high-performance workstations used in graphics design, video editing, and scientific computing.
- **Networking Equipment:** Used in routers and switches that require fast data processing and storage capabilities.
- **Gaming PCs:** Enhances performance in gaming systems by providing faster data access and improved multitasking capabilities.

This module is designed to meet the demands of modern computing environments, providing both speed and reliability for a variety of applications.