<stg><name>MixColumn_AddRoundKe</name>


<trans_list>

<trans id="172" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %nb_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nb)

]]></Node>
<StgValue><ssdm name="nb_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:2  %ret = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %mul_ln383 = mul nsw i32 %n_read, %nb_read

]]></Node>
<StgValue><ssdm name="mul_ln383"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln372"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i31 [ 0, %0 ], [ %j_2, %._crit_edge_ifconv ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="31">
<![CDATA[
:1  %zext_ln372 = zext i31 %j_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln372"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln372 = icmp slt i32 %zext_ln372, %nb_read

]]></Node>
<StgValue><ssdm name="icmp_ln372"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %j_2 = add i31 %j_0, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln372, label %._crit_edge_ifconv, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln372"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="30" op_0_bw="31">
<![CDATA[
._crit_edge_ifconv:0  %trunc_ln374 = trunc i31 %j_0 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln374"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:1  %shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %trunc_ln374, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:2  %sext_ln374 = sext i32 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="sext_ln374"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:3  %statemt_addr = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln374

]]></Node>
<StgValue><ssdm name="statemt_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:4  %x_6 = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:12  %or_ln377 = or i32 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln377"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:13  %sext_ln377 = sext i32 %or_ln377 to i64

]]></Node>
<StgValue><ssdm name="sext_ln377"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:14  %statemt_addr_1 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln377

]]></Node>
<StgValue><ssdm name="statemt_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:15  %x = load i32* %statemt_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:31  %add_ln383 = add nsw i32 %zext_ln372, %mul_ln383

]]></Node>
<StgValue><ssdm name="add_ln383"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:32  %sext_ln383_2 = sext i32 %add_ln383 to i64

]]></Node>
<StgValue><ssdm name="sext_ln383_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:33  %trunc_ln383 = trunc i32 %add_ln383 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln383"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:34  %word_addr = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln383_2

]]></Node>
<StgValue><ssdm name="word_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:35  %add_ln395 = add i10 120, %trunc_ln383

]]></Node>
<StgValue><ssdm name="add_ln395"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge_ifconv:36  %sext_ln395 = sext i10 %add_ln395 to i64

]]></Node>
<StgValue><ssdm name="sext_ln395"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:37  %word_addr_1 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln395

]]></Node>
<StgValue><ssdm name="word_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:44  %word_load = load i32* %word_addr, align 4

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:63  %word_load_1 = load i32* %word_addr_1, align 4

]]></Node>
<StgValue><ssdm name="word_load_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:4  %x_6 = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:7  %tmp_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_6, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:8  %and_ln = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_2, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:9  %icmp_ln375 = icmp eq i32 %and_ln, 256

]]></Node>
<StgValue><ssdm name="icmp_ln375"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:15  %x = load i32* %statemt_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:23  %or_ln383 = or i32 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln383"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:24  %sext_ln383 = sext i32 %or_ln383 to i64

]]></Node>
<StgValue><ssdm name="sext_ln383"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:25  %statemt_addr_2 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln383

]]></Node>
<StgValue><ssdm name="statemt_addr_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:26  %x_2 = load i32* %statemt_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:27  %or_ln383_1 = or i32 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln383_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %sext_ln383_1 = sext i32 %or_ln383_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln383_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:29  %statemt_addr_3 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln383_1

]]></Node>
<StgValue><ssdm name="statemt_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:30  %x_4 = load i32* %statemt_addr_3, align 4

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:38  %add_ln407 = add i10 240, %trunc_ln383

]]></Node>
<StgValue><ssdm name="add_ln407"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge_ifconv:39  %sext_ln407 = sext i10 %add_ln407 to i64

]]></Node>
<StgValue><ssdm name="sext_ln407"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:40  %word_addr_2 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln407

]]></Node>
<StgValue><ssdm name="word_addr_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:41  %add_ln419 = add i10 360, %trunc_ln383

]]></Node>
<StgValue><ssdm name="add_ln419"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge_ifconv:42  %sext_ln419 = sext i10 %add_ln419 to i64

]]></Node>
<StgValue><ssdm name="sext_ln419"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:43  %word_addr_3 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln419

]]></Node>
<StgValue><ssdm name="word_addr_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:44  %word_load = load i32* %word_addr, align 4

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:51  %tmp_5 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:52  %and_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_5, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:53  %icmp_ln387 = icmp eq i32 %and_ln2, 256

]]></Node>
<StgValue><ssdm name="icmp_ln387"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:63  %word_load_1 = load i32* %word_addr_1, align 4

]]></Node>
<StgValue><ssdm name="word_load_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:82  %word_load_2 = load i32* %word_addr_2, align 4

]]></Node>
<StgValue><ssdm name="word_load_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:100  %word_load_3 = load i32* %word_addr_3, align 4

]]></Node>
<StgValue><ssdm name="word_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:5  %shl_ln374 = shl i32 %x_6, 1

]]></Node>
<StgValue><ssdm name="shl_ln374"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:6  %ret_addr = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln374

]]></Node>
<StgValue><ssdm name="ret_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:10  %xor_ln376 = xor i32 %shl_ln374, 283

]]></Node>
<StgValue><ssdm name="xor_ln376"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:11  %select_ln375 = select i1 %icmp_ln375, i32 %xor_ln376, i32 %shl_ln374

]]></Node>
<StgValue><ssdm name="select_ln375"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:16  %shl_ln378 = shl i32 %x, 1

]]></Node>
<StgValue><ssdm name="shl_ln378"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:17  %x_1 = xor i32 %x, %shl_ln378

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:18  %tmp_4 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:19  %and_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_4, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:20  %icmp_ln379 = icmp eq i32 %and_ln1, 256

]]></Node>
<StgValue><ssdm name="icmp_ln379"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:21  %xor_ln380 = xor i32 %x_1, 283

]]></Node>
<StgValue><ssdm name="xor_ln380"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:22  %select_ln379 = select i1 %icmp_ln379, i32 %xor_ln380, i32 %x_1

]]></Node>
<StgValue><ssdm name="select_ln379"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:26  %x_2 = load i32* %statemt_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:30  %x_4 = load i32* %statemt_addr_3, align 4

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:45  %xor_ln383 = xor i32 %x_2, %x_4

]]></Node>
<StgValue><ssdm name="xor_ln383"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:46  %xor_ln383_1 = xor i32 %select_ln375, %select_ln379

]]></Node>
<StgValue><ssdm name="xor_ln383_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:47  %xor_ln383_3 = xor i32 %xor_ln383_1, %word_load

]]></Node>
<StgValue><ssdm name="xor_ln383_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:48  %xor_ln383_2 = xor i32 %xor_ln383_3, %xor_ln383

]]></Node>
<StgValue><ssdm name="xor_ln383_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv:49  store i32 %xor_ln383_2, i32* %ret_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln383"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:54  %xor_ln388 = xor i32 %shl_ln378, 283

]]></Node>
<StgValue><ssdm name="xor_ln388"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:55  %select_ln387 = select i1 %icmp_ln387, i32 %xor_ln388, i32 %shl_ln378

]]></Node>
<StgValue><ssdm name="select_ln387"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:56  %shl_ln390 = shl i32 %x_2, 1

]]></Node>
<StgValue><ssdm name="shl_ln390"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:57  %x_3 = xor i32 %x_2, %shl_ln390

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:58  %tmp_7 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_3, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:59  %and_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_7, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln3"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:60  %icmp_ln391 = icmp eq i32 %and_ln3, 256

]]></Node>
<StgValue><ssdm name="icmp_ln391"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:61  %xor_ln392 = xor i32 %x_3, 283

]]></Node>
<StgValue><ssdm name="xor_ln392"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:62  %select_ln391 = select i1 %icmp_ln391, i32 %xor_ln392, i32 %x_3

]]></Node>
<StgValue><ssdm name="select_ln391"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:64  %xor_ln395 = xor i32 %x_4, %x_6

]]></Node>
<StgValue><ssdm name="xor_ln395"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:65  %xor_ln395_1 = xor i32 %select_ln391, %select_ln387

]]></Node>
<StgValue><ssdm name="xor_ln395_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:66  %xor_ln395_3 = xor i32 %xor_ln395_1, %word_load_1

]]></Node>
<StgValue><ssdm name="xor_ln395_3"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:67  %xor_ln395_2 = xor i32 %xor_ln395_3, %xor_ln395

]]></Node>
<StgValue><ssdm name="xor_ln395_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:70  %tmp_8 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_2, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:71  %and_ln4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_8, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln4"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:72  %icmp_ln399 = icmp eq i32 %and_ln4, 256

]]></Node>
<StgValue><ssdm name="icmp_ln399"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:73  %xor_ln400 = xor i32 %shl_ln390, 283

]]></Node>
<StgValue><ssdm name="xor_ln400"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:74  %select_ln399 = select i1 %icmp_ln399, i32 %xor_ln400, i32 %shl_ln390

]]></Node>
<StgValue><ssdm name="select_ln399"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:75  %shl_ln402 = shl i32 %x_4, 1

]]></Node>
<StgValue><ssdm name="shl_ln402"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:76  %x_5 = xor i32 %x_4, %shl_ln402

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:77  %tmp_s = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_5, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:78  %and_ln5 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_s, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln5"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:79  %icmp_ln403 = icmp eq i32 %and_ln5, 256

]]></Node>
<StgValue><ssdm name="icmp_ln403"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:80  %xor_ln404 = xor i32 %x_5, 283

]]></Node>
<StgValue><ssdm name="xor_ln404"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:81  %select_ln403 = select i1 %icmp_ln403, i32 %xor_ln404, i32 %x_5

]]></Node>
<StgValue><ssdm name="select_ln403"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:82  %word_load_2 = load i32* %word_addr_2, align 4

]]></Node>
<StgValue><ssdm name="word_load_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:83  %xor_ln407 = xor i32 %x, %x_6

]]></Node>
<StgValue><ssdm name="xor_ln407"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:84  %xor_ln407_1 = xor i32 %select_ln403, %select_ln399

]]></Node>
<StgValue><ssdm name="xor_ln407_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:85  %xor_ln407_3 = xor i32 %xor_ln407_1, %word_load_2

]]></Node>
<StgValue><ssdm name="xor_ln407_3"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:86  %xor_ln407_2 = xor i32 %xor_ln407_3, %xor_ln407

]]></Node>
<StgValue><ssdm name="xor_ln407_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:89  %tmp_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_4, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:90  %and_ln6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_1, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln6"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:91  %icmp_ln411 = icmp eq i32 %and_ln6, 256

]]></Node>
<StgValue><ssdm name="icmp_ln411"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:92  %xor_ln412 = xor i32 %shl_ln402, 283

]]></Node>
<StgValue><ssdm name="xor_ln412"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:93  %select_ln411 = select i1 %icmp_ln411, i32 %xor_ln412, i32 %shl_ln402

]]></Node>
<StgValue><ssdm name="select_ln411"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:94  %x_7 = xor i32 %x_6, %shl_ln374

]]></Node>
<StgValue><ssdm name="x_7"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:95  %tmp_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_7, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:96  %and_ln7 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_3, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:97  %icmp_ln415 = icmp eq i32 %and_ln7, 256

]]></Node>
<StgValue><ssdm name="icmp_ln415"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:98  %xor_ln416 = xor i32 %x_7, 283

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:99  %select_ln415 = select i1 %icmp_ln415, i32 %xor_ln416, i32 %x_7

]]></Node>
<StgValue><ssdm name="select_ln415"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:100  %word_load_3 = load i32* %word_addr_3, align 4

]]></Node>
<StgValue><ssdm name="word_load_3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:101  %xor_ln419 = xor i32 %x_2, %x

]]></Node>
<StgValue><ssdm name="xor_ln419"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:102  %xor_ln419_1 = xor i32 %select_ln415, %select_ln411

]]></Node>
<StgValue><ssdm name="xor_ln419_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:103  %xor_ln419_3 = xor i32 %xor_ln419_1, %word_load_3

]]></Node>
<StgValue><ssdm name="xor_ln419_3"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:104  %xor_ln419_2 = xor i32 %xor_ln419_3, %xor_ln419

]]></Node>
<StgValue><ssdm name="xor_ln419_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:50  %ret_addr_5 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln377

]]></Node>
<StgValue><ssdm name="ret_addr_5"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv:68  store i32 %xor_ln395_2, i32* %ret_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:69  %ret_addr_6 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln383

]]></Node>
<StgValue><ssdm name="ret_addr_6"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv:87  store i32 %xor_ln407_2, i32* %ret_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln407"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:88  %ret_addr_7 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln383_1

]]></Node>
<StgValue><ssdm name="ret_addr_7"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv:105  store i32 %xor_ln419_2, i32* %ret_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln419"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv:106  br label %1

]]></Node>
<StgValue><ssdm name="br_ln372"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader:0  %j_1 = phi i31 [ %j, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="31">
<![CDATA[
.preheader:1  %zext_ln422 = zext i31 %j_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln422"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %icmp_ln422 = icmp slt i32 %zext_ln422, %nb_read

]]></Node>
<StgValue><ssdm name="icmp_ln422"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:3  %j = add i31 %j_1, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln422, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="30" op_0_bw="31">
<![CDATA[
:0  %trunc_ln424 = trunc i31 %j_1 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln424"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
:1  %shl_ln4 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %trunc_ln424, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln424 = sext i32 %shl_ln4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln424"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ret_addr_1 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln424

]]></Node>
<StgValue><ssdm name="ret_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5">
<![CDATA[
:4  %ret_load = load i32* %ret_addr_1, align 16

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %or_ln425 = or i32 %shl_ln4, 1

]]></Node>
<StgValue><ssdm name="or_ln425"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
:8  %sext_ln425 = sext i32 %or_ln425 to i64

]]></Node>
<StgValue><ssdm name="sext_ln425"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %ret_addr_2 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln425

]]></Node>
<StgValue><ssdm name="ret_addr_2"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="5">
<![CDATA[
:10  %ret_load_1 = load i32* %ret_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ret_load_1"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="151" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5">
<![CDATA[
:4  %ret_load = load i32* %ret_addr_1, align 16

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %statemt_addr_4 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln424

]]></Node>
<StgValue><ssdm name="statemt_addr_4"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store i32 %ret_load, i32* %statemt_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="5">
<![CDATA[
:10  %ret_load_1 = load i32* %ret_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ret_load_1"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %statemt_addr_5 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln425

]]></Node>
<StgValue><ssdm name="statemt_addr_5"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:12  store i32 %ret_load_1, i32* %statemt_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln425"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %or_ln426 = or i32 %shl_ln4, 2

]]></Node>
<StgValue><ssdm name="or_ln426"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="32">
<![CDATA[
:14  %sext_ln426 = sext i32 %or_ln426 to i64

]]></Node>
<StgValue><ssdm name="sext_ln426"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %ret_addr_3 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln426

]]></Node>
<StgValue><ssdm name="ret_addr_3"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5">
<![CDATA[
:16  %ret_load_2 = load i32* %ret_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ret_load_2"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %or_ln427 = or i32 %shl_ln4, 3

]]></Node>
<StgValue><ssdm name="or_ln427"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
:20  %sext_ln427 = sext i32 %or_ln427 to i64

]]></Node>
<StgValue><ssdm name="sext_ln427"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %ret_addr_4 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln427

]]></Node>
<StgValue><ssdm name="ret_addr_4"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="5">
<![CDATA[
:22  %ret_load_3 = load i32* %ret_addr_4, align 4

]]></Node>
<StgValue><ssdm name="ret_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="165" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5">
<![CDATA[
:16  %ret_load_2 = load i32* %ret_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ret_load_2"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %statemt_addr_6 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln426

]]></Node>
<StgValue><ssdm name="statemt_addr_6"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:18  store i32 %ret_load_2, i32* %statemt_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln426"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="5">
<![CDATA[
:22  %ret_load_3 = load i32* %ret_addr_4, align 4

]]></Node>
<StgValue><ssdm name="ret_load_3"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %statemt_addr_7 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln427

]]></Node>
<StgValue><ssdm name="statemt_addr_7"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:24  store i32 %ret_load_3, i32* %statemt_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln427"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
