INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS.000/lab2/lab2.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS.000/lab2/lab2.srcs/sources_1/new/structuralfulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module structuralfulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS.000/lab2/lab2.srcs/sim_1/new/structuraltestbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module structuraltestbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP.PCLABS.000/structuralproject/structuralproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
