# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../verilog_input/anodeDriver.v" \
"../../../../../verilog_input/fp_normalizer.v" \
"../../../../../verilog_input/fpadd_pipelined.v" \
"../../../../../verilog_input/fpadd_system.v" \
"../../../../../verilog_input/sevenSegDispDriver.v" \
"../../../../../verilog_input/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
