// Seed: 3841945643
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wire  id_3
);
  wire id_5;
  id_6(
      .id_0(1), .id_1(id_3 != 1), .id_2(1)
  );
  assign id_0 = 1'd0 ? 1 : 1;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_1
  );
  assign modCall_1.type_2 = 0;
endmodule
