INFO:sim:172 - Generating IP...
Resolving generics for 'seq_param_fifo_v3'...
Applying external generics to 'seq_param_fifo_v3'...
Delivering associated files for 'seq_param_fifo_v3'...
Delivering EJava files for 'seq_param_fifo_v3'...
Generating implementation netlist for 'seq_param_fifo_v3'...
INFO:sim - Pre-processing HDL files for 'seq_param_fifo_v3'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'seq_param_fifo_v3'
Running ngcbuild...
Writing VHO instantiation template for 'seq_param_fifo_v3'...
Writing VHDL behavioral simulation model for 'seq_param_fifo_v3'...
WARNING:sim - Overwriting existing file
   /home/srusso/Xilinx_prj/LSST_prj/sequencer_v3_ise/ipcore_dir/tmp/_cg/seq_para
   m_fifo_v3/doc/fifo_generator_v9_3_vinfo.html with file from view
   xilinx_documentation
Delivered 3 files into directory
/home/srusso/Xilinx_prj/LSST_prj/sequencer_v3_ise/ipcore_dir/tmp/_cg/seq_param_f
ifo_v3
Delivered 1 file into directory
/home/srusso/Xilinx_prj/LSST_prj/sequencer_v3_ise/ipcore_dir/tmp/_cg/seq_param_f
ifo_v3
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'seq_param_fifo_v3'...
Generating metadata file...
Generating ISE project file for 'seq_param_fifo_v3'...
Generating ISE project...
XCO file found: seq_param_fifo_v3.xco
XMDF file found: seq_param_fifo_v3_xmdf.tcl
Adding
/home/srusso/Xilinx_prj/LSST_prj/sequencer_v3_ise/ipcore_dir/tmp/_cg/seq_param_f
ifo_v3.asy -view all -origin_type imported
Adding
/home/srusso/Xilinx_prj/LSST_prj/sequencer_v3_ise/ipcore_dir/tmp/_cg/seq_param_f
ifo_v3.ngc -view all -origin_type created
Checking file
"/home/srusso/Xilinx_prj/LSST_prj/sequencer_v3_ise/ipcore_dir/tmp/_cg/seq_param_
fifo_v3.ngc" for project device match ...
File
"/home/srusso/Xilinx_prj/LSST_prj/sequencer_v3_ise/ipcore_dir/tmp/_cg/seq_param_
fifo_v3.ngc" device information matches project device.
Adding
/home/srusso/Xilinx_prj/LSST_prj/sequencer_v3_ise/ipcore_dir/tmp/_cg/seq_param_f
ifo_v3.sym -view all -origin_type imported
Adding
/home/srusso/Xilinx_prj/LSST_prj/sequencer_v3_ise/ipcore_dir/tmp/_cg/seq_param_f
ifo_v3.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/srusso/Xilinx_prj/LSST_prj/sequencer_v3_ise/ipcore_dir/tmp/_cg/seq_par
   am_fifo_v3.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/srusso/Xilinx_prj/LSST_prj/sequencer_v3_ise/ipcore_dir/tmp/_cg/seq_param_f
ifo_v3.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/seq_param_fifo_v3"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'seq_param_fifo_v3'.
