############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
############################################################
set_directive_interface -mode axis "axiStreamGate" packetOut
set_directive_interface -mode axis "axiStreamGate" packetIn
set_directive_interface -mode s_axilite "axiStreamGate" programming
set_directive_interface -mode ap_ctrl_none "axiStreamGate"
set_directive_interface -mode s_axilite "axiStreamGate" programSafe
