Info: constrained 'D0' to bel 'X33/Y30/io1'
Info: constrained 'D1' to bel 'X33/Y30/io0'
Info: constrained 'D2' to bel 'X33/Y27/io1'
Info: constrained 'D3' to bel 'X33/Y23/io1'
Info: constrained 'D4' to bel 'X33/Y29/io1'
Info: constrained 'D5' to bel 'X33/Y28/io0'
Info: constrained 'D6' to bel 'X16/Y0/io1'
Info: constrained 'D7' to bel 'X17/Y0/io0'
Info: constrained 'RS' to bel 'X0/Y16/io0'
Info: constrained 'E' to bel 'X0/Y11/io0'
Info: constrained 'clk' to bel 'X24/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       54 LCs used as LUT4 only
Info:       52 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       38 LCs used as DFF only
Info: Packing carries..
Info:       10 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        1 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 90)
Info: promoting control_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[3] [cen] (fanout 17)
Info: promoting d0.ticks_counter_SB_DFFE_Q_E [cen] (fanout 17)
Info: Constraining chains...
Info:        6 LCs used to legalise carry chains.
Info: Checksum: 0x4d0d01b2

Info: Device utilisation:
Info: 	         ICESTORM_LC:     162/   7680     2%
Info: 	        ICESTORM_RAM:       0/     32     0%
Info: 	               SB_IO:      11/    256     4%
Info: 	               SB_GB:       3/      8    37%
Info: 	        ICESTORM_PLL:       0/      2     0%
Info: 	         SB_WARMBOOT:       0/      1     0%

Info: Placed 11 cells based on constraints.
Info: Creating initial analytic placement for 114 cells, random placement wirelen = 4427.
Info:     at initial placer iter 0, wirelen = 244
Info:     at initial placer iter 1, wirelen = 236
Info:     at initial placer iter 2, wirelen = 224
Info:     at initial placer iter 3, wirelen = 229
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 229, spread = 405, legal = 478; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 473, spread = 485, legal = 525; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 226, spread = 450, legal = 541; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 314, spread = 546, legal = 592; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 541, spread = 544, legal = 583; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 234, spread = 455, legal = 552; time = 0.01s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 315, spread = 461, legal = 525; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 496, spread = 518, legal = 546; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 252, spread = 450, legal = 535; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 320, spread = 499, legal = 583; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 548, spread = 548, legal = 579; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 255, spread = 434, legal = 548; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 324, spread = 526, legal = 551; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 527, spread = 535, legal = 551; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 265, spread = 451, legal = 553; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 295, spread = 466, legal = 549; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 516, spread = 516, legal = 574; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 267, spread = 419, legal = 559; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 313, spread = 566, legal = 600; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 561, spread = 565, legal = 600; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 274, spread = 426, legal = 543; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 327, spread = 545, legal = 598; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 569, spread = 593, legal = 598; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 276, spread = 469, legal = 512; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 331, spread = 483, legal = 551; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 527, spread = 537, legal = 551; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 290, spread = 447, legal = 534; time = 0.00s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 351, spread = 559, legal = 631; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 603, spread = 608, legal = 653; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 316, spread = 491, legal = 608; time = 0.00s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 354, spread = 540, legal = 584; time = 0.00s
Info:     at iteration #11, type SB_GB: wirelen solved = 561, spread = 583, legal = 606; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 308, spread = 479, legal = 600; time = 0.00s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 371, spread = 512, legal = 576; time = 0.00s
Info:     at iteration #12, type SB_GB: wirelen solved = 548, spread = 576, legal = 576; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 324, spread = 471, legal = 602; time = 0.00s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 363, spread = 493, legal = 580; time = 0.00s
Info:     at iteration #13, type SB_GB: wirelen solved = 543, spread = 571, legal = 572; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 339, spread = 490, legal = 586; time = 0.00s
Info: HeAP Placer Time: 0.10s
Info:   of which solving equations: 0.06s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.02s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 23, wirelen = 512
Info:   at iteration #5: temp = 0.000000, timing cost = 30, wirelen = 452
Info:   at iteration #6: temp = 0.000000, timing cost = 17, wirelen = 444 
Info: SA placement time 0.03s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 96.92 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>: 3.44 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 73015,  73462) |***************** 
Info: [ 73462,  73909) | 
Info: [ 73909,  74356) |* 
Info: [ 74356,  74803) | 
Info: [ 74803,  75250) |**************** 
Info: [ 75250,  75697) | 
Info: [ 75697,  76144) | 
Info: [ 76144,  76591) |* 
Info: [ 76591,  77038) |*********** 
Info: [ 77038,  77485) |********* 
Info: [ 77485,  77932) |** 
Info: [ 77932,  78379) | 
Info: [ 78379,  78826) |* 
Info: [ 78826,  79273) |*********************** 
Info: [ 79273,  79720) |********* 
Info: [ 79720,  80167) |******************* 
Info: [ 80167,  80614) |************************ 
Info: [ 80614,  81061) |************************** 
Info: [ 81061,  81508) |************************ 
Info: [ 81508,  81955) |********************************************* 
Info: Checksum: 0xc4ec31b3

Info: Routing..
Info: Setting up routing queue.
Info: Routing 474 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        502 |       22        439 |   22   439 |         0|       0.07       0.07|
Info: Routing complete.
Info: Router1 time 0.07s
Info: Checksum: 0x98ed8fb1

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source d0.ticks_SB_DFF_Q_4_DFFLC.O
Info:    routing  1.27  1.81 Net ticks_wire[12] (26,17) -> (26,14)
Info:                          Sink control_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               LCD.v:20.12-20.22
Info:      logic  0.38  2.19 Source control_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:    routing  0.59  2.78 Net control_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2] (26,14) -> (26,13)
Info:                          Sink control_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  3.16 Source control_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:    routing  0.59  3.75 Net control_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0] (26,13) -> (27,13)
Info:                          Sink control_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_LC.I0
Info:                          Defined in:
Info:                               /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.45  4.19 Source control_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:    routing  1.33  5.52 Net control_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[3] (27,13) -> (28,18)
Info:                          Sink RS_SB_DFFE_Q_E_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  5.84 Source RS_SB_DFFE_Q_E_SB_LUT4_O_LC.O
Info:    routing  1.84  7.67 Net RS_SB_DFFE_Q_E (28,18) -> (27,17)
Info:                          Sink D6_SB_DFFESR_Q_D_SB_LUT4_O_LC.CEN
Info:      setup  0.10  7.77 Source D6_SB_DFFESR_Q_D_SB_LUT4_O_LC.CEN
Info: 2.16 ns logic, 5.61 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source RS_SB_DFFE_Q_DFFLC.O
Info:    routing  3.03  3.57 Net RS$SB_IO_OUT (26,18) -> (0,16)
Info:                          Sink RS$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               LCD.v:5.16-5.18
Info: 0.54 ns logic, 3.03 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 128.63 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>: 3.57 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 75559,  75875) |************************** 
Info: [ 75875,  76191) |********************* 
Info: [ 76191,  76507) |******** 
Info: [ 76507,  76823) |** 
Info: [ 76823,  77139) | 
Info: [ 77139,  77455) | 
Info: [ 77455,  77771) | 
Info: [ 77771,  78087) | 
Info: [ 78087,  78403) |******* 
Info: [ 78403,  78719) |********** 
Info: [ 78719,  79035) |***** 
Info: [ 79035,  79351) |******** 
Info: [ 79351,  79667) |************* 
Info: [ 79667,  79983) |*************** 
Info: [ 79983,  80299) |************* 
Info: [ 80299,  80615) |******************** 
Info: [ 80615,  80931) |************ 
Info: [ 80931,  81247) |******************* 
Info: [ 81247,  81563) |******** 
Info: [ 81563,  81879) |***************************************** 

Info: Program finished normally.
