// generated by newgenasym  Tue Oct 14 18:35:27 2014


module \ttl-ecl  (ecl_out, ttl_in);
    output ecl_out;
    input ttl_in;


    initial
        begin
        end

endmodule
