
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:12]
WARNING: [Synth 8-614] signal 'En' is read in the process but is not in the sensitivity list [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:60]
INFO: [Synth 8-3491] module 'ff_D_clr' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/imports/new/ff_D_clr.vhd:5' bound to instance 'ff0' of component 'ff_D_clr' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ff_D_clr' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/imports/new/ff_D_clr.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ff_D_clr' (1#1) [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/imports/new/ff_D_clr.vhd:13]
INFO: [Synth 8-3491] module 'ff_D_clr' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/imports/new/ff_D_clr.vhd:5' bound to instance 'ff1' of component 'ff_D_clr' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:86]
INFO: [Synth 8-3491] module 'ff_D_clr' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/imports/new/ff_D_clr.vhd:5' bound to instance 'ff2' of component 'ff_D_clr' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:96]
INFO: [Synth 8-3491] module 'ff_D_clr' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/imports/new/ff_D_clr.vhd:5' bound to instance 'ff3' of component 'ff_D_clr' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:106]
WARNING: [Synth 8-614] signal 'q_not3' is read in the process but is not in the sensitivity list [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:119]
WARNING: [Synth 8-614] signal 'q_not2' is read in the process but is not in the sensitivity list [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:119]
WARNING: [Synth 8-614] signal 'q_not1' is read in the process but is not in the sensitivity list [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:119]
WARNING: [Synth 8-614] signal 'q_not0' is read in the process but is not in the sensitivity list [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:119]
WARNING: [Synth 8-614] signal 'en0' is read in the process but is not in the sensitivity list [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:119]
WARNING: [Synth 8-614] signal 'en1' is read in the process but is not in the sensitivity list [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:119]
WARNING: [Synth 8-614] signal 'en2' is read in the process but is not in the sensitivity list [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:119]
WARNING: [Synth 8-614] signal 'en3' is read in the process but is not in the sensitivity list [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:119]
INFO: [Synth 8-3491] module 'BCD_to_7seg' declared at 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/imports/Desktop/BCD_to_7seg.vhd:6' bound to instance 'seven_seg' of component 'BCD_to_7seg' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:142]
INFO: [Synth 8-638] synthesizing module 'BCD_to_7seg' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/imports/Desktop/BCD_to_7seg.vhd:11]
INFO: [Synth 8-226] default block is never used [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/imports/Desktop/BCD_to_7seg.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'BCD_to_7seg' (2#1) [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/imports/Desktop/BCD_to_7seg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'main' (3#1) [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.816 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1029.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1029.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1029.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1029.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1029.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1029.816 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'en0_reg' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'en1_reg' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:123]
WARNING: [Synth 8-327] inferring latch for variable 'en2_reg' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:124]
WARNING: [Synth 8-327] inferring latch for variable 'en3_reg' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:125]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1029.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1029.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1036.387 ; gain = 6.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1036.387 ; gain = 6.570
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin led_OBUF[0] with 1st driver pin 'en0_reg/Q' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin led_OBUF[0] with 2nd driver pin 'ff3/Q_not/O' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/imports/new/ff_D_clr.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin led_OBUF[1] with 1st driver pin 'en1_reg/Q' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:123]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin led_OBUF[1] with 2nd driver pin 'ff2/Q_not/O' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/imports/new/ff_D_clr.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin led_OBUF[2] with 1st driver pin 'en2_reg/Q' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:124]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin led_OBUF[2] with 2nd driver pin 'ff1/Q_not/O' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/imports/new/ff_D_clr.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin led_OBUF[3] with 1st driver pin 'en3_reg/Q' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/new/main.vhd:125]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin led_OBUF[3] with 2nd driver pin 'ff0/Q_not/O' [C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.srcs/sources_1/imports/new/ff_D_clr.vhd:18]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1036.387 ; gain = 6.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1036.387 ; gain = 6.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1036.387 ; gain = 6.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1036.387 ; gain = 6.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     5|
|3     |LUT4 |     7|
|4     |FDPE |     4|
|5     |LD   |     4|
|6     |IBUF |     3|
|7     |OBUF |    11|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1036.387 ; gain = 6.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1036.387 ; gain = 6.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1036.387 ; gain = 6.570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1047.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE (inverted pins: G): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 15 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1047.262 ; gain = 17.445
INFO: [Common 17-1381] The checkpoint 'C:/Users/Victor Hugo/Documents/GitHub/vhdl-projects/Contator/Contator.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 10 19:46:24 2020...
