
gps_wb55ce_msc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ae50  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002a98  0801af90  0801af90  0001bf90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801da28  0801da28  0001ea28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801da30  0801da30  0001ea30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801da34  0801da34  0001ea34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000002f0  20000008  0801da38  0001f008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005710  200002f8  0801dd28  0001f2f8  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20005a08  0801dd28  0001fa08  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0001f2f8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00039389  00000000  00000000  0001f328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00008649  00000000  00000000  000586b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00003068  00000000  00000000  00060d00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000024d2  00000000  00000000  00063d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003005d  00000000  00000000  0006623a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0003cfe0  00000000  00000000  00096297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0010a8c3  00000000  00000000  000d3277  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001ddb3a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000e218  00000000  00000000  001ddb80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007e  00000000  00000000  001ebd98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200002f8 	.word	0x200002f8
 800015c:	00000000 	.word	0x00000000
 8000160:	0801af78 	.word	0x0801af78

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200002fc 	.word	0x200002fc
 800017c:	0801af78 	.word	0x0801af78

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b9be 	b.w	8000fcc <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f83c 	bl	8000cd4 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f7ff ff0b 	bl	8000a8c <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b80a 	b.w	8000c98 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c8a:	f000 f805 	bl	8000c98 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ccc <__aeabi_d2ulz+0x34>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	f7ff fc81 	bl	80005a8 <__aeabi_dmul>
 8000ca6:	f7ff ff57 	bl	8000b58 <__aeabi_d2uiz>
 8000caa:	4604      	mov	r4, r0
 8000cac:	f7ff fc02 	bl	80004b4 <__aeabi_ui2d>
 8000cb0:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <__aeabi_d2ulz+0x38>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f7ff fc78 	bl	80005a8 <__aeabi_dmul>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f7ff faba 	bl	8000238 <__aeabi_dsub>
 8000cc4:	f7ff ff48 	bl	8000b58 <__aeabi_d2uiz>
 8000cc8:	4621      	mov	r1, r4
 8000cca:	bdd0      	pop	{r4, r6, r7, pc}
 8000ccc:	3df00000 	.word	0x3df00000
 8000cd0:	41f00000 	.word	0x41f00000

08000cd4 <__udivmoddi4>:
 8000cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd8:	9d08      	ldr	r5, [sp, #32]
 8000cda:	468e      	mov	lr, r1
 8000cdc:	4604      	mov	r4, r0
 8000cde:	4688      	mov	r8, r1
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d14a      	bne.n	8000d7a <__udivmoddi4+0xa6>
 8000ce4:	428a      	cmp	r2, r1
 8000ce6:	4617      	mov	r7, r2
 8000ce8:	d962      	bls.n	8000db0 <__udivmoddi4+0xdc>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	b14e      	cbz	r6, 8000d04 <__udivmoddi4+0x30>
 8000cf0:	f1c6 0320 	rsb	r3, r6, #32
 8000cf4:	fa01 f806 	lsl.w	r8, r1, r6
 8000cf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cfc:	40b7      	lsls	r7, r6
 8000cfe:	ea43 0808 	orr.w	r8, r3, r8
 8000d02:	40b4      	lsls	r4, r6
 8000d04:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d08:	fa1f fc87 	uxth.w	ip, r7
 8000d0c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d10:	0c23      	lsrs	r3, r4, #16
 8000d12:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d16:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d1a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x62>
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d28:	f080 80ea 	bcs.w	8000f00 <__udivmoddi4+0x22c>
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	f240 80e7 	bls.w	8000f00 <__udivmoddi4+0x22c>
 8000d32:	3902      	subs	r1, #2
 8000d34:	443b      	add	r3, r7
 8000d36:	1a9a      	subs	r2, r3, r2
 8000d38:	b2a3      	uxth	r3, r4
 8000d3a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d3e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d46:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d4a:	459c      	cmp	ip, r3
 8000d4c:	d909      	bls.n	8000d62 <__udivmoddi4+0x8e>
 8000d4e:	18fb      	adds	r3, r7, r3
 8000d50:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d54:	f080 80d6 	bcs.w	8000f04 <__udivmoddi4+0x230>
 8000d58:	459c      	cmp	ip, r3
 8000d5a:	f240 80d3 	bls.w	8000f04 <__udivmoddi4+0x230>
 8000d5e:	443b      	add	r3, r7
 8000d60:	3802      	subs	r0, #2
 8000d62:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d66:	eba3 030c 	sub.w	r3, r3, ip
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	b11d      	cbz	r5, 8000d76 <__udivmoddi4+0xa2>
 8000d6e:	40f3      	lsrs	r3, r6
 8000d70:	2200      	movs	r2, #0
 8000d72:	e9c5 3200 	strd	r3, r2, [r5]
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	428b      	cmp	r3, r1
 8000d7c:	d905      	bls.n	8000d8a <__udivmoddi4+0xb6>
 8000d7e:	b10d      	cbz	r5, 8000d84 <__udivmoddi4+0xb0>
 8000d80:	e9c5 0100 	strd	r0, r1, [r5]
 8000d84:	2100      	movs	r1, #0
 8000d86:	4608      	mov	r0, r1
 8000d88:	e7f5      	b.n	8000d76 <__udivmoddi4+0xa2>
 8000d8a:	fab3 f183 	clz	r1, r3
 8000d8e:	2900      	cmp	r1, #0
 8000d90:	d146      	bne.n	8000e20 <__udivmoddi4+0x14c>
 8000d92:	4573      	cmp	r3, lr
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xc8>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 8105 	bhi.w	8000fa6 <__udivmoddi4+0x2d2>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	4690      	mov	r8, r2
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e5      	beq.n	8000d76 <__udivmoddi4+0xa2>
 8000daa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dae:	e7e2      	b.n	8000d76 <__udivmoddi4+0xa2>
 8000db0:	2a00      	cmp	r2, #0
 8000db2:	f000 8090 	beq.w	8000ed6 <__udivmoddi4+0x202>
 8000db6:	fab2 f682 	clz	r6, r2
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	f040 80a4 	bne.w	8000f08 <__udivmoddi4+0x234>
 8000dc0:	1a8a      	subs	r2, r1, r2
 8000dc2:	0c03      	lsrs	r3, r0, #16
 8000dc4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc8:	b280      	uxth	r0, r0
 8000dca:	b2bc      	uxth	r4, r7
 8000dcc:	2101      	movs	r1, #1
 8000dce:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dd2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dda:	fb04 f20c 	mul.w	r2, r4, ip
 8000dde:	429a      	cmp	r2, r3
 8000de0:	d907      	bls.n	8000df2 <__udivmoddi4+0x11e>
 8000de2:	18fb      	adds	r3, r7, r3
 8000de4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000de8:	d202      	bcs.n	8000df0 <__udivmoddi4+0x11c>
 8000dea:	429a      	cmp	r2, r3
 8000dec:	f200 80e0 	bhi.w	8000fb0 <__udivmoddi4+0x2dc>
 8000df0:	46c4      	mov	ip, r8
 8000df2:	1a9b      	subs	r3, r3, r2
 8000df4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000df8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dfc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e00:	fb02 f404 	mul.w	r4, r2, r4
 8000e04:	429c      	cmp	r4, r3
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0x144>
 8000e08:	18fb      	adds	r3, r7, r3
 8000e0a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0x142>
 8000e10:	429c      	cmp	r4, r3
 8000e12:	f200 80ca 	bhi.w	8000faa <__udivmoddi4+0x2d6>
 8000e16:	4602      	mov	r2, r0
 8000e18:	1b1b      	subs	r3, r3, r4
 8000e1a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e1e:	e7a5      	b.n	8000d6c <__udivmoddi4+0x98>
 8000e20:	f1c1 0620 	rsb	r6, r1, #32
 8000e24:	408b      	lsls	r3, r1
 8000e26:	fa22 f706 	lsr.w	r7, r2, r6
 8000e2a:	431f      	orrs	r7, r3
 8000e2c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e30:	fa20 f306 	lsr.w	r3, r0, r6
 8000e34:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e38:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e3c:	4323      	orrs	r3, r4
 8000e3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e42:	fa1f fc87 	uxth.w	ip, r7
 8000e46:	fbbe f0f9 	udiv	r0, lr, r9
 8000e4a:	0c1c      	lsrs	r4, r3, #16
 8000e4c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e50:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e54:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e58:	45a6      	cmp	lr, r4
 8000e5a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e5e:	d909      	bls.n	8000e74 <__udivmoddi4+0x1a0>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e66:	f080 809c 	bcs.w	8000fa2 <__udivmoddi4+0x2ce>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f240 8099 	bls.w	8000fa2 <__udivmoddi4+0x2ce>
 8000e70:	3802      	subs	r0, #2
 8000e72:	443c      	add	r4, r7
 8000e74:	eba4 040e 	sub.w	r4, r4, lr
 8000e78:	fa1f fe83 	uxth.w	lr, r3
 8000e7c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e80:	fb09 4413 	mls	r4, r9, r3, r4
 8000e84:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e88:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e8c:	45a4      	cmp	ip, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1ce>
 8000e90:	193c      	adds	r4, r7, r4
 8000e92:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e96:	f080 8082 	bcs.w	8000f9e <__udivmoddi4+0x2ca>
 8000e9a:	45a4      	cmp	ip, r4
 8000e9c:	d97f      	bls.n	8000f9e <__udivmoddi4+0x2ca>
 8000e9e:	3b02      	subs	r3, #2
 8000ea0:	443c      	add	r4, r7
 8000ea2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ea6:	eba4 040c 	sub.w	r4, r4, ip
 8000eaa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000eae:	4564      	cmp	r4, ip
 8000eb0:	4673      	mov	r3, lr
 8000eb2:	46e1      	mov	r9, ip
 8000eb4:	d362      	bcc.n	8000f7c <__udivmoddi4+0x2a8>
 8000eb6:	d05f      	beq.n	8000f78 <__udivmoddi4+0x2a4>
 8000eb8:	b15d      	cbz	r5, 8000ed2 <__udivmoddi4+0x1fe>
 8000eba:	ebb8 0203 	subs.w	r2, r8, r3
 8000ebe:	eb64 0409 	sbc.w	r4, r4, r9
 8000ec2:	fa04 f606 	lsl.w	r6, r4, r6
 8000ec6:	fa22 f301 	lsr.w	r3, r2, r1
 8000eca:	431e      	orrs	r6, r3
 8000ecc:	40cc      	lsrs	r4, r1
 8000ece:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	e74f      	b.n	8000d76 <__udivmoddi4+0xa2>
 8000ed6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eda:	0c01      	lsrs	r1, r0, #16
 8000edc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ee0:	b280      	uxth	r0, r0
 8000ee2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000ee6:	463b      	mov	r3, r7
 8000ee8:	4638      	mov	r0, r7
 8000eea:	463c      	mov	r4, r7
 8000eec:	46b8      	mov	r8, r7
 8000eee:	46be      	mov	lr, r7
 8000ef0:	2620      	movs	r6, #32
 8000ef2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ef6:	eba2 0208 	sub.w	r2, r2, r8
 8000efa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000efe:	e766      	b.n	8000dce <__udivmoddi4+0xfa>
 8000f00:	4601      	mov	r1, r0
 8000f02:	e718      	b.n	8000d36 <__udivmoddi4+0x62>
 8000f04:	4610      	mov	r0, r2
 8000f06:	e72c      	b.n	8000d62 <__udivmoddi4+0x8e>
 8000f08:	f1c6 0220 	rsb	r2, r6, #32
 8000f0c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f10:	40b7      	lsls	r7, r6
 8000f12:	40b1      	lsls	r1, r6
 8000f14:	fa20 f202 	lsr.w	r2, r0, r2
 8000f18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f22:	b2bc      	uxth	r4, r7
 8000f24:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f28:	0c11      	lsrs	r1, r2, #16
 8000f2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f2e:	fb08 f904 	mul.w	r9, r8, r4
 8000f32:	40b0      	lsls	r0, r6
 8000f34:	4589      	cmp	r9, r1
 8000f36:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f3a:	b280      	uxth	r0, r0
 8000f3c:	d93e      	bls.n	8000fbc <__udivmoddi4+0x2e8>
 8000f3e:	1879      	adds	r1, r7, r1
 8000f40:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f44:	d201      	bcs.n	8000f4a <__udivmoddi4+0x276>
 8000f46:	4589      	cmp	r9, r1
 8000f48:	d81f      	bhi.n	8000f8a <__udivmoddi4+0x2b6>
 8000f4a:	eba1 0109 	sub.w	r1, r1, r9
 8000f4e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f52:	fb09 f804 	mul.w	r8, r9, r4
 8000f56:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5a:	b292      	uxth	r2, r2
 8000f5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d229      	bcs.n	8000fb8 <__udivmoddi4+0x2e4>
 8000f64:	18ba      	adds	r2, r7, r2
 8000f66:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f6a:	d2c4      	bcs.n	8000ef6 <__udivmoddi4+0x222>
 8000f6c:	4542      	cmp	r2, r8
 8000f6e:	d2c2      	bcs.n	8000ef6 <__udivmoddi4+0x222>
 8000f70:	f1a9 0102 	sub.w	r1, r9, #2
 8000f74:	443a      	add	r2, r7
 8000f76:	e7be      	b.n	8000ef6 <__udivmoddi4+0x222>
 8000f78:	45f0      	cmp	r8, lr
 8000f7a:	d29d      	bcs.n	8000eb8 <__udivmoddi4+0x1e4>
 8000f7c:	ebbe 0302 	subs.w	r3, lr, r2
 8000f80:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f84:	3801      	subs	r0, #1
 8000f86:	46e1      	mov	r9, ip
 8000f88:	e796      	b.n	8000eb8 <__udivmoddi4+0x1e4>
 8000f8a:	eba7 0909 	sub.w	r9, r7, r9
 8000f8e:	4449      	add	r1, r9
 8000f90:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f94:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f98:	fb09 f804 	mul.w	r8, r9, r4
 8000f9c:	e7db      	b.n	8000f56 <__udivmoddi4+0x282>
 8000f9e:	4673      	mov	r3, lr
 8000fa0:	e77f      	b.n	8000ea2 <__udivmoddi4+0x1ce>
 8000fa2:	4650      	mov	r0, sl
 8000fa4:	e766      	b.n	8000e74 <__udivmoddi4+0x1a0>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e6fd      	b.n	8000da6 <__udivmoddi4+0xd2>
 8000faa:	443b      	add	r3, r7
 8000fac:	3a02      	subs	r2, #2
 8000fae:	e733      	b.n	8000e18 <__udivmoddi4+0x144>
 8000fb0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb4:	443b      	add	r3, r7
 8000fb6:	e71c      	b.n	8000df2 <__udivmoddi4+0x11e>
 8000fb8:	4649      	mov	r1, r9
 8000fba:	e79c      	b.n	8000ef6 <__udivmoddi4+0x222>
 8000fbc:	eba1 0109 	sub.w	r1, r1, r9
 8000fc0:	46c4      	mov	ip, r8
 8000fc2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc6:	fb09 f804 	mul.w	r8, r9, r4
 8000fca:	e7c4      	b.n	8000f56 <__udivmoddi4+0x282>

08000fcc <__aeabi_idiv0>:
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop

08000fd0 <GNSS_Init>:
/*!
 * Structure initialization.
 * @param GNSS Pointer to main GNSS structure.
 * @param huart Pointer to uart handle.
 */
void GNSS_Init(GNSS_StateHandle *GNSS, UART_HandleTypeDef *huart) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
	GNSS->huart = huart;
 8000fda:	683a      	ldr	r2, [r7, #0]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	601a      	str	r2, [r3, #0]
	GNSS->year = 0;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
	GNSS->month = 0;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2200      	movs	r2, #0
 8000fec:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
	GNSS->day = 0;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
	GNSS->hour = 0;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
	GNSS->min = 0;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2200      	movs	r2, #0
 8001004:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
	GNSS->sec = 0;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2200      	movs	r2, #0
 800100c:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
	GNSS->fixType = 0;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2200      	movs	r2, #0
 8001014:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
	GNSS->numSV = 0;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2200      	movs	r2, #0
 800101c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
	GNSS->satCount = 0;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2200      	movs	r2, #0
 8001024:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	GNSS->lon = 0;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	67da      	str	r2, [r3, #124]	@ 0x7c
	GNSS->lat = 0;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2200      	movs	r2, #0
 8001032:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	GNSS->height = 0;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2200      	movs	r2, #0
 800103a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	GNSS->hMSL = 0;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	GNSS->hAcc = 0;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2200      	movs	r2, #0
 800104a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	GNSS->vAcc = 0;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2200      	movs	r2, #0
 8001052:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	GNSS->gSpeed = 0;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2200      	movs	r2, #0
 800105a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	GNSS->headMot = 0;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

	HAL_UART_Transmit_DMA(&huart,uart1outprotnmeadisable,sizeof(uart1outprotnmeadisable)/(sizeof(uint8_t)));
 8001066:	463b      	mov	r3, r7
 8001068:	2211      	movs	r2, #17
 800106a:	4917      	ldr	r1, [pc, #92]	@ (80010c8 <GNSS_Init+0xf8>)
 800106c:	4618      	mov	r0, r3
 800106e:	f00b fc33 	bl	800c8d8 <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 8001072:	201e      	movs	r0, #30
 8001074:	f004 fad8 	bl	8005628 <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,uart1outprotubxenable,sizeof(uart1outprotubxenable)/(sizeof(uint8_t)));
 8001078:	463b      	mov	r3, r7
 800107a:	2211      	movs	r2, #17
 800107c:	4913      	ldr	r1, [pc, #76]	@ (80010cc <GNSS_Init+0xfc>)
 800107e:	4618      	mov	r0, r3
 8001080:	f00b fc2a 	bl	800c8d8 <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 8001084:	201e      	movs	r0, #30
 8001086:	f004 facf 	bl	8005628 <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,setGPS_GAL_GLONASS,sizeof(setGPS_GAL_BEIDOU_GLONASS)/(sizeof(uint8_t)));
 800108a:	463b      	mov	r3, r7
 800108c:	2234      	movs	r2, #52	@ 0x34
 800108e:	4910      	ldr	r1, [pc, #64]	@ (80010d0 <GNSS_Init+0x100>)
 8001090:	4618      	mov	r0, r3
 8001092:	f00b fc21 	bl	800c8d8 <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 8001096:	201e      	movs	r0, #30
 8001098:	f004 fac6 	bl	8005628 <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,meas_rate_5hz,sizeof(meas_rate_10hz)/(sizeof(uint8_t)));
 800109c:	463b      	mov	r3, r7
 800109e:	2212      	movs	r2, #18
 80010a0:	490c      	ldr	r1, [pc, #48]	@ (80010d4 <GNSS_Init+0x104>)
 80010a2:	4618      	mov	r0, r3
 80010a4:	f00b fc18 	bl	800c8d8 <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 80010a8:	201e      	movs	r0, #30
 80010aa:	f004 fabd 	bl	8005628 <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,ubx_pvt_every_1meas,sizeof(ubx_pvt_every_1meas)/(sizeof(uint8_t)));
 80010ae:	463b      	mov	r3, r7
 80010b0:	2211      	movs	r2, #17
 80010b2:	4909      	ldr	r1, [pc, #36]	@ (80010d8 <GNSS_Init+0x108>)
 80010b4:	4618      	mov	r0, r3
 80010b6:	f00b fc0f 	bl	800c8d8 <HAL_UART_Transmit_DMA>

	HAL_Delay(100);
 80010ba:	2064      	movs	r0, #100	@ 0x64
 80010bc:	f004 fab4 	bl	8005628 <HAL_Delay>
}
 80010c0:	bf00      	nop
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	0801b290 	.word	0x0801b290
 80010cc:	0801b27c 	.word	0x0801b27c
 80010d0:	0801b2cc 	.word	0x0801b2cc
 80010d4:	0801b2a4 	.word	0x0801b2a4
 80010d8:	0801b2b8 	.word	0x0801b2b8
 80010dc:	00000000 	.word	0x00000000

080010e0 <GNSS_ParsePVTData>:
/*!
 * Parse data to navigation position velocity time solution standard.
 * Look at: 32.17.15.1 u-blox 8 Receiver description.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParsePVTData(GNSS_StateHandle *GNSS) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08a      	sub	sp, #40	@ 0x28
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
	uShort.bytes[0] = GNSS->uartWorkingBuffer[10];
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	7c9a      	ldrb	r2, [r3, #18]
 80010ec:	4b9f      	ldr	r3, [pc, #636]	@ (800136c <GNSS_ParsePVTData+0x28c>)
 80010ee:	701a      	strb	r2, [r3, #0]
	GNSS->yearBytes[0]=GNSS->uartWorkingBuffer[10];
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	7c9a      	ldrb	r2, [r3, #18]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
	uShort.bytes[1] = GNSS->uartWorkingBuffer[11];
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7cda      	ldrb	r2, [r3, #19]
 80010fe:	4b9b      	ldr	r3, [pc, #620]	@ (800136c <GNSS_ParsePVTData+0x28c>)
 8001100:	705a      	strb	r2, [r3, #1]
	GNSS->yearBytes[1]=GNSS->uartWorkingBuffer[11];
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	7cda      	ldrb	r2, [r3, #19]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
	GNSS->year = uShort.uShort;
 800110c:	4b97      	ldr	r3, [pc, #604]	@ (800136c <GNSS_ParsePVTData+0x28c>)
 800110e:	881a      	ldrh	r2, [r3, #0]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
	GNSS->month = GNSS->uartWorkingBuffer[12];
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	7d1a      	ldrb	r2, [r3, #20]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
	GNSS->day = GNSS->uartWorkingBuffer[13];
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	7d5a      	ldrb	r2, [r3, #21]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
	GNSS->hour = GNSS->uartWorkingBuffer[14];
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	7d9a      	ldrb	r2, [r3, #22]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
	GNSS->min = GNSS->uartWorkingBuffer[15];
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	7dda      	ldrb	r2, [r3, #23]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
	GNSS->sec = GNSS->uartWorkingBuffer[16];
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	7e1a      	ldrb	r2, [r3, #24]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
	GNSS->fixType = GNSS->uartWorkingBuffer[26];
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
	GNSS->numSV = GNSS->uartWorkingBuffer[29];
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

	for (int var = 0; var < 4; ++var) {
 8001160:	2300      	movs	r3, #0
 8001162:	627b      	str	r3, [r7, #36]	@ 0x24
 8001164:	e017      	b.n	8001196 <GNSS_ParsePVTData+0xb6>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 30];
 8001166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001168:	331e      	adds	r3, #30
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	4413      	add	r3, r2
 800116e:	7a19      	ldrb	r1, [r3, #8]
 8001170:	4a7f      	ldr	r2, [pc, #508]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 8001172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001174:	4413      	add	r3, r2
 8001176:	460a      	mov	r2, r1
 8001178:	701a      	strb	r2, [r3, #0]
		GNSS->lonBytes[var]= GNSS->uartWorkingBuffer[var + 30];
 800117a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117c:	331e      	adds	r3, #30
 800117e:	687a      	ldr	r2, [r7, #4]
 8001180:	4413      	add	r3, r2
 8001182:	7a19      	ldrb	r1, [r3, #8]
 8001184:	687a      	ldr	r2, [r7, #4]
 8001186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001188:	4413      	add	r3, r2
 800118a:	3380      	adds	r3, #128	@ 0x80
 800118c:	460a      	mov	r2, r1
 800118e:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001192:	3301      	adds	r3, #1
 8001194:	627b      	str	r3, [r7, #36]	@ 0x24
 8001196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001198:	2b03      	cmp	r3, #3
 800119a:	dde4      	ble.n	8001166 <GNSS_ParsePVTData+0x86>
	}
	GNSS->lon = iLong.iLong;
 800119c:	4b74      	ldr	r3, [pc, #464]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	67da      	str	r2, [r3, #124]	@ 0x7c
	GNSS->fLon=(float)iLong.iLong/10000000.0;
 80011a4:	4b72      	ldr	r3, [pc, #456]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	ee07 3a90 	vmov	s15, r3
 80011ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011b0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8001374 <GNSS_ParsePVTData+0x294>
 80011b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c

	for (int var = 0; var < 4; ++var) {
 80011be:	2300      	movs	r3, #0
 80011c0:	623b      	str	r3, [r7, #32]
 80011c2:	e017      	b.n	80011f4 <GNSS_ParsePVTData+0x114>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 34];
 80011c4:	6a3b      	ldr	r3, [r7, #32]
 80011c6:	3322      	adds	r3, #34	@ 0x22
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	4413      	add	r3, r2
 80011cc:	7a19      	ldrb	r1, [r3, #8]
 80011ce:	4a68      	ldr	r2, [pc, #416]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 80011d0:	6a3b      	ldr	r3, [r7, #32]
 80011d2:	4413      	add	r3, r2
 80011d4:	460a      	mov	r2, r1
 80011d6:	701a      	strb	r2, [r3, #0]
		GNSS->latBytes[var]=GNSS->uartWorkingBuffer[var + 34];
 80011d8:	6a3b      	ldr	r3, [r7, #32]
 80011da:	3322      	adds	r3, #34	@ 0x22
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	4413      	add	r3, r2
 80011e0:	7a19      	ldrb	r1, [r3, #8]
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	6a3b      	ldr	r3, [r7, #32]
 80011e6:	4413      	add	r3, r2
 80011e8:	3388      	adds	r3, #136	@ 0x88
 80011ea:	460a      	mov	r2, r1
 80011ec:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80011ee:	6a3b      	ldr	r3, [r7, #32]
 80011f0:	3301      	adds	r3, #1
 80011f2:	623b      	str	r3, [r7, #32]
 80011f4:	6a3b      	ldr	r3, [r7, #32]
 80011f6:	2b03      	cmp	r3, #3
 80011f8:	dde4      	ble.n	80011c4 <GNSS_ParsePVTData+0xe4>
	}
	GNSS->lat = iLong.iLong;
 80011fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	GNSS->fLat=(float)iLong.iLong/10000000.0;
 8001204:	4b5a      	ldr	r3, [pc, #360]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	ee07 3a90 	vmov	s15, r3
 800120c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001210:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8001374 <GNSS_ParsePVTData+0x294>
 8001214:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90

	for (int var = 0; var < 4; ++var) {
 800121e:	2300      	movs	r3, #0
 8001220:	61fb      	str	r3, [r7, #28]
 8001222:	e00c      	b.n	800123e <GNSS_ParsePVTData+0x15e>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 38];
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	3326      	adds	r3, #38	@ 0x26
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	4413      	add	r3, r2
 800122c:	7a19      	ldrb	r1, [r3, #8]
 800122e:	4a50      	ldr	r2, [pc, #320]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	4413      	add	r3, r2
 8001234:	460a      	mov	r2, r1
 8001236:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	3301      	adds	r3, #1
 800123c:	61fb      	str	r3, [r7, #28]
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	2b03      	cmp	r3, #3
 8001242:	ddef      	ble.n	8001224 <GNSS_ParsePVTData+0x144>
	}
	GNSS->height = iLong.iLong;
 8001244:	4b4a      	ldr	r3, [pc, #296]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	GNSS->fheight=(float)GNSS->height/1000.0;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001254:	ee07 3a90 	vmov	s15, r3
 8001258:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800125c:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8001378 <GNSS_ParsePVTData+0x298>
 8001260:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98


	for (int var = 0; var < 4; ++var) {
 800126a:	2300      	movs	r3, #0
 800126c:	61bb      	str	r3, [r7, #24]
 800126e:	e017      	b.n	80012a0 <GNSS_ParsePVTData+0x1c0>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 42];
 8001270:	69bb      	ldr	r3, [r7, #24]
 8001272:	332a      	adds	r3, #42	@ 0x2a
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	4413      	add	r3, r2
 8001278:	7a19      	ldrb	r1, [r3, #8]
 800127a:	4a3d      	ldr	r2, [pc, #244]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	4413      	add	r3, r2
 8001280:	460a      	mov	r2, r1
 8001282:	701a      	strb	r2, [r3, #0]
		GNSS->hMSLBytes[var] = GNSS->uartWorkingBuffer[var + 42];
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	332a      	adds	r3, #42	@ 0x2a
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	4413      	add	r3, r2
 800128c:	7a19      	ldrb	r1, [r3, #8]
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	4413      	add	r3, r2
 8001294:	33a0      	adds	r3, #160	@ 0xa0
 8001296:	460a      	mov	r2, r1
 8001298:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	3301      	adds	r3, #1
 800129e:	61bb      	str	r3, [r7, #24]
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	2b03      	cmp	r3, #3
 80012a4:	dde4      	ble.n	8001270 <GNSS_ParsePVTData+0x190>
	}
	GNSS->hMSL = iLong.iLong;
 80012a6:	4b32      	ldr	r3, [pc, #200]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	GNSS->fhMSL=(float)GNSS->hMSL/1000.0;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80012b6:	ee07 3a90 	vmov	s15, r3
 80012ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012be:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8001378 <GNSS_ParsePVTData+0x298>
 80012c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4

	for (int var = 0; var < 4; ++var) {
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
 80012d0:	e00c      	b.n	80012ec <GNSS_ParsePVTData+0x20c>
		uLong.bytes[var] = GNSS->uartWorkingBuffer[var + 46];
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	332e      	adds	r3, #46	@ 0x2e
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	7a19      	ldrb	r1, [r3, #8]
 80012dc:	4a27      	ldr	r2, [pc, #156]	@ (800137c <GNSS_ParsePVTData+0x29c>)
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	4413      	add	r3, r2
 80012e2:	460a      	mov	r2, r1
 80012e4:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	3301      	adds	r3, #1
 80012ea:	617b      	str	r3, [r7, #20]
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	2b03      	cmp	r3, #3
 80012f0:	ddef      	ble.n	80012d2 <GNSS_ParsePVTData+0x1f2>
	}
	GNSS->hAcc = uLong.uLong;
 80012f2:	4b22      	ldr	r3, [pc, #136]	@ (800137c <GNSS_ParsePVTData+0x29c>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	GNSS->fhACC=(float)GNSS->hAcc/1000.0;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001302:	ee07 3a90 	vmov	s15, r3
 8001306:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800130a:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8001378 <GNSS_ParsePVTData+0x298>
 800130e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac

	for (int var = 0; var < 4; ++var) {
 8001318:	2300      	movs	r3, #0
 800131a:	613b      	str	r3, [r7, #16]
 800131c:	e00c      	b.n	8001338 <GNSS_ParsePVTData+0x258>
		uLong.bytes[var] = GNSS->uartWorkingBuffer[var + 50];
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	3332      	adds	r3, #50	@ 0x32
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	7a19      	ldrb	r1, [r3, #8]
 8001328:	4a14      	ldr	r2, [pc, #80]	@ (800137c <GNSS_ParsePVTData+0x29c>)
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	4413      	add	r3, r2
 800132e:	460a      	mov	r2, r1
 8001330:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	3301      	adds	r3, #1
 8001336:	613b      	str	r3, [r7, #16]
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	2b03      	cmp	r3, #3
 800133c:	ddef      	ble.n	800131e <GNSS_ParsePVTData+0x23e>
	}
	GNSS->vAcc = uLong.uLong;
 800133e:	4b0f      	ldr	r3, [pc, #60]	@ (800137c <GNSS_ParsePVTData+0x29c>)
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	GNSS->fvACC=(float)GNSS->vAcc/1000.0;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800134e:	ee07 3a90 	vmov	s15, r3
 8001352:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001356:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001378 <GNSS_ParsePVTData+0x298>
 800135a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	edc3 7a2d 	vstr	s15, [r3, #180]	@ 0xb4

	for (int var = 0; var < 4; ++var) {
 8001364:	2300      	movs	r3, #0
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	e022      	b.n	80013b0 <GNSS_ParsePVTData+0x2d0>
 800136a:	bf00      	nop
 800136c:	20000314 	.word	0x20000314
 8001370:	2000031c 	.word	0x2000031c
 8001374:	4b189680 	.word	0x4b189680
 8001378:	447a0000 	.word	0x447a0000
 800137c:	20000318 	.word	0x20000318
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 66];
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	3342      	adds	r3, #66	@ 0x42
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	4413      	add	r3, r2
 8001388:	7a19      	ldrb	r1, [r3, #8]
 800138a:	4a2d      	ldr	r2, [pc, #180]	@ (8001440 <GNSS_ParsePVTData+0x360>)
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	4413      	add	r3, r2
 8001390:	460a      	mov	r2, r1
 8001392:	701a      	strb	r2, [r3, #0]
		GNSS->gSpeedBytes[var] = GNSS->uartWorkingBuffer[var + 66];
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	3342      	adds	r3, #66	@ 0x42
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	4413      	add	r3, r2
 800139c:	7a19      	ldrb	r1, [r3, #8]
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	4413      	add	r3, r2
 80013a4:	33bc      	adds	r3, #188	@ 0xbc
 80013a6:	460a      	mov	r2, r1
 80013a8:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	3301      	adds	r3, #1
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	2b03      	cmp	r3, #3
 80013b4:	dde4      	ble.n	8001380 <GNSS_ParsePVTData+0x2a0>
	}
	GNSS->gSpeed = iLong.iLong;
 80013b6:	4b22      	ldr	r3, [pc, #136]	@ (8001440 <GNSS_ParsePVTData+0x360>)
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	GNSS->fgSpeed=(float)GNSS->gSpeed/1000.0;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80013c6:	ee07 3a90 	vmov	s15, r3
 80013ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ce:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8001444 <GNSS_ParsePVTData+0x364>
 80013d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0

	for (int var = 0; var < 4; ++var) {
 80013dc:	2300      	movs	r3, #0
 80013de:	60bb      	str	r3, [r7, #8]
 80013e0:	e00c      	b.n	80013fc <GNSS_ParsePVTData+0x31c>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 70];
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	3346      	adds	r3, #70	@ 0x46
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	7a19      	ldrb	r1, [r3, #8]
 80013ec:	4a14      	ldr	r2, [pc, #80]	@ (8001440 <GNSS_ParsePVTData+0x360>)
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	4413      	add	r3, r2
 80013f2:	460a      	mov	r2, r1
 80013f4:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	3301      	adds	r3, #1
 80013fa:	60bb      	str	r3, [r7, #8]
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	2b03      	cmp	r3, #3
 8001400:	ddef      	ble.n	80013e2 <GNSS_ParsePVTData+0x302>
	}
	GNSS->headMot = iLong.iLong * 1e-5;
 8001402:	4b0f      	ldr	r3, [pc, #60]	@ (8001440 <GNSS_ParsePVTData+0x360>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff f864 	bl	80004d4 <__aeabi_i2d>
 800140c:	a30a      	add	r3, pc, #40	@ (adr r3, 8001438 <GNSS_ParsePVTData+0x358>)
 800140e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001412:	f7ff f8c9 	bl	80005a8 <__aeabi_dmul>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4610      	mov	r0, r2
 800141c:	4619      	mov	r1, r3
 800141e:	f7ff fb73 	bl	8000b08 <__aeabi_d2iz>
 8001422:	4602      	mov	r2, r0
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
}
 800142a:	bf00      	nop
 800142c:	3728      	adds	r7, #40	@ 0x28
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	f3af 8000 	nop.w
 8001438:	88e368f1 	.word	0x88e368f1
 800143c:	3ee4f8b5 	.word	0x3ee4f8b5
 8001440:	2000031c 	.word	0x2000031c
 8001444:	447a0000 	.word	0x447a0000

08001448 <distancecalc>:
}




double distancecalc(double lat1, double lat2, double long1, double long2){
 8001448:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800144c:	b08a      	sub	sp, #40	@ 0x28
 800144e:	af00      	add	r7, sp, #0
 8001450:	ed87 0b06 	vstr	d0, [r7, #24]
 8001454:	ed87 1b04 	vstr	d1, [r7, #16]
 8001458:	ed87 2b02 	vstr	d2, [r7, #8]
 800145c:	ed87 3b00 	vstr	d3, [r7]
	double distance=0;
 8001460:	f04f 0200 	mov.w	r2, #0
 8001464:	f04f 0300 	mov.w	r3, #0
 8001468:	e9c7 2308 	strd	r2, r3, [r7, #32]
	distance=(double) 6371000*acosl(fmin(1,sinl(lat1*(M_PI/180))*sinl(lat2*(M_PI/180))+cosl(lat1*(M_PI/180))*cosl(lat2*(M_PI/180))*cosl((long2-long1)*(M_PI/180))));
 800146c:	a358      	add	r3, pc, #352	@ (adr r3, 80015d0 <distancecalc+0x188>)
 800146e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001472:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001476:	f7ff f897 	bl	80005a8 <__aeabi_dmul>
 800147a:	4602      	mov	r2, r0
 800147c:	460b      	mov	r3, r1
 800147e:	ec43 2b17 	vmov	d7, r2, r3
 8001482:	eeb0 0a47 	vmov.f32	s0, s14
 8001486:	eef0 0a67 	vmov.f32	s1, s15
 800148a:	f018 fa3d 	bl	8019908 <sinl>
 800148e:	ec55 4b10 	vmov	r4, r5, d0
 8001492:	a34f      	add	r3, pc, #316	@ (adr r3, 80015d0 <distancecalc+0x188>)
 8001494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001498:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800149c:	f7ff f884 	bl	80005a8 <__aeabi_dmul>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	ec43 2b17 	vmov	d7, r2, r3
 80014a8:	eeb0 0a47 	vmov.f32	s0, s14
 80014ac:	eef0 0a67 	vmov.f32	s1, s15
 80014b0:	f018 fa2a 	bl	8019908 <sinl>
 80014b4:	ec53 2b10 	vmov	r2, r3, d0
 80014b8:	4620      	mov	r0, r4
 80014ba:	4629      	mov	r1, r5
 80014bc:	f7ff f874 	bl	80005a8 <__aeabi_dmul>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4614      	mov	r4, r2
 80014c6:	461d      	mov	r5, r3
 80014c8:	a341      	add	r3, pc, #260	@ (adr r3, 80015d0 <distancecalc+0x188>)
 80014ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ce:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80014d2:	f7ff f869 	bl	80005a8 <__aeabi_dmul>
 80014d6:	4602      	mov	r2, r0
 80014d8:	460b      	mov	r3, r1
 80014da:	ec43 2b17 	vmov	d7, r2, r3
 80014de:	eeb0 0a47 	vmov.f32	s0, s14
 80014e2:	eef0 0a67 	vmov.f32	s1, s15
 80014e6:	f018 fa0d 	bl	8019904 <cosl>
 80014ea:	ec59 8b10 	vmov	r8, r9, d0
 80014ee:	a338      	add	r3, pc, #224	@ (adr r3, 80015d0 <distancecalc+0x188>)
 80014f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80014f8:	f7ff f856 	bl	80005a8 <__aeabi_dmul>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	ec43 2b17 	vmov	d7, r2, r3
 8001504:	eeb0 0a47 	vmov.f32	s0, s14
 8001508:	eef0 0a67 	vmov.f32	s1, s15
 800150c:	f018 f9fa 	bl	8019904 <cosl>
 8001510:	ec53 2b10 	vmov	r2, r3, d0
 8001514:	4640      	mov	r0, r8
 8001516:	4649      	mov	r1, r9
 8001518:	f7ff f846 	bl	80005a8 <__aeabi_dmul>
 800151c:	4602      	mov	r2, r0
 800151e:	460b      	mov	r3, r1
 8001520:	4690      	mov	r8, r2
 8001522:	4699      	mov	r9, r3
 8001524:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001528:	e9d7 0100 	ldrd	r0, r1, [r7]
 800152c:	f7fe fe84 	bl	8000238 <__aeabi_dsub>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4610      	mov	r0, r2
 8001536:	4619      	mov	r1, r3
 8001538:	a325      	add	r3, pc, #148	@ (adr r3, 80015d0 <distancecalc+0x188>)
 800153a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800153e:	f7ff f833 	bl	80005a8 <__aeabi_dmul>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	ec43 2b17 	vmov	d7, r2, r3
 800154a:	eeb0 0a47 	vmov.f32	s0, s14
 800154e:	eef0 0a67 	vmov.f32	s1, s15
 8001552:	f018 f9d7 	bl	8019904 <cosl>
 8001556:	ec53 2b10 	vmov	r2, r3, d0
 800155a:	4640      	mov	r0, r8
 800155c:	4649      	mov	r1, r9
 800155e:	f7ff f823 	bl	80005a8 <__aeabi_dmul>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	4620      	mov	r0, r4
 8001568:	4629      	mov	r1, r5
 800156a:	f7fe fe67 	bl	800023c <__adddf3>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	ec43 2b17 	vmov	d7, r2, r3
 8001576:	ed9f 1b14 	vldr	d1, [pc, #80]	@ 80015c8 <distancecalc+0x180>
 800157a:	eeb0 0a47 	vmov.f32	s0, s14
 800157e:	eef0 0a67 	vmov.f32	s1, s15
 8001582:	f018 f971 	bl	8019868 <fmin>
 8001586:	eeb0 7a40 	vmov.f32	s14, s0
 800158a:	eef0 7a60 	vmov.f32	s15, s1
 800158e:	eeb0 0a47 	vmov.f32	s0, s14
 8001592:	eef0 0a67 	vmov.f32	s1, s15
 8001596:	f018 f9b9 	bl	801990c <acosl>
 800159a:	ec51 0b10 	vmov	r0, r1, d0
 800159e:	a30e      	add	r3, pc, #56	@ (adr r3, 80015d8 <distancecalc+0x190>)
 80015a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a4:	f7ff f800 	bl	80005a8 <__aeabi_dmul>
 80015a8:	4602      	mov	r2, r0
 80015aa:	460b      	mov	r3, r1
 80015ac:	e9c7 2308 	strd	r2, r3, [r7, #32]

	return distance;
 80015b0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80015b4:	ec43 2b17 	vmov	d7, r2, r3
}
 80015b8:	eeb0 0a47 	vmov.f32	s0, s14
 80015bc:	eef0 0a67 	vmov.f32	s1, s15
 80015c0:	3728      	adds	r7, #40	@ 0x28
 80015c2:	46bd      	mov	sp, r7
 80015c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80015c8:	00000000 	.word	0x00000000
 80015cc:	3ff00000 	.word	0x3ff00000
 80015d0:	a2529d39 	.word	0xa2529d39
 80015d4:	3f91df46 	.word	0x3f91df46
 80015d8:	00000000 	.word	0x00000000
 80015dc:	41584dae 	.word	0x41584dae

080015e0 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80015e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015ec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80015f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4013      	ands	r3, r2
 8001602:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001604:	68fb      	ldr	r3, [r7, #12]
}
 8001606:	bf00      	nop
 8001608:	3714      	adds	r7, #20
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
	...

08001614 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800161a:	463b      	mov	r3, r7
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
 8001626:	611a      	str	r2, [r3, #16]
 8001628:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800162a:	4b38      	ldr	r3, [pc, #224]	@ (800170c <MX_ADC1_Init+0xf8>)
 800162c:	4a38      	ldr	r2, [pc, #224]	@ (8001710 <MX_ADC1_Init+0xfc>)
 800162e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001630:	4b36      	ldr	r3, [pc, #216]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001632:	2200      	movs	r2, #0
 8001634:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001636:	4b35      	ldr	r3, [pc, #212]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001638:	2200      	movs	r2, #0
 800163a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800163c:	4b33      	ldr	r3, [pc, #204]	@ (800170c <MX_ADC1_Init+0xf8>)
 800163e:	2200      	movs	r2, #0
 8001640:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001642:	4b32      	ldr	r3, [pc, #200]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001644:	2201      	movs	r2, #1
 8001646:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001648:	4b30      	ldr	r3, [pc, #192]	@ (800170c <MX_ADC1_Init+0xf8>)
 800164a:	2208      	movs	r2, #8
 800164c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800164e:	4b2f      	ldr	r3, [pc, #188]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001650:	2200      	movs	r2, #0
 8001652:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001654:	4b2d      	ldr	r3, [pc, #180]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001656:	2201      	movs	r2, #1
 8001658:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 800165a:	4b2c      	ldr	r3, [pc, #176]	@ (800170c <MX_ADC1_Init+0xf8>)
 800165c:	2203      	movs	r2, #3
 800165e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001660:	4b2a      	ldr	r3, [pc, #168]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001662:	2200      	movs	r2, #0
 8001664:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8001668:	4b28      	ldr	r3, [pc, #160]	@ (800170c <MX_ADC1_Init+0xf8>)
 800166a:	f44f 62d8 	mov.w	r2, #1728	@ 0x6c0
 800166e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001670:	4b26      	ldr	r3, [pc, #152]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001672:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001676:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001678:	4b24      	ldr	r3, [pc, #144]	@ (800170c <MX_ADC1_Init+0xf8>)
 800167a:	2200      	movs	r2, #0
 800167c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001680:	4b22      	ldr	r3, [pc, #136]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001682:	2200      	movs	r2, #0
 8001684:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001686:	4b21      	ldr	r3, [pc, #132]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001688:	2200      	movs	r2, #0
 800168a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800168e:	481f      	ldr	r0, [pc, #124]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001690:	f004 f9b6 	bl	8005a00 <HAL_ADC_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800169a:	f000 ff63 	bl	8002564 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800169e:	4b1d      	ldr	r3, [pc, #116]	@ (8001714 <MX_ADC1_Init+0x100>)
 80016a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016a2:	2306      	movs	r3, #6
 80016a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80016a6:	2304      	movs	r3, #4
 80016a8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80016aa:	237f      	movs	r3, #127	@ 0x7f
 80016ac:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80016ae:	2304      	movs	r3, #4
 80016b0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016b6:	463b      	mov	r3, r7
 80016b8:	4619      	mov	r1, r3
 80016ba:	4814      	ldr	r0, [pc, #80]	@ (800170c <MX_ADC1_Init+0xf8>)
 80016bc:	f004 fb84 	bl	8005dc8 <HAL_ADC_ConfigChannel>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80016c6:	f000 ff4d 	bl	8002564 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80016ca:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <MX_ADC1_Init+0x104>)
 80016cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80016ce:	230c      	movs	r3, #12
 80016d0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016d2:	463b      	mov	r3, r7
 80016d4:	4619      	mov	r1, r3
 80016d6:	480d      	ldr	r0, [pc, #52]	@ (800170c <MX_ADC1_Init+0xf8>)
 80016d8:	f004 fb76 	bl	8005dc8 <HAL_ADC_ConfigChannel>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80016e2:	f000 ff3f 	bl	8002564 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80016e6:	4b0d      	ldr	r3, [pc, #52]	@ (800171c <MX_ADC1_Init+0x108>)
 80016e8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80016ea:	2312      	movs	r3, #18
 80016ec:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016ee:	463b      	mov	r3, r7
 80016f0:	4619      	mov	r1, r3
 80016f2:	4806      	ldr	r0, [pc, #24]	@ (800170c <MX_ADC1_Init+0xf8>)
 80016f4:	f004 fb68 	bl	8005dc8 <HAL_ADC_ConfigChannel>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80016fe:	f000 ff31 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20000320 	.word	0x20000320
 8001710:	50040000 	.word	0x50040000
 8001714:	80000001 	.word	0x80000001
 8001718:	c7520000 	.word	0xc7520000
 800171c:	25b00200 	.word	0x25b00200

08001720 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b09c      	sub	sp, #112	@ 0x70
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001728:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
 8001736:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001738:	f107 030c 	add.w	r3, r7, #12
 800173c:	2250      	movs	r2, #80	@ 0x50
 800173e:	2100      	movs	r1, #0
 8001740:	4618      	mov	r0, r3
 8001742:	f014 fbac 	bl	8015e9e <memset>
  if(adcHandle->Instance==ADC1)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a32      	ldr	r2, [pc, #200]	@ (8001814 <HAL_ADC_MspInit+0xf4>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d15c      	bne.n	800180a <HAL_ADC_MspInit+0xea>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001750:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001754:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 32;
 8001756:	2320      	movs	r3, #32
 8001758:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 800175a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800175e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8001760:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001764:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV4;
 8001766:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 800176a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 800176c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001770:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001772:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001776:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	4618      	mov	r0, r3
 800177e:	f009 fe06 	bl	800b38e <HAL_RCCEx_PeriphCLKConfig>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <HAL_ADC_MspInit+0x6c>
    {
      Error_Handler();
 8001788:	f000 feec 	bl	8002564 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800178c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001790:	f7ff ff26 	bl	80015e0 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001794:	2001      	movs	r0, #1
 8001796:	f7ff ff23 	bl	80015e0 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800179a:	2310      	movs	r3, #16
 800179c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800179e:	2303      	movs	r3, #3
 80017a0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80017aa:	4619      	mov	r1, r3
 80017ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017b0:	f005 fb9e 	bl	8006ef0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel2;
 80017b4:	4b18      	ldr	r3, [pc, #96]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017b6:	4a19      	ldr	r2, [pc, #100]	@ (800181c <HAL_ADC_MspInit+0xfc>)
 80017b8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80017ba:	4b17      	ldr	r3, [pc, #92]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017bc:	2205      	movs	r2, #5
 80017be:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017c0:	4b15      	ldr	r3, [pc, #84]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017c6:	4b14      	ldr	r3, [pc, #80]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017cc:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017ce:	2280      	movs	r2, #128	@ 0x80
 80017d0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017d2:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017d8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017da:	4b0f      	ldr	r3, [pc, #60]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017e0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017e4:	2220      	movs	r2, #32
 80017e6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017ee:	480a      	ldr	r0, [pc, #40]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017f0:	f005 f89e 	bl	8006930 <HAL_DMA_Init>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <HAL_ADC_MspInit+0xde>
    {
      Error_Handler();
 80017fa:	f000 feb3 	bl	8002564 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a05      	ldr	r2, [pc, #20]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 8001802:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001804:	4a04      	ldr	r2, [pc, #16]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800180a:	bf00      	nop
 800180c:	3770      	adds	r7, #112	@ 0x70
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	50040000 	.word	0x50040000
 8001818:	20000384 	.word	0x20000384
 800181c:	4002001c 	.word	0x4002001c

08001820 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001820:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001824:	b082      	sub	sp, #8
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]

	if(hadc->Instance==ADC1){
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a54      	ldr	r2, [pc, #336]	@ (8001980 <HAL_ADC_ConvCpltCallback+0x160>)
 8001830:	4293      	cmp	r3, r2
 8001832:	f040 8091 	bne.w	8001958 <HAL_ADC_ConvCpltCallback+0x138>
		vrefint=(float) ((4095.0*1.212)/rawdata[0]);
 8001836:	4b53      	ldr	r3, [pc, #332]	@ (8001984 <HAL_ADC_ConvCpltCallback+0x164>)
 8001838:	881b      	ldrh	r3, [r3, #0]
 800183a:	4618      	mov	r0, r3
 800183c:	f7fe fe4a 	bl	80004d4 <__aeabi_i2d>
 8001840:	4602      	mov	r2, r0
 8001842:	460b      	mov	r3, r1
 8001844:	a14a      	add	r1, pc, #296	@ (adr r1, 8001970 <HAL_ADC_ConvCpltCallback+0x150>)
 8001846:	e9d1 0100 	ldrd	r0, r1, [r1]
 800184a:	f7fe ffd7 	bl	80007fc <__aeabi_ddiv>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	4610      	mov	r0, r2
 8001854:	4619      	mov	r1, r3
 8001856:	f7ff f99f 	bl	8000b98 <__aeabi_d2f>
 800185a:	4603      	mov	r3, r0
 800185c:	4a4a      	ldr	r2, [pc, #296]	@ (8001988 <HAL_ADC_ConvCpltCallback+0x168>)
 800185e:	6013      	str	r3, [r2, #0]
//		vtemp=(float) ((vrefint*rawdata[1])/4095.0);
		temp=(float) (((100.0)/(tscal2-tscal1))*(rawdata[1]*(vrefint/3.0)-tscal1))+30.0;
 8001860:	4b4a      	ldr	r3, [pc, #296]	@ (800198c <HAL_ADC_ConvCpltCallback+0x16c>)
 8001862:	ed93 7a00 	vldr	s14, [r3]
 8001866:	4b4a      	ldr	r3, [pc, #296]	@ (8001990 <HAL_ADC_ConvCpltCallback+0x170>)
 8001868:	edd3 7a00 	vldr	s15, [r3]
 800186c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001870:	ee17 0a90 	vmov	r0, s15
 8001874:	f7fe fe40 	bl	80004f8 <__aeabi_f2d>
 8001878:	4602      	mov	r2, r0
 800187a:	460b      	mov	r3, r1
 800187c:	f04f 0000 	mov.w	r0, #0
 8001880:	4944      	ldr	r1, [pc, #272]	@ (8001994 <HAL_ADC_ConvCpltCallback+0x174>)
 8001882:	f7fe ffbb 	bl	80007fc <__aeabi_ddiv>
 8001886:	4602      	mov	r2, r0
 8001888:	460b      	mov	r3, r1
 800188a:	4690      	mov	r8, r2
 800188c:	4699      	mov	r9, r3
 800188e:	4b3d      	ldr	r3, [pc, #244]	@ (8001984 <HAL_ADC_ConvCpltCallback+0x164>)
 8001890:	885b      	ldrh	r3, [r3, #2]
 8001892:	4618      	mov	r0, r3
 8001894:	f7fe fe1e 	bl	80004d4 <__aeabi_i2d>
 8001898:	4604      	mov	r4, r0
 800189a:	460d      	mov	r5, r1
 800189c:	4b3a      	ldr	r3, [pc, #232]	@ (8001988 <HAL_ADC_ConvCpltCallback+0x168>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7fe fe29 	bl	80004f8 <__aeabi_f2d>
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001998 <HAL_ADC_ConvCpltCallback+0x178>)
 80018ac:	f7fe ffa6 	bl	80007fc <__aeabi_ddiv>
 80018b0:	4602      	mov	r2, r0
 80018b2:	460b      	mov	r3, r1
 80018b4:	4620      	mov	r0, r4
 80018b6:	4629      	mov	r1, r5
 80018b8:	f7fe fe76 	bl	80005a8 <__aeabi_dmul>
 80018bc:	4602      	mov	r2, r0
 80018be:	460b      	mov	r3, r1
 80018c0:	4614      	mov	r4, r2
 80018c2:	461d      	mov	r5, r3
 80018c4:	4b32      	ldr	r3, [pc, #200]	@ (8001990 <HAL_ADC_ConvCpltCallback+0x170>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7fe fe15 	bl	80004f8 <__aeabi_f2d>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4620      	mov	r0, r4
 80018d4:	4629      	mov	r1, r5
 80018d6:	f7fe fcaf 	bl	8000238 <__aeabi_dsub>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4640      	mov	r0, r8
 80018e0:	4649      	mov	r1, r9
 80018e2:	f7fe fe61 	bl	80005a8 <__aeabi_dmul>
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	4610      	mov	r0, r2
 80018ec:	4619      	mov	r1, r3
 80018ee:	f7ff f953 	bl	8000b98 <__aeabi_d2f>
 80018f2:	ee07 0a10 	vmov	s14, r0
 80018f6:	eef3 7a0e 	vmov.f32	s15, #62	@ 0x41f00000  30.0
 80018fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018fe:	4b27      	ldr	r3, [pc, #156]	@ (800199c <HAL_ADC_ConvCpltCallback+0x17c>)
 8001900:	edc3 7a00 	vstr	s15, [r3]
		vbat=(float) 2*(rawdata[2]/4095.0)*vrefint;
 8001904:	4b1f      	ldr	r3, [pc, #124]	@ (8001984 <HAL_ADC_ConvCpltCallback+0x164>)
 8001906:	889b      	ldrh	r3, [r3, #4]
 8001908:	4618      	mov	r0, r3
 800190a:	f7fe fde3 	bl	80004d4 <__aeabi_i2d>
 800190e:	a31a      	add	r3, pc, #104	@ (adr r3, 8001978 <HAL_ADC_ConvCpltCallback+0x158>)
 8001910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001914:	f7fe ff72 	bl	80007fc <__aeabi_ddiv>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	4610      	mov	r0, r2
 800191e:	4619      	mov	r1, r3
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	f7fe fc8a 	bl	800023c <__adddf3>
 8001928:	4602      	mov	r2, r0
 800192a:	460b      	mov	r3, r1
 800192c:	4614      	mov	r4, r2
 800192e:	461d      	mov	r5, r3
 8001930:	4b15      	ldr	r3, [pc, #84]	@ (8001988 <HAL_ADC_ConvCpltCallback+0x168>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4618      	mov	r0, r3
 8001936:	f7fe fddf 	bl	80004f8 <__aeabi_f2d>
 800193a:	4602      	mov	r2, r0
 800193c:	460b      	mov	r3, r1
 800193e:	4620      	mov	r0, r4
 8001940:	4629      	mov	r1, r5
 8001942:	f7fe fe31 	bl	80005a8 <__aeabi_dmul>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4610      	mov	r0, r2
 800194c:	4619      	mov	r1, r3
 800194e:	f7ff f923 	bl	8000b98 <__aeabi_d2f>
 8001952:	4603      	mov	r3, r0
 8001954:	4a12      	ldr	r2, [pc, #72]	@ (80019a0 <HAL_ADC_ConvCpltCallback+0x180>)
 8001956:	6013      	str	r3, [r2, #0]

	}
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 8001958:	2203      	movs	r2, #3
 800195a:	490a      	ldr	r1, [pc, #40]	@ (8001984 <HAL_ADC_ConvCpltCallback+0x164>)
 800195c:	4811      	ldr	r0, [pc, #68]	@ (80019a4 <HAL_ADC_ConvCpltCallback+0x184>)
 800195e:	f004 f99b 	bl	8005c98 <HAL_ADC_Start_DMA>



}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800196c:	f3af 8000 	nop.w
 8001970:	d70a3d70 	.word	0xd70a3d70
 8001974:	40b36323 	.word	0x40b36323
 8001978:	00000000 	.word	0x00000000
 800197c:	40affe00 	.word	0x40affe00
 8001980:	50040000 	.word	0x50040000
 8001984:	20000560 	.word	0x20000560
 8001988:	2000056c 	.word	0x2000056c
 800198c:	20000008 	.word	0x20000008
 8001990:	2000000c 	.word	0x2000000c
 8001994:	40590000 	.word	0x40590000
 8001998:	40080000 	.word	0x40080000
 800199c:	20000568 	.word	0x20000568
 80019a0:	20000570 	.word	0x20000570
 80019a4:	20000320 	.word	0x20000320

080019a8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80019a8:	b5b0      	push	{r4, r5, r7, lr}
 80019aa:	b090      	sub	sp, #64	@ 0x40
 80019ac:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of statemachine */
  osThreadDef(statemachine, StartstatemachineTask, osPriorityNormal, 0, 1024);
 80019ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001a24 <MX_FREERTOS_Init+0x7c>)
 80019b0:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 80019b4:	461d      	mov	r5, r3
 80019b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019ba:	682b      	ldr	r3, [r5, #0]
 80019bc:	6023      	str	r3, [r4, #0]
  statemachineHandle = osThreadCreate(osThread(statemachine), NULL);
 80019be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019c2:	2100      	movs	r1, #0
 80019c4:	4618      	mov	r0, r3
 80019c6:	f011 fb58 	bl	801307a <osThreadCreate>
 80019ca:	4603      	mov	r3, r0
 80019cc:	4a16      	ldr	r2, [pc, #88]	@ (8001a28 <MX_FREERTOS_Init+0x80>)
 80019ce:	6013      	str	r3, [r2, #0]

  /* definition and creation of Parsetask */
  osThreadDef(Parsetask, StartTaskparse, osPriorityNormal, 0, 256);
 80019d0:	4b16      	ldr	r3, [pc, #88]	@ (8001a2c <MX_FREERTOS_Init+0x84>)
 80019d2:	f107 0418 	add.w	r4, r7, #24
 80019d6:	461d      	mov	r5, r3
 80019d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019dc:	682b      	ldr	r3, [r5, #0]
 80019de:	6023      	str	r3, [r4, #0]
  ParsetaskHandle = osThreadCreate(osThread(Parsetask), NULL);
 80019e0:	f107 0318 	add.w	r3, r7, #24
 80019e4:	2100      	movs	r1, #0
 80019e6:	4618      	mov	r0, r3
 80019e8:	f011 fb47 	bl	801307a <osThreadCreate>
 80019ec:	4603      	mov	r3, r0
 80019ee:	4a10      	ldr	r2, [pc, #64]	@ (8001a30 <MX_FREERTOS_Init+0x88>)
 80019f0:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTaskstore */
  osThreadDef(myTaskstore, StartTaskstore, osPriorityNormal, 0, 256);
 80019f2:	4b10      	ldr	r3, [pc, #64]	@ (8001a34 <MX_FREERTOS_Init+0x8c>)
 80019f4:	1d3c      	adds	r4, r7, #4
 80019f6:	461d      	mov	r5, r3
 80019f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019fc:	682b      	ldr	r3, [r5, #0]
 80019fe:	6023      	str	r3, [r4, #0]
  myTaskstoreHandle = osThreadCreate(osThread(myTaskstore), NULL);
 8001a00:	1d3b      	adds	r3, r7, #4
 8001a02:	2100      	movs	r1, #0
 8001a04:	4618      	mov	r0, r3
 8001a06:	f011 fb38 	bl	801307a <osThreadCreate>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a38 <MX_FREERTOS_Init+0x90>)
 8001a0e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadSuspend(myTaskstoreHandle);
 8001a10:	4b09      	ldr	r3, [pc, #36]	@ (8001a38 <MX_FREERTOS_Init+0x90>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f011 fb6b 	bl	80130f0 <osThreadSuspend>
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001a1a:	bf00      	nop
 8001a1c:	3740      	adds	r7, #64	@ 0x40
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bdb0      	pop	{r4, r5, r7, pc}
 8001a22:	bf00      	nop
 8001a24:	0801afa0 	.word	0x0801afa0
 8001a28:	200003e4 	.word	0x200003e4
 8001a2c:	0801afc0 	.word	0x0801afc0
 8001a30:	200003e8 	.word	0x200003e8
 8001a34:	0801afe0 	.word	0x0801afe0
 8001a38:	200003ec 	.word	0x200003ec

08001a3c <StartstatemachineTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartstatemachineTask */
void StartstatemachineTask(void const * argument)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  /* init code for USB_Device */
  MX_USB_Device_Init();
 8001a44:	f012 fd66 	bl	8014514 <MX_USB_Device_Init>
  /* USER CODE BEGIN StartstatemachineTask */
  /* Infinite loop */
  for(;;)
  {
		statemachine();
 8001a48:	f001 fb5a 	bl	8003100 <statemachine>
		ssd1306_UpdateScreen();
 8001a4c:	f000 ff68 	bl	8002920 <ssd1306_UpdateScreen>
	    osDelay(50);
 8001a50:	2032      	movs	r0, #50	@ 0x32
 8001a52:	f011 fb39 	bl	80130c8 <osDelay>
		statemachine();
 8001a56:	bf00      	nop
 8001a58:	e7f6      	b.n	8001a48 <StartstatemachineTask+0xc>
	...

08001a5c <StartTaskparse>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskparse */
void StartTaskparse(void const * argument)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskparse */
  /* Infinite loop */
  for(;;)
  {
	  if(received_flag==1){
 8001a64:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <StartTaskparse+0x2c>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d105      	bne.n	8001a78 <StartTaskparse+0x1c>

	  		GNSS_ParsePVTData(&GNSSData);
 8001a6c:	4807      	ldr	r0, [pc, #28]	@ (8001a8c <StartTaskparse+0x30>)
 8001a6e:	f7ff fb37 	bl	80010e0 <GNSS_ParsePVTData>
	  		//bmp581_read_precise_normal(&bmp581);
	  		  received_flag=0;
 8001a72:	4b05      	ldr	r3, [pc, #20]	@ (8001a88 <StartTaskparse+0x2c>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]


	  	  }
	HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8001a78:	2101      	movs	r1, #1
 8001a7a:	4805      	ldr	r0, [pc, #20]	@ (8001a90 <StartTaskparse+0x34>)
 8001a7c:	f005 fbd8 	bl	8007230 <HAL_GPIO_TogglePin>
    osDelay(100);
 8001a80:	2064      	movs	r0, #100	@ 0x64
 8001a82:	f011 fb21 	bl	80130c8 <osDelay>
	  if(received_flag==1){
 8001a86:	e7ed      	b.n	8001a64 <StartTaskparse+0x8>
 8001a88:	200006c8 	.word	0x200006c8
 8001a8c:	20000600 	.word	0x20000600
 8001a90:	48000400 	.word	0x48000400

08001a94 <StartTaskstore>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskstore */
void StartTaskstore(void const * argument)
{
 8001a94:	b5b0      	push	{r4, r5, r7, lr}
 8001a96:	ed2d 8b04 	vpush	{d8-d9}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskstore */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_1);
 8001aa0:	2102      	movs	r1, #2
 8001aa2:	482e      	ldr	r0, [pc, #184]	@ (8001b5c <StartTaskstore+0xc8>)
 8001aa4:	f005 fbc4 	bl	8007230 <HAL_GPIO_TogglePin>
	  if(GNSSData.fgSpeed>=vitmax){
 8001aa8:	4b2d      	ldr	r3, [pc, #180]	@ (8001b60 <StartTaskstore+0xcc>)
 8001aaa:	ed93 7a30 	vldr	s14, [r3, #192]	@ 0xc0
 8001aae:	4b2d      	ldr	r3, [pc, #180]	@ (8001b64 <StartTaskstore+0xd0>)
 8001ab0:	edd3 7a00 	vldr	s15, [r3]
 8001ab4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abc:	db04      	blt.n	8001ac8 <StartTaskstore+0x34>
							  									 vitmax=GNSSData.fgSpeed;
 8001abe:	4b28      	ldr	r3, [pc, #160]	@ (8001b60 <StartTaskstore+0xcc>)
 8001ac0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001ac4:	4a27      	ldr	r2, [pc, #156]	@ (8001b64 <StartTaskstore+0xd0>)
 8001ac6:	6013      	str	r3, [r2, #0]
							  								 }



								distanceparcouru=distanceparcouru + distancecalc(oldlat,GNSSData.fLat,oldlong, GNSSData.fLon);
 8001ac8:	4b27      	ldr	r3, [pc, #156]	@ (8001b68 <StartTaskstore+0xd4>)
 8001aca:	ed93 8b00 	vldr	d8, [r3]
 8001ace:	4b24      	ldr	r3, [pc, #144]	@ (8001b60 <StartTaskstore+0xcc>)
 8001ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7fe fd0f 	bl	80004f8 <__aeabi_f2d>
 8001ada:	4604      	mov	r4, r0
 8001adc:	460d      	mov	r5, r1
 8001ade:	4b23      	ldr	r3, [pc, #140]	@ (8001b6c <StartTaskstore+0xd8>)
 8001ae0:	ed93 9b00 	vldr	d9, [r3]
 8001ae4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b60 <StartTaskstore+0xcc>)
 8001ae6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7fe fd04 	bl	80004f8 <__aeabi_f2d>
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	ec43 2b13 	vmov	d3, r2, r3
 8001af8:	eeb0 2a49 	vmov.f32	s4, s18
 8001afc:	eef0 2a69 	vmov.f32	s5, s19
 8001b00:	ec45 4b11 	vmov	d1, r4, r5
 8001b04:	eeb0 0a48 	vmov.f32	s0, s16
 8001b08:	eef0 0a68 	vmov.f32	s1, s17
 8001b0c:	f7ff fc9c 	bl	8001448 <distancecalc>
 8001b10:	ec51 0b10 	vmov	r0, r1, d0
 8001b14:	4b16      	ldr	r3, [pc, #88]	@ (8001b70 <StartTaskstore+0xdc>)
 8001b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b1a:	f7fe fb8f 	bl	800023c <__adddf3>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	4913      	ldr	r1, [pc, #76]	@ (8001b70 <StartTaskstore+0xdc>)
 8001b24:	e9c1 2300 	strd	r2, r3, [r1]
								  oldlat=GNSSData.fLat;
 8001b28:	4b0d      	ldr	r3, [pc, #52]	@ (8001b60 <StartTaskstore+0xcc>)
 8001b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7fe fce2 	bl	80004f8 <__aeabi_f2d>
 8001b34:	4602      	mov	r2, r0
 8001b36:	460b      	mov	r3, r1
 8001b38:	490b      	ldr	r1, [pc, #44]	@ (8001b68 <StartTaskstore+0xd4>)
 8001b3a:	e9c1 2300 	strd	r2, r3, [r1]
								  oldlong=GNSSData.fLon;
 8001b3e:	4b08      	ldr	r3, [pc, #32]	@ (8001b60 <StartTaskstore+0xcc>)
 8001b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7fe fcd7 	bl	80004f8 <__aeabi_f2d>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	4907      	ldr	r1, [pc, #28]	@ (8001b6c <StartTaskstore+0xd8>)
 8001b50:	e9c1 2300 	strd	r2, r3, [r1]
								  //ecrire ici


    osDelay(200);
 8001b54:	20c8      	movs	r0, #200	@ 0xc8
 8001b56:	f011 fab7 	bl	80130c8 <osDelay>
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_1);
 8001b5a:	e7a1      	b.n	8001aa0 <StartTaskstore+0xc>
 8001b5c:	48000400 	.word	0x48000400
 8001b60:	20000600 	.word	0x20000600
 8001b64:	200005a8 	.word	0x200005a8
 8001b68:	200005c8 	.word	0x200005c8
 8001b6c:	200005d0 	.word	0x200005d0
 8001b70:	200005c0 	.word	0x200005c0

08001b74 <bmp581_init_precise_normal>:
uint8_t odrcheck=0;
float P0=101325.0;

//Ox18 donc 11000 pour ODR donc 5hz en mode normal avec oversampling a 128 pour la pression et 8 pour la temperature

uint8_t bmp581_init_precise_normal(BMP_t * bmp581){
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b088      	sub	sp, #32
 8001b78:	af04      	add	r7, sp, #16
 8001b7a:	6078      	str	r0, [r7, #4]

	uint8_t OSR_tmask = 0b01111011;
 8001b7c:	237b      	movs	r3, #123	@ 0x7b
 8001b7e:	72fb      	strb	r3, [r7, #11]
	uint8_t ODR_tmask = 0b01101001;
 8001b80:	2369      	movs	r3, #105	@ 0x69
 8001b82:	72bb      	strb	r3, [r7, #10]
	uint8_t DSP_conf_mask = 0b00101011;
 8001b84:	232b      	movs	r3, #43	@ 0x2b
 8001b86:	727b      	strb	r3, [r7, #9]
	uint8_t DSP_conf_mask2 = 0b00010010;
 8001b88:	2312      	movs	r3, #18
 8001b8a:	723b      	strb	r3, [r7, #8]
	int check=0;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60fb      	str	r3, [r7, #12]

	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_OSR_CONFIG, 1, &OSR_tmask, 1, 100)!=HAL_OK){
 8001b90:	2364      	movs	r3, #100	@ 0x64
 8001b92:	9302      	str	r3, [sp, #8]
 8001b94:	2301      	movs	r3, #1
 8001b96:	9301      	str	r3, [sp, #4]
 8001b98:	f107 030b 	add.w	r3, r7, #11
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	2236      	movs	r2, #54	@ 0x36
 8001ba2:	218e      	movs	r1, #142	@ 0x8e
 8001ba4:	482a      	ldr	r0, [pc, #168]	@ (8001c50 <bmp581_init_precise_normal+0xdc>)
 8001ba6:	f005 fc35 	bl	8007414 <HAL_I2C_Mem_Write>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <bmp581_init_precise_normal+0x40>
			check=1;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	60fb      	str	r3, [r7, #12]
		}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_ODR_CONFIG, 1, &ODR_tmask, 1, 100)!=HAL_OK){
 8001bb4:	2364      	movs	r3, #100	@ 0x64
 8001bb6:	9302      	str	r3, [sp, #8]
 8001bb8:	2301      	movs	r3, #1
 8001bba:	9301      	str	r3, [sp, #4]
 8001bbc:	f107 030a 	add.w	r3, r7, #10
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	2237      	movs	r2, #55	@ 0x37
 8001bc6:	218e      	movs	r1, #142	@ 0x8e
 8001bc8:	4821      	ldr	r0, [pc, #132]	@ (8001c50 <bmp581_init_precise_normal+0xdc>)
 8001bca:	f005 fc23 	bl	8007414 <HAL_I2C_Mem_Write>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <bmp581_init_precise_normal+0x64>
					check=1;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	60fb      	str	r3, [r7, #12]
				}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_DSP_CONFIG, 1, &DSP_conf_mask, 1, 100)!=HAL_OK){
 8001bd8:	2364      	movs	r3, #100	@ 0x64
 8001bda:	9302      	str	r3, [sp, #8]
 8001bdc:	2301      	movs	r3, #1
 8001bde:	9301      	str	r3, [sp, #4]
 8001be0:	f107 0309 	add.w	r3, r7, #9
 8001be4:	9300      	str	r3, [sp, #0]
 8001be6:	2301      	movs	r3, #1
 8001be8:	2230      	movs	r2, #48	@ 0x30
 8001bea:	218e      	movs	r1, #142	@ 0x8e
 8001bec:	4818      	ldr	r0, [pc, #96]	@ (8001c50 <bmp581_init_precise_normal+0xdc>)
 8001bee:	f005 fc11 	bl	8007414 <HAL_I2C_Mem_Write>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <bmp581_init_precise_normal+0x88>
				check=1;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	60fb      	str	r3, [r7, #12]
			}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_DSP_CONFIG, 1, &DSP_conf_mask2, 1, 100)!=HAL_OK){
 8001bfc:	2364      	movs	r3, #100	@ 0x64
 8001bfe:	9302      	str	r3, [sp, #8]
 8001c00:	2301      	movs	r3, #1
 8001c02:	9301      	str	r3, [sp, #4]
 8001c04:	f107 0308 	add.w	r3, r7, #8
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	2230      	movs	r2, #48	@ 0x30
 8001c0e:	218e      	movs	r1, #142	@ 0x8e
 8001c10:	480f      	ldr	r0, [pc, #60]	@ (8001c50 <bmp581_init_precise_normal+0xdc>)
 8001c12:	f005 fbff 	bl	8007414 <HAL_I2C_Mem_Write>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <bmp581_init_precise_normal+0xac>
					check=1;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	60fb      	str	r3, [r7, #12]
				}
	if(HAL_I2C_Mem_Read(&hi2c1, BMP581_READ_ADDR, BMP581_OSR_EFF, 1, &odrcheck, 1, 100)!=HAL_OK){
 8001c20:	2364      	movs	r3, #100	@ 0x64
 8001c22:	9302      	str	r3, [sp, #8]
 8001c24:	2301      	movs	r3, #1
 8001c26:	9301      	str	r3, [sp, #4]
 8001c28:	4b0a      	ldr	r3, [pc, #40]	@ (8001c54 <bmp581_init_precise_normal+0xe0>)
 8001c2a:	9300      	str	r3, [sp, #0]
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	2238      	movs	r2, #56	@ 0x38
 8001c30:	218f      	movs	r1, #143	@ 0x8f
 8001c32:	4807      	ldr	r0, [pc, #28]	@ (8001c50 <bmp581_init_precise_normal+0xdc>)
 8001c34:	f005 fd02 	bl	800763c <HAL_I2C_Mem_Read>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <bmp581_init_precise_normal+0xce>
					check=1;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	60fb      	str	r3, [r7, #12]
				}


	return check;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	b2db      	uxtb	r3, r3

}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3710      	adds	r7, #16
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200003fc 	.word	0x200003fc
 8001c54:	200003f8 	.word	0x200003f8

08001c58 <LL_AHB1_GRP1_EnableClock>:
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001c60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c64:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001c66:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001c70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4013      	ands	r3, r2
 8001c7a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
}
 8001c7e:	bf00      	nop
 8001c80:	3714      	adds	r7, #20
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001c8e:	2004      	movs	r0, #4
 8001c90:	f7ff ffe2 	bl	8001c58 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c94:	2001      	movs	r0, #1
 8001c96:	f7ff ffdf 	bl	8001c58 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	2105      	movs	r1, #5
 8001c9e:	200b      	movs	r0, #11
 8001ca0:	f004 fe1e 	bl	80068e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001ca4:	200b      	movs	r0, #11
 8001ca6:	f004 fe35 	bl	8006914 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001caa:	2200      	movs	r2, #0
 8001cac:	2105      	movs	r1, #5
 8001cae:	200c      	movs	r0, #12
 8001cb0:	f004 fe16 	bl	80068e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001cb4:	200c      	movs	r0, #12
 8001cb6:	f004 fe2d 	bl	8006914 <HAL_NVIC_EnableIRQ>

}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <LL_AHB2_GRP1_EnableClock>:
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	b085      	sub	sp, #20
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001cc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001ccc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001cd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4013      	ands	r3, r2
 8001ce0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
}
 8001ce4:	bf00      	nop
 8001ce6:	3714      	adds	r7, #20
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr

08001cf0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf6:	1d3b      	adds	r3, r7, #4
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]
 8001d00:	60da      	str	r2, [r3, #12]
 8001d02:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d04:	2004      	movs	r0, #4
 8001d06:	f7ff ffda 	bl	8001cbe <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d0a:	2002      	movs	r0, #2
 8001d0c:	f7ff ffd7 	bl	8001cbe <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d10:	2001      	movs	r0, #1
 8001d12:	f7ff ffd4 	bl	8001cbe <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2101      	movs	r1, #1
 8001d1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d1e:	f005 fa6f 	bl	8007200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED0_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001d22:	2200      	movs	r2, #0
 8001d24:	2103      	movs	r1, #3
 8001d26:	4826      	ldr	r0, [pc, #152]	@ (8001dc0 <MX_GPIO_Init+0xd0>)
 8001d28:	f005 fa6a 	bl	8007200 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001d2c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001d30:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001d32:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001d36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d3c:	1d3b      	adds	r3, r7, #4
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4820      	ldr	r0, [pc, #128]	@ (8001dc4 <MX_GPIO_Init+0xd4>)
 8001d42:	f005 f8d5 	bl	8006ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d46:	2301      	movs	r3, #1
 8001d48:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d52:	2300      	movs	r3, #0
 8001d54:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d56:	1d3b      	adds	r3, r7, #4
 8001d58:	4619      	mov	r1, r3
 8001d5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d5e:	f005 f8c7 	bl	8006ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d62:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d66:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001d68:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001d6c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d72:	1d3b      	adds	r3, r7, #4
 8001d74:	4619      	mov	r1, r3
 8001d76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d7a:	f005 f8b9 	bl	8006ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d82:	2301      	movs	r3, #1
 8001d84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	2300      	movs	r3, #0
 8001d88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d8e:	1d3b      	adds	r3, r7, #4
 8001d90:	4619      	mov	r1, r3
 8001d92:	480b      	ldr	r0, [pc, #44]	@ (8001dc0 <MX_GPIO_Init+0xd0>)
 8001d94:	f005 f8ac 	bl	8006ef0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001d98:	2200      	movs	r2, #0
 8001d9a:	2105      	movs	r1, #5
 8001d9c:	2017      	movs	r0, #23
 8001d9e:	f004 fd9f 	bl	80068e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001da2:	2017      	movs	r0, #23
 8001da4:	f004 fdb6 	bl	8006914 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001da8:	2200      	movs	r2, #0
 8001daa:	2105      	movs	r1, #5
 8001dac:	2028      	movs	r0, #40	@ 0x28
 8001dae:	f004 fd97 	bl	80068e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001db2:	2028      	movs	r0, #40	@ 0x28
 8001db4:	f004 fdae 	bl	8006914 <HAL_NVIC_EnableIRQ>

}
 8001db8:	bf00      	nop
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	48000400 	.word	0x48000400
 8001dc4:	48000800 	.word	0x48000800

08001dc8 <LL_AHB2_GRP1_EnableClock>:
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b085      	sub	sp, #20
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001dd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dd4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001dd6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001de0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001de4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4013      	ands	r3, r2
 8001dea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001dec:	68fb      	ldr	r3, [r7, #12]
}
 8001dee:	bf00      	nop
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr

08001dfa <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	b085      	sub	sp, #20
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001e02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e06:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001e08:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001e12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e16:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
}
 8001e20:	bf00      	nop
 8001e22:	3714      	adds	r7, #20
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e30:	4b1b      	ldr	r3, [pc, #108]	@ (8001ea0 <MX_I2C1_Init+0x74>)
 8001e32:	4a1c      	ldr	r2, [pc, #112]	@ (8001ea4 <MX_I2C1_Init+0x78>)
 8001e34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8001e36:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea0 <MX_I2C1_Init+0x74>)
 8001e38:	4a1b      	ldr	r2, [pc, #108]	@ (8001ea8 <MX_I2C1_Init+0x7c>)
 8001e3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001e3c:	4b18      	ldr	r3, [pc, #96]	@ (8001ea0 <MX_I2C1_Init+0x74>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e42:	4b17      	ldr	r3, [pc, #92]	@ (8001ea0 <MX_I2C1_Init+0x74>)
 8001e44:	2201      	movs	r2, #1
 8001e46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e48:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <MX_I2C1_Init+0x74>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001e4e:	4b14      	ldr	r3, [pc, #80]	@ (8001ea0 <MX_I2C1_Init+0x74>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001e54:	4b12      	ldr	r3, [pc, #72]	@ (8001ea0 <MX_I2C1_Init+0x74>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ea0 <MX_I2C1_Init+0x74>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ea0 <MX_I2C1_Init+0x74>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e66:	480e      	ldr	r0, [pc, #56]	@ (8001ea0 <MX_I2C1_Init+0x74>)
 8001e68:	f005 fa38 	bl	80072dc <HAL_I2C_Init>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001e72:	f000 fb77 	bl	8002564 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e76:	2100      	movs	r1, #0
 8001e78:	4809      	ldr	r0, [pc, #36]	@ (8001ea0 <MX_I2C1_Init+0x74>)
 8001e7a:	f005 ffbb 	bl	8007df4 <HAL_I2CEx_ConfigAnalogFilter>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001e84:	f000 fb6e 	bl	8002564 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001e88:	2100      	movs	r1, #0
 8001e8a:	4805      	ldr	r0, [pc, #20]	@ (8001ea0 <MX_I2C1_Init+0x74>)
 8001e8c:	f005 fffd 	bl	8007e8a <HAL_I2CEx_ConfigDigitalFilter>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001e96:	f000 fb65 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	200003fc 	.word	0x200003fc
 8001ea4:	40005400 	.word	0x40005400
 8001ea8:	10b17db5 	.word	0x10b17db5

08001eac <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8001f28 <MX_I2C3_Init+0x7c>)
 8001eb2:	4a1e      	ldr	r2, [pc, #120]	@ (8001f2c <MX_I2C3_Init+0x80>)
 8001eb4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00910B1C;
 8001eb6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f28 <MX_I2C3_Init+0x7c>)
 8001eb8:	4a1d      	ldr	r2, [pc, #116]	@ (8001f30 <MX_I2C3_Init+0x84>)
 8001eba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8001f28 <MX_I2C3_Init+0x7c>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ec2:	4b19      	ldr	r3, [pc, #100]	@ (8001f28 <MX_I2C3_Init+0x7c>)
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ec8:	4b17      	ldr	r3, [pc, #92]	@ (8001f28 <MX_I2C3_Init+0x7c>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001ece:	4b16      	ldr	r3, [pc, #88]	@ (8001f28 <MX_I2C3_Init+0x7c>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ed4:	4b14      	ldr	r3, [pc, #80]	@ (8001f28 <MX_I2C3_Init+0x7c>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001eda:	4b13      	ldr	r3, [pc, #76]	@ (8001f28 <MX_I2C3_Init+0x7c>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ee0:	4b11      	ldr	r3, [pc, #68]	@ (8001f28 <MX_I2C3_Init+0x7c>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001ee6:	4810      	ldr	r0, [pc, #64]	@ (8001f28 <MX_I2C3_Init+0x7c>)
 8001ee8:	f005 f9f8 	bl	80072dc <HAL_I2C_Init>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001ef2:	f000 fb37 	bl	8002564 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	480b      	ldr	r0, [pc, #44]	@ (8001f28 <MX_I2C3_Init+0x7c>)
 8001efa:	f005 ff7b 	bl	8007df4 <HAL_I2CEx_ConfigAnalogFilter>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001f04:	f000 fb2e 	bl	8002564 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001f08:	2100      	movs	r1, #0
 8001f0a:	4807      	ldr	r0, [pc, #28]	@ (8001f28 <MX_I2C3_Init+0x7c>)
 8001f0c:	f005 ffbd 	bl	8007e8a <HAL_I2CEx_ConfigDigitalFilter>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001f16:	f000 fb25 	bl	8002564 <Error_Handler>
  }

  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C3);
 8001f1a:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8001f1e:	f006 f801 	bl	8007f24 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001f22:	bf00      	nop
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	20000450 	.word	0x20000450
 8001f2c:	40005c00 	.word	0x40005c00
 8001f30:	00910b1c 	.word	0x00910b1c

08001f34 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b09c      	sub	sp, #112	@ 0x70
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	605a      	str	r2, [r3, #4]
 8001f46:	609a      	str	r2, [r3, #8]
 8001f48:	60da      	str	r2, [r3, #12]
 8001f4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f4c:	f107 030c 	add.w	r3, r7, #12
 8001f50:	2250      	movs	r2, #80	@ 0x50
 8001f52:	2100      	movs	r1, #0
 8001f54:	4618      	mov	r0, r3
 8001f56:	f013 ffa2 	bl	8015e9e <memset>
  if(i2cHandle->Instance==I2C1)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a37      	ldr	r2, [pc, #220]	@ (800203c <HAL_I2C_MspInit+0x108>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d127      	bne.n	8001fb4 <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001f64:	2304      	movs	r3, #4
 8001f66:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001f68:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f6e:	f107 030c 	add.w	r3, r7, #12
 8001f72:	4618      	mov	r0, r3
 8001f74:	f009 fa0b 	bl	800b38e <HAL_RCCEx_PeriphCLKConfig>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001f7e:	f000 faf1 	bl	8002564 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f82:	2002      	movs	r0, #2
 8001f84:	f7ff ff20 	bl	8001dc8 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f88:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f8e:	2312      	movs	r3, #18
 8001f90:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f92:	2300      	movs	r3, #0
 8001f94:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f96:	2300      	movs	r3, #0
 8001f98:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f9a:	2304      	movs	r3, #4
 8001f9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f9e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4826      	ldr	r0, [pc, #152]	@ (8002040 <HAL_I2C_MspInit+0x10c>)
 8001fa6:	f004 ffa3 	bl	8006ef0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001faa:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8001fae:	f7ff ff24 	bl	8001dfa <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001fb2:	e03e      	b.n	8002032 <HAL_I2C_MspInit+0xfe>
  else if(i2cHandle->Instance==I2C3)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a22      	ldr	r2, [pc, #136]	@ (8002044 <HAL_I2C_MspInit+0x110>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d139      	bne.n	8002032 <HAL_I2C_MspInit+0xfe>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001fbe:	2308      	movs	r3, #8
 8001fc0:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001fc2:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8001fc6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fc8:	f107 030c 	add.w	r3, r7, #12
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f009 f9de 	bl	800b38e <HAL_RCCEx_PeriphCLKConfig>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 8001fd8:	f000 fac4 	bl	8002564 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fdc:	2001      	movs	r0, #1
 8001fde:	f7ff fef3 	bl	8001dc8 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe2:	2002      	movs	r0, #2
 8001fe4:	f7ff fef0 	bl	8001dc8 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001fe8:	2380      	movs	r3, #128	@ 0x80
 8001fea:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fec:	2312      	movs	r3, #18
 8001fee:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001ff8:	2304      	movs	r3, #4
 8001ffa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002000:	4619      	mov	r1, r3
 8002002:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002006:	f004 ff73 	bl	8006ef0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800200a:	2310      	movs	r3, #16
 800200c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800200e:	2312      	movs	r3, #18
 8002010:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002016:	2300      	movs	r3, #0
 8002018:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800201a:	2304      	movs	r3, #4
 800201c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800201e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002022:	4619      	mov	r1, r3
 8002024:	4806      	ldr	r0, [pc, #24]	@ (8002040 <HAL_I2C_MspInit+0x10c>)
 8002026:	f004 ff63 	bl	8006ef0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800202a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800202e:	f7ff fee4 	bl	8001dfa <LL_APB1_GRP1_EnableClock>
}
 8002032:	bf00      	nop
 8002034:	3770      	adds	r7, #112	@ 0x70
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	40005400 	.word	0x40005400
 8002040:	48000400 	.word	0x48000400
 8002044:	40005c00 	.word	0x40005c00

08002048 <LL_AHB3_GRP1_EnableClock>:
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002050:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002054:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002056:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4313      	orrs	r3, r2
 800205e:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002060:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002064:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4013      	ands	r3, r2
 800206a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800206c:	68fb      	ldr	r3, [r7, #12]
}
 800206e:	bf00      	nop
 8002070:	3714      	adds	r7, #20
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
	...

0800207c <MX_IPCC_Init>:

IPCC_HandleTypeDef hipcc;

/* IPCC init function */
void MX_IPCC_Init(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8002080:	4b06      	ldr	r3, [pc, #24]	@ (800209c <MX_IPCC_Init+0x20>)
 8002082:	4a07      	ldr	r2, [pc, #28]	@ (80020a0 <MX_IPCC_Init+0x24>)
 8002084:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8002086:	4805      	ldr	r0, [pc, #20]	@ (800209c <MX_IPCC_Init+0x20>)
 8002088:	f005 ff5e 	bl	8007f48 <HAL_IPCC_Init>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8002092:	f000 fa67 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8002096:	bf00      	nop
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	200004a4 	.word	0x200004a4
 80020a0:	58000c00 	.word	0x58000c00

080020a4 <HAL_IPCC_MspInit>:

void HAL_IPCC_MspInit(IPCC_HandleTypeDef* ipccHandle)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]

  if(ipccHandle->Instance==IPCC)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a0d      	ldr	r2, [pc, #52]	@ (80020e8 <HAL_IPCC_MspInit+0x44>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d113      	bne.n	80020de <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* IPCC clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 80020b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80020ba:	f7ff ffc5 	bl	8002048 <LL_AHB3_GRP1_EnableClock>

    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 5, 0);
 80020be:	2200      	movs	r2, #0
 80020c0:	2105      	movs	r1, #5
 80020c2:	202c      	movs	r0, #44	@ 0x2c
 80020c4:	f004 fc0c 	bl	80068e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80020c8:	202c      	movs	r0, #44	@ 0x2c
 80020ca:	f004 fc23 	bl	8006914 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 5, 0);
 80020ce:	2200      	movs	r2, #0
 80020d0:	2105      	movs	r1, #5
 80020d2:	202d      	movs	r0, #45	@ 0x2d
 80020d4:	f004 fc04 	bl	80068e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80020d8:	202d      	movs	r0, #45	@ 0x2d
 80020da:	f004 fc1b 	bl	8006914 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }
}
 80020de:	bf00      	nop
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	58000c00 	.word	0x58000c00

080020ec <LL_AHB2_GRP1_EnableClock>:
{
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80020f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020f8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80020fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4313      	orrs	r3, r2
 8002102:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002104:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002108:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4013      	ands	r3, r2
 800210e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002110:	68fb      	ldr	r3, [r7, #12]
}
 8002112:	bf00      	nop
 8002114:	3714      	adds	r7, #20
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
	...

08002120 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//lors d'un appuie sur un bouton, le systeme s'interrompt afin d'arriver dans cette fonction redefinie avec en parametre d'entre , le bouton sur lequel l'on a appuiy
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_14){
 800212a:	88fb      	ldrh	r3, [r7, #6]
 800212c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002130:	d13b      	bne.n	80021aa <HAL_GPIO_EXTI_Callback+0x8a>

		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)== GPIO_PIN_RESET){
 8002132:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002136:	4849      	ldr	r0, [pc, #292]	@ (800225c <HAL_GPIO_EXTI_Callback+0x13c>)
 8002138:	f005 f84a 	bl	80071d0 <HAL_GPIO_ReadPin>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d109      	bne.n	8002156 <HAL_GPIO_EXTI_Callback+0x36>
					boutonAtime=0;
 8002142:	4b47      	ldr	r3, [pc, #284]	@ (8002260 <HAL_GPIO_EXTI_Callback+0x140>)
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
					tbtn1=HAL_GetTick();
 8002148:	f003 fa56 	bl	80055f8 <HAL_GetTick>
 800214c:	4603      	mov	r3, r0
 800214e:	461a      	mov	r2, r3
 8002150:	4b44      	ldr	r3, [pc, #272]	@ (8002264 <HAL_GPIO_EXTI_Callback+0x144>)
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	e00b      	b.n	800216e <HAL_GPIO_EXTI_Callback+0x4e>
				}
				else{
					boutonAtime=HAL_GetTick()-tbtn1;
 8002156:	f003 fa4f 	bl	80055f8 <HAL_GetTick>
 800215a:	4603      	mov	r3, r0
 800215c:	4a41      	ldr	r2, [pc, #260]	@ (8002264 <HAL_GPIO_EXTI_Callback+0x144>)
 800215e:	6812      	ldr	r2, [r2, #0]
 8002160:	1a9b      	subs	r3, r3, r2
 8002162:	461a      	mov	r2, r3
 8002164:	4b3e      	ldr	r3, [pc, #248]	@ (8002260 <HAL_GPIO_EXTI_Callback+0x140>)
 8002166:	601a      	str	r2, [r3, #0]
					tbtn1=0;
 8002168:	4b3e      	ldr	r3, [pc, #248]	@ (8002264 <HAL_GPIO_EXTI_Callback+0x144>)
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
				}


		if(boutonAtime>=50 && boutonAtime<=400){
 800216e:	4b3c      	ldr	r3, [pc, #240]	@ (8002260 <HAL_GPIO_EXTI_Callback+0x140>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2b31      	cmp	r3, #49	@ 0x31
 8002174:	dd0c      	ble.n	8002190 <HAL_GPIO_EXTI_Callback+0x70>
 8002176:	4b3a      	ldr	r3, [pc, #232]	@ (8002260 <HAL_GPIO_EXTI_Callback+0x140>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800217e:	dc07      	bgt.n	8002190 <HAL_GPIO_EXTI_Callback+0x70>
			BTN_A++;
 8002180:	4b39      	ldr	r3, [pc, #228]	@ (8002268 <HAL_GPIO_EXTI_Callback+0x148>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	3301      	adds	r3, #1
 8002186:	4a38      	ldr	r2, [pc, #224]	@ (8002268 <HAL_GPIO_EXTI_Callback+0x148>)
 8002188:	6013      	str	r3, [r2, #0]
			BTN_A_LONG=0;
 800218a:	4b38      	ldr	r3, [pc, #224]	@ (800226c <HAL_GPIO_EXTI_Callback+0x14c>)
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
		}
		if(boutonAtime>=400){
 8002190:	4b33      	ldr	r3, [pc, #204]	@ (8002260 <HAL_GPIO_EXTI_Callback+0x140>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002198:	db07      	blt.n	80021aa <HAL_GPIO_EXTI_Callback+0x8a>
			BTN_A_LONG++;
 800219a:	4b34      	ldr	r3, [pc, #208]	@ (800226c <HAL_GPIO_EXTI_Callback+0x14c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	3301      	adds	r3, #1
 80021a0:	4a32      	ldr	r2, [pc, #200]	@ (800226c <HAL_GPIO_EXTI_Callback+0x14c>)
 80021a2:	6013      	str	r3, [r2, #0]
			BTN_A=0;
 80021a4:	4b30      	ldr	r3, [pc, #192]	@ (8002268 <HAL_GPIO_EXTI_Callback+0x148>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
		}

	}
	if(GPIO_Pin==GPIO_PIN_15){
 80021aa:	88fb      	ldrh	r3, [r7, #6]
 80021ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80021b0:	d13b      	bne.n	800222a <HAL_GPIO_EXTI_Callback+0x10a>

		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)== GPIO_PIN_RESET){
 80021b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021b6:	4829      	ldr	r0, [pc, #164]	@ (800225c <HAL_GPIO_EXTI_Callback+0x13c>)
 80021b8:	f005 f80a 	bl	80071d0 <HAL_GPIO_ReadPin>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d109      	bne.n	80021d6 <HAL_GPIO_EXTI_Callback+0xb6>
			boutonBtime=0;
 80021c2:	4b2b      	ldr	r3, [pc, #172]	@ (8002270 <HAL_GPIO_EXTI_Callback+0x150>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
			tbtn2=HAL_GetTick();
 80021c8:	f003 fa16 	bl	80055f8 <HAL_GetTick>
 80021cc:	4603      	mov	r3, r0
 80021ce:	461a      	mov	r2, r3
 80021d0:	4b28      	ldr	r3, [pc, #160]	@ (8002274 <HAL_GPIO_EXTI_Callback+0x154>)
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	e00b      	b.n	80021ee <HAL_GPIO_EXTI_Callback+0xce>
		}
		else{
			boutonBtime=HAL_GetTick()-tbtn2;
 80021d6:	f003 fa0f 	bl	80055f8 <HAL_GetTick>
 80021da:	4603      	mov	r3, r0
 80021dc:	4a25      	ldr	r2, [pc, #148]	@ (8002274 <HAL_GPIO_EXTI_Callback+0x154>)
 80021de:	6812      	ldr	r2, [r2, #0]
 80021e0:	1a9b      	subs	r3, r3, r2
 80021e2:	461a      	mov	r2, r3
 80021e4:	4b22      	ldr	r3, [pc, #136]	@ (8002270 <HAL_GPIO_EXTI_Callback+0x150>)
 80021e6:	601a      	str	r2, [r3, #0]
			tbtn2=0;
 80021e8:	4b22      	ldr	r3, [pc, #136]	@ (8002274 <HAL_GPIO_EXTI_Callback+0x154>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	601a      	str	r2, [r3, #0]
	}
		if(boutonBtime>=50 && boutonBtime<=400){
 80021ee:	4b20      	ldr	r3, [pc, #128]	@ (8002270 <HAL_GPIO_EXTI_Callback+0x150>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	2b31      	cmp	r3, #49	@ 0x31
 80021f4:	dd0c      	ble.n	8002210 <HAL_GPIO_EXTI_Callback+0xf0>
 80021f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002270 <HAL_GPIO_EXTI_Callback+0x150>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80021fe:	dc07      	bgt.n	8002210 <HAL_GPIO_EXTI_Callback+0xf0>
			BTN_B++;
 8002200:	4b1d      	ldr	r3, [pc, #116]	@ (8002278 <HAL_GPIO_EXTI_Callback+0x158>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	3301      	adds	r3, #1
 8002206:	4a1c      	ldr	r2, [pc, #112]	@ (8002278 <HAL_GPIO_EXTI_Callback+0x158>)
 8002208:	6013      	str	r3, [r2, #0]
			BTN_B_LONG=0;
 800220a:	4b1c      	ldr	r3, [pc, #112]	@ (800227c <HAL_GPIO_EXTI_Callback+0x15c>)
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
		}
		if(boutonBtime>=400){
 8002210:	4b17      	ldr	r3, [pc, #92]	@ (8002270 <HAL_GPIO_EXTI_Callback+0x150>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002218:	db07      	blt.n	800222a <HAL_GPIO_EXTI_Callback+0x10a>
			BTN_B_LONG++;
 800221a:	4b18      	ldr	r3, [pc, #96]	@ (800227c <HAL_GPIO_EXTI_Callback+0x15c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	3301      	adds	r3, #1
 8002220:	4a16      	ldr	r2, [pc, #88]	@ (800227c <HAL_GPIO_EXTI_Callback+0x15c>)
 8002222:	6013      	str	r3, [r2, #0]
			BTN_B=0;
 8002224:	4b14      	ldr	r3, [pc, #80]	@ (8002278 <HAL_GPIO_EXTI_Callback+0x158>)
 8002226:	2200      	movs	r2, #0
 8002228:	601a      	str	r2, [r3, #0]



	}

	if(GPIO_Pin==GPIO_PIN_9){
 800222a:	88fb      	ldrh	r3, [r7, #6]
 800222c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002230:	d10f      	bne.n	8002252 <HAL_GPIO_EXTI_Callback+0x132>

		if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_9)== GPIO_PIN_RESET){
 8002232:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002236:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800223a:	f004 ffc9 	bl	80071d0 <HAL_GPIO_ReadPin>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d103      	bne.n	800224c <HAL_GPIO_EXTI_Callback+0x12c>

			flag_usb_mounted=0;
 8002244:	4b0e      	ldr	r3, [pc, #56]	@ (8002280 <HAL_GPIO_EXTI_Callback+0x160>)
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]




	}
}
 800224a:	e002      	b.n	8002252 <HAL_GPIO_EXTI_Callback+0x132>
			flag_usb_mounted=1;
 800224c:	4b0c      	ldr	r3, [pc, #48]	@ (8002280 <HAL_GPIO_EXTI_Callback+0x160>)
 800224e:	2201      	movs	r2, #1
 8002250:	601a      	str	r2, [r3, #0]
}
 8002252:	bf00      	nop
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	48000800 	.word	0x48000800
 8002260:	200005e0 	.word	0x200005e0
 8002264:	200005e8 	.word	0x200005e8
 8002268:	20000558 	.word	0x20000558
 800226c:	200005f4 	.word	0x200005f4
 8002270:	200005e4 	.word	0x200005e4
 8002274:	200005ec 	.word	0x200005ec
 8002278:	2000055c 	.word	0x2000055c
 800227c:	200005f0 	.word	0x200005f0
 8002280:	200006cc 	.word	0x200006cc

08002284 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b08a      	sub	sp, #40	@ 0x28
 8002288:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800228a:	f003 f93b 	bl	8005504 <HAL_Init>

  /* USER CODE BEGIN Init */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800228e:	1d3b      	adds	r3, r7, #4
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	609a      	str	r2, [r3, #8]
 8002298:	60da      	str	r2, [r3, #12]
 800229a:	611a      	str	r2, [r3, #16]
   void (*boot_jump)(void);

   __HAL_RCC_GPIOC_CLK_ENABLE();
 800229c:	2004      	movs	r0, #4
 800229e:	f7ff ff25 	bl	80020ec <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_14;
 80022a2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80022a6:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022a8:	2300      	movs	r3, #0
 80022aa:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022b0:	1d3b      	adds	r3, r7, #4
 80022b2:	4619      	mov	r1, r3
 80022b4:	484f      	ldr	r0, [pc, #316]	@ (80023f4 <main+0x170>)
 80022b6:	f004 fe1b 	bl	8006ef0 <HAL_GPIO_Init>
    /* If both Select and Reset button held down at boot time, then immediately
     * jump to DFU bootloader, rather than start the Snickerdoodle application.
     */
    if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14) == GPIO_PIN_RESET) &&
 80022ba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022be:	484d      	ldr	r0, [pc, #308]	@ (80023f4 <main+0x170>)
 80022c0:	f004 ff86 	bl	80071d0 <HAL_GPIO_ReadPin>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d115      	bne.n	80022f6 <main+0x72>
  	  (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == GPIO_PIN_RESET))
 80022ca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022ce:	4849      	ldr	r0, [pc, #292]	@ (80023f4 <main+0x170>)
 80022d0:	f004 ff7e 	bl	80071d0 <HAL_GPIO_ReadPin>
 80022d4:	4603      	mov	r3, r0
    if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14) == GPIO_PIN_RESET) &&
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d10d      	bne.n	80022f6 <main+0x72>
    {
  	  HAL_DeInit();
 80022da:	f003 f933 	bl	8005544 <HAL_DeInit>
  	  boot_jump = (void (*)(void))(*((uint32_t *)(SYS_MEM_START_ADDR + 4)));
 80022de:	4b46      	ldr	r3, [pc, #280]	@ (80023f8 <main+0x174>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	61fb      	str	r3, [r7, #28]
  	  __set_MSP(*(__IO uint32_t*)SYS_MEM_START_ADDR);
 80022e4:	4b45      	ldr	r3, [pc, #276]	@ (80023fc <main+0x178>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	61bb      	str	r3, [r7, #24]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	f383 8808 	msr	MSP, r3
}
 80022f0:	bf00      	nop

  	  /* NOTE WELL: This call never returns: */
  	  boot_jump();
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	4798      	blx	r3
    }
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022f6:	f000 f89f 	bl	8002438 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80022fa:	f000 f903 	bl	8002504 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 80022fe:	f7ff febd 	bl	800207c <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002302:	f7ff fcf5 	bl	8001cf0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002306:	f7ff fcc0 	bl	8001c8a <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 800230a:	f002 fead 	bl	8005068 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 800230e:	f7ff f981 	bl	8001614 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002312:	f7ff fd8b 	bl	8001e2c <MX_I2C1_Init>
  MX_I2C3_Init();
 8002316:	f7ff fdc9 	bl	8001eac <MX_I2C3_Init>
  MX_RTC_Init();
 800231a:	f000 f953 	bl	80025c4 <MX_RTC_Init>
  MX_TIM2_Init();
 800231e:	f002 fdd7 	bl	8004ed0 <MX_TIM2_Init>
  MX_TIM16_Init();
 8002322:	f002 fe23 	bl	8004f6c <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
	ssd1306_Init();
 8002326:	f000 fa79 	bl	800281c <ssd1306_Init>

	HAL_Delay(10);
 800232a:	200a      	movs	r0, #10
 800232c:	f003 f97c 	bl	8005628 <HAL_Delay>
	ssd1306_Fill(Black);
 8002330:	2000      	movs	r0, #0
 8002332:	f000 fadd 	bl	80028f0 <ssd1306_Fill>

	ssd1306_DrawBitmap(32, 32, startimg, 64, 32, White);
 8002336:	2301      	movs	r3, #1
 8002338:	9301      	str	r3, [sp, #4]
 800233a:	2320      	movs	r3, #32
 800233c:	9300      	str	r3, [sp, #0]
 800233e:	2340      	movs	r3, #64	@ 0x40
 8002340:	4a2f      	ldr	r2, [pc, #188]	@ (8002400 <main+0x17c>)
 8002342:	2120      	movs	r1, #32
 8002344:	2020      	movs	r0, #32
 8002346:	f000 fcd0 	bl	8002cea <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 800234a:	f000 fae9 	bl	8002920 <ssd1306_UpdateScreen>


	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 800234e:	2203      	movs	r2, #3
 8002350:	492c      	ldr	r1, [pc, #176]	@ (8002404 <main+0x180>)
 8002352:	482d      	ldr	r0, [pc, #180]	@ (8002408 <main+0x184>)
 8002354:	f003 fca0 	bl	8005c98 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim2);
 8002358:	482c      	ldr	r0, [pc, #176]	@ (800240c <main+0x188>)
 800235a:	f009 fe15 	bl	800bf88 <HAL_TIM_Base_Start>

	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_SET);
 800235e:	2201      	movs	r2, #1
 8002360:	2101      	movs	r1, #1
 8002362:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002366:	f004 ff4b 	bl	8007200 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800236a:	2064      	movs	r0, #100	@ 0x64
 800236c:	f003 f95c 	bl	8005628 <HAL_Delay>
	GNSS_Init(&GNSSData, &hlpuart1);
 8002370:	4927      	ldr	r1, [pc, #156]	@ (8002410 <main+0x18c>)
 8002372:	4828      	ldr	r0, [pc, #160]	@ (8002414 <main+0x190>)
 8002374:	f7fe fe2c 	bl	8000fd0 <GNSS_Init>


	HAL_UART_Abort(&hlpuart1);
 8002378:	4825      	ldr	r0, [pc, #148]	@ (8002410 <main+0x18c>)
 800237a:	f00a fb79 	bl	800ca70 <HAL_UART_Abort>
	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)workingbuffer, 100);
 800237e:	2264      	movs	r2, #100	@ 0x64
 8002380:	4925      	ldr	r1, [pc, #148]	@ (8002418 <main+0x194>)
 8002382:	4823      	ldr	r0, [pc, #140]	@ (8002410 <main+0x18c>)
 8002384:	f00a fb28 	bl	800c9d8 <HAL_UART_Receive_DMA>

	HAL_Delay(100);
 8002388:	2064      	movs	r0, #100	@ 0x64
 800238a:	f003 f94d 	bl	8005628 <HAL_Delay>
	ssd1306_Fill(Black);
 800238e:	2000      	movs	r0, #0
 8002390:	f000 faae 	bl	80028f0 <ssd1306_Fill>

	bmp581->i2c=&hi2c1;
 8002394:	4b21      	ldr	r3, [pc, #132]	@ (800241c <main+0x198>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a21      	ldr	r2, [pc, #132]	@ (8002420 <main+0x19c>)
 800239a:	601a      	str	r2, [r3, #0]
	bmp581->addr=0x47;
 800239c:	4b1f      	ldr	r3, [pc, #124]	@ (800241c <main+0x198>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2247      	movs	r2, #71	@ 0x47
 80023a2:	711a      	strb	r2, [r3, #4]

	if(bmp581_init_precise_normal(&bmp581)!=0){
 80023a4:	481d      	ldr	r0, [pc, #116]	@ (800241c <main+0x198>)
 80023a6:	f7ff fbe5 	bl	8001b74 <bmp581_init_precise_normal>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d00f      	beq.n	80023d0 <main+0x14c>
		ssd1306_SetCursor(32,42);
 80023b0:	212a      	movs	r1, #42	@ 0x2a
 80023b2:	2020      	movs	r0, #32
 80023b4:	f000 fbde 	bl	8002b74 <ssd1306_SetCursor>
		ssd1306_WriteString("bmp prbm", Font_7x10, White);
 80023b8:	4a1a      	ldr	r2, [pc, #104]	@ (8002424 <main+0x1a0>)
 80023ba:	2301      	movs	r3, #1
 80023bc:	ca06      	ldmia	r2, {r1, r2}
 80023be:	481a      	ldr	r0, [pc, #104]	@ (8002428 <main+0x1a4>)
 80023c0:	f000 fbb2 	bl	8002b28 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 80023c4:	f000 faac 	bl	8002920 <ssd1306_UpdateScreen>
		HAL_Delay(1000);
 80023c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023cc:	f003 f92c 	bl	8005628 <HAL_Delay>

	}
	state=STATE_SPEED;
 80023d0:	4b16      	ldr	r3, [pc, #88]	@ (800242c <main+0x1a8>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	701a      	strb	r2, [r3, #0]
	BTN_A=0;
 80023d6:	4b16      	ldr	r3, [pc, #88]	@ (8002430 <main+0x1ac>)
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]
	BTN_A_LONG=0;
 80023dc:	4b15      	ldr	r3, [pc, #84]	@ (8002434 <main+0x1b0>)
 80023de:	2200      	movs	r2, #0
 80023e0:	601a      	str	r2, [r3, #0]

	HAL_Delay(200);
 80023e2:	20c8      	movs	r0, #200	@ 0xc8
 80023e4:	f003 f920 	bl	8005628 <HAL_Delay>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80023e8:	f7ff fade 	bl	80019a8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80023ec:	f010 fe3e 	bl	801306c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80023f0:	bf00      	nop
 80023f2:	e7fd      	b.n	80023f0 <main+0x16c>
 80023f4:	48000800 	.word	0x48000800
 80023f8:	1fff0004 	.word	0x1fff0004
 80023fc:	1fff0000 	.word	0x1fff0000
 8002400:	0801b2f8 	.word	0x0801b2f8
 8002404:	20000560 	.word	0x20000560
 8002408:	20000320 	.word	0x20000320
 800240c:	20000b68 	.word	0x20000b68
 8002410:	20000c0c 	.word	0x20000c0c
 8002414:	20000600 	.word	0x20000600
 8002418:	200004e8 	.word	0x200004e8
 800241c:	200005fc 	.word	0x200005fc
 8002420:	200003fc 	.word	0x200003fc
 8002424:	2000001c 	.word	0x2000001c
 8002428:	0801aff4 	.word	0x0801aff4
 800242c:	200004e0 	.word	0x200004e0
 8002430:	20000558 	.word	0x20000558
 8002434:	200005f4 	.word	0x200005f4

08002438 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b09a      	sub	sp, #104	@ 0x68
 800243c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800243e:	f107 0320 	add.w	r3, r7, #32
 8002442:	2248      	movs	r2, #72	@ 0x48
 8002444:	2100      	movs	r1, #0
 8002446:	4618      	mov	r0, r3
 8002448:	f013 fd29 	bl	8015e9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800244c:	1d3b      	adds	r3, r7, #4
 800244e:	2200      	movs	r2, #0
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	605a      	str	r2, [r3, #4]
 8002454:	609a      	str	r2, [r3, #8]
 8002456:	60da      	str	r2, [r3, #12]
 8002458:	611a      	str	r2, [r3, #16]
 800245a:	615a      	str	r2, [r3, #20]
 800245c:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800245e:	4b28      	ldr	r3, [pc, #160]	@ (8002500 <SystemClock_Config+0xc8>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002466:	4a26      	ldr	r2, [pc, #152]	@ (8002500 <SystemClock_Config+0xc8>)
 8002468:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800246c:	6013      	str	r3, [r2, #0]
 800246e:	4b24      	ldr	r3, [pc, #144]	@ (8002500 <SystemClock_Config+0xc8>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002476:	603b      	str	r3, [r7, #0]
 8002478:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 800247a:	2343      	movs	r3, #67	@ 0x43
 800247c:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800247e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002482:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002484:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002488:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800248a:	2301      	movs	r3, #1
 800248c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800248e:	2340      	movs	r3, #64	@ 0x40
 8002490:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002492:	2302      	movs	r3, #2
 8002494:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002496:	2303      	movs	r3, #3
 8002498:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800249a:	2330      	movs	r3, #48	@ 0x30
 800249c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 32;
 800249e:	2320      	movs	r3, #32
 80024a0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 80024a8:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 80024ac:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80024ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024b2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024b4:	f107 0320 	add.w	r3, r7, #32
 80024b8:	4618      	mov	r0, r3
 80024ba:	f007 ff85 	bl	800a3c8 <HAL_RCC_OscConfig>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80024c4:	f000 f84e 	bl	8002564 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80024c8:	236f      	movs	r3, #111	@ 0x6f
 80024ca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024cc:	2303      	movs	r3, #3
 80024ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024d0:	2300      	movs	r3, #0
 80024d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024d4:	2300      	movs	r3, #0
 80024d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024d8:	2300      	movs	r3, #0
 80024da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 80024dc:	2380      	movs	r3, #128	@ 0x80
 80024de:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80024e0:	2300      	movs	r3, #0
 80024e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80024e4:	1d3b      	adds	r3, r7, #4
 80024e6:	2103      	movs	r1, #3
 80024e8:	4618      	mov	r0, r3
 80024ea:	f008 fae1 	bl	800aab0 <HAL_RCC_ClockConfig>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80024f4:	f000 f836 	bl	8002564 <Error_Handler>
  }
}
 80024f8:	bf00      	nop
 80024fa:	3768      	adds	r7, #104	@ 0x68
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	58000400 	.word	0x58000400

08002504 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b094      	sub	sp, #80	@ 0x50
 8002508:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800250a:	463b      	mov	r3, r7
 800250c:	2250      	movs	r2, #80	@ 0x50
 800250e:	2100      	movs	r1, #0
 8002510:	4618      	mov	r0, r3
 8002512:	f013 fcc4 	bl	8015e9e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8002516:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800251a:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 800251c:	2300      	movs	r3, #0
 800251e:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002520:	2310      	movs	r3, #16
 8002522:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002524:	463b      	mov	r3, r7
 8002526:	4618      	mov	r0, r3
 8002528:	f008 ff31 	bl	800b38e <HAL_RCCEx_PeriphCLKConfig>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8002532:	f000 f817 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8002536:	bf00      	nop
 8002538:	3750      	adds	r7, #80	@ 0x50
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
	...

08002540 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a04      	ldr	r2, [pc, #16]	@ (8002560 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d101      	bne.n	8002556 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002552:	f003 f83d 	bl	80055d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	40012c00 	.word	0x40012c00

08002564 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002568:	b672      	cpsid	i
}
 800256a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800256c:	bf00      	nop
 800256e:	e7fd      	b.n	800256c <Error_Handler+0x8>

08002570 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002574:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002578:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800257c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002580:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002584:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002588:	bf00      	nop
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <LL_APB1_GRP1_EnableClock>:
{
 8002592:	b480      	push	{r7}
 8002594:	b085      	sub	sp, #20
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800259a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800259e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80025a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80025aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025ae:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4013      	ands	r3, r2
 80025b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80025b6:	68fb      	ldr	r3, [r7, #12]
}
 80025b8:	bf00      	nop
 80025ba:	3714      	adds	r7, #20
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b086      	sub	sp, #24
 80025c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80025ca:	1d3b      	adds	r3, r7, #4
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]
 80025d0:	605a      	str	r2, [r3, #4]
 80025d2:	609a      	str	r2, [r3, #8]
 80025d4:	60da      	str	r2, [r3, #12]
 80025d6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80025d8:	2300      	movs	r3, #0
 80025da:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80025dc:	4b27      	ldr	r3, [pc, #156]	@ (800267c <MX_RTC_Init+0xb8>)
 80025de:	4a28      	ldr	r2, [pc, #160]	@ (8002680 <MX_RTC_Init+0xbc>)
 80025e0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80025e2:	4b26      	ldr	r3, [pc, #152]	@ (800267c <MX_RTC_Init+0xb8>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 99;
 80025e8:	4b24      	ldr	r3, [pc, #144]	@ (800267c <MX_RTC_Init+0xb8>)
 80025ea:	2263      	movs	r2, #99	@ 0x63
 80025ec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 9999;
 80025ee:	4b23      	ldr	r3, [pc, #140]	@ (800267c <MX_RTC_Init+0xb8>)
 80025f0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80025f4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80025f6:	4b21      	ldr	r3, [pc, #132]	@ (800267c <MX_RTC_Init+0xb8>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80025fc:	4b1f      	ldr	r3, [pc, #124]	@ (800267c <MX_RTC_Init+0xb8>)
 80025fe:	2200      	movs	r2, #0
 8002600:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002602:	4b1e      	ldr	r3, [pc, #120]	@ (800267c <MX_RTC_Init+0xb8>)
 8002604:	2200      	movs	r2, #0
 8002606:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002608:	4b1c      	ldr	r3, [pc, #112]	@ (800267c <MX_RTC_Init+0xb8>)
 800260a:	2200      	movs	r2, #0
 800260c:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800260e:	481b      	ldr	r0, [pc, #108]	@ (800267c <MX_RTC_Init+0xb8>)
 8002610:	f009 f944 	bl	800b89c <HAL_RTC_Init>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 800261a:	f7ff ffa3 	bl	8002564 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800261e:	2300      	movs	r3, #0
 8002620:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002622:	2300      	movs	r3, #0
 8002624:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002626:	2300      	movs	r3, #0
 8002628:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 800262a:	2300      	movs	r3, #0
 800262c:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800262e:	2300      	movs	r3, #0
 8002630:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002632:	2300      	movs	r3, #0
 8002634:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002636:	1d3b      	adds	r3, r7, #4
 8002638:	2201      	movs	r2, #1
 800263a:	4619      	mov	r1, r3
 800263c:	480f      	ldr	r0, [pc, #60]	@ (800267c <MX_RTC_Init+0xb8>)
 800263e:	f009 f9b5 	bl	800b9ac <HAL_RTC_SetTime>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <MX_RTC_Init+0x88>
  {
    Error_Handler();
 8002648:	f7ff ff8c 	bl	8002564 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800264c:	2301      	movs	r3, #1
 800264e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002650:	2301      	movs	r3, #1
 8002652:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002654:	2301      	movs	r3, #1
 8002656:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002658:	2300      	movs	r3, #0
 800265a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800265c:	463b      	mov	r3, r7
 800265e:	2201      	movs	r2, #1
 8002660:	4619      	mov	r1, r3
 8002662:	4806      	ldr	r0, [pc, #24]	@ (800267c <MX_RTC_Init+0xb8>)
 8002664:	f009 fa9f 	bl	800bba6 <HAL_RTC_SetDate>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 800266e:	f7ff ff79 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002672:	bf00      	nop
 8002674:	3718      	adds	r7, #24
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	200006d0 	.word	0x200006d0
 8002680:	40002800 	.word	0x40002800

08002684 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b096      	sub	sp, #88	@ 0x58
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800268c:	f107 0308 	add.w	r3, r7, #8
 8002690:	2250      	movs	r2, #80	@ 0x50
 8002692:	2100      	movs	r1, #0
 8002694:	4618      	mov	r0, r3
 8002696:	f013 fc02 	bl	8015e9e <memset>
  if(rtcHandle->Instance==RTC)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a0e      	ldr	r2, [pc, #56]	@ (80026d8 <HAL_RTC_MspInit+0x54>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d115      	bne.n	80026d0 <HAL_RTC_MspInit+0x4c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80026a4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80026a8:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32;
 80026aa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80026ae:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026b0:	f107 0308 	add.w	r3, r7, #8
 80026b4:	4618      	mov	r0, r3
 80026b6:	f008 fe6a 	bl	800b38e <HAL_RCCEx_PeriphCLKConfig>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80026c0:	f7ff ff50 	bl	8002564 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80026c4:	f7ff ff54 	bl	8002570 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80026c8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80026cc:	f7ff ff61 	bl	8002592 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80026d0:	bf00      	nop
 80026d2:	3758      	adds	r7, #88	@ 0x58
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	40002800 	.word	0x40002800

080026dc <set_time>:
  }
}

/* USER CODE BEGIN 1 */
void set_time (uint8_t hr, uint8_t min, uint8_t sec)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b088      	sub	sp, #32
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	71fb      	strb	r3, [r7, #7]
 80026e6:	460b      	mov	r3, r1
 80026e8:	71bb      	strb	r3, [r7, #6]
 80026ea:	4613      	mov	r3, r2
 80026ec:	717b      	strb	r3, [r7, #5]
	RTC_TimeTypeDef sTime = {0};
 80026ee:	f107 030c 	add.w	r3, r7, #12
 80026f2:	2200      	movs	r2, #0
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	605a      	str	r2, [r3, #4]
 80026f8:	609a      	str	r2, [r3, #8]
 80026fa:	60da      	str	r2, [r3, #12]
 80026fc:	611a      	str	r2, [r3, #16]
	sTime.Hours = hr;
 80026fe:	79fb      	ldrb	r3, [r7, #7]
 8002700:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = min;
 8002702:	79bb      	ldrb	r3, [r7, #6]
 8002704:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = sec;
 8002706:	797b      	ldrb	r3, [r7, #5]
 8002708:	73bb      	strb	r3, [r7, #14]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800270a:	2300      	movs	r3, #0
 800270c:	61bb      	str	r3, [r7, #24]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800270e:	2300      	movs	r3, #0
 8002710:	61fb      	str	r3, [r7, #28]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002712:	f107 030c 	add.w	r3, r7, #12
 8002716:	2200      	movs	r2, #0
 8002718:	4619      	mov	r1, r3
 800271a:	4806      	ldr	r0, [pc, #24]	@ (8002734 <set_time+0x58>)
 800271c:	f009 f946 	bl	800b9ac <HAL_RTC_SetTime>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <set_time+0x4e>
	{
		Error_Handler();
 8002726:	f7ff ff1d 	bl	8002564 <Error_Handler>
	}
}
 800272a:	bf00      	nop
 800272c:	3720      	adds	r7, #32
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	200006d0 	.word	0x200006d0

08002738 <get_time_date>:
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x2345);  // backup register
}


void get_time_date()
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
  RTC_DateTypeDef gDate;
  RTC_TimeTypeDef gTime;

  /* Get the RTC current Time */
  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 800273e:	463b      	mov	r3, r7
 8002740:	2200      	movs	r2, #0
 8002742:	4619      	mov	r1, r3
 8002744:	4811      	ldr	r0, [pc, #68]	@ (800278c <get_time_date+0x54>)
 8002746:	f009 f9d0 	bl	800baea <HAL_RTC_GetTime>
  /* Get the RTC current Date */
  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 800274a:	f107 0314 	add.w	r3, r7, #20
 800274e:	2200      	movs	r2, #0
 8002750:	4619      	mov	r1, r3
 8002752:	480e      	ldr	r0, [pc, #56]	@ (800278c <get_time_date+0x54>)
 8002754:	f009 fab0 	bl	800bcb8 <HAL_RTC_GetDate>

  SEC=gTime.Seconds;
 8002758:	78ba      	ldrb	r2, [r7, #2]
 800275a:	4b0d      	ldr	r3, [pc, #52]	@ (8002790 <get_time_date+0x58>)
 800275c:	701a      	strb	r2, [r3, #0]
  HR=gTime.Hours;
 800275e:	783a      	ldrb	r2, [r7, #0]
 8002760:	4b0c      	ldr	r3, [pc, #48]	@ (8002794 <get_time_date+0x5c>)
 8002762:	701a      	strb	r2, [r3, #0]
  MINUTE=gTime.Minutes;
 8002764:	787a      	ldrb	r2, [r7, #1]
 8002766:	4b0c      	ldr	r3, [pc, #48]	@ (8002798 <get_time_date+0x60>)
 8002768:	701a      	strb	r2, [r3, #0]
  JOURS=gDate.Date;
 800276a:	7dba      	ldrb	r2, [r7, #22]
 800276c:	4b0b      	ldr	r3, [pc, #44]	@ (800279c <get_time_date+0x64>)
 800276e:	701a      	strb	r2, [r3, #0]
  MOIS=gDate.Month;
 8002770:	7d7a      	ldrb	r2, [r7, #21]
 8002772:	4b0b      	ldr	r3, [pc, #44]	@ (80027a0 <get_time_date+0x68>)
 8002774:	701a      	strb	r2, [r3, #0]
  ANNEE=gDate.Year+2000;
 8002776:	7dfb      	ldrb	r3, [r7, #23]
 8002778:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800277c:	b29a      	uxth	r2, r3
 800277e:	4b09      	ldr	r3, [pc, #36]	@ (80027a4 <get_time_date+0x6c>)
 8002780:	801a      	strh	r2, [r3, #0]
  /* Display time Format: hh:mm:ss */
  //sprintf((char*)time,"%02d:%02d:%02d",gTime.Hours, gTime.Minutes, gTime.Seconds);

  /* Display date Format: dd-mm-yyyy */
  //sprintf((char*)date,"%02d-%02d-%2d",gDate.Date, gDate.Month, 2000 + gDate.Year);
}
 8002782:	bf00      	nop
 8002784:	3718      	adds	r7, #24
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	200006d0 	.word	0x200006d0
 8002790:	200005d8 	.word	0x200005d8
 8002794:	200005d9 	.word	0x200005d9
 8002798:	200005da 	.word	0x200005da
 800279c:	20000010 	.word	0x20000010
 80027a0:	20000011 	.word	0x20000011
 80027a4:	20000012 	.word	0x20000012

080027a8 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

extern uint8_t bufferscreen[50];

void ssd1306_Reset(void) {
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80027ac:	bf00      	nop
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
	...

080027b8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af04      	add	r7, sp, #16
 80027be:	4603      	mov	r3, r0
 80027c0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80027c2:	f04f 33ff 	mov.w	r3, #4294967295
 80027c6:	9302      	str	r3, [sp, #8]
 80027c8:	2301      	movs	r3, #1
 80027ca:	9301      	str	r3, [sp, #4]
 80027cc:	1dfb      	adds	r3, r7, #7
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	2301      	movs	r3, #1
 80027d2:	2200      	movs	r2, #0
 80027d4:	2178      	movs	r1, #120	@ 0x78
 80027d6:	4803      	ldr	r0, [pc, #12]	@ (80027e4 <ssd1306_WriteCommand+0x2c>)
 80027d8:	f004 fe1c 	bl	8007414 <HAL_I2C_Mem_Write>
}
 80027dc:	bf00      	nop
 80027de:	3708      	adds	r7, #8
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	20000450 	.word	0x20000450

080027e8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af04      	add	r7, sp, #16
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	f04f 32ff 	mov.w	r2, #4294967295
 80027fa:	9202      	str	r2, [sp, #8]
 80027fc:	9301      	str	r3, [sp, #4]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	9300      	str	r3, [sp, #0]
 8002802:	2301      	movs	r3, #1
 8002804:	2240      	movs	r2, #64	@ 0x40
 8002806:	2178      	movs	r1, #120	@ 0x78
 8002808:	4803      	ldr	r0, [pc, #12]	@ (8002818 <ssd1306_WriteData+0x30>)
 800280a:	f004 fe03 	bl	8007414 <HAL_I2C_Mem_Write>
}
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20000450 	.word	0x20000450

0800281c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002820:	f7ff ffc2 	bl	80027a8 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002824:	2064      	movs	r0, #100	@ 0x64
 8002826:	f002 feff 	bl	8005628 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800282a:	2000      	movs	r0, #0
 800282c:	f000 facc 	bl	8002dc8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002830:	2020      	movs	r0, #32
 8002832:	f7ff ffc1 	bl	80027b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002836:	2000      	movs	r0, #0
 8002838:	f7ff ffbe 	bl	80027b8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800283c:	20b0      	movs	r0, #176	@ 0xb0
 800283e:	f7ff ffbb 	bl	80027b8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002842:	20c8      	movs	r0, #200	@ 0xc8
 8002844:	f7ff ffb8 	bl	80027b8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002848:	2000      	movs	r0, #0
 800284a:	f7ff ffb5 	bl	80027b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800284e:	2010      	movs	r0, #16
 8002850:	f7ff ffb2 	bl	80027b8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002854:	2040      	movs	r0, #64	@ 0x40
 8002856:	f7ff ffaf 	bl	80027b8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800285a:	20ff      	movs	r0, #255	@ 0xff
 800285c:	f000 faa0 	bl	8002da0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002860:	20a1      	movs	r0, #161	@ 0xa1
 8002862:	f7ff ffa9 	bl	80027b8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002866:	20a6      	movs	r0, #166	@ 0xa6
 8002868:	f7ff ffa6 	bl	80027b8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800286c:	20a8      	movs	r0, #168	@ 0xa8
 800286e:	f7ff ffa3 	bl	80027b8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002872:	203f      	movs	r0, #63	@ 0x3f
 8002874:	f7ff ffa0 	bl	80027b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002878:	20a4      	movs	r0, #164	@ 0xa4
 800287a:	f7ff ff9d 	bl	80027b8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800287e:	20d3      	movs	r0, #211	@ 0xd3
 8002880:	f7ff ff9a 	bl	80027b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002884:	2000      	movs	r0, #0
 8002886:	f7ff ff97 	bl	80027b8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800288a:	20d5      	movs	r0, #213	@ 0xd5
 800288c:	f7ff ff94 	bl	80027b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002890:	20f0      	movs	r0, #240	@ 0xf0
 8002892:	f7ff ff91 	bl	80027b8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002896:	20d9      	movs	r0, #217	@ 0xd9
 8002898:	f7ff ff8e 	bl	80027b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800289c:	2022      	movs	r0, #34	@ 0x22
 800289e:	f7ff ff8b 	bl	80027b8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80028a2:	20da      	movs	r0, #218	@ 0xda
 80028a4:	f7ff ff88 	bl	80027b8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80028a8:	2012      	movs	r0, #18
 80028aa:	f7ff ff85 	bl	80027b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80028ae:	20db      	movs	r0, #219	@ 0xdb
 80028b0:	f7ff ff82 	bl	80027b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80028b4:	2020      	movs	r0, #32
 80028b6:	f7ff ff7f 	bl	80027b8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80028ba:	208d      	movs	r0, #141	@ 0x8d
 80028bc:	f7ff ff7c 	bl	80027b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80028c0:	2014      	movs	r0, #20
 80028c2:	f7ff ff79 	bl	80027b8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80028c6:	2001      	movs	r0, #1
 80028c8:	f000 fa7e 	bl	8002dc8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80028cc:	2000      	movs	r0, #0
 80028ce:	f000 f80f 	bl	80028f0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80028d2:	f000 f825 	bl	8002920 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80028d6:	4b05      	ldr	r3, [pc, #20]	@ (80028ec <ssd1306_Init+0xd0>)
 80028d8:	2200      	movs	r2, #0
 80028da:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80028dc:	4b03      	ldr	r3, [pc, #12]	@ (80028ec <ssd1306_Init+0xd0>)
 80028de:	2200      	movs	r2, #0
 80028e0:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80028e2:	4b02      	ldr	r3, [pc, #8]	@ (80028ec <ssd1306_Init+0xd0>)
 80028e4:	2201      	movs	r2, #1
 80028e6:	711a      	strb	r2, [r3, #4]
}
 80028e8:	bf00      	nop
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	20000af4 	.word	0x20000af4

080028f0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80028fa:	79fb      	ldrb	r3, [r7, #7]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d101      	bne.n	8002904 <ssd1306_Fill+0x14>
 8002900:	2300      	movs	r3, #0
 8002902:	e000      	b.n	8002906 <ssd1306_Fill+0x16>
 8002904:	23ff      	movs	r3, #255	@ 0xff
 8002906:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800290a:	4619      	mov	r1, r3
 800290c:	4803      	ldr	r0, [pc, #12]	@ (800291c <ssd1306_Fill+0x2c>)
 800290e:	f013 fac6 	bl	8015e9e <memset>
}
 8002912:	bf00      	nop
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	200006f4 	.word	0x200006f4

08002920 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002926:	2300      	movs	r3, #0
 8002928:	71fb      	strb	r3, [r7, #7]
 800292a:	e016      	b.n	800295a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800292c:	79fb      	ldrb	r3, [r7, #7]
 800292e:	3b50      	subs	r3, #80	@ 0x50
 8002930:	b2db      	uxtb	r3, r3
 8002932:	4618      	mov	r0, r3
 8002934:	f7ff ff40 	bl	80027b8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002938:	2000      	movs	r0, #0
 800293a:	f7ff ff3d 	bl	80027b8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800293e:	2010      	movs	r0, #16
 8002940:	f7ff ff3a 	bl	80027b8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002944:	79fb      	ldrb	r3, [r7, #7]
 8002946:	01db      	lsls	r3, r3, #7
 8002948:	4a08      	ldr	r2, [pc, #32]	@ (800296c <ssd1306_UpdateScreen+0x4c>)
 800294a:	4413      	add	r3, r2
 800294c:	2180      	movs	r1, #128	@ 0x80
 800294e:	4618      	mov	r0, r3
 8002950:	f7ff ff4a 	bl	80027e8 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002954:	79fb      	ldrb	r3, [r7, #7]
 8002956:	3301      	adds	r3, #1
 8002958:	71fb      	strb	r3, [r7, #7]
 800295a:	79fb      	ldrb	r3, [r7, #7]
 800295c:	2b07      	cmp	r3, #7
 800295e:	d9e5      	bls.n	800292c <ssd1306_UpdateScreen+0xc>
    }
}
 8002960:	bf00      	nop
 8002962:	bf00      	nop
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	200006f4 	.word	0x200006f4

08002970 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	4603      	mov	r3, r0
 8002978:	71fb      	strb	r3, [r7, #7]
 800297a:	460b      	mov	r3, r1
 800297c:	71bb      	strb	r3, [r7, #6]
 800297e:	4613      	mov	r3, r2
 8002980:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002986:	2b00      	cmp	r3, #0
 8002988:	db3d      	blt.n	8002a06 <ssd1306_DrawPixel+0x96>
 800298a:	79bb      	ldrb	r3, [r7, #6]
 800298c:	2b3f      	cmp	r3, #63	@ 0x3f
 800298e:	d83a      	bhi.n	8002a06 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002990:	797b      	ldrb	r3, [r7, #5]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d11a      	bne.n	80029cc <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002996:	79fa      	ldrb	r2, [r7, #7]
 8002998:	79bb      	ldrb	r3, [r7, #6]
 800299a:	08db      	lsrs	r3, r3, #3
 800299c:	b2d8      	uxtb	r0, r3
 800299e:	4603      	mov	r3, r0
 80029a0:	01db      	lsls	r3, r3, #7
 80029a2:	4413      	add	r3, r2
 80029a4:	4a1b      	ldr	r2, [pc, #108]	@ (8002a14 <ssd1306_DrawPixel+0xa4>)
 80029a6:	5cd3      	ldrb	r3, [r2, r3]
 80029a8:	b25a      	sxtb	r2, r3
 80029aa:	79bb      	ldrb	r3, [r7, #6]
 80029ac:	f003 0307 	and.w	r3, r3, #7
 80029b0:	2101      	movs	r1, #1
 80029b2:	fa01 f303 	lsl.w	r3, r1, r3
 80029b6:	b25b      	sxtb	r3, r3
 80029b8:	4313      	orrs	r3, r2
 80029ba:	b259      	sxtb	r1, r3
 80029bc:	79fa      	ldrb	r2, [r7, #7]
 80029be:	4603      	mov	r3, r0
 80029c0:	01db      	lsls	r3, r3, #7
 80029c2:	4413      	add	r3, r2
 80029c4:	b2c9      	uxtb	r1, r1
 80029c6:	4a13      	ldr	r2, [pc, #76]	@ (8002a14 <ssd1306_DrawPixel+0xa4>)
 80029c8:	54d1      	strb	r1, [r2, r3]
 80029ca:	e01d      	b.n	8002a08 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80029cc:	79fa      	ldrb	r2, [r7, #7]
 80029ce:	79bb      	ldrb	r3, [r7, #6]
 80029d0:	08db      	lsrs	r3, r3, #3
 80029d2:	b2d8      	uxtb	r0, r3
 80029d4:	4603      	mov	r3, r0
 80029d6:	01db      	lsls	r3, r3, #7
 80029d8:	4413      	add	r3, r2
 80029da:	4a0e      	ldr	r2, [pc, #56]	@ (8002a14 <ssd1306_DrawPixel+0xa4>)
 80029dc:	5cd3      	ldrb	r3, [r2, r3]
 80029de:	b25a      	sxtb	r2, r3
 80029e0:	79bb      	ldrb	r3, [r7, #6]
 80029e2:	f003 0307 	and.w	r3, r3, #7
 80029e6:	2101      	movs	r1, #1
 80029e8:	fa01 f303 	lsl.w	r3, r1, r3
 80029ec:	b25b      	sxtb	r3, r3
 80029ee:	43db      	mvns	r3, r3
 80029f0:	b25b      	sxtb	r3, r3
 80029f2:	4013      	ands	r3, r2
 80029f4:	b259      	sxtb	r1, r3
 80029f6:	79fa      	ldrb	r2, [r7, #7]
 80029f8:	4603      	mov	r3, r0
 80029fa:	01db      	lsls	r3, r3, #7
 80029fc:	4413      	add	r3, r2
 80029fe:	b2c9      	uxtb	r1, r1
 8002a00:	4a04      	ldr	r2, [pc, #16]	@ (8002a14 <ssd1306_DrawPixel+0xa4>)
 8002a02:	54d1      	strb	r1, [r2, r3]
 8002a04:	e000      	b.n	8002a08 <ssd1306_DrawPixel+0x98>
        return;
 8002a06:	bf00      	nop
    }
}
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	200006f4 	.word	0x200006f4

08002a18 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002a18:	b590      	push	{r4, r7, lr}
 8002a1a:	b089      	sub	sp, #36	@ 0x24
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	4604      	mov	r4, r0
 8002a20:	1d38      	adds	r0, r7, #4
 8002a22:	e880 0006 	stmia.w	r0, {r1, r2}
 8002a26:	461a      	mov	r2, r3
 8002a28:	4623      	mov	r3, r4
 8002a2a:	73fb      	strb	r3, [r7, #15]
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002a30:	7bfb      	ldrb	r3, [r7, #15]
 8002a32:	2b1f      	cmp	r3, #31
 8002a34:	d902      	bls.n	8002a3c <ssd1306_WriteChar+0x24>
 8002a36:	7bfb      	ldrb	r3, [r7, #15]
 8002a38:	2b7e      	cmp	r3, #126	@ 0x7e
 8002a3a:	d901      	bls.n	8002a40 <ssd1306_WriteChar+0x28>
        return 0;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	e06c      	b.n	8002b1a <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002a40:	4b38      	ldr	r3, [pc, #224]	@ (8002b24 <ssd1306_WriteChar+0x10c>)
 8002a42:	881b      	ldrh	r3, [r3, #0]
 8002a44:	461a      	mov	r2, r3
 8002a46:	793b      	ldrb	r3, [r7, #4]
 8002a48:	4413      	add	r3, r2
 8002a4a:	2b80      	cmp	r3, #128	@ 0x80
 8002a4c:	dc06      	bgt.n	8002a5c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002a4e:	4b35      	ldr	r3, [pc, #212]	@ (8002b24 <ssd1306_WriteChar+0x10c>)
 8002a50:	885b      	ldrh	r3, [r3, #2]
 8002a52:	461a      	mov	r2, r3
 8002a54:	797b      	ldrb	r3, [r7, #5]
 8002a56:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002a58:	2b40      	cmp	r3, #64	@ 0x40
 8002a5a:	dd01      	ble.n	8002a60 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	e05c      	b.n	8002b1a <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002a60:	2300      	movs	r3, #0
 8002a62:	61fb      	str	r3, [r7, #28]
 8002a64:	e04c      	b.n	8002b00 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	7bfb      	ldrb	r3, [r7, #15]
 8002a6a:	3b20      	subs	r3, #32
 8002a6c:	7979      	ldrb	r1, [r7, #5]
 8002a6e:	fb01 f303 	mul.w	r3, r1, r3
 8002a72:	4619      	mov	r1, r3
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	440b      	add	r3, r1
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	4413      	add	r3, r2
 8002a7c:	881b      	ldrh	r3, [r3, #0]
 8002a7e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002a80:	2300      	movs	r3, #0
 8002a82:	61bb      	str	r3, [r7, #24]
 8002a84:	e034      	b.n	8002af0 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d012      	beq.n	8002abc <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002a96:	4b23      	ldr	r3, [pc, #140]	@ (8002b24 <ssd1306_WriteChar+0x10c>)
 8002a98:	881b      	ldrh	r3, [r3, #0]
 8002a9a:	b2da      	uxtb	r2, r3
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	4413      	add	r3, r2
 8002aa2:	b2d8      	uxtb	r0, r3
 8002aa4:	4b1f      	ldr	r3, [pc, #124]	@ (8002b24 <ssd1306_WriteChar+0x10c>)
 8002aa6:	885b      	ldrh	r3, [r3, #2]
 8002aa8:	b2da      	uxtb	r2, r3
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	4413      	add	r3, r2
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	7bba      	ldrb	r2, [r7, #14]
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	f7ff ff5b 	bl	8002970 <ssd1306_DrawPixel>
 8002aba:	e016      	b.n	8002aea <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002abc:	4b19      	ldr	r3, [pc, #100]	@ (8002b24 <ssd1306_WriteChar+0x10c>)
 8002abe:	881b      	ldrh	r3, [r3, #0]
 8002ac0:	b2da      	uxtb	r2, r3
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	4413      	add	r3, r2
 8002ac8:	b2d8      	uxtb	r0, r3
 8002aca:	4b16      	ldr	r3, [pc, #88]	@ (8002b24 <ssd1306_WriteChar+0x10c>)
 8002acc:	885b      	ldrh	r3, [r3, #2]
 8002ace:	b2da      	uxtb	r2, r3
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	4413      	add	r3, r2
 8002ad6:	b2d9      	uxtb	r1, r3
 8002ad8:	7bbb      	ldrb	r3, [r7, #14]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	bf0c      	ite	eq
 8002ade:	2301      	moveq	r3, #1
 8002ae0:	2300      	movne	r3, #0
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	f7ff ff43 	bl	8002970 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	3301      	adds	r3, #1
 8002aee:	61bb      	str	r3, [r7, #24]
 8002af0:	793b      	ldrb	r3, [r7, #4]
 8002af2:	461a      	mov	r2, r3
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d3c5      	bcc.n	8002a86 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	3301      	adds	r3, #1
 8002afe:	61fb      	str	r3, [r7, #28]
 8002b00:	797b      	ldrb	r3, [r7, #5]
 8002b02:	461a      	mov	r2, r3
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d3ad      	bcc.n	8002a66 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002b0a:	4b06      	ldr	r3, [pc, #24]	@ (8002b24 <ssd1306_WriteChar+0x10c>)
 8002b0c:	881b      	ldrh	r3, [r3, #0]
 8002b0e:	793a      	ldrb	r2, [r7, #4]
 8002b10:	4413      	add	r3, r2
 8002b12:	b29a      	uxth	r2, r3
 8002b14:	4b03      	ldr	r3, [pc, #12]	@ (8002b24 <ssd1306_WriteChar+0x10c>)
 8002b16:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3724      	adds	r7, #36	@ 0x24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd90      	pop	{r4, r7, pc}
 8002b22:	bf00      	nop
 8002b24:	20000af4 	.word	0x20000af4

08002b28 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	1d38      	adds	r0, r7, #4
 8002b32:	e880 0006 	stmia.w	r0, {r1, r2}
 8002b36:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8002b38:	e012      	b.n	8002b60 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	7818      	ldrb	r0, [r3, #0]
 8002b3e:	78fb      	ldrb	r3, [r7, #3]
 8002b40:	1d3a      	adds	r2, r7, #4
 8002b42:	ca06      	ldmia	r2, {r1, r2}
 8002b44:	f7ff ff68 	bl	8002a18 <ssd1306_WriteChar>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d002      	beq.n	8002b5a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	e008      	b.n	8002b6c <ssd1306_WriteString+0x44>
        }
        str++;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d1e8      	bne.n	8002b3a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	781b      	ldrb	r3, [r3, #0]
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3710      	adds	r7, #16
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	460a      	mov	r2, r1
 8002b7e:	71fb      	strb	r3, [r7, #7]
 8002b80:	4613      	mov	r3, r2
 8002b82:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002b84:	79fb      	ldrb	r3, [r7, #7]
 8002b86:	b29a      	uxth	r2, r3
 8002b88:	4b05      	ldr	r3, [pc, #20]	@ (8002ba0 <ssd1306_SetCursor+0x2c>)
 8002b8a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002b8c:	79bb      	ldrb	r3, [r7, #6]
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	4b03      	ldr	r3, [pc, #12]	@ (8002ba0 <ssd1306_SetCursor+0x2c>)
 8002b92:	805a      	strh	r2, [r3, #2]
}
 8002b94:	bf00      	nop
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr
 8002ba0:	20000af4 	.word	0x20000af4

08002ba4 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002ba4:	b590      	push	{r4, r7, lr}
 8002ba6:	b089      	sub	sp, #36	@ 0x24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	4604      	mov	r4, r0
 8002bac:	4608      	mov	r0, r1
 8002bae:	4611      	mov	r1, r2
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	4623      	mov	r3, r4
 8002bb4:	71fb      	strb	r3, [r7, #7]
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	71bb      	strb	r3, [r7, #6]
 8002bba:	460b      	mov	r3, r1
 8002bbc:	717b      	strb	r3, [r7, #5]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8002bc2:	797a      	ldrb	r2, [r7, #5]
 8002bc4:	79fb      	ldrb	r3, [r7, #7]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	bfb8      	it	lt
 8002bcc:	425b      	neglt	r3, r3
 8002bce:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8002bd0:	793a      	ldrb	r2, [r7, #4]
 8002bd2:	79bb      	ldrb	r3, [r7, #6]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	bfb8      	it	lt
 8002bda:	425b      	neglt	r3, r3
 8002bdc:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8002bde:	79fa      	ldrb	r2, [r7, #7]
 8002be0:	797b      	ldrb	r3, [r7, #5]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d201      	bcs.n	8002bea <ssd1306_Line+0x46>
 8002be6:	2301      	movs	r3, #1
 8002be8:	e001      	b.n	8002bee <ssd1306_Line+0x4a>
 8002bea:	f04f 33ff 	mov.w	r3, #4294967295
 8002bee:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8002bf0:	79ba      	ldrb	r2, [r7, #6]
 8002bf2:	793b      	ldrb	r3, [r7, #4]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d201      	bcs.n	8002bfc <ssd1306_Line+0x58>
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e001      	b.n	8002c00 <ssd1306_Line+0x5c>
 8002bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8002c00:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8002c02:	69ba      	ldr	r2, [r7, #24]
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8002c0a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002c0e:	7939      	ldrb	r1, [r7, #4]
 8002c10:	797b      	ldrb	r3, [r7, #5]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff feac 	bl	8002970 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8002c18:	e024      	b.n	8002c64 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8002c1a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002c1e:	79b9      	ldrb	r1, [r7, #6]
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff fea4 	bl	8002970 <ssd1306_DrawPixel>
        error2 = error * 2;
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	425b      	negs	r3, r3
 8002c32:	68ba      	ldr	r2, [r7, #8]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	dd08      	ble.n	8002c4a <ssd1306_Line+0xa6>
            error -= deltaY;
 8002c38:	69fa      	ldr	r2, [r7, #28]
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	b2da      	uxtb	r2, r3
 8002c44:	79fb      	ldrb	r3, [r7, #7]
 8002c46:	4413      	add	r3, r2
 8002c48:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8002c4a:	68ba      	ldr	r2, [r7, #8]
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	da08      	bge.n	8002c64 <ssd1306_Line+0xc0>
            error += deltaX;
 8002c52:	69fa      	ldr	r2, [r7, #28]
 8002c54:	69bb      	ldr	r3, [r7, #24]
 8002c56:	4413      	add	r3, r2
 8002c58:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	b2da      	uxtb	r2, r3
 8002c5e:	79bb      	ldrb	r3, [r7, #6]
 8002c60:	4413      	add	r3, r2
 8002c62:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8002c64:	79fa      	ldrb	r2, [r7, #7]
 8002c66:	797b      	ldrb	r3, [r7, #5]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d1d6      	bne.n	8002c1a <ssd1306_Line+0x76>
 8002c6c:	79ba      	ldrb	r2, [r7, #6]
 8002c6e:	793b      	ldrb	r3, [r7, #4]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d1d2      	bne.n	8002c1a <ssd1306_Line+0x76>
        }
    }
    return;
 8002c74:	bf00      	nop
}
 8002c76:	3724      	adds	r7, #36	@ 0x24
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd90      	pop	{r4, r7, pc}

08002c7c <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002c7c:	b590      	push	{r4, r7, lr}
 8002c7e:	b085      	sub	sp, #20
 8002c80:	af02      	add	r7, sp, #8
 8002c82:	4604      	mov	r4, r0
 8002c84:	4608      	mov	r0, r1
 8002c86:	4611      	mov	r1, r2
 8002c88:	461a      	mov	r2, r3
 8002c8a:	4623      	mov	r3, r4
 8002c8c:	71fb      	strb	r3, [r7, #7]
 8002c8e:	4603      	mov	r3, r0
 8002c90:	71bb      	strb	r3, [r7, #6]
 8002c92:	460b      	mov	r3, r1
 8002c94:	717b      	strb	r3, [r7, #5]
 8002c96:	4613      	mov	r3, r2
 8002c98:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8002c9a:	79bc      	ldrb	r4, [r7, #6]
 8002c9c:	797a      	ldrb	r2, [r7, #5]
 8002c9e:	79b9      	ldrb	r1, [r7, #6]
 8002ca0:	79f8      	ldrb	r0, [r7, #7]
 8002ca2:	7e3b      	ldrb	r3, [r7, #24]
 8002ca4:	9300      	str	r3, [sp, #0]
 8002ca6:	4623      	mov	r3, r4
 8002ca8:	f7ff ff7c 	bl	8002ba4 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8002cac:	793c      	ldrb	r4, [r7, #4]
 8002cae:	797a      	ldrb	r2, [r7, #5]
 8002cb0:	79b9      	ldrb	r1, [r7, #6]
 8002cb2:	7978      	ldrb	r0, [r7, #5]
 8002cb4:	7e3b      	ldrb	r3, [r7, #24]
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	4623      	mov	r3, r4
 8002cba:	f7ff ff73 	bl	8002ba4 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8002cbe:	793c      	ldrb	r4, [r7, #4]
 8002cc0:	79fa      	ldrb	r2, [r7, #7]
 8002cc2:	7939      	ldrb	r1, [r7, #4]
 8002cc4:	7978      	ldrb	r0, [r7, #5]
 8002cc6:	7e3b      	ldrb	r3, [r7, #24]
 8002cc8:	9300      	str	r3, [sp, #0]
 8002cca:	4623      	mov	r3, r4
 8002ccc:	f7ff ff6a 	bl	8002ba4 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8002cd0:	79bc      	ldrb	r4, [r7, #6]
 8002cd2:	79fa      	ldrb	r2, [r7, #7]
 8002cd4:	7939      	ldrb	r1, [r7, #4]
 8002cd6:	79f8      	ldrb	r0, [r7, #7]
 8002cd8:	7e3b      	ldrb	r3, [r7, #24]
 8002cda:	9300      	str	r3, [sp, #0]
 8002cdc:	4623      	mov	r3, r4
 8002cde:	f7ff ff61 	bl	8002ba4 <ssd1306_Line>

    return;
 8002ce2:	bf00      	nop
}
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd90      	pop	{r4, r7, pc}

08002cea <ssd1306_DrawBitmap>:
    }
    return;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8002cea:	b580      	push	{r7, lr}
 8002cec:	b084      	sub	sp, #16
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	603a      	str	r2, [r7, #0]
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	71fb      	strb	r3, [r7, #7]
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	71bb      	strb	r3, [r7, #6]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8002d00:	797b      	ldrb	r3, [r7, #5]
 8002d02:	3307      	adds	r3, #7
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	da00      	bge.n	8002d0a <ssd1306_DrawBitmap+0x20>
 8002d08:	3307      	adds	r3, #7
 8002d0a:	10db      	asrs	r3, r3, #3
 8002d0c:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	db3e      	blt.n	8002d98 <ssd1306_DrawBitmap+0xae>
 8002d1a:	79bb      	ldrb	r3, [r7, #6]
 8002d1c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d1e:	d83b      	bhi.n	8002d98 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8002d20:	2300      	movs	r3, #0
 8002d22:	73bb      	strb	r3, [r7, #14]
 8002d24:	e033      	b.n	8002d8e <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8002d26:	2300      	movs	r3, #0
 8002d28:	737b      	strb	r3, [r7, #13]
 8002d2a:	e026      	b.n	8002d7a <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8002d2c:	7b7b      	ldrb	r3, [r7, #13]
 8002d2e:	f003 0307 	and.w	r3, r3, #7
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d003      	beq.n	8002d3e <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	73fb      	strb	r3, [r7, #15]
 8002d3c:	e00d      	b.n	8002d5a <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8002d3e:	7bbb      	ldrb	r3, [r7, #14]
 8002d40:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002d44:	fb02 f303 	mul.w	r3, r2, r3
 8002d48:	7b7a      	ldrb	r2, [r7, #13]
 8002d4a:	08d2      	lsrs	r2, r2, #3
 8002d4c:	b2d2      	uxtb	r2, r2
 8002d4e:	4413      	add	r3, r2
 8002d50:	461a      	mov	r2, r3
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	4413      	add	r3, r2
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8002d5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	da08      	bge.n	8002d74 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8002d62:	79fa      	ldrb	r2, [r7, #7]
 8002d64:	7b7b      	ldrb	r3, [r7, #13]
 8002d66:	4413      	add	r3, r2
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	7f3a      	ldrb	r2, [r7, #28]
 8002d6c:	79b9      	ldrb	r1, [r7, #6]
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7ff fdfe 	bl	8002970 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8002d74:	7b7b      	ldrb	r3, [r7, #13]
 8002d76:	3301      	adds	r3, #1
 8002d78:	737b      	strb	r3, [r7, #13]
 8002d7a:	7b7a      	ldrb	r2, [r7, #13]
 8002d7c:	797b      	ldrb	r3, [r7, #5]
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d3d4      	bcc.n	8002d2c <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8002d82:	7bbb      	ldrb	r3, [r7, #14]
 8002d84:	3301      	adds	r3, #1
 8002d86:	73bb      	strb	r3, [r7, #14]
 8002d88:	79bb      	ldrb	r3, [r7, #6]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	71bb      	strb	r3, [r7, #6]
 8002d8e:	7bba      	ldrb	r2, [r7, #14]
 8002d90:	7e3b      	ldrb	r3, [r7, #24]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d3c7      	bcc.n	8002d26 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8002d96:	e000      	b.n	8002d9a <ssd1306_DrawBitmap+0xb0>
        return;
 8002d98:	bf00      	nop
}
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	4603      	mov	r3, r0
 8002da8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002daa:	2381      	movs	r3, #129	@ 0x81
 8002dac:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002dae:	7bfb      	ldrb	r3, [r7, #15]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff fd01 	bl	80027b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002db6:	79fb      	ldrb	r3, [r7, #7]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff fcfd 	bl	80027b8 <ssd1306_WriteCommand>
}
 8002dbe:	bf00      	nop
 8002dc0:	3710      	adds	r7, #16
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
	...

08002dc8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	4603      	mov	r3, r0
 8002dd0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002dd2:	79fb      	ldrb	r3, [r7, #7]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d005      	beq.n	8002de4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002dd8:	23af      	movs	r3, #175	@ 0xaf
 8002dda:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002ddc:	4b08      	ldr	r3, [pc, #32]	@ (8002e00 <ssd1306_SetDisplayOn+0x38>)
 8002dde:	2201      	movs	r2, #1
 8002de0:	715a      	strb	r2, [r3, #5]
 8002de2:	e004      	b.n	8002dee <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002de4:	23ae      	movs	r3, #174	@ 0xae
 8002de6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002de8:	4b05      	ldr	r3, [pc, #20]	@ (8002e00 <ssd1306_SetDisplayOn+0x38>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002dee:	7bfb      	ldrb	r3, [r7, #15]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7ff fce1 	bl	80027b8 <ssd1306_WriteCommand>
}
 8002df6:	bf00      	nop
 8002df8:	3710      	adds	r7, #16
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	20000af4 	.word	0x20000af4
 8002e04:	00000000 	.word	0x00000000

08002e08 <batterygauge>:
uint8_t ssd1306_GetDisplayOn() {
    return SSD1306.DisplayOn;
}


void batterygauge(float vbat,int x, int y,int currentsquare){
 8002e08:	b590      	push	{r4, r7, lr}
 8002e0a:	b087      	sub	sp, #28
 8002e0c:	af02      	add	r7, sp, #8
 8002e0e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002e12:	60b8      	str	r0, [r7, #8]
 8002e14:	6079      	str	r1, [r7, #4]
 8002e16:	603a      	str	r2, [r7, #0]
	ssd1306_Line(x+15,y+1,x+15,y+5, White);
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	330f      	adds	r3, #15
 8002e1e:	b2d8      	uxtb	r0, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	3301      	adds	r3, #1
 8002e26:	b2d9      	uxtb	r1, r3
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	330f      	adds	r3, #15
 8002e2e:	b2da      	uxtb	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	3305      	adds	r3, #5
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2401      	movs	r4, #1
 8002e3a:	9400      	str	r4, [sp, #0]
 8002e3c:	f7ff feb2 	bl	8002ba4 <ssd1306_Line>
	ssd1306_Line(x+16,y+1,x+16,y+5, White);
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	3310      	adds	r3, #16
 8002e46:	b2d8      	uxtb	r0, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	b2d9      	uxtb	r1, r3
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	3310      	adds	r3, #16
 8002e56:	b2da      	uxtb	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	3305      	adds	r3, #5
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	2401      	movs	r4, #1
 8002e62:	9400      	str	r4, [sp, #0]
 8002e64:	f7ff fe9e 	bl	8002ba4 <ssd1306_Line>
	ssd1306_DrawRectangle(x, y, x+14, y+6, White);
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	b2d8      	uxtb	r0, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	b2d9      	uxtb	r1, r3
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	330e      	adds	r3, #14
 8002e76:	b2da      	uxtb	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	3306      	adds	r3, #6
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	2401      	movs	r4, #1
 8002e82:	9400      	str	r4, [sp, #0]
 8002e84:	f7ff fefa 	bl	8002c7c <ssd1306_DrawRectangle>
	if(vbat<=3.7){
 8002e88:	68f8      	ldr	r0, [r7, #12]
 8002e8a:	f7fd fb35 	bl	80004f8 <__aeabi_f2d>
 8002e8e:	a396      	add	r3, pc, #600	@ (adr r3, 80030e8 <batterygauge+0x2e0>)
 8002e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e94:	f7fd fe04 	bl	8000aa0 <__aeabi_dcmple>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d02a      	beq.n	8002ef4 <batterygauge+0xec>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	3302      	adds	r3, #2
 8002ea4:	b2d8      	uxtb	r0, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	3302      	adds	r3, #2
 8002eac:	b2d9      	uxtb	r1, r3
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	3303      	adds	r3, #3
 8002eb4:	b2da      	uxtb	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	3304      	adds	r3, #4
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2401      	movs	r4, #1
 8002ec0:	9400      	str	r4, [sp, #0]
 8002ec2:	f7ff fedb 	bl	8002c7c <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d113      	bne.n	8002ef4 <batterygauge+0xec>
			ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	3302      	adds	r3, #2
 8002ed2:	b2d8      	uxtb	r0, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	3302      	adds	r3, #2
 8002eda:	b2d9      	uxtb	r1, r3
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	3303      	adds	r3, #3
 8002ee2:	b2da      	uxtb	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	3304      	adds	r3, #4
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	2401      	movs	r4, #1
 8002eee:	9400      	str	r4, [sp, #0]
 8002ef0:	f7ff fec4 	bl	8002c7c <ssd1306_DrawRectangle>
		}
		else{

		}
	}
	if(vbat>3.7 && vbat<= 3.9){
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f7fd faff 	bl	80004f8 <__aeabi_f2d>
 8002efa:	a37b      	add	r3, pc, #492	@ (adr r3, 80030e8 <batterygauge+0x2e0>)
 8002efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f00:	f7fd fde2 	bl	8000ac8 <__aeabi_dcmpgt>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d035      	beq.n	8002f76 <batterygauge+0x16e>
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f7fd faf4 	bl	80004f8 <__aeabi_f2d>
 8002f10:	a377      	add	r3, pc, #476	@ (adr r3, 80030f0 <batterygauge+0x2e8>)
 8002f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f16:	f7fd fdc3 	bl	8000aa0 <__aeabi_dcmple>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d02a      	beq.n	8002f76 <batterygauge+0x16e>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	3302      	adds	r3, #2
 8002f26:	b2d8      	uxtb	r0, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	3302      	adds	r3, #2
 8002f2e:	b2d9      	uxtb	r1, r3
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	3303      	adds	r3, #3
 8002f36:	b2da      	uxtb	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	3304      	adds	r3, #4
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	2401      	movs	r4, #1
 8002f42:	9400      	str	r4, [sp, #0]
 8002f44:	f7ff fe9a 	bl	8002c7c <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d113      	bne.n	8002f76 <batterygauge+0x16e>
			ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	3305      	adds	r3, #5
 8002f54:	b2d8      	uxtb	r0, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	3302      	adds	r3, #2
 8002f5c:	b2d9      	uxtb	r1, r3
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	3306      	adds	r3, #6
 8002f64:	b2da      	uxtb	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	3304      	adds	r3, #4
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	2401      	movs	r4, #1
 8002f70:	9400      	str	r4, [sp, #0]
 8002f72:	f7ff fe83 	bl	8002c7c <ssd1306_DrawRectangle>
				else{

				}

	}
	if(vbat>3.9 && vbat<=4.1){
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	f7fd fabe 	bl	80004f8 <__aeabi_f2d>
 8002f7c:	a35c      	add	r3, pc, #368	@ (adr r3, 80030f0 <batterygauge+0x2e8>)
 8002f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f82:	f7fd fda1 	bl	8000ac8 <__aeabi_dcmpgt>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d049      	beq.n	8003020 <batterygauge+0x218>
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	f7fd fab3 	bl	80004f8 <__aeabi_f2d>
 8002f92:	a359      	add	r3, pc, #356	@ (adr r3, 80030f8 <batterygauge+0x2f0>)
 8002f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f98:	f7fd fd82 	bl	8000aa0 <__aeabi_dcmple>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d03e      	beq.n	8003020 <batterygauge+0x218>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	3302      	adds	r3, #2
 8002fa8:	b2d8      	uxtb	r0, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	3302      	adds	r3, #2
 8002fb0:	b2d9      	uxtb	r1, r3
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	3303      	adds	r3, #3
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	3304      	adds	r3, #4
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2401      	movs	r4, #1
 8002fc4:	9400      	str	r4, [sp, #0]
 8002fc6:	f7ff fe59 	bl	8002c7c <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	3305      	adds	r3, #5
 8002fd0:	b2d8      	uxtb	r0, r3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	3302      	adds	r3, #2
 8002fd8:	b2d9      	uxtb	r1, r3
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	3306      	adds	r3, #6
 8002fe0:	b2da      	uxtb	r2, r3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	3304      	adds	r3, #4
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2401      	movs	r4, #1
 8002fec:	9400      	str	r4, [sp, #0]
 8002fee:	f7ff fe45 	bl	8002c7c <ssd1306_DrawRectangle>

		if(currentsquare==1){
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d113      	bne.n	8003020 <batterygauge+0x218>
			ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	3308      	adds	r3, #8
 8002ffe:	b2d8      	uxtb	r0, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	b2db      	uxtb	r3, r3
 8003004:	3302      	adds	r3, #2
 8003006:	b2d9      	uxtb	r1, r3
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	b2db      	uxtb	r3, r3
 800300c:	3309      	adds	r3, #9
 800300e:	b2da      	uxtb	r2, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	b2db      	uxtb	r3, r3
 8003014:	3304      	adds	r3, #4
 8003016:	b2db      	uxtb	r3, r3
 8003018:	2401      	movs	r4, #1
 800301a:	9400      	str	r4, [sp, #0]
 800301c:	f7ff fe2e 	bl	8002c7c <ssd1306_DrawRectangle>
				else{

				}
	}

	if(vbat>4.1){
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	f7fd fa69 	bl	80004f8 <__aeabi_f2d>
 8003026:	a334      	add	r3, pc, #208	@ (adr r3, 80030f8 <batterygauge+0x2f0>)
 8003028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800302c:	f7fd fd4c 	bl	8000ac8 <__aeabi_dcmpgt>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d100      	bne.n	8003038 <batterygauge+0x230>
	}




}
 8003036:	e052      	b.n	80030de <batterygauge+0x2d6>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	b2db      	uxtb	r3, r3
 800303c:	3302      	adds	r3, #2
 800303e:	b2d8      	uxtb	r0, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	b2db      	uxtb	r3, r3
 8003044:	3302      	adds	r3, #2
 8003046:	b2d9      	uxtb	r1, r3
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	b2db      	uxtb	r3, r3
 800304c:	3303      	adds	r3, #3
 800304e:	b2da      	uxtb	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	b2db      	uxtb	r3, r3
 8003054:	3304      	adds	r3, #4
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2401      	movs	r4, #1
 800305a:	9400      	str	r4, [sp, #0]
 800305c:	f7ff fe0e 	bl	8002c7c <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	b2db      	uxtb	r3, r3
 8003064:	3305      	adds	r3, #5
 8003066:	b2d8      	uxtb	r0, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	b2db      	uxtb	r3, r3
 800306c:	3302      	adds	r3, #2
 800306e:	b2d9      	uxtb	r1, r3
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	b2db      	uxtb	r3, r3
 8003074:	3306      	adds	r3, #6
 8003076:	b2da      	uxtb	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	b2db      	uxtb	r3, r3
 800307c:	3304      	adds	r3, #4
 800307e:	b2db      	uxtb	r3, r3
 8003080:	2401      	movs	r4, #1
 8003082:	9400      	str	r4, [sp, #0]
 8003084:	f7ff fdfa 	bl	8002c7c <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	b2db      	uxtb	r3, r3
 800308c:	3308      	adds	r3, #8
 800308e:	b2d8      	uxtb	r0, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	b2db      	uxtb	r3, r3
 8003094:	3302      	adds	r3, #2
 8003096:	b2d9      	uxtb	r1, r3
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	b2db      	uxtb	r3, r3
 800309c:	3309      	adds	r3, #9
 800309e:	b2da      	uxtb	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	3304      	adds	r3, #4
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	2401      	movs	r4, #1
 80030aa:	9400      	str	r4, [sp, #0]
 80030ac:	f7ff fde6 	bl	8002c7c <ssd1306_DrawRectangle>
		if(currentsquare==1){
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d113      	bne.n	80030de <batterygauge+0x2d6>
			ssd1306_DrawRectangle(x+11, y+2, x+12, y+4, White);
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	330b      	adds	r3, #11
 80030bc:	b2d8      	uxtb	r0, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	3302      	adds	r3, #2
 80030c4:	b2d9      	uxtb	r1, r3
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	330c      	adds	r3, #12
 80030cc:	b2da      	uxtb	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	3304      	adds	r3, #4
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2401      	movs	r4, #1
 80030d8:	9400      	str	r4, [sp, #0]
 80030da:	f7ff fdcf 	bl	8002c7c <ssd1306_DrawRectangle>
}
 80030de:	bf00      	nop
 80030e0:	3714      	adds	r7, #20
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd90      	pop	{r4, r7, pc}
 80030e6:	bf00      	nop
 80030e8:	9999999a 	.word	0x9999999a
 80030ec:	400d9999 	.word	0x400d9999
 80030f0:	33333333 	.word	0x33333333
 80030f4:	400f3333 	.word	0x400f3333
 80030f8:	66666666 	.word	0x66666666
 80030fc:	40106666 	.word	0x40106666

08003100 <statemachine>:
float time50kmh=0.0;
float time100kmh=0.0;

extern int flag_usb_mounted;

void statemachine(void){
 8003100:	b5b0      	push	{r4, r5, r7, lr}
 8003102:	ed2d 8b02 	vpush	{d8}
 8003106:	b086      	sub	sp, #24
 8003108:	af04      	add	r7, sp, #16
	switch(state){
 800310a:	4bb9      	ldr	r3, [pc, #740]	@ (80033f0 <statemachine+0x2f0>)
 800310c:	781b      	ldrb	r3, [r3, #0]
 800310e:	2b04      	cmp	r3, #4
 8003110:	f201 83ed 	bhi.w	80048ee <statemachine+0x17ee>
 8003114:	a201      	add	r2, pc, #4	@ (adr r2, 800311c <statemachine+0x1c>)
 8003116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800311a:	bf00      	nop
 800311c:	08003131 	.word	0x08003131
 8003120:	0800347f 	.word	0x0800347f
 8003124:	08003a33 	.word	0x08003a33
 8003128:	0800409f 	.word	0x0800409f
 800312c:	08004313 	.word	0x08004313
	 case STATE_SPEED:

		ssd1306_Fill(Black);
 8003130:	2000      	movs	r0, #0
 8003132:	f7ff fbdd 	bl	80028f0 <ssd1306_Fill>

				 if(GNSSData.fgSpeed>=vitmax){
 8003136:	4baf      	ldr	r3, [pc, #700]	@ (80033f4 <statemachine+0x2f4>)
 8003138:	ed93 7a30 	vldr	s14, [r3, #192]	@ 0xc0
 800313c:	4bae      	ldr	r3, [pc, #696]	@ (80033f8 <statemachine+0x2f8>)
 800313e:	edd3 7a00 	vldr	s15, [r3]
 8003142:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800314a:	db04      	blt.n	8003156 <statemachine+0x56>
									 vitmax=GNSSData.fgSpeed;
 800314c:	4ba9      	ldr	r3, [pc, #676]	@ (80033f4 <statemachine+0x2f4>)
 800314e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003152:	4aa9      	ldr	r2, [pc, #676]	@ (80033f8 <statemachine+0x2f8>)
 8003154:	6013      	str	r3, [r2, #0]
								 }
								 float pace=0;
 8003156:	f04f 0300 	mov.w	r3, #0
 800315a:	607b      	str	r3, [r7, #4]
								 float sec=0;
 800315c:	f04f 0300 	mov.w	r3, #0
 8003160:	603b      	str	r3, [r7, #0]
								 if (GNSSData.fgSpeed!=0){
 8003162:	4ba4      	ldr	r3, [pc, #656]	@ (80033f4 <statemachine+0x2f4>)
 8003164:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8003168:	eef5 7a40 	vcmp.f32	s15, #0.0
 800316c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003170:	d032      	beq.n	80031d8 <statemachine+0xd8>
									 pace=1000/(60*GNSSData.fgSpeed);
 8003172:	4ba0      	ldr	r3, [pc, #640]	@ (80033f4 <statemachine+0x2f4>)
 8003174:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8003178:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 80033fc <statemachine+0x2fc>
 800317c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003180:	eddf 6a9f 	vldr	s13, [pc, #636]	@ 8003400 <statemachine+0x300>
 8003184:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003188:	edc7 7a01 	vstr	s15, [r7, #4]
									 sec=(pace-floor(pace))*60;
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f7fd f9b3 	bl	80004f8 <__aeabi_f2d>
 8003192:	4604      	mov	r4, r0
 8003194:	460d      	mov	r5, r1
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f7fd f9ae 	bl	80004f8 <__aeabi_f2d>
 800319c:	4602      	mov	r2, r0
 800319e:	460b      	mov	r3, r1
 80031a0:	ec43 2b10 	vmov	d0, r2, r3
 80031a4:	f016 fbb4 	bl	8019910 <floor>
 80031a8:	ec53 2b10 	vmov	r2, r3, d0
 80031ac:	4620      	mov	r0, r4
 80031ae:	4629      	mov	r1, r5
 80031b0:	f7fd f842 	bl	8000238 <__aeabi_dsub>
 80031b4:	4602      	mov	r2, r0
 80031b6:	460b      	mov	r3, r1
 80031b8:	4610      	mov	r0, r2
 80031ba:	4619      	mov	r1, r3
 80031bc:	f04f 0200 	mov.w	r2, #0
 80031c0:	4b90      	ldr	r3, [pc, #576]	@ (8003404 <statemachine+0x304>)
 80031c2:	f7fd f9f1 	bl	80005a8 <__aeabi_dmul>
 80031c6:	4602      	mov	r2, r0
 80031c8:	460b      	mov	r3, r1
 80031ca:	4610      	mov	r0, r2
 80031cc:	4619      	mov	r1, r3
 80031ce:	f7fd fce3 	bl	8000b98 <__aeabi_d2f>
 80031d2:	4603      	mov	r3, r0
 80031d4:	603b      	str	r3, [r7, #0]
 80031d6:	e001      	b.n	80031dc <statemachine+0xdc>
								 }
								 else {
									 pace=99;
 80031d8:	4b8b      	ldr	r3, [pc, #556]	@ (8003408 <statemachine+0x308>)
 80031da:	607b      	str	r3, [r7, #4]
								 }


				  switch(spdstate){
 80031dc:	4b8b      	ldr	r3, [pc, #556]	@ (800340c <statemachine+0x30c>)
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	f000 8088 	beq.w	80032f6 <statemachine+0x1f6>
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	f300 812b 	bgt.w	8003442 <statemachine+0x342>
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d002      	beq.n	80031f6 <statemachine+0xf6>
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d041      	beq.n	8003278 <statemachine+0x178>
 80031f4:	e125      	b.n	8003442 <statemachine+0x342>


				 case STATE_GROS:


						ssd1306_SetCursor(32, 32);
 80031f6:	2120      	movs	r1, #32
 80031f8:	2020      	movs	r0, #32
 80031fa:	f7ff fcbb 	bl	8002b74 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "%0.1f",(GNSSData.fgSpeed)*3.6);
 80031fe:	4b7d      	ldr	r3, [pc, #500]	@ (80033f4 <statemachine+0x2f4>)
 8003200:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003204:	4618      	mov	r0, r3
 8003206:	f7fd f977 	bl	80004f8 <__aeabi_f2d>
 800320a:	a377      	add	r3, pc, #476	@ (adr r3, 80033e8 <statemachine+0x2e8>)
 800320c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003210:	f7fd f9ca 	bl	80005a8 <__aeabi_dmul>
 8003214:	4602      	mov	r2, r0
 8003216:	460b      	mov	r3, r1
 8003218:	e9cd 2300 	strd	r2, r3, [sp]
 800321c:	4a7c      	ldr	r2, [pc, #496]	@ (8003410 <statemachine+0x310>)
 800321e:	210f      	movs	r1, #15
 8003220:	487c      	ldr	r0, [pc, #496]	@ (8003414 <statemachine+0x314>)
 8003222:	f012 fda1 	bl	8015d68 <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 8003226:	4a7c      	ldr	r2, [pc, #496]	@ (8003418 <statemachine+0x318>)
 8003228:	2301      	movs	r3, #1
 800322a:	ca06      	ldmia	r2, {r1, r2}
 800322c:	4879      	ldr	r0, [pc, #484]	@ (8003414 <statemachine+0x314>)
 800322e:	f7ff fc7b 	bl	8002b28 <ssd1306_WriteString>
						ssd1306_SetCursor(32, 56);
 8003232:	2138      	movs	r1, #56	@ 0x38
 8003234:	2020      	movs	r0, #32
 8003236:	f7ff fc9d 	bl	8002b74 <ssd1306_SetCursor>
						ssd1306_WriteString("Vit(kmh)", Font_6x8, White);
 800323a:	4a78      	ldr	r2, [pc, #480]	@ (800341c <statemachine+0x31c>)
 800323c:	2301      	movs	r3, #1
 800323e:	ca06      	ldmia	r2, {r1, r2}
 8003240:	4877      	ldr	r0, [pc, #476]	@ (8003420 <statemachine+0x320>)
 8003242:	f7ff fc71 	bl	8002b28 <ssd1306_WriteString>
						batterygauge(vbat,79, 57,1);
 8003246:	4b77      	ldr	r3, [pc, #476]	@ (8003424 <statemachine+0x324>)
 8003248:	edd3 7a00 	vldr	s15, [r3]
 800324c:	2201      	movs	r2, #1
 800324e:	2139      	movs	r1, #57	@ 0x39
 8003250:	204f      	movs	r0, #79	@ 0x4f
 8003252:	eeb0 0a67 	vmov.f32	s0, s15
 8003256:	f7ff fdd7 	bl	8002e08 <batterygauge>

					 if(BTN_B>=1){
 800325a:	4b73      	ldr	r3, [pc, #460]	@ (8003428 <statemachine+0x328>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2b00      	cmp	r3, #0
 8003260:	f340 80bb 	ble.w	80033da <statemachine+0x2da>
							spdstate++;
 8003264:	4b69      	ldr	r3, [pc, #420]	@ (800340c <statemachine+0x30c>)
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	3301      	adds	r3, #1
 800326a:	b2da      	uxtb	r2, r3
 800326c:	4b67      	ldr	r3, [pc, #412]	@ (800340c <statemachine+0x30c>)
 800326e:	701a      	strb	r2, [r3, #0]
							BTN_B=0;
 8003270:	4b6d      	ldr	r3, [pc, #436]	@ (8003428 <statemachine+0x328>)
 8003272:	2200      	movs	r2, #0
 8003274:	601a      	str	r2, [r3, #0]
					 					 				  	}




				  break;
 8003276:	e0b0      	b.n	80033da <statemachine+0x2da>
				 case STATE_GROS1:

					 ssd1306_SetCursor(32, 32);
 8003278:	2120      	movs	r1, #32
 800327a:	2020      	movs	r0, #32
 800327c:	f7ff fc7a 	bl	8002b74 <ssd1306_SetCursor>
					 snprintf((char *)bufferscreen,15, "%0.1f",vitmax*3.6);
 8003280:	4b5d      	ldr	r3, [pc, #372]	@ (80033f8 <statemachine+0x2f8>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4618      	mov	r0, r3
 8003286:	f7fd f937 	bl	80004f8 <__aeabi_f2d>
 800328a:	a357      	add	r3, pc, #348	@ (adr r3, 80033e8 <statemachine+0x2e8>)
 800328c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003290:	f7fd f98a 	bl	80005a8 <__aeabi_dmul>
 8003294:	4602      	mov	r2, r0
 8003296:	460b      	mov	r3, r1
 8003298:	e9cd 2300 	strd	r2, r3, [sp]
 800329c:	4a5c      	ldr	r2, [pc, #368]	@ (8003410 <statemachine+0x310>)
 800329e:	210f      	movs	r1, #15
 80032a0:	485c      	ldr	r0, [pc, #368]	@ (8003414 <statemachine+0x314>)
 80032a2:	f012 fd61 	bl	8015d68 <sniprintf>
					 ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 80032a6:	4a5c      	ldr	r2, [pc, #368]	@ (8003418 <statemachine+0x318>)
 80032a8:	2301      	movs	r3, #1
 80032aa:	ca06      	ldmia	r2, {r1, r2}
 80032ac:	4859      	ldr	r0, [pc, #356]	@ (8003414 <statemachine+0x314>)
 80032ae:	f7ff fc3b 	bl	8002b28 <ssd1306_WriteString>
					 ssd1306_SetCursor(32, 56);
 80032b2:	2138      	movs	r1, #56	@ 0x38
 80032b4:	2020      	movs	r0, #32
 80032b6:	f7ff fc5d 	bl	8002b74 <ssd1306_SetCursor>
					 ssd1306_WriteString("maxV", Font_6x8, White);
 80032ba:	4a58      	ldr	r2, [pc, #352]	@ (800341c <statemachine+0x31c>)
 80032bc:	2301      	movs	r3, #1
 80032be:	ca06      	ldmia	r2, {r1, r2}
 80032c0:	485a      	ldr	r0, [pc, #360]	@ (800342c <statemachine+0x32c>)
 80032c2:	f7ff fc31 	bl	8002b28 <ssd1306_WriteString>
					 batterygauge(vbat,79, 57,1);
 80032c6:	4b57      	ldr	r3, [pc, #348]	@ (8003424 <statemachine+0x324>)
 80032c8:	edd3 7a00 	vldr	s15, [r3]
 80032cc:	2201      	movs	r2, #1
 80032ce:	2139      	movs	r1, #57	@ 0x39
 80032d0:	204f      	movs	r0, #79	@ 0x4f
 80032d2:	eeb0 0a67 	vmov.f32	s0, s15
 80032d6:	f7ff fd97 	bl	8002e08 <batterygauge>





					 if(BTN_B>=1){
 80032da:	4b53      	ldr	r3, [pc, #332]	@ (8003428 <statemachine+0x328>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	dd7d      	ble.n	80033de <statemachine+0x2de>
					 							spdstate++;
 80032e2:	4b4a      	ldr	r3, [pc, #296]	@ (800340c <statemachine+0x30c>)
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	3301      	adds	r3, #1
 80032e8:	b2da      	uxtb	r2, r3
 80032ea:	4b48      	ldr	r3, [pc, #288]	@ (800340c <statemachine+0x30c>)
 80032ec:	701a      	strb	r2, [r3, #0]
					 							BTN_B=0;
 80032ee:	4b4e      	ldr	r3, [pc, #312]	@ (8003428 <statemachine+0x328>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	601a      	str	r2, [r3, #0]

					 					 					 				  	}



					 break;
 80032f4:	e073      	b.n	80033de <statemachine+0x2de>
				  case STATE_SUMMARY:
				  						ssd1306_SetCursor(32, 32);
 80032f6:	2120      	movs	r1, #32
 80032f8:	2020      	movs	r0, #32
 80032fa:	f7ff fc3b 	bl	8002b74 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "%0.0fmin%0.0fs",floor(pace),floor(sec));
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f7fd f8fa 	bl	80004f8 <__aeabi_f2d>
 8003304:	4602      	mov	r2, r0
 8003306:	460b      	mov	r3, r1
 8003308:	ec43 2b10 	vmov	d0, r2, r3
 800330c:	f016 fb00 	bl	8019910 <floor>
 8003310:	eeb0 8a40 	vmov.f32	s16, s0
 8003314:	eef0 8a60 	vmov.f32	s17, s1
 8003318:	6838      	ldr	r0, [r7, #0]
 800331a:	f7fd f8ed 	bl	80004f8 <__aeabi_f2d>
 800331e:	4602      	mov	r2, r0
 8003320:	460b      	mov	r3, r1
 8003322:	ec43 2b10 	vmov	d0, r2, r3
 8003326:	f016 faf3 	bl	8019910 <floor>
 800332a:	eeb0 7a40 	vmov.f32	s14, s0
 800332e:	eef0 7a60 	vmov.f32	s15, s1
 8003332:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003336:	ed8d 8b00 	vstr	d8, [sp]
 800333a:	4a3d      	ldr	r2, [pc, #244]	@ (8003430 <statemachine+0x330>)
 800333c:	210f      	movs	r1, #15
 800333e:	4835      	ldr	r0, [pc, #212]	@ (8003414 <statemachine+0x314>)
 8003340:	f012 fd12 	bl	8015d68 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003344:	4a3b      	ldr	r2, [pc, #236]	@ (8003434 <statemachine+0x334>)
 8003346:	2301      	movs	r3, #1
 8003348:	ca06      	ldmia	r2, {r1, r2}
 800334a:	4832      	ldr	r0, [pc, #200]	@ (8003414 <statemachine+0x314>)
 800334c:	f7ff fbec 	bl	8002b28 <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 42);
 8003350:	212a      	movs	r1, #42	@ 0x2a
 8003352:	2020      	movs	r0, #32
 8003354:	f7ff fc0e 	bl	8002b74 <ssd1306_SetCursor>
				  						ssd1306_WriteString("pace", Font_6x8, White);
 8003358:	4a30      	ldr	r2, [pc, #192]	@ (800341c <statemachine+0x31c>)
 800335a:	2301      	movs	r3, #1
 800335c:	ca06      	ldmia	r2, {r1, r2}
 800335e:	4836      	ldr	r0, [pc, #216]	@ (8003438 <statemachine+0x338>)
 8003360:	f7ff fbe2 	bl	8002b28 <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 56);
 8003364:	2138      	movs	r1, #56	@ 0x38
 8003366:	2020      	movs	r0, #32
 8003368:	f7ff fc04 	bl	8002b74 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "V=%0.1fkmh",vitmax*3.6);
 800336c:	4b22      	ldr	r3, [pc, #136]	@ (80033f8 <statemachine+0x2f8>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4618      	mov	r0, r3
 8003372:	f7fd f8c1 	bl	80004f8 <__aeabi_f2d>
 8003376:	a31c      	add	r3, pc, #112	@ (adr r3, 80033e8 <statemachine+0x2e8>)
 8003378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800337c:	f7fd f914 	bl	80005a8 <__aeabi_dmul>
 8003380:	4602      	mov	r2, r0
 8003382:	460b      	mov	r3, r1
 8003384:	e9cd 2300 	strd	r2, r3, [sp]
 8003388:	4a2c      	ldr	r2, [pc, #176]	@ (800343c <statemachine+0x33c>)
 800338a:	210f      	movs	r1, #15
 800338c:	4821      	ldr	r0, [pc, #132]	@ (8003414 <statemachine+0x314>)
 800338e:	f012 fceb 	bl	8015d68 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003392:	4a22      	ldr	r2, [pc, #136]	@ (800341c <statemachine+0x31c>)
 8003394:	2301      	movs	r3, #1
 8003396:	ca06      	ldmia	r2, {r1, r2}
 8003398:	481e      	ldr	r0, [pc, #120]	@ (8003414 <statemachine+0x314>)
 800339a:	f7ff fbc5 	bl	8002b28 <ssd1306_WriteString>
				  						batterygauge(vbat,79, 43,1);
 800339e:	4b21      	ldr	r3, [pc, #132]	@ (8003424 <statemachine+0x324>)
 80033a0:	edd3 7a00 	vldr	s15, [r3]
 80033a4:	2201      	movs	r2, #1
 80033a6:	212b      	movs	r1, #43	@ 0x2b
 80033a8:	204f      	movs	r0, #79	@ 0x4f
 80033aa:	eeb0 0a67 	vmov.f32	s0, s15
 80033ae:	f7ff fd2b 	bl	8002e08 <batterygauge>



				  					 if(BTN_B>=1){
 80033b2:	4b1d      	ldr	r3, [pc, #116]	@ (8003428 <statemachine+0x328>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	dd42      	ble.n	8003440 <statemachine+0x340>
				  								spdstate--;
 80033ba:	4b14      	ldr	r3, [pc, #80]	@ (800340c <statemachine+0x30c>)
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	3b01      	subs	r3, #1
 80033c0:	b2da      	uxtb	r2, r3
 80033c2:	4b12      	ldr	r3, [pc, #72]	@ (800340c <statemachine+0x30c>)
 80033c4:	701a      	strb	r2, [r3, #0]
				  								spdstate--;
 80033c6:	4b11      	ldr	r3, [pc, #68]	@ (800340c <statemachine+0x30c>)
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	3b01      	subs	r3, #1
 80033cc:	b2da      	uxtb	r2, r3
 80033ce:	4b0f      	ldr	r3, [pc, #60]	@ (800340c <statemachine+0x30c>)
 80033d0:	701a      	strb	r2, [r3, #0]
				  								BTN_B=0;
 80033d2:	4b15      	ldr	r3, [pc, #84]	@ (8003428 <statemachine+0x328>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	601a      	str	r2, [r3, #0]
				  					 					 				  	}




				  					 break;
 80033d8:	e032      	b.n	8003440 <statemachine+0x340>
				  break;
 80033da:	bf00      	nop
 80033dc:	e031      	b.n	8003442 <statemachine+0x342>
					 break;
 80033de:	bf00      	nop
 80033e0:	e02f      	b.n	8003442 <statemachine+0x342>
 80033e2:	bf00      	nop
 80033e4:	f3af 8000 	nop.w
 80033e8:	cccccccd 	.word	0xcccccccd
 80033ec:	400ccccc 	.word	0x400ccccc
 80033f0:	200004e0 	.word	0x200004e0
 80033f4:	20000600 	.word	0x20000600
 80033f8:	200005a8 	.word	0x200005a8
 80033fc:	42700000 	.word	0x42700000
 8003400:	447a0000 	.word	0x447a0000
 8003404:	404e0000 	.word	0x404e0000
 8003408:	42c60000 	.word	0x42c60000
 800340c:	200004e1 	.word	0x200004e1
 8003410:	0801b000 	.word	0x0801b000
 8003414:	20000574 	.word	0x20000574
 8003418:	20000024 	.word	0x20000024
 800341c:	20000014 	.word	0x20000014
 8003420:	0801b008 	.word	0x0801b008
 8003424:	20000570 	.word	0x20000570
 8003428:	2000055c 	.word	0x2000055c
 800342c:	0801b014 	.word	0x0801b014
 8003430:	0801b01c 	.word	0x0801b01c
 8003434:	2000001c 	.word	0x2000001c
 8003438:	0801b02c 	.word	0x0801b02c
 800343c:	0801b034 	.word	0x0801b034
				  					 break;
 8003440:	bf00      	nop
				  }
				  					if(BTN_A>=1){
 8003442:	4b8f      	ldr	r3, [pc, #572]	@ (8003680 <statemachine+0x580>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	2b00      	cmp	r3, #0
 8003448:	dd0b      	ble.n	8003462 <statemachine+0x362>
				  									 					state++;
 800344a:	4b8e      	ldr	r3, [pc, #568]	@ (8003684 <statemachine+0x584>)
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	3301      	adds	r3, #1
 8003450:	b2da      	uxtb	r2, r3
 8003452:	4b8c      	ldr	r3, [pc, #560]	@ (8003684 <statemachine+0x584>)
 8003454:	701a      	strb	r2, [r3, #0]
				  									 					BTN_A=0;
 8003456:	4b8a      	ldr	r3, [pc, #552]	@ (8003680 <statemachine+0x580>)
 8003458:	2200      	movs	r2, #0
 800345a:	601a      	str	r2, [r3, #0]
				  									 					BTN_B=0;
 800345c:	4b8a      	ldr	r3, [pc, #552]	@ (8003688 <statemachine+0x588>)
 800345e:	2200      	movs	r2, #0
 8003460:	601a      	str	r2, [r3, #0]
				  									  	}
				  									 	 if(BTN_B_LONG>=1){
 8003462:	4b8a      	ldr	r3, [pc, #552]	@ (800368c <statemachine+0x58c>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2b00      	cmp	r3, #0
 8003468:	f341 8237 	ble.w	80048da <statemachine+0x17da>
				  									 					  							  vitmax=0;
 800346c:	4b88      	ldr	r3, [pc, #544]	@ (8003690 <statemachine+0x590>)
 800346e:	f04f 0200 	mov.w	r2, #0
 8003472:	601a      	str	r2, [r3, #0]
				  									 					  							BTN_B_LONG=0;
 8003474:	4b85      	ldr	r3, [pc, #532]	@ (800368c <statemachine+0x58c>)
 8003476:	2200      	movs	r2, #0
 8003478:	601a      	str	r2, [r3, #0]
				  									 					  						}
				  									 	 break;
 800347a:	f001 ba2e 	b.w	80048da <statemachine+0x17da>


				  case STATE_BALISE:
					  ssd1306_Fill(Black);
 800347e:	2000      	movs	r0, #0
 8003480:	f7ff fa36 	bl	80028f0 <ssd1306_Fill>
					  ssd1306_SetCursor(32, 32);
 8003484:	2120      	movs	r1, #32
 8003486:	2020      	movs	r0, #32
 8003488:	f7ff fb74 	bl	8002b74 <ssd1306_SetCursor>
					  snprintf((char *)bufferscreen,15, "usb: %d",flag_usb_mounted);
 800348c:	4b81      	ldr	r3, [pc, #516]	@ (8003694 <statemachine+0x594>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a81      	ldr	r2, [pc, #516]	@ (8003698 <statemachine+0x598>)
 8003492:	210f      	movs	r1, #15
 8003494:	4881      	ldr	r0, [pc, #516]	@ (800369c <statemachine+0x59c>)
 8003496:	f012 fc67 	bl	8015d68 <sniprintf>
					  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 800349a:	4a81      	ldr	r2, [pc, #516]	@ (80036a0 <statemachine+0x5a0>)
 800349c:	2301      	movs	r3, #1
 800349e:	ca06      	ldmia	r2, {r1, r2}
 80034a0:	487e      	ldr	r0, [pc, #504]	@ (800369c <statemachine+0x59c>)
 80034a2:	f7ff fb41 	bl	8002b28 <ssd1306_WriteString>

					  if(settimeen==0){
 80034a6:	4b7f      	ldr	r3, [pc, #508]	@ (80036a4 <statemachine+0x5a4>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d116      	bne.n	80034dc <statemachine+0x3dc>

						  if(GNSSData.fixType>=1){
 80034ae:	4b7e      	ldr	r3, [pc, #504]	@ (80036a8 <statemachine+0x5a8>)
 80034b0:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d011      	beq.n	80034dc <statemachine+0x3dc>
							settimeen=1;
 80034b8:	4b7a      	ldr	r3, [pc, #488]	@ (80036a4 <statemachine+0x5a4>)
 80034ba:	2201      	movs	r2, #1
 80034bc:	601a      	str	r2, [r3, #0]
							HR=GNSSData.hour;
 80034be:	4b7a      	ldr	r3, [pc, #488]	@ (80036a8 <statemachine+0x5a8>)
 80034c0:	f893 2074 	ldrb.w	r2, [r3, #116]	@ 0x74
 80034c4:	4b79      	ldr	r3, [pc, #484]	@ (80036ac <statemachine+0x5ac>)
 80034c6:	701a      	strb	r2, [r3, #0]
							MINUTE=GNSSData.min;
 80034c8:	4b77      	ldr	r3, [pc, #476]	@ (80036a8 <statemachine+0x5a8>)
 80034ca:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 80034ce:	4b78      	ldr	r3, [pc, #480]	@ (80036b0 <statemachine+0x5b0>)
 80034d0:	701a      	strb	r2, [r3, #0]
							SEC=GNSSData.sec;
 80034d2:	4b75      	ldr	r3, [pc, #468]	@ (80036a8 <statemachine+0x5a8>)
 80034d4:	f893 2076 	ldrb.w	r2, [r3, #118]	@ 0x76
 80034d8:	4b76      	ldr	r3, [pc, #472]	@ (80036b4 <statemachine+0x5b4>)
 80034da:	701a      	strb	r2, [r3, #0]





					  switch(balisestate){
 80034dc:	4b76      	ldr	r3, [pc, #472]	@ (80036b8 <statemachine+0x5b8>)
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	f000 8263 	beq.w	80039ac <statemachine+0x8ac>
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	f301 81f9 	bgt.w	80048de <statemachine+0x17de>
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d003      	beq.n	80034f8 <statemachine+0x3f8>
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d053      	beq.n	800359c <statemachine+0x49c>
						  				 									 									  	}

					  }


					  break;
 80034f4:	f001 b9f3 	b.w	80048de <statemachine+0x17de>
						  ssd1306_SetCursor(32,32);
 80034f8:	2120      	movs	r1, #32
 80034fa:	2020      	movs	r0, #32
 80034fc:	f7ff fb3a 	bl	8002b74 <ssd1306_SetCursor>
						  if(BTN_B_LONG>=1){
 8003500:	4b62      	ldr	r3, [pc, #392]	@ (800368c <statemachine+0x58c>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2b00      	cmp	r3, #0
 8003506:	dd21      	ble.n	800354c <statemachine+0x44c>
							balisestate++;
 8003508:	4b6b      	ldr	r3, [pc, #428]	@ (80036b8 <statemachine+0x5b8>)
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	3301      	adds	r3, #1
 800350e:	b2da      	uxtb	r2, r3
 8003510:	4b69      	ldr	r3, [pc, #420]	@ (80036b8 <statemachine+0x5b8>)
 8003512:	701a      	strb	r2, [r3, #0]
							BTN_B_LONG=0;
 8003514:	4b5d      	ldr	r3, [pc, #372]	@ (800368c <statemachine+0x58c>)
 8003516:	2200      	movs	r2, #0
 8003518:	601a      	str	r2, [r3, #0]
							BTN_A=0;
 800351a:	4b59      	ldr	r3, [pc, #356]	@ (8003680 <statemachine+0x580>)
 800351c:	2200      	movs	r2, #0
 800351e:	601a      	str	r2, [r3, #0]
							oldlat=GNSSData.fLat;
 8003520:	4b61      	ldr	r3, [pc, #388]	@ (80036a8 <statemachine+0x5a8>)
 8003522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003526:	4618      	mov	r0, r3
 8003528:	f7fc ffe6 	bl	80004f8 <__aeabi_f2d>
 800352c:	4602      	mov	r2, r0
 800352e:	460b      	mov	r3, r1
 8003530:	4962      	ldr	r1, [pc, #392]	@ (80036bc <statemachine+0x5bc>)
 8003532:	e9c1 2300 	strd	r2, r3, [r1]
							oldlong=GNSSData.fLon;
 8003536:	4b5c      	ldr	r3, [pc, #368]	@ (80036a8 <statemachine+0x5a8>)
 8003538:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800353c:	4618      	mov	r0, r3
 800353e:	f7fc ffdb 	bl	80004f8 <__aeabi_f2d>
 8003542:	4602      	mov	r2, r0
 8003544:	460b      	mov	r3, r1
 8003546:	495e      	ldr	r1, [pc, #376]	@ (80036c0 <statemachine+0x5c0>)
 8003548:	e9c1 2300 	strd	r2, r3, [r1]
						  if(BTN_A>=1){
 800354c:	4b4c      	ldr	r3, [pc, #304]	@ (8003680 <statemachine+0x580>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	dd0e      	ble.n	8003572 <statemachine+0x472>
						  				  			 	state++;
 8003554:	4b4b      	ldr	r3, [pc, #300]	@ (8003684 <statemachine+0x584>)
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	3301      	adds	r3, #1
 800355a:	b2da      	uxtb	r2, r3
 800355c:	4b49      	ldr	r3, [pc, #292]	@ (8003684 <statemachine+0x584>)
 800355e:	701a      	strb	r2, [r3, #0]
						  				  			 	BTN_A=0;
 8003560:	4b47      	ldr	r3, [pc, #284]	@ (8003680 <statemachine+0x580>)
 8003562:	2200      	movs	r2, #0
 8003564:	601a      	str	r2, [r3, #0]
						  				  			 	BTN_B=0;
 8003566:	4b48      	ldr	r3, [pc, #288]	@ (8003688 <statemachine+0x588>)
 8003568:	2200      	movs	r2, #0
 800356a:	601a      	str	r2, [r3, #0]
						  				  			 	settimeen=0;
 800356c:	4b4d      	ldr	r3, [pc, #308]	@ (80036a4 <statemachine+0x5a4>)
 800356e:	2200      	movs	r2, #0
 8003570:	601a      	str	r2, [r3, #0]
						  if(BTN_A_LONG>=1){
 8003572:	4b54      	ldr	r3, [pc, #336]	@ (80036c4 <statemachine+0x5c4>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2b00      	cmp	r3, #0
 8003578:	f340 8255 	ble.w	8003a26 <statemachine+0x926>
									  state--;
 800357c:	4b41      	ldr	r3, [pc, #260]	@ (8003684 <statemachine+0x584>)
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	3b01      	subs	r3, #1
 8003582:	b2da      	uxtb	r2, r3
 8003584:	4b3f      	ldr	r3, [pc, #252]	@ (8003684 <statemachine+0x584>)
 8003586:	701a      	strb	r2, [r3, #0]
									BTN_A_LONG=0;
 8003588:	4b4e      	ldr	r3, [pc, #312]	@ (80036c4 <statemachine+0x5c4>)
 800358a:	2200      	movs	r2, #0
 800358c:	601a      	str	r2, [r3, #0]
									BTN_B=0;
 800358e:	4b3e      	ldr	r3, [pc, #248]	@ (8003688 <statemachine+0x588>)
 8003590:	2200      	movs	r2, #0
 8003592:	601a      	str	r2, [r3, #0]
									settimeen=0;
 8003594:	4b43      	ldr	r3, [pc, #268]	@ (80036a4 <statemachine+0x5a4>)
 8003596:	2200      	movs	r2, #0
 8003598:	601a      	str	r2, [r3, #0]
						  break;
 800359a:	e244      	b.n	8003a26 <statemachine+0x926>
						  ssd1306_SetCursor(32,32);
 800359c:	2120      	movs	r1, #32
 800359e:	2020      	movs	r0, #32
 80035a0:	f7ff fae8 	bl	8002b74 <ssd1306_SetCursor>
						  switch(ecranstate){
 80035a4:	4b48      	ldr	r3, [pc, #288]	@ (80036c8 <statemachine+0x5c8>)
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	2b05      	cmp	r3, #5
 80035aa:	f200 8185 	bhi.w	80038b8 <statemachine+0x7b8>
 80035ae:	a201      	add	r2, pc, #4	@ (adr r2, 80035b4 <statemachine+0x4b4>)
 80035b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b4:	080035cd 	.word	0x080035cd
 80035b8:	0800361b 	.word	0x0800361b
 80035bc:	080036e9 	.word	0x080036e9
 80035c0:	08003755 	.word	0x08003755
 80035c4:	080037ad 	.word	0x080037ad
 80035c8:	0800380b 	.word	0x0800380b
							  snprintf((char *)bufferscreen,50,"no data");
 80035cc:	4a3f      	ldr	r2, [pc, #252]	@ (80036cc <statemachine+0x5cc>)
 80035ce:	2132      	movs	r1, #50	@ 0x32
 80035d0:	4832      	ldr	r0, [pc, #200]	@ (800369c <statemachine+0x59c>)
 80035d2:	f012 fbc9 	bl	8015d68 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 80035d6:	4a32      	ldr	r2, [pc, #200]	@ (80036a0 <statemachine+0x5a0>)
 80035d8:	2301      	movs	r3, #1
 80035da:	ca06      	ldmia	r2, {r1, r2}
 80035dc:	482f      	ldr	r0, [pc, #188]	@ (800369c <statemachine+0x59c>)
 80035de:	f7ff faa3 	bl	8002b28 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 80035e2:	212a      	movs	r1, #42	@ 0x2a
 80035e4:	2020      	movs	r0, #32
 80035e6:	f7ff fac5 	bl	8002b74 <ssd1306_SetCursor>
							  ssd1306_WriteString("PageNb",Font_6x8,White);
 80035ea:	4a39      	ldr	r2, [pc, #228]	@ (80036d0 <statemachine+0x5d0>)
 80035ec:	2301      	movs	r3, #1
 80035ee:	ca06      	ldmia	r2, {r1, r2}
 80035f0:	4838      	ldr	r0, [pc, #224]	@ (80036d4 <statemachine+0x5d4>)
 80035f2:	f7ff fa99 	bl	8002b28 <ssd1306_WriteString>
							  if(BTN_B>=1){
 80035f6:	4b24      	ldr	r3, [pc, #144]	@ (8003688 <statemachine+0x588>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f340 8151 	ble.w	80038a2 <statemachine+0x7a2>
														  ecranstate++;
 8003600:	4b31      	ldr	r3, [pc, #196]	@ (80036c8 <statemachine+0x5c8>)
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	3301      	adds	r3, #1
 8003606:	b2da      	uxtb	r2, r3
 8003608:	4b2f      	ldr	r3, [pc, #188]	@ (80036c8 <statemachine+0x5c8>)
 800360a:	701a      	strb	r2, [r3, #0]
													  	BTN_B=0;
 800360c:	4b1e      	ldr	r3, [pc, #120]	@ (8003688 <statemachine+0x588>)
 800360e:	2200      	movs	r2, #0
 8003610:	601a      	str	r2, [r3, #0]
													  	BTN_A=0;
 8003612:	4b1b      	ldr	r3, [pc, #108]	@ (8003680 <statemachine+0x580>)
 8003614:	2200      	movs	r2, #0
 8003616:	601a      	str	r2, [r3, #0]
							  break;
 8003618:	e143      	b.n	80038a2 <statemachine+0x7a2>
							  snprintf((char  *)bufferscreen,50,"%0.3lf",distanceparcouru/1000);
 800361a:	4b2f      	ldr	r3, [pc, #188]	@ (80036d8 <statemachine+0x5d8>)
 800361c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003620:	f04f 0200 	mov.w	r2, #0
 8003624:	4b2d      	ldr	r3, [pc, #180]	@ (80036dc <statemachine+0x5dc>)
 8003626:	f7fd f8e9 	bl	80007fc <__aeabi_ddiv>
 800362a:	4602      	mov	r2, r0
 800362c:	460b      	mov	r3, r1
 800362e:	e9cd 2300 	strd	r2, r3, [sp]
 8003632:	4a2b      	ldr	r2, [pc, #172]	@ (80036e0 <statemachine+0x5e0>)
 8003634:	2132      	movs	r1, #50	@ 0x32
 8003636:	4819      	ldr	r0, [pc, #100]	@ (800369c <statemachine+0x59c>)
 8003638:	f012 fb96 	bl	8015d68 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 800363c:	4a18      	ldr	r2, [pc, #96]	@ (80036a0 <statemachine+0x5a0>)
 800363e:	2301      	movs	r3, #1
 8003640:	ca06      	ldmia	r2, {r1, r2}
 8003642:	4816      	ldr	r0, [pc, #88]	@ (800369c <statemachine+0x59c>)
 8003644:	f7ff fa70 	bl	8002b28 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 8003648:	212a      	movs	r1, #42	@ 0x2a
 800364a:	2020      	movs	r0, #32
 800364c:	f7ff fa92 	bl	8002b74 <ssd1306_SetCursor>
							  ssd1306_WriteString("Dist(km)",Font_6x8,White);
 8003650:	4a1f      	ldr	r2, [pc, #124]	@ (80036d0 <statemachine+0x5d0>)
 8003652:	2301      	movs	r3, #1
 8003654:	ca06      	ldmia	r2, {r1, r2}
 8003656:	4823      	ldr	r0, [pc, #140]	@ (80036e4 <statemachine+0x5e4>)
 8003658:	f7ff fa66 	bl	8002b28 <ssd1306_WriteString>
							  if(BTN_B>=1){
 800365c:	4b0a      	ldr	r3, [pc, #40]	@ (8003688 <statemachine+0x588>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2b00      	cmp	r3, #0
 8003662:	f340 8120 	ble.w	80038a6 <statemachine+0x7a6>
							  														  ecranstate++;
 8003666:	4b18      	ldr	r3, [pc, #96]	@ (80036c8 <statemachine+0x5c8>)
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	3301      	adds	r3, #1
 800366c:	b2da      	uxtb	r2, r3
 800366e:	4b16      	ldr	r3, [pc, #88]	@ (80036c8 <statemachine+0x5c8>)
 8003670:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 8003672:	4b05      	ldr	r3, [pc, #20]	@ (8003688 <statemachine+0x588>)
 8003674:	2200      	movs	r2, #0
 8003676:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 8003678:	4b01      	ldr	r3, [pc, #4]	@ (8003680 <statemachine+0x580>)
 800367a:	2200      	movs	r2, #0
 800367c:	601a      	str	r2, [r3, #0]
							  break;
 800367e:	e112      	b.n	80038a6 <statemachine+0x7a6>
 8003680:	20000558 	.word	0x20000558
 8003684:	200004e0 	.word	0x200004e0
 8003688:	2000055c 	.word	0x2000055c
 800368c:	200005f0 	.word	0x200005f0
 8003690:	200005a8 	.word	0x200005a8
 8003694:	200006cc 	.word	0x200006cc
 8003698:	0801b040 	.word	0x0801b040
 800369c:	20000574 	.word	0x20000574
 80036a0:	2000001c 	.word	0x2000001c
 80036a4:	200005dc 	.word	0x200005dc
 80036a8:	20000600 	.word	0x20000600
 80036ac:	200005d9 	.word	0x200005d9
 80036b0:	200005da 	.word	0x200005da
 80036b4:	200005d8 	.word	0x200005d8
 80036b8:	200004e4 	.word	0x200004e4
 80036bc:	200005c8 	.word	0x200005c8
 80036c0:	200005d0 	.word	0x200005d0
 80036c4:	200005f4 	.word	0x200005f4
 80036c8:	200005f8 	.word	0x200005f8
 80036cc:	0801b048 	.word	0x0801b048
 80036d0:	20000014 	.word	0x20000014
 80036d4:	0801b050 	.word	0x0801b050
 80036d8:	200005c0 	.word	0x200005c0
 80036dc:	408f4000 	.word	0x408f4000
 80036e0:	0801b058 	.word	0x0801b058
 80036e4:	0801b060 	.word	0x0801b060
							  snprintf((char  *)bufferscreen,50,"%0.1f",GNSSData.fgSpeed*3.6);
 80036e8:	4b9b      	ldr	r3, [pc, #620]	@ (8003958 <statemachine+0x858>)
 80036ea:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7fc ff02 	bl	80004f8 <__aeabi_f2d>
 80036f4:	a396      	add	r3, pc, #600	@ (adr r3, 8003950 <statemachine+0x850>)
 80036f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036fa:	f7fc ff55 	bl	80005a8 <__aeabi_dmul>
 80036fe:	4602      	mov	r2, r0
 8003700:	460b      	mov	r3, r1
 8003702:	e9cd 2300 	strd	r2, r3, [sp]
 8003706:	4a95      	ldr	r2, [pc, #596]	@ (800395c <statemachine+0x85c>)
 8003708:	2132      	movs	r1, #50	@ 0x32
 800370a:	4895      	ldr	r0, [pc, #596]	@ (8003960 <statemachine+0x860>)
 800370c:	f012 fb2c 	bl	8015d68 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8003710:	4a94      	ldr	r2, [pc, #592]	@ (8003964 <statemachine+0x864>)
 8003712:	2301      	movs	r3, #1
 8003714:	ca06      	ldmia	r2, {r1, r2}
 8003716:	4892      	ldr	r0, [pc, #584]	@ (8003960 <statemachine+0x860>)
 8003718:	f7ff fa06 	bl	8002b28 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 800371c:	212a      	movs	r1, #42	@ 0x2a
 800371e:	2020      	movs	r0, #32
 8003720:	f7ff fa28 	bl	8002b74 <ssd1306_SetCursor>
							  ssd1306_WriteString("Vit(kmh)",Font_6x8,White);
 8003724:	4a90      	ldr	r2, [pc, #576]	@ (8003968 <statemachine+0x868>)
 8003726:	2301      	movs	r3, #1
 8003728:	ca06      	ldmia	r2, {r1, r2}
 800372a:	4890      	ldr	r0, [pc, #576]	@ (800396c <statemachine+0x86c>)
 800372c:	f7ff f9fc 	bl	8002b28 <ssd1306_WriteString>
							  if(BTN_B>=1){
 8003730:	4b8f      	ldr	r3, [pc, #572]	@ (8003970 <statemachine+0x870>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2b00      	cmp	r3, #0
 8003736:	f340 80b8 	ble.w	80038aa <statemachine+0x7aa>
							  														  ecranstate++;
 800373a:	4b8e      	ldr	r3, [pc, #568]	@ (8003974 <statemachine+0x874>)
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	3301      	adds	r3, #1
 8003740:	b2da      	uxtb	r2, r3
 8003742:	4b8c      	ldr	r3, [pc, #560]	@ (8003974 <statemachine+0x874>)
 8003744:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 8003746:	4b8a      	ldr	r3, [pc, #552]	@ (8003970 <statemachine+0x870>)
 8003748:	2200      	movs	r2, #0
 800374a:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 800374c:	4b8a      	ldr	r3, [pc, #552]	@ (8003978 <statemachine+0x878>)
 800374e:	2200      	movs	r2, #0
 8003750:	601a      	str	r2, [r3, #0]
							  break;
 8003752:	e0aa      	b.n	80038aa <statemachine+0x7aa>
							  snprintf((char  *)bufferscreen,50,"%0.1lf",bmpalt);
 8003754:	4b89      	ldr	r3, [pc, #548]	@ (800397c <statemachine+0x87c>)
 8003756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375a:	e9cd 2300 	strd	r2, r3, [sp]
 800375e:	4a88      	ldr	r2, [pc, #544]	@ (8003980 <statemachine+0x880>)
 8003760:	2132      	movs	r1, #50	@ 0x32
 8003762:	487f      	ldr	r0, [pc, #508]	@ (8003960 <statemachine+0x860>)
 8003764:	f012 fb00 	bl	8015d68 <sniprintf>
							  							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8003768:	4a7e      	ldr	r2, [pc, #504]	@ (8003964 <statemachine+0x864>)
 800376a:	2301      	movs	r3, #1
 800376c:	ca06      	ldmia	r2, {r1, r2}
 800376e:	487c      	ldr	r0, [pc, #496]	@ (8003960 <statemachine+0x860>)
 8003770:	f7ff f9da 	bl	8002b28 <ssd1306_WriteString>
							  							ssd1306_SetCursor(32,42);
 8003774:	212a      	movs	r1, #42	@ 0x2a
 8003776:	2020      	movs	r0, #32
 8003778:	f7ff f9fc 	bl	8002b74 <ssd1306_SetCursor>
							  							ssd1306_WriteString("alt(m)",Font_6x8,White);
 800377c:	4a7a      	ldr	r2, [pc, #488]	@ (8003968 <statemachine+0x868>)
 800377e:	2301      	movs	r3, #1
 8003780:	ca06      	ldmia	r2, {r1, r2}
 8003782:	4880      	ldr	r0, [pc, #512]	@ (8003984 <statemachine+0x884>)
 8003784:	f7ff f9d0 	bl	8002b28 <ssd1306_WriteString>
							  if(BTN_B>=1){
 8003788:	4b79      	ldr	r3, [pc, #484]	@ (8003970 <statemachine+0x870>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2b00      	cmp	r3, #0
 800378e:	f340 808e 	ble.w	80038ae <statemachine+0x7ae>
							  														  ecranstate++;
 8003792:	4b78      	ldr	r3, [pc, #480]	@ (8003974 <statemachine+0x874>)
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	3301      	adds	r3, #1
 8003798:	b2da      	uxtb	r2, r3
 800379a:	4b76      	ldr	r3, [pc, #472]	@ (8003974 <statemachine+0x874>)
 800379c:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 800379e:	4b74      	ldr	r3, [pc, #464]	@ (8003970 <statemachine+0x870>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 80037a4:	4b74      	ldr	r3, [pc, #464]	@ (8003978 <statemachine+0x878>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	601a      	str	r2, [r3, #0]
							  break;
 80037aa:	e080      	b.n	80038ae <statemachine+0x7ae>
							  snprintf((char  *)bufferscreen,50,"%0.1f",vbat);
 80037ac:	4b76      	ldr	r3, [pc, #472]	@ (8003988 <statemachine+0x888>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7fc fea1 	bl	80004f8 <__aeabi_f2d>
 80037b6:	4602      	mov	r2, r0
 80037b8:	460b      	mov	r3, r1
 80037ba:	e9cd 2300 	strd	r2, r3, [sp]
 80037be:	4a67      	ldr	r2, [pc, #412]	@ (800395c <statemachine+0x85c>)
 80037c0:	2132      	movs	r1, #50	@ 0x32
 80037c2:	4867      	ldr	r0, [pc, #412]	@ (8003960 <statemachine+0x860>)
 80037c4:	f012 fad0 	bl	8015d68 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 80037c8:	4a66      	ldr	r2, [pc, #408]	@ (8003964 <statemachine+0x864>)
 80037ca:	2301      	movs	r3, #1
 80037cc:	ca06      	ldmia	r2, {r1, r2}
 80037ce:	4864      	ldr	r0, [pc, #400]	@ (8003960 <statemachine+0x860>)
 80037d0:	f7ff f9aa 	bl	8002b28 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 80037d4:	212a      	movs	r1, #42	@ 0x2a
 80037d6:	2020      	movs	r0, #32
 80037d8:	f7ff f9cc 	bl	8002b74 <ssd1306_SetCursor>
							  ssd1306_WriteString("Vbat(V)",Font_6x8,White);
 80037dc:	4a62      	ldr	r2, [pc, #392]	@ (8003968 <statemachine+0x868>)
 80037de:	2301      	movs	r3, #1
 80037e0:	ca06      	ldmia	r2, {r1, r2}
 80037e2:	486a      	ldr	r0, [pc, #424]	@ (800398c <statemachine+0x88c>)
 80037e4:	f7ff f9a0 	bl	8002b28 <ssd1306_WriteString>
							  if(BTN_B>=1){
 80037e8:	4b61      	ldr	r3, [pc, #388]	@ (8003970 <statemachine+0x870>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	dd60      	ble.n	80038b2 <statemachine+0x7b2>
							  														  ecranstate++;
 80037f0:	4b60      	ldr	r3, [pc, #384]	@ (8003974 <statemachine+0x874>)
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	3301      	adds	r3, #1
 80037f6:	b2da      	uxtb	r2, r3
 80037f8:	4b5e      	ldr	r3, [pc, #376]	@ (8003974 <statemachine+0x874>)
 80037fa:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 80037fc:	4b5c      	ldr	r3, [pc, #368]	@ (8003970 <statemachine+0x870>)
 80037fe:	2200      	movs	r2, #0
 8003800:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 8003802:	4b5d      	ldr	r3, [pc, #372]	@ (8003978 <statemachine+0x878>)
 8003804:	2200      	movs	r2, #0
 8003806:	601a      	str	r2, [r3, #0]
							  break;
 8003808:	e053      	b.n	80038b2 <statemachine+0x7b2>
							  snprintf((char  *)bufferscreen,50,"%0.1f",vitmax*3.6);
 800380a:	4b61      	ldr	r3, [pc, #388]	@ (8003990 <statemachine+0x890>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4618      	mov	r0, r3
 8003810:	f7fc fe72 	bl	80004f8 <__aeabi_f2d>
 8003814:	a34e      	add	r3, pc, #312	@ (adr r3, 8003950 <statemachine+0x850>)
 8003816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381a:	f7fc fec5 	bl	80005a8 <__aeabi_dmul>
 800381e:	4602      	mov	r2, r0
 8003820:	460b      	mov	r3, r1
 8003822:	e9cd 2300 	strd	r2, r3, [sp]
 8003826:	4a4d      	ldr	r2, [pc, #308]	@ (800395c <statemachine+0x85c>)
 8003828:	2132      	movs	r1, #50	@ 0x32
 800382a:	484d      	ldr	r0, [pc, #308]	@ (8003960 <statemachine+0x860>)
 800382c:	f012 fa9c 	bl	8015d68 <sniprintf>
							  							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8003830:	4a4c      	ldr	r2, [pc, #304]	@ (8003964 <statemachine+0x864>)
 8003832:	2301      	movs	r3, #1
 8003834:	ca06      	ldmia	r2, {r1, r2}
 8003836:	484a      	ldr	r0, [pc, #296]	@ (8003960 <statemachine+0x860>)
 8003838:	f7ff f976 	bl	8002b28 <ssd1306_WriteString>
							  							ssd1306_SetCursor(32,42);
 800383c:	212a      	movs	r1, #42	@ 0x2a
 800383e:	2020      	movs	r0, #32
 8003840:	f7ff f998 	bl	8002b74 <ssd1306_SetCursor>
							  							ssd1306_WriteString("MaxV",Font_6x8,White);
 8003844:	4a48      	ldr	r2, [pc, #288]	@ (8003968 <statemachine+0x868>)
 8003846:	2301      	movs	r3, #1
 8003848:	ca06      	ldmia	r2, {r1, r2}
 800384a:	4852      	ldr	r0, [pc, #328]	@ (8003994 <statemachine+0x894>)
 800384c:	f7ff f96c 	bl	8002b28 <ssd1306_WriteString>
							  if(BTN_B>=1){
 8003850:	4b47      	ldr	r3, [pc, #284]	@ (8003970 <statemachine+0x870>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	dd2e      	ble.n	80038b6 <statemachine+0x7b6>
							  														ecranstate--;
 8003858:	4b46      	ldr	r3, [pc, #280]	@ (8003974 <statemachine+0x874>)
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	3b01      	subs	r3, #1
 800385e:	b2da      	uxtb	r2, r3
 8003860:	4b44      	ldr	r3, [pc, #272]	@ (8003974 <statemachine+0x874>)
 8003862:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 8003864:	4b43      	ldr	r3, [pc, #268]	@ (8003974 <statemachine+0x874>)
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	3b01      	subs	r3, #1
 800386a:	b2da      	uxtb	r2, r3
 800386c:	4b41      	ldr	r3, [pc, #260]	@ (8003974 <statemachine+0x874>)
 800386e:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 8003870:	4b40      	ldr	r3, [pc, #256]	@ (8003974 <statemachine+0x874>)
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	3b01      	subs	r3, #1
 8003876:	b2da      	uxtb	r2, r3
 8003878:	4b3e      	ldr	r3, [pc, #248]	@ (8003974 <statemachine+0x874>)
 800387a:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 800387c:	4b3d      	ldr	r3, [pc, #244]	@ (8003974 <statemachine+0x874>)
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	3b01      	subs	r3, #1
 8003882:	b2da      	uxtb	r2, r3
 8003884:	4b3b      	ldr	r3, [pc, #236]	@ (8003974 <statemachine+0x874>)
 8003886:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 8003888:	4b3a      	ldr	r3, [pc, #232]	@ (8003974 <statemachine+0x874>)
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	3b01      	subs	r3, #1
 800388e:	b2da      	uxtb	r2, r3
 8003890:	4b38      	ldr	r3, [pc, #224]	@ (8003974 <statemachine+0x874>)
 8003892:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 8003894:	4b36      	ldr	r3, [pc, #216]	@ (8003970 <statemachine+0x870>)
 8003896:	2200      	movs	r2, #0
 8003898:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 800389a:	4b37      	ldr	r3, [pc, #220]	@ (8003978 <statemachine+0x878>)
 800389c:	2200      	movs	r2, #0
 800389e:	601a      	str	r2, [r3, #0]
							  break;
 80038a0:	e009      	b.n	80038b6 <statemachine+0x7b6>
							  break;
 80038a2:	bf00      	nop
 80038a4:	e008      	b.n	80038b8 <statemachine+0x7b8>
							  break;
 80038a6:	bf00      	nop
 80038a8:	e006      	b.n	80038b8 <statemachine+0x7b8>
							  break;
 80038aa:	bf00      	nop
 80038ac:	e004      	b.n	80038b8 <statemachine+0x7b8>
							  break;
 80038ae:	bf00      	nop
 80038b0:	e002      	b.n	80038b8 <statemachine+0x7b8>
							  break;
 80038b2:	bf00      	nop
 80038b4:	e000      	b.n	80038b8 <statemachine+0x7b8>
							  break;
 80038b6:	bf00      	nop
						 	batterygauge(vbat,79, 42,1);
 80038b8:	4b33      	ldr	r3, [pc, #204]	@ (8003988 <statemachine+0x888>)
 80038ba:	edd3 7a00 	vldr	s15, [r3]
 80038be:	2201      	movs	r2, #1
 80038c0:	212a      	movs	r1, #42	@ 0x2a
 80038c2:	204f      	movs	r0, #79	@ 0x4f
 80038c4:	eeb0 0a67 	vmov.f32	s0, s15
 80038c8:	f7ff fa9e 	bl	8002e08 <batterygauge>
						 	ssd1306_SetCursor(32,52);
 80038cc:	2134      	movs	r1, #52	@ 0x34
 80038ce:	2020      	movs	r0, #32
 80038d0:	f7ff f950 	bl	8002b74 <ssd1306_SetCursor>
						 	snprintf((char  *)bufferscreen,50, "%0.2fV",vbat);
 80038d4:	4b2c      	ldr	r3, [pc, #176]	@ (8003988 <statemachine+0x888>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4618      	mov	r0, r3
 80038da:	f7fc fe0d 	bl	80004f8 <__aeabi_f2d>
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	e9cd 2300 	strd	r2, r3, [sp]
 80038e6:	4a2c      	ldr	r2, [pc, #176]	@ (8003998 <statemachine+0x898>)
 80038e8:	2132      	movs	r1, #50	@ 0x32
 80038ea:	481d      	ldr	r0, [pc, #116]	@ (8003960 <statemachine+0x860>)
 80038ec:	f012 fa3c 	bl	8015d68 <sniprintf>
						 	ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 80038f0:	4a1d      	ldr	r2, [pc, #116]	@ (8003968 <statemachine+0x868>)
 80038f2:	2301      	movs	r3, #1
 80038f4:	ca06      	ldmia	r2, {r1, r2}
 80038f6:	481a      	ldr	r0, [pc, #104]	@ (8003960 <statemachine+0x860>)
 80038f8:	f7ff f916 	bl	8002b28 <ssd1306_WriteString>
						 	ssd1306_SetCursor(65,52);
 80038fc:	2134      	movs	r1, #52	@ 0x34
 80038fe:	2041      	movs	r0, #65	@ 0x41
 8003900:	f7ff f938 	bl	8002b74 <ssd1306_SetCursor>
						 	snprintf((char  *)bufferscreen,50, "sat=%d",GNSSData.numSV);
 8003904:	4b14      	ldr	r3, [pc, #80]	@ (8003958 <statemachine+0x858>)
 8003906:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 800390a:	4a24      	ldr	r2, [pc, #144]	@ (800399c <statemachine+0x89c>)
 800390c:	2132      	movs	r1, #50	@ 0x32
 800390e:	4814      	ldr	r0, [pc, #80]	@ (8003960 <statemachine+0x860>)
 8003910:	f012 fa2a 	bl	8015d68 <sniprintf>
						 	ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8003914:	4a14      	ldr	r2, [pc, #80]	@ (8003968 <statemachine+0x868>)
 8003916:	2301      	movs	r3, #1
 8003918:	ca06      	ldmia	r2, {r1, r2}
 800391a:	4811      	ldr	r0, [pc, #68]	@ (8003960 <statemachine+0x860>)
 800391c:	f7ff f904 	bl	8002b28 <ssd1306_WriteString>
						  if(BTN_B_LONG>=1){
 8003920:	4b1f      	ldr	r3, [pc, #124]	@ (80039a0 <statemachine+0x8a0>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	f340 8081 	ble.w	8003a2c <statemachine+0x92c>
						  						  balisestate--;
 800392a:	4b1e      	ldr	r3, [pc, #120]	@ (80039a4 <statemachine+0x8a4>)
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	3b01      	subs	r3, #1
 8003930:	b2da      	uxtb	r2, r3
 8003932:	4b1c      	ldr	r3, [pc, #112]	@ (80039a4 <statemachine+0x8a4>)
 8003934:	701a      	strb	r2, [r3, #0]
						  						  BTN_B_LONG=0;
 8003936:	4b1a      	ldr	r3, [pc, #104]	@ (80039a0 <statemachine+0x8a0>)
 8003938:	2200      	movs	r2, #0
 800393a:	601a      	str	r2, [r3, #0]
						  						  BTN_A=0;
 800393c:	4b0e      	ldr	r3, [pc, #56]	@ (8003978 <statemachine+0x878>)
 800393e:	2200      	movs	r2, #0
 8003940:	601a      	str	r2, [r3, #0]
						  						HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_RESET);
 8003942:	2200      	movs	r2, #0
 8003944:	2102      	movs	r1, #2
 8003946:	4818      	ldr	r0, [pc, #96]	@ (80039a8 <statemachine+0x8a8>)
 8003948:	f003 fc5a 	bl	8007200 <HAL_GPIO_WritePin>
						  break;
 800394c:	e06e      	b.n	8003a2c <statemachine+0x92c>
 800394e:	bf00      	nop
 8003950:	cccccccd 	.word	0xcccccccd
 8003954:	400ccccc 	.word	0x400ccccc
 8003958:	20000600 	.word	0x20000600
 800395c:	0801b000 	.word	0x0801b000
 8003960:	20000574 	.word	0x20000574
 8003964:	2000001c 	.word	0x2000001c
 8003968:	20000014 	.word	0x20000014
 800396c:	0801b008 	.word	0x0801b008
 8003970:	2000055c 	.word	0x2000055c
 8003974:	200005f8 	.word	0x200005f8
 8003978:	20000558 	.word	0x20000558
 800397c:	200003f0 	.word	0x200003f0
 8003980:	0801b06c 	.word	0x0801b06c
 8003984:	0801b074 	.word	0x0801b074
 8003988:	20000570 	.word	0x20000570
 800398c:	0801b07c 	.word	0x0801b07c
 8003990:	200005a8 	.word	0x200005a8
 8003994:	0801b084 	.word	0x0801b084
 8003998:	0801b08c 	.word	0x0801b08c
 800399c:	0801b094 	.word	0x0801b094
 80039a0:	200005f0 	.word	0x200005f0
 80039a4:	200004e4 	.word	0x200004e4
 80039a8:	48000400 	.word	0x48000400
						  ssd1306_SetCursor(32,32);
 80039ac:	2120      	movs	r1, #32
 80039ae:	2020      	movs	r0, #32
 80039b0:	f7ff f8e0 	bl	8002b74 <ssd1306_SetCursor>
						  ssd1306_WriteString("fin de",Font_6x8,White);
 80039b4:	4a8e      	ldr	r2, [pc, #568]	@ (8003bf0 <statemachine+0xaf0>)
 80039b6:	2301      	movs	r3, #1
 80039b8:	ca06      	ldmia	r2, {r1, r2}
 80039ba:	488e      	ldr	r0, [pc, #568]	@ (8003bf4 <statemachine+0xaf4>)
 80039bc:	f7ff f8b4 	bl	8002b28 <ssd1306_WriteString>
						  ssd1306_SetCursor(32,42);
 80039c0:	212a      	movs	r1, #42	@ 0x2a
 80039c2:	2020      	movs	r0, #32
 80039c4:	f7ff f8d6 	bl	8002b74 <ssd1306_SetCursor>
						  ssd1306_WriteString("memoire",Font_6x8,White);
 80039c8:	4a89      	ldr	r2, [pc, #548]	@ (8003bf0 <statemachine+0xaf0>)
 80039ca:	2301      	movs	r3, #1
 80039cc:	ca06      	ldmia	r2, {r1, r2}
 80039ce:	488a      	ldr	r0, [pc, #552]	@ (8003bf8 <statemachine+0xaf8>)
 80039d0:	f7ff f8aa 	bl	8002b28 <ssd1306_WriteString>
						  if(BTN_A>=1){
 80039d4:	4b89      	ldr	r3, [pc, #548]	@ (8003bfc <statemachine+0xafc>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	dd0e      	ble.n	80039fa <statemachine+0x8fa>
						  				  			 	state++;
 80039dc:	4b88      	ldr	r3, [pc, #544]	@ (8003c00 <statemachine+0xb00>)
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	3301      	adds	r3, #1
 80039e2:	b2da      	uxtb	r2, r3
 80039e4:	4b86      	ldr	r3, [pc, #536]	@ (8003c00 <statemachine+0xb00>)
 80039e6:	701a      	strb	r2, [r3, #0]
						  				  			 	BTN_A=0;
 80039e8:	4b84      	ldr	r3, [pc, #528]	@ (8003bfc <statemachine+0xafc>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	601a      	str	r2, [r3, #0]
						  				  			 	BTN_B=0;
 80039ee:	4b85      	ldr	r3, [pc, #532]	@ (8003c04 <statemachine+0xb04>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	601a      	str	r2, [r3, #0]
						  				  			settimeen=0;
 80039f4:	4b84      	ldr	r3, [pc, #528]	@ (8003c08 <statemachine+0xb08>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	601a      	str	r2, [r3, #0]
						  if(BTN_A_LONG>=1){
 80039fa:	4b84      	ldr	r3, [pc, #528]	@ (8003c0c <statemachine+0xb0c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	f340 876d 	ble.w	80048de <statemachine+0x17de>
						  				 									 									  			 	state--;
 8003a04:	4b7e      	ldr	r3, [pc, #504]	@ (8003c00 <statemachine+0xb00>)
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	b2da      	uxtb	r2, r3
 8003a0c:	4b7c      	ldr	r3, [pc, #496]	@ (8003c00 <statemachine+0xb00>)
 8003a0e:	701a      	strb	r2, [r3, #0]
						  				 									 									  			 	BTN_A=0;
 8003a10:	4b7a      	ldr	r3, [pc, #488]	@ (8003bfc <statemachine+0xafc>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	601a      	str	r2, [r3, #0]
						  				 									 									  			 	BTN_B=0;
 8003a16:	4b7b      	ldr	r3, [pc, #492]	@ (8003c04 <statemachine+0xb04>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	601a      	str	r2, [r3, #0]
						  				 									 									  			 	BTN_A_LONG=0;
 8003a1c:	4b7b      	ldr	r3, [pc, #492]	@ (8003c0c <statemachine+0xb0c>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	601a      	str	r2, [r3, #0]
					  break;
 8003a22:	f000 bf5c 	b.w	80048de <statemachine+0x17de>
						  break;
 8003a26:	bf00      	nop
 8003a28:	f000 bf59 	b.w	80048de <statemachine+0x17de>
						  break;
 8003a2c:	bf00      	nop
					  break;
 8003a2e:	f000 bf56 	b.w	80048de <statemachine+0x17de>

	case STATE_POS:
			  ssd1306_Fill(Black);
 8003a32:	2000      	movs	r0, #0
 8003a34:	f7fe ff5c 	bl	80028f0 <ssd1306_Fill>

			  switch(posstate){
 8003a38:	4b75      	ldr	r3, [pc, #468]	@ (8003c10 <statemachine+0xb10>)
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	2b05      	cmp	r3, #5
 8003a3e:	f200 8308 	bhi.w	8004052 <statemachine+0xf52>
 8003a42:	a201      	add	r2, pc, #4	@ (adr r2, 8003a48 <statemachine+0x948>)
 8003a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a48:	08003a61 	.word	0x08003a61
 8003a4c:	08003b1f 	.word	0x08003b1f
 8003a50:	08003c45 	.word	0x08003c45
 8003a54:	08003d1d 	.word	0x08003d1d
 8003a58:	08003df5 	.word	0x08003df5
 8003a5c:	08003f2d 	.word	0x08003f2d

			  case STATE_SUMMARY1:

						ssd1306_SetCursor(32, 32);
 8003a60:	2120      	movs	r1, #32
 8003a62:	2020      	movs	r0, #32
 8003a64:	f7ff f886 	bl	8002b74 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "Latitude:");
 8003a68:	4a6a      	ldr	r2, [pc, #424]	@ (8003c14 <statemachine+0xb14>)
 8003a6a:	210f      	movs	r1, #15
 8003a6c:	486a      	ldr	r0, [pc, #424]	@ (8003c18 <statemachine+0xb18>)
 8003a6e:	f012 f97b 	bl	8015d68 <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003a72:	4a5f      	ldr	r2, [pc, #380]	@ (8003bf0 <statemachine+0xaf0>)
 8003a74:	2301      	movs	r3, #1
 8003a76:	ca06      	ldmia	r2, {r1, r2}
 8003a78:	4867      	ldr	r0, [pc, #412]	@ (8003c18 <statemachine+0xb18>)
 8003a7a:	f7ff f855 	bl	8002b28 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",GNSSData.fLat);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003a7e:	4b67      	ldr	r3, [pc, #412]	@ (8003c1c <statemachine+0xb1c>)
 8003a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a84:	4618      	mov	r0, r3
 8003a86:	f7fc fd37 	bl	80004f8 <__aeabi_f2d>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	e9cd 2300 	strd	r2, r3, [sp]
 8003a92:	4a63      	ldr	r2, [pc, #396]	@ (8003c20 <statemachine+0xb20>)
 8003a94:	210f      	movs	r1, #15
 8003a96:	4860      	ldr	r0, [pc, #384]	@ (8003c18 <statemachine+0xb18>)
 8003a98:	f012 f966 	bl	8015d68 <sniprintf>
						ssd1306_SetCursor(32, 40);
 8003a9c:	2128      	movs	r1, #40	@ 0x28
 8003a9e:	2020      	movs	r0, #32
 8003aa0:	f7ff f868 	bl	8002b74 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003aa4:	4a52      	ldr	r2, [pc, #328]	@ (8003bf0 <statemachine+0xaf0>)
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	ca06      	ldmia	r2, {r1, r2}
 8003aaa:	485b      	ldr	r0, [pc, #364]	@ (8003c18 <statemachine+0xb18>)
 8003aac:	f7ff f83c 	bl	8002b28 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "Longitude:");
 8003ab0:	4a5c      	ldr	r2, [pc, #368]	@ (8003c24 <statemachine+0xb24>)
 8003ab2:	210f      	movs	r1, #15
 8003ab4:	4858      	ldr	r0, [pc, #352]	@ (8003c18 <statemachine+0xb18>)
 8003ab6:	f012 f957 	bl	8015d68 <sniprintf>
						ssd1306_SetCursor(32, 48);
 8003aba:	2130      	movs	r1, #48	@ 0x30
 8003abc:	2020      	movs	r0, #32
 8003abe:	f7ff f859 	bl	8002b74 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003ac2:	4a4b      	ldr	r2, [pc, #300]	@ (8003bf0 <statemachine+0xaf0>)
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	ca06      	ldmia	r2, {r1, r2}
 8003ac8:	4853      	ldr	r0, [pc, #332]	@ (8003c18 <statemachine+0xb18>)
 8003aca:	f7ff f82d 	bl	8002b28 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",GNSSData.fLon);
 8003ace:	4b53      	ldr	r3, [pc, #332]	@ (8003c1c <statemachine+0xb1c>)
 8003ad0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7fc fd0f 	bl	80004f8 <__aeabi_f2d>
 8003ada:	4602      	mov	r2, r0
 8003adc:	460b      	mov	r3, r1
 8003ade:	e9cd 2300 	strd	r2, r3, [sp]
 8003ae2:	4a4f      	ldr	r2, [pc, #316]	@ (8003c20 <statemachine+0xb20>)
 8003ae4:	210f      	movs	r1, #15
 8003ae6:	484c      	ldr	r0, [pc, #304]	@ (8003c18 <statemachine+0xb18>)
 8003ae8:	f012 f93e 	bl	8015d68 <sniprintf>
						ssd1306_SetCursor(32, 56);
 8003aec:	2138      	movs	r1, #56	@ 0x38
 8003aee:	2020      	movs	r0, #32
 8003af0:	f7ff f840 	bl	8002b74 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003af4:	4a3e      	ldr	r2, [pc, #248]	@ (8003bf0 <statemachine+0xaf0>)
 8003af6:	2301      	movs	r3, #1
 8003af8:	ca06      	ldmia	r2, {r1, r2}
 8003afa:	4847      	ldr	r0, [pc, #284]	@ (8003c18 <statemachine+0xb18>)
 8003afc:	f7ff f814 	bl	8002b28 <ssd1306_WriteString>
				  if(BTN_B>=1){
 8003b00:	4b40      	ldr	r3, [pc, #256]	@ (8003c04 <statemachine+0xb04>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	f340 8299 	ble.w	800403c <statemachine+0xf3c>
					  posstate++;
 8003b0a:	4b41      	ldr	r3, [pc, #260]	@ (8003c10 <statemachine+0xb10>)
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	3301      	adds	r3, #1
 8003b10:	b2da      	uxtb	r2, r3
 8003b12:	4b3f      	ldr	r3, [pc, #252]	@ (8003c10 <statemachine+0xb10>)
 8003b14:	701a      	strb	r2, [r3, #0]
					  BTN_B=0;
 8003b16:	4b3b      	ldr	r3, [pc, #236]	@ (8003c04 <statemachine+0xb04>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	601a      	str	r2, [r3, #0]
				  }



				  break;
 8003b1c:	e28e      	b.n	800403c <statemachine+0xf3c>
			  case STATE_INFO:
				ssd1306_Fill(Black);
 8003b1e:	2000      	movs	r0, #0
 8003b20:	f7fe fee6 	bl	80028f0 <ssd1306_Fill>

				snprintf((char *)bufferscreen,15, "hacc=%0.2fm",GNSSData.fhACC);//sert a	connaitre la qualite du fix si proche de 1 voir infrieur alors le fix est tres bon
 8003b24:	4b3d      	ldr	r3, [pc, #244]	@ (8003c1c <statemachine+0xb1c>)
 8003b26:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f7fc fce4 	bl	80004f8 <__aeabi_f2d>
 8003b30:	4602      	mov	r2, r0
 8003b32:	460b      	mov	r3, r1
 8003b34:	e9cd 2300 	strd	r2, r3, [sp]
 8003b38:	4a3b      	ldr	r2, [pc, #236]	@ (8003c28 <statemachine+0xb28>)
 8003b3a:	210f      	movs	r1, #15
 8003b3c:	4836      	ldr	r0, [pc, #216]	@ (8003c18 <statemachine+0xb18>)
 8003b3e:	f012 f913 	bl	8015d68 <sniprintf>
				ssd1306_SetCursor(32, 32);
 8003b42:	2120      	movs	r1, #32
 8003b44:	2020      	movs	r0, #32
 8003b46:	f7ff f815 	bl	8002b74 <ssd1306_SetCursor>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003b4a:	4a38      	ldr	r2, [pc, #224]	@ (8003c2c <statemachine+0xb2c>)
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	ca06      	ldmia	r2, {r1, r2}
 8003b50:	4831      	ldr	r0, [pc, #196]	@ (8003c18 <statemachine+0xb18>)
 8003b52:	f7fe ffe9 	bl	8002b28 <ssd1306_WriteString>
				snprintf((char *)bufferscreen,20, "v=%0.2fV",vbat);
 8003b56:	4b36      	ldr	r3, [pc, #216]	@ (8003c30 <statemachine+0xb30>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fc fccc 	bl	80004f8 <__aeabi_f2d>
 8003b60:	4602      	mov	r2, r0
 8003b62:	460b      	mov	r3, r1
 8003b64:	e9cd 2300 	strd	r2, r3, [sp]
 8003b68:	4a32      	ldr	r2, [pc, #200]	@ (8003c34 <statemachine+0xb34>)
 8003b6a:	2114      	movs	r1, #20
 8003b6c:	482a      	ldr	r0, [pc, #168]	@ (8003c18 <statemachine+0xb18>)
 8003b6e:	f012 f8fb 	bl	8015d68 <sniprintf>
				ssd1306_SetCursor(32, 42);
 8003b72:	212a      	movs	r1, #42	@ 0x2a
 8003b74:	2020      	movs	r0, #32
 8003b76:	f7fe fffd 	bl	8002b74 <ssd1306_SetCursor>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003b7a:	4a2c      	ldr	r2, [pc, #176]	@ (8003c2c <statemachine+0xb2c>)
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	ca06      	ldmia	r2, {r1, r2}
 8003b80:	4825      	ldr	r0, [pc, #148]	@ (8003c18 <statemachine+0xb18>)
 8003b82:	f7fe ffd1 	bl	8002b28 <ssd1306_WriteString>
				ssd1306_SetCursor(32, 52);
 8003b86:	2134      	movs	r1, #52	@ 0x34
 8003b88:	2020      	movs	r0, #32
 8003b8a:	f7fe fff3 	bl	8002b74 <ssd1306_SetCursor>
				snprintf((char *)bufferscreen,15,  "T=%0.2fC",temp);
 8003b8e:	4b2a      	ldr	r3, [pc, #168]	@ (8003c38 <statemachine+0xb38>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7fc fcb0 	bl	80004f8 <__aeabi_f2d>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	460b      	mov	r3, r1
 8003b9c:	e9cd 2300 	strd	r2, r3, [sp]
 8003ba0:	4a26      	ldr	r2, [pc, #152]	@ (8003c3c <statemachine+0xb3c>)
 8003ba2:	210f      	movs	r1, #15
 8003ba4:	481c      	ldr	r0, [pc, #112]	@ (8003c18 <statemachine+0xb18>)
 8003ba6:	f012 f8df 	bl	8015d68 <sniprintf>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003baa:	4a20      	ldr	r2, [pc, #128]	@ (8003c2c <statemachine+0xb2c>)
 8003bac:	2301      	movs	r3, #1
 8003bae:	ca06      	ldmia	r2, {r1, r2}
 8003bb0:	4819      	ldr	r0, [pc, #100]	@ (8003c18 <statemachine+0xb18>)
 8003bb2:	f7fe ffb9 	bl	8002b28 <ssd1306_WriteString>
				 if(BTN_B>=1){
 8003bb6:	4b13      	ldr	r3, [pc, #76]	@ (8003c04 <statemachine+0xb04>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	dd08      	ble.n	8003bd0 <statemachine+0xad0>
								  					  posstate++;
 8003bbe:	4b14      	ldr	r3, [pc, #80]	@ (8003c10 <statemachine+0xb10>)
 8003bc0:	781b      	ldrb	r3, [r3, #0]
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	b2da      	uxtb	r2, r3
 8003bc6:	4b12      	ldr	r3, [pc, #72]	@ (8003c10 <statemachine+0xb10>)
 8003bc8:	701a      	strb	r2, [r3, #0]
								  					  BTN_B=0;
 8003bca:	4b0e      	ldr	r3, [pc, #56]	@ (8003c04 <statemachine+0xb04>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	601a      	str	r2, [r3, #0]
								  				  }
								  if(BTN_B_LONG>=1){
 8003bd0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c40 <statemachine+0xb40>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	f340 8233 	ble.w	8004040 <statemachine+0xf40>
													  posstate--;
 8003bda:	4b0d      	ldr	r3, [pc, #52]	@ (8003c10 <statemachine+0xb10>)
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	3b01      	subs	r3, #1
 8003be0:	b2da      	uxtb	r2, r3
 8003be2:	4b0b      	ldr	r3, [pc, #44]	@ (8003c10 <statemachine+0xb10>)
 8003be4:	701a      	strb	r2, [r3, #0]
													BTN_B_LONG=0;
 8003be6:	4b16      	ldr	r3, [pc, #88]	@ (8003c40 <statemachine+0xb40>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	601a      	str	r2, [r3, #0]
												}

				  break;
 8003bec:	e228      	b.n	8004040 <statemachine+0xf40>
 8003bee:	bf00      	nop
 8003bf0:	20000014 	.word	0x20000014
 8003bf4:	0801b09c 	.word	0x0801b09c
 8003bf8:	0801b0a4 	.word	0x0801b0a4
 8003bfc:	20000558 	.word	0x20000558
 8003c00:	200004e0 	.word	0x200004e0
 8003c04:	2000055c 	.word	0x2000055c
 8003c08:	200005dc 	.word	0x200005dc
 8003c0c:	200005f4 	.word	0x200005f4
 8003c10:	200004e2 	.word	0x200004e2
 8003c14:	0801b0ac 	.word	0x0801b0ac
 8003c18:	20000574 	.word	0x20000574
 8003c1c:	20000600 	.word	0x20000600
 8003c20:	0801b0b8 	.word	0x0801b0b8
 8003c24:	0801b0c0 	.word	0x0801b0c0
 8003c28:	0801b0cc 	.word	0x0801b0cc
 8003c2c:	2000001c 	.word	0x2000001c
 8003c30:	20000570 	.word	0x20000570
 8003c34:	0801b0d8 	.word	0x0801b0d8
 8003c38:	20000568 	.word	0x20000568
 8003c3c:	0801b0e4 	.word	0x0801b0e4
 8003c40:	200005f0 	.word	0x200005f0
			  case STATE_INFO2:
			  				ssd1306_Fill(Black);
 8003c44:	2000      	movs	r0, #0
 8003c46:	f7fe fe53 	bl	80028f0 <ssd1306_Fill>

			  				snprintf((char *)bufferscreen,15, "Satnum");//sert a	connaitre la qualite du fix si proche de 1 voir infrieur alors le fix est tres bon
 8003c4a:	4aa4      	ldr	r2, [pc, #656]	@ (8003edc <statemachine+0xddc>)
 8003c4c:	210f      	movs	r1, #15
 8003c4e:	48a4      	ldr	r0, [pc, #656]	@ (8003ee0 <statemachine+0xde0>)
 8003c50:	f012 f88a 	bl	8015d68 <sniprintf>
			  				ssd1306_SetCursor(32, 32);
 8003c54:	2120      	movs	r1, #32
 8003c56:	2020      	movs	r0, #32
 8003c58:	f7fe ff8c 	bl	8002b74 <ssd1306_SetCursor>
			  				ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003c5c:	4aa1      	ldr	r2, [pc, #644]	@ (8003ee4 <statemachine+0xde4>)
 8003c5e:	2301      	movs	r3, #1
 8003c60:	ca06      	ldmia	r2, {r1, r2}
 8003c62:	489f      	ldr	r0, [pc, #636]	@ (8003ee0 <statemachine+0xde0>)
 8003c64:	f7fe ff60 	bl	8002b28 <ssd1306_WriteString>
			  				snprintf((char *)bufferscreen,20, "%d sat",GNSSData.numSV);
 8003c68:	4b9f      	ldr	r3, [pc, #636]	@ (8003ee8 <statemachine+0xde8>)
 8003c6a:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8003c6e:	4a9f      	ldr	r2, [pc, #636]	@ (8003eec <statemachine+0xdec>)
 8003c70:	2114      	movs	r1, #20
 8003c72:	489b      	ldr	r0, [pc, #620]	@ (8003ee0 <statemachine+0xde0>)
 8003c74:	f012 f878 	bl	8015d68 <sniprintf>
			  				ssd1306_SetCursor(32, 40);
 8003c78:	2128      	movs	r1, #40	@ 0x28
 8003c7a:	2020      	movs	r0, #32
 8003c7c:	f7fe ff7a 	bl	8002b74 <ssd1306_SetCursor>
			  				ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003c80:	4a98      	ldr	r2, [pc, #608]	@ (8003ee4 <statemachine+0xde4>)
 8003c82:	2301      	movs	r3, #1
 8003c84:	ca06      	ldmia	r2, {r1, r2}
 8003c86:	4896      	ldr	r0, [pc, #600]	@ (8003ee0 <statemachine+0xde0>)
 8003c88:	f7fe ff4e 	bl	8002b28 <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 48);
 8003c8c:	2130      	movs	r1, #48	@ 0x30
 8003c8e:	2020      	movs	r0, #32
 8003c90:	f7fe ff70 	bl	8002b74 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15,  "DateJ/M/Y");
 8003c94:	4a96      	ldr	r2, [pc, #600]	@ (8003ef0 <statemachine+0xdf0>)
 8003c96:	210f      	movs	r1, #15
 8003c98:	4891      	ldr	r0, [pc, #580]	@ (8003ee0 <statemachine+0xde0>)
 8003c9a:	f012 f865 	bl	8015d68 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003c9e:	4a91      	ldr	r2, [pc, #580]	@ (8003ee4 <statemachine+0xde4>)
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	ca06      	ldmia	r2, {r1, r2}
 8003ca4:	488e      	ldr	r0, [pc, #568]	@ (8003ee0 <statemachine+0xde0>)
 8003ca6:	f7fe ff3f 	bl	8002b28 <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 56);
 8003caa:	2138      	movs	r1, #56	@ 0x38
 8003cac:	2020      	movs	r0, #32
 8003cae:	f7fe ff61 	bl	8002b74 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15,  "%d/%d/%d",GNSSData.day,GNSSData.month,GNSSData.year);
 8003cb2:	4b8d      	ldr	r3, [pc, #564]	@ (8003ee8 <statemachine+0xde8>)
 8003cb4:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8003cb8:	4619      	mov	r1, r3
 8003cba:	4b8b      	ldr	r3, [pc, #556]	@ (8003ee8 <statemachine+0xde8>)
 8003cbc:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	4b89      	ldr	r3, [pc, #548]	@ (8003ee8 <statemachine+0xde8>)
 8003cc4:	f8b3 306e 	ldrh.w	r3, [r3, #110]	@ 0x6e
 8003cc8:	9301      	str	r3, [sp, #4]
 8003cca:	9200      	str	r2, [sp, #0]
 8003ccc:	460b      	mov	r3, r1
 8003cce:	4a89      	ldr	r2, [pc, #548]	@ (8003ef4 <statemachine+0xdf4>)
 8003cd0:	210f      	movs	r1, #15
 8003cd2:	4883      	ldr	r0, [pc, #524]	@ (8003ee0 <statemachine+0xde0>)
 8003cd4:	f012 f848 	bl	8015d68 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003cd8:	4a82      	ldr	r2, [pc, #520]	@ (8003ee4 <statemachine+0xde4>)
 8003cda:	2301      	movs	r3, #1
 8003cdc:	ca06      	ldmia	r2, {r1, r2}
 8003cde:	4880      	ldr	r0, [pc, #512]	@ (8003ee0 <statemachine+0xde0>)
 8003ce0:	f7fe ff22 	bl	8002b28 <ssd1306_WriteString>
			  				 if(BTN_B>=1){
 8003ce4:	4b84      	ldr	r3, [pc, #528]	@ (8003ef8 <statemachine+0xdf8>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	dd08      	ble.n	8003cfe <statemachine+0xbfe>
			  								  					  posstate++;
 8003cec:	4b83      	ldr	r3, [pc, #524]	@ (8003efc <statemachine+0xdfc>)
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	b2da      	uxtb	r2, r3
 8003cf4:	4b81      	ldr	r3, [pc, #516]	@ (8003efc <statemachine+0xdfc>)
 8003cf6:	701a      	strb	r2, [r3, #0]
			  								  					  BTN_B=0;
 8003cf8:	4b7f      	ldr	r3, [pc, #508]	@ (8003ef8 <statemachine+0xdf8>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	601a      	str	r2, [r3, #0]
			  								  				  }
			  								  if(BTN_B_LONG>=1){
 8003cfe:	4b80      	ldr	r3, [pc, #512]	@ (8003f00 <statemachine+0xe00>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f340 819e 	ble.w	8004044 <statemachine+0xf44>
			  													  posstate--;
 8003d08:	4b7c      	ldr	r3, [pc, #496]	@ (8003efc <statemachine+0xdfc>)
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	b2da      	uxtb	r2, r3
 8003d10:	4b7a      	ldr	r3, [pc, #488]	@ (8003efc <statemachine+0xdfc>)
 8003d12:	701a      	strb	r2, [r3, #0]
			  													BTN_B_LONG=0;
 8003d14:	4b7a      	ldr	r3, [pc, #488]	@ (8003f00 <statemachine+0xe00>)
 8003d16:	2200      	movs	r2, #0
 8003d18:	601a      	str	r2, [r3, #0]
			  												}

			  				  break;
 8003d1a:	e193      	b.n	8004044 <statemachine+0xf44>
			  case STATE_ALT:


				  						ssd1306_SetCursor(32, 32);
 8003d1c:	2120      	movs	r1, #32
 8003d1e:	2020      	movs	r0, #32
 8003d20:	f7fe ff28 	bl	8002b74 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "altitude:");
 8003d24:	4a77      	ldr	r2, [pc, #476]	@ (8003f04 <statemachine+0xe04>)
 8003d26:	210f      	movs	r1, #15
 8003d28:	486d      	ldr	r0, [pc, #436]	@ (8003ee0 <statemachine+0xde0>)
 8003d2a:	f012 f81d 	bl	8015d68 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003d2e:	4a6d      	ldr	r2, [pc, #436]	@ (8003ee4 <statemachine+0xde4>)
 8003d30:	2301      	movs	r3, #1
 8003d32:	ca06      	ldmia	r2, {r1, r2}
 8003d34:	486a      	ldr	r0, [pc, #424]	@ (8003ee0 <statemachine+0xde0>)
 8003d36:	f7fe fef7 	bl	8002b28 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.2f m",GNSSData.fhMSL);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003d3a:	4b6b      	ldr	r3, [pc, #428]	@ (8003ee8 <statemachine+0xde8>)
 8003d3c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7fc fbd9 	bl	80004f8 <__aeabi_f2d>
 8003d46:	4602      	mov	r2, r0
 8003d48:	460b      	mov	r3, r1
 8003d4a:	e9cd 2300 	strd	r2, r3, [sp]
 8003d4e:	4a6e      	ldr	r2, [pc, #440]	@ (8003f08 <statemachine+0xe08>)
 8003d50:	210f      	movs	r1, #15
 8003d52:	4863      	ldr	r0, [pc, #396]	@ (8003ee0 <statemachine+0xde0>)
 8003d54:	f012 f808 	bl	8015d68 <sniprintf>
				  						ssd1306_SetCursor(32, 40);
 8003d58:	2128      	movs	r1, #40	@ 0x28
 8003d5a:	2020      	movs	r0, #32
 8003d5c:	f7fe ff0a 	bl	8002b74 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003d60:	4a60      	ldr	r2, [pc, #384]	@ (8003ee4 <statemachine+0xde4>)
 8003d62:	2301      	movs	r3, #1
 8003d64:	ca06      	ldmia	r2, {r1, r2}
 8003d66:	485e      	ldr	r0, [pc, #376]	@ (8003ee0 <statemachine+0xde0>)
 8003d68:	f7fe fede 	bl	8002b28 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "Accuracy(m)");
 8003d6c:	4a67      	ldr	r2, [pc, #412]	@ (8003f0c <statemachine+0xe0c>)
 8003d6e:	210f      	movs	r1, #15
 8003d70:	485b      	ldr	r0, [pc, #364]	@ (8003ee0 <statemachine+0xde0>)
 8003d72:	f011 fff9 	bl	8015d68 <sniprintf>
				  						ssd1306_SetCursor(32, 48);
 8003d76:	2130      	movs	r1, #48	@ 0x30
 8003d78:	2020      	movs	r0, #32
 8003d7a:	f7fe fefb 	bl	8002b74 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003d7e:	4a59      	ldr	r2, [pc, #356]	@ (8003ee4 <statemachine+0xde4>)
 8003d80:	2301      	movs	r3, #1
 8003d82:	ca06      	ldmia	r2, {r1, r2}
 8003d84:	4856      	ldr	r0, [pc, #344]	@ (8003ee0 <statemachine+0xde0>)
 8003d86:	f7fe fecf 	bl	8002b28 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.1f",GNSSData.fvACC);
 8003d8a:	4b57      	ldr	r3, [pc, #348]	@ (8003ee8 <statemachine+0xde8>)
 8003d8c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d90:	4618      	mov	r0, r3
 8003d92:	f7fc fbb1 	bl	80004f8 <__aeabi_f2d>
 8003d96:	4602      	mov	r2, r0
 8003d98:	460b      	mov	r3, r1
 8003d9a:	e9cd 2300 	strd	r2, r3, [sp]
 8003d9e:	4a5c      	ldr	r2, [pc, #368]	@ (8003f10 <statemachine+0xe10>)
 8003da0:	210f      	movs	r1, #15
 8003da2:	484f      	ldr	r0, [pc, #316]	@ (8003ee0 <statemachine+0xde0>)
 8003da4:	f011 ffe0 	bl	8015d68 <sniprintf>
				  						ssd1306_SetCursor(32, 56);
 8003da8:	2138      	movs	r1, #56	@ 0x38
 8003daa:	2020      	movs	r0, #32
 8003dac:	f7fe fee2 	bl	8002b74 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003db0:	4a4c      	ldr	r2, [pc, #304]	@ (8003ee4 <statemachine+0xde4>)
 8003db2:	2301      	movs	r3, #1
 8003db4:	ca06      	ldmia	r2, {r1, r2}
 8003db6:	484a      	ldr	r0, [pc, #296]	@ (8003ee0 <statemachine+0xde0>)
 8003db8:	f7fe feb6 	bl	8002b28 <ssd1306_WriteString>

				  if(BTN_B>=1){
 8003dbc:	4b4e      	ldr	r3, [pc, #312]	@ (8003ef8 <statemachine+0xdf8>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	dd08      	ble.n	8003dd6 <statemachine+0xcd6>
				  					posstate++;
 8003dc4:	4b4d      	ldr	r3, [pc, #308]	@ (8003efc <statemachine+0xdfc>)
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	3301      	adds	r3, #1
 8003dca:	b2da      	uxtb	r2, r3
 8003dcc:	4b4b      	ldr	r3, [pc, #300]	@ (8003efc <statemachine+0xdfc>)
 8003dce:	701a      	strb	r2, [r3, #0]
				  					BTN_B=0;
 8003dd0:	4b49      	ldr	r3, [pc, #292]	@ (8003ef8 <statemachine+0xdf8>)
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8003dd6:	4b4a      	ldr	r3, [pc, #296]	@ (8003f00 <statemachine+0xe00>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	f340 8134 	ble.w	8004048 <statemachine+0xf48>
					  posstate--;
 8003de0:	4b46      	ldr	r3, [pc, #280]	@ (8003efc <statemachine+0xdfc>)
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	3b01      	subs	r3, #1
 8003de6:	b2da      	uxtb	r2, r3
 8003de8:	4b44      	ldr	r3, [pc, #272]	@ (8003efc <statemachine+0xdfc>)
 8003dea:	701a      	strb	r2, [r3, #0]
					BTN_B_LONG=0;
 8003dec:	4b44      	ldr	r3, [pc, #272]	@ (8003f00 <statemachine+0xe00>)
 8003dee:	2200      	movs	r2, #0
 8003df0:	601a      	str	r2, [r3, #0]
				}
				  break;
 8003df2:	e129      	b.n	8004048 <statemachine+0xf48>
			  case STATE_ALTBARO:
				  						ssd1306_SetCursor(32, 32);
 8003df4:	2120      	movs	r1, #32
 8003df6:	2020      	movs	r0, #32
 8003df8:	f7fe febc 	bl	8002b74 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "baroalt:");
 8003dfc:	4a45      	ldr	r2, [pc, #276]	@ (8003f14 <statemachine+0xe14>)
 8003dfe:	210f      	movs	r1, #15
 8003e00:	4837      	ldr	r0, [pc, #220]	@ (8003ee0 <statemachine+0xde0>)
 8003e02:	f011 ffb1 	bl	8015d68 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003e06:	4a37      	ldr	r2, [pc, #220]	@ (8003ee4 <statemachine+0xde4>)
 8003e08:	2301      	movs	r3, #1
 8003e0a:	ca06      	ldmia	r2, {r1, r2}
 8003e0c:	4834      	ldr	r0, [pc, #208]	@ (8003ee0 <statemachine+0xde0>)
 8003e0e:	f7fe fe8b 	bl	8002b28 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.2l m",bmp581->altitude);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003e12:	4b41      	ldr	r3, [pc, #260]	@ (8003f18 <statemachine+0xe18>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f7fc fb6d 	bl	80004f8 <__aeabi_f2d>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	460b      	mov	r3, r1
 8003e22:	e9cd 2300 	strd	r2, r3, [sp]
 8003e26:	4a3d      	ldr	r2, [pc, #244]	@ (8003f1c <statemachine+0xe1c>)
 8003e28:	210f      	movs	r1, #15
 8003e2a:	482d      	ldr	r0, [pc, #180]	@ (8003ee0 <statemachine+0xde0>)
 8003e2c:	f011 ff9c 	bl	8015d68 <sniprintf>
				  						ssd1306_SetCursor(32, 40);
 8003e30:	2128      	movs	r1, #40	@ 0x28
 8003e32:	2020      	movs	r0, #32
 8003e34:	f7fe fe9e 	bl	8002b74 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003e38:	4a2a      	ldr	r2, [pc, #168]	@ (8003ee4 <statemachine+0xde4>)
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	ca06      	ldmia	r2, {r1, r2}
 8003e3e:	4828      	ldr	r0, [pc, #160]	@ (8003ee0 <statemachine+0xde0>)
 8003e40:	f7fe fe72 	bl	8002b28 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "baropress:");
 8003e44:	4a36      	ldr	r2, [pc, #216]	@ (8003f20 <statemachine+0xe20>)
 8003e46:	210f      	movs	r1, #15
 8003e48:	4825      	ldr	r0, [pc, #148]	@ (8003ee0 <statemachine+0xde0>)
 8003e4a:	f011 ff8d 	bl	8015d68 <sniprintf>
				  						ssd1306_SetCursor(32, 48);
 8003e4e:	2130      	movs	r1, #48	@ 0x30
 8003e50:	2020      	movs	r0, #32
 8003e52:	f7fe fe8f 	bl	8002b74 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003e56:	4a23      	ldr	r2, [pc, #140]	@ (8003ee4 <statemachine+0xde4>)
 8003e58:	2301      	movs	r3, #1
 8003e5a:	ca06      	ldmia	r2, {r1, r2}
 8003e5c:	4820      	ldr	r0, [pc, #128]	@ (8003ee0 <statemachine+0xde0>)
 8003e5e:	f7fe fe63 	bl	8002b28 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.3l kPa",bmp581->press/1000.0);
 8003e62:	4b2d      	ldr	r3, [pc, #180]	@ (8003f18 <statemachine+0xe18>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7fc fb45 	bl	80004f8 <__aeabi_f2d>
 8003e6e:	f04f 0200 	mov.w	r2, #0
 8003e72:	4b2c      	ldr	r3, [pc, #176]	@ (8003f24 <statemachine+0xe24>)
 8003e74:	f7fc fcc2 	bl	80007fc <__aeabi_ddiv>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	460b      	mov	r3, r1
 8003e7c:	e9cd 2300 	strd	r2, r3, [sp]
 8003e80:	4a29      	ldr	r2, [pc, #164]	@ (8003f28 <statemachine+0xe28>)
 8003e82:	210f      	movs	r1, #15
 8003e84:	4816      	ldr	r0, [pc, #88]	@ (8003ee0 <statemachine+0xde0>)
 8003e86:	f011 ff6f 	bl	8015d68 <sniprintf>
				  						ssd1306_SetCursor(32, 56);
 8003e8a:	2138      	movs	r1, #56	@ 0x38
 8003e8c:	2020      	movs	r0, #32
 8003e8e:	f7fe fe71 	bl	8002b74 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003e92:	4a14      	ldr	r2, [pc, #80]	@ (8003ee4 <statemachine+0xde4>)
 8003e94:	2301      	movs	r3, #1
 8003e96:	ca06      	ldmia	r2, {r1, r2}
 8003e98:	4811      	ldr	r0, [pc, #68]	@ (8003ee0 <statemachine+0xde0>)
 8003e9a:	f7fe fe45 	bl	8002b28 <ssd1306_WriteString>
				  						HAL_Delay(200);
 8003e9e:	20c8      	movs	r0, #200	@ 0xc8
 8003ea0:	f001 fbc2 	bl	8005628 <HAL_Delay>

				  if(BTN_B>=1){
 8003ea4:	4b14      	ldr	r3, [pc, #80]	@ (8003ef8 <statemachine+0xdf8>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	dd08      	ble.n	8003ebe <statemachine+0xdbe>
				  					posstate++;
 8003eac:	4b13      	ldr	r3, [pc, #76]	@ (8003efc <statemachine+0xdfc>)
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	b2da      	uxtb	r2, r3
 8003eb4:	4b11      	ldr	r3, [pc, #68]	@ (8003efc <statemachine+0xdfc>)
 8003eb6:	701a      	strb	r2, [r3, #0]
				  					BTN_B=0;
 8003eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8003ef8 <statemachine+0xdf8>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8003ebe:	4b10      	ldr	r3, [pc, #64]	@ (8003f00 <statemachine+0xe00>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	f340 80c2 	ble.w	800404c <statemachine+0xf4c>
					  posstate--;
 8003ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8003efc <statemachine+0xdfc>)
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	b2da      	uxtb	r2, r3
 8003ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8003efc <statemachine+0xdfc>)
 8003ed2:	701a      	strb	r2, [r3, #0]
					BTN_B_LONG=0;
 8003ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8003f00 <statemachine+0xe00>)
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	601a      	str	r2, [r3, #0]
				}
				  break;
 8003eda:	e0b7      	b.n	800404c <statemachine+0xf4c>
 8003edc:	0801b0f0 	.word	0x0801b0f0
 8003ee0:	20000574 	.word	0x20000574
 8003ee4:	20000014 	.word	0x20000014
 8003ee8:	20000600 	.word	0x20000600
 8003eec:	0801b0f8 	.word	0x0801b0f8
 8003ef0:	0801b100 	.word	0x0801b100
 8003ef4:	0801b10c 	.word	0x0801b10c
 8003ef8:	2000055c 	.word	0x2000055c
 8003efc:	200004e2 	.word	0x200004e2
 8003f00:	200005f0 	.word	0x200005f0
 8003f04:	0801b118 	.word	0x0801b118
 8003f08:	0801b124 	.word	0x0801b124
 8003f0c:	0801b12c 	.word	0x0801b12c
 8003f10:	0801b000 	.word	0x0801b000
 8003f14:	0801b138 	.word	0x0801b138
 8003f18:	200005fc 	.word	0x200005fc
 8003f1c:	0801b144 	.word	0x0801b144
 8003f20:	0801b14c 	.word	0x0801b14c
 8003f24:	408f4000 	.word	0x408f4000
 8003f28:	0801b158 	.word	0x0801b158
			  case STATE_HEURE:
			  			  ssd1306_Fill(Black);
 8003f2c:	2000      	movs	r0, #0
 8003f2e:	f7fe fcdf 	bl	80028f0 <ssd1306_Fill>

			  			  if(settimeen==0){
 8003f32:	4b9b      	ldr	r3, [pc, #620]	@ (80041a0 <statemachine+0x10a0>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d11a      	bne.n	8003f70 <statemachine+0xe70>

			  							settimeen=1;
 8003f3a:	4b99      	ldr	r3, [pc, #612]	@ (80041a0 <statemachine+0x10a0>)
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	601a      	str	r2, [r3, #0]
			  							HR=GNSSData.hour;
 8003f40:	4b98      	ldr	r3, [pc, #608]	@ (80041a4 <statemachine+0x10a4>)
 8003f42:	f893 2074 	ldrb.w	r2, [r3, #116]	@ 0x74
 8003f46:	4b98      	ldr	r3, [pc, #608]	@ (80041a8 <statemachine+0x10a8>)
 8003f48:	701a      	strb	r2, [r3, #0]
			  							MINUTE=GNSSData.min;
 8003f4a:	4b96      	ldr	r3, [pc, #600]	@ (80041a4 <statemachine+0x10a4>)
 8003f4c:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 8003f50:	4b96      	ldr	r3, [pc, #600]	@ (80041ac <statemachine+0x10ac>)
 8003f52:	701a      	strb	r2, [r3, #0]
			  							SEC=GNSSData.sec;
 8003f54:	4b93      	ldr	r3, [pc, #588]	@ (80041a4 <statemachine+0x10a4>)
 8003f56:	f893 2076 	ldrb.w	r2, [r3, #118]	@ 0x76
 8003f5a:	4b95      	ldr	r3, [pc, #596]	@ (80041b0 <statemachine+0x10b0>)
 8003f5c:	701a      	strb	r2, [r3, #0]
			  							set_time (HR, MINUTE, SEC);
 8003f5e:	4b92      	ldr	r3, [pc, #584]	@ (80041a8 <statemachine+0x10a8>)
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	4a92      	ldr	r2, [pc, #584]	@ (80041ac <statemachine+0x10ac>)
 8003f64:	7811      	ldrb	r1, [r2, #0]
 8003f66:	4a92      	ldr	r2, [pc, #584]	@ (80041b0 <statemachine+0x10b0>)
 8003f68:	7812      	ldrb	r2, [r2, #0]
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7fe fbb6 	bl	80026dc <set_time>



			  					  }

			  			get_time_date();
 8003f70:	f7fe fbe2 	bl	8002738 <get_time_date>


			  				  ssd1306_SetCursor(32, 32);
 8003f74:	2120      	movs	r1, #32
 8003f76:	2020      	movs	r0, #32
 8003f78:	f7fe fdfc 	bl	8002b74 <ssd1306_SetCursor>
			  				  ssd1306_WriteString("hr GMT:", Font_6x8, White);
 8003f7c:	4a8d      	ldr	r2, [pc, #564]	@ (80041b4 <statemachine+0x10b4>)
 8003f7e:	2301      	movs	r3, #1
 8003f80:	ca06      	ldmia	r2, {r1, r2}
 8003f82:	488d      	ldr	r0, [pc, #564]	@ (80041b8 <statemachine+0x10b8>)
 8003f84:	f7fe fdd0 	bl	8002b28 <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 42);
 8003f88:	212a      	movs	r1, #42	@ 0x2a
 8003f8a:	2020      	movs	r0, #32
 8003f8c:	f7fe fdf2 	bl	8002b74 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15, "%02d:%02d",HR,MINUTE);
 8003f90:	4b85      	ldr	r3, [pc, #532]	@ (80041a8 <statemachine+0x10a8>)
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	461a      	mov	r2, r3
 8003f96:	4b85      	ldr	r3, [pc, #532]	@ (80041ac <statemachine+0x10ac>)
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	9300      	str	r3, [sp, #0]
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	4a87      	ldr	r2, [pc, #540]	@ (80041bc <statemachine+0x10bc>)
 8003fa0:	210f      	movs	r1, #15
 8003fa2:	4887      	ldr	r0, [pc, #540]	@ (80041c0 <statemachine+0x10c0>)
 8003fa4:	f011 fee0 	bl	8015d68 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003fa8:	4a86      	ldr	r2, [pc, #536]	@ (80041c4 <statemachine+0x10c4>)
 8003faa:	2301      	movs	r3, #1
 8003fac:	ca06      	ldmia	r2, {r1, r2}
 8003fae:	4884      	ldr	r0, [pc, #528]	@ (80041c0 <statemachine+0x10c0>)
 8003fb0:	f7fe fdba 	bl	8002b28 <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 52);
 8003fb4:	2134      	movs	r1, #52	@ 0x34
 8003fb6:	2020      	movs	r0, #32
 8003fb8:	f7fe fddc 	bl	8002b74 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15, "%02d sec",SEC);
 8003fbc:	4b7c      	ldr	r3, [pc, #496]	@ (80041b0 <statemachine+0x10b0>)
 8003fbe:	781b      	ldrb	r3, [r3, #0]
 8003fc0:	4a81      	ldr	r2, [pc, #516]	@ (80041c8 <statemachine+0x10c8>)
 8003fc2:	210f      	movs	r1, #15
 8003fc4:	487e      	ldr	r0, [pc, #504]	@ (80041c0 <statemachine+0x10c0>)
 8003fc6:	f011 fecf 	bl	8015d68 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003fca:	4a7e      	ldr	r2, [pc, #504]	@ (80041c4 <statemachine+0x10c4>)
 8003fcc:	2301      	movs	r3, #1
 8003fce:	ca06      	ldmia	r2, {r1, r2}
 8003fd0:	487b      	ldr	r0, [pc, #492]	@ (80041c0 <statemachine+0x10c0>)
 8003fd2:	f7fe fda9 	bl	8002b28 <ssd1306_WriteString>
			  				if(BTN_B>=1){
 8003fd6:	4b7d      	ldr	r3, [pc, #500]	@ (80041cc <statemachine+0x10cc>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	dd20      	ble.n	8004020 <statemachine+0xf20>
			  					posstate--;
 8003fde:	4b7c      	ldr	r3, [pc, #496]	@ (80041d0 <statemachine+0x10d0>)
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	b2da      	uxtb	r2, r3
 8003fe6:	4b7a      	ldr	r3, [pc, #488]	@ (80041d0 <statemachine+0x10d0>)
 8003fe8:	701a      	strb	r2, [r3, #0]
			  				//	posstate--;
			  					posstate--;
 8003fea:	4b79      	ldr	r3, [pc, #484]	@ (80041d0 <statemachine+0x10d0>)
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	3b01      	subs	r3, #1
 8003ff0:	b2da      	uxtb	r2, r3
 8003ff2:	4b77      	ldr	r3, [pc, #476]	@ (80041d0 <statemachine+0x10d0>)
 8003ff4:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 8003ff6:	4b76      	ldr	r3, [pc, #472]	@ (80041d0 <statemachine+0x10d0>)
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	b2da      	uxtb	r2, r3
 8003ffe:	4b74      	ldr	r3, [pc, #464]	@ (80041d0 <statemachine+0x10d0>)
 8004000:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 8004002:	4b73      	ldr	r3, [pc, #460]	@ (80041d0 <statemachine+0x10d0>)
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	3b01      	subs	r3, #1
 8004008:	b2da      	uxtb	r2, r3
 800400a:	4b71      	ldr	r3, [pc, #452]	@ (80041d0 <statemachine+0x10d0>)
 800400c:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 800400e:	4b70      	ldr	r3, [pc, #448]	@ (80041d0 <statemachine+0x10d0>)
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	3b01      	subs	r3, #1
 8004014:	b2da      	uxtb	r2, r3
 8004016:	4b6e      	ldr	r3, [pc, #440]	@ (80041d0 <statemachine+0x10d0>)
 8004018:	701a      	strb	r2, [r3, #0]
			  					BTN_B=0;
 800401a:	4b6c      	ldr	r3, [pc, #432]	@ (80041cc <statemachine+0x10cc>)
 800401c:	2200      	movs	r2, #0
 800401e:	601a      	str	r2, [r3, #0]
			  				}
			  				if(BTN_B_LONG>=1){
 8004020:	4b6c      	ldr	r3, [pc, #432]	@ (80041d4 <statemachine+0x10d4>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2b00      	cmp	r3, #0
 8004026:	dd13      	ble.n	8004050 <statemachine+0xf50>
			  							  					posstate--;
 8004028:	4b69      	ldr	r3, [pc, #420]	@ (80041d0 <statemachine+0x10d0>)
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	3b01      	subs	r3, #1
 800402e:	b2da      	uxtb	r2, r3
 8004030:	4b67      	ldr	r3, [pc, #412]	@ (80041d0 <statemachine+0x10d0>)
 8004032:	701a      	strb	r2, [r3, #0]
			  							  					BTN_B_LONG=0;
 8004034:	4b67      	ldr	r3, [pc, #412]	@ (80041d4 <statemachine+0x10d4>)
 8004036:	2200      	movs	r2, #0
 8004038:	601a      	str	r2, [r3, #0]
			  							  				}
			  			break;
 800403a:	e009      	b.n	8004050 <statemachine+0xf50>
				  break;
 800403c:	bf00      	nop
 800403e:	e008      	b.n	8004052 <statemachine+0xf52>
				  break;
 8004040:	bf00      	nop
 8004042:	e006      	b.n	8004052 <statemachine+0xf52>
			  				  break;
 8004044:	bf00      	nop
 8004046:	e004      	b.n	8004052 <statemachine+0xf52>
				  break;
 8004048:	bf00      	nop
 800404a:	e002      	b.n	8004052 <statemachine+0xf52>
				  break;
 800404c:	bf00      	nop
 800404e:	e000      	b.n	8004052 <statemachine+0xf52>
			  			break;
 8004050:	bf00      	nop
			  }

					if(BTN_A>=1){
 8004052:	4b61      	ldr	r3, [pc, #388]	@ (80041d8 <statemachine+0x10d8>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2b00      	cmp	r3, #0
 8004058:	dd0b      	ble.n	8004072 <statemachine+0xf72>
							state++;
 800405a:	4b60      	ldr	r3, [pc, #384]	@ (80041dc <statemachine+0x10dc>)
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	3301      	adds	r3, #1
 8004060:	b2da      	uxtb	r2, r3
 8004062:	4b5e      	ldr	r3, [pc, #376]	@ (80041dc <statemachine+0x10dc>)
 8004064:	701a      	strb	r2, [r3, #0]
							BTN_A=0;
 8004066:	4b5c      	ldr	r3, [pc, #368]	@ (80041d8 <statemachine+0x10d8>)
 8004068:	2200      	movs	r2, #0
 800406a:	601a      	str	r2, [r3, #0]
							BTN_B=0;
 800406c:	4b57      	ldr	r3, [pc, #348]	@ (80041cc <statemachine+0x10cc>)
 800406e:	2200      	movs	r2, #0
 8004070:	601a      	str	r2, [r3, #0]


						}
					if(BTN_A_LONG>=1){
 8004072:	4b5b      	ldr	r3, [pc, #364]	@ (80041e0 <statemachine+0x10e0>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2b00      	cmp	r3, #0
 8004078:	f340 8433 	ble.w	80048e2 <statemachine+0x17e2>
									 									 									  			 	state--;
 800407c:	4b57      	ldr	r3, [pc, #348]	@ (80041dc <statemachine+0x10dc>)
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	3b01      	subs	r3, #1
 8004082:	b2da      	uxtb	r2, r3
 8004084:	4b55      	ldr	r3, [pc, #340]	@ (80041dc <statemachine+0x10dc>)
 8004086:	701a      	strb	r2, [r3, #0]
									 									 									  			 	BTN_A=0;
 8004088:	4b53      	ldr	r3, [pc, #332]	@ (80041d8 <statemachine+0x10d8>)
 800408a:	2200      	movs	r2, #0
 800408c:	601a      	str	r2, [r3, #0]
									 									 									  			 	BTN_B=0;
 800408e:	4b4f      	ldr	r3, [pc, #316]	@ (80041cc <statemachine+0x10cc>)
 8004090:	2200      	movs	r2, #0
 8004092:	601a      	str	r2, [r3, #0]
									 									 									  			 	BTN_A_LONG=0;
 8004094:	4b52      	ldr	r3, [pc, #328]	@ (80041e0 <statemachine+0x10e0>)
 8004096:	2200      	movs	r2, #0
 8004098:	601a      	str	r2, [r3, #0]
									 									 									  	}
			  break;
 800409a:	f000 bc22 	b.w	80048e2 <statemachine+0x17e2>
		  case STATE_CHRONOMETER:

			  ssd1306_Fill(Black);
 800409e:	2000      	movs	r0, #0
 80040a0:	f7fe fc26 	bl	80028f0 <ssd1306_Fill>
			  ssd1306_SetCursor(32, 32);
 80040a4:	2120      	movs	r1, #32
 80040a6:	2020      	movs	r0, #32
 80040a8:	f7fe fd64 	bl	8002b74 <ssd1306_SetCursor>
			  ssd1306_WriteString("chrono", Font_6x8, White);
 80040ac:	4a41      	ldr	r2, [pc, #260]	@ (80041b4 <statemachine+0x10b4>)
 80040ae:	2301      	movs	r3, #1
 80040b0:	ca06      	ldmia	r2, {r1, r2}
 80040b2:	484c      	ldr	r0, [pc, #304]	@ (80041e4 <statemachine+0x10e4>)
 80040b4:	f7fe fd38 	bl	8002b28 <ssd1306_WriteString>
			  ssd1306_SetCursor(32,40);
 80040b8:	2128      	movs	r1, #40	@ 0x28
 80040ba:	2020      	movs	r0, #32
 80040bc:	f7fe fd5a 	bl	8002b74 <ssd1306_SetCursor>

			  switch(chronostate){
 80040c0:	4b49      	ldr	r3, [pc, #292]	@ (80041e8 <statemachine+0x10e8>)
 80040c2:	781b      	ldrb	r3, [r3, #0]
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d03c      	beq.n	8004142 <statemachine+0x1042>
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	f300 809e 	bgt.w	800420a <statemachine+0x110a>
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d002      	beq.n	80040d8 <statemachine+0xfd8>
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d01d      	beq.n	8004112 <statemachine+0x1012>
 80040d6:	e098      	b.n	800420a <statemachine+0x110a>
			  case STATE_RESET:
				  min=0;
 80040d8:	4b44      	ldr	r3, [pc, #272]	@ (80041ec <statemachine+0x10ec>)
 80040da:	f04f 0200 	mov.w	r2, #0
 80040de:	601a      	str	r2, [r3, #0]
				  seconde=0;
 80040e0:	4b43      	ldr	r3, [pc, #268]	@ (80041f0 <statemachine+0x10f0>)
 80040e2:	f04f 0200 	mov.w	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]
				  calctime=0;
 80040e8:	4b42      	ldr	r3, [pc, #264]	@ (80041f4 <statemachine+0x10f4>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	601a      	str	r2, [r3, #0]

				  	 if(BTN_B>=1){
 80040ee:	4b37      	ldr	r3, [pc, #220]	@ (80041cc <statemachine+0x10cc>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	dd51      	ble.n	800419a <statemachine+0x109a>
				  		chronostate++;
 80040f6:	4b3c      	ldr	r3, [pc, #240]	@ (80041e8 <statemachine+0x10e8>)
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	3301      	adds	r3, #1
 80040fc:	b2da      	uxtb	r2, r3
 80040fe:	4b3a      	ldr	r3, [pc, #232]	@ (80041e8 <statemachine+0x10e8>)
 8004100:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 8004102:	4b32      	ldr	r3, [pc, #200]	@ (80041cc <statemachine+0x10cc>)
 8004104:	2200      	movs	r2, #0
 8004106:	601a      	str	r2, [r3, #0]
				  		starttime=uwTick;
 8004108:	4b3b      	ldr	r3, [pc, #236]	@ (80041f8 <statemachine+0x10f8>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a3b      	ldr	r2, [pc, #236]	@ (80041fc <statemachine+0x10fc>)
 800410e:	6013      	str	r3, [r2, #0]

				  }


				  break;
 8004110:	e043      	b.n	800419a <statemachine+0x109a>
			  case STATE_RUN:
				  calctime=uwTick-starttime+timehandler;
 8004112:	4b39      	ldr	r3, [pc, #228]	@ (80041f8 <statemachine+0x10f8>)
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	4b39      	ldr	r3, [pc, #228]	@ (80041fc <statemachine+0x10fc>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	1ad2      	subs	r2, r2, r3
 800411c:	4b38      	ldr	r3, [pc, #224]	@ (8004200 <statemachine+0x1100>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4413      	add	r3, r2
 8004122:	4a34      	ldr	r2, [pc, #208]	@ (80041f4 <statemachine+0x10f4>)
 8004124:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 8004126:	4b29      	ldr	r3, [pc, #164]	@ (80041cc <statemachine+0x10cc>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2b00      	cmp	r3, #0
 800412c:	dd6a      	ble.n	8004204 <statemachine+0x1104>
				  		chronostate++;
 800412e:	4b2e      	ldr	r3, [pc, #184]	@ (80041e8 <statemachine+0x10e8>)
 8004130:	781b      	ldrb	r3, [r3, #0]
 8004132:	3301      	adds	r3, #1
 8004134:	b2da      	uxtb	r2, r3
 8004136:	4b2c      	ldr	r3, [pc, #176]	@ (80041e8 <statemachine+0x10e8>)
 8004138:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 800413a:	4b24      	ldr	r3, [pc, #144]	@ (80041cc <statemachine+0x10cc>)
 800413c:	2200      	movs	r2, #0
 800413e:	601a      	str	r2, [r3, #0]
			  }


				  break;
 8004140:	e060      	b.n	8004204 <statemachine+0x1104>
			  case STATE_PAUSE:
				  timehandler=calctime;
 8004142:	4b2c      	ldr	r3, [pc, #176]	@ (80041f4 <statemachine+0x10f4>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a2e      	ldr	r2, [pc, #184]	@ (8004200 <statemachine+0x1100>)
 8004148:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 800414a:	4b20      	ldr	r3, [pc, #128]	@ (80041cc <statemachine+0x10cc>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	dd0c      	ble.n	800416c <statemachine+0x106c>
				  			chronostate--;
 8004152:	4b25      	ldr	r3, [pc, #148]	@ (80041e8 <statemachine+0x10e8>)
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	3b01      	subs	r3, #1
 8004158:	b2da      	uxtb	r2, r3
 800415a:	4b23      	ldr	r3, [pc, #140]	@ (80041e8 <statemachine+0x10e8>)
 800415c:	701a      	strb	r2, [r3, #0]
				  			BTN_B=0;
 800415e:	4b1b      	ldr	r3, [pc, #108]	@ (80041cc <statemachine+0x10cc>)
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]
				  			starttime=uwTick;
 8004164:	4b24      	ldr	r3, [pc, #144]	@ (80041f8 <statemachine+0x10f8>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a24      	ldr	r2, [pc, #144]	@ (80041fc <statemachine+0x10fc>)
 800416a:	6013      	str	r3, [r2, #0]

			 }
				  if(BTN_B_LONG>=1){
 800416c:	4b19      	ldr	r3, [pc, #100]	@ (80041d4 <statemachine+0x10d4>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2b00      	cmp	r3, #0
 8004172:	dd49      	ble.n	8004208 <statemachine+0x1108>
				  				  	chronostate--;
 8004174:	4b1c      	ldr	r3, [pc, #112]	@ (80041e8 <statemachine+0x10e8>)
 8004176:	781b      	ldrb	r3, [r3, #0]
 8004178:	3b01      	subs	r3, #1
 800417a:	b2da      	uxtb	r2, r3
 800417c:	4b1a      	ldr	r3, [pc, #104]	@ (80041e8 <statemachine+0x10e8>)
 800417e:	701a      	strb	r2, [r3, #0]
				  				  	chronostate--;
 8004180:	4b19      	ldr	r3, [pc, #100]	@ (80041e8 <statemachine+0x10e8>)
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	3b01      	subs	r3, #1
 8004186:	b2da      	uxtb	r2, r3
 8004188:	4b17      	ldr	r3, [pc, #92]	@ (80041e8 <statemachine+0x10e8>)
 800418a:	701a      	strb	r2, [r3, #0]
				  				  	BTN_B_LONG=0;
 800418c:	4b11      	ldr	r3, [pc, #68]	@ (80041d4 <statemachine+0x10d4>)
 800418e:	2200      	movs	r2, #0
 8004190:	601a      	str	r2, [r3, #0]
				  				  	timehandler=0;
 8004192:	4b1b      	ldr	r3, [pc, #108]	@ (8004200 <statemachine+0x1100>)
 8004194:	2200      	movs	r2, #0
 8004196:	601a      	str	r2, [r3, #0]
				  			 }


				  break;
 8004198:	e036      	b.n	8004208 <statemachine+0x1108>
				  break;
 800419a:	bf00      	nop
 800419c:	e035      	b.n	800420a <statemachine+0x110a>
 800419e:	bf00      	nop
 80041a0:	200005dc 	.word	0x200005dc
 80041a4:	20000600 	.word	0x20000600
 80041a8:	200005d9 	.word	0x200005d9
 80041ac:	200005da 	.word	0x200005da
 80041b0:	200005d8 	.word	0x200005d8
 80041b4:	20000014 	.word	0x20000014
 80041b8:	0801b164 	.word	0x0801b164
 80041bc:	0801b16c 	.word	0x0801b16c
 80041c0:	20000574 	.word	0x20000574
 80041c4:	2000001c 	.word	0x2000001c
 80041c8:	0801b178 	.word	0x0801b178
 80041cc:	2000055c 	.word	0x2000055c
 80041d0:	200004e2 	.word	0x200004e2
 80041d4:	200005f0 	.word	0x200005f0
 80041d8:	20000558 	.word	0x20000558
 80041dc:	200004e0 	.word	0x200004e0
 80041e0:	200005f4 	.word	0x200005f4
 80041e4:	0801b184 	.word	0x0801b184
 80041e8:	200004e3 	.word	0x200004e3
 80041ec:	200005b0 	.word	0x200005b0
 80041f0:	200005ac 	.word	0x200005ac
 80041f4:	200005b8 	.word	0x200005b8
 80041f8:	20000d00 	.word	0x20000d00
 80041fc:	200005b4 	.word	0x200005b4
 8004200:	200005bc 	.word	0x200005bc
				  break;
 8004204:	bf00      	nop
 8004206:	e000      	b.n	800420a <statemachine+0x110a>
				  break;
 8004208:	bf00      	nop
			  }

			  min=floor((float) calctime/60000);
 800420a:	4b8c      	ldr	r3, [pc, #560]	@ (800443c <statemachine+0x133c>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	ee07 3a90 	vmov	s15, r3
 8004212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004216:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8004440 <statemachine+0x1340>
 800421a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800421e:	ee16 0a90 	vmov	r0, s13
 8004222:	f7fc f969 	bl	80004f8 <__aeabi_f2d>
 8004226:	4602      	mov	r2, r0
 8004228:	460b      	mov	r3, r1
 800422a:	ec43 2b10 	vmov	d0, r2, r3
 800422e:	f015 fb6f 	bl	8019910 <floor>
 8004232:	ec53 2b10 	vmov	r2, r3, d0
 8004236:	4610      	mov	r0, r2
 8004238:	4619      	mov	r1, r3
 800423a:	f7fc fcad 	bl	8000b98 <__aeabi_d2f>
 800423e:	4603      	mov	r3, r0
 8004240:	4a80      	ldr	r2, [pc, #512]	@ (8004444 <statemachine+0x1344>)
 8004242:	6013      	str	r3, [r2, #0]
			  seconde=(float) ((calctime-(min*60000))/1000);
 8004244:	4b7d      	ldr	r3, [pc, #500]	@ (800443c <statemachine+0x133c>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	ee07 3a90 	vmov	s15, r3
 800424c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004250:	4b7c      	ldr	r3, [pc, #496]	@ (8004444 <statemachine+0x1344>)
 8004252:	edd3 7a00 	vldr	s15, [r3]
 8004256:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 8004440 <statemachine+0x1340>
 800425a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800425e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004262:	eddf 6a79 	vldr	s13, [pc, #484]	@ 8004448 <statemachine+0x1348>
 8004266:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800426a:	4b78      	ldr	r3, [pc, #480]	@ (800444c <statemachine+0x134c>)
 800426c:	edc3 7a00 	vstr	s15, [r3]
			  snprintf((char *)bufferscreen,15, "%0.0fmin",min);
 8004270:	4b74      	ldr	r3, [pc, #464]	@ (8004444 <statemachine+0x1344>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4618      	mov	r0, r3
 8004276:	f7fc f93f 	bl	80004f8 <__aeabi_f2d>
 800427a:	4602      	mov	r2, r0
 800427c:	460b      	mov	r3, r1
 800427e:	e9cd 2300 	strd	r2, r3, [sp]
 8004282:	4a73      	ldr	r2, [pc, #460]	@ (8004450 <statemachine+0x1350>)
 8004284:	210f      	movs	r1, #15
 8004286:	4873      	ldr	r0, [pc, #460]	@ (8004454 <statemachine+0x1354>)
 8004288:	f011 fd6e 	bl	8015d68 <sniprintf>
			  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 800428c:	4a72      	ldr	r2, [pc, #456]	@ (8004458 <statemachine+0x1358>)
 800428e:	2301      	movs	r3, #1
 8004290:	ca06      	ldmia	r2, {r1, r2}
 8004292:	4870      	ldr	r0, [pc, #448]	@ (8004454 <statemachine+0x1354>)
 8004294:	f7fe fc48 	bl	8002b28 <ssd1306_WriteString>
			  ssd1306_SetCursor(32, 50);
 8004298:	2132      	movs	r1, #50	@ 0x32
 800429a:	2020      	movs	r0, #32
 800429c:	f7fe fc6a 	bl	8002b74 <ssd1306_SetCursor>
			  snprintf((char *)bufferscreen,15, "%0.3fs",seconde);
 80042a0:	4b6a      	ldr	r3, [pc, #424]	@ (800444c <statemachine+0x134c>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f7fc f927 	bl	80004f8 <__aeabi_f2d>
 80042aa:	4602      	mov	r2, r0
 80042ac:	460b      	mov	r3, r1
 80042ae:	e9cd 2300 	strd	r2, r3, [sp]
 80042b2:	4a6a      	ldr	r2, [pc, #424]	@ (800445c <statemachine+0x135c>)
 80042b4:	210f      	movs	r1, #15
 80042b6:	4867      	ldr	r0, [pc, #412]	@ (8004454 <statemachine+0x1354>)
 80042b8:	f011 fd56 	bl	8015d68 <sniprintf>
			  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80042bc:	4a66      	ldr	r2, [pc, #408]	@ (8004458 <statemachine+0x1358>)
 80042be:	2301      	movs	r3, #1
 80042c0:	ca06      	ldmia	r2, {r1, r2}
 80042c2:	4864      	ldr	r0, [pc, #400]	@ (8004454 <statemachine+0x1354>)
 80042c4:	f7fe fc30 	bl	8002b28 <ssd1306_WriteString>


			  if(BTN_A>=1){
 80042c8:	4b65      	ldr	r3, [pc, #404]	@ (8004460 <statemachine+0x1360>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	dd0b      	ble.n	80042e8 <statemachine+0x11e8>
			 	state++;
 80042d0:	4b64      	ldr	r3, [pc, #400]	@ (8004464 <statemachine+0x1364>)
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	3301      	adds	r3, #1
 80042d6:	b2da      	uxtb	r2, r3
 80042d8:	4b62      	ldr	r3, [pc, #392]	@ (8004464 <statemachine+0x1364>)
 80042da:	701a      	strb	r2, [r3, #0]
			 	BTN_A=0;
 80042dc:	4b60      	ldr	r3, [pc, #384]	@ (8004460 <statemachine+0x1360>)
 80042de:	2200      	movs	r2, #0
 80042e0:	601a      	str	r2, [r3, #0]
			 	BTN_B=0;
 80042e2:	4b61      	ldr	r3, [pc, #388]	@ (8004468 <statemachine+0x1368>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	601a      	str	r2, [r3, #0]


	}
			  if(BTN_A_LONG>=1){
 80042e8:	4b60      	ldr	r3, [pc, #384]	@ (800446c <statemachine+0x136c>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f340 82fa 	ble.w	80048e6 <statemachine+0x17e6>
			  				 									 									  			 	state--;
 80042f2:	4b5c      	ldr	r3, [pc, #368]	@ (8004464 <statemachine+0x1364>)
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	3b01      	subs	r3, #1
 80042f8:	b2da      	uxtb	r2, r3
 80042fa:	4b5a      	ldr	r3, [pc, #360]	@ (8004464 <statemachine+0x1364>)
 80042fc:	701a      	strb	r2, [r3, #0]
			  				 									 									  			 	BTN_A=0;
 80042fe:	4b58      	ldr	r3, [pc, #352]	@ (8004460 <statemachine+0x1360>)
 8004300:	2200      	movs	r2, #0
 8004302:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_B=0;
 8004304:	4b58      	ldr	r3, [pc, #352]	@ (8004468 <statemachine+0x1368>)
 8004306:	2200      	movs	r2, #0
 8004308:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_A_LONG=0;
 800430a:	4b58      	ldr	r3, [pc, #352]	@ (800446c <statemachine+0x136c>)
 800430c:	2200      	movs	r2, #0
 800430e:	601a      	str	r2, [r3, #0]
			  				 									 									  	}
			  break;
 8004310:	e2e9      	b.n	80048e6 <statemachine+0x17e6>
				  case STATE_ACCEL:
					  ssd1306_Fill(Black);
 8004312:	2000      	movs	r0, #0
 8004314:	f7fe faec 	bl	80028f0 <ssd1306_Fill>
					  ssd1306_SetCursor(32,32);
 8004318:	2120      	movs	r1, #32
 800431a:	2020      	movs	r0, #32
 800431c:	f7fe fc2a 	bl	8002b74 <ssd1306_SetCursor>
					  ssd1306_WriteString("0-100",Font_6x8,White);
 8004320:	4a53      	ldr	r2, [pc, #332]	@ (8004470 <statemachine+0x1370>)
 8004322:	2301      	movs	r3, #1
 8004324:	ca06      	ldmia	r2, {r1, r2}
 8004326:	4853      	ldr	r0, [pc, #332]	@ (8004474 <statemachine+0x1374>)
 8004328:	f7fe fbfe 	bl	8002b28 <ssd1306_WriteString>


					  switch(accelstate){
 800432c:	4b52      	ldr	r3, [pc, #328]	@ (8004478 <statemachine+0x1378>)
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	2b04      	cmp	r3, #4
 8004332:	f200 82da 	bhi.w	80048ea <statemachine+0x17ea>
 8004336:	a201      	add	r2, pc, #4	@ (adr r2, 800433c <statemachine+0x123c>)
 8004338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800433c:	08004351 	.word	0x08004351
 8004340:	080043e9 	.word	0x080043e9
 8004344:	08004509 	.word	0x08004509
 8004348:	080045c9 	.word	0x080045c9
 800434c:	08004785 	.word	0x08004785
					  case WAITFORGPS:
						  ssd1306_SetCursor(32,40);
 8004350:	2128      	movs	r1, #40	@ 0x28
 8004352:	2020      	movs	r0, #32
 8004354:	f7fe fc0e 	bl	8002b74 <ssd1306_SetCursor>
						  ssd1306_WriteString("GPS fix",Font_7x10,White);
 8004358:	4a3f      	ldr	r2, [pc, #252]	@ (8004458 <statemachine+0x1358>)
 800435a:	2301      	movs	r3, #1
 800435c:	ca06      	ldmia	r2, {r1, r2}
 800435e:	4847      	ldr	r0, [pc, #284]	@ (800447c <statemachine+0x137c>)
 8004360:	f7fe fbe2 	bl	8002b28 <ssd1306_WriteString>
						  if(GNSSData.fixType>=2){
 8004364:	4b46      	ldr	r3, [pc, #280]	@ (8004480 <statemachine+0x1380>)
 8004366:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 800436a:	2b01      	cmp	r3, #1
 800436c:	d905      	bls.n	800437a <statemachine+0x127a>
							  accelstate++;
 800436e:	4b42      	ldr	r3, [pc, #264]	@ (8004478 <statemachine+0x1378>)
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	3301      	adds	r3, #1
 8004374:	b2da      	uxtb	r2, r3
 8004376:	4b40      	ldr	r3, [pc, #256]	@ (8004478 <statemachine+0x1378>)
 8004378:	701a      	strb	r2, [r3, #0]
						  }
						  if(BTN_A>=1){
 800437a:	4b39      	ldr	r3, [pc, #228]	@ (8004460 <statemachine+0x1360>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	dd1d      	ble.n	80043be <statemachine+0x12be>
						  	state--;
 8004382:	4b38      	ldr	r3, [pc, #224]	@ (8004464 <statemachine+0x1364>)
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	3b01      	subs	r3, #1
 8004388:	b2da      	uxtb	r2, r3
 800438a:	4b36      	ldr	r3, [pc, #216]	@ (8004464 <statemachine+0x1364>)
 800438c:	701a      	strb	r2, [r3, #0]
						  	state--;
 800438e:	4b35      	ldr	r3, [pc, #212]	@ (8004464 <statemachine+0x1364>)
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	3b01      	subs	r3, #1
 8004394:	b2da      	uxtb	r2, r3
 8004396:	4b33      	ldr	r3, [pc, #204]	@ (8004464 <statemachine+0x1364>)
 8004398:	701a      	strb	r2, [r3, #0]
						  	state--;
 800439a:	4b32      	ldr	r3, [pc, #200]	@ (8004464 <statemachine+0x1364>)
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	3b01      	subs	r3, #1
 80043a0:	b2da      	uxtb	r2, r3
 80043a2:	4b30      	ldr	r3, [pc, #192]	@ (8004464 <statemachine+0x1364>)
 80043a4:	701a      	strb	r2, [r3, #0]
						  	state--;
 80043a6:	4b2f      	ldr	r3, [pc, #188]	@ (8004464 <statemachine+0x1364>)
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	3b01      	subs	r3, #1
 80043ac:	b2da      	uxtb	r2, r3
 80043ae:	4b2d      	ldr	r3, [pc, #180]	@ (8004464 <statemachine+0x1364>)
 80043b0:	701a      	strb	r2, [r3, #0]
						  	BTN_A=0;
 80043b2:	4b2b      	ldr	r3, [pc, #172]	@ (8004460 <statemachine+0x1360>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	601a      	str	r2, [r3, #0]
						  	BTN_B=0;
 80043b8:	4b2b      	ldr	r3, [pc, #172]	@ (8004468 <statemachine+0x1368>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	601a      	str	r2, [r3, #0]
						  }

		 					if(BTN_A_LONG>=1){
 80043be:	4b2b      	ldr	r3, [pc, #172]	@ (800446c <statemachine+0x136c>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	f340 827f 	ble.w	80048c6 <statemachine+0x17c6>
			 								state--;
 80043c8:	4b26      	ldr	r3, [pc, #152]	@ (8004464 <statemachine+0x1364>)
 80043ca:	781b      	ldrb	r3, [r3, #0]
 80043cc:	3b01      	subs	r3, #1
 80043ce:	b2da      	uxtb	r2, r3
 80043d0:	4b24      	ldr	r3, [pc, #144]	@ (8004464 <statemachine+0x1364>)
 80043d2:	701a      	strb	r2, [r3, #0]
			 								BTN_A=0;
 80043d4:	4b22      	ldr	r3, [pc, #136]	@ (8004460 <statemachine+0x1360>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	601a      	str	r2, [r3, #0]
			 								BTN_B=0;
 80043da:	4b23      	ldr	r3, [pc, #140]	@ (8004468 <statemachine+0x1368>)
 80043dc:	2200      	movs	r2, #0
 80043de:	601a      	str	r2, [r3, #0]
			 								BTN_A_LONG=0;
 80043e0:	4b22      	ldr	r3, [pc, #136]	@ (800446c <statemachine+0x136c>)
 80043e2:	2200      	movs	r2, #0
 80043e4:	601a      	str	r2, [r3, #0]
			 					}
						  break;
 80043e6:	e26e      	b.n	80048c6 <statemachine+0x17c6>
					  case WAITFORPUSH:

						  timecounter++;
 80043e8:	4b26      	ldr	r3, [pc, #152]	@ (8004484 <statemachine+0x1384>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	3301      	adds	r3, #1
 80043ee:	4a25      	ldr	r2, [pc, #148]	@ (8004484 <statemachine+0x1384>)
 80043f0:	6013      	str	r3, [r2, #0]
						  if(timecounter>=10){
 80043f2:	4b24      	ldr	r3, [pc, #144]	@ (8004484 <statemachine+0x1384>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2b09      	cmp	r3, #9
 80043f8:	dd02      	ble.n	8004400 <statemachine+0x1300>
							  timecounter=0;
 80043fa:	4b22      	ldr	r3, [pc, #136]	@ (8004484 <statemachine+0x1384>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	601a      	str	r2, [r3, #0]
						  }
						  if(timecounter%2==0){
 8004400:	4b20      	ldr	r3, [pc, #128]	@ (8004484 <statemachine+0x1384>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0301 	and.w	r3, r3, #1
 8004408:	2b00      	cmp	r3, #0
 800440a:	d109      	bne.n	8004420 <statemachine+0x1320>
							  ssd1306_SetCursor(32,40);
 800440c:	2128      	movs	r1, #40	@ 0x28
 800440e:	2020      	movs	r0, #32
 8004410:	f7fe fbb0 	bl	8002b74 <ssd1306_SetCursor>
							  ssd1306_WriteString("Push B",Font_7x10,White);
 8004414:	4a10      	ldr	r2, [pc, #64]	@ (8004458 <statemachine+0x1358>)
 8004416:	2301      	movs	r3, #1
 8004418:	ca06      	ldmia	r2, {r1, r2}
 800441a:	481b      	ldr	r0, [pc, #108]	@ (8004488 <statemachine+0x1388>)
 800441c:	f7fe fb84 	bl	8002b28 <ssd1306_WriteString>
						  }
						  if(BTN_B_LONG>=1){
 8004420:	4b1a      	ldr	r3, [pc, #104]	@ (800448c <statemachine+0x138c>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2b00      	cmp	r3, #0
 8004426:	dd33      	ble.n	8004490 <statemachine+0x1390>
							  accelstate++;
 8004428:	4b13      	ldr	r3, [pc, #76]	@ (8004478 <statemachine+0x1378>)
 800442a:	781b      	ldrb	r3, [r3, #0]
 800442c:	3301      	adds	r3, #1
 800442e:	b2da      	uxtb	r2, r3
 8004430:	4b11      	ldr	r3, [pc, #68]	@ (8004478 <statemachine+0x1378>)
 8004432:	701a      	strb	r2, [r3, #0]
						  				 						BTN_B_LONG=0;
 8004434:	4b15      	ldr	r3, [pc, #84]	@ (800448c <statemachine+0x138c>)
 8004436:	2200      	movs	r2, #0
 8004438:	601a      	str	r2, [r3, #0]
			 								BTN_B=0;
			 								BTN_A_LONG=0;
			 					}
						  }

						  break;
 800443a:	e246      	b.n	80048ca <statemachine+0x17ca>
 800443c:	200005b8 	.word	0x200005b8
 8004440:	476a6000 	.word	0x476a6000
 8004444:	200005b0 	.word	0x200005b0
 8004448:	447a0000 	.word	0x447a0000
 800444c:	200005ac 	.word	0x200005ac
 8004450:	0801b18c 	.word	0x0801b18c
 8004454:	20000574 	.word	0x20000574
 8004458:	2000001c 	.word	0x2000001c
 800445c:	0801b198 	.word	0x0801b198
 8004460:	20000558 	.word	0x20000558
 8004464:	200004e0 	.word	0x200004e0
 8004468:	2000055c 	.word	0x2000055c
 800446c:	200005f4 	.word	0x200005f4
 8004470:	20000014 	.word	0x20000014
 8004474:	0801b1a0 	.word	0x0801b1a0
 8004478:	200004e5 	.word	0x200004e5
 800447c:	0801b1a8 	.word	0x0801b1a8
 8004480:	20000600 	.word	0x20000600
 8004484:	20000afc 	.word	0x20000afc
 8004488:	0801b1b0 	.word	0x0801b1b0
 800448c:	200005f0 	.word	0x200005f0
						  timecounter++;
 8004490:	4ba3      	ldr	r3, [pc, #652]	@ (8004720 <statemachine+0x1620>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	3301      	adds	r3, #1
 8004496:	4aa2      	ldr	r2, [pc, #648]	@ (8004720 <statemachine+0x1620>)
 8004498:	6013      	str	r3, [r2, #0]
						  if(BTN_A>=1){
 800449a:	4ba2      	ldr	r3, [pc, #648]	@ (8004724 <statemachine+0x1624>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	dd1d      	ble.n	80044de <statemachine+0x13de>
						  	state--;
 80044a2:	4ba1      	ldr	r3, [pc, #644]	@ (8004728 <statemachine+0x1628>)
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	3b01      	subs	r3, #1
 80044a8:	b2da      	uxtb	r2, r3
 80044aa:	4b9f      	ldr	r3, [pc, #636]	@ (8004728 <statemachine+0x1628>)
 80044ac:	701a      	strb	r2, [r3, #0]
						  	state--;
 80044ae:	4b9e      	ldr	r3, [pc, #632]	@ (8004728 <statemachine+0x1628>)
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	3b01      	subs	r3, #1
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	4b9c      	ldr	r3, [pc, #624]	@ (8004728 <statemachine+0x1628>)
 80044b8:	701a      	strb	r2, [r3, #0]
						  	state--;
 80044ba:	4b9b      	ldr	r3, [pc, #620]	@ (8004728 <statemachine+0x1628>)
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	3b01      	subs	r3, #1
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	4b99      	ldr	r3, [pc, #612]	@ (8004728 <statemachine+0x1628>)
 80044c4:	701a      	strb	r2, [r3, #0]
						  	state--;
 80044c6:	4b98      	ldr	r3, [pc, #608]	@ (8004728 <statemachine+0x1628>)
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	3b01      	subs	r3, #1
 80044cc:	b2da      	uxtb	r2, r3
 80044ce:	4b96      	ldr	r3, [pc, #600]	@ (8004728 <statemachine+0x1628>)
 80044d0:	701a      	strb	r2, [r3, #0]
						  	BTN_A=0;
 80044d2:	4b94      	ldr	r3, [pc, #592]	@ (8004724 <statemachine+0x1624>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	601a      	str	r2, [r3, #0]
						  	BTN_B=0;
 80044d8:	4b94      	ldr	r3, [pc, #592]	@ (800472c <statemachine+0x162c>)
 80044da:	2200      	movs	r2, #0
 80044dc:	601a      	str	r2, [r3, #0]
		 					if(BTN_A_LONG>=1){
 80044de:	4b94      	ldr	r3, [pc, #592]	@ (8004730 <statemachine+0x1630>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	f340 81f1 	ble.w	80048ca <statemachine+0x17ca>
			 								state--;
 80044e8:	4b8f      	ldr	r3, [pc, #572]	@ (8004728 <statemachine+0x1628>)
 80044ea:	781b      	ldrb	r3, [r3, #0]
 80044ec:	3b01      	subs	r3, #1
 80044ee:	b2da      	uxtb	r2, r3
 80044f0:	4b8d      	ldr	r3, [pc, #564]	@ (8004728 <statemachine+0x1628>)
 80044f2:	701a      	strb	r2, [r3, #0]
			 								BTN_A=0;
 80044f4:	4b8b      	ldr	r3, [pc, #556]	@ (8004724 <statemachine+0x1624>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	601a      	str	r2, [r3, #0]
			 								BTN_B=0;
 80044fa:	4b8c      	ldr	r3, [pc, #560]	@ (800472c <statemachine+0x162c>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	601a      	str	r2, [r3, #0]
			 								BTN_A_LONG=0;
 8004500:	4b8b      	ldr	r3, [pc, #556]	@ (8004730 <statemachine+0x1630>)
 8004502:	2200      	movs	r2, #0
 8004504:	601a      	str	r2, [r3, #0]
						  break;
 8004506:	e1e0      	b.n	80048ca <statemachine+0x17ca>
					  case WAITFORSTOP:
						  if(GNSSData.fgSpeed<=1.0){
 8004508:	4b8a      	ldr	r3, [pc, #552]	@ (8004734 <statemachine+0x1634>)
 800450a:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 800450e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004512:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800451a:	d844      	bhi.n	80045a6 <statemachine+0x14a6>
							  ssd1306_SetCursor(56,40);
 800451c:	2128      	movs	r1, #40	@ 0x28
 800451e:	2038      	movs	r0, #56	@ 0x38
 8004520:	f7fe fb28 	bl	8002b74 <ssd1306_SetCursor>

							  snprintf((char *)bufferscreen,15, "%d",3-counterforstart);
 8004524:	4b84      	ldr	r3, [pc, #528]	@ (8004738 <statemachine+0x1638>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f1c3 0303 	rsb	r3, r3, #3
 800452c:	4a83      	ldr	r2, [pc, #524]	@ (800473c <statemachine+0x163c>)
 800452e:	210f      	movs	r1, #15
 8004530:	4883      	ldr	r0, [pc, #524]	@ (8004740 <statemachine+0x1640>)
 8004532:	f011 fc19 	bl	8015d68 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 8004536:	4a83      	ldr	r2, [pc, #524]	@ (8004744 <statemachine+0x1644>)
 8004538:	2301      	movs	r3, #1
 800453a:	ca06      	ldmia	r2, {r1, r2}
 800453c:	4880      	ldr	r0, [pc, #512]	@ (8004740 <statemachine+0x1640>)
 800453e:	f7fe faf3 	bl	8002b28 <ssd1306_WriteString>
							  if(counterforstart==3){
 8004542:	4b7d      	ldr	r3, [pc, #500]	@ (8004738 <statemachine+0x1638>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2b03      	cmp	r3, #3
 8004548:	d112      	bne.n	8004570 <statemachine+0x1470>
							  				accelstate++;
 800454a:	4b7f      	ldr	r3, [pc, #508]	@ (8004748 <statemachine+0x1648>)
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	3301      	adds	r3, #1
 8004550:	b2da      	uxtb	r2, r3
 8004552:	4b7d      	ldr	r3, [pc, #500]	@ (8004748 <statemachine+0x1648>)
 8004554:	701a      	strb	r2, [r3, #0]
							  				counterforstart=0;
 8004556:	4b78      	ldr	r3, [pc, #480]	@ (8004738 <statemachine+0x1638>)
 8004558:	2200      	movs	r2, #0
 800455a:	601a      	str	r2, [r3, #0]
							  				indexcounterforstart=0;
 800455c:	4b7b      	ldr	r3, [pc, #492]	@ (800474c <statemachine+0x164c>)
 800455e:	2200      	movs	r2, #0
 8004560:	601a      	str	r2, [r3, #0]
							  				HAL_TIM_Base_Start(&htim16);
 8004562:	487b      	ldr	r0, [pc, #492]	@ (8004750 <statemachine+0x1650>)
 8004564:	f007 fd10 	bl	800bf88 <HAL_TIM_Base_Start>
							  				htim16.Instance->CNT=0;
 8004568:	4b79      	ldr	r3, [pc, #484]	@ (8004750 <statemachine+0x1650>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2200      	movs	r2, #0
 800456e:	625a      	str	r2, [r3, #36]	@ 0x24
							  }

							  indexcounterforstart++;
 8004570:	4b76      	ldr	r3, [pc, #472]	@ (800474c <statemachine+0x164c>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	3301      	adds	r3, #1
 8004576:	4a75      	ldr	r2, [pc, #468]	@ (800474c <statemachine+0x164c>)
 8004578:	6013      	str	r3, [r2, #0]
							  if(indexcounterforstart%10==0){
 800457a:	4b74      	ldr	r3, [pc, #464]	@ (800474c <statemachine+0x164c>)
 800457c:	6819      	ldr	r1, [r3, #0]
 800457e:	4b75      	ldr	r3, [pc, #468]	@ (8004754 <statemachine+0x1654>)
 8004580:	fb83 2301 	smull	r2, r3, r3, r1
 8004584:	109a      	asrs	r2, r3, #2
 8004586:	17cb      	asrs	r3, r1, #31
 8004588:	1ad2      	subs	r2, r2, r3
 800458a:	4613      	mov	r3, r2
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	4413      	add	r3, r2
 8004590:	005b      	lsls	r3, r3, #1
 8004592:	1aca      	subs	r2, r1, r3
 8004594:	2a00      	cmp	r2, #0
 8004596:	f040 819a 	bne.w	80048ce <statemachine+0x17ce>
								  counterforstart++;
 800459a:	4b67      	ldr	r3, [pc, #412]	@ (8004738 <statemachine+0x1638>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	3301      	adds	r3, #1
 80045a0:	4a65      	ldr	r2, [pc, #404]	@ (8004738 <statemachine+0x1638>)
 80045a2:	6013      	str	r3, [r2, #0]
							  ssd1306_WriteString("Please stop",Font_6x8,White);
							  counterforstart=0;
							  indexcounterforstart=0;

						  }
						  break;
 80045a4:	e193      	b.n	80048ce <statemachine+0x17ce>
							  ssd1306_SetCursor(32,40);
 80045a6:	2128      	movs	r1, #40	@ 0x28
 80045a8:	2020      	movs	r0, #32
 80045aa:	f7fe fae3 	bl	8002b74 <ssd1306_SetCursor>
							  ssd1306_WriteString("Please stop",Font_6x8,White);
 80045ae:	4a6a      	ldr	r2, [pc, #424]	@ (8004758 <statemachine+0x1658>)
 80045b0:	2301      	movs	r3, #1
 80045b2:	ca06      	ldmia	r2, {r1, r2}
 80045b4:	4869      	ldr	r0, [pc, #420]	@ (800475c <statemachine+0x165c>)
 80045b6:	f7fe fab7 	bl	8002b28 <ssd1306_WriteString>
							  counterforstart=0;
 80045ba:	4b5f      	ldr	r3, [pc, #380]	@ (8004738 <statemachine+0x1638>)
 80045bc:	2200      	movs	r2, #0
 80045be:	601a      	str	r2, [r3, #0]
							  indexcounterforstart=0;
 80045c0:	4b62      	ldr	r3, [pc, #392]	@ (800474c <statemachine+0x164c>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	601a      	str	r2, [r3, #0]
						  break;
 80045c6:	e182      	b.n	80048ce <statemachine+0x17ce>
					  case INRUN:
						  if(((GNSSData.fgSpeed*3.6)>=50.0)&&(flag_50kmh==0)){
 80045c8:	4b5a      	ldr	r3, [pc, #360]	@ (8004734 <statemachine+0x1634>)
 80045ca:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80045ce:	4618      	mov	r0, r3
 80045d0:	f7fb ff92 	bl	80004f8 <__aeabi_f2d>
 80045d4:	a350      	add	r3, pc, #320	@ (adr r3, 8004718 <statemachine+0x1618>)
 80045d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045da:	f7fb ffe5 	bl	80005a8 <__aeabi_dmul>
 80045de:	4602      	mov	r2, r0
 80045e0:	460b      	mov	r3, r1
 80045e2:	4610      	mov	r0, r2
 80045e4:	4619      	mov	r1, r3
 80045e6:	f04f 0200 	mov.w	r2, #0
 80045ea:	4b5d      	ldr	r3, [pc, #372]	@ (8004760 <statemachine+0x1660>)
 80045ec:	f7fc fa62 	bl	8000ab4 <__aeabi_dcmpge>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d01a      	beq.n	800462c <statemachine+0x152c>
 80045f6:	4b5b      	ldr	r3, [pc, #364]	@ (8004764 <statemachine+0x1664>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d116      	bne.n	800462c <statemachine+0x152c>
							  time50kmh=(float)(htim16.Instance->CNT/1000.0);
 80045fe:	4b54      	ldr	r3, [pc, #336]	@ (8004750 <statemachine+0x1650>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004604:	4618      	mov	r0, r3
 8004606:	f7fb ff55 	bl	80004b4 <__aeabi_ui2d>
 800460a:	f04f 0200 	mov.w	r2, #0
 800460e:	4b56      	ldr	r3, [pc, #344]	@ (8004768 <statemachine+0x1668>)
 8004610:	f7fc f8f4 	bl	80007fc <__aeabi_ddiv>
 8004614:	4602      	mov	r2, r0
 8004616:	460b      	mov	r3, r1
 8004618:	4610      	mov	r0, r2
 800461a:	4619      	mov	r1, r3
 800461c:	f7fc fabc 	bl	8000b98 <__aeabi_d2f>
 8004620:	4603      	mov	r3, r0
 8004622:	4a52      	ldr	r2, [pc, #328]	@ (800476c <statemachine+0x166c>)
 8004624:	6013      	str	r3, [r2, #0]
							  flag_50kmh=1;
 8004626:	4b4f      	ldr	r3, [pc, #316]	@ (8004764 <statemachine+0x1664>)
 8004628:	2201      	movs	r2, #1
 800462a:	601a      	str	r2, [r3, #0]
						  }

						  if(((GNSSData.fgSpeed*3.6)>=100.0)&&(flag_100kmh==0)){
 800462c:	4b41      	ldr	r3, [pc, #260]	@ (8004734 <statemachine+0x1634>)
 800462e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004632:	4618      	mov	r0, r3
 8004634:	f7fb ff60 	bl	80004f8 <__aeabi_f2d>
 8004638:	a337      	add	r3, pc, #220	@ (adr r3, 8004718 <statemachine+0x1618>)
 800463a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463e:	f7fb ffb3 	bl	80005a8 <__aeabi_dmul>
 8004642:	4602      	mov	r2, r0
 8004644:	460b      	mov	r3, r1
 8004646:	4610      	mov	r0, r2
 8004648:	4619      	mov	r1, r3
 800464a:	f04f 0200 	mov.w	r2, #0
 800464e:	4b48      	ldr	r3, [pc, #288]	@ (8004770 <statemachine+0x1670>)
 8004650:	f7fc fa30 	bl	8000ab4 <__aeabi_dcmpge>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d027      	beq.n	80046aa <statemachine+0x15aa>
 800465a:	4b46      	ldr	r3, [pc, #280]	@ (8004774 <statemachine+0x1674>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d123      	bne.n	80046aa <statemachine+0x15aa>
							  time100kmh=(float)(htim16.Instance->CNT/1000.0);
 8004662:	4b3b      	ldr	r3, [pc, #236]	@ (8004750 <statemachine+0x1650>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004668:	4618      	mov	r0, r3
 800466a:	f7fb ff23 	bl	80004b4 <__aeabi_ui2d>
 800466e:	f04f 0200 	mov.w	r2, #0
 8004672:	4b3d      	ldr	r3, [pc, #244]	@ (8004768 <statemachine+0x1668>)
 8004674:	f7fc f8c2 	bl	80007fc <__aeabi_ddiv>
 8004678:	4602      	mov	r2, r0
 800467a:	460b      	mov	r3, r1
 800467c:	4610      	mov	r0, r2
 800467e:	4619      	mov	r1, r3
 8004680:	f7fc fa8a 	bl	8000b98 <__aeabi_d2f>
 8004684:	4603      	mov	r3, r0
 8004686:	4a3c      	ldr	r2, [pc, #240]	@ (8004778 <statemachine+0x1678>)
 8004688:	6013      	str	r3, [r2, #0]
							  flag_100kmh=1;
 800468a:	4b3a      	ldr	r3, [pc, #232]	@ (8004774 <statemachine+0x1674>)
 800468c:	2201      	movs	r2, #1
 800468e:	601a      	str	r2, [r3, #0]
							  accelstate++;
 8004690:	4b2d      	ldr	r3, [pc, #180]	@ (8004748 <statemachine+0x1648>)
 8004692:	781b      	ldrb	r3, [r3, #0]
 8004694:	3301      	adds	r3, #1
 8004696:	b2da      	uxtb	r2, r3
 8004698:	4b2b      	ldr	r3, [pc, #172]	@ (8004748 <statemachine+0x1648>)
 800469a:	701a      	strb	r2, [r3, #0]
							  HAL_TIM_Base_Stop(&htim16);
 800469c:	482c      	ldr	r0, [pc, #176]	@ (8004750 <statemachine+0x1650>)
 800469e:	f007 fcb9 	bl	800c014 <HAL_TIM_Base_Stop>
							  htim16.Instance->CNT=0;
 80046a2:	4b2b      	ldr	r3, [pc, #172]	@ (8004750 <statemachine+0x1650>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	2200      	movs	r2, #0
 80046a8:	625a      	str	r2, [r3, #36]	@ 0x24

						 						  }
						  ssd1306_SetCursor(32,40);
 80046aa:	2128      	movs	r1, #40	@ 0x28
 80046ac:	2020      	movs	r0, #32
 80046ae:	f7fe fa61 	bl	8002b74 <ssd1306_SetCursor>
						  snprintf((char *)bufferscreen,15, "%0.1f",GNSSData.fgSpeed*3.6);
 80046b2:	4b20      	ldr	r3, [pc, #128]	@ (8004734 <statemachine+0x1634>)
 80046b4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7fb ff1d 	bl	80004f8 <__aeabi_f2d>
 80046be:	a316      	add	r3, pc, #88	@ (adr r3, 8004718 <statemachine+0x1618>)
 80046c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c4:	f7fb ff70 	bl	80005a8 <__aeabi_dmul>
 80046c8:	4602      	mov	r2, r0
 80046ca:	460b      	mov	r3, r1
 80046cc:	e9cd 2300 	strd	r2, r3, [sp]
 80046d0:	4a2a      	ldr	r2, [pc, #168]	@ (800477c <statemachine+0x167c>)
 80046d2:	210f      	movs	r1, #15
 80046d4:	481a      	ldr	r0, [pc, #104]	@ (8004740 <statemachine+0x1640>)
 80046d6:	f011 fb47 	bl	8015d68 <sniprintf>
						  ssd1306_WriteString((char *)bufferscreen,Font_16x24,White);
 80046da:	4a1a      	ldr	r2, [pc, #104]	@ (8004744 <statemachine+0x1644>)
 80046dc:	2301      	movs	r3, #1
 80046de:	ca06      	ldmia	r2, {r1, r2}
 80046e0:	4817      	ldr	r0, [pc, #92]	@ (8004740 <statemachine+0x1640>)
 80046e2:	f7fe fa21 	bl	8002b28 <ssd1306_WriteString>


						  if(BTN_B_LONG>=1){
 80046e6:	4b26      	ldr	r3, [pc, #152]	@ (8004780 <statemachine+0x1680>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	f340 80f1 	ble.w	80048d2 <statemachine+0x17d2>
							  accelstate++;
 80046f0:	4b15      	ldr	r3, [pc, #84]	@ (8004748 <statemachine+0x1648>)
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	3301      	adds	r3, #1
 80046f6:	b2da      	uxtb	r2, r3
 80046f8:	4b13      	ldr	r3, [pc, #76]	@ (8004748 <statemachine+0x1648>)
 80046fa:	701a      	strb	r2, [r3, #0]
							  BTN_B_LONG=0;
 80046fc:	4b20      	ldr	r3, [pc, #128]	@ (8004780 <statemachine+0x1680>)
 80046fe:	2200      	movs	r2, #0
 8004700:	601a      	str	r2, [r3, #0]
							  HAL_TIM_Base_Stop(&htim16);
 8004702:	4813      	ldr	r0, [pc, #76]	@ (8004750 <statemachine+0x1650>)
 8004704:	f007 fc86 	bl	800c014 <HAL_TIM_Base_Stop>
							  htim16.Instance->CNT=0;
 8004708:	4b11      	ldr	r3, [pc, #68]	@ (8004750 <statemachine+0x1650>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2200      	movs	r2, #0
 800470e:	625a      	str	r2, [r3, #36]	@ 0x24
						  }


						  break;
 8004710:	e0df      	b.n	80048d2 <statemachine+0x17d2>
 8004712:	bf00      	nop
 8004714:	f3af 8000 	nop.w
 8004718:	cccccccd 	.word	0xcccccccd
 800471c:	400ccccc 	.word	0x400ccccc
 8004720:	20000afc 	.word	0x20000afc
 8004724:	20000558 	.word	0x20000558
 8004728:	200004e0 	.word	0x200004e0
 800472c:	2000055c 	.word	0x2000055c
 8004730:	200005f4 	.word	0x200005f4
 8004734:	20000600 	.word	0x20000600
 8004738:	20000b00 	.word	0x20000b00
 800473c:	0801b1b8 	.word	0x0801b1b8
 8004740:	20000574 	.word	0x20000574
 8004744:	20000024 	.word	0x20000024
 8004748:	200004e5 	.word	0x200004e5
 800474c:	20000b04 	.word	0x20000b04
 8004750:	20000bb4 	.word	0x20000bb4
 8004754:	66666667 	.word	0x66666667
 8004758:	20000014 	.word	0x20000014
 800475c:	0801b1bc 	.word	0x0801b1bc
 8004760:	40490000 	.word	0x40490000
 8004764:	20000b08 	.word	0x20000b08
 8004768:	408f4000 	.word	0x408f4000
 800476c:	20000b10 	.word	0x20000b10
 8004770:	40590000 	.word	0x40590000
 8004774:	20000b0c 	.word	0x20000b0c
 8004778:	20000b14 	.word	0x20000b14
 800477c:	0801b000 	.word	0x0801b000
 8004780:	200005f0 	.word	0x200005f0
					  case RESULT:
						  ssd1306_Fill(Black);
 8004784:	2000      	movs	r0, #0
 8004786:	f7fe f8b3 	bl	80028f0 <ssd1306_Fill>
						 ssd1306_SetCursor(32,32);
 800478a:	2120      	movs	r1, #32
 800478c:	2020      	movs	r0, #32
 800478e:	f7fe f9f1 	bl	8002b74 <ssd1306_SetCursor>
						 ssd1306_WriteString("0-50kmh",Font_6x8,White);
 8004792:	4a5a      	ldr	r2, [pc, #360]	@ (80048fc <statemachine+0x17fc>)
 8004794:	2301      	movs	r3, #1
 8004796:	ca06      	ldmia	r2, {r1, r2}
 8004798:	4859      	ldr	r0, [pc, #356]	@ (8004900 <statemachine+0x1800>)
 800479a:	f7fe f9c5 	bl	8002b28 <ssd1306_WriteString>
						 ssd1306_SetCursor(32,40);
 800479e:	2128      	movs	r1, #40	@ 0x28
 80047a0:	2020      	movs	r0, #32
 80047a2:	f7fe f9e7 	bl	8002b74 <ssd1306_SetCursor>
						 snprintf((char *)bufferscreen,15, "%0.1fs",time50kmh);
 80047a6:	4b57      	ldr	r3, [pc, #348]	@ (8004904 <statemachine+0x1804>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7fb fea4 	bl	80004f8 <__aeabi_f2d>
 80047b0:	4602      	mov	r2, r0
 80047b2:	460b      	mov	r3, r1
 80047b4:	e9cd 2300 	strd	r2, r3, [sp]
 80047b8:	4a53      	ldr	r2, [pc, #332]	@ (8004908 <statemachine+0x1808>)
 80047ba:	210f      	movs	r1, #15
 80047bc:	4853      	ldr	r0, [pc, #332]	@ (800490c <statemachine+0x180c>)
 80047be:	f011 fad3 	bl	8015d68 <sniprintf>
						 ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 80047c2:	4a4e      	ldr	r2, [pc, #312]	@ (80048fc <statemachine+0x17fc>)
 80047c4:	2301      	movs	r3, #1
 80047c6:	ca06      	ldmia	r2, {r1, r2}
 80047c8:	4850      	ldr	r0, [pc, #320]	@ (800490c <statemachine+0x180c>)
 80047ca:	f7fe f9ad 	bl	8002b28 <ssd1306_WriteString>
						 ssd1306_SetCursor(32,48);
 80047ce:	2130      	movs	r1, #48	@ 0x30
 80047d0:	2020      	movs	r0, #32
 80047d2:	f7fe f9cf 	bl	8002b74 <ssd1306_SetCursor>
						 ssd1306_WriteString("0-100kmh",Font_6x8,White);
 80047d6:	4a49      	ldr	r2, [pc, #292]	@ (80048fc <statemachine+0x17fc>)
 80047d8:	2301      	movs	r3, #1
 80047da:	ca06      	ldmia	r2, {r1, r2}
 80047dc:	484c      	ldr	r0, [pc, #304]	@ (8004910 <statemachine+0x1810>)
 80047de:	f7fe f9a3 	bl	8002b28 <ssd1306_WriteString>
						 ssd1306_SetCursor(32,56);
 80047e2:	2138      	movs	r1, #56	@ 0x38
 80047e4:	2020      	movs	r0, #32
 80047e6:	f7fe f9c5 	bl	8002b74 <ssd1306_SetCursor>
						 snprintf((char *)bufferscreen,15, "%0.1fs",time100kmh);
 80047ea:	4b4a      	ldr	r3, [pc, #296]	@ (8004914 <statemachine+0x1814>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f7fb fe82 	bl	80004f8 <__aeabi_f2d>
 80047f4:	4602      	mov	r2, r0
 80047f6:	460b      	mov	r3, r1
 80047f8:	e9cd 2300 	strd	r2, r3, [sp]
 80047fc:	4a42      	ldr	r2, [pc, #264]	@ (8004908 <statemachine+0x1808>)
 80047fe:	210f      	movs	r1, #15
 8004800:	4842      	ldr	r0, [pc, #264]	@ (800490c <statemachine+0x180c>)
 8004802:	f011 fab1 	bl	8015d68 <sniprintf>
						 ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8004806:	4a3d      	ldr	r2, [pc, #244]	@ (80048fc <statemachine+0x17fc>)
 8004808:	2301      	movs	r3, #1
 800480a:	ca06      	ldmia	r2, {r1, r2}
 800480c:	483f      	ldr	r0, [pc, #252]	@ (800490c <statemachine+0x180c>)
 800480e:	f7fe f98b 	bl	8002b28 <ssd1306_WriteString>
						 if((BTN_A>=1)||(BTN_B>=1)||(BTN_A_LONG>=1)){
 8004812:	4b41      	ldr	r3, [pc, #260]	@ (8004918 <statemachine+0x1818>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2b00      	cmp	r3, #0
 8004818:	dc07      	bgt.n	800482a <statemachine+0x172a>
 800481a:	4b40      	ldr	r3, [pc, #256]	@ (800491c <statemachine+0x181c>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2b00      	cmp	r3, #0
 8004820:	dc03      	bgt.n	800482a <statemachine+0x172a>
 8004822:	4b3f      	ldr	r3, [pc, #252]	@ (8004920 <statemachine+0x1820>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	2b00      	cmp	r3, #0
 8004828:	dd10      	ble.n	800484c <statemachine+0x174c>

							 time50kmh=0.0;
 800482a:	4b36      	ldr	r3, [pc, #216]	@ (8004904 <statemachine+0x1804>)
 800482c:	f04f 0200 	mov.w	r2, #0
 8004830:	601a      	str	r2, [r3, #0]
							 time100kmh=0.0;
 8004832:	4b38      	ldr	r3, [pc, #224]	@ (8004914 <statemachine+0x1814>)
 8004834:	f04f 0200 	mov.w	r2, #0
 8004838:	601a      	str	r2, [r3, #0]
							 flag_50kmh=0;
 800483a:	4b3a      	ldr	r3, [pc, #232]	@ (8004924 <statemachine+0x1824>)
 800483c:	2200      	movs	r2, #0
 800483e:	601a      	str	r2, [r3, #0]
							 flag_100kmh=0;
 8004840:	4b39      	ldr	r3, [pc, #228]	@ (8004928 <statemachine+0x1828>)
 8004842:	2200      	movs	r2, #0
 8004844:	601a      	str	r2, [r3, #0]
							 accelstate=WAITFORGPS;
 8004846:	4b39      	ldr	r3, [pc, #228]	@ (800492c <statemachine+0x182c>)
 8004848:	2200      	movs	r2, #0
 800484a:	701a      	strb	r2, [r3, #0]

						 }


						  if(BTN_A>=1){
 800484c:	4b32      	ldr	r3, [pc, #200]	@ (8004918 <statemachine+0x1818>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2b00      	cmp	r3, #0
 8004852:	dd1d      	ble.n	8004890 <statemachine+0x1790>
						  	state--;
 8004854:	4b36      	ldr	r3, [pc, #216]	@ (8004930 <statemachine+0x1830>)
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	3b01      	subs	r3, #1
 800485a:	b2da      	uxtb	r2, r3
 800485c:	4b34      	ldr	r3, [pc, #208]	@ (8004930 <statemachine+0x1830>)
 800485e:	701a      	strb	r2, [r3, #0]
						  	state--;
 8004860:	4b33      	ldr	r3, [pc, #204]	@ (8004930 <statemachine+0x1830>)
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	3b01      	subs	r3, #1
 8004866:	b2da      	uxtb	r2, r3
 8004868:	4b31      	ldr	r3, [pc, #196]	@ (8004930 <statemachine+0x1830>)
 800486a:	701a      	strb	r2, [r3, #0]
						  	state--;
 800486c:	4b30      	ldr	r3, [pc, #192]	@ (8004930 <statemachine+0x1830>)
 800486e:	781b      	ldrb	r3, [r3, #0]
 8004870:	3b01      	subs	r3, #1
 8004872:	b2da      	uxtb	r2, r3
 8004874:	4b2e      	ldr	r3, [pc, #184]	@ (8004930 <statemachine+0x1830>)
 8004876:	701a      	strb	r2, [r3, #0]
						  	state--;
 8004878:	4b2d      	ldr	r3, [pc, #180]	@ (8004930 <statemachine+0x1830>)
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	3b01      	subs	r3, #1
 800487e:	b2da      	uxtb	r2, r3
 8004880:	4b2b      	ldr	r3, [pc, #172]	@ (8004930 <statemachine+0x1830>)
 8004882:	701a      	strb	r2, [r3, #0]
						  	BTN_A=0;
 8004884:	4b24      	ldr	r3, [pc, #144]	@ (8004918 <statemachine+0x1818>)
 8004886:	2200      	movs	r2, #0
 8004888:	601a      	str	r2, [r3, #0]
						  	BTN_B=0;
 800488a:	4b24      	ldr	r3, [pc, #144]	@ (800491c <statemachine+0x181c>)
 800488c:	2200      	movs	r2, #0
 800488e:	601a      	str	r2, [r3, #0]

						  }

		 					if(BTN_A_LONG>=1){
 8004890:	4b23      	ldr	r3, [pc, #140]	@ (8004920 <statemachine+0x1820>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2b00      	cmp	r3, #0
 8004896:	dd0e      	ble.n	80048b6 <statemachine+0x17b6>
			 								state--;
 8004898:	4b25      	ldr	r3, [pc, #148]	@ (8004930 <statemachine+0x1830>)
 800489a:	781b      	ldrb	r3, [r3, #0]
 800489c:	3b01      	subs	r3, #1
 800489e:	b2da      	uxtb	r2, r3
 80048a0:	4b23      	ldr	r3, [pc, #140]	@ (8004930 <statemachine+0x1830>)
 80048a2:	701a      	strb	r2, [r3, #0]
			 								BTN_A=0;
 80048a4:	4b1c      	ldr	r3, [pc, #112]	@ (8004918 <statemachine+0x1818>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	601a      	str	r2, [r3, #0]
			 								BTN_B=0;
 80048aa:	4b1c      	ldr	r3, [pc, #112]	@ (800491c <statemachine+0x181c>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	601a      	str	r2, [r3, #0]
			 								BTN_A_LONG=0;
 80048b0:	4b1b      	ldr	r3, [pc, #108]	@ (8004920 <statemachine+0x1820>)
 80048b2:	2200      	movs	r2, #0
 80048b4:	601a      	str	r2, [r3, #0]
			 					}
		 					if(BTN_B>=1){
 80048b6:	4b19      	ldr	r3, [pc, #100]	@ (800491c <statemachine+0x181c>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	dd0b      	ble.n	80048d6 <statemachine+0x17d6>

		 						BTN_B=0;
 80048be:	4b17      	ldr	r3, [pc, #92]	@ (800491c <statemachine+0x181c>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	601a      	str	r2, [r3, #0]
		 					}
						  break;
 80048c4:	e007      	b.n	80048d6 <statemachine+0x17d6>
						  break;
 80048c6:	bf00      	nop
 80048c8:	e00f      	b.n	80048ea <statemachine+0x17ea>
						  break;
 80048ca:	bf00      	nop
 80048cc:	e00d      	b.n	80048ea <statemachine+0x17ea>
						  break;
 80048ce:	bf00      	nop
 80048d0:	e00b      	b.n	80048ea <statemachine+0x17ea>
						  break;
 80048d2:	bf00      	nop
 80048d4:	e009      	b.n	80048ea <statemachine+0x17ea>
						  break;
 80048d6:	bf00      	nop

					  }



					  break;
 80048d8:	e007      	b.n	80048ea <statemachine+0x17ea>
				  									 	 break;
 80048da:	bf00      	nop
 80048dc:	e006      	b.n	80048ec <statemachine+0x17ec>
					  break;
 80048de:	bf00      	nop
 80048e0:	e004      	b.n	80048ec <statemachine+0x17ec>
			  break;
 80048e2:	bf00      	nop
 80048e4:	e002      	b.n	80048ec <statemachine+0x17ec>
			  break;
 80048e6:	bf00      	nop
 80048e8:	e000      	b.n	80048ec <statemachine+0x17ec>
					  break;
 80048ea:	bf00      	nop

	}
return ;
 80048ec:	bf00      	nop
 80048ee:	bf00      	nop
}
 80048f0:	3708      	adds	r7, #8
 80048f2:	46bd      	mov	sp, r7
 80048f4:	ecbd 8b02 	vpop	{d8}
 80048f8:	bdb0      	pop	{r4, r5, r7, pc}
 80048fa:	bf00      	nop
 80048fc:	20000014 	.word	0x20000014
 8004900:	0801b1c8 	.word	0x0801b1c8
 8004904:	20000b10 	.word	0x20000b10
 8004908:	0801b1d0 	.word	0x0801b1d0
 800490c:	20000574 	.word	0x20000574
 8004910:	0801b1d8 	.word	0x0801b1d8
 8004914:	20000b14 	.word	0x20000b14
 8004918:	20000558 	.word	0x20000558
 800491c:	2000055c 	.word	0x2000055c
 8004920:	200005f4 	.word	0x200005f4
 8004924:	20000b08 	.word	0x20000b08
 8004928:	20000b0c 	.word	0x20000b0c
 800492c:	200004e5 	.word	0x200004e5
 8004930:	200004e0 	.word	0x200004e0

08004934 <LL_AHB3_GRP1_EnableClock>:
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800493c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004940:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004942:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4313      	orrs	r3, r2
 800494a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800494c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004950:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4013      	ands	r3, r2
 8004956:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004958:	68fb      	ldr	r3, [r7, #12]
}
 800495a:	bf00      	nop
 800495c:	3714      	adds	r7, #20
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr

08004966 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 800496a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800496e:	f7ff ffe1 	bl	8004934 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004972:	2200      	movs	r2, #0
 8004974:	210f      	movs	r1, #15
 8004976:	f06f 0001 	mvn.w	r0, #1
 800497a:	f001 ffb1 	bl	80068e0 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 5, 0);
 800497e:	2200      	movs	r2, #0
 8004980:	2105      	movs	r1, #5
 8004982:	202e      	movs	r0, #46	@ 0x2e
 8004984:	f001 ffac 	bl	80068e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8004988:	202e      	movs	r0, #46	@ 0x2e
 800498a:	f001 ffc3 	bl	8006914 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800498e:	bf00      	nop
 8004990:	bd80      	pop	{r7, pc}

08004992 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8004992:	b480      	push	{r7}
 8004994:	b085      	sub	sp, #20
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800499a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800499e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80049a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80049aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049ae:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4013      	ands	r3, r2
 80049b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80049b6:	68fb      	ldr	r3, [r7, #12]
}
 80049b8:	bf00      	nop
 80049ba:	3714      	adds	r7, #20
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b08e      	sub	sp, #56	@ 0x38
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80049cc:	2300      	movs	r3, #0
 80049ce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 80049d0:	2300      	movs	r3, #0
 80049d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80049d4:	2300      	movs	r3, #0
 80049d6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 80049da:	2200      	movs	r2, #0
 80049dc:	6879      	ldr	r1, [r7, #4]
 80049de:	2019      	movs	r0, #25
 80049e0:	f001 ff7e 	bl	80068e0 <HAL_NVIC_SetPriority>
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80049e4:	2019      	movs	r0, #25
 80049e6:	f001 ff95 	bl	8006914 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80049ea:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80049ee:	f7ff ffd0 	bl	8004992 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80049f2:	f107 020c 	add.w	r2, r7, #12
 80049f6:	f107 0310 	add.w	r3, r7, #16
 80049fa:	4611      	mov	r1, r2
 80049fc:	4618      	mov	r0, r3
 80049fe:	f006 fa43 	bl	800ae88 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004a02:	f006 fa2b 	bl	800ae5c <HAL_RCC_GetPCLK2Freq>
 8004a06:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a0a:	4a21      	ldr	r2, [pc, #132]	@ (8004a90 <HAL_InitTick+0xcc>)
 8004a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a10:	0c9b      	lsrs	r3, r3, #18
 8004a12:	3b01      	subs	r3, #1
 8004a14:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004a16:	4b1f      	ldr	r3, [pc, #124]	@ (8004a94 <HAL_InitTick+0xd0>)
 8004a18:	4a1f      	ldr	r2, [pc, #124]	@ (8004a98 <HAL_InitTick+0xd4>)
 8004a1a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004a1c:	4b1d      	ldr	r3, [pc, #116]	@ (8004a94 <HAL_InitTick+0xd0>)
 8004a1e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004a22:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004a24:	4a1b      	ldr	r2, [pc, #108]	@ (8004a94 <HAL_InitTick+0xd0>)
 8004a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a28:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8004a94 <HAL_InitTick+0xd0>)
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a30:	4b18      	ldr	r3, [pc, #96]	@ (8004a94 <HAL_InitTick+0xd0>)
 8004a32:	2200      	movs	r2, #0
 8004a34:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8004a36:	4817      	ldr	r0, [pc, #92]	@ (8004a94 <HAL_InitTick+0xd0>)
 8004a38:	f007 fa4e 	bl	800bed8 <HAL_TIM_Base_Init>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 8004a42:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d11b      	bne.n	8004a82 <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8004a4a:	4812      	ldr	r0, [pc, #72]	@ (8004a94 <HAL_InitTick+0xd0>)
 8004a4c:	f007 fb0a 	bl	800c064 <HAL_TIM_Base_Start_IT>
 8004a50:	4603      	mov	r3, r0
 8004a52:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 8004a56:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d111      	bne.n	8004a82 <HAL_InitTick+0xbe>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004a5e:	2019      	movs	r0, #25
 8004a60:	f001 ff58 	bl	8006914 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2b0f      	cmp	r3, #15
 8004a68:	d808      	bhi.n	8004a7c <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	6879      	ldr	r1, [r7, #4]
 8004a6e:	2019      	movs	r0, #25
 8004a70:	f001 ff36 	bl	80068e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004a74:	4a09      	ldr	r2, [pc, #36]	@ (8004a9c <HAL_InitTick+0xd8>)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6013      	str	r3, [r2, #0]
 8004a7a:	e002      	b.n	8004a82 <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

 /* Return function status */
  return status;
 8004a82:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3738      	adds	r7, #56	@ 0x38
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	431bde83 	.word	0x431bde83
 8004a94:	20000b18 	.word	0x20000b18
 8004a98:	40012c00 	.word	0x40012c00
 8004a9c:	20000030 	.word	0x20000030

08004aa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
  {
	   ssd1306_SetCursor(32, 20);
 8004aa4:	2114      	movs	r1, #20
 8004aa6:	2020      	movs	r0, #32
 8004aa8:	f7fe f864 	bl	8002b74 <ssd1306_SetCursor>
	   	  ssd1306_WriteString("NMI", Font_7x10, White);
 8004aac:	4a04      	ldr	r2, [pc, #16]	@ (8004ac0 <NMI_Handler+0x20>)
 8004aae:	2301      	movs	r3, #1
 8004ab0:	ca06      	ldmia	r2, {r1, r2}
 8004ab2:	4804      	ldr	r0, [pc, #16]	@ (8004ac4 <NMI_Handler+0x24>)
 8004ab4:	f7fe f838 	bl	8002b28 <ssd1306_WriteString>
	   	  ssd1306_UpdateScreen();
 8004ab8:	f7fd ff32 	bl	8002920 <ssd1306_UpdateScreen>
	   ssd1306_SetCursor(32, 20);
 8004abc:	bf00      	nop
 8004abe:	e7f1      	b.n	8004aa4 <NMI_Handler+0x4>
 8004ac0:	2000001c 	.word	0x2000001c
 8004ac4:	0801b1e4 	.word	0x0801b1e4

08004ac8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8004acc:	2114      	movs	r1, #20
 8004ace:	2020      	movs	r0, #32
 8004ad0:	f7fe f850 	bl	8002b74 <ssd1306_SetCursor>
	  ssd1306_WriteString("hardfault", Font_7x10, White);
 8004ad4:	4a04      	ldr	r2, [pc, #16]	@ (8004ae8 <HardFault_Handler+0x20>)
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	ca06      	ldmia	r2, {r1, r2}
 8004ada:	4804      	ldr	r0, [pc, #16]	@ (8004aec <HardFault_Handler+0x24>)
 8004adc:	f7fe f824 	bl	8002b28 <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 8004ae0:	f7fd ff1e 	bl	8002920 <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 8004ae4:	bf00      	nop
 8004ae6:	e7f1      	b.n	8004acc <HardFault_Handler+0x4>
 8004ae8:	2000001c 	.word	0x2000001c
 8004aec:	0801b1e8 	.word	0x0801b1e8

08004af0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8004af4:	2114      	movs	r1, #20
 8004af6:	2020      	movs	r0, #32
 8004af8:	f7fe f83c 	bl	8002b74 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("mem", Font_7x10, White);
 8004afc:	4a04      	ldr	r2, [pc, #16]	@ (8004b10 <MemManage_Handler+0x20>)
 8004afe:	2301      	movs	r3, #1
 8004b00:	ca06      	ldmia	r2, {r1, r2}
 8004b02:	4804      	ldr	r0, [pc, #16]	@ (8004b14 <MemManage_Handler+0x24>)
 8004b04:	f7fe f810 	bl	8002b28 <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 8004b08:	f7fd ff0a 	bl	8002920 <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 8004b0c:	bf00      	nop
 8004b0e:	e7f1      	b.n	8004af4 <MemManage_Handler+0x4>
 8004b10:	2000001c 	.word	0x2000001c
 8004b14:	0801b1f4 	.word	0x0801b1f4

08004b18 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8004b1c:	2114      	movs	r1, #20
 8004b1e:	2020      	movs	r0, #32
 8004b20:	f7fe f828 	bl	8002b74 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("bus", Font_7x10, White);
 8004b24:	4a04      	ldr	r2, [pc, #16]	@ (8004b38 <BusFault_Handler+0x20>)
 8004b26:	2301      	movs	r3, #1
 8004b28:	ca06      	ldmia	r2, {r1, r2}
 8004b2a:	4804      	ldr	r0, [pc, #16]	@ (8004b3c <BusFault_Handler+0x24>)
 8004b2c:	f7fd fffc 	bl	8002b28 <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 8004b30:	f7fd fef6 	bl	8002920 <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 8004b34:	bf00      	nop
 8004b36:	e7f1      	b.n	8004b1c <BusFault_Handler+0x4>
 8004b38:	2000001c 	.word	0x2000001c
 8004b3c:	0801b1f8 	.word	0x0801b1f8

08004b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8004b44:	2114      	movs	r1, #20
 8004b46:	2020      	movs	r0, #32
 8004b48:	f7fe f814 	bl	8002b74 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("usage", Font_7x10, White);
 8004b4c:	4a04      	ldr	r2, [pc, #16]	@ (8004b60 <UsageFault_Handler+0x20>)
 8004b4e:	2301      	movs	r3, #1
 8004b50:	ca06      	ldmia	r2, {r1, r2}
 8004b52:	4804      	ldr	r0, [pc, #16]	@ (8004b64 <UsageFault_Handler+0x24>)
 8004b54:	f7fd ffe8 	bl	8002b28 <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 8004b58:	f7fd fee2 	bl	8002920 <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 8004b5c:	bf00      	nop
 8004b5e:	e7f1      	b.n	8004b44 <UsageFault_Handler+0x4>
 8004b60:	2000001c 	.word	0x2000001c
 8004b64:	0801b1fc 	.word	0x0801b1fc

08004b68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b6c:	bf00      	nop
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr
	...

08004b78 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8004b7c:	4802      	ldr	r0, [pc, #8]	@ (8004b88 <DMA1_Channel1_IRQHandler+0x10>)
 8004b7e:	f002 f859 	bl	8006c34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004b82:	bf00      	nop
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	20000ca0 	.word	0x20000ca0

08004b8c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004b90:	4802      	ldr	r0, [pc, #8]	@ (8004b9c <DMA1_Channel2_IRQHandler+0x10>)
 8004b92:	f002 f84f 	bl	8006c34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004b96:	bf00      	nop
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	20000384 	.word	0x20000384

08004ba0 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt, USB wake-up interrupt through EXTI line 28.
  */
void USB_LP_IRQHandler(void)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004ba4:	4802      	ldr	r0, [pc, #8]	@ (8004bb0 <USB_LP_IRQHandler+0x10>)
 8004ba6:	f003 fbdf 	bl	8008368 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8004baa:	bf00      	nop
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	20005358 	.word	0x20005358

08004bb4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8004bb8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004bbc:	f002 fb52 	bl	8007264 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004bc0:	bf00      	nop
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  if (htim1.Instance != NULL)
 8004bc8:	4b07      	ldr	r3, [pc, #28]	@ (8004be8 <TIM1_UP_TIM16_IRQHandler+0x24>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d002      	beq.n	8004bd6 <TIM1_UP_TIM16_IRQHandler+0x12>
  {
    HAL_TIM_IRQHandler(&htim1);
 8004bd0:	4805      	ldr	r0, [pc, #20]	@ (8004be8 <TIM1_UP_TIM16_IRQHandler+0x24>)
 8004bd2:	f007 fa95 	bl	800c100 <HAL_TIM_IRQHandler>
  }
  if (htim16.Instance != NULL)
 8004bd6:	4b05      	ldr	r3, [pc, #20]	@ (8004bec <TIM1_UP_TIM16_IRQHandler+0x28>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d002      	beq.n	8004be4 <TIM1_UP_TIM16_IRQHandler+0x20>
  {
    HAL_TIM_IRQHandler(&htim16);
 8004bde:	4803      	ldr	r0, [pc, #12]	@ (8004bec <TIM1_UP_TIM16_IRQHandler+0x28>)
 8004be0:	f007 fa8e 	bl	800c100 <HAL_TIM_IRQHandler>
  }
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004be4:	bf00      	nop
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	20000b18 	.word	0x20000b18
 8004bec:	20000bb4 	.word	0x20000bb4

08004bf0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8004bf4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8004bf8:	f002 fb34 	bl	8007264 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004bfc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004c00:	f002 fb30 	bl	8007264 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004c04:	bf00      	nop
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8004c0c:	4802      	ldr	r0, [pc, #8]	@ (8004c18 <IPCC_C1_RX_IRQHandler+0x10>)
 8004c0e:	f003 fa1b 	bl	8008048 <HAL_IPCC_RX_IRQHandler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8004c12:	bf00      	nop
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	200004a4 	.word	0x200004a4

08004c1c <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8004c20:	4802      	ldr	r0, [pc, #8]	@ (8004c2c <IPCC_C1_TX_IRQHandler+0x10>)
 8004c22:	f003 f9c3 	bl	8007fac <HAL_IPCC_TX_IRQHandler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8004c26:	bf00      	nop
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	200004a4 	.word	0x200004a4

08004c30 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8004c34:	f002 fb2e 	bl	8007294 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8004c38:	bf00      	nop
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	af00      	add	r7, sp, #0
  return 1;
 8004c40:	2301      	movs	r3, #1
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <_kill>:

int _kill(int pid, int sig)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b082      	sub	sp, #8
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004c56:	f011 f9d3 	bl	8016000 <__errno>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2216      	movs	r2, #22
 8004c5e:	601a      	str	r2, [r3, #0]
  return -1;
 8004c60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3708      	adds	r7, #8
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <_exit>:

void _exit (int status)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004c74:	f04f 31ff 	mov.w	r1, #4294967295
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f7ff ffe7 	bl	8004c4c <_kill>
  while (1) {}    /* Make sure we hang here */
 8004c7e:	bf00      	nop
 8004c80:	e7fd      	b.n	8004c7e <_exit+0x12>

08004c82 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004c82:	b580      	push	{r7, lr}
 8004c84:	b086      	sub	sp, #24
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	60f8      	str	r0, [r7, #12]
 8004c8a:	60b9      	str	r1, [r7, #8]
 8004c8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c8e:	2300      	movs	r3, #0
 8004c90:	617b      	str	r3, [r7, #20]
 8004c92:	e00a      	b.n	8004caa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004c94:	f3af 8000 	nop.w
 8004c98:	4601      	mov	r1, r0
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	1c5a      	adds	r2, r3, #1
 8004c9e:	60ba      	str	r2, [r7, #8]
 8004ca0:	b2ca      	uxtb	r2, r1
 8004ca2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	617b      	str	r3, [r7, #20]
 8004caa:	697a      	ldr	r2, [r7, #20]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	dbf0      	blt.n	8004c94 <_read+0x12>
  }

  return len;
 8004cb2:	687b      	ldr	r3, [r7, #4]
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3718      	adds	r7, #24
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b086      	sub	sp, #24
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cc8:	2300      	movs	r3, #0
 8004cca:	617b      	str	r3, [r7, #20]
 8004ccc:	e009      	b.n	8004ce2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	1c5a      	adds	r2, r3, #1
 8004cd2:	60ba      	str	r2, [r7, #8]
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	3301      	adds	r3, #1
 8004ce0:	617b      	str	r3, [r7, #20]
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	dbf1      	blt.n	8004cce <_write+0x12>
  }
  return len;
 8004cea:	687b      	ldr	r3, [r7, #4]
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3718      	adds	r7, #24
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <_close>:

int _close(int file)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004cfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004d1c:	605a      	str	r2, [r3, #4]
  return 0;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <_isatty>:

int _isatty(int file)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004d34:	2301      	movs	r3, #1
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	370c      	adds	r7, #12
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr

08004d42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004d42:	b480      	push	{r7}
 8004d44:	b085      	sub	sp, #20
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	60f8      	str	r0, [r7, #12]
 8004d4a:	60b9      	str	r1, [r7, #8]
 8004d4c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004d4e:	2300      	movs	r3, #0
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3714      	adds	r7, #20
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b086      	sub	sp, #24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d64:	4a14      	ldr	r2, [pc, #80]	@ (8004db8 <_sbrk+0x5c>)
 8004d66:	4b15      	ldr	r3, [pc, #84]	@ (8004dbc <_sbrk+0x60>)
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d70:	4b13      	ldr	r3, [pc, #76]	@ (8004dc0 <_sbrk+0x64>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d102      	bne.n	8004d7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004d78:	4b11      	ldr	r3, [pc, #68]	@ (8004dc0 <_sbrk+0x64>)
 8004d7a:	4a12      	ldr	r2, [pc, #72]	@ (8004dc4 <_sbrk+0x68>)
 8004d7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004d7e:	4b10      	ldr	r3, [pc, #64]	@ (8004dc0 <_sbrk+0x64>)
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4413      	add	r3, r2
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d207      	bcs.n	8004d9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004d8c:	f011 f938 	bl	8016000 <__errno>
 8004d90:	4603      	mov	r3, r0
 8004d92:	220c      	movs	r2, #12
 8004d94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004d96:	f04f 33ff 	mov.w	r3, #4294967295
 8004d9a:	e009      	b.n	8004db0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004d9c:	4b08      	ldr	r3, [pc, #32]	@ (8004dc0 <_sbrk+0x64>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004da2:	4b07      	ldr	r3, [pc, #28]	@ (8004dc0 <_sbrk+0x64>)
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4413      	add	r3, r2
 8004daa:	4a05      	ldr	r2, [pc, #20]	@ (8004dc0 <_sbrk+0x64>)
 8004dac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004dae:	68fb      	ldr	r3, [r7, #12]
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3718      	adds	r7, #24
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	20030000 	.word	0x20030000
 8004dbc:	00000400 	.word	0x00000400
 8004dc0:	20000b64 	.word	0x20000b64
 8004dc4:	20005a08 	.word	0x20005a08

08004dc8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8004dcc:	4b24      	ldr	r3, [pc, #144]	@ (8004e60 <SystemInit+0x98>)
 8004dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dd2:	4a23      	ldr	r2, [pc, #140]	@ (8004e60 <SystemInit+0x98>)
 8004dd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004dd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004ddc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004de6:	f043 0301 	orr.w	r3, r3, #1
 8004dea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8004dec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004df0:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8004df4:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8004df6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e00:	4b18      	ldr	r3, [pc, #96]	@ (8004e64 <SystemInit+0x9c>)
 8004e02:	4013      	ands	r3, r2
 8004e04:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8004e06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e0e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e12:	f023 0305 	bic.w	r3, r3, #5
 8004e16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8004e1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e22:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e26:	f023 0301 	bic.w	r3, r3, #1
 8004e2a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8004e2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e32:	4a0d      	ldr	r2, [pc, #52]	@ (8004e68 <SystemInit+0xa0>)
 8004e34:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8004e36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e3a:	4a0b      	ldr	r2, [pc, #44]	@ (8004e68 <SystemInit+0xa0>)
 8004e3c:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004e3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e48:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e4c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004e4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e52:	2200      	movs	r2, #0
 8004e54:	619a      	str	r2, [r3, #24]
}
 8004e56:	bf00      	nop
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr
 8004e60:	e000ed00 	.word	0xe000ed00
 8004e64:	faf6fefb 	.word	0xfaf6fefb
 8004e68:	22041000 	.word	0x22041000

08004e6c <LL_APB1_GRP1_EnableClock>:
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b085      	sub	sp, #20
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004e74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e78:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e7a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004e84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e88:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004e90:	68fb      	ldr	r3, [r7, #12]
}
 8004e92:	bf00      	nop
 8004e94:	3714      	adds	r7, #20
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr

08004e9e <LL_APB2_GRP1_EnableClock>:
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	b085      	sub	sp, #20
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004ea6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004eaa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004eac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004eb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004eba:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
}
 8004ec4:	bf00      	nop
 8004ec6:	3714      	adds	r7, #20
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim16;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b088      	sub	sp, #32
 8004ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004ed6:	f107 0310 	add.w	r3, r7, #16
 8004eda:	2200      	movs	r2, #0
 8004edc:	601a      	str	r2, [r3, #0]
 8004ede:	605a      	str	r2, [r3, #4]
 8004ee0:	609a      	str	r2, [r3, #8]
 8004ee2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ee4:	1d3b      	adds	r3, r7, #4
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	601a      	str	r2, [r3, #0]
 8004eea:	605a      	str	r2, [r3, #4]
 8004eec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004eee:	4b1e      	ldr	r3, [pc, #120]	@ (8004f68 <MX_TIM2_Init+0x98>)
 8004ef0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004ef4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6400-1;
 8004ef6:	4b1c      	ldr	r3, [pc, #112]	@ (8004f68 <MX_TIM2_Init+0x98>)
 8004ef8:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8004efc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004efe:	4b1a      	ldr	r3, [pc, #104]	@ (8004f68 <MX_TIM2_Init+0x98>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8004f04:	4b18      	ldr	r3, [pc, #96]	@ (8004f68 <MX_TIM2_Init+0x98>)
 8004f06:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004f0a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f0c:	4b16      	ldr	r3, [pc, #88]	@ (8004f68 <MX_TIM2_Init+0x98>)
 8004f0e:	2200      	movs	r2, #0
 8004f10:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f12:	4b15      	ldr	r3, [pc, #84]	@ (8004f68 <MX_TIM2_Init+0x98>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004f18:	4813      	ldr	r0, [pc, #76]	@ (8004f68 <MX_TIM2_Init+0x98>)
 8004f1a:	f006 ffdd 	bl	800bed8 <HAL_TIM_Base_Init>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d001      	beq.n	8004f28 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8004f24:	f7fd fb1e 	bl	8002564 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004f28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f2c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004f2e:	f107 0310 	add.w	r3, r7, #16
 8004f32:	4619      	mov	r1, r3
 8004f34:	480c      	ldr	r0, [pc, #48]	@ (8004f68 <MX_TIM2_Init+0x98>)
 8004f36:	f007 f9ea 	bl	800c30e <HAL_TIM_ConfigClockSource>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d001      	beq.n	8004f44 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8004f40:	f7fd fb10 	bl	8002564 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004f44:	2320      	movs	r3, #32
 8004f46:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004f4c:	1d3b      	adds	r3, r7, #4
 8004f4e:	4619      	mov	r1, r3
 8004f50:	4805      	ldr	r0, [pc, #20]	@ (8004f68 <MX_TIM2_Init+0x98>)
 8004f52:	f007 fbd3 	bl	800c6fc <HAL_TIMEx_MasterConfigSynchronization>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d001      	beq.n	8004f60 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8004f5c:	f7fd fb02 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004f60:	bf00      	nop
 8004f62:	3720      	adds	r7, #32
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	20000b68 	.word	0x20000b68

08004f6c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8004f70:	4b10      	ldr	r3, [pc, #64]	@ (8004fb4 <MX_TIM16_Init+0x48>)
 8004f72:	4a11      	ldr	r2, [pc, #68]	@ (8004fb8 <MX_TIM16_Init+0x4c>)
 8004f74:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 64000-1;
 8004f76:	4b0f      	ldr	r3, [pc, #60]	@ (8004fb4 <MX_TIM16_Init+0x48>)
 8004f78:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8004f7c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004fb4 <MX_TIM16_Init+0x48>)
 8004f80:	2200      	movs	r2, #0
 8004f82:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8004f84:	4b0b      	ldr	r3, [pc, #44]	@ (8004fb4 <MX_TIM16_Init+0x48>)
 8004f86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004f8a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f8c:	4b09      	ldr	r3, [pc, #36]	@ (8004fb4 <MX_TIM16_Init+0x48>)
 8004f8e:	2200      	movs	r2, #0
 8004f90:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8004f92:	4b08      	ldr	r3, [pc, #32]	@ (8004fb4 <MX_TIM16_Init+0x48>)
 8004f94:	2200      	movs	r2, #0
 8004f96:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f98:	4b06      	ldr	r3, [pc, #24]	@ (8004fb4 <MX_TIM16_Init+0x48>)
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8004f9e:	4805      	ldr	r0, [pc, #20]	@ (8004fb4 <MX_TIM16_Init+0x48>)
 8004fa0:	f006 ff9a 	bl	800bed8 <HAL_TIM_Base_Init>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d001      	beq.n	8004fae <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8004faa:	f7fd fadb 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8004fae:	bf00      	nop
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	20000bb4 	.word	0x20000bb4
 8004fb8:	40014400 	.word	0x40014400

08004fbc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b082      	sub	sp, #8
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fcc:	d103      	bne.n	8004fd6 <HAL_TIM_Base_MspInit+0x1a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004fce:	2001      	movs	r0, #1
 8004fd0:	f7ff ff4c 	bl	8004e6c <LL_APB1_GRP1_EnableClock>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8004fd4:	e010      	b.n	8004ff8 <HAL_TIM_Base_MspInit+0x3c>
  else if(tim_baseHandle->Instance==TIM16)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a09      	ldr	r2, [pc, #36]	@ (8005000 <HAL_TIM_Base_MspInit+0x44>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d10b      	bne.n	8004ff8 <HAL_TIM_Base_MspInit+0x3c>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004fe0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8004fe4:	f7ff ff5b 	bl	8004e9e <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 8004fe8:	2200      	movs	r2, #0
 8004fea:	2105      	movs	r1, #5
 8004fec:	2019      	movs	r0, #25
 8004fee:	f001 fc77 	bl	80068e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004ff2:	2019      	movs	r0, #25
 8004ff4:	f001 fc8e 	bl	8006914 <HAL_NVIC_EnableIRQ>
}
 8004ff8:	bf00      	nop
 8004ffa:	3708      	adds	r7, #8
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	40014400 	.word	0x40014400

08005004 <LL_AHB2_GRP1_EnableClock>:
{
 8005004:	b480      	push	{r7}
 8005006:	b085      	sub	sp, #20
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800500c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005010:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005012:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4313      	orrs	r3, r2
 800501a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800501c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005020:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4013      	ands	r3, r2
 8005026:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005028:	68fb      	ldr	r3, [r7, #12]
}
 800502a:	bf00      	nop
 800502c:	3714      	adds	r7, #20
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr

08005036 <LL_APB1_GRP2_EnableClock>:
{
 8005036:	b480      	push	{r7}
 8005038:	b085      	sub	sp, #20
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 800503e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005042:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005044:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4313      	orrs	r3, r2
 800504c:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800504e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005052:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	4013      	ands	r3, r2
 8005058:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800505a:	68fb      	ldr	r3, [r7, #12]
}
 800505c:	bf00      	nop
 800505e:	3714      	adds	r7, #20
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800506c:	4b22      	ldr	r3, [pc, #136]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 800506e:	4a23      	ldr	r2, [pc, #140]	@ (80050fc <MX_LPUART1_UART_Init+0x94>)
 8005070:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8005072:	4b21      	ldr	r3, [pc, #132]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 8005074:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005078:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800507a:	4b1f      	ldr	r3, [pc, #124]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 800507c:	2200      	movs	r2, #0
 800507e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8005080:	4b1d      	ldr	r3, [pc, #116]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 8005082:	2200      	movs	r2, #0
 8005084:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8005086:	4b1c      	ldr	r3, [pc, #112]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 8005088:	2200      	movs	r2, #0
 800508a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800508c:	4b1a      	ldr	r3, [pc, #104]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 800508e:	220c      	movs	r2, #12
 8005090:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005092:	4b19      	ldr	r3, [pc, #100]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 8005094:	2200      	movs	r2, #0
 8005096:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005098:	4b17      	ldr	r3, [pc, #92]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 800509a:	2200      	movs	r2, #0
 800509c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800509e:	4b16      	ldr	r3, [pc, #88]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 80050a0:	2200      	movs	r2, #0
 80050a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80050a4:	4b14      	ldr	r3, [pc, #80]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 80050a6:	2200      	movs	r2, #0
 80050a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80050aa:	4b13      	ldr	r3, [pc, #76]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 80050ac:	2200      	movs	r2, #0
 80050ae:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80050b0:	4811      	ldr	r0, [pc, #68]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 80050b2:	f007 fbc1 	bl	800c838 <HAL_UART_Init>
 80050b6:	4603      	mov	r3, r0
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d001      	beq.n	80050c0 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80050bc:	f7fd fa52 	bl	8002564 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80050c0:	2100      	movs	r1, #0
 80050c2:	480d      	ldr	r0, [pc, #52]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 80050c4:	f008 fd03 	bl	800dace <HAL_UARTEx_SetTxFifoThreshold>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80050ce:	f7fd fa49 	bl	8002564 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80050d2:	2100      	movs	r1, #0
 80050d4:	4808      	ldr	r0, [pc, #32]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 80050d6:	f008 fd38 	bl	800db4a <HAL_UARTEx_SetRxFifoThreshold>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d001      	beq.n	80050e4 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80050e0:	f7fd fa40 	bl	8002564 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80050e4:	4804      	ldr	r0, [pc, #16]	@ (80050f8 <MX_LPUART1_UART_Init+0x90>)
 80050e6:	f008 fcb9 	bl	800da5c <HAL_UARTEx_DisableFifoMode>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d001      	beq.n	80050f4 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80050f0:	f7fd fa38 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80050f4:	bf00      	nop
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	20000c0c 	.word	0x20000c0c
 80050fc:	40008000 	.word	0x40008000

08005100 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b09c      	sub	sp, #112	@ 0x70
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005108:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800510c:	2200      	movs	r2, #0
 800510e:	601a      	str	r2, [r3, #0]
 8005110:	605a      	str	r2, [r3, #4]
 8005112:	609a      	str	r2, [r3, #8]
 8005114:	60da      	str	r2, [r3, #12]
 8005116:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005118:	f107 030c 	add.w	r3, r7, #12
 800511c:	2250      	movs	r2, #80	@ 0x50
 800511e:	2100      	movs	r1, #0
 8005120:	4618      	mov	r0, r3
 8005122:	f010 febc 	bl	8015e9e <memset>
  if(uartHandle->Instance==LPUART1)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a2b      	ldr	r2, [pc, #172]	@ (80051d8 <HAL_UART_MspInit+0xd8>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d14f      	bne.n	80051d0 <HAL_UART_MspInit+0xd0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8005130:	2302      	movs	r3, #2
 8005132:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_HSI;
 8005134:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005138:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800513a:	f107 030c 	add.w	r3, r7, #12
 800513e:	4618      	mov	r0, r3
 8005140:	f006 f925 	bl	800b38e <HAL_RCCEx_PeriphCLKConfig>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d001      	beq.n	800514e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800514a:	f7fd fa0b 	bl	8002564 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800514e:	2001      	movs	r0, #1
 8005150:	f7ff ff71 	bl	8005036 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005154:	2001      	movs	r0, #1
 8005156:	f7ff ff55 	bl	8005004 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800515a:	230c      	movs	r3, #12
 800515c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800515e:	2302      	movs	r3, #2
 8005160:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005162:	2300      	movs	r3, #0
 8005164:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005166:	2300      	movs	r3, #0
 8005168:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800516a:	2308      	movs	r3, #8
 800516c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800516e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005172:	4619      	mov	r1, r3
 8005174:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005178:	f001 feba 	bl	8006ef0 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 800517c:	4b17      	ldr	r3, [pc, #92]	@ (80051dc <HAL_UART_MspInit+0xdc>)
 800517e:	4a18      	ldr	r2, [pc, #96]	@ (80051e0 <HAL_UART_MspInit+0xe0>)
 8005180:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8005182:	4b16      	ldr	r3, [pc, #88]	@ (80051dc <HAL_UART_MspInit+0xdc>)
 8005184:	2210      	movs	r2, #16
 8005186:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005188:	4b14      	ldr	r3, [pc, #80]	@ (80051dc <HAL_UART_MspInit+0xdc>)
 800518a:	2200      	movs	r2, #0
 800518c:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800518e:	4b13      	ldr	r3, [pc, #76]	@ (80051dc <HAL_UART_MspInit+0xdc>)
 8005190:	2200      	movs	r2, #0
 8005192:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005194:	4b11      	ldr	r3, [pc, #68]	@ (80051dc <HAL_UART_MspInit+0xdc>)
 8005196:	2280      	movs	r2, #128	@ 0x80
 8005198:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800519a:	4b10      	ldr	r3, [pc, #64]	@ (80051dc <HAL_UART_MspInit+0xdc>)
 800519c:	2200      	movs	r2, #0
 800519e:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80051a0:	4b0e      	ldr	r3, [pc, #56]	@ (80051dc <HAL_UART_MspInit+0xdc>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 80051a6:	4b0d      	ldr	r3, [pc, #52]	@ (80051dc <HAL_UART_MspInit+0xdc>)
 80051a8:	2220      	movs	r2, #32
 80051aa:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80051ac:	4b0b      	ldr	r3, [pc, #44]	@ (80051dc <HAL_UART_MspInit+0xdc>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80051b2:	480a      	ldr	r0, [pc, #40]	@ (80051dc <HAL_UART_MspInit+0xdc>)
 80051b4:	f001 fbbc 	bl	8006930 <HAL_DMA_Init>
 80051b8:	4603      	mov	r3, r0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d001      	beq.n	80051c2 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 80051be:	f7fd f9d1 	bl	8002564 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a05      	ldr	r2, [pc, #20]	@ (80051dc <HAL_UART_MspInit+0xdc>)
 80051c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80051ca:	4a04      	ldr	r2, [pc, #16]	@ (80051dc <HAL_UART_MspInit+0xdc>)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 80051d0:	bf00      	nop
 80051d2:	3770      	adds	r7, #112	@ 0x70
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	40008000 	.word	0x40008000
 80051dc:	20000ca0 	.word	0x20000ca0
 80051e0:	40020008 	.word	0x40020008

080051e4 <HAL_UART_RxCpltCallback>:
  /* USER CODE END LPUART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
	if(huart->Instance==LPUART1){
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005268 <HAL_UART_RxCpltCallback+0x84>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d133      	bne.n	800525e <HAL_UART_RxCpltCallback+0x7a>
		if(itest==0){
 80051f6:	4b1d      	ldr	r3, [pc, #116]	@ (800526c <HAL_UART_RxCpltCallback+0x88>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d105      	bne.n	800520a <HAL_UART_RxCpltCallback+0x26>
			timetest1=HAL_GetTick();
 80051fe:	f000 f9fb 	bl	80055f8 <HAL_GetTick>
 8005202:	4603      	mov	r3, r0
 8005204:	461a      	mov	r2, r3
 8005206:	4b1a      	ldr	r3, [pc, #104]	@ (8005270 <HAL_UART_RxCpltCallback+0x8c>)
 8005208:	601a      	str	r2, [r3, #0]
		}
		itest++;
 800520a:	4b18      	ldr	r3, [pc, #96]	@ (800526c <HAL_UART_RxCpltCallback+0x88>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	3301      	adds	r3, #1
 8005210:	4a16      	ldr	r2, [pc, #88]	@ (800526c <HAL_UART_RxCpltCallback+0x88>)
 8005212:	6013      	str	r3, [r2, #0]
		if(itest>=10){
 8005214:	4b15      	ldr	r3, [pc, #84]	@ (800526c <HAL_UART_RxCpltCallback+0x88>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2b09      	cmp	r3, #9
 800521a:	dd0b      	ble.n	8005234 <HAL_UART_RxCpltCallback+0x50>
			itest=0;
 800521c:	4b13      	ldr	r3, [pc, #76]	@ (800526c <HAL_UART_RxCpltCallback+0x88>)
 800521e:	2200      	movs	r2, #0
 8005220:	601a      	str	r2, [r3, #0]
			timetest2=HAL_GetTick()-timetest1;
 8005222:	f000 f9e9 	bl	80055f8 <HAL_GetTick>
 8005226:	4603      	mov	r3, r0
 8005228:	4a11      	ldr	r2, [pc, #68]	@ (8005270 <HAL_UART_RxCpltCallback+0x8c>)
 800522a:	6812      	ldr	r2, [r2, #0]
 800522c:	1a9b      	subs	r3, r3, r2
 800522e:	461a      	mov	r2, r3
 8005230:	4b10      	ldr	r3, [pc, #64]	@ (8005274 <HAL_UART_RxCpltCallback+0x90>)
 8005232:	601a      	str	r2, [r3, #0]




		}
		received_flag=1;
 8005234:	4b10      	ldr	r3, [pc, #64]	@ (8005278 <HAL_UART_RxCpltCallback+0x94>)
 8005236:	2201      	movs	r2, #1
 8005238:	601a      	str	r2, [r3, #0]
		memcpy((uint8_t*)GNSSData.uartWorkingBuffer,(uint8_t *) workingbuffer,100);
 800523a:	2264      	movs	r2, #100	@ 0x64
 800523c:	490f      	ldr	r1, [pc, #60]	@ (800527c <HAL_UART_RxCpltCallback+0x98>)
 800523e:	4810      	ldr	r0, [pc, #64]	@ (8005280 <HAL_UART_RxCpltCallback+0x9c>)
 8005240:	f010 ff0b 	bl	801605a <memcpy>
		__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 8005244:	4b0f      	ldr	r3, [pc, #60]	@ (8005284 <HAL_UART_RxCpltCallback+0xa0>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	4b0e      	ldr	r3, [pc, #56]	@ (8005284 <HAL_UART_RxCpltCallback+0xa0>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f022 0204 	bic.w	r2, r2, #4
 8005252:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)workingbuffer, 100);
 8005254:	2264      	movs	r2, #100	@ 0x64
 8005256:	4909      	ldr	r1, [pc, #36]	@ (800527c <HAL_UART_RxCpltCallback+0x98>)
 8005258:	480b      	ldr	r0, [pc, #44]	@ (8005288 <HAL_UART_RxCpltCallback+0xa4>)
 800525a:	f007 fbbd 	bl	800c9d8 <HAL_UART_Receive_DMA>

	}

}
 800525e:	bf00      	nop
 8005260:	3708      	adds	r7, #8
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	40008000 	.word	0x40008000
 800526c:	20000c08 	.word	0x20000c08
 8005270:	20000c00 	.word	0x20000c00
 8005274:	20000c04 	.word	0x20000c04
 8005278:	200006c8 	.word	0x200006c8
 800527c:	200004e8 	.word	0x200004e8
 8005280:	20000608 	.word	0x20000608
 8005284:	20000ca0 	.word	0x20000ca0
 8005288:	20000c0c 	.word	0x20000c0c

0800528c <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 800528c:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800528e:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005290:	3304      	adds	r3, #4

08005292 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005292:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005294:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8005296:	d3f9      	bcc.n	800528c <CopyDataInit>
  bx lr
 8005298:	4770      	bx	lr

0800529a <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800529a:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 800529c:	3004      	adds	r0, #4

0800529e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800529e:	4288      	cmp	r0, r1
  bcc FillZerobss
 80052a0:	d3fb      	bcc.n	800529a <FillZerobss>
  bx lr
 80052a2:	4770      	bx	lr

080052a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80052a4:	480c      	ldr	r0, [pc, #48]	@ (80052d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80052a6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80052a8:	f7ff fd8e 	bl	8004dc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80052ac:	480b      	ldr	r0, [pc, #44]	@ (80052dc <LoopForever+0x6>)
 80052ae:	490c      	ldr	r1, [pc, #48]	@ (80052e0 <LoopForever+0xa>)
 80052b0:	4a0c      	ldr	r2, [pc, #48]	@ (80052e4 <LoopForever+0xe>)
 80052b2:	2300      	movs	r3, #0
 80052b4:	f7ff ffed 	bl	8005292 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80052b8:	480b      	ldr	r0, [pc, #44]	@ (80052e8 <LoopForever+0x12>)
 80052ba:	490c      	ldr	r1, [pc, #48]	@ (80052ec <LoopForever+0x16>)
 80052bc:	4a0c      	ldr	r2, [pc, #48]	@ (80052f0 <LoopForever+0x1a>)
 80052be:	2300      	movs	r3, #0
 80052c0:	f7ff ffe7 	bl	8005292 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80052c4:	480b      	ldr	r0, [pc, #44]	@ (80052f4 <LoopForever+0x1e>)
 80052c6:	490c      	ldr	r1, [pc, #48]	@ (80052f8 <LoopForever+0x22>)
 80052c8:	2300      	movs	r3, #0
 80052ca:	f7ff ffe8 	bl	800529e <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80052ce:	f010 fe9d 	bl	801600c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80052d2:	f7fc ffd7 	bl	8002284 <main>

080052d6 <LoopForever>:

LoopForever:
  b LoopForever
 80052d6:	e7fe      	b.n	80052d6 <LoopForever>
  ldr   r0, =_estack
 80052d8:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80052dc:	20000008 	.word	0x20000008
 80052e0:	200002f8 	.word	0x200002f8
 80052e4:	0801da38 	.word	0x0801da38
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80052e8:	20030000 	.word	0x20030000
 80052ec:	20030000 	.word	0x20030000
 80052f0:	0801dd28 	.word	0x0801dd28
  INIT_BSS _sbss, _ebss
 80052f4:	200002f8 	.word	0x200002f8
 80052f8:	20005a08 	.word	0x20005a08

080052fc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80052fc:	e7fe      	b.n	80052fc <ADC1_IRQHandler>

080052fe <LL_AHB1_GRP1_ForceReset>:
{
 80052fe:	b480      	push	{r7}
 8005300:	b083      	sub	sp, #12
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1RSTR, Periphs);
 8005306:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800530a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800530c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4313      	orrs	r3, r2
 8005314:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8005316:	bf00      	nop
 8005318:	370c      	adds	r7, #12
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr

08005322 <LL_AHB1_GRP1_ReleaseReset>:
{
 8005322:	b480      	push	{r7}
 8005324:	b083      	sub	sp, #12
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 800532a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800532e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	43db      	mvns	r3, r3
 8005334:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005338:	4013      	ands	r3, r2
 800533a:	628b      	str	r3, [r1, #40]	@ 0x28
}
 800533c:	bf00      	nop
 800533e:	370c      	adds	r7, #12
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr

08005348 <LL_AHB2_GRP1_ForceReset>:
{
 8005348:	b480      	push	{r7}
 800534a:	b083      	sub	sp, #12
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2RSTR, Periphs);
 8005350:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005356:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4313      	orrs	r3, r2
 800535e:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8005360:	bf00      	nop
 8005362:	370c      	adds	r7, #12
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr

0800536c <LL_AHB2_GRP1_ReleaseReset>:
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 8005374:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005378:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	43db      	mvns	r3, r3
 800537e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005382:	4013      	ands	r3, r2
 8005384:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8005386:	bf00      	nop
 8005388:	370c      	adds	r7, #12
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr

08005392 <LL_AHB3_GRP1_ForceReset>:
{
 8005392:	b480      	push	{r7}
 8005394:	b083      	sub	sp, #12
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3RSTR, Periphs);
 800539a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800539e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	630b      	str	r3, [r1, #48]	@ 0x30
}
 80053aa:	bf00      	nop
 80053ac:	370c      	adds	r7, #12
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr

080053b6 <LL_AHB3_GRP1_ReleaseReset>:
{
 80053b6:	b480      	push	{r7}
 80053b8:	b083      	sub	sp, #12
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 80053be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	43db      	mvns	r3, r3
 80053c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053cc:	4013      	ands	r3, r2
 80053ce:	630b      	str	r3, [r1, #48]	@ 0x30
}
 80053d0:	bf00      	nop
 80053d2:	370c      	adds	r7, #12
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr

080053dc <LL_APB1_GRP1_ForceReset>:
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 80053e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	638b      	str	r3, [r1, #56]	@ 0x38
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <LL_APB1_GRP2_ForceReset>:
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8005408:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800540c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800540e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4313      	orrs	r3, r2
 8005416:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8005418:	bf00      	nop
 800541a:	370c      	adds	r7, #12
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr

08005424 <LL_APB1_GRP1_ReleaseReset>:
{
 8005424:	b480      	push	{r7}
 8005426:	b083      	sub	sp, #12
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 800542c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005430:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	43db      	mvns	r3, r3
 8005436:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800543a:	4013      	ands	r3, r2
 800543c:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800543e:	bf00      	nop
 8005440:	370c      	adds	r7, #12
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr

0800544a <LL_APB1_GRP2_ReleaseReset>:
{
 800544a:	b480      	push	{r7}
 800544c:	b083      	sub	sp, #12
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8005452:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005456:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	43db      	mvns	r3, r3
 800545c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005460:	4013      	ands	r3, r2
 8005462:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8005464:	bf00      	nop
 8005466:	370c      	adds	r7, #12
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr

08005470 <LL_APB2_GRP1_ForceReset>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
{
 8005470:	b480      	push	{r7}
 8005472:	b083      	sub	sp, #12
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8005478:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800547c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800547e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	4313      	orrs	r3, r2
 8005486:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8005488:	bf00      	nop
 800548a:	370c      	adds	r7, #12
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr

08005494 <LL_APB2_GRP1_ReleaseReset>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
{
 8005494:	b480      	push	{r7}
 8005496:	b083      	sub	sp, #12
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 800549c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	43db      	mvns	r3, r3
 80054a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80054aa:	4013      	ands	r3, r2
 80054ac:	640b      	str	r3, [r1, #64]	@ 0x40
}
 80054ae:	bf00      	nop
 80054b0:	370c      	adds	r7, #12
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr

080054ba <LL_APB3_GRP1_ForceReset>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_RF
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_ForceReset(uint32_t Periphs)
{
 80054ba:	b480      	push	{r7}
 80054bc:	b083      	sub	sp, #12
 80054be:	af00      	add	r7, sp, #0
 80054c0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB3RSTR, Periphs);
 80054c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	644b      	str	r3, [r1, #68]	@ 0x44
}
 80054d2:	bf00      	nop
 80054d4:	370c      	adds	r7, #12
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr

080054de <LL_APB3_GRP1_ReleaseReset>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_RF
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_ReleaseReset(uint32_t Periphs)
{
 80054de:	b480      	push	{r7}
 80054e0:	b083      	sub	sp, #12
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB3RSTR, Periphs);
 80054e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	43db      	mvns	r3, r3
 80054f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80054f4:	4013      	ands	r3, r2
 80054f6:	644b      	str	r3, [r1, #68]	@ 0x44
}
 80054f8:	bf00      	nop
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b082      	sub	sp, #8
 8005508:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800550a:	2300      	movs	r3, #0
 800550c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800550e:	4b0c      	ldr	r3, [pc, #48]	@ (8005540 <HAL_Init+0x3c>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a0b      	ldr	r2, [pc, #44]	@ (8005540 <HAL_Init+0x3c>)
 8005514:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005518:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800551a:	2003      	movs	r0, #3
 800551c:	f001 f9d5 	bl	80068ca <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005520:	2005      	movs	r0, #5
 8005522:	f7ff fa4f 	bl	80049c4 <HAL_InitTick>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d002      	beq.n	8005532 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	71fb      	strb	r3, [r7, #7]
 8005530:	e001      	b.n	8005536 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005532:	f7ff fa18 	bl	8004966 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005536:	79fb      	ldrb	r3, [r7, #7]
}
 8005538:	4618      	mov	r0, r3
 800553a:	3708      	adds	r7, #8
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	58004000 	.word	0x58004000

08005544 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the source of time base.
  * @note   This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8005548:	f04f 30ff 	mov.w	r0, #4294967295
 800554c:	f7ff ff46 	bl	80053dc <LL_APB1_GRP1_ForceReset>
 8005550:	f04f 30ff 	mov.w	r0, #4294967295
 8005554:	f7ff ff54 	bl	8005400 <LL_APB1_GRP2_ForceReset>
  __HAL_RCC_APB1_RELEASE_RESET();
 8005558:	f04f 30ff 	mov.w	r0, #4294967295
 800555c:	f7ff ff62 	bl	8005424 <LL_APB1_GRP1_ReleaseReset>
 8005560:	f04f 30ff 	mov.w	r0, #4294967295
 8005564:	f7ff ff71 	bl	800544a <LL_APB1_GRP2_ReleaseReset>

  __HAL_RCC_APB2_FORCE_RESET();
 8005568:	f04f 30ff 	mov.w	r0, #4294967295
 800556c:	f7ff ff80 	bl	8005470 <LL_APB2_GRP1_ForceReset>
  __HAL_RCC_APB2_RELEASE_RESET();
 8005570:	f04f 30ff 	mov.w	r0, #4294967295
 8005574:	f7ff ff8e 	bl	8005494 <LL_APB2_GRP1_ReleaseReset>

  __HAL_RCC_APB3_FORCE_RESET();
 8005578:	f04f 30ff 	mov.w	r0, #4294967295
 800557c:	f7ff ff9d 	bl	80054ba <LL_APB3_GRP1_ForceReset>
  __HAL_RCC_APB3_RELEASE_RESET();
 8005580:	f04f 30ff 	mov.w	r0, #4294967295
 8005584:	f7ff ffab 	bl	80054de <LL_APB3_GRP1_ReleaseReset>

  __HAL_RCC_AHB1_FORCE_RESET();
 8005588:	f04f 30ff 	mov.w	r0, #4294967295
 800558c:	f7ff feb7 	bl	80052fe <LL_AHB1_GRP1_ForceReset>
  __HAL_RCC_AHB1_RELEASE_RESET();
 8005590:	f04f 30ff 	mov.w	r0, #4294967295
 8005594:	f7ff fec5 	bl	8005322 <LL_AHB1_GRP1_ReleaseReset>

  __HAL_RCC_AHB2_FORCE_RESET();
 8005598:	f04f 30ff 	mov.w	r0, #4294967295
 800559c:	f7ff fed4 	bl	8005348 <LL_AHB2_GRP1_ForceReset>
  __HAL_RCC_AHB2_RELEASE_RESET();
 80055a0:	f04f 30ff 	mov.w	r0, #4294967295
 80055a4:	f7ff fee2 	bl	800536c <LL_AHB2_GRP1_ReleaseReset>

  __HAL_RCC_AHB3_FORCE_RESET();
 80055a8:	f04f 30ff 	mov.w	r0, #4294967295
 80055ac:	f7ff fef1 	bl	8005392 <LL_AHB3_GRP1_ForceReset>
  __HAL_RCC_AHB3_RELEASE_RESET();
 80055b0:	f04f 30ff 	mov.w	r0, #4294967295
 80055b4:	f7ff feff 	bl	80053b6 <LL_AHB3_GRP1_ReleaseReset>

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80055b8:	f000 f803 	bl	80055c2 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	bd80      	pop	{r7, pc}

080055c2 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80055c2:	b480      	push	{r7}
 80055c4:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 80055c6:	bf00      	nop
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr

080055d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055d0:	b480      	push	{r7}
 80055d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80055d4:	4b06      	ldr	r3, [pc, #24]	@ (80055f0 <HAL_IncTick+0x20>)
 80055d6:	781b      	ldrb	r3, [r3, #0]
 80055d8:	461a      	mov	r2, r3
 80055da:	4b06      	ldr	r3, [pc, #24]	@ (80055f4 <HAL_IncTick+0x24>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4413      	add	r3, r2
 80055e0:	4a04      	ldr	r2, [pc, #16]	@ (80055f4 <HAL_IncTick+0x24>)
 80055e2:	6013      	str	r3, [r2, #0]
}
 80055e4:	bf00      	nop
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr
 80055ee:	bf00      	nop
 80055f0:	20000034 	.word	0x20000034
 80055f4:	20000d00 	.word	0x20000d00

080055f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055f8:	b480      	push	{r7}
 80055fa:	af00      	add	r7, sp, #0
  return uwTick;
 80055fc:	4b03      	ldr	r3, [pc, #12]	@ (800560c <HAL_GetTick+0x14>)
 80055fe:	681b      	ldr	r3, [r3, #0]
}
 8005600:	4618      	mov	r0, r3
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr
 800560a:	bf00      	nop
 800560c:	20000d00 	.word	0x20000d00

08005610 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8005610:	b480      	push	{r7}
 8005612:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8005614:	4b03      	ldr	r3, [pc, #12]	@ (8005624 <HAL_GetTickPrio+0x14>)
 8005616:	681b      	ldr	r3, [r3, #0]
}
 8005618:	4618      	mov	r0, r3
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	20000030 	.word	0x20000030

08005628 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005630:	f7ff ffe2 	bl	80055f8 <HAL_GetTick>
 8005634:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005640:	d005      	beq.n	800564e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005642:	4b0a      	ldr	r3, [pc, #40]	@ (800566c <HAL_Delay+0x44>)
 8005644:	781b      	ldrb	r3, [r3, #0]
 8005646:	461a      	mov	r2, r3
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	4413      	add	r3, r2
 800564c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800564e:	bf00      	nop
 8005650:	f7ff ffd2 	bl	80055f8 <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	68fa      	ldr	r2, [r7, #12]
 800565c:	429a      	cmp	r2, r3
 800565e:	d8f7      	bhi.n	8005650 <HAL_Delay+0x28>
  {
  }
}
 8005660:	bf00      	nop
 8005662:	bf00      	nop
 8005664:	3710      	adds	r7, #16
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
 800566a:	bf00      	nop
 800566c:	20000034 	.word	0x20000034

08005670 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	431a      	orrs	r2, r3
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800568a:	bf00      	nop
 800568c:	370c      	adds	r7, #12
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr

08005696 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005696:	b480      	push	{r7}
 8005698:	b083      	sub	sp, #12
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
 800569e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	431a      	orrs	r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	609a      	str	r2, [r3, #8]
}
 80056b0:	bf00      	nop
 80056b2:	370c      	adds	r7, #12
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr

080056bc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80056d8:	b480      	push	{r7}
 80056da:	b087      	sub	sp, #28
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	607a      	str	r2, [r7, #4]
 80056e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	3360      	adds	r3, #96	@ 0x60
 80056ea:	461a      	mov	r2, r3
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	009b      	lsls	r3, r3, #2
 80056f0:	4413      	add	r3, r2
 80056f2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	4b08      	ldr	r3, [pc, #32]	@ (800571c <LL_ADC_SetOffset+0x44>)
 80056fa:	4013      	ands	r3, r2
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8005702:	683a      	ldr	r2, [r7, #0]
 8005704:	430a      	orrs	r2, r1
 8005706:	4313      	orrs	r3, r2
 8005708:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005710:	bf00      	nop
 8005712:	371c      	adds	r7, #28
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	03fff000 	.word	0x03fff000

08005720 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	3360      	adds	r3, #96	@ 0x60
 800572e:	461a      	mov	r2, r3
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	4413      	add	r3, r2
 8005736:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005740:	4618      	mov	r0, r3
 8005742:	3714      	adds	r7, #20
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800574c:	b480      	push	{r7}
 800574e:	b087      	sub	sp, #28
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	3360      	adds	r3, #96	@ 0x60
 800575c:	461a      	mov	r2, r3
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	4413      	add	r3, r2
 8005764:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	431a      	orrs	r2, r3
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005776:	bf00      	nop
 8005778:	371c      	adds	r7, #28
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr

08005782 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005782:	b480      	push	{r7}
 8005784:	b083      	sub	sp, #12
 8005786:	af00      	add	r7, sp, #0
 8005788:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005792:	2b00      	cmp	r3, #0
 8005794:	d101      	bne.n	800579a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005796:	2301      	movs	r3, #1
 8005798:	e000      	b.n	800579c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800579a:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800579c:	4618      	mov	r0, r3
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b087      	sub	sp, #28
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	3330      	adds	r3, #48	@ 0x30
 80057b8:	461a      	mov	r2, r3
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	0a1b      	lsrs	r3, r3, #8
 80057be:	009b      	lsls	r3, r3, #2
 80057c0:	f003 030c 	and.w	r3, r3, #12
 80057c4:	4413      	add	r3, r2
 80057c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	f003 031f 	and.w	r3, r3, #31
 80057d2:	211f      	movs	r1, #31
 80057d4:	fa01 f303 	lsl.w	r3, r1, r3
 80057d8:	43db      	mvns	r3, r3
 80057da:	401a      	ands	r2, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	0e9b      	lsrs	r3, r3, #26
 80057e0:	f003 011f 	and.w	r1, r3, #31
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	f003 031f 	and.w	r3, r3, #31
 80057ea:	fa01 f303 	lsl.w	r3, r1, r3
 80057ee:	431a      	orrs	r2, r3
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80057f4:	bf00      	nop
 80057f6:	371c      	adds	r7, #28
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005800:	b480      	push	{r7}
 8005802:	b087      	sub	sp, #28
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	3314      	adds	r3, #20
 8005810:	461a      	mov	r2, r3
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	0e5b      	lsrs	r3, r3, #25
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	f003 0304 	and.w	r3, r3, #4
 800581c:	4413      	add	r3, r2
 800581e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	0d1b      	lsrs	r3, r3, #20
 8005828:	f003 031f 	and.w	r3, r3, #31
 800582c:	2107      	movs	r1, #7
 800582e:	fa01 f303 	lsl.w	r3, r1, r3
 8005832:	43db      	mvns	r3, r3
 8005834:	401a      	ands	r2, r3
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	0d1b      	lsrs	r3, r3, #20
 800583a:	f003 031f 	and.w	r3, r3, #31
 800583e:	6879      	ldr	r1, [r7, #4]
 8005840:	fa01 f303 	lsl.w	r3, r1, r3
 8005844:	431a      	orrs	r2, r3
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800584a:	bf00      	nop
 800584c:	371c      	adds	r7, #28
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr
	...

08005858 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005858:	b480      	push	{r7}
 800585a:	b085      	sub	sp, #20
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005870:	43db      	mvns	r3, r3
 8005872:	401a      	ands	r2, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f003 0318 	and.w	r3, r3, #24
 800587a:	4908      	ldr	r1, [pc, #32]	@ (800589c <LL_ADC_SetChannelSingleDiff+0x44>)
 800587c:	40d9      	lsrs	r1, r3
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	400b      	ands	r3, r1
 8005882:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005886:	431a      	orrs	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800588e:	bf00      	nop
 8005890:	3714      	adds	r7, #20
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	0007ffff 	.word	0x0007ffff

080058a0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80058b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80058b4:	687a      	ldr	r2, [r7, #4]
 80058b6:	6093      	str	r3, [r2, #8]
}
 80058b8:	bf00      	nop
 80058ba:	370c      	adds	r7, #12
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr

080058c4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b083      	sub	sp, #12
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058d8:	d101      	bne.n	80058de <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80058da:	2301      	movs	r3, #1
 80058dc:	e000      	b.n	80058e0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80058de:	2300      	movs	r3, #0
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	370c      	adds	r7, #12
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr

080058ec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80058fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005900:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005908:	bf00      	nop
 800590a:	370c      	adds	r7, #12
 800590c:	46bd      	mov	sp, r7
 800590e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005912:	4770      	bx	lr

08005914 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005914:	b480      	push	{r7}
 8005916:	b083      	sub	sp, #12
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005924:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005928:	d101      	bne.n	800592e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800592a:	2301      	movs	r3, #1
 800592c:	e000      	b.n	8005930 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800592e:	2300      	movs	r3, #0
}
 8005930:	4618      	mov	r0, r3
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800593c:	b480      	push	{r7}
 800593e:	b083      	sub	sp, #12
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800594c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005950:	f043 0201 	orr.w	r2, r3, #1
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	f003 0301 	and.w	r3, r3, #1
 8005974:	2b01      	cmp	r3, #1
 8005976:	d101      	bne.n	800597c <LL_ADC_IsEnabled+0x18>
 8005978:	2301      	movs	r3, #1
 800597a:	e000      	b.n	800597e <LL_ADC_IsEnabled+0x1a>
 800597c:	2300      	movs	r3, #0
}
 800597e:	4618      	mov	r0, r3
 8005980:	370c      	adds	r7, #12
 8005982:	46bd      	mov	sp, r7
 8005984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005988:	4770      	bx	lr

0800598a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800598a:	b480      	push	{r7}
 800598c:	b083      	sub	sp, #12
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800599a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800599e:	f043 0204 	orr.w	r2, r3, #4
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80059a6:	bf00      	nop
 80059a8:	370c      	adds	r7, #12
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr

080059b2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b083      	sub	sp, #12
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	f003 0304 	and.w	r3, r3, #4
 80059c2:	2b04      	cmp	r3, #4
 80059c4:	d101      	bne.n	80059ca <LL_ADC_REG_IsConversionOngoing+0x18>
 80059c6:	2301      	movs	r3, #1
 80059c8:	e000      	b.n	80059cc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80059ca:	2300      	movs	r3, #0
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	370c      	adds	r7, #12
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	f003 0308 	and.w	r3, r3, #8
 80059e8:	2b08      	cmp	r3, #8
 80059ea:	d101      	bne.n	80059f0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80059ec:	2301      	movs	r3, #1
 80059ee:	e000      	b.n	80059f2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80059f0:	2300      	movs	r3, #0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
	...

08005a00 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b088      	sub	sp, #32
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005a10:	2300      	movs	r3, #0
 8005a12:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d101      	bne.n	8005a1e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e12e      	b.n	8005c7c <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d109      	bne.n	8005a40 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f7fb fe77 	bl	8001720 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2200      	movs	r2, #0
 8005a36:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4618      	mov	r0, r3
 8005a46:	f7ff ff3d 	bl	80058c4 <LL_ADC_IsDeepPowerDownEnabled>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d004      	beq.n	8005a5a <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4618      	mov	r0, r3
 8005a56:	f7ff ff23 	bl	80058a0 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f7ff ff58 	bl	8005914 <LL_ADC_IsInternalRegulatorEnabled>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d115      	bne.n	8005a96 <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f7ff ff3c 	bl	80058ec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005a74:	4b83      	ldr	r3, [pc, #524]	@ (8005c84 <HAL_ADC_Init+0x284>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	099b      	lsrs	r3, r3, #6
 8005a7a:	4a83      	ldr	r2, [pc, #524]	@ (8005c88 <HAL_ADC_Init+0x288>)
 8005a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a80:	099b      	lsrs	r3, r3, #6
 8005a82:	3301      	adds	r3, #1
 8005a84:	005b      	lsls	r3, r3, #1
 8005a86:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005a88:	e002      	b.n	8005a90 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1f9      	bne.n	8005a8a <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f7ff ff3a 	bl	8005914 <LL_ADC_IsInternalRegulatorEnabled>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10d      	bne.n	8005ac2 <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aaa:	f043 0210 	orr.w	r2, r3, #16
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ab6:	f043 0201 	orr.w	r2, r3, #1
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f7ff ff73 	bl	80059b2 <LL_ADC_REG_IsConversionOngoing>
 8005acc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ad2:	f003 0310 	and.w	r3, r3, #16
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	f040 80c7 	bne.w	8005c6a <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	f040 80c3 	bne.w	8005c6a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ae8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005aec:	f043 0202 	orr.w	r2, r3, #2
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7ff ff33 	bl	8005964 <LL_ADC_IsEnabled>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d10b      	bne.n	8005b1c <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b04:	4861      	ldr	r0, [pc, #388]	@ (8005c8c <HAL_ADC_Init+0x28c>)
 8005b06:	f7ff ff2d 	bl	8005964 <LL_ADC_IsEnabled>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d105      	bne.n	8005b1c <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	4619      	mov	r1, r3
 8005b16:	485e      	ldr	r0, [pc, #376]	@ (8005c90 <HAL_ADC_Init+0x290>)
 8005b18:	f7ff fdaa 	bl	8005670 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	7e5b      	ldrb	r3, [r3, #25]
 8005b20:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b26:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005b2c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8005b32:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b3a:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8005b3c:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b3e:	69ba      	ldr	r2, [r7, #24]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d106      	bne.n	8005b5c <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b52:	3b01      	subs	r3, #1
 8005b54:	045b      	lsls	r3, r3, #17
 8005b56:	69ba      	ldr	r2, [r7, #24]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d009      	beq.n	8005b78 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b68:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b70:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005b72:	69ba      	ldr	r2, [r7, #24]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68da      	ldr	r2, [r3, #12]
 8005b7e:	4b45      	ldr	r3, [pc, #276]	@ (8005c94 <HAL_ADC_Init+0x294>)
 8005b80:	4013      	ands	r3, r2
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	6812      	ldr	r2, [r2, #0]
 8005b86:	69b9      	ldr	r1, [r7, #24]
 8005b88:	430b      	orrs	r3, r1
 8005b8a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4618      	mov	r0, r3
 8005b92:	f7ff ff0e 	bl	80059b2 <LL_ADC_REG_IsConversionOngoing>
 8005b96:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f7ff ff1b 	bl	80059d8 <LL_ADC_INJ_IsConversionOngoing>
 8005ba2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d13d      	bne.n	8005c26 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d13a      	bne.n	8005c26 <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005bb4:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005bbc:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005bcc:	f023 0302 	bic.w	r3, r3, #2
 8005bd0:	687a      	ldr	r2, [r7, #4]
 8005bd2:	6812      	ldr	r2, [r2, #0]
 8005bd4:	69b9      	ldr	r1, [r7, #24]
 8005bd6:	430b      	orrs	r3, r1
 8005bd8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d118      	bne.n	8005c16 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005bee:	f023 0304 	bic.w	r3, r3, #4
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005bfa:	4311      	orrs	r1, r2
 8005bfc:	687a      	ldr	r2, [r7, #4]
 8005bfe:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005c00:	4311      	orrs	r1, r2
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005c06:	430a      	orrs	r2, r1
 8005c08:	431a      	orrs	r2, r3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f042 0201 	orr.w	r2, r2, #1
 8005c12:	611a      	str	r2, [r3, #16]
 8005c14:	e007      	b.n	8005c26 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	691a      	ldr	r2, [r3, #16]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f022 0201 	bic.w	r2, r2, #1
 8005c24:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	691b      	ldr	r3, [r3, #16]
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d10c      	bne.n	8005c48 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c34:	f023 010f 	bic.w	r1, r3, #15
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	69db      	ldr	r3, [r3, #28]
 8005c3c:	1e5a      	subs	r2, r3, #1
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	430a      	orrs	r2, r1
 8005c44:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c46:	e007      	b.n	8005c58 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f022 020f 	bic.w	r2, r2, #15
 8005c56:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c5c:	f023 0303 	bic.w	r3, r3, #3
 8005c60:	f043 0201 	orr.w	r2, r3, #1
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	655a      	str	r2, [r3, #84]	@ 0x54
 8005c68:	e007      	b.n	8005c7a <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c6e:	f043 0210 	orr.w	r2, r3, #16
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005c7a:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3720      	adds	r7, #32
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	2000002c 	.word	0x2000002c
 8005c88:	053e2d63 	.word	0x053e2d63
 8005c8c:	50040000 	.word	0x50040000
 8005c90:	50040300 	.word	0x50040300
 8005c94:	fff0c007 	.word	0xfff0c007

08005c98 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b086      	sub	sp, #24
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	60f8      	str	r0, [r7, #12]
 8005ca0:	60b9      	str	r1, [r7, #8]
 8005ca2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f7ff fe82 	bl	80059b2 <LL_ADC_REG_IsConversionOngoing>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d167      	bne.n	8005d84 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d101      	bne.n	8005cc2 <HAL_ADC_Start_DMA+0x2a>
 8005cbe:	2302      	movs	r3, #2
 8005cc0:	e063      	b.n	8005d8a <HAL_ADC_Start_DMA+0xf2>
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005cca:	68f8      	ldr	r0, [r7, #12]
 8005ccc:	f000 fc42 	bl	8006554 <ADC_Enable>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005cd4:	7dfb      	ldrb	r3, [r7, #23]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d14f      	bne.n	8005d7a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cde:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005ce2:	f023 0301 	bic.w	r3, r3, #1
 8005ce6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
#else
        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cf2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d006      	beq.n	8005d08 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cfe:	f023 0206 	bic.w	r2, r3, #6
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	659a      	str	r2, [r3, #88]	@ 0x58
 8005d06:	e002      	b.n	8005d0e <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d12:	4a20      	ldr	r2, [pc, #128]	@ (8005d94 <HAL_ADC_Start_DMA+0xfc>)
 8005d14:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d1a:	4a1f      	ldr	r2, [pc, #124]	@ (8005d98 <HAL_ADC_Start_DMA+0x100>)
 8005d1c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d22:	4a1e      	ldr	r2, [pc, #120]	@ (8005d9c <HAL_ADC_Start_DMA+0x104>)
 8005d24:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	221c      	movs	r2, #28
 8005d2c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	685a      	ldr	r2, [r3, #4]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f042 0210 	orr.w	r2, r2, #16
 8005d44:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if  defined(ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68da      	ldr	r2, [r3, #12]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f042 0201 	orr.w	r2, r2, #1
 8005d54:	60da      	str	r2, [r3, #12]
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	3340      	adds	r3, #64	@ 0x40
 8005d60:	4619      	mov	r1, r3
 8005d62:	68ba      	ldr	r2, [r7, #8]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f000 fe8b 	bl	8006a80 <HAL_DMA_Start_IT>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4618      	mov	r0, r3
 8005d74:	f7ff fe09 	bl	800598a <LL_ADC_REG_StartConversion>
 8005d78:	e006      	b.n	8005d88 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8005d82:	e001      	b.n	8005d88 <HAL_ADC_Start_DMA+0xf0>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005d84:	2302      	movs	r3, #2
 8005d86:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005d88:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3718      	adds	r7, #24
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	bf00      	nop
 8005d94:	08006649 	.word	0x08006649
 8005d98:	08006721 	.word	0x08006721
 8005d9c:	0800673d 	.word	0x0800673d

08005da0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b083      	sub	sp, #12
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr

08005db4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b0b6      	sub	sp, #216	@ 0xd8
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d101      	bne.n	8005dea <HAL_ADC_ConfigChannel+0x22>
 8005de6:	2302      	movs	r3, #2
 8005de8:	e39f      	b.n	800652a <HAL_ADC_ConfigChannel+0x762>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7ff fddb 	bl	80059b2 <LL_ADC_REG_IsConversionOngoing>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	f040 8384 	bne.w	800650c <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6818      	ldr	r0, [r3, #0]
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	6859      	ldr	r1, [r3, #4]
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	461a      	mov	r2, r3
 8005e12:	f7ff fcc9 	bl	80057a8 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f7ff fdc9 	bl	80059b2 <LL_ADC_REG_IsConversionOngoing>
 8005e20:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7ff fdd5 	bl	80059d8 <LL_ADC_INJ_IsConversionOngoing>
 8005e2e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005e32:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	f040 81a6 	bne.w	8006188 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005e3c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f040 81a1 	bne.w	8006188 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6818      	ldr	r0, [r3, #0]
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	6819      	ldr	r1, [r3, #0]
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	461a      	mov	r2, r3
 8005e54:	f7ff fcd4 	bl	8005800 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	695a      	ldr	r2, [r3, #20]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	08db      	lsrs	r3, r3, #3
 8005e64:	f003 0303 	and.w	r3, r3, #3
 8005e68:	005b      	lsls	r3, r3, #1
 8005e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	2b04      	cmp	r3, #4
 8005e78:	d00a      	beq.n	8005e90 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6818      	ldr	r0, [r3, #0]
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	6919      	ldr	r1, [r3, #16]
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005e8a:	f7ff fc25 	bl	80056d8 <LL_ADC_SetOffset>
 8005e8e:	e17b      	b.n	8006188 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2100      	movs	r1, #0
 8005e96:	4618      	mov	r0, r3
 8005e98:	f7ff fc42 	bl	8005720 <LL_ADC_GetOffsetChannel>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d10a      	bne.n	8005ebc <HAL_ADC_ConfigChannel+0xf4>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2100      	movs	r1, #0
 8005eac:	4618      	mov	r0, r3
 8005eae:	f7ff fc37 	bl	8005720 <LL_ADC_GetOffsetChannel>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	0e9b      	lsrs	r3, r3, #26
 8005eb6:	f003 021f 	and.w	r2, r3, #31
 8005eba:	e01e      	b.n	8005efa <HAL_ADC_ConfigChannel+0x132>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2100      	movs	r1, #0
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f7ff fc2c 	bl	8005720 <LL_ADC_GetOffsetChannel>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ece:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005ed2:	fa93 f3a3 	rbit	r3, r3
 8005ed6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005eda:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005ede:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005ee2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d101      	bne.n	8005eee <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 8005eea:	2320      	movs	r3, #32
 8005eec:	e004      	b.n	8005ef8 <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 8005eee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005ef2:	fab3 f383 	clz	r3, r3
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	461a      	mov	r2, r3
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d105      	bne.n	8005f12 <HAL_ADC_ConfigChannel+0x14a>
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	0e9b      	lsrs	r3, r3, #26
 8005f0c:	f003 031f 	and.w	r3, r3, #31
 8005f10:	e018      	b.n	8005f44 <HAL_ADC_ConfigChannel+0x17c>
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f1a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005f1e:	fa93 f3a3 	rbit	r3, r3
 8005f22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8005f26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f2a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005f2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d101      	bne.n	8005f3a <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8005f36:	2320      	movs	r3, #32
 8005f38:	e004      	b.n	8005f44 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8005f3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005f3e:	fab3 f383 	clz	r3, r3
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d106      	bne.n	8005f56 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	2100      	movs	r1, #0
 8005f50:	4618      	mov	r0, r3
 8005f52:	f7ff fbfb 	bl	800574c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2101      	movs	r1, #1
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f7ff fbdf 	bl	8005720 <LL_ADC_GetOffsetChannel>
 8005f62:	4603      	mov	r3, r0
 8005f64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d10a      	bne.n	8005f82 <HAL_ADC_ConfigChannel+0x1ba>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2101      	movs	r1, #1
 8005f72:	4618      	mov	r0, r3
 8005f74:	f7ff fbd4 	bl	8005720 <LL_ADC_GetOffsetChannel>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	0e9b      	lsrs	r3, r3, #26
 8005f7c:	f003 021f 	and.w	r2, r3, #31
 8005f80:	e01e      	b.n	8005fc0 <HAL_ADC_ConfigChannel+0x1f8>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2101      	movs	r1, #1
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f7ff fbc9 	bl	8005720 <LL_ADC_GetOffsetChannel>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f94:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005f98:	fa93 f3a3 	rbit	r3, r3
 8005f9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005fa0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005fa4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005fa8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d101      	bne.n	8005fb4 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8005fb0:	2320      	movs	r3, #32
 8005fb2:	e004      	b.n	8005fbe <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8005fb4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005fb8:	fab3 f383 	clz	r3, r3
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	461a      	mov	r2, r3
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d105      	bne.n	8005fd8 <HAL_ADC_ConfigChannel+0x210>
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	0e9b      	lsrs	r3, r3, #26
 8005fd2:	f003 031f 	and.w	r3, r3, #31
 8005fd6:	e018      	b.n	800600a <HAL_ADC_ConfigChannel+0x242>
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fe0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005fe4:	fa93 f3a3 	rbit	r3, r3
 8005fe8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005fec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005ff0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005ff4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d101      	bne.n	8006000 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8005ffc:	2320      	movs	r3, #32
 8005ffe:	e004      	b.n	800600a <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8006000:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006004:	fab3 f383 	clz	r3, r3
 8006008:	b2db      	uxtb	r3, r3
 800600a:	429a      	cmp	r2, r3
 800600c:	d106      	bne.n	800601c <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2200      	movs	r2, #0
 8006014:	2101      	movs	r1, #1
 8006016:	4618      	mov	r0, r3
 8006018:	f7ff fb98 	bl	800574c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2102      	movs	r1, #2
 8006022:	4618      	mov	r0, r3
 8006024:	f7ff fb7c 	bl	8005720 <LL_ADC_GetOffsetChannel>
 8006028:	4603      	mov	r3, r0
 800602a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10a      	bne.n	8006048 <HAL_ADC_ConfigChannel+0x280>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2102      	movs	r1, #2
 8006038:	4618      	mov	r0, r3
 800603a:	f7ff fb71 	bl	8005720 <LL_ADC_GetOffsetChannel>
 800603e:	4603      	mov	r3, r0
 8006040:	0e9b      	lsrs	r3, r3, #26
 8006042:	f003 021f 	and.w	r2, r3, #31
 8006046:	e01e      	b.n	8006086 <HAL_ADC_ConfigChannel+0x2be>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	2102      	movs	r1, #2
 800604e:	4618      	mov	r0, r3
 8006050:	f7ff fb66 	bl	8005720 <LL_ADC_GetOffsetChannel>
 8006054:	4603      	mov	r3, r0
 8006056:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800605a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800605e:	fa93 f3a3 	rbit	r3, r3
 8006062:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8006066:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800606a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800606e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006072:	2b00      	cmp	r3, #0
 8006074:	d101      	bne.n	800607a <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8006076:	2320      	movs	r3, #32
 8006078:	e004      	b.n	8006084 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 800607a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800607e:	fab3 f383 	clz	r3, r3
 8006082:	b2db      	uxtb	r3, r3
 8006084:	461a      	mov	r2, r3
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800608e:	2b00      	cmp	r3, #0
 8006090:	d105      	bne.n	800609e <HAL_ADC_ConfigChannel+0x2d6>
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	0e9b      	lsrs	r3, r3, #26
 8006098:	f003 031f 	and.w	r3, r3, #31
 800609c:	e016      	b.n	80060cc <HAL_ADC_ConfigChannel+0x304>
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80060aa:	fa93 f3a3 	rbit	r3, r3
 80060ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80060b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80060b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80060b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d101      	bne.n	80060c2 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 80060be:	2320      	movs	r3, #32
 80060c0:	e004      	b.n	80060cc <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 80060c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80060c6:	fab3 f383 	clz	r3, r3
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d106      	bne.n	80060de <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2200      	movs	r2, #0
 80060d6:	2102      	movs	r1, #2
 80060d8:	4618      	mov	r0, r3
 80060da:	f7ff fb37 	bl	800574c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	2103      	movs	r1, #3
 80060e4:	4618      	mov	r0, r3
 80060e6:	f7ff fb1b 	bl	8005720 <LL_ADC_GetOffsetChannel>
 80060ea:	4603      	mov	r3, r0
 80060ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d10a      	bne.n	800610a <HAL_ADC_ConfigChannel+0x342>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2103      	movs	r1, #3
 80060fa:	4618      	mov	r0, r3
 80060fc:	f7ff fb10 	bl	8005720 <LL_ADC_GetOffsetChannel>
 8006100:	4603      	mov	r3, r0
 8006102:	0e9b      	lsrs	r3, r3, #26
 8006104:	f003 021f 	and.w	r2, r3, #31
 8006108:	e017      	b.n	800613a <HAL_ADC_ConfigChannel+0x372>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	2103      	movs	r1, #3
 8006110:	4618      	mov	r0, r3
 8006112:	f7ff fb05 	bl	8005720 <LL_ADC_GetOffsetChannel>
 8006116:	4603      	mov	r3, r0
 8006118:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800611a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800611c:	fa93 f3a3 	rbit	r3, r3
 8006120:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8006122:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006124:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8006126:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006128:	2b00      	cmp	r3, #0
 800612a:	d101      	bne.n	8006130 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 800612c:	2320      	movs	r3, #32
 800612e:	e003      	b.n	8006138 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8006130:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006132:	fab3 f383 	clz	r3, r3
 8006136:	b2db      	uxtb	r3, r3
 8006138:	461a      	mov	r2, r3
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006142:	2b00      	cmp	r3, #0
 8006144:	d105      	bne.n	8006152 <HAL_ADC_ConfigChannel+0x38a>
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	0e9b      	lsrs	r3, r3, #26
 800614c:	f003 031f 	and.w	r3, r3, #31
 8006150:	e011      	b.n	8006176 <HAL_ADC_ConfigChannel+0x3ae>
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006158:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800615a:	fa93 f3a3 	rbit	r3, r3
 800615e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8006160:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006162:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8006164:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006166:	2b00      	cmp	r3, #0
 8006168:	d101      	bne.n	800616e <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 800616a:	2320      	movs	r3, #32
 800616c:	e003      	b.n	8006176 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 800616e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006170:	fab3 f383 	clz	r3, r3
 8006174:	b2db      	uxtb	r3, r3
 8006176:	429a      	cmp	r2, r3
 8006178:	d106      	bne.n	8006188 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2200      	movs	r2, #0
 8006180:	2103      	movs	r1, #3
 8006182:	4618      	mov	r0, r3
 8006184:	f7ff fae2 	bl	800574c <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4618      	mov	r0, r3
 800618e:	f7ff fbe9 	bl	8005964 <LL_ADC_IsEnabled>
 8006192:	4603      	mov	r3, r0
 8006194:	2b00      	cmp	r3, #0
 8006196:	f040 81c2 	bne.w	800651e <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6818      	ldr	r0, [r3, #0]
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	6819      	ldr	r1, [r3, #0]
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	68db      	ldr	r3, [r3, #12]
 80061a6:	461a      	mov	r2, r3
 80061a8:	f7ff fb56 	bl	8005858 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	4a8e      	ldr	r2, [pc, #568]	@ (80063ec <HAL_ADC_ConfigChannel+0x624>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	f040 8130 	bne.w	8006418 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10b      	bne.n	80061e0 <HAL_ADC_ConfigChannel+0x418>
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	0e9b      	lsrs	r3, r3, #26
 80061ce:	3301      	adds	r3, #1
 80061d0:	f003 031f 	and.w	r3, r3, #31
 80061d4:	2b09      	cmp	r3, #9
 80061d6:	bf94      	ite	ls
 80061d8:	2301      	movls	r3, #1
 80061da:	2300      	movhi	r3, #0
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	e019      	b.n	8006214 <HAL_ADC_ConfigChannel+0x44c>
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061e8:	fa93 f3a3 	rbit	r3, r3
 80061ec:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80061ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80061f0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80061f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d101      	bne.n	80061fc <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 80061f8:	2320      	movs	r3, #32
 80061fa:	e003      	b.n	8006204 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 80061fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80061fe:	fab3 f383 	clz	r3, r3
 8006202:	b2db      	uxtb	r3, r3
 8006204:	3301      	adds	r3, #1
 8006206:	f003 031f 	and.w	r3, r3, #31
 800620a:	2b09      	cmp	r3, #9
 800620c:	bf94      	ite	ls
 800620e:	2301      	movls	r3, #1
 8006210:	2300      	movhi	r3, #0
 8006212:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006214:	2b00      	cmp	r3, #0
 8006216:	d079      	beq.n	800630c <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006220:	2b00      	cmp	r3, #0
 8006222:	d107      	bne.n	8006234 <HAL_ADC_ConfigChannel+0x46c>
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	0e9b      	lsrs	r3, r3, #26
 800622a:	3301      	adds	r3, #1
 800622c:	069b      	lsls	r3, r3, #26
 800622e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006232:	e015      	b.n	8006260 <HAL_ADC_ConfigChannel+0x498>
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800623a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800623c:	fa93 f3a3 	rbit	r3, r3
 8006240:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006242:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006244:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006246:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006248:	2b00      	cmp	r3, #0
 800624a:	d101      	bne.n	8006250 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 800624c:	2320      	movs	r3, #32
 800624e:	e003      	b.n	8006258 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8006250:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006252:	fab3 f383 	clz	r3, r3
 8006256:	b2db      	uxtb	r3, r3
 8006258:	3301      	adds	r3, #1
 800625a:	069b      	lsls	r3, r3, #26
 800625c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006268:	2b00      	cmp	r3, #0
 800626a:	d109      	bne.n	8006280 <HAL_ADC_ConfigChannel+0x4b8>
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	0e9b      	lsrs	r3, r3, #26
 8006272:	3301      	adds	r3, #1
 8006274:	f003 031f 	and.w	r3, r3, #31
 8006278:	2101      	movs	r1, #1
 800627a:	fa01 f303 	lsl.w	r3, r1, r3
 800627e:	e017      	b.n	80062b0 <HAL_ADC_ConfigChannel+0x4e8>
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006286:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006288:	fa93 f3a3 	rbit	r3, r3
 800628c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800628e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006290:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006292:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006294:	2b00      	cmp	r3, #0
 8006296:	d101      	bne.n	800629c <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8006298:	2320      	movs	r3, #32
 800629a:	e003      	b.n	80062a4 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 800629c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800629e:	fab3 f383 	clz	r3, r3
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	3301      	adds	r3, #1
 80062a6:	f003 031f 	and.w	r3, r3, #31
 80062aa:	2101      	movs	r1, #1
 80062ac:	fa01 f303 	lsl.w	r3, r1, r3
 80062b0:	ea42 0103 	orr.w	r1, r2, r3
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d10a      	bne.n	80062d6 <HAL_ADC_ConfigChannel+0x50e>
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	0e9b      	lsrs	r3, r3, #26
 80062c6:	3301      	adds	r3, #1
 80062c8:	f003 021f 	and.w	r2, r3, #31
 80062cc:	4613      	mov	r3, r2
 80062ce:	005b      	lsls	r3, r3, #1
 80062d0:	4413      	add	r3, r2
 80062d2:	051b      	lsls	r3, r3, #20
 80062d4:	e018      	b.n	8006308 <HAL_ADC_ConfigChannel+0x540>
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062de:	fa93 f3a3 	rbit	r3, r3
 80062e2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80062e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80062e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d101      	bne.n	80062f2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80062ee:	2320      	movs	r3, #32
 80062f0:	e003      	b.n	80062fa <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80062f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062f4:	fab3 f383 	clz	r3, r3
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	3301      	adds	r3, #1
 80062fc:	f003 021f 	and.w	r2, r3, #31
 8006300:	4613      	mov	r3, r2
 8006302:	005b      	lsls	r3, r3, #1
 8006304:	4413      	add	r3, r2
 8006306:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006308:	430b      	orrs	r3, r1
 800630a:	e080      	b.n	800640e <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006314:	2b00      	cmp	r3, #0
 8006316:	d107      	bne.n	8006328 <HAL_ADC_ConfigChannel+0x560>
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	0e9b      	lsrs	r3, r3, #26
 800631e:	3301      	adds	r3, #1
 8006320:	069b      	lsls	r3, r3, #26
 8006322:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006326:	e015      	b.n	8006354 <HAL_ADC_ConfigChannel+0x58c>
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800632e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006330:	fa93 f3a3 	rbit	r3, r3
 8006334:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006338:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800633a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8006340:	2320      	movs	r3, #32
 8006342:	e003      	b.n	800634c <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8006344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006346:	fab3 f383 	clz	r3, r3
 800634a:	b2db      	uxtb	r3, r3
 800634c:	3301      	adds	r3, #1
 800634e:	069b      	lsls	r3, r3, #26
 8006350:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800635c:	2b00      	cmp	r3, #0
 800635e:	d109      	bne.n	8006374 <HAL_ADC_ConfigChannel+0x5ac>
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	0e9b      	lsrs	r3, r3, #26
 8006366:	3301      	adds	r3, #1
 8006368:	f003 031f 	and.w	r3, r3, #31
 800636c:	2101      	movs	r1, #1
 800636e:	fa01 f303 	lsl.w	r3, r1, r3
 8006372:	e017      	b.n	80063a4 <HAL_ADC_ConfigChannel+0x5dc>
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800637a:	6a3b      	ldr	r3, [r7, #32]
 800637c:	fa93 f3a3 	rbit	r3, r3
 8006380:	61fb      	str	r3, [r7, #28]
  return result;
 8006382:	69fb      	ldr	r3, [r7, #28]
 8006384:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006388:	2b00      	cmp	r3, #0
 800638a:	d101      	bne.n	8006390 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 800638c:	2320      	movs	r3, #32
 800638e:	e003      	b.n	8006398 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8006390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006392:	fab3 f383 	clz	r3, r3
 8006396:	b2db      	uxtb	r3, r3
 8006398:	3301      	adds	r3, #1
 800639a:	f003 031f 	and.w	r3, r3, #31
 800639e:	2101      	movs	r1, #1
 80063a0:	fa01 f303 	lsl.w	r3, r1, r3
 80063a4:	ea42 0103 	orr.w	r1, r2, r3
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d10d      	bne.n	80063d0 <HAL_ADC_ConfigChannel+0x608>
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	0e9b      	lsrs	r3, r3, #26
 80063ba:	3301      	adds	r3, #1
 80063bc:	f003 021f 	and.w	r2, r3, #31
 80063c0:	4613      	mov	r3, r2
 80063c2:	005b      	lsls	r3, r3, #1
 80063c4:	4413      	add	r3, r2
 80063c6:	3b1e      	subs	r3, #30
 80063c8:	051b      	lsls	r3, r3, #20
 80063ca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80063ce:	e01d      	b.n	800640c <HAL_ADC_ConfigChannel+0x644>
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	fa93 f3a3 	rbit	r3, r3
 80063dc:	613b      	str	r3, [r7, #16]
  return result;
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80063e2:	69bb      	ldr	r3, [r7, #24]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d103      	bne.n	80063f0 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 80063e8:	2320      	movs	r3, #32
 80063ea:	e005      	b.n	80063f8 <HAL_ADC_ConfigChannel+0x630>
 80063ec:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80063f0:	69bb      	ldr	r3, [r7, #24]
 80063f2:	fab3 f383 	clz	r3, r3
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	3301      	adds	r3, #1
 80063fa:	f003 021f 	and.w	r2, r3, #31
 80063fe:	4613      	mov	r3, r2
 8006400:	005b      	lsls	r3, r3, #1
 8006402:	4413      	add	r3, r2
 8006404:	3b1e      	subs	r3, #30
 8006406:	051b      	lsls	r3, r3, #20
 8006408:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800640c:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 800640e:	683a      	ldr	r2, [r7, #0]
 8006410:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006412:	4619      	mov	r1, r3
 8006414:	f7ff f9f4 	bl	8005800 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	4b45      	ldr	r3, [pc, #276]	@ (8006534 <HAL_ADC_ConfigChannel+0x76c>)
 800641e:	4013      	ands	r3, r2
 8006420:	2b00      	cmp	r3, #0
 8006422:	d07c      	beq.n	800651e <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006424:	4844      	ldr	r0, [pc, #272]	@ (8006538 <HAL_ADC_ConfigChannel+0x770>)
 8006426:	f7ff f949 	bl	80056bc <LL_ADC_GetCommonPathInternalCh>
 800642a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800642e:	4843      	ldr	r0, [pc, #268]	@ (800653c <HAL_ADC_ConfigChannel+0x774>)
 8006430:	f7ff fa98 	bl	8005964 <LL_ADC_IsEnabled>
 8006434:	4603      	mov	r3, r0
 8006436:	2b00      	cmp	r3, #0
 8006438:	d15e      	bne.n	80064f8 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a40      	ldr	r2, [pc, #256]	@ (8006540 <HAL_ADC_ConfigChannel+0x778>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d127      	bne.n	8006494 <HAL_ADC_ConfigChannel+0x6cc>
 8006444:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006448:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800644c:	2b00      	cmp	r3, #0
 800644e:	d121      	bne.n	8006494 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a39      	ldr	r2, [pc, #228]	@ (800653c <HAL_ADC_ConfigChannel+0x774>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d161      	bne.n	800651e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800645a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800645e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006462:	4619      	mov	r1, r3
 8006464:	4834      	ldr	r0, [pc, #208]	@ (8006538 <HAL_ADC_ConfigChannel+0x770>)
 8006466:	f7ff f916 	bl	8005696 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800646a:	4b36      	ldr	r3, [pc, #216]	@ (8006544 <HAL_ADC_ConfigChannel+0x77c>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	099b      	lsrs	r3, r3, #6
 8006470:	4a35      	ldr	r2, [pc, #212]	@ (8006548 <HAL_ADC_ConfigChannel+0x780>)
 8006472:	fba2 2303 	umull	r2, r3, r2, r3
 8006476:	099b      	lsrs	r3, r3, #6
 8006478:	1c5a      	adds	r2, r3, #1
 800647a:	4613      	mov	r3, r2
 800647c:	005b      	lsls	r3, r3, #1
 800647e:	4413      	add	r3, r2
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8006484:	e002      	b.n	800648c <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	3b01      	subs	r3, #1
 800648a:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1f9      	bne.n	8006486 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006492:	e044      	b.n	800651e <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a2c      	ldr	r2, [pc, #176]	@ (800654c <HAL_ADC_ConfigChannel+0x784>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d113      	bne.n	80064c6 <HAL_ADC_ConfigChannel+0x6fe>
 800649e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80064a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d10d      	bne.n	80064c6 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a23      	ldr	r2, [pc, #140]	@ (800653c <HAL_ADC_ConfigChannel+0x774>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d134      	bne.n	800651e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80064b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80064b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80064bc:	4619      	mov	r1, r3
 80064be:	481e      	ldr	r0, [pc, #120]	@ (8006538 <HAL_ADC_ConfigChannel+0x770>)
 80064c0:	f7ff f8e9 	bl	8005696 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80064c4:	e02b      	b.n	800651e <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a21      	ldr	r2, [pc, #132]	@ (8006550 <HAL_ADC_ConfigChannel+0x788>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d126      	bne.n	800651e <HAL_ADC_ConfigChannel+0x756>
 80064d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80064d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d120      	bne.n	800651e <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a16      	ldr	r2, [pc, #88]	@ (800653c <HAL_ADC_ConfigChannel+0x774>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d11b      	bne.n	800651e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80064e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80064ea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80064ee:	4619      	mov	r1, r3
 80064f0:	4811      	ldr	r0, [pc, #68]	@ (8006538 <HAL_ADC_ConfigChannel+0x770>)
 80064f2:	f7ff f8d0 	bl	8005696 <LL_ADC_SetCommonPathInternalCh>
 80064f6:	e012      	b.n	800651e <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064fc:	f043 0220 	orr.w	r2, r3, #32
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800650a:	e008      	b.n	800651e <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006510:	f043 0220 	orr.w	r2, r3, #32
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8006526:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800652a:	4618      	mov	r0, r3
 800652c:	37d8      	adds	r7, #216	@ 0xd8
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop
 8006534:	80080000 	.word	0x80080000
 8006538:	50040300 	.word	0x50040300
 800653c:	50040000 	.word	0x50040000
 8006540:	c7520000 	.word	0xc7520000
 8006544:	2000002c 	.word	0x2000002c
 8006548:	053e2d63 	.word	0x053e2d63
 800654c:	cb840000 	.word	0xcb840000
 8006550:	80000001 	.word	0x80000001

08006554 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800655c:	2300      	movs	r3, #0
 800655e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4618      	mov	r0, r3
 8006566:	f7ff f9fd 	bl	8005964 <LL_ADC_IsEnabled>
 800656a:	4603      	mov	r3, r0
 800656c:	2b00      	cmp	r3, #0
 800656e:	d15e      	bne.n	800662e <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	689a      	ldr	r2, [r3, #8]
 8006576:	4b30      	ldr	r3, [pc, #192]	@ (8006638 <ADC_Enable+0xe4>)
 8006578:	4013      	ands	r3, r2
 800657a:	2b00      	cmp	r3, #0
 800657c:	d00d      	beq.n	800659a <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006582:	f043 0210 	orr.w	r2, r3, #16
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800658e:	f043 0201 	orr.w	r2, r3, #1
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	e04a      	b.n	8006630 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4618      	mov	r0, r3
 80065a0:	f7ff f9cc 	bl	800593c <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80065a4:	4825      	ldr	r0, [pc, #148]	@ (800663c <ADC_Enable+0xe8>)
 80065a6:	f7ff f889 	bl	80056bc <LL_ADC_GetCommonPathInternalCh>
 80065aa:	4603      	mov	r3, r0
 80065ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00f      	beq.n	80065d4 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80065b4:	4b22      	ldr	r3, [pc, #136]	@ (8006640 <ADC_Enable+0xec>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	099b      	lsrs	r3, r3, #6
 80065ba:	4a22      	ldr	r2, [pc, #136]	@ (8006644 <ADC_Enable+0xf0>)
 80065bc:	fba2 2303 	umull	r2, r3, r2, r3
 80065c0:	099b      	lsrs	r3, r3, #6
 80065c2:	3301      	adds	r3, #1
 80065c4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80065c6:	e002      	b.n	80065ce <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	3b01      	subs	r3, #1
 80065cc:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d1f9      	bne.n	80065c8 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80065d4:	f7ff f810 	bl	80055f8 <HAL_GetTick>
 80065d8:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80065da:	e021      	b.n	8006620 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4618      	mov	r0, r3
 80065e2:	f7ff f9bf 	bl	8005964 <LL_ADC_IsEnabled>
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d104      	bne.n	80065f6 <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4618      	mov	r0, r3
 80065f2:	f7ff f9a3 	bl	800593c <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80065f6:	f7fe ffff 	bl	80055f8 <HAL_GetTick>
 80065fa:	4602      	mov	r2, r0
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	1ad3      	subs	r3, r2, r3
 8006600:	2b02      	cmp	r3, #2
 8006602:	d90d      	bls.n	8006620 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006608:	f043 0210 	orr.w	r2, r3, #16
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006614:	f043 0201 	orr.w	r2, r3, #1
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e007      	b.n	8006630 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f003 0301 	and.w	r3, r3, #1
 800662a:	2b01      	cmp	r3, #1
 800662c:	d1d6      	bne.n	80065dc <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800662e:	2300      	movs	r3, #0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3710      	adds	r7, #16
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}
 8006638:	8000003f 	.word	0x8000003f
 800663c:	50040300 	.word	0x50040300
 8006640:	2000002c 	.word	0x2000002c
 8006644:	053e2d63 	.word	0x053e2d63

08006648 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006654:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800665a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800665e:	2b00      	cmp	r3, #0
 8006660:	d14b      	bne.n	80066fa <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006666:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
    
#else
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 0308 	and.w	r3, r3, #8
 8006678:	2b00      	cmp	r3, #0
 800667a:	d021      	beq.n	80066c0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4618      	mov	r0, r3
 8006682:	f7ff f87e 	bl	8005782 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006686:	4603      	mov	r3, r0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d032      	beq.n	80066f2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d12b      	bne.n	80066f2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800669e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d11f      	bne.n	80066f2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066b6:	f043 0201 	orr.w	r2, r3, #1
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	655a      	str	r2, [r3, #84]	@ 0x54
 80066be:	e018      	b.n	80066f2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	68db      	ldr	r3, [r3, #12]
 80066c6:	f003 0302 	and.w	r3, r3, #2
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d111      	bne.n	80066f2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066d2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d105      	bne.n	80066f2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066ea:	f043 0201 	orr.w	r2, r3, #1
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80066f2:	68f8      	ldr	r0, [r7, #12]
 80066f4:	f7fb f894 	bl	8001820 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80066f8:	e00e      	b.n	8006718 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066fe:	f003 0310 	and.w	r3, r3, #16
 8006702:	2b00      	cmp	r3, #0
 8006704:	d003      	beq.n	800670e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006706:	68f8      	ldr	r0, [r7, #12]
 8006708:	f7ff fb54 	bl	8005db4 <HAL_ADC_ErrorCallback>
}
 800670c:	e004      	b.n	8006718 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006712:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	4798      	blx	r3
}
 8006718:	bf00      	nop
 800671a:	3710      	adds	r7, #16
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800672c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800672e:	68f8      	ldr	r0, [r7, #12]
 8006730:	f7ff fb36 	bl	8005da0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006734:	bf00      	nop
 8006736:	3710      	adds	r7, #16
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}

0800673c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006748:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800674e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800675a:	f043 0204 	orr.w	r2, r3, #4
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f7ff fb26 	bl	8005db4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006768:	bf00      	nop
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006770:	b480      	push	{r7}
 8006772:	b085      	sub	sp, #20
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f003 0307 	and.w	r3, r3, #7
 800677e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006780:	4b0c      	ldr	r3, [pc, #48]	@ (80067b4 <__NVIC_SetPriorityGrouping+0x44>)
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006786:	68ba      	ldr	r2, [r7, #8]
 8006788:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800678c:	4013      	ands	r3, r2
 800678e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006798:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800679c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80067a2:	4a04      	ldr	r2, [pc, #16]	@ (80067b4 <__NVIC_SetPriorityGrouping+0x44>)
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	60d3      	str	r3, [r2, #12]
}
 80067a8:	bf00      	nop
 80067aa:	3714      	adds	r7, #20
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr
 80067b4:	e000ed00 	.word	0xe000ed00

080067b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80067b8:	b480      	push	{r7}
 80067ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80067bc:	4b04      	ldr	r3, [pc, #16]	@ (80067d0 <__NVIC_GetPriorityGrouping+0x18>)
 80067be:	68db      	ldr	r3, [r3, #12]
 80067c0:	0a1b      	lsrs	r3, r3, #8
 80067c2:	f003 0307 	and.w	r3, r3, #7
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr
 80067d0:	e000ed00 	.word	0xe000ed00

080067d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	4603      	mov	r3, r0
 80067dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80067de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	db0b      	blt.n	80067fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80067e6:	79fb      	ldrb	r3, [r7, #7]
 80067e8:	f003 021f 	and.w	r2, r3, #31
 80067ec:	4907      	ldr	r1, [pc, #28]	@ (800680c <__NVIC_EnableIRQ+0x38>)
 80067ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067f2:	095b      	lsrs	r3, r3, #5
 80067f4:	2001      	movs	r0, #1
 80067f6:	fa00 f202 	lsl.w	r2, r0, r2
 80067fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80067fe:	bf00      	nop
 8006800:	370c      	adds	r7, #12
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	e000e100 	.word	0xe000e100

08006810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006810:	b480      	push	{r7}
 8006812:	b083      	sub	sp, #12
 8006814:	af00      	add	r7, sp, #0
 8006816:	4603      	mov	r3, r0
 8006818:	6039      	str	r1, [r7, #0]
 800681a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800681c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006820:	2b00      	cmp	r3, #0
 8006822:	db0a      	blt.n	800683a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	b2da      	uxtb	r2, r3
 8006828:	490c      	ldr	r1, [pc, #48]	@ (800685c <__NVIC_SetPriority+0x4c>)
 800682a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800682e:	0112      	lsls	r2, r2, #4
 8006830:	b2d2      	uxtb	r2, r2
 8006832:	440b      	add	r3, r1
 8006834:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006838:	e00a      	b.n	8006850 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	b2da      	uxtb	r2, r3
 800683e:	4908      	ldr	r1, [pc, #32]	@ (8006860 <__NVIC_SetPriority+0x50>)
 8006840:	79fb      	ldrb	r3, [r7, #7]
 8006842:	f003 030f 	and.w	r3, r3, #15
 8006846:	3b04      	subs	r3, #4
 8006848:	0112      	lsls	r2, r2, #4
 800684a:	b2d2      	uxtb	r2, r2
 800684c:	440b      	add	r3, r1
 800684e:	761a      	strb	r2, [r3, #24]
}
 8006850:	bf00      	nop
 8006852:	370c      	adds	r7, #12
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr
 800685c:	e000e100 	.word	0xe000e100
 8006860:	e000ed00 	.word	0xe000ed00

08006864 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006864:	b480      	push	{r7}
 8006866:	b089      	sub	sp, #36	@ 0x24
 8006868:	af00      	add	r7, sp, #0
 800686a:	60f8      	str	r0, [r7, #12]
 800686c:	60b9      	str	r1, [r7, #8]
 800686e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f003 0307 	and.w	r3, r3, #7
 8006876:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006878:	69fb      	ldr	r3, [r7, #28]
 800687a:	f1c3 0307 	rsb	r3, r3, #7
 800687e:	2b04      	cmp	r3, #4
 8006880:	bf28      	it	cs
 8006882:	2304      	movcs	r3, #4
 8006884:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006886:	69fb      	ldr	r3, [r7, #28]
 8006888:	3304      	adds	r3, #4
 800688a:	2b06      	cmp	r3, #6
 800688c:	d902      	bls.n	8006894 <NVIC_EncodePriority+0x30>
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	3b03      	subs	r3, #3
 8006892:	e000      	b.n	8006896 <NVIC_EncodePriority+0x32>
 8006894:	2300      	movs	r3, #0
 8006896:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006898:	f04f 32ff 	mov.w	r2, #4294967295
 800689c:	69bb      	ldr	r3, [r7, #24]
 800689e:	fa02 f303 	lsl.w	r3, r2, r3
 80068a2:	43da      	mvns	r2, r3
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	401a      	ands	r2, r3
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80068ac:	f04f 31ff 	mov.w	r1, #4294967295
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	fa01 f303 	lsl.w	r3, r1, r3
 80068b6:	43d9      	mvns	r1, r3
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068bc:	4313      	orrs	r3, r2
         );
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3724      	adds	r7, #36	@ 0x24
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr

080068ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80068ca:	b580      	push	{r7, lr}
 80068cc:	b082      	sub	sp, #8
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f7ff ff4c 	bl	8006770 <__NVIC_SetPriorityGrouping>
}
 80068d8:	bf00      	nop
 80068da:	3708      	adds	r7, #8
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b086      	sub	sp, #24
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	4603      	mov	r3, r0
 80068e8:	60b9      	str	r1, [r7, #8]
 80068ea:	607a      	str	r2, [r7, #4]
 80068ec:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80068ee:	f7ff ff63 	bl	80067b8 <__NVIC_GetPriorityGrouping>
 80068f2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	68b9      	ldr	r1, [r7, #8]
 80068f8:	6978      	ldr	r0, [r7, #20]
 80068fa:	f7ff ffb3 	bl	8006864 <NVIC_EncodePriority>
 80068fe:	4602      	mov	r2, r0
 8006900:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006904:	4611      	mov	r1, r2
 8006906:	4618      	mov	r0, r3
 8006908:	f7ff ff82 	bl	8006810 <__NVIC_SetPriority>
}
 800690c:	bf00      	nop
 800690e:	3718      	adds	r7, #24
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b082      	sub	sp, #8
 8006918:	af00      	add	r7, sp, #0
 800691a:	4603      	mov	r3, r0
 800691c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800691e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006922:	4618      	mov	r0, r3
 8006924:	f7ff ff56 	bl	80067d4 <__NVIC_EnableIRQ>
}
 8006928:	bf00      	nop
 800692a:	3708      	adds	r7, #8
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}

08006930 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b084      	sub	sp, #16
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d101      	bne.n	8006942 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800693e:	2301      	movs	r3, #1
 8006940:	e08e      	b.n	8006a60 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	461a      	mov	r2, r3
 8006948:	4b47      	ldr	r3, [pc, #284]	@ (8006a68 <HAL_DMA_Init+0x138>)
 800694a:	429a      	cmp	r2, r3
 800694c:	d80f      	bhi.n	800696e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	461a      	mov	r2, r3
 8006954:	4b45      	ldr	r3, [pc, #276]	@ (8006a6c <HAL_DMA_Init+0x13c>)
 8006956:	4413      	add	r3, r2
 8006958:	4a45      	ldr	r2, [pc, #276]	@ (8006a70 <HAL_DMA_Init+0x140>)
 800695a:	fba2 2303 	umull	r2, r3, r2, r3
 800695e:	091b      	lsrs	r3, r3, #4
 8006960:	009a      	lsls	r2, r3, #2
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a42      	ldr	r2, [pc, #264]	@ (8006a74 <HAL_DMA_Init+0x144>)
 800696a:	641a      	str	r2, [r3, #64]	@ 0x40
 800696c:	e00e      	b.n	800698c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	461a      	mov	r2, r3
 8006974:	4b40      	ldr	r3, [pc, #256]	@ (8006a78 <HAL_DMA_Init+0x148>)
 8006976:	4413      	add	r3, r2
 8006978:	4a3d      	ldr	r2, [pc, #244]	@ (8006a70 <HAL_DMA_Init+0x140>)
 800697a:	fba2 2303 	umull	r2, r3, r2, r3
 800697e:	091b      	lsrs	r3, r3, #4
 8006980:	009a      	lsls	r2, r3, #2
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a3c      	ldr	r2, [pc, #240]	@ (8006a7c <HAL_DMA_Init+0x14c>)
 800698a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2202      	movs	r2, #2
 8006990:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80069a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069a6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80069b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	691b      	ldr	r3, [r3, #16]
 80069b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80069bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	699b      	ldr	r3, [r3, #24]
 80069c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80069c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6a1b      	ldr	r3, [r3, #32]
 80069ce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80069d0:	68fa      	ldr	r2, [r7, #12]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 fa22 	bl	8006e28 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80069ec:	d102      	bne.n	80069f4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	685a      	ldr	r2, [r3, #4]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069fc:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006a00:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a06:	687a      	ldr	r2, [r7, #4]
 8006a08:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006a0a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d010      	beq.n	8006a36 <HAL_DMA_Init+0x106>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	2b04      	cmp	r3, #4
 8006a1a:	d80c      	bhi.n	8006a36 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f000 fa41 	bl	8006ea4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a26:	2200      	movs	r2, #0
 8006a28:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006a32:	605a      	str	r2, [r3, #4]
 8006a34:	e008      	b.n	8006a48 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2201      	movs	r2, #1
 8006a52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3710      	adds	r7, #16
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}
 8006a68:	40020407 	.word	0x40020407
 8006a6c:	bffdfff8 	.word	0xbffdfff8
 8006a70:	cccccccd 	.word	0xcccccccd
 8006a74:	40020000 	.word	0x40020000
 8006a78:	bffdfbf8 	.word	0xbffdfbf8
 8006a7c:	40020400 	.word	0x40020400

08006a80 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b086      	sub	sp, #24
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	60f8      	str	r0, [r7, #12]
 8006a88:	60b9      	str	r1, [r7, #8]
 8006a8a:	607a      	str	r2, [r7, #4]
 8006a8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d101      	bne.n	8006aa0 <HAL_DMA_Start_IT+0x20>
 8006a9c:	2302      	movs	r3, #2
 8006a9e:	e066      	b.n	8006b6e <HAL_DMA_Start_IT+0xee>
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d155      	bne.n	8006b60 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2202      	movs	r2, #2
 8006ab8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f022 0201 	bic.w	r2, r2, #1
 8006ad0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	68b9      	ldr	r1, [r7, #8]
 8006ad8:	68f8      	ldr	r0, [r7, #12]
 8006ada:	f000 f966 	bl	8006daa <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d008      	beq.n	8006af8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f042 020e 	orr.w	r2, r2, #14
 8006af4:	601a      	str	r2, [r3, #0]
 8006af6:	e00f      	b.n	8006b18 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	681a      	ldr	r2, [r3, #0]
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f022 0204 	bic.w	r2, r2, #4
 8006b06:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f042 020a 	orr.w	r2, r2, #10
 8006b16:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d007      	beq.n	8006b36 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b34:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d007      	beq.n	8006b4e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b4c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f042 0201 	orr.w	r2, r2, #1
 8006b5c:	601a      	str	r2, [r3, #0]
 8006b5e:	e005      	b.n	8006b6c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006b68:	2302      	movs	r3, #2
 8006b6a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006b6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3718      	adds	r7, #24
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}

08006b76 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006b76:	b480      	push	{r7}
 8006b78:	b083      	sub	sp, #12
 8006b7a:	af00      	add	r7, sp, #0
 8006b7c:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d101      	bne.n	8006b88 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8006b84:	2301      	movs	r3, #1
 8006b86:	e04f      	b.n	8006c28 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006b8e:	b2db      	uxtb	r3, r3
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	d008      	beq.n	8006ba6 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2204      	movs	r2, #4
 8006b98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e040      	b.n	8006c28 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f022 020e 	bic.w	r2, r2, #14
 8006bb4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bc0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006bc4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f022 0201 	bic.w	r2, r2, #1
 8006bd4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bda:	f003 021c 	and.w	r2, r3, #28
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006be2:	2101      	movs	r1, #1
 8006be4:	fa01 f202 	lsl.w	r2, r1, r2
 8006be8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006bf2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d00c      	beq.n	8006c16 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c06:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c0a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006c14:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8006c26:	2300      	movs	r3, #0
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	370c      	adds	r7, #12
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c32:	4770      	bx	lr

08006c34 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b084      	sub	sp, #16
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c50:	f003 031c 	and.w	r3, r3, #28
 8006c54:	2204      	movs	r2, #4
 8006c56:	409a      	lsls	r2, r3
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	4013      	ands	r3, r2
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d026      	beq.n	8006cae <HAL_DMA_IRQHandler+0x7a>
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	f003 0304 	and.w	r3, r3, #4
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d021      	beq.n	8006cae <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f003 0320 	and.w	r3, r3, #32
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d107      	bne.n	8006c88 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f022 0204 	bic.w	r2, r2, #4
 8006c86:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c8c:	f003 021c 	and.w	r2, r3, #28
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c94:	2104      	movs	r1, #4
 8006c96:	fa01 f202 	lsl.w	r2, r1, r2
 8006c9a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d071      	beq.n	8006d88 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006cac:	e06c      	b.n	8006d88 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cb2:	f003 031c 	and.w	r3, r3, #28
 8006cb6:	2202      	movs	r2, #2
 8006cb8:	409a      	lsls	r2, r3
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	4013      	ands	r3, r2
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d02e      	beq.n	8006d20 <HAL_DMA_IRQHandler+0xec>
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	f003 0302 	and.w	r3, r3, #2
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d029      	beq.n	8006d20 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 0320 	and.w	r3, r3, #32
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d10b      	bne.n	8006cf2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f022 020a 	bic.w	r2, r2, #10
 8006ce8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2201      	movs	r2, #1
 8006cee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cf6:	f003 021c 	and.w	r2, r3, #28
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cfe:	2102      	movs	r1, #2
 8006d00:	fa01 f202 	lsl.w	r2, r1, r2
 8006d04:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d038      	beq.n	8006d88 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006d1e:	e033      	b.n	8006d88 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d24:	f003 031c 	and.w	r3, r3, #28
 8006d28:	2208      	movs	r2, #8
 8006d2a:	409a      	lsls	r2, r3
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	4013      	ands	r3, r2
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d02a      	beq.n	8006d8a <HAL_DMA_IRQHandler+0x156>
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	f003 0308 	and.w	r3, r3, #8
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d025      	beq.n	8006d8a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f022 020e 	bic.w	r2, r2, #14
 8006d4c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d52:	f003 021c 	and.w	r2, r3, #28
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d5a:	2101      	movs	r1, #1
 8006d5c:	fa01 f202 	lsl.w	r2, r1, r2
 8006d60:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2201      	movs	r2, #1
 8006d66:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2200      	movs	r2, #0
 8006d74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d004      	beq.n	8006d8a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006d88:	bf00      	nop
 8006d8a:	bf00      	nop
}
 8006d8c:	3710      	adds	r7, #16
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}

08006d92 <HAL_DMA_GetError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006d92:	b480      	push	{r7}
 8006d94:	b083      	sub	sp, #12
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	370c      	adds	r7, #12
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr

08006daa <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006daa:	b480      	push	{r7}
 8006dac:	b085      	sub	sp, #20
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	60f8      	str	r0, [r7, #12]
 8006db2:	60b9      	str	r1, [r7, #8]
 8006db4:	607a      	str	r2, [r7, #4]
 8006db6:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dbc:	68fa      	ldr	r2, [r7, #12]
 8006dbe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006dc0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d004      	beq.n	8006dd4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dce:	68fa      	ldr	r2, [r7, #12]
 8006dd0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006dd2:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dd8:	f003 021c 	and.w	r2, r3, #28
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de0:	2101      	movs	r1, #1
 8006de2:	fa01 f202 	lsl.w	r2, r1, r2
 8006de6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	683a      	ldr	r2, [r7, #0]
 8006dee:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	2b10      	cmp	r3, #16
 8006df6:	d108      	bne.n	8006e0a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	687a      	ldr	r2, [r7, #4]
 8006dfe:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	68ba      	ldr	r2, [r7, #8]
 8006e06:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006e08:	e007      	b.n	8006e1a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	68ba      	ldr	r2, [r7, #8]
 8006e10:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	60da      	str	r2, [r3, #12]
}
 8006e1a:	bf00      	nop
 8006e1c:	3714      	adds	r7, #20
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr
	...

08006e28 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b085      	sub	sp, #20
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	461a      	mov	r2, r3
 8006e36:	4b17      	ldr	r3, [pc, #92]	@ (8006e94 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d80a      	bhi.n	8006e52 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e40:	089b      	lsrs	r3, r3, #2
 8006e42:	009b      	lsls	r3, r3, #2
 8006e44:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006e48:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8006e4c:	687a      	ldr	r2, [r7, #4]
 8006e4e:	6493      	str	r3, [r2, #72]	@ 0x48
 8006e50:	e007      	b.n	8006e62 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e56:	089b      	lsrs	r3, r3, #2
 8006e58:	009a      	lsls	r2, r3, #2
 8006e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8006e98 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006e5c:	4413      	add	r3, r2
 8006e5e:	687a      	ldr	r2, [r7, #4]
 8006e60:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	3b08      	subs	r3, #8
 8006e6a:	4a0c      	ldr	r2, [pc, #48]	@ (8006e9c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e70:	091b      	lsrs	r3, r3, #4
 8006e72:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a0a      	ldr	r2, [pc, #40]	@ (8006ea0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006e78:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	f003 031f 	and.w	r3, r3, #31
 8006e80:	2201      	movs	r2, #1
 8006e82:	409a      	lsls	r2, r3
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006e88:	bf00      	nop
 8006e8a:	3714      	adds	r7, #20
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr
 8006e94:	40020407 	.word	0x40020407
 8006e98:	4002081c 	.word	0x4002081c
 8006e9c:	cccccccd 	.word	0xcccccccd
 8006ea0:	40020880 	.word	0x40020880

08006ea4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b085      	sub	sp, #20
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006eb4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006eb6:	68fa      	ldr	r2, [r7, #12]
 8006eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8006ee8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006eba:	4413      	add	r3, r2
 8006ebc:	009b      	lsls	r3, r3, #2
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a09      	ldr	r2, [pc, #36]	@ (8006eec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8006ec8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	3b01      	subs	r3, #1
 8006ece:	f003 0303 	and.w	r3, r3, #3
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	409a      	lsls	r2, r3
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006eda:	bf00      	nop
 8006edc:	3714      	adds	r7, #20
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr
 8006ee6:	bf00      	nop
 8006ee8:	1000823f 	.word	0x1000823f
 8006eec:	40020940 	.word	0x40020940

08006ef0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b087      	sub	sp, #28
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006efa:	2300      	movs	r3, #0
 8006efc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006efe:	e14c      	b.n	800719a <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	2101      	movs	r1, #1
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	fa01 f303 	lsl.w	r3, r1, r3
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	f000 813e 	beq.w	8007194 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	f003 0303 	and.w	r3, r3, #3
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d005      	beq.n	8006f30 <HAL_GPIO_Init+0x40>
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	f003 0303 	and.w	r3, r3, #3
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d130      	bne.n	8006f92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	005b      	lsls	r3, r3, #1
 8006f3a:	2203      	movs	r2, #3
 8006f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f40:	43db      	mvns	r3, r3
 8006f42:	693a      	ldr	r2, [r7, #16]
 8006f44:	4013      	ands	r3, r2
 8006f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	68da      	ldr	r2, [r3, #12]
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	005b      	lsls	r3, r3, #1
 8006f50:	fa02 f303 	lsl.w	r3, r2, r3
 8006f54:	693a      	ldr	r2, [r7, #16]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	693a      	ldr	r2, [r7, #16]
 8006f5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006f66:	2201      	movs	r2, #1
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f6e:	43db      	mvns	r3, r3
 8006f70:	693a      	ldr	r2, [r7, #16]
 8006f72:	4013      	ands	r3, r2
 8006f74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	091b      	lsrs	r3, r3, #4
 8006f7c:	f003 0201 	and.w	r2, r3, #1
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	fa02 f303 	lsl.w	r3, r2, r3
 8006f86:	693a      	ldr	r2, [r7, #16]
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	693a      	ldr	r2, [r7, #16]
 8006f90:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	f003 0303 	and.w	r3, r3, #3
 8006f9a:	2b03      	cmp	r3, #3
 8006f9c:	d017      	beq.n	8006fce <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	005b      	lsls	r3, r3, #1
 8006fa8:	2203      	movs	r2, #3
 8006faa:	fa02 f303 	lsl.w	r3, r2, r3
 8006fae:	43db      	mvns	r3, r3
 8006fb0:	693a      	ldr	r2, [r7, #16]
 8006fb2:	4013      	ands	r3, r2
 8006fb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	689a      	ldr	r2, [r3, #8]
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	005b      	lsls	r3, r3, #1
 8006fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006fc2:	693a      	ldr	r2, [r7, #16]
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	693a      	ldr	r2, [r7, #16]
 8006fcc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	f003 0303 	and.w	r3, r3, #3
 8006fd6:	2b02      	cmp	r3, #2
 8006fd8:	d123      	bne.n	8007022 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	08da      	lsrs	r2, r3, #3
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	3208      	adds	r2, #8
 8006fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	f003 0307 	and.w	r3, r3, #7
 8006fee:	009b      	lsls	r3, r3, #2
 8006ff0:	220f      	movs	r2, #15
 8006ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff6:	43db      	mvns	r3, r3
 8006ff8:	693a      	ldr	r2, [r7, #16]
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	691a      	ldr	r2, [r3, #16]
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	f003 0307 	and.w	r3, r3, #7
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	fa02 f303 	lsl.w	r3, r2, r3
 800700e:	693a      	ldr	r2, [r7, #16]
 8007010:	4313      	orrs	r3, r2
 8007012:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	08da      	lsrs	r2, r3, #3
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	3208      	adds	r2, #8
 800701c:	6939      	ldr	r1, [r7, #16]
 800701e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	005b      	lsls	r3, r3, #1
 800702c:	2203      	movs	r2, #3
 800702e:	fa02 f303 	lsl.w	r3, r2, r3
 8007032:	43db      	mvns	r3, r3
 8007034:	693a      	ldr	r2, [r7, #16]
 8007036:	4013      	ands	r3, r2
 8007038:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	f003 0203 	and.w	r2, r3, #3
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	005b      	lsls	r3, r3, #1
 8007046:	fa02 f303 	lsl.w	r3, r2, r3
 800704a:	693a      	ldr	r2, [r7, #16]
 800704c:	4313      	orrs	r3, r2
 800704e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	693a      	ldr	r2, [r7, #16]
 8007054:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800705e:	2b00      	cmp	r3, #0
 8007060:	f000 8098 	beq.w	8007194 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8007064:	4a54      	ldr	r2, [pc, #336]	@ (80071b8 <HAL_GPIO_Init+0x2c8>)
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	089b      	lsrs	r3, r3, #2
 800706a:	3302      	adds	r3, #2
 800706c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007070:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	f003 0303 	and.w	r3, r3, #3
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	220f      	movs	r2, #15
 800707c:	fa02 f303 	lsl.w	r3, r2, r3
 8007080:	43db      	mvns	r3, r3
 8007082:	693a      	ldr	r2, [r7, #16]
 8007084:	4013      	ands	r3, r2
 8007086:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800708e:	d019      	beq.n	80070c4 <HAL_GPIO_Init+0x1d4>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	4a4a      	ldr	r2, [pc, #296]	@ (80071bc <HAL_GPIO_Init+0x2cc>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d013      	beq.n	80070c0 <HAL_GPIO_Init+0x1d0>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a49      	ldr	r2, [pc, #292]	@ (80071c0 <HAL_GPIO_Init+0x2d0>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d00d      	beq.n	80070bc <HAL_GPIO_Init+0x1cc>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4a48      	ldr	r2, [pc, #288]	@ (80071c4 <HAL_GPIO_Init+0x2d4>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d007      	beq.n	80070b8 <HAL_GPIO_Init+0x1c8>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4a47      	ldr	r2, [pc, #284]	@ (80071c8 <HAL_GPIO_Init+0x2d8>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d101      	bne.n	80070b4 <HAL_GPIO_Init+0x1c4>
 80070b0:	2304      	movs	r3, #4
 80070b2:	e008      	b.n	80070c6 <HAL_GPIO_Init+0x1d6>
 80070b4:	2307      	movs	r3, #7
 80070b6:	e006      	b.n	80070c6 <HAL_GPIO_Init+0x1d6>
 80070b8:	2303      	movs	r3, #3
 80070ba:	e004      	b.n	80070c6 <HAL_GPIO_Init+0x1d6>
 80070bc:	2302      	movs	r3, #2
 80070be:	e002      	b.n	80070c6 <HAL_GPIO_Init+0x1d6>
 80070c0:	2301      	movs	r3, #1
 80070c2:	e000      	b.n	80070c6 <HAL_GPIO_Init+0x1d6>
 80070c4:	2300      	movs	r3, #0
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	f002 0203 	and.w	r2, r2, #3
 80070cc:	0092      	lsls	r2, r2, #2
 80070ce:	4093      	lsls	r3, r2
 80070d0:	693a      	ldr	r2, [r7, #16]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80070d6:	4938      	ldr	r1, [pc, #224]	@ (80071b8 <HAL_GPIO_Init+0x2c8>)
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	089b      	lsrs	r3, r3, #2
 80070dc:	3302      	adds	r3, #2
 80070de:	693a      	ldr	r2, [r7, #16]
 80070e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80070e4:	4b39      	ldr	r3, [pc, #228]	@ (80071cc <HAL_GPIO_Init+0x2dc>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	43db      	mvns	r3, r3
 80070ee:	693a      	ldr	r2, [r7, #16]
 80070f0:	4013      	ands	r3, r2
 80070f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d003      	beq.n	8007108 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8007100:	693a      	ldr	r2, [r7, #16]
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	4313      	orrs	r3, r2
 8007106:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007108:	4a30      	ldr	r2, [pc, #192]	@ (80071cc <HAL_GPIO_Init+0x2dc>)
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800710e:	4b2f      	ldr	r3, [pc, #188]	@ (80071cc <HAL_GPIO_Init+0x2dc>)
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	43db      	mvns	r3, r3
 8007118:	693a      	ldr	r2, [r7, #16]
 800711a:	4013      	ands	r3, r2
 800711c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007126:	2b00      	cmp	r3, #0
 8007128:	d003      	beq.n	8007132 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800712a:	693a      	ldr	r2, [r7, #16]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	4313      	orrs	r3, r2
 8007130:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007132:	4a26      	ldr	r2, [pc, #152]	@ (80071cc <HAL_GPIO_Init+0x2dc>)
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007138:	4b24      	ldr	r3, [pc, #144]	@ (80071cc <HAL_GPIO_Init+0x2dc>)
 800713a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800713e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	43db      	mvns	r3, r3
 8007144:	693a      	ldr	r2, [r7, #16]
 8007146:	4013      	ands	r3, r2
 8007148:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007152:	2b00      	cmp	r3, #0
 8007154:	d003      	beq.n	800715e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8007156:	693a      	ldr	r2, [r7, #16]
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	4313      	orrs	r3, r2
 800715c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800715e:	4a1b      	ldr	r2, [pc, #108]	@ (80071cc <HAL_GPIO_Init+0x2dc>)
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8007166:	4b19      	ldr	r3, [pc, #100]	@ (80071cc <HAL_GPIO_Init+0x2dc>)
 8007168:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800716c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	43db      	mvns	r3, r3
 8007172:	693a      	ldr	r2, [r7, #16]
 8007174:	4013      	ands	r3, r2
 8007176:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007180:	2b00      	cmp	r3, #0
 8007182:	d003      	beq.n	800718c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8007184:	693a      	ldr	r2, [r7, #16]
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	4313      	orrs	r3, r2
 800718a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800718c:	4a0f      	ldr	r2, [pc, #60]	@ (80071cc <HAL_GPIO_Init+0x2dc>)
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	3301      	adds	r3, #1
 8007198:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	fa22 f303 	lsr.w	r3, r2, r3
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	f47f aeab 	bne.w	8006f00 <HAL_GPIO_Init+0x10>
  }
}
 80071aa:	bf00      	nop
 80071ac:	bf00      	nop
 80071ae:	371c      	adds	r7, #28
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr
 80071b8:	40010000 	.word	0x40010000
 80071bc:	48000400 	.word	0x48000400
 80071c0:	48000800 	.word	0x48000800
 80071c4:	48000c00 	.word	0x48000c00
 80071c8:	48001000 	.word	0x48001000
 80071cc:	58000800 	.word	0x58000800

080071d0 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b085      	sub	sp, #20
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	460b      	mov	r3, r1
 80071da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	691a      	ldr	r2, [r3, #16]
 80071e0:	887b      	ldrh	r3, [r7, #2]
 80071e2:	4013      	ands	r3, r2
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d002      	beq.n	80071ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80071e8:	2301      	movs	r3, #1
 80071ea:	73fb      	strb	r3, [r7, #15]
 80071ec:	e001      	b.n	80071f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80071ee:	2300      	movs	r3, #0
 80071f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80071f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3714      	adds	r7, #20
 80071f8:	46bd      	mov	sp, r7
 80071fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fe:	4770      	bx	lr

08007200 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007200:	b480      	push	{r7}
 8007202:	b083      	sub	sp, #12
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	460b      	mov	r3, r1
 800720a:	807b      	strh	r3, [r7, #2]
 800720c:	4613      	mov	r3, r2
 800720e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007210:	787b      	ldrb	r3, [r7, #1]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d003      	beq.n	800721e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007216:	887a      	ldrh	r2, [r7, #2]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800721c:	e002      	b.n	8007224 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800721e:	887a      	ldrh	r2, [r7, #2]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007224:	bf00      	nop
 8007226:	370c      	adds	r7, #12
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr

08007230 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007230:	b480      	push	{r7}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 8007238:	460b      	mov	r3, r1
 800723a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	695b      	ldr	r3, [r3, #20]
 8007240:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007242:	887a      	ldrh	r2, [r7, #2]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	4013      	ands	r3, r2
 8007248:	041a      	lsls	r2, r3, #16
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	43d9      	mvns	r1, r3
 800724e:	887b      	ldrh	r3, [r7, #2]
 8007250:	400b      	ands	r3, r1
 8007252:	431a      	orrs	r2, r3
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	619a      	str	r2, [r3, #24]
}
 8007258:	bf00      	nop
 800725a:	3714      	adds	r7, #20
 800725c:	46bd      	mov	sp, r7
 800725e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007262:	4770      	bx	lr

08007264 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b082      	sub	sp, #8
 8007268:	af00      	add	r7, sp, #0
 800726a:	4603      	mov	r3, r0
 800726c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800726e:	4b08      	ldr	r3, [pc, #32]	@ (8007290 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007270:	68da      	ldr	r2, [r3, #12]
 8007272:	88fb      	ldrh	r3, [r7, #6]
 8007274:	4013      	ands	r3, r2
 8007276:	2b00      	cmp	r3, #0
 8007278:	d006      	beq.n	8007288 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800727a:	4a05      	ldr	r2, [pc, #20]	@ (8007290 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800727c:	88fb      	ldrh	r3, [r7, #6]
 800727e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007280:	88fb      	ldrh	r3, [r7, #6]
 8007282:	4618      	mov	r0, r3
 8007284:	f7fa ff4c 	bl	8002120 <HAL_GPIO_EXTI_Callback>
  }
}
 8007288:	bf00      	nop
 800728a:	3708      	adds	r7, #8
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}
 8007290:	58000800 	.word	0x58000800

08007294 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b082      	sub	sp, #8
 8007298:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800729a:	4b0a      	ldr	r3, [pc, #40]	@ (80072c4 <HAL_HSEM_IRQHandler+0x30>)
 800729c:	68db      	ldr	r3, [r3, #12]
 800729e:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 80072a0:	4b08      	ldr	r3, [pc, #32]	@ (80072c4 <HAL_HSEM_IRQHandler+0x30>)
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	43db      	mvns	r3, r3
 80072a8:	4906      	ldr	r1, [pc, #24]	@ (80072c4 <HAL_HSEM_IRQHandler+0x30>)
 80072aa:	4013      	ands	r3, r2
 80072ac:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 80072ae:	4a05      	ldr	r2, [pc, #20]	@ (80072c4 <HAL_HSEM_IRQHandler+0x30>)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 f807 	bl	80072c8 <HAL_HSEM_FreeCallback>
}
 80072ba:	bf00      	nop
 80072bc:	3708      	adds	r7, #8
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}
 80072c2:	bf00      	nop
 80072c4:	58001500 	.word	0x58001500

080072c8 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b083      	sub	sp, #12
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 80072d0:	bf00      	nop
 80072d2:	370c      	adds	r7, #12
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr

080072dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b082      	sub	sp, #8
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d101      	bne.n	80072ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	e08d      	b.n	800740a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d106      	bne.n	8007308 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f7fa fe16 	bl	8001f34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2224      	movs	r2, #36	@ 0x24
 800730c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f022 0201 	bic.w	r2, r2, #1
 800731e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	685a      	ldr	r2, [r3, #4]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800732c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	689a      	ldr	r2, [r3, #8]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800733c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	68db      	ldr	r3, [r3, #12]
 8007342:	2b01      	cmp	r3, #1
 8007344:	d107      	bne.n	8007356 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	689a      	ldr	r2, [r3, #8]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007352:	609a      	str	r2, [r3, #8]
 8007354:	e006      	b.n	8007364 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	689a      	ldr	r2, [r3, #8]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007362:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	68db      	ldr	r3, [r3, #12]
 8007368:	2b02      	cmp	r3, #2
 800736a:	d108      	bne.n	800737e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	685a      	ldr	r2, [r3, #4]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800737a:	605a      	str	r2, [r3, #4]
 800737c:	e007      	b.n	800738e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	685a      	ldr	r2, [r3, #4]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800738c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	687a      	ldr	r2, [r7, #4]
 8007396:	6812      	ldr	r2, [r2, #0]
 8007398:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800739c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	68da      	ldr	r2, [r3, #12]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80073b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	691a      	ldr	r2, [r3, #16]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	695b      	ldr	r3, [r3, #20]
 80073ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	699b      	ldr	r3, [r3, #24]
 80073c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	430a      	orrs	r2, r1
 80073ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	69d9      	ldr	r1, [r3, #28]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6a1a      	ldr	r2, [r3, #32]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	430a      	orrs	r2, r1
 80073da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f042 0201 	orr.w	r2, r2, #1
 80073ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2220      	movs	r2, #32
 80073f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007408:	2300      	movs	r3, #0
}
 800740a:	4618      	mov	r0, r3
 800740c:	3708      	adds	r7, #8
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}
	...

08007414 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b088      	sub	sp, #32
 8007418:	af02      	add	r7, sp, #8
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	4608      	mov	r0, r1
 800741e:	4611      	mov	r1, r2
 8007420:	461a      	mov	r2, r3
 8007422:	4603      	mov	r3, r0
 8007424:	817b      	strh	r3, [r7, #10]
 8007426:	460b      	mov	r3, r1
 8007428:	813b      	strh	r3, [r7, #8]
 800742a:	4613      	mov	r3, r2
 800742c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007434:	b2db      	uxtb	r3, r3
 8007436:	2b20      	cmp	r3, #32
 8007438:	f040 80f9 	bne.w	800762e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800743c:	6a3b      	ldr	r3, [r7, #32]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d002      	beq.n	8007448 <HAL_I2C_Mem_Write+0x34>
 8007442:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007444:	2b00      	cmp	r3, #0
 8007446:	d105      	bne.n	8007454 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800744e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	e0ed      	b.n	8007630 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800745a:	2b01      	cmp	r3, #1
 800745c:	d101      	bne.n	8007462 <HAL_I2C_Mem_Write+0x4e>
 800745e:	2302      	movs	r3, #2
 8007460:	e0e6      	b.n	8007630 <HAL_I2C_Mem_Write+0x21c>
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2201      	movs	r2, #1
 8007466:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800746a:	f7fe f8c5 	bl	80055f8 <HAL_GetTick>
 800746e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	9300      	str	r3, [sp, #0]
 8007474:	2319      	movs	r3, #25
 8007476:	2201      	movs	r2, #1
 8007478:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800747c:	68f8      	ldr	r0, [r7, #12]
 800747e:	f000 fac3 	bl	8007a08 <I2C_WaitOnFlagUntilTimeout>
 8007482:	4603      	mov	r3, r0
 8007484:	2b00      	cmp	r3, #0
 8007486:	d001      	beq.n	800748c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	e0d1      	b.n	8007630 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2221      	movs	r2, #33	@ 0x21
 8007490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2240      	movs	r2, #64	@ 0x40
 8007498:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2200      	movs	r2, #0
 80074a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	6a3a      	ldr	r2, [r7, #32]
 80074a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80074ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2200      	movs	r2, #0
 80074b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80074b4:	88f8      	ldrh	r0, [r7, #6]
 80074b6:	893a      	ldrh	r2, [r7, #8]
 80074b8:	8979      	ldrh	r1, [r7, #10]
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	9301      	str	r3, [sp, #4]
 80074be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c0:	9300      	str	r3, [sp, #0]
 80074c2:	4603      	mov	r3, r0
 80074c4:	68f8      	ldr	r0, [r7, #12]
 80074c6:	f000 f9d3 	bl	8007870 <I2C_RequestMemoryWrite>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d005      	beq.n	80074dc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2200      	movs	r2, #0
 80074d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e0a9      	b.n	8007630 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	2bff      	cmp	r3, #255	@ 0xff
 80074e4:	d90e      	bls.n	8007504 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	22ff      	movs	r2, #255	@ 0xff
 80074ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074f0:	b2da      	uxtb	r2, r3
 80074f2:	8979      	ldrh	r1, [r7, #10]
 80074f4:	2300      	movs	r3, #0
 80074f6:	9300      	str	r3, [sp, #0]
 80074f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80074fc:	68f8      	ldr	r0, [r7, #12]
 80074fe:	f000 fc47 	bl	8007d90 <I2C_TransferConfig>
 8007502:	e00f      	b.n	8007524 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007508:	b29a      	uxth	r2, r3
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007512:	b2da      	uxtb	r2, r3
 8007514:	8979      	ldrh	r1, [r7, #10]
 8007516:	2300      	movs	r3, #0
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800751e:	68f8      	ldr	r0, [r7, #12]
 8007520:	f000 fc36 	bl	8007d90 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007524:	697a      	ldr	r2, [r7, #20]
 8007526:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007528:	68f8      	ldr	r0, [r7, #12]
 800752a:	f000 fac6 	bl	8007aba <I2C_WaitOnTXISFlagUntilTimeout>
 800752e:	4603      	mov	r3, r0
 8007530:	2b00      	cmp	r3, #0
 8007532:	d001      	beq.n	8007538 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	e07b      	b.n	8007630 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800753c:	781a      	ldrb	r2, [r3, #0]
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007548:	1c5a      	adds	r2, r3, #1
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007552:	b29b      	uxth	r3, r3
 8007554:	3b01      	subs	r3, #1
 8007556:	b29a      	uxth	r2, r3
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007560:	3b01      	subs	r3, #1
 8007562:	b29a      	uxth	r2, r3
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800756c:	b29b      	uxth	r3, r3
 800756e:	2b00      	cmp	r3, #0
 8007570:	d034      	beq.n	80075dc <HAL_I2C_Mem_Write+0x1c8>
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007576:	2b00      	cmp	r3, #0
 8007578:	d130      	bne.n	80075dc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	9300      	str	r3, [sp, #0]
 800757e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007580:	2200      	movs	r2, #0
 8007582:	2180      	movs	r1, #128	@ 0x80
 8007584:	68f8      	ldr	r0, [r7, #12]
 8007586:	f000 fa3f 	bl	8007a08 <I2C_WaitOnFlagUntilTimeout>
 800758a:	4603      	mov	r3, r0
 800758c:	2b00      	cmp	r3, #0
 800758e:	d001      	beq.n	8007594 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	e04d      	b.n	8007630 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007598:	b29b      	uxth	r3, r3
 800759a:	2bff      	cmp	r3, #255	@ 0xff
 800759c:	d90e      	bls.n	80075bc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	22ff      	movs	r2, #255	@ 0xff
 80075a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075a8:	b2da      	uxtb	r2, r3
 80075aa:	8979      	ldrh	r1, [r7, #10]
 80075ac:	2300      	movs	r3, #0
 80075ae:	9300      	str	r3, [sp, #0]
 80075b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80075b4:	68f8      	ldr	r0, [r7, #12]
 80075b6:	f000 fbeb 	bl	8007d90 <I2C_TransferConfig>
 80075ba:	e00f      	b.n	80075dc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075c0:	b29a      	uxth	r2, r3
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075ca:	b2da      	uxtb	r2, r3
 80075cc:	8979      	ldrh	r1, [r7, #10]
 80075ce:	2300      	movs	r3, #0
 80075d0:	9300      	str	r3, [sp, #0]
 80075d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80075d6:	68f8      	ldr	r0, [r7, #12]
 80075d8:	f000 fbda 	bl	8007d90 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d19e      	bne.n	8007524 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80075e6:	697a      	ldr	r2, [r7, #20]
 80075e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80075ea:	68f8      	ldr	r0, [r7, #12]
 80075ec:	f000 faac 	bl	8007b48 <I2C_WaitOnSTOPFlagUntilTimeout>
 80075f0:	4603      	mov	r3, r0
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d001      	beq.n	80075fa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	e01a      	b.n	8007630 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2220      	movs	r2, #32
 8007600:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	6859      	ldr	r1, [r3, #4]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681a      	ldr	r2, [r3, #0]
 800760c:	4b0a      	ldr	r3, [pc, #40]	@ (8007638 <HAL_I2C_Mem_Write+0x224>)
 800760e:	400b      	ands	r3, r1
 8007610:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2220      	movs	r2, #32
 8007616:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2200      	movs	r2, #0
 800761e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2200      	movs	r2, #0
 8007626:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800762a:	2300      	movs	r3, #0
 800762c:	e000      	b.n	8007630 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800762e:	2302      	movs	r3, #2
  }
}
 8007630:	4618      	mov	r0, r3
 8007632:	3718      	adds	r7, #24
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}
 8007638:	fe00e800 	.word	0xfe00e800

0800763c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b088      	sub	sp, #32
 8007640:	af02      	add	r7, sp, #8
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	4608      	mov	r0, r1
 8007646:	4611      	mov	r1, r2
 8007648:	461a      	mov	r2, r3
 800764a:	4603      	mov	r3, r0
 800764c:	817b      	strh	r3, [r7, #10]
 800764e:	460b      	mov	r3, r1
 8007650:	813b      	strh	r3, [r7, #8]
 8007652:	4613      	mov	r3, r2
 8007654:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800765c:	b2db      	uxtb	r3, r3
 800765e:	2b20      	cmp	r3, #32
 8007660:	f040 80fd 	bne.w	800785e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007664:	6a3b      	ldr	r3, [r7, #32]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d002      	beq.n	8007670 <HAL_I2C_Mem_Read+0x34>
 800766a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800766c:	2b00      	cmp	r3, #0
 800766e:	d105      	bne.n	800767c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007676:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	e0f1      	b.n	8007860 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007682:	2b01      	cmp	r3, #1
 8007684:	d101      	bne.n	800768a <HAL_I2C_Mem_Read+0x4e>
 8007686:	2302      	movs	r3, #2
 8007688:	e0ea      	b.n	8007860 <HAL_I2C_Mem_Read+0x224>
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	2201      	movs	r2, #1
 800768e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007692:	f7fd ffb1 	bl	80055f8 <HAL_GetTick>
 8007696:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	9300      	str	r3, [sp, #0]
 800769c:	2319      	movs	r3, #25
 800769e:	2201      	movs	r2, #1
 80076a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80076a4:	68f8      	ldr	r0, [r7, #12]
 80076a6:	f000 f9af 	bl	8007a08 <I2C_WaitOnFlagUntilTimeout>
 80076aa:	4603      	mov	r3, r0
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d001      	beq.n	80076b4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e0d5      	b.n	8007860 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2222      	movs	r2, #34	@ 0x22
 80076b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2240      	movs	r2, #64	@ 0x40
 80076c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2200      	movs	r2, #0
 80076c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	6a3a      	ldr	r2, [r7, #32]
 80076ce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80076d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2200      	movs	r2, #0
 80076da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80076dc:	88f8      	ldrh	r0, [r7, #6]
 80076de:	893a      	ldrh	r2, [r7, #8]
 80076e0:	8979      	ldrh	r1, [r7, #10]
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	9301      	str	r3, [sp, #4]
 80076e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e8:	9300      	str	r3, [sp, #0]
 80076ea:	4603      	mov	r3, r0
 80076ec:	68f8      	ldr	r0, [r7, #12]
 80076ee:	f000 f913 	bl	8007918 <I2C_RequestMemoryRead>
 80076f2:	4603      	mov	r3, r0
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d005      	beq.n	8007704 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2200      	movs	r2, #0
 80076fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	e0ad      	b.n	8007860 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007708:	b29b      	uxth	r3, r3
 800770a:	2bff      	cmp	r3, #255	@ 0xff
 800770c:	d90e      	bls.n	800772c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	22ff      	movs	r2, #255	@ 0xff
 8007712:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007718:	b2da      	uxtb	r2, r3
 800771a:	8979      	ldrh	r1, [r7, #10]
 800771c:	4b52      	ldr	r3, [pc, #328]	@ (8007868 <HAL_I2C_Mem_Read+0x22c>)
 800771e:	9300      	str	r3, [sp, #0]
 8007720:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007724:	68f8      	ldr	r0, [r7, #12]
 8007726:	f000 fb33 	bl	8007d90 <I2C_TransferConfig>
 800772a:	e00f      	b.n	800774c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007730:	b29a      	uxth	r2, r3
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800773a:	b2da      	uxtb	r2, r3
 800773c:	8979      	ldrh	r1, [r7, #10]
 800773e:	4b4a      	ldr	r3, [pc, #296]	@ (8007868 <HAL_I2C_Mem_Read+0x22c>)
 8007740:	9300      	str	r3, [sp, #0]
 8007742:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007746:	68f8      	ldr	r0, [r7, #12]
 8007748:	f000 fb22 	bl	8007d90 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	9300      	str	r3, [sp, #0]
 8007750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007752:	2200      	movs	r2, #0
 8007754:	2104      	movs	r1, #4
 8007756:	68f8      	ldr	r0, [r7, #12]
 8007758:	f000 f956 	bl	8007a08 <I2C_WaitOnFlagUntilTimeout>
 800775c:	4603      	mov	r3, r0
 800775e:	2b00      	cmp	r3, #0
 8007760:	d001      	beq.n	8007766 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	e07c      	b.n	8007860 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007770:	b2d2      	uxtb	r2, r2
 8007772:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007778:	1c5a      	adds	r2, r3, #1
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007782:	3b01      	subs	r3, #1
 8007784:	b29a      	uxth	r2, r3
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800778e:	b29b      	uxth	r3, r3
 8007790:	3b01      	subs	r3, #1
 8007792:	b29a      	uxth	r2, r3
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800779c:	b29b      	uxth	r3, r3
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d034      	beq.n	800780c <HAL_I2C_Mem_Read+0x1d0>
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d130      	bne.n	800780c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	9300      	str	r3, [sp, #0]
 80077ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b0:	2200      	movs	r2, #0
 80077b2:	2180      	movs	r1, #128	@ 0x80
 80077b4:	68f8      	ldr	r0, [r7, #12]
 80077b6:	f000 f927 	bl	8007a08 <I2C_WaitOnFlagUntilTimeout>
 80077ba:	4603      	mov	r3, r0
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d001      	beq.n	80077c4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	e04d      	b.n	8007860 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	2bff      	cmp	r3, #255	@ 0xff
 80077cc:	d90e      	bls.n	80077ec <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	22ff      	movs	r2, #255	@ 0xff
 80077d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077d8:	b2da      	uxtb	r2, r3
 80077da:	8979      	ldrh	r1, [r7, #10]
 80077dc:	2300      	movs	r3, #0
 80077de:	9300      	str	r3, [sp, #0]
 80077e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80077e4:	68f8      	ldr	r0, [r7, #12]
 80077e6:	f000 fad3 	bl	8007d90 <I2C_TransferConfig>
 80077ea:	e00f      	b.n	800780c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077f0:	b29a      	uxth	r2, r3
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077fa:	b2da      	uxtb	r2, r3
 80077fc:	8979      	ldrh	r1, [r7, #10]
 80077fe:	2300      	movs	r3, #0
 8007800:	9300      	str	r3, [sp, #0]
 8007802:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007806:	68f8      	ldr	r0, [r7, #12]
 8007808:	f000 fac2 	bl	8007d90 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007810:	b29b      	uxth	r3, r3
 8007812:	2b00      	cmp	r3, #0
 8007814:	d19a      	bne.n	800774c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007816:	697a      	ldr	r2, [r7, #20]
 8007818:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800781a:	68f8      	ldr	r0, [r7, #12]
 800781c:	f000 f994 	bl	8007b48 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007820:	4603      	mov	r3, r0
 8007822:	2b00      	cmp	r3, #0
 8007824:	d001      	beq.n	800782a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007826:	2301      	movs	r3, #1
 8007828:	e01a      	b.n	8007860 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	2220      	movs	r2, #32
 8007830:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	6859      	ldr	r1, [r3, #4]
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681a      	ldr	r2, [r3, #0]
 800783c:	4b0b      	ldr	r3, [pc, #44]	@ (800786c <HAL_I2C_Mem_Read+0x230>)
 800783e:	400b      	ands	r3, r1
 8007840:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2220      	movs	r2, #32
 8007846:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2200      	movs	r2, #0
 800784e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2200      	movs	r2, #0
 8007856:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800785a:	2300      	movs	r3, #0
 800785c:	e000      	b.n	8007860 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800785e:	2302      	movs	r3, #2
  }
}
 8007860:	4618      	mov	r0, r3
 8007862:	3718      	adds	r7, #24
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}
 8007868:	80002400 	.word	0x80002400
 800786c:	fe00e800 	.word	0xfe00e800

08007870 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b086      	sub	sp, #24
 8007874:	af02      	add	r7, sp, #8
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	4608      	mov	r0, r1
 800787a:	4611      	mov	r1, r2
 800787c:	461a      	mov	r2, r3
 800787e:	4603      	mov	r3, r0
 8007880:	817b      	strh	r3, [r7, #10]
 8007882:	460b      	mov	r3, r1
 8007884:	813b      	strh	r3, [r7, #8]
 8007886:	4613      	mov	r3, r2
 8007888:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800788a:	88fb      	ldrh	r3, [r7, #6]
 800788c:	b2da      	uxtb	r2, r3
 800788e:	8979      	ldrh	r1, [r7, #10]
 8007890:	4b20      	ldr	r3, [pc, #128]	@ (8007914 <I2C_RequestMemoryWrite+0xa4>)
 8007892:	9300      	str	r3, [sp, #0]
 8007894:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007898:	68f8      	ldr	r0, [r7, #12]
 800789a:	f000 fa79 	bl	8007d90 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800789e:	69fa      	ldr	r2, [r7, #28]
 80078a0:	69b9      	ldr	r1, [r7, #24]
 80078a2:	68f8      	ldr	r0, [r7, #12]
 80078a4:	f000 f909 	bl	8007aba <I2C_WaitOnTXISFlagUntilTimeout>
 80078a8:	4603      	mov	r3, r0
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d001      	beq.n	80078b2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80078ae:	2301      	movs	r3, #1
 80078b0:	e02c      	b.n	800790c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80078b2:	88fb      	ldrh	r3, [r7, #6]
 80078b4:	2b01      	cmp	r3, #1
 80078b6:	d105      	bne.n	80078c4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80078b8:	893b      	ldrh	r3, [r7, #8]
 80078ba:	b2da      	uxtb	r2, r3
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	629a      	str	r2, [r3, #40]	@ 0x28
 80078c2:	e015      	b.n	80078f0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80078c4:	893b      	ldrh	r3, [r7, #8]
 80078c6:	0a1b      	lsrs	r3, r3, #8
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	b2da      	uxtb	r2, r3
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078d2:	69fa      	ldr	r2, [r7, #28]
 80078d4:	69b9      	ldr	r1, [r7, #24]
 80078d6:	68f8      	ldr	r0, [r7, #12]
 80078d8:	f000 f8ef 	bl	8007aba <I2C_WaitOnTXISFlagUntilTimeout>
 80078dc:	4603      	mov	r3, r0
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d001      	beq.n	80078e6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	e012      	b.n	800790c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80078e6:	893b      	ldrh	r3, [r7, #8]
 80078e8:	b2da      	uxtb	r2, r3
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80078f0:	69fb      	ldr	r3, [r7, #28]
 80078f2:	9300      	str	r3, [sp, #0]
 80078f4:	69bb      	ldr	r3, [r7, #24]
 80078f6:	2200      	movs	r2, #0
 80078f8:	2180      	movs	r1, #128	@ 0x80
 80078fa:	68f8      	ldr	r0, [r7, #12]
 80078fc:	f000 f884 	bl	8007a08 <I2C_WaitOnFlagUntilTimeout>
 8007900:	4603      	mov	r3, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	d001      	beq.n	800790a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007906:	2301      	movs	r3, #1
 8007908:	e000      	b.n	800790c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800790a:	2300      	movs	r3, #0
}
 800790c:	4618      	mov	r0, r3
 800790e:	3710      	adds	r7, #16
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}
 8007914:	80002000 	.word	0x80002000

08007918 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b086      	sub	sp, #24
 800791c:	af02      	add	r7, sp, #8
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	4608      	mov	r0, r1
 8007922:	4611      	mov	r1, r2
 8007924:	461a      	mov	r2, r3
 8007926:	4603      	mov	r3, r0
 8007928:	817b      	strh	r3, [r7, #10]
 800792a:	460b      	mov	r3, r1
 800792c:	813b      	strh	r3, [r7, #8]
 800792e:	4613      	mov	r3, r2
 8007930:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007932:	88fb      	ldrh	r3, [r7, #6]
 8007934:	b2da      	uxtb	r2, r3
 8007936:	8979      	ldrh	r1, [r7, #10]
 8007938:	4b20      	ldr	r3, [pc, #128]	@ (80079bc <I2C_RequestMemoryRead+0xa4>)
 800793a:	9300      	str	r3, [sp, #0]
 800793c:	2300      	movs	r3, #0
 800793e:	68f8      	ldr	r0, [r7, #12]
 8007940:	f000 fa26 	bl	8007d90 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007944:	69fa      	ldr	r2, [r7, #28]
 8007946:	69b9      	ldr	r1, [r7, #24]
 8007948:	68f8      	ldr	r0, [r7, #12]
 800794a:	f000 f8b6 	bl	8007aba <I2C_WaitOnTXISFlagUntilTimeout>
 800794e:	4603      	mov	r3, r0
 8007950:	2b00      	cmp	r3, #0
 8007952:	d001      	beq.n	8007958 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007954:	2301      	movs	r3, #1
 8007956:	e02c      	b.n	80079b2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007958:	88fb      	ldrh	r3, [r7, #6]
 800795a:	2b01      	cmp	r3, #1
 800795c:	d105      	bne.n	800796a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800795e:	893b      	ldrh	r3, [r7, #8]
 8007960:	b2da      	uxtb	r2, r3
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	629a      	str	r2, [r3, #40]	@ 0x28
 8007968:	e015      	b.n	8007996 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800796a:	893b      	ldrh	r3, [r7, #8]
 800796c:	0a1b      	lsrs	r3, r3, #8
 800796e:	b29b      	uxth	r3, r3
 8007970:	b2da      	uxtb	r2, r3
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007978:	69fa      	ldr	r2, [r7, #28]
 800797a:	69b9      	ldr	r1, [r7, #24]
 800797c:	68f8      	ldr	r0, [r7, #12]
 800797e:	f000 f89c 	bl	8007aba <I2C_WaitOnTXISFlagUntilTimeout>
 8007982:	4603      	mov	r3, r0
 8007984:	2b00      	cmp	r3, #0
 8007986:	d001      	beq.n	800798c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007988:	2301      	movs	r3, #1
 800798a:	e012      	b.n	80079b2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800798c:	893b      	ldrh	r3, [r7, #8]
 800798e:	b2da      	uxtb	r2, r3
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007996:	69fb      	ldr	r3, [r7, #28]
 8007998:	9300      	str	r3, [sp, #0]
 800799a:	69bb      	ldr	r3, [r7, #24]
 800799c:	2200      	movs	r2, #0
 800799e:	2140      	movs	r1, #64	@ 0x40
 80079a0:	68f8      	ldr	r0, [r7, #12]
 80079a2:	f000 f831 	bl	8007a08 <I2C_WaitOnFlagUntilTimeout>
 80079a6:	4603      	mov	r3, r0
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d001      	beq.n	80079b0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	e000      	b.n	80079b2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80079b0:	2300      	movs	r3, #0
}
 80079b2:	4618      	mov	r0, r3
 80079b4:	3710      	adds	r7, #16
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
 80079ba:	bf00      	nop
 80079bc:	80002000 	.word	0x80002000

080079c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b083      	sub	sp, #12
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	699b      	ldr	r3, [r3, #24]
 80079ce:	f003 0302 	and.w	r3, r3, #2
 80079d2:	2b02      	cmp	r3, #2
 80079d4:	d103      	bne.n	80079de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2200      	movs	r2, #0
 80079dc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	699b      	ldr	r3, [r3, #24]
 80079e4:	f003 0301 	and.w	r3, r3, #1
 80079e8:	2b01      	cmp	r3, #1
 80079ea:	d007      	beq.n	80079fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	699a      	ldr	r2, [r3, #24]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f042 0201 	orr.w	r2, r2, #1
 80079fa:	619a      	str	r2, [r3, #24]
  }
}
 80079fc:	bf00      	nop
 80079fe:	370c      	adds	r7, #12
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr

08007a08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b084      	sub	sp, #16
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	60f8      	str	r0, [r7, #12]
 8007a10:	60b9      	str	r1, [r7, #8]
 8007a12:	603b      	str	r3, [r7, #0]
 8007a14:	4613      	mov	r3, r2
 8007a16:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007a18:	e03b      	b.n	8007a92 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a1a:	69ba      	ldr	r2, [r7, #24]
 8007a1c:	6839      	ldr	r1, [r7, #0]
 8007a1e:	68f8      	ldr	r0, [r7, #12]
 8007a20:	f000 f8d6 	bl	8007bd0 <I2C_IsErrorOccurred>
 8007a24:	4603      	mov	r3, r0
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d001      	beq.n	8007a2e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	e041      	b.n	8007ab2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a34:	d02d      	beq.n	8007a92 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a36:	f7fd fddf 	bl	80055f8 <HAL_GetTick>
 8007a3a:	4602      	mov	r2, r0
 8007a3c:	69bb      	ldr	r3, [r7, #24]
 8007a3e:	1ad3      	subs	r3, r2, r3
 8007a40:	683a      	ldr	r2, [r7, #0]
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d302      	bcc.n	8007a4c <I2C_WaitOnFlagUntilTimeout+0x44>
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d122      	bne.n	8007a92 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	699a      	ldr	r2, [r3, #24]
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	4013      	ands	r3, r2
 8007a56:	68ba      	ldr	r2, [r7, #8]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	bf0c      	ite	eq
 8007a5c:	2301      	moveq	r3, #1
 8007a5e:	2300      	movne	r3, #0
 8007a60:	b2db      	uxtb	r3, r3
 8007a62:	461a      	mov	r2, r3
 8007a64:	79fb      	ldrb	r3, [r7, #7]
 8007a66:	429a      	cmp	r2, r3
 8007a68:	d113      	bne.n	8007a92 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a6e:	f043 0220 	orr.w	r2, r3, #32
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2220      	movs	r2, #32
 8007a7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e00f      	b.n	8007ab2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	699a      	ldr	r2, [r3, #24]
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	4013      	ands	r3, r2
 8007a9c:	68ba      	ldr	r2, [r7, #8]
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	bf0c      	ite	eq
 8007aa2:	2301      	moveq	r3, #1
 8007aa4:	2300      	movne	r3, #0
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	461a      	mov	r2, r3
 8007aaa:	79fb      	ldrb	r3, [r7, #7]
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d0b4      	beq.n	8007a1a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ab0:	2300      	movs	r3, #0
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3710      	adds	r7, #16
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}

08007aba <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007aba:	b580      	push	{r7, lr}
 8007abc:	b084      	sub	sp, #16
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	60f8      	str	r0, [r7, #12]
 8007ac2:	60b9      	str	r1, [r7, #8]
 8007ac4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007ac6:	e033      	b.n	8007b30 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	68b9      	ldr	r1, [r7, #8]
 8007acc:	68f8      	ldr	r0, [r7, #12]
 8007ace:	f000 f87f 	bl	8007bd0 <I2C_IsErrorOccurred>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d001      	beq.n	8007adc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007ad8:	2301      	movs	r3, #1
 8007ada:	e031      	b.n	8007b40 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ae2:	d025      	beq.n	8007b30 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ae4:	f7fd fd88 	bl	80055f8 <HAL_GetTick>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	1ad3      	subs	r3, r2, r3
 8007aee:	68ba      	ldr	r2, [r7, #8]
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d302      	bcc.n	8007afa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d11a      	bne.n	8007b30 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	699b      	ldr	r3, [r3, #24]
 8007b00:	f003 0302 	and.w	r3, r3, #2
 8007b04:	2b02      	cmp	r3, #2
 8007b06:	d013      	beq.n	8007b30 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b0c:	f043 0220 	orr.w	r2, r3, #32
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2220      	movs	r2, #32
 8007b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	e007      	b.n	8007b40 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	699b      	ldr	r3, [r3, #24]
 8007b36:	f003 0302 	and.w	r3, r3, #2
 8007b3a:	2b02      	cmp	r3, #2
 8007b3c:	d1c4      	bne.n	8007ac8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3710      	adds	r7, #16
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}

08007b48 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	60f8      	str	r0, [r7, #12]
 8007b50:	60b9      	str	r1, [r7, #8]
 8007b52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007b54:	e02f      	b.n	8007bb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	68b9      	ldr	r1, [r7, #8]
 8007b5a:	68f8      	ldr	r0, [r7, #12]
 8007b5c:	f000 f838 	bl	8007bd0 <I2C_IsErrorOccurred>
 8007b60:	4603      	mov	r3, r0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d001      	beq.n	8007b6a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007b66:	2301      	movs	r3, #1
 8007b68:	e02d      	b.n	8007bc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b6a:	f7fd fd45 	bl	80055f8 <HAL_GetTick>
 8007b6e:	4602      	mov	r2, r0
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	1ad3      	subs	r3, r2, r3
 8007b74:	68ba      	ldr	r2, [r7, #8]
 8007b76:	429a      	cmp	r2, r3
 8007b78:	d302      	bcc.n	8007b80 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d11a      	bne.n	8007bb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	699b      	ldr	r3, [r3, #24]
 8007b86:	f003 0320 	and.w	r3, r3, #32
 8007b8a:	2b20      	cmp	r3, #32
 8007b8c:	d013      	beq.n	8007bb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b92:	f043 0220 	orr.w	r2, r3, #32
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2220      	movs	r2, #32
 8007b9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2200      	movs	r2, #0
 8007bae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e007      	b.n	8007bc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	699b      	ldr	r3, [r3, #24]
 8007bbc:	f003 0320 	and.w	r3, r3, #32
 8007bc0:	2b20      	cmp	r3, #32
 8007bc2:	d1c8      	bne.n	8007b56 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007bc4:	2300      	movs	r3, #0
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3710      	adds	r7, #16
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}
	...

08007bd0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b08a      	sub	sp, #40	@ 0x28
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	60b9      	str	r1, [r7, #8]
 8007bda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	699b      	ldr	r3, [r3, #24]
 8007be8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007bea:	2300      	movs	r3, #0
 8007bec:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007bf2:	69bb      	ldr	r3, [r7, #24]
 8007bf4:	f003 0310 	and.w	r3, r3, #16
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d068      	beq.n	8007cce <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2210      	movs	r2, #16
 8007c02:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007c04:	e049      	b.n	8007c9a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c0c:	d045      	beq.n	8007c9a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007c0e:	f7fd fcf3 	bl	80055f8 <HAL_GetTick>
 8007c12:	4602      	mov	r2, r0
 8007c14:	69fb      	ldr	r3, [r7, #28]
 8007c16:	1ad3      	subs	r3, r2, r3
 8007c18:	68ba      	ldr	r2, [r7, #8]
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d302      	bcc.n	8007c24 <I2C_IsErrorOccurred+0x54>
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d13a      	bne.n	8007c9a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	685b      	ldr	r3, [r3, #4]
 8007c2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c2e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c36:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	699b      	ldr	r3, [r3, #24]
 8007c3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c46:	d121      	bne.n	8007c8c <I2C_IsErrorOccurred+0xbc>
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007c4e:	d01d      	beq.n	8007c8c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007c50:	7cfb      	ldrb	r3, [r7, #19]
 8007c52:	2b20      	cmp	r3, #32
 8007c54:	d01a      	beq.n	8007c8c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	685a      	ldr	r2, [r3, #4]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007c64:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007c66:	f7fd fcc7 	bl	80055f8 <HAL_GetTick>
 8007c6a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007c6c:	e00e      	b.n	8007c8c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007c6e:	f7fd fcc3 	bl	80055f8 <HAL_GetTick>
 8007c72:	4602      	mov	r2, r0
 8007c74:	69fb      	ldr	r3, [r7, #28]
 8007c76:	1ad3      	subs	r3, r2, r3
 8007c78:	2b19      	cmp	r3, #25
 8007c7a:	d907      	bls.n	8007c8c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007c7c:	6a3b      	ldr	r3, [r7, #32]
 8007c7e:	f043 0320 	orr.w	r3, r3, #32
 8007c82:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
 8007c86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007c8a:	e006      	b.n	8007c9a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	699b      	ldr	r3, [r3, #24]
 8007c92:	f003 0320 	and.w	r3, r3, #32
 8007c96:	2b20      	cmp	r3, #32
 8007c98:	d1e9      	bne.n	8007c6e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	699b      	ldr	r3, [r3, #24]
 8007ca0:	f003 0320 	and.w	r3, r3, #32
 8007ca4:	2b20      	cmp	r3, #32
 8007ca6:	d003      	beq.n	8007cb0 <I2C_IsErrorOccurred+0xe0>
 8007ca8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d0aa      	beq.n	8007c06 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007cb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d103      	bne.n	8007cc0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	2220      	movs	r2, #32
 8007cbe:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007cc0:	6a3b      	ldr	r3, [r7, #32]
 8007cc2:	f043 0304 	orr.w	r3, r3, #4
 8007cc6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007cc8:	2301      	movs	r3, #1
 8007cca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	699b      	ldr	r3, [r3, #24]
 8007cd4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007cd6:	69bb      	ldr	r3, [r7, #24]
 8007cd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d00b      	beq.n	8007cf8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007ce0:	6a3b      	ldr	r3, [r7, #32]
 8007ce2:	f043 0301 	orr.w	r3, r3, #1
 8007ce6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007cf0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007cf8:	69bb      	ldr	r3, [r7, #24]
 8007cfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d00b      	beq.n	8007d1a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007d02:	6a3b      	ldr	r3, [r7, #32]
 8007d04:	f043 0308 	orr.w	r3, r3, #8
 8007d08:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007d12:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007d14:	2301      	movs	r3, #1
 8007d16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d00b      	beq.n	8007d3c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007d24:	6a3b      	ldr	r3, [r7, #32]
 8007d26:	f043 0302 	orr.w	r3, r3, #2
 8007d2a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d34:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007d3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d01c      	beq.n	8007d7e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007d44:	68f8      	ldr	r0, [r7, #12]
 8007d46:	f7ff fe3b 	bl	80079c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	6859      	ldr	r1, [r3, #4]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681a      	ldr	r2, [r3, #0]
 8007d54:	4b0d      	ldr	r3, [pc, #52]	@ (8007d8c <I2C_IsErrorOccurred+0x1bc>)
 8007d56:	400b      	ands	r3, r1
 8007d58:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d5e:	6a3b      	ldr	r3, [r7, #32]
 8007d60:	431a      	orrs	r2, r3
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2220      	movs	r2, #32
 8007d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2200      	movs	r2, #0
 8007d72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007d7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3728      	adds	r7, #40	@ 0x28
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}
 8007d8a:	bf00      	nop
 8007d8c:	fe00e800 	.word	0xfe00e800

08007d90 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b087      	sub	sp, #28
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	60f8      	str	r0, [r7, #12]
 8007d98:	607b      	str	r3, [r7, #4]
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	817b      	strh	r3, [r7, #10]
 8007d9e:	4613      	mov	r3, r2
 8007da0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007da2:	897b      	ldrh	r3, [r7, #10]
 8007da4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007da8:	7a7b      	ldrb	r3, [r7, #9]
 8007daa:	041b      	lsls	r3, r3, #16
 8007dac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007db0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007db6:	6a3b      	ldr	r3, [r7, #32]
 8007db8:	4313      	orrs	r3, r2
 8007dba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007dbe:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	685a      	ldr	r2, [r3, #4]
 8007dc6:	6a3b      	ldr	r3, [r7, #32]
 8007dc8:	0d5b      	lsrs	r3, r3, #21
 8007dca:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007dce:	4b08      	ldr	r3, [pc, #32]	@ (8007df0 <I2C_TransferConfig+0x60>)
 8007dd0:	430b      	orrs	r3, r1
 8007dd2:	43db      	mvns	r3, r3
 8007dd4:	ea02 0103 	and.w	r1, r2, r3
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	697a      	ldr	r2, [r7, #20]
 8007dde:	430a      	orrs	r2, r1
 8007de0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007de2:	bf00      	nop
 8007de4:	371c      	adds	r7, #28
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr
 8007dee:	bf00      	nop
 8007df0:	03ff63ff 	.word	0x03ff63ff

08007df4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007df4:	b480      	push	{r7}
 8007df6:	b083      	sub	sp, #12
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
 8007dfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e04:	b2db      	uxtb	r3, r3
 8007e06:	2b20      	cmp	r3, #32
 8007e08:	d138      	bne.n	8007e7c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d101      	bne.n	8007e18 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007e14:	2302      	movs	r3, #2
 8007e16:	e032      	b.n	8007e7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2224      	movs	r2, #36	@ 0x24
 8007e24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f022 0201 	bic.w	r2, r2, #1
 8007e36:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007e46:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	6819      	ldr	r1, [r3, #0]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	683a      	ldr	r2, [r7, #0]
 8007e54:	430a      	orrs	r2, r1
 8007e56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f042 0201 	orr.w	r2, r2, #1
 8007e66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2220      	movs	r2, #32
 8007e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2200      	movs	r2, #0
 8007e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	e000      	b.n	8007e7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007e7c:	2302      	movs	r3, #2
  }
}
 8007e7e:	4618      	mov	r0, r3
 8007e80:	370c      	adds	r7, #12
 8007e82:	46bd      	mov	sp, r7
 8007e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e88:	4770      	bx	lr

08007e8a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007e8a:	b480      	push	{r7}
 8007e8c:	b085      	sub	sp, #20
 8007e8e:	af00      	add	r7, sp, #0
 8007e90:	6078      	str	r0, [r7, #4]
 8007e92:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e9a:	b2db      	uxtb	r3, r3
 8007e9c:	2b20      	cmp	r3, #32
 8007e9e:	d139      	bne.n	8007f14 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d101      	bne.n	8007eae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007eaa:	2302      	movs	r3, #2
 8007eac:	e033      	b.n	8007f16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2224      	movs	r2, #36	@ 0x24
 8007eba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f022 0201 	bic.w	r2, r2, #1
 8007ecc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007edc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	021b      	lsls	r3, r3, #8
 8007ee2:	68fa      	ldr	r2, [r7, #12]
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	68fa      	ldr	r2, [r7, #12]
 8007eee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f042 0201 	orr.w	r2, r2, #1
 8007efe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2220      	movs	r2, #32
 8007f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007f10:	2300      	movs	r3, #0
 8007f12:	e000      	b.n	8007f16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007f14:	2302      	movs	r3, #2
  }
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3714      	adds	r7, #20
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f20:	4770      	bx	lr
	...

08007f24 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b083      	sub	sp, #12
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8007f2c:	4b05      	ldr	r3, [pc, #20]	@ (8007f44 <HAL_I2CEx_EnableFastModePlus+0x20>)
 8007f2e:	685a      	ldr	r2, [r3, #4]
 8007f30:	4904      	ldr	r1, [pc, #16]	@ (8007f44 <HAL_I2CEx_EnableFastModePlus+0x20>)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	4313      	orrs	r3, r2
 8007f36:	604b      	str	r3, [r1, #4]
}
 8007f38:	bf00      	nop
 8007f3a:	370c      	adds	r7, #12
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f42:	4770      	bx	lr
 8007f44:	40010000 	.word	0x40010000

08007f48 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b084      	sub	sp, #16
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8007f50:	2300      	movs	r3, #0
 8007f52:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d01e      	beq.n	8007f98 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8007f5a:	4b13      	ldr	r3, [pc, #76]	@ (8007fa8 <HAL_IPCC_Init+0x60>)
 8007f5c:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d102      	bne.n	8007f70 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f7fa f89a 	bl	80020a4 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8007f70:	68b8      	ldr	r0, [r7, #8]
 8007f72:	f000 f8f5 	bl	8008160 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 f8c6 	bl	8008114 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2201      	movs	r2, #1
 8007f92:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8007f96:	e001      	b.n	8007f9c <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8007f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3710      	adds	r7, #16
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
 8007fa6:	bf00      	nop
 8007fa8:	58000c00 	.word	0x58000c00

08007fac <HAL_IPCC_TX_IRQHandler>:
  * @brief  This function handles IPCC Tx Free interrupt request.
  * @param  hipcc IPCC handle
  * @retval None
  */
void HAL_IPCC_TX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b086      	sub	sp, #24
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	613b      	str	r3, [r7, #16]
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8007fb8:	4b22      	ldr	r3, [pc, #136]	@ (8008044 <HAL_IPCC_TX_IRQHandler+0x98>)
 8007fba:	60fb      	str	r3, [r7, #12]

  /* check the Tx free channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_TX_BUF;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	43db      	mvns	r3, r3
 8007fc2:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8007fc6:	617b      	str	r3, [r7, #20]
  irqmask = irqmask & ~(currentInstance->SR << IPCC_MR_CH1FM_Pos);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	68db      	ldr	r3, [r3, #12]
 8007fcc:	041b      	lsls	r3, r3, #16
 8007fce:	43db      	mvns	r3, r3
 8007fd0:	697a      	ldr	r2, [r7, #20]
 8007fd2:	4013      	ands	r3, r2
 8007fd4:	617b      	str	r3, [r7, #20]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 8007fd6:	e02c      	b.n	8008032 <HAL_IPCC_TX_IRQHandler+0x86>
  {
    bit_pos = 1UL << (IPCC_MR_CH1FM_Pos + (ch_count & CHANNEL_INDEX_MASK));
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	f003 030f 	and.w	r3, r3, #15
 8007fde:	3310      	adds	r3, #16
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8007fe6:	60bb      	str	r3, [r7, #8]

    if ((irqmask & bit_pos) != 0U)
 8007fe8:	697a      	ldr	r2, [r7, #20]
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	4013      	ands	r3, r2
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d01c      	beq.n	800802c <HAL_IPCC_TX_IRQHandler+0x80>
    {
      /* mask the channel Free interrupt  */
      currentInstance->MR |= bit_pos;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	685a      	ldr	r2, [r3, #4]
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	431a      	orrs	r2, r3
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackTx[ch_count] != NULL)
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	693b      	ldr	r3, [r7, #16]
 8008002:	3306      	adds	r3, #6
 8008004:	009b      	lsls	r3, r3, #2
 8008006:	4413      	add	r3, r2
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d009      	beq.n	8008022 <HAL_IPCC_TX_IRQHandler+0x76>
      {
        hipcc->ChannelCallbackTx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_TX);
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	3306      	adds	r3, #6
 8008014:	009b      	lsls	r3, r3, #2
 8008016:	4413      	add	r3, r2
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	6939      	ldr	r1, [r7, #16]
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	4798      	blx	r3
      }
      irqmask =  irqmask & ~(bit_pos);
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	43db      	mvns	r3, r3
 8008026:	697a      	ldr	r2, [r7, #20]
 8008028:	4013      	ands	r3, r2
 800802a:	617b      	str	r3, [r7, #20]
    }
    ch_count++;
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	3301      	adds	r3, #1
 8008030:	613b      	str	r3, [r7, #16]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d1cf      	bne.n	8007fd8 <HAL_IPCC_TX_IRQHandler+0x2c>
  }
}
 8008038:	bf00      	nop
 800803a:	bf00      	nop
 800803c:	3718      	adds	r7, #24
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}
 8008042:	bf00      	nop
 8008044:	58000c00 	.word	0x58000c00

08008048 <HAL_IPCC_RX_IRQHandler>:
  * @brief  This function handles IPCC Rx Occupied interrupt request.
  * @param  hipcc : IPCC handle
  * @retval None
  */
void HAL_IPCC_RX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b088      	sub	sp, #32
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
 8008050:	2300      	movs	r3, #0
 8008052:	61bb      	str	r3, [r7, #24]
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8008054:	4b20      	ldr	r3, [pc, #128]	@ (80080d8 <HAL_IPCC_RX_IRQHandler+0x90>)
 8008056:	617b      	str	r3, [r7, #20]
  IPCC_CommonTypeDef *otherInstance = IPCC_C2;
 8008058:	4b20      	ldr	r3, [pc, #128]	@ (80080dc <HAL_IPCC_RX_IRQHandler+0x94>)
 800805a:	613b      	str	r3, [r7, #16]

  /* check the Rx occupied channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_RX_BUF;
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	43db      	mvns	r3, r3
 8008062:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008066:	61fb      	str	r3, [r7, #28]
  irqmask = irqmask & otherInstance->SR;
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	69fa      	ldr	r2, [r7, #28]
 800806e:	4013      	ands	r3, r2
 8008070:	61fb      	str	r3, [r7, #28]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 8008072:	e029      	b.n	80080c8 <HAL_IPCC_RX_IRQHandler+0x80>
  {
    bit_pos = 1UL << (ch_count & CHANNEL_INDEX_MASK);
 8008074:	69bb      	ldr	r3, [r7, #24]
 8008076:	f003 030f 	and.w	r3, r3, #15
 800807a:	2201      	movs	r2, #1
 800807c:	fa02 f303 	lsl.w	r3, r2, r3
 8008080:	60fb      	str	r3, [r7, #12]

    if ((irqmask & bit_pos) != 0U)
 8008082:	69fa      	ldr	r2, [r7, #28]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	4013      	ands	r3, r2
 8008088:	2b00      	cmp	r3, #0
 800808a:	d01a      	beq.n	80080c2 <HAL_IPCC_RX_IRQHandler+0x7a>
    {
      /* mask the channel occupied interrupt */
      currentInstance->MR |= bit_pos;
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	685a      	ldr	r2, [r3, #4]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	431a      	orrs	r2, r3
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackRx[ch_count] != NULL)
 8008098:	687a      	ldr	r2, [r7, #4]
 800809a:	69bb      	ldr	r3, [r7, #24]
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	4413      	add	r3, r2
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d008      	beq.n	80080b8 <HAL_IPCC_RX_IRQHandler+0x70>
      {
        hipcc->ChannelCallbackRx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_RX);
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	4413      	add	r3, r2
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	2201      	movs	r2, #1
 80080b2:	69b9      	ldr	r1, [r7, #24]
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	4798      	blx	r3
      }
      irqmask = irqmask & ~(bit_pos);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	43db      	mvns	r3, r3
 80080bc:	69fa      	ldr	r2, [r7, #28]
 80080be:	4013      	ands	r3, r2
 80080c0:	61fb      	str	r3, [r7, #28]
    }
    ch_count++;
 80080c2:	69bb      	ldr	r3, [r7, #24]
 80080c4:	3301      	adds	r3, #1
 80080c6:	61bb      	str	r3, [r7, #24]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 80080c8:	69fb      	ldr	r3, [r7, #28]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d1d2      	bne.n	8008074 <HAL_IPCC_RX_IRQHandler+0x2c>
  }
}
 80080ce:	bf00      	nop
 80080d0:	bf00      	nop
 80080d2:	3720      	adds	r7, #32
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}
 80080d8:	58000c00 	.word	0x58000c00
 80080dc:	58000c10 	.word	0x58000c10

080080e0 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80080e0:	b480      	push	{r7}
 80080e2:	b085      	sub	sp, #20
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	60b9      	str	r1, [r7, #8]
 80080ea:	4613      	mov	r3, r2
 80080ec:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 80080ee:	bf00      	nop
 80080f0:	3714      	adds	r7, #20
 80080f2:	46bd      	mov	sp, r7
 80080f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f8:	4770      	bx	lr

080080fa <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80080fa:	b480      	push	{r7}
 80080fc:	b085      	sub	sp, #20
 80080fe:	af00      	add	r7, sp, #0
 8008100:	60f8      	str	r0, [r7, #12]
 8008102:	60b9      	str	r1, [r7, #8]
 8008104:	4613      	mov	r3, r2
 8008106:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8008108:	bf00      	nop
 800810a:	3714      	adds	r7, #20
 800810c:	46bd      	mov	sp, r7
 800810e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008112:	4770      	bx	lr

08008114 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8008114:	b480      	push	{r7}
 8008116:	b085      	sub	sp, #20
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800811c:	2300      	movs	r3, #0
 800811e:	60fb      	str	r3, [r7, #12]
 8008120:	e00f      	b.n	8008142 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	4413      	add	r3, r2
 800812a:	4a0b      	ldr	r2, [pc, #44]	@ (8008158 <IPCC_SetDefaultCallbacks+0x44>)
 800812c:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	3306      	adds	r3, #6
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	4413      	add	r3, r2
 8008138:	4a08      	ldr	r2, [pc, #32]	@ (800815c <IPCC_SetDefaultCallbacks+0x48>)
 800813a:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	3301      	adds	r3, #1
 8008140:	60fb      	str	r3, [r7, #12]
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2b05      	cmp	r3, #5
 8008146:	d9ec      	bls.n	8008122 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8008148:	bf00      	nop
 800814a:	bf00      	nop
 800814c:	3714      	adds	r7, #20
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr
 8008156:	bf00      	nop
 8008158:	080080e1 	.word	0x080080e1
 800815c:	080080fb 	.word	0x080080fb

08008160 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8008160:	b480      	push	{r7}
 8008162:	b083      	sub	sp, #12
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2200      	movs	r2, #0
 800816c:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8008174:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	223f      	movs	r2, #63	@ 0x3f
 800817a:	609a      	str	r2, [r3, #8]
}
 800817c:	bf00      	nop
 800817e:	370c      	adds	r7, #12
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b084      	sub	sp, #16
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d101      	bne.n	800819a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	e0c0      	b.n	800831c <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d106      	bne.n	80081b4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f00c fb86 	bl	80148c0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2203      	movs	r2, #3
 80081b8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4618      	mov	r0, r3
 80081c2:	f005 fd66 	bl	800dc92 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80081c6:	2300      	movs	r3, #0
 80081c8:	73fb      	strb	r3, [r7, #15]
 80081ca:	e03e      	b.n	800824a <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80081cc:	7bfa      	ldrb	r2, [r7, #15]
 80081ce:	6879      	ldr	r1, [r7, #4]
 80081d0:	4613      	mov	r3, r2
 80081d2:	009b      	lsls	r3, r3, #2
 80081d4:	4413      	add	r3, r2
 80081d6:	00db      	lsls	r3, r3, #3
 80081d8:	440b      	add	r3, r1
 80081da:	3311      	adds	r3, #17
 80081dc:	2201      	movs	r2, #1
 80081de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80081e0:	7bfa      	ldrb	r2, [r7, #15]
 80081e2:	6879      	ldr	r1, [r7, #4]
 80081e4:	4613      	mov	r3, r2
 80081e6:	009b      	lsls	r3, r3, #2
 80081e8:	4413      	add	r3, r2
 80081ea:	00db      	lsls	r3, r3, #3
 80081ec:	440b      	add	r3, r1
 80081ee:	3310      	adds	r3, #16
 80081f0:	7bfa      	ldrb	r2, [r7, #15]
 80081f2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80081f4:	7bfa      	ldrb	r2, [r7, #15]
 80081f6:	6879      	ldr	r1, [r7, #4]
 80081f8:	4613      	mov	r3, r2
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	4413      	add	r3, r2
 80081fe:	00db      	lsls	r3, r3, #3
 8008200:	440b      	add	r3, r1
 8008202:	3313      	adds	r3, #19
 8008204:	2200      	movs	r2, #0
 8008206:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008208:	7bfa      	ldrb	r2, [r7, #15]
 800820a:	6879      	ldr	r1, [r7, #4]
 800820c:	4613      	mov	r3, r2
 800820e:	009b      	lsls	r3, r3, #2
 8008210:	4413      	add	r3, r2
 8008212:	00db      	lsls	r3, r3, #3
 8008214:	440b      	add	r3, r1
 8008216:	3320      	adds	r3, #32
 8008218:	2200      	movs	r2, #0
 800821a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800821c:	7bfa      	ldrb	r2, [r7, #15]
 800821e:	6879      	ldr	r1, [r7, #4]
 8008220:	4613      	mov	r3, r2
 8008222:	009b      	lsls	r3, r3, #2
 8008224:	4413      	add	r3, r2
 8008226:	00db      	lsls	r3, r3, #3
 8008228:	440b      	add	r3, r1
 800822a:	3324      	adds	r3, #36	@ 0x24
 800822c:	2200      	movs	r2, #0
 800822e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008230:	7bfb      	ldrb	r3, [r7, #15]
 8008232:	6879      	ldr	r1, [r7, #4]
 8008234:	1c5a      	adds	r2, r3, #1
 8008236:	4613      	mov	r3, r2
 8008238:	009b      	lsls	r3, r3, #2
 800823a:	4413      	add	r3, r2
 800823c:	00db      	lsls	r3, r3, #3
 800823e:	440b      	add	r3, r1
 8008240:	2200      	movs	r2, #0
 8008242:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008244:	7bfb      	ldrb	r3, [r7, #15]
 8008246:	3301      	adds	r3, #1
 8008248:	73fb      	strb	r3, [r7, #15]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	791b      	ldrb	r3, [r3, #4]
 800824e:	7bfa      	ldrb	r2, [r7, #15]
 8008250:	429a      	cmp	r2, r3
 8008252:	d3bb      	bcc.n	80081cc <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008254:	2300      	movs	r3, #0
 8008256:	73fb      	strb	r3, [r7, #15]
 8008258:	e044      	b.n	80082e4 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800825a:	7bfa      	ldrb	r2, [r7, #15]
 800825c:	6879      	ldr	r1, [r7, #4]
 800825e:	4613      	mov	r3, r2
 8008260:	009b      	lsls	r3, r3, #2
 8008262:	4413      	add	r3, r2
 8008264:	00db      	lsls	r3, r3, #3
 8008266:	440b      	add	r3, r1
 8008268:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800826c:	2200      	movs	r2, #0
 800826e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008270:	7bfa      	ldrb	r2, [r7, #15]
 8008272:	6879      	ldr	r1, [r7, #4]
 8008274:	4613      	mov	r3, r2
 8008276:	009b      	lsls	r3, r3, #2
 8008278:	4413      	add	r3, r2
 800827a:	00db      	lsls	r3, r3, #3
 800827c:	440b      	add	r3, r1
 800827e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008282:	7bfa      	ldrb	r2, [r7, #15]
 8008284:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008286:	7bfa      	ldrb	r2, [r7, #15]
 8008288:	6879      	ldr	r1, [r7, #4]
 800828a:	4613      	mov	r3, r2
 800828c:	009b      	lsls	r3, r3, #2
 800828e:	4413      	add	r3, r2
 8008290:	00db      	lsls	r3, r3, #3
 8008292:	440b      	add	r3, r1
 8008294:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8008298:	2200      	movs	r2, #0
 800829a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800829c:	7bfa      	ldrb	r2, [r7, #15]
 800829e:	6879      	ldr	r1, [r7, #4]
 80082a0:	4613      	mov	r3, r2
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	4413      	add	r3, r2
 80082a6:	00db      	lsls	r3, r3, #3
 80082a8:	440b      	add	r3, r1
 80082aa:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80082ae:	2200      	movs	r2, #0
 80082b0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80082b2:	7bfa      	ldrb	r2, [r7, #15]
 80082b4:	6879      	ldr	r1, [r7, #4]
 80082b6:	4613      	mov	r3, r2
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	4413      	add	r3, r2
 80082bc:	00db      	lsls	r3, r3, #3
 80082be:	440b      	add	r3, r1
 80082c0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80082c4:	2200      	movs	r2, #0
 80082c6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80082c8:	7bfa      	ldrb	r2, [r7, #15]
 80082ca:	6879      	ldr	r1, [r7, #4]
 80082cc:	4613      	mov	r3, r2
 80082ce:	009b      	lsls	r3, r3, #2
 80082d0:	4413      	add	r3, r2
 80082d2:	00db      	lsls	r3, r3, #3
 80082d4:	440b      	add	r3, r1
 80082d6:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80082da:	2200      	movs	r2, #0
 80082dc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80082de:	7bfb      	ldrb	r3, [r7, #15]
 80082e0:	3301      	adds	r3, #1
 80082e2:	73fb      	strb	r3, [r7, #15]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	791b      	ldrb	r3, [r3, #4]
 80082e8:	7bfa      	ldrb	r2, [r7, #15]
 80082ea:	429a      	cmp	r2, r3
 80082ec:	d3b5      	bcc.n	800825a <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6818      	ldr	r0, [r3, #0]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	3304      	adds	r3, #4
 80082f6:	e893 0006 	ldmia.w	r3, {r1, r2}
 80082fa:	f005 fce5 	bl	800dcc8 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2201      	movs	r2, #1
 8008308:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	7a9b      	ldrb	r3, [r3, #10]
 8008310:	2b01      	cmp	r3, #1
 8008312:	d102      	bne.n	800831a <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f001 fc7c 	bl	8009c12 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800831a:	2300      	movs	r3, #0
}
 800831c:	4618      	mov	r0, r3
 800831e:	3710      	adds	r7, #16
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}

08008324 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b082      	sub	sp, #8
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008332:	2b01      	cmp	r3, #1
 8008334:	d101      	bne.n	800833a <HAL_PCD_Start+0x16>
 8008336:	2302      	movs	r3, #2
 8008338:	e012      	b.n	8008360 <HAL_PCD_Start+0x3c>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2201      	movs	r2, #1
 800833e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	4618      	mov	r0, r3
 8008348:	f005 fc8c 	bl	800dc64 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4618      	mov	r0, r3
 8008352:	f007 fa81 	bl	800f858 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2200      	movs	r2, #0
 800835a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800835e:	2300      	movs	r3, #0
}
 8008360:	4618      	mov	r0, r3
 8008362:	3708      	adds	r7, #8
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}

08008368 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b084      	sub	sp, #16
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	4618      	mov	r0, r3
 8008376:	f007 fa86 	bl	800f886 <USB_ReadInterrupts>
 800837a:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008382:	2b00      	cmp	r3, #0
 8008384:	d003      	beq.n	800838e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f000 fb33 	bl	80089f2 <PCD_EP_ISR_Handler>

    return;
 800838c:	e110      	b.n	80085b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008394:	2b00      	cmp	r3, #0
 8008396:	d013      	beq.n	80083c0 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80083a0:	b29a      	uxth	r2, r3
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083aa:	b292      	uxth	r2, r2
 80083ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f00c fb28 	bl	8014a06 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80083b6:	2100      	movs	r1, #0
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f000 f8fc 	bl	80085b6 <HAL_PCD_SetAddress>

    return;
 80083be:	e0f7      	b.n	80085b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d00c      	beq.n	80083e4 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80083d2:	b29a      	uxth	r2, r3
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80083dc:	b292      	uxth	r2, r2
 80083de:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80083e2:	e0e5      	b.n	80085b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d00c      	beq.n	8008408 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80083f6:	b29a      	uxth	r2, r3
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008400:	b292      	uxth	r2, r2
 8008402:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008406:	e0d3      	b.n	80085b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800840e:	2b00      	cmp	r3, #0
 8008410:	d034      	beq.n	800847c <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800841a:	b29a      	uxth	r2, r3
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f022 0204 	bic.w	r2, r2, #4
 8008424:	b292      	uxth	r2, r2
 8008426:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008432:	b29a      	uxth	r2, r3
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f022 0208 	bic.w	r2, r2, #8
 800843c:	b292      	uxth	r2, r2
 800843e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8008448:	2b01      	cmp	r3, #1
 800844a:	d107      	bne.n	800845c <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2200      	movs	r2, #0
 8008450:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008454:	2100      	movs	r1, #0
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f00c fce0 	bl	8014e1c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f00c fb0b 	bl	8014a78 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800846a:	b29a      	uxth	r2, r3
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008474:	b292      	uxth	r2, r2
 8008476:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800847a:	e099      	b.n	80085b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008482:	2b00      	cmp	r3, #0
 8008484:	d027      	beq.n	80084d6 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800848e:	b29a      	uxth	r2, r3
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f042 0208 	orr.w	r2, r2, #8
 8008498:	b292      	uxth	r2, r2
 800849a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80084a6:	b29a      	uxth	r2, r3
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80084b0:	b292      	uxth	r2, r2
 80084b2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80084be:	b29a      	uxth	r2, r3
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f042 0204 	orr.w	r2, r2, #4
 80084c8:	b292      	uxth	r2, r2
 80084ca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f00c fab8 	bl	8014a44 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80084d4:	e06c      	b.n	80085b0 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d040      	beq.n	8008562 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80084e8:	b29a      	uxth	r2, r3
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80084f2:	b292      	uxth	r2, r2
 80084f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d12b      	bne.n	800855a <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800850a:	b29a      	uxth	r2, r3
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f042 0204 	orr.w	r2, r2, #4
 8008514:	b292      	uxth	r2, r2
 8008516:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008522:	b29a      	uxth	r2, r3
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f042 0208 	orr.w	r2, r2, #8
 800852c:	b292      	uxth	r2, r2
 800852e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2201      	movs	r2, #1
 8008536:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008542:	b29b      	uxth	r3, r3
 8008544:	089b      	lsrs	r3, r3, #2
 8008546:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008550:	2101      	movs	r1, #1
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f00c fc62 	bl	8014e1c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8008558:	e02a      	b.n	80085b0 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f00c fa72 	bl	8014a44 <HAL_PCD_SuspendCallback>
    return;
 8008560:	e026      	b.n	80085b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008568:	2b00      	cmp	r3, #0
 800856a:	d00f      	beq.n	800858c <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008574:	b29a      	uxth	r2, r3
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800857e:	b292      	uxth	r2, r2
 8008580:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f00c fa30 	bl	80149ea <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800858a:	e011      	b.n	80085b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00c      	beq.n	80085b0 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800859e:	b29a      	uxth	r2, r3
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80085a8:	b292      	uxth	r2, r2
 80085aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80085ae:	bf00      	nop
  }
}
 80085b0:	3710      	adds	r7, #16
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}

080085b6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80085b6:	b580      	push	{r7, lr}
 80085b8:	b082      	sub	sp, #8
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	6078      	str	r0, [r7, #4]
 80085be:	460b      	mov	r3, r1
 80085c0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	d101      	bne.n	80085d0 <HAL_PCD_SetAddress+0x1a>
 80085cc:	2302      	movs	r3, #2
 80085ce:	e012      	b.n	80085f6 <HAL_PCD_SetAddress+0x40>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2201      	movs	r2, #1
 80085d4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	78fa      	ldrb	r2, [r7, #3]
 80085dc:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	78fa      	ldrb	r2, [r7, #3]
 80085e4:	4611      	mov	r1, r2
 80085e6:	4618      	mov	r0, r3
 80085e8:	f007 f922 	bl	800f830 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2200      	movs	r2, #0
 80085f0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80085f4:	2300      	movs	r3, #0
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3708      	adds	r7, #8
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}

080085fe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80085fe:	b580      	push	{r7, lr}
 8008600:	b084      	sub	sp, #16
 8008602:	af00      	add	r7, sp, #0
 8008604:	6078      	str	r0, [r7, #4]
 8008606:	4608      	mov	r0, r1
 8008608:	4611      	mov	r1, r2
 800860a:	461a      	mov	r2, r3
 800860c:	4603      	mov	r3, r0
 800860e:	70fb      	strb	r3, [r7, #3]
 8008610:	460b      	mov	r3, r1
 8008612:	803b      	strh	r3, [r7, #0]
 8008614:	4613      	mov	r3, r2
 8008616:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8008618:	2300      	movs	r3, #0
 800861a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800861c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008620:	2b00      	cmp	r3, #0
 8008622:	da0e      	bge.n	8008642 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008624:	78fb      	ldrb	r3, [r7, #3]
 8008626:	f003 0207 	and.w	r2, r3, #7
 800862a:	4613      	mov	r3, r2
 800862c:	009b      	lsls	r3, r3, #2
 800862e:	4413      	add	r3, r2
 8008630:	00db      	lsls	r3, r3, #3
 8008632:	3310      	adds	r3, #16
 8008634:	687a      	ldr	r2, [r7, #4]
 8008636:	4413      	add	r3, r2
 8008638:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	2201      	movs	r2, #1
 800863e:	705a      	strb	r2, [r3, #1]
 8008640:	e00e      	b.n	8008660 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008642:	78fb      	ldrb	r3, [r7, #3]
 8008644:	f003 0207 	and.w	r2, r3, #7
 8008648:	4613      	mov	r3, r2
 800864a:	009b      	lsls	r3, r3, #2
 800864c:	4413      	add	r3, r2
 800864e:	00db      	lsls	r3, r3, #3
 8008650:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	4413      	add	r3, r2
 8008658:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2200      	movs	r2, #0
 800865e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008660:	78fb      	ldrb	r3, [r7, #3]
 8008662:	f003 0307 	and.w	r3, r3, #7
 8008666:	b2da      	uxtb	r2, r3
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800866c:	883b      	ldrh	r3, [r7, #0]
 800866e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	78ba      	ldrb	r2, [r7, #2]
 800867a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800867c:	78bb      	ldrb	r3, [r7, #2]
 800867e:	2b02      	cmp	r3, #2
 8008680:	d102      	bne.n	8008688 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	2200      	movs	r2, #0
 8008686:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800868e:	2b01      	cmp	r3, #1
 8008690:	d101      	bne.n	8008696 <HAL_PCD_EP_Open+0x98>
 8008692:	2302      	movs	r3, #2
 8008694:	e00e      	b.n	80086b4 <HAL_PCD_EP_Open+0xb6>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2201      	movs	r2, #1
 800869a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	68f9      	ldr	r1, [r7, #12]
 80086a4:	4618      	mov	r0, r3
 80086a6:	f005 fb45 	bl	800dd34 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2200      	movs	r2, #0
 80086ae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80086b2:	7afb      	ldrb	r3, [r7, #11]
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3710      	adds	r7, #16
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}

080086bc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b084      	sub	sp, #16
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
 80086c4:	460b      	mov	r3, r1
 80086c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80086c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	da0e      	bge.n	80086ee <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80086d0:	78fb      	ldrb	r3, [r7, #3]
 80086d2:	f003 0207 	and.w	r2, r3, #7
 80086d6:	4613      	mov	r3, r2
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	4413      	add	r3, r2
 80086dc:	00db      	lsls	r3, r3, #3
 80086de:	3310      	adds	r3, #16
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	4413      	add	r3, r2
 80086e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	2201      	movs	r2, #1
 80086ea:	705a      	strb	r2, [r3, #1]
 80086ec:	e00e      	b.n	800870c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80086ee:	78fb      	ldrb	r3, [r7, #3]
 80086f0:	f003 0207 	and.w	r2, r3, #7
 80086f4:	4613      	mov	r3, r2
 80086f6:	009b      	lsls	r3, r3, #2
 80086f8:	4413      	add	r3, r2
 80086fa:	00db      	lsls	r3, r3, #3
 80086fc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008700:	687a      	ldr	r2, [r7, #4]
 8008702:	4413      	add	r3, r2
 8008704:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	2200      	movs	r2, #0
 800870a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800870c:	78fb      	ldrb	r3, [r7, #3]
 800870e:	f003 0307 	and.w	r3, r3, #7
 8008712:	b2da      	uxtb	r2, r3
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800871e:	2b01      	cmp	r3, #1
 8008720:	d101      	bne.n	8008726 <HAL_PCD_EP_Close+0x6a>
 8008722:	2302      	movs	r3, #2
 8008724:	e00e      	b.n	8008744 <HAL_PCD_EP_Close+0x88>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2201      	movs	r2, #1
 800872a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	68f9      	ldr	r1, [r7, #12]
 8008734:	4618      	mov	r0, r3
 8008736:	f005 ffe5 	bl	800e704 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2200      	movs	r2, #0
 800873e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8008742:	2300      	movs	r3, #0
}
 8008744:	4618      	mov	r0, r3
 8008746:	3710      	adds	r7, #16
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}

0800874c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b086      	sub	sp, #24
 8008750:	af00      	add	r7, sp, #0
 8008752:	60f8      	str	r0, [r7, #12]
 8008754:	607a      	str	r2, [r7, #4]
 8008756:	603b      	str	r3, [r7, #0]
 8008758:	460b      	mov	r3, r1
 800875a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800875c:	7afb      	ldrb	r3, [r7, #11]
 800875e:	f003 0207 	and.w	r2, r3, #7
 8008762:	4613      	mov	r3, r2
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	4413      	add	r3, r2
 8008768:	00db      	lsls	r3, r3, #3
 800876a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800876e:	68fa      	ldr	r2, [r7, #12]
 8008770:	4413      	add	r3, r2
 8008772:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008774:	697b      	ldr	r3, [r7, #20]
 8008776:	687a      	ldr	r2, [r7, #4]
 8008778:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800877a:	697b      	ldr	r3, [r7, #20]
 800877c:	683a      	ldr	r2, [r7, #0]
 800877e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	2200      	movs	r2, #0
 8008784:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	2200      	movs	r2, #0
 800878a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800878c:	7afb      	ldrb	r3, [r7, #11]
 800878e:	f003 0307 	and.w	r3, r3, #7
 8008792:	b2da      	uxtb	r2, r3
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	6979      	ldr	r1, [r7, #20]
 800879e:	4618      	mov	r0, r3
 80087a0:	f006 f99d 	bl	800eade <USB_EPStartXfer>

  return HAL_OK;
 80087a4:	2300      	movs	r3, #0
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3718      	adds	r7, #24
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}

080087ae <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80087ae:	b480      	push	{r7}
 80087b0:	b083      	sub	sp, #12
 80087b2:	af00      	add	r7, sp, #0
 80087b4:	6078      	str	r0, [r7, #4]
 80087b6:	460b      	mov	r3, r1
 80087b8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80087ba:	78fb      	ldrb	r3, [r7, #3]
 80087bc:	f003 0207 	and.w	r2, r3, #7
 80087c0:	6879      	ldr	r1, [r7, #4]
 80087c2:	4613      	mov	r3, r2
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	4413      	add	r3, r2
 80087c8:	00db      	lsls	r3, r3, #3
 80087ca:	440b      	add	r3, r1
 80087cc:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80087d0:	681b      	ldr	r3, [r3, #0]
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	370c      	adds	r7, #12
 80087d6:	46bd      	mov	sp, r7
 80087d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087dc:	4770      	bx	lr

080087de <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80087de:	b580      	push	{r7, lr}
 80087e0:	b086      	sub	sp, #24
 80087e2:	af00      	add	r7, sp, #0
 80087e4:	60f8      	str	r0, [r7, #12]
 80087e6:	607a      	str	r2, [r7, #4]
 80087e8:	603b      	str	r3, [r7, #0]
 80087ea:	460b      	mov	r3, r1
 80087ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80087ee:	7afb      	ldrb	r3, [r7, #11]
 80087f0:	f003 0207 	and.w	r2, r3, #7
 80087f4:	4613      	mov	r3, r2
 80087f6:	009b      	lsls	r3, r3, #2
 80087f8:	4413      	add	r3, r2
 80087fa:	00db      	lsls	r3, r3, #3
 80087fc:	3310      	adds	r3, #16
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	4413      	add	r3, r2
 8008802:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	687a      	ldr	r2, [r7, #4]
 8008808:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	683a      	ldr	r2, [r7, #0]
 800880e:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	2201      	movs	r2, #1
 8008814:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	683a      	ldr	r2, [r7, #0]
 800881c:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	2200      	movs	r2, #0
 8008822:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	2201      	movs	r2, #1
 8008828:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800882a:	7afb      	ldrb	r3, [r7, #11]
 800882c:	f003 0307 	and.w	r3, r3, #7
 8008830:	b2da      	uxtb	r2, r3
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	6979      	ldr	r1, [r7, #20]
 800883c:	4618      	mov	r0, r3
 800883e:	f006 f94e 	bl	800eade <USB_EPStartXfer>

  return HAL_OK;
 8008842:	2300      	movs	r3, #0
}
 8008844:	4618      	mov	r0, r3
 8008846:	3718      	adds	r7, #24
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}

0800884c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b084      	sub	sp, #16
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	460b      	mov	r3, r1
 8008856:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008858:	78fb      	ldrb	r3, [r7, #3]
 800885a:	f003 0307 	and.w	r3, r3, #7
 800885e:	687a      	ldr	r2, [r7, #4]
 8008860:	7912      	ldrb	r2, [r2, #4]
 8008862:	4293      	cmp	r3, r2
 8008864:	d901      	bls.n	800886a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	e03e      	b.n	80088e8 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800886a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800886e:	2b00      	cmp	r3, #0
 8008870:	da0e      	bge.n	8008890 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008872:	78fb      	ldrb	r3, [r7, #3]
 8008874:	f003 0207 	and.w	r2, r3, #7
 8008878:	4613      	mov	r3, r2
 800887a:	009b      	lsls	r3, r3, #2
 800887c:	4413      	add	r3, r2
 800887e:	00db      	lsls	r3, r3, #3
 8008880:	3310      	adds	r3, #16
 8008882:	687a      	ldr	r2, [r7, #4]
 8008884:	4413      	add	r3, r2
 8008886:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	2201      	movs	r2, #1
 800888c:	705a      	strb	r2, [r3, #1]
 800888e:	e00c      	b.n	80088aa <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008890:	78fa      	ldrb	r2, [r7, #3]
 8008892:	4613      	mov	r3, r2
 8008894:	009b      	lsls	r3, r3, #2
 8008896:	4413      	add	r3, r2
 8008898:	00db      	lsls	r3, r3, #3
 800889a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800889e:	687a      	ldr	r2, [r7, #4]
 80088a0:	4413      	add	r3, r2
 80088a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2200      	movs	r2, #0
 80088a8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	2201      	movs	r2, #1
 80088ae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80088b0:	78fb      	ldrb	r3, [r7, #3]
 80088b2:	f003 0307 	and.w	r3, r3, #7
 80088b6:	b2da      	uxtb	r2, r3
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80088c2:	2b01      	cmp	r3, #1
 80088c4:	d101      	bne.n	80088ca <HAL_PCD_EP_SetStall+0x7e>
 80088c6:	2302      	movs	r3, #2
 80088c8:	e00e      	b.n	80088e8 <HAL_PCD_EP_SetStall+0x9c>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2201      	movs	r2, #1
 80088ce:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	68f9      	ldr	r1, [r7, #12]
 80088d8:	4618      	mov	r0, r3
 80088da:	f006 feaf 	bl	800f63c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80088e6:	2300      	movs	r3, #0
}
 80088e8:	4618      	mov	r0, r3
 80088ea:	3710      	adds	r7, #16
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}

080088f0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b084      	sub	sp, #16
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
 80088f8:	460b      	mov	r3, r1
 80088fa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80088fc:	78fb      	ldrb	r3, [r7, #3]
 80088fe:	f003 030f 	and.w	r3, r3, #15
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	7912      	ldrb	r2, [r2, #4]
 8008906:	4293      	cmp	r3, r2
 8008908:	d901      	bls.n	800890e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800890a:	2301      	movs	r3, #1
 800890c:	e040      	b.n	8008990 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800890e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008912:	2b00      	cmp	r3, #0
 8008914:	da0e      	bge.n	8008934 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008916:	78fb      	ldrb	r3, [r7, #3]
 8008918:	f003 0207 	and.w	r2, r3, #7
 800891c:	4613      	mov	r3, r2
 800891e:	009b      	lsls	r3, r3, #2
 8008920:	4413      	add	r3, r2
 8008922:	00db      	lsls	r3, r3, #3
 8008924:	3310      	adds	r3, #16
 8008926:	687a      	ldr	r2, [r7, #4]
 8008928:	4413      	add	r3, r2
 800892a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2201      	movs	r2, #1
 8008930:	705a      	strb	r2, [r3, #1]
 8008932:	e00e      	b.n	8008952 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008934:	78fb      	ldrb	r3, [r7, #3]
 8008936:	f003 0207 	and.w	r2, r3, #7
 800893a:	4613      	mov	r3, r2
 800893c:	009b      	lsls	r3, r3, #2
 800893e:	4413      	add	r3, r2
 8008940:	00db      	lsls	r3, r3, #3
 8008942:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008946:	687a      	ldr	r2, [r7, #4]
 8008948:	4413      	add	r3, r2
 800894a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2200      	movs	r2, #0
 8008950:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2200      	movs	r2, #0
 8008956:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008958:	78fb      	ldrb	r3, [r7, #3]
 800895a:	f003 0307 	and.w	r3, r3, #7
 800895e:	b2da      	uxtb	r2, r3
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800896a:	2b01      	cmp	r3, #1
 800896c:	d101      	bne.n	8008972 <HAL_PCD_EP_ClrStall+0x82>
 800896e:	2302      	movs	r3, #2
 8008970:	e00e      	b.n	8008990 <HAL_PCD_EP_ClrStall+0xa0>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2201      	movs	r2, #1
 8008976:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	68f9      	ldr	r1, [r7, #12]
 8008980:	4618      	mov	r0, r3
 8008982:	f006 feac 	bl	800f6de <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2200      	movs	r2, #0
 800898a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800898e:	2300      	movs	r3, #0
}
 8008990:	4618      	mov	r0, r3
 8008992:	3710      	adds	r7, #16
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b082      	sub	sp, #8
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
 80089a0:	460b      	mov	r3, r1
 80089a2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	d101      	bne.n	80089b2 <HAL_PCD_EP_Flush+0x1a>
 80089ae:	2302      	movs	r3, #2
 80089b0:	e01b      	b.n	80089ea <HAL_PCD_EP_Flush+0x52>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2201      	movs	r2, #1
 80089b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  if ((ep_addr & 0x80U) == 0x80U)
 80089ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	da09      	bge.n	80089d6 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	78fb      	ldrb	r3, [r7, #3]
 80089c8:	f003 0307 	and.w	r3, r3, #7
 80089cc:	4619      	mov	r1, r3
 80089ce:	4610      	mov	r0, r2
 80089d0:	f005 f998 	bl	800dd04 <USB_FlushTxFifo>
 80089d4:	e004      	b.n	80089e0 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4618      	mov	r0, r3
 80089dc:	f005 f99e 	bl	800dd1c <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80089e8:	2300      	movs	r3, #0
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3708      	adds	r7, #8
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}

080089f2 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80089f2:	b580      	push	{r7, lr}
 80089f4:	b094      	sub	sp, #80	@ 0x50
 80089f6:	af00      	add	r7, sp, #0
 80089f8:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80089fa:	e374      	b.n	80090e6 <PCD_EP_ISR_Handler+0x6f4>
  {
    wIstr = hpcd->Instance->ISTR;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008a04:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8008a08:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008a0c:	b2db      	uxtb	r3, r3
 8008a0e:	f003 030f 	and.w	r3, r3, #15
 8008a12:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

    if (epindex == 0U)
 8008a16:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	f040 8143 	bne.w	8008ca6 <PCD_EP_ISR_Handler+0x2b4>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8008a20:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008a24:	f003 0310 	and.w	r3, r3, #16
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d14c      	bne.n	8008ac6 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	881b      	ldrh	r3, [r3, #0]
 8008a32:	b29b      	uxth	r3, r3
 8008a34:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008a38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a3c:	817b      	strh	r3, [r7, #10]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	897b      	ldrh	r3, [r7, #10]
 8008a44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a4c:	b29b      	uxth	r3, r3
 8008a4e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	3310      	adds	r3, #16
 8008a54:	64bb      	str	r3, [r7, #72]	@ 0x48

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a5e:	b29b      	uxth	r3, r3
 8008a60:	461a      	mov	r2, r3
 8008a62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a64:	781b      	ldrb	r3, [r3, #0]
 8008a66:	00db      	lsls	r3, r3, #3
 8008a68:	4413      	add	r3, r2
 8008a6a:	687a      	ldr	r2, [r7, #4]
 8008a6c:	6812      	ldr	r2, [r2, #0]
 8008a6e:	4413      	add	r3, r2
 8008a70:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a74:	881b      	ldrh	r3, [r3, #0]
 8008a76:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008a7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a7c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8008a7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a80:	695a      	ldr	r2, [r3, #20]
 8008a82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a84:	69db      	ldr	r3, [r3, #28]
 8008a86:	441a      	add	r2, r3
 8008a88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a8a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8008a8c:	2100      	movs	r1, #0
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f00b ff91 	bl	80149b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	7b1b      	ldrb	r3, [r3, #12]
 8008a98:	b2db      	uxtb	r3, r3
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	f000 8323 	beq.w	80090e6 <PCD_EP_ISR_Handler+0x6f4>
 8008aa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008aa2:	699b      	ldr	r3, [r3, #24]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	f040 831e 	bne.w	80090e6 <PCD_EP_ISR_Handler+0x6f4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	7b1b      	ldrb	r3, [r3, #12]
 8008aae:	b2db      	uxtb	r3, r3
 8008ab0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008ab4:	b2da      	uxtb	r2, r3
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	731a      	strb	r2, [r3, #12]
 8008ac4:	e30f      	b.n	80090e6 <PCD_EP_ISR_Handler+0x6f4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008acc:	64bb      	str	r3, [r7, #72]	@ 0x48
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	881b      	ldrh	r3, [r3, #0]
 8008ad4:	87fb      	strh	r3, [r7, #62]	@ 0x3e

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8008ad6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008ad8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d07b      	beq.n	8008bd8 <PCD_EP_ISR_Handler+0x1e6>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	461a      	mov	r2, r3
 8008aec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008aee:	781b      	ldrb	r3, [r3, #0]
 8008af0:	00db      	lsls	r3, r3, #3
 8008af2:	4413      	add	r3, r2
 8008af4:	687a      	ldr	r2, [r7, #4]
 8008af6:	6812      	ldr	r2, [r2, #0]
 8008af8:	4413      	add	r3, r2
 8008afa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008afe:	881b      	ldrh	r3, [r3, #0]
 8008b00:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008b04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b06:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count != 8U)
 8008b08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b0a:	69db      	ldr	r3, [r3, #28]
 8008b0c:	2b08      	cmp	r3, #8
 8008b0e:	d044      	beq.n	8008b9a <PCD_EP_ISR_Handler+0x1a8>
          {
            /* Set Stall condition for EP0 IN/OUT */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	881b      	ldrh	r3, [r3, #0]
 8008b16:	b29b      	uxth	r3, r3
 8008b18:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b20:	823b      	strh	r3, [r7, #16]
 8008b22:	8a3b      	ldrh	r3, [r7, #16]
 8008b24:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008b28:	823b      	strh	r3, [r7, #16]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681a      	ldr	r2, [r3, #0]
 8008b2e:	8a3b      	ldrh	r3, [r7, #16]
 8008b30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b40:	b29b      	uxth	r3, r3
 8008b42:	8013      	strh	r3, [r2, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	881b      	ldrh	r3, [r3, #0]
 8008b4a:	b29b      	uxth	r3, r3
 8008b4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b54:	81fb      	strh	r3, [r7, #14]
 8008b56:	89fb      	ldrh	r3, [r7, #14]
 8008b58:	f083 0310 	eor.w	r3, r3, #16
 8008b5c:	81fb      	strh	r3, [r7, #14]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681a      	ldr	r2, [r3, #0]
 8008b62:	89fb      	ldrh	r3, [r7, #14]
 8008b64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	8013      	strh	r3, [r2, #0]

            /* SETUP bit kept frozen while CTR_RX = 1 */
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	881b      	ldrh	r3, [r3, #0]
 8008b7e:	b29a      	uxth	r2, r3
 8008b80:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008b84:	4013      	ands	r3, r2
 8008b86:	81bb      	strh	r3, [r7, #12]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	89ba      	ldrh	r2, [r7, #12]
 8008b8e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008b92:	b292      	uxth	r2, r2
 8008b94:	801a      	strh	r2, [r3, #0]

            return HAL_OK;
 8008b96:	2300      	movs	r3, #0
 8008b98:	e2af      	b.n	80090fa <PCD_EP_ISR_Handler+0x708>
          }

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6818      	ldr	r0, [r3, #0]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8008ba4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ba6:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8008ba8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008baa:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008bac:	b29b      	uxth	r3, r3
 8008bae:	f006 febd 	bl	800f92c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	881b      	ldrh	r3, [r3, #0]
 8008bb8:	b29a      	uxth	r2, r3
 8008bba:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008bbe:	4013      	ands	r3, r2
 8008bc0:	827b      	strh	r3, [r7, #18]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	8a7a      	ldrh	r2, [r7, #18]
 8008bc8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008bcc:	b292      	uxth	r2, r2
 8008bce:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f00b fec3 	bl	801495c <HAL_PCD_SetupStageCallback>
 8008bd6:	e286      	b.n	80090e6 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008bd8:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	f280 8282 	bge.w	80090e6 <PCD_EP_ISR_Handler+0x6f4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	881b      	ldrh	r3, [r3, #0]
 8008be8:	b29a      	uxth	r2, r3
 8008bea:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008bee:	4013      	ands	r3, r2
 8008bf0:	82fb      	strh	r3, [r7, #22]
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	8afa      	ldrh	r2, [r7, #22]
 8008bf8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008bfc:	b292      	uxth	r2, r2
 8008bfe:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c08:	b29b      	uxth	r3, r3
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c0e:	781b      	ldrb	r3, [r3, #0]
 8008c10:	00db      	lsls	r3, r3, #3
 8008c12:	4413      	add	r3, r2
 8008c14:	687a      	ldr	r2, [r7, #4]
 8008c16:	6812      	ldr	r2, [r2, #0]
 8008c18:	4413      	add	r3, r2
 8008c1a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c1e:	881b      	ldrh	r3, [r3, #0]
 8008c20:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008c24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c26:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count == 0U)
 8008c28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c2a:	69db      	ldr	r3, [r3, #28]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d11e      	bne.n	8008c6e <PCD_EP_ISR_Handler+0x27c>
          {
            /* Status phase re-arm for next setup */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	881b      	ldrh	r3, [r3, #0]
 8008c36:	b29b      	uxth	r3, r3
 8008c38:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c40:	82bb      	strh	r3, [r7, #20]
 8008c42:	8abb      	ldrh	r3, [r7, #20]
 8008c44:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008c48:	82bb      	strh	r3, [r7, #20]
 8008c4a:	8abb      	ldrh	r3, [r7, #20]
 8008c4c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008c50:	82bb      	strh	r3, [r7, #20]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681a      	ldr	r2, [r3, #0]
 8008c56:	8abb      	ldrh	r3, [r7, #20]
 8008c58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c68:	b29b      	uxth	r3, r3
 8008c6a:	8013      	strh	r3, [r2, #0]
 8008c6c:	e23b      	b.n	80090e6 <PCD_EP_ISR_Handler+0x6f4>
          }
          else
          {
            if (ep->xfer_buff != 0U)
 8008c6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c70:	695b      	ldr	r3, [r3, #20]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	f000 8237 	beq.w	80090e6 <PCD_EP_ISR_Handler+0x6f4>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6818      	ldr	r0, [r3, #0]
 8008c7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c7e:	6959      	ldr	r1, [r3, #20]
 8008c80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c82:	88da      	ldrh	r2, [r3, #6]
                          ep->pmaadress, (uint16_t)ep->xfer_count);  /* max 64bytes */
 8008c84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c86:	69db      	ldr	r3, [r3, #28]
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008c88:	b29b      	uxth	r3, r3
 8008c8a:	f006 fe4f 	bl	800f92c <USB_ReadPMA>

              ep->xfer_buff += ep->xfer_count;
 8008c8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c90:	695a      	ldr	r2, [r3, #20]
 8008c92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c94:	69db      	ldr	r3, [r3, #28]
 8008c96:	441a      	add	r2, r3
 8008c98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c9a:	615a      	str	r2, [r3, #20]

              /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataOutStageCallback(hpcd, 0U);
#else
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8008c9c:	2100      	movs	r1, #0
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f00b fe6e 	bl	8014980 <HAL_PCD_DataOutStageCallback>
 8008ca4:	e21f      	b.n	80090e6 <PCD_EP_ISR_Handler+0x6f4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	461a      	mov	r2, r3
 8008cac:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008cb0:	009b      	lsls	r3, r3, #2
 8008cb2:	4413      	add	r3, r2
 8008cb4:	881b      	ldrh	r3, [r3, #0]
 8008cb6:	87fb      	strh	r3, [r7, #62]	@ 0x3e

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008cb8:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	f280 80f5 	bge.w	8008eac <PCD_EP_ISR_Handler+0x4ba>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	461a      	mov	r2, r3
 8008cc8:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008ccc:	009b      	lsls	r3, r3, #2
 8008cce:	4413      	add	r3, r2
 8008cd0:	881b      	ldrh	r3, [r3, #0]
 8008cd2:	b29a      	uxth	r2, r3
 8008cd4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008cd8:	4013      	ands	r3, r2
 8008cda:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	4413      	add	r3, r2
 8008cec:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008cf0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008cf4:	b292      	uxth	r2, r2
 8008cf6:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8008cf8:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8008cfc:	4613      	mov	r3, r2
 8008cfe:	009b      	lsls	r3, r3, #2
 8008d00:	4413      	add	r3, r2
 8008d02:	00db      	lsls	r3, r3, #3
 8008d04:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	4413      	add	r3, r2
 8008d0c:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8008d0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d10:	7b1b      	ldrb	r3, [r3, #12]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d123      	bne.n	8008d5e <PCD_EP_ISR_Handler+0x36c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d1e:	b29b      	uxth	r3, r3
 8008d20:	461a      	mov	r2, r3
 8008d22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d24:	781b      	ldrb	r3, [r3, #0]
 8008d26:	00db      	lsls	r3, r3, #3
 8008d28:	4413      	add	r3, r2
 8008d2a:	687a      	ldr	r2, [r7, #4]
 8008d2c:	6812      	ldr	r2, [r2, #0]
 8008d2e:	4413      	add	r3, r2
 8008d30:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008d34:	881b      	ldrh	r3, [r3, #0]
 8008d36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d3a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

          if (count != 0U)
 8008d3e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	f000 808d 	beq.w	8008e62 <PCD_EP_ISR_Handler+0x470>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6818      	ldr	r0, [r3, #0]
 8008d4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d4e:	6959      	ldr	r1, [r3, #20]
 8008d50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d52:	88da      	ldrh	r2, [r3, #6]
 8008d54:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008d58:	f006 fde8 	bl	800f92c <USB_ReadPMA>
 8008d5c:	e081      	b.n	8008e62 <PCD_EP_ISR_Handler+0x470>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8008d5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d60:	78db      	ldrb	r3, [r3, #3]
 8008d62:	2b02      	cmp	r3, #2
 8008d64:	d109      	bne.n	8008d7a <PCD_EP_ISR_Handler+0x388>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8008d66:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008d68:	461a      	mov	r2, r3
 8008d6a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f000 f9c8 	bl	8009102 <HAL_PCD_EP_DB_Receive>
 8008d72:	4603      	mov	r3, r0
 8008d74:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008d78:	e073      	b.n	8008e62 <PCD_EP_ISR_Handler+0x470>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	461a      	mov	r2, r3
 8008d80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d82:	781b      	ldrb	r3, [r3, #0]
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	4413      	add	r3, r2
 8008d88:	881b      	ldrh	r3, [r3, #0]
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d94:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008da0:	781b      	ldrb	r3, [r3, #0]
 8008da2:	009b      	lsls	r3, r3, #2
 8008da4:	441a      	add	r2, r3
 8008da6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8008daa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008dae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008db2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008db6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008dba:	b29b      	uxth	r3, r3
 8008dbc:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dc6:	781b      	ldrb	r3, [r3, #0]
 8008dc8:	009b      	lsls	r3, r3, #2
 8008dca:	4413      	add	r3, r2
 8008dcc:	881b      	ldrh	r3, [r3, #0]
 8008dce:	b29b      	uxth	r3, r3
 8008dd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d022      	beq.n	8008e1e <PCD_EP_ISR_Handler+0x42c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	461a      	mov	r2, r3
 8008de4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008de6:	781b      	ldrb	r3, [r3, #0]
 8008de8:	00db      	lsls	r3, r3, #3
 8008dea:	4413      	add	r3, r2
 8008dec:	687a      	ldr	r2, [r7, #4]
 8008dee:	6812      	ldr	r2, [r2, #0]
 8008df0:	4413      	add	r3, r2
 8008df2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008df6:	881b      	ldrh	r3, [r3, #0]
 8008df8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008dfc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8008e00:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d02c      	beq.n	8008e62 <PCD_EP_ISR_Handler+0x470>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6818      	ldr	r0, [r3, #0]
 8008e0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e0e:	6959      	ldr	r1, [r3, #20]
 8008e10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e12:	891a      	ldrh	r2, [r3, #8]
 8008e14:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008e18:	f006 fd88 	bl	800f92c <USB_ReadPMA>
 8008e1c:	e021      	b.n	8008e62 <PCD_EP_ISR_Handler+0x470>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e26:	b29b      	uxth	r3, r3
 8008e28:	461a      	mov	r2, r3
 8008e2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	00db      	lsls	r3, r3, #3
 8008e30:	4413      	add	r3, r2
 8008e32:	687a      	ldr	r2, [r7, #4]
 8008e34:	6812      	ldr	r2, [r2, #0]
 8008e36:	4413      	add	r3, r2
 8008e38:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008e3c:	881b      	ldrh	r3, [r3, #0]
 8008e3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e42:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8008e46:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d009      	beq.n	8008e62 <PCD_EP_ISR_Handler+0x470>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6818      	ldr	r0, [r3, #0]
 8008e52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e54:	6959      	ldr	r1, [r3, #20]
 8008e56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e58:	895a      	ldrh	r2, [r3, #10]
 8008e5a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008e5e:	f006 fd65 	bl	800f92c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008e62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e64:	69da      	ldr	r2, [r3, #28]
 8008e66:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008e6a:	441a      	add	r2, r3
 8008e6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e6e:	61da      	str	r2, [r3, #28]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008e70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e72:	699b      	ldr	r3, [r3, #24]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d005      	beq.n	8008e84 <PCD_EP_ISR_Handler+0x492>
 8008e78:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8008e7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e7e:	691b      	ldr	r3, [r3, #16]
 8008e80:	429a      	cmp	r2, r3
 8008e82:	d206      	bcs.n	8008e92 <PCD_EP_ISR_Handler+0x4a0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008e84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e86:	781b      	ldrb	r3, [r3, #0]
 8008e88:	4619      	mov	r1, r3
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	f00b fd78 	bl	8014980 <HAL_PCD_DataOutStageCallback>
 8008e90:	e00c      	b.n	8008eac <PCD_EP_ISR_Handler+0x4ba>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
           ep->xfer_buff += count;
 8008e92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e94:	695a      	ldr	r2, [r3, #20]
 8008e96:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008e9a:	441a      	add	r2, r3
 8008e9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e9e:	615a      	str	r2, [r3, #20]
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f005 fe19 	bl	800eade <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008eac:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008eae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	f000 8117 	beq.w	80090e6 <PCD_EP_ISR_Handler+0x6f4>
      {
        ep = &hpcd->IN_ep[epindex];
 8008eb8:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8008ebc:	4613      	mov	r3, r2
 8008ebe:	009b      	lsls	r3, r3, #2
 8008ec0:	4413      	add	r3, r2
 8008ec2:	00db      	lsls	r3, r3, #3
 8008ec4:	3310      	adds	r3, #16
 8008ec6:	687a      	ldr	r2, [r7, #4]
 8008ec8:	4413      	add	r3, r2
 8008eca:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	461a      	mov	r2, r3
 8008ed2:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008ed6:	009b      	lsls	r3, r3, #2
 8008ed8:	4413      	add	r3, r2
 8008eda:	881b      	ldrh	r3, [r3, #0]
 8008edc:	b29b      	uxth	r3, r3
 8008ede:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008ee2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ee6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	461a      	mov	r2, r3
 8008eee:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008ef2:	009b      	lsls	r3, r3, #2
 8008ef4:	441a      	add	r2, r3
 8008ef6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008ef8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008efc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f00:	b29b      	uxth	r3, r3
 8008f02:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8008f04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f06:	78db      	ldrb	r3, [r3, #3]
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	f040 80a1 	bne.w	8009050 <PCD_EP_ISR_Handler+0x65e>
        {
          ep->xfer_len = 0U;
 8008f0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f10:	2200      	movs	r2, #0
 8008f12:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8008f14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f16:	7b1b      	ldrb	r3, [r3, #12]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	f000 8092 	beq.w	8009042 <PCD_EP_ISR_Handler+0x650>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008f1e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d046      	beq.n	8008fb6 <PCD_EP_ISR_Handler+0x5c4>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008f28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f2a:	785b      	ldrb	r3, [r3, #1]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d126      	bne.n	8008f7e <PCD_EP_ISR_Handler+0x58c>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	61fb      	str	r3, [r7, #28]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f3e:	b29b      	uxth	r3, r3
 8008f40:	461a      	mov	r2, r3
 8008f42:	69fb      	ldr	r3, [r7, #28]
 8008f44:	4413      	add	r3, r2
 8008f46:	61fb      	str	r3, [r7, #28]
 8008f48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f4a:	781b      	ldrb	r3, [r3, #0]
 8008f4c:	00da      	lsls	r2, r3, #3
 8008f4e:	69fb      	ldr	r3, [r7, #28]
 8008f50:	4413      	add	r3, r2
 8008f52:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008f56:	61bb      	str	r3, [r7, #24]
 8008f58:	69bb      	ldr	r3, [r7, #24]
 8008f5a:	881b      	ldrh	r3, [r3, #0]
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f62:	b29a      	uxth	r2, r3
 8008f64:	69bb      	ldr	r3, [r7, #24]
 8008f66:	801a      	strh	r2, [r3, #0]
 8008f68:	69bb      	ldr	r3, [r7, #24]
 8008f6a:	881b      	ldrh	r3, [r3, #0]
 8008f6c:	b29b      	uxth	r3, r3
 8008f6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f76:	b29a      	uxth	r2, r3
 8008f78:	69bb      	ldr	r3, [r7, #24]
 8008f7a:	801a      	strh	r2, [r3, #0]
 8008f7c:	e061      	b.n	8009042 <PCD_EP_ISR_Handler+0x650>
 8008f7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f80:	785b      	ldrb	r3, [r3, #1]
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d15d      	bne.n	8009042 <PCD_EP_ISR_Handler+0x650>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f94:	b29b      	uxth	r3, r3
 8008f96:	461a      	mov	r2, r3
 8008f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f9a:	4413      	add	r3, r2
 8008f9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fa0:	781b      	ldrb	r3, [r3, #0]
 8008fa2:	00da      	lsls	r2, r3, #3
 8008fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa6:	4413      	add	r3, r2
 8008fa8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008fac:	623b      	str	r3, [r7, #32]
 8008fae:	6a3b      	ldr	r3, [r7, #32]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	801a      	strh	r2, [r3, #0]
 8008fb4:	e045      	b.n	8009042 <PCD_EP_ISR_Handler+0x650>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fbe:	785b      	ldrb	r3, [r3, #1]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d126      	bne.n	8009012 <PCD_EP_ISR_Handler+0x620>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fd2:	b29b      	uxth	r3, r3
 8008fd4:	461a      	mov	r2, r3
 8008fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fd8:	4413      	add	r3, r2
 8008fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008fdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fde:	781b      	ldrb	r3, [r3, #0]
 8008fe0:	00da      	lsls	r2, r3, #3
 8008fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fe4:	4413      	add	r3, r2
 8008fe6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008fea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fee:	881b      	ldrh	r3, [r3, #0]
 8008ff0:	b29b      	uxth	r3, r3
 8008ff2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ff6:	b29a      	uxth	r2, r3
 8008ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ffa:	801a      	strh	r2, [r3, #0]
 8008ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ffe:	881b      	ldrh	r3, [r3, #0]
 8009000:	b29b      	uxth	r3, r3
 8009002:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009006:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800900a:	b29a      	uxth	r2, r3
 800900c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800900e:	801a      	strh	r2, [r3, #0]
 8009010:	e017      	b.n	8009042 <PCD_EP_ISR_Handler+0x650>
 8009012:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009014:	785b      	ldrb	r3, [r3, #1]
 8009016:	2b01      	cmp	r3, #1
 8009018:	d113      	bne.n	8009042 <PCD_EP_ISR_Handler+0x650>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009022:	b29b      	uxth	r3, r3
 8009024:	461a      	mov	r2, r3
 8009026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009028:	4413      	add	r3, r2
 800902a:	637b      	str	r3, [r7, #52]	@ 0x34
 800902c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800902e:	781b      	ldrb	r3, [r3, #0]
 8009030:	00da      	lsls	r2, r3, #3
 8009032:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009034:	4413      	add	r3, r2
 8009036:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800903a:	633b      	str	r3, [r7, #48]	@ 0x30
 800903c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800903e:	2200      	movs	r2, #0
 8009040:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009042:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009044:	781b      	ldrb	r3, [r3, #0]
 8009046:	4619      	mov	r1, r3
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f00b fcb4 	bl	80149b6 <HAL_PCD_DataInStageCallback>
 800904e:	e04a      	b.n	80090e6 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8009050:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009056:	2b00      	cmp	r3, #0
 8009058:	d13f      	bne.n	80090da <PCD_EP_ISR_Handler+0x6e8>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009062:	b29b      	uxth	r3, r3
 8009064:	461a      	mov	r2, r3
 8009066:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009068:	781b      	ldrb	r3, [r3, #0]
 800906a:	00db      	lsls	r3, r3, #3
 800906c:	4413      	add	r3, r2
 800906e:	687a      	ldr	r2, [r7, #4]
 8009070:	6812      	ldr	r2, [r2, #0]
 8009072:	4413      	add	r3, r2
 8009074:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009078:	881b      	ldrh	r3, [r3, #0]
 800907a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800907e:	877b      	strh	r3, [r7, #58]	@ 0x3a

            if (ep->xfer_len > TxPctSize)
 8009080:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009082:	699a      	ldr	r2, [r3, #24]
 8009084:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009086:	429a      	cmp	r2, r3
 8009088:	d906      	bls.n	8009098 <PCD_EP_ISR_Handler+0x6a6>
            {
              ep->xfer_len -= TxPctSize;
 800908a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800908c:	699a      	ldr	r2, [r3, #24]
 800908e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009090:	1ad2      	subs	r2, r2, r3
 8009092:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009094:	619a      	str	r2, [r3, #24]
 8009096:	e002      	b.n	800909e <PCD_EP_ISR_Handler+0x6ac>
            }
            else
            {
              ep->xfer_len = 0U;
 8009098:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800909a:	2200      	movs	r2, #0
 800909c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800909e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090a0:	699b      	ldr	r3, [r3, #24]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d106      	bne.n	80090b4 <PCD_EP_ISR_Handler+0x6c2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80090a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090a8:	781b      	ldrb	r3, [r3, #0]
 80090aa:	4619      	mov	r1, r3
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f00b fc82 	bl	80149b6 <HAL_PCD_DataInStageCallback>
 80090b2:	e018      	b.n	80090e6 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80090b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090b6:	695a      	ldr	r2, [r3, #20]
 80090b8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80090ba:	441a      	add	r2, r3
 80090bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090be:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80090c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090c2:	69da      	ldr	r2, [r3, #28]
 80090c4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80090c6:	441a      	add	r2, r3
 80090c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090ca:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80090d2:	4618      	mov	r0, r3
 80090d4:	f005 fd03 	bl	800eade <USB_EPStartXfer>
 80090d8:	e005      	b.n	80090e6 <PCD_EP_ISR_Handler+0x6f4>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80090da:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80090dc:	461a      	mov	r2, r3
 80090de:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f000 f917 	bl	8009314 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80090ee:	b29b      	uxth	r3, r3
 80090f0:	b21b      	sxth	r3, r3
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	f6ff ac82 	blt.w	80089fc <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80090f8:	2300      	movs	r3, #0
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	3750      	adds	r7, #80	@ 0x50
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}

08009102 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8009102:	b580      	push	{r7, lr}
 8009104:	b088      	sub	sp, #32
 8009106:	af00      	add	r7, sp, #0
 8009108:	60f8      	str	r0, [r7, #12]
 800910a:	60b9      	str	r1, [r7, #8]
 800910c:	4613      	mov	r3, r2
 800910e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009110:	88fb      	ldrh	r3, [r7, #6]
 8009112:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009116:	2b00      	cmp	r3, #0
 8009118:	d07c      	beq.n	8009214 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009122:	b29b      	uxth	r3, r3
 8009124:	461a      	mov	r2, r3
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	781b      	ldrb	r3, [r3, #0]
 800912a:	00db      	lsls	r3, r3, #3
 800912c:	4413      	add	r3, r2
 800912e:	68fa      	ldr	r2, [r7, #12]
 8009130:	6812      	ldr	r2, [r2, #0]
 8009132:	4413      	add	r3, r2
 8009134:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009138:	881b      	ldrh	r3, [r3, #0]
 800913a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800913e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	699a      	ldr	r2, [r3, #24]
 8009144:	8b7b      	ldrh	r3, [r7, #26]
 8009146:	429a      	cmp	r2, r3
 8009148:	d306      	bcc.n	8009158 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	699a      	ldr	r2, [r3, #24]
 800914e:	8b7b      	ldrh	r3, [r7, #26]
 8009150:	1ad2      	subs	r2, r2, r3
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	619a      	str	r2, [r3, #24]
 8009156:	e002      	b.n	800915e <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	2200      	movs	r2, #0
 800915c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	699b      	ldr	r3, [r3, #24]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d123      	bne.n	80091ae <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	461a      	mov	r2, r3
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	781b      	ldrb	r3, [r3, #0]
 8009170:	009b      	lsls	r3, r3, #2
 8009172:	4413      	add	r3, r2
 8009174:	881b      	ldrh	r3, [r3, #0]
 8009176:	b29b      	uxth	r3, r3
 8009178:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800917c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009180:	833b      	strh	r3, [r7, #24]
 8009182:	8b3b      	ldrh	r3, [r7, #24]
 8009184:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009188:	833b      	strh	r3, [r7, #24]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	461a      	mov	r2, r3
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	781b      	ldrb	r3, [r3, #0]
 8009194:	009b      	lsls	r3, r3, #2
 8009196:	441a      	add	r2, r3
 8009198:	8b3b      	ldrh	r3, [r7, #24]
 800919a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800919e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80091a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80091ae:	88fb      	ldrh	r3, [r7, #6]
 80091b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d01f      	beq.n	80091f8 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	461a      	mov	r2, r3
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	781b      	ldrb	r3, [r3, #0]
 80091c2:	009b      	lsls	r3, r3, #2
 80091c4:	4413      	add	r3, r2
 80091c6:	881b      	ldrh	r3, [r3, #0]
 80091c8:	b29b      	uxth	r3, r3
 80091ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80091ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091d2:	82fb      	strh	r3, [r7, #22]
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	461a      	mov	r2, r3
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	781b      	ldrb	r3, [r3, #0]
 80091de:	009b      	lsls	r3, r3, #2
 80091e0:	441a      	add	r2, r3
 80091e2:	8afb      	ldrh	r3, [r7, #22]
 80091e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80091e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80091ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091f0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80091f4:	b29b      	uxth	r3, r3
 80091f6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80091f8:	8b7b      	ldrh	r3, [r7, #26]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	f000 8085 	beq.w	800930a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	6818      	ldr	r0, [r3, #0]
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	6959      	ldr	r1, [r3, #20]
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	891a      	ldrh	r2, [r3, #8]
 800920c:	8b7b      	ldrh	r3, [r7, #26]
 800920e:	f006 fb8d 	bl	800f92c <USB_ReadPMA>
 8009212:	e07a      	b.n	800930a <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800921c:	b29b      	uxth	r3, r3
 800921e:	461a      	mov	r2, r3
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	781b      	ldrb	r3, [r3, #0]
 8009224:	00db      	lsls	r3, r3, #3
 8009226:	4413      	add	r3, r2
 8009228:	68fa      	ldr	r2, [r7, #12]
 800922a:	6812      	ldr	r2, [r2, #0]
 800922c:	4413      	add	r3, r2
 800922e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009232:	881b      	ldrh	r3, [r3, #0]
 8009234:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009238:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	699a      	ldr	r2, [r3, #24]
 800923e:	8b7b      	ldrh	r3, [r7, #26]
 8009240:	429a      	cmp	r2, r3
 8009242:	d306      	bcc.n	8009252 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	699a      	ldr	r2, [r3, #24]
 8009248:	8b7b      	ldrh	r3, [r7, #26]
 800924a:	1ad2      	subs	r2, r2, r3
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	619a      	str	r2, [r3, #24]
 8009250:	e002      	b.n	8009258 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	2200      	movs	r2, #0
 8009256:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	699b      	ldr	r3, [r3, #24]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d123      	bne.n	80092a8 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	461a      	mov	r2, r3
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	781b      	ldrb	r3, [r3, #0]
 800926a:	009b      	lsls	r3, r3, #2
 800926c:	4413      	add	r3, r2
 800926e:	881b      	ldrh	r3, [r3, #0]
 8009270:	b29b      	uxth	r3, r3
 8009272:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800927a:	83fb      	strh	r3, [r7, #30]
 800927c:	8bfb      	ldrh	r3, [r7, #30]
 800927e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009282:	83fb      	strh	r3, [r7, #30]
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	461a      	mov	r2, r3
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	781b      	ldrb	r3, [r3, #0]
 800928e:	009b      	lsls	r3, r3, #2
 8009290:	441a      	add	r2, r3
 8009292:	8bfb      	ldrh	r3, [r7, #30]
 8009294:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009298:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800929c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80092a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092a4:	b29b      	uxth	r3, r3
 80092a6:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80092a8:	88fb      	ldrh	r3, [r7, #6]
 80092aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d11f      	bne.n	80092f2 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	461a      	mov	r2, r3
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	009b      	lsls	r3, r3, #2
 80092be:	4413      	add	r3, r2
 80092c0:	881b      	ldrh	r3, [r3, #0]
 80092c2:	b29b      	uxth	r3, r3
 80092c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80092c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092cc:	83bb      	strh	r3, [r7, #28]
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	461a      	mov	r2, r3
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	781b      	ldrb	r3, [r3, #0]
 80092d8:	009b      	lsls	r3, r3, #2
 80092da:	441a      	add	r2, r3
 80092dc:	8bbb      	ldrh	r3, [r7, #28]
 80092de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80092e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80092e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80092ea:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80092ee:	b29b      	uxth	r3, r3
 80092f0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80092f2:	8b7b      	ldrh	r3, [r7, #26]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d008      	beq.n	800930a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	6818      	ldr	r0, [r3, #0]
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	6959      	ldr	r1, [r3, #20]
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	895a      	ldrh	r2, [r3, #10]
 8009304:	8b7b      	ldrh	r3, [r7, #26]
 8009306:	f006 fb11 	bl	800f92c <USB_ReadPMA>
    }
  }

  return count;
 800930a:	8b7b      	ldrh	r3, [r7, #26]
}
 800930c:	4618      	mov	r0, r3
 800930e:	3720      	adds	r7, #32
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b0a6      	sub	sp, #152	@ 0x98
 8009318:	af00      	add	r7, sp, #0
 800931a:	60f8      	str	r0, [r7, #12]
 800931c:	60b9      	str	r1, [r7, #8]
 800931e:	4613      	mov	r3, r2
 8009320:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009322:	88fb      	ldrh	r3, [r7, #6]
 8009324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009328:	2b00      	cmp	r3, #0
 800932a:	f000 81f7 	beq.w	800971c <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009336:	b29b      	uxth	r3, r3
 8009338:	461a      	mov	r2, r3
 800933a:	68bb      	ldr	r3, [r7, #8]
 800933c:	781b      	ldrb	r3, [r3, #0]
 800933e:	00db      	lsls	r3, r3, #3
 8009340:	4413      	add	r3, r2
 8009342:	68fa      	ldr	r2, [r7, #12]
 8009344:	6812      	ldr	r2, [r2, #0]
 8009346:	4413      	add	r3, r2
 8009348:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800934c:	881b      	ldrh	r3, [r3, #0]
 800934e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009352:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	699a      	ldr	r2, [r3, #24]
 800935a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800935e:	429a      	cmp	r2, r3
 8009360:	d907      	bls.n	8009372 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	699a      	ldr	r2, [r3, #24]
 8009366:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800936a:	1ad2      	subs	r2, r2, r3
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	619a      	str	r2, [r3, #24]
 8009370:	e002      	b.n	8009378 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	2200      	movs	r2, #0
 8009376:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	699b      	ldr	r3, [r3, #24]
 800937c:	2b00      	cmp	r3, #0
 800937e:	f040 80e1 	bne.w	8009544 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	785b      	ldrb	r3, [r3, #1]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d126      	bne.n	80093d8 <HAL_PCD_EP_DB_Transmit+0xc4>
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009398:	b29b      	uxth	r3, r3
 800939a:	461a      	mov	r2, r3
 800939c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800939e:	4413      	add	r3, r2
 80093a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	781b      	ldrb	r3, [r3, #0]
 80093a6:	00da      	lsls	r2, r3, #3
 80093a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093aa:	4413      	add	r3, r2
 80093ac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80093b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80093b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093b4:	881b      	ldrh	r3, [r3, #0]
 80093b6:	b29b      	uxth	r3, r3
 80093b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093bc:	b29a      	uxth	r2, r3
 80093be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093c0:	801a      	strh	r2, [r3, #0]
 80093c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093c4:	881b      	ldrh	r3, [r3, #0]
 80093c6:	b29b      	uxth	r3, r3
 80093c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093d0:	b29a      	uxth	r2, r3
 80093d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093d4:	801a      	strh	r2, [r3, #0]
 80093d6:	e01a      	b.n	800940e <HAL_PCD_EP_DB_Transmit+0xfa>
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	785b      	ldrb	r3, [r3, #1]
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d116      	bne.n	800940e <HAL_PCD_EP_DB_Transmit+0xfa>
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093ee:	b29b      	uxth	r3, r3
 80093f0:	461a      	mov	r2, r3
 80093f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093f4:	4413      	add	r3, r2
 80093f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	781b      	ldrb	r3, [r3, #0]
 80093fc:	00da      	lsls	r2, r3, #3
 80093fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009400:	4413      	add	r3, r2
 8009402:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009406:	637b      	str	r3, [r7, #52]	@ 0x34
 8009408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800940a:	2200      	movs	r2, #0
 800940c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	785b      	ldrb	r3, [r3, #1]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d126      	bne.n	800946a <HAL_PCD_EP_DB_Transmit+0x156>
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	623b      	str	r3, [r7, #32]
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800942a:	b29b      	uxth	r3, r3
 800942c:	461a      	mov	r2, r3
 800942e:	6a3b      	ldr	r3, [r7, #32]
 8009430:	4413      	add	r3, r2
 8009432:	623b      	str	r3, [r7, #32]
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	781b      	ldrb	r3, [r3, #0]
 8009438:	00da      	lsls	r2, r3, #3
 800943a:	6a3b      	ldr	r3, [r7, #32]
 800943c:	4413      	add	r3, r2
 800943e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009442:	61fb      	str	r3, [r7, #28]
 8009444:	69fb      	ldr	r3, [r7, #28]
 8009446:	881b      	ldrh	r3, [r3, #0]
 8009448:	b29b      	uxth	r3, r3
 800944a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800944e:	b29a      	uxth	r2, r3
 8009450:	69fb      	ldr	r3, [r7, #28]
 8009452:	801a      	strh	r2, [r3, #0]
 8009454:	69fb      	ldr	r3, [r7, #28]
 8009456:	881b      	ldrh	r3, [r3, #0]
 8009458:	b29b      	uxth	r3, r3
 800945a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800945e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009462:	b29a      	uxth	r2, r3
 8009464:	69fb      	ldr	r3, [r7, #28]
 8009466:	801a      	strh	r2, [r3, #0]
 8009468:	e017      	b.n	800949a <HAL_PCD_EP_DB_Transmit+0x186>
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	785b      	ldrb	r3, [r3, #1]
 800946e:	2b01      	cmp	r3, #1
 8009470:	d113      	bne.n	800949a <HAL_PCD_EP_DB_Transmit+0x186>
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800947a:	b29b      	uxth	r3, r3
 800947c:	461a      	mov	r2, r3
 800947e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009480:	4413      	add	r3, r2
 8009482:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	781b      	ldrb	r3, [r3, #0]
 8009488:	00da      	lsls	r2, r3, #3
 800948a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800948c:	4413      	add	r3, r2
 800948e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009492:	627b      	str	r3, [r7, #36]	@ 0x24
 8009494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009496:	2200      	movs	r2, #0
 8009498:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	78db      	ldrb	r3, [r3, #3]
 800949e:	2b02      	cmp	r3, #2
 80094a0:	d123      	bne.n	80094ea <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	461a      	mov	r2, r3
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	781b      	ldrb	r3, [r3, #0]
 80094ac:	009b      	lsls	r3, r3, #2
 80094ae:	4413      	add	r3, r2
 80094b0:	881b      	ldrh	r3, [r3, #0]
 80094b2:	b29b      	uxth	r3, r3
 80094b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80094b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094bc:	837b      	strh	r3, [r7, #26]
 80094be:	8b7b      	ldrh	r3, [r7, #26]
 80094c0:	f083 0320 	eor.w	r3, r3, #32
 80094c4:	837b      	strh	r3, [r7, #26]
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	461a      	mov	r2, r3
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	781b      	ldrb	r3, [r3, #0]
 80094d0:	009b      	lsls	r3, r3, #2
 80094d2:	441a      	add	r2, r3
 80094d4:	8b7b      	ldrh	r3, [r7, #26]
 80094d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80094da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80094de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80094e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094e6:	b29b      	uxth	r3, r3
 80094e8:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	781b      	ldrb	r3, [r3, #0]
 80094ee:	4619      	mov	r1, r3
 80094f0:	68f8      	ldr	r0, [r7, #12]
 80094f2:	f00b fa60 	bl	80149b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80094f6:	88fb      	ldrh	r3, [r7, #6]
 80094f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d01f      	beq.n	8009540 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	461a      	mov	r2, r3
 8009506:	68bb      	ldr	r3, [r7, #8]
 8009508:	781b      	ldrb	r3, [r3, #0]
 800950a:	009b      	lsls	r3, r3, #2
 800950c:	4413      	add	r3, r2
 800950e:	881b      	ldrh	r3, [r3, #0]
 8009510:	b29b      	uxth	r3, r3
 8009512:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009516:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800951a:	833b      	strh	r3, [r7, #24]
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	461a      	mov	r2, r3
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	781b      	ldrb	r3, [r3, #0]
 8009526:	009b      	lsls	r3, r3, #2
 8009528:	441a      	add	r2, r3
 800952a:	8b3b      	ldrh	r3, [r7, #24]
 800952c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009530:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009534:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009538:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800953c:	b29b      	uxth	r3, r3
 800953e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8009540:	2300      	movs	r3, #0
 8009542:	e31f      	b.n	8009b84 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009544:	88fb      	ldrh	r3, [r7, #6]
 8009546:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800954a:	2b00      	cmp	r3, #0
 800954c:	d021      	beq.n	8009592 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	461a      	mov	r2, r3
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	781b      	ldrb	r3, [r3, #0]
 8009558:	009b      	lsls	r3, r3, #2
 800955a:	4413      	add	r3, r2
 800955c:	881b      	ldrh	r3, [r3, #0]
 800955e:	b29b      	uxth	r3, r3
 8009560:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009564:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009568:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	461a      	mov	r2, r3
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	781b      	ldrb	r3, [r3, #0]
 8009576:	009b      	lsls	r3, r3, #2
 8009578:	441a      	add	r2, r3
 800957a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800957e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009582:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009586:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800958a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800958e:	b29b      	uxth	r3, r3
 8009590:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009598:	2b01      	cmp	r3, #1
 800959a:	f040 82ca 	bne.w	8009b32 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	695a      	ldr	r2, [r3, #20]
 80095a2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80095a6:	441a      	add	r2, r3
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	69da      	ldr	r2, [r3, #28]
 80095b0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80095b4:	441a      	add	r2, r3
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	6a1a      	ldr	r2, [r3, #32]
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	691b      	ldr	r3, [r3, #16]
 80095c2:	429a      	cmp	r2, r3
 80095c4:	d309      	bcc.n	80095da <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	691b      	ldr	r3, [r3, #16]
 80095ca:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	6a1a      	ldr	r2, [r3, #32]
 80095d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80095d2:	1ad2      	subs	r2, r2, r3
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	621a      	str	r2, [r3, #32]
 80095d8:	e015      	b.n	8009606 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	6a1b      	ldr	r3, [r3, #32]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d107      	bne.n	80095f2 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80095e2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80095e6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80095e8:	68bb      	ldr	r3, [r7, #8]
 80095ea:	2200      	movs	r2, #0
 80095ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80095f0:	e009      	b.n	8009606 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	2200      	movs	r2, #0
 80095f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	6a1b      	ldr	r3, [r3, #32]
 80095fe:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	2200      	movs	r2, #0
 8009604:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	785b      	ldrb	r3, [r3, #1]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d15f      	bne.n	80096ce <HAL_PCD_EP_DB_Transmit+0x3ba>
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	643b      	str	r3, [r7, #64]	@ 0x40
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800961c:	b29b      	uxth	r3, r3
 800961e:	461a      	mov	r2, r3
 8009620:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009622:	4413      	add	r3, r2
 8009624:	643b      	str	r3, [r7, #64]	@ 0x40
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	781b      	ldrb	r3, [r3, #0]
 800962a:	00da      	lsls	r2, r3, #3
 800962c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800962e:	4413      	add	r3, r2
 8009630:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009634:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009636:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009638:	881b      	ldrh	r3, [r3, #0]
 800963a:	b29b      	uxth	r3, r3
 800963c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009640:	b29a      	uxth	r2, r3
 8009642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009644:	801a      	strh	r2, [r3, #0]
 8009646:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009648:	2b00      	cmp	r3, #0
 800964a:	d10a      	bne.n	8009662 <HAL_PCD_EP_DB_Transmit+0x34e>
 800964c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800964e:	881b      	ldrh	r3, [r3, #0]
 8009650:	b29b      	uxth	r3, r3
 8009652:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009656:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800965a:	b29a      	uxth	r2, r3
 800965c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800965e:	801a      	strh	r2, [r3, #0]
 8009660:	e051      	b.n	8009706 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009662:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009664:	2b3e      	cmp	r3, #62	@ 0x3e
 8009666:	d816      	bhi.n	8009696 <HAL_PCD_EP_DB_Transmit+0x382>
 8009668:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800966a:	085b      	lsrs	r3, r3, #1
 800966c:	653b      	str	r3, [r7, #80]	@ 0x50
 800966e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009670:	f003 0301 	and.w	r3, r3, #1
 8009674:	2b00      	cmp	r3, #0
 8009676:	d002      	beq.n	800967e <HAL_PCD_EP_DB_Transmit+0x36a>
 8009678:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800967a:	3301      	adds	r3, #1
 800967c:	653b      	str	r3, [r7, #80]	@ 0x50
 800967e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009680:	881b      	ldrh	r3, [r3, #0]
 8009682:	b29a      	uxth	r2, r3
 8009684:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009686:	b29b      	uxth	r3, r3
 8009688:	029b      	lsls	r3, r3, #10
 800968a:	b29b      	uxth	r3, r3
 800968c:	4313      	orrs	r3, r2
 800968e:	b29a      	uxth	r2, r3
 8009690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009692:	801a      	strh	r2, [r3, #0]
 8009694:	e037      	b.n	8009706 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009696:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009698:	095b      	lsrs	r3, r3, #5
 800969a:	653b      	str	r3, [r7, #80]	@ 0x50
 800969c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800969e:	f003 031f 	and.w	r3, r3, #31
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d102      	bne.n	80096ac <HAL_PCD_EP_DB_Transmit+0x398>
 80096a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096a8:	3b01      	subs	r3, #1
 80096aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80096ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096ae:	881b      	ldrh	r3, [r3, #0]
 80096b0:	b29a      	uxth	r2, r3
 80096b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096b4:	b29b      	uxth	r3, r3
 80096b6:	029b      	lsls	r3, r3, #10
 80096b8:	b29b      	uxth	r3, r3
 80096ba:	4313      	orrs	r3, r2
 80096bc:	b29b      	uxth	r3, r3
 80096be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80096c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80096c6:	b29a      	uxth	r2, r3
 80096c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096ca:	801a      	strh	r2, [r3, #0]
 80096cc:	e01b      	b.n	8009706 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	785b      	ldrb	r3, [r3, #1]
 80096d2:	2b01      	cmp	r3, #1
 80096d4:	d117      	bne.n	8009706 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	461a      	mov	r2, r3
 80096e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096ea:	4413      	add	r3, r2
 80096ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	781b      	ldrb	r3, [r3, #0]
 80096f2:	00da      	lsls	r2, r3, #3
 80096f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096f6:	4413      	add	r3, r2
 80096f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80096fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80096fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009700:	b29a      	uxth	r2, r3
 8009702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009704:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	6818      	ldr	r0, [r3, #0]
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	6959      	ldr	r1, [r3, #20]
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	891a      	ldrh	r2, [r3, #8]
 8009712:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009714:	b29b      	uxth	r3, r3
 8009716:	f006 f8c6 	bl	800f8a6 <USB_WritePMA>
 800971a:	e20a      	b.n	8009b32 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009724:	b29b      	uxth	r3, r3
 8009726:	461a      	mov	r2, r3
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	781b      	ldrb	r3, [r3, #0]
 800972c:	00db      	lsls	r3, r3, #3
 800972e:	4413      	add	r3, r2
 8009730:	68fa      	ldr	r2, [r7, #12]
 8009732:	6812      	ldr	r2, [r2, #0]
 8009734:	4413      	add	r3, r2
 8009736:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800973a:	881b      	ldrh	r3, [r3, #0]
 800973c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009740:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	699a      	ldr	r2, [r3, #24]
 8009748:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800974c:	429a      	cmp	r2, r3
 800974e:	d307      	bcc.n	8009760 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	699a      	ldr	r2, [r3, #24]
 8009754:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009758:	1ad2      	subs	r2, r2, r3
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	619a      	str	r2, [r3, #24]
 800975e:	e002      	b.n	8009766 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	2200      	movs	r2, #0
 8009764:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	699b      	ldr	r3, [r3, #24]
 800976a:	2b00      	cmp	r3, #0
 800976c:	f040 80f6 	bne.w	800995c <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	785b      	ldrb	r3, [r3, #1]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d126      	bne.n	80097c6 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	677b      	str	r3, [r7, #116]	@ 0x74
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009786:	b29b      	uxth	r3, r3
 8009788:	461a      	mov	r2, r3
 800978a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800978c:	4413      	add	r3, r2
 800978e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009790:	68bb      	ldr	r3, [r7, #8]
 8009792:	781b      	ldrb	r3, [r3, #0]
 8009794:	00da      	lsls	r2, r3, #3
 8009796:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009798:	4413      	add	r3, r2
 800979a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800979e:	673b      	str	r3, [r7, #112]	@ 0x70
 80097a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80097a2:	881b      	ldrh	r3, [r3, #0]
 80097a4:	b29b      	uxth	r3, r3
 80097a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097aa:	b29a      	uxth	r2, r3
 80097ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80097ae:	801a      	strh	r2, [r3, #0]
 80097b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80097b2:	881b      	ldrh	r3, [r3, #0]
 80097b4:	b29b      	uxth	r3, r3
 80097b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80097ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80097be:	b29a      	uxth	r2, r3
 80097c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80097c2:	801a      	strh	r2, [r3, #0]
 80097c4:	e01a      	b.n	80097fc <HAL_PCD_EP_DB_Transmit+0x4e8>
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	785b      	ldrb	r3, [r3, #1]
 80097ca:	2b01      	cmp	r3, #1
 80097cc:	d116      	bne.n	80097fc <HAL_PCD_EP_DB_Transmit+0x4e8>
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80097dc:	b29b      	uxth	r3, r3
 80097de:	461a      	mov	r2, r3
 80097e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80097e2:	4413      	add	r3, r2
 80097e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	781b      	ldrb	r3, [r3, #0]
 80097ea:	00da      	lsls	r2, r3, #3
 80097ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80097ee:	4413      	add	r3, r2
 80097f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80097f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80097f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80097f8:	2200      	movs	r2, #0
 80097fa:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	785b      	ldrb	r3, [r3, #1]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d12f      	bne.n	800986c <HAL_PCD_EP_DB_Transmit+0x558>
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800981c:	b29b      	uxth	r3, r3
 800981e:	461a      	mov	r2, r3
 8009820:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009824:	4413      	add	r3, r2
 8009826:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	781b      	ldrb	r3, [r3, #0]
 800982e:	00da      	lsls	r2, r3, #3
 8009830:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009834:	4413      	add	r3, r2
 8009836:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800983a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800983e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009842:	881b      	ldrh	r3, [r3, #0]
 8009844:	b29b      	uxth	r3, r3
 8009846:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800984a:	b29a      	uxth	r2, r3
 800984c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009850:	801a      	strh	r2, [r3, #0]
 8009852:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009856:	881b      	ldrh	r3, [r3, #0]
 8009858:	b29b      	uxth	r3, r3
 800985a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800985e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009862:	b29a      	uxth	r2, r3
 8009864:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009868:	801a      	strh	r2, [r3, #0]
 800986a:	e01c      	b.n	80098a6 <HAL_PCD_EP_DB_Transmit+0x592>
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	785b      	ldrb	r3, [r3, #1]
 8009870:	2b01      	cmp	r3, #1
 8009872:	d118      	bne.n	80098a6 <HAL_PCD_EP_DB_Transmit+0x592>
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800987c:	b29b      	uxth	r3, r3
 800987e:	461a      	mov	r2, r3
 8009880:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009884:	4413      	add	r3, r2
 8009886:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	781b      	ldrb	r3, [r3, #0]
 800988e:	00da      	lsls	r2, r3, #3
 8009890:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009894:	4413      	add	r3, r2
 8009896:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800989a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800989e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80098a2:	2200      	movs	r2, #0
 80098a4:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	78db      	ldrb	r3, [r3, #3]
 80098aa:	2b02      	cmp	r3, #2
 80098ac:	d127      	bne.n	80098fe <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	461a      	mov	r2, r3
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	781b      	ldrb	r3, [r3, #0]
 80098b8:	009b      	lsls	r3, r3, #2
 80098ba:	4413      	add	r3, r2
 80098bc:	881b      	ldrh	r3, [r3, #0]
 80098be:	b29b      	uxth	r3, r3
 80098c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80098c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098c8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80098cc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80098d0:	f083 0320 	eor.w	r3, r3, #32
 80098d4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	461a      	mov	r2, r3
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	781b      	ldrb	r3, [r3, #0]
 80098e2:	009b      	lsls	r3, r3, #2
 80098e4:	441a      	add	r2, r3
 80098e6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80098ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80098ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80098f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80098f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098fa:	b29b      	uxth	r3, r3
 80098fc:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	781b      	ldrb	r3, [r3, #0]
 8009902:	4619      	mov	r1, r3
 8009904:	68f8      	ldr	r0, [r7, #12]
 8009906:	f00b f856 	bl	80149b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800990a:	88fb      	ldrh	r3, [r7, #6]
 800990c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009910:	2b00      	cmp	r3, #0
 8009912:	d121      	bne.n	8009958 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	461a      	mov	r2, r3
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	4413      	add	r3, r2
 8009922:	881b      	ldrh	r3, [r3, #0]
 8009924:	b29b      	uxth	r3, r3
 8009926:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800992a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800992e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	461a      	mov	r2, r3
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	781b      	ldrb	r3, [r3, #0]
 800993c:	009b      	lsls	r3, r3, #2
 800993e:	441a      	add	r2, r3
 8009940:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009944:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009948:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800994c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009950:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009954:	b29b      	uxth	r3, r3
 8009956:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8009958:	2300      	movs	r3, #0
 800995a:	e113      	b.n	8009b84 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800995c:	88fb      	ldrh	r3, [r7, #6]
 800995e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009962:	2b00      	cmp	r3, #0
 8009964:	d121      	bne.n	80099aa <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	461a      	mov	r2, r3
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	781b      	ldrb	r3, [r3, #0]
 8009970:	009b      	lsls	r3, r3, #2
 8009972:	4413      	add	r3, r2
 8009974:	881b      	ldrh	r3, [r3, #0]
 8009976:	b29b      	uxth	r3, r3
 8009978:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800997c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009980:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	461a      	mov	r2, r3
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	781b      	ldrb	r3, [r3, #0]
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	441a      	add	r2, r3
 8009992:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009996:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800999a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800999e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80099a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099a6:	b29b      	uxth	r3, r3
 80099a8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80099b0:	2b01      	cmp	r3, #1
 80099b2:	f040 80be 	bne.w	8009b32 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	695a      	ldr	r2, [r3, #20]
 80099ba:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80099be:	441a      	add	r2, r3
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	69da      	ldr	r2, [r3, #28]
 80099c8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80099cc:	441a      	add	r2, r3
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	6a1a      	ldr	r2, [r3, #32]
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	691b      	ldr	r3, [r3, #16]
 80099da:	429a      	cmp	r2, r3
 80099dc:	d309      	bcc.n	80099f2 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	691b      	ldr	r3, [r3, #16]
 80099e2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	6a1a      	ldr	r2, [r3, #32]
 80099e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80099ea:	1ad2      	subs	r2, r2, r3
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	621a      	str	r2, [r3, #32]
 80099f0:	e015      	b.n	8009a1e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	6a1b      	ldr	r3, [r3, #32]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d107      	bne.n	8009a0a <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80099fa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80099fe:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	2200      	movs	r2, #0
 8009a04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8009a08:	e009      	b.n	8009a1e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	6a1b      	ldr	r3, [r3, #32]
 8009a0e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8009a10:	68bb      	ldr	r3, [r7, #8]
 8009a12:	2200      	movs	r2, #0
 8009a14:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8009a16:	68bb      	ldr	r3, [r7, #8]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	785b      	ldrb	r3, [r3, #1]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d15f      	bne.n	8009aec <HAL_PCD_EP_DB_Transmit+0x7d8>
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009a3a:	b29b      	uxth	r3, r3
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009a40:	4413      	add	r3, r2
 8009a42:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	781b      	ldrb	r3, [r3, #0]
 8009a48:	00da      	lsls	r2, r3, #3
 8009a4a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009a4c:	4413      	add	r3, r2
 8009a4e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009a52:	667b      	str	r3, [r7, #100]	@ 0x64
 8009a54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a56:	881b      	ldrh	r3, [r3, #0]
 8009a58:	b29b      	uxth	r3, r3
 8009a5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009a5e:	b29a      	uxth	r2, r3
 8009a60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a62:	801a      	strh	r2, [r3, #0]
 8009a64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d10a      	bne.n	8009a80 <HAL_PCD_EP_DB_Transmit+0x76c>
 8009a6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a6c:	881b      	ldrh	r3, [r3, #0]
 8009a6e:	b29b      	uxth	r3, r3
 8009a70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009a74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009a78:	b29a      	uxth	r2, r3
 8009a7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a7c:	801a      	strh	r2, [r3, #0]
 8009a7e:	e04e      	b.n	8009b1e <HAL_PCD_EP_DB_Transmit+0x80a>
 8009a80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a82:	2b3e      	cmp	r3, #62	@ 0x3e
 8009a84:	d816      	bhi.n	8009ab4 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8009a86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a88:	085b      	lsrs	r3, r3, #1
 8009a8a:	663b      	str	r3, [r7, #96]	@ 0x60
 8009a8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a8e:	f003 0301 	and.w	r3, r3, #1
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d002      	beq.n	8009a9c <HAL_PCD_EP_DB_Transmit+0x788>
 8009a96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a98:	3301      	adds	r3, #1
 8009a9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8009a9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a9e:	881b      	ldrh	r3, [r3, #0]
 8009aa0:	b29a      	uxth	r2, r3
 8009aa2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009aa4:	b29b      	uxth	r3, r3
 8009aa6:	029b      	lsls	r3, r3, #10
 8009aa8:	b29b      	uxth	r3, r3
 8009aaa:	4313      	orrs	r3, r2
 8009aac:	b29a      	uxth	r2, r3
 8009aae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ab0:	801a      	strh	r2, [r3, #0]
 8009ab2:	e034      	b.n	8009b1e <HAL_PCD_EP_DB_Transmit+0x80a>
 8009ab4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ab6:	095b      	lsrs	r3, r3, #5
 8009ab8:	663b      	str	r3, [r7, #96]	@ 0x60
 8009aba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009abc:	f003 031f 	and.w	r3, r3, #31
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d102      	bne.n	8009aca <HAL_PCD_EP_DB_Transmit+0x7b6>
 8009ac4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ac6:	3b01      	subs	r3, #1
 8009ac8:	663b      	str	r3, [r7, #96]	@ 0x60
 8009aca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009acc:	881b      	ldrh	r3, [r3, #0]
 8009ace:	b29a      	uxth	r2, r3
 8009ad0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ad2:	b29b      	uxth	r3, r3
 8009ad4:	029b      	lsls	r3, r3, #10
 8009ad6:	b29b      	uxth	r3, r3
 8009ad8:	4313      	orrs	r3, r2
 8009ada:	b29b      	uxth	r3, r3
 8009adc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ae0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ae4:	b29a      	uxth	r2, r3
 8009ae6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ae8:	801a      	strh	r2, [r3, #0]
 8009aea:	e018      	b.n	8009b1e <HAL_PCD_EP_DB_Transmit+0x80a>
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	785b      	ldrb	r3, [r3, #1]
 8009af0:	2b01      	cmp	r3, #1
 8009af2:	d114      	bne.n	8009b1e <HAL_PCD_EP_DB_Transmit+0x80a>
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009afc:	b29b      	uxth	r3, r3
 8009afe:	461a      	mov	r2, r3
 8009b00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b02:	4413      	add	r3, r2
 8009b04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	781b      	ldrb	r3, [r3, #0]
 8009b0a:	00da      	lsls	r2, r3, #3
 8009b0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b0e:	4413      	add	r3, r2
 8009b10:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009b14:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009b16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b18:	b29a      	uxth	r2, r3
 8009b1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b1c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	6818      	ldr	r0, [r3, #0]
 8009b22:	68bb      	ldr	r3, [r7, #8]
 8009b24:	6959      	ldr	r1, [r3, #20]
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	895a      	ldrh	r2, [r3, #10]
 8009b2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b2c:	b29b      	uxth	r3, r3
 8009b2e:	f005 feba 	bl	800f8a6 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	461a      	mov	r2, r3
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	781b      	ldrb	r3, [r3, #0]
 8009b3c:	009b      	lsls	r3, r3, #2
 8009b3e:	4413      	add	r3, r2
 8009b40:	881b      	ldrh	r3, [r3, #0]
 8009b42:	b29b      	uxth	r3, r3
 8009b44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b4c:	82fb      	strh	r3, [r7, #22]
 8009b4e:	8afb      	ldrh	r3, [r7, #22]
 8009b50:	f083 0310 	eor.w	r3, r3, #16
 8009b54:	82fb      	strh	r3, [r7, #22]
 8009b56:	8afb      	ldrh	r3, [r7, #22]
 8009b58:	f083 0320 	eor.w	r3, r3, #32
 8009b5c:	82fb      	strh	r3, [r7, #22]
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	461a      	mov	r2, r3
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	781b      	ldrb	r3, [r3, #0]
 8009b68:	009b      	lsls	r3, r3, #2
 8009b6a:	441a      	add	r2, r3
 8009b6c:	8afb      	ldrh	r3, [r7, #22]
 8009b6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009b72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009b76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b7e:	b29b      	uxth	r3, r3
 8009b80:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8009b82:	2300      	movs	r3, #0
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3798      	adds	r7, #152	@ 0x98
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b087      	sub	sp, #28
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	607b      	str	r3, [r7, #4]
 8009b96:	460b      	mov	r3, r1
 8009b98:	817b      	strh	r3, [r7, #10]
 8009b9a:	4613      	mov	r3, r2
 8009b9c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009b9e:	897b      	ldrh	r3, [r7, #10]
 8009ba0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ba4:	b29b      	uxth	r3, r3
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d00b      	beq.n	8009bc2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009baa:	897b      	ldrh	r3, [r7, #10]
 8009bac:	f003 0207 	and.w	r2, r3, #7
 8009bb0:	4613      	mov	r3, r2
 8009bb2:	009b      	lsls	r3, r3, #2
 8009bb4:	4413      	add	r3, r2
 8009bb6:	00db      	lsls	r3, r3, #3
 8009bb8:	3310      	adds	r3, #16
 8009bba:	68fa      	ldr	r2, [r7, #12]
 8009bbc:	4413      	add	r3, r2
 8009bbe:	617b      	str	r3, [r7, #20]
 8009bc0:	e009      	b.n	8009bd6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009bc2:	897a      	ldrh	r2, [r7, #10]
 8009bc4:	4613      	mov	r3, r2
 8009bc6:	009b      	lsls	r3, r3, #2
 8009bc8:	4413      	add	r3, r2
 8009bca:	00db      	lsls	r3, r3, #3
 8009bcc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009bd0:	68fa      	ldr	r2, [r7, #12]
 8009bd2:	4413      	add	r3, r2
 8009bd4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8009bd6:	893b      	ldrh	r3, [r7, #8]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d107      	bne.n	8009bec <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	2200      	movs	r2, #0
 8009be0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	b29a      	uxth	r2, r3
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	80da      	strh	r2, [r3, #6]
 8009bea:	e00b      	b.n	8009c04 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8009bec:	697b      	ldr	r3, [r7, #20]
 8009bee:	2201      	movs	r2, #1
 8009bf0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	b29a      	uxth	r2, r3
 8009bf6:	697b      	ldr	r3, [r7, #20]
 8009bf8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	0c1b      	lsrs	r3, r3, #16
 8009bfe:	b29a      	uxth	r2, r3
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009c04:	2300      	movs	r3, #0
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	371c      	adds	r7, #28
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c10:	4770      	bx	lr

08009c12 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009c12:	b480      	push	{r7}
 8009c14:	b085      	sub	sp, #20
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2201      	movs	r2, #1
 8009c24:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009c36:	b29b      	uxth	r3, r3
 8009c38:	f043 0301 	orr.w	r3, r3, #1
 8009c3c:	b29a      	uxth	r2, r3
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009c4a:	b29b      	uxth	r3, r3
 8009c4c:	f043 0302 	orr.w	r3, r3, #2
 8009c50:	b29a      	uxth	r2, r3
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8009c58:	2300      	movs	r3, #0
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3714      	adds	r7, #20
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c64:	4770      	bx	lr
	...

08009c68 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009c68:	b480      	push	{r7}
 8009c6a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009c6c:	4b05      	ldr	r3, [pc, #20]	@ (8009c84 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4a04      	ldr	r2, [pc, #16]	@ (8009c84 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009c72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c76:	6013      	str	r3, [r2, #0]
}
 8009c78:	bf00      	nop
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr
 8009c82:	bf00      	nop
 8009c84:	58000400 	.word	0x58000400

08009c88 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009c88:	b480      	push	{r7}
 8009c8a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8009c8c:	4b04      	ldr	r3, [pc, #16]	@ (8009ca0 <HAL_PWREx_GetVoltageRange+0x18>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8009c94:	4618      	mov	r0, r3
 8009c96:	46bd      	mov	sp, r7
 8009c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9c:	4770      	bx	lr
 8009c9e:	bf00      	nop
 8009ca0:	58000400 	.word	0x58000400

08009ca4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8009ca8:	4b05      	ldr	r3, [pc, #20]	@ (8009cc0 <HAL_PWREx_EnableVddUSB+0x1c>)
 8009caa:	685b      	ldr	r3, [r3, #4]
 8009cac:	4a04      	ldr	r2, [pc, #16]	@ (8009cc0 <HAL_PWREx_EnableVddUSB+0x1c>)
 8009cae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009cb2:	6053      	str	r3, [r2, #4]
}
 8009cb4:	bf00      	nop
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbc:	4770      	bx	lr
 8009cbe:	bf00      	nop
 8009cc0:	58000400 	.word	0x58000400

08009cc4 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8009cc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009cd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009cd6:	d101      	bne.n	8009cdc <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8009cd8:	2301      	movs	r3, #1
 8009cda:	e000      	b.n	8009cde <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8009cdc:	2300      	movs	r3, #0
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce6:	4770      	bx	lr

08009ce8 <LL_RCC_HSE_Enable>:
{
 8009ce8:	b480      	push	{r7}
 8009cea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8009cec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009cf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009cfa:	6013      	str	r3, [r2, #0]
}
 8009cfc:	bf00      	nop
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d04:	4770      	bx	lr

08009d06 <LL_RCC_HSE_Disable>:
{
 8009d06:	b480      	push	{r7}
 8009d08:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8009d0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009d14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009d18:	6013      	str	r3, [r2, #0]
}
 8009d1a:	bf00      	nop
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d22:	4770      	bx	lr

08009d24 <LL_RCC_HSE_IsReady>:
{
 8009d24:	b480      	push	{r7}
 8009d26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8009d28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d36:	d101      	bne.n	8009d3c <LL_RCC_HSE_IsReady+0x18>
 8009d38:	2301      	movs	r3, #1
 8009d3a:	e000      	b.n	8009d3e <LL_RCC_HSE_IsReady+0x1a>
 8009d3c:	2300      	movs	r3, #0
}
 8009d3e:	4618      	mov	r0, r3
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr

08009d48 <LL_RCC_HSI_Enable>:
{
 8009d48:	b480      	push	{r7}
 8009d4a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8009d4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009d56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d5a:	6013      	str	r3, [r2, #0]
}
 8009d5c:	bf00      	nop
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d64:	4770      	bx	lr

08009d66 <LL_RCC_HSI_Disable>:
{
 8009d66:	b480      	push	{r7}
 8009d68:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8009d6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009d74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d78:	6013      	str	r3, [r2, #0]
}
 8009d7a:	bf00      	nop
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d82:	4770      	bx	lr

08009d84 <LL_RCC_HSI_IsReady>:
{
 8009d84:	b480      	push	{r7}
 8009d86:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8009d88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d96:	d101      	bne.n	8009d9c <LL_RCC_HSI_IsReady+0x18>
 8009d98:	2301      	movs	r3, #1
 8009d9a:	e000      	b.n	8009d9e <LL_RCC_HSI_IsReady+0x1a>
 8009d9c:	2300      	movs	r3, #0
}
 8009d9e:	4618      	mov	r0, r3
 8009da0:	46bd      	mov	sp, r7
 8009da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da6:	4770      	bx	lr

08009da8 <LL_RCC_HSI_SetCalibTrimming>:
{
 8009da8:	b480      	push	{r7}
 8009daa:	b083      	sub	sp, #12
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8009db0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009db4:	685b      	ldr	r3, [r3, #4]
 8009db6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	061b      	lsls	r3, r3, #24
 8009dbe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	604b      	str	r3, [r1, #4]
}
 8009dc6:	bf00      	nop
 8009dc8:	370c      	adds	r7, #12
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd0:	4770      	bx	lr

08009dd2 <LL_RCC_HSI48_Enable>:
{
 8009dd2:	b480      	push	{r7}
 8009dd4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8009dd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009dda:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009dde:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009de2:	f043 0301 	orr.w	r3, r3, #1
 8009de6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8009dea:	bf00      	nop
 8009dec:	46bd      	mov	sp, r7
 8009dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df2:	4770      	bx	lr

08009df4 <LL_RCC_HSI48_Disable>:
{
 8009df4:	b480      	push	{r7}
 8009df6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8009df8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009dfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e00:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009e04:	f023 0301 	bic.w	r3, r3, #1
 8009e08:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8009e0c:	bf00      	nop
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e14:	4770      	bx	lr

08009e16 <LL_RCC_HSI48_IsReady>:
{
 8009e16:	b480      	push	{r7}
 8009e18:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8009e1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e22:	f003 0302 	and.w	r3, r3, #2
 8009e26:	2b02      	cmp	r3, #2
 8009e28:	d101      	bne.n	8009e2e <LL_RCC_HSI48_IsReady+0x18>
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	e000      	b.n	8009e30 <LL_RCC_HSI48_IsReady+0x1a>
 8009e2e:	2300      	movs	r3, #0
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	46bd      	mov	sp, r7
 8009e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e38:	4770      	bx	lr

08009e3a <LL_RCC_LSE_Enable>:
{
 8009e3a:	b480      	push	{r7}
 8009e3c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009e3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009e4a:	f043 0301 	orr.w	r3, r3, #1
 8009e4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009e52:	bf00      	nop
 8009e54:	46bd      	mov	sp, r7
 8009e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5a:	4770      	bx	lr

08009e5c <LL_RCC_LSE_Disable>:
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009e60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009e6c:	f023 0301 	bic.w	r3, r3, #1
 8009e70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009e74:	bf00      	nop
 8009e76:	46bd      	mov	sp, r7
 8009e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7c:	4770      	bx	lr

08009e7e <LL_RCC_LSE_EnableBypass>:
{
 8009e7e:	b480      	push	{r7}
 8009e80:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009e82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009e8e:	f043 0304 	orr.w	r3, r3, #4
 8009e92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009e96:	bf00      	nop
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9e:	4770      	bx	lr

08009ea0 <LL_RCC_LSE_DisableBypass>:
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009ea4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009eac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009eb0:	f023 0304 	bic.w	r3, r3, #4
 8009eb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009eb8:	bf00      	nop
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec0:	4770      	bx	lr

08009ec2 <LL_RCC_LSE_IsReady>:
{
 8009ec2:	b480      	push	{r7}
 8009ec4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8009ec6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ece:	f003 0302 	and.w	r3, r3, #2
 8009ed2:	2b02      	cmp	r3, #2
 8009ed4:	d101      	bne.n	8009eda <LL_RCC_LSE_IsReady+0x18>
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	e000      	b.n	8009edc <LL_RCC_LSE_IsReady+0x1a>
 8009eda:	2300      	movs	r3, #0
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee4:	4770      	bx	lr

08009ee6 <LL_RCC_LSI1_Enable>:
{
 8009ee6:	b480      	push	{r7}
 8009ee8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8009eea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009eee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ef2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009ef6:	f043 0301 	orr.w	r3, r3, #1
 8009efa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009efe:	bf00      	nop
 8009f00:	46bd      	mov	sp, r7
 8009f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f06:	4770      	bx	lr

08009f08 <LL_RCC_LSI1_Disable>:
{
 8009f08:	b480      	push	{r7}
 8009f0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8009f0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f14:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009f18:	f023 0301 	bic.w	r3, r3, #1
 8009f1c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009f20:	bf00      	nop
 8009f22:	46bd      	mov	sp, r7
 8009f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f28:	4770      	bx	lr

08009f2a <LL_RCC_LSI1_IsReady>:
{
 8009f2a:	b480      	push	{r7}
 8009f2c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8009f2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f36:	f003 0302 	and.w	r3, r3, #2
 8009f3a:	2b02      	cmp	r3, #2
 8009f3c:	d101      	bne.n	8009f42 <LL_RCC_LSI1_IsReady+0x18>
 8009f3e:	2301      	movs	r3, #1
 8009f40:	e000      	b.n	8009f44 <LL_RCC_LSI1_IsReady+0x1a>
 8009f42:	2300      	movs	r3, #0
}
 8009f44:	4618      	mov	r0, r3
 8009f46:	46bd      	mov	sp, r7
 8009f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4c:	4770      	bx	lr

08009f4e <LL_RCC_LSI2_Enable>:
{
 8009f4e:	b480      	push	{r7}
 8009f50:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8009f52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f5a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009f5e:	f043 0304 	orr.w	r3, r3, #4
 8009f62:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009f66:	bf00      	nop
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr

08009f70 <LL_RCC_LSI2_Disable>:
{
 8009f70:	b480      	push	{r7}
 8009f72:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8009f74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f7c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009f80:	f023 0304 	bic.w	r3, r3, #4
 8009f84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009f88:	bf00      	nop
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f90:	4770      	bx	lr

08009f92 <LL_RCC_LSI2_IsReady>:
{
 8009f92:	b480      	push	{r7}
 8009f94:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8009f96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f9e:	f003 0308 	and.w	r3, r3, #8
 8009fa2:	2b08      	cmp	r3, #8
 8009fa4:	d101      	bne.n	8009faa <LL_RCC_LSI2_IsReady+0x18>
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	e000      	b.n	8009fac <LL_RCC_LSI2_IsReady+0x1a>
 8009faa:	2300      	movs	r3, #0
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb4:	4770      	bx	lr

08009fb6 <LL_RCC_LSI2_SetTrimming>:
{
 8009fb6:	b480      	push	{r7}
 8009fb8:	b083      	sub	sp, #12
 8009fba:	af00      	add	r7, sp, #0
 8009fbc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8009fbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009fc6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	021b      	lsls	r3, r3, #8
 8009fce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009fd2:	4313      	orrs	r3, r2
 8009fd4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8009fd8:	bf00      	nop
 8009fda:	370c      	adds	r7, #12
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe2:	4770      	bx	lr

08009fe4 <LL_RCC_MSI_Enable>:
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8009fe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009ff2:	f043 0301 	orr.w	r3, r3, #1
 8009ff6:	6013      	str	r3, [r2, #0]
}
 8009ff8:	bf00      	nop
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a000:	4770      	bx	lr

0800a002 <LL_RCC_MSI_Disable>:
{
 800a002:	b480      	push	{r7}
 800a004:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800a006:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a010:	f023 0301 	bic.w	r3, r3, #1
 800a014:	6013      	str	r3, [r2, #0]
}
 800a016:	bf00      	nop
 800a018:	46bd      	mov	sp, r7
 800a01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01e:	4770      	bx	lr

0800a020 <LL_RCC_MSI_IsReady>:
{
 800a020:	b480      	push	{r7}
 800a022:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800a024:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f003 0302 	and.w	r3, r3, #2
 800a02e:	2b02      	cmp	r3, #2
 800a030:	d101      	bne.n	800a036 <LL_RCC_MSI_IsReady+0x16>
 800a032:	2301      	movs	r3, #1
 800a034:	e000      	b.n	800a038 <LL_RCC_MSI_IsReady+0x18>
 800a036:	2300      	movs	r3, #0
}
 800a038:	4618      	mov	r0, r3
 800a03a:	46bd      	mov	sp, r7
 800a03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a040:	4770      	bx	lr

0800a042 <LL_RCC_MSI_SetRange>:
{
 800a042:	b480      	push	{r7}
 800a044:	b083      	sub	sp, #12
 800a046:	af00      	add	r7, sp, #0
 800a048:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800a04a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a054:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	4313      	orrs	r3, r2
 800a05c:	600b      	str	r3, [r1, #0]
}
 800a05e:	bf00      	nop
 800a060:	370c      	adds	r7, #12
 800a062:	46bd      	mov	sp, r7
 800a064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a068:	4770      	bx	lr

0800a06a <LL_RCC_MSI_GetRange>:
{
 800a06a:	b480      	push	{r7}
 800a06c:	b083      	sub	sp, #12
 800a06e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800a070:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a07a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2bb0      	cmp	r3, #176	@ 0xb0
 800a080:	d901      	bls.n	800a086 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800a082:	23b0      	movs	r3, #176	@ 0xb0
 800a084:	607b      	str	r3, [r7, #4]
  return msiRange;
 800a086:	687b      	ldr	r3, [r7, #4]
}
 800a088:	4618      	mov	r0, r3
 800a08a:	370c      	adds	r7, #12
 800a08c:	46bd      	mov	sp, r7
 800a08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a092:	4770      	bx	lr

0800a094 <LL_RCC_MSI_SetCalibTrimming>:
{
 800a094:	b480      	push	{r7}
 800a096:	b083      	sub	sp, #12
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800a09c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	021b      	lsls	r3, r3, #8
 800a0aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a0ae:	4313      	orrs	r3, r2
 800a0b0:	604b      	str	r3, [r1, #4]
}
 800a0b2:	bf00      	nop
 800a0b4:	370c      	adds	r7, #12
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0bc:	4770      	bx	lr

0800a0be <LL_RCC_SetSysClkSource>:
{
 800a0be:	b480      	push	{r7}
 800a0c0:	b083      	sub	sp, #12
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800a0c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0ca:	689b      	ldr	r3, [r3, #8]
 800a0cc:	f023 0203 	bic.w	r2, r3, #3
 800a0d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	4313      	orrs	r3, r2
 800a0d8:	608b      	str	r3, [r1, #8]
}
 800a0da:	bf00      	nop
 800a0dc:	370c      	adds	r7, #12
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e4:	4770      	bx	lr

0800a0e6 <LL_RCC_GetSysClkSource>:
{
 800a0e6:	b480      	push	{r7}
 800a0e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800a0ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0ee:	689b      	ldr	r3, [r3, #8]
 800a0f0:	f003 030c 	and.w	r3, r3, #12
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fc:	4770      	bx	lr

0800a0fe <LL_RCC_SetAHBPrescaler>:
{
 800a0fe:	b480      	push	{r7}
 800a100:	b083      	sub	sp, #12
 800a102:	af00      	add	r7, sp, #0
 800a104:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800a106:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a10a:	689b      	ldr	r3, [r3, #8]
 800a10c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a110:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	4313      	orrs	r3, r2
 800a118:	608b      	str	r3, [r1, #8]
}
 800a11a:	bf00      	nop
 800a11c:	370c      	adds	r7, #12
 800a11e:	46bd      	mov	sp, r7
 800a120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a124:	4770      	bx	lr

0800a126 <LL_C2_RCC_SetAHBPrescaler>:
{
 800a126:	b480      	push	{r7}
 800a128:	b083      	sub	sp, #12
 800a12a:	af00      	add	r7, sp, #0
 800a12c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800a12e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a132:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a136:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a13a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	4313      	orrs	r3, r2
 800a142:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800a146:	bf00      	nop
 800a148:	370c      	adds	r7, #12
 800a14a:	46bd      	mov	sp, r7
 800a14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a150:	4770      	bx	lr

0800a152 <LL_RCC_SetAHB4Prescaler>:
{
 800a152:	b480      	push	{r7}
 800a154:	b083      	sub	sp, #12
 800a156:	af00      	add	r7, sp, #0
 800a158:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800a15a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a15e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a162:	f023 020f 	bic.w	r2, r3, #15
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	091b      	lsrs	r3, r3, #4
 800a16a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a16e:	4313      	orrs	r3, r2
 800a170:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800a174:	bf00      	nop
 800a176:	370c      	adds	r7, #12
 800a178:	46bd      	mov	sp, r7
 800a17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17e:	4770      	bx	lr

0800a180 <LL_RCC_SetAPB1Prescaler>:
{
 800a180:	b480      	push	{r7}
 800a182:	b083      	sub	sp, #12
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800a188:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a18c:	689b      	ldr	r3, [r3, #8]
 800a18e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a192:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	4313      	orrs	r3, r2
 800a19a:	608b      	str	r3, [r1, #8]
}
 800a19c:	bf00      	nop
 800a19e:	370c      	adds	r7, #12
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a6:	4770      	bx	lr

0800a1a8 <LL_RCC_SetAPB2Prescaler>:
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	b083      	sub	sp, #12
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800a1b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1b4:	689b      	ldr	r3, [r3, #8]
 800a1b6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a1ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	4313      	orrs	r3, r2
 800a1c2:	608b      	str	r3, [r1, #8]
}
 800a1c4:	bf00      	nop
 800a1c6:	370c      	adds	r7, #12
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ce:	4770      	bx	lr

0800a1d0 <LL_RCC_GetAHBPrescaler>:
{
 800a1d0:	b480      	push	{r7}
 800a1d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800a1d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1d8:	689b      	ldr	r3, [r3, #8]
 800a1da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e6:	4770      	bx	lr

0800a1e8 <LL_C2_RCC_GetAHBPrescaler>:
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 800a1ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1f0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a1f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a200:	4770      	bx	lr

0800a202 <LL_RCC_GetAHB4Prescaler>:
{
 800a202:	b480      	push	{r7}
 800a204:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800a206:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a20a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a20e:	011b      	lsls	r3, r3, #4
 800a210:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800a214:	4618      	mov	r0, r3
 800a216:	46bd      	mov	sp, r7
 800a218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21c:	4770      	bx	lr

0800a21e <LL_RCC_GetAPB1Prescaler>:
{
 800a21e:	b480      	push	{r7}
 800a220:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800a222:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a226:	689b      	ldr	r3, [r3, #8]
 800a228:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	46bd      	mov	sp, r7
 800a230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a234:	4770      	bx	lr

0800a236 <LL_RCC_GetAPB2Prescaler>:
{
 800a236:	b480      	push	{r7}
 800a238:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800a23a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a23e:	689b      	ldr	r3, [r3, #8]
 800a240:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800a244:	4618      	mov	r0, r3
 800a246:	46bd      	mov	sp, r7
 800a248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24c:	4770      	bx	lr

0800a24e <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800a24e:	b480      	push	{r7}
 800a250:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800a252:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a25c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a260:	6013      	str	r3, [r2, #0]
}
 800a262:	bf00      	nop
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr

0800a26c <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800a26c:	b480      	push	{r7}
 800a26e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800a270:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a27a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a27e:	6013      	str	r3, [r2, #0]
}
 800a280:	bf00      	nop
 800a282:	46bd      	mov	sp, r7
 800a284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a288:	4770      	bx	lr

0800a28a <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800a28a:	b480      	push	{r7}
 800a28c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800a28e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a298:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a29c:	d101      	bne.n	800a2a2 <LL_RCC_PLL_IsReady+0x18>
 800a29e:	2301      	movs	r3, #1
 800a2a0:	e000      	b.n	800a2a4 <LL_RCC_PLL_IsReady+0x1a>
 800a2a2:	2300      	movs	r3, #0
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ac:	4770      	bx	lr

0800a2ae <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800a2ae:	b480      	push	{r7}
 800a2b0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800a2b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2b6:	68db      	ldr	r3, [r3, #12]
 800a2b8:	0a1b      	lsrs	r3, r3, #8
 800a2ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c6:	4770      	bx	lr

0800a2c8 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800a2cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2d0:	68db      	ldr	r3, [r3, #12]
 800a2d2:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2de:	4770      	bx	lr

0800a2e0 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800a2e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2e8:	68db      	ldr	r3, [r3, #12]
 800a2ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f6:	4770      	bx	lr

0800a2f8 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800a2fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a300:	68db      	ldr	r3, [r3, #12]
 800a302:	f003 0303 	and.w	r3, r3, #3
}
 800a306:	4618      	mov	r0, r3
 800a308:	46bd      	mov	sp, r7
 800a30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30e:	4770      	bx	lr

0800a310 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800a310:	b480      	push	{r7}
 800a312:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800a314:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a318:	689b      	ldr	r3, [r3, #8]
 800a31a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a31e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a322:	d101      	bne.n	800a328 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800a324:	2301      	movs	r3, #1
 800a326:	e000      	b.n	800a32a <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800a328:	2300      	movs	r3, #0
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	46bd      	mov	sp, r7
 800a32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a332:	4770      	bx	lr

0800a334 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800a334:	b480      	push	{r7}
 800a336:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800a338:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a33c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a344:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a348:	d101      	bne.n	800a34e <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800a34a:	2301      	movs	r3, #1
 800a34c:	e000      	b.n	800a350 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800a34e:	2300      	movs	r3, #0
}
 800a350:	4618      	mov	r0, r3
 800a352:	46bd      	mov	sp, r7
 800a354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a358:	4770      	bx	lr

0800a35a <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800a35a:	b480      	push	{r7}
 800a35c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800a35e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a362:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a366:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a36a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a36e:	d101      	bne.n	800a374 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800a370:	2301      	movs	r3, #1
 800a372:	e000      	b.n	800a376 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800a374:	2300      	movs	r3, #0
}
 800a376:	4618      	mov	r0, r3
 800a378:	46bd      	mov	sp, r7
 800a37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37e:	4770      	bx	lr

0800a380 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800a380:	b480      	push	{r7}
 800a382:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800a384:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a388:	689b      	ldr	r3, [r3, #8]
 800a38a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a38e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a392:	d101      	bne.n	800a398 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800a394:	2301      	movs	r3, #1
 800a396:	e000      	b.n	800a39a <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800a398:	2300      	movs	r3, #0
}
 800a39a:	4618      	mov	r0, r3
 800a39c:	46bd      	mov	sp, r7
 800a39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a2:	4770      	bx	lr

0800a3a4 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800a3a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a3ac:	689b      	ldr	r3, [r3, #8]
 800a3ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a3b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a3b6:	d101      	bne.n	800a3bc <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800a3b8:	2301      	movs	r3, #1
 800a3ba:	e000      	b.n	800a3be <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800a3bc:	2300      	movs	r3, #0
}
 800a3be:	4618      	mov	r0, r3
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c6:	4770      	bx	lr

0800a3c8 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a3c8:	b590      	push	{r4, r7, lr}
 800a3ca:	b08d      	sub	sp, #52	@ 0x34
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d101      	bne.n	800a3da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a3d6:	2301      	movs	r3, #1
 800a3d8:	e363      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f003 0320 	and.w	r3, r3, #32
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	f000 808d 	beq.w	800a502 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a3e8:	f7ff fe7d 	bl	800a0e6 <LL_RCC_GetSysClkSource>
 800a3ec:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a3ee:	f7ff ff83 	bl	800a2f8 <LL_RCC_PLL_GetMainSource>
 800a3f2:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800a3f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d005      	beq.n	800a406 <HAL_RCC_OscConfig+0x3e>
 800a3fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3fc:	2b0c      	cmp	r3, #12
 800a3fe:	d147      	bne.n	800a490 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800a400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a402:	2b01      	cmp	r3, #1
 800a404:	d144      	bne.n	800a490 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	69db      	ldr	r3, [r3, #28]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d101      	bne.n	800a412 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800a40e:	2301      	movs	r3, #1
 800a410:	e347      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800a416:	f7ff fe28 	bl	800a06a <LL_RCC_MSI_GetRange>
 800a41a:	4603      	mov	r3, r0
 800a41c:	429c      	cmp	r4, r3
 800a41e:	d914      	bls.n	800a44a <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a424:	4618      	mov	r0, r3
 800a426:	f000 fd61 	bl	800aeec <RCC_SetFlashLatencyFromMSIRange>
 800a42a:	4603      	mov	r3, r0
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d001      	beq.n	800a434 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800a430:	2301      	movs	r3, #1
 800a432:	e336      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a438:	4618      	mov	r0, r3
 800a43a:	f7ff fe02 	bl	800a042 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	6a1b      	ldr	r3, [r3, #32]
 800a442:	4618      	mov	r0, r3
 800a444:	f7ff fe26 	bl	800a094 <LL_RCC_MSI_SetCalibTrimming>
 800a448:	e013      	b.n	800a472 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a44e:	4618      	mov	r0, r3
 800a450:	f7ff fdf7 	bl	800a042 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	6a1b      	ldr	r3, [r3, #32]
 800a458:	4618      	mov	r0, r3
 800a45a:	f7ff fe1b 	bl	800a094 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a462:	4618      	mov	r0, r3
 800a464:	f000 fd42 	bl	800aeec <RCC_SetFlashLatencyFromMSIRange>
 800a468:	4603      	mov	r3, r0
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d001      	beq.n	800a472 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800a46e:	2301      	movs	r3, #1
 800a470:	e317      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800a472:	f000 fcc9 	bl	800ae08 <HAL_RCC_GetHCLKFreq>
 800a476:	4603      	mov	r3, r0
 800a478:	4aa4      	ldr	r2, [pc, #656]	@ (800a70c <HAL_RCC_OscConfig+0x344>)
 800a47a:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a47c:	4ba4      	ldr	r3, [pc, #656]	@ (800a710 <HAL_RCC_OscConfig+0x348>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4618      	mov	r0, r3
 800a482:	f7fa fa9f 	bl	80049c4 <HAL_InitTick>
 800a486:	4603      	mov	r3, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d039      	beq.n	800a500 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800a48c:	2301      	movs	r3, #1
 800a48e:	e308      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	69db      	ldr	r3, [r3, #28]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d01e      	beq.n	800a4d6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a498:	f7ff fda4 	bl	8009fe4 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a49c:	f7fb f8ac 	bl	80055f8 <HAL_GetTick>
 800a4a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800a4a2:	e008      	b.n	800a4b6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a4a4:	f7fb f8a8 	bl	80055f8 <HAL_GetTick>
 800a4a8:	4602      	mov	r2, r0
 800a4aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4ac:	1ad3      	subs	r3, r2, r3
 800a4ae:	2b02      	cmp	r3, #2
 800a4b0:	d901      	bls.n	800a4b6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800a4b2:	2303      	movs	r3, #3
 800a4b4:	e2f5      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800a4b6:	f7ff fdb3 	bl	800a020 <LL_RCC_MSI_IsReady>
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d0f1      	beq.n	800a4a4 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f7ff fdbc 	bl	800a042 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6a1b      	ldr	r3, [r3, #32]
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	f7ff fde0 	bl	800a094 <LL_RCC_MSI_SetCalibTrimming>
 800a4d4:	e015      	b.n	800a502 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a4d6:	f7ff fd94 	bl	800a002 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a4da:	f7fb f88d 	bl	80055f8 <HAL_GetTick>
 800a4de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800a4e0:	e008      	b.n	800a4f4 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a4e2:	f7fb f889 	bl	80055f8 <HAL_GetTick>
 800a4e6:	4602      	mov	r2, r0
 800a4e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4ea:	1ad3      	subs	r3, r2, r3
 800a4ec:	2b02      	cmp	r3, #2
 800a4ee:	d901      	bls.n	800a4f4 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800a4f0:	2303      	movs	r3, #3
 800a4f2:	e2d6      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800a4f4:	f7ff fd94 	bl	800a020 <LL_RCC_MSI_IsReady>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d1f1      	bne.n	800a4e2 <HAL_RCC_OscConfig+0x11a>
 800a4fe:	e000      	b.n	800a502 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800a500:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f003 0301 	and.w	r3, r3, #1
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d047      	beq.n	800a59e <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a50e:	f7ff fdea 	bl	800a0e6 <LL_RCC_GetSysClkSource>
 800a512:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a514:	f7ff fef0 	bl	800a2f8 <LL_RCC_PLL_GetMainSource>
 800a518:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800a51a:	6a3b      	ldr	r3, [r7, #32]
 800a51c:	2b08      	cmp	r3, #8
 800a51e:	d005      	beq.n	800a52c <HAL_RCC_OscConfig+0x164>
 800a520:	6a3b      	ldr	r3, [r7, #32]
 800a522:	2b0c      	cmp	r3, #12
 800a524:	d108      	bne.n	800a538 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800a526:	69fb      	ldr	r3, [r7, #28]
 800a528:	2b03      	cmp	r3, #3
 800a52a:	d105      	bne.n	800a538 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d134      	bne.n	800a59e <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800a534:	2301      	movs	r3, #1
 800a536:	e2b4      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	685b      	ldr	r3, [r3, #4]
 800a53c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a540:	d102      	bne.n	800a548 <HAL_RCC_OscConfig+0x180>
 800a542:	f7ff fbd1 	bl	8009ce8 <LL_RCC_HSE_Enable>
 800a546:	e001      	b.n	800a54c <HAL_RCC_OscConfig+0x184>
 800a548:	f7ff fbdd 	bl	8009d06 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	685b      	ldr	r3, [r3, #4]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d012      	beq.n	800a57a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a554:	f7fb f850 	bl	80055f8 <HAL_GetTick>
 800a558:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800a55a:	e008      	b.n	800a56e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a55c:	f7fb f84c 	bl	80055f8 <HAL_GetTick>
 800a560:	4602      	mov	r2, r0
 800a562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a564:	1ad3      	subs	r3, r2, r3
 800a566:	2b64      	cmp	r3, #100	@ 0x64
 800a568:	d901      	bls.n	800a56e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800a56a:	2303      	movs	r3, #3
 800a56c:	e299      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800a56e:	f7ff fbd9 	bl	8009d24 <LL_RCC_HSE_IsReady>
 800a572:	4603      	mov	r3, r0
 800a574:	2b00      	cmp	r3, #0
 800a576:	d0f1      	beq.n	800a55c <HAL_RCC_OscConfig+0x194>
 800a578:	e011      	b.n	800a59e <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a57a:	f7fb f83d 	bl	80055f8 <HAL_GetTick>
 800a57e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800a580:	e008      	b.n	800a594 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a582:	f7fb f839 	bl	80055f8 <HAL_GetTick>
 800a586:	4602      	mov	r2, r0
 800a588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a58a:	1ad3      	subs	r3, r2, r3
 800a58c:	2b64      	cmp	r3, #100	@ 0x64
 800a58e:	d901      	bls.n	800a594 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800a590:	2303      	movs	r3, #3
 800a592:	e286      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800a594:	f7ff fbc6 	bl	8009d24 <LL_RCC_HSE_IsReady>
 800a598:	4603      	mov	r3, r0
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d1f1      	bne.n	800a582 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f003 0302 	and.w	r3, r3, #2
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d04c      	beq.n	800a644 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5aa:	f7ff fd9c 	bl	800a0e6 <LL_RCC_GetSysClkSource>
 800a5ae:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a5b0:	f7ff fea2 	bl	800a2f8 <LL_RCC_PLL_GetMainSource>
 800a5b4:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800a5b6:	69bb      	ldr	r3, [r7, #24]
 800a5b8:	2b04      	cmp	r3, #4
 800a5ba:	d005      	beq.n	800a5c8 <HAL_RCC_OscConfig+0x200>
 800a5bc:	69bb      	ldr	r3, [r7, #24]
 800a5be:	2b0c      	cmp	r3, #12
 800a5c0:	d10e      	bne.n	800a5e0 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800a5c2:	697b      	ldr	r3, [r7, #20]
 800a5c4:	2b02      	cmp	r3, #2
 800a5c6:	d10b      	bne.n	800a5e0 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	68db      	ldr	r3, [r3, #12]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d101      	bne.n	800a5d4 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	e266      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	691b      	ldr	r3, [r3, #16]
 800a5d8:	4618      	mov	r0, r3
 800a5da:	f7ff fbe5 	bl	8009da8 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800a5de:	e031      	b.n	800a644 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	68db      	ldr	r3, [r3, #12]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d019      	beq.n	800a61c <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a5e8:	f7ff fbae 	bl	8009d48 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5ec:	f7fb f804 	bl	80055f8 <HAL_GetTick>
 800a5f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800a5f2:	e008      	b.n	800a606 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a5f4:	f7fb f800 	bl	80055f8 <HAL_GetTick>
 800a5f8:	4602      	mov	r2, r0
 800a5fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5fc:	1ad3      	subs	r3, r2, r3
 800a5fe:	2b02      	cmp	r3, #2
 800a600:	d901      	bls.n	800a606 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a602:	2303      	movs	r3, #3
 800a604:	e24d      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800a606:	f7ff fbbd 	bl	8009d84 <LL_RCC_HSI_IsReady>
 800a60a:	4603      	mov	r3, r0
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d0f1      	beq.n	800a5f4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	691b      	ldr	r3, [r3, #16]
 800a614:	4618      	mov	r0, r3
 800a616:	f7ff fbc7 	bl	8009da8 <LL_RCC_HSI_SetCalibTrimming>
 800a61a:	e013      	b.n	800a644 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a61c:	f7ff fba3 	bl	8009d66 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a620:	f7fa ffea 	bl	80055f8 <HAL_GetTick>
 800a624:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800a626:	e008      	b.n	800a63a <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a628:	f7fa ffe6 	bl	80055f8 <HAL_GetTick>
 800a62c:	4602      	mov	r2, r0
 800a62e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a630:	1ad3      	subs	r3, r2, r3
 800a632:	2b02      	cmp	r3, #2
 800a634:	d901      	bls.n	800a63a <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800a636:	2303      	movs	r3, #3
 800a638:	e233      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800a63a:	f7ff fba3 	bl	8009d84 <LL_RCC_HSI_IsReady>
 800a63e:	4603      	mov	r3, r0
 800a640:	2b00      	cmp	r3, #0
 800a642:	d1f1      	bne.n	800a628 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	f003 0308 	and.w	r3, r3, #8
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d106      	bne.n	800a65e <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800a658:	2b00      	cmp	r3, #0
 800a65a:	f000 80a3 	beq.w	800a7a4 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	695b      	ldr	r3, [r3, #20]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d076      	beq.n	800a754 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	f003 0310 	and.w	r3, r3, #16
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d046      	beq.n	800a700 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800a672:	f7ff fc5a 	bl	8009f2a <LL_RCC_LSI1_IsReady>
 800a676:	4603      	mov	r3, r0
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d113      	bne.n	800a6a4 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800a67c:	f7ff fc33 	bl	8009ee6 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a680:	f7fa ffba 	bl	80055f8 <HAL_GetTick>
 800a684:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800a686:	e008      	b.n	800a69a <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a688:	f7fa ffb6 	bl	80055f8 <HAL_GetTick>
 800a68c:	4602      	mov	r2, r0
 800a68e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a690:	1ad3      	subs	r3, r2, r3
 800a692:	2b02      	cmp	r3, #2
 800a694:	d901      	bls.n	800a69a <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800a696:	2303      	movs	r3, #3
 800a698:	e203      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800a69a:	f7ff fc46 	bl	8009f2a <LL_RCC_LSI1_IsReady>
 800a69e:	4603      	mov	r3, r0
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d0f1      	beq.n	800a688 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800a6a4:	f7ff fc53 	bl	8009f4e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6a8:	f7fa ffa6 	bl	80055f8 <HAL_GetTick>
 800a6ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800a6ae:	e008      	b.n	800a6c2 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a6b0:	f7fa ffa2 	bl	80055f8 <HAL_GetTick>
 800a6b4:	4602      	mov	r2, r0
 800a6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6b8:	1ad3      	subs	r3, r2, r3
 800a6ba:	2b03      	cmp	r3, #3
 800a6bc:	d901      	bls.n	800a6c2 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800a6be:	2303      	movs	r3, #3
 800a6c0:	e1ef      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800a6c2:	f7ff fc66 	bl	8009f92 <LL_RCC_LSI2_IsReady>
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d0f1      	beq.n	800a6b0 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	699b      	ldr	r3, [r3, #24]
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f7ff fc70 	bl	8009fb6 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800a6d6:	f7ff fc17 	bl	8009f08 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6da:	f7fa ff8d 	bl	80055f8 <HAL_GetTick>
 800a6de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800a6e0:	e008      	b.n	800a6f4 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a6e2:	f7fa ff89 	bl	80055f8 <HAL_GetTick>
 800a6e6:	4602      	mov	r2, r0
 800a6e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ea:	1ad3      	subs	r3, r2, r3
 800a6ec:	2b02      	cmp	r3, #2
 800a6ee:	d901      	bls.n	800a6f4 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800a6f0:	2303      	movs	r3, #3
 800a6f2:	e1d6      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800a6f4:	f7ff fc19 	bl	8009f2a <LL_RCC_LSI1_IsReady>
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d1f1      	bne.n	800a6e2 <HAL_RCC_OscConfig+0x31a>
 800a6fe:	e051      	b.n	800a7a4 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800a700:	f7ff fbf1 	bl	8009ee6 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a704:	f7fa ff78 	bl	80055f8 <HAL_GetTick>
 800a708:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800a70a:	e00c      	b.n	800a726 <HAL_RCC_OscConfig+0x35e>
 800a70c:	2000002c 	.word	0x2000002c
 800a710:	20000030 	.word	0x20000030
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a714:	f7fa ff70 	bl	80055f8 <HAL_GetTick>
 800a718:	4602      	mov	r2, r0
 800a71a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a71c:	1ad3      	subs	r3, r2, r3
 800a71e:	2b02      	cmp	r3, #2
 800a720:	d901      	bls.n	800a726 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800a722:	2303      	movs	r3, #3
 800a724:	e1bd      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800a726:	f7ff fc00 	bl	8009f2a <LL_RCC_LSI1_IsReady>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d0f1      	beq.n	800a714 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800a730:	f7ff fc1e 	bl	8009f70 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800a734:	e008      	b.n	800a748 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a736:	f7fa ff5f 	bl	80055f8 <HAL_GetTick>
 800a73a:	4602      	mov	r2, r0
 800a73c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a73e:	1ad3      	subs	r3, r2, r3
 800a740:	2b03      	cmp	r3, #3
 800a742:	d901      	bls.n	800a748 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800a744:	2303      	movs	r3, #3
 800a746:	e1ac      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800a748:	f7ff fc23 	bl	8009f92 <LL_RCC_LSI2_IsReady>
 800a74c:	4603      	mov	r3, r0
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d1f1      	bne.n	800a736 <HAL_RCC_OscConfig+0x36e>
 800a752:	e027      	b.n	800a7a4 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800a754:	f7ff fc0c 	bl	8009f70 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a758:	f7fa ff4e 	bl	80055f8 <HAL_GetTick>
 800a75c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800a75e:	e008      	b.n	800a772 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a760:	f7fa ff4a 	bl	80055f8 <HAL_GetTick>
 800a764:	4602      	mov	r2, r0
 800a766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a768:	1ad3      	subs	r3, r2, r3
 800a76a:	2b03      	cmp	r3, #3
 800a76c:	d901      	bls.n	800a772 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800a76e:	2303      	movs	r3, #3
 800a770:	e197      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800a772:	f7ff fc0e 	bl	8009f92 <LL_RCC_LSI2_IsReady>
 800a776:	4603      	mov	r3, r0
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d1f1      	bne.n	800a760 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800a77c:	f7ff fbc4 	bl	8009f08 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a780:	f7fa ff3a 	bl	80055f8 <HAL_GetTick>
 800a784:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800a786:	e008      	b.n	800a79a <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a788:	f7fa ff36 	bl	80055f8 <HAL_GetTick>
 800a78c:	4602      	mov	r2, r0
 800a78e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a790:	1ad3      	subs	r3, r2, r3
 800a792:	2b02      	cmp	r3, #2
 800a794:	d901      	bls.n	800a79a <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800a796:	2303      	movs	r3, #3
 800a798:	e183      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800a79a:	f7ff fbc6 	bl	8009f2a <LL_RCC_LSI1_IsReady>
 800a79e:	4603      	mov	r3, r0
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d1f1      	bne.n	800a788 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	f003 0304 	and.w	r3, r3, #4
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d05b      	beq.n	800a868 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a7b0:	4ba7      	ldr	r3, [pc, #668]	@ (800aa50 <HAL_RCC_OscConfig+0x688>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d114      	bne.n	800a7e6 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800a7bc:	f7ff fa54 	bl	8009c68 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a7c0:	f7fa ff1a 	bl	80055f8 <HAL_GetTick>
 800a7c4:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a7c6:	e008      	b.n	800a7da <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a7c8:	f7fa ff16 	bl	80055f8 <HAL_GetTick>
 800a7cc:	4602      	mov	r2, r0
 800a7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7d0:	1ad3      	subs	r3, r2, r3
 800a7d2:	2b02      	cmp	r3, #2
 800a7d4:	d901      	bls.n	800a7da <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800a7d6:	2303      	movs	r3, #3
 800a7d8:	e163      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a7da:	4b9d      	ldr	r3, [pc, #628]	@ (800aa50 <HAL_RCC_OscConfig+0x688>)
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d0f0      	beq.n	800a7c8 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	689b      	ldr	r3, [r3, #8]
 800a7ea:	2b01      	cmp	r3, #1
 800a7ec:	d102      	bne.n	800a7f4 <HAL_RCC_OscConfig+0x42c>
 800a7ee:	f7ff fb24 	bl	8009e3a <LL_RCC_LSE_Enable>
 800a7f2:	e00c      	b.n	800a80e <HAL_RCC_OscConfig+0x446>
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	689b      	ldr	r3, [r3, #8]
 800a7f8:	2b05      	cmp	r3, #5
 800a7fa:	d104      	bne.n	800a806 <HAL_RCC_OscConfig+0x43e>
 800a7fc:	f7ff fb3f 	bl	8009e7e <LL_RCC_LSE_EnableBypass>
 800a800:	f7ff fb1b 	bl	8009e3a <LL_RCC_LSE_Enable>
 800a804:	e003      	b.n	800a80e <HAL_RCC_OscConfig+0x446>
 800a806:	f7ff fb29 	bl	8009e5c <LL_RCC_LSE_Disable>
 800a80a:	f7ff fb49 	bl	8009ea0 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	689b      	ldr	r3, [r3, #8]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d014      	beq.n	800a840 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a816:	f7fa feef 	bl	80055f8 <HAL_GetTick>
 800a81a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800a81c:	e00a      	b.n	800a834 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a81e:	f7fa feeb 	bl	80055f8 <HAL_GetTick>
 800a822:	4602      	mov	r2, r0
 800a824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a826:	1ad3      	subs	r3, r2, r3
 800a828:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a82c:	4293      	cmp	r3, r2
 800a82e:	d901      	bls.n	800a834 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800a830:	2303      	movs	r3, #3
 800a832:	e136      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800a834:	f7ff fb45 	bl	8009ec2 <LL_RCC_LSE_IsReady>
 800a838:	4603      	mov	r3, r0
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d0ef      	beq.n	800a81e <HAL_RCC_OscConfig+0x456>
 800a83e:	e013      	b.n	800a868 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a840:	f7fa feda 	bl	80055f8 <HAL_GetTick>
 800a844:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800a846:	e00a      	b.n	800a85e <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a848:	f7fa fed6 	bl	80055f8 <HAL_GetTick>
 800a84c:	4602      	mov	r2, r0
 800a84e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a850:	1ad3      	subs	r3, r2, r3
 800a852:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a856:	4293      	cmp	r3, r2
 800a858:	d901      	bls.n	800a85e <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800a85a:	2303      	movs	r3, #3
 800a85c:	e121      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800a85e:	f7ff fb30 	bl	8009ec2 <LL_RCC_LSE_IsReady>
 800a862:	4603      	mov	r3, r0
 800a864:	2b00      	cmp	r3, #0
 800a866:	d1ef      	bne.n	800a848 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a870:	2b00      	cmp	r3, #0
 800a872:	d02c      	beq.n	800a8ce <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d014      	beq.n	800a8a6 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a87c:	f7ff faa9 	bl	8009dd2 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a880:	f7fa feba 	bl	80055f8 <HAL_GetTick>
 800a884:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800a886:	e008      	b.n	800a89a <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a888:	f7fa feb6 	bl	80055f8 <HAL_GetTick>
 800a88c:	4602      	mov	r2, r0
 800a88e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a890:	1ad3      	subs	r3, r2, r3
 800a892:	2b02      	cmp	r3, #2
 800a894:	d901      	bls.n	800a89a <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800a896:	2303      	movs	r3, #3
 800a898:	e103      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800a89a:	f7ff fabc 	bl	8009e16 <LL_RCC_HSI48_IsReady>
 800a89e:	4603      	mov	r3, r0
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d0f1      	beq.n	800a888 <HAL_RCC_OscConfig+0x4c0>
 800a8a4:	e013      	b.n	800a8ce <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a8a6:	f7ff faa5 	bl	8009df4 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8aa:	f7fa fea5 	bl	80055f8 <HAL_GetTick>
 800a8ae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800a8b0:	e008      	b.n	800a8c4 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a8b2:	f7fa fea1 	bl	80055f8 <HAL_GetTick>
 800a8b6:	4602      	mov	r2, r0
 800a8b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ba:	1ad3      	subs	r3, r2, r3
 800a8bc:	2b02      	cmp	r3, #2
 800a8be:	d901      	bls.n	800a8c4 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800a8c0:	2303      	movs	r3, #3
 800a8c2:	e0ee      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800a8c4:	f7ff faa7 	bl	8009e16 <LL_RCC_HSI48_IsReady>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d1f1      	bne.n	800a8b2 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	f000 80e4 	beq.w	800aaa0 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a8d8:	f7ff fc05 	bl	800a0e6 <LL_RCC_GetSysClkSource>
 800a8dc:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800a8de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8e2:	68db      	ldr	r3, [r3, #12]
 800a8e4:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ea:	2b02      	cmp	r3, #2
 800a8ec:	f040 80b4 	bne.w	800aa58 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	f003 0203 	and.w	r2, r3, #3
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d123      	bne.n	800a946 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a908:	429a      	cmp	r2, r3
 800a90a:	d11c      	bne.n	800a946 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	0a1b      	lsrs	r3, r3, #8
 800a910:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a918:	429a      	cmp	r2, r3
 800a91a:	d114      	bne.n	800a946 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800a926:	429a      	cmp	r2, r3
 800a928:	d10d      	bne.n	800a946 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a934:	429a      	cmp	r2, r3
 800a936:	d106      	bne.n	800a946 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a942:	429a      	cmp	r2, r3
 800a944:	d05d      	beq.n	800aa02 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a946:	693b      	ldr	r3, [r7, #16]
 800a948:	2b0c      	cmp	r3, #12
 800a94a:	d058      	beq.n	800a9fe <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a94c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a956:	2b00      	cmp	r3, #0
 800a958:	d001      	beq.n	800a95e <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800a95a:	2301      	movs	r3, #1
 800a95c:	e0a1      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a95e:	f7ff fc85 	bl	800a26c <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a962:	f7fa fe49 	bl	80055f8 <HAL_GetTick>
 800a966:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a968:	e008      	b.n	800a97c <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a96a:	f7fa fe45 	bl	80055f8 <HAL_GetTick>
 800a96e:	4602      	mov	r2, r0
 800a970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a972:	1ad3      	subs	r3, r2, r3
 800a974:	2b02      	cmp	r3, #2
 800a976:	d901      	bls.n	800a97c <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800a978:	2303      	movs	r3, #3
 800a97a:	e092      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a97c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a986:	2b00      	cmp	r3, #0
 800a988:	d1ef      	bne.n	800a96a <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a98a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a98e:	68da      	ldr	r2, [r3, #12]
 800a990:	4b30      	ldr	r3, [pc, #192]	@ (800aa54 <HAL_RCC_OscConfig+0x68c>)
 800a992:	4013      	ands	r3, r2
 800a994:	687a      	ldr	r2, [r7, #4]
 800a996:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800a998:	687a      	ldr	r2, [r7, #4]
 800a99a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a99c:	4311      	orrs	r1, r2
 800a99e:	687a      	ldr	r2, [r7, #4]
 800a9a0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800a9a2:	0212      	lsls	r2, r2, #8
 800a9a4:	4311      	orrs	r1, r2
 800a9a6:	687a      	ldr	r2, [r7, #4]
 800a9a8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a9aa:	4311      	orrs	r1, r2
 800a9ac:	687a      	ldr	r2, [r7, #4]
 800a9ae:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800a9b0:	4311      	orrs	r1, r2
 800a9b2:	687a      	ldr	r2, [r7, #4]
 800a9b4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800a9b6:	430a      	orrs	r2, r1
 800a9b8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a9bc:	4313      	orrs	r3, r2
 800a9be:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a9c0:	f7ff fc45 	bl	800a24e <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a9c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9c8:	68db      	ldr	r3, [r3, #12]
 800a9ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a9ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a9d2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a9d4:	f7fa fe10 	bl	80055f8 <HAL_GetTick>
 800a9d8:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a9da:	e008      	b.n	800a9ee <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9dc:	f7fa fe0c 	bl	80055f8 <HAL_GetTick>
 800a9e0:	4602      	mov	r2, r0
 800a9e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9e4:	1ad3      	subs	r3, r2, r3
 800a9e6:	2b02      	cmp	r3, #2
 800a9e8:	d901      	bls.n	800a9ee <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800a9ea:	2303      	movs	r3, #3
 800a9ec:	e059      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a9ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d0ef      	beq.n	800a9dc <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a9fc:	e050      	b.n	800aaa0 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a9fe:	2301      	movs	r3, #1
 800aa00:	e04f      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d147      	bne.n	800aaa0 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800aa10:	f7ff fc1d 	bl	800a24e <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800aa14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa18:	68db      	ldr	r3, [r3, #12]
 800aa1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800aa1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aa22:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800aa24:	f7fa fde8 	bl	80055f8 <HAL_GetTick>
 800aa28:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa2a:	e008      	b.n	800aa3e <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa2c:	f7fa fde4 	bl	80055f8 <HAL_GetTick>
 800aa30:	4602      	mov	r2, r0
 800aa32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa34:	1ad3      	subs	r3, r2, r3
 800aa36:	2b02      	cmp	r3, #2
 800aa38:	d901      	bls.n	800aa3e <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800aa3a:	2303      	movs	r3, #3
 800aa3c:	e031      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d0ef      	beq.n	800aa2c <HAL_RCC_OscConfig+0x664>
 800aa4c:	e028      	b.n	800aaa0 <HAL_RCC_OscConfig+0x6d8>
 800aa4e:	bf00      	nop
 800aa50:	58000400 	.word	0x58000400
 800aa54:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800aa58:	693b      	ldr	r3, [r7, #16]
 800aa5a:	2b0c      	cmp	r3, #12
 800aa5c:	d01e      	beq.n	800aa9c <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa5e:	f7ff fc05 	bl	800a26c <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa62:	f7fa fdc9 	bl	80055f8 <HAL_GetTick>
 800aa66:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa68:	e008      	b.n	800aa7c <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa6a:	f7fa fdc5 	bl	80055f8 <HAL_GetTick>
 800aa6e:	4602      	mov	r2, r0
 800aa70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa72:	1ad3      	subs	r3, r2, r3
 800aa74:	2b02      	cmp	r3, #2
 800aa76:	d901      	bls.n	800aa7c <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800aa78:	2303      	movs	r3, #3
 800aa7a:	e012      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d1ef      	bne.n	800aa6a <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800aa8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa8e:	68da      	ldr	r2, [r3, #12]
 800aa90:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800aa94:	4b05      	ldr	r3, [pc, #20]	@ (800aaac <HAL_RCC_OscConfig+0x6e4>)
 800aa96:	4013      	ands	r3, r2
 800aa98:	60cb      	str	r3, [r1, #12]
 800aa9a:	e001      	b.n	800aaa0 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	e000      	b.n	800aaa2 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800aaa0:	2300      	movs	r3, #0
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3734      	adds	r7, #52	@ 0x34
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd90      	pop	{r4, r7, pc}
 800aaaa:	bf00      	nop
 800aaac:	eefefffc 	.word	0xeefefffc

0800aab0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b084      	sub	sp, #16
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
 800aab8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d101      	bne.n	800aac4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800aac0:	2301      	movs	r3, #1
 800aac2:	e12d      	b.n	800ad20 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800aac4:	4b98      	ldr	r3, [pc, #608]	@ (800ad28 <HAL_RCC_ClockConfig+0x278>)
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f003 0307 	and.w	r3, r3, #7
 800aacc:	683a      	ldr	r2, [r7, #0]
 800aace:	429a      	cmp	r2, r3
 800aad0:	d91b      	bls.n	800ab0a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aad2:	4b95      	ldr	r3, [pc, #596]	@ (800ad28 <HAL_RCC_ClockConfig+0x278>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	f023 0207 	bic.w	r2, r3, #7
 800aada:	4993      	ldr	r1, [pc, #588]	@ (800ad28 <HAL_RCC_ClockConfig+0x278>)
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	4313      	orrs	r3, r2
 800aae0:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aae2:	f7fa fd89 	bl	80055f8 <HAL_GetTick>
 800aae6:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aae8:	e008      	b.n	800aafc <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800aaea:	f7fa fd85 	bl	80055f8 <HAL_GetTick>
 800aaee:	4602      	mov	r2, r0
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	1ad3      	subs	r3, r2, r3
 800aaf4:	2b02      	cmp	r3, #2
 800aaf6:	d901      	bls.n	800aafc <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800aaf8:	2303      	movs	r3, #3
 800aafa:	e111      	b.n	800ad20 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aafc:	4b8a      	ldr	r3, [pc, #552]	@ (800ad28 <HAL_RCC_ClockConfig+0x278>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f003 0307 	and.w	r3, r3, #7
 800ab04:	683a      	ldr	r2, [r7, #0]
 800ab06:	429a      	cmp	r2, r3
 800ab08:	d1ef      	bne.n	800aaea <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f003 0302 	and.w	r3, r3, #2
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d016      	beq.n	800ab44 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	689b      	ldr	r3, [r3, #8]
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	f7ff faef 	bl	800a0fe <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800ab20:	f7fa fd6a 	bl	80055f8 <HAL_GetTick>
 800ab24:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800ab26:	e008      	b.n	800ab3a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ab28:	f7fa fd66 	bl	80055f8 <HAL_GetTick>
 800ab2c:	4602      	mov	r2, r0
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	1ad3      	subs	r3, r2, r3
 800ab32:	2b02      	cmp	r3, #2
 800ab34:	d901      	bls.n	800ab3a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800ab36:	2303      	movs	r3, #3
 800ab38:	e0f2      	b.n	800ad20 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800ab3a:	f7ff fbe9 	bl	800a310 <LL_RCC_IsActiveFlag_HPRE>
 800ab3e:	4603      	mov	r3, r0
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d0f1      	beq.n	800ab28 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f003 0320 	and.w	r3, r3, #32
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d016      	beq.n	800ab7e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	695b      	ldr	r3, [r3, #20]
 800ab54:	4618      	mov	r0, r3
 800ab56:	f7ff fae6 	bl	800a126 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800ab5a:	f7fa fd4d 	bl	80055f8 <HAL_GetTick>
 800ab5e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800ab60:	e008      	b.n	800ab74 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ab62:	f7fa fd49 	bl	80055f8 <HAL_GetTick>
 800ab66:	4602      	mov	r2, r0
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	1ad3      	subs	r3, r2, r3
 800ab6c:	2b02      	cmp	r3, #2
 800ab6e:	d901      	bls.n	800ab74 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800ab70:	2303      	movs	r3, #3
 800ab72:	e0d5      	b.n	800ad20 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800ab74:	f7ff fbde 	bl	800a334 <LL_RCC_IsActiveFlag_C2HPRE>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d0f1      	beq.n	800ab62 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d016      	beq.n	800abb8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	699b      	ldr	r3, [r3, #24]
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f7ff fadf 	bl	800a152 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800ab94:	f7fa fd30 	bl	80055f8 <HAL_GetTick>
 800ab98:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800ab9a:	e008      	b.n	800abae <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ab9c:	f7fa fd2c 	bl	80055f8 <HAL_GetTick>
 800aba0:	4602      	mov	r2, r0
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	1ad3      	subs	r3, r2, r3
 800aba6:	2b02      	cmp	r3, #2
 800aba8:	d901      	bls.n	800abae <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800abaa:	2303      	movs	r3, #3
 800abac:	e0b8      	b.n	800ad20 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800abae:	f7ff fbd4 	bl	800a35a <LL_RCC_IsActiveFlag_SHDHPRE>
 800abb2:	4603      	mov	r3, r0
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d0f1      	beq.n	800ab9c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	f003 0304 	and.w	r3, r3, #4
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d016      	beq.n	800abf2 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	68db      	ldr	r3, [r3, #12]
 800abc8:	4618      	mov	r0, r3
 800abca:	f7ff fad9 	bl	800a180 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800abce:	f7fa fd13 	bl	80055f8 <HAL_GetTick>
 800abd2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800abd4:	e008      	b.n	800abe8 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800abd6:	f7fa fd0f 	bl	80055f8 <HAL_GetTick>
 800abda:	4602      	mov	r2, r0
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	1ad3      	subs	r3, r2, r3
 800abe0:	2b02      	cmp	r3, #2
 800abe2:	d901      	bls.n	800abe8 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800abe4:	2303      	movs	r3, #3
 800abe6:	e09b      	b.n	800ad20 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800abe8:	f7ff fbca 	bl	800a380 <LL_RCC_IsActiveFlag_PPRE1>
 800abec:	4603      	mov	r3, r0
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d0f1      	beq.n	800abd6 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f003 0308 	and.w	r3, r3, #8
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d017      	beq.n	800ac2e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	691b      	ldr	r3, [r3, #16]
 800ac02:	00db      	lsls	r3, r3, #3
 800ac04:	4618      	mov	r0, r3
 800ac06:	f7ff facf 	bl	800a1a8 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800ac0a:	f7fa fcf5 	bl	80055f8 <HAL_GetTick>
 800ac0e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800ac10:	e008      	b.n	800ac24 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ac12:	f7fa fcf1 	bl	80055f8 <HAL_GetTick>
 800ac16:	4602      	mov	r2, r0
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	1ad3      	subs	r3, r2, r3
 800ac1c:	2b02      	cmp	r3, #2
 800ac1e:	d901      	bls.n	800ac24 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800ac20:	2303      	movs	r3, #3
 800ac22:	e07d      	b.n	800ad20 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800ac24:	f7ff fbbe 	bl	800a3a4 <LL_RCC_IsActiveFlag_PPRE2>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d0f1      	beq.n	800ac12 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	f003 0301 	and.w	r3, r3, #1
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d043      	beq.n	800acc2 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	2b02      	cmp	r3, #2
 800ac40:	d106      	bne.n	800ac50 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800ac42:	f7ff f86f 	bl	8009d24 <LL_RCC_HSE_IsReady>
 800ac46:	4603      	mov	r3, r0
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d11e      	bne.n	800ac8a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ac4c:	2301      	movs	r3, #1
 800ac4e:	e067      	b.n	800ad20 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	2b03      	cmp	r3, #3
 800ac56:	d106      	bne.n	800ac66 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800ac58:	f7ff fb17 	bl	800a28a <LL_RCC_PLL_IsReady>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d113      	bne.n	800ac8a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ac62:	2301      	movs	r3, #1
 800ac64:	e05c      	b.n	800ad20 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	685b      	ldr	r3, [r3, #4]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d106      	bne.n	800ac7c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800ac6e:	f7ff f9d7 	bl	800a020 <LL_RCC_MSI_IsReady>
 800ac72:	4603      	mov	r3, r0
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d108      	bne.n	800ac8a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ac78:	2301      	movs	r3, #1
 800ac7a:	e051      	b.n	800ad20 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800ac7c:	f7ff f882 	bl	8009d84 <LL_RCC_HSI_IsReady>
 800ac80:	4603      	mov	r3, r0
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d101      	bne.n	800ac8a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ac86:	2301      	movs	r3, #1
 800ac88:	e04a      	b.n	800ad20 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	685b      	ldr	r3, [r3, #4]
 800ac8e:	4618      	mov	r0, r3
 800ac90:	f7ff fa15 	bl	800a0be <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ac94:	f7fa fcb0 	bl	80055f8 <HAL_GetTick>
 800ac98:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac9a:	e00a      	b.n	800acb2 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ac9c:	f7fa fcac 	bl	80055f8 <HAL_GetTick>
 800aca0:	4602      	mov	r2, r0
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	1ad3      	subs	r3, r2, r3
 800aca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800acaa:	4293      	cmp	r3, r2
 800acac:	d901      	bls.n	800acb2 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800acae:	2303      	movs	r3, #3
 800acb0:	e036      	b.n	800ad20 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800acb2:	f7ff fa18 	bl	800a0e6 <LL_RCC_GetSysClkSource>
 800acb6:	4602      	mov	r2, r0
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	009b      	lsls	r3, r3, #2
 800acbe:	429a      	cmp	r2, r3
 800acc0:	d1ec      	bne.n	800ac9c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800acc2:	4b19      	ldr	r3, [pc, #100]	@ (800ad28 <HAL_RCC_ClockConfig+0x278>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	f003 0307 	and.w	r3, r3, #7
 800acca:	683a      	ldr	r2, [r7, #0]
 800accc:	429a      	cmp	r2, r3
 800acce:	d21b      	bcs.n	800ad08 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800acd0:	4b15      	ldr	r3, [pc, #84]	@ (800ad28 <HAL_RCC_ClockConfig+0x278>)
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f023 0207 	bic.w	r2, r3, #7
 800acd8:	4913      	ldr	r1, [pc, #76]	@ (800ad28 <HAL_RCC_ClockConfig+0x278>)
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	4313      	orrs	r3, r2
 800acde:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ace0:	f7fa fc8a 	bl	80055f8 <HAL_GetTick>
 800ace4:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ace6:	e008      	b.n	800acfa <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800ace8:	f7fa fc86 	bl	80055f8 <HAL_GetTick>
 800acec:	4602      	mov	r2, r0
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	1ad3      	subs	r3, r2, r3
 800acf2:	2b02      	cmp	r3, #2
 800acf4:	d901      	bls.n	800acfa <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800acf6:	2303      	movs	r3, #3
 800acf8:	e012      	b.n	800ad20 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800acfa:	4b0b      	ldr	r3, [pc, #44]	@ (800ad28 <HAL_RCC_ClockConfig+0x278>)
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	f003 0307 	and.w	r3, r3, #7
 800ad02:	683a      	ldr	r2, [r7, #0]
 800ad04:	429a      	cmp	r2, r3
 800ad06:	d1ef      	bne.n	800ace8 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800ad08:	f000 f87e 	bl	800ae08 <HAL_RCC_GetHCLKFreq>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	4a07      	ldr	r2, [pc, #28]	@ (800ad2c <HAL_RCC_ClockConfig+0x27c>)
 800ad10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800ad12:	f7fa fc7d 	bl	8005610 <HAL_GetTickPrio>
 800ad16:	4603      	mov	r3, r0
 800ad18:	4618      	mov	r0, r3
 800ad1a:	f7f9 fe53 	bl	80049c4 <HAL_InitTick>
 800ad1e:	4603      	mov	r3, r0
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	3710      	adds	r7, #16
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}
 800ad28:	58004000 	.word	0x58004000
 800ad2c:	2000002c 	.word	0x2000002c

0800ad30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ad30:	b590      	push	{r4, r7, lr}
 800ad32:	b085      	sub	sp, #20
 800ad34:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ad36:	f7ff f9d6 	bl	800a0e6 <LL_RCC_GetSysClkSource>
 800ad3a:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d10a      	bne.n	800ad58 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800ad42:	f7ff f992 	bl	800a06a <LL_RCC_MSI_GetRange>
 800ad46:	4603      	mov	r3, r0
 800ad48:	091b      	lsrs	r3, r3, #4
 800ad4a:	f003 030f 	and.w	r3, r3, #15
 800ad4e:	4a2b      	ldr	r2, [pc, #172]	@ (800adfc <HAL_RCC_GetSysClockFreq+0xcc>)
 800ad50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad54:	60fb      	str	r3, [r7, #12]
 800ad56:	e04b      	b.n	800adf0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2b04      	cmp	r3, #4
 800ad5c:	d102      	bne.n	800ad64 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800ad5e:	4b28      	ldr	r3, [pc, #160]	@ (800ae00 <HAL_RCC_GetSysClockFreq+0xd0>)
 800ad60:	60fb      	str	r3, [r7, #12]
 800ad62:	e045      	b.n	800adf0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2b08      	cmp	r3, #8
 800ad68:	d10a      	bne.n	800ad80 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800ad6a:	f7fe ffab 	bl	8009cc4 <LL_RCC_HSE_IsEnabledDiv2>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	d102      	bne.n	800ad7a <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800ad74:	4b22      	ldr	r3, [pc, #136]	@ (800ae00 <HAL_RCC_GetSysClockFreq+0xd0>)
 800ad76:	60fb      	str	r3, [r7, #12]
 800ad78:	e03a      	b.n	800adf0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800ad7a:	4b22      	ldr	r3, [pc, #136]	@ (800ae04 <HAL_RCC_GetSysClockFreq+0xd4>)
 800ad7c:	60fb      	str	r3, [r7, #12]
 800ad7e:	e037      	b.n	800adf0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800ad80:	f7ff faba 	bl	800a2f8 <LL_RCC_PLL_GetMainSource>
 800ad84:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	2b02      	cmp	r3, #2
 800ad8a:	d003      	beq.n	800ad94 <HAL_RCC_GetSysClockFreq+0x64>
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	2b03      	cmp	r3, #3
 800ad90:	d003      	beq.n	800ad9a <HAL_RCC_GetSysClockFreq+0x6a>
 800ad92:	e00d      	b.n	800adb0 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800ad94:	4b1a      	ldr	r3, [pc, #104]	@ (800ae00 <HAL_RCC_GetSysClockFreq+0xd0>)
 800ad96:	60bb      	str	r3, [r7, #8]
        break;
 800ad98:	e015      	b.n	800adc6 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800ad9a:	f7fe ff93 	bl	8009cc4 <LL_RCC_HSE_IsEnabledDiv2>
 800ad9e:	4603      	mov	r3, r0
 800ada0:	2b01      	cmp	r3, #1
 800ada2:	d102      	bne.n	800adaa <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800ada4:	4b16      	ldr	r3, [pc, #88]	@ (800ae00 <HAL_RCC_GetSysClockFreq+0xd0>)
 800ada6:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800ada8:	e00d      	b.n	800adc6 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800adaa:	4b16      	ldr	r3, [pc, #88]	@ (800ae04 <HAL_RCC_GetSysClockFreq+0xd4>)
 800adac:	60bb      	str	r3, [r7, #8]
        break;
 800adae:	e00a      	b.n	800adc6 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800adb0:	f7ff f95b 	bl	800a06a <LL_RCC_MSI_GetRange>
 800adb4:	4603      	mov	r3, r0
 800adb6:	091b      	lsrs	r3, r3, #4
 800adb8:	f003 030f 	and.w	r3, r3, #15
 800adbc:	4a0f      	ldr	r2, [pc, #60]	@ (800adfc <HAL_RCC_GetSysClockFreq+0xcc>)
 800adbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800adc2:	60bb      	str	r3, [r7, #8]
        break;
 800adc4:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800adc6:	f7ff fa72 	bl	800a2ae <LL_RCC_PLL_GetN>
 800adca:	4602      	mov	r2, r0
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	fb03 f402 	mul.w	r4, r3, r2
 800add2:	f7ff fa85 	bl	800a2e0 <LL_RCC_PLL_GetDivider>
 800add6:	4603      	mov	r3, r0
 800add8:	091b      	lsrs	r3, r3, #4
 800adda:	3301      	adds	r3, #1
 800addc:	fbb4 f4f3 	udiv	r4, r4, r3
 800ade0:	f7ff fa72 	bl	800a2c8 <LL_RCC_PLL_GetR>
 800ade4:	4603      	mov	r3, r0
 800ade6:	0f5b      	lsrs	r3, r3, #29
 800ade8:	3301      	adds	r3, #1
 800adea:	fbb4 f3f3 	udiv	r3, r4, r3
 800adee:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800adf0:	68fb      	ldr	r3, [r7, #12]
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3714      	adds	r7, #20
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd90      	pop	{r4, r7, pc}
 800adfa:	bf00      	nop
 800adfc:	0801d384 	.word	0x0801d384
 800ae00:	00f42400 	.word	0x00f42400
 800ae04:	01e84800 	.word	0x01e84800

0800ae08 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ae08:	b598      	push	{r3, r4, r7, lr}
 800ae0a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800ae0c:	f7ff ff90 	bl	800ad30 <HAL_RCC_GetSysClockFreq>
 800ae10:	4604      	mov	r4, r0
 800ae12:	f7ff f9dd 	bl	800a1d0 <LL_RCC_GetAHBPrescaler>
 800ae16:	4603      	mov	r3, r0
 800ae18:	091b      	lsrs	r3, r3, #4
 800ae1a:	f003 030f 	and.w	r3, r3, #15
 800ae1e:	4a03      	ldr	r2, [pc, #12]	@ (800ae2c <HAL_RCC_GetHCLKFreq+0x24>)
 800ae20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae24:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800ae28:	4618      	mov	r0, r3
 800ae2a:	bd98      	pop	{r3, r4, r7, pc}
 800ae2c:	0801d324 	.word	0x0801d324

0800ae30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ae30:	b598      	push	{r3, r4, r7, lr}
 800ae32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800ae34:	f7ff ffe8 	bl	800ae08 <HAL_RCC_GetHCLKFreq>
 800ae38:	4604      	mov	r4, r0
 800ae3a:	f7ff f9f0 	bl	800a21e <LL_RCC_GetAPB1Prescaler>
 800ae3e:	4603      	mov	r3, r0
 800ae40:	0a1b      	lsrs	r3, r3, #8
 800ae42:	f003 0307 	and.w	r3, r3, #7
 800ae46:	4a04      	ldr	r2, [pc, #16]	@ (800ae58 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ae48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae4c:	f003 031f 	and.w	r3, r3, #31
 800ae50:	fa24 f303 	lsr.w	r3, r4, r3
}
 800ae54:	4618      	mov	r0, r3
 800ae56:	bd98      	pop	{r3, r4, r7, pc}
 800ae58:	0801d364 	.word	0x0801d364

0800ae5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ae5c:	b598      	push	{r3, r4, r7, lr}
 800ae5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800ae60:	f7ff ffd2 	bl	800ae08 <HAL_RCC_GetHCLKFreq>
 800ae64:	4604      	mov	r4, r0
 800ae66:	f7ff f9e6 	bl	800a236 <LL_RCC_GetAPB2Prescaler>
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	0adb      	lsrs	r3, r3, #11
 800ae6e:	f003 0307 	and.w	r3, r3, #7
 800ae72:	4a04      	ldr	r2, [pc, #16]	@ (800ae84 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ae74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae78:	f003 031f 	and.w	r3, r3, #31
 800ae7c:	fa24 f303 	lsr.w	r3, r4, r3
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	bd98      	pop	{r3, r4, r7, pc}
 800ae84:	0801d364 	.word	0x0801d364

0800ae88 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b082      	sub	sp, #8
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
 800ae90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	226f      	movs	r2, #111	@ 0x6f
 800ae96:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 800ae98:	f7ff f925 	bl	800a0e6 <LL_RCC_GetSysClkSource>
 800ae9c:	4602      	mov	r2, r0
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 800aea2:	f7ff f995 	bl	800a1d0 <LL_RCC_GetAHBPrescaler>
 800aea6:	4602      	mov	r2, r0
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 800aeac:	f7ff f9b7 	bl	800a21e <LL_RCC_GetAPB1Prescaler>
 800aeb0:	4602      	mov	r2, r0
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 800aeb6:	f7ff f9be 	bl	800a236 <LL_RCC_GetAPB2Prescaler>
 800aeba:	4602      	mov	r2, r0
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 800aec0:	f7ff f992 	bl	800a1e8 <LL_C2_RCC_GetAHBPrescaler>
 800aec4:	4602      	mov	r2, r0
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 800aeca:	f7ff f99a 	bl	800a202 <LL_RCC_GetAHB4Prescaler>
 800aece:	4602      	mov	r2, r0
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800aed4:	4b04      	ldr	r3, [pc, #16]	@ (800aee8 <HAL_RCC_GetClockConfig+0x60>)
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	f003 0207 	and.w	r2, r3, #7
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	601a      	str	r2, [r3, #0]
}
 800aee0:	bf00      	nop
 800aee2:	3708      	adds	r7, #8
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd80      	pop	{r7, pc}
 800aee8:	58004000 	.word	0x58004000

0800aeec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800aeec:	b590      	push	{r4, r7, lr}
 800aeee:	b085      	sub	sp, #20
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	2bb0      	cmp	r3, #176	@ 0xb0
 800aef8:	d903      	bls.n	800af02 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800aefa:	4b15      	ldr	r3, [pc, #84]	@ (800af50 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800aefc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aefe:	60fb      	str	r3, [r7, #12]
 800af00:	e007      	b.n	800af12 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	091b      	lsrs	r3, r3, #4
 800af06:	f003 030f 	and.w	r3, r3, #15
 800af0a:	4a11      	ldr	r2, [pc, #68]	@ (800af50 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800af0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af10:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800af12:	f7ff f976 	bl	800a202 <LL_RCC_GetAHB4Prescaler>
 800af16:	4603      	mov	r3, r0
 800af18:	091b      	lsrs	r3, r3, #4
 800af1a:	f003 030f 	and.w	r3, r3, #15
 800af1e:	4a0d      	ldr	r2, [pc, #52]	@ (800af54 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800af20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af24:	68fa      	ldr	r2, [r7, #12]
 800af26:	fbb2 f3f3 	udiv	r3, r2, r3
 800af2a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	4a0a      	ldr	r2, [pc, #40]	@ (800af58 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800af30:	fba2 2303 	umull	r2, r3, r2, r3
 800af34:	0c9c      	lsrs	r4, r3, #18
 800af36:	f7fe fea7 	bl	8009c88 <HAL_PWREx_GetVoltageRange>
 800af3a:	4603      	mov	r3, r0
 800af3c:	4619      	mov	r1, r3
 800af3e:	4620      	mov	r0, r4
 800af40:	f000 f80c 	bl	800af5c <RCC_SetFlashLatency>
 800af44:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800af46:	4618      	mov	r0, r3
 800af48:	3714      	adds	r7, #20
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bd90      	pop	{r4, r7, pc}
 800af4e:	bf00      	nop
 800af50:	0801d384 	.word	0x0801d384
 800af54:	0801d324 	.word	0x0801d324
 800af58:	431bde83 	.word	0x431bde83

0800af5c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800af5c:	b590      	push	{r4, r7, lr}
 800af5e:	b093      	sub	sp, #76	@ 0x4c
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
 800af64:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800af66:	4b37      	ldr	r3, [pc, #220]	@ (800b044 <RCC_SetFlashLatency+0xe8>)
 800af68:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800af6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800af6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800af72:	4a35      	ldr	r2, [pc, #212]	@ (800b048 <RCC_SetFlashLatency+0xec>)
 800af74:	f107 031c 	add.w	r3, r7, #28
 800af78:	ca07      	ldmia	r2, {r0, r1, r2}
 800af7a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800af7e:	4b33      	ldr	r3, [pc, #204]	@ (800b04c <RCC_SetFlashLatency+0xf0>)
 800af80:	f107 040c 	add.w	r4, r7, #12
 800af84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800af86:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800af8a:	2300      	movs	r3, #0
 800af8c:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af94:	d11a      	bne.n	800afcc <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800af96:	2300      	movs	r3, #0
 800af98:	643b      	str	r3, [r7, #64]	@ 0x40
 800af9a:	e013      	b.n	800afc4 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800af9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af9e:	009b      	lsls	r3, r3, #2
 800afa0:	3348      	adds	r3, #72	@ 0x48
 800afa2:	443b      	add	r3, r7
 800afa4:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800afa8:	687a      	ldr	r2, [r7, #4]
 800afaa:	429a      	cmp	r2, r3
 800afac:	d807      	bhi.n	800afbe <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800afae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800afb0:	009b      	lsls	r3, r3, #2
 800afb2:	3348      	adds	r3, #72	@ 0x48
 800afb4:	443b      	add	r3, r7
 800afb6:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800afba:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800afbc:	e020      	b.n	800b000 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800afbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800afc0:	3301      	adds	r3, #1
 800afc2:	643b      	str	r3, [r7, #64]	@ 0x40
 800afc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800afc6:	2b03      	cmp	r3, #3
 800afc8:	d9e8      	bls.n	800af9c <RCC_SetFlashLatency+0x40>
 800afca:	e019      	b.n	800b000 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800afcc:	2300      	movs	r3, #0
 800afce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800afd0:	e013      	b.n	800affa <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800afd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afd4:	009b      	lsls	r3, r3, #2
 800afd6:	3348      	adds	r3, #72	@ 0x48
 800afd8:	443b      	add	r3, r7
 800afda:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800afde:	687a      	ldr	r2, [r7, #4]
 800afe0:	429a      	cmp	r2, r3
 800afe2:	d807      	bhi.n	800aff4 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800afe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afe6:	009b      	lsls	r3, r3, #2
 800afe8:	3348      	adds	r3, #72	@ 0x48
 800afea:	443b      	add	r3, r7
 800afec:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800aff0:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800aff2:	e005      	b.n	800b000 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800aff4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aff6:	3301      	adds	r3, #1
 800aff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800affa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800affc:	2b02      	cmp	r3, #2
 800affe:	d9e8      	bls.n	800afd2 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800b000:	4b13      	ldr	r3, [pc, #76]	@ (800b050 <RCC_SetFlashLatency+0xf4>)
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	f023 0207 	bic.w	r2, r3, #7
 800b008:	4911      	ldr	r1, [pc, #68]	@ (800b050 <RCC_SetFlashLatency+0xf4>)
 800b00a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b00c:	4313      	orrs	r3, r2
 800b00e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b010:	f7fa faf2 	bl	80055f8 <HAL_GetTick>
 800b014:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800b016:	e008      	b.n	800b02a <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800b018:	f7fa faee 	bl	80055f8 <HAL_GetTick>
 800b01c:	4602      	mov	r2, r0
 800b01e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b020:	1ad3      	subs	r3, r2, r3
 800b022:	2b02      	cmp	r3, #2
 800b024:	d901      	bls.n	800b02a <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800b026:	2303      	movs	r3, #3
 800b028:	e007      	b.n	800b03a <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800b02a:	4b09      	ldr	r3, [pc, #36]	@ (800b050 <RCC_SetFlashLatency+0xf4>)
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f003 0307 	and.w	r3, r3, #7
 800b032:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b034:	429a      	cmp	r2, r3
 800b036:	d1ef      	bne.n	800b018 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800b038:	2300      	movs	r3, #0
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	374c      	adds	r7, #76	@ 0x4c
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd90      	pop	{r4, r7, pc}
 800b042:	bf00      	nop
 800b044:	0801b204 	.word	0x0801b204
 800b048:	0801b214 	.word	0x0801b214
 800b04c:	0801b220 	.word	0x0801b220
 800b050:	58004000 	.word	0x58004000

0800b054 <LL_RCC_LSE_IsEnabled>:
{
 800b054:	b480      	push	{r7}
 800b056:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800b058:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b05c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b060:	f003 0301 	and.w	r3, r3, #1
 800b064:	2b01      	cmp	r3, #1
 800b066:	d101      	bne.n	800b06c <LL_RCC_LSE_IsEnabled+0x18>
 800b068:	2301      	movs	r3, #1
 800b06a:	e000      	b.n	800b06e <LL_RCC_LSE_IsEnabled+0x1a>
 800b06c:	2300      	movs	r3, #0
}
 800b06e:	4618      	mov	r0, r3
 800b070:	46bd      	mov	sp, r7
 800b072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b076:	4770      	bx	lr

0800b078 <LL_RCC_LSE_IsReady>:
{
 800b078:	b480      	push	{r7}
 800b07a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800b07c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b084:	f003 0302 	and.w	r3, r3, #2
 800b088:	2b02      	cmp	r3, #2
 800b08a:	d101      	bne.n	800b090 <LL_RCC_LSE_IsReady+0x18>
 800b08c:	2301      	movs	r3, #1
 800b08e:	e000      	b.n	800b092 <LL_RCC_LSE_IsReady+0x1a>
 800b090:	2300      	movs	r3, #0
}
 800b092:	4618      	mov	r0, r3
 800b094:	46bd      	mov	sp, r7
 800b096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09a:	4770      	bx	lr

0800b09c <LL_RCC_SetRFWKPClockSource>:
{
 800b09c:	b480      	push	{r7}
 800b09e:	b083      	sub	sp, #12
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800b0a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b0a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b0ac:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b0b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	4313      	orrs	r3, r2
 800b0b8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800b0bc:	bf00      	nop
 800b0be:	370c      	adds	r7, #12
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c6:	4770      	bx	lr

0800b0c8 <LL_RCC_SetSMPSClockSource>:
{
 800b0c8:	b480      	push	{r7}
 800b0ca:	b083      	sub	sp, #12
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800b0d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b0d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0d6:	f023 0203 	bic.w	r2, r3, #3
 800b0da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	4313      	orrs	r3, r2
 800b0e2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800b0e4:	bf00      	nop
 800b0e6:	370c      	adds	r7, #12
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ee:	4770      	bx	lr

0800b0f0 <LL_RCC_SetSMPSPrescaler>:
{
 800b0f0:	b480      	push	{r7}
 800b0f2:	b083      	sub	sp, #12
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800b0f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b0fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0fe:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b102:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	4313      	orrs	r3, r2
 800b10a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800b10c:	bf00      	nop
 800b10e:	370c      	adds	r7, #12
 800b110:	46bd      	mov	sp, r7
 800b112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b116:	4770      	bx	lr

0800b118 <LL_RCC_SetUSARTClockSource>:
{
 800b118:	b480      	push	{r7}
 800b11a:	b083      	sub	sp, #12
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800b120:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b128:	f023 0203 	bic.w	r2, r3, #3
 800b12c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	4313      	orrs	r3, r2
 800b134:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b138:	bf00      	nop
 800b13a:	370c      	adds	r7, #12
 800b13c:	46bd      	mov	sp, r7
 800b13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b142:	4770      	bx	lr

0800b144 <LL_RCC_SetLPUARTClockSource>:
{
 800b144:	b480      	push	{r7}
 800b146:	b083      	sub	sp, #12
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800b14c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b150:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b154:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b158:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	4313      	orrs	r3, r2
 800b160:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b164:	bf00      	nop
 800b166:	370c      	adds	r7, #12
 800b168:	46bd      	mov	sp, r7
 800b16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16e:	4770      	bx	lr

0800b170 <LL_RCC_SetI2CClockSource>:
{
 800b170:	b480      	push	{r7}
 800b172:	b083      	sub	sp, #12
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800b178:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b17c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	091b      	lsrs	r3, r3, #4
 800b184:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800b188:	43db      	mvns	r3, r3
 800b18a:	401a      	ands	r2, r3
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	011b      	lsls	r3, r3, #4
 800b190:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800b194:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b198:	4313      	orrs	r3, r2
 800b19a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b19e:	bf00      	nop
 800b1a0:	370c      	adds	r7, #12
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a8:	4770      	bx	lr

0800b1aa <LL_RCC_SetLPTIMClockSource>:
{
 800b1aa:	b480      	push	{r7}
 800b1ac:	b083      	sub	sp, #12
 800b1ae:	af00      	add	r7, sp, #0
 800b1b0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800b1b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b1b6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	0c1b      	lsrs	r3, r3, #16
 800b1be:	041b      	lsls	r3, r3, #16
 800b1c0:	43db      	mvns	r3, r3
 800b1c2:	401a      	ands	r2, r3
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	041b      	lsls	r3, r3, #16
 800b1c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b1cc:	4313      	orrs	r3, r2
 800b1ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b1d2:	bf00      	nop
 800b1d4:	370c      	adds	r7, #12
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1dc:	4770      	bx	lr

0800b1de <LL_RCC_SetSAIClockSource>:
{
 800b1de:	b480      	push	{r7}
 800b1e0:	b083      	sub	sp, #12
 800b1e2:	af00      	add	r7, sp, #0
 800b1e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800b1e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b1ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1ee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b1f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	4313      	orrs	r3, r2
 800b1fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b1fe:	bf00      	nop
 800b200:	370c      	adds	r7, #12
 800b202:	46bd      	mov	sp, r7
 800b204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b208:	4770      	bx	lr

0800b20a <LL_RCC_SetRNGClockSource>:
{
 800b20a:	b480      	push	{r7}
 800b20c:	b083      	sub	sp, #12
 800b20e:	af00      	add	r7, sp, #0
 800b210:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800b212:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b21a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800b21e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	4313      	orrs	r3, r2
 800b226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b22a:	bf00      	nop
 800b22c:	370c      	adds	r7, #12
 800b22e:	46bd      	mov	sp, r7
 800b230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b234:	4770      	bx	lr

0800b236 <LL_RCC_SetCLK48ClockSource>:
{
 800b236:	b480      	push	{r7}
 800b238:	b083      	sub	sp, #12
 800b23a:	af00      	add	r7, sp, #0
 800b23c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800b23e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b246:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b24a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	4313      	orrs	r3, r2
 800b252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b256:	bf00      	nop
 800b258:	370c      	adds	r7, #12
 800b25a:	46bd      	mov	sp, r7
 800b25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b260:	4770      	bx	lr

0800b262 <LL_RCC_SetUSBClockSource>:
{
 800b262:	b580      	push	{r7, lr}
 800b264:	b082      	sub	sp, #8
 800b266:	af00      	add	r7, sp, #0
 800b268:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800b26a:	6878      	ldr	r0, [r7, #4]
 800b26c:	f7ff ffe3 	bl	800b236 <LL_RCC_SetCLK48ClockSource>
}
 800b270:	bf00      	nop
 800b272:	3708      	adds	r7, #8
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}

0800b278 <LL_RCC_SetADCClockSource>:
{
 800b278:	b480      	push	{r7}
 800b27a:	b083      	sub	sp, #12
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800b280:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b288:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b28c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	4313      	orrs	r3, r2
 800b294:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b298:	bf00      	nop
 800b29a:	370c      	adds	r7, #12
 800b29c:	46bd      	mov	sp, r7
 800b29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a2:	4770      	bx	lr

0800b2a4 <LL_RCC_SetRTCClockSource>:
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b083      	sub	sp, #12
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800b2ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b2b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b2b8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	4313      	orrs	r3, r2
 800b2c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800b2c4:	bf00      	nop
 800b2c6:	370c      	adds	r7, #12
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ce:	4770      	bx	lr

0800b2d0 <LL_RCC_GetRTCClockSource>:
{
 800b2d0:	b480      	push	{r7}
 800b2d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800b2d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b2d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e8:	4770      	bx	lr

0800b2ea <LL_RCC_ForceBackupDomainReset>:
{
 800b2ea:	b480      	push	{r7}
 800b2ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b2ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b2f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b2fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b2fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b302:	bf00      	nop
 800b304:	46bd      	mov	sp, r7
 800b306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30a:	4770      	bx	lr

0800b30c <LL_RCC_ReleaseBackupDomainReset>:
{
 800b30c:	b480      	push	{r7}
 800b30e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b310:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b318:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b31c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b320:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b324:	bf00      	nop
 800b326:	46bd      	mov	sp, r7
 800b328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32c:	4770      	bx	lr

0800b32e <LL_RCC_PLLSAI1_Enable>:
{
 800b32e:	b480      	push	{r7}
 800b330:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800b332:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b33c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b340:	6013      	str	r3, [r2, #0]
}
 800b342:	bf00      	nop
 800b344:	46bd      	mov	sp, r7
 800b346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34a:	4770      	bx	lr

0800b34c <LL_RCC_PLLSAI1_Disable>:
{
 800b34c:	b480      	push	{r7}
 800b34e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800b350:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b35a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b35e:	6013      	str	r3, [r2, #0]
}
 800b360:	bf00      	nop
 800b362:	46bd      	mov	sp, r7
 800b364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b368:	4770      	bx	lr

0800b36a <LL_RCC_PLLSAI1_IsReady>:
{
 800b36a:	b480      	push	{r7}
 800b36c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800b36e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b378:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b37c:	d101      	bne.n	800b382 <LL_RCC_PLLSAI1_IsReady+0x18>
 800b37e:	2301      	movs	r3, #1
 800b380:	e000      	b.n	800b384 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800b382:	2300      	movs	r3, #0
}
 800b384:	4618      	mov	r0, r3
 800b386:	46bd      	mov	sp, r7
 800b388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38c:	4770      	bx	lr

0800b38e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b38e:	b580      	push	{r7, lr}
 800b390:	b088      	sub	sp, #32
 800b392:	af00      	add	r7, sp, #0
 800b394:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800b396:	2300      	movs	r3, #0
 800b398:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800b39a:	2300      	movs	r3, #0
 800b39c:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d034      	beq.n	800b414 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3ae:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b3b2:	d021      	beq.n	800b3f8 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800b3b4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b3b8:	d81b      	bhi.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b3ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b3be:	d01d      	beq.n	800b3fc <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800b3c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b3c4:	d815      	bhi.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d00b      	beq.n	800b3e2 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800b3ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b3ce:	d110      	bne.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800b3d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b3d4:	68db      	ldr	r3, [r3, #12]
 800b3d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b3da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b3de:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800b3e0:	e00d      	b.n	800b3fe <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	3304      	adds	r3, #4
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	f000 f947 	bl	800b67a <RCCEx_PLLSAI1_ConfigNP>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800b3f0:	e005      	b.n	800b3fe <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	77fb      	strb	r3, [r7, #31]
        break;
 800b3f6:	e002      	b.n	800b3fe <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800b3f8:	bf00      	nop
 800b3fa:	e000      	b.n	800b3fe <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800b3fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3fe:	7ffb      	ldrb	r3, [r7, #31]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d105      	bne.n	800b410 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b408:	4618      	mov	r0, r3
 800b40a:	f7ff fee8 	bl	800b1de <LL_RCC_SetSAIClockSource>
 800b40e:	e001      	b.n	800b414 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b410:	7ffb      	ldrb	r3, [r7, #31]
 800b412:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d046      	beq.n	800b4ae <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800b420:	f7ff ff56 	bl	800b2d0 <LL_RCC_GetRTCClockSource>
 800b424:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b42a:	69ba      	ldr	r2, [r7, #24]
 800b42c:	429a      	cmp	r2, r3
 800b42e:	d03c      	beq.n	800b4aa <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800b430:	f7fe fc1a 	bl	8009c68 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800b434:	69bb      	ldr	r3, [r7, #24]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d105      	bne.n	800b446 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b43e:	4618      	mov	r0, r3
 800b440:	f7ff ff30 	bl	800b2a4 <LL_RCC_SetRTCClockSource>
 800b444:	e02e      	b.n	800b4a4 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800b446:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b44a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b44e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800b450:	f7ff ff4b 	bl	800b2ea <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800b454:	f7ff ff5a 	bl	800b30c <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800b458:	697b      	ldr	r3, [r7, #20]
 800b45a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b462:	4313      	orrs	r3, r2
 800b464:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800b466:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b46a:	697b      	ldr	r3, [r7, #20]
 800b46c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800b470:	f7ff fdf0 	bl	800b054 <LL_RCC_LSE_IsEnabled>
 800b474:	4603      	mov	r3, r0
 800b476:	2b01      	cmp	r3, #1
 800b478:	d114      	bne.n	800b4a4 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b47a:	f7fa f8bd 	bl	80055f8 <HAL_GetTick>
 800b47e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800b480:	e00b      	b.n	800b49a <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b482:	f7fa f8b9 	bl	80055f8 <HAL_GetTick>
 800b486:	4602      	mov	r2, r0
 800b488:	693b      	ldr	r3, [r7, #16]
 800b48a:	1ad3      	subs	r3, r2, r3
 800b48c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b490:	4293      	cmp	r3, r2
 800b492:	d902      	bls.n	800b49a <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800b494:	2303      	movs	r3, #3
 800b496:	77fb      	strb	r3, [r7, #31]
              break;
 800b498:	e004      	b.n	800b4a4 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800b49a:	f7ff fded 	bl	800b078 <LL_RCC_LSE_IsReady>
 800b49e:	4603      	mov	r3, r0
 800b4a0:	2b01      	cmp	r3, #1
 800b4a2:	d1ee      	bne.n	800b482 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800b4a4:	7ffb      	ldrb	r3, [r7, #31]
 800b4a6:	77bb      	strb	r3, [r7, #30]
 800b4a8:	e001      	b.n	800b4ae <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4aa:	7ffb      	ldrb	r3, [r7, #31]
 800b4ac:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	f003 0301 	and.w	r3, r3, #1
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d004      	beq.n	800b4c4 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	699b      	ldr	r3, [r3, #24]
 800b4be:	4618      	mov	r0, r3
 800b4c0:	f7ff fe2a 	bl	800b118 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	f003 0302 	and.w	r3, r3, #2
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d004      	beq.n	800b4da <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	69db      	ldr	r3, [r3, #28]
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f7ff fe35 	bl	800b144 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	f003 0310 	and.w	r3, r3, #16
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d004      	beq.n	800b4f0 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	f7ff fe5d 	bl	800b1aa <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f003 0320 	and.w	r3, r3, #32
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d004      	beq.n	800b506 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b500:	4618      	mov	r0, r3
 800b502:	f7ff fe52 	bl	800b1aa <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f003 0304 	and.w	r3, r3, #4
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d004      	beq.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6a1b      	ldr	r3, [r3, #32]
 800b516:	4618      	mov	r0, r3
 800b518:	f7ff fe2a 	bl	800b170 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	f003 0308 	and.w	r3, r3, #8
 800b524:	2b00      	cmp	r3, #0
 800b526:	d004      	beq.n	800b532 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b52c:	4618      	mov	r0, r3
 800b52e:	f7ff fe1f 	bl	800b170 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d022      	beq.n	800b584 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b542:	4618      	mov	r0, r3
 800b544:	f7ff fe8d 	bl	800b262 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b54c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b550:	d107      	bne.n	800b562 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800b552:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b556:	68db      	ldr	r3, [r3, #12]
 800b558:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b55c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b560:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b566:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b56a:	d10b      	bne.n	800b584 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	3304      	adds	r3, #4
 800b570:	4618      	mov	r0, r3
 800b572:	f000 f8dd 	bl	800b730 <RCCEx_PLLSAI1_ConfigNQ>
 800b576:	4603      	mov	r3, r0
 800b578:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800b57a:	7ffb      	ldrb	r3, [r7, #31]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d001      	beq.n	800b584 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800b580:	7ffb      	ldrb	r3, [r7, #31]
 800b582:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d02b      	beq.n	800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b594:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b598:	d008      	beq.n	800b5ac <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b59e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b5a2:	d003      	beq.n	800b5ac <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d105      	bne.n	800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	f7ff fe2a 	bl	800b20a <LL_RCC_SetRNGClockSource>
 800b5b6:	e00a      	b.n	800b5ce <HAL_RCCEx_PeriphCLKConfig+0x240>
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b5c0:	60fb      	str	r3, [r7, #12]
 800b5c2:	2000      	movs	r0, #0
 800b5c4:	f7ff fe21 	bl	800b20a <LL_RCC_SetRNGClockSource>
 800b5c8:	68f8      	ldr	r0, [r7, #12]
 800b5ca:	f7ff fe34 	bl	800b236 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5d2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800b5d6:	d107      	bne.n	800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800b5d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b5dc:	68db      	ldr	r3, [r3, #12]
 800b5de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b5e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b5e6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d022      	beq.n	800b63a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	f7ff fe3d 	bl	800b278 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b602:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b606:	d107      	bne.n	800b618 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b608:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b60c:	68db      	ldr	r3, [r3, #12]
 800b60e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b612:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b616:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b61c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b620:	d10b      	bne.n	800b63a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	3304      	adds	r3, #4
 800b626:	4618      	mov	r0, r3
 800b628:	f000 f8dd 	bl	800b7e6 <RCCEx_PLLSAI1_ConfigNR>
 800b62c:	4603      	mov	r3, r0
 800b62e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800b630:	7ffb      	ldrb	r3, [r7, #31]
 800b632:	2b00      	cmp	r3, #0
 800b634:	d001      	beq.n	800b63a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800b636:	7ffb      	ldrb	r3, [r7, #31]
 800b638:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b642:	2b00      	cmp	r3, #0
 800b644:	d004      	beq.n	800b650 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b64a:	4618      	mov	r0, r3
 800b64c:	f7ff fd26 	bl	800b09c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d009      	beq.n	800b670 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b660:	4618      	mov	r0, r3
 800b662:	f7ff fd45 	bl	800b0f0 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b66a:	4618      	mov	r0, r3
 800b66c:	f7ff fd2c 	bl	800b0c8 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800b670:	7fbb      	ldrb	r3, [r7, #30]
}
 800b672:	4618      	mov	r0, r3
 800b674:	3720      	adds	r7, #32
 800b676:	46bd      	mov	sp, r7
 800b678:	bd80      	pop	{r7, pc}

0800b67a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b67a:	b580      	push	{r7, lr}
 800b67c:	b084      	sub	sp, #16
 800b67e:	af00      	add	r7, sp, #0
 800b680:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b682:	2300      	movs	r3, #0
 800b684:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b686:	f7ff fe61 	bl	800b34c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b68a:	f7f9 ffb5 	bl	80055f8 <HAL_GetTick>
 800b68e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b690:	e009      	b.n	800b6a6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b692:	f7f9 ffb1 	bl	80055f8 <HAL_GetTick>
 800b696:	4602      	mov	r2, r0
 800b698:	68bb      	ldr	r3, [r7, #8]
 800b69a:	1ad3      	subs	r3, r2, r3
 800b69c:	2b02      	cmp	r3, #2
 800b69e:	d902      	bls.n	800b6a6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800b6a0:	2303      	movs	r3, #3
 800b6a2:	73fb      	strb	r3, [r7, #15]
      break;
 800b6a4:	e004      	b.n	800b6b0 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b6a6:	f7ff fe60 	bl	800b36a <LL_RCC_PLLSAI1_IsReady>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d1f0      	bne.n	800b692 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800b6b0:	7bfb      	ldrb	r3, [r7, #15]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d137      	bne.n	800b726 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b6b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6ba:	691b      	ldr	r3, [r3, #16]
 800b6bc:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	021b      	lsls	r3, r3, #8
 800b6c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800b6ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6d2:	691b      	ldr	r3, [r3, #16]
 800b6d4:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	685b      	ldr	r3, [r3, #4]
 800b6dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b6e0:	4313      	orrs	r3, r2
 800b6e2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b6e4:	f7ff fe23 	bl	800b32e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6e8:	f7f9 ff86 	bl	80055f8 <HAL_GetTick>
 800b6ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b6ee:	e009      	b.n	800b704 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b6f0:	f7f9 ff82 	bl	80055f8 <HAL_GetTick>
 800b6f4:	4602      	mov	r2, r0
 800b6f6:	68bb      	ldr	r3, [r7, #8]
 800b6f8:	1ad3      	subs	r3, r2, r3
 800b6fa:	2b02      	cmp	r3, #2
 800b6fc:	d902      	bls.n	800b704 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800b6fe:	2303      	movs	r3, #3
 800b700:	73fb      	strb	r3, [r7, #15]
        break;
 800b702:	e004      	b.n	800b70e <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b704:	f7ff fe31 	bl	800b36a <LL_RCC_PLLSAI1_IsReady>
 800b708:	4603      	mov	r3, r0
 800b70a:	2b01      	cmp	r3, #1
 800b70c:	d1f0      	bne.n	800b6f0 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800b70e:	7bfb      	ldrb	r3, [r7, #15]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d108      	bne.n	800b726 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b714:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b718:	691a      	ldr	r2, [r3, #16]
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	691b      	ldr	r3, [r3, #16]
 800b71e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b722:	4313      	orrs	r3, r2
 800b724:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b726:	7bfb      	ldrb	r3, [r7, #15]
}
 800b728:	4618      	mov	r0, r3
 800b72a:	3710      	adds	r7, #16
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}

0800b730 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b730:	b580      	push	{r7, lr}
 800b732:	b084      	sub	sp, #16
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b738:	2300      	movs	r3, #0
 800b73a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b73c:	f7ff fe06 	bl	800b34c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b740:	f7f9 ff5a 	bl	80055f8 <HAL_GetTick>
 800b744:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b746:	e009      	b.n	800b75c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b748:	f7f9 ff56 	bl	80055f8 <HAL_GetTick>
 800b74c:	4602      	mov	r2, r0
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	1ad3      	subs	r3, r2, r3
 800b752:	2b02      	cmp	r3, #2
 800b754:	d902      	bls.n	800b75c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800b756:	2303      	movs	r3, #3
 800b758:	73fb      	strb	r3, [r7, #15]
      break;
 800b75a:	e004      	b.n	800b766 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b75c:	f7ff fe05 	bl	800b36a <LL_RCC_PLLSAI1_IsReady>
 800b760:	4603      	mov	r3, r0
 800b762:	2b00      	cmp	r3, #0
 800b764:	d1f0      	bne.n	800b748 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800b766:	7bfb      	ldrb	r3, [r7, #15]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d137      	bne.n	800b7dc <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b76c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b770:	691b      	ldr	r3, [r3, #16]
 800b772:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	021b      	lsls	r3, r3, #8
 800b77c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b780:	4313      	orrs	r3, r2
 800b782:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800b784:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b788:	691b      	ldr	r3, [r3, #16]
 800b78a:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	689b      	ldr	r3, [r3, #8]
 800b792:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b796:	4313      	orrs	r3, r2
 800b798:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b79a:	f7ff fdc8 	bl	800b32e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b79e:	f7f9 ff2b 	bl	80055f8 <HAL_GetTick>
 800b7a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b7a4:	e009      	b.n	800b7ba <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b7a6:	f7f9 ff27 	bl	80055f8 <HAL_GetTick>
 800b7aa:	4602      	mov	r2, r0
 800b7ac:	68bb      	ldr	r3, [r7, #8]
 800b7ae:	1ad3      	subs	r3, r2, r3
 800b7b0:	2b02      	cmp	r3, #2
 800b7b2:	d902      	bls.n	800b7ba <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800b7b4:	2303      	movs	r3, #3
 800b7b6:	73fb      	strb	r3, [r7, #15]
        break;
 800b7b8:	e004      	b.n	800b7c4 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b7ba:	f7ff fdd6 	bl	800b36a <LL_RCC_PLLSAI1_IsReady>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d1f0      	bne.n	800b7a6 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800b7c4:	7bfb      	ldrb	r3, [r7, #15]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d108      	bne.n	800b7dc <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b7ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7ce:	691a      	ldr	r2, [r3, #16]
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	691b      	ldr	r3, [r3, #16]
 800b7d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b7d8:	4313      	orrs	r3, r2
 800b7da:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b7dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7de:	4618      	mov	r0, r3
 800b7e0:	3710      	adds	r7, #16
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd80      	pop	{r7, pc}

0800b7e6 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b7e6:	b580      	push	{r7, lr}
 800b7e8:	b084      	sub	sp, #16
 800b7ea:	af00      	add	r7, sp, #0
 800b7ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b7f2:	f7ff fdab 	bl	800b34c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b7f6:	f7f9 feff 	bl	80055f8 <HAL_GetTick>
 800b7fa:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b7fc:	e009      	b.n	800b812 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b7fe:	f7f9 fefb 	bl	80055f8 <HAL_GetTick>
 800b802:	4602      	mov	r2, r0
 800b804:	68bb      	ldr	r3, [r7, #8]
 800b806:	1ad3      	subs	r3, r2, r3
 800b808:	2b02      	cmp	r3, #2
 800b80a:	d902      	bls.n	800b812 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800b80c:	2303      	movs	r3, #3
 800b80e:	73fb      	strb	r3, [r7, #15]
      break;
 800b810:	e004      	b.n	800b81c <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b812:	f7ff fdaa 	bl	800b36a <LL_RCC_PLLSAI1_IsReady>
 800b816:	4603      	mov	r3, r0
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d1f0      	bne.n	800b7fe <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800b81c:	7bfb      	ldrb	r3, [r7, #15]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d137      	bne.n	800b892 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b822:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b826:	691b      	ldr	r3, [r3, #16]
 800b828:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	021b      	lsls	r3, r3, #8
 800b832:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b836:	4313      	orrs	r3, r2
 800b838:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800b83a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b83e:	691b      	ldr	r3, [r3, #16]
 800b840:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	68db      	ldr	r3, [r3, #12]
 800b848:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b84c:	4313      	orrs	r3, r2
 800b84e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b850:	f7ff fd6d 	bl	800b32e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b854:	f7f9 fed0 	bl	80055f8 <HAL_GetTick>
 800b858:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b85a:	e009      	b.n	800b870 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b85c:	f7f9 fecc 	bl	80055f8 <HAL_GetTick>
 800b860:	4602      	mov	r2, r0
 800b862:	68bb      	ldr	r3, [r7, #8]
 800b864:	1ad3      	subs	r3, r2, r3
 800b866:	2b02      	cmp	r3, #2
 800b868:	d902      	bls.n	800b870 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800b86a:	2303      	movs	r3, #3
 800b86c:	73fb      	strb	r3, [r7, #15]
        break;
 800b86e:	e004      	b.n	800b87a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b870:	f7ff fd7b 	bl	800b36a <LL_RCC_PLLSAI1_IsReady>
 800b874:	4603      	mov	r3, r0
 800b876:	2b01      	cmp	r3, #1
 800b878:	d1f0      	bne.n	800b85c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800b87a:	7bfb      	ldrb	r3, [r7, #15]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d108      	bne.n	800b892 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b880:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b884:	691a      	ldr	r2, [r3, #16]
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	691b      	ldr	r3, [r3, #16]
 800b88a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b88e:	4313      	orrs	r3, r2
 800b890:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b892:	7bfb      	ldrb	r3, [r7, #15]
}
 800b894:	4618      	mov	r0, r3
 800b896:	3710      	adds	r7, #16
 800b898:	46bd      	mov	sp, r7
 800b89a:	bd80      	pop	{r7, pc}

0800b89c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b084      	sub	sp, #16
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d101      	bne.n	800b8ae <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	e07a      	b.n	800b9a4 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b8b4:	b2db      	uxtb	r3, r3
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d106      	bne.n	800b8c8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800b8c2:	6878      	ldr	r0, [r7, #4]
 800b8c4:	f7f6 fede 	bl	8002684 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2202      	movs	r2, #2
 800b8cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	68db      	ldr	r3, [r3, #12]
 800b8d6:	f003 0310 	and.w	r3, r3, #16
 800b8da:	2b10      	cmp	r3, #16
 800b8dc:	d058      	beq.n	800b990 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	22ca      	movs	r2, #202	@ 0xca
 800b8e4:	625a      	str	r2, [r3, #36]	@ 0x24
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	2253      	movs	r2, #83	@ 0x53
 800b8ec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	f000 fa58 	bl	800bda4 <RTC_EnterInitMode>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800b8f8:	7bfb      	ldrb	r3, [r7, #15]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d12c      	bne.n	800b958 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	689b      	ldr	r3, [r3, #8]
 800b904:	687a      	ldr	r2, [r7, #4]
 800b906:	6812      	ldr	r2, [r2, #0]
 800b908:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b90c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b910:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	6899      	ldr	r1, [r3, #8]
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	685a      	ldr	r2, [r3, #4]
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	691b      	ldr	r3, [r3, #16]
 800b920:	431a      	orrs	r2, r3
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	699b      	ldr	r3, [r3, #24]
 800b926:	431a      	orrs	r2, r3
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	430a      	orrs	r2, r1
 800b92e:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	687a      	ldr	r2, [r7, #4]
 800b936:	68d2      	ldr	r2, [r2, #12]
 800b938:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	6919      	ldr	r1, [r3, #16]
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	689b      	ldr	r3, [r3, #8]
 800b944:	041a      	lsls	r2, r3, #16
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	430a      	orrs	r2, r1
 800b94c:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f000 fa60 	bl	800be14 <RTC_ExitInitMode>
 800b954:	4603      	mov	r3, r0
 800b956:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800b958:	7bfb      	ldrb	r3, [r7, #15]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d113      	bne.n	800b986 <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	f022 0203 	bic.w	r2, r2, #3
 800b96c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	69da      	ldr	r2, [r3, #28]
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	695b      	ldr	r3, [r3, #20]
 800b97c:	431a      	orrs	r2, r3
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	430a      	orrs	r2, r1
 800b984:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	22ff      	movs	r2, #255	@ 0xff
 800b98c:	625a      	str	r2, [r3, #36]	@ 0x24
 800b98e:	e001      	b.n	800b994 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800b990:	2300      	movs	r3, #0
 800b992:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800b994:	7bfb      	ldrb	r3, [r7, #15]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d103      	bne.n	800b9a2 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2201      	movs	r2, #1
 800b99e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800b9a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	3710      	adds	r7, #16
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	bd80      	pop	{r7, pc}

0800b9ac <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b9ac:	b590      	push	{r4, r7, lr}
 800b9ae:	b087      	sub	sp, #28
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	60f8      	str	r0, [r7, #12]
 800b9b4:	60b9      	str	r1, [r7, #8]
 800b9b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b9c2:	2b01      	cmp	r3, #1
 800b9c4:	d101      	bne.n	800b9ca <HAL_RTC_SetTime+0x1e>
 800b9c6:	2302      	movs	r3, #2
 800b9c8:	e08b      	b.n	800bae2 <HAL_RTC_SetTime+0x136>
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	2201      	movs	r2, #1
 800b9ce:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	2202      	movs	r2, #2
 800b9d6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d126      	bne.n	800ba2e <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	689b      	ldr	r3, [r3, #8]
 800b9e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d102      	bne.n	800b9f4 <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800b9ee:	68bb      	ldr	r3, [r7, #8]
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b9f4:	68bb      	ldr	r3, [r7, #8]
 800b9f6:	781b      	ldrb	r3, [r3, #0]
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	f000 fa31 	bl	800be60 <RTC_ByteToBcd2>
 800b9fe:	4603      	mov	r3, r0
 800ba00:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	785b      	ldrb	r3, [r3, #1]
 800ba06:	4618      	mov	r0, r3
 800ba08:	f000 fa2a 	bl	800be60 <RTC_ByteToBcd2>
 800ba0c:	4603      	mov	r3, r0
 800ba0e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800ba10:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800ba12:	68bb      	ldr	r3, [r7, #8]
 800ba14:	789b      	ldrb	r3, [r3, #2]
 800ba16:	4618      	mov	r0, r3
 800ba18:	f000 fa22 	bl	800be60 <RTC_ByteToBcd2>
 800ba1c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ba1e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800ba22:	68bb      	ldr	r3, [r7, #8]
 800ba24:	78db      	ldrb	r3, [r3, #3]
 800ba26:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800ba28:	4313      	orrs	r3, r2
 800ba2a:	617b      	str	r3, [r7, #20]
 800ba2c:	e018      	b.n	800ba60 <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	689b      	ldr	r3, [r3, #8]
 800ba34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d102      	bne.n	800ba42 <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800ba3c:	68bb      	ldr	r3, [r7, #8]
 800ba3e:	2200      	movs	r2, #0
 800ba40:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800ba42:	68bb      	ldr	r3, [r7, #8]
 800ba44:	781b      	ldrb	r3, [r3, #0]
 800ba46:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800ba48:	68bb      	ldr	r3, [r7, #8]
 800ba4a:	785b      	ldrb	r3, [r3, #1]
 800ba4c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800ba4e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800ba50:	68ba      	ldr	r2, [r7, #8]
 800ba52:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800ba54:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800ba56:	68bb      	ldr	r3, [r7, #8]
 800ba58:	78db      	ldrb	r3, [r3, #3]
 800ba5a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800ba5c:	4313      	orrs	r3, r2
 800ba5e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	22ca      	movs	r2, #202	@ 0xca
 800ba66:	625a      	str	r2, [r3, #36]	@ 0x24
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	2253      	movs	r2, #83	@ 0x53
 800ba6e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800ba70:	68f8      	ldr	r0, [r7, #12]
 800ba72:	f000 f997 	bl	800bda4 <RTC_EnterInitMode>
 800ba76:	4603      	mov	r3, r0
 800ba78:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800ba7a:	7cfb      	ldrb	r3, [r7, #19]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d120      	bne.n	800bac2 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	681a      	ldr	r2, [r3, #0]
 800ba84:	697b      	ldr	r3, [r7, #20]
 800ba86:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800ba8a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800ba8e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	689a      	ldr	r2, [r3, #8]
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800ba9e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	6899      	ldr	r1, [r3, #8]
 800baa6:	68bb      	ldr	r3, [r7, #8]
 800baa8:	68da      	ldr	r2, [r3, #12]
 800baaa:	68bb      	ldr	r3, [r7, #8]
 800baac:	691b      	ldr	r3, [r3, #16]
 800baae:	431a      	orrs	r2, r3
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	430a      	orrs	r2, r1
 800bab6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800bab8:	68f8      	ldr	r0, [r7, #12]
 800baba:	f000 f9ab 	bl	800be14 <RTC_ExitInitMode>
 800babe:	4603      	mov	r3, r0
 800bac0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800bac2:	7cfb      	ldrb	r3, [r7, #19]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d103      	bne.n	800bad0 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	2201      	movs	r2, #1
 800bacc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	22ff      	movs	r2, #255	@ 0xff
 800bad6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	2200      	movs	r2, #0
 800badc:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800bae0:	7cfb      	ldrb	r3, [r7, #19]
}
 800bae2:	4618      	mov	r0, r3
 800bae4:	371c      	adds	r7, #28
 800bae6:	46bd      	mov	sp, r7
 800bae8:	bd90      	pop	{r4, r7, pc}

0800baea <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800baea:	b580      	push	{r7, lr}
 800baec:	b086      	sub	sp, #24
 800baee:	af00      	add	r7, sp, #0
 800baf0:	60f8      	str	r0, [r7, #12]
 800baf2:	60b9      	str	r1, [r7, #8]
 800baf4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800baf6:	2300      	movs	r3, #0
 800baf8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bb00:	68bb      	ldr	r3, [r7, #8]
 800bb02:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	691b      	ldr	r3, [r3, #16]
 800bb0a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800bb0e:	68bb      	ldr	r3, [r7, #8]
 800bb10:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800bb1c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800bb20:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800bb22:	697b      	ldr	r3, [r7, #20]
 800bb24:	0c1b      	lsrs	r3, r3, #16
 800bb26:	b2db      	uxtb	r3, r3
 800bb28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bb2c:	b2da      	uxtb	r2, r3
 800bb2e:	68bb      	ldr	r3, [r7, #8]
 800bb30:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800bb32:	697b      	ldr	r3, [r7, #20]
 800bb34:	0a1b      	lsrs	r3, r3, #8
 800bb36:	b2db      	uxtb	r3, r3
 800bb38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb3c:	b2da      	uxtb	r2, r3
 800bb3e:	68bb      	ldr	r3, [r7, #8]
 800bb40:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800bb42:	697b      	ldr	r3, [r7, #20]
 800bb44:	b2db      	uxtb	r3, r3
 800bb46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb4a:	b2da      	uxtb	r2, r3
 800bb4c:	68bb      	ldr	r3, [r7, #8]
 800bb4e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800bb50:	697b      	ldr	r3, [r7, #20]
 800bb52:	0d9b      	lsrs	r3, r3, #22
 800bb54:	b2db      	uxtb	r3, r3
 800bb56:	f003 0301 	and.w	r3, r3, #1
 800bb5a:	b2da      	uxtb	r2, r3
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d11a      	bne.n	800bb9c <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800bb66:	68bb      	ldr	r3, [r7, #8]
 800bb68:	781b      	ldrb	r3, [r3, #0]
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	f000 f996 	bl	800be9c <RTC_Bcd2ToByte>
 800bb70:	4603      	mov	r3, r0
 800bb72:	461a      	mov	r2, r3
 800bb74:	68bb      	ldr	r3, [r7, #8]
 800bb76:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800bb78:	68bb      	ldr	r3, [r7, #8]
 800bb7a:	785b      	ldrb	r3, [r3, #1]
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	f000 f98d 	bl	800be9c <RTC_Bcd2ToByte>
 800bb82:	4603      	mov	r3, r0
 800bb84:	461a      	mov	r2, r3
 800bb86:	68bb      	ldr	r3, [r7, #8]
 800bb88:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800bb8a:	68bb      	ldr	r3, [r7, #8]
 800bb8c:	789b      	ldrb	r3, [r3, #2]
 800bb8e:	4618      	mov	r0, r3
 800bb90:	f000 f984 	bl	800be9c <RTC_Bcd2ToByte>
 800bb94:	4603      	mov	r3, r0
 800bb96:	461a      	mov	r2, r3
 800bb98:	68bb      	ldr	r3, [r7, #8]
 800bb9a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800bb9c:	2300      	movs	r3, #0
}
 800bb9e:	4618      	mov	r0, r3
 800bba0:	3718      	adds	r7, #24
 800bba2:	46bd      	mov	sp, r7
 800bba4:	bd80      	pop	{r7, pc}

0800bba6 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800bba6:	b590      	push	{r4, r7, lr}
 800bba8:	b087      	sub	sp, #28
 800bbaa:	af00      	add	r7, sp, #0
 800bbac:	60f8      	str	r0, [r7, #12]
 800bbae:	60b9      	str	r1, [r7, #8]
 800bbb0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bbbc:	2b01      	cmp	r3, #1
 800bbbe:	d101      	bne.n	800bbc4 <HAL_RTC_SetDate+0x1e>
 800bbc0:	2302      	movs	r3, #2
 800bbc2:	e075      	b.n	800bcb0 <HAL_RTC_SetDate+0x10a>
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	2201      	movs	r2, #1
 800bbc8:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	2202      	movs	r2, #2
 800bbd0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d10e      	bne.n	800bbf8 <HAL_RTC_SetDate+0x52>
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	785b      	ldrb	r3, [r3, #1]
 800bbde:	f003 0310 	and.w	r3, r3, #16
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d008      	beq.n	800bbf8 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800bbe6:	68bb      	ldr	r3, [r7, #8]
 800bbe8:	785b      	ldrb	r3, [r3, #1]
 800bbea:	f023 0310 	bic.w	r3, r3, #16
 800bbee:	b2db      	uxtb	r3, r3
 800bbf0:	330a      	adds	r3, #10
 800bbf2:	b2da      	uxtb	r2, r3
 800bbf4:	68bb      	ldr	r3, [r7, #8]
 800bbf6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d11c      	bne.n	800bc38 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bbfe:	68bb      	ldr	r3, [r7, #8]
 800bc00:	78db      	ldrb	r3, [r3, #3]
 800bc02:	4618      	mov	r0, r3
 800bc04:	f000 f92c 	bl	800be60 <RTC_ByteToBcd2>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	785b      	ldrb	r3, [r3, #1]
 800bc10:	4618      	mov	r0, r3
 800bc12:	f000 f925 	bl	800be60 <RTC_ByteToBcd2>
 800bc16:	4603      	mov	r3, r0
 800bc18:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bc1a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800bc1c:	68bb      	ldr	r3, [r7, #8]
 800bc1e:	789b      	ldrb	r3, [r3, #2]
 800bc20:	4618      	mov	r0, r3
 800bc22:	f000 f91d 	bl	800be60 <RTC_ByteToBcd2>
 800bc26:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800bc28:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800bc2c:	68bb      	ldr	r3, [r7, #8]
 800bc2e:	781b      	ldrb	r3, [r3, #0]
 800bc30:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bc32:	4313      	orrs	r3, r2
 800bc34:	617b      	str	r3, [r7, #20]
 800bc36:	e00e      	b.n	800bc56 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bc38:	68bb      	ldr	r3, [r7, #8]
 800bc3a:	78db      	ldrb	r3, [r3, #3]
 800bc3c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800bc3e:	68bb      	ldr	r3, [r7, #8]
 800bc40:	785b      	ldrb	r3, [r3, #1]
 800bc42:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bc44:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800bc46:	68ba      	ldr	r2, [r7, #8]
 800bc48:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800bc4a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	781b      	ldrb	r3, [r3, #0]
 800bc50:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bc52:	4313      	orrs	r3, r2
 800bc54:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	22ca      	movs	r2, #202	@ 0xca
 800bc5c:	625a      	str	r2, [r3, #36]	@ 0x24
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	2253      	movs	r2, #83	@ 0x53
 800bc64:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800bc66:	68f8      	ldr	r0, [r7, #12]
 800bc68:	f000 f89c 	bl	800bda4 <RTC_EnterInitMode>
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800bc70:	7cfb      	ldrb	r3, [r7, #19]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d10c      	bne.n	800bc90 <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	681a      	ldr	r2, [r3, #0]
 800bc7a:	697b      	ldr	r3, [r7, #20]
 800bc7c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800bc80:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800bc84:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800bc86:	68f8      	ldr	r0, [r7, #12]
 800bc88:	f000 f8c4 	bl	800be14 <RTC_ExitInitMode>
 800bc8c:	4603      	mov	r3, r0
 800bc8e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800bc90:	7cfb      	ldrb	r3, [r7, #19]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d103      	bne.n	800bc9e <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	2201      	movs	r2, #1
 800bc9a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	22ff      	movs	r2, #255	@ 0xff
 800bca4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	2200      	movs	r2, #0
 800bcaa:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800bcae:	7cfb      	ldrb	r3, [r7, #19]
}
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	371c      	adds	r7, #28
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	bd90      	pop	{r4, r7, pc}

0800bcb8 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b086      	sub	sp, #24
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	60f8      	str	r0, [r7, #12]
 800bcc0:	60b9      	str	r1, [r7, #8]
 800bcc2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	685b      	ldr	r3, [r3, #4]
 800bcce:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800bcd2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800bcd6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800bcd8:	697b      	ldr	r3, [r7, #20]
 800bcda:	0c1b      	lsrs	r3, r3, #16
 800bcdc:	b2da      	uxtb	r2, r3
 800bcde:	68bb      	ldr	r3, [r7, #8]
 800bce0:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800bce2:	697b      	ldr	r3, [r7, #20]
 800bce4:	0a1b      	lsrs	r3, r3, #8
 800bce6:	b2db      	uxtb	r3, r3
 800bce8:	f003 031f 	and.w	r3, r3, #31
 800bcec:	b2da      	uxtb	r2, r3
 800bcee:	68bb      	ldr	r3, [r7, #8]
 800bcf0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800bcf2:	697b      	ldr	r3, [r7, #20]
 800bcf4:	b2db      	uxtb	r3, r3
 800bcf6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bcfa:	b2da      	uxtb	r2, r3
 800bcfc:	68bb      	ldr	r3, [r7, #8]
 800bcfe:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800bd00:	697b      	ldr	r3, [r7, #20]
 800bd02:	0b5b      	lsrs	r3, r3, #13
 800bd04:	b2db      	uxtb	r3, r3
 800bd06:	f003 0307 	and.w	r3, r3, #7
 800bd0a:	b2da      	uxtb	r2, r3
 800bd0c:	68bb      	ldr	r3, [r7, #8]
 800bd0e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d11a      	bne.n	800bd4c <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800bd16:	68bb      	ldr	r3, [r7, #8]
 800bd18:	78db      	ldrb	r3, [r3, #3]
 800bd1a:	4618      	mov	r0, r3
 800bd1c:	f000 f8be 	bl	800be9c <RTC_Bcd2ToByte>
 800bd20:	4603      	mov	r3, r0
 800bd22:	461a      	mov	r2, r3
 800bd24:	68bb      	ldr	r3, [r7, #8]
 800bd26:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800bd28:	68bb      	ldr	r3, [r7, #8]
 800bd2a:	785b      	ldrb	r3, [r3, #1]
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	f000 f8b5 	bl	800be9c <RTC_Bcd2ToByte>
 800bd32:	4603      	mov	r3, r0
 800bd34:	461a      	mov	r2, r3
 800bd36:	68bb      	ldr	r3, [r7, #8]
 800bd38:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800bd3a:	68bb      	ldr	r3, [r7, #8]
 800bd3c:	789b      	ldrb	r3, [r3, #2]
 800bd3e:	4618      	mov	r0, r3
 800bd40:	f000 f8ac 	bl	800be9c <RTC_Bcd2ToByte>
 800bd44:	4603      	mov	r3, r0
 800bd46:	461a      	mov	r2, r3
 800bd48:	68bb      	ldr	r3, [r7, #8]
 800bd4a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800bd4c:	2300      	movs	r3, #0
}
 800bd4e:	4618      	mov	r0, r3
 800bd50:	3718      	adds	r7, #24
 800bd52:	46bd      	mov	sp, r7
 800bd54:	bd80      	pop	{r7, pc}
	...

0800bd58 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b084      	sub	sp, #16
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800bd60:	2300      	movs	r3, #0
 800bd62:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	4a0d      	ldr	r2, [pc, #52]	@ (800bda0 <HAL_RTC_WaitForSynchro+0x48>)
 800bd6a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bd6c:	f7f9 fc44 	bl	80055f8 <HAL_GetTick>
 800bd70:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bd72:	e009      	b.n	800bd88 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bd74:	f7f9 fc40 	bl	80055f8 <HAL_GetTick>
 800bd78:	4602      	mov	r2, r0
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	1ad3      	subs	r3, r2, r3
 800bd7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bd82:	d901      	bls.n	800bd88 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800bd84:	2303      	movs	r3, #3
 800bd86:	e007      	b.n	800bd98 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	68db      	ldr	r3, [r3, #12]
 800bd8e:	f003 0320 	and.w	r3, r3, #32
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d0ee      	beq.n	800bd74 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800bd96:	2300      	movs	r3, #0
}
 800bd98:	4618      	mov	r0, r3
 800bd9a:	3710      	adds	r7, #16
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bd80      	pop	{r7, pc}
 800bda0:	0001ff5f 	.word	0x0001ff5f

0800bda4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800bda4:	b580      	push	{r7, lr}
 800bda6:	b084      	sub	sp, #16
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800bdac:	2300      	movs	r3, #0
 800bdae:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	68db      	ldr	r3, [r3, #12]
 800bdba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d123      	bne.n	800be0a <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	68da      	ldr	r2, [r3, #12]
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800bdd0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800bdd2:	f7f9 fc11 	bl	80055f8 <HAL_GetTick>
 800bdd6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800bdd8:	e00d      	b.n	800bdf6 <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bdda:	f7f9 fc0d 	bl	80055f8 <HAL_GetTick>
 800bdde:	4602      	mov	r2, r0
 800bde0:	68bb      	ldr	r3, [r7, #8]
 800bde2:	1ad3      	subs	r3, r2, r3
 800bde4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bde8:	d905      	bls.n	800bdf6 <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	2204      	movs	r2, #4
 800bdee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 800bdf2:	2301      	movs	r3, #1
 800bdf4:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	68db      	ldr	r3, [r3, #12]
 800bdfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be00:	2b00      	cmp	r3, #0
 800be02:	d102      	bne.n	800be0a <RTC_EnterInitMode+0x66>
 800be04:	7bfb      	ldrb	r3, [r7, #15]
 800be06:	2b01      	cmp	r3, #1
 800be08:	d1e7      	bne.n	800bdda <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800be0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be0c:	4618      	mov	r0, r3
 800be0e:	3710      	adds	r7, #16
 800be10:	46bd      	mov	sp, r7
 800be12:	bd80      	pop	{r7, pc}

0800be14 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b084      	sub	sp, #16
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800be1c:	2300      	movs	r3, #0
 800be1e:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	68da      	ldr	r2, [r3, #12]
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800be2e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	689b      	ldr	r3, [r3, #8]
 800be36:	f003 0320 	and.w	r3, r3, #32
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d10b      	bne.n	800be56 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800be3e:	6878      	ldr	r0, [r7, #4]
 800be40:	f7ff ff8a 	bl	800bd58 <HAL_RTC_WaitForSynchro>
 800be44:	4603      	mov	r3, r0
 800be46:	2b00      	cmp	r3, #0
 800be48:	d005      	beq.n	800be56 <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2204      	movs	r2, #4
 800be4e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 800be52:	2301      	movs	r3, #1
 800be54:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800be56:	7bfb      	ldrb	r3, [r7, #15]
}
 800be58:	4618      	mov	r0, r3
 800be5a:	3710      	adds	r7, #16
 800be5c:	46bd      	mov	sp, r7
 800be5e:	bd80      	pop	{r7, pc}

0800be60 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800be60:	b480      	push	{r7}
 800be62:	b085      	sub	sp, #20
 800be64:	af00      	add	r7, sp, #0
 800be66:	4603      	mov	r3, r0
 800be68:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800be6a:	2300      	movs	r3, #0
 800be6c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800be6e:	e005      	b.n	800be7c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	3301      	adds	r3, #1
 800be74:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800be76:	79fb      	ldrb	r3, [r7, #7]
 800be78:	3b0a      	subs	r3, #10
 800be7a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800be7c:	79fb      	ldrb	r3, [r7, #7]
 800be7e:	2b09      	cmp	r3, #9
 800be80:	d8f6      	bhi.n	800be70 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	b2db      	uxtb	r3, r3
 800be86:	011b      	lsls	r3, r3, #4
 800be88:	b2da      	uxtb	r2, r3
 800be8a:	79fb      	ldrb	r3, [r7, #7]
 800be8c:	4313      	orrs	r3, r2
 800be8e:	b2db      	uxtb	r3, r3
}
 800be90:	4618      	mov	r0, r3
 800be92:	3714      	adds	r7, #20
 800be94:	46bd      	mov	sp, r7
 800be96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9a:	4770      	bx	lr

0800be9c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800be9c:	b480      	push	{r7}
 800be9e:	b085      	sub	sp, #20
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	4603      	mov	r3, r0
 800bea4:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800bea6:	2300      	movs	r3, #0
 800bea8:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800beaa:	79fb      	ldrb	r3, [r7, #7]
 800beac:	091b      	lsrs	r3, r3, #4
 800beae:	b2db      	uxtb	r3, r3
 800beb0:	461a      	mov	r2, r3
 800beb2:	4613      	mov	r3, r2
 800beb4:	009b      	lsls	r3, r3, #2
 800beb6:	4413      	add	r3, r2
 800beb8:	005b      	lsls	r3, r3, #1
 800beba:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	b2da      	uxtb	r2, r3
 800bec0:	79fb      	ldrb	r3, [r7, #7]
 800bec2:	f003 030f 	and.w	r3, r3, #15
 800bec6:	b2db      	uxtb	r3, r3
 800bec8:	4413      	add	r3, r2
 800beca:	b2db      	uxtb	r3, r3
}
 800becc:	4618      	mov	r0, r3
 800bece:	3714      	adds	r7, #20
 800bed0:	46bd      	mov	sp, r7
 800bed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed6:	4770      	bx	lr

0800bed8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bed8:	b580      	push	{r7, lr}
 800beda:	b082      	sub	sp, #8
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d101      	bne.n	800beea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bee6:	2301      	movs	r3, #1
 800bee8:	e049      	b.n	800bf7e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bef0:	b2db      	uxtb	r3, r3
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d106      	bne.n	800bf04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2200      	movs	r2, #0
 800befa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800befe:	6878      	ldr	r0, [r7, #4]
 800bf00:	f7f9 f85c 	bl	8004fbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2202      	movs	r2, #2
 800bf08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681a      	ldr	r2, [r3, #0]
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	3304      	adds	r3, #4
 800bf14:	4619      	mov	r1, r3
 800bf16:	4610      	mov	r0, r2
 800bf18:	f000 faea 	bl	800c4f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	2201      	movs	r2, #1
 800bf20:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2201      	movs	r2, #1
 800bf28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2201      	movs	r2, #1
 800bf30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2201      	movs	r2, #1
 800bf38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2201      	movs	r2, #1
 800bf40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2201      	movs	r2, #1
 800bf48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	2201      	movs	r2, #1
 800bf50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2201      	movs	r2, #1
 800bf58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	2201      	movs	r2, #1
 800bf60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	2201      	movs	r2, #1
 800bf68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	2201      	movs	r2, #1
 800bf70:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	2201      	movs	r2, #1
 800bf78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bf7c:	2300      	movs	r3, #0
}
 800bf7e:	4618      	mov	r0, r3
 800bf80:	3708      	adds	r7, #8
 800bf82:	46bd      	mov	sp, r7
 800bf84:	bd80      	pop	{r7, pc}
	...

0800bf88 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800bf88:	b480      	push	{r7}
 800bf8a:	b085      	sub	sp, #20
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bf96:	b2db      	uxtb	r3, r3
 800bf98:	2b01      	cmp	r3, #1
 800bf9a:	d001      	beq.n	800bfa0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800bf9c:	2301      	movs	r3, #1
 800bf9e:	e02e      	b.n	800bffe <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	2202      	movs	r2, #2
 800bfa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	4a17      	ldr	r2, [pc, #92]	@ (800c00c <HAL_TIM_Base_Start+0x84>)
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	d004      	beq.n	800bfbc <HAL_TIM_Base_Start+0x34>
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bfba:	d115      	bne.n	800bfe8 <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	689a      	ldr	r2, [r3, #8]
 800bfc2:	4b13      	ldr	r3, [pc, #76]	@ (800c010 <HAL_TIM_Base_Start+0x88>)
 800bfc4:	4013      	ands	r3, r2
 800bfc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	2b06      	cmp	r3, #6
 800bfcc:	d015      	beq.n	800bffa <HAL_TIM_Base_Start+0x72>
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bfd4:	d011      	beq.n	800bffa <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	681a      	ldr	r2, [r3, #0]
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	f042 0201 	orr.w	r2, r2, #1
 800bfe4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfe6:	e008      	b.n	800bffa <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	681a      	ldr	r2, [r3, #0]
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	f042 0201 	orr.w	r2, r2, #1
 800bff6:	601a      	str	r2, [r3, #0]
 800bff8:	e000      	b.n	800bffc <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bffa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bffc:	2300      	movs	r3, #0
}
 800bffe:	4618      	mov	r0, r3
 800c000:	3714      	adds	r7, #20
 800c002:	46bd      	mov	sp, r7
 800c004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c008:	4770      	bx	lr
 800c00a:	bf00      	nop
 800c00c:	40012c00 	.word	0x40012c00
 800c010:	00010007 	.word	0x00010007

0800c014 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800c014:	b480      	push	{r7}
 800c016:	b083      	sub	sp, #12
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	6a1b      	ldr	r3, [r3, #32]
 800c022:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 800c026:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d10f      	bne.n	800c04e <HAL_TIM_Base_Stop+0x3a>
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	6a1a      	ldr	r2, [r3, #32]
 800c034:	f240 4344 	movw	r3, #1092	@ 0x444
 800c038:	4013      	ands	r3, r2
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d107      	bne.n	800c04e <HAL_TIM_Base_Stop+0x3a>
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	681a      	ldr	r2, [r3, #0]
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	f022 0201 	bic.w	r2, r2, #1
 800c04c:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	2201      	movs	r2, #1
 800c052:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800c056:	2300      	movs	r3, #0
}
 800c058:	4618      	mov	r0, r3
 800c05a:	370c      	adds	r7, #12
 800c05c:	46bd      	mov	sp, r7
 800c05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c062:	4770      	bx	lr

0800c064 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c064:	b480      	push	{r7}
 800c066:	b085      	sub	sp, #20
 800c068:	af00      	add	r7, sp, #0
 800c06a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c072:	b2db      	uxtb	r3, r3
 800c074:	2b01      	cmp	r3, #1
 800c076:	d001      	beq.n	800c07c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c078:	2301      	movs	r3, #1
 800c07a:	e036      	b.n	800c0ea <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	2202      	movs	r2, #2
 800c080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	68da      	ldr	r2, [r3, #12]
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f042 0201 	orr.w	r2, r2, #1
 800c092:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	4a17      	ldr	r2, [pc, #92]	@ (800c0f8 <HAL_TIM_Base_Start_IT+0x94>)
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d004      	beq.n	800c0a8 <HAL_TIM_Base_Start_IT+0x44>
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0a6:	d115      	bne.n	800c0d4 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	689a      	ldr	r2, [r3, #8]
 800c0ae:	4b13      	ldr	r3, [pc, #76]	@ (800c0fc <HAL_TIM_Base_Start_IT+0x98>)
 800c0b0:	4013      	ands	r3, r2
 800c0b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	2b06      	cmp	r3, #6
 800c0b8:	d015      	beq.n	800c0e6 <HAL_TIM_Base_Start_IT+0x82>
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c0c0:	d011      	beq.n	800c0e6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	681a      	ldr	r2, [r3, #0]
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	f042 0201 	orr.w	r2, r2, #1
 800c0d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c0d2:	e008      	b.n	800c0e6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	681a      	ldr	r2, [r3, #0]
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f042 0201 	orr.w	r2, r2, #1
 800c0e2:	601a      	str	r2, [r3, #0]
 800c0e4:	e000      	b.n	800c0e8 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c0e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c0e8:	2300      	movs	r3, #0
}
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	3714      	adds	r7, #20
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f4:	4770      	bx	lr
 800c0f6:	bf00      	nop
 800c0f8:	40012c00 	.word	0x40012c00
 800c0fc:	00010007 	.word	0x00010007

0800c100 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c100:	b580      	push	{r7, lr}
 800c102:	b084      	sub	sp, #16
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	68db      	ldr	r3, [r3, #12]
 800c10e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	691b      	ldr	r3, [r3, #16]
 800c116:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	f003 0302 	and.w	r3, r3, #2
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d020      	beq.n	800c164 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	f003 0302 	and.w	r3, r3, #2
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d01b      	beq.n	800c164 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	f06f 0202 	mvn.w	r2, #2
 800c134:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	2201      	movs	r2, #1
 800c13a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	699b      	ldr	r3, [r3, #24]
 800c142:	f003 0303 	and.w	r3, r3, #3
 800c146:	2b00      	cmp	r3, #0
 800c148:	d003      	beq.n	800c152 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c14a:	6878      	ldr	r0, [r7, #4]
 800c14c:	f000 f9b2 	bl	800c4b4 <HAL_TIM_IC_CaptureCallback>
 800c150:	e005      	b.n	800c15e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	f000 f9a4 	bl	800c4a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c158:	6878      	ldr	r0, [r7, #4]
 800c15a:	f000 f9b5 	bl	800c4c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2200      	movs	r2, #0
 800c162:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c164:	68bb      	ldr	r3, [r7, #8]
 800c166:	f003 0304 	and.w	r3, r3, #4
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d020      	beq.n	800c1b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	f003 0304 	and.w	r3, r3, #4
 800c174:	2b00      	cmp	r3, #0
 800c176:	d01b      	beq.n	800c1b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f06f 0204 	mvn.w	r2, #4
 800c180:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	2202      	movs	r2, #2
 800c186:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	699b      	ldr	r3, [r3, #24]
 800c18e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c192:	2b00      	cmp	r3, #0
 800c194:	d003      	beq.n	800c19e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c196:	6878      	ldr	r0, [r7, #4]
 800c198:	f000 f98c 	bl	800c4b4 <HAL_TIM_IC_CaptureCallback>
 800c19c:	e005      	b.n	800c1aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	f000 f97e 	bl	800c4a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c1a4:	6878      	ldr	r0, [r7, #4]
 800c1a6:	f000 f98f 	bl	800c4c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	f003 0308 	and.w	r3, r3, #8
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d020      	beq.n	800c1fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	f003 0308 	and.w	r3, r3, #8
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d01b      	beq.n	800c1fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	f06f 0208 	mvn.w	r2, #8
 800c1cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	2204      	movs	r2, #4
 800c1d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	69db      	ldr	r3, [r3, #28]
 800c1da:	f003 0303 	and.w	r3, r3, #3
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d003      	beq.n	800c1ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c1e2:	6878      	ldr	r0, [r7, #4]
 800c1e4:	f000 f966 	bl	800c4b4 <HAL_TIM_IC_CaptureCallback>
 800c1e8:	e005      	b.n	800c1f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c1ea:	6878      	ldr	r0, [r7, #4]
 800c1ec:	f000 f958 	bl	800c4a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c1f0:	6878      	ldr	r0, [r7, #4]
 800c1f2:	f000 f969 	bl	800c4c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c1fc:	68bb      	ldr	r3, [r7, #8]
 800c1fe:	f003 0310 	and.w	r3, r3, #16
 800c202:	2b00      	cmp	r3, #0
 800c204:	d020      	beq.n	800c248 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	f003 0310 	and.w	r3, r3, #16
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d01b      	beq.n	800c248 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	f06f 0210 	mvn.w	r2, #16
 800c218:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	2208      	movs	r2, #8
 800c21e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	69db      	ldr	r3, [r3, #28]
 800c226:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d003      	beq.n	800c236 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c22e:	6878      	ldr	r0, [r7, #4]
 800c230:	f000 f940 	bl	800c4b4 <HAL_TIM_IC_CaptureCallback>
 800c234:	e005      	b.n	800c242 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c236:	6878      	ldr	r0, [r7, #4]
 800c238:	f000 f932 	bl	800c4a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c23c:	6878      	ldr	r0, [r7, #4]
 800c23e:	f000 f943 	bl	800c4c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	2200      	movs	r2, #0
 800c246:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	f003 0301 	and.w	r3, r3, #1
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d00c      	beq.n	800c26c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	f003 0301 	and.w	r3, r3, #1
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d007      	beq.n	800c26c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	f06f 0201 	mvn.w	r2, #1
 800c264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c266:	6878      	ldr	r0, [r7, #4]
 800c268:	f7f6 f96a 	bl	8002540 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c26c:	68bb      	ldr	r3, [r7, #8]
 800c26e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c272:	2b00      	cmp	r3, #0
 800c274:	d104      	bne.n	800c280 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c276:	68bb      	ldr	r3, [r7, #8]
 800c278:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d00c      	beq.n	800c29a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c286:	2b00      	cmp	r3, #0
 800c288:	d007      	beq.n	800c29a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c292:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c294:	6878      	ldr	r0, [r7, #4]
 800c296:	f000 fa9b 	bl	800c7d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c29a:	68bb      	ldr	r3, [r7, #8]
 800c29c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d00c      	beq.n	800c2be <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d007      	beq.n	800c2be <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c2b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c2b8:	6878      	ldr	r0, [r7, #4]
 800c2ba:	f000 fa93 	bl	800c7e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c2be:	68bb      	ldr	r3, [r7, #8]
 800c2c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d00c      	beq.n	800c2e2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d007      	beq.n	800c2e2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c2da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c2dc:	6878      	ldr	r0, [r7, #4]
 800c2de:	f000 f8fd 	bl	800c4dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c2e2:	68bb      	ldr	r3, [r7, #8]
 800c2e4:	f003 0320 	and.w	r3, r3, #32
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d00c      	beq.n	800c306 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f003 0320 	and.w	r3, r3, #32
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d007      	beq.n	800c306 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	f06f 0220 	mvn.w	r2, #32
 800c2fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c300:	6878      	ldr	r0, [r7, #4]
 800c302:	f000 fa5b 	bl	800c7bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c306:	bf00      	nop
 800c308:	3710      	adds	r7, #16
 800c30a:	46bd      	mov	sp, r7
 800c30c:	bd80      	pop	{r7, pc}

0800c30e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c30e:	b580      	push	{r7, lr}
 800c310:	b084      	sub	sp, #16
 800c312:	af00      	add	r7, sp, #0
 800c314:	6078      	str	r0, [r7, #4]
 800c316:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c318:	2300      	movs	r3, #0
 800c31a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c322:	2b01      	cmp	r3, #1
 800c324:	d101      	bne.n	800c32a <HAL_TIM_ConfigClockSource+0x1c>
 800c326:	2302      	movs	r3, #2
 800c328:	e0b6      	b.n	800c498 <HAL_TIM_ConfigClockSource+0x18a>
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	2201      	movs	r2, #1
 800c32e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	2202      	movs	r2, #2
 800c336:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	689b      	ldr	r3, [r3, #8]
 800c340:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c342:	68bb      	ldr	r3, [r7, #8]
 800c344:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800c348:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800c34c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c34e:	68bb      	ldr	r3, [r7, #8]
 800c350:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c354:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	68ba      	ldr	r2, [r7, #8]
 800c35c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c35e:	683b      	ldr	r3, [r7, #0]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c366:	d03e      	beq.n	800c3e6 <HAL_TIM_ConfigClockSource+0xd8>
 800c368:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c36c:	f200 8087 	bhi.w	800c47e <HAL_TIM_ConfigClockSource+0x170>
 800c370:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c374:	f000 8086 	beq.w	800c484 <HAL_TIM_ConfigClockSource+0x176>
 800c378:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c37c:	d87f      	bhi.n	800c47e <HAL_TIM_ConfigClockSource+0x170>
 800c37e:	2b70      	cmp	r3, #112	@ 0x70
 800c380:	d01a      	beq.n	800c3b8 <HAL_TIM_ConfigClockSource+0xaa>
 800c382:	2b70      	cmp	r3, #112	@ 0x70
 800c384:	d87b      	bhi.n	800c47e <HAL_TIM_ConfigClockSource+0x170>
 800c386:	2b60      	cmp	r3, #96	@ 0x60
 800c388:	d050      	beq.n	800c42c <HAL_TIM_ConfigClockSource+0x11e>
 800c38a:	2b60      	cmp	r3, #96	@ 0x60
 800c38c:	d877      	bhi.n	800c47e <HAL_TIM_ConfigClockSource+0x170>
 800c38e:	2b50      	cmp	r3, #80	@ 0x50
 800c390:	d03c      	beq.n	800c40c <HAL_TIM_ConfigClockSource+0xfe>
 800c392:	2b50      	cmp	r3, #80	@ 0x50
 800c394:	d873      	bhi.n	800c47e <HAL_TIM_ConfigClockSource+0x170>
 800c396:	2b40      	cmp	r3, #64	@ 0x40
 800c398:	d058      	beq.n	800c44c <HAL_TIM_ConfigClockSource+0x13e>
 800c39a:	2b40      	cmp	r3, #64	@ 0x40
 800c39c:	d86f      	bhi.n	800c47e <HAL_TIM_ConfigClockSource+0x170>
 800c39e:	2b30      	cmp	r3, #48	@ 0x30
 800c3a0:	d064      	beq.n	800c46c <HAL_TIM_ConfigClockSource+0x15e>
 800c3a2:	2b30      	cmp	r3, #48	@ 0x30
 800c3a4:	d86b      	bhi.n	800c47e <HAL_TIM_ConfigClockSource+0x170>
 800c3a6:	2b20      	cmp	r3, #32
 800c3a8:	d060      	beq.n	800c46c <HAL_TIM_ConfigClockSource+0x15e>
 800c3aa:	2b20      	cmp	r3, #32
 800c3ac:	d867      	bhi.n	800c47e <HAL_TIM_ConfigClockSource+0x170>
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d05c      	beq.n	800c46c <HAL_TIM_ConfigClockSource+0x15e>
 800c3b2:	2b10      	cmp	r3, #16
 800c3b4:	d05a      	beq.n	800c46c <HAL_TIM_ConfigClockSource+0x15e>
 800c3b6:	e062      	b.n	800c47e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c3c0:	683b      	ldr	r3, [r7, #0]
 800c3c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c3c8:	f000 f978 	bl	800c6bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	689b      	ldr	r3, [r3, #8]
 800c3d2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c3d4:	68bb      	ldr	r3, [r7, #8]
 800c3d6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c3da:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	68ba      	ldr	r2, [r7, #8]
 800c3e2:	609a      	str	r2, [r3, #8]
      break;
 800c3e4:	e04f      	b.n	800c486 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c3ea:	683b      	ldr	r3, [r7, #0]
 800c3ec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c3ee:	683b      	ldr	r3, [r7, #0]
 800c3f0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c3f2:	683b      	ldr	r3, [r7, #0]
 800c3f4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c3f6:	f000 f961 	bl	800c6bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	689a      	ldr	r2, [r3, #8]
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c408:	609a      	str	r2, [r3, #8]
      break;
 800c40a:	e03c      	b.n	800c486 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c410:	683b      	ldr	r3, [r7, #0]
 800c412:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c418:	461a      	mov	r2, r3
 800c41a:	f000 f8d3 	bl	800c5c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	2150      	movs	r1, #80	@ 0x50
 800c424:	4618      	mov	r0, r3
 800c426:	f000 f92c 	bl	800c682 <TIM_ITRx_SetConfig>
      break;
 800c42a:	e02c      	b.n	800c486 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c430:	683b      	ldr	r3, [r7, #0]
 800c432:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c434:	683b      	ldr	r3, [r7, #0]
 800c436:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c438:	461a      	mov	r2, r3
 800c43a:	f000 f8f2 	bl	800c622 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	2160      	movs	r1, #96	@ 0x60
 800c444:	4618      	mov	r0, r3
 800c446:	f000 f91c 	bl	800c682 <TIM_ITRx_SetConfig>
      break;
 800c44a:	e01c      	b.n	800c486 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c458:	461a      	mov	r2, r3
 800c45a:	f000 f8b3 	bl	800c5c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	2140      	movs	r1, #64	@ 0x40
 800c464:	4618      	mov	r0, r3
 800c466:	f000 f90c 	bl	800c682 <TIM_ITRx_SetConfig>
      break;
 800c46a:	e00c      	b.n	800c486 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681a      	ldr	r2, [r3, #0]
 800c470:	683b      	ldr	r3, [r7, #0]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	4619      	mov	r1, r3
 800c476:	4610      	mov	r0, r2
 800c478:	f000 f903 	bl	800c682 <TIM_ITRx_SetConfig>
      break;
 800c47c:	e003      	b.n	800c486 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800c47e:	2301      	movs	r3, #1
 800c480:	73fb      	strb	r3, [r7, #15]
      break;
 800c482:	e000      	b.n	800c486 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800c484:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	2201      	movs	r2, #1
 800c48a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	2200      	movs	r2, #0
 800c492:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c496:	7bfb      	ldrb	r3, [r7, #15]
}
 800c498:	4618      	mov	r0, r3
 800c49a:	3710      	adds	r7, #16
 800c49c:	46bd      	mov	sp, r7
 800c49e:	bd80      	pop	{r7, pc}

0800c4a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c4a0:	b480      	push	{r7}
 800c4a2:	b083      	sub	sp, #12
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c4a8:	bf00      	nop
 800c4aa:	370c      	adds	r7, #12
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b2:	4770      	bx	lr

0800c4b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b083      	sub	sp, #12
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c4bc:	bf00      	nop
 800c4be:	370c      	adds	r7, #12
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c6:	4770      	bx	lr

0800c4c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c4c8:	b480      	push	{r7}
 800c4ca:	b083      	sub	sp, #12
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c4d0:	bf00      	nop
 800c4d2:	370c      	adds	r7, #12
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4da:	4770      	bx	lr

0800c4dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c4dc:	b480      	push	{r7}
 800c4de:	b083      	sub	sp, #12
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c4e4:	bf00      	nop
 800c4e6:	370c      	adds	r7, #12
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ee:	4770      	bx	lr

0800c4f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c4f0:	b480      	push	{r7}
 800c4f2:	b085      	sub	sp, #20
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
 800c4f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	4a2d      	ldr	r2, [pc, #180]	@ (800c5b8 <TIM_Base_SetConfig+0xc8>)
 800c504:	4293      	cmp	r3, r2
 800c506:	d003      	beq.n	800c510 <TIM_Base_SetConfig+0x20>
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c50e:	d108      	bne.n	800c522 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c516:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c518:	683b      	ldr	r3, [r7, #0]
 800c51a:	685b      	ldr	r3, [r3, #4]
 800c51c:	68fa      	ldr	r2, [r7, #12]
 800c51e:	4313      	orrs	r3, r2
 800c520:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	4a24      	ldr	r2, [pc, #144]	@ (800c5b8 <TIM_Base_SetConfig+0xc8>)
 800c526:	4293      	cmp	r3, r2
 800c528:	d00b      	beq.n	800c542 <TIM_Base_SetConfig+0x52>
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c530:	d007      	beq.n	800c542 <TIM_Base_SetConfig+0x52>
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	4a21      	ldr	r2, [pc, #132]	@ (800c5bc <TIM_Base_SetConfig+0xcc>)
 800c536:	4293      	cmp	r3, r2
 800c538:	d003      	beq.n	800c542 <TIM_Base_SetConfig+0x52>
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	4a20      	ldr	r2, [pc, #128]	@ (800c5c0 <TIM_Base_SetConfig+0xd0>)
 800c53e:	4293      	cmp	r3, r2
 800c540:	d108      	bne.n	800c554 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c548:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c54a:	683b      	ldr	r3, [r7, #0]
 800c54c:	68db      	ldr	r3, [r3, #12]
 800c54e:	68fa      	ldr	r2, [r7, #12]
 800c550:	4313      	orrs	r3, r2
 800c552:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	695b      	ldr	r3, [r3, #20]
 800c55e:	4313      	orrs	r3, r2
 800c560:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c562:	683b      	ldr	r3, [r7, #0]
 800c564:	689a      	ldr	r2, [r3, #8]
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c56a:	683b      	ldr	r3, [r7, #0]
 800c56c:	681a      	ldr	r2, [r3, #0]
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	4a10      	ldr	r2, [pc, #64]	@ (800c5b8 <TIM_Base_SetConfig+0xc8>)
 800c576:	4293      	cmp	r3, r2
 800c578:	d007      	beq.n	800c58a <TIM_Base_SetConfig+0x9a>
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	4a0f      	ldr	r2, [pc, #60]	@ (800c5bc <TIM_Base_SetConfig+0xcc>)
 800c57e:	4293      	cmp	r3, r2
 800c580:	d003      	beq.n	800c58a <TIM_Base_SetConfig+0x9a>
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	4a0e      	ldr	r2, [pc, #56]	@ (800c5c0 <TIM_Base_SetConfig+0xd0>)
 800c586:	4293      	cmp	r3, r2
 800c588:	d103      	bne.n	800c592 <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c58a:	683b      	ldr	r3, [r7, #0]
 800c58c:	691a      	ldr	r2, [r3, #16]
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	f043 0204 	orr.w	r2, r3, #4
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	2201      	movs	r2, #1
 800c5a2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	68fa      	ldr	r2, [r7, #12]
 800c5a8:	601a      	str	r2, [r3, #0]
}
 800c5aa:	bf00      	nop
 800c5ac:	3714      	adds	r7, #20
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b4:	4770      	bx	lr
 800c5b6:	bf00      	nop
 800c5b8:	40012c00 	.word	0x40012c00
 800c5bc:	40014400 	.word	0x40014400
 800c5c0:	40014800 	.word	0x40014800

0800c5c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c5c4:	b480      	push	{r7}
 800c5c6:	b087      	sub	sp, #28
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	60f8      	str	r0, [r7, #12]
 800c5cc:	60b9      	str	r1, [r7, #8]
 800c5ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	6a1b      	ldr	r3, [r3, #32]
 800c5d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	6a1b      	ldr	r3, [r3, #32]
 800c5da:	f023 0201 	bic.w	r2, r3, #1
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	699b      	ldr	r3, [r3, #24]
 800c5e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c5e8:	693b      	ldr	r3, [r7, #16]
 800c5ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c5ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	011b      	lsls	r3, r3, #4
 800c5f4:	693a      	ldr	r2, [r7, #16]
 800c5f6:	4313      	orrs	r3, r2
 800c5f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c5fa:	697b      	ldr	r3, [r7, #20]
 800c5fc:	f023 030a 	bic.w	r3, r3, #10
 800c600:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c602:	697a      	ldr	r2, [r7, #20]
 800c604:	68bb      	ldr	r3, [r7, #8]
 800c606:	4313      	orrs	r3, r2
 800c608:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	693a      	ldr	r2, [r7, #16]
 800c60e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	697a      	ldr	r2, [r7, #20]
 800c614:	621a      	str	r2, [r3, #32]
}
 800c616:	bf00      	nop
 800c618:	371c      	adds	r7, #28
 800c61a:	46bd      	mov	sp, r7
 800c61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c620:	4770      	bx	lr

0800c622 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c622:	b480      	push	{r7}
 800c624:	b087      	sub	sp, #28
 800c626:	af00      	add	r7, sp, #0
 800c628:	60f8      	str	r0, [r7, #12]
 800c62a:	60b9      	str	r1, [r7, #8]
 800c62c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	6a1b      	ldr	r3, [r3, #32]
 800c632:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	6a1b      	ldr	r3, [r3, #32]
 800c638:	f023 0210 	bic.w	r2, r3, #16
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	699b      	ldr	r3, [r3, #24]
 800c644:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c646:	693b      	ldr	r3, [r7, #16]
 800c648:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c64c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	031b      	lsls	r3, r3, #12
 800c652:	693a      	ldr	r2, [r7, #16]
 800c654:	4313      	orrs	r3, r2
 800c656:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c658:	697b      	ldr	r3, [r7, #20]
 800c65a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c65e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c660:	68bb      	ldr	r3, [r7, #8]
 800c662:	011b      	lsls	r3, r3, #4
 800c664:	697a      	ldr	r2, [r7, #20]
 800c666:	4313      	orrs	r3, r2
 800c668:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	693a      	ldr	r2, [r7, #16]
 800c66e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	697a      	ldr	r2, [r7, #20]
 800c674:	621a      	str	r2, [r3, #32]
}
 800c676:	bf00      	nop
 800c678:	371c      	adds	r7, #28
 800c67a:	46bd      	mov	sp, r7
 800c67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c680:	4770      	bx	lr

0800c682 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c682:	b480      	push	{r7}
 800c684:	b085      	sub	sp, #20
 800c686:	af00      	add	r7, sp, #0
 800c688:	6078      	str	r0, [r7, #4]
 800c68a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	689b      	ldr	r3, [r3, #8]
 800c690:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800c698:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c69c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c69e:	683a      	ldr	r2, [r7, #0]
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	4313      	orrs	r3, r2
 800c6a4:	f043 0307 	orr.w	r3, r3, #7
 800c6a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	68fa      	ldr	r2, [r7, #12]
 800c6ae:	609a      	str	r2, [r3, #8]
}
 800c6b0:	bf00      	nop
 800c6b2:	3714      	adds	r7, #20
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ba:	4770      	bx	lr

0800c6bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c6bc:	b480      	push	{r7}
 800c6be:	b087      	sub	sp, #28
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	60f8      	str	r0, [r7, #12]
 800c6c4:	60b9      	str	r1, [r7, #8]
 800c6c6:	607a      	str	r2, [r7, #4]
 800c6c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	689b      	ldr	r3, [r3, #8]
 800c6ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c6d0:	697b      	ldr	r3, [r7, #20]
 800c6d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c6d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c6d8:	683b      	ldr	r3, [r7, #0]
 800c6da:	021a      	lsls	r2, r3, #8
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	431a      	orrs	r2, r3
 800c6e0:	68bb      	ldr	r3, [r7, #8]
 800c6e2:	4313      	orrs	r3, r2
 800c6e4:	697a      	ldr	r2, [r7, #20]
 800c6e6:	4313      	orrs	r3, r2
 800c6e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	697a      	ldr	r2, [r7, #20]
 800c6ee:	609a      	str	r2, [r3, #8]
}
 800c6f0:	bf00      	nop
 800c6f2:	371c      	adds	r7, #28
 800c6f4:	46bd      	mov	sp, r7
 800c6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fa:	4770      	bx	lr

0800c6fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c6fc:	b480      	push	{r7}
 800c6fe:	b085      	sub	sp, #20
 800c700:	af00      	add	r7, sp, #0
 800c702:	6078      	str	r0, [r7, #4]
 800c704:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c70c:	2b01      	cmp	r3, #1
 800c70e:	d101      	bne.n	800c714 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c710:	2302      	movs	r3, #2
 800c712:	e04a      	b.n	800c7aa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	2201      	movs	r2, #1
 800c718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	2202      	movs	r2, #2
 800c720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	685b      	ldr	r3, [r3, #4]
 800c72a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	689b      	ldr	r3, [r3, #8]
 800c732:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	4a1f      	ldr	r2, [pc, #124]	@ (800c7b8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800c73a:	4293      	cmp	r3, r2
 800c73c:	d108      	bne.n	800c750 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c744:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	685b      	ldr	r3, [r3, #4]
 800c74a:	68fa      	ldr	r2, [r7, #12]
 800c74c:	4313      	orrs	r3, r2
 800c74e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c756:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c758:	683b      	ldr	r3, [r7, #0]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	68fa      	ldr	r2, [r7, #12]
 800c75e:	4313      	orrs	r3, r2
 800c760:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	68fa      	ldr	r2, [r7, #12]
 800c768:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	4a12      	ldr	r2, [pc, #72]	@ (800c7b8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800c770:	4293      	cmp	r3, r2
 800c772:	d004      	beq.n	800c77e <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c77c:	d10c      	bne.n	800c798 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c77e:	68bb      	ldr	r3, [r7, #8]
 800c780:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c784:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c786:	683b      	ldr	r3, [r7, #0]
 800c788:	689b      	ldr	r3, [r3, #8]
 800c78a:	68ba      	ldr	r2, [r7, #8]
 800c78c:	4313      	orrs	r3, r2
 800c78e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	68ba      	ldr	r2, [r7, #8]
 800c796:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	2201      	movs	r2, #1
 800c79c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c7a8:	2300      	movs	r3, #0
}
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	3714      	adds	r7, #20
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b4:	4770      	bx	lr
 800c7b6:	bf00      	nop
 800c7b8:	40012c00 	.word	0x40012c00

0800c7bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c7bc:	b480      	push	{r7}
 800c7be:	b083      	sub	sp, #12
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c7c4:	bf00      	nop
 800c7c6:	370c      	adds	r7, #12
 800c7c8:	46bd      	mov	sp, r7
 800c7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ce:	4770      	bx	lr

0800c7d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c7d0:	b480      	push	{r7}
 800c7d2:	b083      	sub	sp, #12
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c7d8:	bf00      	nop
 800c7da:	370c      	adds	r7, #12
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e2:	4770      	bx	lr

0800c7e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c7e4:	b480      	push	{r7}
 800c7e6:	b083      	sub	sp, #12
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c7ec:	bf00      	nop
 800c7ee:	370c      	adds	r7, #12
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f6:	4770      	bx	lr

0800c7f8 <LL_RCC_GetUSARTClockSource>:
{
 800c7f8:	b480      	push	{r7}
 800c7fa:	b083      	sub	sp, #12
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800c800:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c804:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	4013      	ands	r3, r2
}
 800c80c:	4618      	mov	r0, r3
 800c80e:	370c      	adds	r7, #12
 800c810:	46bd      	mov	sp, r7
 800c812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c816:	4770      	bx	lr

0800c818 <LL_RCC_GetLPUARTClockSource>:
{
 800c818:	b480      	push	{r7}
 800c81a:	b083      	sub	sp, #12
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800c820:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c824:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	4013      	ands	r3, r2
}
 800c82c:	4618      	mov	r0, r3
 800c82e:	370c      	adds	r7, #12
 800c830:	46bd      	mov	sp, r7
 800c832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c836:	4770      	bx	lr

0800c838 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b082      	sub	sp, #8
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d101      	bne.n	800c84a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c846:	2301      	movs	r3, #1
 800c848:	e042      	b.n	800c8d0 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c850:	2b00      	cmp	r3, #0
 800c852:	d106      	bne.n	800c862 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	2200      	movs	r2, #0
 800c858:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	f7f8 fc4f 	bl	8005100 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	2224      	movs	r2, #36	@ 0x24
 800c866:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	681a      	ldr	r2, [r3, #0]
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	f022 0201 	bic.w	r2, r2, #1
 800c878:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d002      	beq.n	800c888 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c882:	6878      	ldr	r0, [r7, #4]
 800c884:	f000 fc5e 	bl	800d144 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c888:	6878      	ldr	r0, [r7, #4]
 800c88a:	f000 fa33 	bl	800ccf4 <UART_SetConfig>
 800c88e:	4603      	mov	r3, r0
 800c890:	2b01      	cmp	r3, #1
 800c892:	d101      	bne.n	800c898 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c894:	2301      	movs	r3, #1
 800c896:	e01b      	b.n	800c8d0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	685a      	ldr	r2, [r3, #4]
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c8a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	689a      	ldr	r2, [r3, #8]
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c8b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	681a      	ldr	r2, [r3, #0]
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	f042 0201 	orr.w	r2, r2, #1
 800c8c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c8c8:	6878      	ldr	r0, [r7, #4]
 800c8ca:	f000 fcdd 	bl	800d288 <UART_CheckIdleState>
 800c8ce:	4603      	mov	r3, r0
}
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	3708      	adds	r7, #8
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	bd80      	pop	{r7, pc}

0800c8d8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c8d8:	b580      	push	{r7, lr}
 800c8da:	b08a      	sub	sp, #40	@ 0x28
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	60f8      	str	r0, [r7, #12]
 800c8e0:	60b9      	str	r1, [r7, #8]
 800c8e2:	4613      	mov	r3, r2
 800c8e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8ec:	2b20      	cmp	r3, #32
 800c8ee:	d167      	bne.n	800c9c0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d002      	beq.n	800c8fc <HAL_UART_Transmit_DMA+0x24>
 800c8f6:	88fb      	ldrh	r3, [r7, #6]
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d101      	bne.n	800c900 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800c8fc:	2301      	movs	r3, #1
 800c8fe:	e060      	b.n	800c9c2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	68ba      	ldr	r2, [r7, #8]
 800c904:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	88fa      	ldrh	r2, [r7, #6]
 800c90a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	88fa      	ldrh	r2, [r7, #6]
 800c912:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	2200      	movs	r2, #0
 800c91a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	2221      	movs	r2, #33	@ 0x21
 800c922:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d028      	beq.n	800c980 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c932:	4a26      	ldr	r2, [pc, #152]	@ (800c9cc <HAL_UART_Transmit_DMA+0xf4>)
 800c934:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c93a:	4a25      	ldr	r2, [pc, #148]	@ (800c9d0 <HAL_UART_Transmit_DMA+0xf8>)
 800c93c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c942:	4a24      	ldr	r2, [pc, #144]	@ (800c9d4 <HAL_UART_Transmit_DMA+0xfc>)
 800c944:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c94a:	2200      	movs	r2, #0
 800c94c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c956:	4619      	mov	r1, r3
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	3328      	adds	r3, #40	@ 0x28
 800c95e:	461a      	mov	r2, r3
 800c960:	88fb      	ldrh	r3, [r7, #6]
 800c962:	f7fa f88d 	bl	8006a80 <HAL_DMA_Start_IT>
 800c966:	4603      	mov	r3, r0
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d009      	beq.n	800c980 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	2210      	movs	r2, #16
 800c970:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	2220      	movs	r2, #32
 800c978:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800c97c:	2301      	movs	r3, #1
 800c97e:	e020      	b.n	800c9c2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	2240      	movs	r2, #64	@ 0x40
 800c986:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	3308      	adds	r3, #8
 800c98e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c990:	697b      	ldr	r3, [r7, #20]
 800c992:	e853 3f00 	ldrex	r3, [r3]
 800c996:	613b      	str	r3, [r7, #16]
   return(result);
 800c998:	693b      	ldr	r3, [r7, #16]
 800c99a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c99e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	3308      	adds	r3, #8
 800c9a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c9a8:	623a      	str	r2, [r7, #32]
 800c9aa:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9ac:	69f9      	ldr	r1, [r7, #28]
 800c9ae:	6a3a      	ldr	r2, [r7, #32]
 800c9b0:	e841 2300 	strex	r3, r2, [r1]
 800c9b4:	61bb      	str	r3, [r7, #24]
   return(result);
 800c9b6:	69bb      	ldr	r3, [r7, #24]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d1e5      	bne.n	800c988 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800c9bc:	2300      	movs	r3, #0
 800c9be:	e000      	b.n	800c9c2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c9c0:	2302      	movs	r3, #2
  }
}
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	3728      	adds	r7, #40	@ 0x28
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bd80      	pop	{r7, pc}
 800c9ca:	bf00      	nop
 800c9cc:	0800d753 	.word	0x0800d753
 800c9d0:	0800d7ed 	.word	0x0800d7ed
 800c9d4:	0800d9dd 	.word	0x0800d9dd

0800c9d8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b08a      	sub	sp, #40	@ 0x28
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	60f8      	str	r0, [r7, #12]
 800c9e0:	60b9      	str	r1, [r7, #8]
 800c9e2:	4613      	mov	r3, r2
 800c9e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c9ec:	2b20      	cmp	r3, #32
 800c9ee:	d137      	bne.n	800ca60 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c9f0:	68bb      	ldr	r3, [r7, #8]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d002      	beq.n	800c9fc <HAL_UART_Receive_DMA+0x24>
 800c9f6:	88fb      	ldrh	r3, [r7, #6]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d101      	bne.n	800ca00 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800c9fc:	2301      	movs	r3, #1
 800c9fe:	e030      	b.n	800ca62 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	2200      	movs	r2, #0
 800ca04:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	4a18      	ldr	r2, [pc, #96]	@ (800ca6c <HAL_UART_Receive_DMA+0x94>)
 800ca0c:	4293      	cmp	r3, r2
 800ca0e:	d01f      	beq.n	800ca50 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	685b      	ldr	r3, [r3, #4]
 800ca16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d018      	beq.n	800ca50 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca24:	697b      	ldr	r3, [r7, #20]
 800ca26:	e853 3f00 	ldrex	r3, [r3]
 800ca2a:	613b      	str	r3, [r7, #16]
   return(result);
 800ca2c:	693b      	ldr	r3, [r7, #16]
 800ca2e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ca32:	627b      	str	r3, [r7, #36]	@ 0x24
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	461a      	mov	r2, r3
 800ca3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca3c:	623b      	str	r3, [r7, #32]
 800ca3e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca40:	69f9      	ldr	r1, [r7, #28]
 800ca42:	6a3a      	ldr	r2, [r7, #32]
 800ca44:	e841 2300 	strex	r3, r2, [r1]
 800ca48:	61bb      	str	r3, [r7, #24]
   return(result);
 800ca4a:	69bb      	ldr	r3, [r7, #24]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d1e6      	bne.n	800ca1e <HAL_UART_Receive_DMA+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800ca50:	88fb      	ldrh	r3, [r7, #6]
 800ca52:	461a      	mov	r2, r3
 800ca54:	68b9      	ldr	r1, [r7, #8]
 800ca56:	68f8      	ldr	r0, [r7, #12]
 800ca58:	f000 fd2e 	bl	800d4b8 <UART_Start_Receive_DMA>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	e000      	b.n	800ca62 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ca60:	2302      	movs	r3, #2
  }
}
 800ca62:	4618      	mov	r0, r3
 800ca64:	3728      	adds	r7, #40	@ 0x28
 800ca66:	46bd      	mov	sp, r7
 800ca68:	bd80      	pop	{r7, pc}
 800ca6a:	bf00      	nop
 800ca6c:	40008000 	.word	0x40008000

0800ca70 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b0a0      	sub	sp, #128	@ 0x80
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca80:	e853 3f00 	ldrex	r3, [r3]
 800ca84:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800ca86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ca88:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800ca8c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	461a      	mov	r2, r3
 800ca94:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ca96:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ca98:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca9a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ca9c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ca9e:	e841 2300 	strex	r3, r2, [r1]
 800caa2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800caa4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d1e6      	bne.n	800ca78 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	3308      	adds	r3, #8
 800cab0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cab2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cab4:	e853 3f00 	ldrex	r3, [r3]
 800cab8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800caba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cabc:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 800cac0:	f023 0301 	bic.w	r3, r3, #1
 800cac4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	3308      	adds	r3, #8
 800cacc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800cace:	657a      	str	r2, [r7, #84]	@ 0x54
 800cad0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cad2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cad4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cad6:	e841 2300 	strex	r3, r2, [r1]
 800cada:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cadc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d1e3      	bne.n	800caaa <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cae6:	2b01      	cmp	r3, #1
 800cae8:	d118      	bne.n	800cb1c <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800caf2:	e853 3f00 	ldrex	r3, [r3]
 800caf6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800caf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cafa:	f023 0310 	bic.w	r3, r3, #16
 800cafe:	677b      	str	r3, [r7, #116]	@ 0x74
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	461a      	mov	r2, r3
 800cb06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cb08:	643b      	str	r3, [r7, #64]	@ 0x40
 800cb0a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cb0e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cb10:	e841 2300 	strex	r3, r2, [r1]
 800cb14:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cb16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d1e6      	bne.n	800caea <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	689b      	ldr	r3, [r3, #8]
 800cb22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cb26:	2b80      	cmp	r3, #128	@ 0x80
 800cb28:	d137      	bne.n	800cb9a <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	3308      	adds	r3, #8
 800cb30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb32:	6a3b      	ldr	r3, [r7, #32]
 800cb34:	e853 3f00 	ldrex	r3, [r3]
 800cb38:	61fb      	str	r3, [r7, #28]
   return(result);
 800cb3a:	69fb      	ldr	r3, [r7, #28]
 800cb3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cb40:	673b      	str	r3, [r7, #112]	@ 0x70
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	3308      	adds	r3, #8
 800cb48:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800cb4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cb4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cb50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cb52:	e841 2300 	strex	r3, r2, [r1]
 800cb56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cb58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d1e5      	bne.n	800cb2a <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d019      	beq.n	800cb9a <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cb6a:	2200      	movs	r2, #0
 800cb6c:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cb72:	4618      	mov	r0, r3
 800cb74:	f7f9 ffff 	bl	8006b76 <HAL_DMA_Abort>
 800cb78:	4603      	mov	r3, r0
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d00d      	beq.n	800cb9a <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cb82:	4618      	mov	r0, r3
 800cb84:	f7fa f905 	bl	8006d92 <HAL_DMA_GetError>
 800cb88:	4603      	mov	r3, r0
 800cb8a:	2b20      	cmp	r3, #32
 800cb8c:	d105      	bne.n	800cb9a <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	2210      	movs	r2, #16
 800cb92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800cb96:	2303      	movs	r3, #3
 800cb98:	e073      	b.n	800cc82 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	689b      	ldr	r3, [r3, #8]
 800cba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cba4:	2b40      	cmp	r3, #64	@ 0x40
 800cba6:	d13b      	bne.n	800cc20 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	3308      	adds	r3, #8
 800cbae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	e853 3f00 	ldrex	r3, [r3]
 800cbb6:	60bb      	str	r3, [r7, #8]
   return(result);
 800cbb8:	68bb      	ldr	r3, [r7, #8]
 800cbba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cbbe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	3308      	adds	r3, #8
 800cbc6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cbc8:	61ba      	str	r2, [r7, #24]
 800cbca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbcc:	6979      	ldr	r1, [r7, #20]
 800cbce:	69ba      	ldr	r2, [r7, #24]
 800cbd0:	e841 2300 	strex	r3, r2, [r1]
 800cbd4:	613b      	str	r3, [r7, #16]
   return(result);
 800cbd6:	693b      	ldr	r3, [r7, #16]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d1e5      	bne.n	800cba8 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d01c      	beq.n	800cc20 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbec:	2200      	movs	r2, #0
 800cbee:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	f7f9 ffbd 	bl	8006b76 <HAL_DMA_Abort>
 800cbfc:	4603      	mov	r3, r0
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d00e      	beq.n	800cc20 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc08:	4618      	mov	r0, r3
 800cc0a:	f7fa f8c2 	bl	8006d92 <HAL_DMA_GetError>
 800cc0e:	4603      	mov	r3, r0
 800cc10:	2b20      	cmp	r3, #32
 800cc12:	d105      	bne.n	800cc20 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2210      	movs	r2, #16
 800cc18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800cc1c:	2303      	movs	r3, #3
 800cc1e:	e030      	b.n	800cc82 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2200      	movs	r2, #0
 800cc24:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	220f      	movs	r2, #15
 800cc36:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cc3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc40:	d107      	bne.n	800cc52 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	699a      	ldr	r2, [r3, #24]
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	f042 0210 	orr.w	r2, r2, #16
 800cc50:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	699a      	ldr	r2, [r3, #24]
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	f042 0208 	orr.w	r2, r2, #8
 800cc60:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	2220      	movs	r2, #32
 800cc66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	2220      	movs	r2, #32
 800cc6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	2200      	movs	r2, #0
 800cc76:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800cc80:	2300      	movs	r3, #0
}
 800cc82:	4618      	mov	r0, r3
 800cc84:	3780      	adds	r7, #128	@ 0x80
 800cc86:	46bd      	mov	sp, r7
 800cc88:	bd80      	pop	{r7, pc}

0800cc8a <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cc8a:	b480      	push	{r7}
 800cc8c:	b083      	sub	sp, #12
 800cc8e:	af00      	add	r7, sp, #0
 800cc90:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cc92:	bf00      	nop
 800cc94:	370c      	adds	r7, #12
 800cc96:	46bd      	mov	sp, r7
 800cc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc9c:	4770      	bx	lr

0800cc9e <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800cc9e:	b480      	push	{r7}
 800cca0:	b083      	sub	sp, #12
 800cca2:	af00      	add	r7, sp, #0
 800cca4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800cca6:	bf00      	nop
 800cca8:	370c      	adds	r7, #12
 800ccaa:	46bd      	mov	sp, r7
 800ccac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb0:	4770      	bx	lr

0800ccb2 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ccb2:	b480      	push	{r7}
 800ccb4:	b083      	sub	sp, #12
 800ccb6:	af00      	add	r7, sp, #0
 800ccb8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ccba:	bf00      	nop
 800ccbc:	370c      	adds	r7, #12
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc4:	4770      	bx	lr

0800ccc6 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ccc6:	b480      	push	{r7}
 800ccc8:	b083      	sub	sp, #12
 800ccca:	af00      	add	r7, sp, #0
 800cccc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ccce:	bf00      	nop
 800ccd0:	370c      	adds	r7, #12
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd8:	4770      	bx	lr

0800ccda <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ccda:	b480      	push	{r7}
 800ccdc:	b083      	sub	sp, #12
 800ccde:	af00      	add	r7, sp, #0
 800cce0:	6078      	str	r0, [r7, #4]
 800cce2:	460b      	mov	r3, r1
 800cce4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800cce6:	bf00      	nop
 800cce8:	370c      	adds	r7, #12
 800ccea:	46bd      	mov	sp, r7
 800ccec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf0:	4770      	bx	lr
	...

0800ccf4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ccf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ccf8:	b08c      	sub	sp, #48	@ 0x30
 800ccfa:	af00      	add	r7, sp, #0
 800ccfc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ccfe:	2300      	movs	r3, #0
 800cd00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cd04:	697b      	ldr	r3, [r7, #20]
 800cd06:	689a      	ldr	r2, [r3, #8]
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	691b      	ldr	r3, [r3, #16]
 800cd0c:	431a      	orrs	r2, r3
 800cd0e:	697b      	ldr	r3, [r7, #20]
 800cd10:	695b      	ldr	r3, [r3, #20]
 800cd12:	431a      	orrs	r2, r3
 800cd14:	697b      	ldr	r3, [r7, #20]
 800cd16:	69db      	ldr	r3, [r3, #28]
 800cd18:	4313      	orrs	r3, r2
 800cd1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cd1c:	697b      	ldr	r3, [r7, #20]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	681a      	ldr	r2, [r3, #0]
 800cd22:	4baf      	ldr	r3, [pc, #700]	@ (800cfe0 <UART_SetConfig+0x2ec>)
 800cd24:	4013      	ands	r3, r2
 800cd26:	697a      	ldr	r2, [r7, #20]
 800cd28:	6812      	ldr	r2, [r2, #0]
 800cd2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cd2c:	430b      	orrs	r3, r1
 800cd2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cd30:	697b      	ldr	r3, [r7, #20]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	685b      	ldr	r3, [r3, #4]
 800cd36:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cd3a:	697b      	ldr	r3, [r7, #20]
 800cd3c:	68da      	ldr	r2, [r3, #12]
 800cd3e:	697b      	ldr	r3, [r7, #20]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	430a      	orrs	r2, r1
 800cd44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cd46:	697b      	ldr	r3, [r7, #20]
 800cd48:	699b      	ldr	r3, [r3, #24]
 800cd4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cd4c:	697b      	ldr	r3, [r7, #20]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	4aa4      	ldr	r2, [pc, #656]	@ (800cfe4 <UART_SetConfig+0x2f0>)
 800cd52:	4293      	cmp	r3, r2
 800cd54:	d004      	beq.n	800cd60 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cd56:	697b      	ldr	r3, [r7, #20]
 800cd58:	6a1b      	ldr	r3, [r3, #32]
 800cd5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cd5c:	4313      	orrs	r3, r2
 800cd5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cd60:	697b      	ldr	r3, [r7, #20]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	689b      	ldr	r3, [r3, #8]
 800cd66:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800cd6a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800cd6e:	697a      	ldr	r2, [r7, #20]
 800cd70:	6812      	ldr	r2, [r2, #0]
 800cd72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cd74:	430b      	orrs	r3, r1
 800cd76:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cd78:	697b      	ldr	r3, [r7, #20]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd7e:	f023 010f 	bic.w	r1, r3, #15
 800cd82:	697b      	ldr	r3, [r7, #20]
 800cd84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cd86:	697b      	ldr	r3, [r7, #20]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	430a      	orrs	r2, r1
 800cd8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cd8e:	697b      	ldr	r3, [r7, #20]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	4a95      	ldr	r2, [pc, #596]	@ (800cfe8 <UART_SetConfig+0x2f4>)
 800cd94:	4293      	cmp	r3, r2
 800cd96:	d125      	bne.n	800cde4 <UART_SetConfig+0xf0>
 800cd98:	2003      	movs	r0, #3
 800cd9a:	f7ff fd2d 	bl	800c7f8 <LL_RCC_GetUSARTClockSource>
 800cd9e:	4603      	mov	r3, r0
 800cda0:	2b03      	cmp	r3, #3
 800cda2:	d81b      	bhi.n	800cddc <UART_SetConfig+0xe8>
 800cda4:	a201      	add	r2, pc, #4	@ (adr r2, 800cdac <UART_SetConfig+0xb8>)
 800cda6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdaa:	bf00      	nop
 800cdac:	0800cdbd 	.word	0x0800cdbd
 800cdb0:	0800cdcd 	.word	0x0800cdcd
 800cdb4:	0800cdc5 	.word	0x0800cdc5
 800cdb8:	0800cdd5 	.word	0x0800cdd5
 800cdbc:	2301      	movs	r3, #1
 800cdbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cdc2:	e042      	b.n	800ce4a <UART_SetConfig+0x156>
 800cdc4:	2302      	movs	r3, #2
 800cdc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cdca:	e03e      	b.n	800ce4a <UART_SetConfig+0x156>
 800cdcc:	2304      	movs	r3, #4
 800cdce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cdd2:	e03a      	b.n	800ce4a <UART_SetConfig+0x156>
 800cdd4:	2308      	movs	r3, #8
 800cdd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cdda:	e036      	b.n	800ce4a <UART_SetConfig+0x156>
 800cddc:	2310      	movs	r3, #16
 800cdde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cde2:	e032      	b.n	800ce4a <UART_SetConfig+0x156>
 800cde4:	697b      	ldr	r3, [r7, #20]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	4a7e      	ldr	r2, [pc, #504]	@ (800cfe4 <UART_SetConfig+0x2f0>)
 800cdea:	4293      	cmp	r3, r2
 800cdec:	d12a      	bne.n	800ce44 <UART_SetConfig+0x150>
 800cdee:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800cdf2:	f7ff fd11 	bl	800c818 <LL_RCC_GetLPUARTClockSource>
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cdfc:	d01a      	beq.n	800ce34 <UART_SetConfig+0x140>
 800cdfe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ce02:	d81b      	bhi.n	800ce3c <UART_SetConfig+0x148>
 800ce04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ce08:	d00c      	beq.n	800ce24 <UART_SetConfig+0x130>
 800ce0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ce0e:	d815      	bhi.n	800ce3c <UART_SetConfig+0x148>
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d003      	beq.n	800ce1c <UART_SetConfig+0x128>
 800ce14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ce18:	d008      	beq.n	800ce2c <UART_SetConfig+0x138>
 800ce1a:	e00f      	b.n	800ce3c <UART_SetConfig+0x148>
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce22:	e012      	b.n	800ce4a <UART_SetConfig+0x156>
 800ce24:	2302      	movs	r3, #2
 800ce26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce2a:	e00e      	b.n	800ce4a <UART_SetConfig+0x156>
 800ce2c:	2304      	movs	r3, #4
 800ce2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce32:	e00a      	b.n	800ce4a <UART_SetConfig+0x156>
 800ce34:	2308      	movs	r3, #8
 800ce36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce3a:	e006      	b.n	800ce4a <UART_SetConfig+0x156>
 800ce3c:	2310      	movs	r3, #16
 800ce3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce42:	e002      	b.n	800ce4a <UART_SetConfig+0x156>
 800ce44:	2310      	movs	r3, #16
 800ce46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ce4a:	697b      	ldr	r3, [r7, #20]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	4a65      	ldr	r2, [pc, #404]	@ (800cfe4 <UART_SetConfig+0x2f0>)
 800ce50:	4293      	cmp	r3, r2
 800ce52:	f040 8097 	bne.w	800cf84 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ce56:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ce5a:	2b08      	cmp	r3, #8
 800ce5c:	d823      	bhi.n	800cea6 <UART_SetConfig+0x1b2>
 800ce5e:	a201      	add	r2, pc, #4	@ (adr r2, 800ce64 <UART_SetConfig+0x170>)
 800ce60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce64:	0800ce89 	.word	0x0800ce89
 800ce68:	0800cea7 	.word	0x0800cea7
 800ce6c:	0800ce91 	.word	0x0800ce91
 800ce70:	0800cea7 	.word	0x0800cea7
 800ce74:	0800ce97 	.word	0x0800ce97
 800ce78:	0800cea7 	.word	0x0800cea7
 800ce7c:	0800cea7 	.word	0x0800cea7
 800ce80:	0800cea7 	.word	0x0800cea7
 800ce84:	0800ce9f 	.word	0x0800ce9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ce88:	f7fd ffd2 	bl	800ae30 <HAL_RCC_GetPCLK1Freq>
 800ce8c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ce8e:	e010      	b.n	800ceb2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ce90:	4b56      	ldr	r3, [pc, #344]	@ (800cfec <UART_SetConfig+0x2f8>)
 800ce92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ce94:	e00d      	b.n	800ceb2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ce96:	f7fd ff4b 	bl	800ad30 <HAL_RCC_GetSysClockFreq>
 800ce9a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ce9c:	e009      	b.n	800ceb2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ce9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cea2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cea4:	e005      	b.n	800ceb2 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800cea6:	2300      	movs	r3, #0
 800cea8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ceaa:	2301      	movs	r3, #1
 800ceac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ceb0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ceb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	f000 812b 	beq.w	800d110 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ceba:	697b      	ldr	r3, [r7, #20]
 800cebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cebe:	4a4c      	ldr	r2, [pc, #304]	@ (800cff0 <UART_SetConfig+0x2fc>)
 800cec0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cec4:	461a      	mov	r2, r3
 800cec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cec8:	fbb3 f3f2 	udiv	r3, r3, r2
 800cecc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cece:	697b      	ldr	r3, [r7, #20]
 800ced0:	685a      	ldr	r2, [r3, #4]
 800ced2:	4613      	mov	r3, r2
 800ced4:	005b      	lsls	r3, r3, #1
 800ced6:	4413      	add	r3, r2
 800ced8:	69ba      	ldr	r2, [r7, #24]
 800ceda:	429a      	cmp	r2, r3
 800cedc:	d305      	bcc.n	800ceea <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cede:	697b      	ldr	r3, [r7, #20]
 800cee0:	685b      	ldr	r3, [r3, #4]
 800cee2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cee4:	69ba      	ldr	r2, [r7, #24]
 800cee6:	429a      	cmp	r2, r3
 800cee8:	d903      	bls.n	800cef2 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800ceea:	2301      	movs	r3, #1
 800ceec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cef0:	e10e      	b.n	800d110 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cef4:	2200      	movs	r2, #0
 800cef6:	60bb      	str	r3, [r7, #8]
 800cef8:	60fa      	str	r2, [r7, #12]
 800cefa:	697b      	ldr	r3, [r7, #20]
 800cefc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cefe:	4a3c      	ldr	r2, [pc, #240]	@ (800cff0 <UART_SetConfig+0x2fc>)
 800cf00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cf04:	b29b      	uxth	r3, r3
 800cf06:	2200      	movs	r2, #0
 800cf08:	603b      	str	r3, [r7, #0]
 800cf0a:	607a      	str	r2, [r7, #4]
 800cf0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf10:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800cf14:	f7f3 fe90 	bl	8000c38 <__aeabi_uldivmod>
 800cf18:	4602      	mov	r2, r0
 800cf1a:	460b      	mov	r3, r1
 800cf1c:	4610      	mov	r0, r2
 800cf1e:	4619      	mov	r1, r3
 800cf20:	f04f 0200 	mov.w	r2, #0
 800cf24:	f04f 0300 	mov.w	r3, #0
 800cf28:	020b      	lsls	r3, r1, #8
 800cf2a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800cf2e:	0202      	lsls	r2, r0, #8
 800cf30:	6979      	ldr	r1, [r7, #20]
 800cf32:	6849      	ldr	r1, [r1, #4]
 800cf34:	0849      	lsrs	r1, r1, #1
 800cf36:	2000      	movs	r0, #0
 800cf38:	460c      	mov	r4, r1
 800cf3a:	4605      	mov	r5, r0
 800cf3c:	eb12 0804 	adds.w	r8, r2, r4
 800cf40:	eb43 0905 	adc.w	r9, r3, r5
 800cf44:	697b      	ldr	r3, [r7, #20]
 800cf46:	685b      	ldr	r3, [r3, #4]
 800cf48:	2200      	movs	r2, #0
 800cf4a:	469a      	mov	sl, r3
 800cf4c:	4693      	mov	fp, r2
 800cf4e:	4652      	mov	r2, sl
 800cf50:	465b      	mov	r3, fp
 800cf52:	4640      	mov	r0, r8
 800cf54:	4649      	mov	r1, r9
 800cf56:	f7f3 fe6f 	bl	8000c38 <__aeabi_uldivmod>
 800cf5a:	4602      	mov	r2, r0
 800cf5c:	460b      	mov	r3, r1
 800cf5e:	4613      	mov	r3, r2
 800cf60:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cf62:	6a3b      	ldr	r3, [r7, #32]
 800cf64:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cf68:	d308      	bcc.n	800cf7c <UART_SetConfig+0x288>
 800cf6a:	6a3b      	ldr	r3, [r7, #32]
 800cf6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cf70:	d204      	bcs.n	800cf7c <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800cf72:	697b      	ldr	r3, [r7, #20]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	6a3a      	ldr	r2, [r7, #32]
 800cf78:	60da      	str	r2, [r3, #12]
 800cf7a:	e0c9      	b.n	800d110 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800cf7c:	2301      	movs	r3, #1
 800cf7e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cf82:	e0c5      	b.n	800d110 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cf84:	697b      	ldr	r3, [r7, #20]
 800cf86:	69db      	ldr	r3, [r3, #28]
 800cf88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cf8c:	d16d      	bne.n	800d06a <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800cf8e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cf92:	3b01      	subs	r3, #1
 800cf94:	2b07      	cmp	r3, #7
 800cf96:	d82d      	bhi.n	800cff4 <UART_SetConfig+0x300>
 800cf98:	a201      	add	r2, pc, #4	@ (adr r2, 800cfa0 <UART_SetConfig+0x2ac>)
 800cf9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf9e:	bf00      	nop
 800cfa0:	0800cfc1 	.word	0x0800cfc1
 800cfa4:	0800cfc9 	.word	0x0800cfc9
 800cfa8:	0800cff5 	.word	0x0800cff5
 800cfac:	0800cfcf 	.word	0x0800cfcf
 800cfb0:	0800cff5 	.word	0x0800cff5
 800cfb4:	0800cff5 	.word	0x0800cff5
 800cfb8:	0800cff5 	.word	0x0800cff5
 800cfbc:	0800cfd7 	.word	0x0800cfd7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cfc0:	f7fd ff4c 	bl	800ae5c <HAL_RCC_GetPCLK2Freq>
 800cfc4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cfc6:	e01b      	b.n	800d000 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cfc8:	4b08      	ldr	r3, [pc, #32]	@ (800cfec <UART_SetConfig+0x2f8>)
 800cfca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cfcc:	e018      	b.n	800d000 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cfce:	f7fd feaf 	bl	800ad30 <HAL_RCC_GetSysClockFreq>
 800cfd2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cfd4:	e014      	b.n	800d000 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cfd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cfda:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cfdc:	e010      	b.n	800d000 <UART_SetConfig+0x30c>
 800cfde:	bf00      	nop
 800cfe0:	cfff69f3 	.word	0xcfff69f3
 800cfe4:	40008000 	.word	0x40008000
 800cfe8:	40013800 	.word	0x40013800
 800cfec:	00f42400 	.word	0x00f42400
 800cff0:	0801d3c4 	.word	0x0801d3c4
      default:
        pclk = 0U;
 800cff4:	2300      	movs	r3, #0
 800cff6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800cff8:	2301      	movs	r3, #1
 800cffa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800cffe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d002:	2b00      	cmp	r3, #0
 800d004:	f000 8084 	beq.w	800d110 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d008:	697b      	ldr	r3, [r7, #20]
 800d00a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d00c:	4a4b      	ldr	r2, [pc, #300]	@ (800d13c <UART_SetConfig+0x448>)
 800d00e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d012:	461a      	mov	r2, r3
 800d014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d016:	fbb3 f3f2 	udiv	r3, r3, r2
 800d01a:	005a      	lsls	r2, r3, #1
 800d01c:	697b      	ldr	r3, [r7, #20]
 800d01e:	685b      	ldr	r3, [r3, #4]
 800d020:	085b      	lsrs	r3, r3, #1
 800d022:	441a      	add	r2, r3
 800d024:	697b      	ldr	r3, [r7, #20]
 800d026:	685b      	ldr	r3, [r3, #4]
 800d028:	fbb2 f3f3 	udiv	r3, r2, r3
 800d02c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d02e:	6a3b      	ldr	r3, [r7, #32]
 800d030:	2b0f      	cmp	r3, #15
 800d032:	d916      	bls.n	800d062 <UART_SetConfig+0x36e>
 800d034:	6a3b      	ldr	r3, [r7, #32]
 800d036:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d03a:	d212      	bcs.n	800d062 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d03c:	6a3b      	ldr	r3, [r7, #32]
 800d03e:	b29b      	uxth	r3, r3
 800d040:	f023 030f 	bic.w	r3, r3, #15
 800d044:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d046:	6a3b      	ldr	r3, [r7, #32]
 800d048:	085b      	lsrs	r3, r3, #1
 800d04a:	b29b      	uxth	r3, r3
 800d04c:	f003 0307 	and.w	r3, r3, #7
 800d050:	b29a      	uxth	r2, r3
 800d052:	8bfb      	ldrh	r3, [r7, #30]
 800d054:	4313      	orrs	r3, r2
 800d056:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d058:	697b      	ldr	r3, [r7, #20]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	8bfa      	ldrh	r2, [r7, #30]
 800d05e:	60da      	str	r2, [r3, #12]
 800d060:	e056      	b.n	800d110 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800d062:	2301      	movs	r3, #1
 800d064:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d068:	e052      	b.n	800d110 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d06a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d06e:	3b01      	subs	r3, #1
 800d070:	2b07      	cmp	r3, #7
 800d072:	d822      	bhi.n	800d0ba <UART_SetConfig+0x3c6>
 800d074:	a201      	add	r2, pc, #4	@ (adr r2, 800d07c <UART_SetConfig+0x388>)
 800d076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d07a:	bf00      	nop
 800d07c:	0800d09d 	.word	0x0800d09d
 800d080:	0800d0a5 	.word	0x0800d0a5
 800d084:	0800d0bb 	.word	0x0800d0bb
 800d088:	0800d0ab 	.word	0x0800d0ab
 800d08c:	0800d0bb 	.word	0x0800d0bb
 800d090:	0800d0bb 	.word	0x0800d0bb
 800d094:	0800d0bb 	.word	0x0800d0bb
 800d098:	0800d0b3 	.word	0x0800d0b3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d09c:	f7fd fede 	bl	800ae5c <HAL_RCC_GetPCLK2Freq>
 800d0a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d0a2:	e010      	b.n	800d0c6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d0a4:	4b26      	ldr	r3, [pc, #152]	@ (800d140 <UART_SetConfig+0x44c>)
 800d0a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d0a8:	e00d      	b.n	800d0c6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d0aa:	f7fd fe41 	bl	800ad30 <HAL_RCC_GetSysClockFreq>
 800d0ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d0b0:	e009      	b.n	800d0c6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d0b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d0b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d0b8:	e005      	b.n	800d0c6 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d0be:	2301      	movs	r3, #1
 800d0c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d0c4:	bf00      	nop
    }

    if (pclk != 0U)
 800d0c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d021      	beq.n	800d110 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d0cc:	697b      	ldr	r3, [r7, #20]
 800d0ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0d0:	4a1a      	ldr	r2, [pc, #104]	@ (800d13c <UART_SetConfig+0x448>)
 800d0d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d0d6:	461a      	mov	r2, r3
 800d0d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0da:	fbb3 f2f2 	udiv	r2, r3, r2
 800d0de:	697b      	ldr	r3, [r7, #20]
 800d0e0:	685b      	ldr	r3, [r3, #4]
 800d0e2:	085b      	lsrs	r3, r3, #1
 800d0e4:	441a      	add	r2, r3
 800d0e6:	697b      	ldr	r3, [r7, #20]
 800d0e8:	685b      	ldr	r3, [r3, #4]
 800d0ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0ee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d0f0:	6a3b      	ldr	r3, [r7, #32]
 800d0f2:	2b0f      	cmp	r3, #15
 800d0f4:	d909      	bls.n	800d10a <UART_SetConfig+0x416>
 800d0f6:	6a3b      	ldr	r3, [r7, #32]
 800d0f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d0fc:	d205      	bcs.n	800d10a <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d0fe:	6a3b      	ldr	r3, [r7, #32]
 800d100:	b29a      	uxth	r2, r3
 800d102:	697b      	ldr	r3, [r7, #20]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	60da      	str	r2, [r3, #12]
 800d108:	e002      	b.n	800d110 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800d10a:	2301      	movs	r3, #1
 800d10c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d110:	697b      	ldr	r3, [r7, #20]
 800d112:	2201      	movs	r2, #1
 800d114:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d118:	697b      	ldr	r3, [r7, #20]
 800d11a:	2201      	movs	r2, #1
 800d11c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d120:	697b      	ldr	r3, [r7, #20]
 800d122:	2200      	movs	r2, #0
 800d124:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d126:	697b      	ldr	r3, [r7, #20]
 800d128:	2200      	movs	r2, #0
 800d12a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d12c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d130:	4618      	mov	r0, r3
 800d132:	3730      	adds	r7, #48	@ 0x30
 800d134:	46bd      	mov	sp, r7
 800d136:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d13a:	bf00      	nop
 800d13c:	0801d3c4 	.word	0x0801d3c4
 800d140:	00f42400 	.word	0x00f42400

0800d144 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d144:	b480      	push	{r7}
 800d146:	b083      	sub	sp, #12
 800d148:	af00      	add	r7, sp, #0
 800d14a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d150:	f003 0308 	and.w	r3, r3, #8
 800d154:	2b00      	cmp	r3, #0
 800d156:	d00a      	beq.n	800d16e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	685b      	ldr	r3, [r3, #4]
 800d15e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	430a      	orrs	r2, r1
 800d16c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d172:	f003 0301 	and.w	r3, r3, #1
 800d176:	2b00      	cmp	r3, #0
 800d178:	d00a      	beq.n	800d190 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	685b      	ldr	r3, [r3, #4]
 800d180:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	430a      	orrs	r2, r1
 800d18e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d194:	f003 0302 	and.w	r3, r3, #2
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d00a      	beq.n	800d1b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	685b      	ldr	r3, [r3, #4]
 800d1a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	430a      	orrs	r2, r1
 800d1b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1b6:	f003 0304 	and.w	r3, r3, #4
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d00a      	beq.n	800d1d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	685b      	ldr	r3, [r3, #4]
 800d1c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	430a      	orrs	r2, r1
 800d1d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1d8:	f003 0310 	and.w	r3, r3, #16
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d00a      	beq.n	800d1f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	689b      	ldr	r3, [r3, #8]
 800d1e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	430a      	orrs	r2, r1
 800d1f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1fa:	f003 0320 	and.w	r3, r3, #32
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d00a      	beq.n	800d218 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	689b      	ldr	r3, [r3, #8]
 800d208:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	430a      	orrs	r2, r1
 800d216:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d21c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d220:	2b00      	cmp	r3, #0
 800d222:	d01a      	beq.n	800d25a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	685b      	ldr	r3, [r3, #4]
 800d22a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	430a      	orrs	r2, r1
 800d238:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d23e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d242:	d10a      	bne.n	800d25a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	685b      	ldr	r3, [r3, #4]
 800d24a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	430a      	orrs	r2, r1
 800d258:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d25e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d262:	2b00      	cmp	r3, #0
 800d264:	d00a      	beq.n	800d27c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	685b      	ldr	r3, [r3, #4]
 800d26c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	430a      	orrs	r2, r1
 800d27a:	605a      	str	r2, [r3, #4]
  }
}
 800d27c:	bf00      	nop
 800d27e:	370c      	adds	r7, #12
 800d280:	46bd      	mov	sp, r7
 800d282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d286:	4770      	bx	lr

0800d288 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b098      	sub	sp, #96	@ 0x60
 800d28c:	af02      	add	r7, sp, #8
 800d28e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	2200      	movs	r2, #0
 800d294:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d298:	f7f8 f9ae 	bl	80055f8 <HAL_GetTick>
 800d29c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	f003 0308 	and.w	r3, r3, #8
 800d2a8:	2b08      	cmp	r3, #8
 800d2aa:	d12f      	bne.n	800d30c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d2ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d2b0:	9300      	str	r3, [sp, #0]
 800d2b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d2ba:	6878      	ldr	r0, [r7, #4]
 800d2bc:	f000 f88e 	bl	800d3dc <UART_WaitOnFlagUntilTimeout>
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d022      	beq.n	800d30c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2ce:	e853 3f00 	ldrex	r3, [r3]
 800d2d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d2d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d2da:	653b      	str	r3, [r7, #80]	@ 0x50
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	461a      	mov	r2, r3
 800d2e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d2e4:	647b      	str	r3, [r7, #68]	@ 0x44
 800d2e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d2ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d2ec:	e841 2300 	strex	r3, r2, [r1]
 800d2f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d2f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d1e6      	bne.n	800d2c6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2220      	movs	r2, #32
 800d2fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2200      	movs	r2, #0
 800d304:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d308:	2303      	movs	r3, #3
 800d30a:	e063      	b.n	800d3d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	f003 0304 	and.w	r3, r3, #4
 800d316:	2b04      	cmp	r3, #4
 800d318:	d149      	bne.n	800d3ae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d31a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d31e:	9300      	str	r3, [sp, #0]
 800d320:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d322:	2200      	movs	r2, #0
 800d324:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d328:	6878      	ldr	r0, [r7, #4]
 800d32a:	f000 f857 	bl	800d3dc <UART_WaitOnFlagUntilTimeout>
 800d32e:	4603      	mov	r3, r0
 800d330:	2b00      	cmp	r3, #0
 800d332:	d03c      	beq.n	800d3ae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d33a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d33c:	e853 3f00 	ldrex	r3, [r3]
 800d340:	623b      	str	r3, [r7, #32]
   return(result);
 800d342:	6a3b      	ldr	r3, [r7, #32]
 800d344:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d348:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	461a      	mov	r2, r3
 800d350:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d352:	633b      	str	r3, [r7, #48]	@ 0x30
 800d354:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d356:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d358:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d35a:	e841 2300 	strex	r3, r2, [r1]
 800d35e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d362:	2b00      	cmp	r3, #0
 800d364:	d1e6      	bne.n	800d334 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	3308      	adds	r3, #8
 800d36c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d36e:	693b      	ldr	r3, [r7, #16]
 800d370:	e853 3f00 	ldrex	r3, [r3]
 800d374:	60fb      	str	r3, [r7, #12]
   return(result);
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	f023 0301 	bic.w	r3, r3, #1
 800d37c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	3308      	adds	r3, #8
 800d384:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d386:	61fa      	str	r2, [r7, #28]
 800d388:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d38a:	69b9      	ldr	r1, [r7, #24]
 800d38c:	69fa      	ldr	r2, [r7, #28]
 800d38e:	e841 2300 	strex	r3, r2, [r1]
 800d392:	617b      	str	r3, [r7, #20]
   return(result);
 800d394:	697b      	ldr	r3, [r7, #20]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d1e5      	bne.n	800d366 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	2220      	movs	r2, #32
 800d39e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d3aa:	2303      	movs	r3, #3
 800d3ac:	e012      	b.n	800d3d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	2220      	movs	r2, #32
 800d3b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	2220      	movs	r2, #32
 800d3ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	2200      	movs	r2, #0
 800d3c2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	2200      	movs	r2, #0
 800d3c8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	2200      	movs	r2, #0
 800d3ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d3d2:	2300      	movs	r3, #0
}
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	3758      	adds	r7, #88	@ 0x58
 800d3d8:	46bd      	mov	sp, r7
 800d3da:	bd80      	pop	{r7, pc}

0800d3dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d3dc:	b580      	push	{r7, lr}
 800d3de:	b084      	sub	sp, #16
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	60f8      	str	r0, [r7, #12]
 800d3e4:	60b9      	str	r1, [r7, #8]
 800d3e6:	603b      	str	r3, [r7, #0]
 800d3e8:	4613      	mov	r3, r2
 800d3ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d3ec:	e04f      	b.n	800d48e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d3ee:	69bb      	ldr	r3, [r7, #24]
 800d3f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3f4:	d04b      	beq.n	800d48e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d3f6:	f7f8 f8ff 	bl	80055f8 <HAL_GetTick>
 800d3fa:	4602      	mov	r2, r0
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	1ad3      	subs	r3, r2, r3
 800d400:	69ba      	ldr	r2, [r7, #24]
 800d402:	429a      	cmp	r2, r3
 800d404:	d302      	bcc.n	800d40c <UART_WaitOnFlagUntilTimeout+0x30>
 800d406:	69bb      	ldr	r3, [r7, #24]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d101      	bne.n	800d410 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d40c:	2303      	movs	r3, #3
 800d40e:	e04e      	b.n	800d4ae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	f003 0304 	and.w	r3, r3, #4
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d037      	beq.n	800d48e <UART_WaitOnFlagUntilTimeout+0xb2>
 800d41e:	68bb      	ldr	r3, [r7, #8]
 800d420:	2b80      	cmp	r3, #128	@ 0x80
 800d422:	d034      	beq.n	800d48e <UART_WaitOnFlagUntilTimeout+0xb2>
 800d424:	68bb      	ldr	r3, [r7, #8]
 800d426:	2b40      	cmp	r3, #64	@ 0x40
 800d428:	d031      	beq.n	800d48e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	69db      	ldr	r3, [r3, #28]
 800d430:	f003 0308 	and.w	r3, r3, #8
 800d434:	2b08      	cmp	r3, #8
 800d436:	d110      	bne.n	800d45a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	2208      	movs	r2, #8
 800d43e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d440:	68f8      	ldr	r0, [r7, #12]
 800d442:	f000 f920 	bl	800d686 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	2208      	movs	r2, #8
 800d44a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	2200      	movs	r2, #0
 800d452:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d456:	2301      	movs	r3, #1
 800d458:	e029      	b.n	800d4ae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	69db      	ldr	r3, [r3, #28]
 800d460:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d464:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d468:	d111      	bne.n	800d48e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d472:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d474:	68f8      	ldr	r0, [r7, #12]
 800d476:	f000 f906 	bl	800d686 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	2220      	movs	r2, #32
 800d47e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	2200      	movs	r2, #0
 800d486:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d48a:	2303      	movs	r3, #3
 800d48c:	e00f      	b.n	800d4ae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	69da      	ldr	r2, [r3, #28]
 800d494:	68bb      	ldr	r3, [r7, #8]
 800d496:	4013      	ands	r3, r2
 800d498:	68ba      	ldr	r2, [r7, #8]
 800d49a:	429a      	cmp	r2, r3
 800d49c:	bf0c      	ite	eq
 800d49e:	2301      	moveq	r3, #1
 800d4a0:	2300      	movne	r3, #0
 800d4a2:	b2db      	uxtb	r3, r3
 800d4a4:	461a      	mov	r2, r3
 800d4a6:	79fb      	ldrb	r3, [r7, #7]
 800d4a8:	429a      	cmp	r2, r3
 800d4aa:	d0a0      	beq.n	800d3ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d4ac:	2300      	movs	r3, #0
}
 800d4ae:	4618      	mov	r0, r3
 800d4b0:	3710      	adds	r7, #16
 800d4b2:	46bd      	mov	sp, r7
 800d4b4:	bd80      	pop	{r7, pc}
	...

0800d4b8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b096      	sub	sp, #88	@ 0x58
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	60f8      	str	r0, [r7, #12]
 800d4c0:	60b9      	str	r1, [r7, #8]
 800d4c2:	4613      	mov	r3, r2
 800d4c4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	68ba      	ldr	r2, [r7, #8]
 800d4ca:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	88fa      	ldrh	r2, [r7, #6]
 800d4d0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	2222      	movs	r2, #34	@ 0x22
 800d4e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d02d      	beq.n	800d54a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d4f4:	4a40      	ldr	r2, [pc, #256]	@ (800d5f8 <UART_Start_Receive_DMA+0x140>)
 800d4f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d4fe:	4a3f      	ldr	r2, [pc, #252]	@ (800d5fc <UART_Start_Receive_DMA+0x144>)
 800d500:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d508:	4a3d      	ldr	r2, [pc, #244]	@ (800d600 <UART_Start_Receive_DMA+0x148>)
 800d50a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d512:	2200      	movs	r2, #0
 800d514:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	3324      	adds	r3, #36	@ 0x24
 800d522:	4619      	mov	r1, r3
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d528:	461a      	mov	r2, r3
 800d52a:	88fb      	ldrh	r3, [r7, #6]
 800d52c:	f7f9 faa8 	bl	8006a80 <HAL_DMA_Start_IT>
 800d530:	4603      	mov	r3, r0
 800d532:	2b00      	cmp	r3, #0
 800d534:	d009      	beq.n	800d54a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	2210      	movs	r2, #16
 800d53a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	2220      	movs	r2, #32
 800d542:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800d546:	2301      	movs	r3, #1
 800d548:	e051      	b.n	800d5ee <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	691b      	ldr	r3, [r3, #16]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d018      	beq.n	800d584 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d55a:	e853 3f00 	ldrex	r3, [r3]
 800d55e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d562:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d566:	657b      	str	r3, [r7, #84]	@ 0x54
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	461a      	mov	r2, r3
 800d56e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d570:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d572:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d574:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d576:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d578:	e841 2300 	strex	r3, r2, [r1]
 800d57c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d57e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d580:	2b00      	cmp	r3, #0
 800d582:	d1e6      	bne.n	800d552 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	3308      	adds	r3, #8
 800d58a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d58c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d58e:	e853 3f00 	ldrex	r3, [r3]
 800d592:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d596:	f043 0301 	orr.w	r3, r3, #1
 800d59a:	653b      	str	r3, [r7, #80]	@ 0x50
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	3308      	adds	r3, #8
 800d5a2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d5a4:	637a      	str	r2, [r7, #52]	@ 0x34
 800d5a6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5a8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d5aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d5ac:	e841 2300 	strex	r3, r2, [r1]
 800d5b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d5b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d1e5      	bne.n	800d584 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	3308      	adds	r3, #8
 800d5be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5c0:	697b      	ldr	r3, [r7, #20]
 800d5c2:	e853 3f00 	ldrex	r3, [r3]
 800d5c6:	613b      	str	r3, [r7, #16]
   return(result);
 800d5c8:	693b      	ldr	r3, [r7, #16]
 800d5ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d5ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	3308      	adds	r3, #8
 800d5d6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d5d8:	623a      	str	r2, [r7, #32]
 800d5da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5dc:	69f9      	ldr	r1, [r7, #28]
 800d5de:	6a3a      	ldr	r2, [r7, #32]
 800d5e0:	e841 2300 	strex	r3, r2, [r1]
 800d5e4:	61bb      	str	r3, [r7, #24]
   return(result);
 800d5e6:	69bb      	ldr	r3, [r7, #24]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d1e5      	bne.n	800d5b8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800d5ec:	2300      	movs	r3, #0
}
 800d5ee:	4618      	mov	r0, r3
 800d5f0:	3758      	adds	r7, #88	@ 0x58
 800d5f2:	46bd      	mov	sp, r7
 800d5f4:	bd80      	pop	{r7, pc}
 800d5f6:	bf00      	nop
 800d5f8:	0800d809 	.word	0x0800d809
 800d5fc:	0800d96b 	.word	0x0800d96b
 800d600:	0800d9dd 	.word	0x0800d9dd

0800d604 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d604:	b480      	push	{r7}
 800d606:	b08f      	sub	sp, #60	@ 0x3c
 800d608:	af00      	add	r7, sp, #0
 800d60a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d612:	6a3b      	ldr	r3, [r7, #32]
 800d614:	e853 3f00 	ldrex	r3, [r3]
 800d618:	61fb      	str	r3, [r7, #28]
   return(result);
 800d61a:	69fb      	ldr	r3, [r7, #28]
 800d61c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d620:	637b      	str	r3, [r7, #52]	@ 0x34
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	461a      	mov	r2, r3
 800d628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d62a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d62c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d62e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d630:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d632:	e841 2300 	strex	r3, r2, [r1]
 800d636:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d1e6      	bne.n	800d60c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	3308      	adds	r3, #8
 800d644:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	e853 3f00 	ldrex	r3, [r3]
 800d64c:	60bb      	str	r3, [r7, #8]
   return(result);
 800d64e:	68bb      	ldr	r3, [r7, #8]
 800d650:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800d654:	633b      	str	r3, [r7, #48]	@ 0x30
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	3308      	adds	r3, #8
 800d65c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d65e:	61ba      	str	r2, [r7, #24]
 800d660:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d662:	6979      	ldr	r1, [r7, #20]
 800d664:	69ba      	ldr	r2, [r7, #24]
 800d666:	e841 2300 	strex	r3, r2, [r1]
 800d66a:	613b      	str	r3, [r7, #16]
   return(result);
 800d66c:	693b      	ldr	r3, [r7, #16]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d1e5      	bne.n	800d63e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	2220      	movs	r2, #32
 800d676:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800d67a:	bf00      	nop
 800d67c:	373c      	adds	r7, #60	@ 0x3c
 800d67e:	46bd      	mov	sp, r7
 800d680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d684:	4770      	bx	lr

0800d686 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d686:	b480      	push	{r7}
 800d688:	b095      	sub	sp, #84	@ 0x54
 800d68a:	af00      	add	r7, sp, #0
 800d68c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d696:	e853 3f00 	ldrex	r3, [r3]
 800d69a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d69c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d69e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d6a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	461a      	mov	r2, r3
 800d6aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d6ac:	643b      	str	r3, [r7, #64]	@ 0x40
 800d6ae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d6b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d6b4:	e841 2300 	strex	r3, r2, [r1]
 800d6b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d6ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d1e6      	bne.n	800d68e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	3308      	adds	r3, #8
 800d6c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6c8:	6a3b      	ldr	r3, [r7, #32]
 800d6ca:	e853 3f00 	ldrex	r3, [r3]
 800d6ce:	61fb      	str	r3, [r7, #28]
   return(result);
 800d6d0:	69fb      	ldr	r3, [r7, #28]
 800d6d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d6d6:	f023 0301 	bic.w	r3, r3, #1
 800d6da:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	3308      	adds	r3, #8
 800d6e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d6e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d6e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d6ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d6ec:	e841 2300 	strex	r3, r2, [r1]
 800d6f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d6f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d1e3      	bne.n	800d6c0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d6fc:	2b01      	cmp	r3, #1
 800d6fe:	d118      	bne.n	800d732 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	e853 3f00 	ldrex	r3, [r3]
 800d70c:	60bb      	str	r3, [r7, #8]
   return(result);
 800d70e:	68bb      	ldr	r3, [r7, #8]
 800d710:	f023 0310 	bic.w	r3, r3, #16
 800d714:	647b      	str	r3, [r7, #68]	@ 0x44
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	461a      	mov	r2, r3
 800d71c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d71e:	61bb      	str	r3, [r7, #24]
 800d720:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d722:	6979      	ldr	r1, [r7, #20]
 800d724:	69ba      	ldr	r2, [r7, #24]
 800d726:	e841 2300 	strex	r3, r2, [r1]
 800d72a:	613b      	str	r3, [r7, #16]
   return(result);
 800d72c:	693b      	ldr	r3, [r7, #16]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d1e6      	bne.n	800d700 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	2220      	movs	r2, #32
 800d736:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	2200      	movs	r2, #0
 800d73e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	2200      	movs	r2, #0
 800d744:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d746:	bf00      	nop
 800d748:	3754      	adds	r7, #84	@ 0x54
 800d74a:	46bd      	mov	sp, r7
 800d74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d750:	4770      	bx	lr

0800d752 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d752:	b580      	push	{r7, lr}
 800d754:	b090      	sub	sp, #64	@ 0x40
 800d756:	af00      	add	r7, sp, #0
 800d758:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d75e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	f003 0320 	and.w	r3, r3, #32
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d137      	bne.n	800d7de <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800d76e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d770:	2200      	movs	r2, #0
 800d772:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	3308      	adds	r3, #8
 800d77c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d77e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d780:	e853 3f00 	ldrex	r3, [r3]
 800d784:	623b      	str	r3, [r7, #32]
   return(result);
 800d786:	6a3b      	ldr	r3, [r7, #32]
 800d788:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d78c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d78e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	3308      	adds	r3, #8
 800d794:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d796:	633a      	str	r2, [r7, #48]	@ 0x30
 800d798:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d79a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d79c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d79e:	e841 2300 	strex	r3, r2, [r1]
 800d7a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d7a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d1e5      	bne.n	800d776 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d7aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7b0:	693b      	ldr	r3, [r7, #16]
 800d7b2:	e853 3f00 	ldrex	r3, [r3]
 800d7b6:	60fb      	str	r3, [r7, #12]
   return(result);
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7be:	637b      	str	r3, [r7, #52]	@ 0x34
 800d7c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	461a      	mov	r2, r3
 800d7c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7c8:	61fb      	str	r3, [r7, #28]
 800d7ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7cc:	69b9      	ldr	r1, [r7, #24]
 800d7ce:	69fa      	ldr	r2, [r7, #28]
 800d7d0:	e841 2300 	strex	r3, r2, [r1]
 800d7d4:	617b      	str	r3, [r7, #20]
   return(result);
 800d7d6:	697b      	ldr	r3, [r7, #20]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d1e6      	bne.n	800d7aa <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d7dc:	e002      	b.n	800d7e4 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800d7de:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d7e0:	f7ff fa53 	bl	800cc8a <HAL_UART_TxCpltCallback>
}
 800d7e4:	bf00      	nop
 800d7e6:	3740      	adds	r7, #64	@ 0x40
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	bd80      	pop	{r7, pc}

0800d7ec <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b084      	sub	sp, #16
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7f8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d7fa:	68f8      	ldr	r0, [r7, #12]
 800d7fc:	f7ff fa4f 	bl	800cc9e <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d800:	bf00      	nop
 800d802:	3710      	adds	r7, #16
 800d804:	46bd      	mov	sp, r7
 800d806:	bd80      	pop	{r7, pc}

0800d808 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d808:	b580      	push	{r7, lr}
 800d80a:	b09c      	sub	sp, #112	@ 0x70
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d814:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	f003 0320 	and.w	r3, r3, #32
 800d820:	2b00      	cmp	r3, #0
 800d822:	d171      	bne.n	800d908 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800d824:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d826:	2200      	movs	r2, #0
 800d828:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d82c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d832:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d834:	e853 3f00 	ldrex	r3, [r3]
 800d838:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d83a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d83c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d840:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d842:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	461a      	mov	r2, r3
 800d848:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d84a:	657b      	str	r3, [r7, #84]	@ 0x54
 800d84c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d84e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d850:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d852:	e841 2300 	strex	r3, r2, [r1]
 800d856:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d858:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d1e6      	bne.n	800d82c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d85e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	3308      	adds	r3, #8
 800d864:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d868:	e853 3f00 	ldrex	r3, [r3]
 800d86c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d86e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d870:	f023 0301 	bic.w	r3, r3, #1
 800d874:	667b      	str	r3, [r7, #100]	@ 0x64
 800d876:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	3308      	adds	r3, #8
 800d87c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d87e:	643a      	str	r2, [r7, #64]	@ 0x40
 800d880:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d882:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d884:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d886:	e841 2300 	strex	r3, r2, [r1]
 800d88a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d88c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d1e5      	bne.n	800d85e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d892:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	3308      	adds	r3, #8
 800d898:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d89a:	6a3b      	ldr	r3, [r7, #32]
 800d89c:	e853 3f00 	ldrex	r3, [r3]
 800d8a0:	61fb      	str	r3, [r7, #28]
   return(result);
 800d8a2:	69fb      	ldr	r3, [r7, #28]
 800d8a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d8a8:	663b      	str	r3, [r7, #96]	@ 0x60
 800d8aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	3308      	adds	r3, #8
 800d8b0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d8b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d8b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d8b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8ba:	e841 2300 	strex	r3, r2, [r1]
 800d8be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d8c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d1e5      	bne.n	800d892 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d8c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d8c8:	2220      	movs	r2, #32
 800d8ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d8ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d8d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d8d2:	2b01      	cmp	r3, #1
 800d8d4:	d118      	bne.n	800d908 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d8d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	e853 3f00 	ldrex	r3, [r3]
 800d8e2:	60bb      	str	r3, [r7, #8]
   return(result);
 800d8e4:	68bb      	ldr	r3, [r7, #8]
 800d8e6:	f023 0310 	bic.w	r3, r3, #16
 800d8ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d8ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	461a      	mov	r2, r3
 800d8f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d8f4:	61bb      	str	r3, [r7, #24]
 800d8f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8f8:	6979      	ldr	r1, [r7, #20]
 800d8fa:	69ba      	ldr	r2, [r7, #24]
 800d8fc:	e841 2300 	strex	r3, r2, [r1]
 800d900:	613b      	str	r3, [r7, #16]
   return(result);
 800d902:	693b      	ldr	r3, [r7, #16]
 800d904:	2b00      	cmp	r3, #0
 800d906:	d1e6      	bne.n	800d8d6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d908:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d90a:	2200      	movs	r2, #0
 800d90c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d90e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d910:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d912:	2b01      	cmp	r3, #1
 800d914:	d122      	bne.n	800d95c <UART_DMAReceiveCplt+0x154>
  {
    huart->RxXferCount = 0;
 800d916:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d918:	2200      	movs	r2, #0
 800d91a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	685b      	ldr	r3, [r3, #4]
 800d924:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 800d928:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d92a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d92e:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800d932:	429a      	cmp	r2, r3
 800d934:	d204      	bcs.n	800d940 <UART_DMAReceiveCplt+0x138>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800d936:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d938:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800d93c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d940:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d942:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d946:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d948:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d94c:	b29b      	uxth	r3, r3
 800d94e:	1ad3      	subs	r3, r2, r3
 800d950:	b29b      	uxth	r3, r3
 800d952:	4619      	mov	r1, r3
 800d954:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d956:	f7ff f9c0 	bl	800ccda <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d95a:	e002      	b.n	800d962 <UART_DMAReceiveCplt+0x15a>
    HAL_UART_RxCpltCallback(huart);
 800d95c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d95e:	f7f7 fc41 	bl	80051e4 <HAL_UART_RxCpltCallback>
}
 800d962:	bf00      	nop
 800d964:	3770      	adds	r7, #112	@ 0x70
 800d966:	46bd      	mov	sp, r7
 800d968:	bd80      	pop	{r7, pc}

0800d96a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d96a:	b580      	push	{r7, lr}
 800d96c:	b084      	sub	sp, #16
 800d96e:	af00      	add	r7, sp, #0
 800d970:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d976:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	2201      	movs	r2, #1
 800d97c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d982:	2b01      	cmp	r3, #1
 800d984:	d123      	bne.n	800d9ce <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d98c:	085b      	lsrs	r3, r3, #1
 800d98e:	b29a      	uxth	r2, r3
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	685b      	ldr	r3, [r3, #4]
 800d99c:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d9a4:	897a      	ldrh	r2, [r7, #10]
 800d9a6:	429a      	cmp	r2, r3
 800d9a8:	d803      	bhi.n	800d9b2 <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	897a      	ldrh	r2, [r7, #10]
 800d9ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d9be:	b29b      	uxth	r3, r3
 800d9c0:	1ad3      	subs	r3, r2, r3
 800d9c2:	b29b      	uxth	r3, r3
 800d9c4:	4619      	mov	r1, r3
 800d9c6:	68f8      	ldr	r0, [r7, #12]
 800d9c8:	f7ff f987 	bl	800ccda <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d9cc:	e002      	b.n	800d9d4 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 800d9ce:	68f8      	ldr	r0, [r7, #12]
 800d9d0:	f7ff f96f 	bl	800ccb2 <HAL_UART_RxHalfCpltCallback>
}
 800d9d4:	bf00      	nop
 800d9d6:	3710      	adds	r7, #16
 800d9d8:	46bd      	mov	sp, r7
 800d9da:	bd80      	pop	{r7, pc}

0800d9dc <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d9dc:	b580      	push	{r7, lr}
 800d9de:	b086      	sub	sp, #24
 800d9e0:	af00      	add	r7, sp, #0
 800d9e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9e8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d9ea:	697b      	ldr	r3, [r7, #20]
 800d9ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d9f0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d9f2:	697b      	ldr	r3, [r7, #20]
 800d9f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d9f8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d9fa:	697b      	ldr	r3, [r7, #20]
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	689b      	ldr	r3, [r3, #8]
 800da00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da04:	2b80      	cmp	r3, #128	@ 0x80
 800da06:	d109      	bne.n	800da1c <UART_DMAError+0x40>
 800da08:	693b      	ldr	r3, [r7, #16]
 800da0a:	2b21      	cmp	r3, #33	@ 0x21
 800da0c:	d106      	bne.n	800da1c <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800da0e:	697b      	ldr	r3, [r7, #20]
 800da10:	2200      	movs	r2, #0
 800da12:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800da16:	6978      	ldr	r0, [r7, #20]
 800da18:	f7ff fdf4 	bl	800d604 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800da1c:	697b      	ldr	r3, [r7, #20]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	689b      	ldr	r3, [r3, #8]
 800da22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da26:	2b40      	cmp	r3, #64	@ 0x40
 800da28:	d109      	bne.n	800da3e <UART_DMAError+0x62>
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	2b22      	cmp	r3, #34	@ 0x22
 800da2e:	d106      	bne.n	800da3e <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800da30:	697b      	ldr	r3, [r7, #20]
 800da32:	2200      	movs	r2, #0
 800da34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800da38:	6978      	ldr	r0, [r7, #20]
 800da3a:	f7ff fe24 	bl	800d686 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800da3e:	697b      	ldr	r3, [r7, #20]
 800da40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da44:	f043 0210 	orr.w	r2, r3, #16
 800da48:	697b      	ldr	r3, [r7, #20]
 800da4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800da4e:	6978      	ldr	r0, [r7, #20]
 800da50:	f7ff f939 	bl	800ccc6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800da54:	bf00      	nop
 800da56:	3718      	adds	r7, #24
 800da58:	46bd      	mov	sp, r7
 800da5a:	bd80      	pop	{r7, pc}

0800da5c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800da5c:	b480      	push	{r7}
 800da5e:	b085      	sub	sp, #20
 800da60:	af00      	add	r7, sp, #0
 800da62:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800da6a:	2b01      	cmp	r3, #1
 800da6c:	d101      	bne.n	800da72 <HAL_UARTEx_DisableFifoMode+0x16>
 800da6e:	2302      	movs	r3, #2
 800da70:	e027      	b.n	800dac2 <HAL_UARTEx_DisableFifoMode+0x66>
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	2201      	movs	r2, #1
 800da76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	2224      	movs	r2, #36	@ 0x24
 800da7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	681a      	ldr	r2, [r3, #0]
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	f022 0201 	bic.w	r2, r2, #1
 800da98:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800daa0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	2200      	movs	r2, #0
 800daa6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	68fa      	ldr	r2, [r7, #12]
 800daae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	2220      	movs	r2, #32
 800dab4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	2200      	movs	r2, #0
 800dabc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dac0:	2300      	movs	r3, #0
}
 800dac2:	4618      	mov	r0, r3
 800dac4:	3714      	adds	r7, #20
 800dac6:	46bd      	mov	sp, r7
 800dac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dacc:	4770      	bx	lr

0800dace <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dace:	b580      	push	{r7, lr}
 800dad0:	b084      	sub	sp, #16
 800dad2:	af00      	add	r7, sp, #0
 800dad4:	6078      	str	r0, [r7, #4]
 800dad6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dade:	2b01      	cmp	r3, #1
 800dae0:	d101      	bne.n	800dae6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800dae2:	2302      	movs	r3, #2
 800dae4:	e02d      	b.n	800db42 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	2201      	movs	r2, #1
 800daea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	2224      	movs	r2, #36	@ 0x24
 800daf2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	681a      	ldr	r2, [r3, #0]
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	f022 0201 	bic.w	r2, r2, #1
 800db0c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	689b      	ldr	r3, [r3, #8]
 800db14:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	683a      	ldr	r2, [r7, #0]
 800db1e:	430a      	orrs	r2, r1
 800db20:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800db22:	6878      	ldr	r0, [r7, #4]
 800db24:	f000 f850 	bl	800dbc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	68fa      	ldr	r2, [r7, #12]
 800db2e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	2220      	movs	r2, #32
 800db34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	2200      	movs	r2, #0
 800db3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800db40:	2300      	movs	r3, #0
}
 800db42:	4618      	mov	r0, r3
 800db44:	3710      	adds	r7, #16
 800db46:	46bd      	mov	sp, r7
 800db48:	bd80      	pop	{r7, pc}

0800db4a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800db4a:	b580      	push	{r7, lr}
 800db4c:	b084      	sub	sp, #16
 800db4e:	af00      	add	r7, sp, #0
 800db50:	6078      	str	r0, [r7, #4]
 800db52:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800db5a:	2b01      	cmp	r3, #1
 800db5c:	d101      	bne.n	800db62 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800db5e:	2302      	movs	r3, #2
 800db60:	e02d      	b.n	800dbbe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	2201      	movs	r2, #1
 800db66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	2224      	movs	r2, #36	@ 0x24
 800db6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	681a      	ldr	r2, [r3, #0]
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	f022 0201 	bic.w	r2, r2, #1
 800db88:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	689b      	ldr	r3, [r3, #8]
 800db90:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	683a      	ldr	r2, [r7, #0]
 800db9a:	430a      	orrs	r2, r1
 800db9c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800db9e:	6878      	ldr	r0, [r7, #4]
 800dba0:	f000 f812 	bl	800dbc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	68fa      	ldr	r2, [r7, #12]
 800dbaa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	2220      	movs	r2, #32
 800dbb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	2200      	movs	r2, #0
 800dbb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dbbc:	2300      	movs	r3, #0
}
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	3710      	adds	r7, #16
 800dbc2:	46bd      	mov	sp, r7
 800dbc4:	bd80      	pop	{r7, pc}
	...

0800dbc8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800dbc8:	b480      	push	{r7}
 800dbca:	b085      	sub	sp, #20
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d108      	bne.n	800dbea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	2201      	movs	r2, #1
 800dbdc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	2201      	movs	r2, #1
 800dbe4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800dbe8:	e031      	b.n	800dc4e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800dbea:	2308      	movs	r3, #8
 800dbec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800dbee:	2308      	movs	r3, #8
 800dbf0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	689b      	ldr	r3, [r3, #8]
 800dbf8:	0e5b      	lsrs	r3, r3, #25
 800dbfa:	b2db      	uxtb	r3, r3
 800dbfc:	f003 0307 	and.w	r3, r3, #7
 800dc00:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	689b      	ldr	r3, [r3, #8]
 800dc08:	0f5b      	lsrs	r3, r3, #29
 800dc0a:	b2db      	uxtb	r3, r3
 800dc0c:	f003 0307 	and.w	r3, r3, #7
 800dc10:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dc12:	7bbb      	ldrb	r3, [r7, #14]
 800dc14:	7b3a      	ldrb	r2, [r7, #12]
 800dc16:	4911      	ldr	r1, [pc, #68]	@ (800dc5c <UARTEx_SetNbDataToProcess+0x94>)
 800dc18:	5c8a      	ldrb	r2, [r1, r2]
 800dc1a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800dc1e:	7b3a      	ldrb	r2, [r7, #12]
 800dc20:	490f      	ldr	r1, [pc, #60]	@ (800dc60 <UARTEx_SetNbDataToProcess+0x98>)
 800dc22:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dc24:	fb93 f3f2 	sdiv	r3, r3, r2
 800dc28:	b29a      	uxth	r2, r3
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dc30:	7bfb      	ldrb	r3, [r7, #15]
 800dc32:	7b7a      	ldrb	r2, [r7, #13]
 800dc34:	4909      	ldr	r1, [pc, #36]	@ (800dc5c <UARTEx_SetNbDataToProcess+0x94>)
 800dc36:	5c8a      	ldrb	r2, [r1, r2]
 800dc38:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800dc3c:	7b7a      	ldrb	r2, [r7, #13]
 800dc3e:	4908      	ldr	r1, [pc, #32]	@ (800dc60 <UARTEx_SetNbDataToProcess+0x98>)
 800dc40:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dc42:	fb93 f3f2 	sdiv	r3, r3, r2
 800dc46:	b29a      	uxth	r2, r3
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800dc4e:	bf00      	nop
 800dc50:	3714      	adds	r7, #20
 800dc52:	46bd      	mov	sp, r7
 800dc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc58:	4770      	bx	lr
 800dc5a:	bf00      	nop
 800dc5c:	0801d3dc 	.word	0x0801d3dc
 800dc60:	0801d3e4 	.word	0x0801d3e4

0800dc64 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800dc64:	b480      	push	{r7}
 800dc66:	b085      	sub	sp, #20
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	2200      	movs	r2, #0
 800dc70:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800dc74:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800dc78:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	b29a      	uxth	r2, r3
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800dc84:	2300      	movs	r3, #0
}
 800dc86:	4618      	mov	r0, r3
 800dc88:	3714      	adds	r7, #20
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc90:	4770      	bx	lr

0800dc92 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800dc92:	b480      	push	{r7}
 800dc94:	b085      	sub	sp, #20
 800dc96:	af00      	add	r7, sp, #0
 800dc98:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800dc9a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800dc9e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800dca6:	b29a      	uxth	r2, r3
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	b29b      	uxth	r3, r3
 800dcac:	43db      	mvns	r3, r3
 800dcae:	b29b      	uxth	r3, r3
 800dcb0:	4013      	ands	r3, r2
 800dcb2:	b29a      	uxth	r2, r3
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800dcba:	2300      	movs	r3, #0
}
 800dcbc:	4618      	mov	r0, r3
 800dcbe:	3714      	adds	r7, #20
 800dcc0:	46bd      	mov	sp, r7
 800dcc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc6:	4770      	bx	lr

0800dcc8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800dcc8:	b480      	push	{r7}
 800dcca:	b085      	sub	sp, #20
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	60f8      	str	r0, [r7, #12]
 800dcd0:	1d3b      	adds	r3, r7, #4
 800dcd2:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	2201      	movs	r2, #1
 800dcda:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	2200      	movs	r2, #0
 800dce2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	2200      	movs	r2, #0
 800dcea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800dcf6:	2300      	movs	r3, #0
}
 800dcf8:	4618      	mov	r0, r3
 800dcfa:	3714      	adds	r7, #20
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd02:	4770      	bx	lr

0800dd04 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef const *USBx, uint32_t num)
{
 800dd04:	b480      	push	{r7}
 800dd06:	b083      	sub	sp, #12
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
 800dd0c:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800dd0e:	2300      	movs	r3, #0
}
 800dd10:	4618      	mov	r0, r3
 800dd12:	370c      	adds	r7, #12
 800dd14:	46bd      	mov	sp, r7
 800dd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1a:	4770      	bx	lr

0800dd1c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef const *USBx)
{
 800dd1c:	b480      	push	{r7}
 800dd1e:	b083      	sub	sp, #12
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800dd24:	2300      	movs	r3, #0
}
 800dd26:	4618      	mov	r0, r3
 800dd28:	370c      	adds	r7, #12
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd30:	4770      	bx	lr
	...

0800dd34 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800dd34:	b480      	push	{r7}
 800dd36:	b0a7      	sub	sp, #156	@ 0x9c
 800dd38:	af00      	add	r7, sp, #0
 800dd3a:	6078      	str	r0, [r7, #4]
 800dd3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800dd3e:	2300      	movs	r3, #0
 800dd40:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800dd44:	687a      	ldr	r2, [r7, #4]
 800dd46:	683b      	ldr	r3, [r7, #0]
 800dd48:	781b      	ldrb	r3, [r3, #0]
 800dd4a:	009b      	lsls	r3, r3, #2
 800dd4c:	4413      	add	r3, r2
 800dd4e:	881b      	ldrh	r3, [r3, #0]
 800dd50:	b29b      	uxth	r3, r3
 800dd52:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800dd56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dd5a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800dd5e:	683b      	ldr	r3, [r7, #0]
 800dd60:	78db      	ldrb	r3, [r3, #3]
 800dd62:	2b03      	cmp	r3, #3
 800dd64:	d81f      	bhi.n	800dda6 <USB_ActivateEndpoint+0x72>
 800dd66:	a201      	add	r2, pc, #4	@ (adr r2, 800dd6c <USB_ActivateEndpoint+0x38>)
 800dd68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd6c:	0800dd7d 	.word	0x0800dd7d
 800dd70:	0800dd99 	.word	0x0800dd99
 800dd74:	0800ddaf 	.word	0x0800ddaf
 800dd78:	0800dd8b 	.word	0x0800dd8b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800dd7c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800dd80:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800dd84:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800dd88:	e012      	b.n	800ddb0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800dd8a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800dd8e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800dd92:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800dd96:	e00b      	b.n	800ddb0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800dd98:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800dd9c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800dda0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800dda4:	e004      	b.n	800ddb0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800dda6:	2301      	movs	r3, #1
 800dda8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800ddac:	e000      	b.n	800ddb0 <USB_ActivateEndpoint+0x7c>
      break;
 800ddae:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800ddb0:	687a      	ldr	r2, [r7, #4]
 800ddb2:	683b      	ldr	r3, [r7, #0]
 800ddb4:	781b      	ldrb	r3, [r3, #0]
 800ddb6:	009b      	lsls	r3, r3, #2
 800ddb8:	441a      	add	r2, r3
 800ddba:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ddbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ddc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ddc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ddca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ddce:	b29b      	uxth	r3, r3
 800ddd0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800ddd2:	687a      	ldr	r2, [r7, #4]
 800ddd4:	683b      	ldr	r3, [r7, #0]
 800ddd6:	781b      	ldrb	r3, [r3, #0]
 800ddd8:	009b      	lsls	r3, r3, #2
 800ddda:	4413      	add	r3, r2
 800dddc:	881b      	ldrh	r3, [r3, #0]
 800ddde:	b29b      	uxth	r3, r3
 800dde0:	b21b      	sxth	r3, r3
 800dde2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dde6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ddea:	b21a      	sxth	r2, r3
 800ddec:	683b      	ldr	r3, [r7, #0]
 800ddee:	781b      	ldrb	r3, [r3, #0]
 800ddf0:	b21b      	sxth	r3, r3
 800ddf2:	4313      	orrs	r3, r2
 800ddf4:	b21b      	sxth	r3, r3
 800ddf6:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800ddfa:	687a      	ldr	r2, [r7, #4]
 800ddfc:	683b      	ldr	r3, [r7, #0]
 800ddfe:	781b      	ldrb	r3, [r3, #0]
 800de00:	009b      	lsls	r3, r3, #2
 800de02:	441a      	add	r2, r3
 800de04:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800de08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800de0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800de10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800de14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de18:	b29b      	uxth	r3, r3
 800de1a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	7b1b      	ldrb	r3, [r3, #12]
 800de20:	2b00      	cmp	r3, #0
 800de22:	f040 8180 	bne.w	800e126 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800de26:	683b      	ldr	r3, [r7, #0]
 800de28:	785b      	ldrb	r3, [r3, #1]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	f000 8084 	beq.w	800df38 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	61bb      	str	r3, [r7, #24]
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de3a:	b29b      	uxth	r3, r3
 800de3c:	461a      	mov	r2, r3
 800de3e:	69bb      	ldr	r3, [r7, #24]
 800de40:	4413      	add	r3, r2
 800de42:	61bb      	str	r3, [r7, #24]
 800de44:	683b      	ldr	r3, [r7, #0]
 800de46:	781b      	ldrb	r3, [r3, #0]
 800de48:	00da      	lsls	r2, r3, #3
 800de4a:	69bb      	ldr	r3, [r7, #24]
 800de4c:	4413      	add	r3, r2
 800de4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800de52:	617b      	str	r3, [r7, #20]
 800de54:	683b      	ldr	r3, [r7, #0]
 800de56:	88db      	ldrh	r3, [r3, #6]
 800de58:	085b      	lsrs	r3, r3, #1
 800de5a:	b29b      	uxth	r3, r3
 800de5c:	005b      	lsls	r3, r3, #1
 800de5e:	b29a      	uxth	r2, r3
 800de60:	697b      	ldr	r3, [r7, #20]
 800de62:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800de64:	687a      	ldr	r2, [r7, #4]
 800de66:	683b      	ldr	r3, [r7, #0]
 800de68:	781b      	ldrb	r3, [r3, #0]
 800de6a:	009b      	lsls	r3, r3, #2
 800de6c:	4413      	add	r3, r2
 800de6e:	881b      	ldrh	r3, [r3, #0]
 800de70:	827b      	strh	r3, [r7, #18]
 800de72:	8a7b      	ldrh	r3, [r7, #18]
 800de74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d01b      	beq.n	800deb4 <USB_ActivateEndpoint+0x180>
 800de7c:	687a      	ldr	r2, [r7, #4]
 800de7e:	683b      	ldr	r3, [r7, #0]
 800de80:	781b      	ldrb	r3, [r3, #0]
 800de82:	009b      	lsls	r3, r3, #2
 800de84:	4413      	add	r3, r2
 800de86:	881b      	ldrh	r3, [r3, #0]
 800de88:	b29b      	uxth	r3, r3
 800de8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800de8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de92:	823b      	strh	r3, [r7, #16]
 800de94:	687a      	ldr	r2, [r7, #4]
 800de96:	683b      	ldr	r3, [r7, #0]
 800de98:	781b      	ldrb	r3, [r3, #0]
 800de9a:	009b      	lsls	r3, r3, #2
 800de9c:	441a      	add	r2, r3
 800de9e:	8a3b      	ldrh	r3, [r7, #16]
 800dea0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dea4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dea8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800deac:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800deb0:	b29b      	uxth	r3, r3
 800deb2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800deb4:	683b      	ldr	r3, [r7, #0]
 800deb6:	78db      	ldrb	r3, [r3, #3]
 800deb8:	2b01      	cmp	r3, #1
 800deba:	d020      	beq.n	800defe <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800debc:	687a      	ldr	r2, [r7, #4]
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	781b      	ldrb	r3, [r3, #0]
 800dec2:	009b      	lsls	r3, r3, #2
 800dec4:	4413      	add	r3, r2
 800dec6:	881b      	ldrh	r3, [r3, #0]
 800dec8:	b29b      	uxth	r3, r3
 800deca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dece:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ded2:	81bb      	strh	r3, [r7, #12]
 800ded4:	89bb      	ldrh	r3, [r7, #12]
 800ded6:	f083 0320 	eor.w	r3, r3, #32
 800deda:	81bb      	strh	r3, [r7, #12]
 800dedc:	687a      	ldr	r2, [r7, #4]
 800dede:	683b      	ldr	r3, [r7, #0]
 800dee0:	781b      	ldrb	r3, [r3, #0]
 800dee2:	009b      	lsls	r3, r3, #2
 800dee4:	441a      	add	r2, r3
 800dee6:	89bb      	ldrh	r3, [r7, #12]
 800dee8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800deec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800def0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800def4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800def8:	b29b      	uxth	r3, r3
 800defa:	8013      	strh	r3, [r2, #0]
 800defc:	e3f9      	b.n	800e6f2 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800defe:	687a      	ldr	r2, [r7, #4]
 800df00:	683b      	ldr	r3, [r7, #0]
 800df02:	781b      	ldrb	r3, [r3, #0]
 800df04:	009b      	lsls	r3, r3, #2
 800df06:	4413      	add	r3, r2
 800df08:	881b      	ldrh	r3, [r3, #0]
 800df0a:	b29b      	uxth	r3, r3
 800df0c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df14:	81fb      	strh	r3, [r7, #14]
 800df16:	687a      	ldr	r2, [r7, #4]
 800df18:	683b      	ldr	r3, [r7, #0]
 800df1a:	781b      	ldrb	r3, [r3, #0]
 800df1c:	009b      	lsls	r3, r3, #2
 800df1e:	441a      	add	r2, r3
 800df20:	89fb      	ldrh	r3, [r7, #14]
 800df22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800df2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df32:	b29b      	uxth	r3, r3
 800df34:	8013      	strh	r3, [r2, #0]
 800df36:	e3dc      	b.n	800e6f2 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	633b      	str	r3, [r7, #48]	@ 0x30
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800df42:	b29b      	uxth	r3, r3
 800df44:	461a      	mov	r2, r3
 800df46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df48:	4413      	add	r3, r2
 800df4a:	633b      	str	r3, [r7, #48]	@ 0x30
 800df4c:	683b      	ldr	r3, [r7, #0]
 800df4e:	781b      	ldrb	r3, [r3, #0]
 800df50:	00da      	lsls	r2, r3, #3
 800df52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df54:	4413      	add	r3, r2
 800df56:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800df5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800df5c:	683b      	ldr	r3, [r7, #0]
 800df5e:	88db      	ldrh	r3, [r3, #6]
 800df60:	085b      	lsrs	r3, r3, #1
 800df62:	b29b      	uxth	r3, r3
 800df64:	005b      	lsls	r3, r3, #1
 800df66:	b29a      	uxth	r2, r3
 800df68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df6a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800df76:	b29b      	uxth	r3, r3
 800df78:	461a      	mov	r2, r3
 800df7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df7c:	4413      	add	r3, r2
 800df7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800df80:	683b      	ldr	r3, [r7, #0]
 800df82:	781b      	ldrb	r3, [r3, #0]
 800df84:	00da      	lsls	r2, r3, #3
 800df86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df88:	4413      	add	r3, r2
 800df8a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800df8e:	627b      	str	r3, [r7, #36]	@ 0x24
 800df90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df92:	881b      	ldrh	r3, [r3, #0]
 800df94:	b29b      	uxth	r3, r3
 800df96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800df9a:	b29a      	uxth	r2, r3
 800df9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df9e:	801a      	strh	r2, [r3, #0]
 800dfa0:	683b      	ldr	r3, [r7, #0]
 800dfa2:	691b      	ldr	r3, [r3, #16]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d10a      	bne.n	800dfbe <USB_ActivateEndpoint+0x28a>
 800dfa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfaa:	881b      	ldrh	r3, [r3, #0]
 800dfac:	b29b      	uxth	r3, r3
 800dfae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dfb2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dfb6:	b29a      	uxth	r2, r3
 800dfb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfba:	801a      	strh	r2, [r3, #0]
 800dfbc:	e041      	b.n	800e042 <USB_ActivateEndpoint+0x30e>
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	691b      	ldr	r3, [r3, #16]
 800dfc2:	2b3e      	cmp	r3, #62	@ 0x3e
 800dfc4:	d81c      	bhi.n	800e000 <USB_ActivateEndpoint+0x2cc>
 800dfc6:	683b      	ldr	r3, [r7, #0]
 800dfc8:	691b      	ldr	r3, [r3, #16]
 800dfca:	085b      	lsrs	r3, r3, #1
 800dfcc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dfd0:	683b      	ldr	r3, [r7, #0]
 800dfd2:	691b      	ldr	r3, [r3, #16]
 800dfd4:	f003 0301 	and.w	r3, r3, #1
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d004      	beq.n	800dfe6 <USB_ActivateEndpoint+0x2b2>
 800dfdc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dfe0:	3301      	adds	r3, #1
 800dfe2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dfe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfe8:	881b      	ldrh	r3, [r3, #0]
 800dfea:	b29a      	uxth	r2, r3
 800dfec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dff0:	b29b      	uxth	r3, r3
 800dff2:	029b      	lsls	r3, r3, #10
 800dff4:	b29b      	uxth	r3, r3
 800dff6:	4313      	orrs	r3, r2
 800dff8:	b29a      	uxth	r2, r3
 800dffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dffc:	801a      	strh	r2, [r3, #0]
 800dffe:	e020      	b.n	800e042 <USB_ActivateEndpoint+0x30e>
 800e000:	683b      	ldr	r3, [r7, #0]
 800e002:	691b      	ldr	r3, [r3, #16]
 800e004:	095b      	lsrs	r3, r3, #5
 800e006:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	691b      	ldr	r3, [r3, #16]
 800e00e:	f003 031f 	and.w	r3, r3, #31
 800e012:	2b00      	cmp	r3, #0
 800e014:	d104      	bne.n	800e020 <USB_ActivateEndpoint+0x2ec>
 800e016:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e01a:	3b01      	subs	r3, #1
 800e01c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e022:	881b      	ldrh	r3, [r3, #0]
 800e024:	b29a      	uxth	r2, r3
 800e026:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e02a:	b29b      	uxth	r3, r3
 800e02c:	029b      	lsls	r3, r3, #10
 800e02e:	b29b      	uxth	r3, r3
 800e030:	4313      	orrs	r3, r2
 800e032:	b29b      	uxth	r3, r3
 800e034:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e038:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e03c:	b29a      	uxth	r2, r3
 800e03e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e040:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e042:	687a      	ldr	r2, [r7, #4]
 800e044:	683b      	ldr	r3, [r7, #0]
 800e046:	781b      	ldrb	r3, [r3, #0]
 800e048:	009b      	lsls	r3, r3, #2
 800e04a:	4413      	add	r3, r2
 800e04c:	881b      	ldrh	r3, [r3, #0]
 800e04e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800e050:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e052:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e056:	2b00      	cmp	r3, #0
 800e058:	d01b      	beq.n	800e092 <USB_ActivateEndpoint+0x35e>
 800e05a:	687a      	ldr	r2, [r7, #4]
 800e05c:	683b      	ldr	r3, [r7, #0]
 800e05e:	781b      	ldrb	r3, [r3, #0]
 800e060:	009b      	lsls	r3, r3, #2
 800e062:	4413      	add	r3, r2
 800e064:	881b      	ldrh	r3, [r3, #0]
 800e066:	b29b      	uxth	r3, r3
 800e068:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e06c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e070:	843b      	strh	r3, [r7, #32]
 800e072:	687a      	ldr	r2, [r7, #4]
 800e074:	683b      	ldr	r3, [r7, #0]
 800e076:	781b      	ldrb	r3, [r3, #0]
 800e078:	009b      	lsls	r3, r3, #2
 800e07a:	441a      	add	r2, r3
 800e07c:	8c3b      	ldrh	r3, [r7, #32]
 800e07e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e082:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e086:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e08a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e08e:	b29b      	uxth	r3, r3
 800e090:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800e092:	683b      	ldr	r3, [r7, #0]
 800e094:	781b      	ldrb	r3, [r3, #0]
 800e096:	2b00      	cmp	r3, #0
 800e098:	d124      	bne.n	800e0e4 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e09a:	687a      	ldr	r2, [r7, #4]
 800e09c:	683b      	ldr	r3, [r7, #0]
 800e09e:	781b      	ldrb	r3, [r3, #0]
 800e0a0:	009b      	lsls	r3, r3, #2
 800e0a2:	4413      	add	r3, r2
 800e0a4:	881b      	ldrh	r3, [r3, #0]
 800e0a6:	b29b      	uxth	r3, r3
 800e0a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e0ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e0b0:	83bb      	strh	r3, [r7, #28]
 800e0b2:	8bbb      	ldrh	r3, [r7, #28]
 800e0b4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e0b8:	83bb      	strh	r3, [r7, #28]
 800e0ba:	8bbb      	ldrh	r3, [r7, #28]
 800e0bc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e0c0:	83bb      	strh	r3, [r7, #28]
 800e0c2:	687a      	ldr	r2, [r7, #4]
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	781b      	ldrb	r3, [r3, #0]
 800e0c8:	009b      	lsls	r3, r3, #2
 800e0ca:	441a      	add	r2, r3
 800e0cc:	8bbb      	ldrh	r3, [r7, #28]
 800e0ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e0d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e0d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e0da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0de:	b29b      	uxth	r3, r3
 800e0e0:	8013      	strh	r3, [r2, #0]
 800e0e2:	e306      	b.n	800e6f2 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800e0e4:	687a      	ldr	r2, [r7, #4]
 800e0e6:	683b      	ldr	r3, [r7, #0]
 800e0e8:	781b      	ldrb	r3, [r3, #0]
 800e0ea:	009b      	lsls	r3, r3, #2
 800e0ec:	4413      	add	r3, r2
 800e0ee:	881b      	ldrh	r3, [r3, #0]
 800e0f0:	b29b      	uxth	r3, r3
 800e0f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e0f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e0fa:	83fb      	strh	r3, [r7, #30]
 800e0fc:	8bfb      	ldrh	r3, [r7, #30]
 800e0fe:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e102:	83fb      	strh	r3, [r7, #30]
 800e104:	687a      	ldr	r2, [r7, #4]
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	781b      	ldrb	r3, [r3, #0]
 800e10a:	009b      	lsls	r3, r3, #2
 800e10c:	441a      	add	r2, r3
 800e10e:	8bfb      	ldrh	r3, [r7, #30]
 800e110:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e114:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e118:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e11c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e120:	b29b      	uxth	r3, r3
 800e122:	8013      	strh	r3, [r2, #0]
 800e124:	e2e5      	b.n	800e6f2 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800e126:	683b      	ldr	r3, [r7, #0]
 800e128:	78db      	ldrb	r3, [r3, #3]
 800e12a:	2b02      	cmp	r3, #2
 800e12c:	d11e      	bne.n	800e16c <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e12e:	687a      	ldr	r2, [r7, #4]
 800e130:	683b      	ldr	r3, [r7, #0]
 800e132:	781b      	ldrb	r3, [r3, #0]
 800e134:	009b      	lsls	r3, r3, #2
 800e136:	4413      	add	r3, r2
 800e138:	881b      	ldrh	r3, [r3, #0]
 800e13a:	b29b      	uxth	r3, r3
 800e13c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e140:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e144:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800e148:	687a      	ldr	r2, [r7, #4]
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	781b      	ldrb	r3, [r3, #0]
 800e14e:	009b      	lsls	r3, r3, #2
 800e150:	441a      	add	r2, r3
 800e152:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e156:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e15a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e15e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e162:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e166:	b29b      	uxth	r3, r3
 800e168:	8013      	strh	r3, [r2, #0]
 800e16a:	e01d      	b.n	800e1a8 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800e16c:	687a      	ldr	r2, [r7, #4]
 800e16e:	683b      	ldr	r3, [r7, #0]
 800e170:	781b      	ldrb	r3, [r3, #0]
 800e172:	009b      	lsls	r3, r3, #2
 800e174:	4413      	add	r3, r2
 800e176:	881b      	ldrh	r3, [r3, #0]
 800e178:	b29b      	uxth	r3, r3
 800e17a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e17e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e182:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800e186:	687a      	ldr	r2, [r7, #4]
 800e188:	683b      	ldr	r3, [r7, #0]
 800e18a:	781b      	ldrb	r3, [r3, #0]
 800e18c:	009b      	lsls	r3, r3, #2
 800e18e:	441a      	add	r2, r3
 800e190:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800e194:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e198:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e19c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e1a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1a4:	b29b      	uxth	r3, r3
 800e1a6:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e1b2:	b29b      	uxth	r3, r3
 800e1b4:	461a      	mov	r2, r3
 800e1b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e1b8:	4413      	add	r3, r2
 800e1ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e1bc:	683b      	ldr	r3, [r7, #0]
 800e1be:	781b      	ldrb	r3, [r3, #0]
 800e1c0:	00da      	lsls	r2, r3, #3
 800e1c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e1c4:	4413      	add	r3, r2
 800e1c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e1ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	891b      	ldrh	r3, [r3, #8]
 800e1d0:	085b      	lsrs	r3, r3, #1
 800e1d2:	b29b      	uxth	r3, r3
 800e1d4:	005b      	lsls	r3, r3, #1
 800e1d6:	b29a      	uxth	r2, r3
 800e1d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e1da:	801a      	strh	r2, [r3, #0]
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	677b      	str	r3, [r7, #116]	@ 0x74
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e1e6:	b29b      	uxth	r3, r3
 800e1e8:	461a      	mov	r2, r3
 800e1ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e1ec:	4413      	add	r3, r2
 800e1ee:	677b      	str	r3, [r7, #116]	@ 0x74
 800e1f0:	683b      	ldr	r3, [r7, #0]
 800e1f2:	781b      	ldrb	r3, [r3, #0]
 800e1f4:	00da      	lsls	r2, r3, #3
 800e1f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e1f8:	4413      	add	r3, r2
 800e1fa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800e1fe:	673b      	str	r3, [r7, #112]	@ 0x70
 800e200:	683b      	ldr	r3, [r7, #0]
 800e202:	895b      	ldrh	r3, [r3, #10]
 800e204:	085b      	lsrs	r3, r3, #1
 800e206:	b29b      	uxth	r3, r3
 800e208:	005b      	lsls	r3, r3, #1
 800e20a:	b29a      	uxth	r2, r3
 800e20c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e20e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800e210:	683b      	ldr	r3, [r7, #0]
 800e212:	785b      	ldrb	r3, [r3, #1]
 800e214:	2b00      	cmp	r3, #0
 800e216:	f040 81af 	bne.w	800e578 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e21a:	687a      	ldr	r2, [r7, #4]
 800e21c:	683b      	ldr	r3, [r7, #0]
 800e21e:	781b      	ldrb	r3, [r3, #0]
 800e220:	009b      	lsls	r3, r3, #2
 800e222:	4413      	add	r3, r2
 800e224:	881b      	ldrh	r3, [r3, #0]
 800e226:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800e22a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800e22e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e232:	2b00      	cmp	r3, #0
 800e234:	d01d      	beq.n	800e272 <USB_ActivateEndpoint+0x53e>
 800e236:	687a      	ldr	r2, [r7, #4]
 800e238:	683b      	ldr	r3, [r7, #0]
 800e23a:	781b      	ldrb	r3, [r3, #0]
 800e23c:	009b      	lsls	r3, r3, #2
 800e23e:	4413      	add	r3, r2
 800e240:	881b      	ldrh	r3, [r3, #0]
 800e242:	b29b      	uxth	r3, r3
 800e244:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e248:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e24c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800e250:	687a      	ldr	r2, [r7, #4]
 800e252:	683b      	ldr	r3, [r7, #0]
 800e254:	781b      	ldrb	r3, [r3, #0]
 800e256:	009b      	lsls	r3, r3, #2
 800e258:	441a      	add	r2, r3
 800e25a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800e25e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e262:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e266:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e26a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e26e:	b29b      	uxth	r3, r3
 800e270:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e272:	687a      	ldr	r2, [r7, #4]
 800e274:	683b      	ldr	r3, [r7, #0]
 800e276:	781b      	ldrb	r3, [r3, #0]
 800e278:	009b      	lsls	r3, r3, #2
 800e27a:	4413      	add	r3, r2
 800e27c:	881b      	ldrh	r3, [r3, #0]
 800e27e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800e282:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800e286:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d01d      	beq.n	800e2ca <USB_ActivateEndpoint+0x596>
 800e28e:	687a      	ldr	r2, [r7, #4]
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	781b      	ldrb	r3, [r3, #0]
 800e294:	009b      	lsls	r3, r3, #2
 800e296:	4413      	add	r3, r2
 800e298:	881b      	ldrh	r3, [r3, #0]
 800e29a:	b29b      	uxth	r3, r3
 800e29c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e2a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e2a4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800e2a8:	687a      	ldr	r2, [r7, #4]
 800e2aa:	683b      	ldr	r3, [r7, #0]
 800e2ac:	781b      	ldrb	r3, [r3, #0]
 800e2ae:	009b      	lsls	r3, r3, #2
 800e2b0:	441a      	add	r2, r3
 800e2b2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800e2b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e2ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e2be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e2c2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e2c6:	b29b      	uxth	r3, r3
 800e2c8:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800e2ca:	683b      	ldr	r3, [r7, #0]
 800e2cc:	785b      	ldrb	r3, [r3, #1]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d16b      	bne.n	800e3aa <USB_ActivateEndpoint+0x676>
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e2dc:	b29b      	uxth	r3, r3
 800e2de:	461a      	mov	r2, r3
 800e2e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2e2:	4413      	add	r3, r2
 800e2e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e2e6:	683b      	ldr	r3, [r7, #0]
 800e2e8:	781b      	ldrb	r3, [r3, #0]
 800e2ea:	00da      	lsls	r2, r3, #3
 800e2ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2ee:	4413      	add	r3, r2
 800e2f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e2f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e2f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e2f8:	881b      	ldrh	r3, [r3, #0]
 800e2fa:	b29b      	uxth	r3, r3
 800e2fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e300:	b29a      	uxth	r2, r3
 800e302:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e304:	801a      	strh	r2, [r3, #0]
 800e306:	683b      	ldr	r3, [r7, #0]
 800e308:	691b      	ldr	r3, [r3, #16]
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d10a      	bne.n	800e324 <USB_ActivateEndpoint+0x5f0>
 800e30e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e310:	881b      	ldrh	r3, [r3, #0]
 800e312:	b29b      	uxth	r3, r3
 800e314:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e318:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e31c:	b29a      	uxth	r2, r3
 800e31e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e320:	801a      	strh	r2, [r3, #0]
 800e322:	e05d      	b.n	800e3e0 <USB_ActivateEndpoint+0x6ac>
 800e324:	683b      	ldr	r3, [r7, #0]
 800e326:	691b      	ldr	r3, [r3, #16]
 800e328:	2b3e      	cmp	r3, #62	@ 0x3e
 800e32a:	d81c      	bhi.n	800e366 <USB_ActivateEndpoint+0x632>
 800e32c:	683b      	ldr	r3, [r7, #0]
 800e32e:	691b      	ldr	r3, [r3, #16]
 800e330:	085b      	lsrs	r3, r3, #1
 800e332:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e336:	683b      	ldr	r3, [r7, #0]
 800e338:	691b      	ldr	r3, [r3, #16]
 800e33a:	f003 0301 	and.w	r3, r3, #1
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d004      	beq.n	800e34c <USB_ActivateEndpoint+0x618>
 800e342:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e346:	3301      	adds	r3, #1
 800e348:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e34c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e34e:	881b      	ldrh	r3, [r3, #0]
 800e350:	b29a      	uxth	r2, r3
 800e352:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e356:	b29b      	uxth	r3, r3
 800e358:	029b      	lsls	r3, r3, #10
 800e35a:	b29b      	uxth	r3, r3
 800e35c:	4313      	orrs	r3, r2
 800e35e:	b29a      	uxth	r2, r3
 800e360:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e362:	801a      	strh	r2, [r3, #0]
 800e364:	e03c      	b.n	800e3e0 <USB_ActivateEndpoint+0x6ac>
 800e366:	683b      	ldr	r3, [r7, #0]
 800e368:	691b      	ldr	r3, [r3, #16]
 800e36a:	095b      	lsrs	r3, r3, #5
 800e36c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e370:	683b      	ldr	r3, [r7, #0]
 800e372:	691b      	ldr	r3, [r3, #16]
 800e374:	f003 031f 	and.w	r3, r3, #31
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d104      	bne.n	800e386 <USB_ActivateEndpoint+0x652>
 800e37c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e380:	3b01      	subs	r3, #1
 800e382:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e386:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e388:	881b      	ldrh	r3, [r3, #0]
 800e38a:	b29a      	uxth	r2, r3
 800e38c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e390:	b29b      	uxth	r3, r3
 800e392:	029b      	lsls	r3, r3, #10
 800e394:	b29b      	uxth	r3, r3
 800e396:	4313      	orrs	r3, r2
 800e398:	b29b      	uxth	r3, r3
 800e39a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e39e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e3a2:	b29a      	uxth	r2, r3
 800e3a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e3a6:	801a      	strh	r2, [r3, #0]
 800e3a8:	e01a      	b.n	800e3e0 <USB_ActivateEndpoint+0x6ac>
 800e3aa:	683b      	ldr	r3, [r7, #0]
 800e3ac:	785b      	ldrb	r3, [r3, #1]
 800e3ae:	2b01      	cmp	r3, #1
 800e3b0:	d116      	bne.n	800e3e0 <USB_ActivateEndpoint+0x6ac>
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	657b      	str	r3, [r7, #84]	@ 0x54
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e3bc:	b29b      	uxth	r3, r3
 800e3be:	461a      	mov	r2, r3
 800e3c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e3c2:	4413      	add	r3, r2
 800e3c4:	657b      	str	r3, [r7, #84]	@ 0x54
 800e3c6:	683b      	ldr	r3, [r7, #0]
 800e3c8:	781b      	ldrb	r3, [r3, #0]
 800e3ca:	00da      	lsls	r2, r3, #3
 800e3cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e3ce:	4413      	add	r3, r2
 800e3d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e3d4:	653b      	str	r3, [r7, #80]	@ 0x50
 800e3d6:	683b      	ldr	r3, [r7, #0]
 800e3d8:	691b      	ldr	r3, [r3, #16]
 800e3da:	b29a      	uxth	r2, r3
 800e3dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e3de:	801a      	strh	r2, [r3, #0]
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	647b      	str	r3, [r7, #68]	@ 0x44
 800e3e4:	683b      	ldr	r3, [r7, #0]
 800e3e6:	785b      	ldrb	r3, [r3, #1]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d16b      	bne.n	800e4c4 <USB_ActivateEndpoint+0x790>
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e3f6:	b29b      	uxth	r3, r3
 800e3f8:	461a      	mov	r2, r3
 800e3fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e3fc:	4413      	add	r3, r2
 800e3fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e400:	683b      	ldr	r3, [r7, #0]
 800e402:	781b      	ldrb	r3, [r3, #0]
 800e404:	00da      	lsls	r2, r3, #3
 800e406:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e408:	4413      	add	r3, r2
 800e40a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e40e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e412:	881b      	ldrh	r3, [r3, #0]
 800e414:	b29b      	uxth	r3, r3
 800e416:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e41a:	b29a      	uxth	r2, r3
 800e41c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e41e:	801a      	strh	r2, [r3, #0]
 800e420:	683b      	ldr	r3, [r7, #0]
 800e422:	691b      	ldr	r3, [r3, #16]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d10a      	bne.n	800e43e <USB_ActivateEndpoint+0x70a>
 800e428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e42a:	881b      	ldrh	r3, [r3, #0]
 800e42c:	b29b      	uxth	r3, r3
 800e42e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e432:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e436:	b29a      	uxth	r2, r3
 800e438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e43a:	801a      	strh	r2, [r3, #0]
 800e43c:	e05b      	b.n	800e4f6 <USB_ActivateEndpoint+0x7c2>
 800e43e:	683b      	ldr	r3, [r7, #0]
 800e440:	691b      	ldr	r3, [r3, #16]
 800e442:	2b3e      	cmp	r3, #62	@ 0x3e
 800e444:	d81c      	bhi.n	800e480 <USB_ActivateEndpoint+0x74c>
 800e446:	683b      	ldr	r3, [r7, #0]
 800e448:	691b      	ldr	r3, [r3, #16]
 800e44a:	085b      	lsrs	r3, r3, #1
 800e44c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	691b      	ldr	r3, [r3, #16]
 800e454:	f003 0301 	and.w	r3, r3, #1
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d004      	beq.n	800e466 <USB_ActivateEndpoint+0x732>
 800e45c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e460:	3301      	adds	r3, #1
 800e462:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e468:	881b      	ldrh	r3, [r3, #0]
 800e46a:	b29a      	uxth	r2, r3
 800e46c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e470:	b29b      	uxth	r3, r3
 800e472:	029b      	lsls	r3, r3, #10
 800e474:	b29b      	uxth	r3, r3
 800e476:	4313      	orrs	r3, r2
 800e478:	b29a      	uxth	r2, r3
 800e47a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e47c:	801a      	strh	r2, [r3, #0]
 800e47e:	e03a      	b.n	800e4f6 <USB_ActivateEndpoint+0x7c2>
 800e480:	683b      	ldr	r3, [r7, #0]
 800e482:	691b      	ldr	r3, [r3, #16]
 800e484:	095b      	lsrs	r3, r3, #5
 800e486:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e48a:	683b      	ldr	r3, [r7, #0]
 800e48c:	691b      	ldr	r3, [r3, #16]
 800e48e:	f003 031f 	and.w	r3, r3, #31
 800e492:	2b00      	cmp	r3, #0
 800e494:	d104      	bne.n	800e4a0 <USB_ActivateEndpoint+0x76c>
 800e496:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e49a:	3b01      	subs	r3, #1
 800e49c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e4a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4a2:	881b      	ldrh	r3, [r3, #0]
 800e4a4:	b29a      	uxth	r2, r3
 800e4a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e4aa:	b29b      	uxth	r3, r3
 800e4ac:	029b      	lsls	r3, r3, #10
 800e4ae:	b29b      	uxth	r3, r3
 800e4b0:	4313      	orrs	r3, r2
 800e4b2:	b29b      	uxth	r3, r3
 800e4b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e4b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e4bc:	b29a      	uxth	r2, r3
 800e4be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4c0:	801a      	strh	r2, [r3, #0]
 800e4c2:	e018      	b.n	800e4f6 <USB_ActivateEndpoint+0x7c2>
 800e4c4:	683b      	ldr	r3, [r7, #0]
 800e4c6:	785b      	ldrb	r3, [r3, #1]
 800e4c8:	2b01      	cmp	r3, #1
 800e4ca:	d114      	bne.n	800e4f6 <USB_ActivateEndpoint+0x7c2>
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e4d2:	b29b      	uxth	r3, r3
 800e4d4:	461a      	mov	r2, r3
 800e4d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e4d8:	4413      	add	r3, r2
 800e4da:	647b      	str	r3, [r7, #68]	@ 0x44
 800e4dc:	683b      	ldr	r3, [r7, #0]
 800e4de:	781b      	ldrb	r3, [r3, #0]
 800e4e0:	00da      	lsls	r2, r3, #3
 800e4e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e4e4:	4413      	add	r3, r2
 800e4e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e4ea:	643b      	str	r3, [r7, #64]	@ 0x40
 800e4ec:	683b      	ldr	r3, [r7, #0]
 800e4ee:	691b      	ldr	r3, [r3, #16]
 800e4f0:	b29a      	uxth	r2, r3
 800e4f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e4f4:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e4f6:	687a      	ldr	r2, [r7, #4]
 800e4f8:	683b      	ldr	r3, [r7, #0]
 800e4fa:	781b      	ldrb	r3, [r3, #0]
 800e4fc:	009b      	lsls	r3, r3, #2
 800e4fe:	4413      	add	r3, r2
 800e500:	881b      	ldrh	r3, [r3, #0]
 800e502:	b29b      	uxth	r3, r3
 800e504:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e508:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e50c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e50e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e510:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e514:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e516:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e518:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e51c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e51e:	687a      	ldr	r2, [r7, #4]
 800e520:	683b      	ldr	r3, [r7, #0]
 800e522:	781b      	ldrb	r3, [r3, #0]
 800e524:	009b      	lsls	r3, r3, #2
 800e526:	441a      	add	r2, r3
 800e528:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e52a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e52e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e532:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e536:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e53a:	b29b      	uxth	r3, r3
 800e53c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e53e:	687a      	ldr	r2, [r7, #4]
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	781b      	ldrb	r3, [r3, #0]
 800e544:	009b      	lsls	r3, r3, #2
 800e546:	4413      	add	r3, r2
 800e548:	881b      	ldrh	r3, [r3, #0]
 800e54a:	b29b      	uxth	r3, r3
 800e54c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e550:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e554:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800e556:	687a      	ldr	r2, [r7, #4]
 800e558:	683b      	ldr	r3, [r7, #0]
 800e55a:	781b      	ldrb	r3, [r3, #0]
 800e55c:	009b      	lsls	r3, r3, #2
 800e55e:	441a      	add	r2, r3
 800e560:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800e562:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e566:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e56a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e56e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e572:	b29b      	uxth	r3, r3
 800e574:	8013      	strh	r3, [r2, #0]
 800e576:	e0bc      	b.n	800e6f2 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e578:	687a      	ldr	r2, [r7, #4]
 800e57a:	683b      	ldr	r3, [r7, #0]
 800e57c:	781b      	ldrb	r3, [r3, #0]
 800e57e:	009b      	lsls	r3, r3, #2
 800e580:	4413      	add	r3, r2
 800e582:	881b      	ldrh	r3, [r3, #0]
 800e584:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800e588:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e58c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e590:	2b00      	cmp	r3, #0
 800e592:	d01d      	beq.n	800e5d0 <USB_ActivateEndpoint+0x89c>
 800e594:	687a      	ldr	r2, [r7, #4]
 800e596:	683b      	ldr	r3, [r7, #0]
 800e598:	781b      	ldrb	r3, [r3, #0]
 800e59a:	009b      	lsls	r3, r3, #2
 800e59c:	4413      	add	r3, r2
 800e59e:	881b      	ldrh	r3, [r3, #0]
 800e5a0:	b29b      	uxth	r3, r3
 800e5a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e5a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e5aa:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800e5ae:	687a      	ldr	r2, [r7, #4]
 800e5b0:	683b      	ldr	r3, [r7, #0]
 800e5b2:	781b      	ldrb	r3, [r3, #0]
 800e5b4:	009b      	lsls	r3, r3, #2
 800e5b6:	441a      	add	r2, r3
 800e5b8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800e5bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e5c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e5c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e5c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5cc:	b29b      	uxth	r3, r3
 800e5ce:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e5d0:	687a      	ldr	r2, [r7, #4]
 800e5d2:	683b      	ldr	r3, [r7, #0]
 800e5d4:	781b      	ldrb	r3, [r3, #0]
 800e5d6:	009b      	lsls	r3, r3, #2
 800e5d8:	4413      	add	r3, r2
 800e5da:	881b      	ldrh	r3, [r3, #0]
 800e5dc:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800e5e0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800e5e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d01d      	beq.n	800e628 <USB_ActivateEndpoint+0x8f4>
 800e5ec:	687a      	ldr	r2, [r7, #4]
 800e5ee:	683b      	ldr	r3, [r7, #0]
 800e5f0:	781b      	ldrb	r3, [r3, #0]
 800e5f2:	009b      	lsls	r3, r3, #2
 800e5f4:	4413      	add	r3, r2
 800e5f6:	881b      	ldrh	r3, [r3, #0]
 800e5f8:	b29b      	uxth	r3, r3
 800e5fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e5fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e602:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800e606:	687a      	ldr	r2, [r7, #4]
 800e608:	683b      	ldr	r3, [r7, #0]
 800e60a:	781b      	ldrb	r3, [r3, #0]
 800e60c:	009b      	lsls	r3, r3, #2
 800e60e:	441a      	add	r2, r3
 800e610:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800e614:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e618:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e61c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e620:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e624:	b29b      	uxth	r3, r3
 800e626:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e628:	683b      	ldr	r3, [r7, #0]
 800e62a:	78db      	ldrb	r3, [r3, #3]
 800e62c:	2b01      	cmp	r3, #1
 800e62e:	d024      	beq.n	800e67a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e630:	687a      	ldr	r2, [r7, #4]
 800e632:	683b      	ldr	r3, [r7, #0]
 800e634:	781b      	ldrb	r3, [r3, #0]
 800e636:	009b      	lsls	r3, r3, #2
 800e638:	4413      	add	r3, r2
 800e63a:	881b      	ldrh	r3, [r3, #0]
 800e63c:	b29b      	uxth	r3, r3
 800e63e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e642:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e646:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800e64a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800e64e:	f083 0320 	eor.w	r3, r3, #32
 800e652:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800e656:	687a      	ldr	r2, [r7, #4]
 800e658:	683b      	ldr	r3, [r7, #0]
 800e65a:	781b      	ldrb	r3, [r3, #0]
 800e65c:	009b      	lsls	r3, r3, #2
 800e65e:	441a      	add	r2, r3
 800e660:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800e664:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e668:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e66c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e670:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e674:	b29b      	uxth	r3, r3
 800e676:	8013      	strh	r3, [r2, #0]
 800e678:	e01d      	b.n	800e6b6 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e67a:	687a      	ldr	r2, [r7, #4]
 800e67c:	683b      	ldr	r3, [r7, #0]
 800e67e:	781b      	ldrb	r3, [r3, #0]
 800e680:	009b      	lsls	r3, r3, #2
 800e682:	4413      	add	r3, r2
 800e684:	881b      	ldrh	r3, [r3, #0]
 800e686:	b29b      	uxth	r3, r3
 800e688:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e68c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e690:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800e694:	687a      	ldr	r2, [r7, #4]
 800e696:	683b      	ldr	r3, [r7, #0]
 800e698:	781b      	ldrb	r3, [r3, #0]
 800e69a:	009b      	lsls	r3, r3, #2
 800e69c:	441a      	add	r2, r3
 800e69e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800e6a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e6a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e6aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e6ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6b2:	b29b      	uxth	r3, r3
 800e6b4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e6b6:	687a      	ldr	r2, [r7, #4]
 800e6b8:	683b      	ldr	r3, [r7, #0]
 800e6ba:	781b      	ldrb	r3, [r3, #0]
 800e6bc:	009b      	lsls	r3, r3, #2
 800e6be:	4413      	add	r3, r2
 800e6c0:	881b      	ldrh	r3, [r3, #0]
 800e6c2:	b29b      	uxth	r3, r3
 800e6c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e6c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e6cc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800e6d0:	687a      	ldr	r2, [r7, #4]
 800e6d2:	683b      	ldr	r3, [r7, #0]
 800e6d4:	781b      	ldrb	r3, [r3, #0]
 800e6d6:	009b      	lsls	r3, r3, #2
 800e6d8:	441a      	add	r2, r3
 800e6da:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800e6de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e6e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e6e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e6ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6ee:	b29b      	uxth	r3, r3
 800e6f0:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800e6f2:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800e6f6:	4618      	mov	r0, r3
 800e6f8:	379c      	adds	r7, #156	@ 0x9c
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e700:	4770      	bx	lr
 800e702:	bf00      	nop

0800e704 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e704:	b480      	push	{r7}
 800e706:	b08d      	sub	sp, #52	@ 0x34
 800e708:	af00      	add	r7, sp, #0
 800e70a:	6078      	str	r0, [r7, #4]
 800e70c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800e70e:	683b      	ldr	r3, [r7, #0]
 800e710:	7b1b      	ldrb	r3, [r3, #12]
 800e712:	2b00      	cmp	r3, #0
 800e714:	f040 808e 	bne.w	800e834 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800e718:	683b      	ldr	r3, [r7, #0]
 800e71a:	785b      	ldrb	r3, [r3, #1]
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d044      	beq.n	800e7aa <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e720:	687a      	ldr	r2, [r7, #4]
 800e722:	683b      	ldr	r3, [r7, #0]
 800e724:	781b      	ldrb	r3, [r3, #0]
 800e726:	009b      	lsls	r3, r3, #2
 800e728:	4413      	add	r3, r2
 800e72a:	881b      	ldrh	r3, [r3, #0]
 800e72c:	81bb      	strh	r3, [r7, #12]
 800e72e:	89bb      	ldrh	r3, [r7, #12]
 800e730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e734:	2b00      	cmp	r3, #0
 800e736:	d01b      	beq.n	800e770 <USB_DeactivateEndpoint+0x6c>
 800e738:	687a      	ldr	r2, [r7, #4]
 800e73a:	683b      	ldr	r3, [r7, #0]
 800e73c:	781b      	ldrb	r3, [r3, #0]
 800e73e:	009b      	lsls	r3, r3, #2
 800e740:	4413      	add	r3, r2
 800e742:	881b      	ldrh	r3, [r3, #0]
 800e744:	b29b      	uxth	r3, r3
 800e746:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e74a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e74e:	817b      	strh	r3, [r7, #10]
 800e750:	687a      	ldr	r2, [r7, #4]
 800e752:	683b      	ldr	r3, [r7, #0]
 800e754:	781b      	ldrb	r3, [r3, #0]
 800e756:	009b      	lsls	r3, r3, #2
 800e758:	441a      	add	r2, r3
 800e75a:	897b      	ldrh	r3, [r7, #10]
 800e75c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e760:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e764:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e768:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e76c:	b29b      	uxth	r3, r3
 800e76e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e770:	687a      	ldr	r2, [r7, #4]
 800e772:	683b      	ldr	r3, [r7, #0]
 800e774:	781b      	ldrb	r3, [r3, #0]
 800e776:	009b      	lsls	r3, r3, #2
 800e778:	4413      	add	r3, r2
 800e77a:	881b      	ldrh	r3, [r3, #0]
 800e77c:	b29b      	uxth	r3, r3
 800e77e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e782:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e786:	813b      	strh	r3, [r7, #8]
 800e788:	687a      	ldr	r2, [r7, #4]
 800e78a:	683b      	ldr	r3, [r7, #0]
 800e78c:	781b      	ldrb	r3, [r3, #0]
 800e78e:	009b      	lsls	r3, r3, #2
 800e790:	441a      	add	r2, r3
 800e792:	893b      	ldrh	r3, [r7, #8]
 800e794:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e798:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e79c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e7a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7a4:	b29b      	uxth	r3, r3
 800e7a6:	8013      	strh	r3, [r2, #0]
 800e7a8:	e192      	b.n	800ead0 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e7aa:	687a      	ldr	r2, [r7, #4]
 800e7ac:	683b      	ldr	r3, [r7, #0]
 800e7ae:	781b      	ldrb	r3, [r3, #0]
 800e7b0:	009b      	lsls	r3, r3, #2
 800e7b2:	4413      	add	r3, r2
 800e7b4:	881b      	ldrh	r3, [r3, #0]
 800e7b6:	827b      	strh	r3, [r7, #18]
 800e7b8:	8a7b      	ldrh	r3, [r7, #18]
 800e7ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d01b      	beq.n	800e7fa <USB_DeactivateEndpoint+0xf6>
 800e7c2:	687a      	ldr	r2, [r7, #4]
 800e7c4:	683b      	ldr	r3, [r7, #0]
 800e7c6:	781b      	ldrb	r3, [r3, #0]
 800e7c8:	009b      	lsls	r3, r3, #2
 800e7ca:	4413      	add	r3, r2
 800e7cc:	881b      	ldrh	r3, [r3, #0]
 800e7ce:	b29b      	uxth	r3, r3
 800e7d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e7d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e7d8:	823b      	strh	r3, [r7, #16]
 800e7da:	687a      	ldr	r2, [r7, #4]
 800e7dc:	683b      	ldr	r3, [r7, #0]
 800e7de:	781b      	ldrb	r3, [r3, #0]
 800e7e0:	009b      	lsls	r3, r3, #2
 800e7e2:	441a      	add	r2, r3
 800e7e4:	8a3b      	ldrh	r3, [r7, #16]
 800e7e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e7ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e7ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e7f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7f6:	b29b      	uxth	r3, r3
 800e7f8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e7fa:	687a      	ldr	r2, [r7, #4]
 800e7fc:	683b      	ldr	r3, [r7, #0]
 800e7fe:	781b      	ldrb	r3, [r3, #0]
 800e800:	009b      	lsls	r3, r3, #2
 800e802:	4413      	add	r3, r2
 800e804:	881b      	ldrh	r3, [r3, #0]
 800e806:	b29b      	uxth	r3, r3
 800e808:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e80c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e810:	81fb      	strh	r3, [r7, #14]
 800e812:	687a      	ldr	r2, [r7, #4]
 800e814:	683b      	ldr	r3, [r7, #0]
 800e816:	781b      	ldrb	r3, [r3, #0]
 800e818:	009b      	lsls	r3, r3, #2
 800e81a:	441a      	add	r2, r3
 800e81c:	89fb      	ldrh	r3, [r7, #14]
 800e81e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e822:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e826:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e82a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e82e:	b29b      	uxth	r3, r3
 800e830:	8013      	strh	r3, [r2, #0]
 800e832:	e14d      	b.n	800ead0 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800e834:	683b      	ldr	r3, [r7, #0]
 800e836:	785b      	ldrb	r3, [r3, #1]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	f040 80a5 	bne.w	800e988 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e83e:	687a      	ldr	r2, [r7, #4]
 800e840:	683b      	ldr	r3, [r7, #0]
 800e842:	781b      	ldrb	r3, [r3, #0]
 800e844:	009b      	lsls	r3, r3, #2
 800e846:	4413      	add	r3, r2
 800e848:	881b      	ldrh	r3, [r3, #0]
 800e84a:	843b      	strh	r3, [r7, #32]
 800e84c:	8c3b      	ldrh	r3, [r7, #32]
 800e84e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e852:	2b00      	cmp	r3, #0
 800e854:	d01b      	beq.n	800e88e <USB_DeactivateEndpoint+0x18a>
 800e856:	687a      	ldr	r2, [r7, #4]
 800e858:	683b      	ldr	r3, [r7, #0]
 800e85a:	781b      	ldrb	r3, [r3, #0]
 800e85c:	009b      	lsls	r3, r3, #2
 800e85e:	4413      	add	r3, r2
 800e860:	881b      	ldrh	r3, [r3, #0]
 800e862:	b29b      	uxth	r3, r3
 800e864:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e868:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e86c:	83fb      	strh	r3, [r7, #30]
 800e86e:	687a      	ldr	r2, [r7, #4]
 800e870:	683b      	ldr	r3, [r7, #0]
 800e872:	781b      	ldrb	r3, [r3, #0]
 800e874:	009b      	lsls	r3, r3, #2
 800e876:	441a      	add	r2, r3
 800e878:	8bfb      	ldrh	r3, [r7, #30]
 800e87a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e87e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e882:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e886:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e88a:	b29b      	uxth	r3, r3
 800e88c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e88e:	687a      	ldr	r2, [r7, #4]
 800e890:	683b      	ldr	r3, [r7, #0]
 800e892:	781b      	ldrb	r3, [r3, #0]
 800e894:	009b      	lsls	r3, r3, #2
 800e896:	4413      	add	r3, r2
 800e898:	881b      	ldrh	r3, [r3, #0]
 800e89a:	83bb      	strh	r3, [r7, #28]
 800e89c:	8bbb      	ldrh	r3, [r7, #28]
 800e89e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d01b      	beq.n	800e8de <USB_DeactivateEndpoint+0x1da>
 800e8a6:	687a      	ldr	r2, [r7, #4]
 800e8a8:	683b      	ldr	r3, [r7, #0]
 800e8aa:	781b      	ldrb	r3, [r3, #0]
 800e8ac:	009b      	lsls	r3, r3, #2
 800e8ae:	4413      	add	r3, r2
 800e8b0:	881b      	ldrh	r3, [r3, #0]
 800e8b2:	b29b      	uxth	r3, r3
 800e8b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e8b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8bc:	837b      	strh	r3, [r7, #26]
 800e8be:	687a      	ldr	r2, [r7, #4]
 800e8c0:	683b      	ldr	r3, [r7, #0]
 800e8c2:	781b      	ldrb	r3, [r3, #0]
 800e8c4:	009b      	lsls	r3, r3, #2
 800e8c6:	441a      	add	r2, r3
 800e8c8:	8b7b      	ldrh	r3, [r7, #26]
 800e8ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e8ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e8d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e8d6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e8da:	b29b      	uxth	r3, r3
 800e8dc:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800e8de:	687a      	ldr	r2, [r7, #4]
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	781b      	ldrb	r3, [r3, #0]
 800e8e4:	009b      	lsls	r3, r3, #2
 800e8e6:	4413      	add	r3, r2
 800e8e8:	881b      	ldrh	r3, [r3, #0]
 800e8ea:	b29b      	uxth	r3, r3
 800e8ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e8f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8f4:	833b      	strh	r3, [r7, #24]
 800e8f6:	687a      	ldr	r2, [r7, #4]
 800e8f8:	683b      	ldr	r3, [r7, #0]
 800e8fa:	781b      	ldrb	r3, [r3, #0]
 800e8fc:	009b      	lsls	r3, r3, #2
 800e8fe:	441a      	add	r2, r3
 800e900:	8b3b      	ldrh	r3, [r7, #24]
 800e902:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e906:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e90a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e90e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e912:	b29b      	uxth	r3, r3
 800e914:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e916:	687a      	ldr	r2, [r7, #4]
 800e918:	683b      	ldr	r3, [r7, #0]
 800e91a:	781b      	ldrb	r3, [r3, #0]
 800e91c:	009b      	lsls	r3, r3, #2
 800e91e:	4413      	add	r3, r2
 800e920:	881b      	ldrh	r3, [r3, #0]
 800e922:	b29b      	uxth	r3, r3
 800e924:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e928:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e92c:	82fb      	strh	r3, [r7, #22]
 800e92e:	687a      	ldr	r2, [r7, #4]
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	781b      	ldrb	r3, [r3, #0]
 800e934:	009b      	lsls	r3, r3, #2
 800e936:	441a      	add	r2, r3
 800e938:	8afb      	ldrh	r3, [r7, #22]
 800e93a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e93e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e942:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e946:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e94a:	b29b      	uxth	r3, r3
 800e94c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e94e:	687a      	ldr	r2, [r7, #4]
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	781b      	ldrb	r3, [r3, #0]
 800e954:	009b      	lsls	r3, r3, #2
 800e956:	4413      	add	r3, r2
 800e958:	881b      	ldrh	r3, [r3, #0]
 800e95a:	b29b      	uxth	r3, r3
 800e95c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e960:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e964:	82bb      	strh	r3, [r7, #20]
 800e966:	687a      	ldr	r2, [r7, #4]
 800e968:	683b      	ldr	r3, [r7, #0]
 800e96a:	781b      	ldrb	r3, [r3, #0]
 800e96c:	009b      	lsls	r3, r3, #2
 800e96e:	441a      	add	r2, r3
 800e970:	8abb      	ldrh	r3, [r7, #20]
 800e972:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e976:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e97a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e97e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e982:	b29b      	uxth	r3, r3
 800e984:	8013      	strh	r3, [r2, #0]
 800e986:	e0a3      	b.n	800ead0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e988:	687a      	ldr	r2, [r7, #4]
 800e98a:	683b      	ldr	r3, [r7, #0]
 800e98c:	781b      	ldrb	r3, [r3, #0]
 800e98e:	009b      	lsls	r3, r3, #2
 800e990:	4413      	add	r3, r2
 800e992:	881b      	ldrh	r3, [r3, #0]
 800e994:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800e996:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800e998:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d01b      	beq.n	800e9d8 <USB_DeactivateEndpoint+0x2d4>
 800e9a0:	687a      	ldr	r2, [r7, #4]
 800e9a2:	683b      	ldr	r3, [r7, #0]
 800e9a4:	781b      	ldrb	r3, [r3, #0]
 800e9a6:	009b      	lsls	r3, r3, #2
 800e9a8:	4413      	add	r3, r2
 800e9aa:	881b      	ldrh	r3, [r3, #0]
 800e9ac:	b29b      	uxth	r3, r3
 800e9ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e9b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9b6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800e9b8:	687a      	ldr	r2, [r7, #4]
 800e9ba:	683b      	ldr	r3, [r7, #0]
 800e9bc:	781b      	ldrb	r3, [r3, #0]
 800e9be:	009b      	lsls	r3, r3, #2
 800e9c0:	441a      	add	r2, r3
 800e9c2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800e9c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e9c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e9cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e9d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9d4:	b29b      	uxth	r3, r3
 800e9d6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e9d8:	687a      	ldr	r2, [r7, #4]
 800e9da:	683b      	ldr	r3, [r7, #0]
 800e9dc:	781b      	ldrb	r3, [r3, #0]
 800e9de:	009b      	lsls	r3, r3, #2
 800e9e0:	4413      	add	r3, r2
 800e9e2:	881b      	ldrh	r3, [r3, #0]
 800e9e4:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800e9e6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e9e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d01b      	beq.n	800ea28 <USB_DeactivateEndpoint+0x324>
 800e9f0:	687a      	ldr	r2, [r7, #4]
 800e9f2:	683b      	ldr	r3, [r7, #0]
 800e9f4:	781b      	ldrb	r3, [r3, #0]
 800e9f6:	009b      	lsls	r3, r3, #2
 800e9f8:	4413      	add	r3, r2
 800e9fa:	881b      	ldrh	r3, [r3, #0]
 800e9fc:	b29b      	uxth	r3, r3
 800e9fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea06:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ea08:	687a      	ldr	r2, [r7, #4]
 800ea0a:	683b      	ldr	r3, [r7, #0]
 800ea0c:	781b      	ldrb	r3, [r3, #0]
 800ea0e:	009b      	lsls	r3, r3, #2
 800ea10:	441a      	add	r2, r3
 800ea12:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ea14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea20:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ea24:	b29b      	uxth	r3, r3
 800ea26:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800ea28:	687a      	ldr	r2, [r7, #4]
 800ea2a:	683b      	ldr	r3, [r7, #0]
 800ea2c:	781b      	ldrb	r3, [r3, #0]
 800ea2e:	009b      	lsls	r3, r3, #2
 800ea30:	4413      	add	r3, r2
 800ea32:	881b      	ldrh	r3, [r3, #0]
 800ea34:	b29b      	uxth	r3, r3
 800ea36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea3e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ea40:	687a      	ldr	r2, [r7, #4]
 800ea42:	683b      	ldr	r3, [r7, #0]
 800ea44:	781b      	ldrb	r3, [r3, #0]
 800ea46:	009b      	lsls	r3, r3, #2
 800ea48:	441a      	add	r2, r3
 800ea4a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ea4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ea58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea5c:	b29b      	uxth	r3, r3
 800ea5e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ea60:	687a      	ldr	r2, [r7, #4]
 800ea62:	683b      	ldr	r3, [r7, #0]
 800ea64:	781b      	ldrb	r3, [r3, #0]
 800ea66:	009b      	lsls	r3, r3, #2
 800ea68:	4413      	add	r3, r2
 800ea6a:	881b      	ldrh	r3, [r3, #0]
 800ea6c:	b29b      	uxth	r3, r3
 800ea6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ea76:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800ea78:	687a      	ldr	r2, [r7, #4]
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	781b      	ldrb	r3, [r3, #0]
 800ea7e:	009b      	lsls	r3, r3, #2
 800ea80:	441a      	add	r2, r3
 800ea82:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ea84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea94:	b29b      	uxth	r3, r3
 800ea96:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ea98:	687a      	ldr	r2, [r7, #4]
 800ea9a:	683b      	ldr	r3, [r7, #0]
 800ea9c:	781b      	ldrb	r3, [r3, #0]
 800ea9e:	009b      	lsls	r3, r3, #2
 800eaa0:	4413      	add	r3, r2
 800eaa2:	881b      	ldrh	r3, [r3, #0]
 800eaa4:	b29b      	uxth	r3, r3
 800eaa6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800eaaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eaae:	847b      	strh	r3, [r7, #34]	@ 0x22
 800eab0:	687a      	ldr	r2, [r7, #4]
 800eab2:	683b      	ldr	r3, [r7, #0]
 800eab4:	781b      	ldrb	r3, [r3, #0]
 800eab6:	009b      	lsls	r3, r3, #2
 800eab8:	441a      	add	r2, r3
 800eaba:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800eabc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eac0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eac4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eac8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eacc:	b29b      	uxth	r3, r3
 800eace:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800ead0:	2300      	movs	r3, #0
}
 800ead2:	4618      	mov	r0, r3
 800ead4:	3734      	adds	r7, #52	@ 0x34
 800ead6:	46bd      	mov	sp, r7
 800ead8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eadc:	4770      	bx	lr

0800eade <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800eade:	b580      	push	{r7, lr}
 800eae0:	b0ac      	sub	sp, #176	@ 0xb0
 800eae2:	af00      	add	r7, sp, #0
 800eae4:	6078      	str	r0, [r7, #4]
 800eae6:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800eae8:	683b      	ldr	r3, [r7, #0]
 800eaea:	785b      	ldrb	r3, [r3, #1]
 800eaec:	2b01      	cmp	r3, #1
 800eaee:	f040 84ca 	bne.w	800f486 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800eaf2:	683b      	ldr	r3, [r7, #0]
 800eaf4:	699a      	ldr	r2, [r3, #24]
 800eaf6:	683b      	ldr	r3, [r7, #0]
 800eaf8:	691b      	ldr	r3, [r3, #16]
 800eafa:	429a      	cmp	r2, r3
 800eafc:	d904      	bls.n	800eb08 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800eafe:	683b      	ldr	r3, [r7, #0]
 800eb00:	691b      	ldr	r3, [r3, #16]
 800eb02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800eb06:	e003      	b.n	800eb10 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800eb08:	683b      	ldr	r3, [r7, #0]
 800eb0a:	699b      	ldr	r3, [r3, #24]
 800eb0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800eb10:	683b      	ldr	r3, [r7, #0]
 800eb12:	7b1b      	ldrb	r3, [r3, #12]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d122      	bne.n	800eb5e <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800eb18:	683b      	ldr	r3, [r7, #0]
 800eb1a:	6959      	ldr	r1, [r3, #20]
 800eb1c:	683b      	ldr	r3, [r7, #0]
 800eb1e:	88da      	ldrh	r2, [r3, #6]
 800eb20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eb24:	b29b      	uxth	r3, r3
 800eb26:	6878      	ldr	r0, [r7, #4]
 800eb28:	f000 febd 	bl	800f8a6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	613b      	str	r3, [r7, #16]
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eb36:	b29b      	uxth	r3, r3
 800eb38:	461a      	mov	r2, r3
 800eb3a:	693b      	ldr	r3, [r7, #16]
 800eb3c:	4413      	add	r3, r2
 800eb3e:	613b      	str	r3, [r7, #16]
 800eb40:	683b      	ldr	r3, [r7, #0]
 800eb42:	781b      	ldrb	r3, [r3, #0]
 800eb44:	00da      	lsls	r2, r3, #3
 800eb46:	693b      	ldr	r3, [r7, #16]
 800eb48:	4413      	add	r3, r2
 800eb4a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800eb4e:	60fb      	str	r3, [r7, #12]
 800eb50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eb54:	b29a      	uxth	r2, r3
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	801a      	strh	r2, [r3, #0]
 800eb5a:	f000 bc6f 	b.w	800f43c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800eb5e:	683b      	ldr	r3, [r7, #0]
 800eb60:	78db      	ldrb	r3, [r3, #3]
 800eb62:	2b02      	cmp	r3, #2
 800eb64:	f040 831e 	bne.w	800f1a4 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800eb68:	683b      	ldr	r3, [r7, #0]
 800eb6a:	6a1a      	ldr	r2, [r3, #32]
 800eb6c:	683b      	ldr	r3, [r7, #0]
 800eb6e:	691b      	ldr	r3, [r3, #16]
 800eb70:	429a      	cmp	r2, r3
 800eb72:	f240 82cf 	bls.w	800f114 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800eb76:	687a      	ldr	r2, [r7, #4]
 800eb78:	683b      	ldr	r3, [r7, #0]
 800eb7a:	781b      	ldrb	r3, [r3, #0]
 800eb7c:	009b      	lsls	r3, r3, #2
 800eb7e:	4413      	add	r3, r2
 800eb80:	881b      	ldrh	r3, [r3, #0]
 800eb82:	b29b      	uxth	r3, r3
 800eb84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eb88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb8c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800eb90:	687a      	ldr	r2, [r7, #4]
 800eb92:	683b      	ldr	r3, [r7, #0]
 800eb94:	781b      	ldrb	r3, [r3, #0]
 800eb96:	009b      	lsls	r3, r3, #2
 800eb98:	441a      	add	r2, r3
 800eb9a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800eb9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eba2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eba6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ebaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebae:	b29b      	uxth	r3, r3
 800ebb0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	6a1a      	ldr	r2, [r3, #32]
 800ebb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ebba:	1ad2      	subs	r2, r2, r3
 800ebbc:	683b      	ldr	r3, [r7, #0]
 800ebbe:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ebc0:	687a      	ldr	r2, [r7, #4]
 800ebc2:	683b      	ldr	r3, [r7, #0]
 800ebc4:	781b      	ldrb	r3, [r3, #0]
 800ebc6:	009b      	lsls	r3, r3, #2
 800ebc8:	4413      	add	r3, r2
 800ebca:	881b      	ldrh	r3, [r3, #0]
 800ebcc:	b29b      	uxth	r3, r3
 800ebce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	f000 814f 	beq.w	800ee76 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	633b      	str	r3, [r7, #48]	@ 0x30
 800ebdc:	683b      	ldr	r3, [r7, #0]
 800ebde:	785b      	ldrb	r3, [r3, #1]
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d16b      	bne.n	800ecbc <USB_EPStartXfer+0x1de>
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ebee:	b29b      	uxth	r3, r3
 800ebf0:	461a      	mov	r2, r3
 800ebf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebf4:	4413      	add	r3, r2
 800ebf6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ebf8:	683b      	ldr	r3, [r7, #0]
 800ebfa:	781b      	ldrb	r3, [r3, #0]
 800ebfc:	00da      	lsls	r2, r3, #3
 800ebfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec00:	4413      	add	r3, r2
 800ec02:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ec06:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec0a:	881b      	ldrh	r3, [r3, #0]
 800ec0c:	b29b      	uxth	r3, r3
 800ec0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ec12:	b29a      	uxth	r2, r3
 800ec14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec16:	801a      	strh	r2, [r3, #0]
 800ec18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d10a      	bne.n	800ec36 <USB_EPStartXfer+0x158>
 800ec20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec22:	881b      	ldrh	r3, [r3, #0]
 800ec24:	b29b      	uxth	r3, r3
 800ec26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ec2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ec2e:	b29a      	uxth	r2, r3
 800ec30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec32:	801a      	strh	r2, [r3, #0]
 800ec34:	e05b      	b.n	800ecee <USB_EPStartXfer+0x210>
 800ec36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec3a:	2b3e      	cmp	r3, #62	@ 0x3e
 800ec3c:	d81c      	bhi.n	800ec78 <USB_EPStartXfer+0x19a>
 800ec3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec42:	085b      	lsrs	r3, r3, #1
 800ec44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ec48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec4c:	f003 0301 	and.w	r3, r3, #1
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d004      	beq.n	800ec5e <USB_EPStartXfer+0x180>
 800ec54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ec58:	3301      	adds	r3, #1
 800ec5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ec5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec60:	881b      	ldrh	r3, [r3, #0]
 800ec62:	b29a      	uxth	r2, r3
 800ec64:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ec68:	b29b      	uxth	r3, r3
 800ec6a:	029b      	lsls	r3, r3, #10
 800ec6c:	b29b      	uxth	r3, r3
 800ec6e:	4313      	orrs	r3, r2
 800ec70:	b29a      	uxth	r2, r3
 800ec72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec74:	801a      	strh	r2, [r3, #0]
 800ec76:	e03a      	b.n	800ecee <USB_EPStartXfer+0x210>
 800ec78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec7c:	095b      	lsrs	r3, r3, #5
 800ec7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ec82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec86:	f003 031f 	and.w	r3, r3, #31
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d104      	bne.n	800ec98 <USB_EPStartXfer+0x1ba>
 800ec8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ec92:	3b01      	subs	r3, #1
 800ec94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ec98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec9a:	881b      	ldrh	r3, [r3, #0]
 800ec9c:	b29a      	uxth	r2, r3
 800ec9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800eca2:	b29b      	uxth	r3, r3
 800eca4:	029b      	lsls	r3, r3, #10
 800eca6:	b29b      	uxth	r3, r3
 800eca8:	4313      	orrs	r3, r2
 800ecaa:	b29b      	uxth	r3, r3
 800ecac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ecb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ecb4:	b29a      	uxth	r2, r3
 800ecb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecb8:	801a      	strh	r2, [r3, #0]
 800ecba:	e018      	b.n	800ecee <USB_EPStartXfer+0x210>
 800ecbc:	683b      	ldr	r3, [r7, #0]
 800ecbe:	785b      	ldrb	r3, [r3, #1]
 800ecc0:	2b01      	cmp	r3, #1
 800ecc2:	d114      	bne.n	800ecee <USB_EPStartXfer+0x210>
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ecca:	b29b      	uxth	r3, r3
 800eccc:	461a      	mov	r2, r3
 800ecce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecd0:	4413      	add	r3, r2
 800ecd2:	633b      	str	r3, [r7, #48]	@ 0x30
 800ecd4:	683b      	ldr	r3, [r7, #0]
 800ecd6:	781b      	ldrb	r3, [r3, #0]
 800ecd8:	00da      	lsls	r2, r3, #3
 800ecda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecdc:	4413      	add	r3, r2
 800ecde:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ece2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ece4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ece8:	b29a      	uxth	r2, r3
 800ecea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ecec:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ecee:	683b      	ldr	r3, [r7, #0]
 800ecf0:	895b      	ldrh	r3, [r3, #10]
 800ecf2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ecf6:	683b      	ldr	r3, [r7, #0]
 800ecf8:	6959      	ldr	r1, [r3, #20]
 800ecfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ecfe:	b29b      	uxth	r3, r3
 800ed00:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ed04:	6878      	ldr	r0, [r7, #4]
 800ed06:	f000 fdce 	bl	800f8a6 <USB_WritePMA>
            ep->xfer_buff += len;
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	695a      	ldr	r2, [r3, #20]
 800ed0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed12:	441a      	add	r2, r3
 800ed14:	683b      	ldr	r3, [r7, #0]
 800ed16:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ed18:	683b      	ldr	r3, [r7, #0]
 800ed1a:	6a1a      	ldr	r2, [r3, #32]
 800ed1c:	683b      	ldr	r3, [r7, #0]
 800ed1e:	691b      	ldr	r3, [r3, #16]
 800ed20:	429a      	cmp	r2, r3
 800ed22:	d907      	bls.n	800ed34 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800ed24:	683b      	ldr	r3, [r7, #0]
 800ed26:	6a1a      	ldr	r2, [r3, #32]
 800ed28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed2c:	1ad2      	subs	r2, r2, r3
 800ed2e:	683b      	ldr	r3, [r7, #0]
 800ed30:	621a      	str	r2, [r3, #32]
 800ed32:	e006      	b.n	800ed42 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800ed34:	683b      	ldr	r3, [r7, #0]
 800ed36:	6a1b      	ldr	r3, [r3, #32]
 800ed38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800ed3c:	683b      	ldr	r3, [r7, #0]
 800ed3e:	2200      	movs	r2, #0
 800ed40:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ed42:	683b      	ldr	r3, [r7, #0]
 800ed44:	785b      	ldrb	r3, [r3, #1]
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d16b      	bne.n	800ee22 <USB_EPStartXfer+0x344>
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	61bb      	str	r3, [r7, #24]
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ed54:	b29b      	uxth	r3, r3
 800ed56:	461a      	mov	r2, r3
 800ed58:	69bb      	ldr	r3, [r7, #24]
 800ed5a:	4413      	add	r3, r2
 800ed5c:	61bb      	str	r3, [r7, #24]
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	781b      	ldrb	r3, [r3, #0]
 800ed62:	00da      	lsls	r2, r3, #3
 800ed64:	69bb      	ldr	r3, [r7, #24]
 800ed66:	4413      	add	r3, r2
 800ed68:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ed6c:	617b      	str	r3, [r7, #20]
 800ed6e:	697b      	ldr	r3, [r7, #20]
 800ed70:	881b      	ldrh	r3, [r3, #0]
 800ed72:	b29b      	uxth	r3, r3
 800ed74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ed78:	b29a      	uxth	r2, r3
 800ed7a:	697b      	ldr	r3, [r7, #20]
 800ed7c:	801a      	strh	r2, [r3, #0]
 800ed7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d10a      	bne.n	800ed9c <USB_EPStartXfer+0x2be>
 800ed86:	697b      	ldr	r3, [r7, #20]
 800ed88:	881b      	ldrh	r3, [r3, #0]
 800ed8a:	b29b      	uxth	r3, r3
 800ed8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ed90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ed94:	b29a      	uxth	r2, r3
 800ed96:	697b      	ldr	r3, [r7, #20]
 800ed98:	801a      	strh	r2, [r3, #0]
 800ed9a:	e05d      	b.n	800ee58 <USB_EPStartXfer+0x37a>
 800ed9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eda0:	2b3e      	cmp	r3, #62	@ 0x3e
 800eda2:	d81c      	bhi.n	800edde <USB_EPStartXfer+0x300>
 800eda4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eda8:	085b      	lsrs	r3, r3, #1
 800edaa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800edae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800edb2:	f003 0301 	and.w	r3, r3, #1
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d004      	beq.n	800edc4 <USB_EPStartXfer+0x2e6>
 800edba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800edbe:	3301      	adds	r3, #1
 800edc0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800edc4:	697b      	ldr	r3, [r7, #20]
 800edc6:	881b      	ldrh	r3, [r3, #0]
 800edc8:	b29a      	uxth	r2, r3
 800edca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800edce:	b29b      	uxth	r3, r3
 800edd0:	029b      	lsls	r3, r3, #10
 800edd2:	b29b      	uxth	r3, r3
 800edd4:	4313      	orrs	r3, r2
 800edd6:	b29a      	uxth	r2, r3
 800edd8:	697b      	ldr	r3, [r7, #20]
 800edda:	801a      	strh	r2, [r3, #0]
 800eddc:	e03c      	b.n	800ee58 <USB_EPStartXfer+0x37a>
 800edde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ede2:	095b      	lsrs	r3, r3, #5
 800ede4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ede8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800edec:	f003 031f 	and.w	r3, r3, #31
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d104      	bne.n	800edfe <USB_EPStartXfer+0x320>
 800edf4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800edf8:	3b01      	subs	r3, #1
 800edfa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800edfe:	697b      	ldr	r3, [r7, #20]
 800ee00:	881b      	ldrh	r3, [r3, #0]
 800ee02:	b29a      	uxth	r2, r3
 800ee04:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ee08:	b29b      	uxth	r3, r3
 800ee0a:	029b      	lsls	r3, r3, #10
 800ee0c:	b29b      	uxth	r3, r3
 800ee0e:	4313      	orrs	r3, r2
 800ee10:	b29b      	uxth	r3, r3
 800ee12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ee16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ee1a:	b29a      	uxth	r2, r3
 800ee1c:	697b      	ldr	r3, [r7, #20]
 800ee1e:	801a      	strh	r2, [r3, #0]
 800ee20:	e01a      	b.n	800ee58 <USB_EPStartXfer+0x37a>
 800ee22:	683b      	ldr	r3, [r7, #0]
 800ee24:	785b      	ldrb	r3, [r3, #1]
 800ee26:	2b01      	cmp	r3, #1
 800ee28:	d116      	bne.n	800ee58 <USB_EPStartXfer+0x37a>
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	623b      	str	r3, [r7, #32]
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ee34:	b29b      	uxth	r3, r3
 800ee36:	461a      	mov	r2, r3
 800ee38:	6a3b      	ldr	r3, [r7, #32]
 800ee3a:	4413      	add	r3, r2
 800ee3c:	623b      	str	r3, [r7, #32]
 800ee3e:	683b      	ldr	r3, [r7, #0]
 800ee40:	781b      	ldrb	r3, [r3, #0]
 800ee42:	00da      	lsls	r2, r3, #3
 800ee44:	6a3b      	ldr	r3, [r7, #32]
 800ee46:	4413      	add	r3, r2
 800ee48:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ee4c:	61fb      	str	r3, [r7, #28]
 800ee4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee52:	b29a      	uxth	r2, r3
 800ee54:	69fb      	ldr	r3, [r7, #28]
 800ee56:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ee58:	683b      	ldr	r3, [r7, #0]
 800ee5a:	891b      	ldrh	r3, [r3, #8]
 800ee5c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ee60:	683b      	ldr	r3, [r7, #0]
 800ee62:	6959      	ldr	r1, [r3, #20]
 800ee64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee68:	b29b      	uxth	r3, r3
 800ee6a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ee6e:	6878      	ldr	r0, [r7, #4]
 800ee70:	f000 fd19 	bl	800f8a6 <USB_WritePMA>
 800ee74:	e2e2      	b.n	800f43c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ee76:	683b      	ldr	r3, [r7, #0]
 800ee78:	785b      	ldrb	r3, [r3, #1]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d16b      	bne.n	800ef56 <USB_EPStartXfer+0x478>
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ee88:	b29b      	uxth	r3, r3
 800ee8a:	461a      	mov	r2, r3
 800ee8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ee8e:	4413      	add	r3, r2
 800ee90:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ee92:	683b      	ldr	r3, [r7, #0]
 800ee94:	781b      	ldrb	r3, [r3, #0]
 800ee96:	00da      	lsls	r2, r3, #3
 800ee98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ee9a:	4413      	add	r3, r2
 800ee9c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800eea0:	647b      	str	r3, [r7, #68]	@ 0x44
 800eea2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eea4:	881b      	ldrh	r3, [r3, #0]
 800eea6:	b29b      	uxth	r3, r3
 800eea8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800eeac:	b29a      	uxth	r2, r3
 800eeae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eeb0:	801a      	strh	r2, [r3, #0]
 800eeb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d10a      	bne.n	800eed0 <USB_EPStartXfer+0x3f2>
 800eeba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eebc:	881b      	ldrh	r3, [r3, #0]
 800eebe:	b29b      	uxth	r3, r3
 800eec0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eec4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eec8:	b29a      	uxth	r2, r3
 800eeca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eecc:	801a      	strh	r2, [r3, #0]
 800eece:	e05d      	b.n	800ef8c <USB_EPStartXfer+0x4ae>
 800eed0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eed4:	2b3e      	cmp	r3, #62	@ 0x3e
 800eed6:	d81c      	bhi.n	800ef12 <USB_EPStartXfer+0x434>
 800eed8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eedc:	085b      	lsrs	r3, r3, #1
 800eede:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800eee2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eee6:	f003 0301 	and.w	r3, r3, #1
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d004      	beq.n	800eef8 <USB_EPStartXfer+0x41a>
 800eeee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800eef2:	3301      	adds	r3, #1
 800eef4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800eef8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eefa:	881b      	ldrh	r3, [r3, #0]
 800eefc:	b29a      	uxth	r2, r3
 800eefe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ef02:	b29b      	uxth	r3, r3
 800ef04:	029b      	lsls	r3, r3, #10
 800ef06:	b29b      	uxth	r3, r3
 800ef08:	4313      	orrs	r3, r2
 800ef0a:	b29a      	uxth	r2, r3
 800ef0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ef0e:	801a      	strh	r2, [r3, #0]
 800ef10:	e03c      	b.n	800ef8c <USB_EPStartXfer+0x4ae>
 800ef12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef16:	095b      	lsrs	r3, r3, #5
 800ef18:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ef1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef20:	f003 031f 	and.w	r3, r3, #31
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d104      	bne.n	800ef32 <USB_EPStartXfer+0x454>
 800ef28:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ef2c:	3b01      	subs	r3, #1
 800ef2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ef32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ef34:	881b      	ldrh	r3, [r3, #0]
 800ef36:	b29a      	uxth	r2, r3
 800ef38:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ef3c:	b29b      	uxth	r3, r3
 800ef3e:	029b      	lsls	r3, r3, #10
 800ef40:	b29b      	uxth	r3, r3
 800ef42:	4313      	orrs	r3, r2
 800ef44:	b29b      	uxth	r3, r3
 800ef46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ef4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ef4e:	b29a      	uxth	r2, r3
 800ef50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ef52:	801a      	strh	r2, [r3, #0]
 800ef54:	e01a      	b.n	800ef8c <USB_EPStartXfer+0x4ae>
 800ef56:	683b      	ldr	r3, [r7, #0]
 800ef58:	785b      	ldrb	r3, [r3, #1]
 800ef5a:	2b01      	cmp	r3, #1
 800ef5c:	d116      	bne.n	800ef8c <USB_EPStartXfer+0x4ae>
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	653b      	str	r3, [r7, #80]	@ 0x50
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ef68:	b29b      	uxth	r3, r3
 800ef6a:	461a      	mov	r2, r3
 800ef6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef6e:	4413      	add	r3, r2
 800ef70:	653b      	str	r3, [r7, #80]	@ 0x50
 800ef72:	683b      	ldr	r3, [r7, #0]
 800ef74:	781b      	ldrb	r3, [r3, #0]
 800ef76:	00da      	lsls	r2, r3, #3
 800ef78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef7a:	4413      	add	r3, r2
 800ef7c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ef80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ef82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef86:	b29a      	uxth	r2, r3
 800ef88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ef8a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ef8c:	683b      	ldr	r3, [r7, #0]
 800ef8e:	891b      	ldrh	r3, [r3, #8]
 800ef90:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ef94:	683b      	ldr	r3, [r7, #0]
 800ef96:	6959      	ldr	r1, [r3, #20]
 800ef98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef9c:	b29b      	uxth	r3, r3
 800ef9e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800efa2:	6878      	ldr	r0, [r7, #4]
 800efa4:	f000 fc7f 	bl	800f8a6 <USB_WritePMA>
            ep->xfer_buff += len;
 800efa8:	683b      	ldr	r3, [r7, #0]
 800efaa:	695a      	ldr	r2, [r3, #20]
 800efac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efb0:	441a      	add	r2, r3
 800efb2:	683b      	ldr	r3, [r7, #0]
 800efb4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800efb6:	683b      	ldr	r3, [r7, #0]
 800efb8:	6a1a      	ldr	r2, [r3, #32]
 800efba:	683b      	ldr	r3, [r7, #0]
 800efbc:	691b      	ldr	r3, [r3, #16]
 800efbe:	429a      	cmp	r2, r3
 800efc0:	d907      	bls.n	800efd2 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800efc2:	683b      	ldr	r3, [r7, #0]
 800efc4:	6a1a      	ldr	r2, [r3, #32]
 800efc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efca:	1ad2      	subs	r2, r2, r3
 800efcc:	683b      	ldr	r3, [r7, #0]
 800efce:	621a      	str	r2, [r3, #32]
 800efd0:	e006      	b.n	800efe0 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800efd2:	683b      	ldr	r3, [r7, #0]
 800efd4:	6a1b      	ldr	r3, [r3, #32]
 800efd6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800efda:	683b      	ldr	r3, [r7, #0]
 800efdc:	2200      	movs	r2, #0
 800efde:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	643b      	str	r3, [r7, #64]	@ 0x40
 800efe4:	683b      	ldr	r3, [r7, #0]
 800efe6:	785b      	ldrb	r3, [r3, #1]
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d16b      	bne.n	800f0c4 <USB_EPStartXfer+0x5e6>
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	63bb      	str	r3, [r7, #56]	@ 0x38
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eff6:	b29b      	uxth	r3, r3
 800eff8:	461a      	mov	r2, r3
 800effa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800effc:	4413      	add	r3, r2
 800effe:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f000:	683b      	ldr	r3, [r7, #0]
 800f002:	781b      	ldrb	r3, [r3, #0]
 800f004:	00da      	lsls	r2, r3, #3
 800f006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f008:	4413      	add	r3, r2
 800f00a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f00e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f012:	881b      	ldrh	r3, [r3, #0]
 800f014:	b29b      	uxth	r3, r3
 800f016:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f01a:	b29a      	uxth	r2, r3
 800f01c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f01e:	801a      	strh	r2, [r3, #0]
 800f020:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f024:	2b00      	cmp	r3, #0
 800f026:	d10a      	bne.n	800f03e <USB_EPStartXfer+0x560>
 800f028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f02a:	881b      	ldrh	r3, [r3, #0]
 800f02c:	b29b      	uxth	r3, r3
 800f02e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f032:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f036:	b29a      	uxth	r2, r3
 800f038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f03a:	801a      	strh	r2, [r3, #0]
 800f03c:	e05b      	b.n	800f0f6 <USB_EPStartXfer+0x618>
 800f03e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f042:	2b3e      	cmp	r3, #62	@ 0x3e
 800f044:	d81c      	bhi.n	800f080 <USB_EPStartXfer+0x5a2>
 800f046:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f04a:	085b      	lsrs	r3, r3, #1
 800f04c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f050:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f054:	f003 0301 	and.w	r3, r3, #1
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d004      	beq.n	800f066 <USB_EPStartXfer+0x588>
 800f05c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f060:	3301      	adds	r3, #1
 800f062:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f066:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f068:	881b      	ldrh	r3, [r3, #0]
 800f06a:	b29a      	uxth	r2, r3
 800f06c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f070:	b29b      	uxth	r3, r3
 800f072:	029b      	lsls	r3, r3, #10
 800f074:	b29b      	uxth	r3, r3
 800f076:	4313      	orrs	r3, r2
 800f078:	b29a      	uxth	r2, r3
 800f07a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f07c:	801a      	strh	r2, [r3, #0]
 800f07e:	e03a      	b.n	800f0f6 <USB_EPStartXfer+0x618>
 800f080:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f084:	095b      	lsrs	r3, r3, #5
 800f086:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f08a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f08e:	f003 031f 	and.w	r3, r3, #31
 800f092:	2b00      	cmp	r3, #0
 800f094:	d104      	bne.n	800f0a0 <USB_EPStartXfer+0x5c2>
 800f096:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f09a:	3b01      	subs	r3, #1
 800f09c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f0a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0a2:	881b      	ldrh	r3, [r3, #0]
 800f0a4:	b29a      	uxth	r2, r3
 800f0a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f0aa:	b29b      	uxth	r3, r3
 800f0ac:	029b      	lsls	r3, r3, #10
 800f0ae:	b29b      	uxth	r3, r3
 800f0b0:	4313      	orrs	r3, r2
 800f0b2:	b29b      	uxth	r3, r3
 800f0b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f0b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f0bc:	b29a      	uxth	r2, r3
 800f0be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0c0:	801a      	strh	r2, [r3, #0]
 800f0c2:	e018      	b.n	800f0f6 <USB_EPStartXfer+0x618>
 800f0c4:	683b      	ldr	r3, [r7, #0]
 800f0c6:	785b      	ldrb	r3, [r3, #1]
 800f0c8:	2b01      	cmp	r3, #1
 800f0ca:	d114      	bne.n	800f0f6 <USB_EPStartXfer+0x618>
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f0d2:	b29b      	uxth	r3, r3
 800f0d4:	461a      	mov	r2, r3
 800f0d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f0d8:	4413      	add	r3, r2
 800f0da:	643b      	str	r3, [r7, #64]	@ 0x40
 800f0dc:	683b      	ldr	r3, [r7, #0]
 800f0de:	781b      	ldrb	r3, [r3, #0]
 800f0e0:	00da      	lsls	r2, r3, #3
 800f0e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f0e4:	4413      	add	r3, r2
 800f0e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f0ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f0ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0f0:	b29a      	uxth	r2, r3
 800f0f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f0f4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800f0f6:	683b      	ldr	r3, [r7, #0]
 800f0f8:	895b      	ldrh	r3, [r3, #10]
 800f0fa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f0fe:	683b      	ldr	r3, [r7, #0]
 800f100:	6959      	ldr	r1, [r3, #20]
 800f102:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f106:	b29b      	uxth	r3, r3
 800f108:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f10c:	6878      	ldr	r0, [r7, #4]
 800f10e:	f000 fbca 	bl	800f8a6 <USB_WritePMA>
 800f112:	e193      	b.n	800f43c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800f114:	683b      	ldr	r3, [r7, #0]
 800f116:	6a1b      	ldr	r3, [r3, #32]
 800f118:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800f11c:	687a      	ldr	r2, [r7, #4]
 800f11e:	683b      	ldr	r3, [r7, #0]
 800f120:	781b      	ldrb	r3, [r3, #0]
 800f122:	009b      	lsls	r3, r3, #2
 800f124:	4413      	add	r3, r2
 800f126:	881b      	ldrh	r3, [r3, #0]
 800f128:	b29b      	uxth	r3, r3
 800f12a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800f12e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f132:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800f136:	687a      	ldr	r2, [r7, #4]
 800f138:	683b      	ldr	r3, [r7, #0]
 800f13a:	781b      	ldrb	r3, [r3, #0]
 800f13c:	009b      	lsls	r3, r3, #2
 800f13e:	441a      	add	r2, r3
 800f140:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800f144:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f148:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f14c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f150:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f154:	b29b      	uxth	r3, r3
 800f156:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f162:	b29b      	uxth	r3, r3
 800f164:	461a      	mov	r2, r3
 800f166:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f168:	4413      	add	r3, r2
 800f16a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f16c:	683b      	ldr	r3, [r7, #0]
 800f16e:	781b      	ldrb	r3, [r3, #0]
 800f170:	00da      	lsls	r2, r3, #3
 800f172:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f174:	4413      	add	r3, r2
 800f176:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f17a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f17c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f180:	b29a      	uxth	r2, r3
 800f182:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f184:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f186:	683b      	ldr	r3, [r7, #0]
 800f188:	891b      	ldrh	r3, [r3, #8]
 800f18a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f18e:	683b      	ldr	r3, [r7, #0]
 800f190:	6959      	ldr	r1, [r3, #20]
 800f192:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f196:	b29b      	uxth	r3, r3
 800f198:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f19c:	6878      	ldr	r0, [r7, #4]
 800f19e:	f000 fb82 	bl	800f8a6 <USB_WritePMA>
 800f1a2:	e14b      	b.n	800f43c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800f1a4:	683b      	ldr	r3, [r7, #0]
 800f1a6:	6a1a      	ldr	r2, [r3, #32]
 800f1a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1ac:	1ad2      	subs	r2, r2, r3
 800f1ae:	683b      	ldr	r3, [r7, #0]
 800f1b0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800f1b2:	687a      	ldr	r2, [r7, #4]
 800f1b4:	683b      	ldr	r3, [r7, #0]
 800f1b6:	781b      	ldrb	r3, [r3, #0]
 800f1b8:	009b      	lsls	r3, r3, #2
 800f1ba:	4413      	add	r3, r2
 800f1bc:	881b      	ldrh	r3, [r3, #0]
 800f1be:	b29b      	uxth	r3, r3
 800f1c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	f000 809a 	beq.w	800f2fe <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	673b      	str	r3, [r7, #112]	@ 0x70
 800f1ce:	683b      	ldr	r3, [r7, #0]
 800f1d0:	785b      	ldrb	r3, [r3, #1]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d16b      	bne.n	800f2ae <USB_EPStartXfer+0x7d0>
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f1e0:	b29b      	uxth	r3, r3
 800f1e2:	461a      	mov	r2, r3
 800f1e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f1e6:	4413      	add	r3, r2
 800f1e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f1ea:	683b      	ldr	r3, [r7, #0]
 800f1ec:	781b      	ldrb	r3, [r3, #0]
 800f1ee:	00da      	lsls	r2, r3, #3
 800f1f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f1f2:	4413      	add	r3, r2
 800f1f4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f1f8:	667b      	str	r3, [r7, #100]	@ 0x64
 800f1fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f1fc:	881b      	ldrh	r3, [r3, #0]
 800f1fe:	b29b      	uxth	r3, r3
 800f200:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f204:	b29a      	uxth	r2, r3
 800f206:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f208:	801a      	strh	r2, [r3, #0]
 800f20a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d10a      	bne.n	800f228 <USB_EPStartXfer+0x74a>
 800f212:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f214:	881b      	ldrh	r3, [r3, #0]
 800f216:	b29b      	uxth	r3, r3
 800f218:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f21c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f220:	b29a      	uxth	r2, r3
 800f222:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f224:	801a      	strh	r2, [r3, #0]
 800f226:	e05b      	b.n	800f2e0 <USB_EPStartXfer+0x802>
 800f228:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f22c:	2b3e      	cmp	r3, #62	@ 0x3e
 800f22e:	d81c      	bhi.n	800f26a <USB_EPStartXfer+0x78c>
 800f230:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f234:	085b      	lsrs	r3, r3, #1
 800f236:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f23a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f23e:	f003 0301 	and.w	r3, r3, #1
 800f242:	2b00      	cmp	r3, #0
 800f244:	d004      	beq.n	800f250 <USB_EPStartXfer+0x772>
 800f246:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f24a:	3301      	adds	r3, #1
 800f24c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f250:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f252:	881b      	ldrh	r3, [r3, #0]
 800f254:	b29a      	uxth	r2, r3
 800f256:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f25a:	b29b      	uxth	r3, r3
 800f25c:	029b      	lsls	r3, r3, #10
 800f25e:	b29b      	uxth	r3, r3
 800f260:	4313      	orrs	r3, r2
 800f262:	b29a      	uxth	r2, r3
 800f264:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f266:	801a      	strh	r2, [r3, #0]
 800f268:	e03a      	b.n	800f2e0 <USB_EPStartXfer+0x802>
 800f26a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f26e:	095b      	lsrs	r3, r3, #5
 800f270:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f274:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f278:	f003 031f 	and.w	r3, r3, #31
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d104      	bne.n	800f28a <USB_EPStartXfer+0x7ac>
 800f280:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f284:	3b01      	subs	r3, #1
 800f286:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f28a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f28c:	881b      	ldrh	r3, [r3, #0]
 800f28e:	b29a      	uxth	r2, r3
 800f290:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f294:	b29b      	uxth	r3, r3
 800f296:	029b      	lsls	r3, r3, #10
 800f298:	b29b      	uxth	r3, r3
 800f29a:	4313      	orrs	r3, r2
 800f29c:	b29b      	uxth	r3, r3
 800f29e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f2a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f2a6:	b29a      	uxth	r2, r3
 800f2a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f2aa:	801a      	strh	r2, [r3, #0]
 800f2ac:	e018      	b.n	800f2e0 <USB_EPStartXfer+0x802>
 800f2ae:	683b      	ldr	r3, [r7, #0]
 800f2b0:	785b      	ldrb	r3, [r3, #1]
 800f2b2:	2b01      	cmp	r3, #1
 800f2b4:	d114      	bne.n	800f2e0 <USB_EPStartXfer+0x802>
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f2bc:	b29b      	uxth	r3, r3
 800f2be:	461a      	mov	r2, r3
 800f2c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f2c2:	4413      	add	r3, r2
 800f2c4:	673b      	str	r3, [r7, #112]	@ 0x70
 800f2c6:	683b      	ldr	r3, [r7, #0]
 800f2c8:	781b      	ldrb	r3, [r3, #0]
 800f2ca:	00da      	lsls	r2, r3, #3
 800f2cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f2ce:	4413      	add	r3, r2
 800f2d0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f2d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f2d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f2da:	b29a      	uxth	r2, r3
 800f2dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f2de:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800f2e0:	683b      	ldr	r3, [r7, #0]
 800f2e2:	895b      	ldrh	r3, [r3, #10]
 800f2e4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f2e8:	683b      	ldr	r3, [r7, #0]
 800f2ea:	6959      	ldr	r1, [r3, #20]
 800f2ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f2f0:	b29b      	uxth	r3, r3
 800f2f2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f2f6:	6878      	ldr	r0, [r7, #4]
 800f2f8:	f000 fad5 	bl	800f8a6 <USB_WritePMA>
 800f2fc:	e09e      	b.n	800f43c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f2fe:	683b      	ldr	r3, [r7, #0]
 800f300:	785b      	ldrb	r3, [r3, #1]
 800f302:	2b00      	cmp	r3, #0
 800f304:	d16b      	bne.n	800f3de <USB_EPStartXfer+0x900>
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f310:	b29b      	uxth	r3, r3
 800f312:	461a      	mov	r2, r3
 800f314:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f316:	4413      	add	r3, r2
 800f318:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f31a:	683b      	ldr	r3, [r7, #0]
 800f31c:	781b      	ldrb	r3, [r3, #0]
 800f31e:	00da      	lsls	r2, r3, #3
 800f320:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f322:	4413      	add	r3, r2
 800f324:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f328:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f32a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f32c:	881b      	ldrh	r3, [r3, #0]
 800f32e:	b29b      	uxth	r3, r3
 800f330:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f334:	b29a      	uxth	r2, r3
 800f336:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f338:	801a      	strh	r2, [r3, #0]
 800f33a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d10a      	bne.n	800f358 <USB_EPStartXfer+0x87a>
 800f342:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f344:	881b      	ldrh	r3, [r3, #0]
 800f346:	b29b      	uxth	r3, r3
 800f348:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f34c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f350:	b29a      	uxth	r2, r3
 800f352:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f354:	801a      	strh	r2, [r3, #0]
 800f356:	e063      	b.n	800f420 <USB_EPStartXfer+0x942>
 800f358:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f35c:	2b3e      	cmp	r3, #62	@ 0x3e
 800f35e:	d81c      	bhi.n	800f39a <USB_EPStartXfer+0x8bc>
 800f360:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f364:	085b      	lsrs	r3, r3, #1
 800f366:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f36a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f36e:	f003 0301 	and.w	r3, r3, #1
 800f372:	2b00      	cmp	r3, #0
 800f374:	d004      	beq.n	800f380 <USB_EPStartXfer+0x8a2>
 800f376:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f37a:	3301      	adds	r3, #1
 800f37c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f380:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f382:	881b      	ldrh	r3, [r3, #0]
 800f384:	b29a      	uxth	r2, r3
 800f386:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f38a:	b29b      	uxth	r3, r3
 800f38c:	029b      	lsls	r3, r3, #10
 800f38e:	b29b      	uxth	r3, r3
 800f390:	4313      	orrs	r3, r2
 800f392:	b29a      	uxth	r2, r3
 800f394:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f396:	801a      	strh	r2, [r3, #0]
 800f398:	e042      	b.n	800f420 <USB_EPStartXfer+0x942>
 800f39a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f39e:	095b      	lsrs	r3, r3, #5
 800f3a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f3a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f3a8:	f003 031f 	and.w	r3, r3, #31
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d104      	bne.n	800f3ba <USB_EPStartXfer+0x8dc>
 800f3b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f3b4:	3b01      	subs	r3, #1
 800f3b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f3ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f3bc:	881b      	ldrh	r3, [r3, #0]
 800f3be:	b29a      	uxth	r2, r3
 800f3c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f3c4:	b29b      	uxth	r3, r3
 800f3c6:	029b      	lsls	r3, r3, #10
 800f3c8:	b29b      	uxth	r3, r3
 800f3ca:	4313      	orrs	r3, r2
 800f3cc:	b29b      	uxth	r3, r3
 800f3ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f3d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f3d6:	b29a      	uxth	r2, r3
 800f3d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f3da:	801a      	strh	r2, [r3, #0]
 800f3dc:	e020      	b.n	800f420 <USB_EPStartXfer+0x942>
 800f3de:	683b      	ldr	r3, [r7, #0]
 800f3e0:	785b      	ldrb	r3, [r3, #1]
 800f3e2:	2b01      	cmp	r3, #1
 800f3e4:	d11c      	bne.n	800f420 <USB_EPStartXfer+0x942>
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f3f2:	b29b      	uxth	r3, r3
 800f3f4:	461a      	mov	r2, r3
 800f3f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f3fa:	4413      	add	r3, r2
 800f3fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f400:	683b      	ldr	r3, [r7, #0]
 800f402:	781b      	ldrb	r3, [r3, #0]
 800f404:	00da      	lsls	r2, r3, #3
 800f406:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f40a:	4413      	add	r3, r2
 800f40c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f410:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f414:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f418:	b29a      	uxth	r2, r3
 800f41a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f41e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f420:	683b      	ldr	r3, [r7, #0]
 800f422:	891b      	ldrh	r3, [r3, #8]
 800f424:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f428:	683b      	ldr	r3, [r7, #0]
 800f42a:	6959      	ldr	r1, [r3, #20]
 800f42c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f430:	b29b      	uxth	r3, r3
 800f432:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f436:	6878      	ldr	r0, [r7, #4]
 800f438:	f000 fa35 	bl	800f8a6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800f43c:	687a      	ldr	r2, [r7, #4]
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	781b      	ldrb	r3, [r3, #0]
 800f442:	009b      	lsls	r3, r3, #2
 800f444:	4413      	add	r3, r2
 800f446:	881b      	ldrh	r3, [r3, #0]
 800f448:	b29b      	uxth	r3, r3
 800f44a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f44e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f452:	817b      	strh	r3, [r7, #10]
 800f454:	897b      	ldrh	r3, [r7, #10]
 800f456:	f083 0310 	eor.w	r3, r3, #16
 800f45a:	817b      	strh	r3, [r7, #10]
 800f45c:	897b      	ldrh	r3, [r7, #10]
 800f45e:	f083 0320 	eor.w	r3, r3, #32
 800f462:	817b      	strh	r3, [r7, #10]
 800f464:	687a      	ldr	r2, [r7, #4]
 800f466:	683b      	ldr	r3, [r7, #0]
 800f468:	781b      	ldrb	r3, [r3, #0]
 800f46a:	009b      	lsls	r3, r3, #2
 800f46c:	441a      	add	r2, r3
 800f46e:	897b      	ldrh	r3, [r7, #10]
 800f470:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f474:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f478:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f47c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f480:	b29b      	uxth	r3, r3
 800f482:	8013      	strh	r3, [r2, #0]
 800f484:	e0d5      	b.n	800f632 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800f486:	683b      	ldr	r3, [r7, #0]
 800f488:	7b1b      	ldrb	r3, [r3, #12]
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d156      	bne.n	800f53c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800f48e:	683b      	ldr	r3, [r7, #0]
 800f490:	699b      	ldr	r3, [r3, #24]
 800f492:	2b00      	cmp	r3, #0
 800f494:	d122      	bne.n	800f4dc <USB_EPStartXfer+0x9fe>
 800f496:	683b      	ldr	r3, [r7, #0]
 800f498:	78db      	ldrb	r3, [r3, #3]
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	d11e      	bne.n	800f4dc <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800f49e:	687a      	ldr	r2, [r7, #4]
 800f4a0:	683b      	ldr	r3, [r7, #0]
 800f4a2:	781b      	ldrb	r3, [r3, #0]
 800f4a4:	009b      	lsls	r3, r3, #2
 800f4a6:	4413      	add	r3, r2
 800f4a8:	881b      	ldrh	r3, [r3, #0]
 800f4aa:	b29b      	uxth	r3, r3
 800f4ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f4b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f4b4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800f4b8:	687a      	ldr	r2, [r7, #4]
 800f4ba:	683b      	ldr	r3, [r7, #0]
 800f4bc:	781b      	ldrb	r3, [r3, #0]
 800f4be:	009b      	lsls	r3, r3, #2
 800f4c0:	441a      	add	r2, r3
 800f4c2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800f4c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f4ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f4ce:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800f4d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f4d6:	b29b      	uxth	r3, r3
 800f4d8:	8013      	strh	r3, [r2, #0]
 800f4da:	e01d      	b.n	800f518 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800f4dc:	687a      	ldr	r2, [r7, #4]
 800f4de:	683b      	ldr	r3, [r7, #0]
 800f4e0:	781b      	ldrb	r3, [r3, #0]
 800f4e2:	009b      	lsls	r3, r3, #2
 800f4e4:	4413      	add	r3, r2
 800f4e6:	881b      	ldrh	r3, [r3, #0]
 800f4e8:	b29b      	uxth	r3, r3
 800f4ea:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800f4ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f4f2:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800f4f6:	687a      	ldr	r2, [r7, #4]
 800f4f8:	683b      	ldr	r3, [r7, #0]
 800f4fa:	781b      	ldrb	r3, [r3, #0]
 800f4fc:	009b      	lsls	r3, r3, #2
 800f4fe:	441a      	add	r2, r3
 800f500:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800f504:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f508:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f50c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f510:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f514:	b29b      	uxth	r3, r3
 800f516:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800f518:	683b      	ldr	r3, [r7, #0]
 800f51a:	699a      	ldr	r2, [r3, #24]
 800f51c:	683b      	ldr	r3, [r7, #0]
 800f51e:	691b      	ldr	r3, [r3, #16]
 800f520:	429a      	cmp	r2, r3
 800f522:	d907      	bls.n	800f534 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800f524:	683b      	ldr	r3, [r7, #0]
 800f526:	699a      	ldr	r2, [r3, #24]
 800f528:	683b      	ldr	r3, [r7, #0]
 800f52a:	691b      	ldr	r3, [r3, #16]
 800f52c:	1ad2      	subs	r2, r2, r3
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	619a      	str	r2, [r3, #24]
 800f532:	e054      	b.n	800f5de <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800f534:	683b      	ldr	r3, [r7, #0]
 800f536:	2200      	movs	r2, #0
 800f538:	619a      	str	r2, [r3, #24]
 800f53a:	e050      	b.n	800f5de <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800f53c:	683b      	ldr	r3, [r7, #0]
 800f53e:	78db      	ldrb	r3, [r3, #3]
 800f540:	2b02      	cmp	r3, #2
 800f542:	d142      	bne.n	800f5ca <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800f544:	683b      	ldr	r3, [r7, #0]
 800f546:	69db      	ldr	r3, [r3, #28]
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d048      	beq.n	800f5de <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800f54c:	687a      	ldr	r2, [r7, #4]
 800f54e:	683b      	ldr	r3, [r7, #0]
 800f550:	781b      	ldrb	r3, [r3, #0]
 800f552:	009b      	lsls	r3, r3, #2
 800f554:	4413      	add	r3, r2
 800f556:	881b      	ldrh	r3, [r3, #0]
 800f558:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f55c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f560:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f564:	2b00      	cmp	r3, #0
 800f566:	d005      	beq.n	800f574 <USB_EPStartXfer+0xa96>
 800f568:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f56c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f570:	2b00      	cmp	r3, #0
 800f572:	d10b      	bne.n	800f58c <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f574:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f578:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d12e      	bne.n	800f5de <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f580:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f588:	2b00      	cmp	r3, #0
 800f58a:	d128      	bne.n	800f5de <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800f58c:	687a      	ldr	r2, [r7, #4]
 800f58e:	683b      	ldr	r3, [r7, #0]
 800f590:	781b      	ldrb	r3, [r3, #0]
 800f592:	009b      	lsls	r3, r3, #2
 800f594:	4413      	add	r3, r2
 800f596:	881b      	ldrh	r3, [r3, #0]
 800f598:	b29b      	uxth	r3, r3
 800f59a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f59e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f5a2:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800f5a6:	687a      	ldr	r2, [r7, #4]
 800f5a8:	683b      	ldr	r3, [r7, #0]
 800f5aa:	781b      	ldrb	r3, [r3, #0]
 800f5ac:	009b      	lsls	r3, r3, #2
 800f5ae:	441a      	add	r2, r3
 800f5b0:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800f5b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f5b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f5bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f5c0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f5c4:	b29b      	uxth	r3, r3
 800f5c6:	8013      	strh	r3, [r2, #0]
 800f5c8:	e009      	b.n	800f5de <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800f5ca:	683b      	ldr	r3, [r7, #0]
 800f5cc:	78db      	ldrb	r3, [r3, #3]
 800f5ce:	2b01      	cmp	r3, #1
 800f5d0:	d103      	bne.n	800f5da <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800f5d2:	683b      	ldr	r3, [r7, #0]
 800f5d4:	2200      	movs	r2, #0
 800f5d6:	619a      	str	r2, [r3, #24]
 800f5d8:	e001      	b.n	800f5de <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800f5da:	2301      	movs	r3, #1
 800f5dc:	e02a      	b.n	800f634 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f5de:	687a      	ldr	r2, [r7, #4]
 800f5e0:	683b      	ldr	r3, [r7, #0]
 800f5e2:	781b      	ldrb	r3, [r3, #0]
 800f5e4:	009b      	lsls	r3, r3, #2
 800f5e6:	4413      	add	r3, r2
 800f5e8:	881b      	ldrh	r3, [r3, #0]
 800f5ea:	b29b      	uxth	r3, r3
 800f5ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f5f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f5f4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f5f8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f5fc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f600:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f604:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f608:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f60c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f610:	687a      	ldr	r2, [r7, #4]
 800f612:	683b      	ldr	r3, [r7, #0]
 800f614:	781b      	ldrb	r3, [r3, #0]
 800f616:	009b      	lsls	r3, r3, #2
 800f618:	441a      	add	r2, r3
 800f61a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f61e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f622:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f626:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f62a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f62e:	b29b      	uxth	r3, r3
 800f630:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f632:	2300      	movs	r3, #0
}
 800f634:	4618      	mov	r0, r3
 800f636:	37b0      	adds	r7, #176	@ 0xb0
 800f638:	46bd      	mov	sp, r7
 800f63a:	bd80      	pop	{r7, pc}

0800f63c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f63c:	b480      	push	{r7}
 800f63e:	b085      	sub	sp, #20
 800f640:	af00      	add	r7, sp, #0
 800f642:	6078      	str	r0, [r7, #4]
 800f644:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f646:	683b      	ldr	r3, [r7, #0]
 800f648:	785b      	ldrb	r3, [r3, #1]
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d020      	beq.n	800f690 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800f64e:	687a      	ldr	r2, [r7, #4]
 800f650:	683b      	ldr	r3, [r7, #0]
 800f652:	781b      	ldrb	r3, [r3, #0]
 800f654:	009b      	lsls	r3, r3, #2
 800f656:	4413      	add	r3, r2
 800f658:	881b      	ldrh	r3, [r3, #0]
 800f65a:	b29b      	uxth	r3, r3
 800f65c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f660:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f664:	81bb      	strh	r3, [r7, #12]
 800f666:	89bb      	ldrh	r3, [r7, #12]
 800f668:	f083 0310 	eor.w	r3, r3, #16
 800f66c:	81bb      	strh	r3, [r7, #12]
 800f66e:	687a      	ldr	r2, [r7, #4]
 800f670:	683b      	ldr	r3, [r7, #0]
 800f672:	781b      	ldrb	r3, [r3, #0]
 800f674:	009b      	lsls	r3, r3, #2
 800f676:	441a      	add	r2, r3
 800f678:	89bb      	ldrh	r3, [r7, #12]
 800f67a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f67e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f682:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f686:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f68a:	b29b      	uxth	r3, r3
 800f68c:	8013      	strh	r3, [r2, #0]
 800f68e:	e01f      	b.n	800f6d0 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800f690:	687a      	ldr	r2, [r7, #4]
 800f692:	683b      	ldr	r3, [r7, #0]
 800f694:	781b      	ldrb	r3, [r3, #0]
 800f696:	009b      	lsls	r3, r3, #2
 800f698:	4413      	add	r3, r2
 800f69a:	881b      	ldrh	r3, [r3, #0]
 800f69c:	b29b      	uxth	r3, r3
 800f69e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f6a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f6a6:	81fb      	strh	r3, [r7, #14]
 800f6a8:	89fb      	ldrh	r3, [r7, #14]
 800f6aa:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f6ae:	81fb      	strh	r3, [r7, #14]
 800f6b0:	687a      	ldr	r2, [r7, #4]
 800f6b2:	683b      	ldr	r3, [r7, #0]
 800f6b4:	781b      	ldrb	r3, [r3, #0]
 800f6b6:	009b      	lsls	r3, r3, #2
 800f6b8:	441a      	add	r2, r3
 800f6ba:	89fb      	ldrh	r3, [r7, #14]
 800f6bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f6c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f6c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f6c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f6cc:	b29b      	uxth	r3, r3
 800f6ce:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f6d0:	2300      	movs	r3, #0
}
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	3714      	adds	r7, #20
 800f6d6:	46bd      	mov	sp, r7
 800f6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6dc:	4770      	bx	lr

0800f6de <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f6de:	b480      	push	{r7}
 800f6e0:	b087      	sub	sp, #28
 800f6e2:	af00      	add	r7, sp, #0
 800f6e4:	6078      	str	r0, [r7, #4]
 800f6e6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f6e8:	683b      	ldr	r3, [r7, #0]
 800f6ea:	785b      	ldrb	r3, [r3, #1]
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d04c      	beq.n	800f78a <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f6f0:	687a      	ldr	r2, [r7, #4]
 800f6f2:	683b      	ldr	r3, [r7, #0]
 800f6f4:	781b      	ldrb	r3, [r3, #0]
 800f6f6:	009b      	lsls	r3, r3, #2
 800f6f8:	4413      	add	r3, r2
 800f6fa:	881b      	ldrh	r3, [r3, #0]
 800f6fc:	823b      	strh	r3, [r7, #16]
 800f6fe:	8a3b      	ldrh	r3, [r7, #16]
 800f700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f704:	2b00      	cmp	r3, #0
 800f706:	d01b      	beq.n	800f740 <USB_EPClearStall+0x62>
 800f708:	687a      	ldr	r2, [r7, #4]
 800f70a:	683b      	ldr	r3, [r7, #0]
 800f70c:	781b      	ldrb	r3, [r3, #0]
 800f70e:	009b      	lsls	r3, r3, #2
 800f710:	4413      	add	r3, r2
 800f712:	881b      	ldrh	r3, [r3, #0]
 800f714:	b29b      	uxth	r3, r3
 800f716:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f71a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f71e:	81fb      	strh	r3, [r7, #14]
 800f720:	687a      	ldr	r2, [r7, #4]
 800f722:	683b      	ldr	r3, [r7, #0]
 800f724:	781b      	ldrb	r3, [r3, #0]
 800f726:	009b      	lsls	r3, r3, #2
 800f728:	441a      	add	r2, r3
 800f72a:	89fb      	ldrh	r3, [r7, #14]
 800f72c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f730:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f734:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f738:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f73c:	b29b      	uxth	r3, r3
 800f73e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800f740:	683b      	ldr	r3, [r7, #0]
 800f742:	78db      	ldrb	r3, [r3, #3]
 800f744:	2b01      	cmp	r3, #1
 800f746:	d06c      	beq.n	800f822 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f748:	687a      	ldr	r2, [r7, #4]
 800f74a:	683b      	ldr	r3, [r7, #0]
 800f74c:	781b      	ldrb	r3, [r3, #0]
 800f74e:	009b      	lsls	r3, r3, #2
 800f750:	4413      	add	r3, r2
 800f752:	881b      	ldrh	r3, [r3, #0]
 800f754:	b29b      	uxth	r3, r3
 800f756:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f75a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f75e:	81bb      	strh	r3, [r7, #12]
 800f760:	89bb      	ldrh	r3, [r7, #12]
 800f762:	f083 0320 	eor.w	r3, r3, #32
 800f766:	81bb      	strh	r3, [r7, #12]
 800f768:	687a      	ldr	r2, [r7, #4]
 800f76a:	683b      	ldr	r3, [r7, #0]
 800f76c:	781b      	ldrb	r3, [r3, #0]
 800f76e:	009b      	lsls	r3, r3, #2
 800f770:	441a      	add	r2, r3
 800f772:	89bb      	ldrh	r3, [r7, #12]
 800f774:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f778:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f77c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f780:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f784:	b29b      	uxth	r3, r3
 800f786:	8013      	strh	r3, [r2, #0]
 800f788:	e04b      	b.n	800f822 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f78a:	687a      	ldr	r2, [r7, #4]
 800f78c:	683b      	ldr	r3, [r7, #0]
 800f78e:	781b      	ldrb	r3, [r3, #0]
 800f790:	009b      	lsls	r3, r3, #2
 800f792:	4413      	add	r3, r2
 800f794:	881b      	ldrh	r3, [r3, #0]
 800f796:	82fb      	strh	r3, [r7, #22]
 800f798:	8afb      	ldrh	r3, [r7, #22]
 800f79a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d01b      	beq.n	800f7da <USB_EPClearStall+0xfc>
 800f7a2:	687a      	ldr	r2, [r7, #4]
 800f7a4:	683b      	ldr	r3, [r7, #0]
 800f7a6:	781b      	ldrb	r3, [r3, #0]
 800f7a8:	009b      	lsls	r3, r3, #2
 800f7aa:	4413      	add	r3, r2
 800f7ac:	881b      	ldrh	r3, [r3, #0]
 800f7ae:	b29b      	uxth	r3, r3
 800f7b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f7b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f7b8:	82bb      	strh	r3, [r7, #20]
 800f7ba:	687a      	ldr	r2, [r7, #4]
 800f7bc:	683b      	ldr	r3, [r7, #0]
 800f7be:	781b      	ldrb	r3, [r3, #0]
 800f7c0:	009b      	lsls	r3, r3, #2
 800f7c2:	441a      	add	r2, r3
 800f7c4:	8abb      	ldrh	r3, [r7, #20]
 800f7c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f7ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f7ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f7d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f7d6:	b29b      	uxth	r3, r3
 800f7d8:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f7da:	687a      	ldr	r2, [r7, #4]
 800f7dc:	683b      	ldr	r3, [r7, #0]
 800f7de:	781b      	ldrb	r3, [r3, #0]
 800f7e0:	009b      	lsls	r3, r3, #2
 800f7e2:	4413      	add	r3, r2
 800f7e4:	881b      	ldrh	r3, [r3, #0]
 800f7e6:	b29b      	uxth	r3, r3
 800f7e8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f7ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f7f0:	827b      	strh	r3, [r7, #18]
 800f7f2:	8a7b      	ldrh	r3, [r7, #18]
 800f7f4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f7f8:	827b      	strh	r3, [r7, #18]
 800f7fa:	8a7b      	ldrh	r3, [r7, #18]
 800f7fc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f800:	827b      	strh	r3, [r7, #18]
 800f802:	687a      	ldr	r2, [r7, #4]
 800f804:	683b      	ldr	r3, [r7, #0]
 800f806:	781b      	ldrb	r3, [r3, #0]
 800f808:	009b      	lsls	r3, r3, #2
 800f80a:	441a      	add	r2, r3
 800f80c:	8a7b      	ldrh	r3, [r7, #18]
 800f80e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f812:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f816:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f81a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f81e:	b29b      	uxth	r3, r3
 800f820:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f822:	2300      	movs	r3, #0
}
 800f824:	4618      	mov	r0, r3
 800f826:	371c      	adds	r7, #28
 800f828:	46bd      	mov	sp, r7
 800f82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f82e:	4770      	bx	lr

0800f830 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800f830:	b480      	push	{r7}
 800f832:	b083      	sub	sp, #12
 800f834:	af00      	add	r7, sp, #0
 800f836:	6078      	str	r0, [r7, #4]
 800f838:	460b      	mov	r3, r1
 800f83a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800f83c:	78fb      	ldrb	r3, [r7, #3]
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d103      	bne.n	800f84a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	2280      	movs	r2, #128	@ 0x80
 800f846:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800f84a:	2300      	movs	r3, #0
}
 800f84c:	4618      	mov	r0, r3
 800f84e:	370c      	adds	r7, #12
 800f850:	46bd      	mov	sp, r7
 800f852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f856:	4770      	bx	lr

0800f858 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800f858:	b480      	push	{r7}
 800f85a:	b083      	sub	sp, #12
 800f85c:	af00      	add	r7, sp, #0
 800f85e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800f866:	b29b      	uxth	r3, r3
 800f868:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f86c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f870:	b29a      	uxth	r2, r3
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800f878:	2300      	movs	r3, #0
}
 800f87a:	4618      	mov	r0, r3
 800f87c:	370c      	adds	r7, #12
 800f87e:	46bd      	mov	sp, r7
 800f880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f884:	4770      	bx	lr

0800f886 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800f886:	b480      	push	{r7}
 800f888:	b085      	sub	sp, #20
 800f88a:	af00      	add	r7, sp, #0
 800f88c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800f894:	b29b      	uxth	r3, r3
 800f896:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800f898:	68fb      	ldr	r3, [r7, #12]
}
 800f89a:	4618      	mov	r0, r3
 800f89c:	3714      	adds	r7, #20
 800f89e:	46bd      	mov	sp, r7
 800f8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a4:	4770      	bx	lr

0800f8a6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800f8a6:	b480      	push	{r7}
 800f8a8:	b08b      	sub	sp, #44	@ 0x2c
 800f8aa:	af00      	add	r7, sp, #0
 800f8ac:	60f8      	str	r0, [r7, #12]
 800f8ae:	60b9      	str	r1, [r7, #8]
 800f8b0:	4611      	mov	r1, r2
 800f8b2:	461a      	mov	r2, r3
 800f8b4:	460b      	mov	r3, r1
 800f8b6:	80fb      	strh	r3, [r7, #6]
 800f8b8:	4613      	mov	r3, r2
 800f8ba:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800f8bc:	88bb      	ldrh	r3, [r7, #4]
 800f8be:	3301      	adds	r3, #1
 800f8c0:	085b      	lsrs	r3, r3, #1
 800f8c2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800f8c8:	68bb      	ldr	r3, [r7, #8]
 800f8ca:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800f8cc:	88fa      	ldrh	r2, [r7, #6]
 800f8ce:	697b      	ldr	r3, [r7, #20]
 800f8d0:	4413      	add	r3, r2
 800f8d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f8d6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800f8d8:	69bb      	ldr	r3, [r7, #24]
 800f8da:	627b      	str	r3, [r7, #36]	@ 0x24
 800f8dc:	e01c      	b.n	800f918 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800f8de:	69fb      	ldr	r3, [r7, #28]
 800f8e0:	781b      	ldrb	r3, [r3, #0]
 800f8e2:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800f8e4:	69fb      	ldr	r3, [r7, #28]
 800f8e6:	3301      	adds	r3, #1
 800f8e8:	781b      	ldrb	r3, [r3, #0]
 800f8ea:	b21b      	sxth	r3, r3
 800f8ec:	021b      	lsls	r3, r3, #8
 800f8ee:	b21a      	sxth	r2, r3
 800f8f0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f8f4:	4313      	orrs	r3, r2
 800f8f6:	b21b      	sxth	r3, r3
 800f8f8:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800f8fa:	6a3b      	ldr	r3, [r7, #32]
 800f8fc:	8a7a      	ldrh	r2, [r7, #18]
 800f8fe:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800f900:	6a3b      	ldr	r3, [r7, #32]
 800f902:	3302      	adds	r3, #2
 800f904:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800f906:	69fb      	ldr	r3, [r7, #28]
 800f908:	3301      	adds	r3, #1
 800f90a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800f90c:	69fb      	ldr	r3, [r7, #28]
 800f90e:	3301      	adds	r3, #1
 800f910:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800f912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f914:	3b01      	subs	r3, #1
 800f916:	627b      	str	r3, [r7, #36]	@ 0x24
 800f918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d1df      	bne.n	800f8de <USB_WritePMA+0x38>
  }
}
 800f91e:	bf00      	nop
 800f920:	bf00      	nop
 800f922:	372c      	adds	r7, #44	@ 0x2c
 800f924:	46bd      	mov	sp, r7
 800f926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f92a:	4770      	bx	lr

0800f92c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800f92c:	b480      	push	{r7}
 800f92e:	b08b      	sub	sp, #44	@ 0x2c
 800f930:	af00      	add	r7, sp, #0
 800f932:	60f8      	str	r0, [r7, #12]
 800f934:	60b9      	str	r1, [r7, #8]
 800f936:	4611      	mov	r1, r2
 800f938:	461a      	mov	r2, r3
 800f93a:	460b      	mov	r3, r1
 800f93c:	80fb      	strh	r3, [r7, #6]
 800f93e:	4613      	mov	r3, r2
 800f940:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800f942:	88bb      	ldrh	r3, [r7, #4]
 800f944:	085b      	lsrs	r3, r3, #1
 800f946:	b29b      	uxth	r3, r3
 800f948:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800f94e:	68bb      	ldr	r3, [r7, #8]
 800f950:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800f952:	88fa      	ldrh	r2, [r7, #6]
 800f954:	697b      	ldr	r3, [r7, #20]
 800f956:	4413      	add	r3, r2
 800f958:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f95c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800f95e:	69bb      	ldr	r3, [r7, #24]
 800f960:	627b      	str	r3, [r7, #36]	@ 0x24
 800f962:	e018      	b.n	800f996 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800f964:	6a3b      	ldr	r3, [r7, #32]
 800f966:	881b      	ldrh	r3, [r3, #0]
 800f968:	b29b      	uxth	r3, r3
 800f96a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800f96c:	6a3b      	ldr	r3, [r7, #32]
 800f96e:	3302      	adds	r3, #2
 800f970:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800f972:	693b      	ldr	r3, [r7, #16]
 800f974:	b2da      	uxtb	r2, r3
 800f976:	69fb      	ldr	r3, [r7, #28]
 800f978:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800f97a:	69fb      	ldr	r3, [r7, #28]
 800f97c:	3301      	adds	r3, #1
 800f97e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800f980:	693b      	ldr	r3, [r7, #16]
 800f982:	0a1b      	lsrs	r3, r3, #8
 800f984:	b2da      	uxtb	r2, r3
 800f986:	69fb      	ldr	r3, [r7, #28]
 800f988:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800f98a:	69fb      	ldr	r3, [r7, #28]
 800f98c:	3301      	adds	r3, #1
 800f98e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800f990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f992:	3b01      	subs	r3, #1
 800f994:	627b      	str	r3, [r7, #36]	@ 0x24
 800f996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d1e3      	bne.n	800f964 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800f99c:	88bb      	ldrh	r3, [r7, #4]
 800f99e:	f003 0301 	and.w	r3, r3, #1
 800f9a2:	b29b      	uxth	r3, r3
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d007      	beq.n	800f9b8 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800f9a8:	6a3b      	ldr	r3, [r7, #32]
 800f9aa:	881b      	ldrh	r3, [r3, #0]
 800f9ac:	b29b      	uxth	r3, r3
 800f9ae:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800f9b0:	693b      	ldr	r3, [r7, #16]
 800f9b2:	b2da      	uxtb	r2, r3
 800f9b4:	69fb      	ldr	r3, [r7, #28]
 800f9b6:	701a      	strb	r2, [r3, #0]
  }
}
 800f9b8:	bf00      	nop
 800f9ba:	372c      	adds	r7, #44	@ 0x2c
 800f9bc:	46bd      	mov	sp, r7
 800f9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c2:	4770      	bx	lr

0800f9c4 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f9c4:	b580      	push	{r7, lr}
 800f9c6:	b084      	sub	sp, #16
 800f9c8:	af00      	add	r7, sp, #0
 800f9ca:	6078      	str	r0, [r7, #4]
 800f9cc:	460b      	mov	r3, r1
 800f9ce:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800f9d0:	f44f 7021 	mov.w	r0, #644	@ 0x284
 800f9d4:	f005 fa58 	bl	8014e88 <USBD_static_malloc>
 800f9d8:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d109      	bne.n	800f9f4 <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	32b0      	adds	r2, #176	@ 0xb0
 800f9ea:	2100      	movs	r1, #0
 800f9ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800f9f0:	2302      	movs	r3, #2
 800f9f2:	e06e      	b.n	800fad2 <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	32b0      	adds	r2, #176	@ 0xb0
 800f9fe:	68f9      	ldr	r1, [r7, #12]
 800fa00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	32b0      	adds	r2, #176	@ 0xb0
 800fa0e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	7c1b      	ldrb	r3, [r3, #16]
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d12b      	bne.n	800fa78 <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800fa20:	4b2e      	ldr	r3, [pc, #184]	@ (800fadc <USBD_MSC_Init+0x118>)
 800fa22:	7819      	ldrb	r1, [r3, #0]
 800fa24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fa28:	2202      	movs	r2, #2
 800fa2a:	6878      	ldr	r0, [r7, #4]
 800fa2c:	f005 f8b3 	bl	8014b96 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800fa30:	4b2a      	ldr	r3, [pc, #168]	@ (800fadc <USBD_MSC_Init+0x118>)
 800fa32:	781b      	ldrb	r3, [r3, #0]
 800fa34:	f003 020f 	and.w	r2, r3, #15
 800fa38:	6879      	ldr	r1, [r7, #4]
 800fa3a:	4613      	mov	r3, r2
 800fa3c:	009b      	lsls	r3, r3, #2
 800fa3e:	4413      	add	r3, r2
 800fa40:	009b      	lsls	r3, r3, #2
 800fa42:	440b      	add	r3, r1
 800fa44:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800fa48:	2201      	movs	r2, #1
 800fa4a:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800fa4c:	4b24      	ldr	r3, [pc, #144]	@ (800fae0 <USBD_MSC_Init+0x11c>)
 800fa4e:	7819      	ldrb	r1, [r3, #0]
 800fa50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fa54:	2202      	movs	r2, #2
 800fa56:	6878      	ldr	r0, [r7, #4]
 800fa58:	f005 f89d 	bl	8014b96 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800fa5c:	4b20      	ldr	r3, [pc, #128]	@ (800fae0 <USBD_MSC_Init+0x11c>)
 800fa5e:	781b      	ldrb	r3, [r3, #0]
 800fa60:	f003 020f 	and.w	r2, r3, #15
 800fa64:	6879      	ldr	r1, [r7, #4]
 800fa66:	4613      	mov	r3, r2
 800fa68:	009b      	lsls	r3, r3, #2
 800fa6a:	4413      	add	r3, r2
 800fa6c:	009b      	lsls	r3, r3, #2
 800fa6e:	440b      	add	r3, r1
 800fa70:	3323      	adds	r3, #35	@ 0x23
 800fa72:	2201      	movs	r2, #1
 800fa74:	701a      	strb	r2, [r3, #0]
 800fa76:	e028      	b.n	800faca <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800fa78:	4b18      	ldr	r3, [pc, #96]	@ (800fadc <USBD_MSC_Init+0x118>)
 800fa7a:	7819      	ldrb	r1, [r3, #0]
 800fa7c:	2340      	movs	r3, #64	@ 0x40
 800fa7e:	2202      	movs	r2, #2
 800fa80:	6878      	ldr	r0, [r7, #4]
 800fa82:	f005 f888 	bl	8014b96 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800fa86:	4b15      	ldr	r3, [pc, #84]	@ (800fadc <USBD_MSC_Init+0x118>)
 800fa88:	781b      	ldrb	r3, [r3, #0]
 800fa8a:	f003 020f 	and.w	r2, r3, #15
 800fa8e:	6879      	ldr	r1, [r7, #4]
 800fa90:	4613      	mov	r3, r2
 800fa92:	009b      	lsls	r3, r3, #2
 800fa94:	4413      	add	r3, r2
 800fa96:	009b      	lsls	r3, r3, #2
 800fa98:	440b      	add	r3, r1
 800fa9a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800fa9e:	2201      	movs	r2, #1
 800faa0:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800faa2:	4b0f      	ldr	r3, [pc, #60]	@ (800fae0 <USBD_MSC_Init+0x11c>)
 800faa4:	7819      	ldrb	r1, [r3, #0]
 800faa6:	2340      	movs	r3, #64	@ 0x40
 800faa8:	2202      	movs	r2, #2
 800faaa:	6878      	ldr	r0, [r7, #4]
 800faac:	f005 f873 	bl	8014b96 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800fab0:	4b0b      	ldr	r3, [pc, #44]	@ (800fae0 <USBD_MSC_Init+0x11c>)
 800fab2:	781b      	ldrb	r3, [r3, #0]
 800fab4:	f003 020f 	and.w	r2, r3, #15
 800fab8:	6879      	ldr	r1, [r7, #4]
 800faba:	4613      	mov	r3, r2
 800fabc:	009b      	lsls	r3, r3, #2
 800fabe:	4413      	add	r3, r2
 800fac0:	009b      	lsls	r3, r3, #2
 800fac2:	440b      	add	r3, r1
 800fac4:	3323      	adds	r3, #35	@ 0x23
 800fac6:	2201      	movs	r2, #1
 800fac8:	701a      	strb	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800faca:	6878      	ldr	r0, [r7, #4]
 800facc:	f000 fa30 	bl	800ff30 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 800fad0:	2300      	movs	r3, #0
}
 800fad2:	4618      	mov	r0, r3
 800fad4:	3710      	adds	r7, #16
 800fad6:	46bd      	mov	sp, r7
 800fad8:	bd80      	pop	{r7, pc}
 800fada:	bf00      	nop
 800fadc:	2000009b 	.word	0x2000009b
 800fae0:	2000009a 	.word	0x2000009a

0800fae4 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fae4:	b580      	push	{r7, lr}
 800fae6:	b082      	sub	sp, #8
 800fae8:	af00      	add	r7, sp, #0
 800faea:	6078      	str	r0, [r7, #4]
 800faec:	460b      	mov	r3, r1
 800faee:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 800faf0:	4b26      	ldr	r3, [pc, #152]	@ (800fb8c <USBD_MSC_DeInit+0xa8>)
 800faf2:	781b      	ldrb	r3, [r3, #0]
 800faf4:	4619      	mov	r1, r3
 800faf6:	6878      	ldr	r0, [r7, #4]
 800faf8:	f005 f873 	bl	8014be2 <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 800fafc:	4b23      	ldr	r3, [pc, #140]	@ (800fb8c <USBD_MSC_DeInit+0xa8>)
 800fafe:	781b      	ldrb	r3, [r3, #0]
 800fb00:	f003 020f 	and.w	r2, r3, #15
 800fb04:	6879      	ldr	r1, [r7, #4]
 800fb06:	4613      	mov	r3, r2
 800fb08:	009b      	lsls	r3, r3, #2
 800fb0a:	4413      	add	r3, r2
 800fb0c:	009b      	lsls	r3, r3, #2
 800fb0e:	440b      	add	r3, r1
 800fb10:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800fb14:	2200      	movs	r2, #0
 800fb16:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 800fb18:	4b1d      	ldr	r3, [pc, #116]	@ (800fb90 <USBD_MSC_DeInit+0xac>)
 800fb1a:	781b      	ldrb	r3, [r3, #0]
 800fb1c:	4619      	mov	r1, r3
 800fb1e:	6878      	ldr	r0, [r7, #4]
 800fb20:	f005 f85f 	bl	8014be2 <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800fb24:	4b1a      	ldr	r3, [pc, #104]	@ (800fb90 <USBD_MSC_DeInit+0xac>)
 800fb26:	781b      	ldrb	r3, [r3, #0]
 800fb28:	f003 020f 	and.w	r2, r3, #15
 800fb2c:	6879      	ldr	r1, [r7, #4]
 800fb2e:	4613      	mov	r3, r2
 800fb30:	009b      	lsls	r3, r3, #2
 800fb32:	4413      	add	r3, r2
 800fb34:	009b      	lsls	r3, r3, #2
 800fb36:	440b      	add	r3, r1
 800fb38:	3323      	adds	r3, #35	@ 0x23
 800fb3a:	2200      	movs	r2, #0
 800fb3c:	701a      	strb	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	32b0      	adds	r2, #176	@ 0xb0
 800fb48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d018      	beq.n	800fb82 <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 800fb50:	6878      	ldr	r0, [r7, #4]
 800fb52:	f000 fa6b 	bl	801002c <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	32b0      	adds	r2, #176	@ 0xb0
 800fb60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb64:	4618      	mov	r0, r3
 800fb66:	f005 f99d 	bl	8014ea4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	32b0      	adds	r2, #176	@ 0xb0
 800fb74:	2100      	movs	r1, #0
 800fb76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	2200      	movs	r2, #0
 800fb7e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800fb82:	2300      	movs	r3, #0
}
 800fb84:	4618      	mov	r0, r3
 800fb86:	3708      	adds	r7, #8
 800fb88:	46bd      	mov	sp, r7
 800fb8a:	bd80      	pop	{r7, pc}
 800fb8c:	2000009b 	.word	0x2000009b
 800fb90:	2000009a 	.word	0x2000009a

0800fb94 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb94:	b580      	push	{r7, lr}
 800fb96:	b086      	sub	sp, #24
 800fb98:	af00      	add	r7, sp, #0
 800fb9a:	6078      	str	r0, [r7, #4]
 800fb9c:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	32b0      	adds	r2, #176	@ 0xb0
 800fba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fbac:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 800fbae:	2300      	movs	r3, #0
 800fbb0:	75fb      	strb	r3, [r7, #23]
  uint32_t max_lun;
  uint16_t status_info = 0U;
 800fbb2:	2300      	movs	r3, #0
 800fbb4:	817b      	strh	r3, [r7, #10]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800fbb6:	693b      	ldr	r3, [r7, #16]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d101      	bne.n	800fbc0 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800fbbc:	2303      	movs	r3, #3
 800fbbe:	e0e5      	b.n	800fd8c <USBD_MSC_Setup+0x1f8>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fbc0:	683b      	ldr	r3, [r7, #0]
 800fbc2:	781b      	ldrb	r3, [r3, #0]
 800fbc4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d058      	beq.n	800fc7e <USBD_MSC_Setup+0xea>
 800fbcc:	2b20      	cmp	r3, #32
 800fbce:	f040 80d5 	bne.w	800fd7c <USBD_MSC_Setup+0x1e8>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800fbd2:	683b      	ldr	r3, [r7, #0]
 800fbd4:	785b      	ldrb	r3, [r3, #1]
 800fbd6:	2bfe      	cmp	r3, #254	@ 0xfe
 800fbd8:	d002      	beq.n	800fbe0 <USBD_MSC_Setup+0x4c>
 800fbda:	2bff      	cmp	r3, #255	@ 0xff
 800fbdc:	d02f      	beq.n	800fc3e <USBD_MSC_Setup+0xaa>
 800fbde:	e046      	b.n	800fc6e <USBD_MSC_Setup+0xda>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800fbe0:	683b      	ldr	r3, [r7, #0]
 800fbe2:	885b      	ldrh	r3, [r3, #2]
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d123      	bne.n	800fc30 <USBD_MSC_Setup+0x9c>
 800fbe8:	683b      	ldr	r3, [r7, #0]
 800fbea:	88db      	ldrh	r3, [r3, #6]
 800fbec:	2b01      	cmp	r3, #1
 800fbee:	d11f      	bne.n	800fc30 <USBD_MSC_Setup+0x9c>
              ((req->bmRequest & 0x80U) == 0x80U))
 800fbf0:	683b      	ldr	r3, [r7, #0]
 800fbf2:	781b      	ldrb	r3, [r3, #0]
 800fbf4:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	da1a      	bge.n	800fc30 <USBD_MSC_Setup+0x9c>
          {
            max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fc00:	687a      	ldr	r2, [r7, #4]
 800fc02:	33b0      	adds	r3, #176	@ 0xb0
 800fc04:	009b      	lsls	r3, r3, #2
 800fc06:	4413      	add	r3, r2
 800fc08:	685b      	ldr	r3, [r3, #4]
 800fc0a:	699b      	ldr	r3, [r3, #24]
 800fc0c:	4798      	blx	r3
 800fc0e:	4603      	mov	r3, r0
 800fc10:	60fb      	str	r3, [r7, #12]
            hmsc->max_lun = (max_lun > MSC_BOT_MAX_LUN) ? MSC_BOT_MAX_LUN : max_lun;
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	2b02      	cmp	r3, #2
 800fc16:	bf28      	it	cs
 800fc18:	2302      	movcs	r3, #2
 800fc1a:	461a      	mov	r2, r3
 800fc1c:	693b      	ldr	r3, [r7, #16]
 800fc1e:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800fc20:	693b      	ldr	r3, [r7, #16]
 800fc22:	2201      	movs	r2, #1
 800fc24:	4619      	mov	r1, r3
 800fc26:	6878      	ldr	r0, [r7, #4]
 800fc28:	f003 f9a2 	bl	8012f70 <USBD_CtlSendData>
 800fc2c:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fc2e:	e025      	b.n	800fc7c <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 800fc30:	6839      	ldr	r1, [r7, #0]
 800fc32:	6878      	ldr	r0, [r7, #4]
 800fc34:	f003 f91f 	bl	8012e76 <USBD_CtlError>
            ret = USBD_FAIL;
 800fc38:	2303      	movs	r3, #3
 800fc3a:	75fb      	strb	r3, [r7, #23]
          break;
 800fc3c:	e01e      	b.n	800fc7c <USBD_MSC_Setup+0xe8>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800fc3e:	683b      	ldr	r3, [r7, #0]
 800fc40:	885b      	ldrh	r3, [r3, #2]
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d10c      	bne.n	800fc60 <USBD_MSC_Setup+0xcc>
 800fc46:	683b      	ldr	r3, [r7, #0]
 800fc48:	88db      	ldrh	r3, [r3, #6]
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d108      	bne.n	800fc60 <USBD_MSC_Setup+0xcc>
              ((req->bmRequest & 0x80U) != 0x80U))
 800fc4e:	683b      	ldr	r3, [r7, #0]
 800fc50:	781b      	ldrb	r3, [r3, #0]
 800fc52:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	db03      	blt.n	800fc60 <USBD_MSC_Setup+0xcc>
          {
            MSC_BOT_Reset(pdev);
 800fc58:	6878      	ldr	r0, [r7, #4]
 800fc5a:	f000 f9b3 	bl	800ffc4 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fc5e:	e00d      	b.n	800fc7c <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 800fc60:	6839      	ldr	r1, [r7, #0]
 800fc62:	6878      	ldr	r0, [r7, #4]
 800fc64:	f003 f907 	bl	8012e76 <USBD_CtlError>
            ret = USBD_FAIL;
 800fc68:	2303      	movs	r3, #3
 800fc6a:	75fb      	strb	r3, [r7, #23]
          break;
 800fc6c:	e006      	b.n	800fc7c <USBD_MSC_Setup+0xe8>

        default:
          USBD_CtlError(pdev, req);
 800fc6e:	6839      	ldr	r1, [r7, #0]
 800fc70:	6878      	ldr	r0, [r7, #4]
 800fc72:	f003 f900 	bl	8012e76 <USBD_CtlError>
          ret = USBD_FAIL;
 800fc76:	2303      	movs	r3, #3
 800fc78:	75fb      	strb	r3, [r7, #23]
          break;
 800fc7a:	bf00      	nop
      }
      break;
 800fc7c:	e085      	b.n	800fd8a <USBD_MSC_Setup+0x1f6>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800fc7e:	683b      	ldr	r3, [r7, #0]
 800fc80:	785b      	ldrb	r3, [r3, #1]
 800fc82:	2b0b      	cmp	r3, #11
 800fc84:	d871      	bhi.n	800fd6a <USBD_MSC_Setup+0x1d6>
 800fc86:	a201      	add	r2, pc, #4	@ (adr r2, 800fc8c <USBD_MSC_Setup+0xf8>)
 800fc88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc8c:	0800fcbd 	.word	0x0800fcbd
 800fc90:	0800fd39 	.word	0x0800fd39
 800fc94:	0800fd6b 	.word	0x0800fd6b
 800fc98:	0800fd6b 	.word	0x0800fd6b
 800fc9c:	0800fd6b 	.word	0x0800fd6b
 800fca0:	0800fd6b 	.word	0x0800fd6b
 800fca4:	0800fd6b 	.word	0x0800fd6b
 800fca8:	0800fd6b 	.word	0x0800fd6b
 800fcac:	0800fd6b 	.word	0x0800fd6b
 800fcb0:	0800fd6b 	.word	0x0800fd6b
 800fcb4:	0800fce7 	.word	0x0800fce7
 800fcb8:	0800fd11 	.word	0x0800fd11
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fcc2:	b2db      	uxtb	r3, r3
 800fcc4:	2b03      	cmp	r3, #3
 800fcc6:	d107      	bne.n	800fcd8 <USBD_MSC_Setup+0x144>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800fcc8:	f107 030a 	add.w	r3, r7, #10
 800fccc:	2202      	movs	r2, #2
 800fcce:	4619      	mov	r1, r3
 800fcd0:	6878      	ldr	r0, [r7, #4]
 800fcd2:	f003 f94d 	bl	8012f70 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fcd6:	e050      	b.n	800fd7a <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800fcd8:	6839      	ldr	r1, [r7, #0]
 800fcda:	6878      	ldr	r0, [r7, #4]
 800fcdc:	f003 f8cb 	bl	8012e76 <USBD_CtlError>
            ret = USBD_FAIL;
 800fce0:	2303      	movs	r3, #3
 800fce2:	75fb      	strb	r3, [r7, #23]
          break;
 800fce4:	e049      	b.n	800fd7a <USBD_MSC_Setup+0x1e6>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fcec:	b2db      	uxtb	r3, r3
 800fcee:	2b03      	cmp	r3, #3
 800fcf0:	d107      	bne.n	800fd02 <USBD_MSC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 800fcf2:	693b      	ldr	r3, [r7, #16]
 800fcf4:	3304      	adds	r3, #4
 800fcf6:	2201      	movs	r2, #1
 800fcf8:	4619      	mov	r1, r3
 800fcfa:	6878      	ldr	r0, [r7, #4]
 800fcfc:	f003 f938 	bl	8012f70 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fd00:	e03b      	b.n	800fd7a <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800fd02:	6839      	ldr	r1, [r7, #0]
 800fd04:	6878      	ldr	r0, [r7, #4]
 800fd06:	f003 f8b6 	bl	8012e76 <USBD_CtlError>
            ret = USBD_FAIL;
 800fd0a:	2303      	movs	r3, #3
 800fd0c:	75fb      	strb	r3, [r7, #23]
          break;
 800fd0e:	e034      	b.n	800fd7a <USBD_MSC_Setup+0x1e6>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fd16:	b2db      	uxtb	r3, r3
 800fd18:	2b03      	cmp	r3, #3
 800fd1a:	d106      	bne.n	800fd2a <USBD_MSC_Setup+0x196>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 800fd1c:	683b      	ldr	r3, [r7, #0]
 800fd1e:	885b      	ldrh	r3, [r3, #2]
 800fd20:	b2db      	uxtb	r3, r3
 800fd22:	461a      	mov	r2, r3
 800fd24:	693b      	ldr	r3, [r7, #16]
 800fd26:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fd28:	e027      	b.n	800fd7a <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800fd2a:	6839      	ldr	r1, [r7, #0]
 800fd2c:	6878      	ldr	r0, [r7, #4]
 800fd2e:	f003 f8a2 	bl	8012e76 <USBD_CtlError>
            ret = USBD_FAIL;
 800fd32:	2303      	movs	r3, #3
 800fd34:	75fb      	strb	r3, [r7, #23]
          break;
 800fd36:	e020      	b.n	800fd7a <USBD_MSC_Setup+0x1e6>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fd3e:	b2db      	uxtb	r3, r3
 800fd40:	2b03      	cmp	r3, #3
 800fd42:	d119      	bne.n	800fd78 <USBD_MSC_Setup+0x1e4>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 800fd44:	683b      	ldr	r3, [r7, #0]
 800fd46:	885b      	ldrh	r3, [r3, #2]
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d115      	bne.n	800fd78 <USBD_MSC_Setup+0x1e4>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800fd4c:	683b      	ldr	r3, [r7, #0]
 800fd4e:	889b      	ldrh	r3, [r3, #4]
 800fd50:	b2db      	uxtb	r3, r3
 800fd52:	4619      	mov	r1, r3
 800fd54:	6878      	ldr	r0, [r7, #4]
 800fd56:	f004 ff63 	bl	8014c20 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800fd5a:	683b      	ldr	r3, [r7, #0]
 800fd5c:	889b      	ldrh	r3, [r3, #4]
 800fd5e:	b2db      	uxtb	r3, r3
 800fd60:	4619      	mov	r1, r3
 800fd62:	6878      	ldr	r0, [r7, #4]
 800fd64:	f000 fb30 	bl	80103c8 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 800fd68:	e006      	b.n	800fd78 <USBD_MSC_Setup+0x1e4>

        default:
          USBD_CtlError(pdev, req);
 800fd6a:	6839      	ldr	r1, [r7, #0]
 800fd6c:	6878      	ldr	r0, [r7, #4]
 800fd6e:	f003 f882 	bl	8012e76 <USBD_CtlError>
          ret = USBD_FAIL;
 800fd72:	2303      	movs	r3, #3
 800fd74:	75fb      	strb	r3, [r7, #23]
          break;
 800fd76:	e000      	b.n	800fd7a <USBD_MSC_Setup+0x1e6>
          break;
 800fd78:	bf00      	nop
      }
      break;
 800fd7a:	e006      	b.n	800fd8a <USBD_MSC_Setup+0x1f6>

    default:
      USBD_CtlError(pdev, req);
 800fd7c:	6839      	ldr	r1, [r7, #0]
 800fd7e:	6878      	ldr	r0, [r7, #4]
 800fd80:	f003 f879 	bl	8012e76 <USBD_CtlError>
      ret = USBD_FAIL;
 800fd84:	2303      	movs	r3, #3
 800fd86:	75fb      	strb	r3, [r7, #23]
      break;
 800fd88:	bf00      	nop
  }

  return (uint8_t)ret;
 800fd8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd8c:	4618      	mov	r0, r3
 800fd8e:	3718      	adds	r7, #24
 800fd90:	46bd      	mov	sp, r7
 800fd92:	bd80      	pop	{r7, pc}

0800fd94 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fd94:	b580      	push	{r7, lr}
 800fd96:	b082      	sub	sp, #8
 800fd98:	af00      	add	r7, sp, #0
 800fd9a:	6078      	str	r0, [r7, #4]
 800fd9c:	460b      	mov	r3, r1
 800fd9e:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 800fda0:	78fb      	ldrb	r3, [r7, #3]
 800fda2:	4619      	mov	r1, r3
 800fda4:	6878      	ldr	r0, [r7, #4]
 800fda6:	f000 f959 	bl	801005c <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 800fdaa:	2300      	movs	r3, #0
}
 800fdac:	4618      	mov	r0, r3
 800fdae:	3708      	adds	r7, #8
 800fdb0:	46bd      	mov	sp, r7
 800fdb2:	bd80      	pop	{r7, pc}

0800fdb4 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	b082      	sub	sp, #8
 800fdb8:	af00      	add	r7, sp, #0
 800fdba:	6078      	str	r0, [r7, #4]
 800fdbc:	460b      	mov	r3, r1
 800fdbe:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 800fdc0:	78fb      	ldrb	r3, [r7, #3]
 800fdc2:	4619      	mov	r1, r3
 800fdc4:	6878      	ldr	r0, [r7, #4]
 800fdc6:	f000 f983 	bl	80100d0 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 800fdca:	2300      	movs	r3, #0
}
 800fdcc:	4618      	mov	r0, r3
 800fdce:	3708      	adds	r7, #8
 800fdd0:	46bd      	mov	sp, r7
 800fdd2:	bd80      	pop	{r7, pc}

0800fdd4 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 800fdd4:	b580      	push	{r7, lr}
 800fdd6:	b084      	sub	sp, #16
 800fdd8:	af00      	add	r7, sp, #0
 800fdda:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800fddc:	2181      	movs	r1, #129	@ 0x81
 800fdde:	4812      	ldr	r0, [pc, #72]	@ (800fe28 <USBD_MSC_GetHSCfgDesc+0x54>)
 800fde0:	f002 f9e7 	bl	80121b2 <USBD_GetEpDesc>
 800fde4:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800fde6:	2101      	movs	r1, #1
 800fde8:	480f      	ldr	r0, [pc, #60]	@ (800fe28 <USBD_MSC_GetHSCfgDesc+0x54>)
 800fdea:	f002 f9e2 	bl	80121b2 <USBD_GetEpDesc>
 800fdee:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d006      	beq.n	800fe04 <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	2200      	movs	r2, #0
 800fdfa:	711a      	strb	r2, [r3, #4]
 800fdfc:	2200      	movs	r2, #0
 800fdfe:	f042 0202 	orr.w	r2, r2, #2
 800fe02:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800fe04:	68bb      	ldr	r3, [r7, #8]
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d006      	beq.n	800fe18 <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800fe0a:	68bb      	ldr	r3, [r7, #8]
 800fe0c:	2200      	movs	r2, #0
 800fe0e:	711a      	strb	r2, [r3, #4]
 800fe10:	2200      	movs	r2, #0
 800fe12:	f042 0202 	orr.w	r2, r2, #2
 800fe16:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	2220      	movs	r2, #32
 800fe1c:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800fe1e:	4b02      	ldr	r3, [pc, #8]	@ (800fe28 <USBD_MSC_GetHSCfgDesc+0x54>)
}
 800fe20:	4618      	mov	r0, r3
 800fe22:	3710      	adds	r7, #16
 800fe24:	46bd      	mov	sp, r7
 800fe26:	bd80      	pop	{r7, pc}
 800fe28:	20000070 	.word	0x20000070

0800fe2c <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800fe2c:	b580      	push	{r7, lr}
 800fe2e:	b084      	sub	sp, #16
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800fe34:	2181      	movs	r1, #129	@ 0x81
 800fe36:	4812      	ldr	r0, [pc, #72]	@ (800fe80 <USBD_MSC_GetFSCfgDesc+0x54>)
 800fe38:	f002 f9bb 	bl	80121b2 <USBD_GetEpDesc>
 800fe3c:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800fe3e:	2101      	movs	r1, #1
 800fe40:	480f      	ldr	r0, [pc, #60]	@ (800fe80 <USBD_MSC_GetFSCfgDesc+0x54>)
 800fe42:	f002 f9b6 	bl	80121b2 <USBD_GetEpDesc>
 800fe46:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d006      	beq.n	800fe5c <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	2200      	movs	r2, #0
 800fe52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fe56:	711a      	strb	r2, [r3, #4]
 800fe58:	2200      	movs	r2, #0
 800fe5a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800fe5c:	68bb      	ldr	r3, [r7, #8]
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d006      	beq.n	800fe70 <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800fe62:	68bb      	ldr	r3, [r7, #8]
 800fe64:	2200      	movs	r2, #0
 800fe66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fe6a:	711a      	strb	r2, [r3, #4]
 800fe6c:	2200      	movs	r2, #0
 800fe6e:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	2220      	movs	r2, #32
 800fe74:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800fe76:	4b02      	ldr	r3, [pc, #8]	@ (800fe80 <USBD_MSC_GetFSCfgDesc+0x54>)
}
 800fe78:	4618      	mov	r0, r3
 800fe7a:	3710      	adds	r7, #16
 800fe7c:	46bd      	mov	sp, r7
 800fe7e:	bd80      	pop	{r7, pc}
 800fe80:	20000070 	.word	0x20000070

0800fe84 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800fe84:	b580      	push	{r7, lr}
 800fe86:	b084      	sub	sp, #16
 800fe88:	af00      	add	r7, sp, #0
 800fe8a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800fe8c:	2181      	movs	r1, #129	@ 0x81
 800fe8e:	4812      	ldr	r0, [pc, #72]	@ (800fed8 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800fe90:	f002 f98f 	bl	80121b2 <USBD_GetEpDesc>
 800fe94:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800fe96:	2101      	movs	r1, #1
 800fe98:	480f      	ldr	r0, [pc, #60]	@ (800fed8 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800fe9a:	f002 f98a 	bl	80121b2 <USBD_GetEpDesc>
 800fe9e:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d006      	beq.n	800feb4 <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	2200      	movs	r2, #0
 800feaa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800feae:	711a      	strb	r2, [r3, #4]
 800feb0:	2200      	movs	r2, #0
 800feb2:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800feb4:	68bb      	ldr	r3, [r7, #8]
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d006      	beq.n	800fec8 <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800feba:	68bb      	ldr	r3, [r7, #8]
 800febc:	2200      	movs	r2, #0
 800febe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fec2:	711a      	strb	r2, [r3, #4]
 800fec4:	2200      	movs	r2, #0
 800fec6:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	2220      	movs	r2, #32
 800fecc:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800fece:	4b02      	ldr	r3, [pc, #8]	@ (800fed8 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 800fed0:	4618      	mov	r0, r3
 800fed2:	3710      	adds	r7, #16
 800fed4:	46bd      	mov	sp, r7
 800fed6:	bd80      	pop	{r7, pc}
 800fed8:	20000070 	.word	0x20000070

0800fedc <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800fedc:	b480      	push	{r7}
 800fede:	b083      	sub	sp, #12
 800fee0:	af00      	add	r7, sp, #0
 800fee2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	220a      	movs	r2, #10
 800fee8:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800feea:	4b03      	ldr	r3, [pc, #12]	@ (800fef8 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800feec:	4618      	mov	r0, r3
 800feee:	370c      	adds	r7, #12
 800fef0:	46bd      	mov	sp, r7
 800fef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fef6:	4770      	bx	lr
 800fef8:	20000090 	.word	0x20000090

0800fefc <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 800fefc:	b480      	push	{r7}
 800fefe:	b083      	sub	sp, #12
 800ff00:	af00      	add	r7, sp, #0
 800ff02:	6078      	str	r0, [r7, #4]
 800ff04:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ff06:	683b      	ldr	r3, [r7, #0]
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d101      	bne.n	800ff10 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ff0c:	2303      	movs	r3, #3
 800ff0e:	e009      	b.n	800ff24 <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ff16:	687a      	ldr	r2, [r7, #4]
 800ff18:	33b0      	adds	r3, #176	@ 0xb0
 800ff1a:	009b      	lsls	r3, r3, #2
 800ff1c:	4413      	add	r3, r2
 800ff1e:	683a      	ldr	r2, [r7, #0]
 800ff20:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800ff22:	2300      	movs	r3, #0
}
 800ff24:	4618      	mov	r0, r3
 800ff26:	370c      	adds	r7, #12
 800ff28:	46bd      	mov	sp, r7
 800ff2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff2e:	4770      	bx	lr

0800ff30 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800ff30:	b580      	push	{r7, lr}
 800ff32:	b084      	sub	sp, #16
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	32b0      	adds	r2, #176	@ 0xb0
 800ff42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ff46:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d032      	beq.n	800ffb4 <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	2200      	movs	r2, #0
 800ff52:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800ff54:	68fb      	ldr	r3, [r7, #12]
 800ff56:	2200      	movs	r2, #0
 800ff58:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	2200      	movs	r2, #0
 800ff5e:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	2200      	movs	r2, #0
 800ff66:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800ff6a:	68fb      	ldr	r3, [r7, #12]
 800ff6c:	2200      	movs	r2, #0
 800ff6e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ff78:	687a      	ldr	r2, [r7, #4]
 800ff7a:	33b0      	adds	r3, #176	@ 0xb0
 800ff7c:	009b      	lsls	r3, r3, #2
 800ff7e:	4413      	add	r3, r2
 800ff80:	685b      	ldr	r3, [r3, #4]
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	2000      	movs	r0, #0
 800ff86:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 800ff88:	4b0c      	ldr	r3, [pc, #48]	@ (800ffbc <MSC_BOT_Init+0x8c>)
 800ff8a:	781b      	ldrb	r3, [r3, #0]
 800ff8c:	4619      	mov	r1, r3
 800ff8e:	6878      	ldr	r0, [r7, #4]
 800ff90:	f004 fe46 	bl	8014c20 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 800ff94:	4b0a      	ldr	r3, [pc, #40]	@ (800ffc0 <MSC_BOT_Init+0x90>)
 800ff96:	781b      	ldrb	r3, [r3, #0]
 800ff98:	4619      	mov	r1, r3
 800ff9a:	6878      	ldr	r0, [r7, #4]
 800ff9c:	f004 fe40 	bl	8014c20 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800ffa0:	4b06      	ldr	r3, [pc, #24]	@ (800ffbc <MSC_BOT_Init+0x8c>)
 800ffa2:	7819      	ldrb	r1, [r3, #0]
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800ffaa:	231f      	movs	r3, #31
 800ffac:	6878      	ldr	r0, [r7, #4]
 800ffae:	f004 ff00 	bl	8014db2 <USBD_LL_PrepareReceive>
 800ffb2:	e000      	b.n	800ffb6 <MSC_BOT_Init+0x86>
    return;
 800ffb4:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800ffb6:	3710      	adds	r7, #16
 800ffb8:	46bd      	mov	sp, r7
 800ffba:	bd80      	pop	{r7, pc}
 800ffbc:	2000009b 	.word	0x2000009b
 800ffc0:	2000009a 	.word	0x2000009a

0800ffc4 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 800ffc4:	b580      	push	{r7, lr}
 800ffc6:	b084      	sub	sp, #16
 800ffc8:	af00      	add	r7, sp, #0
 800ffca:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	32b0      	adds	r2, #176	@ 0xb0
 800ffd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ffda:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d01b      	beq.n	801001a <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	2200      	movs	r2, #0
 800ffe6:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	2201      	movs	r2, #1
 800ffec:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 800ffee:	4b0d      	ldr	r3, [pc, #52]	@ (8010024 <MSC_BOT_Reset+0x60>)
 800fff0:	781b      	ldrb	r3, [r3, #0]
 800fff2:	4619      	mov	r1, r3
 800fff4:	6878      	ldr	r0, [r7, #4]
 800fff6:	f004 fe51 	bl	8014c9c <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 800fffa:	4b0b      	ldr	r3, [pc, #44]	@ (8010028 <MSC_BOT_Reset+0x64>)
 800fffc:	781b      	ldrb	r3, [r3, #0]
 800fffe:	4619      	mov	r1, r3
 8010000:	6878      	ldr	r0, [r7, #4]
 8010002:	f004 fe4b 	bl	8014c9c <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8010006:	4b08      	ldr	r3, [pc, #32]	@ (8010028 <MSC_BOT_Reset+0x64>)
 8010008:	7819      	ldrb	r1, [r3, #0]
 801000a:	68fb      	ldr	r3, [r7, #12]
 801000c:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8010010:	231f      	movs	r3, #31
 8010012:	6878      	ldr	r0, [r7, #4]
 8010014:	f004 fecd 	bl	8014db2 <USBD_LL_PrepareReceive>
 8010018:	e000      	b.n	801001c <MSC_BOT_Reset+0x58>
    return;
 801001a:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 801001c:	3710      	adds	r7, #16
 801001e:	46bd      	mov	sp, r7
 8010020:	bd80      	pop	{r7, pc}
 8010022:	bf00      	nop
 8010024:	2000009a 	.word	0x2000009a
 8010028:	2000009b 	.word	0x2000009b

0801002c <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 801002c:	b480      	push	{r7}
 801002e:	b085      	sub	sp, #20
 8010030:	af00      	add	r7, sp, #0
 8010032:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	32b0      	adds	r2, #176	@ 0xb0
 801003e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010042:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	2b00      	cmp	r3, #0
 8010048:	d002      	beq.n	8010050 <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	2200      	movs	r2, #0
 801004e:	721a      	strb	r2, [r3, #8]
  }
}
 8010050:	bf00      	nop
 8010052:	3714      	adds	r7, #20
 8010054:	46bd      	mov	sp, r7
 8010056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801005a:	4770      	bx	lr

0801005c <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801005c:	b580      	push	{r7, lr}
 801005e:	b084      	sub	sp, #16
 8010060:	af00      	add	r7, sp, #0
 8010062:	6078      	str	r0, [r7, #4]
 8010064:	460b      	mov	r3, r1
 8010066:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	32b0      	adds	r2, #176	@ 0xb0
 8010072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010076:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	2b00      	cmp	r3, #0
 801007c:	d020      	beq.n	80100c0 <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	7a1b      	ldrb	r3, [r3, #8]
 8010082:	2b02      	cmp	r3, #2
 8010084:	d005      	beq.n	8010092 <MSC_BOT_DataIn+0x36>
 8010086:	2b02      	cmp	r3, #2
 8010088:	db1c      	blt.n	80100c4 <MSC_BOT_DataIn+0x68>
 801008a:	3b03      	subs	r3, #3
 801008c:	2b01      	cmp	r3, #1
 801008e:	d819      	bhi.n	80100c4 <MSC_BOT_DataIn+0x68>
 8010090:	e011      	b.n	80100b6 <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 801009e:	461a      	mov	r2, r3
 80100a0:	6878      	ldr	r0, [r7, #4]
 80100a2:	f000 f9cb 	bl	801043c <SCSI_ProcessCmd>
 80100a6:	4603      	mov	r3, r0
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	da0d      	bge.n	80100c8 <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 80100ac:	2101      	movs	r1, #1
 80100ae:	6878      	ldr	r0, [r7, #4]
 80100b0:	f000 f90e 	bl	80102d0 <MSC_BOT_SendCSW>
      }
      break;
 80100b4:	e008      	b.n	80100c8 <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80100b6:	2100      	movs	r1, #0
 80100b8:	6878      	ldr	r0, [r7, #4]
 80100ba:	f000 f909 	bl	80102d0 <MSC_BOT_SendCSW>
      break;
 80100be:	e004      	b.n	80100ca <MSC_BOT_DataIn+0x6e>
    return;
 80100c0:	bf00      	nop
 80100c2:	e002      	b.n	80100ca <MSC_BOT_DataIn+0x6e>

    default:
      break;
 80100c4:	bf00      	nop
 80100c6:	e000      	b.n	80100ca <MSC_BOT_DataIn+0x6e>
      break;
 80100c8:	bf00      	nop
  }
}
 80100ca:	3710      	adds	r7, #16
 80100cc:	46bd      	mov	sp, r7
 80100ce:	bd80      	pop	{r7, pc}

080100d0 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80100d0:	b580      	push	{r7, lr}
 80100d2:	b084      	sub	sp, #16
 80100d4:	af00      	add	r7, sp, #0
 80100d6:	6078      	str	r0, [r7, #4]
 80100d8:	460b      	mov	r3, r1
 80100da:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	32b0      	adds	r2, #176	@ 0xb0
 80100e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80100ea:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d01c      	beq.n	801012c <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	7a1b      	ldrb	r3, [r3, #8]
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d002      	beq.n	8010100 <MSC_BOT_DataOut+0x30>
 80100fa:	2b01      	cmp	r3, #1
 80100fc:	d004      	beq.n	8010108 <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 80100fe:	e018      	b.n	8010132 <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 8010100:	6878      	ldr	r0, [r7, #4]
 8010102:	f000 f819 	bl	8010138 <MSC_BOT_CBW_Decode>
      break;
 8010106:	e014      	b.n	8010132 <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801010e:	68fb      	ldr	r3, [r7, #12]
 8010110:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8010114:	461a      	mov	r2, r3
 8010116:	6878      	ldr	r0, [r7, #4]
 8010118:	f000 f990 	bl	801043c <SCSI_ProcessCmd>
 801011c:	4603      	mov	r3, r0
 801011e:	2b00      	cmp	r3, #0
 8010120:	da06      	bge.n	8010130 <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8010122:	2101      	movs	r1, #1
 8010124:	6878      	ldr	r0, [r7, #4]
 8010126:	f000 f8d3 	bl	80102d0 <MSC_BOT_SendCSW>
      break;
 801012a:	e001      	b.n	8010130 <MSC_BOT_DataOut+0x60>
    return;
 801012c:	bf00      	nop
 801012e:	e000      	b.n	8010132 <MSC_BOT_DataOut+0x62>
      break;
 8010130:	bf00      	nop
  }
}
 8010132:	3710      	adds	r7, #16
 8010134:	46bd      	mov	sp, r7
 8010136:	bd80      	pop	{r7, pc}

08010138 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 8010138:	b580      	push	{r7, lr}
 801013a:	b084      	sub	sp, #16
 801013c:	af00      	add	r7, sp, #0
 801013e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	32b0      	adds	r2, #176	@ 0xb0
 801014a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801014e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	2b00      	cmp	r3, #0
 8010154:	d07c      	beq.n	8010250 <MSC_BOT_CBW_Decode+0x118>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8010168:	68fb      	ldr	r3, [r7, #12]
 801016a:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 801016e:	4b3b      	ldr	r3, [pc, #236]	@ (801025c <MSC_BOT_CBW_Decode+0x124>)
 8010170:	781b      	ldrb	r3, [r3, #0]
 8010172:	4619      	mov	r1, r3
 8010174:	6878      	ldr	r0, [r7, #4]
 8010176:	f004 fe3d 	bl	8014df4 <USBD_LL_GetRxDataSize>
 801017a:	4603      	mov	r3, r0
 801017c:	2b1f      	cmp	r3, #31
 801017e:	d117      	bne.n	80101b0 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8010186:	4a36      	ldr	r2, [pc, #216]	@ (8010260 <MSC_BOT_CBW_Decode+0x128>)
 8010188:	4293      	cmp	r3, r2
 801018a:	d111      	bne.n	80101b0 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
 8010192:	461a      	mov	r2, r3
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	681b      	ldr	r3, [r3, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8010198:	429a      	cmp	r2, r3
 801019a:	d809      	bhi.n	80101b0 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d004      	beq.n	80101b0 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bCBLength > 16U))
 80101a6:	68fb      	ldr	r3, [r7, #12]
 80101a8:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 80101ac:	2b10      	cmp	r3, #16
 80101ae:	d90e      	bls.n	80101ce <MSC_BOT_CBW_Decode+0x96>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80101b0:	68fb      	ldr	r3, [r7, #12]
 80101b2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80101b6:	2320      	movs	r3, #32
 80101b8:	2205      	movs	r2, #5
 80101ba:	6878      	ldr	r0, [r7, #4]
 80101bc:	f000 fe85 	bl	8010eca <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	2202      	movs	r2, #2
 80101c4:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 80101c6:	6878      	ldr	r0, [r7, #4]
 80101c8:	f000 f8bc 	bl	8010344 <MSC_BOT_Abort>
 80101cc:	e043      	b.n	8010256 <MSC_BOT_CBW_Decode+0x11e>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80101d4:	68fb      	ldr	r3, [r7, #12]
 80101d6:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 80101da:	461a      	mov	r2, r3
 80101dc:	6878      	ldr	r0, [r7, #4]
 80101de:	f000 f92d 	bl	801043c <SCSI_ProcessCmd>
 80101e2:	4603      	mov	r3, r0
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	da0c      	bge.n	8010202 <MSC_BOT_CBW_Decode+0xca>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	7a1b      	ldrb	r3, [r3, #8]
 80101ec:	2b05      	cmp	r3, #5
 80101ee:	d104      	bne.n	80101fa <MSC_BOT_CBW_Decode+0xc2>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 80101f0:	2101      	movs	r1, #1
 80101f2:	6878      	ldr	r0, [r7, #4]
 80101f4:	f000 f86c 	bl	80102d0 <MSC_BOT_SendCSW>
 80101f8:	e02d      	b.n	8010256 <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 80101fa:	6878      	ldr	r0, [r7, #4]
 80101fc:	f000 f8a2 	bl	8010344 <MSC_BOT_Abort>
 8010200:	e029      	b.n	8010256 <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	7a1b      	ldrb	r3, [r3, #8]
 8010206:	2b02      	cmp	r3, #2
 8010208:	d024      	beq.n	8010254 <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 801020e:	2b01      	cmp	r3, #1
 8010210:	d020      	beq.n	8010254 <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8010216:	2b03      	cmp	r3, #3
 8010218:	d01c      	beq.n	8010254 <MSC_BOT_CBW_Decode+0x11c>
    {
      if (hmsc->bot_data_length > 0U)
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	68db      	ldr	r3, [r3, #12]
 801021e:	2b00      	cmp	r3, #0
 8010220:	d009      	beq.n	8010236 <MSC_BOT_CBW_Decode+0xfe>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	f103 0110 	add.w	r1, r3, #16
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	68db      	ldr	r3, [r3, #12]
 801022c:	461a      	mov	r2, r3
 801022e:	6878      	ldr	r0, [r7, #4]
 8010230:	f000 f818 	bl	8010264 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 8010234:	e00f      	b.n	8010256 <MSC_BOT_CBW_Decode+0x11e>
      }
      else if (hmsc->bot_data_length == 0U)
 8010236:	68fb      	ldr	r3, [r7, #12]
 8010238:	68db      	ldr	r3, [r3, #12]
 801023a:	2b00      	cmp	r3, #0
 801023c:	d104      	bne.n	8010248 <MSC_BOT_CBW_Decode+0x110>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 801023e:	2100      	movs	r1, #0
 8010240:	6878      	ldr	r0, [r7, #4]
 8010242:	f000 f845 	bl	80102d0 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 8010246:	e006      	b.n	8010256 <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8010248:	6878      	ldr	r0, [r7, #4]
 801024a:	f000 f87b 	bl	8010344 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 801024e:	e002      	b.n	8010256 <MSC_BOT_CBW_Decode+0x11e>
    return;
 8010250:	bf00      	nop
 8010252:	e000      	b.n	8010256 <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    else
    {
      return;
 8010254:	bf00      	nop
    }
  }
}
 8010256:	3710      	adds	r7, #16
 8010258:	46bd      	mov	sp, r7
 801025a:	bd80      	pop	{r7, pc}
 801025c:	2000009b 	.word	0x2000009b
 8010260:	43425355 	.word	0x43425355

08010264 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 8010264:	b580      	push	{r7, lr}
 8010266:	b086      	sub	sp, #24
 8010268:	af00      	add	r7, sp, #0
 801026a:	60f8      	str	r0, [r7, #12]
 801026c:	60b9      	str	r1, [r7, #8]
 801026e:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010270:	68fb      	ldr	r3, [r7, #12]
 8010272:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	32b0      	adds	r2, #176	@ 0xb0
 801027a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801027e:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8010280:	697b      	ldr	r3, [r7, #20]
 8010282:	2b00      	cmp	r3, #0
 8010284:	d01e      	beq.n	80102c4 <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 8010286:	697b      	ldr	r3, [r7, #20]
 8010288:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801028c:	687a      	ldr	r2, [r7, #4]
 801028e:	4293      	cmp	r3, r2
 8010290:	bf28      	it	cs
 8010292:	4613      	movcs	r3, r2
 8010294:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 8010296:	697b      	ldr	r3, [r7, #20]
 8010298:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	1ad2      	subs	r2, r2, r3
 80102a0:	697b      	ldr	r3, [r7, #20]
 80102a2:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 80102a6:	697b      	ldr	r3, [r7, #20]
 80102a8:	2200      	movs	r2, #0
 80102aa:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 80102ae:	697b      	ldr	r3, [r7, #20]
 80102b0:	2204      	movs	r2, #4
 80102b2:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 80102b4:	4b05      	ldr	r3, [pc, #20]	@ (80102cc <MSC_BOT_SendData+0x68>)
 80102b6:	7819      	ldrb	r1, [r3, #0]
 80102b8:	693b      	ldr	r3, [r7, #16]
 80102ba:	68ba      	ldr	r2, [r7, #8]
 80102bc:	68f8      	ldr	r0, [r7, #12]
 80102be:	f004 fd57 	bl	8014d70 <USBD_LL_Transmit>
 80102c2:	e000      	b.n	80102c6 <MSC_BOT_SendData+0x62>
    return;
 80102c4:	bf00      	nop
}
 80102c6:	3718      	adds	r7, #24
 80102c8:	46bd      	mov	sp, r7
 80102ca:	bd80      	pop	{r7, pc}
 80102cc:	2000009a 	.word	0x2000009a

080102d0 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 80102d0:	b580      	push	{r7, lr}
 80102d2:	b084      	sub	sp, #16
 80102d4:	af00      	add	r7, sp, #0
 80102d6:	6078      	str	r0, [r7, #4]
 80102d8:	460b      	mov	r3, r1
 80102da:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	32b0      	adds	r2, #176	@ 0xb0
 80102e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80102ea:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d01d      	beq.n	801032e <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 80102f2:	68fb      	ldr	r3, [r7, #12]
 80102f4:	4a10      	ldr	r2, [pc, #64]	@ (8010338 <MSC_BOT_SendCSW+0x68>)
 80102f6:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 80102fa:	68fb      	ldr	r3, [r7, #12]
 80102fc:	78fa      	ldrb	r2, [r7, #3]
 80102fe:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 8010302:	68fb      	ldr	r3, [r7, #12]
 8010304:	2200      	movs	r2, #0
 8010306:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 8010308:	4b0c      	ldr	r3, [pc, #48]	@ (801033c <MSC_BOT_SendCSW+0x6c>)
 801030a:	7819      	ldrb	r1, [r3, #0]
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 8010312:	230d      	movs	r3, #13
 8010314:	6878      	ldr	r0, [r7, #4]
 8010316:	f004 fd2b 	bl	8014d70 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 801031a:	4b09      	ldr	r3, [pc, #36]	@ (8010340 <MSC_BOT_SendCSW+0x70>)
 801031c:	7819      	ldrb	r1, [r3, #0]
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8010324:	231f      	movs	r3, #31
 8010326:	6878      	ldr	r0, [r7, #4]
 8010328:	f004 fd43 	bl	8014db2 <USBD_LL_PrepareReceive>
 801032c:	e000      	b.n	8010330 <MSC_BOT_SendCSW+0x60>
    return;
 801032e:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8010330:	3710      	adds	r7, #16
 8010332:	46bd      	mov	sp, r7
 8010334:	bd80      	pop	{r7, pc}
 8010336:	bf00      	nop
 8010338:	53425355 	.word	0x53425355
 801033c:	2000009a 	.word	0x2000009a
 8010340:	2000009b 	.word	0x2000009b

08010344 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 8010344:	b580      	push	{r7, lr}
 8010346:	b084      	sub	sp, #16
 8010348:	af00      	add	r7, sp, #0
 801034a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	32b0      	adds	r2, #176	@ 0xb0
 8010356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801035a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	2b00      	cmp	r3, #0
 8010360:	d02a      	beq.n	80103b8 <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 8010362:	68fb      	ldr	r3, [r7, #12]
 8010364:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8010368:	2b00      	cmp	r3, #0
 801036a:	d10e      	bne.n	801038a <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 801036c:	68fb      	ldr	r3, [r7, #12]
 801036e:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 8010372:	2b00      	cmp	r3, #0
 8010374:	d009      	beq.n	801038a <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 8010376:	68fb      	ldr	r3, [r7, #12]
 8010378:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 801037a:	2b00      	cmp	r3, #0
 801037c:	d105      	bne.n	801038a <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 801037e:	4b10      	ldr	r3, [pc, #64]	@ (80103c0 <MSC_BOT_Abort+0x7c>)
 8010380:	781b      	ldrb	r3, [r3, #0]
 8010382:	4619      	mov	r1, r3
 8010384:	6878      	ldr	r0, [r7, #4]
 8010386:	f004 fc6a 	bl	8014c5e <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 801038a:	4b0e      	ldr	r3, [pc, #56]	@ (80103c4 <MSC_BOT_Abort+0x80>)
 801038c:	781b      	ldrb	r3, [r3, #0]
 801038e:	4619      	mov	r1, r3
 8010390:	6878      	ldr	r0, [r7, #4]
 8010392:	f004 fc64 	bl	8014c5e <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	7a5b      	ldrb	r3, [r3, #9]
 801039a:	2b02      	cmp	r3, #2
 801039c:	d10d      	bne.n	80103ba <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 801039e:	4b09      	ldr	r3, [pc, #36]	@ (80103c4 <MSC_BOT_Abort+0x80>)
 80103a0:	781b      	ldrb	r3, [r3, #0]
 80103a2:	4619      	mov	r1, r3
 80103a4:	6878      	ldr	r0, [r7, #4]
 80103a6:	f004 fc5a 	bl	8014c5e <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 80103aa:	4b05      	ldr	r3, [pc, #20]	@ (80103c0 <MSC_BOT_Abort+0x7c>)
 80103ac:	781b      	ldrb	r3, [r3, #0]
 80103ae:	4619      	mov	r1, r3
 80103b0:	6878      	ldr	r0, [r7, #4]
 80103b2:	f004 fc54 	bl	8014c5e <USBD_LL_StallEP>
 80103b6:	e000      	b.n	80103ba <MSC_BOT_Abort+0x76>
    return;
 80103b8:	bf00      	nop
  }
}
 80103ba:	3710      	adds	r7, #16
 80103bc:	46bd      	mov	sp, r7
 80103be:	bd80      	pop	{r7, pc}
 80103c0:	2000009b 	.word	0x2000009b
 80103c4:	2000009a 	.word	0x2000009a

080103c8 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80103c8:	b580      	push	{r7, lr}
 80103ca:	b084      	sub	sp, #16
 80103cc:	af00      	add	r7, sp, #0
 80103ce:	6078      	str	r0, [r7, #4]
 80103d0:	460b      	mov	r3, r1
 80103d2:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	32b0      	adds	r2, #176	@ 0xb0
 80103de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80103e2:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 80103e4:	68fb      	ldr	r3, [r7, #12]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d01d      	beq.n	8010426 <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	7a5b      	ldrb	r3, [r3, #9]
 80103ee:	2b02      	cmp	r3, #2
 80103f0:	d10c      	bne.n	801040c <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 80103f2:	4b10      	ldr	r3, [pc, #64]	@ (8010434 <MSC_BOT_CplClrFeature+0x6c>)
 80103f4:	781b      	ldrb	r3, [r3, #0]
 80103f6:	4619      	mov	r1, r3
 80103f8:	6878      	ldr	r0, [r7, #4]
 80103fa:	f004 fc30 	bl	8014c5e <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 80103fe:	4b0e      	ldr	r3, [pc, #56]	@ (8010438 <MSC_BOT_CplClrFeature+0x70>)
 8010400:	781b      	ldrb	r3, [r3, #0]
 8010402:	4619      	mov	r1, r3
 8010404:	6878      	ldr	r0, [r7, #4]
 8010406:	f004 fc2a 	bl	8014c5e <USBD_LL_StallEP>
 801040a:	e00f      	b.n	801042c <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 801040c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010410:	2b00      	cmp	r3, #0
 8010412:	da0a      	bge.n	801042a <MSC_BOT_CplClrFeature+0x62>
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	7a5b      	ldrb	r3, [r3, #9]
 8010418:	2b01      	cmp	r3, #1
 801041a:	d006      	beq.n	801042a <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 801041c:	2101      	movs	r1, #1
 801041e:	6878      	ldr	r0, [r7, #4]
 8010420:	f7ff ff56 	bl	80102d0 <MSC_BOT_SendCSW>
 8010424:	e002      	b.n	801042c <MSC_BOT_CplClrFeature+0x64>
    return;
 8010426:	bf00      	nop
 8010428:	e000      	b.n	801042c <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 801042a:	bf00      	nop
  }
}
 801042c:	3710      	adds	r7, #16
 801042e:	46bd      	mov	sp, r7
 8010430:	bd80      	pop	{r7, pc}
 8010432:	bf00      	nop
 8010434:	2000009a 	.word	0x2000009a
 8010438:	2000009b 	.word	0x2000009b

0801043c <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 801043c:	b580      	push	{r7, lr}
 801043e:	b086      	sub	sp, #24
 8010440:	af00      	add	r7, sp, #0
 8010442:	60f8      	str	r0, [r7, #12]
 8010444:	460b      	mov	r3, r1
 8010446:	607a      	str	r2, [r7, #4]
 8010448:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801044a:	68fb      	ldr	r3, [r7, #12]
 801044c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	32b0      	adds	r2, #176	@ 0xb0
 8010454:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010458:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 801045a:	693b      	ldr	r3, [r7, #16]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d102      	bne.n	8010466 <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 8010460:	f04f 33ff 	mov.w	r3, #4294967295
 8010464:	e18f      	b.n	8010786 <SCSI_ProcessCmd+0x34a>
  }

  switch (cmd[0])
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	781b      	ldrb	r3, [r3, #0]
 801046a:	2b5a      	cmp	r3, #90	@ 0x5a
 801046c:	f300 80e0 	bgt.w	8010630 <SCSI_ProcessCmd+0x1f4>
 8010470:	2b00      	cmp	r3, #0
 8010472:	da21      	bge.n	80104b8 <SCSI_ProcessCmd+0x7c>
 8010474:	e17c      	b.n	8010770 <SCSI_ProcessCmd+0x334>
 8010476:	3b9e      	subs	r3, #158	@ 0x9e
 8010478:	2b0c      	cmp	r3, #12
 801047a:	f200 8179 	bhi.w	8010770 <SCSI_ProcessCmd+0x334>
 801047e:	a201      	add	r2, pc, #4	@ (adr r2, 8010484 <SCSI_ProcessCmd+0x48>)
 8010480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010484:	080106e1 	.word	0x080106e1
 8010488:	08010771 	.word	0x08010771
 801048c:	0801074d 	.word	0x0801074d
 8010490:	08010771 	.word	0x08010771
 8010494:	08010771 	.word	0x08010771
 8010498:	08010771 	.word	0x08010771
 801049c:	08010771 	.word	0x08010771
 80104a0:	08010771 	.word	0x08010771
 80104a4:	08010771 	.word	0x08010771
 80104a8:	08010771 	.word	0x08010771
 80104ac:	08010705 	.word	0x08010705
 80104b0:	08010771 	.word	0x08010771
 80104b4:	08010729 	.word	0x08010729
 80104b8:	2b5a      	cmp	r3, #90	@ 0x5a
 80104ba:	f200 8159 	bhi.w	8010770 <SCSI_ProcessCmd+0x334>
 80104be:	a201      	add	r2, pc, #4	@ (adr r2, 80104c4 <SCSI_ProcessCmd+0x88>)
 80104c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104c4:	0801063f 	.word	0x0801063f
 80104c8:	08010771 	.word	0x08010771
 80104cc:	08010771 	.word	0x08010771
 80104d0:	08010651 	.word	0x08010651
 80104d4:	08010771 	.word	0x08010771
 80104d8:	08010771 	.word	0x08010771
 80104dc:	08010771 	.word	0x08010771
 80104e0:	08010771 	.word	0x08010771
 80104e4:	08010771 	.word	0x08010771
 80104e8:	08010771 	.word	0x08010771
 80104ec:	08010771 	.word	0x08010771
 80104f0:	08010771 	.word	0x08010771
 80104f4:	08010771 	.word	0x08010771
 80104f8:	08010771 	.word	0x08010771
 80104fc:	08010771 	.word	0x08010771
 8010500:	08010771 	.word	0x08010771
 8010504:	08010771 	.word	0x08010771
 8010508:	08010771 	.word	0x08010771
 801050c:	08010663 	.word	0x08010663
 8010510:	08010771 	.word	0x08010771
 8010514:	08010771 	.word	0x08010771
 8010518:	08010771 	.word	0x08010771
 801051c:	08010771 	.word	0x08010771
 8010520:	08010771 	.word	0x08010771
 8010524:	08010771 	.word	0x08010771
 8010528:	08010771 	.word	0x08010771
 801052c:	08010699 	.word	0x08010699
 8010530:	08010675 	.word	0x08010675
 8010534:	0801075f 	.word	0x0801075f
 8010538:	08010771 	.word	0x08010771
 801053c:	08010687 	.word	0x08010687
 8010540:	08010771 	.word	0x08010771
 8010544:	08010771 	.word	0x08010771
 8010548:	08010771 	.word	0x08010771
 801054c:	08010771 	.word	0x08010771
 8010550:	080106bd 	.word	0x080106bd
 8010554:	08010771 	.word	0x08010771
 8010558:	080106cf 	.word	0x080106cf
 801055c:	08010771 	.word	0x08010771
 8010560:	08010771 	.word	0x08010771
 8010564:	080106f3 	.word	0x080106f3
 8010568:	08010771 	.word	0x08010771
 801056c:	08010717 	.word	0x08010717
 8010570:	08010771 	.word	0x08010771
 8010574:	08010771 	.word	0x08010771
 8010578:	08010771 	.word	0x08010771
 801057c:	08010771 	.word	0x08010771
 8010580:	0801073b 	.word	0x0801073b
 8010584:	08010771 	.word	0x08010771
 8010588:	08010771 	.word	0x08010771
 801058c:	08010771 	.word	0x08010771
 8010590:	08010771 	.word	0x08010771
 8010594:	08010771 	.word	0x08010771
 8010598:	08010771 	.word	0x08010771
 801059c:	08010771 	.word	0x08010771
 80105a0:	08010771 	.word	0x08010771
 80105a4:	08010771 	.word	0x08010771
 80105a8:	08010771 	.word	0x08010771
 80105ac:	08010771 	.word	0x08010771
 80105b0:	08010771 	.word	0x08010771
 80105b4:	08010771 	.word	0x08010771
 80105b8:	08010771 	.word	0x08010771
 80105bc:	08010771 	.word	0x08010771
 80105c0:	08010771 	.word	0x08010771
 80105c4:	08010771 	.word	0x08010771
 80105c8:	08010771 	.word	0x08010771
 80105cc:	08010771 	.word	0x08010771
 80105d0:	08010771 	.word	0x08010771
 80105d4:	08010771 	.word	0x08010771
 80105d8:	08010771 	.word	0x08010771
 80105dc:	08010771 	.word	0x08010771
 80105e0:	08010771 	.word	0x08010771
 80105e4:	08010771 	.word	0x08010771
 80105e8:	08010771 	.word	0x08010771
 80105ec:	08010771 	.word	0x08010771
 80105f0:	08010771 	.word	0x08010771
 80105f4:	08010771 	.word	0x08010771
 80105f8:	08010771 	.word	0x08010771
 80105fc:	08010771 	.word	0x08010771
 8010600:	08010771 	.word	0x08010771
 8010604:	08010771 	.word	0x08010771
 8010608:	08010771 	.word	0x08010771
 801060c:	08010771 	.word	0x08010771
 8010610:	08010771 	.word	0x08010771
 8010614:	08010771 	.word	0x08010771
 8010618:	08010771 	.word	0x08010771
 801061c:	08010771 	.word	0x08010771
 8010620:	08010771 	.word	0x08010771
 8010624:	08010771 	.word	0x08010771
 8010628:	08010771 	.word	0x08010771
 801062c:	080106ab 	.word	0x080106ab
 8010630:	2baa      	cmp	r3, #170	@ 0xaa
 8010632:	f300 809d 	bgt.w	8010770 <SCSI_ProcessCmd+0x334>
 8010636:	2b9e      	cmp	r3, #158	@ 0x9e
 8010638:	f6bf af1d 	bge.w	8010476 <SCSI_ProcessCmd+0x3a>
 801063c:	e098      	b.n	8010770 <SCSI_ProcessCmd+0x334>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 801063e:	7afb      	ldrb	r3, [r7, #11]
 8010640:	687a      	ldr	r2, [r7, #4]
 8010642:	4619      	mov	r1, r3
 8010644:	68f8      	ldr	r0, [r7, #12]
 8010646:	f000 f8a3 	bl	8010790 <SCSI_TestUnitReady>
 801064a:	4603      	mov	r3, r0
 801064c:	75fb      	strb	r3, [r7, #23]
      break;
 801064e:	e098      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 8010650:	7afb      	ldrb	r3, [r7, #11]
 8010652:	687a      	ldr	r2, [r7, #4]
 8010654:	4619      	mov	r1, r3
 8010656:	68f8      	ldr	r0, [r7, #12]
 8010658:	f000 fbb4 	bl	8010dc4 <SCSI_RequestSense>
 801065c:	4603      	mov	r3, r0
 801065e:	75fb      	strb	r3, [r7, #23]
      break;
 8010660:	e08f      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 8010662:	7afb      	ldrb	r3, [r7, #11]
 8010664:	687a      	ldr	r2, [r7, #4]
 8010666:	4619      	mov	r1, r3
 8010668:	68f8      	ldr	r0, [r7, #12]
 801066a:	f000 f8eb 	bl	8010844 <SCSI_Inquiry>
 801066e:	4603      	mov	r3, r0
 8010670:	75fb      	strb	r3, [r7, #23]
      break;
 8010672:	e086      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 8010674:	7afb      	ldrb	r3, [r7, #11]
 8010676:	687a      	ldr	r2, [r7, #4]
 8010678:	4619      	mov	r1, r3
 801067a:	68f8      	ldr	r0, [r7, #12]
 801067c:	f000 fc70 	bl	8010f60 <SCSI_StartStopUnit>
 8010680:	4603      	mov	r3, r0
 8010682:	75fb      	strb	r3, [r7, #23]
      break;
 8010684:	e07d      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 8010686:	7afb      	ldrb	r3, [r7, #11]
 8010688:	687a      	ldr	r2, [r7, #4]
 801068a:	4619      	mov	r1, r3
 801068c:	68f8      	ldr	r0, [r7, #12]
 801068e:	f000 fcbc 	bl	801100a <SCSI_AllowPreventRemovable>
 8010692:	4603      	mov	r3, r0
 8010694:	75fb      	strb	r3, [r7, #23]
      break;
 8010696:	e074      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 8010698:	7afb      	ldrb	r3, [r7, #11]
 801069a:	687a      	ldr	r2, [r7, #4]
 801069c:	4619      	mov	r1, r3
 801069e:	68f8      	ldr	r0, [r7, #12]
 80106a0:	f000 faf2 	bl	8010c88 <SCSI_ModeSense6>
 80106a4:	4603      	mov	r3, r0
 80106a6:	75fb      	strb	r3, [r7, #23]
      break;
 80106a8:	e06b      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 80106aa:	7afb      	ldrb	r3, [r7, #11]
 80106ac:	687a      	ldr	r2, [r7, #4]
 80106ae:	4619      	mov	r1, r3
 80106b0:	68f8      	ldr	r0, [r7, #12]
 80106b2:	f000 fb39 	bl	8010d28 <SCSI_ModeSense10>
 80106b6:	4603      	mov	r3, r0
 80106b8:	75fb      	strb	r3, [r7, #23]
      break;
 80106ba:	e062      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 80106bc:	7afb      	ldrb	r3, [r7, #11]
 80106be:	687a      	ldr	r2, [r7, #4]
 80106c0:	4619      	mov	r1, r3
 80106c2:	68f8      	ldr	r0, [r7, #12]
 80106c4:	f000 fa64 	bl	8010b90 <SCSI_ReadFormatCapacity>
 80106c8:	4603      	mov	r3, r0
 80106ca:	75fb      	strb	r3, [r7, #23]
      break;
 80106cc:	e059      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 80106ce:	7afb      	ldrb	r3, [r7, #11]
 80106d0:	687a      	ldr	r2, [r7, #4]
 80106d2:	4619      	mov	r1, r3
 80106d4:	68f8      	ldr	r0, [r7, #12]
 80106d6:	f000 f931 	bl	801093c <SCSI_ReadCapacity10>
 80106da:	4603      	mov	r3, r0
 80106dc:	75fb      	strb	r3, [r7, #23]
      break;
 80106de:	e050      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 80106e0:	7afb      	ldrb	r3, [r7, #11]
 80106e2:	687a      	ldr	r2, [r7, #4]
 80106e4:	4619      	mov	r1, r3
 80106e6:	68f8      	ldr	r0, [r7, #12]
 80106e8:	f000 f9a2 	bl	8010a30 <SCSI_ReadCapacity16>
 80106ec:	4603      	mov	r3, r0
 80106ee:	75fb      	strb	r3, [r7, #23]
      break;
 80106f0:	e047      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 80106f2:	7afb      	ldrb	r3, [r7, #11]
 80106f4:	687a      	ldr	r2, [r7, #4]
 80106f6:	4619      	mov	r1, r3
 80106f8:	68f8      	ldr	r0, [r7, #12]
 80106fa:	f000 fcb3 	bl	8011064 <SCSI_Read10>
 80106fe:	4603      	mov	r3, r0
 8010700:	75fb      	strb	r3, [r7, #23]
      break;
 8010702:	e03e      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 8010704:	7afb      	ldrb	r3, [r7, #11]
 8010706:	687a      	ldr	r2, [r7, #4]
 8010708:	4619      	mov	r1, r3
 801070a:	68f8      	ldr	r0, [r7, #12]
 801070c:	f000 fd54 	bl	80111b8 <SCSI_Read12>
 8010710:	4603      	mov	r3, r0
 8010712:	75fb      	strb	r3, [r7, #23]
      break;
 8010714:	e035      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 8010716:	7afb      	ldrb	r3, [r7, #11]
 8010718:	687a      	ldr	r2, [r7, #4]
 801071a:	4619      	mov	r1, r3
 801071c:	68f8      	ldr	r0, [r7, #12]
 801071e:	f000 fe01 	bl	8011324 <SCSI_Write10>
 8010722:	4603      	mov	r3, r0
 8010724:	75fb      	strb	r3, [r7, #23]
      break;
 8010726:	e02c      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 8010728:	7afb      	ldrb	r3, [r7, #11]
 801072a:	687a      	ldr	r2, [r7, #4]
 801072c:	4619      	mov	r1, r3
 801072e:	68f8      	ldr	r0, [r7, #12]
 8010730:	f000 fed0 	bl	80114d4 <SCSI_Write12>
 8010734:	4603      	mov	r3, r0
 8010736:	75fb      	strb	r3, [r7, #23]
      break;
 8010738:	e023      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 801073a:	7afb      	ldrb	r3, [r7, #11]
 801073c:	687a      	ldr	r2, [r7, #4]
 801073e:	4619      	mov	r1, r3
 8010740:	68f8      	ldr	r0, [r7, #12]
 8010742:	f000 ffaf 	bl	80116a4 <SCSI_Verify10>
 8010746:	4603      	mov	r3, r0
 8010748:	75fb      	strb	r3, [r7, #23]
      break;
 801074a:	e01a      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_REPORT_LUNS:
      ret = SCSI_ReportLuns(pdev, lun, cmd);
 801074c:	7afb      	ldrb	r3, [r7, #11]
 801074e:	687a      	ldr	r2, [r7, #4]
 8010750:	4619      	mov	r1, r3
 8010752:	68f8      	ldr	r0, [r7, #12]
 8010754:	f000 ffe8 	bl	8011728 <SCSI_ReportLuns>
 8010758:	4603      	mov	r3, r0
 801075a:	75fb      	strb	r3, [r7, #23]
      break;
 801075c:	e011      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    case SCSI_RECEIVE_DIAGNOSTIC_RESULTS:
      ret = SCSI_ReceiveDiagnosticResults(pdev, lun, cmd);
 801075e:	7afb      	ldrb	r3, [r7, #11]
 8010760:	687a      	ldr	r2, [r7, #4]
 8010762:	4619      	mov	r1, r3
 8010764:	68f8      	ldr	r0, [r7, #12]
 8010766:	f001 f833 	bl	80117d0 <SCSI_ReceiveDiagnosticResults>
 801076a:	4603      	mov	r3, r0
 801076c:	75fb      	strb	r3, [r7, #23]
      break;
 801076e:	e008      	b.n	8010782 <SCSI_ProcessCmd+0x346>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 8010770:	7af9      	ldrb	r1, [r7, #11]
 8010772:	2320      	movs	r3, #32
 8010774:	2205      	movs	r2, #5
 8010776:	68f8      	ldr	r0, [r7, #12]
 8010778:	f000 fba7 	bl	8010eca <SCSI_SenseCode>
      ret = -1;
 801077c:	23ff      	movs	r3, #255	@ 0xff
 801077e:	75fb      	strb	r3, [r7, #23]
      break;
 8010780:	bf00      	nop
  }

  return ret;
 8010782:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010786:	4618      	mov	r0, r3
 8010788:	3718      	adds	r7, #24
 801078a:	46bd      	mov	sp, r7
 801078c:	bd80      	pop	{r7, pc}
 801078e:	bf00      	nop

08010790 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010790:	b580      	push	{r7, lr}
 8010792:	b086      	sub	sp, #24
 8010794:	af00      	add	r7, sp, #0
 8010796:	60f8      	str	r0, [r7, #12]
 8010798:	460b      	mov	r3, r1
 801079a:	607a      	str	r2, [r7, #4]
 801079c:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801079e:	68fb      	ldr	r3, [r7, #12]
 80107a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80107a4:	68fb      	ldr	r3, [r7, #12]
 80107a6:	32b0      	adds	r2, #176	@ 0xb0
 80107a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80107ac:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80107ae:	697b      	ldr	r3, [r7, #20]
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d102      	bne.n	80107ba <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 80107b4:	f04f 33ff 	mov.w	r3, #4294967295
 80107b8:	e03f      	b.n	801083a <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 80107ba:	697b      	ldr	r3, [r7, #20]
 80107bc:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d00a      	beq.n	80107da <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80107c4:	697b      	ldr	r3, [r7, #20]
 80107c6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80107ca:	2320      	movs	r3, #32
 80107cc:	2205      	movs	r2, #5
 80107ce:	68f8      	ldr	r0, [r7, #12]
 80107d0:	f000 fb7b 	bl	8010eca <SCSI_SenseCode>

    return -1;
 80107d4:	f04f 33ff 	mov.w	r3, #4294967295
 80107d8:	e02f      	b.n	801083a <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 80107da:	697b      	ldr	r3, [r7, #20]
 80107dc:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80107e0:	2b02      	cmp	r3, #2
 80107e2:	d10b      	bne.n	80107fc <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80107e4:	7af9      	ldrb	r1, [r7, #11]
 80107e6:	233a      	movs	r3, #58	@ 0x3a
 80107e8:	2202      	movs	r2, #2
 80107ea:	68f8      	ldr	r0, [r7, #12]
 80107ec:	f000 fb6d 	bl	8010eca <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 80107f0:	697b      	ldr	r3, [r7, #20]
 80107f2:	2205      	movs	r2, #5
 80107f4:	721a      	strb	r2, [r3, #8]
    return -1;
 80107f6:	f04f 33ff 	mov.w	r3, #4294967295
 80107fa:	e01e      	b.n	801083a <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 80107fc:	68fb      	ldr	r3, [r7, #12]
 80107fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010802:	68fa      	ldr	r2, [r7, #12]
 8010804:	33b0      	adds	r3, #176	@ 0xb0
 8010806:	009b      	lsls	r3, r3, #2
 8010808:	4413      	add	r3, r2
 801080a:	685b      	ldr	r3, [r3, #4]
 801080c:	689b      	ldr	r3, [r3, #8]
 801080e:	7afa      	ldrb	r2, [r7, #11]
 8010810:	4610      	mov	r0, r2
 8010812:	4798      	blx	r3
 8010814:	4603      	mov	r3, r0
 8010816:	2b00      	cmp	r3, #0
 8010818:	d00b      	beq.n	8010832 <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 801081a:	7af9      	ldrb	r1, [r7, #11]
 801081c:	233a      	movs	r3, #58	@ 0x3a
 801081e:	2202      	movs	r2, #2
 8010820:	68f8      	ldr	r0, [r7, #12]
 8010822:	f000 fb52 	bl	8010eca <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8010826:	697b      	ldr	r3, [r7, #20]
 8010828:	2205      	movs	r2, #5
 801082a:	721a      	strb	r2, [r3, #8]

    return -1;
 801082c:	f04f 33ff 	mov.w	r3, #4294967295
 8010830:	e003      	b.n	801083a <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 8010832:	697b      	ldr	r3, [r7, #20]
 8010834:	2200      	movs	r2, #0
 8010836:	60da      	str	r2, [r3, #12]

  return 0;
 8010838:	2300      	movs	r3, #0
}
 801083a:	4618      	mov	r0, r3
 801083c:	3718      	adds	r7, #24
 801083e:	46bd      	mov	sp, r7
 8010840:	bd80      	pop	{r7, pc}
	...

08010844 <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010844:	b580      	push	{r7, lr}
 8010846:	b088      	sub	sp, #32
 8010848:	af00      	add	r7, sp, #0
 801084a:	60f8      	str	r0, [r7, #12]
 801084c:	460b      	mov	r3, r1
 801084e:	607a      	str	r2, [r7, #4]
 8010850:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	32b0      	adds	r2, #176	@ 0xb0
 801085c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010860:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8010862:	69bb      	ldr	r3, [r7, #24]
 8010864:	2b00      	cmp	r3, #0
 8010866:	d102      	bne.n	801086e <SCSI_Inquiry+0x2a>
  {
    return -1;
 8010868:	f04f 33ff 	mov.w	r3, #4294967295
 801086c:	e05e      	b.n	801092c <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 801086e:	69bb      	ldr	r3, [r7, #24]
 8010870:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010874:	2b00      	cmp	r3, #0
 8010876:	d10a      	bne.n	801088e <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010878:	69bb      	ldr	r3, [r7, #24]
 801087a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801087e:	2320      	movs	r3, #32
 8010880:	2205      	movs	r2, #5
 8010882:	68f8      	ldr	r0, [r7, #12]
 8010884:	f000 fb21 	bl	8010eca <SCSI_SenseCode>
    return -1;
 8010888:	f04f 33ff 	mov.w	r3, #4294967295
 801088c:	e04e      	b.n	801092c <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	3301      	adds	r3, #1
 8010892:	781b      	ldrb	r3, [r3, #0]
 8010894:	f003 0301 	and.w	r3, r3, #1
 8010898:	2b00      	cmp	r3, #0
 801089a:	d020      	beq.n	80108de <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	3302      	adds	r3, #2
 80108a0:	781b      	ldrb	r3, [r3, #0]
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d105      	bne.n	80108b2 <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 80108a6:	2206      	movs	r2, #6
 80108a8:	4922      	ldr	r1, [pc, #136]	@ (8010934 <SCSI_Inquiry+0xf0>)
 80108aa:	69b8      	ldr	r0, [r7, #24]
 80108ac:	f001 f908 	bl	8011ac0 <SCSI_UpdateBotData>
 80108b0:	e03b      	b.n	801092a <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	3302      	adds	r3, #2
 80108b6:	781b      	ldrb	r3, [r3, #0]
 80108b8:	2b80      	cmp	r3, #128	@ 0x80
 80108ba:	d105      	bne.n	80108c8 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 80108bc:	2208      	movs	r2, #8
 80108be:	491e      	ldr	r1, [pc, #120]	@ (8010938 <SCSI_Inquiry+0xf4>)
 80108c0:	69b8      	ldr	r0, [r7, #24]
 80108c2:	f001 f8fd 	bl	8011ac0 <SCSI_UpdateBotData>
 80108c6:	e030      	b.n	801092a <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 80108c8:	69bb      	ldr	r3, [r7, #24]
 80108ca:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80108ce:	2324      	movs	r3, #36	@ 0x24
 80108d0:	2205      	movs	r2, #5
 80108d2:	68f8      	ldr	r0, [r7, #12]
 80108d4:	f000 faf9 	bl	8010eca <SCSI_SenseCode>
                     INVALID_FIELD_IN_COMMAND);

      return -1;
 80108d8:	f04f 33ff 	mov.w	r3, #4294967295
 80108dc:	e026      	b.n	801092c <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80108e4:	68fa      	ldr	r2, [r7, #12]
 80108e6:	33b0      	adds	r3, #176	@ 0xb0
 80108e8:	009b      	lsls	r3, r3, #2
 80108ea:	4413      	add	r3, r2
 80108ec:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 80108ee:	69d9      	ldr	r1, [r3, #28]
 80108f0:	7afa      	ldrb	r2, [r7, #11]
 80108f2:	4613      	mov	r3, r2
 80108f4:	00db      	lsls	r3, r3, #3
 80108f6:	4413      	add	r3, r2
 80108f8:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 80108fa:	440b      	add	r3, r1
 80108fc:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 80108fe:	697b      	ldr	r3, [r7, #20]
 8010900:	3304      	adds	r3, #4
 8010902:	781b      	ldrb	r3, [r3, #0]
 8010904:	3305      	adds	r3, #5
 8010906:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	3304      	adds	r3, #4
 801090c:	781b      	ldrb	r3, [r3, #0]
 801090e:	461a      	mov	r2, r3
 8010910:	8bfb      	ldrh	r3, [r7, #30]
 8010912:	4293      	cmp	r3, r2
 8010914:	d303      	bcc.n	801091e <SCSI_Inquiry+0xda>
    {
      len = params[4];
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	3304      	adds	r3, #4
 801091a:	781b      	ldrb	r3, [r3, #0]
 801091c:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 801091e:	8bfb      	ldrh	r3, [r7, #30]
 8010920:	461a      	mov	r2, r3
 8010922:	6979      	ldr	r1, [r7, #20]
 8010924:	69b8      	ldr	r0, [r7, #24]
 8010926:	f001 f8cb 	bl	8011ac0 <SCSI_UpdateBotData>
  }

  return 0;
 801092a:	2300      	movs	r3, #0
}
 801092c:	4618      	mov	r0, r3
 801092e:	3720      	adds	r7, #32
 8010930:	46bd      	mov	sp, r7
 8010932:	bd80      	pop	{r7, pc}
 8010934:	2000009c 	.word	0x2000009c
 8010938:	200000a4 	.word	0x200000a4

0801093c <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801093c:	b580      	push	{r7, lr}
 801093e:	b088      	sub	sp, #32
 8010940:	af00      	add	r7, sp, #0
 8010942:	60f8      	str	r0, [r7, #12]
 8010944:	460b      	mov	r3, r1
 8010946:	607a      	str	r2, [r7, #4]
 8010948:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	32b0      	adds	r2, #176	@ 0xb0
 8010954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010958:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 801095a:	7afb      	ldrb	r3, [r7, #11]
 801095c:	3326      	adds	r3, #38	@ 0x26
 801095e:	011b      	lsls	r3, r3, #4
 8010960:	69fa      	ldr	r2, [r7, #28]
 8010962:	4413      	add	r3, r2
 8010964:	3304      	adds	r3, #4
 8010966:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8010968:	69fb      	ldr	r3, [r7, #28]
 801096a:	2b00      	cmp	r3, #0
 801096c:	d102      	bne.n	8010974 <SCSI_ReadCapacity10+0x38>
  {
    return -1;
 801096e:	f04f 33ff 	mov.w	r3, #4294967295
 8010972:	e059      	b.n	8010a28 <SCSI_ReadCapacity10+0xec>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 8010974:	68fb      	ldr	r3, [r7, #12]
 8010976:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801097a:	68fa      	ldr	r2, [r7, #12]
 801097c:	33b0      	adds	r3, #176	@ 0xb0
 801097e:	009b      	lsls	r3, r3, #2
 8010980:	4413      	add	r3, r2
 8010982:	685b      	ldr	r3, [r3, #4]
 8010984:	685b      	ldr	r3, [r3, #4]
 8010986:	69ba      	ldr	r2, [r7, #24]
 8010988:	1d11      	adds	r1, r2, #4
 801098a:	69ba      	ldr	r2, [r7, #24]
 801098c:	7af8      	ldrb	r0, [r7, #11]
 801098e:	4798      	blx	r3
 8010990:	4603      	mov	r3, r0
 8010992:	75fb      	strb	r3, [r7, #23]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8010994:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010998:	2b00      	cmp	r3, #0
 801099a:	d104      	bne.n	80109a6 <SCSI_ReadCapacity10+0x6a>
 801099c:	69fb      	ldr	r3, [r7, #28]
 801099e:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80109a2:	2b02      	cmp	r3, #2
 80109a4:	d108      	bne.n	80109b8 <SCSI_ReadCapacity10+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80109a6:	7af9      	ldrb	r1, [r7, #11]
 80109a8:	233a      	movs	r3, #58	@ 0x3a
 80109aa:	2202      	movs	r2, #2
 80109ac:	68f8      	ldr	r0, [r7, #12]
 80109ae:	f000 fa8c 	bl	8010eca <SCSI_SenseCode>
    return -1;
 80109b2:	f04f 33ff 	mov.w	r3, #4294967295
 80109b6:	e037      	b.n	8010a28 <SCSI_ReadCapacity10+0xec>
  }

  hmsc->bot_data[0] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 80109b8:	69bb      	ldr	r3, [r7, #24]
 80109ba:	685b      	ldr	r3, [r3, #4]
 80109bc:	3b01      	subs	r3, #1
 80109be:	0e1b      	lsrs	r3, r3, #24
 80109c0:	b2da      	uxtb	r2, r3
 80109c2:	69fb      	ldr	r3, [r7, #28]
 80109c4:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 80109c6:	69bb      	ldr	r3, [r7, #24]
 80109c8:	685b      	ldr	r3, [r3, #4]
 80109ca:	3b01      	subs	r3, #1
 80109cc:	0c1b      	lsrs	r3, r3, #16
 80109ce:	b2da      	uxtb	r2, r3
 80109d0:	69fb      	ldr	r3, [r7, #28]
 80109d2:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 80109d4:	69bb      	ldr	r3, [r7, #24]
 80109d6:	685b      	ldr	r3, [r3, #4]
 80109d8:	3b01      	subs	r3, #1
 80109da:	0a1b      	lsrs	r3, r3, #8
 80109dc:	b2da      	uxtb	r2, r3
 80109de:	69fb      	ldr	r3, [r7, #28]
 80109e0:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(p_scsi_blk->nbr - 1U);
 80109e2:	69bb      	ldr	r3, [r7, #24]
 80109e4:	685b      	ldr	r3, [r3, #4]
 80109e6:	b2db      	uxtb	r3, r3
 80109e8:	3b01      	subs	r3, #1
 80109ea:	b2da      	uxtb	r2, r3
 80109ec:	69fb      	ldr	r3, [r7, #28]
 80109ee:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(p_scsi_blk->size >> 24);
 80109f0:	69bb      	ldr	r3, [r7, #24]
 80109f2:	881b      	ldrh	r3, [r3, #0]
 80109f4:	161b      	asrs	r3, r3, #24
 80109f6:	b2da      	uxtb	r2, r3
 80109f8:	69fb      	ldr	r3, [r7, #28]
 80109fa:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(p_scsi_blk->size >> 16);
 80109fc:	69bb      	ldr	r3, [r7, #24]
 80109fe:	881b      	ldrh	r3, [r3, #0]
 8010a00:	141b      	asrs	r3, r3, #16
 8010a02:	b2da      	uxtb	r2, r3
 8010a04:	69fb      	ldr	r3, [r7, #28]
 8010a06:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(p_scsi_blk->size >> 8);
 8010a08:	69bb      	ldr	r3, [r7, #24]
 8010a0a:	881b      	ldrh	r3, [r3, #0]
 8010a0c:	0a1b      	lsrs	r3, r3, #8
 8010a0e:	b29b      	uxth	r3, r3
 8010a10:	b2da      	uxtb	r2, r3
 8010a12:	69fb      	ldr	r3, [r7, #28]
 8010a14:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->size);
 8010a16:	69bb      	ldr	r3, [r7, #24]
 8010a18:	881b      	ldrh	r3, [r3, #0]
 8010a1a:	b2da      	uxtb	r2, r3
 8010a1c:	69fb      	ldr	r3, [r7, #28]
 8010a1e:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 8010a20:	69fb      	ldr	r3, [r7, #28]
 8010a22:	2208      	movs	r2, #8
 8010a24:	60da      	str	r2, [r3, #12]

  return 0;
 8010a26:	2300      	movs	r3, #0
}
 8010a28:	4618      	mov	r0, r3
 8010a2a:	3720      	adds	r7, #32
 8010a2c:	46bd      	mov	sp, r7
 8010a2e:	bd80      	pop	{r7, pc}

08010a30 <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010a30:	b580      	push	{r7, lr}
 8010a32:	b088      	sub	sp, #32
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	60f8      	str	r0, [r7, #12]
 8010a38:	460b      	mov	r3, r1
 8010a3a:	607a      	str	r2, [r7, #4]
 8010a3c:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010a3e:	68fb      	ldr	r3, [r7, #12]
 8010a40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	32b0      	adds	r2, #176	@ 0xb0
 8010a48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a4c:	61bb      	str	r3, [r7, #24]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8010a4e:	7afb      	ldrb	r3, [r7, #11]
 8010a50:	3326      	adds	r3, #38	@ 0x26
 8010a52:	011b      	lsls	r3, r3, #4
 8010a54:	69ba      	ldr	r2, [r7, #24]
 8010a56:	4413      	add	r3, r2
 8010a58:	3304      	adds	r3, #4
 8010a5a:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8010a5c:	69bb      	ldr	r3, [r7, #24]
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d102      	bne.n	8010a68 <SCSI_ReadCapacity16+0x38>
  {
    return -1;
 8010a62:	f04f 33ff 	mov.w	r3, #4294967295
 8010a66:	e08f      	b.n	8010b88 <SCSI_ReadCapacity16+0x158>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 8010a68:	68fb      	ldr	r3, [r7, #12]
 8010a6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010a6e:	68fa      	ldr	r2, [r7, #12]
 8010a70:	33b0      	adds	r3, #176	@ 0xb0
 8010a72:	009b      	lsls	r3, r3, #2
 8010a74:	4413      	add	r3, r2
 8010a76:	685b      	ldr	r3, [r3, #4]
 8010a78:	685b      	ldr	r3, [r3, #4]
 8010a7a:	697a      	ldr	r2, [r7, #20]
 8010a7c:	1d11      	adds	r1, r2, #4
 8010a7e:	697a      	ldr	r2, [r7, #20]
 8010a80:	7af8      	ldrb	r0, [r7, #11]
 8010a82:	4798      	blx	r3
 8010a84:	4603      	mov	r3, r0
 8010a86:	74fb      	strb	r3, [r7, #19]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8010a88:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d104      	bne.n	8010a9a <SCSI_ReadCapacity16+0x6a>
 8010a90:	69bb      	ldr	r3, [r7, #24]
 8010a92:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8010a96:	2b02      	cmp	r3, #2
 8010a98:	d108      	bne.n	8010aac <SCSI_ReadCapacity16+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8010a9a:	7af9      	ldrb	r1, [r7, #11]
 8010a9c:	233a      	movs	r3, #58	@ 0x3a
 8010a9e:	2202      	movs	r2, #2
 8010aa0:	68f8      	ldr	r0, [r7, #12]
 8010aa2:	f000 fa12 	bl	8010eca <SCSI_SenseCode>
    return -1;
 8010aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8010aaa:	e06d      	b.n	8010b88 <SCSI_ReadCapacity16+0x158>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	330a      	adds	r3, #10
 8010ab0:	781b      	ldrb	r3, [r3, #0]
 8010ab2:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	330b      	adds	r3, #11
 8010ab8:	781b      	ldrb	r3, [r3, #0]
 8010aba:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8010abc:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	330c      	adds	r3, #12
 8010ac2:	781b      	ldrb	r3, [r3, #0]
 8010ac4:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 8010ac6:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 8010ac8:	687a      	ldr	r2, [r7, #4]
 8010aca:	320d      	adds	r2, #13
 8010acc:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 8010ace:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8010ad0:	69bb      	ldr	r3, [r7, #24]
 8010ad2:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 8010ad4:	2300      	movs	r3, #0
 8010ad6:	61fb      	str	r3, [r7, #28]
 8010ad8:	e008      	b.n	8010aec <SCSI_ReadCapacity16+0xbc>
  {
    hmsc->bot_data[idx] = 0U;
 8010ada:	69ba      	ldr	r2, [r7, #24]
 8010adc:	69fb      	ldr	r3, [r7, #28]
 8010ade:	4413      	add	r3, r2
 8010ae0:	3310      	adds	r3, #16
 8010ae2:	2200      	movs	r2, #0
 8010ae4:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 8010ae6:	69fb      	ldr	r3, [r7, #28]
 8010ae8:	3301      	adds	r3, #1
 8010aea:	61fb      	str	r3, [r7, #28]
 8010aec:	69bb      	ldr	r3, [r7, #24]
 8010aee:	68db      	ldr	r3, [r3, #12]
 8010af0:	69fa      	ldr	r2, [r7, #28]
 8010af2:	429a      	cmp	r2, r3
 8010af4:	d3f1      	bcc.n	8010ada <SCSI_ReadCapacity16+0xaa>
  }

  hmsc->bot_data[4] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 8010af6:	697b      	ldr	r3, [r7, #20]
 8010af8:	685b      	ldr	r3, [r3, #4]
 8010afa:	3b01      	subs	r3, #1
 8010afc:	0e1b      	lsrs	r3, r3, #24
 8010afe:	b2da      	uxtb	r2, r3
 8010b00:	69bb      	ldr	r3, [r7, #24]
 8010b02:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 8010b04:	697b      	ldr	r3, [r7, #20]
 8010b06:	685b      	ldr	r3, [r3, #4]
 8010b08:	3b01      	subs	r3, #1
 8010b0a:	0c1b      	lsrs	r3, r3, #16
 8010b0c:	b2da      	uxtb	r2, r3
 8010b0e:	69bb      	ldr	r3, [r7, #24]
 8010b10:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 8010b12:	697b      	ldr	r3, [r7, #20]
 8010b14:	685b      	ldr	r3, [r3, #4]
 8010b16:	3b01      	subs	r3, #1
 8010b18:	0a1b      	lsrs	r3, r3, #8
 8010b1a:	b2da      	uxtb	r2, r3
 8010b1c:	69bb      	ldr	r3, [r7, #24]
 8010b1e:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->nbr - 1U);
 8010b20:	697b      	ldr	r3, [r7, #20]
 8010b22:	685b      	ldr	r3, [r3, #4]
 8010b24:	b2db      	uxtb	r3, r3
 8010b26:	3b01      	subs	r3, #1
 8010b28:	b2da      	uxtb	r2, r3
 8010b2a:	69bb      	ldr	r3, [r7, #24]
 8010b2c:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(p_scsi_blk->size >>  24);
 8010b2e:	697b      	ldr	r3, [r7, #20]
 8010b30:	881b      	ldrh	r3, [r3, #0]
 8010b32:	161b      	asrs	r3, r3, #24
 8010b34:	b2da      	uxtb	r2, r3
 8010b36:	69bb      	ldr	r3, [r7, #24]
 8010b38:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(p_scsi_blk->size >>  16);
 8010b3a:	697b      	ldr	r3, [r7, #20]
 8010b3c:	881b      	ldrh	r3, [r3, #0]
 8010b3e:	141b      	asrs	r3, r3, #16
 8010b40:	b2da      	uxtb	r2, r3
 8010b42:	69bb      	ldr	r3, [r7, #24]
 8010b44:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(p_scsi_blk->size >>  8);
 8010b46:	697b      	ldr	r3, [r7, #20]
 8010b48:	881b      	ldrh	r3, [r3, #0]
 8010b4a:	0a1b      	lsrs	r3, r3, #8
 8010b4c:	b29b      	uxth	r3, r3
 8010b4e:	b2da      	uxtb	r2, r3
 8010b50:	69bb      	ldr	r3, [r7, #24]
 8010b52:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(p_scsi_blk->size);
 8010b54:	697b      	ldr	r3, [r7, #20]
 8010b56:	881b      	ldrh	r3, [r3, #0]
 8010b58:	b2da      	uxtb	r2, r3
 8010b5a:	69bb      	ldr	r3, [r7, #24]
 8010b5c:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	330a      	adds	r3, #10
 8010b62:	781b      	ldrb	r3, [r3, #0]
 8010b64:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	330b      	adds	r3, #11
 8010b6a:	781b      	ldrb	r3, [r3, #0]
 8010b6c:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8010b6e:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	330c      	adds	r3, #12
 8010b74:	781b      	ldrb	r3, [r3, #0]
 8010b76:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 8010b78:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 8010b7a:	687a      	ldr	r2, [r7, #4]
 8010b7c:	320d      	adds	r2, #13
 8010b7e:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 8010b80:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8010b82:	69bb      	ldr	r3, [r7, #24]
 8010b84:	60da      	str	r2, [r3, #12]

  return 0;
 8010b86:	2300      	movs	r3, #0
}
 8010b88:	4618      	mov	r0, r3
 8010b8a:	3720      	adds	r7, #32
 8010b8c:	46bd      	mov	sp, r7
 8010b8e:	bd80      	pop	{r7, pc}

08010b90 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b088      	sub	sp, #32
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	60f8      	str	r0, [r7, #12]
 8010b98:	460b      	mov	r3, r1
 8010b9a:	607a      	str	r2, [r7, #4]
 8010b9c:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010b9e:	68fb      	ldr	r3, [r7, #12]
 8010ba0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	32b0      	adds	r2, #176	@ 0xb0
 8010ba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010bac:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8010bae:	69bb      	ldr	r3, [r7, #24]
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	d102      	bne.n	8010bba <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 8010bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8010bb8:	e061      	b.n	8010c7e <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010bc0:	68fa      	ldr	r2, [r7, #12]
 8010bc2:	33b0      	adds	r3, #176	@ 0xb0
 8010bc4:	009b      	lsls	r3, r3, #2
 8010bc6:	4413      	add	r3, r2
 8010bc8:	685b      	ldr	r3, [r3, #4]
 8010bca:	685b      	ldr	r3, [r3, #4]
 8010bcc:	f107 0214 	add.w	r2, r7, #20
 8010bd0:	f107 0110 	add.w	r1, r7, #16
 8010bd4:	7af8      	ldrb	r0, [r7, #11]
 8010bd6:	4798      	blx	r3
 8010bd8:	4603      	mov	r3, r0
 8010bda:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8010bdc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d104      	bne.n	8010bee <SCSI_ReadFormatCapacity+0x5e>
 8010be4:	69bb      	ldr	r3, [r7, #24]
 8010be6:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8010bea:	2b02      	cmp	r3, #2
 8010bec:	d108      	bne.n	8010c00 <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8010bee:	7af9      	ldrb	r1, [r7, #11]
 8010bf0:	233a      	movs	r3, #58	@ 0x3a
 8010bf2:	2202      	movs	r2, #2
 8010bf4:	68f8      	ldr	r0, [r7, #12]
 8010bf6:	f000 f968 	bl	8010eca <SCSI_SenseCode>
    return -1;
 8010bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8010bfe:	e03e      	b.n	8010c7e <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 8010c00:	2300      	movs	r3, #0
 8010c02:	83fb      	strh	r3, [r7, #30]
 8010c04:	e007      	b.n	8010c16 <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 8010c06:	8bfb      	ldrh	r3, [r7, #30]
 8010c08:	69ba      	ldr	r2, [r7, #24]
 8010c0a:	4413      	add	r3, r2
 8010c0c:	2200      	movs	r2, #0
 8010c0e:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 8010c10:	8bfb      	ldrh	r3, [r7, #30]
 8010c12:	3301      	adds	r3, #1
 8010c14:	83fb      	strh	r3, [r7, #30]
 8010c16:	8bfb      	ldrh	r3, [r7, #30]
 8010c18:	2b0b      	cmp	r3, #11
 8010c1a:	d9f4      	bls.n	8010c06 <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 8010c1c:	69bb      	ldr	r3, [r7, #24]
 8010c1e:	2208      	movs	r2, #8
 8010c20:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 8010c22:	693b      	ldr	r3, [r7, #16]
 8010c24:	3b01      	subs	r3, #1
 8010c26:	0e1b      	lsrs	r3, r3, #24
 8010c28:	b2da      	uxtb	r2, r3
 8010c2a:	69bb      	ldr	r3, [r7, #24]
 8010c2c:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 8010c2e:	693b      	ldr	r3, [r7, #16]
 8010c30:	3b01      	subs	r3, #1
 8010c32:	0c1b      	lsrs	r3, r3, #16
 8010c34:	b2da      	uxtb	r2, r3
 8010c36:	69bb      	ldr	r3, [r7, #24]
 8010c38:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 8010c3a:	693b      	ldr	r3, [r7, #16]
 8010c3c:	3b01      	subs	r3, #1
 8010c3e:	0a1b      	lsrs	r3, r3, #8
 8010c40:	b2da      	uxtb	r2, r3
 8010c42:	69bb      	ldr	r3, [r7, #24]
 8010c44:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 8010c46:	693b      	ldr	r3, [r7, #16]
 8010c48:	b2db      	uxtb	r3, r3
 8010c4a:	3b01      	subs	r3, #1
 8010c4c:	b2da      	uxtb	r2, r3
 8010c4e:	69bb      	ldr	r3, [r7, #24]
 8010c50:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 8010c52:	69bb      	ldr	r3, [r7, #24]
 8010c54:	2202      	movs	r2, #2
 8010c56:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8010c58:	8abb      	ldrh	r3, [r7, #20]
 8010c5a:	141b      	asrs	r3, r3, #16
 8010c5c:	b2da      	uxtb	r2, r3
 8010c5e:	69bb      	ldr	r3, [r7, #24]
 8010c60:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 8010c62:	8abb      	ldrh	r3, [r7, #20]
 8010c64:	0a1b      	lsrs	r3, r3, #8
 8010c66:	b29b      	uxth	r3, r3
 8010c68:	b2da      	uxtb	r2, r3
 8010c6a:	69bb      	ldr	r3, [r7, #24]
 8010c6c:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 8010c6e:	8abb      	ldrh	r3, [r7, #20]
 8010c70:	b2da      	uxtb	r2, r3
 8010c72:	69bb      	ldr	r3, [r7, #24]
 8010c74:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 8010c76:	69bb      	ldr	r3, [r7, #24]
 8010c78:	220c      	movs	r2, #12
 8010c7a:	60da      	str	r2, [r3, #12]

  return 0;
 8010c7c:	2300      	movs	r3, #0
}
 8010c7e:	4618      	mov	r0, r3
 8010c80:	3720      	adds	r7, #32
 8010c82:	46bd      	mov	sp, r7
 8010c84:	bd80      	pop	{r7, pc}
	...

08010c88 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010c88:	b580      	push	{r7, lr}
 8010c8a:	b086      	sub	sp, #24
 8010c8c:	af00      	add	r7, sp, #0
 8010c8e:	60f8      	str	r0, [r7, #12]
 8010c90:	460b      	mov	r3, r1
 8010c92:	607a      	str	r2, [r7, #4]
 8010c94:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010c96:	68fb      	ldr	r3, [r7, #12]
 8010c98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	32b0      	adds	r2, #176	@ 0xb0
 8010ca0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ca4:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 8010ca6:	2304      	movs	r3, #4
 8010ca8:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8010caa:	693b      	ldr	r3, [r7, #16]
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d102      	bne.n	8010cb6 <SCSI_ModeSense6+0x2e>
  {
    return -1;
 8010cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8010cb4:	e02f      	b.n	8010d16 <SCSI_ModeSense6+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8010cb6:	68fb      	ldr	r3, [r7, #12]
 8010cb8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010cbc:	68fa      	ldr	r2, [r7, #12]
 8010cbe:	33b0      	adds	r3, #176	@ 0xb0
 8010cc0:	009b      	lsls	r3, r3, #2
 8010cc2:	4413      	add	r3, r2
 8010cc4:	685b      	ldr	r3, [r3, #4]
 8010cc6:	68db      	ldr	r3, [r3, #12]
 8010cc8:	7afa      	ldrb	r2, [r7, #11]
 8010cca:	4610      	mov	r0, r2
 8010ccc:	4798      	blx	r3
 8010cce:	4603      	mov	r3, r0
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d007      	beq.n	8010ce4 <SCSI_ModeSense6+0x5c>
  {
    MSC_Mode_Sense6_data[2] |= (0x1U << 7); /* Set the WP (write protection) bit */
 8010cd4:	4b12      	ldr	r3, [pc, #72]	@ (8010d20 <SCSI_ModeSense6+0x98>)
 8010cd6:	789b      	ldrb	r3, [r3, #2]
 8010cd8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010cdc:	b2da      	uxtb	r2, r3
 8010cde:	4b10      	ldr	r3, [pc, #64]	@ (8010d20 <SCSI_ModeSense6+0x98>)
 8010ce0:	709a      	strb	r2, [r3, #2]
 8010ce2:	e006      	b.n	8010cf2 <SCSI_ModeSense6+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[2] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 8010ce4:	4b0f      	ldr	r3, [pc, #60]	@ (8010d24 <SCSI_ModeSense6+0x9c>)
 8010ce6:	789b      	ldrb	r3, [r3, #2]
 8010ce8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010cec:	b2da      	uxtb	r2, r3
 8010cee:	4b0d      	ldr	r3, [pc, #52]	@ (8010d24 <SCSI_ModeSense6+0x9c>)
 8010cf0:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	3304      	adds	r3, #4
 8010cf6:	781b      	ldrb	r3, [r3, #0]
 8010cf8:	461a      	mov	r2, r3
 8010cfa:	8afb      	ldrh	r3, [r7, #22]
 8010cfc:	4293      	cmp	r3, r2
 8010cfe:	d303      	bcc.n	8010d08 <SCSI_ModeSense6+0x80>
  {
    len = params[4];
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	3304      	adds	r3, #4
 8010d04:	781b      	ldrb	r3, [r3, #0]
 8010d06:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 8010d08:	8afb      	ldrh	r3, [r7, #22]
 8010d0a:	461a      	mov	r2, r3
 8010d0c:	4904      	ldr	r1, [pc, #16]	@ (8010d20 <SCSI_ModeSense6+0x98>)
 8010d0e:	6938      	ldr	r0, [r7, #16]
 8010d10:	f000 fed6 	bl	8011ac0 <SCSI_UpdateBotData>

  return 0;
 8010d14:	2300      	movs	r3, #0
}
 8010d16:	4618      	mov	r0, r3
 8010d18:	3718      	adds	r7, #24
 8010d1a:	46bd      	mov	sp, r7
 8010d1c:	bd80      	pop	{r7, pc}
 8010d1e:	bf00      	nop
 8010d20:	200000ac 	.word	0x200000ac
 8010d24:	200000b0 	.word	0x200000b0

08010d28 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010d28:	b580      	push	{r7, lr}
 8010d2a:	b086      	sub	sp, #24
 8010d2c:	af00      	add	r7, sp, #0
 8010d2e:	60f8      	str	r0, [r7, #12]
 8010d30:	460b      	mov	r3, r1
 8010d32:	607a      	str	r2, [r7, #4]
 8010d34:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010d36:	68fb      	ldr	r3, [r7, #12]
 8010d38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	32b0      	adds	r2, #176	@ 0xb0
 8010d40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d44:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 8010d46:	2308      	movs	r3, #8
 8010d48:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8010d4a:	693b      	ldr	r3, [r7, #16]
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	d102      	bne.n	8010d56 <SCSI_ModeSense10+0x2e>
  {
    return -1;
 8010d50:	f04f 33ff 	mov.w	r3, #4294967295
 8010d54:	e02f      	b.n	8010db6 <SCSI_ModeSense10+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8010d56:	68fb      	ldr	r3, [r7, #12]
 8010d58:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010d5c:	68fa      	ldr	r2, [r7, #12]
 8010d5e:	33b0      	adds	r3, #176	@ 0xb0
 8010d60:	009b      	lsls	r3, r3, #2
 8010d62:	4413      	add	r3, r2
 8010d64:	685b      	ldr	r3, [r3, #4]
 8010d66:	68db      	ldr	r3, [r3, #12]
 8010d68:	7afa      	ldrb	r2, [r7, #11]
 8010d6a:	4610      	mov	r0, r2
 8010d6c:	4798      	blx	r3
 8010d6e:	4603      	mov	r3, r0
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d007      	beq.n	8010d84 <SCSI_ModeSense10+0x5c>
  {
    MSC_Mode_Sense10_data[3] |= (0x1U << 7); /* Set the WP (write protection) bit */
 8010d74:	4b12      	ldr	r3, [pc, #72]	@ (8010dc0 <SCSI_ModeSense10+0x98>)
 8010d76:	78db      	ldrb	r3, [r3, #3]
 8010d78:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010d7c:	b2da      	uxtb	r2, r3
 8010d7e:	4b10      	ldr	r3, [pc, #64]	@ (8010dc0 <SCSI_ModeSense10+0x98>)
 8010d80:	70da      	strb	r2, [r3, #3]
 8010d82:	e006      	b.n	8010d92 <SCSI_ModeSense10+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[3] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 8010d84:	4b0e      	ldr	r3, [pc, #56]	@ (8010dc0 <SCSI_ModeSense10+0x98>)
 8010d86:	78db      	ldrb	r3, [r3, #3]
 8010d88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010d8c:	b2da      	uxtb	r2, r3
 8010d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8010dc0 <SCSI_ModeSense10+0x98>)
 8010d90:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	3308      	adds	r3, #8
 8010d96:	781b      	ldrb	r3, [r3, #0]
 8010d98:	461a      	mov	r2, r3
 8010d9a:	8afb      	ldrh	r3, [r7, #22]
 8010d9c:	4293      	cmp	r3, r2
 8010d9e:	d303      	bcc.n	8010da8 <SCSI_ModeSense10+0x80>
  {
    len = params[8];
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	3308      	adds	r3, #8
 8010da4:	781b      	ldrb	r3, [r3, #0]
 8010da6:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 8010da8:	8afb      	ldrh	r3, [r7, #22]
 8010daa:	461a      	mov	r2, r3
 8010dac:	4904      	ldr	r1, [pc, #16]	@ (8010dc0 <SCSI_ModeSense10+0x98>)
 8010dae:	6938      	ldr	r0, [r7, #16]
 8010db0:	f000 fe86 	bl	8011ac0 <SCSI_UpdateBotData>

  return 0;
 8010db4:	2300      	movs	r3, #0
}
 8010db6:	4618      	mov	r0, r3
 8010db8:	3718      	adds	r7, #24
 8010dba:	46bd      	mov	sp, r7
 8010dbc:	bd80      	pop	{r7, pc}
 8010dbe:	bf00      	nop
 8010dc0:	200000b0 	.word	0x200000b0

08010dc4 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010dc4:	b580      	push	{r7, lr}
 8010dc6:	b086      	sub	sp, #24
 8010dc8:	af00      	add	r7, sp, #0
 8010dca:	60f8      	str	r0, [r7, #12]
 8010dcc:	460b      	mov	r3, r1
 8010dce:	607a      	str	r2, [r7, #4]
 8010dd0:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010dd2:	68fb      	ldr	r3, [r7, #12]
 8010dd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010dd8:	68fb      	ldr	r3, [r7, #12]
 8010dda:	32b0      	adds	r2, #176	@ 0xb0
 8010ddc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010de0:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8010de2:	693b      	ldr	r3, [r7, #16]
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	d102      	bne.n	8010dee <SCSI_RequestSense+0x2a>
  {
    return -1;
 8010de8:	f04f 33ff 	mov.w	r3, #4294967295
 8010dec:	e069      	b.n	8010ec2 <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 8010dee:	693b      	ldr	r3, [r7, #16]
 8010df0:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d10a      	bne.n	8010e0e <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010df8:	693b      	ldr	r3, [r7, #16]
 8010dfa:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010dfe:	2320      	movs	r3, #32
 8010e00:	2205      	movs	r2, #5
 8010e02:	68f8      	ldr	r0, [r7, #12]
 8010e04:	f000 f861 	bl	8010eca <SCSI_SenseCode>
    return -1;
 8010e08:	f04f 33ff 	mov.w	r3, #4294967295
 8010e0c:	e059      	b.n	8010ec2 <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8010e0e:	2300      	movs	r3, #0
 8010e10:	75fb      	strb	r3, [r7, #23]
 8010e12:	e007      	b.n	8010e24 <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 8010e14:	7dfb      	ldrb	r3, [r7, #23]
 8010e16:	693a      	ldr	r2, [r7, #16]
 8010e18:	4413      	add	r3, r2
 8010e1a:	2200      	movs	r2, #0
 8010e1c:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8010e1e:	7dfb      	ldrb	r3, [r7, #23]
 8010e20:	3301      	adds	r3, #1
 8010e22:	75fb      	strb	r3, [r7, #23]
 8010e24:	7dfb      	ldrb	r3, [r7, #23]
 8010e26:	2b11      	cmp	r3, #17
 8010e28:	d9f4      	bls.n	8010e14 <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 8010e2a:	693b      	ldr	r3, [r7, #16]
 8010e2c:	2270      	movs	r2, #112	@ 0x70
 8010e2e:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 8010e30:	693b      	ldr	r3, [r7, #16]
 8010e32:	220c      	movs	r2, #12
 8010e34:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 8010e36:	693b      	ldr	r3, [r7, #16]
 8010e38:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 8010e3c:	693b      	ldr	r3, [r7, #16]
 8010e3e:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8010e42:	429a      	cmp	r2, r3
 8010e44:	d02e      	beq.n	8010ea4 <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 8010e46:	693b      	ldr	r3, [r7, #16]
 8010e48:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8010e4c:	461a      	mov	r2, r3
 8010e4e:	693b      	ldr	r3, [r7, #16]
 8010e50:	3248      	adds	r2, #72	@ 0x48
 8010e52:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 8010e56:	693b      	ldr	r3, [r7, #16]
 8010e58:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 8010e5a:	693b      	ldr	r3, [r7, #16]
 8010e5c:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8010e60:	693a      	ldr	r2, [r7, #16]
 8010e62:	3348      	adds	r3, #72	@ 0x48
 8010e64:	00db      	lsls	r3, r3, #3
 8010e66:	4413      	add	r3, r2
 8010e68:	791a      	ldrb	r2, [r3, #4]
 8010e6a:	693b      	ldr	r3, [r7, #16]
 8010e6c:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 8010e6e:	693b      	ldr	r3, [r7, #16]
 8010e70:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8010e74:	693a      	ldr	r2, [r7, #16]
 8010e76:	3348      	adds	r3, #72	@ 0x48
 8010e78:	00db      	lsls	r3, r3, #3
 8010e7a:	4413      	add	r3, r2
 8010e7c:	795a      	ldrb	r2, [r3, #5]
 8010e7e:	693b      	ldr	r3, [r7, #16]
 8010e80:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 8010e82:	693b      	ldr	r3, [r7, #16]
 8010e84:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8010e88:	3301      	adds	r3, #1
 8010e8a:	b2da      	uxtb	r2, r3
 8010e8c:	693b      	ldr	r3, [r7, #16]
 8010e8e:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8010e92:	693b      	ldr	r3, [r7, #16]
 8010e94:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8010e98:	2b04      	cmp	r3, #4
 8010e9a:	d103      	bne.n	8010ea4 <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 8010e9c:	693b      	ldr	r3, [r7, #16]
 8010e9e:	2200      	movs	r2, #0
 8010ea0:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8010ea4:	693b      	ldr	r3, [r7, #16]
 8010ea6:	2212      	movs	r2, #18
 8010ea8:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	3304      	adds	r3, #4
 8010eae:	781b      	ldrb	r3, [r3, #0]
 8010eb0:	2b12      	cmp	r3, #18
 8010eb2:	d805      	bhi.n	8010ec0 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	3304      	adds	r3, #4
 8010eb8:	781b      	ldrb	r3, [r3, #0]
 8010eba:	461a      	mov	r2, r3
 8010ebc:	693b      	ldr	r3, [r7, #16]
 8010ebe:	60da      	str	r2, [r3, #12]
  }

  return 0;
 8010ec0:	2300      	movs	r3, #0
}
 8010ec2:	4618      	mov	r0, r3
 8010ec4:	3718      	adds	r7, #24
 8010ec6:	46bd      	mov	sp, r7
 8010ec8:	bd80      	pop	{r7, pc}

08010eca <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 8010eca:	b480      	push	{r7}
 8010ecc:	b085      	sub	sp, #20
 8010ece:	af00      	add	r7, sp, #0
 8010ed0:	6078      	str	r0, [r7, #4]
 8010ed2:	4608      	mov	r0, r1
 8010ed4:	4611      	mov	r1, r2
 8010ed6:	461a      	mov	r2, r3
 8010ed8:	4603      	mov	r3, r0
 8010eda:	70fb      	strb	r3, [r7, #3]
 8010edc:	460b      	mov	r3, r1
 8010ede:	70bb      	strb	r3, [r7, #2]
 8010ee0:	4613      	mov	r3, r2
 8010ee2:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	32b0      	adds	r2, #176	@ 0xb0
 8010eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ef2:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8010ef4:	68fb      	ldr	r3, [r7, #12]
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d02c      	beq.n	8010f54 <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 8010efa:	68fb      	ldr	r3, [r7, #12]
 8010efc:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8010f00:	461a      	mov	r2, r3
 8010f02:	68fb      	ldr	r3, [r7, #12]
 8010f04:	3248      	adds	r2, #72	@ 0x48
 8010f06:	78b9      	ldrb	r1, [r7, #2]
 8010f08:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8010f0c:	68fb      	ldr	r3, [r7, #12]
 8010f0e:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8010f12:	68fa      	ldr	r2, [r7, #12]
 8010f14:	3348      	adds	r3, #72	@ 0x48
 8010f16:	00db      	lsls	r3, r3, #3
 8010f18:	4413      	add	r3, r2
 8010f1a:	787a      	ldrb	r2, [r7, #1]
 8010f1c:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 8010f1e:	68fb      	ldr	r3, [r7, #12]
 8010f20:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8010f24:	68fa      	ldr	r2, [r7, #12]
 8010f26:	3348      	adds	r3, #72	@ 0x48
 8010f28:	00db      	lsls	r3, r3, #3
 8010f2a:	4413      	add	r3, r2
 8010f2c:	2200      	movs	r2, #0
 8010f2e:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 8010f30:	68fb      	ldr	r3, [r7, #12]
 8010f32:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8010f36:	3301      	adds	r3, #1
 8010f38:	b2da      	uxtb	r2, r3
 8010f3a:	68fb      	ldr	r3, [r7, #12]
 8010f3c:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8010f46:	2b04      	cmp	r3, #4
 8010f48:	d105      	bne.n	8010f56 <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 8010f4a:	68fb      	ldr	r3, [r7, #12]
 8010f4c:	2200      	movs	r2, #0
 8010f4e:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 8010f52:	e000      	b.n	8010f56 <SCSI_SenseCode+0x8c>
    return;
 8010f54:	bf00      	nop
  }
}
 8010f56:	3714      	adds	r7, #20
 8010f58:	46bd      	mov	sp, r7
 8010f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f5e:	4770      	bx	lr

08010f60 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010f60:	b580      	push	{r7, lr}
 8010f62:	b086      	sub	sp, #24
 8010f64:	af00      	add	r7, sp, #0
 8010f66:	60f8      	str	r0, [r7, #12]
 8010f68:	460b      	mov	r3, r1
 8010f6a:	607a      	str	r2, [r7, #4]
 8010f6c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010f6e:	68fb      	ldr	r3, [r7, #12]
 8010f70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	32b0      	adds	r2, #176	@ 0xb0
 8010f78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f7c:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8010f7e:	697b      	ldr	r3, [r7, #20]
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d102      	bne.n	8010f8a <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 8010f84:	f04f 33ff 	mov.w	r3, #4294967295
 8010f88:	e03b      	b.n	8011002 <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8010f8a:	697b      	ldr	r3, [r7, #20]
 8010f8c:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8010f90:	2b01      	cmp	r3, #1
 8010f92:	d10f      	bne.n	8010fb4 <SCSI_StartStopUnit+0x54>
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	3304      	adds	r3, #4
 8010f98:	781b      	ldrb	r3, [r3, #0]
 8010f9a:	f003 0303 	and.w	r3, r3, #3
 8010f9e:	2b02      	cmp	r3, #2
 8010fa0:	d108      	bne.n	8010fb4 <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 8010fa2:	7af9      	ldrb	r1, [r7, #11]
 8010fa4:	2324      	movs	r3, #36	@ 0x24
 8010fa6:	2205      	movs	r2, #5
 8010fa8:	68f8      	ldr	r0, [r7, #12]
 8010faa:	f7ff ff8e 	bl	8010eca <SCSI_SenseCode>

    return -1;
 8010fae:	f04f 33ff 	mov.w	r3, #4294967295
 8010fb2:	e026      	b.n	8011002 <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	3304      	adds	r3, #4
 8010fb8:	781b      	ldrb	r3, [r3, #0]
 8010fba:	f003 0303 	and.w	r3, r3, #3
 8010fbe:	2b01      	cmp	r3, #1
 8010fc0:	d104      	bne.n	8010fcc <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8010fc2:	697b      	ldr	r3, [r7, #20]
 8010fc4:	2200      	movs	r2, #0
 8010fc6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8010fca:	e016      	b.n	8010ffa <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	3304      	adds	r3, #4
 8010fd0:	781b      	ldrb	r3, [r3, #0]
 8010fd2:	f003 0303 	and.w	r3, r3, #3
 8010fd6:	2b02      	cmp	r3, #2
 8010fd8:	d104      	bne.n	8010fe4 <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8010fda:	697b      	ldr	r3, [r7, #20]
 8010fdc:	2202      	movs	r2, #2
 8010fde:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8010fe2:	e00a      	b.n	8010ffa <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	3304      	adds	r3, #4
 8010fe8:	781b      	ldrb	r3, [r3, #0]
 8010fea:	f003 0303 	and.w	r3, r3, #3
 8010fee:	2b03      	cmp	r3, #3
 8010ff0:	d103      	bne.n	8010ffa <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8010ff2:	697b      	ldr	r3, [r7, #20]
 8010ff4:	2200      	movs	r2, #0
 8010ff6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 8010ffa:	697b      	ldr	r3, [r7, #20]
 8010ffc:	2200      	movs	r2, #0
 8010ffe:	60da      	str	r2, [r3, #12]

  return 0;
 8011000:	2300      	movs	r3, #0
}
 8011002:	4618      	mov	r0, r3
 8011004:	3718      	adds	r7, #24
 8011006:	46bd      	mov	sp, r7
 8011008:	bd80      	pop	{r7, pc}

0801100a <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801100a:	b480      	push	{r7}
 801100c:	b087      	sub	sp, #28
 801100e:	af00      	add	r7, sp, #0
 8011010:	60f8      	str	r0, [r7, #12]
 8011012:	460b      	mov	r3, r1
 8011014:	607a      	str	r2, [r7, #4]
 8011016:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801101e:	68fb      	ldr	r3, [r7, #12]
 8011020:	32b0      	adds	r2, #176	@ 0xb0
 8011022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011026:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8011028:	697b      	ldr	r3, [r7, #20]
 801102a:	2b00      	cmp	r3, #0
 801102c:	d102      	bne.n	8011034 <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 801102e:	f04f 33ff 	mov.w	r3, #4294967295
 8011032:	e011      	b.n	8011058 <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	3304      	adds	r3, #4
 8011038:	781b      	ldrb	r3, [r3, #0]
 801103a:	2b00      	cmp	r3, #0
 801103c:	d104      	bne.n	8011048 <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 801103e:	697b      	ldr	r3, [r7, #20]
 8011040:	2200      	movs	r2, #0
 8011042:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8011046:	e003      	b.n	8011050 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 8011048:	697b      	ldr	r3, [r7, #20]
 801104a:	2201      	movs	r2, #1
 801104c:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 8011050:	697b      	ldr	r3, [r7, #20]
 8011052:	2200      	movs	r2, #0
 8011054:	60da      	str	r2, [r3, #12]

  return 0;
 8011056:	2300      	movs	r3, #0
}
 8011058:	4618      	mov	r0, r3
 801105a:	371c      	adds	r7, #28
 801105c:	46bd      	mov	sp, r7
 801105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011062:	4770      	bx	lr

08011064 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011064:	b580      	push	{r7, lr}
 8011066:	b086      	sub	sp, #24
 8011068:	af00      	add	r7, sp, #0
 801106a:	60f8      	str	r0, [r7, #12]
 801106c:	460b      	mov	r3, r1
 801106e:	607a      	str	r2, [r7, #4]
 8011070:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	32b0      	adds	r2, #176	@ 0xb0
 801107c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011080:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8011082:	7afb      	ldrb	r3, [r7, #11]
 8011084:	3326      	adds	r3, #38	@ 0x26
 8011086:	011b      	lsls	r3, r3, #4
 8011088:	697a      	ldr	r2, [r7, #20]
 801108a:	4413      	add	r3, r2
 801108c:	3304      	adds	r3, #4
 801108e:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8011090:	697b      	ldr	r3, [r7, #20]
 8011092:	2b00      	cmp	r3, #0
 8011094:	d102      	bne.n	801109c <SCSI_Read10+0x38>
  {
    return -1;
 8011096:	f04f 33ff 	mov.w	r3, #4294967295
 801109a:	e089      	b.n	80111b0 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 801109c:	697b      	ldr	r3, [r7, #20]
 801109e:	7a1b      	ldrb	r3, [r3, #8]
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d17b      	bne.n	801119c <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 80110a4:	697b      	ldr	r3, [r7, #20]
 80110a6:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 80110aa:	b25b      	sxtb	r3, r3
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	db0a      	blt.n	80110c6 <SCSI_Read10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80110b0:	697b      	ldr	r3, [r7, #20]
 80110b2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80110b6:	2320      	movs	r3, #32
 80110b8:	2205      	movs	r2, #5
 80110ba:	68f8      	ldr	r0, [r7, #12]
 80110bc:	f7ff ff05 	bl	8010eca <SCSI_SenseCode>
      return -1;
 80110c0:	f04f 33ff 	mov.w	r3, #4294967295
 80110c4:	e074      	b.n	80111b0 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 80110c6:	697b      	ldr	r3, [r7, #20]
 80110c8:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80110cc:	2b02      	cmp	r3, #2
 80110ce:	d108      	bne.n	80110e2 <SCSI_Read10+0x7e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80110d0:	7af9      	ldrb	r1, [r7, #11]
 80110d2:	233a      	movs	r3, #58	@ 0x3a
 80110d4:	2202      	movs	r2, #2
 80110d6:	68f8      	ldr	r0, [r7, #12]
 80110d8:	f7ff fef7 	bl	8010eca <SCSI_SenseCode>

      return -1;
 80110dc:	f04f 33ff 	mov.w	r3, #4294967295
 80110e0:	e066      	b.n	80111b0 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 80110e2:	68fb      	ldr	r3, [r7, #12]
 80110e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80110e8:	68fa      	ldr	r2, [r7, #12]
 80110ea:	33b0      	adds	r3, #176	@ 0xb0
 80110ec:	009b      	lsls	r3, r3, #2
 80110ee:	4413      	add	r3, r2
 80110f0:	685b      	ldr	r3, [r3, #4]
 80110f2:	689b      	ldr	r3, [r3, #8]
 80110f4:	7afa      	ldrb	r2, [r7, #11]
 80110f6:	4610      	mov	r0, r2
 80110f8:	4798      	blx	r3
 80110fa:	4603      	mov	r3, r0
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d008      	beq.n	8011112 <SCSI_Read10+0xae>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011100:	7af9      	ldrb	r1, [r7, #11]
 8011102:	233a      	movs	r3, #58	@ 0x3a
 8011104:	2202      	movs	r2, #2
 8011106:	68f8      	ldr	r0, [r7, #12]
 8011108:	f7ff fedf 	bl	8010eca <SCSI_SenseCode>
      return -1;
 801110c:	f04f 33ff 	mov.w	r3, #4294967295
 8011110:	e04e      	b.n	80111b0 <SCSI_Read10+0x14c>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011112:	687b      	ldr	r3, [r7, #4]
 8011114:	3302      	adds	r3, #2
 8011116:	781b      	ldrb	r3, [r3, #0]
 8011118:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	3303      	adds	r3, #3
 801111e:	781b      	ldrb	r3, [r3, #0]
 8011120:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011122:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	3304      	adds	r3, #4
 8011128:	781b      	ldrb	r3, [r3, #0]
 801112a:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 801112c:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 801112e:	687a      	ldr	r2, [r7, #4]
 8011130:	3205      	adds	r2, #5
 8011132:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 8011134:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011136:	693b      	ldr	r3, [r7, #16]
 8011138:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	3307      	adds	r3, #7
 801113e:	781b      	ldrb	r3, [r3, #0]
 8011140:	021b      	lsls	r3, r3, #8
 8011142:	687a      	ldr	r2, [r7, #4]
 8011144:	3208      	adds	r2, #8
 8011146:	7812      	ldrb	r2, [r2, #0]
 8011148:	431a      	orrs	r2, r3
 801114a:	693b      	ldr	r3, [r7, #16]
 801114c:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 801114e:	693b      	ldr	r3, [r7, #16]
 8011150:	689a      	ldr	r2, [r3, #8]
 8011152:	693b      	ldr	r3, [r7, #16]
 8011154:	68db      	ldr	r3, [r3, #12]
 8011156:	7af9      	ldrb	r1, [r7, #11]
 8011158:	68f8      	ldr	r0, [r7, #12]
 801115a:	f000 fb6d 	bl	8011838 <SCSI_CheckAddressRange>
 801115e:	4603      	mov	r3, r0
 8011160:	2b00      	cmp	r3, #0
 8011162:	da02      	bge.n	801116a <SCSI_Read10+0x106>
    {
      return -1; /* error */
 8011164:	f04f 33ff 	mov.w	r3, #4294967295
 8011168:	e022      	b.n	80111b0 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 801116a:	697b      	ldr	r3, [r7, #20]
 801116c:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8011170:	693b      	ldr	r3, [r7, #16]
 8011172:	68db      	ldr	r3, [r3, #12]
 8011174:	6939      	ldr	r1, [r7, #16]
 8011176:	8809      	ldrh	r1, [r1, #0]
 8011178:	fb01 f303 	mul.w	r3, r1, r3
 801117c:	429a      	cmp	r2, r3
 801117e:	d00a      	beq.n	8011196 <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011180:	697b      	ldr	r3, [r7, #20]
 8011182:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011186:	2320      	movs	r3, #32
 8011188:	2205      	movs	r2, #5
 801118a:	68f8      	ldr	r0, [r7, #12]
 801118c:	f7ff fe9d 	bl	8010eca <SCSI_SenseCode>
      return -1;
 8011190:	f04f 33ff 	mov.w	r3, #4294967295
 8011194:	e00c      	b.n	80111b0 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8011196:	697b      	ldr	r3, [r7, #20]
 8011198:	2202      	movs	r2, #2
 801119a:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 801119c:	697b      	ldr	r3, [r7, #20]
 801119e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80111a2:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 80111a4:	7afb      	ldrb	r3, [r7, #11]
 80111a6:	4619      	mov	r1, r3
 80111a8:	68f8      	ldr	r0, [r7, #12]
 80111aa:	f000 fb77 	bl	801189c <SCSI_ProcessRead>
 80111ae:	4603      	mov	r3, r0
}
 80111b0:	4618      	mov	r0, r3
 80111b2:	3718      	adds	r7, #24
 80111b4:	46bd      	mov	sp, r7
 80111b6:	bd80      	pop	{r7, pc}

080111b8 <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80111b8:	b580      	push	{r7, lr}
 80111ba:	b086      	sub	sp, #24
 80111bc:	af00      	add	r7, sp, #0
 80111be:	60f8      	str	r0, [r7, #12]
 80111c0:	460b      	mov	r3, r1
 80111c2:	607a      	str	r2, [r7, #4]
 80111c4:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80111cc:	68fb      	ldr	r3, [r7, #12]
 80111ce:	32b0      	adds	r2, #176	@ 0xb0
 80111d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80111d4:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80111d6:	7afb      	ldrb	r3, [r7, #11]
 80111d8:	3326      	adds	r3, #38	@ 0x26
 80111da:	011b      	lsls	r3, r3, #4
 80111dc:	697a      	ldr	r2, [r7, #20]
 80111de:	4413      	add	r3, r2
 80111e0:	3304      	adds	r3, #4
 80111e2:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 80111e4:	697b      	ldr	r3, [r7, #20]
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d102      	bne.n	80111f0 <SCSI_Read12+0x38>
  {
    return -1;
 80111ea:	f04f 33ff 	mov.w	r3, #4294967295
 80111ee:	e094      	b.n	801131a <SCSI_Read12+0x162>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 80111f0:	697b      	ldr	r3, [r7, #20]
 80111f2:	7a1b      	ldrb	r3, [r3, #8]
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	f040 8086 	bne.w	8011306 <SCSI_Read12+0x14e>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 80111fa:	697b      	ldr	r3, [r7, #20]
 80111fc:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8011200:	b25b      	sxtb	r3, r3
 8011202:	2b00      	cmp	r3, #0
 8011204:	db0a      	blt.n	801121c <SCSI_Read12+0x64>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011206:	697b      	ldr	r3, [r7, #20]
 8011208:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801120c:	2320      	movs	r3, #32
 801120e:	2205      	movs	r2, #5
 8011210:	68f8      	ldr	r0, [r7, #12]
 8011212:	f7ff fe5a 	bl	8010eca <SCSI_SenseCode>
      return -1;
 8011216:	f04f 33ff 	mov.w	r3, #4294967295
 801121a:	e07e      	b.n	801131a <SCSI_Read12+0x162>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 801121c:	697b      	ldr	r3, [r7, #20]
 801121e:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8011222:	2b02      	cmp	r3, #2
 8011224:	d108      	bne.n	8011238 <SCSI_Read12+0x80>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011226:	7af9      	ldrb	r1, [r7, #11]
 8011228:	233a      	movs	r3, #58	@ 0x3a
 801122a:	2202      	movs	r2, #2
 801122c:	68f8      	ldr	r0, [r7, #12]
 801122e:	f7ff fe4c 	bl	8010eca <SCSI_SenseCode>
      return -1;
 8011232:	f04f 33ff 	mov.w	r3, #4294967295
 8011236:	e070      	b.n	801131a <SCSI_Read12+0x162>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801123e:	68fa      	ldr	r2, [r7, #12]
 8011240:	33b0      	adds	r3, #176	@ 0xb0
 8011242:	009b      	lsls	r3, r3, #2
 8011244:	4413      	add	r3, r2
 8011246:	685b      	ldr	r3, [r3, #4]
 8011248:	689b      	ldr	r3, [r3, #8]
 801124a:	7afa      	ldrb	r2, [r7, #11]
 801124c:	4610      	mov	r0, r2
 801124e:	4798      	blx	r3
 8011250:	4603      	mov	r3, r0
 8011252:	2b00      	cmp	r3, #0
 8011254:	d008      	beq.n	8011268 <SCSI_Read12+0xb0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011256:	7af9      	ldrb	r1, [r7, #11]
 8011258:	233a      	movs	r3, #58	@ 0x3a
 801125a:	2202      	movs	r2, #2
 801125c:	68f8      	ldr	r0, [r7, #12]
 801125e:	f7ff fe34 	bl	8010eca <SCSI_SenseCode>
      return -1;
 8011262:	f04f 33ff 	mov.w	r3, #4294967295
 8011266:	e058      	b.n	801131a <SCSI_Read12+0x162>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	3302      	adds	r3, #2
 801126c:	781b      	ldrb	r3, [r3, #0]
 801126e:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	3303      	adds	r3, #3
 8011274:	781b      	ldrb	r3, [r3, #0]
 8011276:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011278:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	3304      	adds	r3, #4
 801127e:	781b      	ldrb	r3, [r3, #0]
 8011280:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8011282:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8011284:	687a      	ldr	r2, [r7, #4]
 8011286:	3205      	adds	r2, #5
 8011288:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 801128a:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 801128c:	693b      	ldr	r3, [r7, #16]
 801128e:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	3306      	adds	r3, #6
 8011294:	781b      	ldrb	r3, [r3, #0]
 8011296:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	3307      	adds	r3, #7
 801129c:	781b      	ldrb	r3, [r3, #0]
 801129e:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 80112a0:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	3308      	adds	r3, #8
 80112a6:	781b      	ldrb	r3, [r3, #0]
 80112a8:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 80112aa:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 80112ac:	687a      	ldr	r2, [r7, #4]
 80112ae:	3209      	adds	r2, #9
 80112b0:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 80112b2:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 80112b4:	693b      	ldr	r3, [r7, #16]
 80112b6:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 80112b8:	693b      	ldr	r3, [r7, #16]
 80112ba:	689a      	ldr	r2, [r3, #8]
 80112bc:	693b      	ldr	r3, [r7, #16]
 80112be:	68db      	ldr	r3, [r3, #12]
 80112c0:	7af9      	ldrb	r1, [r7, #11]
 80112c2:	68f8      	ldr	r0, [r7, #12]
 80112c4:	f000 fab8 	bl	8011838 <SCSI_CheckAddressRange>
 80112c8:	4603      	mov	r3, r0
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	da02      	bge.n	80112d4 <SCSI_Read12+0x11c>
    {
      return -1; /* error */
 80112ce:	f04f 33ff 	mov.w	r3, #4294967295
 80112d2:	e022      	b.n	801131a <SCSI_Read12+0x162>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 80112d4:	697b      	ldr	r3, [r7, #20]
 80112d6:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 80112da:	693b      	ldr	r3, [r7, #16]
 80112dc:	68db      	ldr	r3, [r3, #12]
 80112de:	6939      	ldr	r1, [r7, #16]
 80112e0:	8809      	ldrh	r1, [r1, #0]
 80112e2:	fb01 f303 	mul.w	r3, r1, r3
 80112e6:	429a      	cmp	r2, r3
 80112e8:	d00a      	beq.n	8011300 <SCSI_Read12+0x148>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80112ea:	697b      	ldr	r3, [r7, #20]
 80112ec:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80112f0:	2320      	movs	r3, #32
 80112f2:	2205      	movs	r2, #5
 80112f4:	68f8      	ldr	r0, [r7, #12]
 80112f6:	f7ff fde8 	bl	8010eca <SCSI_SenseCode>
      return -1;
 80112fa:	f04f 33ff 	mov.w	r3, #4294967295
 80112fe:	e00c      	b.n	801131a <SCSI_Read12+0x162>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8011300:	697b      	ldr	r3, [r7, #20]
 8011302:	2202      	movs	r2, #2
 8011304:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8011306:	697b      	ldr	r3, [r7, #20]
 8011308:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801130c:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 801130e:	7afb      	ldrb	r3, [r7, #11]
 8011310:	4619      	mov	r1, r3
 8011312:	68f8      	ldr	r0, [r7, #12]
 8011314:	f000 fac2 	bl	801189c <SCSI_ProcessRead>
 8011318:	4603      	mov	r3, r0
}
 801131a:	4618      	mov	r0, r3
 801131c:	3718      	adds	r7, #24
 801131e:	46bd      	mov	sp, r7
 8011320:	bd80      	pop	{r7, pc}
	...

08011324 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011324:	b580      	push	{r7, lr}
 8011326:	b088      	sub	sp, #32
 8011328:	af00      	add	r7, sp, #0
 801132a:	60f8      	str	r0, [r7, #12]
 801132c:	460b      	mov	r3, r1
 801132e:	607a      	str	r2, [r7, #4]
 8011330:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011338:	68fb      	ldr	r3, [r7, #12]
 801133a:	32b0      	adds	r2, #176	@ 0xb0
 801133c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011340:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8011342:	7afb      	ldrb	r3, [r7, #11]
 8011344:	3326      	adds	r3, #38	@ 0x26
 8011346:	011b      	lsls	r3, r3, #4
 8011348:	69fa      	ldr	r2, [r7, #28]
 801134a:	4413      	add	r3, r2
 801134c:	3304      	adds	r3, #4
 801134e:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 8011350:	69fb      	ldr	r3, [r7, #28]
 8011352:	2b00      	cmp	r3, #0
 8011354:	d102      	bne.n	801135c <SCSI_Write10+0x38>
  {
    return -1;
 8011356:	f04f 33ff 	mov.w	r3, #4294967295
 801135a:	e0b4      	b.n	80114c6 <SCSI_Write10+0x1a2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 801135c:	69fb      	ldr	r3, [r7, #28]
 801135e:	7a1b      	ldrb	r3, [r3, #8]
 8011360:	2b00      	cmp	r3, #0
 8011362:	f040 80aa 	bne.w	80114ba <SCSI_Write10+0x196>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8011366:	69fb      	ldr	r3, [r7, #28]
 8011368:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801136c:	2b00      	cmp	r3, #0
 801136e:	d10a      	bne.n	8011386 <SCSI_Write10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011370:	69fb      	ldr	r3, [r7, #28]
 8011372:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011376:	2320      	movs	r3, #32
 8011378:	2205      	movs	r2, #5
 801137a:	68f8      	ldr	r0, [r7, #12]
 801137c:	f7ff fda5 	bl	8010eca <SCSI_SenseCode>
      return -1;
 8011380:	f04f 33ff 	mov.w	r3, #4294967295
 8011384:	e09f      	b.n	80114c6 <SCSI_Write10+0x1a2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8011386:	69fb      	ldr	r3, [r7, #28]
 8011388:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 801138c:	b25b      	sxtb	r3, r3
 801138e:	2b00      	cmp	r3, #0
 8011390:	da0a      	bge.n	80113a8 <SCSI_Write10+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011392:	69fb      	ldr	r3, [r7, #28]
 8011394:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011398:	2320      	movs	r3, #32
 801139a:	2205      	movs	r2, #5
 801139c:	68f8      	ldr	r0, [r7, #12]
 801139e:	f7ff fd94 	bl	8010eca <SCSI_SenseCode>
      return -1;
 80113a2:	f04f 33ff 	mov.w	r3, #4294967295
 80113a6:	e08e      	b.n	80114c6 <SCSI_Write10+0x1a2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80113ae:	68fa      	ldr	r2, [r7, #12]
 80113b0:	33b0      	adds	r3, #176	@ 0xb0
 80113b2:	009b      	lsls	r3, r3, #2
 80113b4:	4413      	add	r3, r2
 80113b6:	685b      	ldr	r3, [r3, #4]
 80113b8:	689b      	ldr	r3, [r3, #8]
 80113ba:	7afa      	ldrb	r2, [r7, #11]
 80113bc:	4610      	mov	r0, r2
 80113be:	4798      	blx	r3
 80113c0:	4603      	mov	r3, r0
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d008      	beq.n	80113d8 <SCSI_Write10+0xb4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80113c6:	7af9      	ldrb	r1, [r7, #11]
 80113c8:	233a      	movs	r3, #58	@ 0x3a
 80113ca:	2202      	movs	r2, #2
 80113cc:	68f8      	ldr	r0, [r7, #12]
 80113ce:	f7ff fd7c 	bl	8010eca <SCSI_SenseCode>
      return -1;
 80113d2:	f04f 33ff 	mov.w	r3, #4294967295
 80113d6:	e076      	b.n	80114c6 <SCSI_Write10+0x1a2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80113de:	68fa      	ldr	r2, [r7, #12]
 80113e0:	33b0      	adds	r3, #176	@ 0xb0
 80113e2:	009b      	lsls	r3, r3, #2
 80113e4:	4413      	add	r3, r2
 80113e6:	685b      	ldr	r3, [r3, #4]
 80113e8:	68db      	ldr	r3, [r3, #12]
 80113ea:	7afa      	ldrb	r2, [r7, #11]
 80113ec:	4610      	mov	r0, r2
 80113ee:	4798      	blx	r3
 80113f0:	4603      	mov	r3, r0
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d008      	beq.n	8011408 <SCSI_Write10+0xe4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 80113f6:	7af9      	ldrb	r1, [r7, #11]
 80113f8:	2327      	movs	r3, #39	@ 0x27
 80113fa:	2202      	movs	r2, #2
 80113fc:	68f8      	ldr	r0, [r7, #12]
 80113fe:	f7ff fd64 	bl	8010eca <SCSI_SenseCode>
      return -1;
 8011402:	f04f 33ff 	mov.w	r3, #4294967295
 8011406:	e05e      	b.n	80114c6 <SCSI_Write10+0x1a2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	3302      	adds	r3, #2
 801140c:	781b      	ldrb	r3, [r3, #0]
 801140e:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	3303      	adds	r3, #3
 8011414:	781b      	ldrb	r3, [r3, #0]
 8011416:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011418:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	3304      	adds	r3, #4
 801141e:	781b      	ldrb	r3, [r3, #0]
 8011420:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8011422:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8011424:	687a      	ldr	r2, [r7, #4]
 8011426:	3205      	adds	r2, #5
 8011428:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 801142a:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 801142c:	69bb      	ldr	r3, [r7, #24]
 801142e:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	3307      	adds	r3, #7
 8011434:	781b      	ldrb	r3, [r3, #0]
 8011436:	021b      	lsls	r3, r3, #8
                      (uint32_t)params[8];
 8011438:	687a      	ldr	r2, [r7, #4]
 801143a:	3208      	adds	r2, #8
 801143c:	7812      	ldrb	r2, [r2, #0]
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 801143e:	431a      	orrs	r2, r3
 8011440:	69bb      	ldr	r3, [r7, #24]
 8011442:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8011444:	69bb      	ldr	r3, [r7, #24]
 8011446:	689a      	ldr	r2, [r3, #8]
 8011448:	69bb      	ldr	r3, [r7, #24]
 801144a:	68db      	ldr	r3, [r3, #12]
 801144c:	7af9      	ldrb	r1, [r7, #11]
 801144e:	68f8      	ldr	r0, [r7, #12]
 8011450:	f000 f9f2 	bl	8011838 <SCSI_CheckAddressRange>
 8011454:	4603      	mov	r3, r0
 8011456:	2b00      	cmp	r3, #0
 8011458:	da02      	bge.n	8011460 <SCSI_Write10+0x13c>
    {
      return -1; /* error */
 801145a:	f04f 33ff 	mov.w	r3, #4294967295
 801145e:	e032      	b.n	80114c6 <SCSI_Write10+0x1a2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 8011460:	69bb      	ldr	r3, [r7, #24]
 8011462:	68db      	ldr	r3, [r3, #12]
 8011464:	69ba      	ldr	r2, [r7, #24]
 8011466:	8812      	ldrh	r2, [r2, #0]
 8011468:	fb02 f303 	mul.w	r3, r2, r3
 801146c:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 801146e:	69fb      	ldr	r3, [r7, #28]
 8011470:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8011474:	697a      	ldr	r2, [r7, #20]
 8011476:	429a      	cmp	r2, r3
 8011478:	d00a      	beq.n	8011490 <SCSI_Write10+0x16c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801147a:	69fb      	ldr	r3, [r7, #28]
 801147c:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011480:	2320      	movs	r3, #32
 8011482:	2205      	movs	r2, #5
 8011484:	68f8      	ldr	r0, [r7, #12]
 8011486:	f7ff fd20 	bl	8010eca <SCSI_SenseCode>
      return -1;
 801148a:	f04f 33ff 	mov.w	r3, #4294967295
 801148e:	e01a      	b.n	80114c6 <SCSI_Write10+0x1a2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8011490:	697b      	ldr	r3, [r7, #20]
 8011492:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011496:	bf28      	it	cs
 8011498:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 801149c:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 801149e:	69fb      	ldr	r3, [r7, #28]
 80114a0:	2201      	movs	r2, #1
 80114a2:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80114a4:	4b0a      	ldr	r3, [pc, #40]	@ (80114d0 <SCSI_Write10+0x1ac>)
 80114a6:	7819      	ldrb	r1, [r3, #0]
 80114a8:	69fb      	ldr	r3, [r7, #28]
 80114aa:	f103 0210 	add.w	r2, r3, #16
 80114ae:	697b      	ldr	r3, [r7, #20]
 80114b0:	68f8      	ldr	r0, [r7, #12]
 80114b2:	f003 fc7e 	bl	8014db2 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 80114b6:	2300      	movs	r3, #0
 80114b8:	e005      	b.n	80114c6 <SCSI_Write10+0x1a2>
    return SCSI_ProcessWrite(pdev, lun);
 80114ba:	7afb      	ldrb	r3, [r7, #11]
 80114bc:	4619      	mov	r1, r3
 80114be:	68f8      	ldr	r0, [r7, #12]
 80114c0:	f000 fa6e 	bl	80119a0 <SCSI_ProcessWrite>
 80114c4:	4603      	mov	r3, r0
}
 80114c6:	4618      	mov	r0, r3
 80114c8:	3720      	adds	r7, #32
 80114ca:	46bd      	mov	sp, r7
 80114cc:	bd80      	pop	{r7, pc}
 80114ce:	bf00      	nop
 80114d0:	2000009b 	.word	0x2000009b

080114d4 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80114d4:	b580      	push	{r7, lr}
 80114d6:	b088      	sub	sp, #32
 80114d8:	af00      	add	r7, sp, #0
 80114da:	60f8      	str	r0, [r7, #12]
 80114dc:	460b      	mov	r3, r1
 80114de:	607a      	str	r2, [r7, #4]
 80114e0:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80114e8:	68fb      	ldr	r3, [r7, #12]
 80114ea:	32b0      	adds	r2, #176	@ 0xb0
 80114ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80114f0:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80114f2:	7afb      	ldrb	r3, [r7, #11]
 80114f4:	3326      	adds	r3, #38	@ 0x26
 80114f6:	011b      	lsls	r3, r3, #4
 80114f8:	69fa      	ldr	r2, [r7, #28]
 80114fa:	4413      	add	r3, r2
 80114fc:	3304      	adds	r3, #4
 80114fe:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 8011500:	69fb      	ldr	r3, [r7, #28]
 8011502:	2b00      	cmp	r3, #0
 8011504:	d102      	bne.n	801150c <SCSI_Write12+0x38>
  {
    return -1;
 8011506:	f04f 33ff 	mov.w	r3, #4294967295
 801150a:	e0c4      	b.n	8011696 <SCSI_Write12+0x1c2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 801150c:	69fb      	ldr	r3, [r7, #28]
 801150e:	7a1b      	ldrb	r3, [r3, #8]
 8011510:	2b00      	cmp	r3, #0
 8011512:	f040 80ba 	bne.w	801168a <SCSI_Write12+0x1b6>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8011516:	69fb      	ldr	r3, [r7, #28]
 8011518:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801151c:	2b00      	cmp	r3, #0
 801151e:	d10a      	bne.n	8011536 <SCSI_Write12+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011520:	69fb      	ldr	r3, [r7, #28]
 8011522:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011526:	2320      	movs	r3, #32
 8011528:	2205      	movs	r2, #5
 801152a:	68f8      	ldr	r0, [r7, #12]
 801152c:	f7ff fccd 	bl	8010eca <SCSI_SenseCode>
      return -1;
 8011530:	f04f 33ff 	mov.w	r3, #4294967295
 8011534:	e0af      	b.n	8011696 <SCSI_Write12+0x1c2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8011536:	69fb      	ldr	r3, [r7, #28]
 8011538:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 801153c:	b25b      	sxtb	r3, r3
 801153e:	2b00      	cmp	r3, #0
 8011540:	da0a      	bge.n	8011558 <SCSI_Write12+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011542:	69fb      	ldr	r3, [r7, #28]
 8011544:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011548:	2320      	movs	r3, #32
 801154a:	2205      	movs	r2, #5
 801154c:	68f8      	ldr	r0, [r7, #12]
 801154e:	f7ff fcbc 	bl	8010eca <SCSI_SenseCode>
      return -1;
 8011552:	f04f 33ff 	mov.w	r3, #4294967295
 8011556:	e09e      	b.n	8011696 <SCSI_Write12+0x1c2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801155e:	68fa      	ldr	r2, [r7, #12]
 8011560:	33b0      	adds	r3, #176	@ 0xb0
 8011562:	009b      	lsls	r3, r3, #2
 8011564:	4413      	add	r3, r2
 8011566:	685b      	ldr	r3, [r3, #4]
 8011568:	689b      	ldr	r3, [r3, #8]
 801156a:	7afa      	ldrb	r2, [r7, #11]
 801156c:	4610      	mov	r0, r2
 801156e:	4798      	blx	r3
 8011570:	4603      	mov	r3, r0
 8011572:	2b00      	cmp	r3, #0
 8011574:	d00b      	beq.n	801158e <SCSI_Write12+0xba>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011576:	7af9      	ldrb	r1, [r7, #11]
 8011578:	233a      	movs	r3, #58	@ 0x3a
 801157a:	2202      	movs	r2, #2
 801157c:	68f8      	ldr	r0, [r7, #12]
 801157e:	f7ff fca4 	bl	8010eca <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 8011582:	69fb      	ldr	r3, [r7, #28]
 8011584:	2205      	movs	r2, #5
 8011586:	721a      	strb	r2, [r3, #8]
      return -1;
 8011588:	f04f 33ff 	mov.w	r3, #4294967295
 801158c:	e083      	b.n	8011696 <SCSI_Write12+0x1c2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 801158e:	68fb      	ldr	r3, [r7, #12]
 8011590:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011594:	68fa      	ldr	r2, [r7, #12]
 8011596:	33b0      	adds	r3, #176	@ 0xb0
 8011598:	009b      	lsls	r3, r3, #2
 801159a:	4413      	add	r3, r2
 801159c:	685b      	ldr	r3, [r3, #4]
 801159e:	68db      	ldr	r3, [r3, #12]
 80115a0:	7afa      	ldrb	r2, [r7, #11]
 80115a2:	4610      	mov	r0, r2
 80115a4:	4798      	blx	r3
 80115a6:	4603      	mov	r3, r0
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d00b      	beq.n	80115c4 <SCSI_Write12+0xf0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 80115ac:	7af9      	ldrb	r1, [r7, #11]
 80115ae:	2327      	movs	r3, #39	@ 0x27
 80115b0:	2202      	movs	r2, #2
 80115b2:	68f8      	ldr	r0, [r7, #12]
 80115b4:	f7ff fc89 	bl	8010eca <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 80115b8:	69fb      	ldr	r3, [r7, #28]
 80115ba:	2205      	movs	r2, #5
 80115bc:	721a      	strb	r2, [r3, #8]
      return -1;
 80115be:	f04f 33ff 	mov.w	r3, #4294967295
 80115c2:	e068      	b.n	8011696 <SCSI_Write12+0x1c2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	3302      	adds	r3, #2
 80115c8:	781b      	ldrb	r3, [r3, #0]
 80115ca:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	3303      	adds	r3, #3
 80115d0:	781b      	ldrb	r3, [r3, #0]
 80115d2:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80115d4:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	3304      	adds	r3, #4
 80115da:	781b      	ldrb	r3, [r3, #0]
 80115dc:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 80115de:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 80115e0:	687a      	ldr	r2, [r7, #4]
 80115e2:	3205      	adds	r2, #5
 80115e4:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 80115e6:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80115e8:	69bb      	ldr	r3, [r7, #24]
 80115ea:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	3306      	adds	r3, #6
 80115f0:	781b      	ldrb	r3, [r3, #0]
 80115f2:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	3307      	adds	r3, #7
 80115f8:	781b      	ldrb	r3, [r3, #0]
 80115fa:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 80115fc:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	3308      	adds	r3, #8
 8011602:	781b      	ldrb	r3, [r3, #0]
 8011604:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 8011606:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 8011608:	687a      	ldr	r2, [r7, #4]
 801160a:	3209      	adds	r2, #9
 801160c:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 801160e:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8011610:	69bb      	ldr	r3, [r7, #24]
 8011612:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8011614:	69bb      	ldr	r3, [r7, #24]
 8011616:	689a      	ldr	r2, [r3, #8]
 8011618:	69bb      	ldr	r3, [r7, #24]
 801161a:	68db      	ldr	r3, [r3, #12]
 801161c:	7af9      	ldrb	r1, [r7, #11]
 801161e:	68f8      	ldr	r0, [r7, #12]
 8011620:	f000 f90a 	bl	8011838 <SCSI_CheckAddressRange>
 8011624:	4603      	mov	r3, r0
 8011626:	2b00      	cmp	r3, #0
 8011628:	da02      	bge.n	8011630 <SCSI_Write12+0x15c>
    {
      return -1; /* error */
 801162a:	f04f 33ff 	mov.w	r3, #4294967295
 801162e:	e032      	b.n	8011696 <SCSI_Write12+0x1c2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 8011630:	69bb      	ldr	r3, [r7, #24]
 8011632:	68db      	ldr	r3, [r3, #12]
 8011634:	69ba      	ldr	r2, [r7, #24]
 8011636:	8812      	ldrh	r2, [r2, #0]
 8011638:	fb02 f303 	mul.w	r3, r2, r3
 801163c:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 801163e:	69fb      	ldr	r3, [r7, #28]
 8011640:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8011644:	697a      	ldr	r2, [r7, #20]
 8011646:	429a      	cmp	r2, r3
 8011648:	d00a      	beq.n	8011660 <SCSI_Write12+0x18c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801164a:	69fb      	ldr	r3, [r7, #28]
 801164c:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011650:	2320      	movs	r3, #32
 8011652:	2205      	movs	r2, #5
 8011654:	68f8      	ldr	r0, [r7, #12]
 8011656:	f7ff fc38 	bl	8010eca <SCSI_SenseCode>
      return -1;
 801165a:	f04f 33ff 	mov.w	r3, #4294967295
 801165e:	e01a      	b.n	8011696 <SCSI_Write12+0x1c2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8011660:	697b      	ldr	r3, [r7, #20]
 8011662:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011666:	bf28      	it	cs
 8011668:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 801166c:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 801166e:	69fb      	ldr	r3, [r7, #28]
 8011670:	2201      	movs	r2, #1
 8011672:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8011674:	4b0a      	ldr	r3, [pc, #40]	@ (80116a0 <SCSI_Write12+0x1cc>)
 8011676:	7819      	ldrb	r1, [r3, #0]
 8011678:	69fb      	ldr	r3, [r7, #28]
 801167a:	f103 0210 	add.w	r2, r3, #16
 801167e:	697b      	ldr	r3, [r7, #20]
 8011680:	68f8      	ldr	r0, [r7, #12]
 8011682:	f003 fb96 	bl	8014db2 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 8011686:	2300      	movs	r3, #0
 8011688:	e005      	b.n	8011696 <SCSI_Write12+0x1c2>
    return SCSI_ProcessWrite(pdev, lun);
 801168a:	7afb      	ldrb	r3, [r7, #11]
 801168c:	4619      	mov	r1, r3
 801168e:	68f8      	ldr	r0, [r7, #12]
 8011690:	f000 f986 	bl	80119a0 <SCSI_ProcessWrite>
 8011694:	4603      	mov	r3, r0
}
 8011696:	4618      	mov	r0, r3
 8011698:	3720      	adds	r7, #32
 801169a:	46bd      	mov	sp, r7
 801169c:	bd80      	pop	{r7, pc}
 801169e:	bf00      	nop
 80116a0:	2000009b 	.word	0x2000009b

080116a4 <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80116a4:	b580      	push	{r7, lr}
 80116a6:	b086      	sub	sp, #24
 80116a8:	af00      	add	r7, sp, #0
 80116aa:	60f8      	str	r0, [r7, #12]
 80116ac:	460b      	mov	r3, r1
 80116ae:	607a      	str	r2, [r7, #4]
 80116b0:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80116b8:	68fb      	ldr	r3, [r7, #12]
 80116ba:	32b0      	adds	r2, #176	@ 0xb0
 80116bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80116c0:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80116c2:	7afb      	ldrb	r3, [r7, #11]
 80116c4:	3326      	adds	r3, #38	@ 0x26
 80116c6:	011b      	lsls	r3, r3, #4
 80116c8:	697a      	ldr	r2, [r7, #20]
 80116ca:	4413      	add	r3, r2
 80116cc:	3304      	adds	r3, #4
 80116ce:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 80116d0:	697b      	ldr	r3, [r7, #20]
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d102      	bne.n	80116dc <SCSI_Verify10+0x38>
  {
    return -1;
 80116d6:	f04f 33ff 	mov.w	r3, #4294967295
 80116da:	e021      	b.n	8011720 <SCSI_Verify10+0x7c>
  }

  if ((params[1] & 0x02U) == 0x02U)
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	3301      	adds	r3, #1
 80116e0:	781b      	ldrb	r3, [r3, #0]
 80116e2:	f003 0302 	and.w	r3, r3, #2
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d008      	beq.n	80116fc <SCSI_Verify10+0x58>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 80116ea:	7af9      	ldrb	r1, [r7, #11]
 80116ec:	2324      	movs	r3, #36	@ 0x24
 80116ee:	2205      	movs	r2, #5
 80116f0:	68f8      	ldr	r0, [r7, #12]
 80116f2:	f7ff fbea 	bl	8010eca <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 80116f6:	f04f 33ff 	mov.w	r3, #4294967295
 80116fa:	e011      	b.n	8011720 <SCSI_Verify10+0x7c>
  }

  if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 80116fc:	693b      	ldr	r3, [r7, #16]
 80116fe:	689a      	ldr	r2, [r3, #8]
 8011700:	693b      	ldr	r3, [r7, #16]
 8011702:	68db      	ldr	r3, [r3, #12]
 8011704:	7af9      	ldrb	r1, [r7, #11]
 8011706:	68f8      	ldr	r0, [r7, #12]
 8011708:	f000 f896 	bl	8011838 <SCSI_CheckAddressRange>
 801170c:	4603      	mov	r3, r0
 801170e:	2b00      	cmp	r3, #0
 8011710:	da02      	bge.n	8011718 <SCSI_Verify10+0x74>
  {
    return -1; /* error */
 8011712:	f04f 33ff 	mov.w	r3, #4294967295
 8011716:	e003      	b.n	8011720 <SCSI_Verify10+0x7c>
  }

  hmsc->bot_data_length = 0U;
 8011718:	697b      	ldr	r3, [r7, #20]
 801171a:	2200      	movs	r2, #0
 801171c:	60da      	str	r2, [r3, #12]

  return 0;
 801171e:	2300      	movs	r3, #0
}
 8011720:	4618      	mov	r0, r3
 8011722:	3718      	adds	r7, #24
 8011724:	46bd      	mov	sp, r7
 8011726:	bd80      	pop	{r7, pc}

08011728 <SCSI_ReportLuns>:
  * @brief  SCSI_ReportLuns12
  *         Process ReportLuns command
  * @retval status
  */
static int8_t SCSI_ReportLuns(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011728:	b580      	push	{r7, lr}
 801172a:	b088      	sub	sp, #32
 801172c:	af00      	add	r7, sp, #0
 801172e:	60f8      	str	r0, [r7, #12]
 8011730:	460b      	mov	r3, r1
 8011732:	607a      	str	r2, [r7, #4]
 8011734:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);

  /* Define the report LUNs buffer Each LUN entry is 8 bytes */
  static uint8_t lun_report[8U * (MSC_BOT_MAX_LUN + 1U)];

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801173c:	68fb      	ldr	r3, [r7, #12]
 801173e:	32b0      	adds	r2, #176	@ 0xb0
 8011740:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011744:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8011746:	69bb      	ldr	r3, [r7, #24]
 8011748:	2b00      	cmp	r3, #0
 801174a:	d102      	bne.n	8011752 <SCSI_ReportLuns+0x2a>
  {
    return -1;
 801174c:	f04f 33ff 	mov.w	r3, #4294967295
 8011750:	e038      	b.n	80117c4 <SCSI_ReportLuns+0x9c>
  }

  /* Initialize the report LUNs buffer */
  (void)USBD_memset(lun_report, 0, sizeof(lun_report));
 8011752:	2218      	movs	r2, #24
 8011754:	2100      	movs	r1, #0
 8011756:	481d      	ldr	r0, [pc, #116]	@ (80117cc <SCSI_ReportLuns+0xa4>)
 8011758:	f004 fba1 	bl	8015e9e <memset>

  /* Set the LUN list length in the first 4 bytes */
  lun_list_length = 8U * (hmsc->max_lun + 1U);
 801175c:	69bb      	ldr	r3, [r7, #24]
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	3301      	adds	r3, #1
 8011762:	00db      	lsls	r3, r3, #3
 8011764:	617b      	str	r3, [r7, #20]
  lun_report[0] = (uint8_t)(lun_list_length >> 24);
 8011766:	697b      	ldr	r3, [r7, #20]
 8011768:	0e1b      	lsrs	r3, r3, #24
 801176a:	b2da      	uxtb	r2, r3
 801176c:	4b17      	ldr	r3, [pc, #92]	@ (80117cc <SCSI_ReportLuns+0xa4>)
 801176e:	701a      	strb	r2, [r3, #0]
  lun_report[1] = (uint8_t)(lun_list_length >> 16);
 8011770:	697b      	ldr	r3, [r7, #20]
 8011772:	0c1b      	lsrs	r3, r3, #16
 8011774:	b2da      	uxtb	r2, r3
 8011776:	4b15      	ldr	r3, [pc, #84]	@ (80117cc <SCSI_ReportLuns+0xa4>)
 8011778:	705a      	strb	r2, [r3, #1]
  lun_report[2] = (uint8_t)(lun_list_length >> 8);
 801177a:	697b      	ldr	r3, [r7, #20]
 801177c:	0a1b      	lsrs	r3, r3, #8
 801177e:	b2da      	uxtb	r2, r3
 8011780:	4b12      	ldr	r3, [pc, #72]	@ (80117cc <SCSI_ReportLuns+0xa4>)
 8011782:	709a      	strb	r2, [r3, #2]
  lun_report[3] = (uint8_t)(lun_list_length & 0xFFU);
 8011784:	697b      	ldr	r3, [r7, #20]
 8011786:	b2da      	uxtb	r2, r3
 8011788:	4b10      	ldr	r3, [pc, #64]	@ (80117cc <SCSI_ReportLuns+0xa4>)
 801178a:	70da      	strb	r2, [r3, #3]

  /* Update the LUN list */
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 801178c:	2300      	movs	r3, #0
 801178e:	77fb      	strb	r3, [r7, #31]
 8011790:	e008      	b.n	80117a4 <SCSI_ReportLuns+0x7c>
  {
    /* LUN identifier is placed at the second byte of each 8-byte entry */
    lun_report[(8U * (lun_idx + 1U)) + 1U] = lun_idx;
 8011792:	7ffb      	ldrb	r3, [r7, #31]
 8011794:	00db      	lsls	r3, r3, #3
 8011796:	3309      	adds	r3, #9
 8011798:	490c      	ldr	r1, [pc, #48]	@ (80117cc <SCSI_ReportLuns+0xa4>)
 801179a:	7ffa      	ldrb	r2, [r7, #31]
 801179c:	54ca      	strb	r2, [r1, r3]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 801179e:	7ffb      	ldrb	r3, [r7, #31]
 80117a0:	3301      	adds	r3, #1
 80117a2:	77fb      	strb	r3, [r7, #31]
 80117a4:	7ffa      	ldrb	r2, [r7, #31]
 80117a6:	69bb      	ldr	r3, [r7, #24]
 80117a8:	681b      	ldr	r3, [r3, #0]
 80117aa:	429a      	cmp	r2, r3
 80117ac:	d9f1      	bls.n	8011792 <SCSI_ReportLuns+0x6a>
  }

  /* Calculate the total length of the report LUNs buffer */
  total_length = lun_list_length + 8U;
 80117ae:	697b      	ldr	r3, [r7, #20]
 80117b0:	3308      	adds	r3, #8
 80117b2:	613b      	str	r3, [r7, #16]

  /* Update the BOT data with the report LUNs buffer */
  (void)SCSI_UpdateBotData(hmsc, lun_report, (uint16_t)total_length);
 80117b4:	693b      	ldr	r3, [r7, #16]
 80117b6:	b29b      	uxth	r3, r3
 80117b8:	461a      	mov	r2, r3
 80117ba:	4904      	ldr	r1, [pc, #16]	@ (80117cc <SCSI_ReportLuns+0xa4>)
 80117bc:	69b8      	ldr	r0, [r7, #24]
 80117be:	f000 f97f 	bl	8011ac0 <SCSI_UpdateBotData>

  return 0;
 80117c2:	2300      	movs	r3, #0
}
 80117c4:	4618      	mov	r0, r3
 80117c6:	3720      	adds	r7, #32
 80117c8:	46bd      	mov	sp, r7
 80117ca:	bd80      	pop	{r7, pc}
 80117cc:	20000d0c 	.word	0x20000d0c

080117d0 <SCSI_ReceiveDiagnosticResults>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReceiveDiagnosticResults(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	b086      	sub	sp, #24
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	60f8      	str	r0, [r7, #12]
 80117d8:	460b      	mov	r3, r1
 80117da:	607a      	str	r2, [r7, #4]
 80117dc:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	32b0      	adds	r2, #176	@ 0xb0
 80117e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80117ec:	613b      	str	r3, [r7, #16]
  uint16_t allocation_length;

  /* Extract the allocation length from the CDB */
  allocation_length = (((uint16_t)params[3] << 8) | (uint16_t)params[4]);
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	3303      	adds	r3, #3
 80117f2:	781b      	ldrb	r3, [r3, #0]
 80117f4:	b21b      	sxth	r3, r3
 80117f6:	021b      	lsls	r3, r3, #8
 80117f8:	b21a      	sxth	r2, r3
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	3304      	adds	r3, #4
 80117fe:	781b      	ldrb	r3, [r3, #0]
 8011800:	b21b      	sxth	r3, r3
 8011802:	4313      	orrs	r3, r2
 8011804:	b21b      	sxth	r3, r3
 8011806:	82fb      	strh	r3, [r7, #22]

  if (allocation_length == 0U)
 8011808:	8afb      	ldrh	r3, [r7, #22]
 801180a:	2b00      	cmp	r3, #0
 801180c:	d101      	bne.n	8011812 <SCSI_ReceiveDiagnosticResults+0x42>
  {
    return 0;
 801180e:	2300      	movs	r3, #0
 8011810:	e00b      	b.n	801182a <SCSI_ReceiveDiagnosticResults+0x5a>
  }

  /* Ensure the allocation length does not exceed the diagnostic data length */
  if (allocation_length > DIAGNOSTIC_DATA_LEN)
 8011812:	8afb      	ldrh	r3, [r7, #22]
 8011814:	2b08      	cmp	r3, #8
 8011816:	d901      	bls.n	801181c <SCSI_ReceiveDiagnosticResults+0x4c>
  {
    allocation_length = DIAGNOSTIC_DATA_LEN;
 8011818:	2308      	movs	r3, #8
 801181a:	82fb      	strh	r3, [r7, #22]
  }

  /* Send the diagnostic data to the host */
  (void)SCSI_UpdateBotData(hmsc, MSC_Diagnostic_Data, allocation_length);
 801181c:	8afb      	ldrh	r3, [r7, #22]
 801181e:	461a      	mov	r2, r3
 8011820:	4904      	ldr	r1, [pc, #16]	@ (8011834 <SCSI_ReceiveDiagnosticResults+0x64>)
 8011822:	6938      	ldr	r0, [r7, #16]
 8011824:	f000 f94c 	bl	8011ac0 <SCSI_UpdateBotData>

  return 0;
 8011828:	2300      	movs	r3, #0
}
 801182a:	4618      	mov	r0, r3
 801182c:	3718      	adds	r7, #24
 801182e:	46bd      	mov	sp, r7
 8011830:	bd80      	pop	{r7, pc}
 8011832:	bf00      	nop
 8011834:	20000d04 	.word	0x20000d04

08011838 <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 8011838:	b580      	push	{r7, lr}
 801183a:	b086      	sub	sp, #24
 801183c:	af00      	add	r7, sp, #0
 801183e:	60f8      	str	r0, [r7, #12]
 8011840:	607a      	str	r2, [r7, #4]
 8011842:	603b      	str	r3, [r7, #0]
 8011844:	460b      	mov	r3, r1
 8011846:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011848:	68fb      	ldr	r3, [r7, #12]
 801184a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801184e:	68fb      	ldr	r3, [r7, #12]
 8011850:	32b0      	adds	r2, #176	@ 0xb0
 8011852:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011856:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8011858:	7afb      	ldrb	r3, [r7, #11]
 801185a:	3326      	adds	r3, #38	@ 0x26
 801185c:	011b      	lsls	r3, r3, #4
 801185e:	697a      	ldr	r2, [r7, #20]
 8011860:	4413      	add	r3, r2
 8011862:	3304      	adds	r3, #4
 8011864:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8011866:	697b      	ldr	r3, [r7, #20]
 8011868:	2b00      	cmp	r3, #0
 801186a:	d102      	bne.n	8011872 <SCSI_CheckAddressRange+0x3a>
  {
    return -1;
 801186c:	f04f 33ff 	mov.w	r3, #4294967295
 8011870:	e010      	b.n	8011894 <SCSI_CheckAddressRange+0x5c>
  }

  if ((blk_offset + blk_nbr) > p_scsi_blk->nbr)
 8011872:	687a      	ldr	r2, [r7, #4]
 8011874:	683b      	ldr	r3, [r7, #0]
 8011876:	441a      	add	r2, r3
 8011878:	693b      	ldr	r3, [r7, #16]
 801187a:	685b      	ldr	r3, [r3, #4]
 801187c:	429a      	cmp	r2, r3
 801187e:	d908      	bls.n	8011892 <SCSI_CheckAddressRange+0x5a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 8011880:	7af9      	ldrb	r1, [r7, #11]
 8011882:	2321      	movs	r3, #33	@ 0x21
 8011884:	2205      	movs	r2, #5
 8011886:	68f8      	ldr	r0, [r7, #12]
 8011888:	f7ff fb1f 	bl	8010eca <SCSI_SenseCode>
    return -1;
 801188c:	f04f 33ff 	mov.w	r3, #4294967295
 8011890:	e000      	b.n	8011894 <SCSI_CheckAddressRange+0x5c>
  }

  return 0;
 8011892:	2300      	movs	r3, #0
}
 8011894:	4618      	mov	r0, r3
 8011896:	3718      	adds	r7, #24
 8011898:	46bd      	mov	sp, r7
 801189a:	bd80      	pop	{r7, pc}

0801189c <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 801189c:	b590      	push	{r4, r7, lr}
 801189e:	b087      	sub	sp, #28
 80118a0:	af00      	add	r7, sp, #0
 80118a2:	6078      	str	r0, [r7, #4]
 80118a4:	460b      	mov	r3, r1
 80118a6:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	32b0      	adds	r2, #176	@ 0xb0
 80118b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80118b6:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80118b8:	78fb      	ldrb	r3, [r7, #3]
 80118ba:	3326      	adds	r3, #38	@ 0x26
 80118bc:	011b      	lsls	r3, r3, #4
 80118be:	697a      	ldr	r2, [r7, #20]
 80118c0:	4413      	add	r3, r2
 80118c2:	3304      	adds	r3, #4
 80118c4:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 80118c6:	697b      	ldr	r3, [r7, #20]
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d102      	bne.n	80118d2 <SCSI_ProcessRead+0x36>
  {
    return -1;
 80118cc:	f04f 33ff 	mov.w	r3, #4294967295
 80118d0:	e05f      	b.n	8011992 <SCSI_ProcessRead+0xf6>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 80118d2:	693b      	ldr	r3, [r7, #16]
 80118d4:	68db      	ldr	r3, [r3, #12]
 80118d6:	693a      	ldr	r2, [r7, #16]
 80118d8:	8812      	ldrh	r2, [r2, #0]
 80118da:	fb02 f303 	mul.w	r3, r2, r3
 80118de:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 80118e0:	68fb      	ldr	r3, [r7, #12]
 80118e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80118e6:	bf28      	it	cs
 80118e8:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80118ec:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80118f4:	687a      	ldr	r2, [r7, #4]
 80118f6:	33b0      	adds	r3, #176	@ 0xb0
 80118f8:	009b      	lsls	r3, r3, #2
 80118fa:	4413      	add	r3, r2
 80118fc:	685b      	ldr	r3, [r3, #4]
 80118fe:	691c      	ldr	r4, [r3, #16]
 8011900:	697b      	ldr	r3, [r7, #20]
 8011902:	f103 0110 	add.w	r1, r3, #16
 8011906:	693b      	ldr	r3, [r7, #16]
 8011908:	689a      	ldr	r2, [r3, #8]
                                                                    p_scsi_blk->addr,
                                                                    (len / p_scsi_blk->size)) < 0)
 801190a:	693b      	ldr	r3, [r7, #16]
 801190c:	881b      	ldrh	r3, [r3, #0]
 801190e:	4618      	mov	r0, r3
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 8011916:	b29b      	uxth	r3, r3
 8011918:	78f8      	ldrb	r0, [r7, #3]
 801191a:	47a0      	blx	r4
 801191c:	4603      	mov	r3, r0
 801191e:	2b00      	cmp	r3, #0
 8011920:	da08      	bge.n	8011934 <SCSI_ProcessRead+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 8011922:	78f9      	ldrb	r1, [r7, #3]
 8011924:	2311      	movs	r3, #17
 8011926:	2204      	movs	r2, #4
 8011928:	6878      	ldr	r0, [r7, #4]
 801192a:	f7ff face 	bl	8010eca <SCSI_SenseCode>
    return -1;
 801192e:	f04f 33ff 	mov.w	r3, #4294967295
 8011932:	e02e      	b.n	8011992 <SCSI_ProcessRead+0xf6>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 8011934:	4b19      	ldr	r3, [pc, #100]	@ (801199c <SCSI_ProcessRead+0x100>)
 8011936:	7819      	ldrb	r1, [r3, #0]
 8011938:	697b      	ldr	r3, [r7, #20]
 801193a:	f103 0210 	add.w	r2, r3, #16
 801193e:	68fb      	ldr	r3, [r7, #12]
 8011940:	6878      	ldr	r0, [r7, #4]
 8011942:	f003 fa15 	bl	8014d70 <USBD_LL_Transmit>

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 8011946:	693b      	ldr	r3, [r7, #16]
 8011948:	689a      	ldr	r2, [r3, #8]
 801194a:	693b      	ldr	r3, [r7, #16]
 801194c:	881b      	ldrh	r3, [r3, #0]
 801194e:	4619      	mov	r1, r3
 8011950:	68fb      	ldr	r3, [r7, #12]
 8011952:	fbb3 f3f1 	udiv	r3, r3, r1
 8011956:	441a      	add	r2, r3
 8011958:	693b      	ldr	r3, [r7, #16]
 801195a:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 801195c:	693b      	ldr	r3, [r7, #16]
 801195e:	68da      	ldr	r2, [r3, #12]
 8011960:	693b      	ldr	r3, [r7, #16]
 8011962:	881b      	ldrh	r3, [r3, #0]
 8011964:	4619      	mov	r1, r3
 8011966:	68fb      	ldr	r3, [r7, #12]
 8011968:	fbb3 f3f1 	udiv	r3, r3, r1
 801196c:	1ad2      	subs	r2, r2, r3
 801196e:	693b      	ldr	r3, [r7, #16]
 8011970:	60da      	str	r2, [r3, #12]

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 8011972:	697b      	ldr	r3, [r7, #20]
 8011974:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	1ad2      	subs	r2, r2, r3
 801197c:	697b      	ldr	r3, [r7, #20]
 801197e:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 8011982:	693b      	ldr	r3, [r7, #16]
 8011984:	68db      	ldr	r3, [r3, #12]
 8011986:	2b00      	cmp	r3, #0
 8011988:	d102      	bne.n	8011990 <SCSI_ProcessRead+0xf4>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 801198a:	697b      	ldr	r3, [r7, #20]
 801198c:	2203      	movs	r2, #3
 801198e:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 8011990:	2300      	movs	r3, #0
}
 8011992:	4618      	mov	r0, r3
 8011994:	371c      	adds	r7, #28
 8011996:	46bd      	mov	sp, r7
 8011998:	bd90      	pop	{r4, r7, pc}
 801199a:	bf00      	nop
 801199c:	2000009a 	.word	0x2000009a

080119a0 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 80119a0:	b590      	push	{r4, r7, lr}
 80119a2:	b087      	sub	sp, #28
 80119a4:	af00      	add	r7, sp, #0
 80119a6:	6078      	str	r0, [r7, #4]
 80119a8:	460b      	mov	r3, r1
 80119aa:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	32b0      	adds	r2, #176	@ 0xb0
 80119b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80119ba:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80119bc:	78fb      	ldrb	r3, [r7, #3]
 80119be:	3326      	adds	r3, #38	@ 0x26
 80119c0:	011b      	lsls	r3, r3, #4
 80119c2:	697a      	ldr	r2, [r7, #20]
 80119c4:	4413      	add	r3, r2
 80119c6:	3304      	adds	r3, #4
 80119c8:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 80119ca:	697b      	ldr	r3, [r7, #20]
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d102      	bne.n	80119d6 <SCSI_ProcessWrite+0x36>
  {
    return -1;
 80119d0:	f04f 33ff 	mov.w	r3, #4294967295
 80119d4:	e06d      	b.n	8011ab2 <SCSI_ProcessWrite+0x112>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 80119d6:	693b      	ldr	r3, [r7, #16]
 80119d8:	68db      	ldr	r3, [r3, #12]
 80119da:	693a      	ldr	r2, [r7, #16]
 80119dc:	8812      	ldrh	r2, [r2, #0]
 80119de:	fb02 f303 	mul.w	r3, r2, r3
 80119e2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 80119e4:	68fb      	ldr	r3, [r7, #12]
 80119e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80119ea:	bf28      	it	cs
 80119ec:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80119f0:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80119f8:	687a      	ldr	r2, [r7, #4]
 80119fa:	33b0      	adds	r3, #176	@ 0xb0
 80119fc:	009b      	lsls	r3, r3, #2
 80119fe:	4413      	add	r3, r2
 8011a00:	685b      	ldr	r3, [r3, #4]
 8011a02:	695c      	ldr	r4, [r3, #20]
 8011a04:	697b      	ldr	r3, [r7, #20]
 8011a06:	f103 0110 	add.w	r1, r3, #16
 8011a0a:	693b      	ldr	r3, [r7, #16]
 8011a0c:	689a      	ldr	r2, [r3, #8]
                                                                     (len / p_scsi_blk->size)) < 0)
 8011a0e:	693b      	ldr	r3, [r7, #16]
 8011a10:	881b      	ldrh	r3, [r3, #0]
 8011a12:	4618      	mov	r0, r3
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 8011a1a:	b29b      	uxth	r3, r3
 8011a1c:	78f8      	ldrb	r0, [r7, #3]
 8011a1e:	47a0      	blx	r4
 8011a20:	4603      	mov	r3, r0
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	da08      	bge.n	8011a38 <SCSI_ProcessWrite+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 8011a26:	78f9      	ldrb	r1, [r7, #3]
 8011a28:	2303      	movs	r3, #3
 8011a2a:	2204      	movs	r2, #4
 8011a2c:	6878      	ldr	r0, [r7, #4]
 8011a2e:	f7ff fa4c 	bl	8010eca <SCSI_SenseCode>
    return -1;
 8011a32:	f04f 33ff 	mov.w	r3, #4294967295
 8011a36:	e03c      	b.n	8011ab2 <SCSI_ProcessWrite+0x112>
  }

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 8011a38:	693b      	ldr	r3, [r7, #16]
 8011a3a:	689a      	ldr	r2, [r3, #8]
 8011a3c:	693b      	ldr	r3, [r7, #16]
 8011a3e:	881b      	ldrh	r3, [r3, #0]
 8011a40:	4619      	mov	r1, r3
 8011a42:	68fb      	ldr	r3, [r7, #12]
 8011a44:	fbb3 f3f1 	udiv	r3, r3, r1
 8011a48:	441a      	add	r2, r3
 8011a4a:	693b      	ldr	r3, [r7, #16]
 8011a4c:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 8011a4e:	693b      	ldr	r3, [r7, #16]
 8011a50:	68da      	ldr	r2, [r3, #12]
 8011a52:	693b      	ldr	r3, [r7, #16]
 8011a54:	881b      	ldrh	r3, [r3, #0]
 8011a56:	4619      	mov	r1, r3
 8011a58:	68fb      	ldr	r3, [r7, #12]
 8011a5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8011a5e:	1ad2      	subs	r2, r2, r3
 8011a60:	693b      	ldr	r3, [r7, #16]
 8011a62:	60da      	str	r2, [r3, #12]

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 8011a64:	697b      	ldr	r3, [r7, #20]
 8011a66:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8011a6a:	68fb      	ldr	r3, [r7, #12]
 8011a6c:	1ad2      	subs	r2, r2, r3
 8011a6e:	697b      	ldr	r3, [r7, #20]
 8011a70:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 8011a74:	693b      	ldr	r3, [r7, #16]
 8011a76:	68db      	ldr	r3, [r3, #12]
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d104      	bne.n	8011a86 <SCSI_ProcessWrite+0xe6>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8011a7c:	2100      	movs	r1, #0
 8011a7e:	6878      	ldr	r0, [r7, #4]
 8011a80:	f7fe fc26 	bl	80102d0 <MSC_BOT_SendCSW>
 8011a84:	e014      	b.n	8011ab0 <SCSI_ProcessWrite+0x110>
  }
  else
  {
    len = MIN((p_scsi_blk->len * p_scsi_blk->size), MSC_MEDIA_PACKET);
 8011a86:	693b      	ldr	r3, [r7, #16]
 8011a88:	68db      	ldr	r3, [r3, #12]
 8011a8a:	693a      	ldr	r2, [r7, #16]
 8011a8c:	8812      	ldrh	r2, [r2, #0]
 8011a8e:	fb02 f303 	mul.w	r3, r2, r3
 8011a92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011a96:	bf28      	it	cs
 8011a98:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8011a9c:	60fb      	str	r3, [r7, #12]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8011a9e:	4b07      	ldr	r3, [pc, #28]	@ (8011abc <SCSI_ProcessWrite+0x11c>)
 8011aa0:	7819      	ldrb	r1, [r3, #0]
 8011aa2:	697b      	ldr	r3, [r7, #20]
 8011aa4:	f103 0210 	add.w	r2, r3, #16
 8011aa8:	68fb      	ldr	r3, [r7, #12]
 8011aaa:	6878      	ldr	r0, [r7, #4]
 8011aac:	f003 f981 	bl	8014db2 <USBD_LL_PrepareReceive>
  }

  return 0;
 8011ab0:	2300      	movs	r3, #0
}
 8011ab2:	4618      	mov	r0, r3
 8011ab4:	371c      	adds	r7, #28
 8011ab6:	46bd      	mov	sp, r7
 8011ab8:	bd90      	pop	{r4, r7, pc}
 8011aba:	bf00      	nop
 8011abc:	2000009b 	.word	0x2000009b

08011ac0 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 8011ac0:	b480      	push	{r7}
 8011ac2:	b087      	sub	sp, #28
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	60f8      	str	r0, [r7, #12]
 8011ac8:	60b9      	str	r1, [r7, #8]
 8011aca:	4613      	mov	r3, r2
 8011acc:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 8011ace:	88fb      	ldrh	r3, [r7, #6]
 8011ad0:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8011ad2:	68fb      	ldr	r3, [r7, #12]
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	d102      	bne.n	8011ade <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 8011ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8011adc:	e013      	b.n	8011b06 <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 8011ade:	8afa      	ldrh	r2, [r7, #22]
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 8011ae4:	e00b      	b.n	8011afe <SCSI_UpdateBotData+0x3e>
  {
    len--;
 8011ae6:	8afb      	ldrh	r3, [r7, #22]
 8011ae8:	3b01      	subs	r3, #1
 8011aea:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 8011aec:	8afb      	ldrh	r3, [r7, #22]
 8011aee:	68ba      	ldr	r2, [r7, #8]
 8011af0:	441a      	add	r2, r3
 8011af2:	8afb      	ldrh	r3, [r7, #22]
 8011af4:	7811      	ldrb	r1, [r2, #0]
 8011af6:	68fa      	ldr	r2, [r7, #12]
 8011af8:	4413      	add	r3, r2
 8011afa:	460a      	mov	r2, r1
 8011afc:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 8011afe:	8afb      	ldrh	r3, [r7, #22]
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	d1f0      	bne.n	8011ae6 <SCSI_UpdateBotData+0x26>
  }

  return 0;
 8011b04:	2300      	movs	r3, #0
}
 8011b06:	4618      	mov	r0, r3
 8011b08:	371c      	adds	r7, #28
 8011b0a:	46bd      	mov	sp, r7
 8011b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b10:	4770      	bx	lr

08011b12 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011b12:	b580      	push	{r7, lr}
 8011b14:	b086      	sub	sp, #24
 8011b16:	af00      	add	r7, sp, #0
 8011b18:	60f8      	str	r0, [r7, #12]
 8011b1a:	60b9      	str	r1, [r7, #8]
 8011b1c:	4613      	mov	r3, r2
 8011b1e:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8011b20:	68fb      	ldr	r3, [r7, #12]
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d101      	bne.n	8011b2a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8011b26:	2303      	movs	r3, #3
 8011b28:	e01f      	b.n	8011b6a <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8011b2a:	68fb      	ldr	r3, [r7, #12]
 8011b2c:	2200      	movs	r2, #0
 8011b2e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	2200      	movs	r2, #0
 8011b36:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8011b3a:	68fb      	ldr	r3, [r7, #12]
 8011b3c:	2200      	movs	r2, #0
 8011b3e:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011b42:	68bb      	ldr	r3, [r7, #8]
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d003      	beq.n	8011b50 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8011b48:	68fb      	ldr	r3, [r7, #12]
 8011b4a:	68ba      	ldr	r2, [r7, #8]
 8011b4c:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011b50:	68fb      	ldr	r3, [r7, #12]
 8011b52:	2201      	movs	r2, #1
 8011b54:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	79fa      	ldrb	r2, [r7, #7]
 8011b5c:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8011b5e:	68f8      	ldr	r0, [r7, #12]
 8011b60:	f002 ffa6 	bl	8014ab0 <USBD_LL_Init>
 8011b64:	4603      	mov	r3, r0
 8011b66:	75fb      	strb	r3, [r7, #23]

  return ret;
 8011b68:	7dfb      	ldrb	r3, [r7, #23]
}
 8011b6a:	4618      	mov	r0, r3
 8011b6c:	3718      	adds	r7, #24
 8011b6e:	46bd      	mov	sp, r7
 8011b70:	bd80      	pop	{r7, pc}

08011b72 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011b72:	b580      	push	{r7, lr}
 8011b74:	b084      	sub	sp, #16
 8011b76:	af00      	add	r7, sp, #0
 8011b78:	6078      	str	r0, [r7, #4]
 8011b7a:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011b7c:	2300      	movs	r3, #0
 8011b7e:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8011b80:	683b      	ldr	r3, [r7, #0]
 8011b82:	2b00      	cmp	r3, #0
 8011b84:	d101      	bne.n	8011b8a <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8011b86:	2303      	movs	r3, #3
 8011b88:	e025      	b.n	8011bd6 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	683a      	ldr	r2, [r7, #0]
 8011b8e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	32ae      	adds	r2, #174	@ 0xae
 8011b9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d00f      	beq.n	8011bc6 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	32ae      	adds	r2, #174	@ 0xae
 8011bb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011bb6:	f107 020e 	add.w	r2, r7, #14
 8011bba:	4610      	mov	r0, r2
 8011bbc:	4798      	blx	r3
 8011bbe:	4602      	mov	r2, r0
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011bcc:	1c5a      	adds	r2, r3, #1
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8011bd4:	2300      	movs	r3, #0
}
 8011bd6:	4618      	mov	r0, r3
 8011bd8:	3710      	adds	r7, #16
 8011bda:	46bd      	mov	sp, r7
 8011bdc:	bd80      	pop	{r7, pc}

08011bde <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8011bde:	b580      	push	{r7, lr}
 8011be0:	b082      	sub	sp, #8
 8011be2:	af00      	add	r7, sp, #0
 8011be4:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8011be6:	6878      	ldr	r0, [r7, #4]
 8011be8:	f002 ffba 	bl	8014b60 <USBD_LL_Start>
 8011bec:	4603      	mov	r3, r0
}
 8011bee:	4618      	mov	r0, r3
 8011bf0:	3708      	adds	r7, #8
 8011bf2:	46bd      	mov	sp, r7
 8011bf4:	bd80      	pop	{r7, pc}

08011bf6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8011bf6:	b480      	push	{r7}
 8011bf8:	b083      	sub	sp, #12
 8011bfa:	af00      	add	r7, sp, #0
 8011bfc:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011bfe:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8011c00:	4618      	mov	r0, r3
 8011c02:	370c      	adds	r7, #12
 8011c04:	46bd      	mov	sp, r7
 8011c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c0a:	4770      	bx	lr

08011c0c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011c0c:	b580      	push	{r7, lr}
 8011c0e:	b084      	sub	sp, #16
 8011c10:	af00      	add	r7, sp, #0
 8011c12:	6078      	str	r0, [r7, #4]
 8011c14:	460b      	mov	r3, r1
 8011c16:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8011c18:	2300      	movs	r3, #0
 8011c1a:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d009      	beq.n	8011c3a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011c2c:	681b      	ldr	r3, [r3, #0]
 8011c2e:	78fa      	ldrb	r2, [r7, #3]
 8011c30:	4611      	mov	r1, r2
 8011c32:	6878      	ldr	r0, [r7, #4]
 8011c34:	4798      	blx	r3
 8011c36:	4603      	mov	r3, r0
 8011c38:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8011c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c3c:	4618      	mov	r0, r3
 8011c3e:	3710      	adds	r7, #16
 8011c40:	46bd      	mov	sp, r7
 8011c42:	bd80      	pop	{r7, pc}

08011c44 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011c44:	b580      	push	{r7, lr}
 8011c46:	b084      	sub	sp, #16
 8011c48:	af00      	add	r7, sp, #0
 8011c4a:	6078      	str	r0, [r7, #4]
 8011c4c:	460b      	mov	r3, r1
 8011c4e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8011c50:	2300      	movs	r3, #0
 8011c52:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011c5a:	685b      	ldr	r3, [r3, #4]
 8011c5c:	78fa      	ldrb	r2, [r7, #3]
 8011c5e:	4611      	mov	r1, r2
 8011c60:	6878      	ldr	r0, [r7, #4]
 8011c62:	4798      	blx	r3
 8011c64:	4603      	mov	r3, r0
 8011c66:	2b00      	cmp	r3, #0
 8011c68:	d001      	beq.n	8011c6e <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8011c6a:	2303      	movs	r3, #3
 8011c6c:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8011c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c70:	4618      	mov	r0, r3
 8011c72:	3710      	adds	r7, #16
 8011c74:	46bd      	mov	sp, r7
 8011c76:	bd80      	pop	{r7, pc}

08011c78 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8011c78:	b580      	push	{r7, lr}
 8011c7a:	b084      	sub	sp, #16
 8011c7c:	af00      	add	r7, sp, #0
 8011c7e:	6078      	str	r0, [r7, #4]
 8011c80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011c88:	6839      	ldr	r1, [r7, #0]
 8011c8a:	4618      	mov	r0, r3
 8011c8c:	f001 f8b9 	bl	8012e02 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	2201      	movs	r2, #1
 8011c94:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8011c9e:	461a      	mov	r2, r3
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8011cac:	f003 031f 	and.w	r3, r3, #31
 8011cb0:	2b02      	cmp	r3, #2
 8011cb2:	d01a      	beq.n	8011cea <USBD_LL_SetupStage+0x72>
 8011cb4:	2b02      	cmp	r3, #2
 8011cb6:	d822      	bhi.n	8011cfe <USBD_LL_SetupStage+0x86>
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	d002      	beq.n	8011cc2 <USBD_LL_SetupStage+0x4a>
 8011cbc:	2b01      	cmp	r3, #1
 8011cbe:	d00a      	beq.n	8011cd6 <USBD_LL_SetupStage+0x5e>
 8011cc0:	e01d      	b.n	8011cfe <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011cc8:	4619      	mov	r1, r3
 8011cca:	6878      	ldr	r0, [r7, #4]
 8011ccc:	f000 fae4 	bl	8012298 <USBD_StdDevReq>
 8011cd0:	4603      	mov	r3, r0
 8011cd2:	73fb      	strb	r3, [r7, #15]
      break;
 8011cd4:	e020      	b.n	8011d18 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011cdc:	4619      	mov	r1, r3
 8011cde:	6878      	ldr	r0, [r7, #4]
 8011ce0:	f000 fb4c 	bl	801237c <USBD_StdItfReq>
 8011ce4:	4603      	mov	r3, r0
 8011ce6:	73fb      	strb	r3, [r7, #15]
      break;
 8011ce8:	e016      	b.n	8011d18 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011cf0:	4619      	mov	r1, r3
 8011cf2:	6878      	ldr	r0, [r7, #4]
 8011cf4:	f000 fbae 	bl	8012454 <USBD_StdEPReq>
 8011cf8:	4603      	mov	r3, r0
 8011cfa:	73fb      	strb	r3, [r7, #15]
      break;
 8011cfc:	e00c      	b.n	8011d18 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8011d04:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8011d08:	b2db      	uxtb	r3, r3
 8011d0a:	4619      	mov	r1, r3
 8011d0c:	6878      	ldr	r0, [r7, #4]
 8011d0e:	f002 ffa6 	bl	8014c5e <USBD_LL_StallEP>
 8011d12:	4603      	mov	r3, r0
 8011d14:	73fb      	strb	r3, [r7, #15]
      break;
 8011d16:	bf00      	nop
  }

  return ret;
 8011d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d1a:	4618      	mov	r0, r3
 8011d1c:	3710      	adds	r7, #16
 8011d1e:	46bd      	mov	sp, r7
 8011d20:	bd80      	pop	{r7, pc}

08011d22 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011d22:	b580      	push	{r7, lr}
 8011d24:	b086      	sub	sp, #24
 8011d26:	af00      	add	r7, sp, #0
 8011d28:	60f8      	str	r0, [r7, #12]
 8011d2a:	460b      	mov	r3, r1
 8011d2c:	607a      	str	r2, [r7, #4]
 8011d2e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8011d30:	2300      	movs	r3, #0
 8011d32:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8011d34:	7afb      	ldrb	r3, [r7, #11]
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	d177      	bne.n	8011e2a <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8011d3a:	68fb      	ldr	r3, [r7, #12]
 8011d3c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8011d40:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011d42:	68fb      	ldr	r3, [r7, #12]
 8011d44:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8011d48:	2b03      	cmp	r3, #3
 8011d4a:	f040 80a1 	bne.w	8011e90 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8011d4e:	693b      	ldr	r3, [r7, #16]
 8011d50:	685b      	ldr	r3, [r3, #4]
 8011d52:	693a      	ldr	r2, [r7, #16]
 8011d54:	8992      	ldrh	r2, [r2, #12]
 8011d56:	4293      	cmp	r3, r2
 8011d58:	d91c      	bls.n	8011d94 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8011d5a:	693b      	ldr	r3, [r7, #16]
 8011d5c:	685b      	ldr	r3, [r3, #4]
 8011d5e:	693a      	ldr	r2, [r7, #16]
 8011d60:	8992      	ldrh	r2, [r2, #12]
 8011d62:	1a9a      	subs	r2, r3, r2
 8011d64:	693b      	ldr	r3, [r7, #16]
 8011d66:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8011d68:	693b      	ldr	r3, [r7, #16]
 8011d6a:	691b      	ldr	r3, [r3, #16]
 8011d6c:	693a      	ldr	r2, [r7, #16]
 8011d6e:	8992      	ldrh	r2, [r2, #12]
 8011d70:	441a      	add	r2, r3
 8011d72:	693b      	ldr	r3, [r7, #16]
 8011d74:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8011d76:	693b      	ldr	r3, [r7, #16]
 8011d78:	6919      	ldr	r1, [r3, #16]
 8011d7a:	693b      	ldr	r3, [r7, #16]
 8011d7c:	899b      	ldrh	r3, [r3, #12]
 8011d7e:	461a      	mov	r2, r3
 8011d80:	693b      	ldr	r3, [r7, #16]
 8011d82:	685b      	ldr	r3, [r3, #4]
 8011d84:	4293      	cmp	r3, r2
 8011d86:	bf38      	it	cc
 8011d88:	4613      	movcc	r3, r2
 8011d8a:	461a      	mov	r2, r3
 8011d8c:	68f8      	ldr	r0, [r7, #12]
 8011d8e:	f001 f91e 	bl	8012fce <USBD_CtlContinueRx>
 8011d92:	e07d      	b.n	8011e90 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8011d94:	68fb      	ldr	r3, [r7, #12]
 8011d96:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8011d9a:	f003 031f 	and.w	r3, r3, #31
 8011d9e:	2b02      	cmp	r3, #2
 8011da0:	d014      	beq.n	8011dcc <USBD_LL_DataOutStage+0xaa>
 8011da2:	2b02      	cmp	r3, #2
 8011da4:	d81d      	bhi.n	8011de2 <USBD_LL_DataOutStage+0xc0>
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d002      	beq.n	8011db0 <USBD_LL_DataOutStage+0x8e>
 8011daa:	2b01      	cmp	r3, #1
 8011dac:	d003      	beq.n	8011db6 <USBD_LL_DataOutStage+0x94>
 8011dae:	e018      	b.n	8011de2 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8011db0:	2300      	movs	r3, #0
 8011db2:	75bb      	strb	r3, [r7, #22]
            break;
 8011db4:	e018      	b.n	8011de8 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8011db6:	68fb      	ldr	r3, [r7, #12]
 8011db8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8011dbc:	b2db      	uxtb	r3, r3
 8011dbe:	4619      	mov	r1, r3
 8011dc0:	68f8      	ldr	r0, [r7, #12]
 8011dc2:	f000 f9dc 	bl	801217e <USBD_CoreFindIF>
 8011dc6:	4603      	mov	r3, r0
 8011dc8:	75bb      	strb	r3, [r7, #22]
            break;
 8011dca:	e00d      	b.n	8011de8 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8011dcc:	68fb      	ldr	r3, [r7, #12]
 8011dce:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8011dd2:	b2db      	uxtb	r3, r3
 8011dd4:	4619      	mov	r1, r3
 8011dd6:	68f8      	ldr	r0, [r7, #12]
 8011dd8:	f000 f9de 	bl	8012198 <USBD_CoreFindEP>
 8011ddc:	4603      	mov	r3, r0
 8011dde:	75bb      	strb	r3, [r7, #22]
            break;
 8011de0:	e002      	b.n	8011de8 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8011de2:	2300      	movs	r3, #0
 8011de4:	75bb      	strb	r3, [r7, #22]
            break;
 8011de6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8011de8:	7dbb      	ldrb	r3, [r7, #22]
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d119      	bne.n	8011e22 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011dee:	68fb      	ldr	r3, [r7, #12]
 8011df0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011df4:	b2db      	uxtb	r3, r3
 8011df6:	2b03      	cmp	r3, #3
 8011df8:	d113      	bne.n	8011e22 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8011dfa:	7dba      	ldrb	r2, [r7, #22]
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	32ae      	adds	r2, #174	@ 0xae
 8011e00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e04:	691b      	ldr	r3, [r3, #16]
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	d00b      	beq.n	8011e22 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8011e0a:	7dba      	ldrb	r2, [r7, #22]
 8011e0c:	68fb      	ldr	r3, [r7, #12]
 8011e0e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8011e12:	7dba      	ldrb	r2, [r7, #22]
 8011e14:	68fb      	ldr	r3, [r7, #12]
 8011e16:	32ae      	adds	r2, #174	@ 0xae
 8011e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e1c:	691b      	ldr	r3, [r3, #16]
 8011e1e:	68f8      	ldr	r0, [r7, #12]
 8011e20:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8011e22:	68f8      	ldr	r0, [r7, #12]
 8011e24:	f001 f8e4 	bl	8012ff0 <USBD_CtlSendStatus>
 8011e28:	e032      	b.n	8011e90 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8011e2a:	7afb      	ldrb	r3, [r7, #11]
 8011e2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011e30:	b2db      	uxtb	r3, r3
 8011e32:	4619      	mov	r1, r3
 8011e34:	68f8      	ldr	r0, [r7, #12]
 8011e36:	f000 f9af 	bl	8012198 <USBD_CoreFindEP>
 8011e3a:	4603      	mov	r3, r0
 8011e3c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011e3e:	7dbb      	ldrb	r3, [r7, #22]
 8011e40:	2bff      	cmp	r3, #255	@ 0xff
 8011e42:	d025      	beq.n	8011e90 <USBD_LL_DataOutStage+0x16e>
 8011e44:	7dbb      	ldrb	r3, [r7, #22]
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d122      	bne.n	8011e90 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011e4a:	68fb      	ldr	r3, [r7, #12]
 8011e4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011e50:	b2db      	uxtb	r3, r3
 8011e52:	2b03      	cmp	r3, #3
 8011e54:	d117      	bne.n	8011e86 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8011e56:	7dba      	ldrb	r2, [r7, #22]
 8011e58:	68fb      	ldr	r3, [r7, #12]
 8011e5a:	32ae      	adds	r2, #174	@ 0xae
 8011e5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e60:	699b      	ldr	r3, [r3, #24]
 8011e62:	2b00      	cmp	r3, #0
 8011e64:	d00f      	beq.n	8011e86 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8011e66:	7dba      	ldrb	r2, [r7, #22]
 8011e68:	68fb      	ldr	r3, [r7, #12]
 8011e6a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8011e6e:	7dba      	ldrb	r2, [r7, #22]
 8011e70:	68fb      	ldr	r3, [r7, #12]
 8011e72:	32ae      	adds	r2, #174	@ 0xae
 8011e74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e78:	699b      	ldr	r3, [r3, #24]
 8011e7a:	7afa      	ldrb	r2, [r7, #11]
 8011e7c:	4611      	mov	r1, r2
 8011e7e:	68f8      	ldr	r0, [r7, #12]
 8011e80:	4798      	blx	r3
 8011e82:	4603      	mov	r3, r0
 8011e84:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8011e86:	7dfb      	ldrb	r3, [r7, #23]
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d001      	beq.n	8011e90 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8011e8c:	7dfb      	ldrb	r3, [r7, #23]
 8011e8e:	e000      	b.n	8011e92 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8011e90:	2300      	movs	r3, #0
}
 8011e92:	4618      	mov	r0, r3
 8011e94:	3718      	adds	r7, #24
 8011e96:	46bd      	mov	sp, r7
 8011e98:	bd80      	pop	{r7, pc}

08011e9a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8011e9a:	b580      	push	{r7, lr}
 8011e9c:	b086      	sub	sp, #24
 8011e9e:	af00      	add	r7, sp, #0
 8011ea0:	60f8      	str	r0, [r7, #12]
 8011ea2:	460b      	mov	r3, r1
 8011ea4:	607a      	str	r2, [r7, #4]
 8011ea6:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8011ea8:	7afb      	ldrb	r3, [r7, #11]
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	d178      	bne.n	8011fa0 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8011eae:	68fb      	ldr	r3, [r7, #12]
 8011eb0:	3314      	adds	r3, #20
 8011eb2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8011eba:	2b02      	cmp	r3, #2
 8011ebc:	d163      	bne.n	8011f86 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8011ebe:	693b      	ldr	r3, [r7, #16]
 8011ec0:	685b      	ldr	r3, [r3, #4]
 8011ec2:	693a      	ldr	r2, [r7, #16]
 8011ec4:	8992      	ldrh	r2, [r2, #12]
 8011ec6:	4293      	cmp	r3, r2
 8011ec8:	d91c      	bls.n	8011f04 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8011eca:	693b      	ldr	r3, [r7, #16]
 8011ecc:	685b      	ldr	r3, [r3, #4]
 8011ece:	693a      	ldr	r2, [r7, #16]
 8011ed0:	8992      	ldrh	r2, [r2, #12]
 8011ed2:	1a9a      	subs	r2, r3, r2
 8011ed4:	693b      	ldr	r3, [r7, #16]
 8011ed6:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8011ed8:	693b      	ldr	r3, [r7, #16]
 8011eda:	691b      	ldr	r3, [r3, #16]
 8011edc:	693a      	ldr	r2, [r7, #16]
 8011ede:	8992      	ldrh	r2, [r2, #12]
 8011ee0:	441a      	add	r2, r3
 8011ee2:	693b      	ldr	r3, [r7, #16]
 8011ee4:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8011ee6:	693b      	ldr	r3, [r7, #16]
 8011ee8:	6919      	ldr	r1, [r3, #16]
 8011eea:	693b      	ldr	r3, [r7, #16]
 8011eec:	685b      	ldr	r3, [r3, #4]
 8011eee:	461a      	mov	r2, r3
 8011ef0:	68f8      	ldr	r0, [r7, #12]
 8011ef2:	f001 f85b 	bl	8012fac <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011ef6:	2300      	movs	r3, #0
 8011ef8:	2200      	movs	r2, #0
 8011efa:	2100      	movs	r1, #0
 8011efc:	68f8      	ldr	r0, [r7, #12]
 8011efe:	f002 ff58 	bl	8014db2 <USBD_LL_PrepareReceive>
 8011f02:	e040      	b.n	8011f86 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8011f04:	693b      	ldr	r3, [r7, #16]
 8011f06:	899b      	ldrh	r3, [r3, #12]
 8011f08:	461a      	mov	r2, r3
 8011f0a:	693b      	ldr	r3, [r7, #16]
 8011f0c:	685b      	ldr	r3, [r3, #4]
 8011f0e:	429a      	cmp	r2, r3
 8011f10:	d11c      	bne.n	8011f4c <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8011f12:	693b      	ldr	r3, [r7, #16]
 8011f14:	681b      	ldr	r3, [r3, #0]
 8011f16:	693a      	ldr	r2, [r7, #16]
 8011f18:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8011f1a:	4293      	cmp	r3, r2
 8011f1c:	d316      	bcc.n	8011f4c <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8011f1e:	693b      	ldr	r3, [r7, #16]
 8011f20:	681a      	ldr	r2, [r3, #0]
 8011f22:	68fb      	ldr	r3, [r7, #12]
 8011f24:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011f28:	429a      	cmp	r2, r3
 8011f2a:	d20f      	bcs.n	8011f4c <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8011f2c:	2200      	movs	r2, #0
 8011f2e:	2100      	movs	r1, #0
 8011f30:	68f8      	ldr	r0, [r7, #12]
 8011f32:	f001 f83b 	bl	8012fac <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8011f36:	68fb      	ldr	r3, [r7, #12]
 8011f38:	2200      	movs	r2, #0
 8011f3a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011f3e:	2300      	movs	r3, #0
 8011f40:	2200      	movs	r2, #0
 8011f42:	2100      	movs	r1, #0
 8011f44:	68f8      	ldr	r0, [r7, #12]
 8011f46:	f002 ff34 	bl	8014db2 <USBD_LL_PrepareReceive>
 8011f4a:	e01c      	b.n	8011f86 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011f4c:	68fb      	ldr	r3, [r7, #12]
 8011f4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011f52:	b2db      	uxtb	r3, r3
 8011f54:	2b03      	cmp	r3, #3
 8011f56:	d10f      	bne.n	8011f78 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8011f58:	68fb      	ldr	r3, [r7, #12]
 8011f5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011f5e:	68db      	ldr	r3, [r3, #12]
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d009      	beq.n	8011f78 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	2200      	movs	r2, #0
 8011f68:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8011f6c:	68fb      	ldr	r3, [r7, #12]
 8011f6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011f72:	68db      	ldr	r3, [r3, #12]
 8011f74:	68f8      	ldr	r0, [r7, #12]
 8011f76:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011f78:	2180      	movs	r1, #128	@ 0x80
 8011f7a:	68f8      	ldr	r0, [r7, #12]
 8011f7c:	f002 fe6f 	bl	8014c5e <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8011f80:	68f8      	ldr	r0, [r7, #12]
 8011f82:	f001 f848 	bl	8013016 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d03a      	beq.n	8012006 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8011f90:	68f8      	ldr	r0, [r7, #12]
 8011f92:	f7ff fe30 	bl	8011bf6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8011f96:	68fb      	ldr	r3, [r7, #12]
 8011f98:	2200      	movs	r2, #0
 8011f9a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8011f9e:	e032      	b.n	8012006 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8011fa0:	7afb      	ldrb	r3, [r7, #11]
 8011fa2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8011fa6:	b2db      	uxtb	r3, r3
 8011fa8:	4619      	mov	r1, r3
 8011faa:	68f8      	ldr	r0, [r7, #12]
 8011fac:	f000 f8f4 	bl	8012198 <USBD_CoreFindEP>
 8011fb0:	4603      	mov	r3, r0
 8011fb2:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011fb4:	7dfb      	ldrb	r3, [r7, #23]
 8011fb6:	2bff      	cmp	r3, #255	@ 0xff
 8011fb8:	d025      	beq.n	8012006 <USBD_LL_DataInStage+0x16c>
 8011fba:	7dfb      	ldrb	r3, [r7, #23]
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d122      	bne.n	8012006 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011fc0:	68fb      	ldr	r3, [r7, #12]
 8011fc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011fc6:	b2db      	uxtb	r3, r3
 8011fc8:	2b03      	cmp	r3, #3
 8011fca:	d11c      	bne.n	8012006 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8011fcc:	7dfa      	ldrb	r2, [r7, #23]
 8011fce:	68fb      	ldr	r3, [r7, #12]
 8011fd0:	32ae      	adds	r2, #174	@ 0xae
 8011fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011fd6:	695b      	ldr	r3, [r3, #20]
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d014      	beq.n	8012006 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8011fdc:	7dfa      	ldrb	r2, [r7, #23]
 8011fde:	68fb      	ldr	r3, [r7, #12]
 8011fe0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8011fe4:	7dfa      	ldrb	r2, [r7, #23]
 8011fe6:	68fb      	ldr	r3, [r7, #12]
 8011fe8:	32ae      	adds	r2, #174	@ 0xae
 8011fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011fee:	695b      	ldr	r3, [r3, #20]
 8011ff0:	7afa      	ldrb	r2, [r7, #11]
 8011ff2:	4611      	mov	r1, r2
 8011ff4:	68f8      	ldr	r0, [r7, #12]
 8011ff6:	4798      	blx	r3
 8011ff8:	4603      	mov	r3, r0
 8011ffa:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8011ffc:	7dbb      	ldrb	r3, [r7, #22]
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d001      	beq.n	8012006 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8012002:	7dbb      	ldrb	r3, [r7, #22]
 8012004:	e000      	b.n	8012008 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8012006:	2300      	movs	r3, #0
}
 8012008:	4618      	mov	r0, r3
 801200a:	3718      	adds	r7, #24
 801200c:	46bd      	mov	sp, r7
 801200e:	bd80      	pop	{r7, pc}

08012010 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8012010:	b580      	push	{r7, lr}
 8012012:	b084      	sub	sp, #16
 8012014:	af00      	add	r7, sp, #0
 8012016:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8012018:	2300      	movs	r3, #0
 801201a:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	2201      	movs	r2, #1
 8012020:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	2200      	movs	r2, #0
 8012028:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801202c:	687b      	ldr	r3, [r7, #4]
 801202e:	2200      	movs	r2, #0
 8012030:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	2200      	movs	r2, #0
 8012036:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	2200      	movs	r2, #0
 801203e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012048:	2b00      	cmp	r3, #0
 801204a:	d014      	beq.n	8012076 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012052:	685b      	ldr	r3, [r3, #4]
 8012054:	2b00      	cmp	r3, #0
 8012056:	d00e      	beq.n	8012076 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801205e:	685b      	ldr	r3, [r3, #4]
 8012060:	687a      	ldr	r2, [r7, #4]
 8012062:	6852      	ldr	r2, [r2, #4]
 8012064:	b2d2      	uxtb	r2, r2
 8012066:	4611      	mov	r1, r2
 8012068:	6878      	ldr	r0, [r7, #4]
 801206a:	4798      	blx	r3
 801206c:	4603      	mov	r3, r0
 801206e:	2b00      	cmp	r3, #0
 8012070:	d001      	beq.n	8012076 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8012072:	2303      	movs	r3, #3
 8012074:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012076:	2340      	movs	r3, #64	@ 0x40
 8012078:	2200      	movs	r2, #0
 801207a:	2100      	movs	r1, #0
 801207c:	6878      	ldr	r0, [r7, #4]
 801207e:	f002 fd8a 	bl	8014b96 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	2201      	movs	r2, #1
 8012086:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	2240      	movs	r2, #64	@ 0x40
 801208e:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012092:	2340      	movs	r3, #64	@ 0x40
 8012094:	2200      	movs	r2, #0
 8012096:	2180      	movs	r1, #128	@ 0x80
 8012098:	6878      	ldr	r0, [r7, #4]
 801209a:	f002 fd7c 	bl	8014b96 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	2201      	movs	r2, #1
 80120a2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	2240      	movs	r2, #64	@ 0x40
 80120aa:	841a      	strh	r2, [r3, #32]

  return ret;
 80120ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80120ae:	4618      	mov	r0, r3
 80120b0:	3710      	adds	r7, #16
 80120b2:	46bd      	mov	sp, r7
 80120b4:	bd80      	pop	{r7, pc}

080120b6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80120b6:	b480      	push	{r7}
 80120b8:	b083      	sub	sp, #12
 80120ba:	af00      	add	r7, sp, #0
 80120bc:	6078      	str	r0, [r7, #4]
 80120be:	460b      	mov	r3, r1
 80120c0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	78fa      	ldrb	r2, [r7, #3]
 80120c6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80120c8:	2300      	movs	r3, #0
}
 80120ca:	4618      	mov	r0, r3
 80120cc:	370c      	adds	r7, #12
 80120ce:	46bd      	mov	sp, r7
 80120d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120d4:	4770      	bx	lr

080120d6 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80120d6:	b480      	push	{r7}
 80120d8:	b083      	sub	sp, #12
 80120da:	af00      	add	r7, sp, #0
 80120dc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80120e4:	b2db      	uxtb	r3, r3
 80120e6:	2b04      	cmp	r3, #4
 80120e8:	d006      	beq.n	80120f8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80120f0:	b2da      	uxtb	r2, r3
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	2204      	movs	r2, #4
 80120fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8012100:	2300      	movs	r3, #0
}
 8012102:	4618      	mov	r0, r3
 8012104:	370c      	adds	r7, #12
 8012106:	46bd      	mov	sp, r7
 8012108:	f85d 7b04 	ldr.w	r7, [sp], #4
 801210c:	4770      	bx	lr

0801210e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801210e:	b480      	push	{r7}
 8012110:	b083      	sub	sp, #12
 8012112:	af00      	add	r7, sp, #0
 8012114:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801211c:	b2db      	uxtb	r3, r3
 801211e:	2b04      	cmp	r3, #4
 8012120:	d106      	bne.n	8012130 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8012128:	b2da      	uxtb	r2, r3
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8012130:	2300      	movs	r3, #0
}
 8012132:	4618      	mov	r0, r3
 8012134:	370c      	adds	r7, #12
 8012136:	46bd      	mov	sp, r7
 8012138:	f85d 7b04 	ldr.w	r7, [sp], #4
 801213c:	4770      	bx	lr

0801213e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801213e:	b580      	push	{r7, lr}
 8012140:	b082      	sub	sp, #8
 8012142:	af00      	add	r7, sp, #0
 8012144:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801214c:	b2db      	uxtb	r3, r3
 801214e:	2b03      	cmp	r3, #3
 8012150:	d110      	bne.n	8012174 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012158:	2b00      	cmp	r3, #0
 801215a:	d00b      	beq.n	8012174 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012162:	69db      	ldr	r3, [r3, #28]
 8012164:	2b00      	cmp	r3, #0
 8012166:	d005      	beq.n	8012174 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801216e:	69db      	ldr	r3, [r3, #28]
 8012170:	6878      	ldr	r0, [r7, #4]
 8012172:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8012174:	2300      	movs	r3, #0
}
 8012176:	4618      	mov	r0, r3
 8012178:	3708      	adds	r7, #8
 801217a:	46bd      	mov	sp, r7
 801217c:	bd80      	pop	{r7, pc}

0801217e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801217e:	b480      	push	{r7}
 8012180:	b083      	sub	sp, #12
 8012182:	af00      	add	r7, sp, #0
 8012184:	6078      	str	r0, [r7, #4]
 8012186:	460b      	mov	r3, r1
 8012188:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801218a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801218c:	4618      	mov	r0, r3
 801218e:	370c      	adds	r7, #12
 8012190:	46bd      	mov	sp, r7
 8012192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012196:	4770      	bx	lr

08012198 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012198:	b480      	push	{r7}
 801219a:	b083      	sub	sp, #12
 801219c:	af00      	add	r7, sp, #0
 801219e:	6078      	str	r0, [r7, #4]
 80121a0:	460b      	mov	r3, r1
 80121a2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80121a4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80121a6:	4618      	mov	r0, r3
 80121a8:	370c      	adds	r7, #12
 80121aa:	46bd      	mov	sp, r7
 80121ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121b0:	4770      	bx	lr

080121b2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80121b2:	b580      	push	{r7, lr}
 80121b4:	b086      	sub	sp, #24
 80121b6:	af00      	add	r7, sp, #0
 80121b8:	6078      	str	r0, [r7, #4]
 80121ba:	460b      	mov	r3, r1
 80121bc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80121c6:	2300      	movs	r3, #0
 80121c8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80121ca:	68fb      	ldr	r3, [r7, #12]
 80121cc:	885b      	ldrh	r3, [r3, #2]
 80121ce:	b29b      	uxth	r3, r3
 80121d0:	68fa      	ldr	r2, [r7, #12]
 80121d2:	7812      	ldrb	r2, [r2, #0]
 80121d4:	4293      	cmp	r3, r2
 80121d6:	d91f      	bls.n	8012218 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80121d8:	68fb      	ldr	r3, [r7, #12]
 80121da:	781b      	ldrb	r3, [r3, #0]
 80121dc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80121de:	e013      	b.n	8012208 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80121e0:	f107 030a 	add.w	r3, r7, #10
 80121e4:	4619      	mov	r1, r3
 80121e6:	6978      	ldr	r0, [r7, #20]
 80121e8:	f000 f81b 	bl	8012222 <USBD_GetNextDesc>
 80121ec:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80121ee:	697b      	ldr	r3, [r7, #20]
 80121f0:	785b      	ldrb	r3, [r3, #1]
 80121f2:	2b05      	cmp	r3, #5
 80121f4:	d108      	bne.n	8012208 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80121f6:	697b      	ldr	r3, [r7, #20]
 80121f8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80121fa:	693b      	ldr	r3, [r7, #16]
 80121fc:	789b      	ldrb	r3, [r3, #2]
 80121fe:	78fa      	ldrb	r2, [r7, #3]
 8012200:	429a      	cmp	r2, r3
 8012202:	d008      	beq.n	8012216 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8012204:	2300      	movs	r3, #0
 8012206:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8012208:	68fb      	ldr	r3, [r7, #12]
 801220a:	885b      	ldrh	r3, [r3, #2]
 801220c:	b29a      	uxth	r2, r3
 801220e:	897b      	ldrh	r3, [r7, #10]
 8012210:	429a      	cmp	r2, r3
 8012212:	d8e5      	bhi.n	80121e0 <USBD_GetEpDesc+0x2e>
 8012214:	e000      	b.n	8012218 <USBD_GetEpDesc+0x66>
          break;
 8012216:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8012218:	693b      	ldr	r3, [r7, #16]
}
 801221a:	4618      	mov	r0, r3
 801221c:	3718      	adds	r7, #24
 801221e:	46bd      	mov	sp, r7
 8012220:	bd80      	pop	{r7, pc}

08012222 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8012222:	b480      	push	{r7}
 8012224:	b085      	sub	sp, #20
 8012226:	af00      	add	r7, sp, #0
 8012228:	6078      	str	r0, [r7, #4]
 801222a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8012230:	683b      	ldr	r3, [r7, #0]
 8012232:	881b      	ldrh	r3, [r3, #0]
 8012234:	68fa      	ldr	r2, [r7, #12]
 8012236:	7812      	ldrb	r2, [r2, #0]
 8012238:	4413      	add	r3, r2
 801223a:	b29a      	uxth	r2, r3
 801223c:	683b      	ldr	r3, [r7, #0]
 801223e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8012240:	68fb      	ldr	r3, [r7, #12]
 8012242:	781b      	ldrb	r3, [r3, #0]
 8012244:	461a      	mov	r2, r3
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	4413      	add	r3, r2
 801224a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801224c:	68fb      	ldr	r3, [r7, #12]
}
 801224e:	4618      	mov	r0, r3
 8012250:	3714      	adds	r7, #20
 8012252:	46bd      	mov	sp, r7
 8012254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012258:	4770      	bx	lr

0801225a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801225a:	b480      	push	{r7}
 801225c:	b087      	sub	sp, #28
 801225e:	af00      	add	r7, sp, #0
 8012260:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8012266:	697b      	ldr	r3, [r7, #20]
 8012268:	781b      	ldrb	r3, [r3, #0]
 801226a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801226c:	697b      	ldr	r3, [r7, #20]
 801226e:	3301      	adds	r3, #1
 8012270:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8012272:	697b      	ldr	r3, [r7, #20]
 8012274:	781b      	ldrb	r3, [r3, #0]
 8012276:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8012278:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 801227c:	021b      	lsls	r3, r3, #8
 801227e:	b21a      	sxth	r2, r3
 8012280:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012284:	4313      	orrs	r3, r2
 8012286:	b21b      	sxth	r3, r3
 8012288:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801228a:	89fb      	ldrh	r3, [r7, #14]
}
 801228c:	4618      	mov	r0, r3
 801228e:	371c      	adds	r7, #28
 8012290:	46bd      	mov	sp, r7
 8012292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012296:	4770      	bx	lr

08012298 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012298:	b580      	push	{r7, lr}
 801229a:	b084      	sub	sp, #16
 801229c:	af00      	add	r7, sp, #0
 801229e:	6078      	str	r0, [r7, #4]
 80122a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80122a2:	2300      	movs	r3, #0
 80122a4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80122a6:	683b      	ldr	r3, [r7, #0]
 80122a8:	781b      	ldrb	r3, [r3, #0]
 80122aa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80122ae:	2b40      	cmp	r3, #64	@ 0x40
 80122b0:	d005      	beq.n	80122be <USBD_StdDevReq+0x26>
 80122b2:	2b40      	cmp	r3, #64	@ 0x40
 80122b4:	d857      	bhi.n	8012366 <USBD_StdDevReq+0xce>
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d00f      	beq.n	80122da <USBD_StdDevReq+0x42>
 80122ba:	2b20      	cmp	r3, #32
 80122bc:	d153      	bne.n	8012366 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	32ae      	adds	r2, #174	@ 0xae
 80122c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80122cc:	689b      	ldr	r3, [r3, #8]
 80122ce:	6839      	ldr	r1, [r7, #0]
 80122d0:	6878      	ldr	r0, [r7, #4]
 80122d2:	4798      	blx	r3
 80122d4:	4603      	mov	r3, r0
 80122d6:	73fb      	strb	r3, [r7, #15]
      break;
 80122d8:	e04a      	b.n	8012370 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80122da:	683b      	ldr	r3, [r7, #0]
 80122dc:	785b      	ldrb	r3, [r3, #1]
 80122de:	2b09      	cmp	r3, #9
 80122e0:	d83b      	bhi.n	801235a <USBD_StdDevReq+0xc2>
 80122e2:	a201      	add	r2, pc, #4	@ (adr r2, 80122e8 <USBD_StdDevReq+0x50>)
 80122e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80122e8:	0801233d 	.word	0x0801233d
 80122ec:	08012351 	.word	0x08012351
 80122f0:	0801235b 	.word	0x0801235b
 80122f4:	08012347 	.word	0x08012347
 80122f8:	0801235b 	.word	0x0801235b
 80122fc:	0801231b 	.word	0x0801231b
 8012300:	08012311 	.word	0x08012311
 8012304:	0801235b 	.word	0x0801235b
 8012308:	08012333 	.word	0x08012333
 801230c:	08012325 	.word	0x08012325
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8012310:	6839      	ldr	r1, [r7, #0]
 8012312:	6878      	ldr	r0, [r7, #4]
 8012314:	f000 fa3e 	bl	8012794 <USBD_GetDescriptor>
          break;
 8012318:	e024      	b.n	8012364 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801231a:	6839      	ldr	r1, [r7, #0]
 801231c:	6878      	ldr	r0, [r7, #4]
 801231e:	f000 fbcd 	bl	8012abc <USBD_SetAddress>
          break;
 8012322:	e01f      	b.n	8012364 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8012324:	6839      	ldr	r1, [r7, #0]
 8012326:	6878      	ldr	r0, [r7, #4]
 8012328:	f000 fc0c 	bl	8012b44 <USBD_SetConfig>
 801232c:	4603      	mov	r3, r0
 801232e:	73fb      	strb	r3, [r7, #15]
          break;
 8012330:	e018      	b.n	8012364 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8012332:	6839      	ldr	r1, [r7, #0]
 8012334:	6878      	ldr	r0, [r7, #4]
 8012336:	f000 fcaf 	bl	8012c98 <USBD_GetConfig>
          break;
 801233a:	e013      	b.n	8012364 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801233c:	6839      	ldr	r1, [r7, #0]
 801233e:	6878      	ldr	r0, [r7, #4]
 8012340:	f000 fce0 	bl	8012d04 <USBD_GetStatus>
          break;
 8012344:	e00e      	b.n	8012364 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8012346:	6839      	ldr	r1, [r7, #0]
 8012348:	6878      	ldr	r0, [r7, #4]
 801234a:	f000 fd0f 	bl	8012d6c <USBD_SetFeature>
          break;
 801234e:	e009      	b.n	8012364 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8012350:	6839      	ldr	r1, [r7, #0]
 8012352:	6878      	ldr	r0, [r7, #4]
 8012354:	f000 fd33 	bl	8012dbe <USBD_ClrFeature>
          break;
 8012358:	e004      	b.n	8012364 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801235a:	6839      	ldr	r1, [r7, #0]
 801235c:	6878      	ldr	r0, [r7, #4]
 801235e:	f000 fd8a 	bl	8012e76 <USBD_CtlError>
          break;
 8012362:	bf00      	nop
      }
      break;
 8012364:	e004      	b.n	8012370 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8012366:	6839      	ldr	r1, [r7, #0]
 8012368:	6878      	ldr	r0, [r7, #4]
 801236a:	f000 fd84 	bl	8012e76 <USBD_CtlError>
      break;
 801236e:	bf00      	nop
  }

  return ret;
 8012370:	7bfb      	ldrb	r3, [r7, #15]
}
 8012372:	4618      	mov	r0, r3
 8012374:	3710      	adds	r7, #16
 8012376:	46bd      	mov	sp, r7
 8012378:	bd80      	pop	{r7, pc}
 801237a:	bf00      	nop

0801237c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801237c:	b580      	push	{r7, lr}
 801237e:	b084      	sub	sp, #16
 8012380:	af00      	add	r7, sp, #0
 8012382:	6078      	str	r0, [r7, #4]
 8012384:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012386:	2300      	movs	r3, #0
 8012388:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801238a:	683b      	ldr	r3, [r7, #0]
 801238c:	781b      	ldrb	r3, [r3, #0]
 801238e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012392:	2b40      	cmp	r3, #64	@ 0x40
 8012394:	d005      	beq.n	80123a2 <USBD_StdItfReq+0x26>
 8012396:	2b40      	cmp	r3, #64	@ 0x40
 8012398:	d852      	bhi.n	8012440 <USBD_StdItfReq+0xc4>
 801239a:	2b00      	cmp	r3, #0
 801239c:	d001      	beq.n	80123a2 <USBD_StdItfReq+0x26>
 801239e:	2b20      	cmp	r3, #32
 80123a0:	d14e      	bne.n	8012440 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80123a8:	b2db      	uxtb	r3, r3
 80123aa:	3b01      	subs	r3, #1
 80123ac:	2b02      	cmp	r3, #2
 80123ae:	d840      	bhi.n	8012432 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80123b0:	683b      	ldr	r3, [r7, #0]
 80123b2:	889b      	ldrh	r3, [r3, #4]
 80123b4:	b2db      	uxtb	r3, r3
 80123b6:	2b01      	cmp	r3, #1
 80123b8:	d836      	bhi.n	8012428 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80123ba:	683b      	ldr	r3, [r7, #0]
 80123bc:	889b      	ldrh	r3, [r3, #4]
 80123be:	b2db      	uxtb	r3, r3
 80123c0:	4619      	mov	r1, r3
 80123c2:	6878      	ldr	r0, [r7, #4]
 80123c4:	f7ff fedb 	bl	801217e <USBD_CoreFindIF>
 80123c8:	4603      	mov	r3, r0
 80123ca:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80123cc:	7bbb      	ldrb	r3, [r7, #14]
 80123ce:	2bff      	cmp	r3, #255	@ 0xff
 80123d0:	d01d      	beq.n	801240e <USBD_StdItfReq+0x92>
 80123d2:	7bbb      	ldrb	r3, [r7, #14]
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	d11a      	bne.n	801240e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80123d8:	7bba      	ldrb	r2, [r7, #14]
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	32ae      	adds	r2, #174	@ 0xae
 80123de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80123e2:	689b      	ldr	r3, [r3, #8]
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d00f      	beq.n	8012408 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80123e8:	7bba      	ldrb	r2, [r7, #14]
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80123f0:	7bba      	ldrb	r2, [r7, #14]
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	32ae      	adds	r2, #174	@ 0xae
 80123f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80123fa:	689b      	ldr	r3, [r3, #8]
 80123fc:	6839      	ldr	r1, [r7, #0]
 80123fe:	6878      	ldr	r0, [r7, #4]
 8012400:	4798      	blx	r3
 8012402:	4603      	mov	r3, r0
 8012404:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012406:	e004      	b.n	8012412 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8012408:	2303      	movs	r3, #3
 801240a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801240c:	e001      	b.n	8012412 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801240e:	2303      	movs	r3, #3
 8012410:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8012412:	683b      	ldr	r3, [r7, #0]
 8012414:	88db      	ldrh	r3, [r3, #6]
 8012416:	2b00      	cmp	r3, #0
 8012418:	d110      	bne.n	801243c <USBD_StdItfReq+0xc0>
 801241a:	7bfb      	ldrb	r3, [r7, #15]
 801241c:	2b00      	cmp	r3, #0
 801241e:	d10d      	bne.n	801243c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012420:	6878      	ldr	r0, [r7, #4]
 8012422:	f000 fde5 	bl	8012ff0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012426:	e009      	b.n	801243c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8012428:	6839      	ldr	r1, [r7, #0]
 801242a:	6878      	ldr	r0, [r7, #4]
 801242c:	f000 fd23 	bl	8012e76 <USBD_CtlError>
          break;
 8012430:	e004      	b.n	801243c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8012432:	6839      	ldr	r1, [r7, #0]
 8012434:	6878      	ldr	r0, [r7, #4]
 8012436:	f000 fd1e 	bl	8012e76 <USBD_CtlError>
          break;
 801243a:	e000      	b.n	801243e <USBD_StdItfReq+0xc2>
          break;
 801243c:	bf00      	nop
      }
      break;
 801243e:	e004      	b.n	801244a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8012440:	6839      	ldr	r1, [r7, #0]
 8012442:	6878      	ldr	r0, [r7, #4]
 8012444:	f000 fd17 	bl	8012e76 <USBD_CtlError>
      break;
 8012448:	bf00      	nop
  }

  return ret;
 801244a:	7bfb      	ldrb	r3, [r7, #15]
}
 801244c:	4618      	mov	r0, r3
 801244e:	3710      	adds	r7, #16
 8012450:	46bd      	mov	sp, r7
 8012452:	bd80      	pop	{r7, pc}

08012454 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012454:	b580      	push	{r7, lr}
 8012456:	b084      	sub	sp, #16
 8012458:	af00      	add	r7, sp, #0
 801245a:	6078      	str	r0, [r7, #4]
 801245c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801245e:	2300      	movs	r3, #0
 8012460:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8012462:	683b      	ldr	r3, [r7, #0]
 8012464:	889b      	ldrh	r3, [r3, #4]
 8012466:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012468:	683b      	ldr	r3, [r7, #0]
 801246a:	781b      	ldrb	r3, [r3, #0]
 801246c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012470:	2b40      	cmp	r3, #64	@ 0x40
 8012472:	d007      	beq.n	8012484 <USBD_StdEPReq+0x30>
 8012474:	2b40      	cmp	r3, #64	@ 0x40
 8012476:	f200 8181 	bhi.w	801277c <USBD_StdEPReq+0x328>
 801247a:	2b00      	cmp	r3, #0
 801247c:	d02a      	beq.n	80124d4 <USBD_StdEPReq+0x80>
 801247e:	2b20      	cmp	r3, #32
 8012480:	f040 817c 	bne.w	801277c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8012484:	7bbb      	ldrb	r3, [r7, #14]
 8012486:	4619      	mov	r1, r3
 8012488:	6878      	ldr	r0, [r7, #4]
 801248a:	f7ff fe85 	bl	8012198 <USBD_CoreFindEP>
 801248e:	4603      	mov	r3, r0
 8012490:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012492:	7b7b      	ldrb	r3, [r7, #13]
 8012494:	2bff      	cmp	r3, #255	@ 0xff
 8012496:	f000 8176 	beq.w	8012786 <USBD_StdEPReq+0x332>
 801249a:	7b7b      	ldrb	r3, [r7, #13]
 801249c:	2b00      	cmp	r3, #0
 801249e:	f040 8172 	bne.w	8012786 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80124a2:	7b7a      	ldrb	r2, [r7, #13]
 80124a4:	687b      	ldr	r3, [r7, #4]
 80124a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80124aa:	7b7a      	ldrb	r2, [r7, #13]
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	32ae      	adds	r2, #174	@ 0xae
 80124b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80124b4:	689b      	ldr	r3, [r3, #8]
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	f000 8165 	beq.w	8012786 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80124bc:	7b7a      	ldrb	r2, [r7, #13]
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	32ae      	adds	r2, #174	@ 0xae
 80124c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80124c6:	689b      	ldr	r3, [r3, #8]
 80124c8:	6839      	ldr	r1, [r7, #0]
 80124ca:	6878      	ldr	r0, [r7, #4]
 80124cc:	4798      	blx	r3
 80124ce:	4603      	mov	r3, r0
 80124d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80124d2:	e158      	b.n	8012786 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80124d4:	683b      	ldr	r3, [r7, #0]
 80124d6:	785b      	ldrb	r3, [r3, #1]
 80124d8:	2b03      	cmp	r3, #3
 80124da:	d008      	beq.n	80124ee <USBD_StdEPReq+0x9a>
 80124dc:	2b03      	cmp	r3, #3
 80124de:	f300 8147 	bgt.w	8012770 <USBD_StdEPReq+0x31c>
 80124e2:	2b00      	cmp	r3, #0
 80124e4:	f000 809b 	beq.w	801261e <USBD_StdEPReq+0x1ca>
 80124e8:	2b01      	cmp	r3, #1
 80124ea:	d03c      	beq.n	8012566 <USBD_StdEPReq+0x112>
 80124ec:	e140      	b.n	8012770 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80124f4:	b2db      	uxtb	r3, r3
 80124f6:	2b02      	cmp	r3, #2
 80124f8:	d002      	beq.n	8012500 <USBD_StdEPReq+0xac>
 80124fa:	2b03      	cmp	r3, #3
 80124fc:	d016      	beq.n	801252c <USBD_StdEPReq+0xd8>
 80124fe:	e02c      	b.n	801255a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012500:	7bbb      	ldrb	r3, [r7, #14]
 8012502:	2b00      	cmp	r3, #0
 8012504:	d00d      	beq.n	8012522 <USBD_StdEPReq+0xce>
 8012506:	7bbb      	ldrb	r3, [r7, #14]
 8012508:	2b80      	cmp	r3, #128	@ 0x80
 801250a:	d00a      	beq.n	8012522 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801250c:	7bbb      	ldrb	r3, [r7, #14]
 801250e:	4619      	mov	r1, r3
 8012510:	6878      	ldr	r0, [r7, #4]
 8012512:	f002 fba4 	bl	8014c5e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012516:	2180      	movs	r1, #128	@ 0x80
 8012518:	6878      	ldr	r0, [r7, #4]
 801251a:	f002 fba0 	bl	8014c5e <USBD_LL_StallEP>
 801251e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012520:	e020      	b.n	8012564 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8012522:	6839      	ldr	r1, [r7, #0]
 8012524:	6878      	ldr	r0, [r7, #4]
 8012526:	f000 fca6 	bl	8012e76 <USBD_CtlError>
              break;
 801252a:	e01b      	b.n	8012564 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801252c:	683b      	ldr	r3, [r7, #0]
 801252e:	885b      	ldrh	r3, [r3, #2]
 8012530:	2b00      	cmp	r3, #0
 8012532:	d10e      	bne.n	8012552 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012534:	7bbb      	ldrb	r3, [r7, #14]
 8012536:	2b00      	cmp	r3, #0
 8012538:	d00b      	beq.n	8012552 <USBD_StdEPReq+0xfe>
 801253a:	7bbb      	ldrb	r3, [r7, #14]
 801253c:	2b80      	cmp	r3, #128	@ 0x80
 801253e:	d008      	beq.n	8012552 <USBD_StdEPReq+0xfe>
 8012540:	683b      	ldr	r3, [r7, #0]
 8012542:	88db      	ldrh	r3, [r3, #6]
 8012544:	2b00      	cmp	r3, #0
 8012546:	d104      	bne.n	8012552 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8012548:	7bbb      	ldrb	r3, [r7, #14]
 801254a:	4619      	mov	r1, r3
 801254c:	6878      	ldr	r0, [r7, #4]
 801254e:	f002 fb86 	bl	8014c5e <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8012552:	6878      	ldr	r0, [r7, #4]
 8012554:	f000 fd4c 	bl	8012ff0 <USBD_CtlSendStatus>

              break;
 8012558:	e004      	b.n	8012564 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801255a:	6839      	ldr	r1, [r7, #0]
 801255c:	6878      	ldr	r0, [r7, #4]
 801255e:	f000 fc8a 	bl	8012e76 <USBD_CtlError>
              break;
 8012562:	bf00      	nop
          }
          break;
 8012564:	e109      	b.n	801277a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801256c:	b2db      	uxtb	r3, r3
 801256e:	2b02      	cmp	r3, #2
 8012570:	d002      	beq.n	8012578 <USBD_StdEPReq+0x124>
 8012572:	2b03      	cmp	r3, #3
 8012574:	d016      	beq.n	80125a4 <USBD_StdEPReq+0x150>
 8012576:	e04b      	b.n	8012610 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012578:	7bbb      	ldrb	r3, [r7, #14]
 801257a:	2b00      	cmp	r3, #0
 801257c:	d00d      	beq.n	801259a <USBD_StdEPReq+0x146>
 801257e:	7bbb      	ldrb	r3, [r7, #14]
 8012580:	2b80      	cmp	r3, #128	@ 0x80
 8012582:	d00a      	beq.n	801259a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012584:	7bbb      	ldrb	r3, [r7, #14]
 8012586:	4619      	mov	r1, r3
 8012588:	6878      	ldr	r0, [r7, #4]
 801258a:	f002 fb68 	bl	8014c5e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801258e:	2180      	movs	r1, #128	@ 0x80
 8012590:	6878      	ldr	r0, [r7, #4]
 8012592:	f002 fb64 	bl	8014c5e <USBD_LL_StallEP>
 8012596:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012598:	e040      	b.n	801261c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801259a:	6839      	ldr	r1, [r7, #0]
 801259c:	6878      	ldr	r0, [r7, #4]
 801259e:	f000 fc6a 	bl	8012e76 <USBD_CtlError>
              break;
 80125a2:	e03b      	b.n	801261c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80125a4:	683b      	ldr	r3, [r7, #0]
 80125a6:	885b      	ldrh	r3, [r3, #2]
 80125a8:	2b00      	cmp	r3, #0
 80125aa:	d136      	bne.n	801261a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80125ac:	7bbb      	ldrb	r3, [r7, #14]
 80125ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	d004      	beq.n	80125c0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80125b6:	7bbb      	ldrb	r3, [r7, #14]
 80125b8:	4619      	mov	r1, r3
 80125ba:	6878      	ldr	r0, [r7, #4]
 80125bc:	f002 fb6e 	bl	8014c9c <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80125c0:	6878      	ldr	r0, [r7, #4]
 80125c2:	f000 fd15 	bl	8012ff0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80125c6:	7bbb      	ldrb	r3, [r7, #14]
 80125c8:	4619      	mov	r1, r3
 80125ca:	6878      	ldr	r0, [r7, #4]
 80125cc:	f7ff fde4 	bl	8012198 <USBD_CoreFindEP>
 80125d0:	4603      	mov	r3, r0
 80125d2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80125d4:	7b7b      	ldrb	r3, [r7, #13]
 80125d6:	2bff      	cmp	r3, #255	@ 0xff
 80125d8:	d01f      	beq.n	801261a <USBD_StdEPReq+0x1c6>
 80125da:	7b7b      	ldrb	r3, [r7, #13]
 80125dc:	2b00      	cmp	r3, #0
 80125de:	d11c      	bne.n	801261a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80125e0:	7b7a      	ldrb	r2, [r7, #13]
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80125e8:	7b7a      	ldrb	r2, [r7, #13]
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	32ae      	adds	r2, #174	@ 0xae
 80125ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125f2:	689b      	ldr	r3, [r3, #8]
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	d010      	beq.n	801261a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80125f8:	7b7a      	ldrb	r2, [r7, #13]
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	32ae      	adds	r2, #174	@ 0xae
 80125fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012602:	689b      	ldr	r3, [r3, #8]
 8012604:	6839      	ldr	r1, [r7, #0]
 8012606:	6878      	ldr	r0, [r7, #4]
 8012608:	4798      	blx	r3
 801260a:	4603      	mov	r3, r0
 801260c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801260e:	e004      	b.n	801261a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8012610:	6839      	ldr	r1, [r7, #0]
 8012612:	6878      	ldr	r0, [r7, #4]
 8012614:	f000 fc2f 	bl	8012e76 <USBD_CtlError>
              break;
 8012618:	e000      	b.n	801261c <USBD_StdEPReq+0x1c8>
              break;
 801261a:	bf00      	nop
          }
          break;
 801261c:	e0ad      	b.n	801277a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012624:	b2db      	uxtb	r3, r3
 8012626:	2b02      	cmp	r3, #2
 8012628:	d002      	beq.n	8012630 <USBD_StdEPReq+0x1dc>
 801262a:	2b03      	cmp	r3, #3
 801262c:	d033      	beq.n	8012696 <USBD_StdEPReq+0x242>
 801262e:	e099      	b.n	8012764 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012630:	7bbb      	ldrb	r3, [r7, #14]
 8012632:	2b00      	cmp	r3, #0
 8012634:	d007      	beq.n	8012646 <USBD_StdEPReq+0x1f2>
 8012636:	7bbb      	ldrb	r3, [r7, #14]
 8012638:	2b80      	cmp	r3, #128	@ 0x80
 801263a:	d004      	beq.n	8012646 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 801263c:	6839      	ldr	r1, [r7, #0]
 801263e:	6878      	ldr	r0, [r7, #4]
 8012640:	f000 fc19 	bl	8012e76 <USBD_CtlError>
                break;
 8012644:	e093      	b.n	801276e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012646:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801264a:	2b00      	cmp	r3, #0
 801264c:	da0b      	bge.n	8012666 <USBD_StdEPReq+0x212>
 801264e:	7bbb      	ldrb	r3, [r7, #14]
 8012650:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012654:	4613      	mov	r3, r2
 8012656:	009b      	lsls	r3, r3, #2
 8012658:	4413      	add	r3, r2
 801265a:	009b      	lsls	r3, r3, #2
 801265c:	3310      	adds	r3, #16
 801265e:	687a      	ldr	r2, [r7, #4]
 8012660:	4413      	add	r3, r2
 8012662:	3304      	adds	r3, #4
 8012664:	e00b      	b.n	801267e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012666:	7bbb      	ldrb	r3, [r7, #14]
 8012668:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801266c:	4613      	mov	r3, r2
 801266e:	009b      	lsls	r3, r3, #2
 8012670:	4413      	add	r3, r2
 8012672:	009b      	lsls	r3, r3, #2
 8012674:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8012678:	687a      	ldr	r2, [r7, #4]
 801267a:	4413      	add	r3, r2
 801267c:	3304      	adds	r3, #4
 801267e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8012680:	68bb      	ldr	r3, [r7, #8]
 8012682:	2200      	movs	r2, #0
 8012684:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012686:	68bb      	ldr	r3, [r7, #8]
 8012688:	330e      	adds	r3, #14
 801268a:	2202      	movs	r2, #2
 801268c:	4619      	mov	r1, r3
 801268e:	6878      	ldr	r0, [r7, #4]
 8012690:	f000 fc6e 	bl	8012f70 <USBD_CtlSendData>
              break;
 8012694:	e06b      	b.n	801276e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8012696:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801269a:	2b00      	cmp	r3, #0
 801269c:	da11      	bge.n	80126c2 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801269e:	7bbb      	ldrb	r3, [r7, #14]
 80126a0:	f003 020f 	and.w	r2, r3, #15
 80126a4:	6879      	ldr	r1, [r7, #4]
 80126a6:	4613      	mov	r3, r2
 80126a8:	009b      	lsls	r3, r3, #2
 80126aa:	4413      	add	r3, r2
 80126ac:	009b      	lsls	r3, r3, #2
 80126ae:	440b      	add	r3, r1
 80126b0:	3323      	adds	r3, #35	@ 0x23
 80126b2:	781b      	ldrb	r3, [r3, #0]
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d117      	bne.n	80126e8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80126b8:	6839      	ldr	r1, [r7, #0]
 80126ba:	6878      	ldr	r0, [r7, #4]
 80126bc:	f000 fbdb 	bl	8012e76 <USBD_CtlError>
                  break;
 80126c0:	e055      	b.n	801276e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80126c2:	7bbb      	ldrb	r3, [r7, #14]
 80126c4:	f003 020f 	and.w	r2, r3, #15
 80126c8:	6879      	ldr	r1, [r7, #4]
 80126ca:	4613      	mov	r3, r2
 80126cc:	009b      	lsls	r3, r3, #2
 80126ce:	4413      	add	r3, r2
 80126d0:	009b      	lsls	r3, r3, #2
 80126d2:	440b      	add	r3, r1
 80126d4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80126d8:	781b      	ldrb	r3, [r3, #0]
 80126da:	2b00      	cmp	r3, #0
 80126dc:	d104      	bne.n	80126e8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80126de:	6839      	ldr	r1, [r7, #0]
 80126e0:	6878      	ldr	r0, [r7, #4]
 80126e2:	f000 fbc8 	bl	8012e76 <USBD_CtlError>
                  break;
 80126e6:	e042      	b.n	801276e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80126e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	da0b      	bge.n	8012708 <USBD_StdEPReq+0x2b4>
 80126f0:	7bbb      	ldrb	r3, [r7, #14]
 80126f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80126f6:	4613      	mov	r3, r2
 80126f8:	009b      	lsls	r3, r3, #2
 80126fa:	4413      	add	r3, r2
 80126fc:	009b      	lsls	r3, r3, #2
 80126fe:	3310      	adds	r3, #16
 8012700:	687a      	ldr	r2, [r7, #4]
 8012702:	4413      	add	r3, r2
 8012704:	3304      	adds	r3, #4
 8012706:	e00b      	b.n	8012720 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012708:	7bbb      	ldrb	r3, [r7, #14]
 801270a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801270e:	4613      	mov	r3, r2
 8012710:	009b      	lsls	r3, r3, #2
 8012712:	4413      	add	r3, r2
 8012714:	009b      	lsls	r3, r3, #2
 8012716:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801271a:	687a      	ldr	r2, [r7, #4]
 801271c:	4413      	add	r3, r2
 801271e:	3304      	adds	r3, #4
 8012720:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8012722:	7bbb      	ldrb	r3, [r7, #14]
 8012724:	2b00      	cmp	r3, #0
 8012726:	d002      	beq.n	801272e <USBD_StdEPReq+0x2da>
 8012728:	7bbb      	ldrb	r3, [r7, #14]
 801272a:	2b80      	cmp	r3, #128	@ 0x80
 801272c:	d103      	bne.n	8012736 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 801272e:	68bb      	ldr	r3, [r7, #8]
 8012730:	2200      	movs	r2, #0
 8012732:	739a      	strb	r2, [r3, #14]
 8012734:	e00e      	b.n	8012754 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8012736:	7bbb      	ldrb	r3, [r7, #14]
 8012738:	4619      	mov	r1, r3
 801273a:	6878      	ldr	r0, [r7, #4]
 801273c:	f002 facd 	bl	8014cda <USBD_LL_IsStallEP>
 8012740:	4603      	mov	r3, r0
 8012742:	2b00      	cmp	r3, #0
 8012744:	d003      	beq.n	801274e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8012746:	68bb      	ldr	r3, [r7, #8]
 8012748:	2201      	movs	r2, #1
 801274a:	739a      	strb	r2, [r3, #14]
 801274c:	e002      	b.n	8012754 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 801274e:	68bb      	ldr	r3, [r7, #8]
 8012750:	2200      	movs	r2, #0
 8012752:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012754:	68bb      	ldr	r3, [r7, #8]
 8012756:	330e      	adds	r3, #14
 8012758:	2202      	movs	r2, #2
 801275a:	4619      	mov	r1, r3
 801275c:	6878      	ldr	r0, [r7, #4]
 801275e:	f000 fc07 	bl	8012f70 <USBD_CtlSendData>
              break;
 8012762:	e004      	b.n	801276e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8012764:	6839      	ldr	r1, [r7, #0]
 8012766:	6878      	ldr	r0, [r7, #4]
 8012768:	f000 fb85 	bl	8012e76 <USBD_CtlError>
              break;
 801276c:	bf00      	nop
          }
          break;
 801276e:	e004      	b.n	801277a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8012770:	6839      	ldr	r1, [r7, #0]
 8012772:	6878      	ldr	r0, [r7, #4]
 8012774:	f000 fb7f 	bl	8012e76 <USBD_CtlError>
          break;
 8012778:	bf00      	nop
      }
      break;
 801277a:	e005      	b.n	8012788 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 801277c:	6839      	ldr	r1, [r7, #0]
 801277e:	6878      	ldr	r0, [r7, #4]
 8012780:	f000 fb79 	bl	8012e76 <USBD_CtlError>
      break;
 8012784:	e000      	b.n	8012788 <USBD_StdEPReq+0x334>
      break;
 8012786:	bf00      	nop
  }

  return ret;
 8012788:	7bfb      	ldrb	r3, [r7, #15]
}
 801278a:	4618      	mov	r0, r3
 801278c:	3710      	adds	r7, #16
 801278e:	46bd      	mov	sp, r7
 8012790:	bd80      	pop	{r7, pc}
	...

08012794 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012794:	b580      	push	{r7, lr}
 8012796:	b084      	sub	sp, #16
 8012798:	af00      	add	r7, sp, #0
 801279a:	6078      	str	r0, [r7, #4]
 801279c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801279e:	2300      	movs	r3, #0
 80127a0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80127a2:	2300      	movs	r3, #0
 80127a4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80127a6:	2300      	movs	r3, #0
 80127a8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80127aa:	683b      	ldr	r3, [r7, #0]
 80127ac:	885b      	ldrh	r3, [r3, #2]
 80127ae:	0a1b      	lsrs	r3, r3, #8
 80127b0:	b29b      	uxth	r3, r3
 80127b2:	3b01      	subs	r3, #1
 80127b4:	2b0e      	cmp	r3, #14
 80127b6:	f200 8152 	bhi.w	8012a5e <USBD_GetDescriptor+0x2ca>
 80127ba:	a201      	add	r2, pc, #4	@ (adr r2, 80127c0 <USBD_GetDescriptor+0x2c>)
 80127bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127c0:	08012831 	.word	0x08012831
 80127c4:	08012849 	.word	0x08012849
 80127c8:	08012889 	.word	0x08012889
 80127cc:	08012a5f 	.word	0x08012a5f
 80127d0:	08012a5f 	.word	0x08012a5f
 80127d4:	080129ff 	.word	0x080129ff
 80127d8:	08012a2b 	.word	0x08012a2b
 80127dc:	08012a5f 	.word	0x08012a5f
 80127e0:	08012a5f 	.word	0x08012a5f
 80127e4:	08012a5f 	.word	0x08012a5f
 80127e8:	08012a5f 	.word	0x08012a5f
 80127ec:	08012a5f 	.word	0x08012a5f
 80127f0:	08012a5f 	.word	0x08012a5f
 80127f4:	08012a5f 	.word	0x08012a5f
 80127f8:	080127fd 	.word	0x080127fd
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012802:	69db      	ldr	r3, [r3, #28]
 8012804:	2b00      	cmp	r3, #0
 8012806:	d00b      	beq.n	8012820 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801280e:	69db      	ldr	r3, [r3, #28]
 8012810:	687a      	ldr	r2, [r7, #4]
 8012812:	7c12      	ldrb	r2, [r2, #16]
 8012814:	f107 0108 	add.w	r1, r7, #8
 8012818:	4610      	mov	r0, r2
 801281a:	4798      	blx	r3
 801281c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801281e:	e126      	b.n	8012a6e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012820:	6839      	ldr	r1, [r7, #0]
 8012822:	6878      	ldr	r0, [r7, #4]
 8012824:	f000 fb27 	bl	8012e76 <USBD_CtlError>
        err++;
 8012828:	7afb      	ldrb	r3, [r7, #11]
 801282a:	3301      	adds	r3, #1
 801282c:	72fb      	strb	r3, [r7, #11]
      break;
 801282e:	e11e      	b.n	8012a6e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	687a      	ldr	r2, [r7, #4]
 801283a:	7c12      	ldrb	r2, [r2, #16]
 801283c:	f107 0108 	add.w	r1, r7, #8
 8012840:	4610      	mov	r0, r2
 8012842:	4798      	blx	r3
 8012844:	60f8      	str	r0, [r7, #12]
      break;
 8012846:	e112      	b.n	8012a6e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	7c1b      	ldrb	r3, [r3, #16]
 801284c:	2b00      	cmp	r3, #0
 801284e:	d10d      	bne.n	801286c <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012858:	f107 0208 	add.w	r2, r7, #8
 801285c:	4610      	mov	r0, r2
 801285e:	4798      	blx	r3
 8012860:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012862:	68fb      	ldr	r3, [r7, #12]
 8012864:	3301      	adds	r3, #1
 8012866:	2202      	movs	r2, #2
 8012868:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801286a:	e100      	b.n	8012a6e <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 801286c:	687b      	ldr	r3, [r7, #4]
 801286e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012874:	f107 0208 	add.w	r2, r7, #8
 8012878:	4610      	mov	r0, r2
 801287a:	4798      	blx	r3
 801287c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801287e:	68fb      	ldr	r3, [r7, #12]
 8012880:	3301      	adds	r3, #1
 8012882:	2202      	movs	r2, #2
 8012884:	701a      	strb	r2, [r3, #0]
      break;
 8012886:	e0f2      	b.n	8012a6e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8012888:	683b      	ldr	r3, [r7, #0]
 801288a:	885b      	ldrh	r3, [r3, #2]
 801288c:	b2db      	uxtb	r3, r3
 801288e:	2b05      	cmp	r3, #5
 8012890:	f200 80ac 	bhi.w	80129ec <USBD_GetDescriptor+0x258>
 8012894:	a201      	add	r2, pc, #4	@ (adr r2, 801289c <USBD_GetDescriptor+0x108>)
 8012896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801289a:	bf00      	nop
 801289c:	080128b5 	.word	0x080128b5
 80128a0:	080128e9 	.word	0x080128e9
 80128a4:	0801291d 	.word	0x0801291d
 80128a8:	08012951 	.word	0x08012951
 80128ac:	08012985 	.word	0x08012985
 80128b0:	080129b9 	.word	0x080129b9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80128ba:	685b      	ldr	r3, [r3, #4]
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d00b      	beq.n	80128d8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80128c6:	685b      	ldr	r3, [r3, #4]
 80128c8:	687a      	ldr	r2, [r7, #4]
 80128ca:	7c12      	ldrb	r2, [r2, #16]
 80128cc:	f107 0108 	add.w	r1, r7, #8
 80128d0:	4610      	mov	r0, r2
 80128d2:	4798      	blx	r3
 80128d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80128d6:	e091      	b.n	80129fc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80128d8:	6839      	ldr	r1, [r7, #0]
 80128da:	6878      	ldr	r0, [r7, #4]
 80128dc:	f000 facb 	bl	8012e76 <USBD_CtlError>
            err++;
 80128e0:	7afb      	ldrb	r3, [r7, #11]
 80128e2:	3301      	adds	r3, #1
 80128e4:	72fb      	strb	r3, [r7, #11]
          break;
 80128e6:	e089      	b.n	80129fc <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80128ee:	689b      	ldr	r3, [r3, #8]
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	d00b      	beq.n	801290c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80128fa:	689b      	ldr	r3, [r3, #8]
 80128fc:	687a      	ldr	r2, [r7, #4]
 80128fe:	7c12      	ldrb	r2, [r2, #16]
 8012900:	f107 0108 	add.w	r1, r7, #8
 8012904:	4610      	mov	r0, r2
 8012906:	4798      	blx	r3
 8012908:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801290a:	e077      	b.n	80129fc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801290c:	6839      	ldr	r1, [r7, #0]
 801290e:	6878      	ldr	r0, [r7, #4]
 8012910:	f000 fab1 	bl	8012e76 <USBD_CtlError>
            err++;
 8012914:	7afb      	ldrb	r3, [r7, #11]
 8012916:	3301      	adds	r3, #1
 8012918:	72fb      	strb	r3, [r7, #11]
          break;
 801291a:	e06f      	b.n	80129fc <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012922:	68db      	ldr	r3, [r3, #12]
 8012924:	2b00      	cmp	r3, #0
 8012926:	d00b      	beq.n	8012940 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801292e:	68db      	ldr	r3, [r3, #12]
 8012930:	687a      	ldr	r2, [r7, #4]
 8012932:	7c12      	ldrb	r2, [r2, #16]
 8012934:	f107 0108 	add.w	r1, r7, #8
 8012938:	4610      	mov	r0, r2
 801293a:	4798      	blx	r3
 801293c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801293e:	e05d      	b.n	80129fc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012940:	6839      	ldr	r1, [r7, #0]
 8012942:	6878      	ldr	r0, [r7, #4]
 8012944:	f000 fa97 	bl	8012e76 <USBD_CtlError>
            err++;
 8012948:	7afb      	ldrb	r3, [r7, #11]
 801294a:	3301      	adds	r3, #1
 801294c:	72fb      	strb	r3, [r7, #11]
          break;
 801294e:	e055      	b.n	80129fc <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012956:	691b      	ldr	r3, [r3, #16]
 8012958:	2b00      	cmp	r3, #0
 801295a:	d00b      	beq.n	8012974 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012962:	691b      	ldr	r3, [r3, #16]
 8012964:	687a      	ldr	r2, [r7, #4]
 8012966:	7c12      	ldrb	r2, [r2, #16]
 8012968:	f107 0108 	add.w	r1, r7, #8
 801296c:	4610      	mov	r0, r2
 801296e:	4798      	blx	r3
 8012970:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012972:	e043      	b.n	80129fc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012974:	6839      	ldr	r1, [r7, #0]
 8012976:	6878      	ldr	r0, [r7, #4]
 8012978:	f000 fa7d 	bl	8012e76 <USBD_CtlError>
            err++;
 801297c:	7afb      	ldrb	r3, [r7, #11]
 801297e:	3301      	adds	r3, #1
 8012980:	72fb      	strb	r3, [r7, #11]
          break;
 8012982:	e03b      	b.n	80129fc <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801298a:	695b      	ldr	r3, [r3, #20]
 801298c:	2b00      	cmp	r3, #0
 801298e:	d00b      	beq.n	80129a8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012996:	695b      	ldr	r3, [r3, #20]
 8012998:	687a      	ldr	r2, [r7, #4]
 801299a:	7c12      	ldrb	r2, [r2, #16]
 801299c:	f107 0108 	add.w	r1, r7, #8
 80129a0:	4610      	mov	r0, r2
 80129a2:	4798      	blx	r3
 80129a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80129a6:	e029      	b.n	80129fc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80129a8:	6839      	ldr	r1, [r7, #0]
 80129aa:	6878      	ldr	r0, [r7, #4]
 80129ac:	f000 fa63 	bl	8012e76 <USBD_CtlError>
            err++;
 80129b0:	7afb      	ldrb	r3, [r7, #11]
 80129b2:	3301      	adds	r3, #1
 80129b4:	72fb      	strb	r3, [r7, #11]
          break;
 80129b6:	e021      	b.n	80129fc <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80129be:	699b      	ldr	r3, [r3, #24]
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d00b      	beq.n	80129dc <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80129ca:	699b      	ldr	r3, [r3, #24]
 80129cc:	687a      	ldr	r2, [r7, #4]
 80129ce:	7c12      	ldrb	r2, [r2, #16]
 80129d0:	f107 0108 	add.w	r1, r7, #8
 80129d4:	4610      	mov	r0, r2
 80129d6:	4798      	blx	r3
 80129d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80129da:	e00f      	b.n	80129fc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80129dc:	6839      	ldr	r1, [r7, #0]
 80129de:	6878      	ldr	r0, [r7, #4]
 80129e0:	f000 fa49 	bl	8012e76 <USBD_CtlError>
            err++;
 80129e4:	7afb      	ldrb	r3, [r7, #11]
 80129e6:	3301      	adds	r3, #1
 80129e8:	72fb      	strb	r3, [r7, #11]
          break;
 80129ea:	e007      	b.n	80129fc <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80129ec:	6839      	ldr	r1, [r7, #0]
 80129ee:	6878      	ldr	r0, [r7, #4]
 80129f0:	f000 fa41 	bl	8012e76 <USBD_CtlError>
          err++;
 80129f4:	7afb      	ldrb	r3, [r7, #11]
 80129f6:	3301      	adds	r3, #1
 80129f8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80129fa:	bf00      	nop
      }
      break;
 80129fc:	e037      	b.n	8012a6e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	7c1b      	ldrb	r3, [r3, #16]
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d109      	bne.n	8012a1a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8012a06:	687b      	ldr	r3, [r7, #4]
 8012a08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012a0e:	f107 0208 	add.w	r2, r7, #8
 8012a12:	4610      	mov	r0, r2
 8012a14:	4798      	blx	r3
 8012a16:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012a18:	e029      	b.n	8012a6e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012a1a:	6839      	ldr	r1, [r7, #0]
 8012a1c:	6878      	ldr	r0, [r7, #4]
 8012a1e:	f000 fa2a 	bl	8012e76 <USBD_CtlError>
        err++;
 8012a22:	7afb      	ldrb	r3, [r7, #11]
 8012a24:	3301      	adds	r3, #1
 8012a26:	72fb      	strb	r3, [r7, #11]
      break;
 8012a28:	e021      	b.n	8012a6e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	7c1b      	ldrb	r3, [r3, #16]
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d10d      	bne.n	8012a4e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a3a:	f107 0208 	add.w	r2, r7, #8
 8012a3e:	4610      	mov	r0, r2
 8012a40:	4798      	blx	r3
 8012a42:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8012a44:	68fb      	ldr	r3, [r7, #12]
 8012a46:	3301      	adds	r3, #1
 8012a48:	2207      	movs	r2, #7
 8012a4a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012a4c:	e00f      	b.n	8012a6e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012a4e:	6839      	ldr	r1, [r7, #0]
 8012a50:	6878      	ldr	r0, [r7, #4]
 8012a52:	f000 fa10 	bl	8012e76 <USBD_CtlError>
        err++;
 8012a56:	7afb      	ldrb	r3, [r7, #11]
 8012a58:	3301      	adds	r3, #1
 8012a5a:	72fb      	strb	r3, [r7, #11]
      break;
 8012a5c:	e007      	b.n	8012a6e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8012a5e:	6839      	ldr	r1, [r7, #0]
 8012a60:	6878      	ldr	r0, [r7, #4]
 8012a62:	f000 fa08 	bl	8012e76 <USBD_CtlError>
      err++;
 8012a66:	7afb      	ldrb	r3, [r7, #11]
 8012a68:	3301      	adds	r3, #1
 8012a6a:	72fb      	strb	r3, [r7, #11]
      break;
 8012a6c:	bf00      	nop
  }

  if (err != 0U)
 8012a6e:	7afb      	ldrb	r3, [r7, #11]
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d11e      	bne.n	8012ab2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8012a74:	683b      	ldr	r3, [r7, #0]
 8012a76:	88db      	ldrh	r3, [r3, #6]
 8012a78:	2b00      	cmp	r3, #0
 8012a7a:	d016      	beq.n	8012aaa <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8012a7c:	893b      	ldrh	r3, [r7, #8]
 8012a7e:	2b00      	cmp	r3, #0
 8012a80:	d00e      	beq.n	8012aa0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8012a82:	683b      	ldr	r3, [r7, #0]
 8012a84:	88da      	ldrh	r2, [r3, #6]
 8012a86:	893b      	ldrh	r3, [r7, #8]
 8012a88:	4293      	cmp	r3, r2
 8012a8a:	bf28      	it	cs
 8012a8c:	4613      	movcs	r3, r2
 8012a8e:	b29b      	uxth	r3, r3
 8012a90:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8012a92:	893b      	ldrh	r3, [r7, #8]
 8012a94:	461a      	mov	r2, r3
 8012a96:	68f9      	ldr	r1, [r7, #12]
 8012a98:	6878      	ldr	r0, [r7, #4]
 8012a9a:	f000 fa69 	bl	8012f70 <USBD_CtlSendData>
 8012a9e:	e009      	b.n	8012ab4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8012aa0:	6839      	ldr	r1, [r7, #0]
 8012aa2:	6878      	ldr	r0, [r7, #4]
 8012aa4:	f000 f9e7 	bl	8012e76 <USBD_CtlError>
 8012aa8:	e004      	b.n	8012ab4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8012aaa:	6878      	ldr	r0, [r7, #4]
 8012aac:	f000 faa0 	bl	8012ff0 <USBD_CtlSendStatus>
 8012ab0:	e000      	b.n	8012ab4 <USBD_GetDescriptor+0x320>
    return;
 8012ab2:	bf00      	nop
  }
}
 8012ab4:	3710      	adds	r7, #16
 8012ab6:	46bd      	mov	sp, r7
 8012ab8:	bd80      	pop	{r7, pc}
 8012aba:	bf00      	nop

08012abc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012abc:	b580      	push	{r7, lr}
 8012abe:	b084      	sub	sp, #16
 8012ac0:	af00      	add	r7, sp, #0
 8012ac2:	6078      	str	r0, [r7, #4]
 8012ac4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8012ac6:	683b      	ldr	r3, [r7, #0]
 8012ac8:	889b      	ldrh	r3, [r3, #4]
 8012aca:	2b00      	cmp	r3, #0
 8012acc:	d131      	bne.n	8012b32 <USBD_SetAddress+0x76>
 8012ace:	683b      	ldr	r3, [r7, #0]
 8012ad0:	88db      	ldrh	r3, [r3, #6]
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	d12d      	bne.n	8012b32 <USBD_SetAddress+0x76>
 8012ad6:	683b      	ldr	r3, [r7, #0]
 8012ad8:	885b      	ldrh	r3, [r3, #2]
 8012ada:	2b7f      	cmp	r3, #127	@ 0x7f
 8012adc:	d829      	bhi.n	8012b32 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8012ade:	683b      	ldr	r3, [r7, #0]
 8012ae0:	885b      	ldrh	r3, [r3, #2]
 8012ae2:	b2db      	uxtb	r3, r3
 8012ae4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012ae8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012af0:	b2db      	uxtb	r3, r3
 8012af2:	2b03      	cmp	r3, #3
 8012af4:	d104      	bne.n	8012b00 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8012af6:	6839      	ldr	r1, [r7, #0]
 8012af8:	6878      	ldr	r0, [r7, #4]
 8012afa:	f000 f9bc 	bl	8012e76 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012afe:	e01d      	b.n	8012b3c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	7bfa      	ldrb	r2, [r7, #15]
 8012b04:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012b08:	7bfb      	ldrb	r3, [r7, #15]
 8012b0a:	4619      	mov	r1, r3
 8012b0c:	6878      	ldr	r0, [r7, #4]
 8012b0e:	f002 f910 	bl	8014d32 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8012b12:	6878      	ldr	r0, [r7, #4]
 8012b14:	f000 fa6c 	bl	8012ff0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012b18:	7bfb      	ldrb	r3, [r7, #15]
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	d004      	beq.n	8012b28 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	2202      	movs	r2, #2
 8012b22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012b26:	e009      	b.n	8012b3c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	2201      	movs	r2, #1
 8012b2c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012b30:	e004      	b.n	8012b3c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8012b32:	6839      	ldr	r1, [r7, #0]
 8012b34:	6878      	ldr	r0, [r7, #4]
 8012b36:	f000 f99e 	bl	8012e76 <USBD_CtlError>
  }
}
 8012b3a:	bf00      	nop
 8012b3c:	bf00      	nop
 8012b3e:	3710      	adds	r7, #16
 8012b40:	46bd      	mov	sp, r7
 8012b42:	bd80      	pop	{r7, pc}

08012b44 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012b44:	b580      	push	{r7, lr}
 8012b46:	b084      	sub	sp, #16
 8012b48:	af00      	add	r7, sp, #0
 8012b4a:	6078      	str	r0, [r7, #4]
 8012b4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012b4e:	2300      	movs	r3, #0
 8012b50:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8012b52:	683b      	ldr	r3, [r7, #0]
 8012b54:	885b      	ldrh	r3, [r3, #2]
 8012b56:	b2da      	uxtb	r2, r3
 8012b58:	4b4e      	ldr	r3, [pc, #312]	@ (8012c94 <USBD_SetConfig+0x150>)
 8012b5a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012b5c:	4b4d      	ldr	r3, [pc, #308]	@ (8012c94 <USBD_SetConfig+0x150>)
 8012b5e:	781b      	ldrb	r3, [r3, #0]
 8012b60:	2b01      	cmp	r3, #1
 8012b62:	d905      	bls.n	8012b70 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8012b64:	6839      	ldr	r1, [r7, #0]
 8012b66:	6878      	ldr	r0, [r7, #4]
 8012b68:	f000 f985 	bl	8012e76 <USBD_CtlError>
    return USBD_FAIL;
 8012b6c:	2303      	movs	r3, #3
 8012b6e:	e08c      	b.n	8012c8a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b76:	b2db      	uxtb	r3, r3
 8012b78:	2b02      	cmp	r3, #2
 8012b7a:	d002      	beq.n	8012b82 <USBD_SetConfig+0x3e>
 8012b7c:	2b03      	cmp	r3, #3
 8012b7e:	d029      	beq.n	8012bd4 <USBD_SetConfig+0x90>
 8012b80:	e075      	b.n	8012c6e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8012b82:	4b44      	ldr	r3, [pc, #272]	@ (8012c94 <USBD_SetConfig+0x150>)
 8012b84:	781b      	ldrb	r3, [r3, #0]
 8012b86:	2b00      	cmp	r3, #0
 8012b88:	d020      	beq.n	8012bcc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8012b8a:	4b42      	ldr	r3, [pc, #264]	@ (8012c94 <USBD_SetConfig+0x150>)
 8012b8c:	781b      	ldrb	r3, [r3, #0]
 8012b8e:	461a      	mov	r2, r3
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012b94:	4b3f      	ldr	r3, [pc, #252]	@ (8012c94 <USBD_SetConfig+0x150>)
 8012b96:	781b      	ldrb	r3, [r3, #0]
 8012b98:	4619      	mov	r1, r3
 8012b9a:	6878      	ldr	r0, [r7, #4]
 8012b9c:	f7ff f836 	bl	8011c0c <USBD_SetClassConfig>
 8012ba0:	4603      	mov	r3, r0
 8012ba2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8012ba4:	7bfb      	ldrb	r3, [r7, #15]
 8012ba6:	2b00      	cmp	r3, #0
 8012ba8:	d008      	beq.n	8012bbc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8012baa:	6839      	ldr	r1, [r7, #0]
 8012bac:	6878      	ldr	r0, [r7, #4]
 8012bae:	f000 f962 	bl	8012e76 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8012bb2:	687b      	ldr	r3, [r7, #4]
 8012bb4:	2202      	movs	r2, #2
 8012bb6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012bba:	e065      	b.n	8012c88 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8012bbc:	6878      	ldr	r0, [r7, #4]
 8012bbe:	f000 fa17 	bl	8012ff0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	2203      	movs	r2, #3
 8012bc6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8012bca:	e05d      	b.n	8012c88 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8012bcc:	6878      	ldr	r0, [r7, #4]
 8012bce:	f000 fa0f 	bl	8012ff0 <USBD_CtlSendStatus>
      break;
 8012bd2:	e059      	b.n	8012c88 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8012bd4:	4b2f      	ldr	r3, [pc, #188]	@ (8012c94 <USBD_SetConfig+0x150>)
 8012bd6:	781b      	ldrb	r3, [r3, #0]
 8012bd8:	2b00      	cmp	r3, #0
 8012bda:	d112      	bne.n	8012c02 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012bdc:	687b      	ldr	r3, [r7, #4]
 8012bde:	2202      	movs	r2, #2
 8012be0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8012be4:	4b2b      	ldr	r3, [pc, #172]	@ (8012c94 <USBD_SetConfig+0x150>)
 8012be6:	781b      	ldrb	r3, [r3, #0]
 8012be8:	461a      	mov	r2, r3
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012bee:	4b29      	ldr	r3, [pc, #164]	@ (8012c94 <USBD_SetConfig+0x150>)
 8012bf0:	781b      	ldrb	r3, [r3, #0]
 8012bf2:	4619      	mov	r1, r3
 8012bf4:	6878      	ldr	r0, [r7, #4]
 8012bf6:	f7ff f825 	bl	8011c44 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8012bfa:	6878      	ldr	r0, [r7, #4]
 8012bfc:	f000 f9f8 	bl	8012ff0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012c00:	e042      	b.n	8012c88 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8012c02:	4b24      	ldr	r3, [pc, #144]	@ (8012c94 <USBD_SetConfig+0x150>)
 8012c04:	781b      	ldrb	r3, [r3, #0]
 8012c06:	461a      	mov	r2, r3
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	685b      	ldr	r3, [r3, #4]
 8012c0c:	429a      	cmp	r2, r3
 8012c0e:	d02a      	beq.n	8012c66 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	685b      	ldr	r3, [r3, #4]
 8012c14:	b2db      	uxtb	r3, r3
 8012c16:	4619      	mov	r1, r3
 8012c18:	6878      	ldr	r0, [r7, #4]
 8012c1a:	f7ff f813 	bl	8011c44 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8012c1e:	4b1d      	ldr	r3, [pc, #116]	@ (8012c94 <USBD_SetConfig+0x150>)
 8012c20:	781b      	ldrb	r3, [r3, #0]
 8012c22:	461a      	mov	r2, r3
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012c28:	4b1a      	ldr	r3, [pc, #104]	@ (8012c94 <USBD_SetConfig+0x150>)
 8012c2a:	781b      	ldrb	r3, [r3, #0]
 8012c2c:	4619      	mov	r1, r3
 8012c2e:	6878      	ldr	r0, [r7, #4]
 8012c30:	f7fe ffec 	bl	8011c0c <USBD_SetClassConfig>
 8012c34:	4603      	mov	r3, r0
 8012c36:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012c38:	7bfb      	ldrb	r3, [r7, #15]
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d00f      	beq.n	8012c5e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8012c3e:	6839      	ldr	r1, [r7, #0]
 8012c40:	6878      	ldr	r0, [r7, #4]
 8012c42:	f000 f918 	bl	8012e76 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	685b      	ldr	r3, [r3, #4]
 8012c4a:	b2db      	uxtb	r3, r3
 8012c4c:	4619      	mov	r1, r3
 8012c4e:	6878      	ldr	r0, [r7, #4]
 8012c50:	f7fe fff8 	bl	8011c44 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	2202      	movs	r2, #2
 8012c58:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8012c5c:	e014      	b.n	8012c88 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8012c5e:	6878      	ldr	r0, [r7, #4]
 8012c60:	f000 f9c6 	bl	8012ff0 <USBD_CtlSendStatus>
      break;
 8012c64:	e010      	b.n	8012c88 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8012c66:	6878      	ldr	r0, [r7, #4]
 8012c68:	f000 f9c2 	bl	8012ff0 <USBD_CtlSendStatus>
      break;
 8012c6c:	e00c      	b.n	8012c88 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8012c6e:	6839      	ldr	r1, [r7, #0]
 8012c70:	6878      	ldr	r0, [r7, #4]
 8012c72:	f000 f900 	bl	8012e76 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012c76:	4b07      	ldr	r3, [pc, #28]	@ (8012c94 <USBD_SetConfig+0x150>)
 8012c78:	781b      	ldrb	r3, [r3, #0]
 8012c7a:	4619      	mov	r1, r3
 8012c7c:	6878      	ldr	r0, [r7, #4]
 8012c7e:	f7fe ffe1 	bl	8011c44 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8012c82:	2303      	movs	r3, #3
 8012c84:	73fb      	strb	r3, [r7, #15]
      break;
 8012c86:	bf00      	nop
  }

  return ret;
 8012c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c8a:	4618      	mov	r0, r3
 8012c8c:	3710      	adds	r7, #16
 8012c8e:	46bd      	mov	sp, r7
 8012c90:	bd80      	pop	{r7, pc}
 8012c92:	bf00      	nop
 8012c94:	20000d24 	.word	0x20000d24

08012c98 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012c98:	b580      	push	{r7, lr}
 8012c9a:	b082      	sub	sp, #8
 8012c9c:	af00      	add	r7, sp, #0
 8012c9e:	6078      	str	r0, [r7, #4]
 8012ca0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8012ca2:	683b      	ldr	r3, [r7, #0]
 8012ca4:	88db      	ldrh	r3, [r3, #6]
 8012ca6:	2b01      	cmp	r3, #1
 8012ca8:	d004      	beq.n	8012cb4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8012caa:	6839      	ldr	r1, [r7, #0]
 8012cac:	6878      	ldr	r0, [r7, #4]
 8012cae:	f000 f8e2 	bl	8012e76 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8012cb2:	e023      	b.n	8012cfc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012cba:	b2db      	uxtb	r3, r3
 8012cbc:	2b02      	cmp	r3, #2
 8012cbe:	dc02      	bgt.n	8012cc6 <USBD_GetConfig+0x2e>
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	dc03      	bgt.n	8012ccc <USBD_GetConfig+0x34>
 8012cc4:	e015      	b.n	8012cf2 <USBD_GetConfig+0x5a>
 8012cc6:	2b03      	cmp	r3, #3
 8012cc8:	d00b      	beq.n	8012ce2 <USBD_GetConfig+0x4a>
 8012cca:	e012      	b.n	8012cf2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	2200      	movs	r2, #0
 8012cd0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8012cd2:	687b      	ldr	r3, [r7, #4]
 8012cd4:	3308      	adds	r3, #8
 8012cd6:	2201      	movs	r2, #1
 8012cd8:	4619      	mov	r1, r3
 8012cda:	6878      	ldr	r0, [r7, #4]
 8012cdc:	f000 f948 	bl	8012f70 <USBD_CtlSendData>
        break;
 8012ce0:	e00c      	b.n	8012cfc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	3304      	adds	r3, #4
 8012ce6:	2201      	movs	r2, #1
 8012ce8:	4619      	mov	r1, r3
 8012cea:	6878      	ldr	r0, [r7, #4]
 8012cec:	f000 f940 	bl	8012f70 <USBD_CtlSendData>
        break;
 8012cf0:	e004      	b.n	8012cfc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8012cf2:	6839      	ldr	r1, [r7, #0]
 8012cf4:	6878      	ldr	r0, [r7, #4]
 8012cf6:	f000 f8be 	bl	8012e76 <USBD_CtlError>
        break;
 8012cfa:	bf00      	nop
}
 8012cfc:	bf00      	nop
 8012cfe:	3708      	adds	r7, #8
 8012d00:	46bd      	mov	sp, r7
 8012d02:	bd80      	pop	{r7, pc}

08012d04 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012d04:	b580      	push	{r7, lr}
 8012d06:	b082      	sub	sp, #8
 8012d08:	af00      	add	r7, sp, #0
 8012d0a:	6078      	str	r0, [r7, #4]
 8012d0c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012d0e:	687b      	ldr	r3, [r7, #4]
 8012d10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012d14:	b2db      	uxtb	r3, r3
 8012d16:	3b01      	subs	r3, #1
 8012d18:	2b02      	cmp	r3, #2
 8012d1a:	d81e      	bhi.n	8012d5a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8012d1c:	683b      	ldr	r3, [r7, #0]
 8012d1e:	88db      	ldrh	r3, [r3, #6]
 8012d20:	2b02      	cmp	r3, #2
 8012d22:	d004      	beq.n	8012d2e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8012d24:	6839      	ldr	r1, [r7, #0]
 8012d26:	6878      	ldr	r0, [r7, #4]
 8012d28:	f000 f8a5 	bl	8012e76 <USBD_CtlError>
        break;
 8012d2c:	e01a      	b.n	8012d64 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	2201      	movs	r2, #1
 8012d32:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8012d3a:	2b00      	cmp	r3, #0
 8012d3c:	d005      	beq.n	8012d4a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	68db      	ldr	r3, [r3, #12]
 8012d42:	f043 0202 	orr.w	r2, r3, #2
 8012d46:	687b      	ldr	r3, [r7, #4]
 8012d48:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	330c      	adds	r3, #12
 8012d4e:	2202      	movs	r2, #2
 8012d50:	4619      	mov	r1, r3
 8012d52:	6878      	ldr	r0, [r7, #4]
 8012d54:	f000 f90c 	bl	8012f70 <USBD_CtlSendData>
      break;
 8012d58:	e004      	b.n	8012d64 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8012d5a:	6839      	ldr	r1, [r7, #0]
 8012d5c:	6878      	ldr	r0, [r7, #4]
 8012d5e:	f000 f88a 	bl	8012e76 <USBD_CtlError>
      break;
 8012d62:	bf00      	nop
  }
}
 8012d64:	bf00      	nop
 8012d66:	3708      	adds	r7, #8
 8012d68:	46bd      	mov	sp, r7
 8012d6a:	bd80      	pop	{r7, pc}

08012d6c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012d6c:	b580      	push	{r7, lr}
 8012d6e:	b082      	sub	sp, #8
 8012d70:	af00      	add	r7, sp, #0
 8012d72:	6078      	str	r0, [r7, #4]
 8012d74:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012d76:	683b      	ldr	r3, [r7, #0]
 8012d78:	885b      	ldrh	r3, [r3, #2]
 8012d7a:	2b01      	cmp	r3, #1
 8012d7c:	d107      	bne.n	8012d8e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8012d7e:	687b      	ldr	r3, [r7, #4]
 8012d80:	2201      	movs	r2, #1
 8012d82:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8012d86:	6878      	ldr	r0, [r7, #4]
 8012d88:	f000 f932 	bl	8012ff0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8012d8c:	e013      	b.n	8012db6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8012d8e:	683b      	ldr	r3, [r7, #0]
 8012d90:	885b      	ldrh	r3, [r3, #2]
 8012d92:	2b02      	cmp	r3, #2
 8012d94:	d10b      	bne.n	8012dae <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8012d96:	683b      	ldr	r3, [r7, #0]
 8012d98:	889b      	ldrh	r3, [r3, #4]
 8012d9a:	0a1b      	lsrs	r3, r3, #8
 8012d9c:	b29b      	uxth	r3, r3
 8012d9e:	b2da      	uxtb	r2, r3
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8012da6:	6878      	ldr	r0, [r7, #4]
 8012da8:	f000 f922 	bl	8012ff0 <USBD_CtlSendStatus>
}
 8012dac:	e003      	b.n	8012db6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8012dae:	6839      	ldr	r1, [r7, #0]
 8012db0:	6878      	ldr	r0, [r7, #4]
 8012db2:	f000 f860 	bl	8012e76 <USBD_CtlError>
}
 8012db6:	bf00      	nop
 8012db8:	3708      	adds	r7, #8
 8012dba:	46bd      	mov	sp, r7
 8012dbc:	bd80      	pop	{r7, pc}

08012dbe <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012dbe:	b580      	push	{r7, lr}
 8012dc0:	b082      	sub	sp, #8
 8012dc2:	af00      	add	r7, sp, #0
 8012dc4:	6078      	str	r0, [r7, #4]
 8012dc6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012dce:	b2db      	uxtb	r3, r3
 8012dd0:	3b01      	subs	r3, #1
 8012dd2:	2b02      	cmp	r3, #2
 8012dd4:	d80b      	bhi.n	8012dee <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012dd6:	683b      	ldr	r3, [r7, #0]
 8012dd8:	885b      	ldrh	r3, [r3, #2]
 8012dda:	2b01      	cmp	r3, #1
 8012ddc:	d10c      	bne.n	8012df8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	2200      	movs	r2, #0
 8012de2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8012de6:	6878      	ldr	r0, [r7, #4]
 8012de8:	f000 f902 	bl	8012ff0 <USBD_CtlSendStatus>
      }
      break;
 8012dec:	e004      	b.n	8012df8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8012dee:	6839      	ldr	r1, [r7, #0]
 8012df0:	6878      	ldr	r0, [r7, #4]
 8012df2:	f000 f840 	bl	8012e76 <USBD_CtlError>
      break;
 8012df6:	e000      	b.n	8012dfa <USBD_ClrFeature+0x3c>
      break;
 8012df8:	bf00      	nop
  }
}
 8012dfa:	bf00      	nop
 8012dfc:	3708      	adds	r7, #8
 8012dfe:	46bd      	mov	sp, r7
 8012e00:	bd80      	pop	{r7, pc}

08012e02 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8012e02:	b580      	push	{r7, lr}
 8012e04:	b084      	sub	sp, #16
 8012e06:	af00      	add	r7, sp, #0
 8012e08:	6078      	str	r0, [r7, #4]
 8012e0a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8012e0c:	683b      	ldr	r3, [r7, #0]
 8012e0e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8012e10:	68fb      	ldr	r3, [r7, #12]
 8012e12:	781a      	ldrb	r2, [r3, #0]
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8012e18:	68fb      	ldr	r3, [r7, #12]
 8012e1a:	3301      	adds	r3, #1
 8012e1c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8012e1e:	68fb      	ldr	r3, [r7, #12]
 8012e20:	781a      	ldrb	r2, [r3, #0]
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8012e26:	68fb      	ldr	r3, [r7, #12]
 8012e28:	3301      	adds	r3, #1
 8012e2a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8012e2c:	68f8      	ldr	r0, [r7, #12]
 8012e2e:	f7ff fa14 	bl	801225a <SWAPBYTE>
 8012e32:	4603      	mov	r3, r0
 8012e34:	461a      	mov	r2, r3
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012e3a:	68fb      	ldr	r3, [r7, #12]
 8012e3c:	3301      	adds	r3, #1
 8012e3e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012e40:	68fb      	ldr	r3, [r7, #12]
 8012e42:	3301      	adds	r3, #1
 8012e44:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012e46:	68f8      	ldr	r0, [r7, #12]
 8012e48:	f7ff fa07 	bl	801225a <SWAPBYTE>
 8012e4c:	4603      	mov	r3, r0
 8012e4e:	461a      	mov	r2, r3
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8012e54:	68fb      	ldr	r3, [r7, #12]
 8012e56:	3301      	adds	r3, #1
 8012e58:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012e5a:	68fb      	ldr	r3, [r7, #12]
 8012e5c:	3301      	adds	r3, #1
 8012e5e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012e60:	68f8      	ldr	r0, [r7, #12]
 8012e62:	f7ff f9fa 	bl	801225a <SWAPBYTE>
 8012e66:	4603      	mov	r3, r0
 8012e68:	461a      	mov	r2, r3
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	80da      	strh	r2, [r3, #6]
}
 8012e6e:	bf00      	nop
 8012e70:	3710      	adds	r7, #16
 8012e72:	46bd      	mov	sp, r7
 8012e74:	bd80      	pop	{r7, pc}

08012e76 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012e76:	b580      	push	{r7, lr}
 8012e78:	b082      	sub	sp, #8
 8012e7a:	af00      	add	r7, sp, #0
 8012e7c:	6078      	str	r0, [r7, #4]
 8012e7e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012e80:	2180      	movs	r1, #128	@ 0x80
 8012e82:	6878      	ldr	r0, [r7, #4]
 8012e84:	f001 feeb 	bl	8014c5e <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012e88:	2100      	movs	r1, #0
 8012e8a:	6878      	ldr	r0, [r7, #4]
 8012e8c:	f001 fee7 	bl	8014c5e <USBD_LL_StallEP>
}
 8012e90:	bf00      	nop
 8012e92:	3708      	adds	r7, #8
 8012e94:	46bd      	mov	sp, r7
 8012e96:	bd80      	pop	{r7, pc}

08012e98 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012e98:	b580      	push	{r7, lr}
 8012e9a:	b086      	sub	sp, #24
 8012e9c:	af00      	add	r7, sp, #0
 8012e9e:	60f8      	str	r0, [r7, #12]
 8012ea0:	60b9      	str	r1, [r7, #8]
 8012ea2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8012ea4:	2300      	movs	r3, #0
 8012ea6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8012ea8:	68fb      	ldr	r3, [r7, #12]
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d042      	beq.n	8012f34 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8012eae:	68fb      	ldr	r3, [r7, #12]
 8012eb0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8012eb2:	6938      	ldr	r0, [r7, #16]
 8012eb4:	f000 f842 	bl	8012f3c <USBD_GetLen>
 8012eb8:	4603      	mov	r3, r0
 8012eba:	3301      	adds	r3, #1
 8012ebc:	005b      	lsls	r3, r3, #1
 8012ebe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012ec2:	d808      	bhi.n	8012ed6 <USBD_GetString+0x3e>
 8012ec4:	6938      	ldr	r0, [r7, #16]
 8012ec6:	f000 f839 	bl	8012f3c <USBD_GetLen>
 8012eca:	4603      	mov	r3, r0
 8012ecc:	3301      	adds	r3, #1
 8012ece:	b29b      	uxth	r3, r3
 8012ed0:	005b      	lsls	r3, r3, #1
 8012ed2:	b29a      	uxth	r2, r3
 8012ed4:	e001      	b.n	8012eda <USBD_GetString+0x42>
 8012ed6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8012ede:	7dfb      	ldrb	r3, [r7, #23]
 8012ee0:	68ba      	ldr	r2, [r7, #8]
 8012ee2:	4413      	add	r3, r2
 8012ee4:	687a      	ldr	r2, [r7, #4]
 8012ee6:	7812      	ldrb	r2, [r2, #0]
 8012ee8:	701a      	strb	r2, [r3, #0]
  idx++;
 8012eea:	7dfb      	ldrb	r3, [r7, #23]
 8012eec:	3301      	adds	r3, #1
 8012eee:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012ef0:	7dfb      	ldrb	r3, [r7, #23]
 8012ef2:	68ba      	ldr	r2, [r7, #8]
 8012ef4:	4413      	add	r3, r2
 8012ef6:	2203      	movs	r2, #3
 8012ef8:	701a      	strb	r2, [r3, #0]
  idx++;
 8012efa:	7dfb      	ldrb	r3, [r7, #23]
 8012efc:	3301      	adds	r3, #1
 8012efe:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8012f00:	e013      	b.n	8012f2a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8012f02:	7dfb      	ldrb	r3, [r7, #23]
 8012f04:	68ba      	ldr	r2, [r7, #8]
 8012f06:	4413      	add	r3, r2
 8012f08:	693a      	ldr	r2, [r7, #16]
 8012f0a:	7812      	ldrb	r2, [r2, #0]
 8012f0c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8012f0e:	693b      	ldr	r3, [r7, #16]
 8012f10:	3301      	adds	r3, #1
 8012f12:	613b      	str	r3, [r7, #16]
    idx++;
 8012f14:	7dfb      	ldrb	r3, [r7, #23]
 8012f16:	3301      	adds	r3, #1
 8012f18:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8012f1a:	7dfb      	ldrb	r3, [r7, #23]
 8012f1c:	68ba      	ldr	r2, [r7, #8]
 8012f1e:	4413      	add	r3, r2
 8012f20:	2200      	movs	r2, #0
 8012f22:	701a      	strb	r2, [r3, #0]
    idx++;
 8012f24:	7dfb      	ldrb	r3, [r7, #23]
 8012f26:	3301      	adds	r3, #1
 8012f28:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8012f2a:	693b      	ldr	r3, [r7, #16]
 8012f2c:	781b      	ldrb	r3, [r3, #0]
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d1e7      	bne.n	8012f02 <USBD_GetString+0x6a>
 8012f32:	e000      	b.n	8012f36 <USBD_GetString+0x9e>
    return;
 8012f34:	bf00      	nop
  }
}
 8012f36:	3718      	adds	r7, #24
 8012f38:	46bd      	mov	sp, r7
 8012f3a:	bd80      	pop	{r7, pc}

08012f3c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8012f3c:	b480      	push	{r7}
 8012f3e:	b085      	sub	sp, #20
 8012f40:	af00      	add	r7, sp, #0
 8012f42:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8012f44:	2300      	movs	r3, #0
 8012f46:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8012f4c:	e005      	b.n	8012f5a <USBD_GetLen+0x1e>
  {
    len++;
 8012f4e:	7bfb      	ldrb	r3, [r7, #15]
 8012f50:	3301      	adds	r3, #1
 8012f52:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8012f54:	68bb      	ldr	r3, [r7, #8]
 8012f56:	3301      	adds	r3, #1
 8012f58:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012f5a:	68bb      	ldr	r3, [r7, #8]
 8012f5c:	781b      	ldrb	r3, [r3, #0]
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d1f5      	bne.n	8012f4e <USBD_GetLen+0x12>
  }

  return len;
 8012f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f64:	4618      	mov	r0, r3
 8012f66:	3714      	adds	r7, #20
 8012f68:	46bd      	mov	sp, r7
 8012f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f6e:	4770      	bx	lr

08012f70 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012f70:	b580      	push	{r7, lr}
 8012f72:	b084      	sub	sp, #16
 8012f74:	af00      	add	r7, sp, #0
 8012f76:	60f8      	str	r0, [r7, #12]
 8012f78:	60b9      	str	r1, [r7, #8]
 8012f7a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012f7c:	68fb      	ldr	r3, [r7, #12]
 8012f7e:	2202      	movs	r2, #2
 8012f80:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8012f84:	68fb      	ldr	r3, [r7, #12]
 8012f86:	687a      	ldr	r2, [r7, #4]
 8012f88:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8012f8a:	68fb      	ldr	r3, [r7, #12]
 8012f8c:	68ba      	ldr	r2, [r7, #8]
 8012f8e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8012f90:	68fb      	ldr	r3, [r7, #12]
 8012f92:	687a      	ldr	r2, [r7, #4]
 8012f94:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012f96:	687b      	ldr	r3, [r7, #4]
 8012f98:	68ba      	ldr	r2, [r7, #8]
 8012f9a:	2100      	movs	r1, #0
 8012f9c:	68f8      	ldr	r0, [r7, #12]
 8012f9e:	f001 fee7 	bl	8014d70 <USBD_LL_Transmit>

  return USBD_OK;
 8012fa2:	2300      	movs	r3, #0
}
 8012fa4:	4618      	mov	r0, r3
 8012fa6:	3710      	adds	r7, #16
 8012fa8:	46bd      	mov	sp, r7
 8012faa:	bd80      	pop	{r7, pc}

08012fac <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8012fac:	b580      	push	{r7, lr}
 8012fae:	b084      	sub	sp, #16
 8012fb0:	af00      	add	r7, sp, #0
 8012fb2:	60f8      	str	r0, [r7, #12]
 8012fb4:	60b9      	str	r1, [r7, #8]
 8012fb6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	68ba      	ldr	r2, [r7, #8]
 8012fbc:	2100      	movs	r1, #0
 8012fbe:	68f8      	ldr	r0, [r7, #12]
 8012fc0:	f001 fed6 	bl	8014d70 <USBD_LL_Transmit>

  return USBD_OK;
 8012fc4:	2300      	movs	r3, #0
}
 8012fc6:	4618      	mov	r0, r3
 8012fc8:	3710      	adds	r7, #16
 8012fca:	46bd      	mov	sp, r7
 8012fcc:	bd80      	pop	{r7, pc}

08012fce <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8012fce:	b580      	push	{r7, lr}
 8012fd0:	b084      	sub	sp, #16
 8012fd2:	af00      	add	r7, sp, #0
 8012fd4:	60f8      	str	r0, [r7, #12]
 8012fd6:	60b9      	str	r1, [r7, #8]
 8012fd8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	68ba      	ldr	r2, [r7, #8]
 8012fde:	2100      	movs	r1, #0
 8012fe0:	68f8      	ldr	r0, [r7, #12]
 8012fe2:	f001 fee6 	bl	8014db2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012fe6:	2300      	movs	r3, #0
}
 8012fe8:	4618      	mov	r0, r3
 8012fea:	3710      	adds	r7, #16
 8012fec:	46bd      	mov	sp, r7
 8012fee:	bd80      	pop	{r7, pc}

08012ff0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8012ff0:	b580      	push	{r7, lr}
 8012ff2:	b082      	sub	sp, #8
 8012ff4:	af00      	add	r7, sp, #0
 8012ff6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012ff8:	687b      	ldr	r3, [r7, #4]
 8012ffa:	2204      	movs	r2, #4
 8012ffc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013000:	2300      	movs	r3, #0
 8013002:	2200      	movs	r2, #0
 8013004:	2100      	movs	r1, #0
 8013006:	6878      	ldr	r0, [r7, #4]
 8013008:	f001 feb2 	bl	8014d70 <USBD_LL_Transmit>

  return USBD_OK;
 801300c:	2300      	movs	r3, #0
}
 801300e:	4618      	mov	r0, r3
 8013010:	3708      	adds	r7, #8
 8013012:	46bd      	mov	sp, r7
 8013014:	bd80      	pop	{r7, pc}

08013016 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013016:	b580      	push	{r7, lr}
 8013018:	b082      	sub	sp, #8
 801301a:	af00      	add	r7, sp, #0
 801301c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801301e:	687b      	ldr	r3, [r7, #4]
 8013020:	2205      	movs	r2, #5
 8013022:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013026:	2300      	movs	r3, #0
 8013028:	2200      	movs	r2, #0
 801302a:	2100      	movs	r1, #0
 801302c:	6878      	ldr	r0, [r7, #4]
 801302e:	f001 fec0 	bl	8014db2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013032:	2300      	movs	r3, #0
}
 8013034:	4618      	mov	r0, r3
 8013036:	3708      	adds	r7, #8
 8013038:	46bd      	mov	sp, r7
 801303a:	bd80      	pop	{r7, pc}

0801303c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 801303c:	b480      	push	{r7}
 801303e:	b085      	sub	sp, #20
 8013040:	af00      	add	r7, sp, #0
 8013042:	4603      	mov	r3, r0
 8013044:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8013046:	2300      	movs	r3, #0
 8013048:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 801304a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801304e:	2b84      	cmp	r3, #132	@ 0x84
 8013050:	d005      	beq.n	801305e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8013052:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8013056:	68fb      	ldr	r3, [r7, #12]
 8013058:	4413      	add	r3, r2
 801305a:	3303      	adds	r3, #3
 801305c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 801305e:	68fb      	ldr	r3, [r7, #12]
}
 8013060:	4618      	mov	r0, r3
 8013062:	3714      	adds	r7, #20
 8013064:	46bd      	mov	sp, r7
 8013066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801306a:	4770      	bx	lr

0801306c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 801306c:	b580      	push	{r7, lr}
 801306e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8013070:	f000 fb14 	bl	801369c <vTaskStartScheduler>
  
  return osOK;
 8013074:	2300      	movs	r3, #0
}
 8013076:	4618      	mov	r0, r3
 8013078:	bd80      	pop	{r7, pc}

0801307a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 801307a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801307c:	b087      	sub	sp, #28
 801307e:	af02      	add	r7, sp, #8
 8013080:	6078      	str	r0, [r7, #4]
 8013082:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	685c      	ldr	r4, [r3, #4]
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013090:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013098:	4618      	mov	r0, r3
 801309a:	f7ff ffcf 	bl	801303c <makeFreeRtosPriority>
 801309e:	4602      	mov	r2, r0
 80130a0:	f107 030c 	add.w	r3, r7, #12
 80130a4:	9301      	str	r3, [sp, #4]
 80130a6:	9200      	str	r2, [sp, #0]
 80130a8:	683b      	ldr	r3, [r7, #0]
 80130aa:	4632      	mov	r2, r6
 80130ac:	4629      	mov	r1, r5
 80130ae:	4620      	mov	r0, r4
 80130b0:	f000 f8de 	bl	8013270 <xTaskCreate>
 80130b4:	4603      	mov	r3, r0
 80130b6:	2b01      	cmp	r3, #1
 80130b8:	d001      	beq.n	80130be <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 80130ba:	2300      	movs	r3, #0
 80130bc:	e000      	b.n	80130c0 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 80130be:	68fb      	ldr	r3, [r7, #12]
}
 80130c0:	4618      	mov	r0, r3
 80130c2:	3714      	adds	r7, #20
 80130c4:	46bd      	mov	sp, r7
 80130c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080130c8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80130c8:	b580      	push	{r7, lr}
 80130ca:	b084      	sub	sp, #16
 80130cc:	af00      	add	r7, sp, #0
 80130ce:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80130d4:	68fb      	ldr	r3, [r7, #12]
 80130d6:	2b00      	cmp	r3, #0
 80130d8:	d001      	beq.n	80130de <osDelay+0x16>
 80130da:	68fb      	ldr	r3, [r7, #12]
 80130dc:	e000      	b.n	80130e0 <osDelay+0x18>
 80130de:	2301      	movs	r3, #1
 80130e0:	4618      	mov	r0, r3
 80130e2:	f000 fa11 	bl	8013508 <vTaskDelay>
  
  return osOK;
 80130e6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80130e8:	4618      	mov	r0, r3
 80130ea:	3710      	adds	r7, #16
 80130ec:	46bd      	mov	sp, r7
 80130ee:	bd80      	pop	{r7, pc}

080130f0 <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 80130f0:	b580      	push	{r7, lr}
 80130f2:	b082      	sub	sp, #8
 80130f4:	af00      	add	r7, sp, #0
 80130f6:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 80130f8:	6878      	ldr	r0, [r7, #4]
 80130fa:	f000 fa3b 	bl	8013574 <vTaskSuspend>
  
  return osOK;
 80130fe:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8013100:	4618      	mov	r0, r3
 8013102:	3708      	adds	r7, #8
 8013104:	46bd      	mov	sp, r7
 8013106:	bd80      	pop	{r7, pc}

08013108 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8013108:	b480      	push	{r7}
 801310a:	b083      	sub	sp, #12
 801310c:	af00      	add	r7, sp, #0
 801310e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	f103 0208 	add.w	r2, r3, #8
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	f04f 32ff 	mov.w	r2, #4294967295
 8013120:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	f103 0208 	add.w	r2, r3, #8
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	f103 0208 	add.w	r2, r3, #8
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	2200      	movs	r2, #0
 801313a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801313c:	bf00      	nop
 801313e:	370c      	adds	r7, #12
 8013140:	46bd      	mov	sp, r7
 8013142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013146:	4770      	bx	lr

08013148 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8013148:	b480      	push	{r7}
 801314a:	b083      	sub	sp, #12
 801314c:	af00      	add	r7, sp, #0
 801314e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	2200      	movs	r2, #0
 8013154:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8013156:	bf00      	nop
 8013158:	370c      	adds	r7, #12
 801315a:	46bd      	mov	sp, r7
 801315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013160:	4770      	bx	lr

08013162 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013162:	b480      	push	{r7}
 8013164:	b085      	sub	sp, #20
 8013166:	af00      	add	r7, sp, #0
 8013168:	6078      	str	r0, [r7, #4]
 801316a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	685b      	ldr	r3, [r3, #4]
 8013170:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8013172:	683b      	ldr	r3, [r7, #0]
 8013174:	68fa      	ldr	r2, [r7, #12]
 8013176:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	689a      	ldr	r2, [r3, #8]
 801317c:	683b      	ldr	r3, [r7, #0]
 801317e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8013180:	68fb      	ldr	r3, [r7, #12]
 8013182:	689b      	ldr	r3, [r3, #8]
 8013184:	683a      	ldr	r2, [r7, #0]
 8013186:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8013188:	68fb      	ldr	r3, [r7, #12]
 801318a:	683a      	ldr	r2, [r7, #0]
 801318c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801318e:	683b      	ldr	r3, [r7, #0]
 8013190:	687a      	ldr	r2, [r7, #4]
 8013192:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	1c5a      	adds	r2, r3, #1
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	601a      	str	r2, [r3, #0]
}
 801319e:	bf00      	nop
 80131a0:	3714      	adds	r7, #20
 80131a2:	46bd      	mov	sp, r7
 80131a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131a8:	4770      	bx	lr

080131aa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80131aa:	b480      	push	{r7}
 80131ac:	b085      	sub	sp, #20
 80131ae:	af00      	add	r7, sp, #0
 80131b0:	6078      	str	r0, [r7, #4]
 80131b2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80131b4:	683b      	ldr	r3, [r7, #0]
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80131ba:	68bb      	ldr	r3, [r7, #8]
 80131bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80131c0:	d103      	bne.n	80131ca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	691b      	ldr	r3, [r3, #16]
 80131c6:	60fb      	str	r3, [r7, #12]
 80131c8:	e00c      	b.n	80131e4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	3308      	adds	r3, #8
 80131ce:	60fb      	str	r3, [r7, #12]
 80131d0:	e002      	b.n	80131d8 <vListInsert+0x2e>
 80131d2:	68fb      	ldr	r3, [r7, #12]
 80131d4:	685b      	ldr	r3, [r3, #4]
 80131d6:	60fb      	str	r3, [r7, #12]
 80131d8:	68fb      	ldr	r3, [r7, #12]
 80131da:	685b      	ldr	r3, [r3, #4]
 80131dc:	681b      	ldr	r3, [r3, #0]
 80131de:	68ba      	ldr	r2, [r7, #8]
 80131e0:	429a      	cmp	r2, r3
 80131e2:	d2f6      	bcs.n	80131d2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80131e4:	68fb      	ldr	r3, [r7, #12]
 80131e6:	685a      	ldr	r2, [r3, #4]
 80131e8:	683b      	ldr	r3, [r7, #0]
 80131ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80131ec:	683b      	ldr	r3, [r7, #0]
 80131ee:	685b      	ldr	r3, [r3, #4]
 80131f0:	683a      	ldr	r2, [r7, #0]
 80131f2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80131f4:	683b      	ldr	r3, [r7, #0]
 80131f6:	68fa      	ldr	r2, [r7, #12]
 80131f8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80131fa:	68fb      	ldr	r3, [r7, #12]
 80131fc:	683a      	ldr	r2, [r7, #0]
 80131fe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8013200:	683b      	ldr	r3, [r7, #0]
 8013202:	687a      	ldr	r2, [r7, #4]
 8013204:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	681b      	ldr	r3, [r3, #0]
 801320a:	1c5a      	adds	r2, r3, #1
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	601a      	str	r2, [r3, #0]
}
 8013210:	bf00      	nop
 8013212:	3714      	adds	r7, #20
 8013214:	46bd      	mov	sp, r7
 8013216:	f85d 7b04 	ldr.w	r7, [sp], #4
 801321a:	4770      	bx	lr

0801321c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801321c:	b480      	push	{r7}
 801321e:	b085      	sub	sp, #20
 8013220:	af00      	add	r7, sp, #0
 8013222:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	691b      	ldr	r3, [r3, #16]
 8013228:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	685b      	ldr	r3, [r3, #4]
 801322e:	687a      	ldr	r2, [r7, #4]
 8013230:	6892      	ldr	r2, [r2, #8]
 8013232:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	689b      	ldr	r3, [r3, #8]
 8013238:	687a      	ldr	r2, [r7, #4]
 801323a:	6852      	ldr	r2, [r2, #4]
 801323c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801323e:	68fb      	ldr	r3, [r7, #12]
 8013240:	685b      	ldr	r3, [r3, #4]
 8013242:	687a      	ldr	r2, [r7, #4]
 8013244:	429a      	cmp	r2, r3
 8013246:	d103      	bne.n	8013250 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	689a      	ldr	r2, [r3, #8]
 801324c:	68fb      	ldr	r3, [r7, #12]
 801324e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	2200      	movs	r2, #0
 8013254:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8013256:	68fb      	ldr	r3, [r7, #12]
 8013258:	681b      	ldr	r3, [r3, #0]
 801325a:	1e5a      	subs	r2, r3, #1
 801325c:	68fb      	ldr	r3, [r7, #12]
 801325e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8013260:	68fb      	ldr	r3, [r7, #12]
 8013262:	681b      	ldr	r3, [r3, #0]
}
 8013264:	4618      	mov	r0, r3
 8013266:	3714      	adds	r7, #20
 8013268:	46bd      	mov	sp, r7
 801326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801326e:	4770      	bx	lr

08013270 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8013270:	b580      	push	{r7, lr}
 8013272:	b08c      	sub	sp, #48	@ 0x30
 8013274:	af04      	add	r7, sp, #16
 8013276:	60f8      	str	r0, [r7, #12]
 8013278:	60b9      	str	r1, [r7, #8]
 801327a:	603b      	str	r3, [r7, #0]
 801327c:	4613      	mov	r3, r2
 801327e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8013280:	88fb      	ldrh	r3, [r7, #6]
 8013282:	009b      	lsls	r3, r3, #2
 8013284:	4618      	mov	r0, r3
 8013286:	f000 ff57 	bl	8014138 <pvPortMalloc>
 801328a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801328c:	697b      	ldr	r3, [r7, #20]
 801328e:	2b00      	cmp	r3, #0
 8013290:	d00e      	beq.n	80132b0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8013292:	20a0      	movs	r0, #160	@ 0xa0
 8013294:	f000 ff50 	bl	8014138 <pvPortMalloc>
 8013298:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801329a:	69fb      	ldr	r3, [r7, #28]
 801329c:	2b00      	cmp	r3, #0
 801329e:	d003      	beq.n	80132a8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80132a0:	69fb      	ldr	r3, [r7, #28]
 80132a2:	697a      	ldr	r2, [r7, #20]
 80132a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80132a6:	e005      	b.n	80132b4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80132a8:	6978      	ldr	r0, [r7, #20]
 80132aa:	f001 f813 	bl	80142d4 <vPortFree>
 80132ae:	e001      	b.n	80132b4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80132b0:	2300      	movs	r3, #0
 80132b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80132b4:	69fb      	ldr	r3, [r7, #28]
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	d013      	beq.n	80132e2 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80132ba:	88fa      	ldrh	r2, [r7, #6]
 80132bc:	2300      	movs	r3, #0
 80132be:	9303      	str	r3, [sp, #12]
 80132c0:	69fb      	ldr	r3, [r7, #28]
 80132c2:	9302      	str	r3, [sp, #8]
 80132c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80132c6:	9301      	str	r3, [sp, #4]
 80132c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80132ca:	9300      	str	r3, [sp, #0]
 80132cc:	683b      	ldr	r3, [r7, #0]
 80132ce:	68b9      	ldr	r1, [r7, #8]
 80132d0:	68f8      	ldr	r0, [r7, #12]
 80132d2:	f000 f80f 	bl	80132f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80132d6:	69f8      	ldr	r0, [r7, #28]
 80132d8:	f000 f8ac 	bl	8013434 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80132dc:	2301      	movs	r3, #1
 80132de:	61bb      	str	r3, [r7, #24]
 80132e0:	e002      	b.n	80132e8 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80132e2:	f04f 33ff 	mov.w	r3, #4294967295
 80132e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80132e8:	69bb      	ldr	r3, [r7, #24]
	}
 80132ea:	4618      	mov	r0, r3
 80132ec:	3720      	adds	r7, #32
 80132ee:	46bd      	mov	sp, r7
 80132f0:	bd80      	pop	{r7, pc}
	...

080132f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80132f4:	b580      	push	{r7, lr}
 80132f6:	b088      	sub	sp, #32
 80132f8:	af00      	add	r7, sp, #0
 80132fa:	60f8      	str	r0, [r7, #12]
 80132fc:	60b9      	str	r1, [r7, #8]
 80132fe:	607a      	str	r2, [r7, #4]
 8013300:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8013302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013304:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 801330c:	3b01      	subs	r3, #1
 801330e:	009b      	lsls	r3, r3, #2
 8013310:	4413      	add	r3, r2
 8013312:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8013314:	69bb      	ldr	r3, [r7, #24]
 8013316:	f023 0307 	bic.w	r3, r3, #7
 801331a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801331c:	69bb      	ldr	r3, [r7, #24]
 801331e:	f003 0307 	and.w	r3, r3, #7
 8013322:	2b00      	cmp	r3, #0
 8013324:	d00b      	beq.n	801333e <prvInitialiseNewTask+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8013326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801332a:	f383 8811 	msr	BASEPRI, r3
 801332e:	f3bf 8f6f 	isb	sy
 8013332:	f3bf 8f4f 	dsb	sy
 8013336:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8013338:	bf00      	nop
 801333a:	bf00      	nop
 801333c:	e7fd      	b.n	801333a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801333e:	68bb      	ldr	r3, [r7, #8]
 8013340:	2b00      	cmp	r3, #0
 8013342:	d01f      	beq.n	8013384 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013344:	2300      	movs	r3, #0
 8013346:	61fb      	str	r3, [r7, #28]
 8013348:	e012      	b.n	8013370 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801334a:	68ba      	ldr	r2, [r7, #8]
 801334c:	69fb      	ldr	r3, [r7, #28]
 801334e:	4413      	add	r3, r2
 8013350:	7819      	ldrb	r1, [r3, #0]
 8013352:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013354:	69fb      	ldr	r3, [r7, #28]
 8013356:	4413      	add	r3, r2
 8013358:	3334      	adds	r3, #52	@ 0x34
 801335a:	460a      	mov	r2, r1
 801335c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801335e:	68ba      	ldr	r2, [r7, #8]
 8013360:	69fb      	ldr	r3, [r7, #28]
 8013362:	4413      	add	r3, r2
 8013364:	781b      	ldrb	r3, [r3, #0]
 8013366:	2b00      	cmp	r3, #0
 8013368:	d006      	beq.n	8013378 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801336a:	69fb      	ldr	r3, [r7, #28]
 801336c:	3301      	adds	r3, #1
 801336e:	61fb      	str	r3, [r7, #28]
 8013370:	69fb      	ldr	r3, [r7, #28]
 8013372:	2b0f      	cmp	r3, #15
 8013374:	d9e9      	bls.n	801334a <prvInitialiseNewTask+0x56>
 8013376:	e000      	b.n	801337a <prvInitialiseNewTask+0x86>
			{
				break;
 8013378:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801337a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801337c:	2200      	movs	r2, #0
 801337e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8013382:	e003      	b.n	801338c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8013384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013386:	2200      	movs	r2, #0
 8013388:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801338c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801338e:	2b06      	cmp	r3, #6
 8013390:	d901      	bls.n	8013396 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8013392:	2306      	movs	r3, #6
 8013394:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8013396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013398:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801339a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801339c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801339e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80133a0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80133a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133a4:	2200      	movs	r2, #0
 80133a6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80133a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133aa:	3304      	adds	r3, #4
 80133ac:	4618      	mov	r0, r3
 80133ae:	f7ff fecb 	bl	8013148 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80133b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133b4:	3318      	adds	r3, #24
 80133b6:	4618      	mov	r0, r3
 80133b8:	f7ff fec6 	bl	8013148 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80133bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80133c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80133c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80133c4:	f1c3 0207 	rsb	r2, r3, #7
 80133c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80133cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80133d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80133d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133d4:	2200      	movs	r2, #0
 80133d6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80133da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133dc:	2200      	movs	r2, #0
 80133de:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80133e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133e4:	334c      	adds	r3, #76	@ 0x4c
 80133e6:	224c      	movs	r2, #76	@ 0x4c
 80133e8:	2100      	movs	r1, #0
 80133ea:	4618      	mov	r0, r3
 80133ec:	f002 fd57 	bl	8015e9e <memset>
 80133f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133f2:	4a0d      	ldr	r2, [pc, #52]	@ (8013428 <prvInitialiseNewTask+0x134>)
 80133f4:	651a      	str	r2, [r3, #80]	@ 0x50
 80133f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133f8:	4a0c      	ldr	r2, [pc, #48]	@ (801342c <prvInitialiseNewTask+0x138>)
 80133fa:	655a      	str	r2, [r3, #84]	@ 0x54
 80133fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133fe:	4a0c      	ldr	r2, [pc, #48]	@ (8013430 <prvInitialiseNewTask+0x13c>)
 8013400:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8013402:	683a      	ldr	r2, [r7, #0]
 8013404:	68f9      	ldr	r1, [r7, #12]
 8013406:	69b8      	ldr	r0, [r7, #24]
 8013408:	f000 fc86 	bl	8013d18 <pxPortInitialiseStack>
 801340c:	4602      	mov	r2, r0
 801340e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013410:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8013412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013414:	2b00      	cmp	r3, #0
 8013416:	d002      	beq.n	801341e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8013418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801341a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801341c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801341e:	bf00      	nop
 8013420:	3720      	adds	r7, #32
 8013422:	46bd      	mov	sp, r7
 8013424:	bd80      	pop	{r7, pc}
 8013426:	bf00      	nop
 8013428:	200058bc 	.word	0x200058bc
 801342c:	20005924 	.word	0x20005924
 8013430:	2000598c 	.word	0x2000598c

08013434 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8013434:	b580      	push	{r7, lr}
 8013436:	b082      	sub	sp, #8
 8013438:	af00      	add	r7, sp, #0
 801343a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801343c:	f000 fd9c 	bl	8013f78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8013440:	4b2a      	ldr	r3, [pc, #168]	@ (80134ec <prvAddNewTaskToReadyList+0xb8>)
 8013442:	681b      	ldr	r3, [r3, #0]
 8013444:	3301      	adds	r3, #1
 8013446:	4a29      	ldr	r2, [pc, #164]	@ (80134ec <prvAddNewTaskToReadyList+0xb8>)
 8013448:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801344a:	4b29      	ldr	r3, [pc, #164]	@ (80134f0 <prvAddNewTaskToReadyList+0xbc>)
 801344c:	681b      	ldr	r3, [r3, #0]
 801344e:	2b00      	cmp	r3, #0
 8013450:	d109      	bne.n	8013466 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8013452:	4a27      	ldr	r2, [pc, #156]	@ (80134f0 <prvAddNewTaskToReadyList+0xbc>)
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8013458:	4b24      	ldr	r3, [pc, #144]	@ (80134ec <prvAddNewTaskToReadyList+0xb8>)
 801345a:	681b      	ldr	r3, [r3, #0]
 801345c:	2b01      	cmp	r3, #1
 801345e:	d110      	bne.n	8013482 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8013460:	f000 fb50 	bl	8013b04 <prvInitialiseTaskLists>
 8013464:	e00d      	b.n	8013482 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8013466:	4b23      	ldr	r3, [pc, #140]	@ (80134f4 <prvAddNewTaskToReadyList+0xc0>)
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	2b00      	cmp	r3, #0
 801346c:	d109      	bne.n	8013482 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801346e:	4b20      	ldr	r3, [pc, #128]	@ (80134f0 <prvAddNewTaskToReadyList+0xbc>)
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013478:	429a      	cmp	r2, r3
 801347a:	d802      	bhi.n	8013482 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801347c:	4a1c      	ldr	r2, [pc, #112]	@ (80134f0 <prvAddNewTaskToReadyList+0xbc>)
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8013482:	4b1d      	ldr	r3, [pc, #116]	@ (80134f8 <prvAddNewTaskToReadyList+0xc4>)
 8013484:	681b      	ldr	r3, [r3, #0]
 8013486:	3301      	adds	r3, #1
 8013488:	4a1b      	ldr	r2, [pc, #108]	@ (80134f8 <prvAddNewTaskToReadyList+0xc4>)
 801348a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013490:	2201      	movs	r2, #1
 8013492:	409a      	lsls	r2, r3
 8013494:	4b19      	ldr	r3, [pc, #100]	@ (80134fc <prvAddNewTaskToReadyList+0xc8>)
 8013496:	681b      	ldr	r3, [r3, #0]
 8013498:	4313      	orrs	r3, r2
 801349a:	4a18      	ldr	r2, [pc, #96]	@ (80134fc <prvAddNewTaskToReadyList+0xc8>)
 801349c:	6013      	str	r3, [r2, #0]
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80134a2:	4613      	mov	r3, r2
 80134a4:	009b      	lsls	r3, r3, #2
 80134a6:	4413      	add	r3, r2
 80134a8:	009b      	lsls	r3, r3, #2
 80134aa:	4a15      	ldr	r2, [pc, #84]	@ (8013500 <prvAddNewTaskToReadyList+0xcc>)
 80134ac:	441a      	add	r2, r3
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	3304      	adds	r3, #4
 80134b2:	4619      	mov	r1, r3
 80134b4:	4610      	mov	r0, r2
 80134b6:	f7ff fe54 	bl	8013162 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80134ba:	f000 fd8f 	bl	8013fdc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80134be:	4b0d      	ldr	r3, [pc, #52]	@ (80134f4 <prvAddNewTaskToReadyList+0xc0>)
 80134c0:	681b      	ldr	r3, [r3, #0]
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	d00e      	beq.n	80134e4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80134c6:	4b0a      	ldr	r3, [pc, #40]	@ (80134f0 <prvAddNewTaskToReadyList+0xbc>)
 80134c8:	681b      	ldr	r3, [r3, #0]
 80134ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80134d0:	429a      	cmp	r2, r3
 80134d2:	d207      	bcs.n	80134e4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80134d4:	4b0b      	ldr	r3, [pc, #44]	@ (8013504 <prvAddNewTaskToReadyList+0xd0>)
 80134d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80134da:	601a      	str	r2, [r3, #0]
 80134dc:	f3bf 8f4f 	dsb	sy
 80134e0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80134e4:	bf00      	nop
 80134e6:	3708      	adds	r7, #8
 80134e8:	46bd      	mov	sp, r7
 80134ea:	bd80      	pop	{r7, pc}
 80134ec:	20000e28 	.word	0x20000e28
 80134f0:	20000d28 	.word	0x20000d28
 80134f4:	20000e34 	.word	0x20000e34
 80134f8:	20000e44 	.word	0x20000e44
 80134fc:	20000e30 	.word	0x20000e30
 8013500:	20000d2c 	.word	0x20000d2c
 8013504:	e000ed04 	.word	0xe000ed04

08013508 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8013508:	b580      	push	{r7, lr}
 801350a:	b084      	sub	sp, #16
 801350c:	af00      	add	r7, sp, #0
 801350e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8013510:	2300      	movs	r3, #0
 8013512:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	2b00      	cmp	r3, #0
 8013518:	d018      	beq.n	801354c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801351a:	4b14      	ldr	r3, [pc, #80]	@ (801356c <vTaskDelay+0x64>)
 801351c:	681b      	ldr	r3, [r3, #0]
 801351e:	2b00      	cmp	r3, #0
 8013520:	d00b      	beq.n	801353a <vTaskDelay+0x32>
	__asm volatile
 8013522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013526:	f383 8811 	msr	BASEPRI, r3
 801352a:	f3bf 8f6f 	isb	sy
 801352e:	f3bf 8f4f 	dsb	sy
 8013532:	60bb      	str	r3, [r7, #8]
}
 8013534:	bf00      	nop
 8013536:	bf00      	nop
 8013538:	e7fd      	b.n	8013536 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 801353a:	f000 f901 	bl	8013740 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801353e:	2100      	movs	r1, #0
 8013540:	6878      	ldr	r0, [r7, #4]
 8013542:	f000 fb83 	bl	8013c4c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8013546:	f000 f909 	bl	801375c <xTaskResumeAll>
 801354a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801354c:	68fb      	ldr	r3, [r7, #12]
 801354e:	2b00      	cmp	r3, #0
 8013550:	d107      	bne.n	8013562 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8013552:	4b07      	ldr	r3, [pc, #28]	@ (8013570 <vTaskDelay+0x68>)
 8013554:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013558:	601a      	str	r2, [r3, #0]
 801355a:	f3bf 8f4f 	dsb	sy
 801355e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013562:	bf00      	nop
 8013564:	3710      	adds	r7, #16
 8013566:	46bd      	mov	sp, r7
 8013568:	bd80      	pop	{r7, pc}
 801356a:	bf00      	nop
 801356c:	20000e50 	.word	0x20000e50
 8013570:	e000ed04 	.word	0xe000ed04

08013574 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8013574:	b580      	push	{r7, lr}
 8013576:	b084      	sub	sp, #16
 8013578:	af00      	add	r7, sp, #0
 801357a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 801357c:	f000 fcfc 	bl	8013f78 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8013580:	687b      	ldr	r3, [r7, #4]
 8013582:	2b00      	cmp	r3, #0
 8013584:	d102      	bne.n	801358c <vTaskSuspend+0x18>
 8013586:	4b3d      	ldr	r3, [pc, #244]	@ (801367c <vTaskSuspend+0x108>)
 8013588:	681b      	ldr	r3, [r3, #0]
 801358a:	e000      	b.n	801358e <vTaskSuspend+0x1a>
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	3304      	adds	r3, #4
 8013594:	4618      	mov	r0, r3
 8013596:	f7ff fe41 	bl	801321c <uxListRemove>
 801359a:	4603      	mov	r3, r0
 801359c:	2b00      	cmp	r3, #0
 801359e:	d115      	bne.n	80135cc <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80135a0:	68fb      	ldr	r3, [r7, #12]
 80135a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80135a4:	4936      	ldr	r1, [pc, #216]	@ (8013680 <vTaskSuspend+0x10c>)
 80135a6:	4613      	mov	r3, r2
 80135a8:	009b      	lsls	r3, r3, #2
 80135aa:	4413      	add	r3, r2
 80135ac:	009b      	lsls	r3, r3, #2
 80135ae:	440b      	add	r3, r1
 80135b0:	681b      	ldr	r3, [r3, #0]
 80135b2:	2b00      	cmp	r3, #0
 80135b4:	d10a      	bne.n	80135cc <vTaskSuspend+0x58>
 80135b6:	68fb      	ldr	r3, [r7, #12]
 80135b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135ba:	2201      	movs	r2, #1
 80135bc:	fa02 f303 	lsl.w	r3, r2, r3
 80135c0:	43da      	mvns	r2, r3
 80135c2:	4b30      	ldr	r3, [pc, #192]	@ (8013684 <vTaskSuspend+0x110>)
 80135c4:	681b      	ldr	r3, [r3, #0]
 80135c6:	4013      	ands	r3, r2
 80135c8:	4a2e      	ldr	r2, [pc, #184]	@ (8013684 <vTaskSuspend+0x110>)
 80135ca:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80135cc:	68fb      	ldr	r3, [r7, #12]
 80135ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80135d0:	2b00      	cmp	r3, #0
 80135d2:	d004      	beq.n	80135de <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80135d4:	68fb      	ldr	r3, [r7, #12]
 80135d6:	3318      	adds	r3, #24
 80135d8:	4618      	mov	r0, r3
 80135da:	f7ff fe1f 	bl	801321c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80135de:	68fb      	ldr	r3, [r7, #12]
 80135e0:	3304      	adds	r3, #4
 80135e2:	4619      	mov	r1, r3
 80135e4:	4828      	ldr	r0, [pc, #160]	@ (8013688 <vTaskSuspend+0x114>)
 80135e6:	f7ff fdbc 	bl	8013162 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80135ea:	68fb      	ldr	r3, [r7, #12]
 80135ec:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 80135f0:	b2db      	uxtb	r3, r3
 80135f2:	2b01      	cmp	r3, #1
 80135f4:	d103      	bne.n	80135fe <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80135f6:	68fb      	ldr	r3, [r7, #12]
 80135f8:	2200      	movs	r2, #0
 80135fa:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80135fe:	f000 fced 	bl	8013fdc <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8013602:	4b22      	ldr	r3, [pc, #136]	@ (801368c <vTaskSuspend+0x118>)
 8013604:	681b      	ldr	r3, [r3, #0]
 8013606:	2b00      	cmp	r3, #0
 8013608:	d005      	beq.n	8013616 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 801360a:	f000 fcb5 	bl	8013f78 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 801360e:	f000 fafd 	bl	8013c0c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8013612:	f000 fce3 	bl	8013fdc <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8013616:	4b19      	ldr	r3, [pc, #100]	@ (801367c <vTaskSuspend+0x108>)
 8013618:	681b      	ldr	r3, [r3, #0]
 801361a:	68fa      	ldr	r2, [r7, #12]
 801361c:	429a      	cmp	r2, r3
 801361e:	d128      	bne.n	8013672 <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 8013620:	4b1a      	ldr	r3, [pc, #104]	@ (801368c <vTaskSuspend+0x118>)
 8013622:	681b      	ldr	r3, [r3, #0]
 8013624:	2b00      	cmp	r3, #0
 8013626:	d018      	beq.n	801365a <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8013628:	4b19      	ldr	r3, [pc, #100]	@ (8013690 <vTaskSuspend+0x11c>)
 801362a:	681b      	ldr	r3, [r3, #0]
 801362c:	2b00      	cmp	r3, #0
 801362e:	d00b      	beq.n	8013648 <vTaskSuspend+0xd4>
	__asm volatile
 8013630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013634:	f383 8811 	msr	BASEPRI, r3
 8013638:	f3bf 8f6f 	isb	sy
 801363c:	f3bf 8f4f 	dsb	sy
 8013640:	60bb      	str	r3, [r7, #8]
}
 8013642:	bf00      	nop
 8013644:	bf00      	nop
 8013646:	e7fd      	b.n	8013644 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 8013648:	4b12      	ldr	r3, [pc, #72]	@ (8013694 <vTaskSuspend+0x120>)
 801364a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801364e:	601a      	str	r2, [r3, #0]
 8013650:	f3bf 8f4f 	dsb	sy
 8013654:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013658:	e00b      	b.n	8013672 <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 801365a:	4b0b      	ldr	r3, [pc, #44]	@ (8013688 <vTaskSuspend+0x114>)
 801365c:	681a      	ldr	r2, [r3, #0]
 801365e:	4b0e      	ldr	r3, [pc, #56]	@ (8013698 <vTaskSuspend+0x124>)
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	429a      	cmp	r2, r3
 8013664:	d103      	bne.n	801366e <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 8013666:	4b05      	ldr	r3, [pc, #20]	@ (801367c <vTaskSuspend+0x108>)
 8013668:	2200      	movs	r2, #0
 801366a:	601a      	str	r2, [r3, #0]
	}
 801366c:	e001      	b.n	8013672 <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 801366e:	f000 f9cd 	bl	8013a0c <vTaskSwitchContext>
	}
 8013672:	bf00      	nop
 8013674:	3710      	adds	r7, #16
 8013676:	46bd      	mov	sp, r7
 8013678:	bd80      	pop	{r7, pc}
 801367a:	bf00      	nop
 801367c:	20000d28 	.word	0x20000d28
 8013680:	20000d2c 	.word	0x20000d2c
 8013684:	20000e30 	.word	0x20000e30
 8013688:	20000e14 	.word	0x20000e14
 801368c:	20000e34 	.word	0x20000e34
 8013690:	20000e50 	.word	0x20000e50
 8013694:	e000ed04 	.word	0xe000ed04
 8013698:	20000e28 	.word	0x20000e28

0801369c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801369c:	b580      	push	{r7, lr}
 801369e:	b086      	sub	sp, #24
 80136a0:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80136a2:	4b1f      	ldr	r3, [pc, #124]	@ (8013720 <vTaskStartScheduler+0x84>)
 80136a4:	9301      	str	r3, [sp, #4]
 80136a6:	2300      	movs	r3, #0
 80136a8:	9300      	str	r3, [sp, #0]
 80136aa:	2300      	movs	r3, #0
 80136ac:	2280      	movs	r2, #128	@ 0x80
 80136ae:	491d      	ldr	r1, [pc, #116]	@ (8013724 <vTaskStartScheduler+0x88>)
 80136b0:	481d      	ldr	r0, [pc, #116]	@ (8013728 <vTaskStartScheduler+0x8c>)
 80136b2:	f7ff fddd 	bl	8013270 <xTaskCreate>
 80136b6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	2b01      	cmp	r3, #1
 80136bc:	d11b      	bne.n	80136f6 <vTaskStartScheduler+0x5a>
	__asm volatile
 80136be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136c2:	f383 8811 	msr	BASEPRI, r3
 80136c6:	f3bf 8f6f 	isb	sy
 80136ca:	f3bf 8f4f 	dsb	sy
 80136ce:	60bb      	str	r3, [r7, #8]
}
 80136d0:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80136d2:	4b16      	ldr	r3, [pc, #88]	@ (801372c <vTaskStartScheduler+0x90>)
 80136d4:	681b      	ldr	r3, [r3, #0]
 80136d6:	334c      	adds	r3, #76	@ 0x4c
 80136d8:	4a15      	ldr	r2, [pc, #84]	@ (8013730 <vTaskStartScheduler+0x94>)
 80136da:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80136dc:	4b15      	ldr	r3, [pc, #84]	@ (8013734 <vTaskStartScheduler+0x98>)
 80136de:	f04f 32ff 	mov.w	r2, #4294967295
 80136e2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80136e4:	4b14      	ldr	r3, [pc, #80]	@ (8013738 <vTaskStartScheduler+0x9c>)
 80136e6:	2201      	movs	r2, #1
 80136e8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80136ea:	4b14      	ldr	r3, [pc, #80]	@ (801373c <vTaskStartScheduler+0xa0>)
 80136ec:	2200      	movs	r2, #0
 80136ee:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80136f0:	f000 fb9e 	bl	8013e30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80136f4:	e00f      	b.n	8013716 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80136f6:	68fb      	ldr	r3, [r7, #12]
 80136f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136fc:	d10b      	bne.n	8013716 <vTaskStartScheduler+0x7a>
	__asm volatile
 80136fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013702:	f383 8811 	msr	BASEPRI, r3
 8013706:	f3bf 8f6f 	isb	sy
 801370a:	f3bf 8f4f 	dsb	sy
 801370e:	607b      	str	r3, [r7, #4]
}
 8013710:	bf00      	nop
 8013712:	bf00      	nop
 8013714:	e7fd      	b.n	8013712 <vTaskStartScheduler+0x76>
}
 8013716:	bf00      	nop
 8013718:	3710      	adds	r7, #16
 801371a:	46bd      	mov	sp, r7
 801371c:	bd80      	pop	{r7, pc}
 801371e:	bf00      	nop
 8013720:	20000e4c 	.word	0x20000e4c
 8013724:	0801b230 	.word	0x0801b230
 8013728:	08013ad5 	.word	0x08013ad5
 801372c:	20000d28 	.word	0x20000d28
 8013730:	2000013c 	.word	0x2000013c
 8013734:	20000e48 	.word	0x20000e48
 8013738:	20000e34 	.word	0x20000e34
 801373c:	20000e2c 	.word	0x20000e2c

08013740 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8013740:	b480      	push	{r7}
 8013742:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8013744:	4b04      	ldr	r3, [pc, #16]	@ (8013758 <vTaskSuspendAll+0x18>)
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	3301      	adds	r3, #1
 801374a:	4a03      	ldr	r2, [pc, #12]	@ (8013758 <vTaskSuspendAll+0x18>)
 801374c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801374e:	bf00      	nop
 8013750:	46bd      	mov	sp, r7
 8013752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013756:	4770      	bx	lr
 8013758:	20000e50 	.word	0x20000e50

0801375c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801375c:	b580      	push	{r7, lr}
 801375e:	b084      	sub	sp, #16
 8013760:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8013762:	2300      	movs	r3, #0
 8013764:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013766:	2300      	movs	r3, #0
 8013768:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801376a:	4b42      	ldr	r3, [pc, #264]	@ (8013874 <xTaskResumeAll+0x118>)
 801376c:	681b      	ldr	r3, [r3, #0]
 801376e:	2b00      	cmp	r3, #0
 8013770:	d10b      	bne.n	801378a <xTaskResumeAll+0x2e>
	__asm volatile
 8013772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013776:	f383 8811 	msr	BASEPRI, r3
 801377a:	f3bf 8f6f 	isb	sy
 801377e:	f3bf 8f4f 	dsb	sy
 8013782:	603b      	str	r3, [r7, #0]
}
 8013784:	bf00      	nop
 8013786:	bf00      	nop
 8013788:	e7fd      	b.n	8013786 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801378a:	f000 fbf5 	bl	8013f78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801378e:	4b39      	ldr	r3, [pc, #228]	@ (8013874 <xTaskResumeAll+0x118>)
 8013790:	681b      	ldr	r3, [r3, #0]
 8013792:	3b01      	subs	r3, #1
 8013794:	4a37      	ldr	r2, [pc, #220]	@ (8013874 <xTaskResumeAll+0x118>)
 8013796:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013798:	4b36      	ldr	r3, [pc, #216]	@ (8013874 <xTaskResumeAll+0x118>)
 801379a:	681b      	ldr	r3, [r3, #0]
 801379c:	2b00      	cmp	r3, #0
 801379e:	d161      	bne.n	8013864 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80137a0:	4b35      	ldr	r3, [pc, #212]	@ (8013878 <xTaskResumeAll+0x11c>)
 80137a2:	681b      	ldr	r3, [r3, #0]
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	d05d      	beq.n	8013864 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80137a8:	e02e      	b.n	8013808 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80137aa:	4b34      	ldr	r3, [pc, #208]	@ (801387c <xTaskResumeAll+0x120>)
 80137ac:	68db      	ldr	r3, [r3, #12]
 80137ae:	68db      	ldr	r3, [r3, #12]
 80137b0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80137b2:	68fb      	ldr	r3, [r7, #12]
 80137b4:	3318      	adds	r3, #24
 80137b6:	4618      	mov	r0, r3
 80137b8:	f7ff fd30 	bl	801321c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80137bc:	68fb      	ldr	r3, [r7, #12]
 80137be:	3304      	adds	r3, #4
 80137c0:	4618      	mov	r0, r3
 80137c2:	f7ff fd2b 	bl	801321c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80137c6:	68fb      	ldr	r3, [r7, #12]
 80137c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137ca:	2201      	movs	r2, #1
 80137cc:	409a      	lsls	r2, r3
 80137ce:	4b2c      	ldr	r3, [pc, #176]	@ (8013880 <xTaskResumeAll+0x124>)
 80137d0:	681b      	ldr	r3, [r3, #0]
 80137d2:	4313      	orrs	r3, r2
 80137d4:	4a2a      	ldr	r2, [pc, #168]	@ (8013880 <xTaskResumeAll+0x124>)
 80137d6:	6013      	str	r3, [r2, #0]
 80137d8:	68fb      	ldr	r3, [r7, #12]
 80137da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80137dc:	4613      	mov	r3, r2
 80137de:	009b      	lsls	r3, r3, #2
 80137e0:	4413      	add	r3, r2
 80137e2:	009b      	lsls	r3, r3, #2
 80137e4:	4a27      	ldr	r2, [pc, #156]	@ (8013884 <xTaskResumeAll+0x128>)
 80137e6:	441a      	add	r2, r3
 80137e8:	68fb      	ldr	r3, [r7, #12]
 80137ea:	3304      	adds	r3, #4
 80137ec:	4619      	mov	r1, r3
 80137ee:	4610      	mov	r0, r2
 80137f0:	f7ff fcb7 	bl	8013162 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80137f4:	68fb      	ldr	r3, [r7, #12]
 80137f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80137f8:	4b23      	ldr	r3, [pc, #140]	@ (8013888 <xTaskResumeAll+0x12c>)
 80137fa:	681b      	ldr	r3, [r3, #0]
 80137fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137fe:	429a      	cmp	r2, r3
 8013800:	d302      	bcc.n	8013808 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8013802:	4b22      	ldr	r3, [pc, #136]	@ (801388c <xTaskResumeAll+0x130>)
 8013804:	2201      	movs	r2, #1
 8013806:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013808:	4b1c      	ldr	r3, [pc, #112]	@ (801387c <xTaskResumeAll+0x120>)
 801380a:	681b      	ldr	r3, [r3, #0]
 801380c:	2b00      	cmp	r3, #0
 801380e:	d1cc      	bne.n	80137aa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013810:	68fb      	ldr	r3, [r7, #12]
 8013812:	2b00      	cmp	r3, #0
 8013814:	d001      	beq.n	801381a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013816:	f000 f9f9 	bl	8013c0c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801381a:	4b1d      	ldr	r3, [pc, #116]	@ (8013890 <xTaskResumeAll+0x134>)
 801381c:	681b      	ldr	r3, [r3, #0]
 801381e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	2b00      	cmp	r3, #0
 8013824:	d010      	beq.n	8013848 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013826:	f000 f837 	bl	8013898 <xTaskIncrementTick>
 801382a:	4603      	mov	r3, r0
 801382c:	2b00      	cmp	r3, #0
 801382e:	d002      	beq.n	8013836 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8013830:	4b16      	ldr	r3, [pc, #88]	@ (801388c <xTaskResumeAll+0x130>)
 8013832:	2201      	movs	r2, #1
 8013834:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	3b01      	subs	r3, #1
 801383a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801383c:	687b      	ldr	r3, [r7, #4]
 801383e:	2b00      	cmp	r3, #0
 8013840:	d1f1      	bne.n	8013826 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8013842:	4b13      	ldr	r3, [pc, #76]	@ (8013890 <xTaskResumeAll+0x134>)
 8013844:	2200      	movs	r2, #0
 8013846:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8013848:	4b10      	ldr	r3, [pc, #64]	@ (801388c <xTaskResumeAll+0x130>)
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	2b00      	cmp	r3, #0
 801384e:	d009      	beq.n	8013864 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013850:	2301      	movs	r3, #1
 8013852:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013854:	4b0f      	ldr	r3, [pc, #60]	@ (8013894 <xTaskResumeAll+0x138>)
 8013856:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801385a:	601a      	str	r2, [r3, #0]
 801385c:	f3bf 8f4f 	dsb	sy
 8013860:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013864:	f000 fbba 	bl	8013fdc <vPortExitCritical>

	return xAlreadyYielded;
 8013868:	68bb      	ldr	r3, [r7, #8]
}
 801386a:	4618      	mov	r0, r3
 801386c:	3710      	adds	r7, #16
 801386e:	46bd      	mov	sp, r7
 8013870:	bd80      	pop	{r7, pc}
 8013872:	bf00      	nop
 8013874:	20000e50 	.word	0x20000e50
 8013878:	20000e28 	.word	0x20000e28
 801387c:	20000de8 	.word	0x20000de8
 8013880:	20000e30 	.word	0x20000e30
 8013884:	20000d2c 	.word	0x20000d2c
 8013888:	20000d28 	.word	0x20000d28
 801388c:	20000e3c 	.word	0x20000e3c
 8013890:	20000e38 	.word	0x20000e38
 8013894:	e000ed04 	.word	0xe000ed04

08013898 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013898:	b580      	push	{r7, lr}
 801389a:	b086      	sub	sp, #24
 801389c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801389e:	2300      	movs	r3, #0
 80138a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80138a2:	4b4f      	ldr	r3, [pc, #316]	@ (80139e0 <xTaskIncrementTick+0x148>)
 80138a4:	681b      	ldr	r3, [r3, #0]
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	f040 808f 	bne.w	80139ca <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80138ac:	4b4d      	ldr	r3, [pc, #308]	@ (80139e4 <xTaskIncrementTick+0x14c>)
 80138ae:	681b      	ldr	r3, [r3, #0]
 80138b0:	3301      	adds	r3, #1
 80138b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80138b4:	4a4b      	ldr	r2, [pc, #300]	@ (80139e4 <xTaskIncrementTick+0x14c>)
 80138b6:	693b      	ldr	r3, [r7, #16]
 80138b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80138ba:	693b      	ldr	r3, [r7, #16]
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d121      	bne.n	8013904 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80138c0:	4b49      	ldr	r3, [pc, #292]	@ (80139e8 <xTaskIncrementTick+0x150>)
 80138c2:	681b      	ldr	r3, [r3, #0]
 80138c4:	681b      	ldr	r3, [r3, #0]
 80138c6:	2b00      	cmp	r3, #0
 80138c8:	d00b      	beq.n	80138e2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80138ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138ce:	f383 8811 	msr	BASEPRI, r3
 80138d2:	f3bf 8f6f 	isb	sy
 80138d6:	f3bf 8f4f 	dsb	sy
 80138da:	603b      	str	r3, [r7, #0]
}
 80138dc:	bf00      	nop
 80138de:	bf00      	nop
 80138e0:	e7fd      	b.n	80138de <xTaskIncrementTick+0x46>
 80138e2:	4b41      	ldr	r3, [pc, #260]	@ (80139e8 <xTaskIncrementTick+0x150>)
 80138e4:	681b      	ldr	r3, [r3, #0]
 80138e6:	60fb      	str	r3, [r7, #12]
 80138e8:	4b40      	ldr	r3, [pc, #256]	@ (80139ec <xTaskIncrementTick+0x154>)
 80138ea:	681b      	ldr	r3, [r3, #0]
 80138ec:	4a3e      	ldr	r2, [pc, #248]	@ (80139e8 <xTaskIncrementTick+0x150>)
 80138ee:	6013      	str	r3, [r2, #0]
 80138f0:	4a3e      	ldr	r2, [pc, #248]	@ (80139ec <xTaskIncrementTick+0x154>)
 80138f2:	68fb      	ldr	r3, [r7, #12]
 80138f4:	6013      	str	r3, [r2, #0]
 80138f6:	4b3e      	ldr	r3, [pc, #248]	@ (80139f0 <xTaskIncrementTick+0x158>)
 80138f8:	681b      	ldr	r3, [r3, #0]
 80138fa:	3301      	adds	r3, #1
 80138fc:	4a3c      	ldr	r2, [pc, #240]	@ (80139f0 <xTaskIncrementTick+0x158>)
 80138fe:	6013      	str	r3, [r2, #0]
 8013900:	f000 f984 	bl	8013c0c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013904:	4b3b      	ldr	r3, [pc, #236]	@ (80139f4 <xTaskIncrementTick+0x15c>)
 8013906:	681b      	ldr	r3, [r3, #0]
 8013908:	693a      	ldr	r2, [r7, #16]
 801390a:	429a      	cmp	r2, r3
 801390c:	d348      	bcc.n	80139a0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801390e:	4b36      	ldr	r3, [pc, #216]	@ (80139e8 <xTaskIncrementTick+0x150>)
 8013910:	681b      	ldr	r3, [r3, #0]
 8013912:	681b      	ldr	r3, [r3, #0]
 8013914:	2b00      	cmp	r3, #0
 8013916:	d104      	bne.n	8013922 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013918:	4b36      	ldr	r3, [pc, #216]	@ (80139f4 <xTaskIncrementTick+0x15c>)
 801391a:	f04f 32ff 	mov.w	r2, #4294967295
 801391e:	601a      	str	r2, [r3, #0]
					break;
 8013920:	e03e      	b.n	80139a0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013922:	4b31      	ldr	r3, [pc, #196]	@ (80139e8 <xTaskIncrementTick+0x150>)
 8013924:	681b      	ldr	r3, [r3, #0]
 8013926:	68db      	ldr	r3, [r3, #12]
 8013928:	68db      	ldr	r3, [r3, #12]
 801392a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801392c:	68bb      	ldr	r3, [r7, #8]
 801392e:	685b      	ldr	r3, [r3, #4]
 8013930:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013932:	693a      	ldr	r2, [r7, #16]
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	429a      	cmp	r2, r3
 8013938:	d203      	bcs.n	8013942 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801393a:	4a2e      	ldr	r2, [pc, #184]	@ (80139f4 <xTaskIncrementTick+0x15c>)
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013940:	e02e      	b.n	80139a0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013942:	68bb      	ldr	r3, [r7, #8]
 8013944:	3304      	adds	r3, #4
 8013946:	4618      	mov	r0, r3
 8013948:	f7ff fc68 	bl	801321c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801394c:	68bb      	ldr	r3, [r7, #8]
 801394e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013950:	2b00      	cmp	r3, #0
 8013952:	d004      	beq.n	801395e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013954:	68bb      	ldr	r3, [r7, #8]
 8013956:	3318      	adds	r3, #24
 8013958:	4618      	mov	r0, r3
 801395a:	f7ff fc5f 	bl	801321c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801395e:	68bb      	ldr	r3, [r7, #8]
 8013960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013962:	2201      	movs	r2, #1
 8013964:	409a      	lsls	r2, r3
 8013966:	4b24      	ldr	r3, [pc, #144]	@ (80139f8 <xTaskIncrementTick+0x160>)
 8013968:	681b      	ldr	r3, [r3, #0]
 801396a:	4313      	orrs	r3, r2
 801396c:	4a22      	ldr	r2, [pc, #136]	@ (80139f8 <xTaskIncrementTick+0x160>)
 801396e:	6013      	str	r3, [r2, #0]
 8013970:	68bb      	ldr	r3, [r7, #8]
 8013972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013974:	4613      	mov	r3, r2
 8013976:	009b      	lsls	r3, r3, #2
 8013978:	4413      	add	r3, r2
 801397a:	009b      	lsls	r3, r3, #2
 801397c:	4a1f      	ldr	r2, [pc, #124]	@ (80139fc <xTaskIncrementTick+0x164>)
 801397e:	441a      	add	r2, r3
 8013980:	68bb      	ldr	r3, [r7, #8]
 8013982:	3304      	adds	r3, #4
 8013984:	4619      	mov	r1, r3
 8013986:	4610      	mov	r0, r2
 8013988:	f7ff fbeb 	bl	8013162 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801398c:	68bb      	ldr	r3, [r7, #8]
 801398e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013990:	4b1b      	ldr	r3, [pc, #108]	@ (8013a00 <xTaskIncrementTick+0x168>)
 8013992:	681b      	ldr	r3, [r3, #0]
 8013994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013996:	429a      	cmp	r2, r3
 8013998:	d3b9      	bcc.n	801390e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801399a:	2301      	movs	r3, #1
 801399c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801399e:	e7b6      	b.n	801390e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80139a0:	4b17      	ldr	r3, [pc, #92]	@ (8013a00 <xTaskIncrementTick+0x168>)
 80139a2:	681b      	ldr	r3, [r3, #0]
 80139a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80139a6:	4915      	ldr	r1, [pc, #84]	@ (80139fc <xTaskIncrementTick+0x164>)
 80139a8:	4613      	mov	r3, r2
 80139aa:	009b      	lsls	r3, r3, #2
 80139ac:	4413      	add	r3, r2
 80139ae:	009b      	lsls	r3, r3, #2
 80139b0:	440b      	add	r3, r1
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	2b01      	cmp	r3, #1
 80139b6:	d901      	bls.n	80139bc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80139b8:	2301      	movs	r3, #1
 80139ba:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80139bc:	4b11      	ldr	r3, [pc, #68]	@ (8013a04 <xTaskIncrementTick+0x16c>)
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	d007      	beq.n	80139d4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80139c4:	2301      	movs	r3, #1
 80139c6:	617b      	str	r3, [r7, #20]
 80139c8:	e004      	b.n	80139d4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80139ca:	4b0f      	ldr	r3, [pc, #60]	@ (8013a08 <xTaskIncrementTick+0x170>)
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	3301      	adds	r3, #1
 80139d0:	4a0d      	ldr	r2, [pc, #52]	@ (8013a08 <xTaskIncrementTick+0x170>)
 80139d2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80139d4:	697b      	ldr	r3, [r7, #20]
}
 80139d6:	4618      	mov	r0, r3
 80139d8:	3718      	adds	r7, #24
 80139da:	46bd      	mov	sp, r7
 80139dc:	bd80      	pop	{r7, pc}
 80139de:	bf00      	nop
 80139e0:	20000e50 	.word	0x20000e50
 80139e4:	20000e2c 	.word	0x20000e2c
 80139e8:	20000de0 	.word	0x20000de0
 80139ec:	20000de4 	.word	0x20000de4
 80139f0:	20000e40 	.word	0x20000e40
 80139f4:	20000e48 	.word	0x20000e48
 80139f8:	20000e30 	.word	0x20000e30
 80139fc:	20000d2c 	.word	0x20000d2c
 8013a00:	20000d28 	.word	0x20000d28
 8013a04:	20000e3c 	.word	0x20000e3c
 8013a08:	20000e38 	.word	0x20000e38

08013a0c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013a0c:	b480      	push	{r7}
 8013a0e:	b087      	sub	sp, #28
 8013a10:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013a12:	4b2a      	ldr	r3, [pc, #168]	@ (8013abc <vTaskSwitchContext+0xb0>)
 8013a14:	681b      	ldr	r3, [r3, #0]
 8013a16:	2b00      	cmp	r3, #0
 8013a18:	d003      	beq.n	8013a22 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8013a1a:	4b29      	ldr	r3, [pc, #164]	@ (8013ac0 <vTaskSwitchContext+0xb4>)
 8013a1c:	2201      	movs	r2, #1
 8013a1e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013a20:	e045      	b.n	8013aae <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8013a22:	4b27      	ldr	r3, [pc, #156]	@ (8013ac0 <vTaskSwitchContext+0xb4>)
 8013a24:	2200      	movs	r2, #0
 8013a26:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013a28:	4b26      	ldr	r3, [pc, #152]	@ (8013ac4 <vTaskSwitchContext+0xb8>)
 8013a2a:	681b      	ldr	r3, [r3, #0]
 8013a2c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8013a2e:	68fb      	ldr	r3, [r7, #12]
 8013a30:	fab3 f383 	clz	r3, r3
 8013a34:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8013a36:	7afb      	ldrb	r3, [r7, #11]
 8013a38:	f1c3 031f 	rsb	r3, r3, #31
 8013a3c:	617b      	str	r3, [r7, #20]
 8013a3e:	4922      	ldr	r1, [pc, #136]	@ (8013ac8 <vTaskSwitchContext+0xbc>)
 8013a40:	697a      	ldr	r2, [r7, #20]
 8013a42:	4613      	mov	r3, r2
 8013a44:	009b      	lsls	r3, r3, #2
 8013a46:	4413      	add	r3, r2
 8013a48:	009b      	lsls	r3, r3, #2
 8013a4a:	440b      	add	r3, r1
 8013a4c:	681b      	ldr	r3, [r3, #0]
 8013a4e:	2b00      	cmp	r3, #0
 8013a50:	d10b      	bne.n	8013a6a <vTaskSwitchContext+0x5e>
	__asm volatile
 8013a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a56:	f383 8811 	msr	BASEPRI, r3
 8013a5a:	f3bf 8f6f 	isb	sy
 8013a5e:	f3bf 8f4f 	dsb	sy
 8013a62:	607b      	str	r3, [r7, #4]
}
 8013a64:	bf00      	nop
 8013a66:	bf00      	nop
 8013a68:	e7fd      	b.n	8013a66 <vTaskSwitchContext+0x5a>
 8013a6a:	697a      	ldr	r2, [r7, #20]
 8013a6c:	4613      	mov	r3, r2
 8013a6e:	009b      	lsls	r3, r3, #2
 8013a70:	4413      	add	r3, r2
 8013a72:	009b      	lsls	r3, r3, #2
 8013a74:	4a14      	ldr	r2, [pc, #80]	@ (8013ac8 <vTaskSwitchContext+0xbc>)
 8013a76:	4413      	add	r3, r2
 8013a78:	613b      	str	r3, [r7, #16]
 8013a7a:	693b      	ldr	r3, [r7, #16]
 8013a7c:	685b      	ldr	r3, [r3, #4]
 8013a7e:	685a      	ldr	r2, [r3, #4]
 8013a80:	693b      	ldr	r3, [r7, #16]
 8013a82:	605a      	str	r2, [r3, #4]
 8013a84:	693b      	ldr	r3, [r7, #16]
 8013a86:	685a      	ldr	r2, [r3, #4]
 8013a88:	693b      	ldr	r3, [r7, #16]
 8013a8a:	3308      	adds	r3, #8
 8013a8c:	429a      	cmp	r2, r3
 8013a8e:	d104      	bne.n	8013a9a <vTaskSwitchContext+0x8e>
 8013a90:	693b      	ldr	r3, [r7, #16]
 8013a92:	685b      	ldr	r3, [r3, #4]
 8013a94:	685a      	ldr	r2, [r3, #4]
 8013a96:	693b      	ldr	r3, [r7, #16]
 8013a98:	605a      	str	r2, [r3, #4]
 8013a9a:	693b      	ldr	r3, [r7, #16]
 8013a9c:	685b      	ldr	r3, [r3, #4]
 8013a9e:	68db      	ldr	r3, [r3, #12]
 8013aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8013acc <vTaskSwitchContext+0xc0>)
 8013aa2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013aa4:	4b09      	ldr	r3, [pc, #36]	@ (8013acc <vTaskSwitchContext+0xc0>)
 8013aa6:	681b      	ldr	r3, [r3, #0]
 8013aa8:	334c      	adds	r3, #76	@ 0x4c
 8013aaa:	4a09      	ldr	r2, [pc, #36]	@ (8013ad0 <vTaskSwitchContext+0xc4>)
 8013aac:	6013      	str	r3, [r2, #0]
}
 8013aae:	bf00      	nop
 8013ab0:	371c      	adds	r7, #28
 8013ab2:	46bd      	mov	sp, r7
 8013ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ab8:	4770      	bx	lr
 8013aba:	bf00      	nop
 8013abc:	20000e50 	.word	0x20000e50
 8013ac0:	20000e3c 	.word	0x20000e3c
 8013ac4:	20000e30 	.word	0x20000e30
 8013ac8:	20000d2c 	.word	0x20000d2c
 8013acc:	20000d28 	.word	0x20000d28
 8013ad0:	2000013c 	.word	0x2000013c

08013ad4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8013ad4:	b580      	push	{r7, lr}
 8013ad6:	b082      	sub	sp, #8
 8013ad8:	af00      	add	r7, sp, #0
 8013ada:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8013adc:	f000 f852 	bl	8013b84 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013ae0:	4b06      	ldr	r3, [pc, #24]	@ (8013afc <prvIdleTask+0x28>)
 8013ae2:	681b      	ldr	r3, [r3, #0]
 8013ae4:	2b01      	cmp	r3, #1
 8013ae6:	d9f9      	bls.n	8013adc <prvIdleTask+0x8>
			{
				taskYIELD();
 8013ae8:	4b05      	ldr	r3, [pc, #20]	@ (8013b00 <prvIdleTask+0x2c>)
 8013aea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013aee:	601a      	str	r2, [r3, #0]
 8013af0:	f3bf 8f4f 	dsb	sy
 8013af4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8013af8:	e7f0      	b.n	8013adc <prvIdleTask+0x8>
 8013afa:	bf00      	nop
 8013afc:	20000d2c 	.word	0x20000d2c
 8013b00:	e000ed04 	.word	0xe000ed04

08013b04 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8013b04:	b580      	push	{r7, lr}
 8013b06:	b082      	sub	sp, #8
 8013b08:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013b0a:	2300      	movs	r3, #0
 8013b0c:	607b      	str	r3, [r7, #4]
 8013b0e:	e00c      	b.n	8013b2a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013b10:	687a      	ldr	r2, [r7, #4]
 8013b12:	4613      	mov	r3, r2
 8013b14:	009b      	lsls	r3, r3, #2
 8013b16:	4413      	add	r3, r2
 8013b18:	009b      	lsls	r3, r3, #2
 8013b1a:	4a12      	ldr	r2, [pc, #72]	@ (8013b64 <prvInitialiseTaskLists+0x60>)
 8013b1c:	4413      	add	r3, r2
 8013b1e:	4618      	mov	r0, r3
 8013b20:	f7ff faf2 	bl	8013108 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	3301      	adds	r3, #1
 8013b28:	607b      	str	r3, [r7, #4]
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	2b06      	cmp	r3, #6
 8013b2e:	d9ef      	bls.n	8013b10 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013b30:	480d      	ldr	r0, [pc, #52]	@ (8013b68 <prvInitialiseTaskLists+0x64>)
 8013b32:	f7ff fae9 	bl	8013108 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8013b36:	480d      	ldr	r0, [pc, #52]	@ (8013b6c <prvInitialiseTaskLists+0x68>)
 8013b38:	f7ff fae6 	bl	8013108 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013b3c:	480c      	ldr	r0, [pc, #48]	@ (8013b70 <prvInitialiseTaskLists+0x6c>)
 8013b3e:	f7ff fae3 	bl	8013108 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013b42:	480c      	ldr	r0, [pc, #48]	@ (8013b74 <prvInitialiseTaskLists+0x70>)
 8013b44:	f7ff fae0 	bl	8013108 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013b48:	480b      	ldr	r0, [pc, #44]	@ (8013b78 <prvInitialiseTaskLists+0x74>)
 8013b4a:	f7ff fadd 	bl	8013108 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8013b7c <prvInitialiseTaskLists+0x78>)
 8013b50:	4a05      	ldr	r2, [pc, #20]	@ (8013b68 <prvInitialiseTaskLists+0x64>)
 8013b52:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013b54:	4b0a      	ldr	r3, [pc, #40]	@ (8013b80 <prvInitialiseTaskLists+0x7c>)
 8013b56:	4a05      	ldr	r2, [pc, #20]	@ (8013b6c <prvInitialiseTaskLists+0x68>)
 8013b58:	601a      	str	r2, [r3, #0]
}
 8013b5a:	bf00      	nop
 8013b5c:	3708      	adds	r7, #8
 8013b5e:	46bd      	mov	sp, r7
 8013b60:	bd80      	pop	{r7, pc}
 8013b62:	bf00      	nop
 8013b64:	20000d2c 	.word	0x20000d2c
 8013b68:	20000db8 	.word	0x20000db8
 8013b6c:	20000dcc 	.word	0x20000dcc
 8013b70:	20000de8 	.word	0x20000de8
 8013b74:	20000dfc 	.word	0x20000dfc
 8013b78:	20000e14 	.word	0x20000e14
 8013b7c:	20000de0 	.word	0x20000de0
 8013b80:	20000de4 	.word	0x20000de4

08013b84 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013b84:	b580      	push	{r7, lr}
 8013b86:	b082      	sub	sp, #8
 8013b88:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013b8a:	e019      	b.n	8013bc0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013b8c:	f000 f9f4 	bl	8013f78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013b90:	4b10      	ldr	r3, [pc, #64]	@ (8013bd4 <prvCheckTasksWaitingTermination+0x50>)
 8013b92:	68db      	ldr	r3, [r3, #12]
 8013b94:	68db      	ldr	r3, [r3, #12]
 8013b96:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	3304      	adds	r3, #4
 8013b9c:	4618      	mov	r0, r3
 8013b9e:	f7ff fb3d 	bl	801321c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8013bd8 <prvCheckTasksWaitingTermination+0x54>)
 8013ba4:	681b      	ldr	r3, [r3, #0]
 8013ba6:	3b01      	subs	r3, #1
 8013ba8:	4a0b      	ldr	r2, [pc, #44]	@ (8013bd8 <prvCheckTasksWaitingTermination+0x54>)
 8013baa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8013bac:	4b0b      	ldr	r3, [pc, #44]	@ (8013bdc <prvCheckTasksWaitingTermination+0x58>)
 8013bae:	681b      	ldr	r3, [r3, #0]
 8013bb0:	3b01      	subs	r3, #1
 8013bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8013bdc <prvCheckTasksWaitingTermination+0x58>)
 8013bb4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8013bb6:	f000 fa11 	bl	8013fdc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8013bba:	6878      	ldr	r0, [r7, #4]
 8013bbc:	f000 f810 	bl	8013be0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013bc0:	4b06      	ldr	r3, [pc, #24]	@ (8013bdc <prvCheckTasksWaitingTermination+0x58>)
 8013bc2:	681b      	ldr	r3, [r3, #0]
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	d1e1      	bne.n	8013b8c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8013bc8:	bf00      	nop
 8013bca:	bf00      	nop
 8013bcc:	3708      	adds	r7, #8
 8013bce:	46bd      	mov	sp, r7
 8013bd0:	bd80      	pop	{r7, pc}
 8013bd2:	bf00      	nop
 8013bd4:	20000dfc 	.word	0x20000dfc
 8013bd8:	20000e28 	.word	0x20000e28
 8013bdc:	20000e10 	.word	0x20000e10

08013be0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8013be0:	b580      	push	{r7, lr}
 8013be2:	b082      	sub	sp, #8
 8013be4:	af00      	add	r7, sp, #0
 8013be6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8013be8:	687b      	ldr	r3, [r7, #4]
 8013bea:	334c      	adds	r3, #76	@ 0x4c
 8013bec:	4618      	mov	r0, r3
 8013bee:	f002 f973 	bl	8015ed8 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013bf6:	4618      	mov	r0, r3
 8013bf8:	f000 fb6c 	bl	80142d4 <vPortFree>
			vPortFree( pxTCB );
 8013bfc:	6878      	ldr	r0, [r7, #4]
 8013bfe:	f000 fb69 	bl	80142d4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8013c02:	bf00      	nop
 8013c04:	3708      	adds	r7, #8
 8013c06:	46bd      	mov	sp, r7
 8013c08:	bd80      	pop	{r7, pc}
	...

08013c0c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013c0c:	b480      	push	{r7}
 8013c0e:	b083      	sub	sp, #12
 8013c10:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013c12:	4b0c      	ldr	r3, [pc, #48]	@ (8013c44 <prvResetNextTaskUnblockTime+0x38>)
 8013c14:	681b      	ldr	r3, [r3, #0]
 8013c16:	681b      	ldr	r3, [r3, #0]
 8013c18:	2b00      	cmp	r3, #0
 8013c1a:	d104      	bne.n	8013c26 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8013c48 <prvResetNextTaskUnblockTime+0x3c>)
 8013c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8013c22:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013c24:	e008      	b.n	8013c38 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013c26:	4b07      	ldr	r3, [pc, #28]	@ (8013c44 <prvResetNextTaskUnblockTime+0x38>)
 8013c28:	681b      	ldr	r3, [r3, #0]
 8013c2a:	68db      	ldr	r3, [r3, #12]
 8013c2c:	68db      	ldr	r3, [r3, #12]
 8013c2e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013c30:	687b      	ldr	r3, [r7, #4]
 8013c32:	685b      	ldr	r3, [r3, #4]
 8013c34:	4a04      	ldr	r2, [pc, #16]	@ (8013c48 <prvResetNextTaskUnblockTime+0x3c>)
 8013c36:	6013      	str	r3, [r2, #0]
}
 8013c38:	bf00      	nop
 8013c3a:	370c      	adds	r7, #12
 8013c3c:	46bd      	mov	sp, r7
 8013c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c42:	4770      	bx	lr
 8013c44:	20000de0 	.word	0x20000de0
 8013c48:	20000e48 	.word	0x20000e48

08013c4c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013c4c:	b580      	push	{r7, lr}
 8013c4e:	b084      	sub	sp, #16
 8013c50:	af00      	add	r7, sp, #0
 8013c52:	6078      	str	r0, [r7, #4]
 8013c54:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013c56:	4b29      	ldr	r3, [pc, #164]	@ (8013cfc <prvAddCurrentTaskToDelayedList+0xb0>)
 8013c58:	681b      	ldr	r3, [r3, #0]
 8013c5a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013c5c:	4b28      	ldr	r3, [pc, #160]	@ (8013d00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013c5e:	681b      	ldr	r3, [r3, #0]
 8013c60:	3304      	adds	r3, #4
 8013c62:	4618      	mov	r0, r3
 8013c64:	f7ff fada 	bl	801321c <uxListRemove>
 8013c68:	4603      	mov	r3, r0
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d10b      	bne.n	8013c86 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8013c6e:	4b24      	ldr	r3, [pc, #144]	@ (8013d00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013c70:	681b      	ldr	r3, [r3, #0]
 8013c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013c74:	2201      	movs	r2, #1
 8013c76:	fa02 f303 	lsl.w	r3, r2, r3
 8013c7a:	43da      	mvns	r2, r3
 8013c7c:	4b21      	ldr	r3, [pc, #132]	@ (8013d04 <prvAddCurrentTaskToDelayedList+0xb8>)
 8013c7e:	681b      	ldr	r3, [r3, #0]
 8013c80:	4013      	ands	r3, r2
 8013c82:	4a20      	ldr	r2, [pc, #128]	@ (8013d04 <prvAddCurrentTaskToDelayedList+0xb8>)
 8013c84:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013c86:	687b      	ldr	r3, [r7, #4]
 8013c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c8c:	d10a      	bne.n	8013ca4 <prvAddCurrentTaskToDelayedList+0x58>
 8013c8e:	683b      	ldr	r3, [r7, #0]
 8013c90:	2b00      	cmp	r3, #0
 8013c92:	d007      	beq.n	8013ca4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013c94:	4b1a      	ldr	r3, [pc, #104]	@ (8013d00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013c96:	681b      	ldr	r3, [r3, #0]
 8013c98:	3304      	adds	r3, #4
 8013c9a:	4619      	mov	r1, r3
 8013c9c:	481a      	ldr	r0, [pc, #104]	@ (8013d08 <prvAddCurrentTaskToDelayedList+0xbc>)
 8013c9e:	f7ff fa60 	bl	8013162 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013ca2:	e026      	b.n	8013cf2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013ca4:	68fa      	ldr	r2, [r7, #12]
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	4413      	add	r3, r2
 8013caa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013cac:	4b14      	ldr	r3, [pc, #80]	@ (8013d00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013cae:	681b      	ldr	r3, [r3, #0]
 8013cb0:	68ba      	ldr	r2, [r7, #8]
 8013cb2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013cb4:	68ba      	ldr	r2, [r7, #8]
 8013cb6:	68fb      	ldr	r3, [r7, #12]
 8013cb8:	429a      	cmp	r2, r3
 8013cba:	d209      	bcs.n	8013cd0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013cbc:	4b13      	ldr	r3, [pc, #76]	@ (8013d0c <prvAddCurrentTaskToDelayedList+0xc0>)
 8013cbe:	681a      	ldr	r2, [r3, #0]
 8013cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8013d00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013cc2:	681b      	ldr	r3, [r3, #0]
 8013cc4:	3304      	adds	r3, #4
 8013cc6:	4619      	mov	r1, r3
 8013cc8:	4610      	mov	r0, r2
 8013cca:	f7ff fa6e 	bl	80131aa <vListInsert>
}
 8013cce:	e010      	b.n	8013cf2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8013d10 <prvAddCurrentTaskToDelayedList+0xc4>)
 8013cd2:	681a      	ldr	r2, [r3, #0]
 8013cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8013d00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013cd6:	681b      	ldr	r3, [r3, #0]
 8013cd8:	3304      	adds	r3, #4
 8013cda:	4619      	mov	r1, r3
 8013cdc:	4610      	mov	r0, r2
 8013cde:	f7ff fa64 	bl	80131aa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8013d14 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013ce4:	681b      	ldr	r3, [r3, #0]
 8013ce6:	68ba      	ldr	r2, [r7, #8]
 8013ce8:	429a      	cmp	r2, r3
 8013cea:	d202      	bcs.n	8013cf2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8013cec:	4a09      	ldr	r2, [pc, #36]	@ (8013d14 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013cee:	68bb      	ldr	r3, [r7, #8]
 8013cf0:	6013      	str	r3, [r2, #0]
}
 8013cf2:	bf00      	nop
 8013cf4:	3710      	adds	r7, #16
 8013cf6:	46bd      	mov	sp, r7
 8013cf8:	bd80      	pop	{r7, pc}
 8013cfa:	bf00      	nop
 8013cfc:	20000e2c 	.word	0x20000e2c
 8013d00:	20000d28 	.word	0x20000d28
 8013d04:	20000e30 	.word	0x20000e30
 8013d08:	20000e14 	.word	0x20000e14
 8013d0c:	20000de4 	.word	0x20000de4
 8013d10:	20000de0 	.word	0x20000de0
 8013d14:	20000e48 	.word	0x20000e48

08013d18 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013d18:	b480      	push	{r7}
 8013d1a:	b085      	sub	sp, #20
 8013d1c:	af00      	add	r7, sp, #0
 8013d1e:	60f8      	str	r0, [r7, #12]
 8013d20:	60b9      	str	r1, [r7, #8]
 8013d22:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013d24:	68fb      	ldr	r3, [r7, #12]
 8013d26:	3b04      	subs	r3, #4
 8013d28:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013d2a:	68fb      	ldr	r3, [r7, #12]
 8013d2c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013d30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013d32:	68fb      	ldr	r3, [r7, #12]
 8013d34:	3b04      	subs	r3, #4
 8013d36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013d38:	68bb      	ldr	r3, [r7, #8]
 8013d3a:	f023 0201 	bic.w	r2, r3, #1
 8013d3e:	68fb      	ldr	r3, [r7, #12]
 8013d40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013d42:	68fb      	ldr	r3, [r7, #12]
 8013d44:	3b04      	subs	r3, #4
 8013d46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013d48:	4a0c      	ldr	r2, [pc, #48]	@ (8013d7c <pxPortInitialiseStack+0x64>)
 8013d4a:	68fb      	ldr	r3, [r7, #12]
 8013d4c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013d4e:	68fb      	ldr	r3, [r7, #12]
 8013d50:	3b14      	subs	r3, #20
 8013d52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013d54:	687a      	ldr	r2, [r7, #4]
 8013d56:	68fb      	ldr	r3, [r7, #12]
 8013d58:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8013d5a:	68fb      	ldr	r3, [r7, #12]
 8013d5c:	3b04      	subs	r3, #4
 8013d5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013d60:	68fb      	ldr	r3, [r7, #12]
 8013d62:	f06f 0202 	mvn.w	r2, #2
 8013d66:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013d68:	68fb      	ldr	r3, [r7, #12]
 8013d6a:	3b20      	subs	r3, #32
 8013d6c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013d6e:	68fb      	ldr	r3, [r7, #12]
}
 8013d70:	4618      	mov	r0, r3
 8013d72:	3714      	adds	r7, #20
 8013d74:	46bd      	mov	sp, r7
 8013d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d7a:	4770      	bx	lr
 8013d7c:	08013d81 	.word	0x08013d81

08013d80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013d80:	b480      	push	{r7}
 8013d82:	b085      	sub	sp, #20
 8013d84:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013d86:	2300      	movs	r3, #0
 8013d88:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013d8a:	4b13      	ldr	r3, [pc, #76]	@ (8013dd8 <prvTaskExitError+0x58>)
 8013d8c:	681b      	ldr	r3, [r3, #0]
 8013d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d92:	d00b      	beq.n	8013dac <prvTaskExitError+0x2c>
	__asm volatile
 8013d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d98:	f383 8811 	msr	BASEPRI, r3
 8013d9c:	f3bf 8f6f 	isb	sy
 8013da0:	f3bf 8f4f 	dsb	sy
 8013da4:	60fb      	str	r3, [r7, #12]
}
 8013da6:	bf00      	nop
 8013da8:	bf00      	nop
 8013daa:	e7fd      	b.n	8013da8 <prvTaskExitError+0x28>
	__asm volatile
 8013dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013db0:	f383 8811 	msr	BASEPRI, r3
 8013db4:	f3bf 8f6f 	isb	sy
 8013db8:	f3bf 8f4f 	dsb	sy
 8013dbc:	60bb      	str	r3, [r7, #8]
}
 8013dbe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013dc0:	bf00      	nop
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	2b00      	cmp	r3, #0
 8013dc6:	d0fc      	beq.n	8013dc2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013dc8:	bf00      	nop
 8013dca:	bf00      	nop
 8013dcc:	3714      	adds	r7, #20
 8013dce:	46bd      	mov	sp, r7
 8013dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dd4:	4770      	bx	lr
 8013dd6:	bf00      	nop
 8013dd8:	200000b8 	.word	0x200000b8
 8013ddc:	00000000 	.word	0x00000000

08013de0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013de0:	4b07      	ldr	r3, [pc, #28]	@ (8013e00 <pxCurrentTCBConst2>)
 8013de2:	6819      	ldr	r1, [r3, #0]
 8013de4:	6808      	ldr	r0, [r1, #0]
 8013de6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dea:	f380 8809 	msr	PSP, r0
 8013dee:	f3bf 8f6f 	isb	sy
 8013df2:	f04f 0000 	mov.w	r0, #0
 8013df6:	f380 8811 	msr	BASEPRI, r0
 8013dfa:	4770      	bx	lr
 8013dfc:	f3af 8000 	nop.w

08013e00 <pxCurrentTCBConst2>:
 8013e00:	20000d28 	.word	0x20000d28
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013e04:	bf00      	nop
 8013e06:	bf00      	nop

08013e08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013e08:	4808      	ldr	r0, [pc, #32]	@ (8013e2c <prvPortStartFirstTask+0x24>)
 8013e0a:	6800      	ldr	r0, [r0, #0]
 8013e0c:	6800      	ldr	r0, [r0, #0]
 8013e0e:	f380 8808 	msr	MSP, r0
 8013e12:	f04f 0000 	mov.w	r0, #0
 8013e16:	f380 8814 	msr	CONTROL, r0
 8013e1a:	b662      	cpsie	i
 8013e1c:	b661      	cpsie	f
 8013e1e:	f3bf 8f4f 	dsb	sy
 8013e22:	f3bf 8f6f 	isb	sy
 8013e26:	df00      	svc	0
 8013e28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8013e2a:	bf00      	nop
 8013e2c:	e000ed08 	.word	0xe000ed08

08013e30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013e30:	b580      	push	{r7, lr}
 8013e32:	b086      	sub	sp, #24
 8013e34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013e36:	4b47      	ldr	r3, [pc, #284]	@ (8013f54 <xPortStartScheduler+0x124>)
 8013e38:	681b      	ldr	r3, [r3, #0]
 8013e3a:	4a47      	ldr	r2, [pc, #284]	@ (8013f58 <xPortStartScheduler+0x128>)
 8013e3c:	4293      	cmp	r3, r2
 8013e3e:	d10b      	bne.n	8013e58 <xPortStartScheduler+0x28>
	__asm volatile
 8013e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e44:	f383 8811 	msr	BASEPRI, r3
 8013e48:	f3bf 8f6f 	isb	sy
 8013e4c:	f3bf 8f4f 	dsb	sy
 8013e50:	60fb      	str	r3, [r7, #12]
}
 8013e52:	bf00      	nop
 8013e54:	bf00      	nop
 8013e56:	e7fd      	b.n	8013e54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013e58:	4b3e      	ldr	r3, [pc, #248]	@ (8013f54 <xPortStartScheduler+0x124>)
 8013e5a:	681b      	ldr	r3, [r3, #0]
 8013e5c:	4a3f      	ldr	r2, [pc, #252]	@ (8013f5c <xPortStartScheduler+0x12c>)
 8013e5e:	4293      	cmp	r3, r2
 8013e60:	d10b      	bne.n	8013e7a <xPortStartScheduler+0x4a>
	__asm volatile
 8013e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e66:	f383 8811 	msr	BASEPRI, r3
 8013e6a:	f3bf 8f6f 	isb	sy
 8013e6e:	f3bf 8f4f 	dsb	sy
 8013e72:	613b      	str	r3, [r7, #16]
}
 8013e74:	bf00      	nop
 8013e76:	bf00      	nop
 8013e78:	e7fd      	b.n	8013e76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013e7a:	4b39      	ldr	r3, [pc, #228]	@ (8013f60 <xPortStartScheduler+0x130>)
 8013e7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8013e7e:	697b      	ldr	r3, [r7, #20]
 8013e80:	781b      	ldrb	r3, [r3, #0]
 8013e82:	b2db      	uxtb	r3, r3
 8013e84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013e86:	697b      	ldr	r3, [r7, #20]
 8013e88:	22ff      	movs	r2, #255	@ 0xff
 8013e8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013e8c:	697b      	ldr	r3, [r7, #20]
 8013e8e:	781b      	ldrb	r3, [r3, #0]
 8013e90:	b2db      	uxtb	r3, r3
 8013e92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013e94:	78fb      	ldrb	r3, [r7, #3]
 8013e96:	b2db      	uxtb	r3, r3
 8013e98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8013e9c:	b2da      	uxtb	r2, r3
 8013e9e:	4b31      	ldr	r3, [pc, #196]	@ (8013f64 <xPortStartScheduler+0x134>)
 8013ea0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013ea2:	4b31      	ldr	r3, [pc, #196]	@ (8013f68 <xPortStartScheduler+0x138>)
 8013ea4:	2207      	movs	r2, #7
 8013ea6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013ea8:	e009      	b.n	8013ebe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8013eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8013f68 <xPortStartScheduler+0x138>)
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	3b01      	subs	r3, #1
 8013eb0:	4a2d      	ldr	r2, [pc, #180]	@ (8013f68 <xPortStartScheduler+0x138>)
 8013eb2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013eb4:	78fb      	ldrb	r3, [r7, #3]
 8013eb6:	b2db      	uxtb	r3, r3
 8013eb8:	005b      	lsls	r3, r3, #1
 8013eba:	b2db      	uxtb	r3, r3
 8013ebc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013ebe:	78fb      	ldrb	r3, [r7, #3]
 8013ec0:	b2db      	uxtb	r3, r3
 8013ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013ec6:	2b80      	cmp	r3, #128	@ 0x80
 8013ec8:	d0ef      	beq.n	8013eaa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013eca:	4b27      	ldr	r3, [pc, #156]	@ (8013f68 <xPortStartScheduler+0x138>)
 8013ecc:	681b      	ldr	r3, [r3, #0]
 8013ece:	f1c3 0307 	rsb	r3, r3, #7
 8013ed2:	2b04      	cmp	r3, #4
 8013ed4:	d00b      	beq.n	8013eee <xPortStartScheduler+0xbe>
	__asm volatile
 8013ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013eda:	f383 8811 	msr	BASEPRI, r3
 8013ede:	f3bf 8f6f 	isb	sy
 8013ee2:	f3bf 8f4f 	dsb	sy
 8013ee6:	60bb      	str	r3, [r7, #8]
}
 8013ee8:	bf00      	nop
 8013eea:	bf00      	nop
 8013eec:	e7fd      	b.n	8013eea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013eee:	4b1e      	ldr	r3, [pc, #120]	@ (8013f68 <xPortStartScheduler+0x138>)
 8013ef0:	681b      	ldr	r3, [r3, #0]
 8013ef2:	021b      	lsls	r3, r3, #8
 8013ef4:	4a1c      	ldr	r2, [pc, #112]	@ (8013f68 <xPortStartScheduler+0x138>)
 8013ef6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8013f68 <xPortStartScheduler+0x138>)
 8013efa:	681b      	ldr	r3, [r3, #0]
 8013efc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013f00:	4a19      	ldr	r2, [pc, #100]	@ (8013f68 <xPortStartScheduler+0x138>)
 8013f02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	b2da      	uxtb	r2, r3
 8013f08:	697b      	ldr	r3, [r7, #20]
 8013f0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013f0c:	4b17      	ldr	r3, [pc, #92]	@ (8013f6c <xPortStartScheduler+0x13c>)
 8013f0e:	681b      	ldr	r3, [r3, #0]
 8013f10:	4a16      	ldr	r2, [pc, #88]	@ (8013f6c <xPortStartScheduler+0x13c>)
 8013f12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013f16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013f18:	4b14      	ldr	r3, [pc, #80]	@ (8013f6c <xPortStartScheduler+0x13c>)
 8013f1a:	681b      	ldr	r3, [r3, #0]
 8013f1c:	4a13      	ldr	r2, [pc, #76]	@ (8013f6c <xPortStartScheduler+0x13c>)
 8013f1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013f22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013f24:	f000 f8da 	bl	80140dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013f28:	4b11      	ldr	r3, [pc, #68]	@ (8013f70 <xPortStartScheduler+0x140>)
 8013f2a:	2200      	movs	r2, #0
 8013f2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013f2e:	f000 f8f9 	bl	8014124 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013f32:	4b10      	ldr	r3, [pc, #64]	@ (8013f74 <xPortStartScheduler+0x144>)
 8013f34:	681b      	ldr	r3, [r3, #0]
 8013f36:	4a0f      	ldr	r2, [pc, #60]	@ (8013f74 <xPortStartScheduler+0x144>)
 8013f38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8013f3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013f3e:	f7ff ff63 	bl	8013e08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013f42:	f7ff fd63 	bl	8013a0c <vTaskSwitchContext>
	prvTaskExitError();
 8013f46:	f7ff ff1b 	bl	8013d80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013f4a:	2300      	movs	r3, #0
}
 8013f4c:	4618      	mov	r0, r3
 8013f4e:	3718      	adds	r7, #24
 8013f50:	46bd      	mov	sp, r7
 8013f52:	bd80      	pop	{r7, pc}
 8013f54:	e000ed00 	.word	0xe000ed00
 8013f58:	410fc271 	.word	0x410fc271
 8013f5c:	410fc270 	.word	0x410fc270
 8013f60:	e000e400 	.word	0xe000e400
 8013f64:	20000e54 	.word	0x20000e54
 8013f68:	20000e58 	.word	0x20000e58
 8013f6c:	e000ed20 	.word	0xe000ed20
 8013f70:	200000b8 	.word	0x200000b8
 8013f74:	e000ef34 	.word	0xe000ef34

08013f78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013f78:	b480      	push	{r7}
 8013f7a:	b083      	sub	sp, #12
 8013f7c:	af00      	add	r7, sp, #0
	__asm volatile
 8013f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f82:	f383 8811 	msr	BASEPRI, r3
 8013f86:	f3bf 8f6f 	isb	sy
 8013f8a:	f3bf 8f4f 	dsb	sy
 8013f8e:	607b      	str	r3, [r7, #4]
}
 8013f90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013f92:	4b10      	ldr	r3, [pc, #64]	@ (8013fd4 <vPortEnterCritical+0x5c>)
 8013f94:	681b      	ldr	r3, [r3, #0]
 8013f96:	3301      	adds	r3, #1
 8013f98:	4a0e      	ldr	r2, [pc, #56]	@ (8013fd4 <vPortEnterCritical+0x5c>)
 8013f9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013f9c:	4b0d      	ldr	r3, [pc, #52]	@ (8013fd4 <vPortEnterCritical+0x5c>)
 8013f9e:	681b      	ldr	r3, [r3, #0]
 8013fa0:	2b01      	cmp	r3, #1
 8013fa2:	d110      	bne.n	8013fc6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8013fd8 <vPortEnterCritical+0x60>)
 8013fa6:	681b      	ldr	r3, [r3, #0]
 8013fa8:	b2db      	uxtb	r3, r3
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d00b      	beq.n	8013fc6 <vPortEnterCritical+0x4e>
	__asm volatile
 8013fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fb2:	f383 8811 	msr	BASEPRI, r3
 8013fb6:	f3bf 8f6f 	isb	sy
 8013fba:	f3bf 8f4f 	dsb	sy
 8013fbe:	603b      	str	r3, [r7, #0]
}
 8013fc0:	bf00      	nop
 8013fc2:	bf00      	nop
 8013fc4:	e7fd      	b.n	8013fc2 <vPortEnterCritical+0x4a>
	}
}
 8013fc6:	bf00      	nop
 8013fc8:	370c      	adds	r7, #12
 8013fca:	46bd      	mov	sp, r7
 8013fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fd0:	4770      	bx	lr
 8013fd2:	bf00      	nop
 8013fd4:	200000b8 	.word	0x200000b8
 8013fd8:	e000ed04 	.word	0xe000ed04

08013fdc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013fdc:	b480      	push	{r7}
 8013fde:	b083      	sub	sp, #12
 8013fe0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013fe2:	4b12      	ldr	r3, [pc, #72]	@ (801402c <vPortExitCritical+0x50>)
 8013fe4:	681b      	ldr	r3, [r3, #0]
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	d10b      	bne.n	8014002 <vPortExitCritical+0x26>
	__asm volatile
 8013fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fee:	f383 8811 	msr	BASEPRI, r3
 8013ff2:	f3bf 8f6f 	isb	sy
 8013ff6:	f3bf 8f4f 	dsb	sy
 8013ffa:	607b      	str	r3, [r7, #4]
}
 8013ffc:	bf00      	nop
 8013ffe:	bf00      	nop
 8014000:	e7fd      	b.n	8013ffe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8014002:	4b0a      	ldr	r3, [pc, #40]	@ (801402c <vPortExitCritical+0x50>)
 8014004:	681b      	ldr	r3, [r3, #0]
 8014006:	3b01      	subs	r3, #1
 8014008:	4a08      	ldr	r2, [pc, #32]	@ (801402c <vPortExitCritical+0x50>)
 801400a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801400c:	4b07      	ldr	r3, [pc, #28]	@ (801402c <vPortExitCritical+0x50>)
 801400e:	681b      	ldr	r3, [r3, #0]
 8014010:	2b00      	cmp	r3, #0
 8014012:	d105      	bne.n	8014020 <vPortExitCritical+0x44>
 8014014:	2300      	movs	r3, #0
 8014016:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8014018:	683b      	ldr	r3, [r7, #0]
 801401a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801401e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8014020:	bf00      	nop
 8014022:	370c      	adds	r7, #12
 8014024:	46bd      	mov	sp, r7
 8014026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801402a:	4770      	bx	lr
 801402c:	200000b8 	.word	0x200000b8

08014030 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014030:	f3ef 8009 	mrs	r0, PSP
 8014034:	f3bf 8f6f 	isb	sy
 8014038:	4b15      	ldr	r3, [pc, #84]	@ (8014090 <pxCurrentTCBConst>)
 801403a:	681a      	ldr	r2, [r3, #0]
 801403c:	f01e 0f10 	tst.w	lr, #16
 8014040:	bf08      	it	eq
 8014042:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014046:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801404a:	6010      	str	r0, [r2, #0]
 801404c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014050:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8014054:	f380 8811 	msr	BASEPRI, r0
 8014058:	f3bf 8f4f 	dsb	sy
 801405c:	f3bf 8f6f 	isb	sy
 8014060:	f7ff fcd4 	bl	8013a0c <vTaskSwitchContext>
 8014064:	f04f 0000 	mov.w	r0, #0
 8014068:	f380 8811 	msr	BASEPRI, r0
 801406c:	bc09      	pop	{r0, r3}
 801406e:	6819      	ldr	r1, [r3, #0]
 8014070:	6808      	ldr	r0, [r1, #0]
 8014072:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014076:	f01e 0f10 	tst.w	lr, #16
 801407a:	bf08      	it	eq
 801407c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014080:	f380 8809 	msr	PSP, r0
 8014084:	f3bf 8f6f 	isb	sy
 8014088:	4770      	bx	lr
 801408a:	bf00      	nop
 801408c:	f3af 8000 	nop.w

08014090 <pxCurrentTCBConst>:
 8014090:	20000d28 	.word	0x20000d28
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014094:	bf00      	nop
 8014096:	bf00      	nop

08014098 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014098:	b580      	push	{r7, lr}
 801409a:	b082      	sub	sp, #8
 801409c:	af00      	add	r7, sp, #0
	__asm volatile
 801409e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140a2:	f383 8811 	msr	BASEPRI, r3
 80140a6:	f3bf 8f6f 	isb	sy
 80140aa:	f3bf 8f4f 	dsb	sy
 80140ae:	607b      	str	r3, [r7, #4]
}
 80140b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80140b2:	f7ff fbf1 	bl	8013898 <xTaskIncrementTick>
 80140b6:	4603      	mov	r3, r0
 80140b8:	2b00      	cmp	r3, #0
 80140ba:	d003      	beq.n	80140c4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80140bc:	4b06      	ldr	r3, [pc, #24]	@ (80140d8 <SysTick_Handler+0x40>)
 80140be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80140c2:	601a      	str	r2, [r3, #0]
 80140c4:	2300      	movs	r3, #0
 80140c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80140c8:	683b      	ldr	r3, [r7, #0]
 80140ca:	f383 8811 	msr	BASEPRI, r3
}
 80140ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80140d0:	bf00      	nop
 80140d2:	3708      	adds	r7, #8
 80140d4:	46bd      	mov	sp, r7
 80140d6:	bd80      	pop	{r7, pc}
 80140d8:	e000ed04 	.word	0xe000ed04

080140dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80140dc:	b480      	push	{r7}
 80140de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80140e0:	4b0b      	ldr	r3, [pc, #44]	@ (8014110 <vPortSetupTimerInterrupt+0x34>)
 80140e2:	2200      	movs	r2, #0
 80140e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80140e6:	4b0b      	ldr	r3, [pc, #44]	@ (8014114 <vPortSetupTimerInterrupt+0x38>)
 80140e8:	2200      	movs	r2, #0
 80140ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80140ec:	4b0a      	ldr	r3, [pc, #40]	@ (8014118 <vPortSetupTimerInterrupt+0x3c>)
 80140ee:	681b      	ldr	r3, [r3, #0]
 80140f0:	4a0a      	ldr	r2, [pc, #40]	@ (801411c <vPortSetupTimerInterrupt+0x40>)
 80140f2:	fba2 2303 	umull	r2, r3, r2, r3
 80140f6:	099b      	lsrs	r3, r3, #6
 80140f8:	4a09      	ldr	r2, [pc, #36]	@ (8014120 <vPortSetupTimerInterrupt+0x44>)
 80140fa:	3b01      	subs	r3, #1
 80140fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80140fe:	4b04      	ldr	r3, [pc, #16]	@ (8014110 <vPortSetupTimerInterrupt+0x34>)
 8014100:	2207      	movs	r2, #7
 8014102:	601a      	str	r2, [r3, #0]
}
 8014104:	bf00      	nop
 8014106:	46bd      	mov	sp, r7
 8014108:	f85d 7b04 	ldr.w	r7, [sp], #4
 801410c:	4770      	bx	lr
 801410e:	bf00      	nop
 8014110:	e000e010 	.word	0xe000e010
 8014114:	e000e018 	.word	0xe000e018
 8014118:	2000002c 	.word	0x2000002c
 801411c:	10624dd3 	.word	0x10624dd3
 8014120:	e000e014 	.word	0xe000e014

08014124 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8014124:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8014134 <vPortEnableVFP+0x10>
 8014128:	6801      	ldr	r1, [r0, #0]
 801412a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801412e:	6001      	str	r1, [r0, #0]
 8014130:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8014132:	bf00      	nop
 8014134:	e000ed88 	.word	0xe000ed88

08014138 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8014138:	b580      	push	{r7, lr}
 801413a:	b08a      	sub	sp, #40	@ 0x28
 801413c:	af00      	add	r7, sp, #0
 801413e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8014140:	2300      	movs	r3, #0
 8014142:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8014144:	f7ff fafc 	bl	8013740 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8014148:	4b5c      	ldr	r3, [pc, #368]	@ (80142bc <pvPortMalloc+0x184>)
 801414a:	681b      	ldr	r3, [r3, #0]
 801414c:	2b00      	cmp	r3, #0
 801414e:	d101      	bne.n	8014154 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014150:	f000 f924 	bl	801439c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8014154:	4b5a      	ldr	r3, [pc, #360]	@ (80142c0 <pvPortMalloc+0x188>)
 8014156:	681a      	ldr	r2, [r3, #0]
 8014158:	687b      	ldr	r3, [r7, #4]
 801415a:	4013      	ands	r3, r2
 801415c:	2b00      	cmp	r3, #0
 801415e:	f040 8095 	bne.w	801428c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	2b00      	cmp	r3, #0
 8014166:	d01e      	beq.n	80141a6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8014168:	2208      	movs	r2, #8
 801416a:	687b      	ldr	r3, [r7, #4]
 801416c:	4413      	add	r3, r2
 801416e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8014170:	687b      	ldr	r3, [r7, #4]
 8014172:	f003 0307 	and.w	r3, r3, #7
 8014176:	2b00      	cmp	r3, #0
 8014178:	d015      	beq.n	80141a6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801417a:	687b      	ldr	r3, [r7, #4]
 801417c:	f023 0307 	bic.w	r3, r3, #7
 8014180:	3308      	adds	r3, #8
 8014182:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	f003 0307 	and.w	r3, r3, #7
 801418a:	2b00      	cmp	r3, #0
 801418c:	d00b      	beq.n	80141a6 <pvPortMalloc+0x6e>
	__asm volatile
 801418e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014192:	f383 8811 	msr	BASEPRI, r3
 8014196:	f3bf 8f6f 	isb	sy
 801419a:	f3bf 8f4f 	dsb	sy
 801419e:	617b      	str	r3, [r7, #20]
}
 80141a0:	bf00      	nop
 80141a2:	bf00      	nop
 80141a4:	e7fd      	b.n	80141a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	d06f      	beq.n	801428c <pvPortMalloc+0x154>
 80141ac:	4b45      	ldr	r3, [pc, #276]	@ (80142c4 <pvPortMalloc+0x18c>)
 80141ae:	681b      	ldr	r3, [r3, #0]
 80141b0:	687a      	ldr	r2, [r7, #4]
 80141b2:	429a      	cmp	r2, r3
 80141b4:	d86a      	bhi.n	801428c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80141b6:	4b44      	ldr	r3, [pc, #272]	@ (80142c8 <pvPortMalloc+0x190>)
 80141b8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80141ba:	4b43      	ldr	r3, [pc, #268]	@ (80142c8 <pvPortMalloc+0x190>)
 80141bc:	681b      	ldr	r3, [r3, #0]
 80141be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80141c0:	e004      	b.n	80141cc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80141c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141c4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80141c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141c8:	681b      	ldr	r3, [r3, #0]
 80141ca:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80141cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141ce:	685b      	ldr	r3, [r3, #4]
 80141d0:	687a      	ldr	r2, [r7, #4]
 80141d2:	429a      	cmp	r2, r3
 80141d4:	d903      	bls.n	80141de <pvPortMalloc+0xa6>
 80141d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141d8:	681b      	ldr	r3, [r3, #0]
 80141da:	2b00      	cmp	r3, #0
 80141dc:	d1f1      	bne.n	80141c2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80141de:	4b37      	ldr	r3, [pc, #220]	@ (80142bc <pvPortMalloc+0x184>)
 80141e0:	681b      	ldr	r3, [r3, #0]
 80141e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80141e4:	429a      	cmp	r2, r3
 80141e6:	d051      	beq.n	801428c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80141e8:	6a3b      	ldr	r3, [r7, #32]
 80141ea:	681b      	ldr	r3, [r3, #0]
 80141ec:	2208      	movs	r2, #8
 80141ee:	4413      	add	r3, r2
 80141f0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80141f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141f4:	681a      	ldr	r2, [r3, #0]
 80141f6:	6a3b      	ldr	r3, [r7, #32]
 80141f8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80141fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141fc:	685a      	ldr	r2, [r3, #4]
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	1ad2      	subs	r2, r2, r3
 8014202:	2308      	movs	r3, #8
 8014204:	005b      	lsls	r3, r3, #1
 8014206:	429a      	cmp	r2, r3
 8014208:	d920      	bls.n	801424c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801420a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	4413      	add	r3, r2
 8014210:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014212:	69bb      	ldr	r3, [r7, #24]
 8014214:	f003 0307 	and.w	r3, r3, #7
 8014218:	2b00      	cmp	r3, #0
 801421a:	d00b      	beq.n	8014234 <pvPortMalloc+0xfc>
	__asm volatile
 801421c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014220:	f383 8811 	msr	BASEPRI, r3
 8014224:	f3bf 8f6f 	isb	sy
 8014228:	f3bf 8f4f 	dsb	sy
 801422c:	613b      	str	r3, [r7, #16]
}
 801422e:	bf00      	nop
 8014230:	bf00      	nop
 8014232:	e7fd      	b.n	8014230 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014236:	685a      	ldr	r2, [r3, #4]
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	1ad2      	subs	r2, r2, r3
 801423c:	69bb      	ldr	r3, [r7, #24]
 801423e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014242:	687a      	ldr	r2, [r7, #4]
 8014244:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8014246:	69b8      	ldr	r0, [r7, #24]
 8014248:	f000 f90a 	bl	8014460 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801424c:	4b1d      	ldr	r3, [pc, #116]	@ (80142c4 <pvPortMalloc+0x18c>)
 801424e:	681a      	ldr	r2, [r3, #0]
 8014250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014252:	685b      	ldr	r3, [r3, #4]
 8014254:	1ad3      	subs	r3, r2, r3
 8014256:	4a1b      	ldr	r2, [pc, #108]	@ (80142c4 <pvPortMalloc+0x18c>)
 8014258:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801425a:	4b1a      	ldr	r3, [pc, #104]	@ (80142c4 <pvPortMalloc+0x18c>)
 801425c:	681a      	ldr	r2, [r3, #0]
 801425e:	4b1b      	ldr	r3, [pc, #108]	@ (80142cc <pvPortMalloc+0x194>)
 8014260:	681b      	ldr	r3, [r3, #0]
 8014262:	429a      	cmp	r2, r3
 8014264:	d203      	bcs.n	801426e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8014266:	4b17      	ldr	r3, [pc, #92]	@ (80142c4 <pvPortMalloc+0x18c>)
 8014268:	681b      	ldr	r3, [r3, #0]
 801426a:	4a18      	ldr	r2, [pc, #96]	@ (80142cc <pvPortMalloc+0x194>)
 801426c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801426e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014270:	685a      	ldr	r2, [r3, #4]
 8014272:	4b13      	ldr	r3, [pc, #76]	@ (80142c0 <pvPortMalloc+0x188>)
 8014274:	681b      	ldr	r3, [r3, #0]
 8014276:	431a      	orrs	r2, r3
 8014278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801427a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 801427c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801427e:	2200      	movs	r2, #0
 8014280:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8014282:	4b13      	ldr	r3, [pc, #76]	@ (80142d0 <pvPortMalloc+0x198>)
 8014284:	681b      	ldr	r3, [r3, #0]
 8014286:	3301      	adds	r3, #1
 8014288:	4a11      	ldr	r2, [pc, #68]	@ (80142d0 <pvPortMalloc+0x198>)
 801428a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801428c:	f7ff fa66 	bl	801375c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8014290:	69fb      	ldr	r3, [r7, #28]
 8014292:	f003 0307 	and.w	r3, r3, #7
 8014296:	2b00      	cmp	r3, #0
 8014298:	d00b      	beq.n	80142b2 <pvPortMalloc+0x17a>
	__asm volatile
 801429a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801429e:	f383 8811 	msr	BASEPRI, r3
 80142a2:	f3bf 8f6f 	isb	sy
 80142a6:	f3bf 8f4f 	dsb	sy
 80142aa:	60fb      	str	r3, [r7, #12]
}
 80142ac:	bf00      	nop
 80142ae:	bf00      	nop
 80142b0:	e7fd      	b.n	80142ae <pvPortMalloc+0x176>
	return pvReturn;
 80142b2:	69fb      	ldr	r3, [r7, #28]
}
 80142b4:	4618      	mov	r0, r3
 80142b6:	3728      	adds	r7, #40	@ 0x28
 80142b8:	46bd      	mov	sp, r7
 80142ba:	bd80      	pop	{r7, pc}
 80142bc:	20004e64 	.word	0x20004e64
 80142c0:	20004e78 	.word	0x20004e78
 80142c4:	20004e68 	.word	0x20004e68
 80142c8:	20004e5c 	.word	0x20004e5c
 80142cc:	20004e6c 	.word	0x20004e6c
 80142d0:	20004e70 	.word	0x20004e70

080142d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80142d4:	b580      	push	{r7, lr}
 80142d6:	b086      	sub	sp, #24
 80142d8:	af00      	add	r7, sp, #0
 80142da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80142e0:	687b      	ldr	r3, [r7, #4]
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	d04f      	beq.n	8014386 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80142e6:	2308      	movs	r3, #8
 80142e8:	425b      	negs	r3, r3
 80142ea:	697a      	ldr	r2, [r7, #20]
 80142ec:	4413      	add	r3, r2
 80142ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80142f0:	697b      	ldr	r3, [r7, #20]
 80142f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80142f4:	693b      	ldr	r3, [r7, #16]
 80142f6:	685a      	ldr	r2, [r3, #4]
 80142f8:	4b25      	ldr	r3, [pc, #148]	@ (8014390 <vPortFree+0xbc>)
 80142fa:	681b      	ldr	r3, [r3, #0]
 80142fc:	4013      	ands	r3, r2
 80142fe:	2b00      	cmp	r3, #0
 8014300:	d10b      	bne.n	801431a <vPortFree+0x46>
	__asm volatile
 8014302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014306:	f383 8811 	msr	BASEPRI, r3
 801430a:	f3bf 8f6f 	isb	sy
 801430e:	f3bf 8f4f 	dsb	sy
 8014312:	60fb      	str	r3, [r7, #12]
}
 8014314:	bf00      	nop
 8014316:	bf00      	nop
 8014318:	e7fd      	b.n	8014316 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801431a:	693b      	ldr	r3, [r7, #16]
 801431c:	681b      	ldr	r3, [r3, #0]
 801431e:	2b00      	cmp	r3, #0
 8014320:	d00b      	beq.n	801433a <vPortFree+0x66>
	__asm volatile
 8014322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014326:	f383 8811 	msr	BASEPRI, r3
 801432a:	f3bf 8f6f 	isb	sy
 801432e:	f3bf 8f4f 	dsb	sy
 8014332:	60bb      	str	r3, [r7, #8]
}
 8014334:	bf00      	nop
 8014336:	bf00      	nop
 8014338:	e7fd      	b.n	8014336 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801433a:	693b      	ldr	r3, [r7, #16]
 801433c:	685a      	ldr	r2, [r3, #4]
 801433e:	4b14      	ldr	r3, [pc, #80]	@ (8014390 <vPortFree+0xbc>)
 8014340:	681b      	ldr	r3, [r3, #0]
 8014342:	4013      	ands	r3, r2
 8014344:	2b00      	cmp	r3, #0
 8014346:	d01e      	beq.n	8014386 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014348:	693b      	ldr	r3, [r7, #16]
 801434a:	681b      	ldr	r3, [r3, #0]
 801434c:	2b00      	cmp	r3, #0
 801434e:	d11a      	bne.n	8014386 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014350:	693b      	ldr	r3, [r7, #16]
 8014352:	685a      	ldr	r2, [r3, #4]
 8014354:	4b0e      	ldr	r3, [pc, #56]	@ (8014390 <vPortFree+0xbc>)
 8014356:	681b      	ldr	r3, [r3, #0]
 8014358:	43db      	mvns	r3, r3
 801435a:	401a      	ands	r2, r3
 801435c:	693b      	ldr	r3, [r7, #16]
 801435e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014360:	f7ff f9ee 	bl	8013740 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014364:	693b      	ldr	r3, [r7, #16]
 8014366:	685a      	ldr	r2, [r3, #4]
 8014368:	4b0a      	ldr	r3, [pc, #40]	@ (8014394 <vPortFree+0xc0>)
 801436a:	681b      	ldr	r3, [r3, #0]
 801436c:	4413      	add	r3, r2
 801436e:	4a09      	ldr	r2, [pc, #36]	@ (8014394 <vPortFree+0xc0>)
 8014370:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014372:	6938      	ldr	r0, [r7, #16]
 8014374:	f000 f874 	bl	8014460 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8014378:	4b07      	ldr	r3, [pc, #28]	@ (8014398 <vPortFree+0xc4>)
 801437a:	681b      	ldr	r3, [r3, #0]
 801437c:	3301      	adds	r3, #1
 801437e:	4a06      	ldr	r2, [pc, #24]	@ (8014398 <vPortFree+0xc4>)
 8014380:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8014382:	f7ff f9eb 	bl	801375c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8014386:	bf00      	nop
 8014388:	3718      	adds	r7, #24
 801438a:	46bd      	mov	sp, r7
 801438c:	bd80      	pop	{r7, pc}
 801438e:	bf00      	nop
 8014390:	20004e78 	.word	0x20004e78
 8014394:	20004e68 	.word	0x20004e68
 8014398:	20004e74 	.word	0x20004e74

0801439c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801439c:	b480      	push	{r7}
 801439e:	b085      	sub	sp, #20
 80143a0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80143a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80143a6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80143a8:	4b27      	ldr	r3, [pc, #156]	@ (8014448 <prvHeapInit+0xac>)
 80143aa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80143ac:	68fb      	ldr	r3, [r7, #12]
 80143ae:	f003 0307 	and.w	r3, r3, #7
 80143b2:	2b00      	cmp	r3, #0
 80143b4:	d00c      	beq.n	80143d0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80143b6:	68fb      	ldr	r3, [r7, #12]
 80143b8:	3307      	adds	r3, #7
 80143ba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80143bc:	68fb      	ldr	r3, [r7, #12]
 80143be:	f023 0307 	bic.w	r3, r3, #7
 80143c2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80143c4:	68ba      	ldr	r2, [r7, #8]
 80143c6:	68fb      	ldr	r3, [r7, #12]
 80143c8:	1ad3      	subs	r3, r2, r3
 80143ca:	4a1f      	ldr	r2, [pc, #124]	@ (8014448 <prvHeapInit+0xac>)
 80143cc:	4413      	add	r3, r2
 80143ce:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80143d0:	68fb      	ldr	r3, [r7, #12]
 80143d2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80143d4:	4a1d      	ldr	r2, [pc, #116]	@ (801444c <prvHeapInit+0xb0>)
 80143d6:	687b      	ldr	r3, [r7, #4]
 80143d8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80143da:	4b1c      	ldr	r3, [pc, #112]	@ (801444c <prvHeapInit+0xb0>)
 80143dc:	2200      	movs	r2, #0
 80143de:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80143e0:	687b      	ldr	r3, [r7, #4]
 80143e2:	68ba      	ldr	r2, [r7, #8]
 80143e4:	4413      	add	r3, r2
 80143e6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80143e8:	2208      	movs	r2, #8
 80143ea:	68fb      	ldr	r3, [r7, #12]
 80143ec:	1a9b      	subs	r3, r3, r2
 80143ee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80143f0:	68fb      	ldr	r3, [r7, #12]
 80143f2:	f023 0307 	bic.w	r3, r3, #7
 80143f6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80143f8:	68fb      	ldr	r3, [r7, #12]
 80143fa:	4a15      	ldr	r2, [pc, #84]	@ (8014450 <prvHeapInit+0xb4>)
 80143fc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80143fe:	4b14      	ldr	r3, [pc, #80]	@ (8014450 <prvHeapInit+0xb4>)
 8014400:	681b      	ldr	r3, [r3, #0]
 8014402:	2200      	movs	r2, #0
 8014404:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8014406:	4b12      	ldr	r3, [pc, #72]	@ (8014450 <prvHeapInit+0xb4>)
 8014408:	681b      	ldr	r3, [r3, #0]
 801440a:	2200      	movs	r2, #0
 801440c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801440e:	687b      	ldr	r3, [r7, #4]
 8014410:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014412:	683b      	ldr	r3, [r7, #0]
 8014414:	68fa      	ldr	r2, [r7, #12]
 8014416:	1ad2      	subs	r2, r2, r3
 8014418:	683b      	ldr	r3, [r7, #0]
 801441a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801441c:	4b0c      	ldr	r3, [pc, #48]	@ (8014450 <prvHeapInit+0xb4>)
 801441e:	681a      	ldr	r2, [r3, #0]
 8014420:	683b      	ldr	r3, [r7, #0]
 8014422:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014424:	683b      	ldr	r3, [r7, #0]
 8014426:	685b      	ldr	r3, [r3, #4]
 8014428:	4a0a      	ldr	r2, [pc, #40]	@ (8014454 <prvHeapInit+0xb8>)
 801442a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801442c:	683b      	ldr	r3, [r7, #0]
 801442e:	685b      	ldr	r3, [r3, #4]
 8014430:	4a09      	ldr	r2, [pc, #36]	@ (8014458 <prvHeapInit+0xbc>)
 8014432:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014434:	4b09      	ldr	r3, [pc, #36]	@ (801445c <prvHeapInit+0xc0>)
 8014436:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801443a:	601a      	str	r2, [r3, #0]
}
 801443c:	bf00      	nop
 801443e:	3714      	adds	r7, #20
 8014440:	46bd      	mov	sp, r7
 8014442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014446:	4770      	bx	lr
 8014448:	20000e5c 	.word	0x20000e5c
 801444c:	20004e5c 	.word	0x20004e5c
 8014450:	20004e64 	.word	0x20004e64
 8014454:	20004e6c 	.word	0x20004e6c
 8014458:	20004e68 	.word	0x20004e68
 801445c:	20004e78 	.word	0x20004e78

08014460 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014460:	b480      	push	{r7}
 8014462:	b085      	sub	sp, #20
 8014464:	af00      	add	r7, sp, #0
 8014466:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014468:	4b28      	ldr	r3, [pc, #160]	@ (801450c <prvInsertBlockIntoFreeList+0xac>)
 801446a:	60fb      	str	r3, [r7, #12]
 801446c:	e002      	b.n	8014474 <prvInsertBlockIntoFreeList+0x14>
 801446e:	68fb      	ldr	r3, [r7, #12]
 8014470:	681b      	ldr	r3, [r3, #0]
 8014472:	60fb      	str	r3, [r7, #12]
 8014474:	68fb      	ldr	r3, [r7, #12]
 8014476:	681b      	ldr	r3, [r3, #0]
 8014478:	687a      	ldr	r2, [r7, #4]
 801447a:	429a      	cmp	r2, r3
 801447c:	d8f7      	bhi.n	801446e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801447e:	68fb      	ldr	r3, [r7, #12]
 8014480:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014482:	68fb      	ldr	r3, [r7, #12]
 8014484:	685b      	ldr	r3, [r3, #4]
 8014486:	68ba      	ldr	r2, [r7, #8]
 8014488:	4413      	add	r3, r2
 801448a:	687a      	ldr	r2, [r7, #4]
 801448c:	429a      	cmp	r2, r3
 801448e:	d108      	bne.n	80144a2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014490:	68fb      	ldr	r3, [r7, #12]
 8014492:	685a      	ldr	r2, [r3, #4]
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	685b      	ldr	r3, [r3, #4]
 8014498:	441a      	add	r2, r3
 801449a:	68fb      	ldr	r3, [r7, #12]
 801449c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801449e:	68fb      	ldr	r3, [r7, #12]
 80144a0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80144a2:	687b      	ldr	r3, [r7, #4]
 80144a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80144a6:	687b      	ldr	r3, [r7, #4]
 80144a8:	685b      	ldr	r3, [r3, #4]
 80144aa:	68ba      	ldr	r2, [r7, #8]
 80144ac:	441a      	add	r2, r3
 80144ae:	68fb      	ldr	r3, [r7, #12]
 80144b0:	681b      	ldr	r3, [r3, #0]
 80144b2:	429a      	cmp	r2, r3
 80144b4:	d118      	bne.n	80144e8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80144b6:	68fb      	ldr	r3, [r7, #12]
 80144b8:	681a      	ldr	r2, [r3, #0]
 80144ba:	4b15      	ldr	r3, [pc, #84]	@ (8014510 <prvInsertBlockIntoFreeList+0xb0>)
 80144bc:	681b      	ldr	r3, [r3, #0]
 80144be:	429a      	cmp	r2, r3
 80144c0:	d00d      	beq.n	80144de <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	685a      	ldr	r2, [r3, #4]
 80144c6:	68fb      	ldr	r3, [r7, #12]
 80144c8:	681b      	ldr	r3, [r3, #0]
 80144ca:	685b      	ldr	r3, [r3, #4]
 80144cc:	441a      	add	r2, r3
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80144d2:	68fb      	ldr	r3, [r7, #12]
 80144d4:	681b      	ldr	r3, [r3, #0]
 80144d6:	681a      	ldr	r2, [r3, #0]
 80144d8:	687b      	ldr	r3, [r7, #4]
 80144da:	601a      	str	r2, [r3, #0]
 80144dc:	e008      	b.n	80144f0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80144de:	4b0c      	ldr	r3, [pc, #48]	@ (8014510 <prvInsertBlockIntoFreeList+0xb0>)
 80144e0:	681a      	ldr	r2, [r3, #0]
 80144e2:	687b      	ldr	r3, [r7, #4]
 80144e4:	601a      	str	r2, [r3, #0]
 80144e6:	e003      	b.n	80144f0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80144e8:	68fb      	ldr	r3, [r7, #12]
 80144ea:	681a      	ldr	r2, [r3, #0]
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80144f0:	68fa      	ldr	r2, [r7, #12]
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	429a      	cmp	r2, r3
 80144f6:	d002      	beq.n	80144fe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80144f8:	68fb      	ldr	r3, [r7, #12]
 80144fa:	687a      	ldr	r2, [r7, #4]
 80144fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80144fe:	bf00      	nop
 8014500:	3714      	adds	r7, #20
 8014502:	46bd      	mov	sp, r7
 8014504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014508:	4770      	bx	lr
 801450a:	bf00      	nop
 801450c:	20004e5c 	.word	0x20004e5c
 8014510:	20004e64 	.word	0x20004e64

08014514 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8014514:	b580      	push	{r7, lr}
 8014516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &MSC_Desc, DEVICE_FS) != USBD_OK) {
 8014518:	2200      	movs	r2, #0
 801451a:	4912      	ldr	r1, [pc, #72]	@ (8014564 <MX_USB_Device_Init+0x50>)
 801451c:	4812      	ldr	r0, [pc, #72]	@ (8014568 <MX_USB_Device_Init+0x54>)
 801451e:	f7fd faf8 	bl	8011b12 <USBD_Init>
 8014522:	4603      	mov	r3, r0
 8014524:	2b00      	cmp	r3, #0
 8014526:	d001      	beq.n	801452c <MX_USB_Device_Init+0x18>
    Error_Handler();
 8014528:	f7ee f81c 	bl	8002564 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK) {
 801452c:	490f      	ldr	r1, [pc, #60]	@ (801456c <MX_USB_Device_Init+0x58>)
 801452e:	480e      	ldr	r0, [pc, #56]	@ (8014568 <MX_USB_Device_Init+0x54>)
 8014530:	f7fd fb1f 	bl	8011b72 <USBD_RegisterClass>
 8014534:	4603      	mov	r3, r0
 8014536:	2b00      	cmp	r3, #0
 8014538:	d001      	beq.n	801453e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 801453a:	f7ee f813 	bl	8002564 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK) {
 801453e:	490c      	ldr	r1, [pc, #48]	@ (8014570 <MX_USB_Device_Init+0x5c>)
 8014540:	4809      	ldr	r0, [pc, #36]	@ (8014568 <MX_USB_Device_Init+0x54>)
 8014542:	f7fb fcdb 	bl	800fefc <USBD_MSC_RegisterStorage>
 8014546:	4603      	mov	r3, r0
 8014548:	2b00      	cmp	r3, #0
 801454a:	d001      	beq.n	8014550 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 801454c:	f7ee f80a 	bl	8002564 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8014550:	4805      	ldr	r0, [pc, #20]	@ (8014568 <MX_USB_Device_Init+0x54>)
 8014552:	f7fd fb44 	bl	8011bde <USBD_Start>
 8014556:	4603      	mov	r3, r0
 8014558:	2b00      	cmp	r3, #0
 801455a:	d001      	beq.n	8014560 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 801455c:	f7ee f802 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8014560:	bf00      	nop
 8014562:	bd80      	pop	{r7, pc}
 8014564:	200000bc 	.word	0x200000bc
 8014568:	20004e7c 	.word	0x20004e7c
 801456c:	20000038 	.word	0x20000038
 8014570:	20000110 	.word	0x20000110

08014574 <USBD_MSC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014574:	b480      	push	{r7}
 8014576:	b083      	sub	sp, #12
 8014578:	af00      	add	r7, sp, #0
 801457a:	4603      	mov	r3, r0
 801457c:	6039      	str	r1, [r7, #0]
 801457e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_MSC_DeviceDesc);
 8014580:	683b      	ldr	r3, [r7, #0]
 8014582:	2212      	movs	r2, #18
 8014584:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_DeviceDesc;
 8014586:	4b03      	ldr	r3, [pc, #12]	@ (8014594 <USBD_MSC_DeviceDescriptor+0x20>)
}
 8014588:	4618      	mov	r0, r3
 801458a:	370c      	adds	r7, #12
 801458c:	46bd      	mov	sp, r7
 801458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014592:	4770      	bx	lr
 8014594:	200000dc 	.word	0x200000dc

08014598 <USBD_MSC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014598:	b480      	push	{r7}
 801459a:	b083      	sub	sp, #12
 801459c:	af00      	add	r7, sp, #0
 801459e:	4603      	mov	r3, r0
 80145a0:	6039      	str	r1, [r7, #0]
 80145a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80145a4:	683b      	ldr	r3, [r7, #0]
 80145a6:	2204      	movs	r2, #4
 80145a8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80145aa:	4b03      	ldr	r3, [pc, #12]	@ (80145b8 <USBD_MSC_LangIDStrDescriptor+0x20>)
}
 80145ac:	4618      	mov	r0, r3
 80145ae:	370c      	adds	r7, #12
 80145b0:	46bd      	mov	sp, r7
 80145b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145b6:	4770      	bx	lr
 80145b8:	200000f0 	.word	0x200000f0

080145bc <USBD_MSC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80145bc:	b580      	push	{r7, lr}
 80145be:	b082      	sub	sp, #8
 80145c0:	af00      	add	r7, sp, #0
 80145c2:	4603      	mov	r3, r0
 80145c4:	6039      	str	r1, [r7, #0]
 80145c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80145c8:	79fb      	ldrb	r3, [r7, #7]
 80145ca:	2b00      	cmp	r3, #0
 80145cc:	d105      	bne.n	80145da <USBD_MSC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80145ce:	683a      	ldr	r2, [r7, #0]
 80145d0:	4907      	ldr	r1, [pc, #28]	@ (80145f0 <USBD_MSC_ProductStrDescriptor+0x34>)
 80145d2:	4808      	ldr	r0, [pc, #32]	@ (80145f4 <USBD_MSC_ProductStrDescriptor+0x38>)
 80145d4:	f7fe fc60 	bl	8012e98 <USBD_GetString>
 80145d8:	e004      	b.n	80145e4 <USBD_MSC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80145da:	683a      	ldr	r2, [r7, #0]
 80145dc:	4904      	ldr	r1, [pc, #16]	@ (80145f0 <USBD_MSC_ProductStrDescriptor+0x34>)
 80145de:	4805      	ldr	r0, [pc, #20]	@ (80145f4 <USBD_MSC_ProductStrDescriptor+0x38>)
 80145e0:	f7fe fc5a 	bl	8012e98 <USBD_GetString>
  }
  return USBD_StrDesc;
 80145e4:	4b02      	ldr	r3, [pc, #8]	@ (80145f0 <USBD_MSC_ProductStrDescriptor+0x34>)
}
 80145e6:	4618      	mov	r0, r3
 80145e8:	3708      	adds	r7, #8
 80145ea:	46bd      	mov	sp, r7
 80145ec:	bd80      	pop	{r7, pc}
 80145ee:	bf00      	nop
 80145f0:	20005158 	.word	0x20005158
 80145f4:	0801b238 	.word	0x0801b238

080145f8 <USBD_MSC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80145f8:	b580      	push	{r7, lr}
 80145fa:	b082      	sub	sp, #8
 80145fc:	af00      	add	r7, sp, #0
 80145fe:	4603      	mov	r3, r0
 8014600:	6039      	str	r1, [r7, #0]
 8014602:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8014604:	683a      	ldr	r2, [r7, #0]
 8014606:	4904      	ldr	r1, [pc, #16]	@ (8014618 <USBD_MSC_ManufacturerStrDescriptor+0x20>)
 8014608:	4804      	ldr	r0, [pc, #16]	@ (801461c <USBD_MSC_ManufacturerStrDescriptor+0x24>)
 801460a:	f7fe fc45 	bl	8012e98 <USBD_GetString>
  return USBD_StrDesc;
 801460e:	4b02      	ldr	r3, [pc, #8]	@ (8014618 <USBD_MSC_ManufacturerStrDescriptor+0x20>)
}
 8014610:	4618      	mov	r0, r3
 8014612:	3708      	adds	r7, #8
 8014614:	46bd      	mov	sp, r7
 8014616:	bd80      	pop	{r7, pc}
 8014618:	20005158 	.word	0x20005158
 801461c:	0801b24c 	.word	0x0801b24c

08014620 <USBD_MSC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014620:	b580      	push	{r7, lr}
 8014622:	b082      	sub	sp, #8
 8014624:	af00      	add	r7, sp, #0
 8014626:	4603      	mov	r3, r0
 8014628:	6039      	str	r1, [r7, #0]
 801462a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801462c:	683b      	ldr	r3, [r7, #0]
 801462e:	221a      	movs	r2, #26
 8014630:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8014632:	f000 f843 	bl	80146bc <Get_SerialNum>

  /* USER CODE BEGIN USBD_MSC_SerialStrDescriptor */

  /* USER CODE END USBD_MSC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8014636:	4b02      	ldr	r3, [pc, #8]	@ (8014640 <USBD_MSC_SerialStrDescriptor+0x20>)
}
 8014638:	4618      	mov	r0, r3
 801463a:	3708      	adds	r7, #8
 801463c:	46bd      	mov	sp, r7
 801463e:	bd80      	pop	{r7, pc}
 8014640:	200000f4 	.word	0x200000f4

08014644 <USBD_MSC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014644:	b580      	push	{r7, lr}
 8014646:	b082      	sub	sp, #8
 8014648:	af00      	add	r7, sp, #0
 801464a:	4603      	mov	r3, r0
 801464c:	6039      	str	r1, [r7, #0]
 801464e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8014650:	79fb      	ldrb	r3, [r7, #7]
 8014652:	2b00      	cmp	r3, #0
 8014654:	d105      	bne.n	8014662 <USBD_MSC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8014656:	683a      	ldr	r2, [r7, #0]
 8014658:	4907      	ldr	r1, [pc, #28]	@ (8014678 <USBD_MSC_ConfigStrDescriptor+0x34>)
 801465a:	4808      	ldr	r0, [pc, #32]	@ (801467c <USBD_MSC_ConfigStrDescriptor+0x38>)
 801465c:	f7fe fc1c 	bl	8012e98 <USBD_GetString>
 8014660:	e004      	b.n	801466c <USBD_MSC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8014662:	683a      	ldr	r2, [r7, #0]
 8014664:	4904      	ldr	r1, [pc, #16]	@ (8014678 <USBD_MSC_ConfigStrDescriptor+0x34>)
 8014666:	4805      	ldr	r0, [pc, #20]	@ (801467c <USBD_MSC_ConfigStrDescriptor+0x38>)
 8014668:	f7fe fc16 	bl	8012e98 <USBD_GetString>
  }
  return USBD_StrDesc;
 801466c:	4b02      	ldr	r3, [pc, #8]	@ (8014678 <USBD_MSC_ConfigStrDescriptor+0x34>)
}
 801466e:	4618      	mov	r0, r3
 8014670:	3708      	adds	r7, #8
 8014672:	46bd      	mov	sp, r7
 8014674:	bd80      	pop	{r7, pc}
 8014676:	bf00      	nop
 8014678:	20005158 	.word	0x20005158
 801467c:	0801b260 	.word	0x0801b260

08014680 <USBD_MSC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014680:	b580      	push	{r7, lr}
 8014682:	b082      	sub	sp, #8
 8014684:	af00      	add	r7, sp, #0
 8014686:	4603      	mov	r3, r0
 8014688:	6039      	str	r1, [r7, #0]
 801468a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801468c:	79fb      	ldrb	r3, [r7, #7]
 801468e:	2b00      	cmp	r3, #0
 8014690:	d105      	bne.n	801469e <USBD_MSC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8014692:	683a      	ldr	r2, [r7, #0]
 8014694:	4907      	ldr	r1, [pc, #28]	@ (80146b4 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 8014696:	4808      	ldr	r0, [pc, #32]	@ (80146b8 <USBD_MSC_InterfaceStrDescriptor+0x38>)
 8014698:	f7fe fbfe 	bl	8012e98 <USBD_GetString>
 801469c:	e004      	b.n	80146a8 <USBD_MSC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801469e:	683a      	ldr	r2, [r7, #0]
 80146a0:	4904      	ldr	r1, [pc, #16]	@ (80146b4 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 80146a2:	4805      	ldr	r0, [pc, #20]	@ (80146b8 <USBD_MSC_InterfaceStrDescriptor+0x38>)
 80146a4:	f7fe fbf8 	bl	8012e98 <USBD_GetString>
  }
  return USBD_StrDesc;
 80146a8:	4b02      	ldr	r3, [pc, #8]	@ (80146b4 <USBD_MSC_InterfaceStrDescriptor+0x34>)
}
 80146aa:	4618      	mov	r0, r3
 80146ac:	3708      	adds	r7, #8
 80146ae:	46bd      	mov	sp, r7
 80146b0:	bd80      	pop	{r7, pc}
 80146b2:	bf00      	nop
 80146b4:	20005158 	.word	0x20005158
 80146b8:	0801b26c 	.word	0x0801b26c

080146bc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80146bc:	b580      	push	{r7, lr}
 80146be:	b084      	sub	sp, #16
 80146c0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80146c2:	4b0f      	ldr	r3, [pc, #60]	@ (8014700 <Get_SerialNum+0x44>)
 80146c4:	681b      	ldr	r3, [r3, #0]
 80146c6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80146c8:	4b0e      	ldr	r3, [pc, #56]	@ (8014704 <Get_SerialNum+0x48>)
 80146ca:	681b      	ldr	r3, [r3, #0]
 80146cc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80146ce:	4b0e      	ldr	r3, [pc, #56]	@ (8014708 <Get_SerialNum+0x4c>)
 80146d0:	681b      	ldr	r3, [r3, #0]
 80146d2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80146d4:	68fa      	ldr	r2, [r7, #12]
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	4413      	add	r3, r2
 80146da:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80146dc:	68fb      	ldr	r3, [r7, #12]
 80146de:	2b00      	cmp	r3, #0
 80146e0:	d009      	beq.n	80146f6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80146e2:	2208      	movs	r2, #8
 80146e4:	4909      	ldr	r1, [pc, #36]	@ (801470c <Get_SerialNum+0x50>)
 80146e6:	68f8      	ldr	r0, [r7, #12]
 80146e8:	f000 f814 	bl	8014714 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80146ec:	2204      	movs	r2, #4
 80146ee:	4908      	ldr	r1, [pc, #32]	@ (8014710 <Get_SerialNum+0x54>)
 80146f0:	68b8      	ldr	r0, [r7, #8]
 80146f2:	f000 f80f 	bl	8014714 <IntToUnicode>
  }
}
 80146f6:	bf00      	nop
 80146f8:	3710      	adds	r7, #16
 80146fa:	46bd      	mov	sp, r7
 80146fc:	bd80      	pop	{r7, pc}
 80146fe:	bf00      	nop
 8014700:	1fff7590 	.word	0x1fff7590
 8014704:	1fff7594 	.word	0x1fff7594
 8014708:	1fff7598 	.word	0x1fff7598
 801470c:	200000f6 	.word	0x200000f6
 8014710:	20000106 	.word	0x20000106

08014714 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8014714:	b480      	push	{r7}
 8014716:	b087      	sub	sp, #28
 8014718:	af00      	add	r7, sp, #0
 801471a:	60f8      	str	r0, [r7, #12]
 801471c:	60b9      	str	r1, [r7, #8]
 801471e:	4613      	mov	r3, r2
 8014720:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8014722:	2300      	movs	r3, #0
 8014724:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8014726:	2300      	movs	r3, #0
 8014728:	75fb      	strb	r3, [r7, #23]
 801472a:	e027      	b.n	801477c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801472c:	68fb      	ldr	r3, [r7, #12]
 801472e:	0f1b      	lsrs	r3, r3, #28
 8014730:	2b09      	cmp	r3, #9
 8014732:	d80b      	bhi.n	801474c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8014734:	68fb      	ldr	r3, [r7, #12]
 8014736:	0f1b      	lsrs	r3, r3, #28
 8014738:	b2da      	uxtb	r2, r3
 801473a:	7dfb      	ldrb	r3, [r7, #23]
 801473c:	005b      	lsls	r3, r3, #1
 801473e:	4619      	mov	r1, r3
 8014740:	68bb      	ldr	r3, [r7, #8]
 8014742:	440b      	add	r3, r1
 8014744:	3230      	adds	r2, #48	@ 0x30
 8014746:	b2d2      	uxtb	r2, r2
 8014748:	701a      	strb	r2, [r3, #0]
 801474a:	e00a      	b.n	8014762 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801474c:	68fb      	ldr	r3, [r7, #12]
 801474e:	0f1b      	lsrs	r3, r3, #28
 8014750:	b2da      	uxtb	r2, r3
 8014752:	7dfb      	ldrb	r3, [r7, #23]
 8014754:	005b      	lsls	r3, r3, #1
 8014756:	4619      	mov	r1, r3
 8014758:	68bb      	ldr	r3, [r7, #8]
 801475a:	440b      	add	r3, r1
 801475c:	3237      	adds	r2, #55	@ 0x37
 801475e:	b2d2      	uxtb	r2, r2
 8014760:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	011b      	lsls	r3, r3, #4
 8014766:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8014768:	7dfb      	ldrb	r3, [r7, #23]
 801476a:	005b      	lsls	r3, r3, #1
 801476c:	3301      	adds	r3, #1
 801476e:	68ba      	ldr	r2, [r7, #8]
 8014770:	4413      	add	r3, r2
 8014772:	2200      	movs	r2, #0
 8014774:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8014776:	7dfb      	ldrb	r3, [r7, #23]
 8014778:	3301      	adds	r3, #1
 801477a:	75fb      	strb	r3, [r7, #23]
 801477c:	7dfa      	ldrb	r2, [r7, #23]
 801477e:	79fb      	ldrb	r3, [r7, #7]
 8014780:	429a      	cmp	r2, r3
 8014782:	d3d3      	bcc.n	801472c <IntToUnicode+0x18>
  }
}
 8014784:	bf00      	nop
 8014786:	bf00      	nop
 8014788:	371c      	adds	r7, #28
 801478a:	46bd      	mov	sp, r7
 801478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014790:	4770      	bx	lr

08014792 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 8014792:	b480      	push	{r7}
 8014794:	b083      	sub	sp, #12
 8014796:	af00      	add	r7, sp, #0
 8014798:	4603      	mov	r3, r0
 801479a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 801479c:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 801479e:	4618      	mov	r0, r3
 80147a0:	370c      	adds	r7, #12
 80147a2:	46bd      	mov	sp, r7
 80147a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147a8:	4770      	bx	lr

080147aa <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 80147aa:	b480      	push	{r7}
 80147ac:	b085      	sub	sp, #20
 80147ae:	af00      	add	r7, sp, #0
 80147b0:	4603      	mov	r3, r0
 80147b2:	60b9      	str	r1, [r7, #8]
 80147b4:	607a      	str	r2, [r7, #4]
 80147b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  =STORAGE_BLK_NBR1;
 80147b8:	68bb      	ldr	r3, [r7, #8]
 80147ba:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80147be:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 80147c0:	687b      	ldr	r3, [r7, #4]
 80147c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80147c6:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 80147c8:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80147ca:	4618      	mov	r0, r3
 80147cc:	3714      	adds	r7, #20
 80147ce:	46bd      	mov	sp, r7
 80147d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147d4:	4770      	bx	lr

080147d6 <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 80147d6:	b480      	push	{r7}
 80147d8:	b083      	sub	sp, #12
 80147da:	af00      	add	r7, sp, #0
 80147dc:	4603      	mov	r3, r0
 80147de:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80147e0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80147e2:	4618      	mov	r0, r3
 80147e4:	370c      	adds	r7, #12
 80147e6:	46bd      	mov	sp, r7
 80147e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147ec:	4770      	bx	lr

080147ee <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 80147ee:	b480      	push	{r7}
 80147f0:	b083      	sub	sp, #12
 80147f2:	af00      	add	r7, sp, #0
 80147f4:	4603      	mov	r3, r0
 80147f6:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 80147f8:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80147fa:	4618      	mov	r0, r3
 80147fc:	370c      	adds	r7, #12
 80147fe:	46bd      	mov	sp, r7
 8014800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014804:	4770      	bx	lr

08014806 <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8014806:	b480      	push	{r7}
 8014808:	b085      	sub	sp, #20
 801480a:	af00      	add	r7, sp, #0
 801480c:	60b9      	str	r1, [r7, #8]
 801480e:	607a      	str	r2, [r7, #4]
 8014810:	461a      	mov	r2, r3
 8014812:	4603      	mov	r3, r0
 8014814:	73fb      	strb	r3, [r7, #15]
 8014816:	4613      	mov	r3, r2
 8014818:	81bb      	strh	r3, [r7, #12]
//	    if (SPIF_ReadPage(&hspif1, page_index + 1,(uint8_t *) buf + i * 512 + 256, 256, 0) != true)
//	      return USBD_FAIL;
//	  }
//	  return USBD_OK;
  /* USER CODE END 6 */
}
 801481a:	bf00      	nop
 801481c:	4618      	mov	r0, r3
 801481e:	3714      	adds	r7, #20
 8014820:	46bd      	mov	sp, r7
 8014822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014826:	4770      	bx	lr

08014828 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8014828:	b480      	push	{r7}
 801482a:	b085      	sub	sp, #20
 801482c:	af00      	add	r7, sp, #0
 801482e:	60b9      	str	r1, [r7, #8]
 8014830:	607a      	str	r2, [r7, #4]
 8014832:	461a      	mov	r2, r3
 8014834:	4603      	mov	r3, r0
 8014836:	73fb      	strb	r3, [r7, #15]
 8014838:	4613      	mov	r3, r2
 801483a:	81bb      	strh	r3, [r7, #12]
//	      return USBD_FAIL;
//	  }
//
//	  return USBD_OK;
  /* USER CODE END 7 */
}
 801483c:	bf00      	nop
 801483e:	4618      	mov	r0, r3
 8014840:	3714      	adds	r7, #20
 8014842:	46bd      	mov	sp, r7
 8014844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014848:	4770      	bx	lr

0801484a <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 801484a:	b480      	push	{r7}
 801484c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 801484e:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8014850:	4618      	mov	r0, r3
 8014852:	46bd      	mov	sp, r7
 8014854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014858:	4770      	bx	lr

0801485a <LL_AHB2_GRP1_EnableClock>:
{
 801485a:	b480      	push	{r7}
 801485c:	b085      	sub	sp, #20
 801485e:	af00      	add	r7, sp, #0
 8014860:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8014862:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014866:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014868:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 801486c:	687b      	ldr	r3, [r7, #4]
 801486e:	4313      	orrs	r3, r2
 8014870:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8014872:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014876:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	4013      	ands	r3, r2
 801487c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801487e:	68fb      	ldr	r3, [r7, #12]
}
 8014880:	bf00      	nop
 8014882:	3714      	adds	r7, #20
 8014884:	46bd      	mov	sp, r7
 8014886:	f85d 7b04 	ldr.w	r7, [sp], #4
 801488a:	4770      	bx	lr

0801488c <LL_APB1_GRP1_EnableClock>:
{
 801488c:	b480      	push	{r7}
 801488e:	b085      	sub	sp, #20
 8014890:	af00      	add	r7, sp, #0
 8014892:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8014894:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014898:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801489a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	4313      	orrs	r3, r2
 80148a2:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80148a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80148a8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80148aa:	687b      	ldr	r3, [r7, #4]
 80148ac:	4013      	ands	r3, r2
 80148ae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80148b0:	68fb      	ldr	r3, [r7, #12]
}
 80148b2:	bf00      	nop
 80148b4:	3714      	adds	r7, #20
 80148b6:	46bd      	mov	sp, r7
 80148b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148bc:	4770      	bx	lr
	...

080148c0 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80148c0:	b580      	push	{r7, lr}
 80148c2:	b09c      	sub	sp, #112	@ 0x70
 80148c4:	af00      	add	r7, sp, #0
 80148c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80148c8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80148cc:	2200      	movs	r2, #0
 80148ce:	601a      	str	r2, [r3, #0]
 80148d0:	605a      	str	r2, [r3, #4]
 80148d2:	609a      	str	r2, [r3, #8]
 80148d4:	60da      	str	r2, [r3, #12]
 80148d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80148d8:	f107 030c 	add.w	r3, r7, #12
 80148dc:	2250      	movs	r2, #80	@ 0x50
 80148de:	2100      	movs	r1, #0
 80148e0:	4618      	mov	r0, r3
 80148e2:	f001 fadc 	bl	8015e9e <memset>
  if(pcdHandle->Instance==USB)
 80148e6:	687b      	ldr	r3, [r7, #4]
 80148e8:	681b      	ldr	r3, [r3, #0]
 80148ea:	4a1b      	ldr	r2, [pc, #108]	@ (8014958 <HAL_PCD_MspInit+0x98>)
 80148ec:	4293      	cmp	r3, r2
 80148ee:	d12f      	bne.n	8014950 <HAL_PCD_MspInit+0x90>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80148f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80148f4:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80148f6:	2300      	movs	r3, #0
 80148f8:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80148fa:	f107 030c 	add.w	r3, r7, #12
 80148fe:	4618      	mov	r0, r3
 8014900:	f7f6 fd45 	bl	800b38e <HAL_RCCEx_PeriphCLKConfig>
 8014904:	4603      	mov	r3, r0
 8014906:	2b00      	cmp	r3, #0
 8014908:	d001      	beq.n	801490e <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 801490a:	f7ed fe2b 	bl	8002564 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801490e:	2001      	movs	r0, #1
 8014910:	f7ff ffa3 	bl	801485a <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8014914:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8014918:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801491a:	2302      	movs	r3, #2
 801491c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801491e:	2300      	movs	r3, #0
 8014920:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014922:	2300      	movs	r3, #0
 8014924:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8014926:	230a      	movs	r3, #10
 8014928:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801492a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 801492e:	4619      	mov	r1, r3
 8014930:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8014934:	f7f2 fadc 	bl	8006ef0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8014938:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 801493c:	f7ff ffa6 	bl	801488c <LL_APB1_GRP1_EnableClock>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
 8014940:	2200      	movs	r2, #0
 8014942:	2105      	movs	r1, #5
 8014944:	2014      	movs	r0, #20
 8014946:	f7f1 ffcb 	bl	80068e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 801494a:	2014      	movs	r0, #20
 801494c:	f7f1 ffe2 	bl	8006914 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8014950:	bf00      	nop
 8014952:	3770      	adds	r7, #112	@ 0x70
 8014954:	46bd      	mov	sp, r7
 8014956:	bd80      	pop	{r7, pc}
 8014958:	40006800 	.word	0x40006800

0801495c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801495c:	b580      	push	{r7, lr}
 801495e:	b082      	sub	sp, #8
 8014960:	af00      	add	r7, sp, #0
 8014962:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8014964:	687b      	ldr	r3, [r7, #4]
 8014966:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 801496a:	687b      	ldr	r3, [r7, #4]
 801496c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8014970:	4619      	mov	r1, r3
 8014972:	4610      	mov	r0, r2
 8014974:	f7fd f980 	bl	8011c78 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8014978:	bf00      	nop
 801497a:	3708      	adds	r7, #8
 801497c:	46bd      	mov	sp, r7
 801497e:	bd80      	pop	{r7, pc}

08014980 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014980:	b580      	push	{r7, lr}
 8014982:	b082      	sub	sp, #8
 8014984:	af00      	add	r7, sp, #0
 8014986:	6078      	str	r0, [r7, #4]
 8014988:	460b      	mov	r3, r1
 801498a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801498c:	687b      	ldr	r3, [r7, #4]
 801498e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8014992:	78fa      	ldrb	r2, [r7, #3]
 8014994:	6879      	ldr	r1, [r7, #4]
 8014996:	4613      	mov	r3, r2
 8014998:	009b      	lsls	r3, r3, #2
 801499a:	4413      	add	r3, r2
 801499c:	00db      	lsls	r3, r3, #3
 801499e:	440b      	add	r3, r1
 80149a0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80149a4:	681a      	ldr	r2, [r3, #0]
 80149a6:	78fb      	ldrb	r3, [r7, #3]
 80149a8:	4619      	mov	r1, r3
 80149aa:	f7fd f9ba 	bl	8011d22 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 80149ae:	bf00      	nop
 80149b0:	3708      	adds	r7, #8
 80149b2:	46bd      	mov	sp, r7
 80149b4:	bd80      	pop	{r7, pc}

080149b6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80149b6:	b580      	push	{r7, lr}
 80149b8:	b082      	sub	sp, #8
 80149ba:	af00      	add	r7, sp, #0
 80149bc:	6078      	str	r0, [r7, #4]
 80149be:	460b      	mov	r3, r1
 80149c0:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80149c8:	78fa      	ldrb	r2, [r7, #3]
 80149ca:	6879      	ldr	r1, [r7, #4]
 80149cc:	4613      	mov	r3, r2
 80149ce:	009b      	lsls	r3, r3, #2
 80149d0:	4413      	add	r3, r2
 80149d2:	00db      	lsls	r3, r3, #3
 80149d4:	440b      	add	r3, r1
 80149d6:	3324      	adds	r3, #36	@ 0x24
 80149d8:	681a      	ldr	r2, [r3, #0]
 80149da:	78fb      	ldrb	r3, [r7, #3]
 80149dc:	4619      	mov	r1, r3
 80149de:	f7fd fa5c 	bl	8011e9a <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 80149e2:	bf00      	nop
 80149e4:	3708      	adds	r7, #8
 80149e6:	46bd      	mov	sp, r7
 80149e8:	bd80      	pop	{r7, pc}

080149ea <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80149ea:	b580      	push	{r7, lr}
 80149ec:	b082      	sub	sp, #8
 80149ee:	af00      	add	r7, sp, #0
 80149f0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80149f8:	4618      	mov	r0, r3
 80149fa:	f7fd fba0 	bl	801213e <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80149fe:	bf00      	nop
 8014a00:	3708      	adds	r7, #8
 8014a02:	46bd      	mov	sp, r7
 8014a04:	bd80      	pop	{r7, pc}

08014a06 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014a06:	b580      	push	{r7, lr}
 8014a08:	b084      	sub	sp, #16
 8014a0a:	af00      	add	r7, sp, #0
 8014a0c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8014a0e:	2301      	movs	r3, #1
 8014a10:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8014a12:	687b      	ldr	r3, [r7, #4]
 8014a14:	795b      	ldrb	r3, [r3, #5]
 8014a16:	2b02      	cmp	r3, #2
 8014a18:	d001      	beq.n	8014a1e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8014a1a:	f7ed fda3 	bl	8002564 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8014a1e:	687b      	ldr	r3, [r7, #4]
 8014a20:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8014a24:	7bfa      	ldrb	r2, [r7, #15]
 8014a26:	4611      	mov	r1, r2
 8014a28:	4618      	mov	r0, r3
 8014a2a:	f7fd fb44 	bl	80120b6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8014a2e:	687b      	ldr	r3, [r7, #4]
 8014a30:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8014a34:	4618      	mov	r0, r3
 8014a36:	f7fd faeb 	bl	8012010 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8014a3a:	bf00      	nop
 8014a3c:	3710      	adds	r7, #16
 8014a3e:	46bd      	mov	sp, r7
 8014a40:	bd80      	pop	{r7, pc}
	...

08014a44 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014a44:	b580      	push	{r7, lr}
 8014a46:	b082      	sub	sp, #8
 8014a48:	af00      	add	r7, sp, #0
 8014a4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8014a52:	4618      	mov	r0, r3
 8014a54:	f7fd fb3f 	bl	80120d6 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	7a5b      	ldrb	r3, [r3, #9]
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	d005      	beq.n	8014a6c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014a60:	4b04      	ldr	r3, [pc, #16]	@ (8014a74 <HAL_PCD_SuspendCallback+0x30>)
 8014a62:	691b      	ldr	r3, [r3, #16]
 8014a64:	4a03      	ldr	r2, [pc, #12]	@ (8014a74 <HAL_PCD_SuspendCallback+0x30>)
 8014a66:	f043 0306 	orr.w	r3, r3, #6
 8014a6a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8014a6c:	bf00      	nop
 8014a6e:	3708      	adds	r7, #8
 8014a70:	46bd      	mov	sp, r7
 8014a72:	bd80      	pop	{r7, pc}
 8014a74:	e000ed00 	.word	0xe000ed00

08014a78 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014a78:	b580      	push	{r7, lr}
 8014a7a:	b082      	sub	sp, #8
 8014a7c:	af00      	add	r7, sp, #0
 8014a7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8014a80:	687b      	ldr	r3, [r7, #4]
 8014a82:	7a5b      	ldrb	r3, [r3, #9]
 8014a84:	2b00      	cmp	r3, #0
 8014a86:	d007      	beq.n	8014a98 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014a88:	4b08      	ldr	r3, [pc, #32]	@ (8014aac <HAL_PCD_ResumeCallback+0x34>)
 8014a8a:	691b      	ldr	r3, [r3, #16]
 8014a8c:	4a07      	ldr	r2, [pc, #28]	@ (8014aac <HAL_PCD_ResumeCallback+0x34>)
 8014a8e:	f023 0306 	bic.w	r3, r3, #6
 8014a92:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8014a94:	f000 fa10 	bl	8014eb8 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8014a98:	687b      	ldr	r3, [r7, #4]
 8014a9a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8014a9e:	4618      	mov	r0, r3
 8014aa0:	f7fd fb35 	bl	801210e <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8014aa4:	bf00      	nop
 8014aa6:	3708      	adds	r7, #8
 8014aa8:	46bd      	mov	sp, r7
 8014aaa:	bd80      	pop	{r7, pc}
 8014aac:	e000ed00 	.word	0xe000ed00

08014ab0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8014ab0:	b580      	push	{r7, lr}
 8014ab2:	b082      	sub	sp, #8
 8014ab4:	af00      	add	r7, sp, #0
 8014ab6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8014ab8:	4a27      	ldr	r2, [pc, #156]	@ (8014b58 <USBD_LL_Init+0xa8>)
 8014aba:	687b      	ldr	r3, [r7, #4]
 8014abc:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	4a25      	ldr	r2, [pc, #148]	@ (8014b58 <USBD_LL_Init+0xa8>)
 8014ac4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
/* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8014ac8:	f7f5 f8ec 	bl	8009ca4 <HAL_PWREx_EnableVddUSB>

  hpcd_USB_FS.Instance = USB;
 8014acc:	4b22      	ldr	r3, [pc, #136]	@ (8014b58 <USBD_LL_Init+0xa8>)
 8014ace:	4a23      	ldr	r2, [pc, #140]	@ (8014b5c <USBD_LL_Init+0xac>)
 8014ad0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8014ad2:	4b21      	ldr	r3, [pc, #132]	@ (8014b58 <USBD_LL_Init+0xa8>)
 8014ad4:	2208      	movs	r2, #8
 8014ad6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8014ad8:	4b1f      	ldr	r3, [pc, #124]	@ (8014b58 <USBD_LL_Init+0xa8>)
 8014ada:	2202      	movs	r2, #2
 8014adc:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8014ade:	4b1e      	ldr	r3, [pc, #120]	@ (8014b58 <USBD_LL_Init+0xa8>)
 8014ae0:	2202      	movs	r2, #2
 8014ae2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8014ae4:	4b1c      	ldr	r3, [pc, #112]	@ (8014b58 <USBD_LL_Init+0xa8>)
 8014ae6:	2200      	movs	r2, #0
 8014ae8:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8014aea:	4b1b      	ldr	r3, [pc, #108]	@ (8014b58 <USBD_LL_Init+0xa8>)
 8014aec:	2200      	movs	r2, #0
 8014aee:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8014af0:	4b19      	ldr	r3, [pc, #100]	@ (8014b58 <USBD_LL_Init+0xa8>)
 8014af2:	2200      	movs	r2, #0
 8014af4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8014af6:	4b18      	ldr	r3, [pc, #96]	@ (8014b58 <USBD_LL_Init+0xa8>)
 8014af8:	2200      	movs	r2, #0
 8014afa:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8014afc:	4816      	ldr	r0, [pc, #88]	@ (8014b58 <USBD_LL_Init+0xa8>)
 8014afe:	f7f3 fb43 	bl	8008188 <HAL_PCD_Init>
 8014b02:	4603      	mov	r3, r0
 8014b04:	2b00      	cmp	r3, #0
 8014b06:	d001      	beq.n	8014b0c <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8014b08:	f7ed fd2c 	bl	8002564 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8014b0c:	687b      	ldr	r3, [r7, #4]
 8014b0e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014b12:	2318      	movs	r3, #24
 8014b14:	2200      	movs	r2, #0
 8014b16:	2100      	movs	r1, #0
 8014b18:	f7f5 f838 	bl	8009b8c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8014b1c:	687b      	ldr	r3, [r7, #4]
 8014b1e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014b22:	2358      	movs	r3, #88	@ 0x58
 8014b24:	2200      	movs	r2, #0
 8014b26:	2180      	movs	r1, #128	@ 0x80
 8014b28:	f7f5 f830 	bl	8009b8c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 8014b2c:	687b      	ldr	r3, [r7, #4]
 8014b2e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014b32:	2398      	movs	r3, #152	@ 0x98
 8014b34:	2200      	movs	r2, #0
 8014b36:	2181      	movs	r1, #129	@ 0x81
 8014b38:	f7f5 f828 	bl	8009b8c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014b42:	23d8      	movs	r3, #216	@ 0xd8
 8014b44:	2200      	movs	r2, #0
 8014b46:	2101      	movs	r1, #1
 8014b48:	f7f5 f820 	bl	8009b8c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 8014b4c:	2300      	movs	r3, #0
}
 8014b4e:	4618      	mov	r0, r3
 8014b50:	3708      	adds	r7, #8
 8014b52:	46bd      	mov	sp, r7
 8014b54:	bd80      	pop	{r7, pc}
 8014b56:	bf00      	nop
 8014b58:	20005358 	.word	0x20005358
 8014b5c:	40006800 	.word	0x40006800

08014b60 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8014b60:	b580      	push	{r7, lr}
 8014b62:	b084      	sub	sp, #16
 8014b64:	af00      	add	r7, sp, #0
 8014b66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014b68:	2300      	movs	r3, #0
 8014b6a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014b6c:	2300      	movs	r3, #0
 8014b6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8014b70:	687b      	ldr	r3, [r7, #4]
 8014b72:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014b76:	4618      	mov	r0, r3
 8014b78:	f7f3 fbd4 	bl	8008324 <HAL_PCD_Start>
 8014b7c:	4603      	mov	r3, r0
 8014b7e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014b80:	7bfb      	ldrb	r3, [r7, #15]
 8014b82:	4618      	mov	r0, r3
 8014b84:	f000 f99e 	bl	8014ec4 <USBD_Get_USB_Status>
 8014b88:	4603      	mov	r3, r0
 8014b8a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014b8c:	7bbb      	ldrb	r3, [r7, #14]
}
 8014b8e:	4618      	mov	r0, r3
 8014b90:	3710      	adds	r7, #16
 8014b92:	46bd      	mov	sp, r7
 8014b94:	bd80      	pop	{r7, pc}

08014b96 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8014b96:	b580      	push	{r7, lr}
 8014b98:	b084      	sub	sp, #16
 8014b9a:	af00      	add	r7, sp, #0
 8014b9c:	6078      	str	r0, [r7, #4]
 8014b9e:	4608      	mov	r0, r1
 8014ba0:	4611      	mov	r1, r2
 8014ba2:	461a      	mov	r2, r3
 8014ba4:	4603      	mov	r3, r0
 8014ba6:	70fb      	strb	r3, [r7, #3]
 8014ba8:	460b      	mov	r3, r1
 8014baa:	70bb      	strb	r3, [r7, #2]
 8014bac:	4613      	mov	r3, r2
 8014bae:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014bb0:	2300      	movs	r3, #0
 8014bb2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014bb4:	2300      	movs	r3, #0
 8014bb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014bbe:	78bb      	ldrb	r3, [r7, #2]
 8014bc0:	883a      	ldrh	r2, [r7, #0]
 8014bc2:	78f9      	ldrb	r1, [r7, #3]
 8014bc4:	f7f3 fd1b 	bl	80085fe <HAL_PCD_EP_Open>
 8014bc8:	4603      	mov	r3, r0
 8014bca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014bcc:	7bfb      	ldrb	r3, [r7, #15]
 8014bce:	4618      	mov	r0, r3
 8014bd0:	f000 f978 	bl	8014ec4 <USBD_Get_USB_Status>
 8014bd4:	4603      	mov	r3, r0
 8014bd6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014bd8:	7bbb      	ldrb	r3, [r7, #14]
}
 8014bda:	4618      	mov	r0, r3
 8014bdc:	3710      	adds	r7, #16
 8014bde:	46bd      	mov	sp, r7
 8014be0:	bd80      	pop	{r7, pc}

08014be2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014be2:	b580      	push	{r7, lr}
 8014be4:	b084      	sub	sp, #16
 8014be6:	af00      	add	r7, sp, #0
 8014be8:	6078      	str	r0, [r7, #4]
 8014bea:	460b      	mov	r3, r1
 8014bec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014bee:	2300      	movs	r3, #0
 8014bf0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014bf2:	2300      	movs	r3, #0
 8014bf4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8014bf6:	687b      	ldr	r3, [r7, #4]
 8014bf8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014bfc:	78fa      	ldrb	r2, [r7, #3]
 8014bfe:	4611      	mov	r1, r2
 8014c00:	4618      	mov	r0, r3
 8014c02:	f7f3 fd5b 	bl	80086bc <HAL_PCD_EP_Close>
 8014c06:	4603      	mov	r3, r0
 8014c08:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014c0a:	7bfb      	ldrb	r3, [r7, #15]
 8014c0c:	4618      	mov	r0, r3
 8014c0e:	f000 f959 	bl	8014ec4 <USBD_Get_USB_Status>
 8014c12:	4603      	mov	r3, r0
 8014c14:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014c16:	7bbb      	ldrb	r3, [r7, #14]
}
 8014c18:	4618      	mov	r0, r3
 8014c1a:	3710      	adds	r7, #16
 8014c1c:	46bd      	mov	sp, r7
 8014c1e:	bd80      	pop	{r7, pc}

08014c20 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014c20:	b580      	push	{r7, lr}
 8014c22:	b084      	sub	sp, #16
 8014c24:	af00      	add	r7, sp, #0
 8014c26:	6078      	str	r0, [r7, #4]
 8014c28:	460b      	mov	r3, r1
 8014c2a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014c2c:	2300      	movs	r3, #0
 8014c2e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014c30:	2300      	movs	r3, #0
 8014c32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014c3a:	78fa      	ldrb	r2, [r7, #3]
 8014c3c:	4611      	mov	r1, r2
 8014c3e:	4618      	mov	r0, r3
 8014c40:	f7f3 feaa 	bl	8008998 <HAL_PCD_EP_Flush>
 8014c44:	4603      	mov	r3, r0
 8014c46:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014c48:	7bfb      	ldrb	r3, [r7, #15]
 8014c4a:	4618      	mov	r0, r3
 8014c4c:	f000 f93a 	bl	8014ec4 <USBD_Get_USB_Status>
 8014c50:	4603      	mov	r3, r0
 8014c52:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014c54:	7bbb      	ldrb	r3, [r7, #14]
}
 8014c56:	4618      	mov	r0, r3
 8014c58:	3710      	adds	r7, #16
 8014c5a:	46bd      	mov	sp, r7
 8014c5c:	bd80      	pop	{r7, pc}

08014c5e <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014c5e:	b580      	push	{r7, lr}
 8014c60:	b084      	sub	sp, #16
 8014c62:	af00      	add	r7, sp, #0
 8014c64:	6078      	str	r0, [r7, #4]
 8014c66:	460b      	mov	r3, r1
 8014c68:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014c6a:	2300      	movs	r3, #0
 8014c6c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014c6e:	2300      	movs	r3, #0
 8014c70:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8014c72:	687b      	ldr	r3, [r7, #4]
 8014c74:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014c78:	78fa      	ldrb	r2, [r7, #3]
 8014c7a:	4611      	mov	r1, r2
 8014c7c:	4618      	mov	r0, r3
 8014c7e:	f7f3 fde5 	bl	800884c <HAL_PCD_EP_SetStall>
 8014c82:	4603      	mov	r3, r0
 8014c84:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014c86:	7bfb      	ldrb	r3, [r7, #15]
 8014c88:	4618      	mov	r0, r3
 8014c8a:	f000 f91b 	bl	8014ec4 <USBD_Get_USB_Status>
 8014c8e:	4603      	mov	r3, r0
 8014c90:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014c92:	7bbb      	ldrb	r3, [r7, #14]
}
 8014c94:	4618      	mov	r0, r3
 8014c96:	3710      	adds	r7, #16
 8014c98:	46bd      	mov	sp, r7
 8014c9a:	bd80      	pop	{r7, pc}

08014c9c <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014c9c:	b580      	push	{r7, lr}
 8014c9e:	b084      	sub	sp, #16
 8014ca0:	af00      	add	r7, sp, #0
 8014ca2:	6078      	str	r0, [r7, #4]
 8014ca4:	460b      	mov	r3, r1
 8014ca6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014ca8:	2300      	movs	r3, #0
 8014caa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014cac:	2300      	movs	r3, #0
 8014cae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014cb6:	78fa      	ldrb	r2, [r7, #3]
 8014cb8:	4611      	mov	r1, r2
 8014cba:	4618      	mov	r0, r3
 8014cbc:	f7f3 fe18 	bl	80088f0 <HAL_PCD_EP_ClrStall>
 8014cc0:	4603      	mov	r3, r0
 8014cc2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014cc4:	7bfb      	ldrb	r3, [r7, #15]
 8014cc6:	4618      	mov	r0, r3
 8014cc8:	f000 f8fc 	bl	8014ec4 <USBD_Get_USB_Status>
 8014ccc:	4603      	mov	r3, r0
 8014cce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014cd0:	7bbb      	ldrb	r3, [r7, #14]
}
 8014cd2:	4618      	mov	r0, r3
 8014cd4:	3710      	adds	r7, #16
 8014cd6:	46bd      	mov	sp, r7
 8014cd8:	bd80      	pop	{r7, pc}

08014cda <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014cda:	b480      	push	{r7}
 8014cdc:	b085      	sub	sp, #20
 8014cde:	af00      	add	r7, sp, #0
 8014ce0:	6078      	str	r0, [r7, #4]
 8014ce2:	460b      	mov	r3, r1
 8014ce4:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8014ce6:	687b      	ldr	r3, [r7, #4]
 8014ce8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014cec:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8014cee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	da0b      	bge.n	8014d0e <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8014cf6:	78fb      	ldrb	r3, [r7, #3]
 8014cf8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014cfc:	68f9      	ldr	r1, [r7, #12]
 8014cfe:	4613      	mov	r3, r2
 8014d00:	009b      	lsls	r3, r3, #2
 8014d02:	4413      	add	r3, r2
 8014d04:	00db      	lsls	r3, r3, #3
 8014d06:	440b      	add	r3, r1
 8014d08:	3312      	adds	r3, #18
 8014d0a:	781b      	ldrb	r3, [r3, #0]
 8014d0c:	e00b      	b.n	8014d26 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8014d0e:	78fb      	ldrb	r3, [r7, #3]
 8014d10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014d14:	68f9      	ldr	r1, [r7, #12]
 8014d16:	4613      	mov	r3, r2
 8014d18:	009b      	lsls	r3, r3, #2
 8014d1a:	4413      	add	r3, r2
 8014d1c:	00db      	lsls	r3, r3, #3
 8014d1e:	440b      	add	r3, r1
 8014d20:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8014d24:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014d26:	4618      	mov	r0, r3
 8014d28:	3714      	adds	r7, #20
 8014d2a:	46bd      	mov	sp, r7
 8014d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d30:	4770      	bx	lr

08014d32 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8014d32:	b580      	push	{r7, lr}
 8014d34:	b084      	sub	sp, #16
 8014d36:	af00      	add	r7, sp, #0
 8014d38:	6078      	str	r0, [r7, #4]
 8014d3a:	460b      	mov	r3, r1
 8014d3c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014d3e:	2300      	movs	r3, #0
 8014d40:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014d42:	2300      	movs	r3, #0
 8014d44:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8014d46:	687b      	ldr	r3, [r7, #4]
 8014d48:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014d4c:	78fa      	ldrb	r2, [r7, #3]
 8014d4e:	4611      	mov	r1, r2
 8014d50:	4618      	mov	r0, r3
 8014d52:	f7f3 fc30 	bl	80085b6 <HAL_PCD_SetAddress>
 8014d56:	4603      	mov	r3, r0
 8014d58:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014d5a:	7bfb      	ldrb	r3, [r7, #15]
 8014d5c:	4618      	mov	r0, r3
 8014d5e:	f000 f8b1 	bl	8014ec4 <USBD_Get_USB_Status>
 8014d62:	4603      	mov	r3, r0
 8014d64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014d66:	7bbb      	ldrb	r3, [r7, #14]
}
 8014d68:	4618      	mov	r0, r3
 8014d6a:	3710      	adds	r7, #16
 8014d6c:	46bd      	mov	sp, r7
 8014d6e:	bd80      	pop	{r7, pc}

08014d70 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8014d70:	b580      	push	{r7, lr}
 8014d72:	b086      	sub	sp, #24
 8014d74:	af00      	add	r7, sp, #0
 8014d76:	60f8      	str	r0, [r7, #12]
 8014d78:	607a      	str	r2, [r7, #4]
 8014d7a:	603b      	str	r3, [r7, #0]
 8014d7c:	460b      	mov	r3, r1
 8014d7e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014d80:	2300      	movs	r3, #0
 8014d82:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014d84:	2300      	movs	r3, #0
 8014d86:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8014d88:	68fb      	ldr	r3, [r7, #12]
 8014d8a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014d8e:	7af9      	ldrb	r1, [r7, #11]
 8014d90:	683b      	ldr	r3, [r7, #0]
 8014d92:	687a      	ldr	r2, [r7, #4]
 8014d94:	f7f3 fd23 	bl	80087de <HAL_PCD_EP_Transmit>
 8014d98:	4603      	mov	r3, r0
 8014d9a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014d9c:	7dfb      	ldrb	r3, [r7, #23]
 8014d9e:	4618      	mov	r0, r3
 8014da0:	f000 f890 	bl	8014ec4 <USBD_Get_USB_Status>
 8014da4:	4603      	mov	r3, r0
 8014da6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014da8:	7dbb      	ldrb	r3, [r7, #22]
}
 8014daa:	4618      	mov	r0, r3
 8014dac:	3718      	adds	r7, #24
 8014dae:	46bd      	mov	sp, r7
 8014db0:	bd80      	pop	{r7, pc}

08014db2 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8014db2:	b580      	push	{r7, lr}
 8014db4:	b086      	sub	sp, #24
 8014db6:	af00      	add	r7, sp, #0
 8014db8:	60f8      	str	r0, [r7, #12]
 8014dba:	607a      	str	r2, [r7, #4]
 8014dbc:	603b      	str	r3, [r7, #0]
 8014dbe:	460b      	mov	r3, r1
 8014dc0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014dc2:	2300      	movs	r3, #0
 8014dc4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014dc6:	2300      	movs	r3, #0
 8014dc8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8014dca:	68fb      	ldr	r3, [r7, #12]
 8014dcc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014dd0:	7af9      	ldrb	r1, [r7, #11]
 8014dd2:	683b      	ldr	r3, [r7, #0]
 8014dd4:	687a      	ldr	r2, [r7, #4]
 8014dd6:	f7f3 fcb9 	bl	800874c <HAL_PCD_EP_Receive>
 8014dda:	4603      	mov	r3, r0
 8014ddc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014dde:	7dfb      	ldrb	r3, [r7, #23]
 8014de0:	4618      	mov	r0, r3
 8014de2:	f000 f86f 	bl	8014ec4 <USBD_Get_USB_Status>
 8014de6:	4603      	mov	r3, r0
 8014de8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014dea:	7dbb      	ldrb	r3, [r7, #22]
}
 8014dec:	4618      	mov	r0, r3
 8014dee:	3718      	adds	r7, #24
 8014df0:	46bd      	mov	sp, r7
 8014df2:	bd80      	pop	{r7, pc}

08014df4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014df4:	b580      	push	{r7, lr}
 8014df6:	b082      	sub	sp, #8
 8014df8:	af00      	add	r7, sp, #0
 8014dfa:	6078      	str	r0, [r7, #4]
 8014dfc:	460b      	mov	r3, r1
 8014dfe:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014e06:	78fa      	ldrb	r2, [r7, #3]
 8014e08:	4611      	mov	r1, r2
 8014e0a:	4618      	mov	r0, r3
 8014e0c:	f7f3 fccf 	bl	80087ae <HAL_PCD_EP_GetRxCount>
 8014e10:	4603      	mov	r3, r0
}
 8014e12:	4618      	mov	r0, r3
 8014e14:	3708      	adds	r7, #8
 8014e16:	46bd      	mov	sp, r7
 8014e18:	bd80      	pop	{r7, pc}
	...

08014e1c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014e1c:	b580      	push	{r7, lr}
 8014e1e:	b082      	sub	sp, #8
 8014e20:	af00      	add	r7, sp, #0
 8014e22:	6078      	str	r0, [r7, #4]
 8014e24:	460b      	mov	r3, r1
 8014e26:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8014e28:	78fb      	ldrb	r3, [r7, #3]
 8014e2a:	2b00      	cmp	r3, #0
 8014e2c:	d002      	beq.n	8014e34 <HAL_PCDEx_LPM_Callback+0x18>
 8014e2e:	2b01      	cmp	r3, #1
 8014e30:	d013      	beq.n	8014e5a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8014e32:	e023      	b.n	8014e7c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	7a5b      	ldrb	r3, [r3, #9]
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	d007      	beq.n	8014e4c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8014e3c:	f000 f83c 	bl	8014eb8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014e40:	4b10      	ldr	r3, [pc, #64]	@ (8014e84 <HAL_PCDEx_LPM_Callback+0x68>)
 8014e42:	691b      	ldr	r3, [r3, #16]
 8014e44:	4a0f      	ldr	r2, [pc, #60]	@ (8014e84 <HAL_PCDEx_LPM_Callback+0x68>)
 8014e46:	f023 0306 	bic.w	r3, r3, #6
 8014e4a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8014e52:	4618      	mov	r0, r3
 8014e54:	f7fd f95b 	bl	801210e <USBD_LL_Resume>
    break;
 8014e58:	e010      	b.n	8014e7c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8014e5a:	687b      	ldr	r3, [r7, #4]
 8014e5c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8014e60:	4618      	mov	r0, r3
 8014e62:	f7fd f938 	bl	80120d6 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	7a5b      	ldrb	r3, [r3, #9]
 8014e6a:	2b00      	cmp	r3, #0
 8014e6c:	d005      	beq.n	8014e7a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014e6e:	4b05      	ldr	r3, [pc, #20]	@ (8014e84 <HAL_PCDEx_LPM_Callback+0x68>)
 8014e70:	691b      	ldr	r3, [r3, #16]
 8014e72:	4a04      	ldr	r2, [pc, #16]	@ (8014e84 <HAL_PCDEx_LPM_Callback+0x68>)
 8014e74:	f043 0306 	orr.w	r3, r3, #6
 8014e78:	6113      	str	r3, [r2, #16]
    break;
 8014e7a:	bf00      	nop
}
 8014e7c:	bf00      	nop
 8014e7e:	3708      	adds	r7, #8
 8014e80:	46bd      	mov	sp, r7
 8014e82:	bd80      	pop	{r7, pc}
 8014e84:	e000ed00 	.word	0xe000ed00

08014e88 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8014e88:	b480      	push	{r7}
 8014e8a:	b083      	sub	sp, #12
 8014e8c:	af00      	add	r7, sp, #0
 8014e8e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8014e90:	4b03      	ldr	r3, [pc, #12]	@ (8014ea0 <USBD_static_malloc+0x18>)
}
 8014e92:	4618      	mov	r0, r3
 8014e94:	370c      	adds	r7, #12
 8014e96:	46bd      	mov	sp, r7
 8014e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e9c:	4770      	bx	lr
 8014e9e:	bf00      	nop
 8014ea0:	20005634 	.word	0x20005634

08014ea4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8014ea4:	b480      	push	{r7}
 8014ea6:	b083      	sub	sp, #12
 8014ea8:	af00      	add	r7, sp, #0
 8014eaa:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8014eac:	bf00      	nop
 8014eae:	370c      	adds	r7, #12
 8014eb0:	46bd      	mov	sp, r7
 8014eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014eb6:	4770      	bx	lr

08014eb8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8014eb8:	b580      	push	{r7, lr}
 8014eba:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8014ebc:	f7ed fabc 	bl	8002438 <SystemClock_Config>
}
 8014ec0:	bf00      	nop
 8014ec2:	bd80      	pop	{r7, pc}

08014ec4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014ec4:	b480      	push	{r7}
 8014ec6:	b085      	sub	sp, #20
 8014ec8:	af00      	add	r7, sp, #0
 8014eca:	4603      	mov	r3, r0
 8014ecc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014ece:	2300      	movs	r3, #0
 8014ed0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8014ed2:	79fb      	ldrb	r3, [r7, #7]
 8014ed4:	2b03      	cmp	r3, #3
 8014ed6:	d817      	bhi.n	8014f08 <USBD_Get_USB_Status+0x44>
 8014ed8:	a201      	add	r2, pc, #4	@ (adr r2, 8014ee0 <USBD_Get_USB_Status+0x1c>)
 8014eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014ede:	bf00      	nop
 8014ee0:	08014ef1 	.word	0x08014ef1
 8014ee4:	08014ef7 	.word	0x08014ef7
 8014ee8:	08014efd 	.word	0x08014efd
 8014eec:	08014f03 	.word	0x08014f03
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8014ef0:	2300      	movs	r3, #0
 8014ef2:	73fb      	strb	r3, [r7, #15]
    break;
 8014ef4:	e00b      	b.n	8014f0e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014ef6:	2303      	movs	r3, #3
 8014ef8:	73fb      	strb	r3, [r7, #15]
    break;
 8014efa:	e008      	b.n	8014f0e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014efc:	2301      	movs	r3, #1
 8014efe:	73fb      	strb	r3, [r7, #15]
    break;
 8014f00:	e005      	b.n	8014f0e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014f02:	2303      	movs	r3, #3
 8014f04:	73fb      	strb	r3, [r7, #15]
    break;
 8014f06:	e002      	b.n	8014f0e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8014f08:	2303      	movs	r3, #3
 8014f0a:	73fb      	strb	r3, [r7, #15]
    break;
 8014f0c:	bf00      	nop
  }
  return usb_status;
 8014f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014f10:	4618      	mov	r0, r3
 8014f12:	3714      	adds	r7, #20
 8014f14:	46bd      	mov	sp, r7
 8014f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f1a:	4770      	bx	lr

08014f1c <__cvt>:
 8014f1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014f20:	ec57 6b10 	vmov	r6, r7, d0
 8014f24:	2f00      	cmp	r7, #0
 8014f26:	460c      	mov	r4, r1
 8014f28:	4619      	mov	r1, r3
 8014f2a:	463b      	mov	r3, r7
 8014f2c:	bfbb      	ittet	lt
 8014f2e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8014f32:	461f      	movlt	r7, r3
 8014f34:	2300      	movge	r3, #0
 8014f36:	232d      	movlt	r3, #45	@ 0x2d
 8014f38:	700b      	strb	r3, [r1, #0]
 8014f3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014f3c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8014f40:	4691      	mov	r9, r2
 8014f42:	f023 0820 	bic.w	r8, r3, #32
 8014f46:	bfbc      	itt	lt
 8014f48:	4632      	movlt	r2, r6
 8014f4a:	4616      	movlt	r6, r2
 8014f4c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014f50:	d005      	beq.n	8014f5e <__cvt+0x42>
 8014f52:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8014f56:	d100      	bne.n	8014f5a <__cvt+0x3e>
 8014f58:	3401      	adds	r4, #1
 8014f5a:	2102      	movs	r1, #2
 8014f5c:	e000      	b.n	8014f60 <__cvt+0x44>
 8014f5e:	2103      	movs	r1, #3
 8014f60:	ab03      	add	r3, sp, #12
 8014f62:	9301      	str	r3, [sp, #4]
 8014f64:	ab02      	add	r3, sp, #8
 8014f66:	9300      	str	r3, [sp, #0]
 8014f68:	ec47 6b10 	vmov	d0, r6, r7
 8014f6c:	4653      	mov	r3, sl
 8014f6e:	4622      	mov	r2, r4
 8014f70:	f001 f912 	bl	8016198 <_dtoa_r>
 8014f74:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8014f78:	4605      	mov	r5, r0
 8014f7a:	d119      	bne.n	8014fb0 <__cvt+0x94>
 8014f7c:	f019 0f01 	tst.w	r9, #1
 8014f80:	d00e      	beq.n	8014fa0 <__cvt+0x84>
 8014f82:	eb00 0904 	add.w	r9, r0, r4
 8014f86:	2200      	movs	r2, #0
 8014f88:	2300      	movs	r3, #0
 8014f8a:	4630      	mov	r0, r6
 8014f8c:	4639      	mov	r1, r7
 8014f8e:	f7eb fd73 	bl	8000a78 <__aeabi_dcmpeq>
 8014f92:	b108      	cbz	r0, 8014f98 <__cvt+0x7c>
 8014f94:	f8cd 900c 	str.w	r9, [sp, #12]
 8014f98:	2230      	movs	r2, #48	@ 0x30
 8014f9a:	9b03      	ldr	r3, [sp, #12]
 8014f9c:	454b      	cmp	r3, r9
 8014f9e:	d31e      	bcc.n	8014fde <__cvt+0xc2>
 8014fa0:	9b03      	ldr	r3, [sp, #12]
 8014fa2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014fa4:	1b5b      	subs	r3, r3, r5
 8014fa6:	4628      	mov	r0, r5
 8014fa8:	6013      	str	r3, [r2, #0]
 8014faa:	b004      	add	sp, #16
 8014fac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014fb0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014fb4:	eb00 0904 	add.w	r9, r0, r4
 8014fb8:	d1e5      	bne.n	8014f86 <__cvt+0x6a>
 8014fba:	7803      	ldrb	r3, [r0, #0]
 8014fbc:	2b30      	cmp	r3, #48	@ 0x30
 8014fbe:	d10a      	bne.n	8014fd6 <__cvt+0xba>
 8014fc0:	2200      	movs	r2, #0
 8014fc2:	2300      	movs	r3, #0
 8014fc4:	4630      	mov	r0, r6
 8014fc6:	4639      	mov	r1, r7
 8014fc8:	f7eb fd56 	bl	8000a78 <__aeabi_dcmpeq>
 8014fcc:	b918      	cbnz	r0, 8014fd6 <__cvt+0xba>
 8014fce:	f1c4 0401 	rsb	r4, r4, #1
 8014fd2:	f8ca 4000 	str.w	r4, [sl]
 8014fd6:	f8da 3000 	ldr.w	r3, [sl]
 8014fda:	4499      	add	r9, r3
 8014fdc:	e7d3      	b.n	8014f86 <__cvt+0x6a>
 8014fde:	1c59      	adds	r1, r3, #1
 8014fe0:	9103      	str	r1, [sp, #12]
 8014fe2:	701a      	strb	r2, [r3, #0]
 8014fe4:	e7d9      	b.n	8014f9a <__cvt+0x7e>

08014fe6 <__exponent>:
 8014fe6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014fe8:	2900      	cmp	r1, #0
 8014fea:	bfba      	itte	lt
 8014fec:	4249      	neglt	r1, r1
 8014fee:	232d      	movlt	r3, #45	@ 0x2d
 8014ff0:	232b      	movge	r3, #43	@ 0x2b
 8014ff2:	2909      	cmp	r1, #9
 8014ff4:	7002      	strb	r2, [r0, #0]
 8014ff6:	7043      	strb	r3, [r0, #1]
 8014ff8:	dd29      	ble.n	801504e <__exponent+0x68>
 8014ffa:	f10d 0307 	add.w	r3, sp, #7
 8014ffe:	461d      	mov	r5, r3
 8015000:	270a      	movs	r7, #10
 8015002:	461a      	mov	r2, r3
 8015004:	fbb1 f6f7 	udiv	r6, r1, r7
 8015008:	fb07 1416 	mls	r4, r7, r6, r1
 801500c:	3430      	adds	r4, #48	@ 0x30
 801500e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8015012:	460c      	mov	r4, r1
 8015014:	2c63      	cmp	r4, #99	@ 0x63
 8015016:	f103 33ff 	add.w	r3, r3, #4294967295
 801501a:	4631      	mov	r1, r6
 801501c:	dcf1      	bgt.n	8015002 <__exponent+0x1c>
 801501e:	3130      	adds	r1, #48	@ 0x30
 8015020:	1e94      	subs	r4, r2, #2
 8015022:	f803 1c01 	strb.w	r1, [r3, #-1]
 8015026:	1c41      	adds	r1, r0, #1
 8015028:	4623      	mov	r3, r4
 801502a:	42ab      	cmp	r3, r5
 801502c:	d30a      	bcc.n	8015044 <__exponent+0x5e>
 801502e:	f10d 0309 	add.w	r3, sp, #9
 8015032:	1a9b      	subs	r3, r3, r2
 8015034:	42ac      	cmp	r4, r5
 8015036:	bf88      	it	hi
 8015038:	2300      	movhi	r3, #0
 801503a:	3302      	adds	r3, #2
 801503c:	4403      	add	r3, r0
 801503e:	1a18      	subs	r0, r3, r0
 8015040:	b003      	add	sp, #12
 8015042:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015044:	f813 6b01 	ldrb.w	r6, [r3], #1
 8015048:	f801 6f01 	strb.w	r6, [r1, #1]!
 801504c:	e7ed      	b.n	801502a <__exponent+0x44>
 801504e:	2330      	movs	r3, #48	@ 0x30
 8015050:	3130      	adds	r1, #48	@ 0x30
 8015052:	7083      	strb	r3, [r0, #2]
 8015054:	70c1      	strb	r1, [r0, #3]
 8015056:	1d03      	adds	r3, r0, #4
 8015058:	e7f1      	b.n	801503e <__exponent+0x58>
	...

0801505c <_printf_float>:
 801505c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015060:	b08d      	sub	sp, #52	@ 0x34
 8015062:	460c      	mov	r4, r1
 8015064:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8015068:	4616      	mov	r6, r2
 801506a:	461f      	mov	r7, r3
 801506c:	4605      	mov	r5, r0
 801506e:	f000 ff1f 	bl	8015eb0 <_localeconv_r>
 8015072:	6803      	ldr	r3, [r0, #0]
 8015074:	9304      	str	r3, [sp, #16]
 8015076:	4618      	mov	r0, r3
 8015078:	f7eb f8d2 	bl	8000220 <strlen>
 801507c:	2300      	movs	r3, #0
 801507e:	930a      	str	r3, [sp, #40]	@ 0x28
 8015080:	f8d8 3000 	ldr.w	r3, [r8]
 8015084:	9005      	str	r0, [sp, #20]
 8015086:	3307      	adds	r3, #7
 8015088:	f023 0307 	bic.w	r3, r3, #7
 801508c:	f103 0208 	add.w	r2, r3, #8
 8015090:	f894 a018 	ldrb.w	sl, [r4, #24]
 8015094:	f8d4 b000 	ldr.w	fp, [r4]
 8015098:	f8c8 2000 	str.w	r2, [r8]
 801509c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80150a0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80150a4:	9307      	str	r3, [sp, #28]
 80150a6:	f8cd 8018 	str.w	r8, [sp, #24]
 80150aa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80150ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80150b2:	4b9c      	ldr	r3, [pc, #624]	@ (8015324 <_printf_float+0x2c8>)
 80150b4:	f04f 32ff 	mov.w	r2, #4294967295
 80150b8:	f7eb fd10 	bl	8000adc <__aeabi_dcmpun>
 80150bc:	bb70      	cbnz	r0, 801511c <_printf_float+0xc0>
 80150be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80150c2:	4b98      	ldr	r3, [pc, #608]	@ (8015324 <_printf_float+0x2c8>)
 80150c4:	f04f 32ff 	mov.w	r2, #4294967295
 80150c8:	f7eb fcea 	bl	8000aa0 <__aeabi_dcmple>
 80150cc:	bb30      	cbnz	r0, 801511c <_printf_float+0xc0>
 80150ce:	2200      	movs	r2, #0
 80150d0:	2300      	movs	r3, #0
 80150d2:	4640      	mov	r0, r8
 80150d4:	4649      	mov	r1, r9
 80150d6:	f7eb fcd9 	bl	8000a8c <__aeabi_dcmplt>
 80150da:	b110      	cbz	r0, 80150e2 <_printf_float+0x86>
 80150dc:	232d      	movs	r3, #45	@ 0x2d
 80150de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80150e2:	4a91      	ldr	r2, [pc, #580]	@ (8015328 <_printf_float+0x2cc>)
 80150e4:	4b91      	ldr	r3, [pc, #580]	@ (801532c <_printf_float+0x2d0>)
 80150e6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80150ea:	bf8c      	ite	hi
 80150ec:	4690      	movhi	r8, r2
 80150ee:	4698      	movls	r8, r3
 80150f0:	2303      	movs	r3, #3
 80150f2:	6123      	str	r3, [r4, #16]
 80150f4:	f02b 0304 	bic.w	r3, fp, #4
 80150f8:	6023      	str	r3, [r4, #0]
 80150fa:	f04f 0900 	mov.w	r9, #0
 80150fe:	9700      	str	r7, [sp, #0]
 8015100:	4633      	mov	r3, r6
 8015102:	aa0b      	add	r2, sp, #44	@ 0x2c
 8015104:	4621      	mov	r1, r4
 8015106:	4628      	mov	r0, r5
 8015108:	f000 f9d2 	bl	80154b0 <_printf_common>
 801510c:	3001      	adds	r0, #1
 801510e:	f040 808d 	bne.w	801522c <_printf_float+0x1d0>
 8015112:	f04f 30ff 	mov.w	r0, #4294967295
 8015116:	b00d      	add	sp, #52	@ 0x34
 8015118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801511c:	4642      	mov	r2, r8
 801511e:	464b      	mov	r3, r9
 8015120:	4640      	mov	r0, r8
 8015122:	4649      	mov	r1, r9
 8015124:	f7eb fcda 	bl	8000adc <__aeabi_dcmpun>
 8015128:	b140      	cbz	r0, 801513c <_printf_float+0xe0>
 801512a:	464b      	mov	r3, r9
 801512c:	2b00      	cmp	r3, #0
 801512e:	bfbc      	itt	lt
 8015130:	232d      	movlt	r3, #45	@ 0x2d
 8015132:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8015136:	4a7e      	ldr	r2, [pc, #504]	@ (8015330 <_printf_float+0x2d4>)
 8015138:	4b7e      	ldr	r3, [pc, #504]	@ (8015334 <_printf_float+0x2d8>)
 801513a:	e7d4      	b.n	80150e6 <_printf_float+0x8a>
 801513c:	6863      	ldr	r3, [r4, #4]
 801513e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8015142:	9206      	str	r2, [sp, #24]
 8015144:	1c5a      	adds	r2, r3, #1
 8015146:	d13b      	bne.n	80151c0 <_printf_float+0x164>
 8015148:	2306      	movs	r3, #6
 801514a:	6063      	str	r3, [r4, #4]
 801514c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8015150:	2300      	movs	r3, #0
 8015152:	6022      	str	r2, [r4, #0]
 8015154:	9303      	str	r3, [sp, #12]
 8015156:	ab0a      	add	r3, sp, #40	@ 0x28
 8015158:	e9cd a301 	strd	sl, r3, [sp, #4]
 801515c:	ab09      	add	r3, sp, #36	@ 0x24
 801515e:	9300      	str	r3, [sp, #0]
 8015160:	6861      	ldr	r1, [r4, #4]
 8015162:	ec49 8b10 	vmov	d0, r8, r9
 8015166:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801516a:	4628      	mov	r0, r5
 801516c:	f7ff fed6 	bl	8014f1c <__cvt>
 8015170:	9b06      	ldr	r3, [sp, #24]
 8015172:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015174:	2b47      	cmp	r3, #71	@ 0x47
 8015176:	4680      	mov	r8, r0
 8015178:	d129      	bne.n	80151ce <_printf_float+0x172>
 801517a:	1cc8      	adds	r0, r1, #3
 801517c:	db02      	blt.n	8015184 <_printf_float+0x128>
 801517e:	6863      	ldr	r3, [r4, #4]
 8015180:	4299      	cmp	r1, r3
 8015182:	dd41      	ble.n	8015208 <_printf_float+0x1ac>
 8015184:	f1aa 0a02 	sub.w	sl, sl, #2
 8015188:	fa5f fa8a 	uxtb.w	sl, sl
 801518c:	3901      	subs	r1, #1
 801518e:	4652      	mov	r2, sl
 8015190:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8015194:	9109      	str	r1, [sp, #36]	@ 0x24
 8015196:	f7ff ff26 	bl	8014fe6 <__exponent>
 801519a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801519c:	1813      	adds	r3, r2, r0
 801519e:	2a01      	cmp	r2, #1
 80151a0:	4681      	mov	r9, r0
 80151a2:	6123      	str	r3, [r4, #16]
 80151a4:	dc02      	bgt.n	80151ac <_printf_float+0x150>
 80151a6:	6822      	ldr	r2, [r4, #0]
 80151a8:	07d2      	lsls	r2, r2, #31
 80151aa:	d501      	bpl.n	80151b0 <_printf_float+0x154>
 80151ac:	3301      	adds	r3, #1
 80151ae:	6123      	str	r3, [r4, #16]
 80151b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80151b4:	2b00      	cmp	r3, #0
 80151b6:	d0a2      	beq.n	80150fe <_printf_float+0xa2>
 80151b8:	232d      	movs	r3, #45	@ 0x2d
 80151ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80151be:	e79e      	b.n	80150fe <_printf_float+0xa2>
 80151c0:	9a06      	ldr	r2, [sp, #24]
 80151c2:	2a47      	cmp	r2, #71	@ 0x47
 80151c4:	d1c2      	bne.n	801514c <_printf_float+0xf0>
 80151c6:	2b00      	cmp	r3, #0
 80151c8:	d1c0      	bne.n	801514c <_printf_float+0xf0>
 80151ca:	2301      	movs	r3, #1
 80151cc:	e7bd      	b.n	801514a <_printf_float+0xee>
 80151ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80151d2:	d9db      	bls.n	801518c <_printf_float+0x130>
 80151d4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80151d8:	d118      	bne.n	801520c <_printf_float+0x1b0>
 80151da:	2900      	cmp	r1, #0
 80151dc:	6863      	ldr	r3, [r4, #4]
 80151de:	dd0b      	ble.n	80151f8 <_printf_float+0x19c>
 80151e0:	6121      	str	r1, [r4, #16]
 80151e2:	b913      	cbnz	r3, 80151ea <_printf_float+0x18e>
 80151e4:	6822      	ldr	r2, [r4, #0]
 80151e6:	07d0      	lsls	r0, r2, #31
 80151e8:	d502      	bpl.n	80151f0 <_printf_float+0x194>
 80151ea:	3301      	adds	r3, #1
 80151ec:	440b      	add	r3, r1
 80151ee:	6123      	str	r3, [r4, #16]
 80151f0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80151f2:	f04f 0900 	mov.w	r9, #0
 80151f6:	e7db      	b.n	80151b0 <_printf_float+0x154>
 80151f8:	b913      	cbnz	r3, 8015200 <_printf_float+0x1a4>
 80151fa:	6822      	ldr	r2, [r4, #0]
 80151fc:	07d2      	lsls	r2, r2, #31
 80151fe:	d501      	bpl.n	8015204 <_printf_float+0x1a8>
 8015200:	3302      	adds	r3, #2
 8015202:	e7f4      	b.n	80151ee <_printf_float+0x192>
 8015204:	2301      	movs	r3, #1
 8015206:	e7f2      	b.n	80151ee <_printf_float+0x192>
 8015208:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801520c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801520e:	4299      	cmp	r1, r3
 8015210:	db05      	blt.n	801521e <_printf_float+0x1c2>
 8015212:	6823      	ldr	r3, [r4, #0]
 8015214:	6121      	str	r1, [r4, #16]
 8015216:	07d8      	lsls	r0, r3, #31
 8015218:	d5ea      	bpl.n	80151f0 <_printf_float+0x194>
 801521a:	1c4b      	adds	r3, r1, #1
 801521c:	e7e7      	b.n	80151ee <_printf_float+0x192>
 801521e:	2900      	cmp	r1, #0
 8015220:	bfd4      	ite	le
 8015222:	f1c1 0202 	rsble	r2, r1, #2
 8015226:	2201      	movgt	r2, #1
 8015228:	4413      	add	r3, r2
 801522a:	e7e0      	b.n	80151ee <_printf_float+0x192>
 801522c:	6823      	ldr	r3, [r4, #0]
 801522e:	055a      	lsls	r2, r3, #21
 8015230:	d407      	bmi.n	8015242 <_printf_float+0x1e6>
 8015232:	6923      	ldr	r3, [r4, #16]
 8015234:	4642      	mov	r2, r8
 8015236:	4631      	mov	r1, r6
 8015238:	4628      	mov	r0, r5
 801523a:	47b8      	blx	r7
 801523c:	3001      	adds	r0, #1
 801523e:	d12b      	bne.n	8015298 <_printf_float+0x23c>
 8015240:	e767      	b.n	8015112 <_printf_float+0xb6>
 8015242:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8015246:	f240 80dd 	bls.w	8015404 <_printf_float+0x3a8>
 801524a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801524e:	2200      	movs	r2, #0
 8015250:	2300      	movs	r3, #0
 8015252:	f7eb fc11 	bl	8000a78 <__aeabi_dcmpeq>
 8015256:	2800      	cmp	r0, #0
 8015258:	d033      	beq.n	80152c2 <_printf_float+0x266>
 801525a:	4a37      	ldr	r2, [pc, #220]	@ (8015338 <_printf_float+0x2dc>)
 801525c:	2301      	movs	r3, #1
 801525e:	4631      	mov	r1, r6
 8015260:	4628      	mov	r0, r5
 8015262:	47b8      	blx	r7
 8015264:	3001      	adds	r0, #1
 8015266:	f43f af54 	beq.w	8015112 <_printf_float+0xb6>
 801526a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801526e:	4543      	cmp	r3, r8
 8015270:	db02      	blt.n	8015278 <_printf_float+0x21c>
 8015272:	6823      	ldr	r3, [r4, #0]
 8015274:	07d8      	lsls	r0, r3, #31
 8015276:	d50f      	bpl.n	8015298 <_printf_float+0x23c>
 8015278:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801527c:	4631      	mov	r1, r6
 801527e:	4628      	mov	r0, r5
 8015280:	47b8      	blx	r7
 8015282:	3001      	adds	r0, #1
 8015284:	f43f af45 	beq.w	8015112 <_printf_float+0xb6>
 8015288:	f04f 0900 	mov.w	r9, #0
 801528c:	f108 38ff 	add.w	r8, r8, #4294967295
 8015290:	f104 0a1a 	add.w	sl, r4, #26
 8015294:	45c8      	cmp	r8, r9
 8015296:	dc09      	bgt.n	80152ac <_printf_float+0x250>
 8015298:	6823      	ldr	r3, [r4, #0]
 801529a:	079b      	lsls	r3, r3, #30
 801529c:	f100 8103 	bmi.w	80154a6 <_printf_float+0x44a>
 80152a0:	68e0      	ldr	r0, [r4, #12]
 80152a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80152a4:	4298      	cmp	r0, r3
 80152a6:	bfb8      	it	lt
 80152a8:	4618      	movlt	r0, r3
 80152aa:	e734      	b.n	8015116 <_printf_float+0xba>
 80152ac:	2301      	movs	r3, #1
 80152ae:	4652      	mov	r2, sl
 80152b0:	4631      	mov	r1, r6
 80152b2:	4628      	mov	r0, r5
 80152b4:	47b8      	blx	r7
 80152b6:	3001      	adds	r0, #1
 80152b8:	f43f af2b 	beq.w	8015112 <_printf_float+0xb6>
 80152bc:	f109 0901 	add.w	r9, r9, #1
 80152c0:	e7e8      	b.n	8015294 <_printf_float+0x238>
 80152c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80152c4:	2b00      	cmp	r3, #0
 80152c6:	dc39      	bgt.n	801533c <_printf_float+0x2e0>
 80152c8:	4a1b      	ldr	r2, [pc, #108]	@ (8015338 <_printf_float+0x2dc>)
 80152ca:	2301      	movs	r3, #1
 80152cc:	4631      	mov	r1, r6
 80152ce:	4628      	mov	r0, r5
 80152d0:	47b8      	blx	r7
 80152d2:	3001      	adds	r0, #1
 80152d4:	f43f af1d 	beq.w	8015112 <_printf_float+0xb6>
 80152d8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80152dc:	ea59 0303 	orrs.w	r3, r9, r3
 80152e0:	d102      	bne.n	80152e8 <_printf_float+0x28c>
 80152e2:	6823      	ldr	r3, [r4, #0]
 80152e4:	07d9      	lsls	r1, r3, #31
 80152e6:	d5d7      	bpl.n	8015298 <_printf_float+0x23c>
 80152e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80152ec:	4631      	mov	r1, r6
 80152ee:	4628      	mov	r0, r5
 80152f0:	47b8      	blx	r7
 80152f2:	3001      	adds	r0, #1
 80152f4:	f43f af0d 	beq.w	8015112 <_printf_float+0xb6>
 80152f8:	f04f 0a00 	mov.w	sl, #0
 80152fc:	f104 0b1a 	add.w	fp, r4, #26
 8015300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015302:	425b      	negs	r3, r3
 8015304:	4553      	cmp	r3, sl
 8015306:	dc01      	bgt.n	801530c <_printf_float+0x2b0>
 8015308:	464b      	mov	r3, r9
 801530a:	e793      	b.n	8015234 <_printf_float+0x1d8>
 801530c:	2301      	movs	r3, #1
 801530e:	465a      	mov	r2, fp
 8015310:	4631      	mov	r1, r6
 8015312:	4628      	mov	r0, r5
 8015314:	47b8      	blx	r7
 8015316:	3001      	adds	r0, #1
 8015318:	f43f aefb 	beq.w	8015112 <_printf_float+0xb6>
 801531c:	f10a 0a01 	add.w	sl, sl, #1
 8015320:	e7ee      	b.n	8015300 <_printf_float+0x2a4>
 8015322:	bf00      	nop
 8015324:	7fefffff 	.word	0x7fefffff
 8015328:	0801d414 	.word	0x0801d414
 801532c:	0801d410 	.word	0x0801d410
 8015330:	0801d41c 	.word	0x0801d41c
 8015334:	0801d418 	.word	0x0801d418
 8015338:	0801d420 	.word	0x0801d420
 801533c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801533e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8015342:	4553      	cmp	r3, sl
 8015344:	bfa8      	it	ge
 8015346:	4653      	movge	r3, sl
 8015348:	2b00      	cmp	r3, #0
 801534a:	4699      	mov	r9, r3
 801534c:	dc36      	bgt.n	80153bc <_printf_float+0x360>
 801534e:	f04f 0b00 	mov.w	fp, #0
 8015352:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015356:	f104 021a 	add.w	r2, r4, #26
 801535a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801535c:	9306      	str	r3, [sp, #24]
 801535e:	eba3 0309 	sub.w	r3, r3, r9
 8015362:	455b      	cmp	r3, fp
 8015364:	dc31      	bgt.n	80153ca <_printf_float+0x36e>
 8015366:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015368:	459a      	cmp	sl, r3
 801536a:	dc3a      	bgt.n	80153e2 <_printf_float+0x386>
 801536c:	6823      	ldr	r3, [r4, #0]
 801536e:	07da      	lsls	r2, r3, #31
 8015370:	d437      	bmi.n	80153e2 <_printf_float+0x386>
 8015372:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015374:	ebaa 0903 	sub.w	r9, sl, r3
 8015378:	9b06      	ldr	r3, [sp, #24]
 801537a:	ebaa 0303 	sub.w	r3, sl, r3
 801537e:	4599      	cmp	r9, r3
 8015380:	bfa8      	it	ge
 8015382:	4699      	movge	r9, r3
 8015384:	f1b9 0f00 	cmp.w	r9, #0
 8015388:	dc33      	bgt.n	80153f2 <_printf_float+0x396>
 801538a:	f04f 0800 	mov.w	r8, #0
 801538e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015392:	f104 0b1a 	add.w	fp, r4, #26
 8015396:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015398:	ebaa 0303 	sub.w	r3, sl, r3
 801539c:	eba3 0309 	sub.w	r3, r3, r9
 80153a0:	4543      	cmp	r3, r8
 80153a2:	f77f af79 	ble.w	8015298 <_printf_float+0x23c>
 80153a6:	2301      	movs	r3, #1
 80153a8:	465a      	mov	r2, fp
 80153aa:	4631      	mov	r1, r6
 80153ac:	4628      	mov	r0, r5
 80153ae:	47b8      	blx	r7
 80153b0:	3001      	adds	r0, #1
 80153b2:	f43f aeae 	beq.w	8015112 <_printf_float+0xb6>
 80153b6:	f108 0801 	add.w	r8, r8, #1
 80153ba:	e7ec      	b.n	8015396 <_printf_float+0x33a>
 80153bc:	4642      	mov	r2, r8
 80153be:	4631      	mov	r1, r6
 80153c0:	4628      	mov	r0, r5
 80153c2:	47b8      	blx	r7
 80153c4:	3001      	adds	r0, #1
 80153c6:	d1c2      	bne.n	801534e <_printf_float+0x2f2>
 80153c8:	e6a3      	b.n	8015112 <_printf_float+0xb6>
 80153ca:	2301      	movs	r3, #1
 80153cc:	4631      	mov	r1, r6
 80153ce:	4628      	mov	r0, r5
 80153d0:	9206      	str	r2, [sp, #24]
 80153d2:	47b8      	blx	r7
 80153d4:	3001      	adds	r0, #1
 80153d6:	f43f ae9c 	beq.w	8015112 <_printf_float+0xb6>
 80153da:	9a06      	ldr	r2, [sp, #24]
 80153dc:	f10b 0b01 	add.w	fp, fp, #1
 80153e0:	e7bb      	b.n	801535a <_printf_float+0x2fe>
 80153e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80153e6:	4631      	mov	r1, r6
 80153e8:	4628      	mov	r0, r5
 80153ea:	47b8      	blx	r7
 80153ec:	3001      	adds	r0, #1
 80153ee:	d1c0      	bne.n	8015372 <_printf_float+0x316>
 80153f0:	e68f      	b.n	8015112 <_printf_float+0xb6>
 80153f2:	9a06      	ldr	r2, [sp, #24]
 80153f4:	464b      	mov	r3, r9
 80153f6:	4442      	add	r2, r8
 80153f8:	4631      	mov	r1, r6
 80153fa:	4628      	mov	r0, r5
 80153fc:	47b8      	blx	r7
 80153fe:	3001      	adds	r0, #1
 8015400:	d1c3      	bne.n	801538a <_printf_float+0x32e>
 8015402:	e686      	b.n	8015112 <_printf_float+0xb6>
 8015404:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8015408:	f1ba 0f01 	cmp.w	sl, #1
 801540c:	dc01      	bgt.n	8015412 <_printf_float+0x3b6>
 801540e:	07db      	lsls	r3, r3, #31
 8015410:	d536      	bpl.n	8015480 <_printf_float+0x424>
 8015412:	2301      	movs	r3, #1
 8015414:	4642      	mov	r2, r8
 8015416:	4631      	mov	r1, r6
 8015418:	4628      	mov	r0, r5
 801541a:	47b8      	blx	r7
 801541c:	3001      	adds	r0, #1
 801541e:	f43f ae78 	beq.w	8015112 <_printf_float+0xb6>
 8015422:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015426:	4631      	mov	r1, r6
 8015428:	4628      	mov	r0, r5
 801542a:	47b8      	blx	r7
 801542c:	3001      	adds	r0, #1
 801542e:	f43f ae70 	beq.w	8015112 <_printf_float+0xb6>
 8015432:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8015436:	2200      	movs	r2, #0
 8015438:	2300      	movs	r3, #0
 801543a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801543e:	f7eb fb1b 	bl	8000a78 <__aeabi_dcmpeq>
 8015442:	b9c0      	cbnz	r0, 8015476 <_printf_float+0x41a>
 8015444:	4653      	mov	r3, sl
 8015446:	f108 0201 	add.w	r2, r8, #1
 801544a:	4631      	mov	r1, r6
 801544c:	4628      	mov	r0, r5
 801544e:	47b8      	blx	r7
 8015450:	3001      	adds	r0, #1
 8015452:	d10c      	bne.n	801546e <_printf_float+0x412>
 8015454:	e65d      	b.n	8015112 <_printf_float+0xb6>
 8015456:	2301      	movs	r3, #1
 8015458:	465a      	mov	r2, fp
 801545a:	4631      	mov	r1, r6
 801545c:	4628      	mov	r0, r5
 801545e:	47b8      	blx	r7
 8015460:	3001      	adds	r0, #1
 8015462:	f43f ae56 	beq.w	8015112 <_printf_float+0xb6>
 8015466:	f108 0801 	add.w	r8, r8, #1
 801546a:	45d0      	cmp	r8, sl
 801546c:	dbf3      	blt.n	8015456 <_printf_float+0x3fa>
 801546e:	464b      	mov	r3, r9
 8015470:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8015474:	e6df      	b.n	8015236 <_printf_float+0x1da>
 8015476:	f04f 0800 	mov.w	r8, #0
 801547a:	f104 0b1a 	add.w	fp, r4, #26
 801547e:	e7f4      	b.n	801546a <_printf_float+0x40e>
 8015480:	2301      	movs	r3, #1
 8015482:	4642      	mov	r2, r8
 8015484:	e7e1      	b.n	801544a <_printf_float+0x3ee>
 8015486:	2301      	movs	r3, #1
 8015488:	464a      	mov	r2, r9
 801548a:	4631      	mov	r1, r6
 801548c:	4628      	mov	r0, r5
 801548e:	47b8      	blx	r7
 8015490:	3001      	adds	r0, #1
 8015492:	f43f ae3e 	beq.w	8015112 <_printf_float+0xb6>
 8015496:	f108 0801 	add.w	r8, r8, #1
 801549a:	68e3      	ldr	r3, [r4, #12]
 801549c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801549e:	1a5b      	subs	r3, r3, r1
 80154a0:	4543      	cmp	r3, r8
 80154a2:	dcf0      	bgt.n	8015486 <_printf_float+0x42a>
 80154a4:	e6fc      	b.n	80152a0 <_printf_float+0x244>
 80154a6:	f04f 0800 	mov.w	r8, #0
 80154aa:	f104 0919 	add.w	r9, r4, #25
 80154ae:	e7f4      	b.n	801549a <_printf_float+0x43e>

080154b0 <_printf_common>:
 80154b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80154b4:	4616      	mov	r6, r2
 80154b6:	4698      	mov	r8, r3
 80154b8:	688a      	ldr	r2, [r1, #8]
 80154ba:	690b      	ldr	r3, [r1, #16]
 80154bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80154c0:	4293      	cmp	r3, r2
 80154c2:	bfb8      	it	lt
 80154c4:	4613      	movlt	r3, r2
 80154c6:	6033      	str	r3, [r6, #0]
 80154c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80154cc:	4607      	mov	r7, r0
 80154ce:	460c      	mov	r4, r1
 80154d0:	b10a      	cbz	r2, 80154d6 <_printf_common+0x26>
 80154d2:	3301      	adds	r3, #1
 80154d4:	6033      	str	r3, [r6, #0]
 80154d6:	6823      	ldr	r3, [r4, #0]
 80154d8:	0699      	lsls	r1, r3, #26
 80154da:	bf42      	ittt	mi
 80154dc:	6833      	ldrmi	r3, [r6, #0]
 80154de:	3302      	addmi	r3, #2
 80154e0:	6033      	strmi	r3, [r6, #0]
 80154e2:	6825      	ldr	r5, [r4, #0]
 80154e4:	f015 0506 	ands.w	r5, r5, #6
 80154e8:	d106      	bne.n	80154f8 <_printf_common+0x48>
 80154ea:	f104 0a19 	add.w	sl, r4, #25
 80154ee:	68e3      	ldr	r3, [r4, #12]
 80154f0:	6832      	ldr	r2, [r6, #0]
 80154f2:	1a9b      	subs	r3, r3, r2
 80154f4:	42ab      	cmp	r3, r5
 80154f6:	dc26      	bgt.n	8015546 <_printf_common+0x96>
 80154f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80154fc:	6822      	ldr	r2, [r4, #0]
 80154fe:	3b00      	subs	r3, #0
 8015500:	bf18      	it	ne
 8015502:	2301      	movne	r3, #1
 8015504:	0692      	lsls	r2, r2, #26
 8015506:	d42b      	bmi.n	8015560 <_printf_common+0xb0>
 8015508:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801550c:	4641      	mov	r1, r8
 801550e:	4638      	mov	r0, r7
 8015510:	47c8      	blx	r9
 8015512:	3001      	adds	r0, #1
 8015514:	d01e      	beq.n	8015554 <_printf_common+0xa4>
 8015516:	6823      	ldr	r3, [r4, #0]
 8015518:	6922      	ldr	r2, [r4, #16]
 801551a:	f003 0306 	and.w	r3, r3, #6
 801551e:	2b04      	cmp	r3, #4
 8015520:	bf02      	ittt	eq
 8015522:	68e5      	ldreq	r5, [r4, #12]
 8015524:	6833      	ldreq	r3, [r6, #0]
 8015526:	1aed      	subeq	r5, r5, r3
 8015528:	68a3      	ldr	r3, [r4, #8]
 801552a:	bf0c      	ite	eq
 801552c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015530:	2500      	movne	r5, #0
 8015532:	4293      	cmp	r3, r2
 8015534:	bfc4      	itt	gt
 8015536:	1a9b      	subgt	r3, r3, r2
 8015538:	18ed      	addgt	r5, r5, r3
 801553a:	2600      	movs	r6, #0
 801553c:	341a      	adds	r4, #26
 801553e:	42b5      	cmp	r5, r6
 8015540:	d11a      	bne.n	8015578 <_printf_common+0xc8>
 8015542:	2000      	movs	r0, #0
 8015544:	e008      	b.n	8015558 <_printf_common+0xa8>
 8015546:	2301      	movs	r3, #1
 8015548:	4652      	mov	r2, sl
 801554a:	4641      	mov	r1, r8
 801554c:	4638      	mov	r0, r7
 801554e:	47c8      	blx	r9
 8015550:	3001      	adds	r0, #1
 8015552:	d103      	bne.n	801555c <_printf_common+0xac>
 8015554:	f04f 30ff 	mov.w	r0, #4294967295
 8015558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801555c:	3501      	adds	r5, #1
 801555e:	e7c6      	b.n	80154ee <_printf_common+0x3e>
 8015560:	18e1      	adds	r1, r4, r3
 8015562:	1c5a      	adds	r2, r3, #1
 8015564:	2030      	movs	r0, #48	@ 0x30
 8015566:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801556a:	4422      	add	r2, r4
 801556c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8015570:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015574:	3302      	adds	r3, #2
 8015576:	e7c7      	b.n	8015508 <_printf_common+0x58>
 8015578:	2301      	movs	r3, #1
 801557a:	4622      	mov	r2, r4
 801557c:	4641      	mov	r1, r8
 801557e:	4638      	mov	r0, r7
 8015580:	47c8      	blx	r9
 8015582:	3001      	adds	r0, #1
 8015584:	d0e6      	beq.n	8015554 <_printf_common+0xa4>
 8015586:	3601      	adds	r6, #1
 8015588:	e7d9      	b.n	801553e <_printf_common+0x8e>
	...

0801558c <_printf_i>:
 801558c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015590:	7e0f      	ldrb	r7, [r1, #24]
 8015592:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8015594:	2f78      	cmp	r7, #120	@ 0x78
 8015596:	4691      	mov	r9, r2
 8015598:	4680      	mov	r8, r0
 801559a:	460c      	mov	r4, r1
 801559c:	469a      	mov	sl, r3
 801559e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80155a2:	d807      	bhi.n	80155b4 <_printf_i+0x28>
 80155a4:	2f62      	cmp	r7, #98	@ 0x62
 80155a6:	d80a      	bhi.n	80155be <_printf_i+0x32>
 80155a8:	2f00      	cmp	r7, #0
 80155aa:	f000 80d1 	beq.w	8015750 <_printf_i+0x1c4>
 80155ae:	2f58      	cmp	r7, #88	@ 0x58
 80155b0:	f000 80b8 	beq.w	8015724 <_printf_i+0x198>
 80155b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80155b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80155bc:	e03a      	b.n	8015634 <_printf_i+0xa8>
 80155be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80155c2:	2b15      	cmp	r3, #21
 80155c4:	d8f6      	bhi.n	80155b4 <_printf_i+0x28>
 80155c6:	a101      	add	r1, pc, #4	@ (adr r1, 80155cc <_printf_i+0x40>)
 80155c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80155cc:	08015625 	.word	0x08015625
 80155d0:	08015639 	.word	0x08015639
 80155d4:	080155b5 	.word	0x080155b5
 80155d8:	080155b5 	.word	0x080155b5
 80155dc:	080155b5 	.word	0x080155b5
 80155e0:	080155b5 	.word	0x080155b5
 80155e4:	08015639 	.word	0x08015639
 80155e8:	080155b5 	.word	0x080155b5
 80155ec:	080155b5 	.word	0x080155b5
 80155f0:	080155b5 	.word	0x080155b5
 80155f4:	080155b5 	.word	0x080155b5
 80155f8:	08015737 	.word	0x08015737
 80155fc:	08015663 	.word	0x08015663
 8015600:	080156f1 	.word	0x080156f1
 8015604:	080155b5 	.word	0x080155b5
 8015608:	080155b5 	.word	0x080155b5
 801560c:	08015759 	.word	0x08015759
 8015610:	080155b5 	.word	0x080155b5
 8015614:	08015663 	.word	0x08015663
 8015618:	080155b5 	.word	0x080155b5
 801561c:	080155b5 	.word	0x080155b5
 8015620:	080156f9 	.word	0x080156f9
 8015624:	6833      	ldr	r3, [r6, #0]
 8015626:	1d1a      	adds	r2, r3, #4
 8015628:	681b      	ldr	r3, [r3, #0]
 801562a:	6032      	str	r2, [r6, #0]
 801562c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015630:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015634:	2301      	movs	r3, #1
 8015636:	e09c      	b.n	8015772 <_printf_i+0x1e6>
 8015638:	6833      	ldr	r3, [r6, #0]
 801563a:	6820      	ldr	r0, [r4, #0]
 801563c:	1d19      	adds	r1, r3, #4
 801563e:	6031      	str	r1, [r6, #0]
 8015640:	0606      	lsls	r6, r0, #24
 8015642:	d501      	bpl.n	8015648 <_printf_i+0xbc>
 8015644:	681d      	ldr	r5, [r3, #0]
 8015646:	e003      	b.n	8015650 <_printf_i+0xc4>
 8015648:	0645      	lsls	r5, r0, #25
 801564a:	d5fb      	bpl.n	8015644 <_printf_i+0xb8>
 801564c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8015650:	2d00      	cmp	r5, #0
 8015652:	da03      	bge.n	801565c <_printf_i+0xd0>
 8015654:	232d      	movs	r3, #45	@ 0x2d
 8015656:	426d      	negs	r5, r5
 8015658:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801565c:	4858      	ldr	r0, [pc, #352]	@ (80157c0 <_printf_i+0x234>)
 801565e:	230a      	movs	r3, #10
 8015660:	e011      	b.n	8015686 <_printf_i+0xfa>
 8015662:	6821      	ldr	r1, [r4, #0]
 8015664:	6833      	ldr	r3, [r6, #0]
 8015666:	0608      	lsls	r0, r1, #24
 8015668:	f853 5b04 	ldr.w	r5, [r3], #4
 801566c:	d402      	bmi.n	8015674 <_printf_i+0xe8>
 801566e:	0649      	lsls	r1, r1, #25
 8015670:	bf48      	it	mi
 8015672:	b2ad      	uxthmi	r5, r5
 8015674:	2f6f      	cmp	r7, #111	@ 0x6f
 8015676:	4852      	ldr	r0, [pc, #328]	@ (80157c0 <_printf_i+0x234>)
 8015678:	6033      	str	r3, [r6, #0]
 801567a:	bf14      	ite	ne
 801567c:	230a      	movne	r3, #10
 801567e:	2308      	moveq	r3, #8
 8015680:	2100      	movs	r1, #0
 8015682:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8015686:	6866      	ldr	r6, [r4, #4]
 8015688:	60a6      	str	r6, [r4, #8]
 801568a:	2e00      	cmp	r6, #0
 801568c:	db05      	blt.n	801569a <_printf_i+0x10e>
 801568e:	6821      	ldr	r1, [r4, #0]
 8015690:	432e      	orrs	r6, r5
 8015692:	f021 0104 	bic.w	r1, r1, #4
 8015696:	6021      	str	r1, [r4, #0]
 8015698:	d04b      	beq.n	8015732 <_printf_i+0x1a6>
 801569a:	4616      	mov	r6, r2
 801569c:	fbb5 f1f3 	udiv	r1, r5, r3
 80156a0:	fb03 5711 	mls	r7, r3, r1, r5
 80156a4:	5dc7      	ldrb	r7, [r0, r7]
 80156a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80156aa:	462f      	mov	r7, r5
 80156ac:	42bb      	cmp	r3, r7
 80156ae:	460d      	mov	r5, r1
 80156b0:	d9f4      	bls.n	801569c <_printf_i+0x110>
 80156b2:	2b08      	cmp	r3, #8
 80156b4:	d10b      	bne.n	80156ce <_printf_i+0x142>
 80156b6:	6823      	ldr	r3, [r4, #0]
 80156b8:	07df      	lsls	r7, r3, #31
 80156ba:	d508      	bpl.n	80156ce <_printf_i+0x142>
 80156bc:	6923      	ldr	r3, [r4, #16]
 80156be:	6861      	ldr	r1, [r4, #4]
 80156c0:	4299      	cmp	r1, r3
 80156c2:	bfde      	ittt	le
 80156c4:	2330      	movle	r3, #48	@ 0x30
 80156c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80156ca:	f106 36ff 	addle.w	r6, r6, #4294967295
 80156ce:	1b92      	subs	r2, r2, r6
 80156d0:	6122      	str	r2, [r4, #16]
 80156d2:	f8cd a000 	str.w	sl, [sp]
 80156d6:	464b      	mov	r3, r9
 80156d8:	aa03      	add	r2, sp, #12
 80156da:	4621      	mov	r1, r4
 80156dc:	4640      	mov	r0, r8
 80156de:	f7ff fee7 	bl	80154b0 <_printf_common>
 80156e2:	3001      	adds	r0, #1
 80156e4:	d14a      	bne.n	801577c <_printf_i+0x1f0>
 80156e6:	f04f 30ff 	mov.w	r0, #4294967295
 80156ea:	b004      	add	sp, #16
 80156ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80156f0:	6823      	ldr	r3, [r4, #0]
 80156f2:	f043 0320 	orr.w	r3, r3, #32
 80156f6:	6023      	str	r3, [r4, #0]
 80156f8:	4832      	ldr	r0, [pc, #200]	@ (80157c4 <_printf_i+0x238>)
 80156fa:	2778      	movs	r7, #120	@ 0x78
 80156fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8015700:	6823      	ldr	r3, [r4, #0]
 8015702:	6831      	ldr	r1, [r6, #0]
 8015704:	061f      	lsls	r7, r3, #24
 8015706:	f851 5b04 	ldr.w	r5, [r1], #4
 801570a:	d402      	bmi.n	8015712 <_printf_i+0x186>
 801570c:	065f      	lsls	r7, r3, #25
 801570e:	bf48      	it	mi
 8015710:	b2ad      	uxthmi	r5, r5
 8015712:	6031      	str	r1, [r6, #0]
 8015714:	07d9      	lsls	r1, r3, #31
 8015716:	bf44      	itt	mi
 8015718:	f043 0320 	orrmi.w	r3, r3, #32
 801571c:	6023      	strmi	r3, [r4, #0]
 801571e:	b11d      	cbz	r5, 8015728 <_printf_i+0x19c>
 8015720:	2310      	movs	r3, #16
 8015722:	e7ad      	b.n	8015680 <_printf_i+0xf4>
 8015724:	4826      	ldr	r0, [pc, #152]	@ (80157c0 <_printf_i+0x234>)
 8015726:	e7e9      	b.n	80156fc <_printf_i+0x170>
 8015728:	6823      	ldr	r3, [r4, #0]
 801572a:	f023 0320 	bic.w	r3, r3, #32
 801572e:	6023      	str	r3, [r4, #0]
 8015730:	e7f6      	b.n	8015720 <_printf_i+0x194>
 8015732:	4616      	mov	r6, r2
 8015734:	e7bd      	b.n	80156b2 <_printf_i+0x126>
 8015736:	6833      	ldr	r3, [r6, #0]
 8015738:	6825      	ldr	r5, [r4, #0]
 801573a:	6961      	ldr	r1, [r4, #20]
 801573c:	1d18      	adds	r0, r3, #4
 801573e:	6030      	str	r0, [r6, #0]
 8015740:	062e      	lsls	r6, r5, #24
 8015742:	681b      	ldr	r3, [r3, #0]
 8015744:	d501      	bpl.n	801574a <_printf_i+0x1be>
 8015746:	6019      	str	r1, [r3, #0]
 8015748:	e002      	b.n	8015750 <_printf_i+0x1c4>
 801574a:	0668      	lsls	r0, r5, #25
 801574c:	d5fb      	bpl.n	8015746 <_printf_i+0x1ba>
 801574e:	8019      	strh	r1, [r3, #0]
 8015750:	2300      	movs	r3, #0
 8015752:	6123      	str	r3, [r4, #16]
 8015754:	4616      	mov	r6, r2
 8015756:	e7bc      	b.n	80156d2 <_printf_i+0x146>
 8015758:	6833      	ldr	r3, [r6, #0]
 801575a:	1d1a      	adds	r2, r3, #4
 801575c:	6032      	str	r2, [r6, #0]
 801575e:	681e      	ldr	r6, [r3, #0]
 8015760:	6862      	ldr	r2, [r4, #4]
 8015762:	2100      	movs	r1, #0
 8015764:	4630      	mov	r0, r6
 8015766:	f7ea fd0b 	bl	8000180 <memchr>
 801576a:	b108      	cbz	r0, 8015770 <_printf_i+0x1e4>
 801576c:	1b80      	subs	r0, r0, r6
 801576e:	6060      	str	r0, [r4, #4]
 8015770:	6863      	ldr	r3, [r4, #4]
 8015772:	6123      	str	r3, [r4, #16]
 8015774:	2300      	movs	r3, #0
 8015776:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801577a:	e7aa      	b.n	80156d2 <_printf_i+0x146>
 801577c:	6923      	ldr	r3, [r4, #16]
 801577e:	4632      	mov	r2, r6
 8015780:	4649      	mov	r1, r9
 8015782:	4640      	mov	r0, r8
 8015784:	47d0      	blx	sl
 8015786:	3001      	adds	r0, #1
 8015788:	d0ad      	beq.n	80156e6 <_printf_i+0x15a>
 801578a:	6823      	ldr	r3, [r4, #0]
 801578c:	079b      	lsls	r3, r3, #30
 801578e:	d413      	bmi.n	80157b8 <_printf_i+0x22c>
 8015790:	68e0      	ldr	r0, [r4, #12]
 8015792:	9b03      	ldr	r3, [sp, #12]
 8015794:	4298      	cmp	r0, r3
 8015796:	bfb8      	it	lt
 8015798:	4618      	movlt	r0, r3
 801579a:	e7a6      	b.n	80156ea <_printf_i+0x15e>
 801579c:	2301      	movs	r3, #1
 801579e:	4632      	mov	r2, r6
 80157a0:	4649      	mov	r1, r9
 80157a2:	4640      	mov	r0, r8
 80157a4:	47d0      	blx	sl
 80157a6:	3001      	adds	r0, #1
 80157a8:	d09d      	beq.n	80156e6 <_printf_i+0x15a>
 80157aa:	3501      	adds	r5, #1
 80157ac:	68e3      	ldr	r3, [r4, #12]
 80157ae:	9903      	ldr	r1, [sp, #12]
 80157b0:	1a5b      	subs	r3, r3, r1
 80157b2:	42ab      	cmp	r3, r5
 80157b4:	dcf2      	bgt.n	801579c <_printf_i+0x210>
 80157b6:	e7eb      	b.n	8015790 <_printf_i+0x204>
 80157b8:	2500      	movs	r5, #0
 80157ba:	f104 0619 	add.w	r6, r4, #25
 80157be:	e7f5      	b.n	80157ac <_printf_i+0x220>
 80157c0:	0801d422 	.word	0x0801d422
 80157c4:	0801d433 	.word	0x0801d433

080157c8 <_scanf_float>:
 80157c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157cc:	b087      	sub	sp, #28
 80157ce:	4691      	mov	r9, r2
 80157d0:	9303      	str	r3, [sp, #12]
 80157d2:	688b      	ldr	r3, [r1, #8]
 80157d4:	1e5a      	subs	r2, r3, #1
 80157d6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80157da:	bf81      	itttt	hi
 80157dc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80157e0:	eb03 0b05 	addhi.w	fp, r3, r5
 80157e4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80157e8:	608b      	strhi	r3, [r1, #8]
 80157ea:	680b      	ldr	r3, [r1, #0]
 80157ec:	460a      	mov	r2, r1
 80157ee:	f04f 0500 	mov.w	r5, #0
 80157f2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80157f6:	f842 3b1c 	str.w	r3, [r2], #28
 80157fa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80157fe:	4680      	mov	r8, r0
 8015800:	460c      	mov	r4, r1
 8015802:	bf98      	it	ls
 8015804:	f04f 0b00 	movls.w	fp, #0
 8015808:	9201      	str	r2, [sp, #4]
 801580a:	4616      	mov	r6, r2
 801580c:	46aa      	mov	sl, r5
 801580e:	462f      	mov	r7, r5
 8015810:	9502      	str	r5, [sp, #8]
 8015812:	68a2      	ldr	r2, [r4, #8]
 8015814:	b15a      	cbz	r2, 801582e <_scanf_float+0x66>
 8015816:	f8d9 3000 	ldr.w	r3, [r9]
 801581a:	781b      	ldrb	r3, [r3, #0]
 801581c:	2b4e      	cmp	r3, #78	@ 0x4e
 801581e:	d863      	bhi.n	80158e8 <_scanf_float+0x120>
 8015820:	2b40      	cmp	r3, #64	@ 0x40
 8015822:	d83b      	bhi.n	801589c <_scanf_float+0xd4>
 8015824:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8015828:	b2c8      	uxtb	r0, r1
 801582a:	280e      	cmp	r0, #14
 801582c:	d939      	bls.n	80158a2 <_scanf_float+0xda>
 801582e:	b11f      	cbz	r7, 8015838 <_scanf_float+0x70>
 8015830:	6823      	ldr	r3, [r4, #0]
 8015832:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015836:	6023      	str	r3, [r4, #0]
 8015838:	f10a 3aff 	add.w	sl, sl, #4294967295
 801583c:	f1ba 0f01 	cmp.w	sl, #1
 8015840:	f200 8114 	bhi.w	8015a6c <_scanf_float+0x2a4>
 8015844:	9b01      	ldr	r3, [sp, #4]
 8015846:	429e      	cmp	r6, r3
 8015848:	f200 8105 	bhi.w	8015a56 <_scanf_float+0x28e>
 801584c:	2001      	movs	r0, #1
 801584e:	b007      	add	sp, #28
 8015850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015854:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8015858:	2a0d      	cmp	r2, #13
 801585a:	d8e8      	bhi.n	801582e <_scanf_float+0x66>
 801585c:	a101      	add	r1, pc, #4	@ (adr r1, 8015864 <_scanf_float+0x9c>)
 801585e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8015862:	bf00      	nop
 8015864:	080159ad 	.word	0x080159ad
 8015868:	0801582f 	.word	0x0801582f
 801586c:	0801582f 	.word	0x0801582f
 8015870:	0801582f 	.word	0x0801582f
 8015874:	08015a09 	.word	0x08015a09
 8015878:	080159e3 	.word	0x080159e3
 801587c:	0801582f 	.word	0x0801582f
 8015880:	0801582f 	.word	0x0801582f
 8015884:	080159bb 	.word	0x080159bb
 8015888:	0801582f 	.word	0x0801582f
 801588c:	0801582f 	.word	0x0801582f
 8015890:	0801582f 	.word	0x0801582f
 8015894:	0801582f 	.word	0x0801582f
 8015898:	08015977 	.word	0x08015977
 801589c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80158a0:	e7da      	b.n	8015858 <_scanf_float+0x90>
 80158a2:	290e      	cmp	r1, #14
 80158a4:	d8c3      	bhi.n	801582e <_scanf_float+0x66>
 80158a6:	a001      	add	r0, pc, #4	@ (adr r0, 80158ac <_scanf_float+0xe4>)
 80158a8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80158ac:	08015967 	.word	0x08015967
 80158b0:	0801582f 	.word	0x0801582f
 80158b4:	08015967 	.word	0x08015967
 80158b8:	080159f7 	.word	0x080159f7
 80158bc:	0801582f 	.word	0x0801582f
 80158c0:	08015909 	.word	0x08015909
 80158c4:	0801594d 	.word	0x0801594d
 80158c8:	0801594d 	.word	0x0801594d
 80158cc:	0801594d 	.word	0x0801594d
 80158d0:	0801594d 	.word	0x0801594d
 80158d4:	0801594d 	.word	0x0801594d
 80158d8:	0801594d 	.word	0x0801594d
 80158dc:	0801594d 	.word	0x0801594d
 80158e0:	0801594d 	.word	0x0801594d
 80158e4:	0801594d 	.word	0x0801594d
 80158e8:	2b6e      	cmp	r3, #110	@ 0x6e
 80158ea:	d809      	bhi.n	8015900 <_scanf_float+0x138>
 80158ec:	2b60      	cmp	r3, #96	@ 0x60
 80158ee:	d8b1      	bhi.n	8015854 <_scanf_float+0x8c>
 80158f0:	2b54      	cmp	r3, #84	@ 0x54
 80158f2:	d07b      	beq.n	80159ec <_scanf_float+0x224>
 80158f4:	2b59      	cmp	r3, #89	@ 0x59
 80158f6:	d19a      	bne.n	801582e <_scanf_float+0x66>
 80158f8:	2d07      	cmp	r5, #7
 80158fa:	d198      	bne.n	801582e <_scanf_float+0x66>
 80158fc:	2508      	movs	r5, #8
 80158fe:	e02f      	b.n	8015960 <_scanf_float+0x198>
 8015900:	2b74      	cmp	r3, #116	@ 0x74
 8015902:	d073      	beq.n	80159ec <_scanf_float+0x224>
 8015904:	2b79      	cmp	r3, #121	@ 0x79
 8015906:	e7f6      	b.n	80158f6 <_scanf_float+0x12e>
 8015908:	6821      	ldr	r1, [r4, #0]
 801590a:	05c8      	lsls	r0, r1, #23
 801590c:	d51e      	bpl.n	801594c <_scanf_float+0x184>
 801590e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8015912:	6021      	str	r1, [r4, #0]
 8015914:	3701      	adds	r7, #1
 8015916:	f1bb 0f00 	cmp.w	fp, #0
 801591a:	d003      	beq.n	8015924 <_scanf_float+0x15c>
 801591c:	3201      	adds	r2, #1
 801591e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8015922:	60a2      	str	r2, [r4, #8]
 8015924:	68a3      	ldr	r3, [r4, #8]
 8015926:	3b01      	subs	r3, #1
 8015928:	60a3      	str	r3, [r4, #8]
 801592a:	6923      	ldr	r3, [r4, #16]
 801592c:	3301      	adds	r3, #1
 801592e:	6123      	str	r3, [r4, #16]
 8015930:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8015934:	3b01      	subs	r3, #1
 8015936:	2b00      	cmp	r3, #0
 8015938:	f8c9 3004 	str.w	r3, [r9, #4]
 801593c:	f340 8082 	ble.w	8015a44 <_scanf_float+0x27c>
 8015940:	f8d9 3000 	ldr.w	r3, [r9]
 8015944:	3301      	adds	r3, #1
 8015946:	f8c9 3000 	str.w	r3, [r9]
 801594a:	e762      	b.n	8015812 <_scanf_float+0x4a>
 801594c:	eb1a 0105 	adds.w	r1, sl, r5
 8015950:	f47f af6d 	bne.w	801582e <_scanf_float+0x66>
 8015954:	6822      	ldr	r2, [r4, #0]
 8015956:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801595a:	6022      	str	r2, [r4, #0]
 801595c:	460d      	mov	r5, r1
 801595e:	468a      	mov	sl, r1
 8015960:	f806 3b01 	strb.w	r3, [r6], #1
 8015964:	e7de      	b.n	8015924 <_scanf_float+0x15c>
 8015966:	6822      	ldr	r2, [r4, #0]
 8015968:	0610      	lsls	r0, r2, #24
 801596a:	f57f af60 	bpl.w	801582e <_scanf_float+0x66>
 801596e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8015972:	6022      	str	r2, [r4, #0]
 8015974:	e7f4      	b.n	8015960 <_scanf_float+0x198>
 8015976:	f1ba 0f00 	cmp.w	sl, #0
 801597a:	d10c      	bne.n	8015996 <_scanf_float+0x1ce>
 801597c:	b977      	cbnz	r7, 801599c <_scanf_float+0x1d4>
 801597e:	6822      	ldr	r2, [r4, #0]
 8015980:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8015984:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8015988:	d108      	bne.n	801599c <_scanf_float+0x1d4>
 801598a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801598e:	6022      	str	r2, [r4, #0]
 8015990:	f04f 0a01 	mov.w	sl, #1
 8015994:	e7e4      	b.n	8015960 <_scanf_float+0x198>
 8015996:	f1ba 0f02 	cmp.w	sl, #2
 801599a:	d050      	beq.n	8015a3e <_scanf_float+0x276>
 801599c:	2d01      	cmp	r5, #1
 801599e:	d002      	beq.n	80159a6 <_scanf_float+0x1de>
 80159a0:	2d04      	cmp	r5, #4
 80159a2:	f47f af44 	bne.w	801582e <_scanf_float+0x66>
 80159a6:	3501      	adds	r5, #1
 80159a8:	b2ed      	uxtb	r5, r5
 80159aa:	e7d9      	b.n	8015960 <_scanf_float+0x198>
 80159ac:	f1ba 0f01 	cmp.w	sl, #1
 80159b0:	f47f af3d 	bne.w	801582e <_scanf_float+0x66>
 80159b4:	f04f 0a02 	mov.w	sl, #2
 80159b8:	e7d2      	b.n	8015960 <_scanf_float+0x198>
 80159ba:	b975      	cbnz	r5, 80159da <_scanf_float+0x212>
 80159bc:	2f00      	cmp	r7, #0
 80159be:	f47f af37 	bne.w	8015830 <_scanf_float+0x68>
 80159c2:	6822      	ldr	r2, [r4, #0]
 80159c4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80159c8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80159cc:	f040 8103 	bne.w	8015bd6 <_scanf_float+0x40e>
 80159d0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80159d4:	6022      	str	r2, [r4, #0]
 80159d6:	2501      	movs	r5, #1
 80159d8:	e7c2      	b.n	8015960 <_scanf_float+0x198>
 80159da:	2d03      	cmp	r5, #3
 80159dc:	d0e3      	beq.n	80159a6 <_scanf_float+0x1de>
 80159de:	2d05      	cmp	r5, #5
 80159e0:	e7df      	b.n	80159a2 <_scanf_float+0x1da>
 80159e2:	2d02      	cmp	r5, #2
 80159e4:	f47f af23 	bne.w	801582e <_scanf_float+0x66>
 80159e8:	2503      	movs	r5, #3
 80159ea:	e7b9      	b.n	8015960 <_scanf_float+0x198>
 80159ec:	2d06      	cmp	r5, #6
 80159ee:	f47f af1e 	bne.w	801582e <_scanf_float+0x66>
 80159f2:	2507      	movs	r5, #7
 80159f4:	e7b4      	b.n	8015960 <_scanf_float+0x198>
 80159f6:	6822      	ldr	r2, [r4, #0]
 80159f8:	0591      	lsls	r1, r2, #22
 80159fa:	f57f af18 	bpl.w	801582e <_scanf_float+0x66>
 80159fe:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8015a02:	6022      	str	r2, [r4, #0]
 8015a04:	9702      	str	r7, [sp, #8]
 8015a06:	e7ab      	b.n	8015960 <_scanf_float+0x198>
 8015a08:	6822      	ldr	r2, [r4, #0]
 8015a0a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8015a0e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8015a12:	d005      	beq.n	8015a20 <_scanf_float+0x258>
 8015a14:	0550      	lsls	r0, r2, #21
 8015a16:	f57f af0a 	bpl.w	801582e <_scanf_float+0x66>
 8015a1a:	2f00      	cmp	r7, #0
 8015a1c:	f000 80db 	beq.w	8015bd6 <_scanf_float+0x40e>
 8015a20:	0591      	lsls	r1, r2, #22
 8015a22:	bf58      	it	pl
 8015a24:	9902      	ldrpl	r1, [sp, #8]
 8015a26:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8015a2a:	bf58      	it	pl
 8015a2c:	1a79      	subpl	r1, r7, r1
 8015a2e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8015a32:	bf58      	it	pl
 8015a34:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8015a38:	6022      	str	r2, [r4, #0]
 8015a3a:	2700      	movs	r7, #0
 8015a3c:	e790      	b.n	8015960 <_scanf_float+0x198>
 8015a3e:	f04f 0a03 	mov.w	sl, #3
 8015a42:	e78d      	b.n	8015960 <_scanf_float+0x198>
 8015a44:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8015a48:	4649      	mov	r1, r9
 8015a4a:	4640      	mov	r0, r8
 8015a4c:	4798      	blx	r3
 8015a4e:	2800      	cmp	r0, #0
 8015a50:	f43f aedf 	beq.w	8015812 <_scanf_float+0x4a>
 8015a54:	e6eb      	b.n	801582e <_scanf_float+0x66>
 8015a56:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8015a5a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8015a5e:	464a      	mov	r2, r9
 8015a60:	4640      	mov	r0, r8
 8015a62:	4798      	blx	r3
 8015a64:	6923      	ldr	r3, [r4, #16]
 8015a66:	3b01      	subs	r3, #1
 8015a68:	6123      	str	r3, [r4, #16]
 8015a6a:	e6eb      	b.n	8015844 <_scanf_float+0x7c>
 8015a6c:	1e6b      	subs	r3, r5, #1
 8015a6e:	2b06      	cmp	r3, #6
 8015a70:	d824      	bhi.n	8015abc <_scanf_float+0x2f4>
 8015a72:	2d02      	cmp	r5, #2
 8015a74:	d836      	bhi.n	8015ae4 <_scanf_float+0x31c>
 8015a76:	9b01      	ldr	r3, [sp, #4]
 8015a78:	429e      	cmp	r6, r3
 8015a7a:	f67f aee7 	bls.w	801584c <_scanf_float+0x84>
 8015a7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8015a82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8015a86:	464a      	mov	r2, r9
 8015a88:	4640      	mov	r0, r8
 8015a8a:	4798      	blx	r3
 8015a8c:	6923      	ldr	r3, [r4, #16]
 8015a8e:	3b01      	subs	r3, #1
 8015a90:	6123      	str	r3, [r4, #16]
 8015a92:	e7f0      	b.n	8015a76 <_scanf_float+0x2ae>
 8015a94:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8015a98:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8015a9c:	464a      	mov	r2, r9
 8015a9e:	4640      	mov	r0, r8
 8015aa0:	4798      	blx	r3
 8015aa2:	6923      	ldr	r3, [r4, #16]
 8015aa4:	3b01      	subs	r3, #1
 8015aa6:	6123      	str	r3, [r4, #16]
 8015aa8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015aac:	fa5f fa8a 	uxtb.w	sl, sl
 8015ab0:	f1ba 0f02 	cmp.w	sl, #2
 8015ab4:	d1ee      	bne.n	8015a94 <_scanf_float+0x2cc>
 8015ab6:	3d03      	subs	r5, #3
 8015ab8:	b2ed      	uxtb	r5, r5
 8015aba:	1b76      	subs	r6, r6, r5
 8015abc:	6823      	ldr	r3, [r4, #0]
 8015abe:	05da      	lsls	r2, r3, #23
 8015ac0:	d530      	bpl.n	8015b24 <_scanf_float+0x35c>
 8015ac2:	055b      	lsls	r3, r3, #21
 8015ac4:	d511      	bpl.n	8015aea <_scanf_float+0x322>
 8015ac6:	9b01      	ldr	r3, [sp, #4]
 8015ac8:	429e      	cmp	r6, r3
 8015aca:	f67f aebf 	bls.w	801584c <_scanf_float+0x84>
 8015ace:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8015ad2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8015ad6:	464a      	mov	r2, r9
 8015ad8:	4640      	mov	r0, r8
 8015ada:	4798      	blx	r3
 8015adc:	6923      	ldr	r3, [r4, #16]
 8015ade:	3b01      	subs	r3, #1
 8015ae0:	6123      	str	r3, [r4, #16]
 8015ae2:	e7f0      	b.n	8015ac6 <_scanf_float+0x2fe>
 8015ae4:	46aa      	mov	sl, r5
 8015ae6:	46b3      	mov	fp, r6
 8015ae8:	e7de      	b.n	8015aa8 <_scanf_float+0x2e0>
 8015aea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8015aee:	6923      	ldr	r3, [r4, #16]
 8015af0:	2965      	cmp	r1, #101	@ 0x65
 8015af2:	f103 33ff 	add.w	r3, r3, #4294967295
 8015af6:	f106 35ff 	add.w	r5, r6, #4294967295
 8015afa:	6123      	str	r3, [r4, #16]
 8015afc:	d00c      	beq.n	8015b18 <_scanf_float+0x350>
 8015afe:	2945      	cmp	r1, #69	@ 0x45
 8015b00:	d00a      	beq.n	8015b18 <_scanf_float+0x350>
 8015b02:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8015b06:	464a      	mov	r2, r9
 8015b08:	4640      	mov	r0, r8
 8015b0a:	4798      	blx	r3
 8015b0c:	6923      	ldr	r3, [r4, #16]
 8015b0e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8015b12:	3b01      	subs	r3, #1
 8015b14:	1eb5      	subs	r5, r6, #2
 8015b16:	6123      	str	r3, [r4, #16]
 8015b18:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8015b1c:	464a      	mov	r2, r9
 8015b1e:	4640      	mov	r0, r8
 8015b20:	4798      	blx	r3
 8015b22:	462e      	mov	r6, r5
 8015b24:	6822      	ldr	r2, [r4, #0]
 8015b26:	f012 0210 	ands.w	r2, r2, #16
 8015b2a:	d001      	beq.n	8015b30 <_scanf_float+0x368>
 8015b2c:	2000      	movs	r0, #0
 8015b2e:	e68e      	b.n	801584e <_scanf_float+0x86>
 8015b30:	7032      	strb	r2, [r6, #0]
 8015b32:	6823      	ldr	r3, [r4, #0]
 8015b34:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8015b38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8015b3c:	d125      	bne.n	8015b8a <_scanf_float+0x3c2>
 8015b3e:	9b02      	ldr	r3, [sp, #8]
 8015b40:	429f      	cmp	r7, r3
 8015b42:	d00a      	beq.n	8015b5a <_scanf_float+0x392>
 8015b44:	1bda      	subs	r2, r3, r7
 8015b46:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8015b4a:	429e      	cmp	r6, r3
 8015b4c:	bf28      	it	cs
 8015b4e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8015b52:	4922      	ldr	r1, [pc, #136]	@ (8015bdc <_scanf_float+0x414>)
 8015b54:	4630      	mov	r0, r6
 8015b56:	f000 f93d 	bl	8015dd4 <siprintf>
 8015b5a:	9901      	ldr	r1, [sp, #4]
 8015b5c:	2200      	movs	r2, #0
 8015b5e:	4640      	mov	r0, r8
 8015b60:	f002 fc96 	bl	8018490 <_strtod_r>
 8015b64:	9b03      	ldr	r3, [sp, #12]
 8015b66:	6821      	ldr	r1, [r4, #0]
 8015b68:	681b      	ldr	r3, [r3, #0]
 8015b6a:	f011 0f02 	tst.w	r1, #2
 8015b6e:	ec57 6b10 	vmov	r6, r7, d0
 8015b72:	f103 0204 	add.w	r2, r3, #4
 8015b76:	d015      	beq.n	8015ba4 <_scanf_float+0x3dc>
 8015b78:	9903      	ldr	r1, [sp, #12]
 8015b7a:	600a      	str	r2, [r1, #0]
 8015b7c:	681b      	ldr	r3, [r3, #0]
 8015b7e:	e9c3 6700 	strd	r6, r7, [r3]
 8015b82:	68e3      	ldr	r3, [r4, #12]
 8015b84:	3301      	adds	r3, #1
 8015b86:	60e3      	str	r3, [r4, #12]
 8015b88:	e7d0      	b.n	8015b2c <_scanf_float+0x364>
 8015b8a:	9b04      	ldr	r3, [sp, #16]
 8015b8c:	2b00      	cmp	r3, #0
 8015b8e:	d0e4      	beq.n	8015b5a <_scanf_float+0x392>
 8015b90:	9905      	ldr	r1, [sp, #20]
 8015b92:	230a      	movs	r3, #10
 8015b94:	3101      	adds	r1, #1
 8015b96:	4640      	mov	r0, r8
 8015b98:	f002 fcfa 	bl	8018590 <_strtol_r>
 8015b9c:	9b04      	ldr	r3, [sp, #16]
 8015b9e:	9e05      	ldr	r6, [sp, #20]
 8015ba0:	1ac2      	subs	r2, r0, r3
 8015ba2:	e7d0      	b.n	8015b46 <_scanf_float+0x37e>
 8015ba4:	f011 0f04 	tst.w	r1, #4
 8015ba8:	9903      	ldr	r1, [sp, #12]
 8015baa:	600a      	str	r2, [r1, #0]
 8015bac:	d1e6      	bne.n	8015b7c <_scanf_float+0x3b4>
 8015bae:	681d      	ldr	r5, [r3, #0]
 8015bb0:	4632      	mov	r2, r6
 8015bb2:	463b      	mov	r3, r7
 8015bb4:	4630      	mov	r0, r6
 8015bb6:	4639      	mov	r1, r7
 8015bb8:	f7ea ff90 	bl	8000adc <__aeabi_dcmpun>
 8015bbc:	b128      	cbz	r0, 8015bca <_scanf_float+0x402>
 8015bbe:	4808      	ldr	r0, [pc, #32]	@ (8015be0 <_scanf_float+0x418>)
 8015bc0:	f000 fa5a 	bl	8016078 <nanf>
 8015bc4:	ed85 0a00 	vstr	s0, [r5]
 8015bc8:	e7db      	b.n	8015b82 <_scanf_float+0x3ba>
 8015bca:	4630      	mov	r0, r6
 8015bcc:	4639      	mov	r1, r7
 8015bce:	f7ea ffe3 	bl	8000b98 <__aeabi_d2f>
 8015bd2:	6028      	str	r0, [r5, #0]
 8015bd4:	e7d5      	b.n	8015b82 <_scanf_float+0x3ba>
 8015bd6:	2700      	movs	r7, #0
 8015bd8:	e62e      	b.n	8015838 <_scanf_float+0x70>
 8015bda:	bf00      	nop
 8015bdc:	0801d444 	.word	0x0801d444
 8015be0:	0801d585 	.word	0x0801d585

08015be4 <std>:
 8015be4:	2300      	movs	r3, #0
 8015be6:	b510      	push	{r4, lr}
 8015be8:	4604      	mov	r4, r0
 8015bea:	e9c0 3300 	strd	r3, r3, [r0]
 8015bee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015bf2:	6083      	str	r3, [r0, #8]
 8015bf4:	8181      	strh	r1, [r0, #12]
 8015bf6:	6643      	str	r3, [r0, #100]	@ 0x64
 8015bf8:	81c2      	strh	r2, [r0, #14]
 8015bfa:	6183      	str	r3, [r0, #24]
 8015bfc:	4619      	mov	r1, r3
 8015bfe:	2208      	movs	r2, #8
 8015c00:	305c      	adds	r0, #92	@ 0x5c
 8015c02:	f000 f94c 	bl	8015e9e <memset>
 8015c06:	4b0d      	ldr	r3, [pc, #52]	@ (8015c3c <std+0x58>)
 8015c08:	6263      	str	r3, [r4, #36]	@ 0x24
 8015c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8015c40 <std+0x5c>)
 8015c0c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8015c44 <std+0x60>)
 8015c10:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8015c12:	4b0d      	ldr	r3, [pc, #52]	@ (8015c48 <std+0x64>)
 8015c14:	6323      	str	r3, [r4, #48]	@ 0x30
 8015c16:	4b0d      	ldr	r3, [pc, #52]	@ (8015c4c <std+0x68>)
 8015c18:	6224      	str	r4, [r4, #32]
 8015c1a:	429c      	cmp	r4, r3
 8015c1c:	d006      	beq.n	8015c2c <std+0x48>
 8015c1e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8015c22:	4294      	cmp	r4, r2
 8015c24:	d002      	beq.n	8015c2c <std+0x48>
 8015c26:	33d0      	adds	r3, #208	@ 0xd0
 8015c28:	429c      	cmp	r4, r3
 8015c2a:	d105      	bne.n	8015c38 <std+0x54>
 8015c2c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8015c30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015c34:	f000 ba0e 	b.w	8016054 <__retarget_lock_init_recursive>
 8015c38:	bd10      	pop	{r4, pc}
 8015c3a:	bf00      	nop
 8015c3c:	08015e19 	.word	0x08015e19
 8015c40:	08015e3b 	.word	0x08015e3b
 8015c44:	08015e73 	.word	0x08015e73
 8015c48:	08015e97 	.word	0x08015e97
 8015c4c:	200058bc 	.word	0x200058bc

08015c50 <stdio_exit_handler>:
 8015c50:	4a02      	ldr	r2, [pc, #8]	@ (8015c5c <stdio_exit_handler+0xc>)
 8015c52:	4903      	ldr	r1, [pc, #12]	@ (8015c60 <stdio_exit_handler+0x10>)
 8015c54:	4803      	ldr	r0, [pc, #12]	@ (8015c64 <stdio_exit_handler+0x14>)
 8015c56:	f000 b869 	b.w	8015d2c <_fwalk_sglue>
 8015c5a:	bf00      	nop
 8015c5c:	20000130 	.word	0x20000130
 8015c60:	0801894d 	.word	0x0801894d
 8015c64:	20000140 	.word	0x20000140

08015c68 <cleanup_stdio>:
 8015c68:	6841      	ldr	r1, [r0, #4]
 8015c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8015c9c <cleanup_stdio+0x34>)
 8015c6c:	4299      	cmp	r1, r3
 8015c6e:	b510      	push	{r4, lr}
 8015c70:	4604      	mov	r4, r0
 8015c72:	d001      	beq.n	8015c78 <cleanup_stdio+0x10>
 8015c74:	f002 fe6a 	bl	801894c <_fflush_r>
 8015c78:	68a1      	ldr	r1, [r4, #8]
 8015c7a:	4b09      	ldr	r3, [pc, #36]	@ (8015ca0 <cleanup_stdio+0x38>)
 8015c7c:	4299      	cmp	r1, r3
 8015c7e:	d002      	beq.n	8015c86 <cleanup_stdio+0x1e>
 8015c80:	4620      	mov	r0, r4
 8015c82:	f002 fe63 	bl	801894c <_fflush_r>
 8015c86:	68e1      	ldr	r1, [r4, #12]
 8015c88:	4b06      	ldr	r3, [pc, #24]	@ (8015ca4 <cleanup_stdio+0x3c>)
 8015c8a:	4299      	cmp	r1, r3
 8015c8c:	d004      	beq.n	8015c98 <cleanup_stdio+0x30>
 8015c8e:	4620      	mov	r0, r4
 8015c90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015c94:	f002 be5a 	b.w	801894c <_fflush_r>
 8015c98:	bd10      	pop	{r4, pc}
 8015c9a:	bf00      	nop
 8015c9c:	200058bc 	.word	0x200058bc
 8015ca0:	20005924 	.word	0x20005924
 8015ca4:	2000598c 	.word	0x2000598c

08015ca8 <global_stdio_init.part.0>:
 8015ca8:	b510      	push	{r4, lr}
 8015caa:	4b0b      	ldr	r3, [pc, #44]	@ (8015cd8 <global_stdio_init.part.0+0x30>)
 8015cac:	4c0b      	ldr	r4, [pc, #44]	@ (8015cdc <global_stdio_init.part.0+0x34>)
 8015cae:	4a0c      	ldr	r2, [pc, #48]	@ (8015ce0 <global_stdio_init.part.0+0x38>)
 8015cb0:	601a      	str	r2, [r3, #0]
 8015cb2:	4620      	mov	r0, r4
 8015cb4:	2200      	movs	r2, #0
 8015cb6:	2104      	movs	r1, #4
 8015cb8:	f7ff ff94 	bl	8015be4 <std>
 8015cbc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8015cc0:	2201      	movs	r2, #1
 8015cc2:	2109      	movs	r1, #9
 8015cc4:	f7ff ff8e 	bl	8015be4 <std>
 8015cc8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8015ccc:	2202      	movs	r2, #2
 8015cce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015cd2:	2112      	movs	r1, #18
 8015cd4:	f7ff bf86 	b.w	8015be4 <std>
 8015cd8:	200059f4 	.word	0x200059f4
 8015cdc:	200058bc 	.word	0x200058bc
 8015ce0:	08015c51 	.word	0x08015c51

08015ce4 <__sfp_lock_acquire>:
 8015ce4:	4801      	ldr	r0, [pc, #4]	@ (8015cec <__sfp_lock_acquire+0x8>)
 8015ce6:	f000 b9b6 	b.w	8016056 <__retarget_lock_acquire_recursive>
 8015cea:	bf00      	nop
 8015cec:	200059fd 	.word	0x200059fd

08015cf0 <__sfp_lock_release>:
 8015cf0:	4801      	ldr	r0, [pc, #4]	@ (8015cf8 <__sfp_lock_release+0x8>)
 8015cf2:	f000 b9b1 	b.w	8016058 <__retarget_lock_release_recursive>
 8015cf6:	bf00      	nop
 8015cf8:	200059fd 	.word	0x200059fd

08015cfc <__sinit>:
 8015cfc:	b510      	push	{r4, lr}
 8015cfe:	4604      	mov	r4, r0
 8015d00:	f7ff fff0 	bl	8015ce4 <__sfp_lock_acquire>
 8015d04:	6a23      	ldr	r3, [r4, #32]
 8015d06:	b11b      	cbz	r3, 8015d10 <__sinit+0x14>
 8015d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015d0c:	f7ff bff0 	b.w	8015cf0 <__sfp_lock_release>
 8015d10:	4b04      	ldr	r3, [pc, #16]	@ (8015d24 <__sinit+0x28>)
 8015d12:	6223      	str	r3, [r4, #32]
 8015d14:	4b04      	ldr	r3, [pc, #16]	@ (8015d28 <__sinit+0x2c>)
 8015d16:	681b      	ldr	r3, [r3, #0]
 8015d18:	2b00      	cmp	r3, #0
 8015d1a:	d1f5      	bne.n	8015d08 <__sinit+0xc>
 8015d1c:	f7ff ffc4 	bl	8015ca8 <global_stdio_init.part.0>
 8015d20:	e7f2      	b.n	8015d08 <__sinit+0xc>
 8015d22:	bf00      	nop
 8015d24:	08015c69 	.word	0x08015c69
 8015d28:	200059f4 	.word	0x200059f4

08015d2c <_fwalk_sglue>:
 8015d2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015d30:	4607      	mov	r7, r0
 8015d32:	4688      	mov	r8, r1
 8015d34:	4614      	mov	r4, r2
 8015d36:	2600      	movs	r6, #0
 8015d38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015d3c:	f1b9 0901 	subs.w	r9, r9, #1
 8015d40:	d505      	bpl.n	8015d4e <_fwalk_sglue+0x22>
 8015d42:	6824      	ldr	r4, [r4, #0]
 8015d44:	2c00      	cmp	r4, #0
 8015d46:	d1f7      	bne.n	8015d38 <_fwalk_sglue+0xc>
 8015d48:	4630      	mov	r0, r6
 8015d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015d4e:	89ab      	ldrh	r3, [r5, #12]
 8015d50:	2b01      	cmp	r3, #1
 8015d52:	d907      	bls.n	8015d64 <_fwalk_sglue+0x38>
 8015d54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015d58:	3301      	adds	r3, #1
 8015d5a:	d003      	beq.n	8015d64 <_fwalk_sglue+0x38>
 8015d5c:	4629      	mov	r1, r5
 8015d5e:	4638      	mov	r0, r7
 8015d60:	47c0      	blx	r8
 8015d62:	4306      	orrs	r6, r0
 8015d64:	3568      	adds	r5, #104	@ 0x68
 8015d66:	e7e9      	b.n	8015d3c <_fwalk_sglue+0x10>

08015d68 <sniprintf>:
 8015d68:	b40c      	push	{r2, r3}
 8015d6a:	b530      	push	{r4, r5, lr}
 8015d6c:	4b18      	ldr	r3, [pc, #96]	@ (8015dd0 <sniprintf+0x68>)
 8015d6e:	1e0c      	subs	r4, r1, #0
 8015d70:	681d      	ldr	r5, [r3, #0]
 8015d72:	b09d      	sub	sp, #116	@ 0x74
 8015d74:	da08      	bge.n	8015d88 <sniprintf+0x20>
 8015d76:	238b      	movs	r3, #139	@ 0x8b
 8015d78:	602b      	str	r3, [r5, #0]
 8015d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8015d7e:	b01d      	add	sp, #116	@ 0x74
 8015d80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015d84:	b002      	add	sp, #8
 8015d86:	4770      	bx	lr
 8015d88:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8015d8c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8015d90:	f04f 0300 	mov.w	r3, #0
 8015d94:	931b      	str	r3, [sp, #108]	@ 0x6c
 8015d96:	bf14      	ite	ne
 8015d98:	f104 33ff 	addne.w	r3, r4, #4294967295
 8015d9c:	4623      	moveq	r3, r4
 8015d9e:	9304      	str	r3, [sp, #16]
 8015da0:	9307      	str	r3, [sp, #28]
 8015da2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015da6:	9002      	str	r0, [sp, #8]
 8015da8:	9006      	str	r0, [sp, #24]
 8015daa:	f8ad 3016 	strh.w	r3, [sp, #22]
 8015dae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8015db0:	ab21      	add	r3, sp, #132	@ 0x84
 8015db2:	a902      	add	r1, sp, #8
 8015db4:	4628      	mov	r0, r5
 8015db6:	9301      	str	r3, [sp, #4]
 8015db8:	f002 fc48 	bl	801864c <_svfiprintf_r>
 8015dbc:	1c43      	adds	r3, r0, #1
 8015dbe:	bfbc      	itt	lt
 8015dc0:	238b      	movlt	r3, #139	@ 0x8b
 8015dc2:	602b      	strlt	r3, [r5, #0]
 8015dc4:	2c00      	cmp	r4, #0
 8015dc6:	d0da      	beq.n	8015d7e <sniprintf+0x16>
 8015dc8:	9b02      	ldr	r3, [sp, #8]
 8015dca:	2200      	movs	r2, #0
 8015dcc:	701a      	strb	r2, [r3, #0]
 8015dce:	e7d6      	b.n	8015d7e <sniprintf+0x16>
 8015dd0:	2000013c 	.word	0x2000013c

08015dd4 <siprintf>:
 8015dd4:	b40e      	push	{r1, r2, r3}
 8015dd6:	b510      	push	{r4, lr}
 8015dd8:	b09d      	sub	sp, #116	@ 0x74
 8015dda:	ab1f      	add	r3, sp, #124	@ 0x7c
 8015ddc:	9002      	str	r0, [sp, #8]
 8015dde:	9006      	str	r0, [sp, #24]
 8015de0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8015de4:	480a      	ldr	r0, [pc, #40]	@ (8015e10 <siprintf+0x3c>)
 8015de6:	9107      	str	r1, [sp, #28]
 8015de8:	9104      	str	r1, [sp, #16]
 8015dea:	490a      	ldr	r1, [pc, #40]	@ (8015e14 <siprintf+0x40>)
 8015dec:	f853 2b04 	ldr.w	r2, [r3], #4
 8015df0:	9105      	str	r1, [sp, #20]
 8015df2:	2400      	movs	r4, #0
 8015df4:	a902      	add	r1, sp, #8
 8015df6:	6800      	ldr	r0, [r0, #0]
 8015df8:	9301      	str	r3, [sp, #4]
 8015dfa:	941b      	str	r4, [sp, #108]	@ 0x6c
 8015dfc:	f002 fc26 	bl	801864c <_svfiprintf_r>
 8015e00:	9b02      	ldr	r3, [sp, #8]
 8015e02:	701c      	strb	r4, [r3, #0]
 8015e04:	b01d      	add	sp, #116	@ 0x74
 8015e06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015e0a:	b003      	add	sp, #12
 8015e0c:	4770      	bx	lr
 8015e0e:	bf00      	nop
 8015e10:	2000013c 	.word	0x2000013c
 8015e14:	ffff0208 	.word	0xffff0208

08015e18 <__sread>:
 8015e18:	b510      	push	{r4, lr}
 8015e1a:	460c      	mov	r4, r1
 8015e1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e20:	f000 f8ca 	bl	8015fb8 <_read_r>
 8015e24:	2800      	cmp	r0, #0
 8015e26:	bfab      	itete	ge
 8015e28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8015e2a:	89a3      	ldrhlt	r3, [r4, #12]
 8015e2c:	181b      	addge	r3, r3, r0
 8015e2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8015e32:	bfac      	ite	ge
 8015e34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8015e36:	81a3      	strhlt	r3, [r4, #12]
 8015e38:	bd10      	pop	{r4, pc}

08015e3a <__swrite>:
 8015e3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015e3e:	461f      	mov	r7, r3
 8015e40:	898b      	ldrh	r3, [r1, #12]
 8015e42:	05db      	lsls	r3, r3, #23
 8015e44:	4605      	mov	r5, r0
 8015e46:	460c      	mov	r4, r1
 8015e48:	4616      	mov	r6, r2
 8015e4a:	d505      	bpl.n	8015e58 <__swrite+0x1e>
 8015e4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e50:	2302      	movs	r3, #2
 8015e52:	2200      	movs	r2, #0
 8015e54:	f000 f89e 	bl	8015f94 <_lseek_r>
 8015e58:	89a3      	ldrh	r3, [r4, #12]
 8015e5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015e5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015e62:	81a3      	strh	r3, [r4, #12]
 8015e64:	4632      	mov	r2, r6
 8015e66:	463b      	mov	r3, r7
 8015e68:	4628      	mov	r0, r5
 8015e6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015e6e:	f000 b8b5 	b.w	8015fdc <_write_r>

08015e72 <__sseek>:
 8015e72:	b510      	push	{r4, lr}
 8015e74:	460c      	mov	r4, r1
 8015e76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e7a:	f000 f88b 	bl	8015f94 <_lseek_r>
 8015e7e:	1c43      	adds	r3, r0, #1
 8015e80:	89a3      	ldrh	r3, [r4, #12]
 8015e82:	bf15      	itete	ne
 8015e84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8015e86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8015e8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8015e8e:	81a3      	strheq	r3, [r4, #12]
 8015e90:	bf18      	it	ne
 8015e92:	81a3      	strhne	r3, [r4, #12]
 8015e94:	bd10      	pop	{r4, pc}

08015e96 <__sclose>:
 8015e96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e9a:	f000 b80d 	b.w	8015eb8 <_close_r>

08015e9e <memset>:
 8015e9e:	4402      	add	r2, r0
 8015ea0:	4603      	mov	r3, r0
 8015ea2:	4293      	cmp	r3, r2
 8015ea4:	d100      	bne.n	8015ea8 <memset+0xa>
 8015ea6:	4770      	bx	lr
 8015ea8:	f803 1b01 	strb.w	r1, [r3], #1
 8015eac:	e7f9      	b.n	8015ea2 <memset+0x4>
	...

08015eb0 <_localeconv_r>:
 8015eb0:	4800      	ldr	r0, [pc, #0]	@ (8015eb4 <_localeconv_r+0x4>)
 8015eb2:	4770      	bx	lr
 8015eb4:	2000027c 	.word	0x2000027c

08015eb8 <_close_r>:
 8015eb8:	b538      	push	{r3, r4, r5, lr}
 8015eba:	4d06      	ldr	r5, [pc, #24]	@ (8015ed4 <_close_r+0x1c>)
 8015ebc:	2300      	movs	r3, #0
 8015ebe:	4604      	mov	r4, r0
 8015ec0:	4608      	mov	r0, r1
 8015ec2:	602b      	str	r3, [r5, #0]
 8015ec4:	f7ee ff16 	bl	8004cf4 <_close>
 8015ec8:	1c43      	adds	r3, r0, #1
 8015eca:	d102      	bne.n	8015ed2 <_close_r+0x1a>
 8015ecc:	682b      	ldr	r3, [r5, #0]
 8015ece:	b103      	cbz	r3, 8015ed2 <_close_r+0x1a>
 8015ed0:	6023      	str	r3, [r4, #0]
 8015ed2:	bd38      	pop	{r3, r4, r5, pc}
 8015ed4:	200059f8 	.word	0x200059f8

08015ed8 <_reclaim_reent>:
 8015ed8:	4b2d      	ldr	r3, [pc, #180]	@ (8015f90 <_reclaim_reent+0xb8>)
 8015eda:	681b      	ldr	r3, [r3, #0]
 8015edc:	4283      	cmp	r3, r0
 8015ede:	b570      	push	{r4, r5, r6, lr}
 8015ee0:	4604      	mov	r4, r0
 8015ee2:	d053      	beq.n	8015f8c <_reclaim_reent+0xb4>
 8015ee4:	69c3      	ldr	r3, [r0, #28]
 8015ee6:	b31b      	cbz	r3, 8015f30 <_reclaim_reent+0x58>
 8015ee8:	68db      	ldr	r3, [r3, #12]
 8015eea:	b163      	cbz	r3, 8015f06 <_reclaim_reent+0x2e>
 8015eec:	2500      	movs	r5, #0
 8015eee:	69e3      	ldr	r3, [r4, #28]
 8015ef0:	68db      	ldr	r3, [r3, #12]
 8015ef2:	5959      	ldr	r1, [r3, r5]
 8015ef4:	b9b1      	cbnz	r1, 8015f24 <_reclaim_reent+0x4c>
 8015ef6:	3504      	adds	r5, #4
 8015ef8:	2d80      	cmp	r5, #128	@ 0x80
 8015efa:	d1f8      	bne.n	8015eee <_reclaim_reent+0x16>
 8015efc:	69e3      	ldr	r3, [r4, #28]
 8015efe:	4620      	mov	r0, r4
 8015f00:	68d9      	ldr	r1, [r3, #12]
 8015f02:	f000 ff19 	bl	8016d38 <_free_r>
 8015f06:	69e3      	ldr	r3, [r4, #28]
 8015f08:	6819      	ldr	r1, [r3, #0]
 8015f0a:	b111      	cbz	r1, 8015f12 <_reclaim_reent+0x3a>
 8015f0c:	4620      	mov	r0, r4
 8015f0e:	f000 ff13 	bl	8016d38 <_free_r>
 8015f12:	69e3      	ldr	r3, [r4, #28]
 8015f14:	689d      	ldr	r5, [r3, #8]
 8015f16:	b15d      	cbz	r5, 8015f30 <_reclaim_reent+0x58>
 8015f18:	4629      	mov	r1, r5
 8015f1a:	4620      	mov	r0, r4
 8015f1c:	682d      	ldr	r5, [r5, #0]
 8015f1e:	f000 ff0b 	bl	8016d38 <_free_r>
 8015f22:	e7f8      	b.n	8015f16 <_reclaim_reent+0x3e>
 8015f24:	680e      	ldr	r6, [r1, #0]
 8015f26:	4620      	mov	r0, r4
 8015f28:	f000 ff06 	bl	8016d38 <_free_r>
 8015f2c:	4631      	mov	r1, r6
 8015f2e:	e7e1      	b.n	8015ef4 <_reclaim_reent+0x1c>
 8015f30:	6961      	ldr	r1, [r4, #20]
 8015f32:	b111      	cbz	r1, 8015f3a <_reclaim_reent+0x62>
 8015f34:	4620      	mov	r0, r4
 8015f36:	f000 feff 	bl	8016d38 <_free_r>
 8015f3a:	69e1      	ldr	r1, [r4, #28]
 8015f3c:	b111      	cbz	r1, 8015f44 <_reclaim_reent+0x6c>
 8015f3e:	4620      	mov	r0, r4
 8015f40:	f000 fefa 	bl	8016d38 <_free_r>
 8015f44:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015f46:	b111      	cbz	r1, 8015f4e <_reclaim_reent+0x76>
 8015f48:	4620      	mov	r0, r4
 8015f4a:	f000 fef5 	bl	8016d38 <_free_r>
 8015f4e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015f50:	b111      	cbz	r1, 8015f58 <_reclaim_reent+0x80>
 8015f52:	4620      	mov	r0, r4
 8015f54:	f000 fef0 	bl	8016d38 <_free_r>
 8015f58:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8015f5a:	b111      	cbz	r1, 8015f62 <_reclaim_reent+0x8a>
 8015f5c:	4620      	mov	r0, r4
 8015f5e:	f000 feeb 	bl	8016d38 <_free_r>
 8015f62:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8015f64:	b111      	cbz	r1, 8015f6c <_reclaim_reent+0x94>
 8015f66:	4620      	mov	r0, r4
 8015f68:	f000 fee6 	bl	8016d38 <_free_r>
 8015f6c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8015f6e:	b111      	cbz	r1, 8015f76 <_reclaim_reent+0x9e>
 8015f70:	4620      	mov	r0, r4
 8015f72:	f000 fee1 	bl	8016d38 <_free_r>
 8015f76:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8015f78:	b111      	cbz	r1, 8015f80 <_reclaim_reent+0xa8>
 8015f7a:	4620      	mov	r0, r4
 8015f7c:	f000 fedc 	bl	8016d38 <_free_r>
 8015f80:	6a23      	ldr	r3, [r4, #32]
 8015f82:	b11b      	cbz	r3, 8015f8c <_reclaim_reent+0xb4>
 8015f84:	4620      	mov	r0, r4
 8015f86:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015f8a:	4718      	bx	r3
 8015f8c:	bd70      	pop	{r4, r5, r6, pc}
 8015f8e:	bf00      	nop
 8015f90:	2000013c 	.word	0x2000013c

08015f94 <_lseek_r>:
 8015f94:	b538      	push	{r3, r4, r5, lr}
 8015f96:	4d07      	ldr	r5, [pc, #28]	@ (8015fb4 <_lseek_r+0x20>)
 8015f98:	4604      	mov	r4, r0
 8015f9a:	4608      	mov	r0, r1
 8015f9c:	4611      	mov	r1, r2
 8015f9e:	2200      	movs	r2, #0
 8015fa0:	602a      	str	r2, [r5, #0]
 8015fa2:	461a      	mov	r2, r3
 8015fa4:	f7ee fecd 	bl	8004d42 <_lseek>
 8015fa8:	1c43      	adds	r3, r0, #1
 8015faa:	d102      	bne.n	8015fb2 <_lseek_r+0x1e>
 8015fac:	682b      	ldr	r3, [r5, #0]
 8015fae:	b103      	cbz	r3, 8015fb2 <_lseek_r+0x1e>
 8015fb0:	6023      	str	r3, [r4, #0]
 8015fb2:	bd38      	pop	{r3, r4, r5, pc}
 8015fb4:	200059f8 	.word	0x200059f8

08015fb8 <_read_r>:
 8015fb8:	b538      	push	{r3, r4, r5, lr}
 8015fba:	4d07      	ldr	r5, [pc, #28]	@ (8015fd8 <_read_r+0x20>)
 8015fbc:	4604      	mov	r4, r0
 8015fbe:	4608      	mov	r0, r1
 8015fc0:	4611      	mov	r1, r2
 8015fc2:	2200      	movs	r2, #0
 8015fc4:	602a      	str	r2, [r5, #0]
 8015fc6:	461a      	mov	r2, r3
 8015fc8:	f7ee fe5b 	bl	8004c82 <_read>
 8015fcc:	1c43      	adds	r3, r0, #1
 8015fce:	d102      	bne.n	8015fd6 <_read_r+0x1e>
 8015fd0:	682b      	ldr	r3, [r5, #0]
 8015fd2:	b103      	cbz	r3, 8015fd6 <_read_r+0x1e>
 8015fd4:	6023      	str	r3, [r4, #0]
 8015fd6:	bd38      	pop	{r3, r4, r5, pc}
 8015fd8:	200059f8 	.word	0x200059f8

08015fdc <_write_r>:
 8015fdc:	b538      	push	{r3, r4, r5, lr}
 8015fde:	4d07      	ldr	r5, [pc, #28]	@ (8015ffc <_write_r+0x20>)
 8015fe0:	4604      	mov	r4, r0
 8015fe2:	4608      	mov	r0, r1
 8015fe4:	4611      	mov	r1, r2
 8015fe6:	2200      	movs	r2, #0
 8015fe8:	602a      	str	r2, [r5, #0]
 8015fea:	461a      	mov	r2, r3
 8015fec:	f7ee fe66 	bl	8004cbc <_write>
 8015ff0:	1c43      	adds	r3, r0, #1
 8015ff2:	d102      	bne.n	8015ffa <_write_r+0x1e>
 8015ff4:	682b      	ldr	r3, [r5, #0]
 8015ff6:	b103      	cbz	r3, 8015ffa <_write_r+0x1e>
 8015ff8:	6023      	str	r3, [r4, #0]
 8015ffa:	bd38      	pop	{r3, r4, r5, pc}
 8015ffc:	200059f8 	.word	0x200059f8

08016000 <__errno>:
 8016000:	4b01      	ldr	r3, [pc, #4]	@ (8016008 <__errno+0x8>)
 8016002:	6818      	ldr	r0, [r3, #0]
 8016004:	4770      	bx	lr
 8016006:	bf00      	nop
 8016008:	2000013c 	.word	0x2000013c

0801600c <__libc_init_array>:
 801600c:	b570      	push	{r4, r5, r6, lr}
 801600e:	4d0d      	ldr	r5, [pc, #52]	@ (8016044 <__libc_init_array+0x38>)
 8016010:	4c0d      	ldr	r4, [pc, #52]	@ (8016048 <__libc_init_array+0x3c>)
 8016012:	1b64      	subs	r4, r4, r5
 8016014:	10a4      	asrs	r4, r4, #2
 8016016:	2600      	movs	r6, #0
 8016018:	42a6      	cmp	r6, r4
 801601a:	d109      	bne.n	8016030 <__libc_init_array+0x24>
 801601c:	4d0b      	ldr	r5, [pc, #44]	@ (801604c <__libc_init_array+0x40>)
 801601e:	4c0c      	ldr	r4, [pc, #48]	@ (8016050 <__libc_init_array+0x44>)
 8016020:	f004 ffaa 	bl	801af78 <_init>
 8016024:	1b64      	subs	r4, r4, r5
 8016026:	10a4      	asrs	r4, r4, #2
 8016028:	2600      	movs	r6, #0
 801602a:	42a6      	cmp	r6, r4
 801602c:	d105      	bne.n	801603a <__libc_init_array+0x2e>
 801602e:	bd70      	pop	{r4, r5, r6, pc}
 8016030:	f855 3b04 	ldr.w	r3, [r5], #4
 8016034:	4798      	blx	r3
 8016036:	3601      	adds	r6, #1
 8016038:	e7ee      	b.n	8016018 <__libc_init_array+0xc>
 801603a:	f855 3b04 	ldr.w	r3, [r5], #4
 801603e:	4798      	blx	r3
 8016040:	3601      	adds	r6, #1
 8016042:	e7f2      	b.n	801602a <__libc_init_array+0x1e>
 8016044:	0801da30 	.word	0x0801da30
 8016048:	0801da30 	.word	0x0801da30
 801604c:	0801da30 	.word	0x0801da30
 8016050:	0801da34 	.word	0x0801da34

08016054 <__retarget_lock_init_recursive>:
 8016054:	4770      	bx	lr

08016056 <__retarget_lock_acquire_recursive>:
 8016056:	4770      	bx	lr

08016058 <__retarget_lock_release_recursive>:
 8016058:	4770      	bx	lr

0801605a <memcpy>:
 801605a:	440a      	add	r2, r1
 801605c:	4291      	cmp	r1, r2
 801605e:	f100 33ff 	add.w	r3, r0, #4294967295
 8016062:	d100      	bne.n	8016066 <memcpy+0xc>
 8016064:	4770      	bx	lr
 8016066:	b510      	push	{r4, lr}
 8016068:	f811 4b01 	ldrb.w	r4, [r1], #1
 801606c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016070:	4291      	cmp	r1, r2
 8016072:	d1f9      	bne.n	8016068 <memcpy+0xe>
 8016074:	bd10      	pop	{r4, pc}
	...

08016078 <nanf>:
 8016078:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8016080 <nanf+0x8>
 801607c:	4770      	bx	lr
 801607e:	bf00      	nop
 8016080:	7fc00000 	.word	0x7fc00000

08016084 <quorem>:
 8016084:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016088:	6903      	ldr	r3, [r0, #16]
 801608a:	690c      	ldr	r4, [r1, #16]
 801608c:	42a3      	cmp	r3, r4
 801608e:	4607      	mov	r7, r0
 8016090:	db7e      	blt.n	8016190 <quorem+0x10c>
 8016092:	3c01      	subs	r4, #1
 8016094:	f101 0814 	add.w	r8, r1, #20
 8016098:	00a3      	lsls	r3, r4, #2
 801609a:	f100 0514 	add.w	r5, r0, #20
 801609e:	9300      	str	r3, [sp, #0]
 80160a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80160a4:	9301      	str	r3, [sp, #4]
 80160a6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80160aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80160ae:	3301      	adds	r3, #1
 80160b0:	429a      	cmp	r2, r3
 80160b2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80160b6:	fbb2 f6f3 	udiv	r6, r2, r3
 80160ba:	d32e      	bcc.n	801611a <quorem+0x96>
 80160bc:	f04f 0a00 	mov.w	sl, #0
 80160c0:	46c4      	mov	ip, r8
 80160c2:	46ae      	mov	lr, r5
 80160c4:	46d3      	mov	fp, sl
 80160c6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80160ca:	b298      	uxth	r0, r3
 80160cc:	fb06 a000 	mla	r0, r6, r0, sl
 80160d0:	0c02      	lsrs	r2, r0, #16
 80160d2:	0c1b      	lsrs	r3, r3, #16
 80160d4:	fb06 2303 	mla	r3, r6, r3, r2
 80160d8:	f8de 2000 	ldr.w	r2, [lr]
 80160dc:	b280      	uxth	r0, r0
 80160de:	b292      	uxth	r2, r2
 80160e0:	1a12      	subs	r2, r2, r0
 80160e2:	445a      	add	r2, fp
 80160e4:	f8de 0000 	ldr.w	r0, [lr]
 80160e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80160ec:	b29b      	uxth	r3, r3
 80160ee:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80160f2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80160f6:	b292      	uxth	r2, r2
 80160f8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80160fc:	45e1      	cmp	r9, ip
 80160fe:	f84e 2b04 	str.w	r2, [lr], #4
 8016102:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8016106:	d2de      	bcs.n	80160c6 <quorem+0x42>
 8016108:	9b00      	ldr	r3, [sp, #0]
 801610a:	58eb      	ldr	r3, [r5, r3]
 801610c:	b92b      	cbnz	r3, 801611a <quorem+0x96>
 801610e:	9b01      	ldr	r3, [sp, #4]
 8016110:	3b04      	subs	r3, #4
 8016112:	429d      	cmp	r5, r3
 8016114:	461a      	mov	r2, r3
 8016116:	d32f      	bcc.n	8016178 <quorem+0xf4>
 8016118:	613c      	str	r4, [r7, #16]
 801611a:	4638      	mov	r0, r7
 801611c:	f001 f9c8 	bl	80174b0 <__mcmp>
 8016120:	2800      	cmp	r0, #0
 8016122:	db25      	blt.n	8016170 <quorem+0xec>
 8016124:	4629      	mov	r1, r5
 8016126:	2000      	movs	r0, #0
 8016128:	f858 2b04 	ldr.w	r2, [r8], #4
 801612c:	f8d1 c000 	ldr.w	ip, [r1]
 8016130:	fa1f fe82 	uxth.w	lr, r2
 8016134:	fa1f f38c 	uxth.w	r3, ip
 8016138:	eba3 030e 	sub.w	r3, r3, lr
 801613c:	4403      	add	r3, r0
 801613e:	0c12      	lsrs	r2, r2, #16
 8016140:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8016144:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8016148:	b29b      	uxth	r3, r3
 801614a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801614e:	45c1      	cmp	r9, r8
 8016150:	f841 3b04 	str.w	r3, [r1], #4
 8016154:	ea4f 4022 	mov.w	r0, r2, asr #16
 8016158:	d2e6      	bcs.n	8016128 <quorem+0xa4>
 801615a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801615e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016162:	b922      	cbnz	r2, 801616e <quorem+0xea>
 8016164:	3b04      	subs	r3, #4
 8016166:	429d      	cmp	r5, r3
 8016168:	461a      	mov	r2, r3
 801616a:	d30b      	bcc.n	8016184 <quorem+0x100>
 801616c:	613c      	str	r4, [r7, #16]
 801616e:	3601      	adds	r6, #1
 8016170:	4630      	mov	r0, r6
 8016172:	b003      	add	sp, #12
 8016174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016178:	6812      	ldr	r2, [r2, #0]
 801617a:	3b04      	subs	r3, #4
 801617c:	2a00      	cmp	r2, #0
 801617e:	d1cb      	bne.n	8016118 <quorem+0x94>
 8016180:	3c01      	subs	r4, #1
 8016182:	e7c6      	b.n	8016112 <quorem+0x8e>
 8016184:	6812      	ldr	r2, [r2, #0]
 8016186:	3b04      	subs	r3, #4
 8016188:	2a00      	cmp	r2, #0
 801618a:	d1ef      	bne.n	801616c <quorem+0xe8>
 801618c:	3c01      	subs	r4, #1
 801618e:	e7ea      	b.n	8016166 <quorem+0xe2>
 8016190:	2000      	movs	r0, #0
 8016192:	e7ee      	b.n	8016172 <quorem+0xee>
 8016194:	0000      	movs	r0, r0
	...

08016198 <_dtoa_r>:
 8016198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801619c:	69c7      	ldr	r7, [r0, #28]
 801619e:	b097      	sub	sp, #92	@ 0x5c
 80161a0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80161a4:	ec55 4b10 	vmov	r4, r5, d0
 80161a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80161aa:	9107      	str	r1, [sp, #28]
 80161ac:	4681      	mov	r9, r0
 80161ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80161b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80161b2:	b97f      	cbnz	r7, 80161d4 <_dtoa_r+0x3c>
 80161b4:	2010      	movs	r0, #16
 80161b6:	f000 fe09 	bl	8016dcc <malloc>
 80161ba:	4602      	mov	r2, r0
 80161bc:	f8c9 001c 	str.w	r0, [r9, #28]
 80161c0:	b920      	cbnz	r0, 80161cc <_dtoa_r+0x34>
 80161c2:	4ba9      	ldr	r3, [pc, #676]	@ (8016468 <_dtoa_r+0x2d0>)
 80161c4:	21ef      	movs	r1, #239	@ 0xef
 80161c6:	48a9      	ldr	r0, [pc, #676]	@ (801646c <_dtoa_r+0x2d4>)
 80161c8:	f002 fc2e 	bl	8018a28 <__assert_func>
 80161cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80161d0:	6007      	str	r7, [r0, #0]
 80161d2:	60c7      	str	r7, [r0, #12]
 80161d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80161d8:	6819      	ldr	r1, [r3, #0]
 80161da:	b159      	cbz	r1, 80161f4 <_dtoa_r+0x5c>
 80161dc:	685a      	ldr	r2, [r3, #4]
 80161de:	604a      	str	r2, [r1, #4]
 80161e0:	2301      	movs	r3, #1
 80161e2:	4093      	lsls	r3, r2
 80161e4:	608b      	str	r3, [r1, #8]
 80161e6:	4648      	mov	r0, r9
 80161e8:	f000 fee6 	bl	8016fb8 <_Bfree>
 80161ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80161f0:	2200      	movs	r2, #0
 80161f2:	601a      	str	r2, [r3, #0]
 80161f4:	1e2b      	subs	r3, r5, #0
 80161f6:	bfb9      	ittee	lt
 80161f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80161fc:	9305      	strlt	r3, [sp, #20]
 80161fe:	2300      	movge	r3, #0
 8016200:	6033      	strge	r3, [r6, #0]
 8016202:	9f05      	ldr	r7, [sp, #20]
 8016204:	4b9a      	ldr	r3, [pc, #616]	@ (8016470 <_dtoa_r+0x2d8>)
 8016206:	bfbc      	itt	lt
 8016208:	2201      	movlt	r2, #1
 801620a:	6032      	strlt	r2, [r6, #0]
 801620c:	43bb      	bics	r3, r7
 801620e:	d112      	bne.n	8016236 <_dtoa_r+0x9e>
 8016210:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8016212:	f242 730f 	movw	r3, #9999	@ 0x270f
 8016216:	6013      	str	r3, [r2, #0]
 8016218:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801621c:	4323      	orrs	r3, r4
 801621e:	f000 855a 	beq.w	8016cd6 <_dtoa_r+0xb3e>
 8016222:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016224:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8016484 <_dtoa_r+0x2ec>
 8016228:	2b00      	cmp	r3, #0
 801622a:	f000 855c 	beq.w	8016ce6 <_dtoa_r+0xb4e>
 801622e:	f10a 0303 	add.w	r3, sl, #3
 8016232:	f000 bd56 	b.w	8016ce2 <_dtoa_r+0xb4a>
 8016236:	ed9d 7b04 	vldr	d7, [sp, #16]
 801623a:	2200      	movs	r2, #0
 801623c:	ec51 0b17 	vmov	r0, r1, d7
 8016240:	2300      	movs	r3, #0
 8016242:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8016246:	f7ea fc17 	bl	8000a78 <__aeabi_dcmpeq>
 801624a:	4680      	mov	r8, r0
 801624c:	b158      	cbz	r0, 8016266 <_dtoa_r+0xce>
 801624e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8016250:	2301      	movs	r3, #1
 8016252:	6013      	str	r3, [r2, #0]
 8016254:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016256:	b113      	cbz	r3, 801625e <_dtoa_r+0xc6>
 8016258:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801625a:	4b86      	ldr	r3, [pc, #536]	@ (8016474 <_dtoa_r+0x2dc>)
 801625c:	6013      	str	r3, [r2, #0]
 801625e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8016488 <_dtoa_r+0x2f0>
 8016262:	f000 bd40 	b.w	8016ce6 <_dtoa_r+0xb4e>
 8016266:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801626a:	aa14      	add	r2, sp, #80	@ 0x50
 801626c:	a915      	add	r1, sp, #84	@ 0x54
 801626e:	4648      	mov	r0, r9
 8016270:	f001 fa3e 	bl	80176f0 <__d2b>
 8016274:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8016278:	9002      	str	r0, [sp, #8]
 801627a:	2e00      	cmp	r6, #0
 801627c:	d078      	beq.n	8016370 <_dtoa_r+0x1d8>
 801627e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016280:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8016284:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016288:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801628c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8016290:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8016294:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8016298:	4619      	mov	r1, r3
 801629a:	2200      	movs	r2, #0
 801629c:	4b76      	ldr	r3, [pc, #472]	@ (8016478 <_dtoa_r+0x2e0>)
 801629e:	f7e9 ffcb 	bl	8000238 <__aeabi_dsub>
 80162a2:	a36b      	add	r3, pc, #428	@ (adr r3, 8016450 <_dtoa_r+0x2b8>)
 80162a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162a8:	f7ea f97e 	bl	80005a8 <__aeabi_dmul>
 80162ac:	a36a      	add	r3, pc, #424	@ (adr r3, 8016458 <_dtoa_r+0x2c0>)
 80162ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162b2:	f7e9 ffc3 	bl	800023c <__adddf3>
 80162b6:	4604      	mov	r4, r0
 80162b8:	4630      	mov	r0, r6
 80162ba:	460d      	mov	r5, r1
 80162bc:	f7ea f90a 	bl	80004d4 <__aeabi_i2d>
 80162c0:	a367      	add	r3, pc, #412	@ (adr r3, 8016460 <_dtoa_r+0x2c8>)
 80162c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162c6:	f7ea f96f 	bl	80005a8 <__aeabi_dmul>
 80162ca:	4602      	mov	r2, r0
 80162cc:	460b      	mov	r3, r1
 80162ce:	4620      	mov	r0, r4
 80162d0:	4629      	mov	r1, r5
 80162d2:	f7e9 ffb3 	bl	800023c <__adddf3>
 80162d6:	4604      	mov	r4, r0
 80162d8:	460d      	mov	r5, r1
 80162da:	f7ea fc15 	bl	8000b08 <__aeabi_d2iz>
 80162de:	2200      	movs	r2, #0
 80162e0:	4607      	mov	r7, r0
 80162e2:	2300      	movs	r3, #0
 80162e4:	4620      	mov	r0, r4
 80162e6:	4629      	mov	r1, r5
 80162e8:	f7ea fbd0 	bl	8000a8c <__aeabi_dcmplt>
 80162ec:	b140      	cbz	r0, 8016300 <_dtoa_r+0x168>
 80162ee:	4638      	mov	r0, r7
 80162f0:	f7ea f8f0 	bl	80004d4 <__aeabi_i2d>
 80162f4:	4622      	mov	r2, r4
 80162f6:	462b      	mov	r3, r5
 80162f8:	f7ea fbbe 	bl	8000a78 <__aeabi_dcmpeq>
 80162fc:	b900      	cbnz	r0, 8016300 <_dtoa_r+0x168>
 80162fe:	3f01      	subs	r7, #1
 8016300:	2f16      	cmp	r7, #22
 8016302:	d852      	bhi.n	80163aa <_dtoa_r+0x212>
 8016304:	4b5d      	ldr	r3, [pc, #372]	@ (801647c <_dtoa_r+0x2e4>)
 8016306:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801630a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801630e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8016312:	f7ea fbbb 	bl	8000a8c <__aeabi_dcmplt>
 8016316:	2800      	cmp	r0, #0
 8016318:	d049      	beq.n	80163ae <_dtoa_r+0x216>
 801631a:	3f01      	subs	r7, #1
 801631c:	2300      	movs	r3, #0
 801631e:	9310      	str	r3, [sp, #64]	@ 0x40
 8016320:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8016322:	1b9b      	subs	r3, r3, r6
 8016324:	1e5a      	subs	r2, r3, #1
 8016326:	bf45      	ittet	mi
 8016328:	f1c3 0301 	rsbmi	r3, r3, #1
 801632c:	9300      	strmi	r3, [sp, #0]
 801632e:	2300      	movpl	r3, #0
 8016330:	2300      	movmi	r3, #0
 8016332:	9206      	str	r2, [sp, #24]
 8016334:	bf54      	ite	pl
 8016336:	9300      	strpl	r3, [sp, #0]
 8016338:	9306      	strmi	r3, [sp, #24]
 801633a:	2f00      	cmp	r7, #0
 801633c:	db39      	blt.n	80163b2 <_dtoa_r+0x21a>
 801633e:	9b06      	ldr	r3, [sp, #24]
 8016340:	970d      	str	r7, [sp, #52]	@ 0x34
 8016342:	443b      	add	r3, r7
 8016344:	9306      	str	r3, [sp, #24]
 8016346:	2300      	movs	r3, #0
 8016348:	9308      	str	r3, [sp, #32]
 801634a:	9b07      	ldr	r3, [sp, #28]
 801634c:	2b09      	cmp	r3, #9
 801634e:	d863      	bhi.n	8016418 <_dtoa_r+0x280>
 8016350:	2b05      	cmp	r3, #5
 8016352:	bfc4      	itt	gt
 8016354:	3b04      	subgt	r3, #4
 8016356:	9307      	strgt	r3, [sp, #28]
 8016358:	9b07      	ldr	r3, [sp, #28]
 801635a:	f1a3 0302 	sub.w	r3, r3, #2
 801635e:	bfcc      	ite	gt
 8016360:	2400      	movgt	r4, #0
 8016362:	2401      	movle	r4, #1
 8016364:	2b03      	cmp	r3, #3
 8016366:	d863      	bhi.n	8016430 <_dtoa_r+0x298>
 8016368:	e8df f003 	tbb	[pc, r3]
 801636c:	2b375452 	.word	0x2b375452
 8016370:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8016374:	441e      	add	r6, r3
 8016376:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801637a:	2b20      	cmp	r3, #32
 801637c:	bfc1      	itttt	gt
 801637e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8016382:	409f      	lslgt	r7, r3
 8016384:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8016388:	fa24 f303 	lsrgt.w	r3, r4, r3
 801638c:	bfd6      	itet	le
 801638e:	f1c3 0320 	rsble	r3, r3, #32
 8016392:	ea47 0003 	orrgt.w	r0, r7, r3
 8016396:	fa04 f003 	lslle.w	r0, r4, r3
 801639a:	f7ea f88b 	bl	80004b4 <__aeabi_ui2d>
 801639e:	2201      	movs	r2, #1
 80163a0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80163a4:	3e01      	subs	r6, #1
 80163a6:	9212      	str	r2, [sp, #72]	@ 0x48
 80163a8:	e776      	b.n	8016298 <_dtoa_r+0x100>
 80163aa:	2301      	movs	r3, #1
 80163ac:	e7b7      	b.n	801631e <_dtoa_r+0x186>
 80163ae:	9010      	str	r0, [sp, #64]	@ 0x40
 80163b0:	e7b6      	b.n	8016320 <_dtoa_r+0x188>
 80163b2:	9b00      	ldr	r3, [sp, #0]
 80163b4:	1bdb      	subs	r3, r3, r7
 80163b6:	9300      	str	r3, [sp, #0]
 80163b8:	427b      	negs	r3, r7
 80163ba:	9308      	str	r3, [sp, #32]
 80163bc:	2300      	movs	r3, #0
 80163be:	930d      	str	r3, [sp, #52]	@ 0x34
 80163c0:	e7c3      	b.n	801634a <_dtoa_r+0x1b2>
 80163c2:	2301      	movs	r3, #1
 80163c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80163c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80163c8:	eb07 0b03 	add.w	fp, r7, r3
 80163cc:	f10b 0301 	add.w	r3, fp, #1
 80163d0:	2b01      	cmp	r3, #1
 80163d2:	9303      	str	r3, [sp, #12]
 80163d4:	bfb8      	it	lt
 80163d6:	2301      	movlt	r3, #1
 80163d8:	e006      	b.n	80163e8 <_dtoa_r+0x250>
 80163da:	2301      	movs	r3, #1
 80163dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80163de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80163e0:	2b00      	cmp	r3, #0
 80163e2:	dd28      	ble.n	8016436 <_dtoa_r+0x29e>
 80163e4:	469b      	mov	fp, r3
 80163e6:	9303      	str	r3, [sp, #12]
 80163e8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80163ec:	2100      	movs	r1, #0
 80163ee:	2204      	movs	r2, #4
 80163f0:	f102 0514 	add.w	r5, r2, #20
 80163f4:	429d      	cmp	r5, r3
 80163f6:	d926      	bls.n	8016446 <_dtoa_r+0x2ae>
 80163f8:	6041      	str	r1, [r0, #4]
 80163fa:	4648      	mov	r0, r9
 80163fc:	f000 fd9c 	bl	8016f38 <_Balloc>
 8016400:	4682      	mov	sl, r0
 8016402:	2800      	cmp	r0, #0
 8016404:	d142      	bne.n	801648c <_dtoa_r+0x2f4>
 8016406:	4b1e      	ldr	r3, [pc, #120]	@ (8016480 <_dtoa_r+0x2e8>)
 8016408:	4602      	mov	r2, r0
 801640a:	f240 11af 	movw	r1, #431	@ 0x1af
 801640e:	e6da      	b.n	80161c6 <_dtoa_r+0x2e>
 8016410:	2300      	movs	r3, #0
 8016412:	e7e3      	b.n	80163dc <_dtoa_r+0x244>
 8016414:	2300      	movs	r3, #0
 8016416:	e7d5      	b.n	80163c4 <_dtoa_r+0x22c>
 8016418:	2401      	movs	r4, #1
 801641a:	2300      	movs	r3, #0
 801641c:	9307      	str	r3, [sp, #28]
 801641e:	9409      	str	r4, [sp, #36]	@ 0x24
 8016420:	f04f 3bff 	mov.w	fp, #4294967295
 8016424:	2200      	movs	r2, #0
 8016426:	f8cd b00c 	str.w	fp, [sp, #12]
 801642a:	2312      	movs	r3, #18
 801642c:	920c      	str	r2, [sp, #48]	@ 0x30
 801642e:	e7db      	b.n	80163e8 <_dtoa_r+0x250>
 8016430:	2301      	movs	r3, #1
 8016432:	9309      	str	r3, [sp, #36]	@ 0x24
 8016434:	e7f4      	b.n	8016420 <_dtoa_r+0x288>
 8016436:	f04f 0b01 	mov.w	fp, #1
 801643a:	f8cd b00c 	str.w	fp, [sp, #12]
 801643e:	465b      	mov	r3, fp
 8016440:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8016444:	e7d0      	b.n	80163e8 <_dtoa_r+0x250>
 8016446:	3101      	adds	r1, #1
 8016448:	0052      	lsls	r2, r2, #1
 801644a:	e7d1      	b.n	80163f0 <_dtoa_r+0x258>
 801644c:	f3af 8000 	nop.w
 8016450:	636f4361 	.word	0x636f4361
 8016454:	3fd287a7 	.word	0x3fd287a7
 8016458:	8b60c8b3 	.word	0x8b60c8b3
 801645c:	3fc68a28 	.word	0x3fc68a28
 8016460:	509f79fb 	.word	0x509f79fb
 8016464:	3fd34413 	.word	0x3fd34413
 8016468:	0801d456 	.word	0x0801d456
 801646c:	0801d46d 	.word	0x0801d46d
 8016470:	7ff00000 	.word	0x7ff00000
 8016474:	0801d421 	.word	0x0801d421
 8016478:	3ff80000 	.word	0x3ff80000
 801647c:	0801d620 	.word	0x0801d620
 8016480:	0801d4c5 	.word	0x0801d4c5
 8016484:	0801d452 	.word	0x0801d452
 8016488:	0801d420 	.word	0x0801d420
 801648c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8016490:	6018      	str	r0, [r3, #0]
 8016492:	9b03      	ldr	r3, [sp, #12]
 8016494:	2b0e      	cmp	r3, #14
 8016496:	f200 80a1 	bhi.w	80165dc <_dtoa_r+0x444>
 801649a:	2c00      	cmp	r4, #0
 801649c:	f000 809e 	beq.w	80165dc <_dtoa_r+0x444>
 80164a0:	2f00      	cmp	r7, #0
 80164a2:	dd33      	ble.n	801650c <_dtoa_r+0x374>
 80164a4:	4b9c      	ldr	r3, [pc, #624]	@ (8016718 <_dtoa_r+0x580>)
 80164a6:	f007 020f 	and.w	r2, r7, #15
 80164aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80164ae:	ed93 7b00 	vldr	d7, [r3]
 80164b2:	05f8      	lsls	r0, r7, #23
 80164b4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80164b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80164bc:	d516      	bpl.n	80164ec <_dtoa_r+0x354>
 80164be:	4b97      	ldr	r3, [pc, #604]	@ (801671c <_dtoa_r+0x584>)
 80164c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80164c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80164c8:	f7ea f998 	bl	80007fc <__aeabi_ddiv>
 80164cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80164d0:	f004 040f 	and.w	r4, r4, #15
 80164d4:	2603      	movs	r6, #3
 80164d6:	4d91      	ldr	r5, [pc, #580]	@ (801671c <_dtoa_r+0x584>)
 80164d8:	b954      	cbnz	r4, 80164f0 <_dtoa_r+0x358>
 80164da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80164de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80164e2:	f7ea f98b 	bl	80007fc <__aeabi_ddiv>
 80164e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80164ea:	e028      	b.n	801653e <_dtoa_r+0x3a6>
 80164ec:	2602      	movs	r6, #2
 80164ee:	e7f2      	b.n	80164d6 <_dtoa_r+0x33e>
 80164f0:	07e1      	lsls	r1, r4, #31
 80164f2:	d508      	bpl.n	8016506 <_dtoa_r+0x36e>
 80164f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80164f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80164fc:	f7ea f854 	bl	80005a8 <__aeabi_dmul>
 8016500:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8016504:	3601      	adds	r6, #1
 8016506:	1064      	asrs	r4, r4, #1
 8016508:	3508      	adds	r5, #8
 801650a:	e7e5      	b.n	80164d8 <_dtoa_r+0x340>
 801650c:	f000 80af 	beq.w	801666e <_dtoa_r+0x4d6>
 8016510:	427c      	negs	r4, r7
 8016512:	4b81      	ldr	r3, [pc, #516]	@ (8016718 <_dtoa_r+0x580>)
 8016514:	4d81      	ldr	r5, [pc, #516]	@ (801671c <_dtoa_r+0x584>)
 8016516:	f004 020f 	and.w	r2, r4, #15
 801651a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801651e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016522:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8016526:	f7ea f83f 	bl	80005a8 <__aeabi_dmul>
 801652a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801652e:	1124      	asrs	r4, r4, #4
 8016530:	2300      	movs	r3, #0
 8016532:	2602      	movs	r6, #2
 8016534:	2c00      	cmp	r4, #0
 8016536:	f040 808f 	bne.w	8016658 <_dtoa_r+0x4c0>
 801653a:	2b00      	cmp	r3, #0
 801653c:	d1d3      	bne.n	80164e6 <_dtoa_r+0x34e>
 801653e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016540:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8016544:	2b00      	cmp	r3, #0
 8016546:	f000 8094 	beq.w	8016672 <_dtoa_r+0x4da>
 801654a:	4b75      	ldr	r3, [pc, #468]	@ (8016720 <_dtoa_r+0x588>)
 801654c:	2200      	movs	r2, #0
 801654e:	4620      	mov	r0, r4
 8016550:	4629      	mov	r1, r5
 8016552:	f7ea fa9b 	bl	8000a8c <__aeabi_dcmplt>
 8016556:	2800      	cmp	r0, #0
 8016558:	f000 808b 	beq.w	8016672 <_dtoa_r+0x4da>
 801655c:	9b03      	ldr	r3, [sp, #12]
 801655e:	2b00      	cmp	r3, #0
 8016560:	f000 8087 	beq.w	8016672 <_dtoa_r+0x4da>
 8016564:	f1bb 0f00 	cmp.w	fp, #0
 8016568:	dd34      	ble.n	80165d4 <_dtoa_r+0x43c>
 801656a:	4620      	mov	r0, r4
 801656c:	4b6d      	ldr	r3, [pc, #436]	@ (8016724 <_dtoa_r+0x58c>)
 801656e:	2200      	movs	r2, #0
 8016570:	4629      	mov	r1, r5
 8016572:	f7ea f819 	bl	80005a8 <__aeabi_dmul>
 8016576:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801657a:	f107 38ff 	add.w	r8, r7, #4294967295
 801657e:	3601      	adds	r6, #1
 8016580:	465c      	mov	r4, fp
 8016582:	4630      	mov	r0, r6
 8016584:	f7e9 ffa6 	bl	80004d4 <__aeabi_i2d>
 8016588:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801658c:	f7ea f80c 	bl	80005a8 <__aeabi_dmul>
 8016590:	4b65      	ldr	r3, [pc, #404]	@ (8016728 <_dtoa_r+0x590>)
 8016592:	2200      	movs	r2, #0
 8016594:	f7e9 fe52 	bl	800023c <__adddf3>
 8016598:	4605      	mov	r5, r0
 801659a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801659e:	2c00      	cmp	r4, #0
 80165a0:	d16a      	bne.n	8016678 <_dtoa_r+0x4e0>
 80165a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80165a6:	4b61      	ldr	r3, [pc, #388]	@ (801672c <_dtoa_r+0x594>)
 80165a8:	2200      	movs	r2, #0
 80165aa:	f7e9 fe45 	bl	8000238 <__aeabi_dsub>
 80165ae:	4602      	mov	r2, r0
 80165b0:	460b      	mov	r3, r1
 80165b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80165b6:	462a      	mov	r2, r5
 80165b8:	4633      	mov	r3, r6
 80165ba:	f7ea fa85 	bl	8000ac8 <__aeabi_dcmpgt>
 80165be:	2800      	cmp	r0, #0
 80165c0:	f040 8298 	bne.w	8016af4 <_dtoa_r+0x95c>
 80165c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80165c8:	462a      	mov	r2, r5
 80165ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80165ce:	f7ea fa5d 	bl	8000a8c <__aeabi_dcmplt>
 80165d2:	bb38      	cbnz	r0, 8016624 <_dtoa_r+0x48c>
 80165d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80165d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80165dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80165de:	2b00      	cmp	r3, #0
 80165e0:	f2c0 8157 	blt.w	8016892 <_dtoa_r+0x6fa>
 80165e4:	2f0e      	cmp	r7, #14
 80165e6:	f300 8154 	bgt.w	8016892 <_dtoa_r+0x6fa>
 80165ea:	4b4b      	ldr	r3, [pc, #300]	@ (8016718 <_dtoa_r+0x580>)
 80165ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80165f0:	ed93 7b00 	vldr	d7, [r3]
 80165f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80165f6:	2b00      	cmp	r3, #0
 80165f8:	ed8d 7b00 	vstr	d7, [sp]
 80165fc:	f280 80e5 	bge.w	80167ca <_dtoa_r+0x632>
 8016600:	9b03      	ldr	r3, [sp, #12]
 8016602:	2b00      	cmp	r3, #0
 8016604:	f300 80e1 	bgt.w	80167ca <_dtoa_r+0x632>
 8016608:	d10c      	bne.n	8016624 <_dtoa_r+0x48c>
 801660a:	4b48      	ldr	r3, [pc, #288]	@ (801672c <_dtoa_r+0x594>)
 801660c:	2200      	movs	r2, #0
 801660e:	ec51 0b17 	vmov	r0, r1, d7
 8016612:	f7e9 ffc9 	bl	80005a8 <__aeabi_dmul>
 8016616:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801661a:	f7ea fa4b 	bl	8000ab4 <__aeabi_dcmpge>
 801661e:	2800      	cmp	r0, #0
 8016620:	f000 8266 	beq.w	8016af0 <_dtoa_r+0x958>
 8016624:	2400      	movs	r4, #0
 8016626:	4625      	mov	r5, r4
 8016628:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801662a:	4656      	mov	r6, sl
 801662c:	ea6f 0803 	mvn.w	r8, r3
 8016630:	2700      	movs	r7, #0
 8016632:	4621      	mov	r1, r4
 8016634:	4648      	mov	r0, r9
 8016636:	f000 fcbf 	bl	8016fb8 <_Bfree>
 801663a:	2d00      	cmp	r5, #0
 801663c:	f000 80bd 	beq.w	80167ba <_dtoa_r+0x622>
 8016640:	b12f      	cbz	r7, 801664e <_dtoa_r+0x4b6>
 8016642:	42af      	cmp	r7, r5
 8016644:	d003      	beq.n	801664e <_dtoa_r+0x4b6>
 8016646:	4639      	mov	r1, r7
 8016648:	4648      	mov	r0, r9
 801664a:	f000 fcb5 	bl	8016fb8 <_Bfree>
 801664e:	4629      	mov	r1, r5
 8016650:	4648      	mov	r0, r9
 8016652:	f000 fcb1 	bl	8016fb8 <_Bfree>
 8016656:	e0b0      	b.n	80167ba <_dtoa_r+0x622>
 8016658:	07e2      	lsls	r2, r4, #31
 801665a:	d505      	bpl.n	8016668 <_dtoa_r+0x4d0>
 801665c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016660:	f7e9 ffa2 	bl	80005a8 <__aeabi_dmul>
 8016664:	3601      	adds	r6, #1
 8016666:	2301      	movs	r3, #1
 8016668:	1064      	asrs	r4, r4, #1
 801666a:	3508      	adds	r5, #8
 801666c:	e762      	b.n	8016534 <_dtoa_r+0x39c>
 801666e:	2602      	movs	r6, #2
 8016670:	e765      	b.n	801653e <_dtoa_r+0x3a6>
 8016672:	9c03      	ldr	r4, [sp, #12]
 8016674:	46b8      	mov	r8, r7
 8016676:	e784      	b.n	8016582 <_dtoa_r+0x3ea>
 8016678:	4b27      	ldr	r3, [pc, #156]	@ (8016718 <_dtoa_r+0x580>)
 801667a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801667c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8016680:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8016684:	4454      	add	r4, sl
 8016686:	2900      	cmp	r1, #0
 8016688:	d054      	beq.n	8016734 <_dtoa_r+0x59c>
 801668a:	4929      	ldr	r1, [pc, #164]	@ (8016730 <_dtoa_r+0x598>)
 801668c:	2000      	movs	r0, #0
 801668e:	f7ea f8b5 	bl	80007fc <__aeabi_ddiv>
 8016692:	4633      	mov	r3, r6
 8016694:	462a      	mov	r2, r5
 8016696:	f7e9 fdcf 	bl	8000238 <__aeabi_dsub>
 801669a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801669e:	4656      	mov	r6, sl
 80166a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80166a4:	f7ea fa30 	bl	8000b08 <__aeabi_d2iz>
 80166a8:	4605      	mov	r5, r0
 80166aa:	f7e9 ff13 	bl	80004d4 <__aeabi_i2d>
 80166ae:	4602      	mov	r2, r0
 80166b0:	460b      	mov	r3, r1
 80166b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80166b6:	f7e9 fdbf 	bl	8000238 <__aeabi_dsub>
 80166ba:	3530      	adds	r5, #48	@ 0x30
 80166bc:	4602      	mov	r2, r0
 80166be:	460b      	mov	r3, r1
 80166c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80166c4:	f806 5b01 	strb.w	r5, [r6], #1
 80166c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80166cc:	f7ea f9de 	bl	8000a8c <__aeabi_dcmplt>
 80166d0:	2800      	cmp	r0, #0
 80166d2:	d172      	bne.n	80167ba <_dtoa_r+0x622>
 80166d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80166d8:	4911      	ldr	r1, [pc, #68]	@ (8016720 <_dtoa_r+0x588>)
 80166da:	2000      	movs	r0, #0
 80166dc:	f7e9 fdac 	bl	8000238 <__aeabi_dsub>
 80166e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80166e4:	f7ea f9d2 	bl	8000a8c <__aeabi_dcmplt>
 80166e8:	2800      	cmp	r0, #0
 80166ea:	f040 80b4 	bne.w	8016856 <_dtoa_r+0x6be>
 80166ee:	42a6      	cmp	r6, r4
 80166f0:	f43f af70 	beq.w	80165d4 <_dtoa_r+0x43c>
 80166f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80166f8:	4b0a      	ldr	r3, [pc, #40]	@ (8016724 <_dtoa_r+0x58c>)
 80166fa:	2200      	movs	r2, #0
 80166fc:	f7e9 ff54 	bl	80005a8 <__aeabi_dmul>
 8016700:	4b08      	ldr	r3, [pc, #32]	@ (8016724 <_dtoa_r+0x58c>)
 8016702:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8016706:	2200      	movs	r2, #0
 8016708:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801670c:	f7e9 ff4c 	bl	80005a8 <__aeabi_dmul>
 8016710:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016714:	e7c4      	b.n	80166a0 <_dtoa_r+0x508>
 8016716:	bf00      	nop
 8016718:	0801d620 	.word	0x0801d620
 801671c:	0801d5f8 	.word	0x0801d5f8
 8016720:	3ff00000 	.word	0x3ff00000
 8016724:	40240000 	.word	0x40240000
 8016728:	401c0000 	.word	0x401c0000
 801672c:	40140000 	.word	0x40140000
 8016730:	3fe00000 	.word	0x3fe00000
 8016734:	4631      	mov	r1, r6
 8016736:	4628      	mov	r0, r5
 8016738:	f7e9 ff36 	bl	80005a8 <__aeabi_dmul>
 801673c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8016740:	9413      	str	r4, [sp, #76]	@ 0x4c
 8016742:	4656      	mov	r6, sl
 8016744:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016748:	f7ea f9de 	bl	8000b08 <__aeabi_d2iz>
 801674c:	4605      	mov	r5, r0
 801674e:	f7e9 fec1 	bl	80004d4 <__aeabi_i2d>
 8016752:	4602      	mov	r2, r0
 8016754:	460b      	mov	r3, r1
 8016756:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801675a:	f7e9 fd6d 	bl	8000238 <__aeabi_dsub>
 801675e:	3530      	adds	r5, #48	@ 0x30
 8016760:	f806 5b01 	strb.w	r5, [r6], #1
 8016764:	4602      	mov	r2, r0
 8016766:	460b      	mov	r3, r1
 8016768:	42a6      	cmp	r6, r4
 801676a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801676e:	f04f 0200 	mov.w	r2, #0
 8016772:	d124      	bne.n	80167be <_dtoa_r+0x626>
 8016774:	4baf      	ldr	r3, [pc, #700]	@ (8016a34 <_dtoa_r+0x89c>)
 8016776:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801677a:	f7e9 fd5f 	bl	800023c <__adddf3>
 801677e:	4602      	mov	r2, r0
 8016780:	460b      	mov	r3, r1
 8016782:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016786:	f7ea f99f 	bl	8000ac8 <__aeabi_dcmpgt>
 801678a:	2800      	cmp	r0, #0
 801678c:	d163      	bne.n	8016856 <_dtoa_r+0x6be>
 801678e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8016792:	49a8      	ldr	r1, [pc, #672]	@ (8016a34 <_dtoa_r+0x89c>)
 8016794:	2000      	movs	r0, #0
 8016796:	f7e9 fd4f 	bl	8000238 <__aeabi_dsub>
 801679a:	4602      	mov	r2, r0
 801679c:	460b      	mov	r3, r1
 801679e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80167a2:	f7ea f973 	bl	8000a8c <__aeabi_dcmplt>
 80167a6:	2800      	cmp	r0, #0
 80167a8:	f43f af14 	beq.w	80165d4 <_dtoa_r+0x43c>
 80167ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80167ae:	1e73      	subs	r3, r6, #1
 80167b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80167b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80167b6:	2b30      	cmp	r3, #48	@ 0x30
 80167b8:	d0f8      	beq.n	80167ac <_dtoa_r+0x614>
 80167ba:	4647      	mov	r7, r8
 80167bc:	e03b      	b.n	8016836 <_dtoa_r+0x69e>
 80167be:	4b9e      	ldr	r3, [pc, #632]	@ (8016a38 <_dtoa_r+0x8a0>)
 80167c0:	f7e9 fef2 	bl	80005a8 <__aeabi_dmul>
 80167c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80167c8:	e7bc      	b.n	8016744 <_dtoa_r+0x5ac>
 80167ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80167ce:	4656      	mov	r6, sl
 80167d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80167d4:	4620      	mov	r0, r4
 80167d6:	4629      	mov	r1, r5
 80167d8:	f7ea f810 	bl	80007fc <__aeabi_ddiv>
 80167dc:	f7ea f994 	bl	8000b08 <__aeabi_d2iz>
 80167e0:	4680      	mov	r8, r0
 80167e2:	f7e9 fe77 	bl	80004d4 <__aeabi_i2d>
 80167e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80167ea:	f7e9 fedd 	bl	80005a8 <__aeabi_dmul>
 80167ee:	4602      	mov	r2, r0
 80167f0:	460b      	mov	r3, r1
 80167f2:	4620      	mov	r0, r4
 80167f4:	4629      	mov	r1, r5
 80167f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80167fa:	f7e9 fd1d 	bl	8000238 <__aeabi_dsub>
 80167fe:	f806 4b01 	strb.w	r4, [r6], #1
 8016802:	9d03      	ldr	r5, [sp, #12]
 8016804:	eba6 040a 	sub.w	r4, r6, sl
 8016808:	42a5      	cmp	r5, r4
 801680a:	4602      	mov	r2, r0
 801680c:	460b      	mov	r3, r1
 801680e:	d133      	bne.n	8016878 <_dtoa_r+0x6e0>
 8016810:	f7e9 fd14 	bl	800023c <__adddf3>
 8016814:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016818:	4604      	mov	r4, r0
 801681a:	460d      	mov	r5, r1
 801681c:	f7ea f954 	bl	8000ac8 <__aeabi_dcmpgt>
 8016820:	b9c0      	cbnz	r0, 8016854 <_dtoa_r+0x6bc>
 8016822:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016826:	4620      	mov	r0, r4
 8016828:	4629      	mov	r1, r5
 801682a:	f7ea f925 	bl	8000a78 <__aeabi_dcmpeq>
 801682e:	b110      	cbz	r0, 8016836 <_dtoa_r+0x69e>
 8016830:	f018 0f01 	tst.w	r8, #1
 8016834:	d10e      	bne.n	8016854 <_dtoa_r+0x6bc>
 8016836:	9902      	ldr	r1, [sp, #8]
 8016838:	4648      	mov	r0, r9
 801683a:	f000 fbbd 	bl	8016fb8 <_Bfree>
 801683e:	2300      	movs	r3, #0
 8016840:	7033      	strb	r3, [r6, #0]
 8016842:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016844:	3701      	adds	r7, #1
 8016846:	601f      	str	r7, [r3, #0]
 8016848:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801684a:	2b00      	cmp	r3, #0
 801684c:	f000 824b 	beq.w	8016ce6 <_dtoa_r+0xb4e>
 8016850:	601e      	str	r6, [r3, #0]
 8016852:	e248      	b.n	8016ce6 <_dtoa_r+0xb4e>
 8016854:	46b8      	mov	r8, r7
 8016856:	4633      	mov	r3, r6
 8016858:	461e      	mov	r6, r3
 801685a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801685e:	2a39      	cmp	r2, #57	@ 0x39
 8016860:	d106      	bne.n	8016870 <_dtoa_r+0x6d8>
 8016862:	459a      	cmp	sl, r3
 8016864:	d1f8      	bne.n	8016858 <_dtoa_r+0x6c0>
 8016866:	2230      	movs	r2, #48	@ 0x30
 8016868:	f108 0801 	add.w	r8, r8, #1
 801686c:	f88a 2000 	strb.w	r2, [sl]
 8016870:	781a      	ldrb	r2, [r3, #0]
 8016872:	3201      	adds	r2, #1
 8016874:	701a      	strb	r2, [r3, #0]
 8016876:	e7a0      	b.n	80167ba <_dtoa_r+0x622>
 8016878:	4b6f      	ldr	r3, [pc, #444]	@ (8016a38 <_dtoa_r+0x8a0>)
 801687a:	2200      	movs	r2, #0
 801687c:	f7e9 fe94 	bl	80005a8 <__aeabi_dmul>
 8016880:	2200      	movs	r2, #0
 8016882:	2300      	movs	r3, #0
 8016884:	4604      	mov	r4, r0
 8016886:	460d      	mov	r5, r1
 8016888:	f7ea f8f6 	bl	8000a78 <__aeabi_dcmpeq>
 801688c:	2800      	cmp	r0, #0
 801688e:	d09f      	beq.n	80167d0 <_dtoa_r+0x638>
 8016890:	e7d1      	b.n	8016836 <_dtoa_r+0x69e>
 8016892:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016894:	2a00      	cmp	r2, #0
 8016896:	f000 80ea 	beq.w	8016a6e <_dtoa_r+0x8d6>
 801689a:	9a07      	ldr	r2, [sp, #28]
 801689c:	2a01      	cmp	r2, #1
 801689e:	f300 80cd 	bgt.w	8016a3c <_dtoa_r+0x8a4>
 80168a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80168a4:	2a00      	cmp	r2, #0
 80168a6:	f000 80c1 	beq.w	8016a2c <_dtoa_r+0x894>
 80168aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80168ae:	9c08      	ldr	r4, [sp, #32]
 80168b0:	9e00      	ldr	r6, [sp, #0]
 80168b2:	9a00      	ldr	r2, [sp, #0]
 80168b4:	441a      	add	r2, r3
 80168b6:	9200      	str	r2, [sp, #0]
 80168b8:	9a06      	ldr	r2, [sp, #24]
 80168ba:	2101      	movs	r1, #1
 80168bc:	441a      	add	r2, r3
 80168be:	4648      	mov	r0, r9
 80168c0:	9206      	str	r2, [sp, #24]
 80168c2:	f000 fc77 	bl	80171b4 <__i2b>
 80168c6:	4605      	mov	r5, r0
 80168c8:	b166      	cbz	r6, 80168e4 <_dtoa_r+0x74c>
 80168ca:	9b06      	ldr	r3, [sp, #24]
 80168cc:	2b00      	cmp	r3, #0
 80168ce:	dd09      	ble.n	80168e4 <_dtoa_r+0x74c>
 80168d0:	42b3      	cmp	r3, r6
 80168d2:	9a00      	ldr	r2, [sp, #0]
 80168d4:	bfa8      	it	ge
 80168d6:	4633      	movge	r3, r6
 80168d8:	1ad2      	subs	r2, r2, r3
 80168da:	9200      	str	r2, [sp, #0]
 80168dc:	9a06      	ldr	r2, [sp, #24]
 80168de:	1af6      	subs	r6, r6, r3
 80168e0:	1ad3      	subs	r3, r2, r3
 80168e2:	9306      	str	r3, [sp, #24]
 80168e4:	9b08      	ldr	r3, [sp, #32]
 80168e6:	b30b      	cbz	r3, 801692c <_dtoa_r+0x794>
 80168e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80168ea:	2b00      	cmp	r3, #0
 80168ec:	f000 80c6 	beq.w	8016a7c <_dtoa_r+0x8e4>
 80168f0:	2c00      	cmp	r4, #0
 80168f2:	f000 80c0 	beq.w	8016a76 <_dtoa_r+0x8de>
 80168f6:	4629      	mov	r1, r5
 80168f8:	4622      	mov	r2, r4
 80168fa:	4648      	mov	r0, r9
 80168fc:	f000 fd12 	bl	8017324 <__pow5mult>
 8016900:	9a02      	ldr	r2, [sp, #8]
 8016902:	4601      	mov	r1, r0
 8016904:	4605      	mov	r5, r0
 8016906:	4648      	mov	r0, r9
 8016908:	f000 fc6a 	bl	80171e0 <__multiply>
 801690c:	9902      	ldr	r1, [sp, #8]
 801690e:	4680      	mov	r8, r0
 8016910:	4648      	mov	r0, r9
 8016912:	f000 fb51 	bl	8016fb8 <_Bfree>
 8016916:	9b08      	ldr	r3, [sp, #32]
 8016918:	1b1b      	subs	r3, r3, r4
 801691a:	9308      	str	r3, [sp, #32]
 801691c:	f000 80b1 	beq.w	8016a82 <_dtoa_r+0x8ea>
 8016920:	9a08      	ldr	r2, [sp, #32]
 8016922:	4641      	mov	r1, r8
 8016924:	4648      	mov	r0, r9
 8016926:	f000 fcfd 	bl	8017324 <__pow5mult>
 801692a:	9002      	str	r0, [sp, #8]
 801692c:	2101      	movs	r1, #1
 801692e:	4648      	mov	r0, r9
 8016930:	f000 fc40 	bl	80171b4 <__i2b>
 8016934:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016936:	4604      	mov	r4, r0
 8016938:	2b00      	cmp	r3, #0
 801693a:	f000 81d8 	beq.w	8016cee <_dtoa_r+0xb56>
 801693e:	461a      	mov	r2, r3
 8016940:	4601      	mov	r1, r0
 8016942:	4648      	mov	r0, r9
 8016944:	f000 fcee 	bl	8017324 <__pow5mult>
 8016948:	9b07      	ldr	r3, [sp, #28]
 801694a:	2b01      	cmp	r3, #1
 801694c:	4604      	mov	r4, r0
 801694e:	f300 809f 	bgt.w	8016a90 <_dtoa_r+0x8f8>
 8016952:	9b04      	ldr	r3, [sp, #16]
 8016954:	2b00      	cmp	r3, #0
 8016956:	f040 8097 	bne.w	8016a88 <_dtoa_r+0x8f0>
 801695a:	9b05      	ldr	r3, [sp, #20]
 801695c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016960:	2b00      	cmp	r3, #0
 8016962:	f040 8093 	bne.w	8016a8c <_dtoa_r+0x8f4>
 8016966:	9b05      	ldr	r3, [sp, #20]
 8016968:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801696c:	0d1b      	lsrs	r3, r3, #20
 801696e:	051b      	lsls	r3, r3, #20
 8016970:	b133      	cbz	r3, 8016980 <_dtoa_r+0x7e8>
 8016972:	9b00      	ldr	r3, [sp, #0]
 8016974:	3301      	adds	r3, #1
 8016976:	9300      	str	r3, [sp, #0]
 8016978:	9b06      	ldr	r3, [sp, #24]
 801697a:	3301      	adds	r3, #1
 801697c:	9306      	str	r3, [sp, #24]
 801697e:	2301      	movs	r3, #1
 8016980:	9308      	str	r3, [sp, #32]
 8016982:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016984:	2b00      	cmp	r3, #0
 8016986:	f000 81b8 	beq.w	8016cfa <_dtoa_r+0xb62>
 801698a:	6923      	ldr	r3, [r4, #16]
 801698c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016990:	6918      	ldr	r0, [r3, #16]
 8016992:	f000 fbc3 	bl	801711c <__hi0bits>
 8016996:	f1c0 0020 	rsb	r0, r0, #32
 801699a:	9b06      	ldr	r3, [sp, #24]
 801699c:	4418      	add	r0, r3
 801699e:	f010 001f 	ands.w	r0, r0, #31
 80169a2:	f000 8082 	beq.w	8016aaa <_dtoa_r+0x912>
 80169a6:	f1c0 0320 	rsb	r3, r0, #32
 80169aa:	2b04      	cmp	r3, #4
 80169ac:	dd73      	ble.n	8016a96 <_dtoa_r+0x8fe>
 80169ae:	9b00      	ldr	r3, [sp, #0]
 80169b0:	f1c0 001c 	rsb	r0, r0, #28
 80169b4:	4403      	add	r3, r0
 80169b6:	9300      	str	r3, [sp, #0]
 80169b8:	9b06      	ldr	r3, [sp, #24]
 80169ba:	4403      	add	r3, r0
 80169bc:	4406      	add	r6, r0
 80169be:	9306      	str	r3, [sp, #24]
 80169c0:	9b00      	ldr	r3, [sp, #0]
 80169c2:	2b00      	cmp	r3, #0
 80169c4:	dd05      	ble.n	80169d2 <_dtoa_r+0x83a>
 80169c6:	9902      	ldr	r1, [sp, #8]
 80169c8:	461a      	mov	r2, r3
 80169ca:	4648      	mov	r0, r9
 80169cc:	f000 fd04 	bl	80173d8 <__lshift>
 80169d0:	9002      	str	r0, [sp, #8]
 80169d2:	9b06      	ldr	r3, [sp, #24]
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	dd05      	ble.n	80169e4 <_dtoa_r+0x84c>
 80169d8:	4621      	mov	r1, r4
 80169da:	461a      	mov	r2, r3
 80169dc:	4648      	mov	r0, r9
 80169de:	f000 fcfb 	bl	80173d8 <__lshift>
 80169e2:	4604      	mov	r4, r0
 80169e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80169e6:	2b00      	cmp	r3, #0
 80169e8:	d061      	beq.n	8016aae <_dtoa_r+0x916>
 80169ea:	9802      	ldr	r0, [sp, #8]
 80169ec:	4621      	mov	r1, r4
 80169ee:	f000 fd5f 	bl	80174b0 <__mcmp>
 80169f2:	2800      	cmp	r0, #0
 80169f4:	da5b      	bge.n	8016aae <_dtoa_r+0x916>
 80169f6:	2300      	movs	r3, #0
 80169f8:	9902      	ldr	r1, [sp, #8]
 80169fa:	220a      	movs	r2, #10
 80169fc:	4648      	mov	r0, r9
 80169fe:	f000 fafd 	bl	8016ffc <__multadd>
 8016a02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016a04:	9002      	str	r0, [sp, #8]
 8016a06:	f107 38ff 	add.w	r8, r7, #4294967295
 8016a0a:	2b00      	cmp	r3, #0
 8016a0c:	f000 8177 	beq.w	8016cfe <_dtoa_r+0xb66>
 8016a10:	4629      	mov	r1, r5
 8016a12:	2300      	movs	r3, #0
 8016a14:	220a      	movs	r2, #10
 8016a16:	4648      	mov	r0, r9
 8016a18:	f000 faf0 	bl	8016ffc <__multadd>
 8016a1c:	f1bb 0f00 	cmp.w	fp, #0
 8016a20:	4605      	mov	r5, r0
 8016a22:	dc6f      	bgt.n	8016b04 <_dtoa_r+0x96c>
 8016a24:	9b07      	ldr	r3, [sp, #28]
 8016a26:	2b02      	cmp	r3, #2
 8016a28:	dc49      	bgt.n	8016abe <_dtoa_r+0x926>
 8016a2a:	e06b      	b.n	8016b04 <_dtoa_r+0x96c>
 8016a2c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8016a2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8016a32:	e73c      	b.n	80168ae <_dtoa_r+0x716>
 8016a34:	3fe00000 	.word	0x3fe00000
 8016a38:	40240000 	.word	0x40240000
 8016a3c:	9b03      	ldr	r3, [sp, #12]
 8016a3e:	1e5c      	subs	r4, r3, #1
 8016a40:	9b08      	ldr	r3, [sp, #32]
 8016a42:	42a3      	cmp	r3, r4
 8016a44:	db09      	blt.n	8016a5a <_dtoa_r+0x8c2>
 8016a46:	1b1c      	subs	r4, r3, r4
 8016a48:	9b03      	ldr	r3, [sp, #12]
 8016a4a:	2b00      	cmp	r3, #0
 8016a4c:	f6bf af30 	bge.w	80168b0 <_dtoa_r+0x718>
 8016a50:	9b00      	ldr	r3, [sp, #0]
 8016a52:	9a03      	ldr	r2, [sp, #12]
 8016a54:	1a9e      	subs	r6, r3, r2
 8016a56:	2300      	movs	r3, #0
 8016a58:	e72b      	b.n	80168b2 <_dtoa_r+0x71a>
 8016a5a:	9b08      	ldr	r3, [sp, #32]
 8016a5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016a5e:	9408      	str	r4, [sp, #32]
 8016a60:	1ae3      	subs	r3, r4, r3
 8016a62:	441a      	add	r2, r3
 8016a64:	9e00      	ldr	r6, [sp, #0]
 8016a66:	9b03      	ldr	r3, [sp, #12]
 8016a68:	920d      	str	r2, [sp, #52]	@ 0x34
 8016a6a:	2400      	movs	r4, #0
 8016a6c:	e721      	b.n	80168b2 <_dtoa_r+0x71a>
 8016a6e:	9c08      	ldr	r4, [sp, #32]
 8016a70:	9e00      	ldr	r6, [sp, #0]
 8016a72:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8016a74:	e728      	b.n	80168c8 <_dtoa_r+0x730>
 8016a76:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8016a7a:	e751      	b.n	8016920 <_dtoa_r+0x788>
 8016a7c:	9a08      	ldr	r2, [sp, #32]
 8016a7e:	9902      	ldr	r1, [sp, #8]
 8016a80:	e750      	b.n	8016924 <_dtoa_r+0x78c>
 8016a82:	f8cd 8008 	str.w	r8, [sp, #8]
 8016a86:	e751      	b.n	801692c <_dtoa_r+0x794>
 8016a88:	2300      	movs	r3, #0
 8016a8a:	e779      	b.n	8016980 <_dtoa_r+0x7e8>
 8016a8c:	9b04      	ldr	r3, [sp, #16]
 8016a8e:	e777      	b.n	8016980 <_dtoa_r+0x7e8>
 8016a90:	2300      	movs	r3, #0
 8016a92:	9308      	str	r3, [sp, #32]
 8016a94:	e779      	b.n	801698a <_dtoa_r+0x7f2>
 8016a96:	d093      	beq.n	80169c0 <_dtoa_r+0x828>
 8016a98:	9a00      	ldr	r2, [sp, #0]
 8016a9a:	331c      	adds	r3, #28
 8016a9c:	441a      	add	r2, r3
 8016a9e:	9200      	str	r2, [sp, #0]
 8016aa0:	9a06      	ldr	r2, [sp, #24]
 8016aa2:	441a      	add	r2, r3
 8016aa4:	441e      	add	r6, r3
 8016aa6:	9206      	str	r2, [sp, #24]
 8016aa8:	e78a      	b.n	80169c0 <_dtoa_r+0x828>
 8016aaa:	4603      	mov	r3, r0
 8016aac:	e7f4      	b.n	8016a98 <_dtoa_r+0x900>
 8016aae:	9b03      	ldr	r3, [sp, #12]
 8016ab0:	2b00      	cmp	r3, #0
 8016ab2:	46b8      	mov	r8, r7
 8016ab4:	dc20      	bgt.n	8016af8 <_dtoa_r+0x960>
 8016ab6:	469b      	mov	fp, r3
 8016ab8:	9b07      	ldr	r3, [sp, #28]
 8016aba:	2b02      	cmp	r3, #2
 8016abc:	dd1e      	ble.n	8016afc <_dtoa_r+0x964>
 8016abe:	f1bb 0f00 	cmp.w	fp, #0
 8016ac2:	f47f adb1 	bne.w	8016628 <_dtoa_r+0x490>
 8016ac6:	4621      	mov	r1, r4
 8016ac8:	465b      	mov	r3, fp
 8016aca:	2205      	movs	r2, #5
 8016acc:	4648      	mov	r0, r9
 8016ace:	f000 fa95 	bl	8016ffc <__multadd>
 8016ad2:	4601      	mov	r1, r0
 8016ad4:	4604      	mov	r4, r0
 8016ad6:	9802      	ldr	r0, [sp, #8]
 8016ad8:	f000 fcea 	bl	80174b0 <__mcmp>
 8016adc:	2800      	cmp	r0, #0
 8016ade:	f77f ada3 	ble.w	8016628 <_dtoa_r+0x490>
 8016ae2:	4656      	mov	r6, sl
 8016ae4:	2331      	movs	r3, #49	@ 0x31
 8016ae6:	f806 3b01 	strb.w	r3, [r6], #1
 8016aea:	f108 0801 	add.w	r8, r8, #1
 8016aee:	e59f      	b.n	8016630 <_dtoa_r+0x498>
 8016af0:	9c03      	ldr	r4, [sp, #12]
 8016af2:	46b8      	mov	r8, r7
 8016af4:	4625      	mov	r5, r4
 8016af6:	e7f4      	b.n	8016ae2 <_dtoa_r+0x94a>
 8016af8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8016afc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016afe:	2b00      	cmp	r3, #0
 8016b00:	f000 8101 	beq.w	8016d06 <_dtoa_r+0xb6e>
 8016b04:	2e00      	cmp	r6, #0
 8016b06:	dd05      	ble.n	8016b14 <_dtoa_r+0x97c>
 8016b08:	4629      	mov	r1, r5
 8016b0a:	4632      	mov	r2, r6
 8016b0c:	4648      	mov	r0, r9
 8016b0e:	f000 fc63 	bl	80173d8 <__lshift>
 8016b12:	4605      	mov	r5, r0
 8016b14:	9b08      	ldr	r3, [sp, #32]
 8016b16:	2b00      	cmp	r3, #0
 8016b18:	d05c      	beq.n	8016bd4 <_dtoa_r+0xa3c>
 8016b1a:	6869      	ldr	r1, [r5, #4]
 8016b1c:	4648      	mov	r0, r9
 8016b1e:	f000 fa0b 	bl	8016f38 <_Balloc>
 8016b22:	4606      	mov	r6, r0
 8016b24:	b928      	cbnz	r0, 8016b32 <_dtoa_r+0x99a>
 8016b26:	4b82      	ldr	r3, [pc, #520]	@ (8016d30 <_dtoa_r+0xb98>)
 8016b28:	4602      	mov	r2, r0
 8016b2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8016b2e:	f7ff bb4a 	b.w	80161c6 <_dtoa_r+0x2e>
 8016b32:	692a      	ldr	r2, [r5, #16]
 8016b34:	3202      	adds	r2, #2
 8016b36:	0092      	lsls	r2, r2, #2
 8016b38:	f105 010c 	add.w	r1, r5, #12
 8016b3c:	300c      	adds	r0, #12
 8016b3e:	f7ff fa8c 	bl	801605a <memcpy>
 8016b42:	2201      	movs	r2, #1
 8016b44:	4631      	mov	r1, r6
 8016b46:	4648      	mov	r0, r9
 8016b48:	f000 fc46 	bl	80173d8 <__lshift>
 8016b4c:	f10a 0301 	add.w	r3, sl, #1
 8016b50:	9300      	str	r3, [sp, #0]
 8016b52:	eb0a 030b 	add.w	r3, sl, fp
 8016b56:	9308      	str	r3, [sp, #32]
 8016b58:	9b04      	ldr	r3, [sp, #16]
 8016b5a:	f003 0301 	and.w	r3, r3, #1
 8016b5e:	462f      	mov	r7, r5
 8016b60:	9306      	str	r3, [sp, #24]
 8016b62:	4605      	mov	r5, r0
 8016b64:	9b00      	ldr	r3, [sp, #0]
 8016b66:	9802      	ldr	r0, [sp, #8]
 8016b68:	4621      	mov	r1, r4
 8016b6a:	f103 3bff 	add.w	fp, r3, #4294967295
 8016b6e:	f7ff fa89 	bl	8016084 <quorem>
 8016b72:	4603      	mov	r3, r0
 8016b74:	3330      	adds	r3, #48	@ 0x30
 8016b76:	9003      	str	r0, [sp, #12]
 8016b78:	4639      	mov	r1, r7
 8016b7a:	9802      	ldr	r0, [sp, #8]
 8016b7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8016b7e:	f000 fc97 	bl	80174b0 <__mcmp>
 8016b82:	462a      	mov	r2, r5
 8016b84:	9004      	str	r0, [sp, #16]
 8016b86:	4621      	mov	r1, r4
 8016b88:	4648      	mov	r0, r9
 8016b8a:	f000 fcad 	bl	80174e8 <__mdiff>
 8016b8e:	68c2      	ldr	r2, [r0, #12]
 8016b90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016b92:	4606      	mov	r6, r0
 8016b94:	bb02      	cbnz	r2, 8016bd8 <_dtoa_r+0xa40>
 8016b96:	4601      	mov	r1, r0
 8016b98:	9802      	ldr	r0, [sp, #8]
 8016b9a:	f000 fc89 	bl	80174b0 <__mcmp>
 8016b9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016ba0:	4602      	mov	r2, r0
 8016ba2:	4631      	mov	r1, r6
 8016ba4:	4648      	mov	r0, r9
 8016ba6:	920c      	str	r2, [sp, #48]	@ 0x30
 8016ba8:	9309      	str	r3, [sp, #36]	@ 0x24
 8016baa:	f000 fa05 	bl	8016fb8 <_Bfree>
 8016bae:	9b07      	ldr	r3, [sp, #28]
 8016bb0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8016bb2:	9e00      	ldr	r6, [sp, #0]
 8016bb4:	ea42 0103 	orr.w	r1, r2, r3
 8016bb8:	9b06      	ldr	r3, [sp, #24]
 8016bba:	4319      	orrs	r1, r3
 8016bbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016bbe:	d10d      	bne.n	8016bdc <_dtoa_r+0xa44>
 8016bc0:	2b39      	cmp	r3, #57	@ 0x39
 8016bc2:	d027      	beq.n	8016c14 <_dtoa_r+0xa7c>
 8016bc4:	9a04      	ldr	r2, [sp, #16]
 8016bc6:	2a00      	cmp	r2, #0
 8016bc8:	dd01      	ble.n	8016bce <_dtoa_r+0xa36>
 8016bca:	9b03      	ldr	r3, [sp, #12]
 8016bcc:	3331      	adds	r3, #49	@ 0x31
 8016bce:	f88b 3000 	strb.w	r3, [fp]
 8016bd2:	e52e      	b.n	8016632 <_dtoa_r+0x49a>
 8016bd4:	4628      	mov	r0, r5
 8016bd6:	e7b9      	b.n	8016b4c <_dtoa_r+0x9b4>
 8016bd8:	2201      	movs	r2, #1
 8016bda:	e7e2      	b.n	8016ba2 <_dtoa_r+0xa0a>
 8016bdc:	9904      	ldr	r1, [sp, #16]
 8016bde:	2900      	cmp	r1, #0
 8016be0:	db04      	blt.n	8016bec <_dtoa_r+0xa54>
 8016be2:	9807      	ldr	r0, [sp, #28]
 8016be4:	4301      	orrs	r1, r0
 8016be6:	9806      	ldr	r0, [sp, #24]
 8016be8:	4301      	orrs	r1, r0
 8016bea:	d120      	bne.n	8016c2e <_dtoa_r+0xa96>
 8016bec:	2a00      	cmp	r2, #0
 8016bee:	ddee      	ble.n	8016bce <_dtoa_r+0xa36>
 8016bf0:	9902      	ldr	r1, [sp, #8]
 8016bf2:	9300      	str	r3, [sp, #0]
 8016bf4:	2201      	movs	r2, #1
 8016bf6:	4648      	mov	r0, r9
 8016bf8:	f000 fbee 	bl	80173d8 <__lshift>
 8016bfc:	4621      	mov	r1, r4
 8016bfe:	9002      	str	r0, [sp, #8]
 8016c00:	f000 fc56 	bl	80174b0 <__mcmp>
 8016c04:	2800      	cmp	r0, #0
 8016c06:	9b00      	ldr	r3, [sp, #0]
 8016c08:	dc02      	bgt.n	8016c10 <_dtoa_r+0xa78>
 8016c0a:	d1e0      	bne.n	8016bce <_dtoa_r+0xa36>
 8016c0c:	07da      	lsls	r2, r3, #31
 8016c0e:	d5de      	bpl.n	8016bce <_dtoa_r+0xa36>
 8016c10:	2b39      	cmp	r3, #57	@ 0x39
 8016c12:	d1da      	bne.n	8016bca <_dtoa_r+0xa32>
 8016c14:	2339      	movs	r3, #57	@ 0x39
 8016c16:	f88b 3000 	strb.w	r3, [fp]
 8016c1a:	4633      	mov	r3, r6
 8016c1c:	461e      	mov	r6, r3
 8016c1e:	3b01      	subs	r3, #1
 8016c20:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8016c24:	2a39      	cmp	r2, #57	@ 0x39
 8016c26:	d04e      	beq.n	8016cc6 <_dtoa_r+0xb2e>
 8016c28:	3201      	adds	r2, #1
 8016c2a:	701a      	strb	r2, [r3, #0]
 8016c2c:	e501      	b.n	8016632 <_dtoa_r+0x49a>
 8016c2e:	2a00      	cmp	r2, #0
 8016c30:	dd03      	ble.n	8016c3a <_dtoa_r+0xaa2>
 8016c32:	2b39      	cmp	r3, #57	@ 0x39
 8016c34:	d0ee      	beq.n	8016c14 <_dtoa_r+0xa7c>
 8016c36:	3301      	adds	r3, #1
 8016c38:	e7c9      	b.n	8016bce <_dtoa_r+0xa36>
 8016c3a:	9a00      	ldr	r2, [sp, #0]
 8016c3c:	9908      	ldr	r1, [sp, #32]
 8016c3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8016c42:	428a      	cmp	r2, r1
 8016c44:	d028      	beq.n	8016c98 <_dtoa_r+0xb00>
 8016c46:	9902      	ldr	r1, [sp, #8]
 8016c48:	2300      	movs	r3, #0
 8016c4a:	220a      	movs	r2, #10
 8016c4c:	4648      	mov	r0, r9
 8016c4e:	f000 f9d5 	bl	8016ffc <__multadd>
 8016c52:	42af      	cmp	r7, r5
 8016c54:	9002      	str	r0, [sp, #8]
 8016c56:	f04f 0300 	mov.w	r3, #0
 8016c5a:	f04f 020a 	mov.w	r2, #10
 8016c5e:	4639      	mov	r1, r7
 8016c60:	4648      	mov	r0, r9
 8016c62:	d107      	bne.n	8016c74 <_dtoa_r+0xadc>
 8016c64:	f000 f9ca 	bl	8016ffc <__multadd>
 8016c68:	4607      	mov	r7, r0
 8016c6a:	4605      	mov	r5, r0
 8016c6c:	9b00      	ldr	r3, [sp, #0]
 8016c6e:	3301      	adds	r3, #1
 8016c70:	9300      	str	r3, [sp, #0]
 8016c72:	e777      	b.n	8016b64 <_dtoa_r+0x9cc>
 8016c74:	f000 f9c2 	bl	8016ffc <__multadd>
 8016c78:	4629      	mov	r1, r5
 8016c7a:	4607      	mov	r7, r0
 8016c7c:	2300      	movs	r3, #0
 8016c7e:	220a      	movs	r2, #10
 8016c80:	4648      	mov	r0, r9
 8016c82:	f000 f9bb 	bl	8016ffc <__multadd>
 8016c86:	4605      	mov	r5, r0
 8016c88:	e7f0      	b.n	8016c6c <_dtoa_r+0xad4>
 8016c8a:	f1bb 0f00 	cmp.w	fp, #0
 8016c8e:	bfcc      	ite	gt
 8016c90:	465e      	movgt	r6, fp
 8016c92:	2601      	movle	r6, #1
 8016c94:	4456      	add	r6, sl
 8016c96:	2700      	movs	r7, #0
 8016c98:	9902      	ldr	r1, [sp, #8]
 8016c9a:	9300      	str	r3, [sp, #0]
 8016c9c:	2201      	movs	r2, #1
 8016c9e:	4648      	mov	r0, r9
 8016ca0:	f000 fb9a 	bl	80173d8 <__lshift>
 8016ca4:	4621      	mov	r1, r4
 8016ca6:	9002      	str	r0, [sp, #8]
 8016ca8:	f000 fc02 	bl	80174b0 <__mcmp>
 8016cac:	2800      	cmp	r0, #0
 8016cae:	dcb4      	bgt.n	8016c1a <_dtoa_r+0xa82>
 8016cb0:	d102      	bne.n	8016cb8 <_dtoa_r+0xb20>
 8016cb2:	9b00      	ldr	r3, [sp, #0]
 8016cb4:	07db      	lsls	r3, r3, #31
 8016cb6:	d4b0      	bmi.n	8016c1a <_dtoa_r+0xa82>
 8016cb8:	4633      	mov	r3, r6
 8016cba:	461e      	mov	r6, r3
 8016cbc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016cc0:	2a30      	cmp	r2, #48	@ 0x30
 8016cc2:	d0fa      	beq.n	8016cba <_dtoa_r+0xb22>
 8016cc4:	e4b5      	b.n	8016632 <_dtoa_r+0x49a>
 8016cc6:	459a      	cmp	sl, r3
 8016cc8:	d1a8      	bne.n	8016c1c <_dtoa_r+0xa84>
 8016cca:	2331      	movs	r3, #49	@ 0x31
 8016ccc:	f108 0801 	add.w	r8, r8, #1
 8016cd0:	f88a 3000 	strb.w	r3, [sl]
 8016cd4:	e4ad      	b.n	8016632 <_dtoa_r+0x49a>
 8016cd6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016cd8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8016d34 <_dtoa_r+0xb9c>
 8016cdc:	b11b      	cbz	r3, 8016ce6 <_dtoa_r+0xb4e>
 8016cde:	f10a 0308 	add.w	r3, sl, #8
 8016ce2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8016ce4:	6013      	str	r3, [r2, #0]
 8016ce6:	4650      	mov	r0, sl
 8016ce8:	b017      	add	sp, #92	@ 0x5c
 8016cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016cee:	9b07      	ldr	r3, [sp, #28]
 8016cf0:	2b01      	cmp	r3, #1
 8016cf2:	f77f ae2e 	ble.w	8016952 <_dtoa_r+0x7ba>
 8016cf6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016cf8:	9308      	str	r3, [sp, #32]
 8016cfa:	2001      	movs	r0, #1
 8016cfc:	e64d      	b.n	801699a <_dtoa_r+0x802>
 8016cfe:	f1bb 0f00 	cmp.w	fp, #0
 8016d02:	f77f aed9 	ble.w	8016ab8 <_dtoa_r+0x920>
 8016d06:	4656      	mov	r6, sl
 8016d08:	9802      	ldr	r0, [sp, #8]
 8016d0a:	4621      	mov	r1, r4
 8016d0c:	f7ff f9ba 	bl	8016084 <quorem>
 8016d10:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8016d14:	f806 3b01 	strb.w	r3, [r6], #1
 8016d18:	eba6 020a 	sub.w	r2, r6, sl
 8016d1c:	4593      	cmp	fp, r2
 8016d1e:	ddb4      	ble.n	8016c8a <_dtoa_r+0xaf2>
 8016d20:	9902      	ldr	r1, [sp, #8]
 8016d22:	2300      	movs	r3, #0
 8016d24:	220a      	movs	r2, #10
 8016d26:	4648      	mov	r0, r9
 8016d28:	f000 f968 	bl	8016ffc <__multadd>
 8016d2c:	9002      	str	r0, [sp, #8]
 8016d2e:	e7eb      	b.n	8016d08 <_dtoa_r+0xb70>
 8016d30:	0801d4c5 	.word	0x0801d4c5
 8016d34:	0801d449 	.word	0x0801d449

08016d38 <_free_r>:
 8016d38:	b538      	push	{r3, r4, r5, lr}
 8016d3a:	4605      	mov	r5, r0
 8016d3c:	2900      	cmp	r1, #0
 8016d3e:	d041      	beq.n	8016dc4 <_free_r+0x8c>
 8016d40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016d44:	1f0c      	subs	r4, r1, #4
 8016d46:	2b00      	cmp	r3, #0
 8016d48:	bfb8      	it	lt
 8016d4a:	18e4      	addlt	r4, r4, r3
 8016d4c:	f000 f8e8 	bl	8016f20 <__malloc_lock>
 8016d50:	4a1d      	ldr	r2, [pc, #116]	@ (8016dc8 <_free_r+0x90>)
 8016d52:	6813      	ldr	r3, [r2, #0]
 8016d54:	b933      	cbnz	r3, 8016d64 <_free_r+0x2c>
 8016d56:	6063      	str	r3, [r4, #4]
 8016d58:	6014      	str	r4, [r2, #0]
 8016d5a:	4628      	mov	r0, r5
 8016d5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016d60:	f000 b8e4 	b.w	8016f2c <__malloc_unlock>
 8016d64:	42a3      	cmp	r3, r4
 8016d66:	d908      	bls.n	8016d7a <_free_r+0x42>
 8016d68:	6820      	ldr	r0, [r4, #0]
 8016d6a:	1821      	adds	r1, r4, r0
 8016d6c:	428b      	cmp	r3, r1
 8016d6e:	bf01      	itttt	eq
 8016d70:	6819      	ldreq	r1, [r3, #0]
 8016d72:	685b      	ldreq	r3, [r3, #4]
 8016d74:	1809      	addeq	r1, r1, r0
 8016d76:	6021      	streq	r1, [r4, #0]
 8016d78:	e7ed      	b.n	8016d56 <_free_r+0x1e>
 8016d7a:	461a      	mov	r2, r3
 8016d7c:	685b      	ldr	r3, [r3, #4]
 8016d7e:	b10b      	cbz	r3, 8016d84 <_free_r+0x4c>
 8016d80:	42a3      	cmp	r3, r4
 8016d82:	d9fa      	bls.n	8016d7a <_free_r+0x42>
 8016d84:	6811      	ldr	r1, [r2, #0]
 8016d86:	1850      	adds	r0, r2, r1
 8016d88:	42a0      	cmp	r0, r4
 8016d8a:	d10b      	bne.n	8016da4 <_free_r+0x6c>
 8016d8c:	6820      	ldr	r0, [r4, #0]
 8016d8e:	4401      	add	r1, r0
 8016d90:	1850      	adds	r0, r2, r1
 8016d92:	4283      	cmp	r3, r0
 8016d94:	6011      	str	r1, [r2, #0]
 8016d96:	d1e0      	bne.n	8016d5a <_free_r+0x22>
 8016d98:	6818      	ldr	r0, [r3, #0]
 8016d9a:	685b      	ldr	r3, [r3, #4]
 8016d9c:	6053      	str	r3, [r2, #4]
 8016d9e:	4408      	add	r0, r1
 8016da0:	6010      	str	r0, [r2, #0]
 8016da2:	e7da      	b.n	8016d5a <_free_r+0x22>
 8016da4:	d902      	bls.n	8016dac <_free_r+0x74>
 8016da6:	230c      	movs	r3, #12
 8016da8:	602b      	str	r3, [r5, #0]
 8016daa:	e7d6      	b.n	8016d5a <_free_r+0x22>
 8016dac:	6820      	ldr	r0, [r4, #0]
 8016dae:	1821      	adds	r1, r4, r0
 8016db0:	428b      	cmp	r3, r1
 8016db2:	bf04      	itt	eq
 8016db4:	6819      	ldreq	r1, [r3, #0]
 8016db6:	685b      	ldreq	r3, [r3, #4]
 8016db8:	6063      	str	r3, [r4, #4]
 8016dba:	bf04      	itt	eq
 8016dbc:	1809      	addeq	r1, r1, r0
 8016dbe:	6021      	streq	r1, [r4, #0]
 8016dc0:	6054      	str	r4, [r2, #4]
 8016dc2:	e7ca      	b.n	8016d5a <_free_r+0x22>
 8016dc4:	bd38      	pop	{r3, r4, r5, pc}
 8016dc6:	bf00      	nop
 8016dc8:	20005a04 	.word	0x20005a04

08016dcc <malloc>:
 8016dcc:	4b02      	ldr	r3, [pc, #8]	@ (8016dd8 <malloc+0xc>)
 8016dce:	4601      	mov	r1, r0
 8016dd0:	6818      	ldr	r0, [r3, #0]
 8016dd2:	f000 b825 	b.w	8016e20 <_malloc_r>
 8016dd6:	bf00      	nop
 8016dd8:	2000013c 	.word	0x2000013c

08016ddc <sbrk_aligned>:
 8016ddc:	b570      	push	{r4, r5, r6, lr}
 8016dde:	4e0f      	ldr	r6, [pc, #60]	@ (8016e1c <sbrk_aligned+0x40>)
 8016de0:	460c      	mov	r4, r1
 8016de2:	6831      	ldr	r1, [r6, #0]
 8016de4:	4605      	mov	r5, r0
 8016de6:	b911      	cbnz	r1, 8016dee <sbrk_aligned+0x12>
 8016de8:	f001 fe04 	bl	80189f4 <_sbrk_r>
 8016dec:	6030      	str	r0, [r6, #0]
 8016dee:	4621      	mov	r1, r4
 8016df0:	4628      	mov	r0, r5
 8016df2:	f001 fdff 	bl	80189f4 <_sbrk_r>
 8016df6:	1c43      	adds	r3, r0, #1
 8016df8:	d103      	bne.n	8016e02 <sbrk_aligned+0x26>
 8016dfa:	f04f 34ff 	mov.w	r4, #4294967295
 8016dfe:	4620      	mov	r0, r4
 8016e00:	bd70      	pop	{r4, r5, r6, pc}
 8016e02:	1cc4      	adds	r4, r0, #3
 8016e04:	f024 0403 	bic.w	r4, r4, #3
 8016e08:	42a0      	cmp	r0, r4
 8016e0a:	d0f8      	beq.n	8016dfe <sbrk_aligned+0x22>
 8016e0c:	1a21      	subs	r1, r4, r0
 8016e0e:	4628      	mov	r0, r5
 8016e10:	f001 fdf0 	bl	80189f4 <_sbrk_r>
 8016e14:	3001      	adds	r0, #1
 8016e16:	d1f2      	bne.n	8016dfe <sbrk_aligned+0x22>
 8016e18:	e7ef      	b.n	8016dfa <sbrk_aligned+0x1e>
 8016e1a:	bf00      	nop
 8016e1c:	20005a00 	.word	0x20005a00

08016e20 <_malloc_r>:
 8016e20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016e24:	1ccd      	adds	r5, r1, #3
 8016e26:	f025 0503 	bic.w	r5, r5, #3
 8016e2a:	3508      	adds	r5, #8
 8016e2c:	2d0c      	cmp	r5, #12
 8016e2e:	bf38      	it	cc
 8016e30:	250c      	movcc	r5, #12
 8016e32:	2d00      	cmp	r5, #0
 8016e34:	4606      	mov	r6, r0
 8016e36:	db01      	blt.n	8016e3c <_malloc_r+0x1c>
 8016e38:	42a9      	cmp	r1, r5
 8016e3a:	d904      	bls.n	8016e46 <_malloc_r+0x26>
 8016e3c:	230c      	movs	r3, #12
 8016e3e:	6033      	str	r3, [r6, #0]
 8016e40:	2000      	movs	r0, #0
 8016e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016e46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016f1c <_malloc_r+0xfc>
 8016e4a:	f000 f869 	bl	8016f20 <__malloc_lock>
 8016e4e:	f8d8 3000 	ldr.w	r3, [r8]
 8016e52:	461c      	mov	r4, r3
 8016e54:	bb44      	cbnz	r4, 8016ea8 <_malloc_r+0x88>
 8016e56:	4629      	mov	r1, r5
 8016e58:	4630      	mov	r0, r6
 8016e5a:	f7ff ffbf 	bl	8016ddc <sbrk_aligned>
 8016e5e:	1c43      	adds	r3, r0, #1
 8016e60:	4604      	mov	r4, r0
 8016e62:	d158      	bne.n	8016f16 <_malloc_r+0xf6>
 8016e64:	f8d8 4000 	ldr.w	r4, [r8]
 8016e68:	4627      	mov	r7, r4
 8016e6a:	2f00      	cmp	r7, #0
 8016e6c:	d143      	bne.n	8016ef6 <_malloc_r+0xd6>
 8016e6e:	2c00      	cmp	r4, #0
 8016e70:	d04b      	beq.n	8016f0a <_malloc_r+0xea>
 8016e72:	6823      	ldr	r3, [r4, #0]
 8016e74:	4639      	mov	r1, r7
 8016e76:	4630      	mov	r0, r6
 8016e78:	eb04 0903 	add.w	r9, r4, r3
 8016e7c:	f001 fdba 	bl	80189f4 <_sbrk_r>
 8016e80:	4581      	cmp	r9, r0
 8016e82:	d142      	bne.n	8016f0a <_malloc_r+0xea>
 8016e84:	6821      	ldr	r1, [r4, #0]
 8016e86:	1a6d      	subs	r5, r5, r1
 8016e88:	4629      	mov	r1, r5
 8016e8a:	4630      	mov	r0, r6
 8016e8c:	f7ff ffa6 	bl	8016ddc <sbrk_aligned>
 8016e90:	3001      	adds	r0, #1
 8016e92:	d03a      	beq.n	8016f0a <_malloc_r+0xea>
 8016e94:	6823      	ldr	r3, [r4, #0]
 8016e96:	442b      	add	r3, r5
 8016e98:	6023      	str	r3, [r4, #0]
 8016e9a:	f8d8 3000 	ldr.w	r3, [r8]
 8016e9e:	685a      	ldr	r2, [r3, #4]
 8016ea0:	bb62      	cbnz	r2, 8016efc <_malloc_r+0xdc>
 8016ea2:	f8c8 7000 	str.w	r7, [r8]
 8016ea6:	e00f      	b.n	8016ec8 <_malloc_r+0xa8>
 8016ea8:	6822      	ldr	r2, [r4, #0]
 8016eaa:	1b52      	subs	r2, r2, r5
 8016eac:	d420      	bmi.n	8016ef0 <_malloc_r+0xd0>
 8016eae:	2a0b      	cmp	r2, #11
 8016eb0:	d917      	bls.n	8016ee2 <_malloc_r+0xc2>
 8016eb2:	1961      	adds	r1, r4, r5
 8016eb4:	42a3      	cmp	r3, r4
 8016eb6:	6025      	str	r5, [r4, #0]
 8016eb8:	bf18      	it	ne
 8016eba:	6059      	strne	r1, [r3, #4]
 8016ebc:	6863      	ldr	r3, [r4, #4]
 8016ebe:	bf08      	it	eq
 8016ec0:	f8c8 1000 	streq.w	r1, [r8]
 8016ec4:	5162      	str	r2, [r4, r5]
 8016ec6:	604b      	str	r3, [r1, #4]
 8016ec8:	4630      	mov	r0, r6
 8016eca:	f000 f82f 	bl	8016f2c <__malloc_unlock>
 8016ece:	f104 000b 	add.w	r0, r4, #11
 8016ed2:	1d23      	adds	r3, r4, #4
 8016ed4:	f020 0007 	bic.w	r0, r0, #7
 8016ed8:	1ac2      	subs	r2, r0, r3
 8016eda:	bf1c      	itt	ne
 8016edc:	1a1b      	subne	r3, r3, r0
 8016ede:	50a3      	strne	r3, [r4, r2]
 8016ee0:	e7af      	b.n	8016e42 <_malloc_r+0x22>
 8016ee2:	6862      	ldr	r2, [r4, #4]
 8016ee4:	42a3      	cmp	r3, r4
 8016ee6:	bf0c      	ite	eq
 8016ee8:	f8c8 2000 	streq.w	r2, [r8]
 8016eec:	605a      	strne	r2, [r3, #4]
 8016eee:	e7eb      	b.n	8016ec8 <_malloc_r+0xa8>
 8016ef0:	4623      	mov	r3, r4
 8016ef2:	6864      	ldr	r4, [r4, #4]
 8016ef4:	e7ae      	b.n	8016e54 <_malloc_r+0x34>
 8016ef6:	463c      	mov	r4, r7
 8016ef8:	687f      	ldr	r7, [r7, #4]
 8016efa:	e7b6      	b.n	8016e6a <_malloc_r+0x4a>
 8016efc:	461a      	mov	r2, r3
 8016efe:	685b      	ldr	r3, [r3, #4]
 8016f00:	42a3      	cmp	r3, r4
 8016f02:	d1fb      	bne.n	8016efc <_malloc_r+0xdc>
 8016f04:	2300      	movs	r3, #0
 8016f06:	6053      	str	r3, [r2, #4]
 8016f08:	e7de      	b.n	8016ec8 <_malloc_r+0xa8>
 8016f0a:	230c      	movs	r3, #12
 8016f0c:	6033      	str	r3, [r6, #0]
 8016f0e:	4630      	mov	r0, r6
 8016f10:	f000 f80c 	bl	8016f2c <__malloc_unlock>
 8016f14:	e794      	b.n	8016e40 <_malloc_r+0x20>
 8016f16:	6005      	str	r5, [r0, #0]
 8016f18:	e7d6      	b.n	8016ec8 <_malloc_r+0xa8>
 8016f1a:	bf00      	nop
 8016f1c:	20005a04 	.word	0x20005a04

08016f20 <__malloc_lock>:
 8016f20:	4801      	ldr	r0, [pc, #4]	@ (8016f28 <__malloc_lock+0x8>)
 8016f22:	f7ff b898 	b.w	8016056 <__retarget_lock_acquire_recursive>
 8016f26:	bf00      	nop
 8016f28:	200059fc 	.word	0x200059fc

08016f2c <__malloc_unlock>:
 8016f2c:	4801      	ldr	r0, [pc, #4]	@ (8016f34 <__malloc_unlock+0x8>)
 8016f2e:	f7ff b893 	b.w	8016058 <__retarget_lock_release_recursive>
 8016f32:	bf00      	nop
 8016f34:	200059fc 	.word	0x200059fc

08016f38 <_Balloc>:
 8016f38:	b570      	push	{r4, r5, r6, lr}
 8016f3a:	69c6      	ldr	r6, [r0, #28]
 8016f3c:	4604      	mov	r4, r0
 8016f3e:	460d      	mov	r5, r1
 8016f40:	b976      	cbnz	r6, 8016f60 <_Balloc+0x28>
 8016f42:	2010      	movs	r0, #16
 8016f44:	f7ff ff42 	bl	8016dcc <malloc>
 8016f48:	4602      	mov	r2, r0
 8016f4a:	61e0      	str	r0, [r4, #28]
 8016f4c:	b920      	cbnz	r0, 8016f58 <_Balloc+0x20>
 8016f4e:	4b18      	ldr	r3, [pc, #96]	@ (8016fb0 <_Balloc+0x78>)
 8016f50:	4818      	ldr	r0, [pc, #96]	@ (8016fb4 <_Balloc+0x7c>)
 8016f52:	216b      	movs	r1, #107	@ 0x6b
 8016f54:	f001 fd68 	bl	8018a28 <__assert_func>
 8016f58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016f5c:	6006      	str	r6, [r0, #0]
 8016f5e:	60c6      	str	r6, [r0, #12]
 8016f60:	69e6      	ldr	r6, [r4, #28]
 8016f62:	68f3      	ldr	r3, [r6, #12]
 8016f64:	b183      	cbz	r3, 8016f88 <_Balloc+0x50>
 8016f66:	69e3      	ldr	r3, [r4, #28]
 8016f68:	68db      	ldr	r3, [r3, #12]
 8016f6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016f6e:	b9b8      	cbnz	r0, 8016fa0 <_Balloc+0x68>
 8016f70:	2101      	movs	r1, #1
 8016f72:	fa01 f605 	lsl.w	r6, r1, r5
 8016f76:	1d72      	adds	r2, r6, #5
 8016f78:	0092      	lsls	r2, r2, #2
 8016f7a:	4620      	mov	r0, r4
 8016f7c:	f001 fd72 	bl	8018a64 <_calloc_r>
 8016f80:	b160      	cbz	r0, 8016f9c <_Balloc+0x64>
 8016f82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8016f86:	e00e      	b.n	8016fa6 <_Balloc+0x6e>
 8016f88:	2221      	movs	r2, #33	@ 0x21
 8016f8a:	2104      	movs	r1, #4
 8016f8c:	4620      	mov	r0, r4
 8016f8e:	f001 fd69 	bl	8018a64 <_calloc_r>
 8016f92:	69e3      	ldr	r3, [r4, #28]
 8016f94:	60f0      	str	r0, [r6, #12]
 8016f96:	68db      	ldr	r3, [r3, #12]
 8016f98:	2b00      	cmp	r3, #0
 8016f9a:	d1e4      	bne.n	8016f66 <_Balloc+0x2e>
 8016f9c:	2000      	movs	r0, #0
 8016f9e:	bd70      	pop	{r4, r5, r6, pc}
 8016fa0:	6802      	ldr	r2, [r0, #0]
 8016fa2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016fa6:	2300      	movs	r3, #0
 8016fa8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016fac:	e7f7      	b.n	8016f9e <_Balloc+0x66>
 8016fae:	bf00      	nop
 8016fb0:	0801d456 	.word	0x0801d456
 8016fb4:	0801d4d6 	.word	0x0801d4d6

08016fb8 <_Bfree>:
 8016fb8:	b570      	push	{r4, r5, r6, lr}
 8016fba:	69c6      	ldr	r6, [r0, #28]
 8016fbc:	4605      	mov	r5, r0
 8016fbe:	460c      	mov	r4, r1
 8016fc0:	b976      	cbnz	r6, 8016fe0 <_Bfree+0x28>
 8016fc2:	2010      	movs	r0, #16
 8016fc4:	f7ff ff02 	bl	8016dcc <malloc>
 8016fc8:	4602      	mov	r2, r0
 8016fca:	61e8      	str	r0, [r5, #28]
 8016fcc:	b920      	cbnz	r0, 8016fd8 <_Bfree+0x20>
 8016fce:	4b09      	ldr	r3, [pc, #36]	@ (8016ff4 <_Bfree+0x3c>)
 8016fd0:	4809      	ldr	r0, [pc, #36]	@ (8016ff8 <_Bfree+0x40>)
 8016fd2:	218f      	movs	r1, #143	@ 0x8f
 8016fd4:	f001 fd28 	bl	8018a28 <__assert_func>
 8016fd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016fdc:	6006      	str	r6, [r0, #0]
 8016fde:	60c6      	str	r6, [r0, #12]
 8016fe0:	b13c      	cbz	r4, 8016ff2 <_Bfree+0x3a>
 8016fe2:	69eb      	ldr	r3, [r5, #28]
 8016fe4:	6862      	ldr	r2, [r4, #4]
 8016fe6:	68db      	ldr	r3, [r3, #12]
 8016fe8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016fec:	6021      	str	r1, [r4, #0]
 8016fee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8016ff2:	bd70      	pop	{r4, r5, r6, pc}
 8016ff4:	0801d456 	.word	0x0801d456
 8016ff8:	0801d4d6 	.word	0x0801d4d6

08016ffc <__multadd>:
 8016ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017000:	690d      	ldr	r5, [r1, #16]
 8017002:	4607      	mov	r7, r0
 8017004:	460c      	mov	r4, r1
 8017006:	461e      	mov	r6, r3
 8017008:	f101 0c14 	add.w	ip, r1, #20
 801700c:	2000      	movs	r0, #0
 801700e:	f8dc 3000 	ldr.w	r3, [ip]
 8017012:	b299      	uxth	r1, r3
 8017014:	fb02 6101 	mla	r1, r2, r1, r6
 8017018:	0c1e      	lsrs	r6, r3, #16
 801701a:	0c0b      	lsrs	r3, r1, #16
 801701c:	fb02 3306 	mla	r3, r2, r6, r3
 8017020:	b289      	uxth	r1, r1
 8017022:	3001      	adds	r0, #1
 8017024:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8017028:	4285      	cmp	r5, r0
 801702a:	f84c 1b04 	str.w	r1, [ip], #4
 801702e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8017032:	dcec      	bgt.n	801700e <__multadd+0x12>
 8017034:	b30e      	cbz	r6, 801707a <__multadd+0x7e>
 8017036:	68a3      	ldr	r3, [r4, #8]
 8017038:	42ab      	cmp	r3, r5
 801703a:	dc19      	bgt.n	8017070 <__multadd+0x74>
 801703c:	6861      	ldr	r1, [r4, #4]
 801703e:	4638      	mov	r0, r7
 8017040:	3101      	adds	r1, #1
 8017042:	f7ff ff79 	bl	8016f38 <_Balloc>
 8017046:	4680      	mov	r8, r0
 8017048:	b928      	cbnz	r0, 8017056 <__multadd+0x5a>
 801704a:	4602      	mov	r2, r0
 801704c:	4b0c      	ldr	r3, [pc, #48]	@ (8017080 <__multadd+0x84>)
 801704e:	480d      	ldr	r0, [pc, #52]	@ (8017084 <__multadd+0x88>)
 8017050:	21ba      	movs	r1, #186	@ 0xba
 8017052:	f001 fce9 	bl	8018a28 <__assert_func>
 8017056:	6922      	ldr	r2, [r4, #16]
 8017058:	3202      	adds	r2, #2
 801705a:	f104 010c 	add.w	r1, r4, #12
 801705e:	0092      	lsls	r2, r2, #2
 8017060:	300c      	adds	r0, #12
 8017062:	f7fe fffa 	bl	801605a <memcpy>
 8017066:	4621      	mov	r1, r4
 8017068:	4638      	mov	r0, r7
 801706a:	f7ff ffa5 	bl	8016fb8 <_Bfree>
 801706e:	4644      	mov	r4, r8
 8017070:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8017074:	3501      	adds	r5, #1
 8017076:	615e      	str	r6, [r3, #20]
 8017078:	6125      	str	r5, [r4, #16]
 801707a:	4620      	mov	r0, r4
 801707c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017080:	0801d4c5 	.word	0x0801d4c5
 8017084:	0801d4d6 	.word	0x0801d4d6

08017088 <__s2b>:
 8017088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801708c:	460c      	mov	r4, r1
 801708e:	4615      	mov	r5, r2
 8017090:	461f      	mov	r7, r3
 8017092:	2209      	movs	r2, #9
 8017094:	3308      	adds	r3, #8
 8017096:	4606      	mov	r6, r0
 8017098:	fb93 f3f2 	sdiv	r3, r3, r2
 801709c:	2100      	movs	r1, #0
 801709e:	2201      	movs	r2, #1
 80170a0:	429a      	cmp	r2, r3
 80170a2:	db09      	blt.n	80170b8 <__s2b+0x30>
 80170a4:	4630      	mov	r0, r6
 80170a6:	f7ff ff47 	bl	8016f38 <_Balloc>
 80170aa:	b940      	cbnz	r0, 80170be <__s2b+0x36>
 80170ac:	4602      	mov	r2, r0
 80170ae:	4b19      	ldr	r3, [pc, #100]	@ (8017114 <__s2b+0x8c>)
 80170b0:	4819      	ldr	r0, [pc, #100]	@ (8017118 <__s2b+0x90>)
 80170b2:	21d3      	movs	r1, #211	@ 0xd3
 80170b4:	f001 fcb8 	bl	8018a28 <__assert_func>
 80170b8:	0052      	lsls	r2, r2, #1
 80170ba:	3101      	adds	r1, #1
 80170bc:	e7f0      	b.n	80170a0 <__s2b+0x18>
 80170be:	9b08      	ldr	r3, [sp, #32]
 80170c0:	6143      	str	r3, [r0, #20]
 80170c2:	2d09      	cmp	r5, #9
 80170c4:	f04f 0301 	mov.w	r3, #1
 80170c8:	6103      	str	r3, [r0, #16]
 80170ca:	dd16      	ble.n	80170fa <__s2b+0x72>
 80170cc:	f104 0909 	add.w	r9, r4, #9
 80170d0:	46c8      	mov	r8, r9
 80170d2:	442c      	add	r4, r5
 80170d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80170d8:	4601      	mov	r1, r0
 80170da:	3b30      	subs	r3, #48	@ 0x30
 80170dc:	220a      	movs	r2, #10
 80170de:	4630      	mov	r0, r6
 80170e0:	f7ff ff8c 	bl	8016ffc <__multadd>
 80170e4:	45a0      	cmp	r8, r4
 80170e6:	d1f5      	bne.n	80170d4 <__s2b+0x4c>
 80170e8:	f1a5 0408 	sub.w	r4, r5, #8
 80170ec:	444c      	add	r4, r9
 80170ee:	1b2d      	subs	r5, r5, r4
 80170f0:	1963      	adds	r3, r4, r5
 80170f2:	42bb      	cmp	r3, r7
 80170f4:	db04      	blt.n	8017100 <__s2b+0x78>
 80170f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80170fa:	340a      	adds	r4, #10
 80170fc:	2509      	movs	r5, #9
 80170fe:	e7f6      	b.n	80170ee <__s2b+0x66>
 8017100:	f814 3b01 	ldrb.w	r3, [r4], #1
 8017104:	4601      	mov	r1, r0
 8017106:	3b30      	subs	r3, #48	@ 0x30
 8017108:	220a      	movs	r2, #10
 801710a:	4630      	mov	r0, r6
 801710c:	f7ff ff76 	bl	8016ffc <__multadd>
 8017110:	e7ee      	b.n	80170f0 <__s2b+0x68>
 8017112:	bf00      	nop
 8017114:	0801d4c5 	.word	0x0801d4c5
 8017118:	0801d4d6 	.word	0x0801d4d6

0801711c <__hi0bits>:
 801711c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8017120:	4603      	mov	r3, r0
 8017122:	bf36      	itet	cc
 8017124:	0403      	lslcc	r3, r0, #16
 8017126:	2000      	movcs	r0, #0
 8017128:	2010      	movcc	r0, #16
 801712a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801712e:	bf3c      	itt	cc
 8017130:	021b      	lslcc	r3, r3, #8
 8017132:	3008      	addcc	r0, #8
 8017134:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017138:	bf3c      	itt	cc
 801713a:	011b      	lslcc	r3, r3, #4
 801713c:	3004      	addcc	r0, #4
 801713e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017142:	bf3c      	itt	cc
 8017144:	009b      	lslcc	r3, r3, #2
 8017146:	3002      	addcc	r0, #2
 8017148:	2b00      	cmp	r3, #0
 801714a:	db05      	blt.n	8017158 <__hi0bits+0x3c>
 801714c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8017150:	f100 0001 	add.w	r0, r0, #1
 8017154:	bf08      	it	eq
 8017156:	2020      	moveq	r0, #32
 8017158:	4770      	bx	lr

0801715a <__lo0bits>:
 801715a:	6803      	ldr	r3, [r0, #0]
 801715c:	4602      	mov	r2, r0
 801715e:	f013 0007 	ands.w	r0, r3, #7
 8017162:	d00b      	beq.n	801717c <__lo0bits+0x22>
 8017164:	07d9      	lsls	r1, r3, #31
 8017166:	d421      	bmi.n	80171ac <__lo0bits+0x52>
 8017168:	0798      	lsls	r0, r3, #30
 801716a:	bf49      	itett	mi
 801716c:	085b      	lsrmi	r3, r3, #1
 801716e:	089b      	lsrpl	r3, r3, #2
 8017170:	2001      	movmi	r0, #1
 8017172:	6013      	strmi	r3, [r2, #0]
 8017174:	bf5c      	itt	pl
 8017176:	6013      	strpl	r3, [r2, #0]
 8017178:	2002      	movpl	r0, #2
 801717a:	4770      	bx	lr
 801717c:	b299      	uxth	r1, r3
 801717e:	b909      	cbnz	r1, 8017184 <__lo0bits+0x2a>
 8017180:	0c1b      	lsrs	r3, r3, #16
 8017182:	2010      	movs	r0, #16
 8017184:	b2d9      	uxtb	r1, r3
 8017186:	b909      	cbnz	r1, 801718c <__lo0bits+0x32>
 8017188:	3008      	adds	r0, #8
 801718a:	0a1b      	lsrs	r3, r3, #8
 801718c:	0719      	lsls	r1, r3, #28
 801718e:	bf04      	itt	eq
 8017190:	091b      	lsreq	r3, r3, #4
 8017192:	3004      	addeq	r0, #4
 8017194:	0799      	lsls	r1, r3, #30
 8017196:	bf04      	itt	eq
 8017198:	089b      	lsreq	r3, r3, #2
 801719a:	3002      	addeq	r0, #2
 801719c:	07d9      	lsls	r1, r3, #31
 801719e:	d403      	bmi.n	80171a8 <__lo0bits+0x4e>
 80171a0:	085b      	lsrs	r3, r3, #1
 80171a2:	f100 0001 	add.w	r0, r0, #1
 80171a6:	d003      	beq.n	80171b0 <__lo0bits+0x56>
 80171a8:	6013      	str	r3, [r2, #0]
 80171aa:	4770      	bx	lr
 80171ac:	2000      	movs	r0, #0
 80171ae:	4770      	bx	lr
 80171b0:	2020      	movs	r0, #32
 80171b2:	4770      	bx	lr

080171b4 <__i2b>:
 80171b4:	b510      	push	{r4, lr}
 80171b6:	460c      	mov	r4, r1
 80171b8:	2101      	movs	r1, #1
 80171ba:	f7ff febd 	bl	8016f38 <_Balloc>
 80171be:	4602      	mov	r2, r0
 80171c0:	b928      	cbnz	r0, 80171ce <__i2b+0x1a>
 80171c2:	4b05      	ldr	r3, [pc, #20]	@ (80171d8 <__i2b+0x24>)
 80171c4:	4805      	ldr	r0, [pc, #20]	@ (80171dc <__i2b+0x28>)
 80171c6:	f240 1145 	movw	r1, #325	@ 0x145
 80171ca:	f001 fc2d 	bl	8018a28 <__assert_func>
 80171ce:	2301      	movs	r3, #1
 80171d0:	6144      	str	r4, [r0, #20]
 80171d2:	6103      	str	r3, [r0, #16]
 80171d4:	bd10      	pop	{r4, pc}
 80171d6:	bf00      	nop
 80171d8:	0801d4c5 	.word	0x0801d4c5
 80171dc:	0801d4d6 	.word	0x0801d4d6

080171e0 <__multiply>:
 80171e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171e4:	4617      	mov	r7, r2
 80171e6:	690a      	ldr	r2, [r1, #16]
 80171e8:	693b      	ldr	r3, [r7, #16]
 80171ea:	429a      	cmp	r2, r3
 80171ec:	bfa8      	it	ge
 80171ee:	463b      	movge	r3, r7
 80171f0:	4689      	mov	r9, r1
 80171f2:	bfa4      	itt	ge
 80171f4:	460f      	movge	r7, r1
 80171f6:	4699      	movge	r9, r3
 80171f8:	693d      	ldr	r5, [r7, #16]
 80171fa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80171fe:	68bb      	ldr	r3, [r7, #8]
 8017200:	6879      	ldr	r1, [r7, #4]
 8017202:	eb05 060a 	add.w	r6, r5, sl
 8017206:	42b3      	cmp	r3, r6
 8017208:	b085      	sub	sp, #20
 801720a:	bfb8      	it	lt
 801720c:	3101      	addlt	r1, #1
 801720e:	f7ff fe93 	bl	8016f38 <_Balloc>
 8017212:	b930      	cbnz	r0, 8017222 <__multiply+0x42>
 8017214:	4602      	mov	r2, r0
 8017216:	4b41      	ldr	r3, [pc, #260]	@ (801731c <__multiply+0x13c>)
 8017218:	4841      	ldr	r0, [pc, #260]	@ (8017320 <__multiply+0x140>)
 801721a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801721e:	f001 fc03 	bl	8018a28 <__assert_func>
 8017222:	f100 0414 	add.w	r4, r0, #20
 8017226:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801722a:	4623      	mov	r3, r4
 801722c:	2200      	movs	r2, #0
 801722e:	4573      	cmp	r3, lr
 8017230:	d320      	bcc.n	8017274 <__multiply+0x94>
 8017232:	f107 0814 	add.w	r8, r7, #20
 8017236:	f109 0114 	add.w	r1, r9, #20
 801723a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801723e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8017242:	9302      	str	r3, [sp, #8]
 8017244:	1beb      	subs	r3, r5, r7
 8017246:	3b15      	subs	r3, #21
 8017248:	f023 0303 	bic.w	r3, r3, #3
 801724c:	3304      	adds	r3, #4
 801724e:	3715      	adds	r7, #21
 8017250:	42bd      	cmp	r5, r7
 8017252:	bf38      	it	cc
 8017254:	2304      	movcc	r3, #4
 8017256:	9301      	str	r3, [sp, #4]
 8017258:	9b02      	ldr	r3, [sp, #8]
 801725a:	9103      	str	r1, [sp, #12]
 801725c:	428b      	cmp	r3, r1
 801725e:	d80c      	bhi.n	801727a <__multiply+0x9a>
 8017260:	2e00      	cmp	r6, #0
 8017262:	dd03      	ble.n	801726c <__multiply+0x8c>
 8017264:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8017268:	2b00      	cmp	r3, #0
 801726a:	d055      	beq.n	8017318 <__multiply+0x138>
 801726c:	6106      	str	r6, [r0, #16]
 801726e:	b005      	add	sp, #20
 8017270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017274:	f843 2b04 	str.w	r2, [r3], #4
 8017278:	e7d9      	b.n	801722e <__multiply+0x4e>
 801727a:	f8b1 a000 	ldrh.w	sl, [r1]
 801727e:	f1ba 0f00 	cmp.w	sl, #0
 8017282:	d01f      	beq.n	80172c4 <__multiply+0xe4>
 8017284:	46c4      	mov	ip, r8
 8017286:	46a1      	mov	r9, r4
 8017288:	2700      	movs	r7, #0
 801728a:	f85c 2b04 	ldr.w	r2, [ip], #4
 801728e:	f8d9 3000 	ldr.w	r3, [r9]
 8017292:	fa1f fb82 	uxth.w	fp, r2
 8017296:	b29b      	uxth	r3, r3
 8017298:	fb0a 330b 	mla	r3, sl, fp, r3
 801729c:	443b      	add	r3, r7
 801729e:	f8d9 7000 	ldr.w	r7, [r9]
 80172a2:	0c12      	lsrs	r2, r2, #16
 80172a4:	0c3f      	lsrs	r7, r7, #16
 80172a6:	fb0a 7202 	mla	r2, sl, r2, r7
 80172aa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80172ae:	b29b      	uxth	r3, r3
 80172b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80172b4:	4565      	cmp	r5, ip
 80172b6:	f849 3b04 	str.w	r3, [r9], #4
 80172ba:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80172be:	d8e4      	bhi.n	801728a <__multiply+0xaa>
 80172c0:	9b01      	ldr	r3, [sp, #4]
 80172c2:	50e7      	str	r7, [r4, r3]
 80172c4:	9b03      	ldr	r3, [sp, #12]
 80172c6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80172ca:	3104      	adds	r1, #4
 80172cc:	f1b9 0f00 	cmp.w	r9, #0
 80172d0:	d020      	beq.n	8017314 <__multiply+0x134>
 80172d2:	6823      	ldr	r3, [r4, #0]
 80172d4:	4647      	mov	r7, r8
 80172d6:	46a4      	mov	ip, r4
 80172d8:	f04f 0a00 	mov.w	sl, #0
 80172dc:	f8b7 b000 	ldrh.w	fp, [r7]
 80172e0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80172e4:	fb09 220b 	mla	r2, r9, fp, r2
 80172e8:	4452      	add	r2, sl
 80172ea:	b29b      	uxth	r3, r3
 80172ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80172f0:	f84c 3b04 	str.w	r3, [ip], #4
 80172f4:	f857 3b04 	ldr.w	r3, [r7], #4
 80172f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80172fc:	f8bc 3000 	ldrh.w	r3, [ip]
 8017300:	fb09 330a 	mla	r3, r9, sl, r3
 8017304:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8017308:	42bd      	cmp	r5, r7
 801730a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801730e:	d8e5      	bhi.n	80172dc <__multiply+0xfc>
 8017310:	9a01      	ldr	r2, [sp, #4]
 8017312:	50a3      	str	r3, [r4, r2]
 8017314:	3404      	adds	r4, #4
 8017316:	e79f      	b.n	8017258 <__multiply+0x78>
 8017318:	3e01      	subs	r6, #1
 801731a:	e7a1      	b.n	8017260 <__multiply+0x80>
 801731c:	0801d4c5 	.word	0x0801d4c5
 8017320:	0801d4d6 	.word	0x0801d4d6

08017324 <__pow5mult>:
 8017324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017328:	4615      	mov	r5, r2
 801732a:	f012 0203 	ands.w	r2, r2, #3
 801732e:	4607      	mov	r7, r0
 8017330:	460e      	mov	r6, r1
 8017332:	d007      	beq.n	8017344 <__pow5mult+0x20>
 8017334:	4c25      	ldr	r4, [pc, #148]	@ (80173cc <__pow5mult+0xa8>)
 8017336:	3a01      	subs	r2, #1
 8017338:	2300      	movs	r3, #0
 801733a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801733e:	f7ff fe5d 	bl	8016ffc <__multadd>
 8017342:	4606      	mov	r6, r0
 8017344:	10ad      	asrs	r5, r5, #2
 8017346:	d03d      	beq.n	80173c4 <__pow5mult+0xa0>
 8017348:	69fc      	ldr	r4, [r7, #28]
 801734a:	b97c      	cbnz	r4, 801736c <__pow5mult+0x48>
 801734c:	2010      	movs	r0, #16
 801734e:	f7ff fd3d 	bl	8016dcc <malloc>
 8017352:	4602      	mov	r2, r0
 8017354:	61f8      	str	r0, [r7, #28]
 8017356:	b928      	cbnz	r0, 8017364 <__pow5mult+0x40>
 8017358:	4b1d      	ldr	r3, [pc, #116]	@ (80173d0 <__pow5mult+0xac>)
 801735a:	481e      	ldr	r0, [pc, #120]	@ (80173d4 <__pow5mult+0xb0>)
 801735c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8017360:	f001 fb62 	bl	8018a28 <__assert_func>
 8017364:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017368:	6004      	str	r4, [r0, #0]
 801736a:	60c4      	str	r4, [r0, #12]
 801736c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8017370:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8017374:	b94c      	cbnz	r4, 801738a <__pow5mult+0x66>
 8017376:	f240 2171 	movw	r1, #625	@ 0x271
 801737a:	4638      	mov	r0, r7
 801737c:	f7ff ff1a 	bl	80171b4 <__i2b>
 8017380:	2300      	movs	r3, #0
 8017382:	f8c8 0008 	str.w	r0, [r8, #8]
 8017386:	4604      	mov	r4, r0
 8017388:	6003      	str	r3, [r0, #0]
 801738a:	f04f 0900 	mov.w	r9, #0
 801738e:	07eb      	lsls	r3, r5, #31
 8017390:	d50a      	bpl.n	80173a8 <__pow5mult+0x84>
 8017392:	4631      	mov	r1, r6
 8017394:	4622      	mov	r2, r4
 8017396:	4638      	mov	r0, r7
 8017398:	f7ff ff22 	bl	80171e0 <__multiply>
 801739c:	4631      	mov	r1, r6
 801739e:	4680      	mov	r8, r0
 80173a0:	4638      	mov	r0, r7
 80173a2:	f7ff fe09 	bl	8016fb8 <_Bfree>
 80173a6:	4646      	mov	r6, r8
 80173a8:	106d      	asrs	r5, r5, #1
 80173aa:	d00b      	beq.n	80173c4 <__pow5mult+0xa0>
 80173ac:	6820      	ldr	r0, [r4, #0]
 80173ae:	b938      	cbnz	r0, 80173c0 <__pow5mult+0x9c>
 80173b0:	4622      	mov	r2, r4
 80173b2:	4621      	mov	r1, r4
 80173b4:	4638      	mov	r0, r7
 80173b6:	f7ff ff13 	bl	80171e0 <__multiply>
 80173ba:	6020      	str	r0, [r4, #0]
 80173bc:	f8c0 9000 	str.w	r9, [r0]
 80173c0:	4604      	mov	r4, r0
 80173c2:	e7e4      	b.n	801738e <__pow5mult+0x6a>
 80173c4:	4630      	mov	r0, r6
 80173c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80173ca:	bf00      	nop
 80173cc:	0801d5e8 	.word	0x0801d5e8
 80173d0:	0801d456 	.word	0x0801d456
 80173d4:	0801d4d6 	.word	0x0801d4d6

080173d8 <__lshift>:
 80173d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80173dc:	460c      	mov	r4, r1
 80173de:	6849      	ldr	r1, [r1, #4]
 80173e0:	6923      	ldr	r3, [r4, #16]
 80173e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80173e6:	68a3      	ldr	r3, [r4, #8]
 80173e8:	4607      	mov	r7, r0
 80173ea:	4691      	mov	r9, r2
 80173ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80173f0:	f108 0601 	add.w	r6, r8, #1
 80173f4:	42b3      	cmp	r3, r6
 80173f6:	db0b      	blt.n	8017410 <__lshift+0x38>
 80173f8:	4638      	mov	r0, r7
 80173fa:	f7ff fd9d 	bl	8016f38 <_Balloc>
 80173fe:	4605      	mov	r5, r0
 8017400:	b948      	cbnz	r0, 8017416 <__lshift+0x3e>
 8017402:	4602      	mov	r2, r0
 8017404:	4b28      	ldr	r3, [pc, #160]	@ (80174a8 <__lshift+0xd0>)
 8017406:	4829      	ldr	r0, [pc, #164]	@ (80174ac <__lshift+0xd4>)
 8017408:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801740c:	f001 fb0c 	bl	8018a28 <__assert_func>
 8017410:	3101      	adds	r1, #1
 8017412:	005b      	lsls	r3, r3, #1
 8017414:	e7ee      	b.n	80173f4 <__lshift+0x1c>
 8017416:	2300      	movs	r3, #0
 8017418:	f100 0114 	add.w	r1, r0, #20
 801741c:	f100 0210 	add.w	r2, r0, #16
 8017420:	4618      	mov	r0, r3
 8017422:	4553      	cmp	r3, sl
 8017424:	db33      	blt.n	801748e <__lshift+0xb6>
 8017426:	6920      	ldr	r0, [r4, #16]
 8017428:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801742c:	f104 0314 	add.w	r3, r4, #20
 8017430:	f019 091f 	ands.w	r9, r9, #31
 8017434:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017438:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801743c:	d02b      	beq.n	8017496 <__lshift+0xbe>
 801743e:	f1c9 0e20 	rsb	lr, r9, #32
 8017442:	468a      	mov	sl, r1
 8017444:	2200      	movs	r2, #0
 8017446:	6818      	ldr	r0, [r3, #0]
 8017448:	fa00 f009 	lsl.w	r0, r0, r9
 801744c:	4310      	orrs	r0, r2
 801744e:	f84a 0b04 	str.w	r0, [sl], #4
 8017452:	f853 2b04 	ldr.w	r2, [r3], #4
 8017456:	459c      	cmp	ip, r3
 8017458:	fa22 f20e 	lsr.w	r2, r2, lr
 801745c:	d8f3      	bhi.n	8017446 <__lshift+0x6e>
 801745e:	ebac 0304 	sub.w	r3, ip, r4
 8017462:	3b15      	subs	r3, #21
 8017464:	f023 0303 	bic.w	r3, r3, #3
 8017468:	3304      	adds	r3, #4
 801746a:	f104 0015 	add.w	r0, r4, #21
 801746e:	4560      	cmp	r0, ip
 8017470:	bf88      	it	hi
 8017472:	2304      	movhi	r3, #4
 8017474:	50ca      	str	r2, [r1, r3]
 8017476:	b10a      	cbz	r2, 801747c <__lshift+0xa4>
 8017478:	f108 0602 	add.w	r6, r8, #2
 801747c:	3e01      	subs	r6, #1
 801747e:	4638      	mov	r0, r7
 8017480:	612e      	str	r6, [r5, #16]
 8017482:	4621      	mov	r1, r4
 8017484:	f7ff fd98 	bl	8016fb8 <_Bfree>
 8017488:	4628      	mov	r0, r5
 801748a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801748e:	f842 0f04 	str.w	r0, [r2, #4]!
 8017492:	3301      	adds	r3, #1
 8017494:	e7c5      	b.n	8017422 <__lshift+0x4a>
 8017496:	3904      	subs	r1, #4
 8017498:	f853 2b04 	ldr.w	r2, [r3], #4
 801749c:	f841 2f04 	str.w	r2, [r1, #4]!
 80174a0:	459c      	cmp	ip, r3
 80174a2:	d8f9      	bhi.n	8017498 <__lshift+0xc0>
 80174a4:	e7ea      	b.n	801747c <__lshift+0xa4>
 80174a6:	bf00      	nop
 80174a8:	0801d4c5 	.word	0x0801d4c5
 80174ac:	0801d4d6 	.word	0x0801d4d6

080174b0 <__mcmp>:
 80174b0:	690a      	ldr	r2, [r1, #16]
 80174b2:	4603      	mov	r3, r0
 80174b4:	6900      	ldr	r0, [r0, #16]
 80174b6:	1a80      	subs	r0, r0, r2
 80174b8:	b530      	push	{r4, r5, lr}
 80174ba:	d10e      	bne.n	80174da <__mcmp+0x2a>
 80174bc:	3314      	adds	r3, #20
 80174be:	3114      	adds	r1, #20
 80174c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80174c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80174c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80174cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80174d0:	4295      	cmp	r5, r2
 80174d2:	d003      	beq.n	80174dc <__mcmp+0x2c>
 80174d4:	d205      	bcs.n	80174e2 <__mcmp+0x32>
 80174d6:	f04f 30ff 	mov.w	r0, #4294967295
 80174da:	bd30      	pop	{r4, r5, pc}
 80174dc:	42a3      	cmp	r3, r4
 80174de:	d3f3      	bcc.n	80174c8 <__mcmp+0x18>
 80174e0:	e7fb      	b.n	80174da <__mcmp+0x2a>
 80174e2:	2001      	movs	r0, #1
 80174e4:	e7f9      	b.n	80174da <__mcmp+0x2a>
	...

080174e8 <__mdiff>:
 80174e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80174ec:	4689      	mov	r9, r1
 80174ee:	4606      	mov	r6, r0
 80174f0:	4611      	mov	r1, r2
 80174f2:	4648      	mov	r0, r9
 80174f4:	4614      	mov	r4, r2
 80174f6:	f7ff ffdb 	bl	80174b0 <__mcmp>
 80174fa:	1e05      	subs	r5, r0, #0
 80174fc:	d112      	bne.n	8017524 <__mdiff+0x3c>
 80174fe:	4629      	mov	r1, r5
 8017500:	4630      	mov	r0, r6
 8017502:	f7ff fd19 	bl	8016f38 <_Balloc>
 8017506:	4602      	mov	r2, r0
 8017508:	b928      	cbnz	r0, 8017516 <__mdiff+0x2e>
 801750a:	4b3f      	ldr	r3, [pc, #252]	@ (8017608 <__mdiff+0x120>)
 801750c:	f240 2137 	movw	r1, #567	@ 0x237
 8017510:	483e      	ldr	r0, [pc, #248]	@ (801760c <__mdiff+0x124>)
 8017512:	f001 fa89 	bl	8018a28 <__assert_func>
 8017516:	2301      	movs	r3, #1
 8017518:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801751c:	4610      	mov	r0, r2
 801751e:	b003      	add	sp, #12
 8017520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017524:	bfbc      	itt	lt
 8017526:	464b      	movlt	r3, r9
 8017528:	46a1      	movlt	r9, r4
 801752a:	4630      	mov	r0, r6
 801752c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8017530:	bfba      	itte	lt
 8017532:	461c      	movlt	r4, r3
 8017534:	2501      	movlt	r5, #1
 8017536:	2500      	movge	r5, #0
 8017538:	f7ff fcfe 	bl	8016f38 <_Balloc>
 801753c:	4602      	mov	r2, r0
 801753e:	b918      	cbnz	r0, 8017548 <__mdiff+0x60>
 8017540:	4b31      	ldr	r3, [pc, #196]	@ (8017608 <__mdiff+0x120>)
 8017542:	f240 2145 	movw	r1, #581	@ 0x245
 8017546:	e7e3      	b.n	8017510 <__mdiff+0x28>
 8017548:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801754c:	6926      	ldr	r6, [r4, #16]
 801754e:	60c5      	str	r5, [r0, #12]
 8017550:	f109 0310 	add.w	r3, r9, #16
 8017554:	f109 0514 	add.w	r5, r9, #20
 8017558:	f104 0e14 	add.w	lr, r4, #20
 801755c:	f100 0b14 	add.w	fp, r0, #20
 8017560:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8017564:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8017568:	9301      	str	r3, [sp, #4]
 801756a:	46d9      	mov	r9, fp
 801756c:	f04f 0c00 	mov.w	ip, #0
 8017570:	9b01      	ldr	r3, [sp, #4]
 8017572:	f85e 0b04 	ldr.w	r0, [lr], #4
 8017576:	f853 af04 	ldr.w	sl, [r3, #4]!
 801757a:	9301      	str	r3, [sp, #4]
 801757c:	fa1f f38a 	uxth.w	r3, sl
 8017580:	4619      	mov	r1, r3
 8017582:	b283      	uxth	r3, r0
 8017584:	1acb      	subs	r3, r1, r3
 8017586:	0c00      	lsrs	r0, r0, #16
 8017588:	4463      	add	r3, ip
 801758a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801758e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8017592:	b29b      	uxth	r3, r3
 8017594:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8017598:	4576      	cmp	r6, lr
 801759a:	f849 3b04 	str.w	r3, [r9], #4
 801759e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80175a2:	d8e5      	bhi.n	8017570 <__mdiff+0x88>
 80175a4:	1b33      	subs	r3, r6, r4
 80175a6:	3b15      	subs	r3, #21
 80175a8:	f023 0303 	bic.w	r3, r3, #3
 80175ac:	3415      	adds	r4, #21
 80175ae:	3304      	adds	r3, #4
 80175b0:	42a6      	cmp	r6, r4
 80175b2:	bf38      	it	cc
 80175b4:	2304      	movcc	r3, #4
 80175b6:	441d      	add	r5, r3
 80175b8:	445b      	add	r3, fp
 80175ba:	461e      	mov	r6, r3
 80175bc:	462c      	mov	r4, r5
 80175be:	4544      	cmp	r4, r8
 80175c0:	d30e      	bcc.n	80175e0 <__mdiff+0xf8>
 80175c2:	f108 0103 	add.w	r1, r8, #3
 80175c6:	1b49      	subs	r1, r1, r5
 80175c8:	f021 0103 	bic.w	r1, r1, #3
 80175cc:	3d03      	subs	r5, #3
 80175ce:	45a8      	cmp	r8, r5
 80175d0:	bf38      	it	cc
 80175d2:	2100      	movcc	r1, #0
 80175d4:	440b      	add	r3, r1
 80175d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80175da:	b191      	cbz	r1, 8017602 <__mdiff+0x11a>
 80175dc:	6117      	str	r7, [r2, #16]
 80175de:	e79d      	b.n	801751c <__mdiff+0x34>
 80175e0:	f854 1b04 	ldr.w	r1, [r4], #4
 80175e4:	46e6      	mov	lr, ip
 80175e6:	0c08      	lsrs	r0, r1, #16
 80175e8:	fa1c fc81 	uxtah	ip, ip, r1
 80175ec:	4471      	add	r1, lr
 80175ee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80175f2:	b289      	uxth	r1, r1
 80175f4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80175f8:	f846 1b04 	str.w	r1, [r6], #4
 80175fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8017600:	e7dd      	b.n	80175be <__mdiff+0xd6>
 8017602:	3f01      	subs	r7, #1
 8017604:	e7e7      	b.n	80175d6 <__mdiff+0xee>
 8017606:	bf00      	nop
 8017608:	0801d4c5 	.word	0x0801d4c5
 801760c:	0801d4d6 	.word	0x0801d4d6

08017610 <__ulp>:
 8017610:	b082      	sub	sp, #8
 8017612:	ed8d 0b00 	vstr	d0, [sp]
 8017616:	9a01      	ldr	r2, [sp, #4]
 8017618:	4b0f      	ldr	r3, [pc, #60]	@ (8017658 <__ulp+0x48>)
 801761a:	4013      	ands	r3, r2
 801761c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8017620:	2b00      	cmp	r3, #0
 8017622:	dc08      	bgt.n	8017636 <__ulp+0x26>
 8017624:	425b      	negs	r3, r3
 8017626:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801762a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801762e:	da04      	bge.n	801763a <__ulp+0x2a>
 8017630:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8017634:	4113      	asrs	r3, r2
 8017636:	2200      	movs	r2, #0
 8017638:	e008      	b.n	801764c <__ulp+0x3c>
 801763a:	f1a2 0314 	sub.w	r3, r2, #20
 801763e:	2b1e      	cmp	r3, #30
 8017640:	bfda      	itte	le
 8017642:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8017646:	40da      	lsrle	r2, r3
 8017648:	2201      	movgt	r2, #1
 801764a:	2300      	movs	r3, #0
 801764c:	4619      	mov	r1, r3
 801764e:	4610      	mov	r0, r2
 8017650:	ec41 0b10 	vmov	d0, r0, r1
 8017654:	b002      	add	sp, #8
 8017656:	4770      	bx	lr
 8017658:	7ff00000 	.word	0x7ff00000

0801765c <__b2d>:
 801765c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017660:	6906      	ldr	r6, [r0, #16]
 8017662:	f100 0814 	add.w	r8, r0, #20
 8017666:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801766a:	1f37      	subs	r7, r6, #4
 801766c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8017670:	4610      	mov	r0, r2
 8017672:	f7ff fd53 	bl	801711c <__hi0bits>
 8017676:	f1c0 0320 	rsb	r3, r0, #32
 801767a:	280a      	cmp	r0, #10
 801767c:	600b      	str	r3, [r1, #0]
 801767e:	491b      	ldr	r1, [pc, #108]	@ (80176ec <__b2d+0x90>)
 8017680:	dc15      	bgt.n	80176ae <__b2d+0x52>
 8017682:	f1c0 0c0b 	rsb	ip, r0, #11
 8017686:	fa22 f30c 	lsr.w	r3, r2, ip
 801768a:	45b8      	cmp	r8, r7
 801768c:	ea43 0501 	orr.w	r5, r3, r1
 8017690:	bf34      	ite	cc
 8017692:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8017696:	2300      	movcs	r3, #0
 8017698:	3015      	adds	r0, #21
 801769a:	fa02 f000 	lsl.w	r0, r2, r0
 801769e:	fa23 f30c 	lsr.w	r3, r3, ip
 80176a2:	4303      	orrs	r3, r0
 80176a4:	461c      	mov	r4, r3
 80176a6:	ec45 4b10 	vmov	d0, r4, r5
 80176aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80176ae:	45b8      	cmp	r8, r7
 80176b0:	bf3a      	itte	cc
 80176b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80176b6:	f1a6 0708 	subcc.w	r7, r6, #8
 80176ba:	2300      	movcs	r3, #0
 80176bc:	380b      	subs	r0, #11
 80176be:	d012      	beq.n	80176e6 <__b2d+0x8a>
 80176c0:	f1c0 0120 	rsb	r1, r0, #32
 80176c4:	fa23 f401 	lsr.w	r4, r3, r1
 80176c8:	4082      	lsls	r2, r0
 80176ca:	4322      	orrs	r2, r4
 80176cc:	4547      	cmp	r7, r8
 80176ce:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80176d2:	bf8c      	ite	hi
 80176d4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80176d8:	2200      	movls	r2, #0
 80176da:	4083      	lsls	r3, r0
 80176dc:	40ca      	lsrs	r2, r1
 80176de:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80176e2:	4313      	orrs	r3, r2
 80176e4:	e7de      	b.n	80176a4 <__b2d+0x48>
 80176e6:	ea42 0501 	orr.w	r5, r2, r1
 80176ea:	e7db      	b.n	80176a4 <__b2d+0x48>
 80176ec:	3ff00000 	.word	0x3ff00000

080176f0 <__d2b>:
 80176f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80176f4:	460f      	mov	r7, r1
 80176f6:	2101      	movs	r1, #1
 80176f8:	ec59 8b10 	vmov	r8, r9, d0
 80176fc:	4616      	mov	r6, r2
 80176fe:	f7ff fc1b 	bl	8016f38 <_Balloc>
 8017702:	4604      	mov	r4, r0
 8017704:	b930      	cbnz	r0, 8017714 <__d2b+0x24>
 8017706:	4602      	mov	r2, r0
 8017708:	4b23      	ldr	r3, [pc, #140]	@ (8017798 <__d2b+0xa8>)
 801770a:	4824      	ldr	r0, [pc, #144]	@ (801779c <__d2b+0xac>)
 801770c:	f240 310f 	movw	r1, #783	@ 0x30f
 8017710:	f001 f98a 	bl	8018a28 <__assert_func>
 8017714:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8017718:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801771c:	b10d      	cbz	r5, 8017722 <__d2b+0x32>
 801771e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8017722:	9301      	str	r3, [sp, #4]
 8017724:	f1b8 0300 	subs.w	r3, r8, #0
 8017728:	d023      	beq.n	8017772 <__d2b+0x82>
 801772a:	4668      	mov	r0, sp
 801772c:	9300      	str	r3, [sp, #0]
 801772e:	f7ff fd14 	bl	801715a <__lo0bits>
 8017732:	e9dd 1200 	ldrd	r1, r2, [sp]
 8017736:	b1d0      	cbz	r0, 801776e <__d2b+0x7e>
 8017738:	f1c0 0320 	rsb	r3, r0, #32
 801773c:	fa02 f303 	lsl.w	r3, r2, r3
 8017740:	430b      	orrs	r3, r1
 8017742:	40c2      	lsrs	r2, r0
 8017744:	6163      	str	r3, [r4, #20]
 8017746:	9201      	str	r2, [sp, #4]
 8017748:	9b01      	ldr	r3, [sp, #4]
 801774a:	61a3      	str	r3, [r4, #24]
 801774c:	2b00      	cmp	r3, #0
 801774e:	bf0c      	ite	eq
 8017750:	2201      	moveq	r2, #1
 8017752:	2202      	movne	r2, #2
 8017754:	6122      	str	r2, [r4, #16]
 8017756:	b1a5      	cbz	r5, 8017782 <__d2b+0x92>
 8017758:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801775c:	4405      	add	r5, r0
 801775e:	603d      	str	r5, [r7, #0]
 8017760:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8017764:	6030      	str	r0, [r6, #0]
 8017766:	4620      	mov	r0, r4
 8017768:	b003      	add	sp, #12
 801776a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801776e:	6161      	str	r1, [r4, #20]
 8017770:	e7ea      	b.n	8017748 <__d2b+0x58>
 8017772:	a801      	add	r0, sp, #4
 8017774:	f7ff fcf1 	bl	801715a <__lo0bits>
 8017778:	9b01      	ldr	r3, [sp, #4]
 801777a:	6163      	str	r3, [r4, #20]
 801777c:	3020      	adds	r0, #32
 801777e:	2201      	movs	r2, #1
 8017780:	e7e8      	b.n	8017754 <__d2b+0x64>
 8017782:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8017786:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801778a:	6038      	str	r0, [r7, #0]
 801778c:	6918      	ldr	r0, [r3, #16]
 801778e:	f7ff fcc5 	bl	801711c <__hi0bits>
 8017792:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8017796:	e7e5      	b.n	8017764 <__d2b+0x74>
 8017798:	0801d4c5 	.word	0x0801d4c5
 801779c:	0801d4d6 	.word	0x0801d4d6

080177a0 <__ratio>:
 80177a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80177a4:	b085      	sub	sp, #20
 80177a6:	e9cd 1000 	strd	r1, r0, [sp]
 80177aa:	a902      	add	r1, sp, #8
 80177ac:	f7ff ff56 	bl	801765c <__b2d>
 80177b0:	9800      	ldr	r0, [sp, #0]
 80177b2:	a903      	add	r1, sp, #12
 80177b4:	ec55 4b10 	vmov	r4, r5, d0
 80177b8:	f7ff ff50 	bl	801765c <__b2d>
 80177bc:	9b01      	ldr	r3, [sp, #4]
 80177be:	6919      	ldr	r1, [r3, #16]
 80177c0:	9b00      	ldr	r3, [sp, #0]
 80177c2:	691b      	ldr	r3, [r3, #16]
 80177c4:	1ac9      	subs	r1, r1, r3
 80177c6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80177ca:	1a9b      	subs	r3, r3, r2
 80177cc:	ec5b ab10 	vmov	sl, fp, d0
 80177d0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80177d4:	2b00      	cmp	r3, #0
 80177d6:	bfce      	itee	gt
 80177d8:	462a      	movgt	r2, r5
 80177da:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80177de:	465a      	movle	r2, fp
 80177e0:	462f      	mov	r7, r5
 80177e2:	46d9      	mov	r9, fp
 80177e4:	bfcc      	ite	gt
 80177e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80177ea:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80177ee:	464b      	mov	r3, r9
 80177f0:	4652      	mov	r2, sl
 80177f2:	4620      	mov	r0, r4
 80177f4:	4639      	mov	r1, r7
 80177f6:	f7e9 f801 	bl	80007fc <__aeabi_ddiv>
 80177fa:	ec41 0b10 	vmov	d0, r0, r1
 80177fe:	b005      	add	sp, #20
 8017800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017804 <__copybits>:
 8017804:	3901      	subs	r1, #1
 8017806:	b570      	push	{r4, r5, r6, lr}
 8017808:	1149      	asrs	r1, r1, #5
 801780a:	6914      	ldr	r4, [r2, #16]
 801780c:	3101      	adds	r1, #1
 801780e:	f102 0314 	add.w	r3, r2, #20
 8017812:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8017816:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801781a:	1f05      	subs	r5, r0, #4
 801781c:	42a3      	cmp	r3, r4
 801781e:	d30c      	bcc.n	801783a <__copybits+0x36>
 8017820:	1aa3      	subs	r3, r4, r2
 8017822:	3b11      	subs	r3, #17
 8017824:	f023 0303 	bic.w	r3, r3, #3
 8017828:	3211      	adds	r2, #17
 801782a:	42a2      	cmp	r2, r4
 801782c:	bf88      	it	hi
 801782e:	2300      	movhi	r3, #0
 8017830:	4418      	add	r0, r3
 8017832:	2300      	movs	r3, #0
 8017834:	4288      	cmp	r0, r1
 8017836:	d305      	bcc.n	8017844 <__copybits+0x40>
 8017838:	bd70      	pop	{r4, r5, r6, pc}
 801783a:	f853 6b04 	ldr.w	r6, [r3], #4
 801783e:	f845 6f04 	str.w	r6, [r5, #4]!
 8017842:	e7eb      	b.n	801781c <__copybits+0x18>
 8017844:	f840 3b04 	str.w	r3, [r0], #4
 8017848:	e7f4      	b.n	8017834 <__copybits+0x30>

0801784a <__any_on>:
 801784a:	f100 0214 	add.w	r2, r0, #20
 801784e:	6900      	ldr	r0, [r0, #16]
 8017850:	114b      	asrs	r3, r1, #5
 8017852:	4298      	cmp	r0, r3
 8017854:	b510      	push	{r4, lr}
 8017856:	db11      	blt.n	801787c <__any_on+0x32>
 8017858:	dd0a      	ble.n	8017870 <__any_on+0x26>
 801785a:	f011 011f 	ands.w	r1, r1, #31
 801785e:	d007      	beq.n	8017870 <__any_on+0x26>
 8017860:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8017864:	fa24 f001 	lsr.w	r0, r4, r1
 8017868:	fa00 f101 	lsl.w	r1, r0, r1
 801786c:	428c      	cmp	r4, r1
 801786e:	d10b      	bne.n	8017888 <__any_on+0x3e>
 8017870:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8017874:	4293      	cmp	r3, r2
 8017876:	d803      	bhi.n	8017880 <__any_on+0x36>
 8017878:	2000      	movs	r0, #0
 801787a:	bd10      	pop	{r4, pc}
 801787c:	4603      	mov	r3, r0
 801787e:	e7f7      	b.n	8017870 <__any_on+0x26>
 8017880:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017884:	2900      	cmp	r1, #0
 8017886:	d0f5      	beq.n	8017874 <__any_on+0x2a>
 8017888:	2001      	movs	r0, #1
 801788a:	e7f6      	b.n	801787a <__any_on+0x30>

0801788c <sulp>:
 801788c:	b570      	push	{r4, r5, r6, lr}
 801788e:	4604      	mov	r4, r0
 8017890:	460d      	mov	r5, r1
 8017892:	ec45 4b10 	vmov	d0, r4, r5
 8017896:	4616      	mov	r6, r2
 8017898:	f7ff feba 	bl	8017610 <__ulp>
 801789c:	ec51 0b10 	vmov	r0, r1, d0
 80178a0:	b17e      	cbz	r6, 80178c2 <sulp+0x36>
 80178a2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80178a6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80178aa:	2b00      	cmp	r3, #0
 80178ac:	dd09      	ble.n	80178c2 <sulp+0x36>
 80178ae:	051b      	lsls	r3, r3, #20
 80178b0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80178b4:	2400      	movs	r4, #0
 80178b6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80178ba:	4622      	mov	r2, r4
 80178bc:	462b      	mov	r3, r5
 80178be:	f7e8 fe73 	bl	80005a8 <__aeabi_dmul>
 80178c2:	ec41 0b10 	vmov	d0, r0, r1
 80178c6:	bd70      	pop	{r4, r5, r6, pc}

080178c8 <_strtod_l>:
 80178c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80178cc:	b09f      	sub	sp, #124	@ 0x7c
 80178ce:	460c      	mov	r4, r1
 80178d0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80178d2:	2200      	movs	r2, #0
 80178d4:	921a      	str	r2, [sp, #104]	@ 0x68
 80178d6:	9005      	str	r0, [sp, #20]
 80178d8:	f04f 0a00 	mov.w	sl, #0
 80178dc:	f04f 0b00 	mov.w	fp, #0
 80178e0:	460a      	mov	r2, r1
 80178e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80178e4:	7811      	ldrb	r1, [r2, #0]
 80178e6:	292b      	cmp	r1, #43	@ 0x2b
 80178e8:	d04a      	beq.n	8017980 <_strtod_l+0xb8>
 80178ea:	d838      	bhi.n	801795e <_strtod_l+0x96>
 80178ec:	290d      	cmp	r1, #13
 80178ee:	d832      	bhi.n	8017956 <_strtod_l+0x8e>
 80178f0:	2908      	cmp	r1, #8
 80178f2:	d832      	bhi.n	801795a <_strtod_l+0x92>
 80178f4:	2900      	cmp	r1, #0
 80178f6:	d03b      	beq.n	8017970 <_strtod_l+0xa8>
 80178f8:	2200      	movs	r2, #0
 80178fa:	920e      	str	r2, [sp, #56]	@ 0x38
 80178fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80178fe:	782a      	ldrb	r2, [r5, #0]
 8017900:	2a30      	cmp	r2, #48	@ 0x30
 8017902:	f040 80b2 	bne.w	8017a6a <_strtod_l+0x1a2>
 8017906:	786a      	ldrb	r2, [r5, #1]
 8017908:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801790c:	2a58      	cmp	r2, #88	@ 0x58
 801790e:	d16e      	bne.n	80179ee <_strtod_l+0x126>
 8017910:	9302      	str	r3, [sp, #8]
 8017912:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017914:	9301      	str	r3, [sp, #4]
 8017916:	ab1a      	add	r3, sp, #104	@ 0x68
 8017918:	9300      	str	r3, [sp, #0]
 801791a:	4a8f      	ldr	r2, [pc, #572]	@ (8017b58 <_strtod_l+0x290>)
 801791c:	9805      	ldr	r0, [sp, #20]
 801791e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8017920:	a919      	add	r1, sp, #100	@ 0x64
 8017922:	f001 f91b 	bl	8018b5c <__gethex>
 8017926:	f010 060f 	ands.w	r6, r0, #15
 801792a:	4604      	mov	r4, r0
 801792c:	d005      	beq.n	801793a <_strtod_l+0x72>
 801792e:	2e06      	cmp	r6, #6
 8017930:	d128      	bne.n	8017984 <_strtod_l+0xbc>
 8017932:	3501      	adds	r5, #1
 8017934:	2300      	movs	r3, #0
 8017936:	9519      	str	r5, [sp, #100]	@ 0x64
 8017938:	930e      	str	r3, [sp, #56]	@ 0x38
 801793a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801793c:	2b00      	cmp	r3, #0
 801793e:	f040 858e 	bne.w	801845e <_strtod_l+0xb96>
 8017942:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017944:	b1cb      	cbz	r3, 801797a <_strtod_l+0xb2>
 8017946:	4652      	mov	r2, sl
 8017948:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801794c:	ec43 2b10 	vmov	d0, r2, r3
 8017950:	b01f      	add	sp, #124	@ 0x7c
 8017952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017956:	2920      	cmp	r1, #32
 8017958:	d1ce      	bne.n	80178f8 <_strtod_l+0x30>
 801795a:	3201      	adds	r2, #1
 801795c:	e7c1      	b.n	80178e2 <_strtod_l+0x1a>
 801795e:	292d      	cmp	r1, #45	@ 0x2d
 8017960:	d1ca      	bne.n	80178f8 <_strtod_l+0x30>
 8017962:	2101      	movs	r1, #1
 8017964:	910e      	str	r1, [sp, #56]	@ 0x38
 8017966:	1c51      	adds	r1, r2, #1
 8017968:	9119      	str	r1, [sp, #100]	@ 0x64
 801796a:	7852      	ldrb	r2, [r2, #1]
 801796c:	2a00      	cmp	r2, #0
 801796e:	d1c5      	bne.n	80178fc <_strtod_l+0x34>
 8017970:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8017972:	9419      	str	r4, [sp, #100]	@ 0x64
 8017974:	2b00      	cmp	r3, #0
 8017976:	f040 8570 	bne.w	801845a <_strtod_l+0xb92>
 801797a:	4652      	mov	r2, sl
 801797c:	465b      	mov	r3, fp
 801797e:	e7e5      	b.n	801794c <_strtod_l+0x84>
 8017980:	2100      	movs	r1, #0
 8017982:	e7ef      	b.n	8017964 <_strtod_l+0x9c>
 8017984:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8017986:	b13a      	cbz	r2, 8017998 <_strtod_l+0xd0>
 8017988:	2135      	movs	r1, #53	@ 0x35
 801798a:	a81c      	add	r0, sp, #112	@ 0x70
 801798c:	f7ff ff3a 	bl	8017804 <__copybits>
 8017990:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017992:	9805      	ldr	r0, [sp, #20]
 8017994:	f7ff fb10 	bl	8016fb8 <_Bfree>
 8017998:	3e01      	subs	r6, #1
 801799a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801799c:	2e04      	cmp	r6, #4
 801799e:	d806      	bhi.n	80179ae <_strtod_l+0xe6>
 80179a0:	e8df f006 	tbb	[pc, r6]
 80179a4:	201d0314 	.word	0x201d0314
 80179a8:	14          	.byte	0x14
 80179a9:	00          	.byte	0x00
 80179aa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80179ae:	05e1      	lsls	r1, r4, #23
 80179b0:	bf48      	it	mi
 80179b2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80179b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80179ba:	0d1b      	lsrs	r3, r3, #20
 80179bc:	051b      	lsls	r3, r3, #20
 80179be:	2b00      	cmp	r3, #0
 80179c0:	d1bb      	bne.n	801793a <_strtod_l+0x72>
 80179c2:	f7fe fb1d 	bl	8016000 <__errno>
 80179c6:	2322      	movs	r3, #34	@ 0x22
 80179c8:	6003      	str	r3, [r0, #0]
 80179ca:	e7b6      	b.n	801793a <_strtod_l+0x72>
 80179cc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80179d0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80179d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80179d8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80179dc:	e7e7      	b.n	80179ae <_strtod_l+0xe6>
 80179de:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8017b60 <_strtod_l+0x298>
 80179e2:	e7e4      	b.n	80179ae <_strtod_l+0xe6>
 80179e4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80179e8:	f04f 3aff 	mov.w	sl, #4294967295
 80179ec:	e7df      	b.n	80179ae <_strtod_l+0xe6>
 80179ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80179f0:	1c5a      	adds	r2, r3, #1
 80179f2:	9219      	str	r2, [sp, #100]	@ 0x64
 80179f4:	785b      	ldrb	r3, [r3, #1]
 80179f6:	2b30      	cmp	r3, #48	@ 0x30
 80179f8:	d0f9      	beq.n	80179ee <_strtod_l+0x126>
 80179fa:	2b00      	cmp	r3, #0
 80179fc:	d09d      	beq.n	801793a <_strtod_l+0x72>
 80179fe:	2301      	movs	r3, #1
 8017a00:	2700      	movs	r7, #0
 8017a02:	9308      	str	r3, [sp, #32]
 8017a04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017a06:	930c      	str	r3, [sp, #48]	@ 0x30
 8017a08:	970b      	str	r7, [sp, #44]	@ 0x2c
 8017a0a:	46b9      	mov	r9, r7
 8017a0c:	220a      	movs	r2, #10
 8017a0e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8017a10:	7805      	ldrb	r5, [r0, #0]
 8017a12:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8017a16:	b2d9      	uxtb	r1, r3
 8017a18:	2909      	cmp	r1, #9
 8017a1a:	d928      	bls.n	8017a6e <_strtod_l+0x1a6>
 8017a1c:	494f      	ldr	r1, [pc, #316]	@ (8017b5c <_strtod_l+0x294>)
 8017a1e:	2201      	movs	r2, #1
 8017a20:	f000 ffd6 	bl	80189d0 <strncmp>
 8017a24:	2800      	cmp	r0, #0
 8017a26:	d032      	beq.n	8017a8e <_strtod_l+0x1c6>
 8017a28:	2000      	movs	r0, #0
 8017a2a:	462a      	mov	r2, r5
 8017a2c:	900a      	str	r0, [sp, #40]	@ 0x28
 8017a2e:	464d      	mov	r5, r9
 8017a30:	4603      	mov	r3, r0
 8017a32:	2a65      	cmp	r2, #101	@ 0x65
 8017a34:	d001      	beq.n	8017a3a <_strtod_l+0x172>
 8017a36:	2a45      	cmp	r2, #69	@ 0x45
 8017a38:	d114      	bne.n	8017a64 <_strtod_l+0x19c>
 8017a3a:	b91d      	cbnz	r5, 8017a44 <_strtod_l+0x17c>
 8017a3c:	9a08      	ldr	r2, [sp, #32]
 8017a3e:	4302      	orrs	r2, r0
 8017a40:	d096      	beq.n	8017970 <_strtod_l+0xa8>
 8017a42:	2500      	movs	r5, #0
 8017a44:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8017a46:	1c62      	adds	r2, r4, #1
 8017a48:	9219      	str	r2, [sp, #100]	@ 0x64
 8017a4a:	7862      	ldrb	r2, [r4, #1]
 8017a4c:	2a2b      	cmp	r2, #43	@ 0x2b
 8017a4e:	d07a      	beq.n	8017b46 <_strtod_l+0x27e>
 8017a50:	2a2d      	cmp	r2, #45	@ 0x2d
 8017a52:	d07e      	beq.n	8017b52 <_strtod_l+0x28a>
 8017a54:	f04f 0c00 	mov.w	ip, #0
 8017a58:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8017a5c:	2909      	cmp	r1, #9
 8017a5e:	f240 8085 	bls.w	8017b6c <_strtod_l+0x2a4>
 8017a62:	9419      	str	r4, [sp, #100]	@ 0x64
 8017a64:	f04f 0800 	mov.w	r8, #0
 8017a68:	e0a5      	b.n	8017bb6 <_strtod_l+0x2ee>
 8017a6a:	2300      	movs	r3, #0
 8017a6c:	e7c8      	b.n	8017a00 <_strtod_l+0x138>
 8017a6e:	f1b9 0f08 	cmp.w	r9, #8
 8017a72:	bfd8      	it	le
 8017a74:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8017a76:	f100 0001 	add.w	r0, r0, #1
 8017a7a:	bfda      	itte	le
 8017a7c:	fb02 3301 	mlale	r3, r2, r1, r3
 8017a80:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8017a82:	fb02 3707 	mlagt	r7, r2, r7, r3
 8017a86:	f109 0901 	add.w	r9, r9, #1
 8017a8a:	9019      	str	r0, [sp, #100]	@ 0x64
 8017a8c:	e7bf      	b.n	8017a0e <_strtod_l+0x146>
 8017a8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017a90:	1c5a      	adds	r2, r3, #1
 8017a92:	9219      	str	r2, [sp, #100]	@ 0x64
 8017a94:	785a      	ldrb	r2, [r3, #1]
 8017a96:	f1b9 0f00 	cmp.w	r9, #0
 8017a9a:	d03b      	beq.n	8017b14 <_strtod_l+0x24c>
 8017a9c:	900a      	str	r0, [sp, #40]	@ 0x28
 8017a9e:	464d      	mov	r5, r9
 8017aa0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8017aa4:	2b09      	cmp	r3, #9
 8017aa6:	d912      	bls.n	8017ace <_strtod_l+0x206>
 8017aa8:	2301      	movs	r3, #1
 8017aaa:	e7c2      	b.n	8017a32 <_strtod_l+0x16a>
 8017aac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017aae:	1c5a      	adds	r2, r3, #1
 8017ab0:	9219      	str	r2, [sp, #100]	@ 0x64
 8017ab2:	785a      	ldrb	r2, [r3, #1]
 8017ab4:	3001      	adds	r0, #1
 8017ab6:	2a30      	cmp	r2, #48	@ 0x30
 8017ab8:	d0f8      	beq.n	8017aac <_strtod_l+0x1e4>
 8017aba:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8017abe:	2b08      	cmp	r3, #8
 8017ac0:	f200 84d2 	bhi.w	8018468 <_strtod_l+0xba0>
 8017ac4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017ac6:	900a      	str	r0, [sp, #40]	@ 0x28
 8017ac8:	2000      	movs	r0, #0
 8017aca:	930c      	str	r3, [sp, #48]	@ 0x30
 8017acc:	4605      	mov	r5, r0
 8017ace:	3a30      	subs	r2, #48	@ 0x30
 8017ad0:	f100 0301 	add.w	r3, r0, #1
 8017ad4:	d018      	beq.n	8017b08 <_strtod_l+0x240>
 8017ad6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8017ad8:	4419      	add	r1, r3
 8017ada:	910a      	str	r1, [sp, #40]	@ 0x28
 8017adc:	462e      	mov	r6, r5
 8017ade:	f04f 0e0a 	mov.w	lr, #10
 8017ae2:	1c71      	adds	r1, r6, #1
 8017ae4:	eba1 0c05 	sub.w	ip, r1, r5
 8017ae8:	4563      	cmp	r3, ip
 8017aea:	dc15      	bgt.n	8017b18 <_strtod_l+0x250>
 8017aec:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8017af0:	182b      	adds	r3, r5, r0
 8017af2:	2b08      	cmp	r3, #8
 8017af4:	f105 0501 	add.w	r5, r5, #1
 8017af8:	4405      	add	r5, r0
 8017afa:	dc1a      	bgt.n	8017b32 <_strtod_l+0x26a>
 8017afc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8017afe:	230a      	movs	r3, #10
 8017b00:	fb03 2301 	mla	r3, r3, r1, r2
 8017b04:	930b      	str	r3, [sp, #44]	@ 0x2c
 8017b06:	2300      	movs	r3, #0
 8017b08:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017b0a:	1c51      	adds	r1, r2, #1
 8017b0c:	9119      	str	r1, [sp, #100]	@ 0x64
 8017b0e:	7852      	ldrb	r2, [r2, #1]
 8017b10:	4618      	mov	r0, r3
 8017b12:	e7c5      	b.n	8017aa0 <_strtod_l+0x1d8>
 8017b14:	4648      	mov	r0, r9
 8017b16:	e7ce      	b.n	8017ab6 <_strtod_l+0x1ee>
 8017b18:	2e08      	cmp	r6, #8
 8017b1a:	dc05      	bgt.n	8017b28 <_strtod_l+0x260>
 8017b1c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8017b1e:	fb0e f606 	mul.w	r6, lr, r6
 8017b22:	960b      	str	r6, [sp, #44]	@ 0x2c
 8017b24:	460e      	mov	r6, r1
 8017b26:	e7dc      	b.n	8017ae2 <_strtod_l+0x21a>
 8017b28:	2910      	cmp	r1, #16
 8017b2a:	bfd8      	it	le
 8017b2c:	fb0e f707 	mulle.w	r7, lr, r7
 8017b30:	e7f8      	b.n	8017b24 <_strtod_l+0x25c>
 8017b32:	2b0f      	cmp	r3, #15
 8017b34:	bfdc      	itt	le
 8017b36:	230a      	movle	r3, #10
 8017b38:	fb03 2707 	mlale	r7, r3, r7, r2
 8017b3c:	e7e3      	b.n	8017b06 <_strtod_l+0x23e>
 8017b3e:	2300      	movs	r3, #0
 8017b40:	930a      	str	r3, [sp, #40]	@ 0x28
 8017b42:	2301      	movs	r3, #1
 8017b44:	e77a      	b.n	8017a3c <_strtod_l+0x174>
 8017b46:	f04f 0c00 	mov.w	ip, #0
 8017b4a:	1ca2      	adds	r2, r4, #2
 8017b4c:	9219      	str	r2, [sp, #100]	@ 0x64
 8017b4e:	78a2      	ldrb	r2, [r4, #2]
 8017b50:	e782      	b.n	8017a58 <_strtod_l+0x190>
 8017b52:	f04f 0c01 	mov.w	ip, #1
 8017b56:	e7f8      	b.n	8017b4a <_strtod_l+0x282>
 8017b58:	0801d6fc 	.word	0x0801d6fc
 8017b5c:	0801d52f 	.word	0x0801d52f
 8017b60:	7ff00000 	.word	0x7ff00000
 8017b64:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017b66:	1c51      	adds	r1, r2, #1
 8017b68:	9119      	str	r1, [sp, #100]	@ 0x64
 8017b6a:	7852      	ldrb	r2, [r2, #1]
 8017b6c:	2a30      	cmp	r2, #48	@ 0x30
 8017b6e:	d0f9      	beq.n	8017b64 <_strtod_l+0x29c>
 8017b70:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8017b74:	2908      	cmp	r1, #8
 8017b76:	f63f af75 	bhi.w	8017a64 <_strtod_l+0x19c>
 8017b7a:	3a30      	subs	r2, #48	@ 0x30
 8017b7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8017b7e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017b80:	920f      	str	r2, [sp, #60]	@ 0x3c
 8017b82:	f04f 080a 	mov.w	r8, #10
 8017b86:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017b88:	1c56      	adds	r6, r2, #1
 8017b8a:	9619      	str	r6, [sp, #100]	@ 0x64
 8017b8c:	7852      	ldrb	r2, [r2, #1]
 8017b8e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8017b92:	f1be 0f09 	cmp.w	lr, #9
 8017b96:	d939      	bls.n	8017c0c <_strtod_l+0x344>
 8017b98:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8017b9a:	1a76      	subs	r6, r6, r1
 8017b9c:	2e08      	cmp	r6, #8
 8017b9e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8017ba2:	dc03      	bgt.n	8017bac <_strtod_l+0x2e4>
 8017ba4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017ba6:	4588      	cmp	r8, r1
 8017ba8:	bfa8      	it	ge
 8017baa:	4688      	movge	r8, r1
 8017bac:	f1bc 0f00 	cmp.w	ip, #0
 8017bb0:	d001      	beq.n	8017bb6 <_strtod_l+0x2ee>
 8017bb2:	f1c8 0800 	rsb	r8, r8, #0
 8017bb6:	2d00      	cmp	r5, #0
 8017bb8:	d14e      	bne.n	8017c58 <_strtod_l+0x390>
 8017bba:	9908      	ldr	r1, [sp, #32]
 8017bbc:	4308      	orrs	r0, r1
 8017bbe:	f47f aebc 	bne.w	801793a <_strtod_l+0x72>
 8017bc2:	2b00      	cmp	r3, #0
 8017bc4:	f47f aed4 	bne.w	8017970 <_strtod_l+0xa8>
 8017bc8:	2a69      	cmp	r2, #105	@ 0x69
 8017bca:	d028      	beq.n	8017c1e <_strtod_l+0x356>
 8017bcc:	dc25      	bgt.n	8017c1a <_strtod_l+0x352>
 8017bce:	2a49      	cmp	r2, #73	@ 0x49
 8017bd0:	d025      	beq.n	8017c1e <_strtod_l+0x356>
 8017bd2:	2a4e      	cmp	r2, #78	@ 0x4e
 8017bd4:	f47f aecc 	bne.w	8017970 <_strtod_l+0xa8>
 8017bd8:	499a      	ldr	r1, [pc, #616]	@ (8017e44 <_strtod_l+0x57c>)
 8017bda:	a819      	add	r0, sp, #100	@ 0x64
 8017bdc:	f001 f9e0 	bl	8018fa0 <__match>
 8017be0:	2800      	cmp	r0, #0
 8017be2:	f43f aec5 	beq.w	8017970 <_strtod_l+0xa8>
 8017be6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017be8:	781b      	ldrb	r3, [r3, #0]
 8017bea:	2b28      	cmp	r3, #40	@ 0x28
 8017bec:	d12e      	bne.n	8017c4c <_strtod_l+0x384>
 8017bee:	4996      	ldr	r1, [pc, #600]	@ (8017e48 <_strtod_l+0x580>)
 8017bf0:	aa1c      	add	r2, sp, #112	@ 0x70
 8017bf2:	a819      	add	r0, sp, #100	@ 0x64
 8017bf4:	f001 f9e8 	bl	8018fc8 <__hexnan>
 8017bf8:	2805      	cmp	r0, #5
 8017bfa:	d127      	bne.n	8017c4c <_strtod_l+0x384>
 8017bfc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8017bfe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8017c02:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8017c06:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8017c0a:	e696      	b.n	801793a <_strtod_l+0x72>
 8017c0c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017c0e:	fb08 2101 	mla	r1, r8, r1, r2
 8017c12:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8017c16:	9209      	str	r2, [sp, #36]	@ 0x24
 8017c18:	e7b5      	b.n	8017b86 <_strtod_l+0x2be>
 8017c1a:	2a6e      	cmp	r2, #110	@ 0x6e
 8017c1c:	e7da      	b.n	8017bd4 <_strtod_l+0x30c>
 8017c1e:	498b      	ldr	r1, [pc, #556]	@ (8017e4c <_strtod_l+0x584>)
 8017c20:	a819      	add	r0, sp, #100	@ 0x64
 8017c22:	f001 f9bd 	bl	8018fa0 <__match>
 8017c26:	2800      	cmp	r0, #0
 8017c28:	f43f aea2 	beq.w	8017970 <_strtod_l+0xa8>
 8017c2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017c2e:	4988      	ldr	r1, [pc, #544]	@ (8017e50 <_strtod_l+0x588>)
 8017c30:	3b01      	subs	r3, #1
 8017c32:	a819      	add	r0, sp, #100	@ 0x64
 8017c34:	9319      	str	r3, [sp, #100]	@ 0x64
 8017c36:	f001 f9b3 	bl	8018fa0 <__match>
 8017c3a:	b910      	cbnz	r0, 8017c42 <_strtod_l+0x37a>
 8017c3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017c3e:	3301      	adds	r3, #1
 8017c40:	9319      	str	r3, [sp, #100]	@ 0x64
 8017c42:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8017e60 <_strtod_l+0x598>
 8017c46:	f04f 0a00 	mov.w	sl, #0
 8017c4a:	e676      	b.n	801793a <_strtod_l+0x72>
 8017c4c:	4881      	ldr	r0, [pc, #516]	@ (8017e54 <_strtod_l+0x58c>)
 8017c4e:	f000 fee3 	bl	8018a18 <nan>
 8017c52:	ec5b ab10 	vmov	sl, fp, d0
 8017c56:	e670      	b.n	801793a <_strtod_l+0x72>
 8017c58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017c5a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8017c5c:	eba8 0303 	sub.w	r3, r8, r3
 8017c60:	f1b9 0f00 	cmp.w	r9, #0
 8017c64:	bf08      	it	eq
 8017c66:	46a9      	moveq	r9, r5
 8017c68:	2d10      	cmp	r5, #16
 8017c6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8017c6c:	462c      	mov	r4, r5
 8017c6e:	bfa8      	it	ge
 8017c70:	2410      	movge	r4, #16
 8017c72:	f7e8 fc1f 	bl	80004b4 <__aeabi_ui2d>
 8017c76:	2d09      	cmp	r5, #9
 8017c78:	4682      	mov	sl, r0
 8017c7a:	468b      	mov	fp, r1
 8017c7c:	dc13      	bgt.n	8017ca6 <_strtod_l+0x3de>
 8017c7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017c80:	2b00      	cmp	r3, #0
 8017c82:	f43f ae5a 	beq.w	801793a <_strtod_l+0x72>
 8017c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017c88:	dd78      	ble.n	8017d7c <_strtod_l+0x4b4>
 8017c8a:	2b16      	cmp	r3, #22
 8017c8c:	dc5f      	bgt.n	8017d4e <_strtod_l+0x486>
 8017c8e:	4972      	ldr	r1, [pc, #456]	@ (8017e58 <_strtod_l+0x590>)
 8017c90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8017c94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017c98:	4652      	mov	r2, sl
 8017c9a:	465b      	mov	r3, fp
 8017c9c:	f7e8 fc84 	bl	80005a8 <__aeabi_dmul>
 8017ca0:	4682      	mov	sl, r0
 8017ca2:	468b      	mov	fp, r1
 8017ca4:	e649      	b.n	801793a <_strtod_l+0x72>
 8017ca6:	4b6c      	ldr	r3, [pc, #432]	@ (8017e58 <_strtod_l+0x590>)
 8017ca8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8017cac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8017cb0:	f7e8 fc7a 	bl	80005a8 <__aeabi_dmul>
 8017cb4:	4682      	mov	sl, r0
 8017cb6:	4638      	mov	r0, r7
 8017cb8:	468b      	mov	fp, r1
 8017cba:	f7e8 fbfb 	bl	80004b4 <__aeabi_ui2d>
 8017cbe:	4602      	mov	r2, r0
 8017cc0:	460b      	mov	r3, r1
 8017cc2:	4650      	mov	r0, sl
 8017cc4:	4659      	mov	r1, fp
 8017cc6:	f7e8 fab9 	bl	800023c <__adddf3>
 8017cca:	2d0f      	cmp	r5, #15
 8017ccc:	4682      	mov	sl, r0
 8017cce:	468b      	mov	fp, r1
 8017cd0:	ddd5      	ble.n	8017c7e <_strtod_l+0x3b6>
 8017cd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017cd4:	1b2c      	subs	r4, r5, r4
 8017cd6:	441c      	add	r4, r3
 8017cd8:	2c00      	cmp	r4, #0
 8017cda:	f340 8093 	ble.w	8017e04 <_strtod_l+0x53c>
 8017cde:	f014 030f 	ands.w	r3, r4, #15
 8017ce2:	d00a      	beq.n	8017cfa <_strtod_l+0x432>
 8017ce4:	495c      	ldr	r1, [pc, #368]	@ (8017e58 <_strtod_l+0x590>)
 8017ce6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8017cea:	4652      	mov	r2, sl
 8017cec:	465b      	mov	r3, fp
 8017cee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017cf2:	f7e8 fc59 	bl	80005a8 <__aeabi_dmul>
 8017cf6:	4682      	mov	sl, r0
 8017cf8:	468b      	mov	fp, r1
 8017cfa:	f034 040f 	bics.w	r4, r4, #15
 8017cfe:	d073      	beq.n	8017de8 <_strtod_l+0x520>
 8017d00:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8017d04:	dd49      	ble.n	8017d9a <_strtod_l+0x4d2>
 8017d06:	2400      	movs	r4, #0
 8017d08:	46a0      	mov	r8, r4
 8017d0a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8017d0c:	46a1      	mov	r9, r4
 8017d0e:	9a05      	ldr	r2, [sp, #20]
 8017d10:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8017e60 <_strtod_l+0x598>
 8017d14:	2322      	movs	r3, #34	@ 0x22
 8017d16:	6013      	str	r3, [r2, #0]
 8017d18:	f04f 0a00 	mov.w	sl, #0
 8017d1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017d1e:	2b00      	cmp	r3, #0
 8017d20:	f43f ae0b 	beq.w	801793a <_strtod_l+0x72>
 8017d24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017d26:	9805      	ldr	r0, [sp, #20]
 8017d28:	f7ff f946 	bl	8016fb8 <_Bfree>
 8017d2c:	9805      	ldr	r0, [sp, #20]
 8017d2e:	4649      	mov	r1, r9
 8017d30:	f7ff f942 	bl	8016fb8 <_Bfree>
 8017d34:	9805      	ldr	r0, [sp, #20]
 8017d36:	4641      	mov	r1, r8
 8017d38:	f7ff f93e 	bl	8016fb8 <_Bfree>
 8017d3c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8017d3e:	9805      	ldr	r0, [sp, #20]
 8017d40:	f7ff f93a 	bl	8016fb8 <_Bfree>
 8017d44:	9805      	ldr	r0, [sp, #20]
 8017d46:	4621      	mov	r1, r4
 8017d48:	f7ff f936 	bl	8016fb8 <_Bfree>
 8017d4c:	e5f5      	b.n	801793a <_strtod_l+0x72>
 8017d4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017d50:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8017d54:	4293      	cmp	r3, r2
 8017d56:	dbbc      	blt.n	8017cd2 <_strtod_l+0x40a>
 8017d58:	4c3f      	ldr	r4, [pc, #252]	@ (8017e58 <_strtod_l+0x590>)
 8017d5a:	f1c5 050f 	rsb	r5, r5, #15
 8017d5e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8017d62:	4652      	mov	r2, sl
 8017d64:	465b      	mov	r3, fp
 8017d66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017d6a:	f7e8 fc1d 	bl	80005a8 <__aeabi_dmul>
 8017d6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017d70:	1b5d      	subs	r5, r3, r5
 8017d72:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8017d76:	e9d4 2300 	ldrd	r2, r3, [r4]
 8017d7a:	e78f      	b.n	8017c9c <_strtod_l+0x3d4>
 8017d7c:	3316      	adds	r3, #22
 8017d7e:	dba8      	blt.n	8017cd2 <_strtod_l+0x40a>
 8017d80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017d82:	eba3 0808 	sub.w	r8, r3, r8
 8017d86:	4b34      	ldr	r3, [pc, #208]	@ (8017e58 <_strtod_l+0x590>)
 8017d88:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8017d8c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8017d90:	4650      	mov	r0, sl
 8017d92:	4659      	mov	r1, fp
 8017d94:	f7e8 fd32 	bl	80007fc <__aeabi_ddiv>
 8017d98:	e782      	b.n	8017ca0 <_strtod_l+0x3d8>
 8017d9a:	2300      	movs	r3, #0
 8017d9c:	4f2f      	ldr	r7, [pc, #188]	@ (8017e5c <_strtod_l+0x594>)
 8017d9e:	1124      	asrs	r4, r4, #4
 8017da0:	4650      	mov	r0, sl
 8017da2:	4659      	mov	r1, fp
 8017da4:	461e      	mov	r6, r3
 8017da6:	2c01      	cmp	r4, #1
 8017da8:	dc21      	bgt.n	8017dee <_strtod_l+0x526>
 8017daa:	b10b      	cbz	r3, 8017db0 <_strtod_l+0x4e8>
 8017dac:	4682      	mov	sl, r0
 8017dae:	468b      	mov	fp, r1
 8017db0:	492a      	ldr	r1, [pc, #168]	@ (8017e5c <_strtod_l+0x594>)
 8017db2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8017db6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8017dba:	4652      	mov	r2, sl
 8017dbc:	465b      	mov	r3, fp
 8017dbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017dc2:	f7e8 fbf1 	bl	80005a8 <__aeabi_dmul>
 8017dc6:	4b26      	ldr	r3, [pc, #152]	@ (8017e60 <_strtod_l+0x598>)
 8017dc8:	460a      	mov	r2, r1
 8017dca:	400b      	ands	r3, r1
 8017dcc:	4925      	ldr	r1, [pc, #148]	@ (8017e64 <_strtod_l+0x59c>)
 8017dce:	428b      	cmp	r3, r1
 8017dd0:	4682      	mov	sl, r0
 8017dd2:	d898      	bhi.n	8017d06 <_strtod_l+0x43e>
 8017dd4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8017dd8:	428b      	cmp	r3, r1
 8017dda:	bf86      	itte	hi
 8017ddc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8017e68 <_strtod_l+0x5a0>
 8017de0:	f04f 3aff 	movhi.w	sl, #4294967295
 8017de4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8017de8:	2300      	movs	r3, #0
 8017dea:	9308      	str	r3, [sp, #32]
 8017dec:	e076      	b.n	8017edc <_strtod_l+0x614>
 8017dee:	07e2      	lsls	r2, r4, #31
 8017df0:	d504      	bpl.n	8017dfc <_strtod_l+0x534>
 8017df2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017df6:	f7e8 fbd7 	bl	80005a8 <__aeabi_dmul>
 8017dfa:	2301      	movs	r3, #1
 8017dfc:	3601      	adds	r6, #1
 8017dfe:	1064      	asrs	r4, r4, #1
 8017e00:	3708      	adds	r7, #8
 8017e02:	e7d0      	b.n	8017da6 <_strtod_l+0x4de>
 8017e04:	d0f0      	beq.n	8017de8 <_strtod_l+0x520>
 8017e06:	4264      	negs	r4, r4
 8017e08:	f014 020f 	ands.w	r2, r4, #15
 8017e0c:	d00a      	beq.n	8017e24 <_strtod_l+0x55c>
 8017e0e:	4b12      	ldr	r3, [pc, #72]	@ (8017e58 <_strtod_l+0x590>)
 8017e10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017e14:	4650      	mov	r0, sl
 8017e16:	4659      	mov	r1, fp
 8017e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e1c:	f7e8 fcee 	bl	80007fc <__aeabi_ddiv>
 8017e20:	4682      	mov	sl, r0
 8017e22:	468b      	mov	fp, r1
 8017e24:	1124      	asrs	r4, r4, #4
 8017e26:	d0df      	beq.n	8017de8 <_strtod_l+0x520>
 8017e28:	2c1f      	cmp	r4, #31
 8017e2a:	dd1f      	ble.n	8017e6c <_strtod_l+0x5a4>
 8017e2c:	2400      	movs	r4, #0
 8017e2e:	46a0      	mov	r8, r4
 8017e30:	940b      	str	r4, [sp, #44]	@ 0x2c
 8017e32:	46a1      	mov	r9, r4
 8017e34:	9a05      	ldr	r2, [sp, #20]
 8017e36:	2322      	movs	r3, #34	@ 0x22
 8017e38:	f04f 0a00 	mov.w	sl, #0
 8017e3c:	f04f 0b00 	mov.w	fp, #0
 8017e40:	6013      	str	r3, [r2, #0]
 8017e42:	e76b      	b.n	8017d1c <_strtod_l+0x454>
 8017e44:	0801d41d 	.word	0x0801d41d
 8017e48:	0801d6e8 	.word	0x0801d6e8
 8017e4c:	0801d415 	.word	0x0801d415
 8017e50:	0801d44c 	.word	0x0801d44c
 8017e54:	0801d585 	.word	0x0801d585
 8017e58:	0801d620 	.word	0x0801d620
 8017e5c:	0801d5f8 	.word	0x0801d5f8
 8017e60:	7ff00000 	.word	0x7ff00000
 8017e64:	7ca00000 	.word	0x7ca00000
 8017e68:	7fefffff 	.word	0x7fefffff
 8017e6c:	f014 0310 	ands.w	r3, r4, #16
 8017e70:	bf18      	it	ne
 8017e72:	236a      	movne	r3, #106	@ 0x6a
 8017e74:	4ea9      	ldr	r6, [pc, #676]	@ (801811c <_strtod_l+0x854>)
 8017e76:	9308      	str	r3, [sp, #32]
 8017e78:	4650      	mov	r0, sl
 8017e7a:	4659      	mov	r1, fp
 8017e7c:	2300      	movs	r3, #0
 8017e7e:	07e7      	lsls	r7, r4, #31
 8017e80:	d504      	bpl.n	8017e8c <_strtod_l+0x5c4>
 8017e82:	e9d6 2300 	ldrd	r2, r3, [r6]
 8017e86:	f7e8 fb8f 	bl	80005a8 <__aeabi_dmul>
 8017e8a:	2301      	movs	r3, #1
 8017e8c:	1064      	asrs	r4, r4, #1
 8017e8e:	f106 0608 	add.w	r6, r6, #8
 8017e92:	d1f4      	bne.n	8017e7e <_strtod_l+0x5b6>
 8017e94:	b10b      	cbz	r3, 8017e9a <_strtod_l+0x5d2>
 8017e96:	4682      	mov	sl, r0
 8017e98:	468b      	mov	fp, r1
 8017e9a:	9b08      	ldr	r3, [sp, #32]
 8017e9c:	b1b3      	cbz	r3, 8017ecc <_strtod_l+0x604>
 8017e9e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8017ea2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8017ea6:	2b00      	cmp	r3, #0
 8017ea8:	4659      	mov	r1, fp
 8017eaa:	dd0f      	ble.n	8017ecc <_strtod_l+0x604>
 8017eac:	2b1f      	cmp	r3, #31
 8017eae:	dd56      	ble.n	8017f5e <_strtod_l+0x696>
 8017eb0:	2b34      	cmp	r3, #52	@ 0x34
 8017eb2:	bfde      	ittt	le
 8017eb4:	f04f 33ff 	movle.w	r3, #4294967295
 8017eb8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8017ebc:	4093      	lslle	r3, r2
 8017ebe:	f04f 0a00 	mov.w	sl, #0
 8017ec2:	bfcc      	ite	gt
 8017ec4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8017ec8:	ea03 0b01 	andle.w	fp, r3, r1
 8017ecc:	2200      	movs	r2, #0
 8017ece:	2300      	movs	r3, #0
 8017ed0:	4650      	mov	r0, sl
 8017ed2:	4659      	mov	r1, fp
 8017ed4:	f7e8 fdd0 	bl	8000a78 <__aeabi_dcmpeq>
 8017ed8:	2800      	cmp	r0, #0
 8017eda:	d1a7      	bne.n	8017e2c <_strtod_l+0x564>
 8017edc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017ede:	9300      	str	r3, [sp, #0]
 8017ee0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8017ee2:	9805      	ldr	r0, [sp, #20]
 8017ee4:	462b      	mov	r3, r5
 8017ee6:	464a      	mov	r2, r9
 8017ee8:	f7ff f8ce 	bl	8017088 <__s2b>
 8017eec:	900b      	str	r0, [sp, #44]	@ 0x2c
 8017eee:	2800      	cmp	r0, #0
 8017ef0:	f43f af09 	beq.w	8017d06 <_strtod_l+0x43e>
 8017ef4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017ef6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017ef8:	2a00      	cmp	r2, #0
 8017efa:	eba3 0308 	sub.w	r3, r3, r8
 8017efe:	bfa8      	it	ge
 8017f00:	2300      	movge	r3, #0
 8017f02:	9312      	str	r3, [sp, #72]	@ 0x48
 8017f04:	2400      	movs	r4, #0
 8017f06:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8017f0a:	9316      	str	r3, [sp, #88]	@ 0x58
 8017f0c:	46a0      	mov	r8, r4
 8017f0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017f10:	9805      	ldr	r0, [sp, #20]
 8017f12:	6859      	ldr	r1, [r3, #4]
 8017f14:	f7ff f810 	bl	8016f38 <_Balloc>
 8017f18:	4681      	mov	r9, r0
 8017f1a:	2800      	cmp	r0, #0
 8017f1c:	f43f aef7 	beq.w	8017d0e <_strtod_l+0x446>
 8017f20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017f22:	691a      	ldr	r2, [r3, #16]
 8017f24:	3202      	adds	r2, #2
 8017f26:	f103 010c 	add.w	r1, r3, #12
 8017f2a:	0092      	lsls	r2, r2, #2
 8017f2c:	300c      	adds	r0, #12
 8017f2e:	f7fe f894 	bl	801605a <memcpy>
 8017f32:	ec4b ab10 	vmov	d0, sl, fp
 8017f36:	9805      	ldr	r0, [sp, #20]
 8017f38:	aa1c      	add	r2, sp, #112	@ 0x70
 8017f3a:	a91b      	add	r1, sp, #108	@ 0x6c
 8017f3c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8017f40:	f7ff fbd6 	bl	80176f0 <__d2b>
 8017f44:	901a      	str	r0, [sp, #104]	@ 0x68
 8017f46:	2800      	cmp	r0, #0
 8017f48:	f43f aee1 	beq.w	8017d0e <_strtod_l+0x446>
 8017f4c:	9805      	ldr	r0, [sp, #20]
 8017f4e:	2101      	movs	r1, #1
 8017f50:	f7ff f930 	bl	80171b4 <__i2b>
 8017f54:	4680      	mov	r8, r0
 8017f56:	b948      	cbnz	r0, 8017f6c <_strtod_l+0x6a4>
 8017f58:	f04f 0800 	mov.w	r8, #0
 8017f5c:	e6d7      	b.n	8017d0e <_strtod_l+0x446>
 8017f5e:	f04f 32ff 	mov.w	r2, #4294967295
 8017f62:	fa02 f303 	lsl.w	r3, r2, r3
 8017f66:	ea03 0a0a 	and.w	sl, r3, sl
 8017f6a:	e7af      	b.n	8017ecc <_strtod_l+0x604>
 8017f6c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8017f6e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8017f70:	2d00      	cmp	r5, #0
 8017f72:	bfab      	itete	ge
 8017f74:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8017f76:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8017f78:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8017f7a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8017f7c:	bfac      	ite	ge
 8017f7e:	18ef      	addge	r7, r5, r3
 8017f80:	1b5e      	sublt	r6, r3, r5
 8017f82:	9b08      	ldr	r3, [sp, #32]
 8017f84:	1aed      	subs	r5, r5, r3
 8017f86:	4415      	add	r5, r2
 8017f88:	4b65      	ldr	r3, [pc, #404]	@ (8018120 <_strtod_l+0x858>)
 8017f8a:	3d01      	subs	r5, #1
 8017f8c:	429d      	cmp	r5, r3
 8017f8e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8017f92:	da50      	bge.n	8018036 <_strtod_l+0x76e>
 8017f94:	1b5b      	subs	r3, r3, r5
 8017f96:	2b1f      	cmp	r3, #31
 8017f98:	eba2 0203 	sub.w	r2, r2, r3
 8017f9c:	f04f 0101 	mov.w	r1, #1
 8017fa0:	dc3d      	bgt.n	801801e <_strtod_l+0x756>
 8017fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8017fa6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017fa8:	2300      	movs	r3, #0
 8017faa:	9310      	str	r3, [sp, #64]	@ 0x40
 8017fac:	18bd      	adds	r5, r7, r2
 8017fae:	9b08      	ldr	r3, [sp, #32]
 8017fb0:	42af      	cmp	r7, r5
 8017fb2:	4416      	add	r6, r2
 8017fb4:	441e      	add	r6, r3
 8017fb6:	463b      	mov	r3, r7
 8017fb8:	bfa8      	it	ge
 8017fba:	462b      	movge	r3, r5
 8017fbc:	42b3      	cmp	r3, r6
 8017fbe:	bfa8      	it	ge
 8017fc0:	4633      	movge	r3, r6
 8017fc2:	2b00      	cmp	r3, #0
 8017fc4:	bfc2      	ittt	gt
 8017fc6:	1aed      	subgt	r5, r5, r3
 8017fc8:	1af6      	subgt	r6, r6, r3
 8017fca:	1aff      	subgt	r7, r7, r3
 8017fcc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8017fce:	2b00      	cmp	r3, #0
 8017fd0:	dd16      	ble.n	8018000 <_strtod_l+0x738>
 8017fd2:	4641      	mov	r1, r8
 8017fd4:	9805      	ldr	r0, [sp, #20]
 8017fd6:	461a      	mov	r2, r3
 8017fd8:	f7ff f9a4 	bl	8017324 <__pow5mult>
 8017fdc:	4680      	mov	r8, r0
 8017fde:	2800      	cmp	r0, #0
 8017fe0:	d0ba      	beq.n	8017f58 <_strtod_l+0x690>
 8017fe2:	4601      	mov	r1, r0
 8017fe4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8017fe6:	9805      	ldr	r0, [sp, #20]
 8017fe8:	f7ff f8fa 	bl	80171e0 <__multiply>
 8017fec:	900a      	str	r0, [sp, #40]	@ 0x28
 8017fee:	2800      	cmp	r0, #0
 8017ff0:	f43f ae8d 	beq.w	8017d0e <_strtod_l+0x446>
 8017ff4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017ff6:	9805      	ldr	r0, [sp, #20]
 8017ff8:	f7fe ffde 	bl	8016fb8 <_Bfree>
 8017ffc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017ffe:	931a      	str	r3, [sp, #104]	@ 0x68
 8018000:	2d00      	cmp	r5, #0
 8018002:	dc1d      	bgt.n	8018040 <_strtod_l+0x778>
 8018004:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018006:	2b00      	cmp	r3, #0
 8018008:	dd23      	ble.n	8018052 <_strtod_l+0x78a>
 801800a:	4649      	mov	r1, r9
 801800c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801800e:	9805      	ldr	r0, [sp, #20]
 8018010:	f7ff f988 	bl	8017324 <__pow5mult>
 8018014:	4681      	mov	r9, r0
 8018016:	b9e0      	cbnz	r0, 8018052 <_strtod_l+0x78a>
 8018018:	f04f 0900 	mov.w	r9, #0
 801801c:	e677      	b.n	8017d0e <_strtod_l+0x446>
 801801e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8018022:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8018026:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801802a:	35e2      	adds	r5, #226	@ 0xe2
 801802c:	fa01 f305 	lsl.w	r3, r1, r5
 8018030:	9310      	str	r3, [sp, #64]	@ 0x40
 8018032:	9113      	str	r1, [sp, #76]	@ 0x4c
 8018034:	e7ba      	b.n	8017fac <_strtod_l+0x6e4>
 8018036:	2300      	movs	r3, #0
 8018038:	9310      	str	r3, [sp, #64]	@ 0x40
 801803a:	2301      	movs	r3, #1
 801803c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801803e:	e7b5      	b.n	8017fac <_strtod_l+0x6e4>
 8018040:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8018042:	9805      	ldr	r0, [sp, #20]
 8018044:	462a      	mov	r2, r5
 8018046:	f7ff f9c7 	bl	80173d8 <__lshift>
 801804a:	901a      	str	r0, [sp, #104]	@ 0x68
 801804c:	2800      	cmp	r0, #0
 801804e:	d1d9      	bne.n	8018004 <_strtod_l+0x73c>
 8018050:	e65d      	b.n	8017d0e <_strtod_l+0x446>
 8018052:	2e00      	cmp	r6, #0
 8018054:	dd07      	ble.n	8018066 <_strtod_l+0x79e>
 8018056:	4649      	mov	r1, r9
 8018058:	9805      	ldr	r0, [sp, #20]
 801805a:	4632      	mov	r2, r6
 801805c:	f7ff f9bc 	bl	80173d8 <__lshift>
 8018060:	4681      	mov	r9, r0
 8018062:	2800      	cmp	r0, #0
 8018064:	d0d8      	beq.n	8018018 <_strtod_l+0x750>
 8018066:	2f00      	cmp	r7, #0
 8018068:	dd08      	ble.n	801807c <_strtod_l+0x7b4>
 801806a:	4641      	mov	r1, r8
 801806c:	9805      	ldr	r0, [sp, #20]
 801806e:	463a      	mov	r2, r7
 8018070:	f7ff f9b2 	bl	80173d8 <__lshift>
 8018074:	4680      	mov	r8, r0
 8018076:	2800      	cmp	r0, #0
 8018078:	f43f ae49 	beq.w	8017d0e <_strtod_l+0x446>
 801807c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801807e:	9805      	ldr	r0, [sp, #20]
 8018080:	464a      	mov	r2, r9
 8018082:	f7ff fa31 	bl	80174e8 <__mdiff>
 8018086:	4604      	mov	r4, r0
 8018088:	2800      	cmp	r0, #0
 801808a:	f43f ae40 	beq.w	8017d0e <_strtod_l+0x446>
 801808e:	68c3      	ldr	r3, [r0, #12]
 8018090:	930f      	str	r3, [sp, #60]	@ 0x3c
 8018092:	2300      	movs	r3, #0
 8018094:	60c3      	str	r3, [r0, #12]
 8018096:	4641      	mov	r1, r8
 8018098:	f7ff fa0a 	bl	80174b0 <__mcmp>
 801809c:	2800      	cmp	r0, #0
 801809e:	da45      	bge.n	801812c <_strtod_l+0x864>
 80180a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80180a2:	ea53 030a 	orrs.w	r3, r3, sl
 80180a6:	d16b      	bne.n	8018180 <_strtod_l+0x8b8>
 80180a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80180ac:	2b00      	cmp	r3, #0
 80180ae:	d167      	bne.n	8018180 <_strtod_l+0x8b8>
 80180b0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80180b4:	0d1b      	lsrs	r3, r3, #20
 80180b6:	051b      	lsls	r3, r3, #20
 80180b8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80180bc:	d960      	bls.n	8018180 <_strtod_l+0x8b8>
 80180be:	6963      	ldr	r3, [r4, #20]
 80180c0:	b913      	cbnz	r3, 80180c8 <_strtod_l+0x800>
 80180c2:	6923      	ldr	r3, [r4, #16]
 80180c4:	2b01      	cmp	r3, #1
 80180c6:	dd5b      	ble.n	8018180 <_strtod_l+0x8b8>
 80180c8:	4621      	mov	r1, r4
 80180ca:	2201      	movs	r2, #1
 80180cc:	9805      	ldr	r0, [sp, #20]
 80180ce:	f7ff f983 	bl	80173d8 <__lshift>
 80180d2:	4641      	mov	r1, r8
 80180d4:	4604      	mov	r4, r0
 80180d6:	f7ff f9eb 	bl	80174b0 <__mcmp>
 80180da:	2800      	cmp	r0, #0
 80180dc:	dd50      	ble.n	8018180 <_strtod_l+0x8b8>
 80180de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80180e2:	9a08      	ldr	r2, [sp, #32]
 80180e4:	0d1b      	lsrs	r3, r3, #20
 80180e6:	051b      	lsls	r3, r3, #20
 80180e8:	2a00      	cmp	r2, #0
 80180ea:	d06a      	beq.n	80181c2 <_strtod_l+0x8fa>
 80180ec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80180f0:	d867      	bhi.n	80181c2 <_strtod_l+0x8fa>
 80180f2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80180f6:	f67f ae9d 	bls.w	8017e34 <_strtod_l+0x56c>
 80180fa:	4b0a      	ldr	r3, [pc, #40]	@ (8018124 <_strtod_l+0x85c>)
 80180fc:	4650      	mov	r0, sl
 80180fe:	4659      	mov	r1, fp
 8018100:	2200      	movs	r2, #0
 8018102:	f7e8 fa51 	bl	80005a8 <__aeabi_dmul>
 8018106:	4b08      	ldr	r3, [pc, #32]	@ (8018128 <_strtod_l+0x860>)
 8018108:	400b      	ands	r3, r1
 801810a:	4682      	mov	sl, r0
 801810c:	468b      	mov	fp, r1
 801810e:	2b00      	cmp	r3, #0
 8018110:	f47f ae08 	bne.w	8017d24 <_strtod_l+0x45c>
 8018114:	9a05      	ldr	r2, [sp, #20]
 8018116:	2322      	movs	r3, #34	@ 0x22
 8018118:	6013      	str	r3, [r2, #0]
 801811a:	e603      	b.n	8017d24 <_strtod_l+0x45c>
 801811c:	0801d710 	.word	0x0801d710
 8018120:	fffffc02 	.word	0xfffffc02
 8018124:	39500000 	.word	0x39500000
 8018128:	7ff00000 	.word	0x7ff00000
 801812c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8018130:	d165      	bne.n	80181fe <_strtod_l+0x936>
 8018132:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8018134:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8018138:	b35a      	cbz	r2, 8018192 <_strtod_l+0x8ca>
 801813a:	4a9f      	ldr	r2, [pc, #636]	@ (80183b8 <_strtod_l+0xaf0>)
 801813c:	4293      	cmp	r3, r2
 801813e:	d12b      	bne.n	8018198 <_strtod_l+0x8d0>
 8018140:	9b08      	ldr	r3, [sp, #32]
 8018142:	4651      	mov	r1, sl
 8018144:	b303      	cbz	r3, 8018188 <_strtod_l+0x8c0>
 8018146:	4b9d      	ldr	r3, [pc, #628]	@ (80183bc <_strtod_l+0xaf4>)
 8018148:	465a      	mov	r2, fp
 801814a:	4013      	ands	r3, r2
 801814c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8018150:	f04f 32ff 	mov.w	r2, #4294967295
 8018154:	d81b      	bhi.n	801818e <_strtod_l+0x8c6>
 8018156:	0d1b      	lsrs	r3, r3, #20
 8018158:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801815c:	fa02 f303 	lsl.w	r3, r2, r3
 8018160:	4299      	cmp	r1, r3
 8018162:	d119      	bne.n	8018198 <_strtod_l+0x8d0>
 8018164:	4b96      	ldr	r3, [pc, #600]	@ (80183c0 <_strtod_l+0xaf8>)
 8018166:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018168:	429a      	cmp	r2, r3
 801816a:	d102      	bne.n	8018172 <_strtod_l+0x8aa>
 801816c:	3101      	adds	r1, #1
 801816e:	f43f adce 	beq.w	8017d0e <_strtod_l+0x446>
 8018172:	4b92      	ldr	r3, [pc, #584]	@ (80183bc <_strtod_l+0xaf4>)
 8018174:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018176:	401a      	ands	r2, r3
 8018178:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801817c:	f04f 0a00 	mov.w	sl, #0
 8018180:	9b08      	ldr	r3, [sp, #32]
 8018182:	2b00      	cmp	r3, #0
 8018184:	d1b9      	bne.n	80180fa <_strtod_l+0x832>
 8018186:	e5cd      	b.n	8017d24 <_strtod_l+0x45c>
 8018188:	f04f 33ff 	mov.w	r3, #4294967295
 801818c:	e7e8      	b.n	8018160 <_strtod_l+0x898>
 801818e:	4613      	mov	r3, r2
 8018190:	e7e6      	b.n	8018160 <_strtod_l+0x898>
 8018192:	ea53 030a 	orrs.w	r3, r3, sl
 8018196:	d0a2      	beq.n	80180de <_strtod_l+0x816>
 8018198:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801819a:	b1db      	cbz	r3, 80181d4 <_strtod_l+0x90c>
 801819c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801819e:	4213      	tst	r3, r2
 80181a0:	d0ee      	beq.n	8018180 <_strtod_l+0x8b8>
 80181a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80181a4:	9a08      	ldr	r2, [sp, #32]
 80181a6:	4650      	mov	r0, sl
 80181a8:	4659      	mov	r1, fp
 80181aa:	b1bb      	cbz	r3, 80181dc <_strtod_l+0x914>
 80181ac:	f7ff fb6e 	bl	801788c <sulp>
 80181b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80181b4:	ec53 2b10 	vmov	r2, r3, d0
 80181b8:	f7e8 f840 	bl	800023c <__adddf3>
 80181bc:	4682      	mov	sl, r0
 80181be:	468b      	mov	fp, r1
 80181c0:	e7de      	b.n	8018180 <_strtod_l+0x8b8>
 80181c2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80181c6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80181ca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80181ce:	f04f 3aff 	mov.w	sl, #4294967295
 80181d2:	e7d5      	b.n	8018180 <_strtod_l+0x8b8>
 80181d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80181d6:	ea13 0f0a 	tst.w	r3, sl
 80181da:	e7e1      	b.n	80181a0 <_strtod_l+0x8d8>
 80181dc:	f7ff fb56 	bl	801788c <sulp>
 80181e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80181e4:	ec53 2b10 	vmov	r2, r3, d0
 80181e8:	f7e8 f826 	bl	8000238 <__aeabi_dsub>
 80181ec:	2200      	movs	r2, #0
 80181ee:	2300      	movs	r3, #0
 80181f0:	4682      	mov	sl, r0
 80181f2:	468b      	mov	fp, r1
 80181f4:	f7e8 fc40 	bl	8000a78 <__aeabi_dcmpeq>
 80181f8:	2800      	cmp	r0, #0
 80181fa:	d0c1      	beq.n	8018180 <_strtod_l+0x8b8>
 80181fc:	e61a      	b.n	8017e34 <_strtod_l+0x56c>
 80181fe:	4641      	mov	r1, r8
 8018200:	4620      	mov	r0, r4
 8018202:	f7ff facd 	bl	80177a0 <__ratio>
 8018206:	ec57 6b10 	vmov	r6, r7, d0
 801820a:	2200      	movs	r2, #0
 801820c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8018210:	4630      	mov	r0, r6
 8018212:	4639      	mov	r1, r7
 8018214:	f7e8 fc44 	bl	8000aa0 <__aeabi_dcmple>
 8018218:	2800      	cmp	r0, #0
 801821a:	d06f      	beq.n	80182fc <_strtod_l+0xa34>
 801821c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801821e:	2b00      	cmp	r3, #0
 8018220:	d17a      	bne.n	8018318 <_strtod_l+0xa50>
 8018222:	f1ba 0f00 	cmp.w	sl, #0
 8018226:	d158      	bne.n	80182da <_strtod_l+0xa12>
 8018228:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801822a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801822e:	2b00      	cmp	r3, #0
 8018230:	d15a      	bne.n	80182e8 <_strtod_l+0xa20>
 8018232:	4b64      	ldr	r3, [pc, #400]	@ (80183c4 <_strtod_l+0xafc>)
 8018234:	2200      	movs	r2, #0
 8018236:	4630      	mov	r0, r6
 8018238:	4639      	mov	r1, r7
 801823a:	f7e8 fc27 	bl	8000a8c <__aeabi_dcmplt>
 801823e:	2800      	cmp	r0, #0
 8018240:	d159      	bne.n	80182f6 <_strtod_l+0xa2e>
 8018242:	4630      	mov	r0, r6
 8018244:	4639      	mov	r1, r7
 8018246:	4b60      	ldr	r3, [pc, #384]	@ (80183c8 <_strtod_l+0xb00>)
 8018248:	2200      	movs	r2, #0
 801824a:	f7e8 f9ad 	bl	80005a8 <__aeabi_dmul>
 801824e:	4606      	mov	r6, r0
 8018250:	460f      	mov	r7, r1
 8018252:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8018256:	9606      	str	r6, [sp, #24]
 8018258:	9307      	str	r3, [sp, #28]
 801825a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801825e:	4d57      	ldr	r5, [pc, #348]	@ (80183bc <_strtod_l+0xaf4>)
 8018260:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8018264:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018266:	401d      	ands	r5, r3
 8018268:	4b58      	ldr	r3, [pc, #352]	@ (80183cc <_strtod_l+0xb04>)
 801826a:	429d      	cmp	r5, r3
 801826c:	f040 80b2 	bne.w	80183d4 <_strtod_l+0xb0c>
 8018270:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018272:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8018276:	ec4b ab10 	vmov	d0, sl, fp
 801827a:	f7ff f9c9 	bl	8017610 <__ulp>
 801827e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018282:	ec51 0b10 	vmov	r0, r1, d0
 8018286:	f7e8 f98f 	bl	80005a8 <__aeabi_dmul>
 801828a:	4652      	mov	r2, sl
 801828c:	465b      	mov	r3, fp
 801828e:	f7e7 ffd5 	bl	800023c <__adddf3>
 8018292:	460b      	mov	r3, r1
 8018294:	4949      	ldr	r1, [pc, #292]	@ (80183bc <_strtod_l+0xaf4>)
 8018296:	4a4e      	ldr	r2, [pc, #312]	@ (80183d0 <_strtod_l+0xb08>)
 8018298:	4019      	ands	r1, r3
 801829a:	4291      	cmp	r1, r2
 801829c:	4682      	mov	sl, r0
 801829e:	d942      	bls.n	8018326 <_strtod_l+0xa5e>
 80182a0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80182a2:	4b47      	ldr	r3, [pc, #284]	@ (80183c0 <_strtod_l+0xaf8>)
 80182a4:	429a      	cmp	r2, r3
 80182a6:	d103      	bne.n	80182b0 <_strtod_l+0x9e8>
 80182a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80182aa:	3301      	adds	r3, #1
 80182ac:	f43f ad2f 	beq.w	8017d0e <_strtod_l+0x446>
 80182b0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80183c0 <_strtod_l+0xaf8>
 80182b4:	f04f 3aff 	mov.w	sl, #4294967295
 80182b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80182ba:	9805      	ldr	r0, [sp, #20]
 80182bc:	f7fe fe7c 	bl	8016fb8 <_Bfree>
 80182c0:	9805      	ldr	r0, [sp, #20]
 80182c2:	4649      	mov	r1, r9
 80182c4:	f7fe fe78 	bl	8016fb8 <_Bfree>
 80182c8:	9805      	ldr	r0, [sp, #20]
 80182ca:	4641      	mov	r1, r8
 80182cc:	f7fe fe74 	bl	8016fb8 <_Bfree>
 80182d0:	9805      	ldr	r0, [sp, #20]
 80182d2:	4621      	mov	r1, r4
 80182d4:	f7fe fe70 	bl	8016fb8 <_Bfree>
 80182d8:	e619      	b.n	8017f0e <_strtod_l+0x646>
 80182da:	f1ba 0f01 	cmp.w	sl, #1
 80182de:	d103      	bne.n	80182e8 <_strtod_l+0xa20>
 80182e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	f43f ada6 	beq.w	8017e34 <_strtod_l+0x56c>
 80182e8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8018398 <_strtod_l+0xad0>
 80182ec:	4f35      	ldr	r7, [pc, #212]	@ (80183c4 <_strtod_l+0xafc>)
 80182ee:	ed8d 7b06 	vstr	d7, [sp, #24]
 80182f2:	2600      	movs	r6, #0
 80182f4:	e7b1      	b.n	801825a <_strtod_l+0x992>
 80182f6:	4f34      	ldr	r7, [pc, #208]	@ (80183c8 <_strtod_l+0xb00>)
 80182f8:	2600      	movs	r6, #0
 80182fa:	e7aa      	b.n	8018252 <_strtod_l+0x98a>
 80182fc:	4b32      	ldr	r3, [pc, #200]	@ (80183c8 <_strtod_l+0xb00>)
 80182fe:	4630      	mov	r0, r6
 8018300:	4639      	mov	r1, r7
 8018302:	2200      	movs	r2, #0
 8018304:	f7e8 f950 	bl	80005a8 <__aeabi_dmul>
 8018308:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801830a:	4606      	mov	r6, r0
 801830c:	460f      	mov	r7, r1
 801830e:	2b00      	cmp	r3, #0
 8018310:	d09f      	beq.n	8018252 <_strtod_l+0x98a>
 8018312:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8018316:	e7a0      	b.n	801825a <_strtod_l+0x992>
 8018318:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80183a0 <_strtod_l+0xad8>
 801831c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8018320:	ec57 6b17 	vmov	r6, r7, d7
 8018324:	e799      	b.n	801825a <_strtod_l+0x992>
 8018326:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801832a:	9b08      	ldr	r3, [sp, #32]
 801832c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8018330:	2b00      	cmp	r3, #0
 8018332:	d1c1      	bne.n	80182b8 <_strtod_l+0x9f0>
 8018334:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8018338:	0d1b      	lsrs	r3, r3, #20
 801833a:	051b      	lsls	r3, r3, #20
 801833c:	429d      	cmp	r5, r3
 801833e:	d1bb      	bne.n	80182b8 <_strtod_l+0x9f0>
 8018340:	4630      	mov	r0, r6
 8018342:	4639      	mov	r1, r7
 8018344:	f7e8 fc90 	bl	8000c68 <__aeabi_d2lz>
 8018348:	f7e8 f900 	bl	800054c <__aeabi_l2d>
 801834c:	4602      	mov	r2, r0
 801834e:	460b      	mov	r3, r1
 8018350:	4630      	mov	r0, r6
 8018352:	4639      	mov	r1, r7
 8018354:	f7e7 ff70 	bl	8000238 <__aeabi_dsub>
 8018358:	460b      	mov	r3, r1
 801835a:	4602      	mov	r2, r0
 801835c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8018360:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8018364:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018366:	ea46 060a 	orr.w	r6, r6, sl
 801836a:	431e      	orrs	r6, r3
 801836c:	d06f      	beq.n	801844e <_strtod_l+0xb86>
 801836e:	a30e      	add	r3, pc, #56	@ (adr r3, 80183a8 <_strtod_l+0xae0>)
 8018370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018374:	f7e8 fb8a 	bl	8000a8c <__aeabi_dcmplt>
 8018378:	2800      	cmp	r0, #0
 801837a:	f47f acd3 	bne.w	8017d24 <_strtod_l+0x45c>
 801837e:	a30c      	add	r3, pc, #48	@ (adr r3, 80183b0 <_strtod_l+0xae8>)
 8018380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018384:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8018388:	f7e8 fb9e 	bl	8000ac8 <__aeabi_dcmpgt>
 801838c:	2800      	cmp	r0, #0
 801838e:	d093      	beq.n	80182b8 <_strtod_l+0x9f0>
 8018390:	e4c8      	b.n	8017d24 <_strtod_l+0x45c>
 8018392:	bf00      	nop
 8018394:	f3af 8000 	nop.w
 8018398:	00000000 	.word	0x00000000
 801839c:	bff00000 	.word	0xbff00000
 80183a0:	00000000 	.word	0x00000000
 80183a4:	3ff00000 	.word	0x3ff00000
 80183a8:	94a03595 	.word	0x94a03595
 80183ac:	3fdfffff 	.word	0x3fdfffff
 80183b0:	35afe535 	.word	0x35afe535
 80183b4:	3fe00000 	.word	0x3fe00000
 80183b8:	000fffff 	.word	0x000fffff
 80183bc:	7ff00000 	.word	0x7ff00000
 80183c0:	7fefffff 	.word	0x7fefffff
 80183c4:	3ff00000 	.word	0x3ff00000
 80183c8:	3fe00000 	.word	0x3fe00000
 80183cc:	7fe00000 	.word	0x7fe00000
 80183d0:	7c9fffff 	.word	0x7c9fffff
 80183d4:	9b08      	ldr	r3, [sp, #32]
 80183d6:	b323      	cbz	r3, 8018422 <_strtod_l+0xb5a>
 80183d8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80183dc:	d821      	bhi.n	8018422 <_strtod_l+0xb5a>
 80183de:	a328      	add	r3, pc, #160	@ (adr r3, 8018480 <_strtod_l+0xbb8>)
 80183e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183e4:	4630      	mov	r0, r6
 80183e6:	4639      	mov	r1, r7
 80183e8:	f7e8 fb5a 	bl	8000aa0 <__aeabi_dcmple>
 80183ec:	b1a0      	cbz	r0, 8018418 <_strtod_l+0xb50>
 80183ee:	4639      	mov	r1, r7
 80183f0:	4630      	mov	r0, r6
 80183f2:	f7e8 fbb1 	bl	8000b58 <__aeabi_d2uiz>
 80183f6:	2801      	cmp	r0, #1
 80183f8:	bf38      	it	cc
 80183fa:	2001      	movcc	r0, #1
 80183fc:	f7e8 f85a 	bl	80004b4 <__aeabi_ui2d>
 8018400:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018402:	4606      	mov	r6, r0
 8018404:	460f      	mov	r7, r1
 8018406:	b9fb      	cbnz	r3, 8018448 <_strtod_l+0xb80>
 8018408:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801840c:	9014      	str	r0, [sp, #80]	@ 0x50
 801840e:	9315      	str	r3, [sp, #84]	@ 0x54
 8018410:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8018414:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8018418:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801841a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801841e:	1b5b      	subs	r3, r3, r5
 8018420:	9311      	str	r3, [sp, #68]	@ 0x44
 8018422:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8018426:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801842a:	f7ff f8f1 	bl	8017610 <__ulp>
 801842e:	4650      	mov	r0, sl
 8018430:	ec53 2b10 	vmov	r2, r3, d0
 8018434:	4659      	mov	r1, fp
 8018436:	f7e8 f8b7 	bl	80005a8 <__aeabi_dmul>
 801843a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801843e:	f7e7 fefd 	bl	800023c <__adddf3>
 8018442:	4682      	mov	sl, r0
 8018444:	468b      	mov	fp, r1
 8018446:	e770      	b.n	801832a <_strtod_l+0xa62>
 8018448:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801844c:	e7e0      	b.n	8018410 <_strtod_l+0xb48>
 801844e:	a30e      	add	r3, pc, #56	@ (adr r3, 8018488 <_strtod_l+0xbc0>)
 8018450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018454:	f7e8 fb1a 	bl	8000a8c <__aeabi_dcmplt>
 8018458:	e798      	b.n	801838c <_strtod_l+0xac4>
 801845a:	2300      	movs	r3, #0
 801845c:	930e      	str	r3, [sp, #56]	@ 0x38
 801845e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8018460:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018462:	6013      	str	r3, [r2, #0]
 8018464:	f7ff ba6d 	b.w	8017942 <_strtod_l+0x7a>
 8018468:	2a65      	cmp	r2, #101	@ 0x65
 801846a:	f43f ab68 	beq.w	8017b3e <_strtod_l+0x276>
 801846e:	2a45      	cmp	r2, #69	@ 0x45
 8018470:	f43f ab65 	beq.w	8017b3e <_strtod_l+0x276>
 8018474:	2301      	movs	r3, #1
 8018476:	f7ff bba0 	b.w	8017bba <_strtod_l+0x2f2>
 801847a:	bf00      	nop
 801847c:	f3af 8000 	nop.w
 8018480:	ffc00000 	.word	0xffc00000
 8018484:	41dfffff 	.word	0x41dfffff
 8018488:	94a03595 	.word	0x94a03595
 801848c:	3fcfffff 	.word	0x3fcfffff

08018490 <_strtod_r>:
 8018490:	4b01      	ldr	r3, [pc, #4]	@ (8018498 <_strtod_r+0x8>)
 8018492:	f7ff ba19 	b.w	80178c8 <_strtod_l>
 8018496:	bf00      	nop
 8018498:	2000018c 	.word	0x2000018c

0801849c <_strtol_l.isra.0>:
 801849c:	2b24      	cmp	r3, #36	@ 0x24
 801849e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80184a2:	4686      	mov	lr, r0
 80184a4:	4690      	mov	r8, r2
 80184a6:	d801      	bhi.n	80184ac <_strtol_l.isra.0+0x10>
 80184a8:	2b01      	cmp	r3, #1
 80184aa:	d106      	bne.n	80184ba <_strtol_l.isra.0+0x1e>
 80184ac:	f7fd fda8 	bl	8016000 <__errno>
 80184b0:	2316      	movs	r3, #22
 80184b2:	6003      	str	r3, [r0, #0]
 80184b4:	2000      	movs	r0, #0
 80184b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80184ba:	4834      	ldr	r0, [pc, #208]	@ (801858c <_strtol_l.isra.0+0xf0>)
 80184bc:	460d      	mov	r5, r1
 80184be:	462a      	mov	r2, r5
 80184c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80184c4:	5d06      	ldrb	r6, [r0, r4]
 80184c6:	f016 0608 	ands.w	r6, r6, #8
 80184ca:	d1f8      	bne.n	80184be <_strtol_l.isra.0+0x22>
 80184cc:	2c2d      	cmp	r4, #45	@ 0x2d
 80184ce:	d110      	bne.n	80184f2 <_strtol_l.isra.0+0x56>
 80184d0:	782c      	ldrb	r4, [r5, #0]
 80184d2:	2601      	movs	r6, #1
 80184d4:	1c95      	adds	r5, r2, #2
 80184d6:	f033 0210 	bics.w	r2, r3, #16
 80184da:	d115      	bne.n	8018508 <_strtol_l.isra.0+0x6c>
 80184dc:	2c30      	cmp	r4, #48	@ 0x30
 80184de:	d10d      	bne.n	80184fc <_strtol_l.isra.0+0x60>
 80184e0:	782a      	ldrb	r2, [r5, #0]
 80184e2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80184e6:	2a58      	cmp	r2, #88	@ 0x58
 80184e8:	d108      	bne.n	80184fc <_strtol_l.isra.0+0x60>
 80184ea:	786c      	ldrb	r4, [r5, #1]
 80184ec:	3502      	adds	r5, #2
 80184ee:	2310      	movs	r3, #16
 80184f0:	e00a      	b.n	8018508 <_strtol_l.isra.0+0x6c>
 80184f2:	2c2b      	cmp	r4, #43	@ 0x2b
 80184f4:	bf04      	itt	eq
 80184f6:	782c      	ldrbeq	r4, [r5, #0]
 80184f8:	1c95      	addeq	r5, r2, #2
 80184fa:	e7ec      	b.n	80184d6 <_strtol_l.isra.0+0x3a>
 80184fc:	2b00      	cmp	r3, #0
 80184fe:	d1f6      	bne.n	80184ee <_strtol_l.isra.0+0x52>
 8018500:	2c30      	cmp	r4, #48	@ 0x30
 8018502:	bf14      	ite	ne
 8018504:	230a      	movne	r3, #10
 8018506:	2308      	moveq	r3, #8
 8018508:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801850c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8018510:	2200      	movs	r2, #0
 8018512:	fbbc f9f3 	udiv	r9, ip, r3
 8018516:	4610      	mov	r0, r2
 8018518:	fb03 ca19 	mls	sl, r3, r9, ip
 801851c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8018520:	2f09      	cmp	r7, #9
 8018522:	d80f      	bhi.n	8018544 <_strtol_l.isra.0+0xa8>
 8018524:	463c      	mov	r4, r7
 8018526:	42a3      	cmp	r3, r4
 8018528:	dd1b      	ble.n	8018562 <_strtol_l.isra.0+0xc6>
 801852a:	1c57      	adds	r7, r2, #1
 801852c:	d007      	beq.n	801853e <_strtol_l.isra.0+0xa2>
 801852e:	4581      	cmp	r9, r0
 8018530:	d314      	bcc.n	801855c <_strtol_l.isra.0+0xc0>
 8018532:	d101      	bne.n	8018538 <_strtol_l.isra.0+0x9c>
 8018534:	45a2      	cmp	sl, r4
 8018536:	db11      	blt.n	801855c <_strtol_l.isra.0+0xc0>
 8018538:	fb00 4003 	mla	r0, r0, r3, r4
 801853c:	2201      	movs	r2, #1
 801853e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018542:	e7eb      	b.n	801851c <_strtol_l.isra.0+0x80>
 8018544:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8018548:	2f19      	cmp	r7, #25
 801854a:	d801      	bhi.n	8018550 <_strtol_l.isra.0+0xb4>
 801854c:	3c37      	subs	r4, #55	@ 0x37
 801854e:	e7ea      	b.n	8018526 <_strtol_l.isra.0+0x8a>
 8018550:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8018554:	2f19      	cmp	r7, #25
 8018556:	d804      	bhi.n	8018562 <_strtol_l.isra.0+0xc6>
 8018558:	3c57      	subs	r4, #87	@ 0x57
 801855a:	e7e4      	b.n	8018526 <_strtol_l.isra.0+0x8a>
 801855c:	f04f 32ff 	mov.w	r2, #4294967295
 8018560:	e7ed      	b.n	801853e <_strtol_l.isra.0+0xa2>
 8018562:	1c53      	adds	r3, r2, #1
 8018564:	d108      	bne.n	8018578 <_strtol_l.isra.0+0xdc>
 8018566:	2322      	movs	r3, #34	@ 0x22
 8018568:	f8ce 3000 	str.w	r3, [lr]
 801856c:	4660      	mov	r0, ip
 801856e:	f1b8 0f00 	cmp.w	r8, #0
 8018572:	d0a0      	beq.n	80184b6 <_strtol_l.isra.0+0x1a>
 8018574:	1e69      	subs	r1, r5, #1
 8018576:	e006      	b.n	8018586 <_strtol_l.isra.0+0xea>
 8018578:	b106      	cbz	r6, 801857c <_strtol_l.isra.0+0xe0>
 801857a:	4240      	negs	r0, r0
 801857c:	f1b8 0f00 	cmp.w	r8, #0
 8018580:	d099      	beq.n	80184b6 <_strtol_l.isra.0+0x1a>
 8018582:	2a00      	cmp	r2, #0
 8018584:	d1f6      	bne.n	8018574 <_strtol_l.isra.0+0xd8>
 8018586:	f8c8 1000 	str.w	r1, [r8]
 801858a:	e794      	b.n	80184b6 <_strtol_l.isra.0+0x1a>
 801858c:	0801d739 	.word	0x0801d739

08018590 <_strtol_r>:
 8018590:	f7ff bf84 	b.w	801849c <_strtol_l.isra.0>

08018594 <__ssputs_r>:
 8018594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018598:	688e      	ldr	r6, [r1, #8]
 801859a:	461f      	mov	r7, r3
 801859c:	42be      	cmp	r6, r7
 801859e:	680b      	ldr	r3, [r1, #0]
 80185a0:	4682      	mov	sl, r0
 80185a2:	460c      	mov	r4, r1
 80185a4:	4690      	mov	r8, r2
 80185a6:	d82d      	bhi.n	8018604 <__ssputs_r+0x70>
 80185a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80185ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80185b0:	d026      	beq.n	8018600 <__ssputs_r+0x6c>
 80185b2:	6965      	ldr	r5, [r4, #20]
 80185b4:	6909      	ldr	r1, [r1, #16]
 80185b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80185ba:	eba3 0901 	sub.w	r9, r3, r1
 80185be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80185c2:	1c7b      	adds	r3, r7, #1
 80185c4:	444b      	add	r3, r9
 80185c6:	106d      	asrs	r5, r5, #1
 80185c8:	429d      	cmp	r5, r3
 80185ca:	bf38      	it	cc
 80185cc:	461d      	movcc	r5, r3
 80185ce:	0553      	lsls	r3, r2, #21
 80185d0:	d527      	bpl.n	8018622 <__ssputs_r+0x8e>
 80185d2:	4629      	mov	r1, r5
 80185d4:	f7fe fc24 	bl	8016e20 <_malloc_r>
 80185d8:	4606      	mov	r6, r0
 80185da:	b360      	cbz	r0, 8018636 <__ssputs_r+0xa2>
 80185dc:	6921      	ldr	r1, [r4, #16]
 80185de:	464a      	mov	r2, r9
 80185e0:	f7fd fd3b 	bl	801605a <memcpy>
 80185e4:	89a3      	ldrh	r3, [r4, #12]
 80185e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80185ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80185ee:	81a3      	strh	r3, [r4, #12]
 80185f0:	6126      	str	r6, [r4, #16]
 80185f2:	6165      	str	r5, [r4, #20]
 80185f4:	444e      	add	r6, r9
 80185f6:	eba5 0509 	sub.w	r5, r5, r9
 80185fa:	6026      	str	r6, [r4, #0]
 80185fc:	60a5      	str	r5, [r4, #8]
 80185fe:	463e      	mov	r6, r7
 8018600:	42be      	cmp	r6, r7
 8018602:	d900      	bls.n	8018606 <__ssputs_r+0x72>
 8018604:	463e      	mov	r6, r7
 8018606:	6820      	ldr	r0, [r4, #0]
 8018608:	4632      	mov	r2, r6
 801860a:	4641      	mov	r1, r8
 801860c:	f000 f9c6 	bl	801899c <memmove>
 8018610:	68a3      	ldr	r3, [r4, #8]
 8018612:	1b9b      	subs	r3, r3, r6
 8018614:	60a3      	str	r3, [r4, #8]
 8018616:	6823      	ldr	r3, [r4, #0]
 8018618:	4433      	add	r3, r6
 801861a:	6023      	str	r3, [r4, #0]
 801861c:	2000      	movs	r0, #0
 801861e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018622:	462a      	mov	r2, r5
 8018624:	f000 fd7d 	bl	8019122 <_realloc_r>
 8018628:	4606      	mov	r6, r0
 801862a:	2800      	cmp	r0, #0
 801862c:	d1e0      	bne.n	80185f0 <__ssputs_r+0x5c>
 801862e:	6921      	ldr	r1, [r4, #16]
 8018630:	4650      	mov	r0, sl
 8018632:	f7fe fb81 	bl	8016d38 <_free_r>
 8018636:	230c      	movs	r3, #12
 8018638:	f8ca 3000 	str.w	r3, [sl]
 801863c:	89a3      	ldrh	r3, [r4, #12]
 801863e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018642:	81a3      	strh	r3, [r4, #12]
 8018644:	f04f 30ff 	mov.w	r0, #4294967295
 8018648:	e7e9      	b.n	801861e <__ssputs_r+0x8a>
	...

0801864c <_svfiprintf_r>:
 801864c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018650:	4698      	mov	r8, r3
 8018652:	898b      	ldrh	r3, [r1, #12]
 8018654:	061b      	lsls	r3, r3, #24
 8018656:	b09d      	sub	sp, #116	@ 0x74
 8018658:	4607      	mov	r7, r0
 801865a:	460d      	mov	r5, r1
 801865c:	4614      	mov	r4, r2
 801865e:	d510      	bpl.n	8018682 <_svfiprintf_r+0x36>
 8018660:	690b      	ldr	r3, [r1, #16]
 8018662:	b973      	cbnz	r3, 8018682 <_svfiprintf_r+0x36>
 8018664:	2140      	movs	r1, #64	@ 0x40
 8018666:	f7fe fbdb 	bl	8016e20 <_malloc_r>
 801866a:	6028      	str	r0, [r5, #0]
 801866c:	6128      	str	r0, [r5, #16]
 801866e:	b930      	cbnz	r0, 801867e <_svfiprintf_r+0x32>
 8018670:	230c      	movs	r3, #12
 8018672:	603b      	str	r3, [r7, #0]
 8018674:	f04f 30ff 	mov.w	r0, #4294967295
 8018678:	b01d      	add	sp, #116	@ 0x74
 801867a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801867e:	2340      	movs	r3, #64	@ 0x40
 8018680:	616b      	str	r3, [r5, #20]
 8018682:	2300      	movs	r3, #0
 8018684:	9309      	str	r3, [sp, #36]	@ 0x24
 8018686:	2320      	movs	r3, #32
 8018688:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801868c:	f8cd 800c 	str.w	r8, [sp, #12]
 8018690:	2330      	movs	r3, #48	@ 0x30
 8018692:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018830 <_svfiprintf_r+0x1e4>
 8018696:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801869a:	f04f 0901 	mov.w	r9, #1
 801869e:	4623      	mov	r3, r4
 80186a0:	469a      	mov	sl, r3
 80186a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80186a6:	b10a      	cbz	r2, 80186ac <_svfiprintf_r+0x60>
 80186a8:	2a25      	cmp	r2, #37	@ 0x25
 80186aa:	d1f9      	bne.n	80186a0 <_svfiprintf_r+0x54>
 80186ac:	ebba 0b04 	subs.w	fp, sl, r4
 80186b0:	d00b      	beq.n	80186ca <_svfiprintf_r+0x7e>
 80186b2:	465b      	mov	r3, fp
 80186b4:	4622      	mov	r2, r4
 80186b6:	4629      	mov	r1, r5
 80186b8:	4638      	mov	r0, r7
 80186ba:	f7ff ff6b 	bl	8018594 <__ssputs_r>
 80186be:	3001      	adds	r0, #1
 80186c0:	f000 80a7 	beq.w	8018812 <_svfiprintf_r+0x1c6>
 80186c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80186c6:	445a      	add	r2, fp
 80186c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80186ca:	f89a 3000 	ldrb.w	r3, [sl]
 80186ce:	2b00      	cmp	r3, #0
 80186d0:	f000 809f 	beq.w	8018812 <_svfiprintf_r+0x1c6>
 80186d4:	2300      	movs	r3, #0
 80186d6:	f04f 32ff 	mov.w	r2, #4294967295
 80186da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80186de:	f10a 0a01 	add.w	sl, sl, #1
 80186e2:	9304      	str	r3, [sp, #16]
 80186e4:	9307      	str	r3, [sp, #28]
 80186e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80186ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80186ec:	4654      	mov	r4, sl
 80186ee:	2205      	movs	r2, #5
 80186f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80186f4:	484e      	ldr	r0, [pc, #312]	@ (8018830 <_svfiprintf_r+0x1e4>)
 80186f6:	f7e7 fd43 	bl	8000180 <memchr>
 80186fa:	9a04      	ldr	r2, [sp, #16]
 80186fc:	b9d8      	cbnz	r0, 8018736 <_svfiprintf_r+0xea>
 80186fe:	06d0      	lsls	r0, r2, #27
 8018700:	bf44      	itt	mi
 8018702:	2320      	movmi	r3, #32
 8018704:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018708:	0711      	lsls	r1, r2, #28
 801870a:	bf44      	itt	mi
 801870c:	232b      	movmi	r3, #43	@ 0x2b
 801870e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018712:	f89a 3000 	ldrb.w	r3, [sl]
 8018716:	2b2a      	cmp	r3, #42	@ 0x2a
 8018718:	d015      	beq.n	8018746 <_svfiprintf_r+0xfa>
 801871a:	9a07      	ldr	r2, [sp, #28]
 801871c:	4654      	mov	r4, sl
 801871e:	2000      	movs	r0, #0
 8018720:	f04f 0c0a 	mov.w	ip, #10
 8018724:	4621      	mov	r1, r4
 8018726:	f811 3b01 	ldrb.w	r3, [r1], #1
 801872a:	3b30      	subs	r3, #48	@ 0x30
 801872c:	2b09      	cmp	r3, #9
 801872e:	d94b      	bls.n	80187c8 <_svfiprintf_r+0x17c>
 8018730:	b1b0      	cbz	r0, 8018760 <_svfiprintf_r+0x114>
 8018732:	9207      	str	r2, [sp, #28]
 8018734:	e014      	b.n	8018760 <_svfiprintf_r+0x114>
 8018736:	eba0 0308 	sub.w	r3, r0, r8
 801873a:	fa09 f303 	lsl.w	r3, r9, r3
 801873e:	4313      	orrs	r3, r2
 8018740:	9304      	str	r3, [sp, #16]
 8018742:	46a2      	mov	sl, r4
 8018744:	e7d2      	b.n	80186ec <_svfiprintf_r+0xa0>
 8018746:	9b03      	ldr	r3, [sp, #12]
 8018748:	1d19      	adds	r1, r3, #4
 801874a:	681b      	ldr	r3, [r3, #0]
 801874c:	9103      	str	r1, [sp, #12]
 801874e:	2b00      	cmp	r3, #0
 8018750:	bfbb      	ittet	lt
 8018752:	425b      	neglt	r3, r3
 8018754:	f042 0202 	orrlt.w	r2, r2, #2
 8018758:	9307      	strge	r3, [sp, #28]
 801875a:	9307      	strlt	r3, [sp, #28]
 801875c:	bfb8      	it	lt
 801875e:	9204      	strlt	r2, [sp, #16]
 8018760:	7823      	ldrb	r3, [r4, #0]
 8018762:	2b2e      	cmp	r3, #46	@ 0x2e
 8018764:	d10a      	bne.n	801877c <_svfiprintf_r+0x130>
 8018766:	7863      	ldrb	r3, [r4, #1]
 8018768:	2b2a      	cmp	r3, #42	@ 0x2a
 801876a:	d132      	bne.n	80187d2 <_svfiprintf_r+0x186>
 801876c:	9b03      	ldr	r3, [sp, #12]
 801876e:	1d1a      	adds	r2, r3, #4
 8018770:	681b      	ldr	r3, [r3, #0]
 8018772:	9203      	str	r2, [sp, #12]
 8018774:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018778:	3402      	adds	r4, #2
 801877a:	9305      	str	r3, [sp, #20]
 801877c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018840 <_svfiprintf_r+0x1f4>
 8018780:	7821      	ldrb	r1, [r4, #0]
 8018782:	2203      	movs	r2, #3
 8018784:	4650      	mov	r0, sl
 8018786:	f7e7 fcfb 	bl	8000180 <memchr>
 801878a:	b138      	cbz	r0, 801879c <_svfiprintf_r+0x150>
 801878c:	9b04      	ldr	r3, [sp, #16]
 801878e:	eba0 000a 	sub.w	r0, r0, sl
 8018792:	2240      	movs	r2, #64	@ 0x40
 8018794:	4082      	lsls	r2, r0
 8018796:	4313      	orrs	r3, r2
 8018798:	3401      	adds	r4, #1
 801879a:	9304      	str	r3, [sp, #16]
 801879c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80187a0:	4824      	ldr	r0, [pc, #144]	@ (8018834 <_svfiprintf_r+0x1e8>)
 80187a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80187a6:	2206      	movs	r2, #6
 80187a8:	f7e7 fcea 	bl	8000180 <memchr>
 80187ac:	2800      	cmp	r0, #0
 80187ae:	d036      	beq.n	801881e <_svfiprintf_r+0x1d2>
 80187b0:	4b21      	ldr	r3, [pc, #132]	@ (8018838 <_svfiprintf_r+0x1ec>)
 80187b2:	bb1b      	cbnz	r3, 80187fc <_svfiprintf_r+0x1b0>
 80187b4:	9b03      	ldr	r3, [sp, #12]
 80187b6:	3307      	adds	r3, #7
 80187b8:	f023 0307 	bic.w	r3, r3, #7
 80187bc:	3308      	adds	r3, #8
 80187be:	9303      	str	r3, [sp, #12]
 80187c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80187c2:	4433      	add	r3, r6
 80187c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80187c6:	e76a      	b.n	801869e <_svfiprintf_r+0x52>
 80187c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80187cc:	460c      	mov	r4, r1
 80187ce:	2001      	movs	r0, #1
 80187d0:	e7a8      	b.n	8018724 <_svfiprintf_r+0xd8>
 80187d2:	2300      	movs	r3, #0
 80187d4:	3401      	adds	r4, #1
 80187d6:	9305      	str	r3, [sp, #20]
 80187d8:	4619      	mov	r1, r3
 80187da:	f04f 0c0a 	mov.w	ip, #10
 80187de:	4620      	mov	r0, r4
 80187e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80187e4:	3a30      	subs	r2, #48	@ 0x30
 80187e6:	2a09      	cmp	r2, #9
 80187e8:	d903      	bls.n	80187f2 <_svfiprintf_r+0x1a6>
 80187ea:	2b00      	cmp	r3, #0
 80187ec:	d0c6      	beq.n	801877c <_svfiprintf_r+0x130>
 80187ee:	9105      	str	r1, [sp, #20]
 80187f0:	e7c4      	b.n	801877c <_svfiprintf_r+0x130>
 80187f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80187f6:	4604      	mov	r4, r0
 80187f8:	2301      	movs	r3, #1
 80187fa:	e7f0      	b.n	80187de <_svfiprintf_r+0x192>
 80187fc:	ab03      	add	r3, sp, #12
 80187fe:	9300      	str	r3, [sp, #0]
 8018800:	462a      	mov	r2, r5
 8018802:	4b0e      	ldr	r3, [pc, #56]	@ (801883c <_svfiprintf_r+0x1f0>)
 8018804:	a904      	add	r1, sp, #16
 8018806:	4638      	mov	r0, r7
 8018808:	f7fc fc28 	bl	801505c <_printf_float>
 801880c:	1c42      	adds	r2, r0, #1
 801880e:	4606      	mov	r6, r0
 8018810:	d1d6      	bne.n	80187c0 <_svfiprintf_r+0x174>
 8018812:	89ab      	ldrh	r3, [r5, #12]
 8018814:	065b      	lsls	r3, r3, #25
 8018816:	f53f af2d 	bmi.w	8018674 <_svfiprintf_r+0x28>
 801881a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801881c:	e72c      	b.n	8018678 <_svfiprintf_r+0x2c>
 801881e:	ab03      	add	r3, sp, #12
 8018820:	9300      	str	r3, [sp, #0]
 8018822:	462a      	mov	r2, r5
 8018824:	4b05      	ldr	r3, [pc, #20]	@ (801883c <_svfiprintf_r+0x1f0>)
 8018826:	a904      	add	r1, sp, #16
 8018828:	4638      	mov	r0, r7
 801882a:	f7fc feaf 	bl	801558c <_printf_i>
 801882e:	e7ed      	b.n	801880c <_svfiprintf_r+0x1c0>
 8018830:	0801d531 	.word	0x0801d531
 8018834:	0801d53b 	.word	0x0801d53b
 8018838:	0801505d 	.word	0x0801505d
 801883c:	08018595 	.word	0x08018595
 8018840:	0801d537 	.word	0x0801d537

08018844 <__sflush_r>:
 8018844:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801884c:	0716      	lsls	r6, r2, #28
 801884e:	4605      	mov	r5, r0
 8018850:	460c      	mov	r4, r1
 8018852:	d454      	bmi.n	80188fe <__sflush_r+0xba>
 8018854:	684b      	ldr	r3, [r1, #4]
 8018856:	2b00      	cmp	r3, #0
 8018858:	dc02      	bgt.n	8018860 <__sflush_r+0x1c>
 801885a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801885c:	2b00      	cmp	r3, #0
 801885e:	dd48      	ble.n	80188f2 <__sflush_r+0xae>
 8018860:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8018862:	2e00      	cmp	r6, #0
 8018864:	d045      	beq.n	80188f2 <__sflush_r+0xae>
 8018866:	2300      	movs	r3, #0
 8018868:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801886c:	682f      	ldr	r7, [r5, #0]
 801886e:	6a21      	ldr	r1, [r4, #32]
 8018870:	602b      	str	r3, [r5, #0]
 8018872:	d030      	beq.n	80188d6 <__sflush_r+0x92>
 8018874:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8018876:	89a3      	ldrh	r3, [r4, #12]
 8018878:	0759      	lsls	r1, r3, #29
 801887a:	d505      	bpl.n	8018888 <__sflush_r+0x44>
 801887c:	6863      	ldr	r3, [r4, #4]
 801887e:	1ad2      	subs	r2, r2, r3
 8018880:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8018882:	b10b      	cbz	r3, 8018888 <__sflush_r+0x44>
 8018884:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8018886:	1ad2      	subs	r2, r2, r3
 8018888:	2300      	movs	r3, #0
 801888a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801888c:	6a21      	ldr	r1, [r4, #32]
 801888e:	4628      	mov	r0, r5
 8018890:	47b0      	blx	r6
 8018892:	1c43      	adds	r3, r0, #1
 8018894:	89a3      	ldrh	r3, [r4, #12]
 8018896:	d106      	bne.n	80188a6 <__sflush_r+0x62>
 8018898:	6829      	ldr	r1, [r5, #0]
 801889a:	291d      	cmp	r1, #29
 801889c:	d82b      	bhi.n	80188f6 <__sflush_r+0xb2>
 801889e:	4a2a      	ldr	r2, [pc, #168]	@ (8018948 <__sflush_r+0x104>)
 80188a0:	40ca      	lsrs	r2, r1
 80188a2:	07d6      	lsls	r6, r2, #31
 80188a4:	d527      	bpl.n	80188f6 <__sflush_r+0xb2>
 80188a6:	2200      	movs	r2, #0
 80188a8:	6062      	str	r2, [r4, #4]
 80188aa:	04d9      	lsls	r1, r3, #19
 80188ac:	6922      	ldr	r2, [r4, #16]
 80188ae:	6022      	str	r2, [r4, #0]
 80188b0:	d504      	bpl.n	80188bc <__sflush_r+0x78>
 80188b2:	1c42      	adds	r2, r0, #1
 80188b4:	d101      	bne.n	80188ba <__sflush_r+0x76>
 80188b6:	682b      	ldr	r3, [r5, #0]
 80188b8:	b903      	cbnz	r3, 80188bc <__sflush_r+0x78>
 80188ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80188bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80188be:	602f      	str	r7, [r5, #0]
 80188c0:	b1b9      	cbz	r1, 80188f2 <__sflush_r+0xae>
 80188c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80188c6:	4299      	cmp	r1, r3
 80188c8:	d002      	beq.n	80188d0 <__sflush_r+0x8c>
 80188ca:	4628      	mov	r0, r5
 80188cc:	f7fe fa34 	bl	8016d38 <_free_r>
 80188d0:	2300      	movs	r3, #0
 80188d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80188d4:	e00d      	b.n	80188f2 <__sflush_r+0xae>
 80188d6:	2301      	movs	r3, #1
 80188d8:	4628      	mov	r0, r5
 80188da:	47b0      	blx	r6
 80188dc:	4602      	mov	r2, r0
 80188de:	1c50      	adds	r0, r2, #1
 80188e0:	d1c9      	bne.n	8018876 <__sflush_r+0x32>
 80188e2:	682b      	ldr	r3, [r5, #0]
 80188e4:	2b00      	cmp	r3, #0
 80188e6:	d0c6      	beq.n	8018876 <__sflush_r+0x32>
 80188e8:	2b1d      	cmp	r3, #29
 80188ea:	d001      	beq.n	80188f0 <__sflush_r+0xac>
 80188ec:	2b16      	cmp	r3, #22
 80188ee:	d11e      	bne.n	801892e <__sflush_r+0xea>
 80188f0:	602f      	str	r7, [r5, #0]
 80188f2:	2000      	movs	r0, #0
 80188f4:	e022      	b.n	801893c <__sflush_r+0xf8>
 80188f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80188fa:	b21b      	sxth	r3, r3
 80188fc:	e01b      	b.n	8018936 <__sflush_r+0xf2>
 80188fe:	690f      	ldr	r7, [r1, #16]
 8018900:	2f00      	cmp	r7, #0
 8018902:	d0f6      	beq.n	80188f2 <__sflush_r+0xae>
 8018904:	0793      	lsls	r3, r2, #30
 8018906:	680e      	ldr	r6, [r1, #0]
 8018908:	bf08      	it	eq
 801890a:	694b      	ldreq	r3, [r1, #20]
 801890c:	600f      	str	r7, [r1, #0]
 801890e:	bf18      	it	ne
 8018910:	2300      	movne	r3, #0
 8018912:	eba6 0807 	sub.w	r8, r6, r7
 8018916:	608b      	str	r3, [r1, #8]
 8018918:	f1b8 0f00 	cmp.w	r8, #0
 801891c:	dde9      	ble.n	80188f2 <__sflush_r+0xae>
 801891e:	6a21      	ldr	r1, [r4, #32]
 8018920:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8018922:	4643      	mov	r3, r8
 8018924:	463a      	mov	r2, r7
 8018926:	4628      	mov	r0, r5
 8018928:	47b0      	blx	r6
 801892a:	2800      	cmp	r0, #0
 801892c:	dc08      	bgt.n	8018940 <__sflush_r+0xfc>
 801892e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018932:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018936:	81a3      	strh	r3, [r4, #12]
 8018938:	f04f 30ff 	mov.w	r0, #4294967295
 801893c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018940:	4407      	add	r7, r0
 8018942:	eba8 0800 	sub.w	r8, r8, r0
 8018946:	e7e7      	b.n	8018918 <__sflush_r+0xd4>
 8018948:	20400001 	.word	0x20400001

0801894c <_fflush_r>:
 801894c:	b538      	push	{r3, r4, r5, lr}
 801894e:	690b      	ldr	r3, [r1, #16]
 8018950:	4605      	mov	r5, r0
 8018952:	460c      	mov	r4, r1
 8018954:	b913      	cbnz	r3, 801895c <_fflush_r+0x10>
 8018956:	2500      	movs	r5, #0
 8018958:	4628      	mov	r0, r5
 801895a:	bd38      	pop	{r3, r4, r5, pc}
 801895c:	b118      	cbz	r0, 8018966 <_fflush_r+0x1a>
 801895e:	6a03      	ldr	r3, [r0, #32]
 8018960:	b90b      	cbnz	r3, 8018966 <_fflush_r+0x1a>
 8018962:	f7fd f9cb 	bl	8015cfc <__sinit>
 8018966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801896a:	2b00      	cmp	r3, #0
 801896c:	d0f3      	beq.n	8018956 <_fflush_r+0xa>
 801896e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8018970:	07d0      	lsls	r0, r2, #31
 8018972:	d404      	bmi.n	801897e <_fflush_r+0x32>
 8018974:	0599      	lsls	r1, r3, #22
 8018976:	d402      	bmi.n	801897e <_fflush_r+0x32>
 8018978:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801897a:	f7fd fb6c 	bl	8016056 <__retarget_lock_acquire_recursive>
 801897e:	4628      	mov	r0, r5
 8018980:	4621      	mov	r1, r4
 8018982:	f7ff ff5f 	bl	8018844 <__sflush_r>
 8018986:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018988:	07da      	lsls	r2, r3, #31
 801898a:	4605      	mov	r5, r0
 801898c:	d4e4      	bmi.n	8018958 <_fflush_r+0xc>
 801898e:	89a3      	ldrh	r3, [r4, #12]
 8018990:	059b      	lsls	r3, r3, #22
 8018992:	d4e1      	bmi.n	8018958 <_fflush_r+0xc>
 8018994:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018996:	f7fd fb5f 	bl	8016058 <__retarget_lock_release_recursive>
 801899a:	e7dd      	b.n	8018958 <_fflush_r+0xc>

0801899c <memmove>:
 801899c:	4288      	cmp	r0, r1
 801899e:	b510      	push	{r4, lr}
 80189a0:	eb01 0402 	add.w	r4, r1, r2
 80189a4:	d902      	bls.n	80189ac <memmove+0x10>
 80189a6:	4284      	cmp	r4, r0
 80189a8:	4623      	mov	r3, r4
 80189aa:	d807      	bhi.n	80189bc <memmove+0x20>
 80189ac:	1e43      	subs	r3, r0, #1
 80189ae:	42a1      	cmp	r1, r4
 80189b0:	d008      	beq.n	80189c4 <memmove+0x28>
 80189b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80189b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80189ba:	e7f8      	b.n	80189ae <memmove+0x12>
 80189bc:	4402      	add	r2, r0
 80189be:	4601      	mov	r1, r0
 80189c0:	428a      	cmp	r2, r1
 80189c2:	d100      	bne.n	80189c6 <memmove+0x2a>
 80189c4:	bd10      	pop	{r4, pc}
 80189c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80189ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80189ce:	e7f7      	b.n	80189c0 <memmove+0x24>

080189d0 <strncmp>:
 80189d0:	b510      	push	{r4, lr}
 80189d2:	b16a      	cbz	r2, 80189f0 <strncmp+0x20>
 80189d4:	3901      	subs	r1, #1
 80189d6:	1884      	adds	r4, r0, r2
 80189d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80189dc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80189e0:	429a      	cmp	r2, r3
 80189e2:	d103      	bne.n	80189ec <strncmp+0x1c>
 80189e4:	42a0      	cmp	r0, r4
 80189e6:	d001      	beq.n	80189ec <strncmp+0x1c>
 80189e8:	2a00      	cmp	r2, #0
 80189ea:	d1f5      	bne.n	80189d8 <strncmp+0x8>
 80189ec:	1ad0      	subs	r0, r2, r3
 80189ee:	bd10      	pop	{r4, pc}
 80189f0:	4610      	mov	r0, r2
 80189f2:	e7fc      	b.n	80189ee <strncmp+0x1e>

080189f4 <_sbrk_r>:
 80189f4:	b538      	push	{r3, r4, r5, lr}
 80189f6:	4d06      	ldr	r5, [pc, #24]	@ (8018a10 <_sbrk_r+0x1c>)
 80189f8:	2300      	movs	r3, #0
 80189fa:	4604      	mov	r4, r0
 80189fc:	4608      	mov	r0, r1
 80189fe:	602b      	str	r3, [r5, #0]
 8018a00:	f7ec f9ac 	bl	8004d5c <_sbrk>
 8018a04:	1c43      	adds	r3, r0, #1
 8018a06:	d102      	bne.n	8018a0e <_sbrk_r+0x1a>
 8018a08:	682b      	ldr	r3, [r5, #0]
 8018a0a:	b103      	cbz	r3, 8018a0e <_sbrk_r+0x1a>
 8018a0c:	6023      	str	r3, [r4, #0]
 8018a0e:	bd38      	pop	{r3, r4, r5, pc}
 8018a10:	200059f8 	.word	0x200059f8
 8018a14:	00000000 	.word	0x00000000

08018a18 <nan>:
 8018a18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8018a20 <nan+0x8>
 8018a1c:	4770      	bx	lr
 8018a1e:	bf00      	nop
 8018a20:	00000000 	.word	0x00000000
 8018a24:	7ff80000 	.word	0x7ff80000

08018a28 <__assert_func>:
 8018a28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8018a2a:	4614      	mov	r4, r2
 8018a2c:	461a      	mov	r2, r3
 8018a2e:	4b09      	ldr	r3, [pc, #36]	@ (8018a54 <__assert_func+0x2c>)
 8018a30:	681b      	ldr	r3, [r3, #0]
 8018a32:	4605      	mov	r5, r0
 8018a34:	68d8      	ldr	r0, [r3, #12]
 8018a36:	b14c      	cbz	r4, 8018a4c <__assert_func+0x24>
 8018a38:	4b07      	ldr	r3, [pc, #28]	@ (8018a58 <__assert_func+0x30>)
 8018a3a:	9100      	str	r1, [sp, #0]
 8018a3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8018a40:	4906      	ldr	r1, [pc, #24]	@ (8018a5c <__assert_func+0x34>)
 8018a42:	462b      	mov	r3, r5
 8018a44:	f000 fba8 	bl	8019198 <fiprintf>
 8018a48:	f000 fbb8 	bl	80191bc <abort>
 8018a4c:	4b04      	ldr	r3, [pc, #16]	@ (8018a60 <__assert_func+0x38>)
 8018a4e:	461c      	mov	r4, r3
 8018a50:	e7f3      	b.n	8018a3a <__assert_func+0x12>
 8018a52:	bf00      	nop
 8018a54:	2000013c 	.word	0x2000013c
 8018a58:	0801d54a 	.word	0x0801d54a
 8018a5c:	0801d557 	.word	0x0801d557
 8018a60:	0801d585 	.word	0x0801d585

08018a64 <_calloc_r>:
 8018a64:	b570      	push	{r4, r5, r6, lr}
 8018a66:	fba1 5402 	umull	r5, r4, r1, r2
 8018a6a:	b934      	cbnz	r4, 8018a7a <_calloc_r+0x16>
 8018a6c:	4629      	mov	r1, r5
 8018a6e:	f7fe f9d7 	bl	8016e20 <_malloc_r>
 8018a72:	4606      	mov	r6, r0
 8018a74:	b928      	cbnz	r0, 8018a82 <_calloc_r+0x1e>
 8018a76:	4630      	mov	r0, r6
 8018a78:	bd70      	pop	{r4, r5, r6, pc}
 8018a7a:	220c      	movs	r2, #12
 8018a7c:	6002      	str	r2, [r0, #0]
 8018a7e:	2600      	movs	r6, #0
 8018a80:	e7f9      	b.n	8018a76 <_calloc_r+0x12>
 8018a82:	462a      	mov	r2, r5
 8018a84:	4621      	mov	r1, r4
 8018a86:	f7fd fa0a 	bl	8015e9e <memset>
 8018a8a:	e7f4      	b.n	8018a76 <_calloc_r+0x12>

08018a8c <rshift>:
 8018a8c:	6903      	ldr	r3, [r0, #16]
 8018a8e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8018a92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018a96:	ea4f 1261 	mov.w	r2, r1, asr #5
 8018a9a:	f100 0414 	add.w	r4, r0, #20
 8018a9e:	dd45      	ble.n	8018b2c <rshift+0xa0>
 8018aa0:	f011 011f 	ands.w	r1, r1, #31
 8018aa4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8018aa8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8018aac:	d10c      	bne.n	8018ac8 <rshift+0x3c>
 8018aae:	f100 0710 	add.w	r7, r0, #16
 8018ab2:	4629      	mov	r1, r5
 8018ab4:	42b1      	cmp	r1, r6
 8018ab6:	d334      	bcc.n	8018b22 <rshift+0x96>
 8018ab8:	1a9b      	subs	r3, r3, r2
 8018aba:	009b      	lsls	r3, r3, #2
 8018abc:	1eea      	subs	r2, r5, #3
 8018abe:	4296      	cmp	r6, r2
 8018ac0:	bf38      	it	cc
 8018ac2:	2300      	movcc	r3, #0
 8018ac4:	4423      	add	r3, r4
 8018ac6:	e015      	b.n	8018af4 <rshift+0x68>
 8018ac8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8018acc:	f1c1 0820 	rsb	r8, r1, #32
 8018ad0:	40cf      	lsrs	r7, r1
 8018ad2:	f105 0e04 	add.w	lr, r5, #4
 8018ad6:	46a1      	mov	r9, r4
 8018ad8:	4576      	cmp	r6, lr
 8018ada:	46f4      	mov	ip, lr
 8018adc:	d815      	bhi.n	8018b0a <rshift+0x7e>
 8018ade:	1a9a      	subs	r2, r3, r2
 8018ae0:	0092      	lsls	r2, r2, #2
 8018ae2:	3a04      	subs	r2, #4
 8018ae4:	3501      	adds	r5, #1
 8018ae6:	42ae      	cmp	r6, r5
 8018ae8:	bf38      	it	cc
 8018aea:	2200      	movcc	r2, #0
 8018aec:	18a3      	adds	r3, r4, r2
 8018aee:	50a7      	str	r7, [r4, r2]
 8018af0:	b107      	cbz	r7, 8018af4 <rshift+0x68>
 8018af2:	3304      	adds	r3, #4
 8018af4:	1b1a      	subs	r2, r3, r4
 8018af6:	42a3      	cmp	r3, r4
 8018af8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8018afc:	bf08      	it	eq
 8018afe:	2300      	moveq	r3, #0
 8018b00:	6102      	str	r2, [r0, #16]
 8018b02:	bf08      	it	eq
 8018b04:	6143      	streq	r3, [r0, #20]
 8018b06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018b0a:	f8dc c000 	ldr.w	ip, [ip]
 8018b0e:	fa0c fc08 	lsl.w	ip, ip, r8
 8018b12:	ea4c 0707 	orr.w	r7, ip, r7
 8018b16:	f849 7b04 	str.w	r7, [r9], #4
 8018b1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8018b1e:	40cf      	lsrs	r7, r1
 8018b20:	e7da      	b.n	8018ad8 <rshift+0x4c>
 8018b22:	f851 cb04 	ldr.w	ip, [r1], #4
 8018b26:	f847 cf04 	str.w	ip, [r7, #4]!
 8018b2a:	e7c3      	b.n	8018ab4 <rshift+0x28>
 8018b2c:	4623      	mov	r3, r4
 8018b2e:	e7e1      	b.n	8018af4 <rshift+0x68>

08018b30 <__hexdig_fun>:
 8018b30:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8018b34:	2b09      	cmp	r3, #9
 8018b36:	d802      	bhi.n	8018b3e <__hexdig_fun+0xe>
 8018b38:	3820      	subs	r0, #32
 8018b3a:	b2c0      	uxtb	r0, r0
 8018b3c:	4770      	bx	lr
 8018b3e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8018b42:	2b05      	cmp	r3, #5
 8018b44:	d801      	bhi.n	8018b4a <__hexdig_fun+0x1a>
 8018b46:	3847      	subs	r0, #71	@ 0x47
 8018b48:	e7f7      	b.n	8018b3a <__hexdig_fun+0xa>
 8018b4a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8018b4e:	2b05      	cmp	r3, #5
 8018b50:	d801      	bhi.n	8018b56 <__hexdig_fun+0x26>
 8018b52:	3827      	subs	r0, #39	@ 0x27
 8018b54:	e7f1      	b.n	8018b3a <__hexdig_fun+0xa>
 8018b56:	2000      	movs	r0, #0
 8018b58:	4770      	bx	lr
	...

08018b5c <__gethex>:
 8018b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b60:	b085      	sub	sp, #20
 8018b62:	468a      	mov	sl, r1
 8018b64:	9302      	str	r3, [sp, #8]
 8018b66:	680b      	ldr	r3, [r1, #0]
 8018b68:	9001      	str	r0, [sp, #4]
 8018b6a:	4690      	mov	r8, r2
 8018b6c:	1c9c      	adds	r4, r3, #2
 8018b6e:	46a1      	mov	r9, r4
 8018b70:	f814 0b01 	ldrb.w	r0, [r4], #1
 8018b74:	2830      	cmp	r0, #48	@ 0x30
 8018b76:	d0fa      	beq.n	8018b6e <__gethex+0x12>
 8018b78:	eba9 0303 	sub.w	r3, r9, r3
 8018b7c:	f1a3 0b02 	sub.w	fp, r3, #2
 8018b80:	f7ff ffd6 	bl	8018b30 <__hexdig_fun>
 8018b84:	4605      	mov	r5, r0
 8018b86:	2800      	cmp	r0, #0
 8018b88:	d168      	bne.n	8018c5c <__gethex+0x100>
 8018b8a:	49a0      	ldr	r1, [pc, #640]	@ (8018e0c <__gethex+0x2b0>)
 8018b8c:	2201      	movs	r2, #1
 8018b8e:	4648      	mov	r0, r9
 8018b90:	f7ff ff1e 	bl	80189d0 <strncmp>
 8018b94:	4607      	mov	r7, r0
 8018b96:	2800      	cmp	r0, #0
 8018b98:	d167      	bne.n	8018c6a <__gethex+0x10e>
 8018b9a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8018b9e:	4626      	mov	r6, r4
 8018ba0:	f7ff ffc6 	bl	8018b30 <__hexdig_fun>
 8018ba4:	2800      	cmp	r0, #0
 8018ba6:	d062      	beq.n	8018c6e <__gethex+0x112>
 8018ba8:	4623      	mov	r3, r4
 8018baa:	7818      	ldrb	r0, [r3, #0]
 8018bac:	2830      	cmp	r0, #48	@ 0x30
 8018bae:	4699      	mov	r9, r3
 8018bb0:	f103 0301 	add.w	r3, r3, #1
 8018bb4:	d0f9      	beq.n	8018baa <__gethex+0x4e>
 8018bb6:	f7ff ffbb 	bl	8018b30 <__hexdig_fun>
 8018bba:	fab0 f580 	clz	r5, r0
 8018bbe:	096d      	lsrs	r5, r5, #5
 8018bc0:	f04f 0b01 	mov.w	fp, #1
 8018bc4:	464a      	mov	r2, r9
 8018bc6:	4616      	mov	r6, r2
 8018bc8:	3201      	adds	r2, #1
 8018bca:	7830      	ldrb	r0, [r6, #0]
 8018bcc:	f7ff ffb0 	bl	8018b30 <__hexdig_fun>
 8018bd0:	2800      	cmp	r0, #0
 8018bd2:	d1f8      	bne.n	8018bc6 <__gethex+0x6a>
 8018bd4:	498d      	ldr	r1, [pc, #564]	@ (8018e0c <__gethex+0x2b0>)
 8018bd6:	2201      	movs	r2, #1
 8018bd8:	4630      	mov	r0, r6
 8018bda:	f7ff fef9 	bl	80189d0 <strncmp>
 8018bde:	2800      	cmp	r0, #0
 8018be0:	d13f      	bne.n	8018c62 <__gethex+0x106>
 8018be2:	b944      	cbnz	r4, 8018bf6 <__gethex+0x9a>
 8018be4:	1c74      	adds	r4, r6, #1
 8018be6:	4622      	mov	r2, r4
 8018be8:	4616      	mov	r6, r2
 8018bea:	3201      	adds	r2, #1
 8018bec:	7830      	ldrb	r0, [r6, #0]
 8018bee:	f7ff ff9f 	bl	8018b30 <__hexdig_fun>
 8018bf2:	2800      	cmp	r0, #0
 8018bf4:	d1f8      	bne.n	8018be8 <__gethex+0x8c>
 8018bf6:	1ba4      	subs	r4, r4, r6
 8018bf8:	00a7      	lsls	r7, r4, #2
 8018bfa:	7833      	ldrb	r3, [r6, #0]
 8018bfc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8018c00:	2b50      	cmp	r3, #80	@ 0x50
 8018c02:	d13e      	bne.n	8018c82 <__gethex+0x126>
 8018c04:	7873      	ldrb	r3, [r6, #1]
 8018c06:	2b2b      	cmp	r3, #43	@ 0x2b
 8018c08:	d033      	beq.n	8018c72 <__gethex+0x116>
 8018c0a:	2b2d      	cmp	r3, #45	@ 0x2d
 8018c0c:	d034      	beq.n	8018c78 <__gethex+0x11c>
 8018c0e:	1c71      	adds	r1, r6, #1
 8018c10:	2400      	movs	r4, #0
 8018c12:	7808      	ldrb	r0, [r1, #0]
 8018c14:	f7ff ff8c 	bl	8018b30 <__hexdig_fun>
 8018c18:	1e43      	subs	r3, r0, #1
 8018c1a:	b2db      	uxtb	r3, r3
 8018c1c:	2b18      	cmp	r3, #24
 8018c1e:	d830      	bhi.n	8018c82 <__gethex+0x126>
 8018c20:	f1a0 0210 	sub.w	r2, r0, #16
 8018c24:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018c28:	f7ff ff82 	bl	8018b30 <__hexdig_fun>
 8018c2c:	f100 3cff 	add.w	ip, r0, #4294967295
 8018c30:	fa5f fc8c 	uxtb.w	ip, ip
 8018c34:	f1bc 0f18 	cmp.w	ip, #24
 8018c38:	f04f 030a 	mov.w	r3, #10
 8018c3c:	d91e      	bls.n	8018c7c <__gethex+0x120>
 8018c3e:	b104      	cbz	r4, 8018c42 <__gethex+0xe6>
 8018c40:	4252      	negs	r2, r2
 8018c42:	4417      	add	r7, r2
 8018c44:	f8ca 1000 	str.w	r1, [sl]
 8018c48:	b1ed      	cbz	r5, 8018c86 <__gethex+0x12a>
 8018c4a:	f1bb 0f00 	cmp.w	fp, #0
 8018c4e:	bf0c      	ite	eq
 8018c50:	2506      	moveq	r5, #6
 8018c52:	2500      	movne	r5, #0
 8018c54:	4628      	mov	r0, r5
 8018c56:	b005      	add	sp, #20
 8018c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c5c:	2500      	movs	r5, #0
 8018c5e:	462c      	mov	r4, r5
 8018c60:	e7b0      	b.n	8018bc4 <__gethex+0x68>
 8018c62:	2c00      	cmp	r4, #0
 8018c64:	d1c7      	bne.n	8018bf6 <__gethex+0x9a>
 8018c66:	4627      	mov	r7, r4
 8018c68:	e7c7      	b.n	8018bfa <__gethex+0x9e>
 8018c6a:	464e      	mov	r6, r9
 8018c6c:	462f      	mov	r7, r5
 8018c6e:	2501      	movs	r5, #1
 8018c70:	e7c3      	b.n	8018bfa <__gethex+0x9e>
 8018c72:	2400      	movs	r4, #0
 8018c74:	1cb1      	adds	r1, r6, #2
 8018c76:	e7cc      	b.n	8018c12 <__gethex+0xb6>
 8018c78:	2401      	movs	r4, #1
 8018c7a:	e7fb      	b.n	8018c74 <__gethex+0x118>
 8018c7c:	fb03 0002 	mla	r0, r3, r2, r0
 8018c80:	e7ce      	b.n	8018c20 <__gethex+0xc4>
 8018c82:	4631      	mov	r1, r6
 8018c84:	e7de      	b.n	8018c44 <__gethex+0xe8>
 8018c86:	eba6 0309 	sub.w	r3, r6, r9
 8018c8a:	3b01      	subs	r3, #1
 8018c8c:	4629      	mov	r1, r5
 8018c8e:	2b07      	cmp	r3, #7
 8018c90:	dc0a      	bgt.n	8018ca8 <__gethex+0x14c>
 8018c92:	9801      	ldr	r0, [sp, #4]
 8018c94:	f7fe f950 	bl	8016f38 <_Balloc>
 8018c98:	4604      	mov	r4, r0
 8018c9a:	b940      	cbnz	r0, 8018cae <__gethex+0x152>
 8018c9c:	4b5c      	ldr	r3, [pc, #368]	@ (8018e10 <__gethex+0x2b4>)
 8018c9e:	4602      	mov	r2, r0
 8018ca0:	21e4      	movs	r1, #228	@ 0xe4
 8018ca2:	485c      	ldr	r0, [pc, #368]	@ (8018e14 <__gethex+0x2b8>)
 8018ca4:	f7ff fec0 	bl	8018a28 <__assert_func>
 8018ca8:	3101      	adds	r1, #1
 8018caa:	105b      	asrs	r3, r3, #1
 8018cac:	e7ef      	b.n	8018c8e <__gethex+0x132>
 8018cae:	f100 0a14 	add.w	sl, r0, #20
 8018cb2:	2300      	movs	r3, #0
 8018cb4:	4655      	mov	r5, sl
 8018cb6:	469b      	mov	fp, r3
 8018cb8:	45b1      	cmp	r9, r6
 8018cba:	d337      	bcc.n	8018d2c <__gethex+0x1d0>
 8018cbc:	f845 bb04 	str.w	fp, [r5], #4
 8018cc0:	eba5 050a 	sub.w	r5, r5, sl
 8018cc4:	10ad      	asrs	r5, r5, #2
 8018cc6:	6125      	str	r5, [r4, #16]
 8018cc8:	4658      	mov	r0, fp
 8018cca:	f7fe fa27 	bl	801711c <__hi0bits>
 8018cce:	016d      	lsls	r5, r5, #5
 8018cd0:	f8d8 6000 	ldr.w	r6, [r8]
 8018cd4:	1a2d      	subs	r5, r5, r0
 8018cd6:	42b5      	cmp	r5, r6
 8018cd8:	dd54      	ble.n	8018d84 <__gethex+0x228>
 8018cda:	1bad      	subs	r5, r5, r6
 8018cdc:	4629      	mov	r1, r5
 8018cde:	4620      	mov	r0, r4
 8018ce0:	f7fe fdb3 	bl	801784a <__any_on>
 8018ce4:	4681      	mov	r9, r0
 8018ce6:	b178      	cbz	r0, 8018d08 <__gethex+0x1ac>
 8018ce8:	1e6b      	subs	r3, r5, #1
 8018cea:	1159      	asrs	r1, r3, #5
 8018cec:	f003 021f 	and.w	r2, r3, #31
 8018cf0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8018cf4:	f04f 0901 	mov.w	r9, #1
 8018cf8:	fa09 f202 	lsl.w	r2, r9, r2
 8018cfc:	420a      	tst	r2, r1
 8018cfe:	d003      	beq.n	8018d08 <__gethex+0x1ac>
 8018d00:	454b      	cmp	r3, r9
 8018d02:	dc36      	bgt.n	8018d72 <__gethex+0x216>
 8018d04:	f04f 0902 	mov.w	r9, #2
 8018d08:	4629      	mov	r1, r5
 8018d0a:	4620      	mov	r0, r4
 8018d0c:	f7ff febe 	bl	8018a8c <rshift>
 8018d10:	442f      	add	r7, r5
 8018d12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018d16:	42bb      	cmp	r3, r7
 8018d18:	da42      	bge.n	8018da0 <__gethex+0x244>
 8018d1a:	9801      	ldr	r0, [sp, #4]
 8018d1c:	4621      	mov	r1, r4
 8018d1e:	f7fe f94b 	bl	8016fb8 <_Bfree>
 8018d22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018d24:	2300      	movs	r3, #0
 8018d26:	6013      	str	r3, [r2, #0]
 8018d28:	25a3      	movs	r5, #163	@ 0xa3
 8018d2a:	e793      	b.n	8018c54 <__gethex+0xf8>
 8018d2c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8018d30:	2a2e      	cmp	r2, #46	@ 0x2e
 8018d32:	d012      	beq.n	8018d5a <__gethex+0x1fe>
 8018d34:	2b20      	cmp	r3, #32
 8018d36:	d104      	bne.n	8018d42 <__gethex+0x1e6>
 8018d38:	f845 bb04 	str.w	fp, [r5], #4
 8018d3c:	f04f 0b00 	mov.w	fp, #0
 8018d40:	465b      	mov	r3, fp
 8018d42:	7830      	ldrb	r0, [r6, #0]
 8018d44:	9303      	str	r3, [sp, #12]
 8018d46:	f7ff fef3 	bl	8018b30 <__hexdig_fun>
 8018d4a:	9b03      	ldr	r3, [sp, #12]
 8018d4c:	f000 000f 	and.w	r0, r0, #15
 8018d50:	4098      	lsls	r0, r3
 8018d52:	ea4b 0b00 	orr.w	fp, fp, r0
 8018d56:	3304      	adds	r3, #4
 8018d58:	e7ae      	b.n	8018cb8 <__gethex+0x15c>
 8018d5a:	45b1      	cmp	r9, r6
 8018d5c:	d8ea      	bhi.n	8018d34 <__gethex+0x1d8>
 8018d5e:	492b      	ldr	r1, [pc, #172]	@ (8018e0c <__gethex+0x2b0>)
 8018d60:	9303      	str	r3, [sp, #12]
 8018d62:	2201      	movs	r2, #1
 8018d64:	4630      	mov	r0, r6
 8018d66:	f7ff fe33 	bl	80189d0 <strncmp>
 8018d6a:	9b03      	ldr	r3, [sp, #12]
 8018d6c:	2800      	cmp	r0, #0
 8018d6e:	d1e1      	bne.n	8018d34 <__gethex+0x1d8>
 8018d70:	e7a2      	b.n	8018cb8 <__gethex+0x15c>
 8018d72:	1ea9      	subs	r1, r5, #2
 8018d74:	4620      	mov	r0, r4
 8018d76:	f7fe fd68 	bl	801784a <__any_on>
 8018d7a:	2800      	cmp	r0, #0
 8018d7c:	d0c2      	beq.n	8018d04 <__gethex+0x1a8>
 8018d7e:	f04f 0903 	mov.w	r9, #3
 8018d82:	e7c1      	b.n	8018d08 <__gethex+0x1ac>
 8018d84:	da09      	bge.n	8018d9a <__gethex+0x23e>
 8018d86:	1b75      	subs	r5, r6, r5
 8018d88:	4621      	mov	r1, r4
 8018d8a:	9801      	ldr	r0, [sp, #4]
 8018d8c:	462a      	mov	r2, r5
 8018d8e:	f7fe fb23 	bl	80173d8 <__lshift>
 8018d92:	1b7f      	subs	r7, r7, r5
 8018d94:	4604      	mov	r4, r0
 8018d96:	f100 0a14 	add.w	sl, r0, #20
 8018d9a:	f04f 0900 	mov.w	r9, #0
 8018d9e:	e7b8      	b.n	8018d12 <__gethex+0x1b6>
 8018da0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8018da4:	42bd      	cmp	r5, r7
 8018da6:	dd6f      	ble.n	8018e88 <__gethex+0x32c>
 8018da8:	1bed      	subs	r5, r5, r7
 8018daa:	42ae      	cmp	r6, r5
 8018dac:	dc34      	bgt.n	8018e18 <__gethex+0x2bc>
 8018dae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018db2:	2b02      	cmp	r3, #2
 8018db4:	d022      	beq.n	8018dfc <__gethex+0x2a0>
 8018db6:	2b03      	cmp	r3, #3
 8018db8:	d024      	beq.n	8018e04 <__gethex+0x2a8>
 8018dba:	2b01      	cmp	r3, #1
 8018dbc:	d115      	bne.n	8018dea <__gethex+0x28e>
 8018dbe:	42ae      	cmp	r6, r5
 8018dc0:	d113      	bne.n	8018dea <__gethex+0x28e>
 8018dc2:	2e01      	cmp	r6, #1
 8018dc4:	d10b      	bne.n	8018dde <__gethex+0x282>
 8018dc6:	9a02      	ldr	r2, [sp, #8]
 8018dc8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018dcc:	6013      	str	r3, [r2, #0]
 8018dce:	2301      	movs	r3, #1
 8018dd0:	6123      	str	r3, [r4, #16]
 8018dd2:	f8ca 3000 	str.w	r3, [sl]
 8018dd6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018dd8:	2562      	movs	r5, #98	@ 0x62
 8018dda:	601c      	str	r4, [r3, #0]
 8018ddc:	e73a      	b.n	8018c54 <__gethex+0xf8>
 8018dde:	1e71      	subs	r1, r6, #1
 8018de0:	4620      	mov	r0, r4
 8018de2:	f7fe fd32 	bl	801784a <__any_on>
 8018de6:	2800      	cmp	r0, #0
 8018de8:	d1ed      	bne.n	8018dc6 <__gethex+0x26a>
 8018dea:	9801      	ldr	r0, [sp, #4]
 8018dec:	4621      	mov	r1, r4
 8018dee:	f7fe f8e3 	bl	8016fb8 <_Bfree>
 8018df2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018df4:	2300      	movs	r3, #0
 8018df6:	6013      	str	r3, [r2, #0]
 8018df8:	2550      	movs	r5, #80	@ 0x50
 8018dfa:	e72b      	b.n	8018c54 <__gethex+0xf8>
 8018dfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018dfe:	2b00      	cmp	r3, #0
 8018e00:	d1f3      	bne.n	8018dea <__gethex+0x28e>
 8018e02:	e7e0      	b.n	8018dc6 <__gethex+0x26a>
 8018e04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018e06:	2b00      	cmp	r3, #0
 8018e08:	d1dd      	bne.n	8018dc6 <__gethex+0x26a>
 8018e0a:	e7ee      	b.n	8018dea <__gethex+0x28e>
 8018e0c:	0801d52f 	.word	0x0801d52f
 8018e10:	0801d4c5 	.word	0x0801d4c5
 8018e14:	0801d586 	.word	0x0801d586
 8018e18:	1e6f      	subs	r7, r5, #1
 8018e1a:	f1b9 0f00 	cmp.w	r9, #0
 8018e1e:	d130      	bne.n	8018e82 <__gethex+0x326>
 8018e20:	b127      	cbz	r7, 8018e2c <__gethex+0x2d0>
 8018e22:	4639      	mov	r1, r7
 8018e24:	4620      	mov	r0, r4
 8018e26:	f7fe fd10 	bl	801784a <__any_on>
 8018e2a:	4681      	mov	r9, r0
 8018e2c:	117a      	asrs	r2, r7, #5
 8018e2e:	2301      	movs	r3, #1
 8018e30:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8018e34:	f007 071f 	and.w	r7, r7, #31
 8018e38:	40bb      	lsls	r3, r7
 8018e3a:	4213      	tst	r3, r2
 8018e3c:	4629      	mov	r1, r5
 8018e3e:	4620      	mov	r0, r4
 8018e40:	bf18      	it	ne
 8018e42:	f049 0902 	orrne.w	r9, r9, #2
 8018e46:	f7ff fe21 	bl	8018a8c <rshift>
 8018e4a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8018e4e:	1b76      	subs	r6, r6, r5
 8018e50:	2502      	movs	r5, #2
 8018e52:	f1b9 0f00 	cmp.w	r9, #0
 8018e56:	d047      	beq.n	8018ee8 <__gethex+0x38c>
 8018e58:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018e5c:	2b02      	cmp	r3, #2
 8018e5e:	d015      	beq.n	8018e8c <__gethex+0x330>
 8018e60:	2b03      	cmp	r3, #3
 8018e62:	d017      	beq.n	8018e94 <__gethex+0x338>
 8018e64:	2b01      	cmp	r3, #1
 8018e66:	d109      	bne.n	8018e7c <__gethex+0x320>
 8018e68:	f019 0f02 	tst.w	r9, #2
 8018e6c:	d006      	beq.n	8018e7c <__gethex+0x320>
 8018e6e:	f8da 3000 	ldr.w	r3, [sl]
 8018e72:	ea49 0903 	orr.w	r9, r9, r3
 8018e76:	f019 0f01 	tst.w	r9, #1
 8018e7a:	d10e      	bne.n	8018e9a <__gethex+0x33e>
 8018e7c:	f045 0510 	orr.w	r5, r5, #16
 8018e80:	e032      	b.n	8018ee8 <__gethex+0x38c>
 8018e82:	f04f 0901 	mov.w	r9, #1
 8018e86:	e7d1      	b.n	8018e2c <__gethex+0x2d0>
 8018e88:	2501      	movs	r5, #1
 8018e8a:	e7e2      	b.n	8018e52 <__gethex+0x2f6>
 8018e8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018e8e:	f1c3 0301 	rsb	r3, r3, #1
 8018e92:	930f      	str	r3, [sp, #60]	@ 0x3c
 8018e94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018e96:	2b00      	cmp	r3, #0
 8018e98:	d0f0      	beq.n	8018e7c <__gethex+0x320>
 8018e9a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8018e9e:	f104 0314 	add.w	r3, r4, #20
 8018ea2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8018ea6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8018eaa:	f04f 0c00 	mov.w	ip, #0
 8018eae:	4618      	mov	r0, r3
 8018eb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8018eb4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018eb8:	d01b      	beq.n	8018ef2 <__gethex+0x396>
 8018eba:	3201      	adds	r2, #1
 8018ebc:	6002      	str	r2, [r0, #0]
 8018ebe:	2d02      	cmp	r5, #2
 8018ec0:	f104 0314 	add.w	r3, r4, #20
 8018ec4:	d13c      	bne.n	8018f40 <__gethex+0x3e4>
 8018ec6:	f8d8 2000 	ldr.w	r2, [r8]
 8018eca:	3a01      	subs	r2, #1
 8018ecc:	42b2      	cmp	r2, r6
 8018ece:	d109      	bne.n	8018ee4 <__gethex+0x388>
 8018ed0:	1171      	asrs	r1, r6, #5
 8018ed2:	2201      	movs	r2, #1
 8018ed4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018ed8:	f006 061f 	and.w	r6, r6, #31
 8018edc:	fa02 f606 	lsl.w	r6, r2, r6
 8018ee0:	421e      	tst	r6, r3
 8018ee2:	d13a      	bne.n	8018f5a <__gethex+0x3fe>
 8018ee4:	f045 0520 	orr.w	r5, r5, #32
 8018ee8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018eea:	601c      	str	r4, [r3, #0]
 8018eec:	9b02      	ldr	r3, [sp, #8]
 8018eee:	601f      	str	r7, [r3, #0]
 8018ef0:	e6b0      	b.n	8018c54 <__gethex+0xf8>
 8018ef2:	4299      	cmp	r1, r3
 8018ef4:	f843 cc04 	str.w	ip, [r3, #-4]
 8018ef8:	d8d9      	bhi.n	8018eae <__gethex+0x352>
 8018efa:	68a3      	ldr	r3, [r4, #8]
 8018efc:	459b      	cmp	fp, r3
 8018efe:	db17      	blt.n	8018f30 <__gethex+0x3d4>
 8018f00:	6861      	ldr	r1, [r4, #4]
 8018f02:	9801      	ldr	r0, [sp, #4]
 8018f04:	3101      	adds	r1, #1
 8018f06:	f7fe f817 	bl	8016f38 <_Balloc>
 8018f0a:	4681      	mov	r9, r0
 8018f0c:	b918      	cbnz	r0, 8018f16 <__gethex+0x3ba>
 8018f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8018f78 <__gethex+0x41c>)
 8018f10:	4602      	mov	r2, r0
 8018f12:	2184      	movs	r1, #132	@ 0x84
 8018f14:	e6c5      	b.n	8018ca2 <__gethex+0x146>
 8018f16:	6922      	ldr	r2, [r4, #16]
 8018f18:	3202      	adds	r2, #2
 8018f1a:	f104 010c 	add.w	r1, r4, #12
 8018f1e:	0092      	lsls	r2, r2, #2
 8018f20:	300c      	adds	r0, #12
 8018f22:	f7fd f89a 	bl	801605a <memcpy>
 8018f26:	4621      	mov	r1, r4
 8018f28:	9801      	ldr	r0, [sp, #4]
 8018f2a:	f7fe f845 	bl	8016fb8 <_Bfree>
 8018f2e:	464c      	mov	r4, r9
 8018f30:	6923      	ldr	r3, [r4, #16]
 8018f32:	1c5a      	adds	r2, r3, #1
 8018f34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018f38:	6122      	str	r2, [r4, #16]
 8018f3a:	2201      	movs	r2, #1
 8018f3c:	615a      	str	r2, [r3, #20]
 8018f3e:	e7be      	b.n	8018ebe <__gethex+0x362>
 8018f40:	6922      	ldr	r2, [r4, #16]
 8018f42:	455a      	cmp	r2, fp
 8018f44:	dd0b      	ble.n	8018f5e <__gethex+0x402>
 8018f46:	2101      	movs	r1, #1
 8018f48:	4620      	mov	r0, r4
 8018f4a:	f7ff fd9f 	bl	8018a8c <rshift>
 8018f4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018f52:	3701      	adds	r7, #1
 8018f54:	42bb      	cmp	r3, r7
 8018f56:	f6ff aee0 	blt.w	8018d1a <__gethex+0x1be>
 8018f5a:	2501      	movs	r5, #1
 8018f5c:	e7c2      	b.n	8018ee4 <__gethex+0x388>
 8018f5e:	f016 061f 	ands.w	r6, r6, #31
 8018f62:	d0fa      	beq.n	8018f5a <__gethex+0x3fe>
 8018f64:	4453      	add	r3, sl
 8018f66:	f1c6 0620 	rsb	r6, r6, #32
 8018f6a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8018f6e:	f7fe f8d5 	bl	801711c <__hi0bits>
 8018f72:	42b0      	cmp	r0, r6
 8018f74:	dbe7      	blt.n	8018f46 <__gethex+0x3ea>
 8018f76:	e7f0      	b.n	8018f5a <__gethex+0x3fe>
 8018f78:	0801d4c5 	.word	0x0801d4c5

08018f7c <L_shift>:
 8018f7c:	f1c2 0208 	rsb	r2, r2, #8
 8018f80:	0092      	lsls	r2, r2, #2
 8018f82:	b570      	push	{r4, r5, r6, lr}
 8018f84:	f1c2 0620 	rsb	r6, r2, #32
 8018f88:	6843      	ldr	r3, [r0, #4]
 8018f8a:	6804      	ldr	r4, [r0, #0]
 8018f8c:	fa03 f506 	lsl.w	r5, r3, r6
 8018f90:	432c      	orrs	r4, r5
 8018f92:	40d3      	lsrs	r3, r2
 8018f94:	6004      	str	r4, [r0, #0]
 8018f96:	f840 3f04 	str.w	r3, [r0, #4]!
 8018f9a:	4288      	cmp	r0, r1
 8018f9c:	d3f4      	bcc.n	8018f88 <L_shift+0xc>
 8018f9e:	bd70      	pop	{r4, r5, r6, pc}

08018fa0 <__match>:
 8018fa0:	b530      	push	{r4, r5, lr}
 8018fa2:	6803      	ldr	r3, [r0, #0]
 8018fa4:	3301      	adds	r3, #1
 8018fa6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018faa:	b914      	cbnz	r4, 8018fb2 <__match+0x12>
 8018fac:	6003      	str	r3, [r0, #0]
 8018fae:	2001      	movs	r0, #1
 8018fb0:	bd30      	pop	{r4, r5, pc}
 8018fb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018fb6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8018fba:	2d19      	cmp	r5, #25
 8018fbc:	bf98      	it	ls
 8018fbe:	3220      	addls	r2, #32
 8018fc0:	42a2      	cmp	r2, r4
 8018fc2:	d0f0      	beq.n	8018fa6 <__match+0x6>
 8018fc4:	2000      	movs	r0, #0
 8018fc6:	e7f3      	b.n	8018fb0 <__match+0x10>

08018fc8 <__hexnan>:
 8018fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018fcc:	680b      	ldr	r3, [r1, #0]
 8018fce:	6801      	ldr	r1, [r0, #0]
 8018fd0:	115e      	asrs	r6, r3, #5
 8018fd2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8018fd6:	f013 031f 	ands.w	r3, r3, #31
 8018fda:	b087      	sub	sp, #28
 8018fdc:	bf18      	it	ne
 8018fde:	3604      	addne	r6, #4
 8018fe0:	2500      	movs	r5, #0
 8018fe2:	1f37      	subs	r7, r6, #4
 8018fe4:	4682      	mov	sl, r0
 8018fe6:	4690      	mov	r8, r2
 8018fe8:	9301      	str	r3, [sp, #4]
 8018fea:	f846 5c04 	str.w	r5, [r6, #-4]
 8018fee:	46b9      	mov	r9, r7
 8018ff0:	463c      	mov	r4, r7
 8018ff2:	9502      	str	r5, [sp, #8]
 8018ff4:	46ab      	mov	fp, r5
 8018ff6:	784a      	ldrb	r2, [r1, #1]
 8018ff8:	1c4b      	adds	r3, r1, #1
 8018ffa:	9303      	str	r3, [sp, #12]
 8018ffc:	b342      	cbz	r2, 8019050 <__hexnan+0x88>
 8018ffe:	4610      	mov	r0, r2
 8019000:	9105      	str	r1, [sp, #20]
 8019002:	9204      	str	r2, [sp, #16]
 8019004:	f7ff fd94 	bl	8018b30 <__hexdig_fun>
 8019008:	2800      	cmp	r0, #0
 801900a:	d151      	bne.n	80190b0 <__hexnan+0xe8>
 801900c:	9a04      	ldr	r2, [sp, #16]
 801900e:	9905      	ldr	r1, [sp, #20]
 8019010:	2a20      	cmp	r2, #32
 8019012:	d818      	bhi.n	8019046 <__hexnan+0x7e>
 8019014:	9b02      	ldr	r3, [sp, #8]
 8019016:	459b      	cmp	fp, r3
 8019018:	dd13      	ble.n	8019042 <__hexnan+0x7a>
 801901a:	454c      	cmp	r4, r9
 801901c:	d206      	bcs.n	801902c <__hexnan+0x64>
 801901e:	2d07      	cmp	r5, #7
 8019020:	dc04      	bgt.n	801902c <__hexnan+0x64>
 8019022:	462a      	mov	r2, r5
 8019024:	4649      	mov	r1, r9
 8019026:	4620      	mov	r0, r4
 8019028:	f7ff ffa8 	bl	8018f7c <L_shift>
 801902c:	4544      	cmp	r4, r8
 801902e:	d952      	bls.n	80190d6 <__hexnan+0x10e>
 8019030:	2300      	movs	r3, #0
 8019032:	f1a4 0904 	sub.w	r9, r4, #4
 8019036:	f844 3c04 	str.w	r3, [r4, #-4]
 801903a:	f8cd b008 	str.w	fp, [sp, #8]
 801903e:	464c      	mov	r4, r9
 8019040:	461d      	mov	r5, r3
 8019042:	9903      	ldr	r1, [sp, #12]
 8019044:	e7d7      	b.n	8018ff6 <__hexnan+0x2e>
 8019046:	2a29      	cmp	r2, #41	@ 0x29
 8019048:	d157      	bne.n	80190fa <__hexnan+0x132>
 801904a:	3102      	adds	r1, #2
 801904c:	f8ca 1000 	str.w	r1, [sl]
 8019050:	f1bb 0f00 	cmp.w	fp, #0
 8019054:	d051      	beq.n	80190fa <__hexnan+0x132>
 8019056:	454c      	cmp	r4, r9
 8019058:	d206      	bcs.n	8019068 <__hexnan+0xa0>
 801905a:	2d07      	cmp	r5, #7
 801905c:	dc04      	bgt.n	8019068 <__hexnan+0xa0>
 801905e:	462a      	mov	r2, r5
 8019060:	4649      	mov	r1, r9
 8019062:	4620      	mov	r0, r4
 8019064:	f7ff ff8a 	bl	8018f7c <L_shift>
 8019068:	4544      	cmp	r4, r8
 801906a:	d936      	bls.n	80190da <__hexnan+0x112>
 801906c:	f1a8 0204 	sub.w	r2, r8, #4
 8019070:	4623      	mov	r3, r4
 8019072:	f853 1b04 	ldr.w	r1, [r3], #4
 8019076:	f842 1f04 	str.w	r1, [r2, #4]!
 801907a:	429f      	cmp	r7, r3
 801907c:	d2f9      	bcs.n	8019072 <__hexnan+0xaa>
 801907e:	1b3b      	subs	r3, r7, r4
 8019080:	f023 0303 	bic.w	r3, r3, #3
 8019084:	3304      	adds	r3, #4
 8019086:	3401      	adds	r4, #1
 8019088:	3e03      	subs	r6, #3
 801908a:	42b4      	cmp	r4, r6
 801908c:	bf88      	it	hi
 801908e:	2304      	movhi	r3, #4
 8019090:	4443      	add	r3, r8
 8019092:	2200      	movs	r2, #0
 8019094:	f843 2b04 	str.w	r2, [r3], #4
 8019098:	429f      	cmp	r7, r3
 801909a:	d2fb      	bcs.n	8019094 <__hexnan+0xcc>
 801909c:	683b      	ldr	r3, [r7, #0]
 801909e:	b91b      	cbnz	r3, 80190a8 <__hexnan+0xe0>
 80190a0:	4547      	cmp	r7, r8
 80190a2:	d128      	bne.n	80190f6 <__hexnan+0x12e>
 80190a4:	2301      	movs	r3, #1
 80190a6:	603b      	str	r3, [r7, #0]
 80190a8:	2005      	movs	r0, #5
 80190aa:	b007      	add	sp, #28
 80190ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80190b0:	3501      	adds	r5, #1
 80190b2:	2d08      	cmp	r5, #8
 80190b4:	f10b 0b01 	add.w	fp, fp, #1
 80190b8:	dd06      	ble.n	80190c8 <__hexnan+0x100>
 80190ba:	4544      	cmp	r4, r8
 80190bc:	d9c1      	bls.n	8019042 <__hexnan+0x7a>
 80190be:	2300      	movs	r3, #0
 80190c0:	f844 3c04 	str.w	r3, [r4, #-4]
 80190c4:	2501      	movs	r5, #1
 80190c6:	3c04      	subs	r4, #4
 80190c8:	6822      	ldr	r2, [r4, #0]
 80190ca:	f000 000f 	and.w	r0, r0, #15
 80190ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80190d2:	6020      	str	r0, [r4, #0]
 80190d4:	e7b5      	b.n	8019042 <__hexnan+0x7a>
 80190d6:	2508      	movs	r5, #8
 80190d8:	e7b3      	b.n	8019042 <__hexnan+0x7a>
 80190da:	9b01      	ldr	r3, [sp, #4]
 80190dc:	2b00      	cmp	r3, #0
 80190de:	d0dd      	beq.n	801909c <__hexnan+0xd4>
 80190e0:	f1c3 0320 	rsb	r3, r3, #32
 80190e4:	f04f 32ff 	mov.w	r2, #4294967295
 80190e8:	40da      	lsrs	r2, r3
 80190ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80190ee:	4013      	ands	r3, r2
 80190f0:	f846 3c04 	str.w	r3, [r6, #-4]
 80190f4:	e7d2      	b.n	801909c <__hexnan+0xd4>
 80190f6:	3f04      	subs	r7, #4
 80190f8:	e7d0      	b.n	801909c <__hexnan+0xd4>
 80190fa:	2004      	movs	r0, #4
 80190fc:	e7d5      	b.n	80190aa <__hexnan+0xe2>

080190fe <__ascii_mbtowc>:
 80190fe:	b082      	sub	sp, #8
 8019100:	b901      	cbnz	r1, 8019104 <__ascii_mbtowc+0x6>
 8019102:	a901      	add	r1, sp, #4
 8019104:	b142      	cbz	r2, 8019118 <__ascii_mbtowc+0x1a>
 8019106:	b14b      	cbz	r3, 801911c <__ascii_mbtowc+0x1e>
 8019108:	7813      	ldrb	r3, [r2, #0]
 801910a:	600b      	str	r3, [r1, #0]
 801910c:	7812      	ldrb	r2, [r2, #0]
 801910e:	1e10      	subs	r0, r2, #0
 8019110:	bf18      	it	ne
 8019112:	2001      	movne	r0, #1
 8019114:	b002      	add	sp, #8
 8019116:	4770      	bx	lr
 8019118:	4610      	mov	r0, r2
 801911a:	e7fb      	b.n	8019114 <__ascii_mbtowc+0x16>
 801911c:	f06f 0001 	mvn.w	r0, #1
 8019120:	e7f8      	b.n	8019114 <__ascii_mbtowc+0x16>

08019122 <_realloc_r>:
 8019122:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019126:	4607      	mov	r7, r0
 8019128:	4614      	mov	r4, r2
 801912a:	460d      	mov	r5, r1
 801912c:	b921      	cbnz	r1, 8019138 <_realloc_r+0x16>
 801912e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019132:	4611      	mov	r1, r2
 8019134:	f7fd be74 	b.w	8016e20 <_malloc_r>
 8019138:	b92a      	cbnz	r2, 8019146 <_realloc_r+0x24>
 801913a:	f7fd fdfd 	bl	8016d38 <_free_r>
 801913e:	4625      	mov	r5, r4
 8019140:	4628      	mov	r0, r5
 8019142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019146:	f000 f840 	bl	80191ca <_malloc_usable_size_r>
 801914a:	4284      	cmp	r4, r0
 801914c:	4606      	mov	r6, r0
 801914e:	d802      	bhi.n	8019156 <_realloc_r+0x34>
 8019150:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019154:	d8f4      	bhi.n	8019140 <_realloc_r+0x1e>
 8019156:	4621      	mov	r1, r4
 8019158:	4638      	mov	r0, r7
 801915a:	f7fd fe61 	bl	8016e20 <_malloc_r>
 801915e:	4680      	mov	r8, r0
 8019160:	b908      	cbnz	r0, 8019166 <_realloc_r+0x44>
 8019162:	4645      	mov	r5, r8
 8019164:	e7ec      	b.n	8019140 <_realloc_r+0x1e>
 8019166:	42b4      	cmp	r4, r6
 8019168:	4622      	mov	r2, r4
 801916a:	4629      	mov	r1, r5
 801916c:	bf28      	it	cs
 801916e:	4632      	movcs	r2, r6
 8019170:	f7fc ff73 	bl	801605a <memcpy>
 8019174:	4629      	mov	r1, r5
 8019176:	4638      	mov	r0, r7
 8019178:	f7fd fdde 	bl	8016d38 <_free_r>
 801917c:	e7f1      	b.n	8019162 <_realloc_r+0x40>

0801917e <__ascii_wctomb>:
 801917e:	4603      	mov	r3, r0
 8019180:	4608      	mov	r0, r1
 8019182:	b141      	cbz	r1, 8019196 <__ascii_wctomb+0x18>
 8019184:	2aff      	cmp	r2, #255	@ 0xff
 8019186:	d904      	bls.n	8019192 <__ascii_wctomb+0x14>
 8019188:	228a      	movs	r2, #138	@ 0x8a
 801918a:	601a      	str	r2, [r3, #0]
 801918c:	f04f 30ff 	mov.w	r0, #4294967295
 8019190:	4770      	bx	lr
 8019192:	700a      	strb	r2, [r1, #0]
 8019194:	2001      	movs	r0, #1
 8019196:	4770      	bx	lr

08019198 <fiprintf>:
 8019198:	b40e      	push	{r1, r2, r3}
 801919a:	b503      	push	{r0, r1, lr}
 801919c:	4601      	mov	r1, r0
 801919e:	ab03      	add	r3, sp, #12
 80191a0:	4805      	ldr	r0, [pc, #20]	@ (80191b8 <fiprintf+0x20>)
 80191a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80191a6:	6800      	ldr	r0, [r0, #0]
 80191a8:	9301      	str	r3, [sp, #4]
 80191aa:	f000 f83f 	bl	801922c <_vfiprintf_r>
 80191ae:	b002      	add	sp, #8
 80191b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80191b4:	b003      	add	sp, #12
 80191b6:	4770      	bx	lr
 80191b8:	2000013c 	.word	0x2000013c

080191bc <abort>:
 80191bc:	b508      	push	{r3, lr}
 80191be:	2006      	movs	r0, #6
 80191c0:	f000 fa08 	bl	80195d4 <raise>
 80191c4:	2001      	movs	r0, #1
 80191c6:	f7eb fd51 	bl	8004c6c <_exit>

080191ca <_malloc_usable_size_r>:
 80191ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80191ce:	1f18      	subs	r0, r3, #4
 80191d0:	2b00      	cmp	r3, #0
 80191d2:	bfbc      	itt	lt
 80191d4:	580b      	ldrlt	r3, [r1, r0]
 80191d6:	18c0      	addlt	r0, r0, r3
 80191d8:	4770      	bx	lr

080191da <__sfputc_r>:
 80191da:	6893      	ldr	r3, [r2, #8]
 80191dc:	3b01      	subs	r3, #1
 80191de:	2b00      	cmp	r3, #0
 80191e0:	b410      	push	{r4}
 80191e2:	6093      	str	r3, [r2, #8]
 80191e4:	da08      	bge.n	80191f8 <__sfputc_r+0x1e>
 80191e6:	6994      	ldr	r4, [r2, #24]
 80191e8:	42a3      	cmp	r3, r4
 80191ea:	db01      	blt.n	80191f0 <__sfputc_r+0x16>
 80191ec:	290a      	cmp	r1, #10
 80191ee:	d103      	bne.n	80191f8 <__sfputc_r+0x1e>
 80191f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80191f4:	f000 b932 	b.w	801945c <__swbuf_r>
 80191f8:	6813      	ldr	r3, [r2, #0]
 80191fa:	1c58      	adds	r0, r3, #1
 80191fc:	6010      	str	r0, [r2, #0]
 80191fe:	7019      	strb	r1, [r3, #0]
 8019200:	4608      	mov	r0, r1
 8019202:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019206:	4770      	bx	lr

08019208 <__sfputs_r>:
 8019208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801920a:	4606      	mov	r6, r0
 801920c:	460f      	mov	r7, r1
 801920e:	4614      	mov	r4, r2
 8019210:	18d5      	adds	r5, r2, r3
 8019212:	42ac      	cmp	r4, r5
 8019214:	d101      	bne.n	801921a <__sfputs_r+0x12>
 8019216:	2000      	movs	r0, #0
 8019218:	e007      	b.n	801922a <__sfputs_r+0x22>
 801921a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801921e:	463a      	mov	r2, r7
 8019220:	4630      	mov	r0, r6
 8019222:	f7ff ffda 	bl	80191da <__sfputc_r>
 8019226:	1c43      	adds	r3, r0, #1
 8019228:	d1f3      	bne.n	8019212 <__sfputs_r+0xa>
 801922a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801922c <_vfiprintf_r>:
 801922c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019230:	460d      	mov	r5, r1
 8019232:	b09d      	sub	sp, #116	@ 0x74
 8019234:	4614      	mov	r4, r2
 8019236:	4698      	mov	r8, r3
 8019238:	4606      	mov	r6, r0
 801923a:	b118      	cbz	r0, 8019244 <_vfiprintf_r+0x18>
 801923c:	6a03      	ldr	r3, [r0, #32]
 801923e:	b90b      	cbnz	r3, 8019244 <_vfiprintf_r+0x18>
 8019240:	f7fc fd5c 	bl	8015cfc <__sinit>
 8019244:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019246:	07d9      	lsls	r1, r3, #31
 8019248:	d405      	bmi.n	8019256 <_vfiprintf_r+0x2a>
 801924a:	89ab      	ldrh	r3, [r5, #12]
 801924c:	059a      	lsls	r2, r3, #22
 801924e:	d402      	bmi.n	8019256 <_vfiprintf_r+0x2a>
 8019250:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019252:	f7fc ff00 	bl	8016056 <__retarget_lock_acquire_recursive>
 8019256:	89ab      	ldrh	r3, [r5, #12]
 8019258:	071b      	lsls	r3, r3, #28
 801925a:	d501      	bpl.n	8019260 <_vfiprintf_r+0x34>
 801925c:	692b      	ldr	r3, [r5, #16]
 801925e:	b99b      	cbnz	r3, 8019288 <_vfiprintf_r+0x5c>
 8019260:	4629      	mov	r1, r5
 8019262:	4630      	mov	r0, r6
 8019264:	f000 f938 	bl	80194d8 <__swsetup_r>
 8019268:	b170      	cbz	r0, 8019288 <_vfiprintf_r+0x5c>
 801926a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801926c:	07dc      	lsls	r4, r3, #31
 801926e:	d504      	bpl.n	801927a <_vfiprintf_r+0x4e>
 8019270:	f04f 30ff 	mov.w	r0, #4294967295
 8019274:	b01d      	add	sp, #116	@ 0x74
 8019276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801927a:	89ab      	ldrh	r3, [r5, #12]
 801927c:	0598      	lsls	r0, r3, #22
 801927e:	d4f7      	bmi.n	8019270 <_vfiprintf_r+0x44>
 8019280:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019282:	f7fc fee9 	bl	8016058 <__retarget_lock_release_recursive>
 8019286:	e7f3      	b.n	8019270 <_vfiprintf_r+0x44>
 8019288:	2300      	movs	r3, #0
 801928a:	9309      	str	r3, [sp, #36]	@ 0x24
 801928c:	2320      	movs	r3, #32
 801928e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019292:	f8cd 800c 	str.w	r8, [sp, #12]
 8019296:	2330      	movs	r3, #48	@ 0x30
 8019298:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019448 <_vfiprintf_r+0x21c>
 801929c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80192a0:	f04f 0901 	mov.w	r9, #1
 80192a4:	4623      	mov	r3, r4
 80192a6:	469a      	mov	sl, r3
 80192a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80192ac:	b10a      	cbz	r2, 80192b2 <_vfiprintf_r+0x86>
 80192ae:	2a25      	cmp	r2, #37	@ 0x25
 80192b0:	d1f9      	bne.n	80192a6 <_vfiprintf_r+0x7a>
 80192b2:	ebba 0b04 	subs.w	fp, sl, r4
 80192b6:	d00b      	beq.n	80192d0 <_vfiprintf_r+0xa4>
 80192b8:	465b      	mov	r3, fp
 80192ba:	4622      	mov	r2, r4
 80192bc:	4629      	mov	r1, r5
 80192be:	4630      	mov	r0, r6
 80192c0:	f7ff ffa2 	bl	8019208 <__sfputs_r>
 80192c4:	3001      	adds	r0, #1
 80192c6:	f000 80a7 	beq.w	8019418 <_vfiprintf_r+0x1ec>
 80192ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80192cc:	445a      	add	r2, fp
 80192ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80192d0:	f89a 3000 	ldrb.w	r3, [sl]
 80192d4:	2b00      	cmp	r3, #0
 80192d6:	f000 809f 	beq.w	8019418 <_vfiprintf_r+0x1ec>
 80192da:	2300      	movs	r3, #0
 80192dc:	f04f 32ff 	mov.w	r2, #4294967295
 80192e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80192e4:	f10a 0a01 	add.w	sl, sl, #1
 80192e8:	9304      	str	r3, [sp, #16]
 80192ea:	9307      	str	r3, [sp, #28]
 80192ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80192f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80192f2:	4654      	mov	r4, sl
 80192f4:	2205      	movs	r2, #5
 80192f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80192fa:	4853      	ldr	r0, [pc, #332]	@ (8019448 <_vfiprintf_r+0x21c>)
 80192fc:	f7e6 ff40 	bl	8000180 <memchr>
 8019300:	9a04      	ldr	r2, [sp, #16]
 8019302:	b9d8      	cbnz	r0, 801933c <_vfiprintf_r+0x110>
 8019304:	06d1      	lsls	r1, r2, #27
 8019306:	bf44      	itt	mi
 8019308:	2320      	movmi	r3, #32
 801930a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801930e:	0713      	lsls	r3, r2, #28
 8019310:	bf44      	itt	mi
 8019312:	232b      	movmi	r3, #43	@ 0x2b
 8019314:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019318:	f89a 3000 	ldrb.w	r3, [sl]
 801931c:	2b2a      	cmp	r3, #42	@ 0x2a
 801931e:	d015      	beq.n	801934c <_vfiprintf_r+0x120>
 8019320:	9a07      	ldr	r2, [sp, #28]
 8019322:	4654      	mov	r4, sl
 8019324:	2000      	movs	r0, #0
 8019326:	f04f 0c0a 	mov.w	ip, #10
 801932a:	4621      	mov	r1, r4
 801932c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019330:	3b30      	subs	r3, #48	@ 0x30
 8019332:	2b09      	cmp	r3, #9
 8019334:	d94b      	bls.n	80193ce <_vfiprintf_r+0x1a2>
 8019336:	b1b0      	cbz	r0, 8019366 <_vfiprintf_r+0x13a>
 8019338:	9207      	str	r2, [sp, #28]
 801933a:	e014      	b.n	8019366 <_vfiprintf_r+0x13a>
 801933c:	eba0 0308 	sub.w	r3, r0, r8
 8019340:	fa09 f303 	lsl.w	r3, r9, r3
 8019344:	4313      	orrs	r3, r2
 8019346:	9304      	str	r3, [sp, #16]
 8019348:	46a2      	mov	sl, r4
 801934a:	e7d2      	b.n	80192f2 <_vfiprintf_r+0xc6>
 801934c:	9b03      	ldr	r3, [sp, #12]
 801934e:	1d19      	adds	r1, r3, #4
 8019350:	681b      	ldr	r3, [r3, #0]
 8019352:	9103      	str	r1, [sp, #12]
 8019354:	2b00      	cmp	r3, #0
 8019356:	bfbb      	ittet	lt
 8019358:	425b      	neglt	r3, r3
 801935a:	f042 0202 	orrlt.w	r2, r2, #2
 801935e:	9307      	strge	r3, [sp, #28]
 8019360:	9307      	strlt	r3, [sp, #28]
 8019362:	bfb8      	it	lt
 8019364:	9204      	strlt	r2, [sp, #16]
 8019366:	7823      	ldrb	r3, [r4, #0]
 8019368:	2b2e      	cmp	r3, #46	@ 0x2e
 801936a:	d10a      	bne.n	8019382 <_vfiprintf_r+0x156>
 801936c:	7863      	ldrb	r3, [r4, #1]
 801936e:	2b2a      	cmp	r3, #42	@ 0x2a
 8019370:	d132      	bne.n	80193d8 <_vfiprintf_r+0x1ac>
 8019372:	9b03      	ldr	r3, [sp, #12]
 8019374:	1d1a      	adds	r2, r3, #4
 8019376:	681b      	ldr	r3, [r3, #0]
 8019378:	9203      	str	r2, [sp, #12]
 801937a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801937e:	3402      	adds	r4, #2
 8019380:	9305      	str	r3, [sp, #20]
 8019382:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019458 <_vfiprintf_r+0x22c>
 8019386:	7821      	ldrb	r1, [r4, #0]
 8019388:	2203      	movs	r2, #3
 801938a:	4650      	mov	r0, sl
 801938c:	f7e6 fef8 	bl	8000180 <memchr>
 8019390:	b138      	cbz	r0, 80193a2 <_vfiprintf_r+0x176>
 8019392:	9b04      	ldr	r3, [sp, #16]
 8019394:	eba0 000a 	sub.w	r0, r0, sl
 8019398:	2240      	movs	r2, #64	@ 0x40
 801939a:	4082      	lsls	r2, r0
 801939c:	4313      	orrs	r3, r2
 801939e:	3401      	adds	r4, #1
 80193a0:	9304      	str	r3, [sp, #16]
 80193a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80193a6:	4829      	ldr	r0, [pc, #164]	@ (801944c <_vfiprintf_r+0x220>)
 80193a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80193ac:	2206      	movs	r2, #6
 80193ae:	f7e6 fee7 	bl	8000180 <memchr>
 80193b2:	2800      	cmp	r0, #0
 80193b4:	d03f      	beq.n	8019436 <_vfiprintf_r+0x20a>
 80193b6:	4b26      	ldr	r3, [pc, #152]	@ (8019450 <_vfiprintf_r+0x224>)
 80193b8:	bb1b      	cbnz	r3, 8019402 <_vfiprintf_r+0x1d6>
 80193ba:	9b03      	ldr	r3, [sp, #12]
 80193bc:	3307      	adds	r3, #7
 80193be:	f023 0307 	bic.w	r3, r3, #7
 80193c2:	3308      	adds	r3, #8
 80193c4:	9303      	str	r3, [sp, #12]
 80193c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80193c8:	443b      	add	r3, r7
 80193ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80193cc:	e76a      	b.n	80192a4 <_vfiprintf_r+0x78>
 80193ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80193d2:	460c      	mov	r4, r1
 80193d4:	2001      	movs	r0, #1
 80193d6:	e7a8      	b.n	801932a <_vfiprintf_r+0xfe>
 80193d8:	2300      	movs	r3, #0
 80193da:	3401      	adds	r4, #1
 80193dc:	9305      	str	r3, [sp, #20]
 80193de:	4619      	mov	r1, r3
 80193e0:	f04f 0c0a 	mov.w	ip, #10
 80193e4:	4620      	mov	r0, r4
 80193e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80193ea:	3a30      	subs	r2, #48	@ 0x30
 80193ec:	2a09      	cmp	r2, #9
 80193ee:	d903      	bls.n	80193f8 <_vfiprintf_r+0x1cc>
 80193f0:	2b00      	cmp	r3, #0
 80193f2:	d0c6      	beq.n	8019382 <_vfiprintf_r+0x156>
 80193f4:	9105      	str	r1, [sp, #20]
 80193f6:	e7c4      	b.n	8019382 <_vfiprintf_r+0x156>
 80193f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80193fc:	4604      	mov	r4, r0
 80193fe:	2301      	movs	r3, #1
 8019400:	e7f0      	b.n	80193e4 <_vfiprintf_r+0x1b8>
 8019402:	ab03      	add	r3, sp, #12
 8019404:	9300      	str	r3, [sp, #0]
 8019406:	462a      	mov	r2, r5
 8019408:	4b12      	ldr	r3, [pc, #72]	@ (8019454 <_vfiprintf_r+0x228>)
 801940a:	a904      	add	r1, sp, #16
 801940c:	4630      	mov	r0, r6
 801940e:	f7fb fe25 	bl	801505c <_printf_float>
 8019412:	4607      	mov	r7, r0
 8019414:	1c78      	adds	r0, r7, #1
 8019416:	d1d6      	bne.n	80193c6 <_vfiprintf_r+0x19a>
 8019418:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801941a:	07d9      	lsls	r1, r3, #31
 801941c:	d405      	bmi.n	801942a <_vfiprintf_r+0x1fe>
 801941e:	89ab      	ldrh	r3, [r5, #12]
 8019420:	059a      	lsls	r2, r3, #22
 8019422:	d402      	bmi.n	801942a <_vfiprintf_r+0x1fe>
 8019424:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019426:	f7fc fe17 	bl	8016058 <__retarget_lock_release_recursive>
 801942a:	89ab      	ldrh	r3, [r5, #12]
 801942c:	065b      	lsls	r3, r3, #25
 801942e:	f53f af1f 	bmi.w	8019270 <_vfiprintf_r+0x44>
 8019432:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019434:	e71e      	b.n	8019274 <_vfiprintf_r+0x48>
 8019436:	ab03      	add	r3, sp, #12
 8019438:	9300      	str	r3, [sp, #0]
 801943a:	462a      	mov	r2, r5
 801943c:	4b05      	ldr	r3, [pc, #20]	@ (8019454 <_vfiprintf_r+0x228>)
 801943e:	a904      	add	r1, sp, #16
 8019440:	4630      	mov	r0, r6
 8019442:	f7fc f8a3 	bl	801558c <_printf_i>
 8019446:	e7e4      	b.n	8019412 <_vfiprintf_r+0x1e6>
 8019448:	0801d531 	.word	0x0801d531
 801944c:	0801d53b 	.word	0x0801d53b
 8019450:	0801505d 	.word	0x0801505d
 8019454:	08019209 	.word	0x08019209
 8019458:	0801d537 	.word	0x0801d537

0801945c <__swbuf_r>:
 801945c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801945e:	460e      	mov	r6, r1
 8019460:	4614      	mov	r4, r2
 8019462:	4605      	mov	r5, r0
 8019464:	b118      	cbz	r0, 801946e <__swbuf_r+0x12>
 8019466:	6a03      	ldr	r3, [r0, #32]
 8019468:	b90b      	cbnz	r3, 801946e <__swbuf_r+0x12>
 801946a:	f7fc fc47 	bl	8015cfc <__sinit>
 801946e:	69a3      	ldr	r3, [r4, #24]
 8019470:	60a3      	str	r3, [r4, #8]
 8019472:	89a3      	ldrh	r3, [r4, #12]
 8019474:	071a      	lsls	r2, r3, #28
 8019476:	d501      	bpl.n	801947c <__swbuf_r+0x20>
 8019478:	6923      	ldr	r3, [r4, #16]
 801947a:	b943      	cbnz	r3, 801948e <__swbuf_r+0x32>
 801947c:	4621      	mov	r1, r4
 801947e:	4628      	mov	r0, r5
 8019480:	f000 f82a 	bl	80194d8 <__swsetup_r>
 8019484:	b118      	cbz	r0, 801948e <__swbuf_r+0x32>
 8019486:	f04f 37ff 	mov.w	r7, #4294967295
 801948a:	4638      	mov	r0, r7
 801948c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801948e:	6823      	ldr	r3, [r4, #0]
 8019490:	6922      	ldr	r2, [r4, #16]
 8019492:	1a98      	subs	r0, r3, r2
 8019494:	6963      	ldr	r3, [r4, #20]
 8019496:	b2f6      	uxtb	r6, r6
 8019498:	4283      	cmp	r3, r0
 801949a:	4637      	mov	r7, r6
 801949c:	dc05      	bgt.n	80194aa <__swbuf_r+0x4e>
 801949e:	4621      	mov	r1, r4
 80194a0:	4628      	mov	r0, r5
 80194a2:	f7ff fa53 	bl	801894c <_fflush_r>
 80194a6:	2800      	cmp	r0, #0
 80194a8:	d1ed      	bne.n	8019486 <__swbuf_r+0x2a>
 80194aa:	68a3      	ldr	r3, [r4, #8]
 80194ac:	3b01      	subs	r3, #1
 80194ae:	60a3      	str	r3, [r4, #8]
 80194b0:	6823      	ldr	r3, [r4, #0]
 80194b2:	1c5a      	adds	r2, r3, #1
 80194b4:	6022      	str	r2, [r4, #0]
 80194b6:	701e      	strb	r6, [r3, #0]
 80194b8:	6962      	ldr	r2, [r4, #20]
 80194ba:	1c43      	adds	r3, r0, #1
 80194bc:	429a      	cmp	r2, r3
 80194be:	d004      	beq.n	80194ca <__swbuf_r+0x6e>
 80194c0:	89a3      	ldrh	r3, [r4, #12]
 80194c2:	07db      	lsls	r3, r3, #31
 80194c4:	d5e1      	bpl.n	801948a <__swbuf_r+0x2e>
 80194c6:	2e0a      	cmp	r6, #10
 80194c8:	d1df      	bne.n	801948a <__swbuf_r+0x2e>
 80194ca:	4621      	mov	r1, r4
 80194cc:	4628      	mov	r0, r5
 80194ce:	f7ff fa3d 	bl	801894c <_fflush_r>
 80194d2:	2800      	cmp	r0, #0
 80194d4:	d0d9      	beq.n	801948a <__swbuf_r+0x2e>
 80194d6:	e7d6      	b.n	8019486 <__swbuf_r+0x2a>

080194d8 <__swsetup_r>:
 80194d8:	b538      	push	{r3, r4, r5, lr}
 80194da:	4b29      	ldr	r3, [pc, #164]	@ (8019580 <__swsetup_r+0xa8>)
 80194dc:	4605      	mov	r5, r0
 80194de:	6818      	ldr	r0, [r3, #0]
 80194e0:	460c      	mov	r4, r1
 80194e2:	b118      	cbz	r0, 80194ec <__swsetup_r+0x14>
 80194e4:	6a03      	ldr	r3, [r0, #32]
 80194e6:	b90b      	cbnz	r3, 80194ec <__swsetup_r+0x14>
 80194e8:	f7fc fc08 	bl	8015cfc <__sinit>
 80194ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80194f0:	0719      	lsls	r1, r3, #28
 80194f2:	d422      	bmi.n	801953a <__swsetup_r+0x62>
 80194f4:	06da      	lsls	r2, r3, #27
 80194f6:	d407      	bmi.n	8019508 <__swsetup_r+0x30>
 80194f8:	2209      	movs	r2, #9
 80194fa:	602a      	str	r2, [r5, #0]
 80194fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019500:	81a3      	strh	r3, [r4, #12]
 8019502:	f04f 30ff 	mov.w	r0, #4294967295
 8019506:	e033      	b.n	8019570 <__swsetup_r+0x98>
 8019508:	0758      	lsls	r0, r3, #29
 801950a:	d512      	bpl.n	8019532 <__swsetup_r+0x5a>
 801950c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801950e:	b141      	cbz	r1, 8019522 <__swsetup_r+0x4a>
 8019510:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019514:	4299      	cmp	r1, r3
 8019516:	d002      	beq.n	801951e <__swsetup_r+0x46>
 8019518:	4628      	mov	r0, r5
 801951a:	f7fd fc0d 	bl	8016d38 <_free_r>
 801951e:	2300      	movs	r3, #0
 8019520:	6363      	str	r3, [r4, #52]	@ 0x34
 8019522:	89a3      	ldrh	r3, [r4, #12]
 8019524:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8019528:	81a3      	strh	r3, [r4, #12]
 801952a:	2300      	movs	r3, #0
 801952c:	6063      	str	r3, [r4, #4]
 801952e:	6923      	ldr	r3, [r4, #16]
 8019530:	6023      	str	r3, [r4, #0]
 8019532:	89a3      	ldrh	r3, [r4, #12]
 8019534:	f043 0308 	orr.w	r3, r3, #8
 8019538:	81a3      	strh	r3, [r4, #12]
 801953a:	6923      	ldr	r3, [r4, #16]
 801953c:	b94b      	cbnz	r3, 8019552 <__swsetup_r+0x7a>
 801953e:	89a3      	ldrh	r3, [r4, #12]
 8019540:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8019544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019548:	d003      	beq.n	8019552 <__swsetup_r+0x7a>
 801954a:	4621      	mov	r1, r4
 801954c:	4628      	mov	r0, r5
 801954e:	f000 f883 	bl	8019658 <__smakebuf_r>
 8019552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019556:	f013 0201 	ands.w	r2, r3, #1
 801955a:	d00a      	beq.n	8019572 <__swsetup_r+0x9a>
 801955c:	2200      	movs	r2, #0
 801955e:	60a2      	str	r2, [r4, #8]
 8019560:	6962      	ldr	r2, [r4, #20]
 8019562:	4252      	negs	r2, r2
 8019564:	61a2      	str	r2, [r4, #24]
 8019566:	6922      	ldr	r2, [r4, #16]
 8019568:	b942      	cbnz	r2, 801957c <__swsetup_r+0xa4>
 801956a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801956e:	d1c5      	bne.n	80194fc <__swsetup_r+0x24>
 8019570:	bd38      	pop	{r3, r4, r5, pc}
 8019572:	0799      	lsls	r1, r3, #30
 8019574:	bf58      	it	pl
 8019576:	6962      	ldrpl	r2, [r4, #20]
 8019578:	60a2      	str	r2, [r4, #8]
 801957a:	e7f4      	b.n	8019566 <__swsetup_r+0x8e>
 801957c:	2000      	movs	r0, #0
 801957e:	e7f7      	b.n	8019570 <__swsetup_r+0x98>
 8019580:	2000013c 	.word	0x2000013c

08019584 <_raise_r>:
 8019584:	291f      	cmp	r1, #31
 8019586:	b538      	push	{r3, r4, r5, lr}
 8019588:	4605      	mov	r5, r0
 801958a:	460c      	mov	r4, r1
 801958c:	d904      	bls.n	8019598 <_raise_r+0x14>
 801958e:	2316      	movs	r3, #22
 8019590:	6003      	str	r3, [r0, #0]
 8019592:	f04f 30ff 	mov.w	r0, #4294967295
 8019596:	bd38      	pop	{r3, r4, r5, pc}
 8019598:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801959a:	b112      	cbz	r2, 80195a2 <_raise_r+0x1e>
 801959c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80195a0:	b94b      	cbnz	r3, 80195b6 <_raise_r+0x32>
 80195a2:	4628      	mov	r0, r5
 80195a4:	f000 f830 	bl	8019608 <_getpid_r>
 80195a8:	4622      	mov	r2, r4
 80195aa:	4601      	mov	r1, r0
 80195ac:	4628      	mov	r0, r5
 80195ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80195b2:	f000 b817 	b.w	80195e4 <_kill_r>
 80195b6:	2b01      	cmp	r3, #1
 80195b8:	d00a      	beq.n	80195d0 <_raise_r+0x4c>
 80195ba:	1c59      	adds	r1, r3, #1
 80195bc:	d103      	bne.n	80195c6 <_raise_r+0x42>
 80195be:	2316      	movs	r3, #22
 80195c0:	6003      	str	r3, [r0, #0]
 80195c2:	2001      	movs	r0, #1
 80195c4:	e7e7      	b.n	8019596 <_raise_r+0x12>
 80195c6:	2100      	movs	r1, #0
 80195c8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80195cc:	4620      	mov	r0, r4
 80195ce:	4798      	blx	r3
 80195d0:	2000      	movs	r0, #0
 80195d2:	e7e0      	b.n	8019596 <_raise_r+0x12>

080195d4 <raise>:
 80195d4:	4b02      	ldr	r3, [pc, #8]	@ (80195e0 <raise+0xc>)
 80195d6:	4601      	mov	r1, r0
 80195d8:	6818      	ldr	r0, [r3, #0]
 80195da:	f7ff bfd3 	b.w	8019584 <_raise_r>
 80195de:	bf00      	nop
 80195e0:	2000013c 	.word	0x2000013c

080195e4 <_kill_r>:
 80195e4:	b538      	push	{r3, r4, r5, lr}
 80195e6:	4d07      	ldr	r5, [pc, #28]	@ (8019604 <_kill_r+0x20>)
 80195e8:	2300      	movs	r3, #0
 80195ea:	4604      	mov	r4, r0
 80195ec:	4608      	mov	r0, r1
 80195ee:	4611      	mov	r1, r2
 80195f0:	602b      	str	r3, [r5, #0]
 80195f2:	f7eb fb2b 	bl	8004c4c <_kill>
 80195f6:	1c43      	adds	r3, r0, #1
 80195f8:	d102      	bne.n	8019600 <_kill_r+0x1c>
 80195fa:	682b      	ldr	r3, [r5, #0]
 80195fc:	b103      	cbz	r3, 8019600 <_kill_r+0x1c>
 80195fe:	6023      	str	r3, [r4, #0]
 8019600:	bd38      	pop	{r3, r4, r5, pc}
 8019602:	bf00      	nop
 8019604:	200059f8 	.word	0x200059f8

08019608 <_getpid_r>:
 8019608:	f7eb bb18 	b.w	8004c3c <_getpid>

0801960c <__swhatbuf_r>:
 801960c:	b570      	push	{r4, r5, r6, lr}
 801960e:	460c      	mov	r4, r1
 8019610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019614:	2900      	cmp	r1, #0
 8019616:	b096      	sub	sp, #88	@ 0x58
 8019618:	4615      	mov	r5, r2
 801961a:	461e      	mov	r6, r3
 801961c:	da0d      	bge.n	801963a <__swhatbuf_r+0x2e>
 801961e:	89a3      	ldrh	r3, [r4, #12]
 8019620:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8019624:	f04f 0100 	mov.w	r1, #0
 8019628:	bf14      	ite	ne
 801962a:	2340      	movne	r3, #64	@ 0x40
 801962c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8019630:	2000      	movs	r0, #0
 8019632:	6031      	str	r1, [r6, #0]
 8019634:	602b      	str	r3, [r5, #0]
 8019636:	b016      	add	sp, #88	@ 0x58
 8019638:	bd70      	pop	{r4, r5, r6, pc}
 801963a:	466a      	mov	r2, sp
 801963c:	f000 f848 	bl	80196d0 <_fstat_r>
 8019640:	2800      	cmp	r0, #0
 8019642:	dbec      	blt.n	801961e <__swhatbuf_r+0x12>
 8019644:	9901      	ldr	r1, [sp, #4]
 8019646:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801964a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801964e:	4259      	negs	r1, r3
 8019650:	4159      	adcs	r1, r3
 8019652:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019656:	e7eb      	b.n	8019630 <__swhatbuf_r+0x24>

08019658 <__smakebuf_r>:
 8019658:	898b      	ldrh	r3, [r1, #12]
 801965a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801965c:	079d      	lsls	r5, r3, #30
 801965e:	4606      	mov	r6, r0
 8019660:	460c      	mov	r4, r1
 8019662:	d507      	bpl.n	8019674 <__smakebuf_r+0x1c>
 8019664:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8019668:	6023      	str	r3, [r4, #0]
 801966a:	6123      	str	r3, [r4, #16]
 801966c:	2301      	movs	r3, #1
 801966e:	6163      	str	r3, [r4, #20]
 8019670:	b003      	add	sp, #12
 8019672:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019674:	ab01      	add	r3, sp, #4
 8019676:	466a      	mov	r2, sp
 8019678:	f7ff ffc8 	bl	801960c <__swhatbuf_r>
 801967c:	9f00      	ldr	r7, [sp, #0]
 801967e:	4605      	mov	r5, r0
 8019680:	4639      	mov	r1, r7
 8019682:	4630      	mov	r0, r6
 8019684:	f7fd fbcc 	bl	8016e20 <_malloc_r>
 8019688:	b948      	cbnz	r0, 801969e <__smakebuf_r+0x46>
 801968a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801968e:	059a      	lsls	r2, r3, #22
 8019690:	d4ee      	bmi.n	8019670 <__smakebuf_r+0x18>
 8019692:	f023 0303 	bic.w	r3, r3, #3
 8019696:	f043 0302 	orr.w	r3, r3, #2
 801969a:	81a3      	strh	r3, [r4, #12]
 801969c:	e7e2      	b.n	8019664 <__smakebuf_r+0xc>
 801969e:	89a3      	ldrh	r3, [r4, #12]
 80196a0:	6020      	str	r0, [r4, #0]
 80196a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80196a6:	81a3      	strh	r3, [r4, #12]
 80196a8:	9b01      	ldr	r3, [sp, #4]
 80196aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80196ae:	b15b      	cbz	r3, 80196c8 <__smakebuf_r+0x70>
 80196b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80196b4:	4630      	mov	r0, r6
 80196b6:	f000 f81d 	bl	80196f4 <_isatty_r>
 80196ba:	b128      	cbz	r0, 80196c8 <__smakebuf_r+0x70>
 80196bc:	89a3      	ldrh	r3, [r4, #12]
 80196be:	f023 0303 	bic.w	r3, r3, #3
 80196c2:	f043 0301 	orr.w	r3, r3, #1
 80196c6:	81a3      	strh	r3, [r4, #12]
 80196c8:	89a3      	ldrh	r3, [r4, #12]
 80196ca:	431d      	orrs	r5, r3
 80196cc:	81a5      	strh	r5, [r4, #12]
 80196ce:	e7cf      	b.n	8019670 <__smakebuf_r+0x18>

080196d0 <_fstat_r>:
 80196d0:	b538      	push	{r3, r4, r5, lr}
 80196d2:	4d07      	ldr	r5, [pc, #28]	@ (80196f0 <_fstat_r+0x20>)
 80196d4:	2300      	movs	r3, #0
 80196d6:	4604      	mov	r4, r0
 80196d8:	4608      	mov	r0, r1
 80196da:	4611      	mov	r1, r2
 80196dc:	602b      	str	r3, [r5, #0]
 80196de:	f7eb fb15 	bl	8004d0c <_fstat>
 80196e2:	1c43      	adds	r3, r0, #1
 80196e4:	d102      	bne.n	80196ec <_fstat_r+0x1c>
 80196e6:	682b      	ldr	r3, [r5, #0]
 80196e8:	b103      	cbz	r3, 80196ec <_fstat_r+0x1c>
 80196ea:	6023      	str	r3, [r4, #0]
 80196ec:	bd38      	pop	{r3, r4, r5, pc}
 80196ee:	bf00      	nop
 80196f0:	200059f8 	.word	0x200059f8

080196f4 <_isatty_r>:
 80196f4:	b538      	push	{r3, r4, r5, lr}
 80196f6:	4d06      	ldr	r5, [pc, #24]	@ (8019710 <_isatty_r+0x1c>)
 80196f8:	2300      	movs	r3, #0
 80196fa:	4604      	mov	r4, r0
 80196fc:	4608      	mov	r0, r1
 80196fe:	602b      	str	r3, [r5, #0]
 8019700:	f7eb fb14 	bl	8004d2c <_isatty>
 8019704:	1c43      	adds	r3, r0, #1
 8019706:	d102      	bne.n	801970e <_isatty_r+0x1a>
 8019708:	682b      	ldr	r3, [r5, #0]
 801970a:	b103      	cbz	r3, 801970e <_isatty_r+0x1a>
 801970c:	6023      	str	r3, [r4, #0]
 801970e:	bd38      	pop	{r3, r4, r5, pc}
 8019710:	200059f8 	.word	0x200059f8
 8019714:	00000000 	.word	0x00000000

08019718 <cos>:
 8019718:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801971a:	ec53 2b10 	vmov	r2, r3, d0
 801971e:	4826      	ldr	r0, [pc, #152]	@ (80197b8 <cos+0xa0>)
 8019720:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8019724:	4281      	cmp	r1, r0
 8019726:	d806      	bhi.n	8019736 <cos+0x1e>
 8019728:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80197b0 <cos+0x98>
 801972c:	b005      	add	sp, #20
 801972e:	f85d eb04 	ldr.w	lr, [sp], #4
 8019732:	f000 b969 	b.w	8019a08 <__kernel_cos>
 8019736:	4821      	ldr	r0, [pc, #132]	@ (80197bc <cos+0xa4>)
 8019738:	4281      	cmp	r1, r0
 801973a:	d908      	bls.n	801974e <cos+0x36>
 801973c:	4610      	mov	r0, r2
 801973e:	4619      	mov	r1, r3
 8019740:	f7e6 fd7a 	bl	8000238 <__aeabi_dsub>
 8019744:	ec41 0b10 	vmov	d0, r0, r1
 8019748:	b005      	add	sp, #20
 801974a:	f85d fb04 	ldr.w	pc, [sp], #4
 801974e:	4668      	mov	r0, sp
 8019750:	f000 fade 	bl	8019d10 <__ieee754_rem_pio2>
 8019754:	f000 0003 	and.w	r0, r0, #3
 8019758:	2801      	cmp	r0, #1
 801975a:	d00b      	beq.n	8019774 <cos+0x5c>
 801975c:	2802      	cmp	r0, #2
 801975e:	d015      	beq.n	801978c <cos+0x74>
 8019760:	b9d8      	cbnz	r0, 801979a <cos+0x82>
 8019762:	ed9d 1b02 	vldr	d1, [sp, #8]
 8019766:	ed9d 0b00 	vldr	d0, [sp]
 801976a:	f000 f94d 	bl	8019a08 <__kernel_cos>
 801976e:	ec51 0b10 	vmov	r0, r1, d0
 8019772:	e7e7      	b.n	8019744 <cos+0x2c>
 8019774:	ed9d 1b02 	vldr	d1, [sp, #8]
 8019778:	ed9d 0b00 	vldr	d0, [sp]
 801977c:	f000 fa0c 	bl	8019b98 <__kernel_sin>
 8019780:	ec53 2b10 	vmov	r2, r3, d0
 8019784:	4610      	mov	r0, r2
 8019786:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801978a:	e7db      	b.n	8019744 <cos+0x2c>
 801978c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8019790:	ed9d 0b00 	vldr	d0, [sp]
 8019794:	f000 f938 	bl	8019a08 <__kernel_cos>
 8019798:	e7f2      	b.n	8019780 <cos+0x68>
 801979a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801979e:	ed9d 0b00 	vldr	d0, [sp]
 80197a2:	2001      	movs	r0, #1
 80197a4:	f000 f9f8 	bl	8019b98 <__kernel_sin>
 80197a8:	e7e1      	b.n	801976e <cos+0x56>
 80197aa:	bf00      	nop
 80197ac:	f3af 8000 	nop.w
	...
 80197b8:	3fe921fb 	.word	0x3fe921fb
 80197bc:	7fefffff 	.word	0x7fefffff

080197c0 <sin>:
 80197c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80197c2:	ec53 2b10 	vmov	r2, r3, d0
 80197c6:	4826      	ldr	r0, [pc, #152]	@ (8019860 <sin+0xa0>)
 80197c8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80197cc:	4281      	cmp	r1, r0
 80197ce:	d807      	bhi.n	80197e0 <sin+0x20>
 80197d0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8019858 <sin+0x98>
 80197d4:	2000      	movs	r0, #0
 80197d6:	b005      	add	sp, #20
 80197d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80197dc:	f000 b9dc 	b.w	8019b98 <__kernel_sin>
 80197e0:	4820      	ldr	r0, [pc, #128]	@ (8019864 <sin+0xa4>)
 80197e2:	4281      	cmp	r1, r0
 80197e4:	d908      	bls.n	80197f8 <sin+0x38>
 80197e6:	4610      	mov	r0, r2
 80197e8:	4619      	mov	r1, r3
 80197ea:	f7e6 fd25 	bl	8000238 <__aeabi_dsub>
 80197ee:	ec41 0b10 	vmov	d0, r0, r1
 80197f2:	b005      	add	sp, #20
 80197f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80197f8:	4668      	mov	r0, sp
 80197fa:	f000 fa89 	bl	8019d10 <__ieee754_rem_pio2>
 80197fe:	f000 0003 	and.w	r0, r0, #3
 8019802:	2801      	cmp	r0, #1
 8019804:	d00c      	beq.n	8019820 <sin+0x60>
 8019806:	2802      	cmp	r0, #2
 8019808:	d011      	beq.n	801982e <sin+0x6e>
 801980a:	b9e8      	cbnz	r0, 8019848 <sin+0x88>
 801980c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8019810:	ed9d 0b00 	vldr	d0, [sp]
 8019814:	2001      	movs	r0, #1
 8019816:	f000 f9bf 	bl	8019b98 <__kernel_sin>
 801981a:	ec51 0b10 	vmov	r0, r1, d0
 801981e:	e7e6      	b.n	80197ee <sin+0x2e>
 8019820:	ed9d 1b02 	vldr	d1, [sp, #8]
 8019824:	ed9d 0b00 	vldr	d0, [sp]
 8019828:	f000 f8ee 	bl	8019a08 <__kernel_cos>
 801982c:	e7f5      	b.n	801981a <sin+0x5a>
 801982e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8019832:	ed9d 0b00 	vldr	d0, [sp]
 8019836:	2001      	movs	r0, #1
 8019838:	f000 f9ae 	bl	8019b98 <__kernel_sin>
 801983c:	ec53 2b10 	vmov	r2, r3, d0
 8019840:	4610      	mov	r0, r2
 8019842:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8019846:	e7d2      	b.n	80197ee <sin+0x2e>
 8019848:	ed9d 1b02 	vldr	d1, [sp, #8]
 801984c:	ed9d 0b00 	vldr	d0, [sp]
 8019850:	f000 f8da 	bl	8019a08 <__kernel_cos>
 8019854:	e7f2      	b.n	801983c <sin+0x7c>
 8019856:	bf00      	nop
	...
 8019860:	3fe921fb 	.word	0x3fe921fb
 8019864:	7fefffff 	.word	0x7fefffff

08019868 <fmin>:
 8019868:	b508      	push	{r3, lr}
 801986a:	ed2d 8b04 	vpush	{d8-d9}
 801986e:	eeb0 8a40 	vmov.f32	s16, s0
 8019872:	eef0 8a60 	vmov.f32	s17, s1
 8019876:	eeb0 9a41 	vmov.f32	s18, s2
 801987a:	eef0 9a61 	vmov.f32	s19, s3
 801987e:	f000 f81d 	bl	80198bc <__fpclassifyd>
 8019882:	b950      	cbnz	r0, 801989a <fmin+0x32>
 8019884:	eeb0 8a49 	vmov.f32	s16, s18
 8019888:	eef0 8a69 	vmov.f32	s17, s19
 801988c:	eeb0 0a48 	vmov.f32	s0, s16
 8019890:	eef0 0a68 	vmov.f32	s1, s17
 8019894:	ecbd 8b04 	vpop	{d8-d9}
 8019898:	bd08      	pop	{r3, pc}
 801989a:	eeb0 0a49 	vmov.f32	s0, s18
 801989e:	eef0 0a69 	vmov.f32	s1, s19
 80198a2:	f000 f80b 	bl	80198bc <__fpclassifyd>
 80198a6:	2800      	cmp	r0, #0
 80198a8:	d0f0      	beq.n	801988c <fmin+0x24>
 80198aa:	ec53 2b19 	vmov	r2, r3, d9
 80198ae:	ec51 0b18 	vmov	r0, r1, d8
 80198b2:	f7e7 f8eb 	bl	8000a8c <__aeabi_dcmplt>
 80198b6:	2800      	cmp	r0, #0
 80198b8:	d0e4      	beq.n	8019884 <fmin+0x1c>
 80198ba:	e7e7      	b.n	801988c <fmin+0x24>

080198bc <__fpclassifyd>:
 80198bc:	ec51 0b10 	vmov	r0, r1, d0
 80198c0:	460b      	mov	r3, r1
 80198c2:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 80198c6:	b510      	push	{r4, lr}
 80198c8:	d104      	bne.n	80198d4 <__fpclassifyd+0x18>
 80198ca:	2800      	cmp	r0, #0
 80198cc:	bf0c      	ite	eq
 80198ce:	2002      	moveq	r0, #2
 80198d0:	2003      	movne	r0, #3
 80198d2:	bd10      	pop	{r4, pc}
 80198d4:	4a09      	ldr	r2, [pc, #36]	@ (80198fc <__fpclassifyd+0x40>)
 80198d6:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 80198da:	4294      	cmp	r4, r2
 80198dc:	d908      	bls.n	80198f0 <__fpclassifyd+0x34>
 80198de:	4a08      	ldr	r2, [pc, #32]	@ (8019900 <__fpclassifyd+0x44>)
 80198e0:	4213      	tst	r3, r2
 80198e2:	d007      	beq.n	80198f4 <__fpclassifyd+0x38>
 80198e4:	4291      	cmp	r1, r2
 80198e6:	d107      	bne.n	80198f8 <__fpclassifyd+0x3c>
 80198e8:	fab0 f080 	clz	r0, r0
 80198ec:	0940      	lsrs	r0, r0, #5
 80198ee:	e7f0      	b.n	80198d2 <__fpclassifyd+0x16>
 80198f0:	2004      	movs	r0, #4
 80198f2:	e7ee      	b.n	80198d2 <__fpclassifyd+0x16>
 80198f4:	2003      	movs	r0, #3
 80198f6:	e7ec      	b.n	80198d2 <__fpclassifyd+0x16>
 80198f8:	2000      	movs	r0, #0
 80198fa:	e7ea      	b.n	80198d2 <__fpclassifyd+0x16>
 80198fc:	7fdfffff 	.word	0x7fdfffff
 8019900:	7ff00000 	.word	0x7ff00000

08019904 <cosl>:
 8019904:	f7ff bf08 	b.w	8019718 <cos>

08019908 <sinl>:
 8019908:	f7ff bf5a 	b.w	80197c0 <sin>

0801990c <acosl>:
 801990c:	f000 bbfc 	b.w	801a108 <acos>

08019910 <floor>:
 8019910:	ec51 0b10 	vmov	r0, r1, d0
 8019914:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8019918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801991c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8019920:	2e13      	cmp	r6, #19
 8019922:	460c      	mov	r4, r1
 8019924:	4605      	mov	r5, r0
 8019926:	4680      	mov	r8, r0
 8019928:	dc34      	bgt.n	8019994 <floor+0x84>
 801992a:	2e00      	cmp	r6, #0
 801992c:	da17      	bge.n	801995e <floor+0x4e>
 801992e:	a332      	add	r3, pc, #200	@ (adr r3, 80199f8 <floor+0xe8>)
 8019930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019934:	f7e6 fc82 	bl	800023c <__adddf3>
 8019938:	2200      	movs	r2, #0
 801993a:	2300      	movs	r3, #0
 801993c:	f7e7 f8c4 	bl	8000ac8 <__aeabi_dcmpgt>
 8019940:	b150      	cbz	r0, 8019958 <floor+0x48>
 8019942:	2c00      	cmp	r4, #0
 8019944:	da55      	bge.n	80199f2 <floor+0xe2>
 8019946:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801994a:	432c      	orrs	r4, r5
 801994c:	2500      	movs	r5, #0
 801994e:	42ac      	cmp	r4, r5
 8019950:	4c2b      	ldr	r4, [pc, #172]	@ (8019a00 <floor+0xf0>)
 8019952:	bf08      	it	eq
 8019954:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8019958:	4621      	mov	r1, r4
 801995a:	4628      	mov	r0, r5
 801995c:	e023      	b.n	80199a6 <floor+0x96>
 801995e:	4f29      	ldr	r7, [pc, #164]	@ (8019a04 <floor+0xf4>)
 8019960:	4137      	asrs	r7, r6
 8019962:	ea01 0307 	and.w	r3, r1, r7
 8019966:	4303      	orrs	r3, r0
 8019968:	d01d      	beq.n	80199a6 <floor+0x96>
 801996a:	a323      	add	r3, pc, #140	@ (adr r3, 80199f8 <floor+0xe8>)
 801996c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019970:	f7e6 fc64 	bl	800023c <__adddf3>
 8019974:	2200      	movs	r2, #0
 8019976:	2300      	movs	r3, #0
 8019978:	f7e7 f8a6 	bl	8000ac8 <__aeabi_dcmpgt>
 801997c:	2800      	cmp	r0, #0
 801997e:	d0eb      	beq.n	8019958 <floor+0x48>
 8019980:	2c00      	cmp	r4, #0
 8019982:	bfbe      	ittt	lt
 8019984:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8019988:	4133      	asrlt	r3, r6
 801998a:	18e4      	addlt	r4, r4, r3
 801998c:	ea24 0407 	bic.w	r4, r4, r7
 8019990:	2500      	movs	r5, #0
 8019992:	e7e1      	b.n	8019958 <floor+0x48>
 8019994:	2e33      	cmp	r6, #51	@ 0x33
 8019996:	dd0a      	ble.n	80199ae <floor+0x9e>
 8019998:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801999c:	d103      	bne.n	80199a6 <floor+0x96>
 801999e:	4602      	mov	r2, r0
 80199a0:	460b      	mov	r3, r1
 80199a2:	f7e6 fc4b 	bl	800023c <__adddf3>
 80199a6:	ec41 0b10 	vmov	d0, r0, r1
 80199aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80199ae:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80199b2:	f04f 37ff 	mov.w	r7, #4294967295
 80199b6:	40df      	lsrs	r7, r3
 80199b8:	4207      	tst	r7, r0
 80199ba:	d0f4      	beq.n	80199a6 <floor+0x96>
 80199bc:	a30e      	add	r3, pc, #56	@ (adr r3, 80199f8 <floor+0xe8>)
 80199be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80199c2:	f7e6 fc3b 	bl	800023c <__adddf3>
 80199c6:	2200      	movs	r2, #0
 80199c8:	2300      	movs	r3, #0
 80199ca:	f7e7 f87d 	bl	8000ac8 <__aeabi_dcmpgt>
 80199ce:	2800      	cmp	r0, #0
 80199d0:	d0c2      	beq.n	8019958 <floor+0x48>
 80199d2:	2c00      	cmp	r4, #0
 80199d4:	da0a      	bge.n	80199ec <floor+0xdc>
 80199d6:	2e14      	cmp	r6, #20
 80199d8:	d101      	bne.n	80199de <floor+0xce>
 80199da:	3401      	adds	r4, #1
 80199dc:	e006      	b.n	80199ec <floor+0xdc>
 80199de:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80199e2:	2301      	movs	r3, #1
 80199e4:	40b3      	lsls	r3, r6
 80199e6:	441d      	add	r5, r3
 80199e8:	4545      	cmp	r5, r8
 80199ea:	d3f6      	bcc.n	80199da <floor+0xca>
 80199ec:	ea25 0507 	bic.w	r5, r5, r7
 80199f0:	e7b2      	b.n	8019958 <floor+0x48>
 80199f2:	2500      	movs	r5, #0
 80199f4:	462c      	mov	r4, r5
 80199f6:	e7af      	b.n	8019958 <floor+0x48>
 80199f8:	8800759c 	.word	0x8800759c
 80199fc:	7e37e43c 	.word	0x7e37e43c
 8019a00:	bff00000 	.word	0xbff00000
 8019a04:	000fffff 	.word	0x000fffff

08019a08 <__kernel_cos>:
 8019a08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a0c:	ec57 6b10 	vmov	r6, r7, d0
 8019a10:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8019a14:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8019a18:	ed8d 1b00 	vstr	d1, [sp]
 8019a1c:	d206      	bcs.n	8019a2c <__kernel_cos+0x24>
 8019a1e:	4630      	mov	r0, r6
 8019a20:	4639      	mov	r1, r7
 8019a22:	f7e7 f871 	bl	8000b08 <__aeabi_d2iz>
 8019a26:	2800      	cmp	r0, #0
 8019a28:	f000 8088 	beq.w	8019b3c <__kernel_cos+0x134>
 8019a2c:	4632      	mov	r2, r6
 8019a2e:	463b      	mov	r3, r7
 8019a30:	4630      	mov	r0, r6
 8019a32:	4639      	mov	r1, r7
 8019a34:	f7e6 fdb8 	bl	80005a8 <__aeabi_dmul>
 8019a38:	4b51      	ldr	r3, [pc, #324]	@ (8019b80 <__kernel_cos+0x178>)
 8019a3a:	2200      	movs	r2, #0
 8019a3c:	4604      	mov	r4, r0
 8019a3e:	460d      	mov	r5, r1
 8019a40:	f7e6 fdb2 	bl	80005a8 <__aeabi_dmul>
 8019a44:	a340      	add	r3, pc, #256	@ (adr r3, 8019b48 <__kernel_cos+0x140>)
 8019a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a4a:	4682      	mov	sl, r0
 8019a4c:	468b      	mov	fp, r1
 8019a4e:	4620      	mov	r0, r4
 8019a50:	4629      	mov	r1, r5
 8019a52:	f7e6 fda9 	bl	80005a8 <__aeabi_dmul>
 8019a56:	a33e      	add	r3, pc, #248	@ (adr r3, 8019b50 <__kernel_cos+0x148>)
 8019a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a5c:	f7e6 fbee 	bl	800023c <__adddf3>
 8019a60:	4622      	mov	r2, r4
 8019a62:	462b      	mov	r3, r5
 8019a64:	f7e6 fda0 	bl	80005a8 <__aeabi_dmul>
 8019a68:	a33b      	add	r3, pc, #236	@ (adr r3, 8019b58 <__kernel_cos+0x150>)
 8019a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a6e:	f7e6 fbe3 	bl	8000238 <__aeabi_dsub>
 8019a72:	4622      	mov	r2, r4
 8019a74:	462b      	mov	r3, r5
 8019a76:	f7e6 fd97 	bl	80005a8 <__aeabi_dmul>
 8019a7a:	a339      	add	r3, pc, #228	@ (adr r3, 8019b60 <__kernel_cos+0x158>)
 8019a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a80:	f7e6 fbdc 	bl	800023c <__adddf3>
 8019a84:	4622      	mov	r2, r4
 8019a86:	462b      	mov	r3, r5
 8019a88:	f7e6 fd8e 	bl	80005a8 <__aeabi_dmul>
 8019a8c:	a336      	add	r3, pc, #216	@ (adr r3, 8019b68 <__kernel_cos+0x160>)
 8019a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a92:	f7e6 fbd1 	bl	8000238 <__aeabi_dsub>
 8019a96:	4622      	mov	r2, r4
 8019a98:	462b      	mov	r3, r5
 8019a9a:	f7e6 fd85 	bl	80005a8 <__aeabi_dmul>
 8019a9e:	a334      	add	r3, pc, #208	@ (adr r3, 8019b70 <__kernel_cos+0x168>)
 8019aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019aa4:	f7e6 fbca 	bl	800023c <__adddf3>
 8019aa8:	4622      	mov	r2, r4
 8019aaa:	462b      	mov	r3, r5
 8019aac:	f7e6 fd7c 	bl	80005a8 <__aeabi_dmul>
 8019ab0:	4622      	mov	r2, r4
 8019ab2:	462b      	mov	r3, r5
 8019ab4:	f7e6 fd78 	bl	80005a8 <__aeabi_dmul>
 8019ab8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019abc:	4604      	mov	r4, r0
 8019abe:	460d      	mov	r5, r1
 8019ac0:	4630      	mov	r0, r6
 8019ac2:	4639      	mov	r1, r7
 8019ac4:	f7e6 fd70 	bl	80005a8 <__aeabi_dmul>
 8019ac8:	460b      	mov	r3, r1
 8019aca:	4602      	mov	r2, r0
 8019acc:	4629      	mov	r1, r5
 8019ace:	4620      	mov	r0, r4
 8019ad0:	f7e6 fbb2 	bl	8000238 <__aeabi_dsub>
 8019ad4:	4b2b      	ldr	r3, [pc, #172]	@ (8019b84 <__kernel_cos+0x17c>)
 8019ad6:	4598      	cmp	r8, r3
 8019ad8:	4606      	mov	r6, r0
 8019ada:	460f      	mov	r7, r1
 8019adc:	d810      	bhi.n	8019b00 <__kernel_cos+0xf8>
 8019ade:	4602      	mov	r2, r0
 8019ae0:	460b      	mov	r3, r1
 8019ae2:	4650      	mov	r0, sl
 8019ae4:	4659      	mov	r1, fp
 8019ae6:	f7e6 fba7 	bl	8000238 <__aeabi_dsub>
 8019aea:	460b      	mov	r3, r1
 8019aec:	4926      	ldr	r1, [pc, #152]	@ (8019b88 <__kernel_cos+0x180>)
 8019aee:	4602      	mov	r2, r0
 8019af0:	2000      	movs	r0, #0
 8019af2:	f7e6 fba1 	bl	8000238 <__aeabi_dsub>
 8019af6:	ec41 0b10 	vmov	d0, r0, r1
 8019afa:	b003      	add	sp, #12
 8019afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b00:	4b22      	ldr	r3, [pc, #136]	@ (8019b8c <__kernel_cos+0x184>)
 8019b02:	4921      	ldr	r1, [pc, #132]	@ (8019b88 <__kernel_cos+0x180>)
 8019b04:	4598      	cmp	r8, r3
 8019b06:	bf8c      	ite	hi
 8019b08:	4d21      	ldrhi	r5, [pc, #132]	@ (8019b90 <__kernel_cos+0x188>)
 8019b0a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8019b0e:	2400      	movs	r4, #0
 8019b10:	4622      	mov	r2, r4
 8019b12:	462b      	mov	r3, r5
 8019b14:	2000      	movs	r0, #0
 8019b16:	f7e6 fb8f 	bl	8000238 <__aeabi_dsub>
 8019b1a:	4622      	mov	r2, r4
 8019b1c:	4680      	mov	r8, r0
 8019b1e:	4689      	mov	r9, r1
 8019b20:	462b      	mov	r3, r5
 8019b22:	4650      	mov	r0, sl
 8019b24:	4659      	mov	r1, fp
 8019b26:	f7e6 fb87 	bl	8000238 <__aeabi_dsub>
 8019b2a:	4632      	mov	r2, r6
 8019b2c:	463b      	mov	r3, r7
 8019b2e:	f7e6 fb83 	bl	8000238 <__aeabi_dsub>
 8019b32:	4602      	mov	r2, r0
 8019b34:	460b      	mov	r3, r1
 8019b36:	4640      	mov	r0, r8
 8019b38:	4649      	mov	r1, r9
 8019b3a:	e7da      	b.n	8019af2 <__kernel_cos+0xea>
 8019b3c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8019b78 <__kernel_cos+0x170>
 8019b40:	e7db      	b.n	8019afa <__kernel_cos+0xf2>
 8019b42:	bf00      	nop
 8019b44:	f3af 8000 	nop.w
 8019b48:	be8838d4 	.word	0xbe8838d4
 8019b4c:	bda8fae9 	.word	0xbda8fae9
 8019b50:	bdb4b1c4 	.word	0xbdb4b1c4
 8019b54:	3e21ee9e 	.word	0x3e21ee9e
 8019b58:	809c52ad 	.word	0x809c52ad
 8019b5c:	3e927e4f 	.word	0x3e927e4f
 8019b60:	19cb1590 	.word	0x19cb1590
 8019b64:	3efa01a0 	.word	0x3efa01a0
 8019b68:	16c15177 	.word	0x16c15177
 8019b6c:	3f56c16c 	.word	0x3f56c16c
 8019b70:	5555554c 	.word	0x5555554c
 8019b74:	3fa55555 	.word	0x3fa55555
 8019b78:	00000000 	.word	0x00000000
 8019b7c:	3ff00000 	.word	0x3ff00000
 8019b80:	3fe00000 	.word	0x3fe00000
 8019b84:	3fd33332 	.word	0x3fd33332
 8019b88:	3ff00000 	.word	0x3ff00000
 8019b8c:	3fe90000 	.word	0x3fe90000
 8019b90:	3fd20000 	.word	0x3fd20000
 8019b94:	00000000 	.word	0x00000000

08019b98 <__kernel_sin>:
 8019b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b9c:	ec55 4b10 	vmov	r4, r5, d0
 8019ba0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8019ba4:	b085      	sub	sp, #20
 8019ba6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8019baa:	ed8d 1b02 	vstr	d1, [sp, #8]
 8019bae:	4680      	mov	r8, r0
 8019bb0:	d205      	bcs.n	8019bbe <__kernel_sin+0x26>
 8019bb2:	4620      	mov	r0, r4
 8019bb4:	4629      	mov	r1, r5
 8019bb6:	f7e6 ffa7 	bl	8000b08 <__aeabi_d2iz>
 8019bba:	2800      	cmp	r0, #0
 8019bbc:	d052      	beq.n	8019c64 <__kernel_sin+0xcc>
 8019bbe:	4622      	mov	r2, r4
 8019bc0:	462b      	mov	r3, r5
 8019bc2:	4620      	mov	r0, r4
 8019bc4:	4629      	mov	r1, r5
 8019bc6:	f7e6 fcef 	bl	80005a8 <__aeabi_dmul>
 8019bca:	4682      	mov	sl, r0
 8019bcc:	468b      	mov	fp, r1
 8019bce:	4602      	mov	r2, r0
 8019bd0:	460b      	mov	r3, r1
 8019bd2:	4620      	mov	r0, r4
 8019bd4:	4629      	mov	r1, r5
 8019bd6:	f7e6 fce7 	bl	80005a8 <__aeabi_dmul>
 8019bda:	a342      	add	r3, pc, #264	@ (adr r3, 8019ce4 <__kernel_sin+0x14c>)
 8019bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019be0:	e9cd 0100 	strd	r0, r1, [sp]
 8019be4:	4650      	mov	r0, sl
 8019be6:	4659      	mov	r1, fp
 8019be8:	f7e6 fcde 	bl	80005a8 <__aeabi_dmul>
 8019bec:	a33f      	add	r3, pc, #252	@ (adr r3, 8019cec <__kernel_sin+0x154>)
 8019bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019bf2:	f7e6 fb21 	bl	8000238 <__aeabi_dsub>
 8019bf6:	4652      	mov	r2, sl
 8019bf8:	465b      	mov	r3, fp
 8019bfa:	f7e6 fcd5 	bl	80005a8 <__aeabi_dmul>
 8019bfe:	a33d      	add	r3, pc, #244	@ (adr r3, 8019cf4 <__kernel_sin+0x15c>)
 8019c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c04:	f7e6 fb1a 	bl	800023c <__adddf3>
 8019c08:	4652      	mov	r2, sl
 8019c0a:	465b      	mov	r3, fp
 8019c0c:	f7e6 fccc 	bl	80005a8 <__aeabi_dmul>
 8019c10:	a33a      	add	r3, pc, #232	@ (adr r3, 8019cfc <__kernel_sin+0x164>)
 8019c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c16:	f7e6 fb0f 	bl	8000238 <__aeabi_dsub>
 8019c1a:	4652      	mov	r2, sl
 8019c1c:	465b      	mov	r3, fp
 8019c1e:	f7e6 fcc3 	bl	80005a8 <__aeabi_dmul>
 8019c22:	a338      	add	r3, pc, #224	@ (adr r3, 8019d04 <__kernel_sin+0x16c>)
 8019c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c28:	f7e6 fb08 	bl	800023c <__adddf3>
 8019c2c:	4606      	mov	r6, r0
 8019c2e:	460f      	mov	r7, r1
 8019c30:	f1b8 0f00 	cmp.w	r8, #0
 8019c34:	d11b      	bne.n	8019c6e <__kernel_sin+0xd6>
 8019c36:	4602      	mov	r2, r0
 8019c38:	460b      	mov	r3, r1
 8019c3a:	4650      	mov	r0, sl
 8019c3c:	4659      	mov	r1, fp
 8019c3e:	f7e6 fcb3 	bl	80005a8 <__aeabi_dmul>
 8019c42:	a325      	add	r3, pc, #148	@ (adr r3, 8019cd8 <__kernel_sin+0x140>)
 8019c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c48:	f7e6 faf6 	bl	8000238 <__aeabi_dsub>
 8019c4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019c50:	f7e6 fcaa 	bl	80005a8 <__aeabi_dmul>
 8019c54:	4602      	mov	r2, r0
 8019c56:	460b      	mov	r3, r1
 8019c58:	4620      	mov	r0, r4
 8019c5a:	4629      	mov	r1, r5
 8019c5c:	f7e6 faee 	bl	800023c <__adddf3>
 8019c60:	4604      	mov	r4, r0
 8019c62:	460d      	mov	r5, r1
 8019c64:	ec45 4b10 	vmov	d0, r4, r5
 8019c68:	b005      	add	sp, #20
 8019c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019c6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019c72:	4b1b      	ldr	r3, [pc, #108]	@ (8019ce0 <__kernel_sin+0x148>)
 8019c74:	2200      	movs	r2, #0
 8019c76:	f7e6 fc97 	bl	80005a8 <__aeabi_dmul>
 8019c7a:	4632      	mov	r2, r6
 8019c7c:	4680      	mov	r8, r0
 8019c7e:	4689      	mov	r9, r1
 8019c80:	463b      	mov	r3, r7
 8019c82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019c86:	f7e6 fc8f 	bl	80005a8 <__aeabi_dmul>
 8019c8a:	4602      	mov	r2, r0
 8019c8c:	460b      	mov	r3, r1
 8019c8e:	4640      	mov	r0, r8
 8019c90:	4649      	mov	r1, r9
 8019c92:	f7e6 fad1 	bl	8000238 <__aeabi_dsub>
 8019c96:	4652      	mov	r2, sl
 8019c98:	465b      	mov	r3, fp
 8019c9a:	f7e6 fc85 	bl	80005a8 <__aeabi_dmul>
 8019c9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019ca2:	f7e6 fac9 	bl	8000238 <__aeabi_dsub>
 8019ca6:	a30c      	add	r3, pc, #48	@ (adr r3, 8019cd8 <__kernel_sin+0x140>)
 8019ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019cac:	4606      	mov	r6, r0
 8019cae:	460f      	mov	r7, r1
 8019cb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019cb4:	f7e6 fc78 	bl	80005a8 <__aeabi_dmul>
 8019cb8:	4602      	mov	r2, r0
 8019cba:	460b      	mov	r3, r1
 8019cbc:	4630      	mov	r0, r6
 8019cbe:	4639      	mov	r1, r7
 8019cc0:	f7e6 fabc 	bl	800023c <__adddf3>
 8019cc4:	4602      	mov	r2, r0
 8019cc6:	460b      	mov	r3, r1
 8019cc8:	4620      	mov	r0, r4
 8019cca:	4629      	mov	r1, r5
 8019ccc:	f7e6 fab4 	bl	8000238 <__aeabi_dsub>
 8019cd0:	e7c6      	b.n	8019c60 <__kernel_sin+0xc8>
 8019cd2:	bf00      	nop
 8019cd4:	f3af 8000 	nop.w
 8019cd8:	55555549 	.word	0x55555549
 8019cdc:	3fc55555 	.word	0x3fc55555
 8019ce0:	3fe00000 	.word	0x3fe00000
 8019ce4:	5acfd57c 	.word	0x5acfd57c
 8019ce8:	3de5d93a 	.word	0x3de5d93a
 8019cec:	8a2b9ceb 	.word	0x8a2b9ceb
 8019cf0:	3e5ae5e6 	.word	0x3e5ae5e6
 8019cf4:	57b1fe7d 	.word	0x57b1fe7d
 8019cf8:	3ec71de3 	.word	0x3ec71de3
 8019cfc:	19c161d5 	.word	0x19c161d5
 8019d00:	3f2a01a0 	.word	0x3f2a01a0
 8019d04:	1110f8a6 	.word	0x1110f8a6
 8019d08:	3f811111 	.word	0x3f811111
 8019d0c:	00000000 	.word	0x00000000

08019d10 <__ieee754_rem_pio2>:
 8019d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019d14:	ec57 6b10 	vmov	r6, r7, d0
 8019d18:	4bc5      	ldr	r3, [pc, #788]	@ (801a030 <__ieee754_rem_pio2+0x320>)
 8019d1a:	b08d      	sub	sp, #52	@ 0x34
 8019d1c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8019d20:	4598      	cmp	r8, r3
 8019d22:	4604      	mov	r4, r0
 8019d24:	9704      	str	r7, [sp, #16]
 8019d26:	d807      	bhi.n	8019d38 <__ieee754_rem_pio2+0x28>
 8019d28:	2200      	movs	r2, #0
 8019d2a:	2300      	movs	r3, #0
 8019d2c:	ed80 0b00 	vstr	d0, [r0]
 8019d30:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8019d34:	2500      	movs	r5, #0
 8019d36:	e028      	b.n	8019d8a <__ieee754_rem_pio2+0x7a>
 8019d38:	4bbe      	ldr	r3, [pc, #760]	@ (801a034 <__ieee754_rem_pio2+0x324>)
 8019d3a:	4598      	cmp	r8, r3
 8019d3c:	d878      	bhi.n	8019e30 <__ieee754_rem_pio2+0x120>
 8019d3e:	9b04      	ldr	r3, [sp, #16]
 8019d40:	4dbd      	ldr	r5, [pc, #756]	@ (801a038 <__ieee754_rem_pio2+0x328>)
 8019d42:	2b00      	cmp	r3, #0
 8019d44:	4630      	mov	r0, r6
 8019d46:	a3ac      	add	r3, pc, #688	@ (adr r3, 8019ff8 <__ieee754_rem_pio2+0x2e8>)
 8019d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d4c:	4639      	mov	r1, r7
 8019d4e:	dd38      	ble.n	8019dc2 <__ieee754_rem_pio2+0xb2>
 8019d50:	f7e6 fa72 	bl	8000238 <__aeabi_dsub>
 8019d54:	45a8      	cmp	r8, r5
 8019d56:	4606      	mov	r6, r0
 8019d58:	460f      	mov	r7, r1
 8019d5a:	d01a      	beq.n	8019d92 <__ieee754_rem_pio2+0x82>
 8019d5c:	a3a8      	add	r3, pc, #672	@ (adr r3, 801a000 <__ieee754_rem_pio2+0x2f0>)
 8019d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d62:	f7e6 fa69 	bl	8000238 <__aeabi_dsub>
 8019d66:	4602      	mov	r2, r0
 8019d68:	460b      	mov	r3, r1
 8019d6a:	4680      	mov	r8, r0
 8019d6c:	4689      	mov	r9, r1
 8019d6e:	4630      	mov	r0, r6
 8019d70:	4639      	mov	r1, r7
 8019d72:	f7e6 fa61 	bl	8000238 <__aeabi_dsub>
 8019d76:	a3a2      	add	r3, pc, #648	@ (adr r3, 801a000 <__ieee754_rem_pio2+0x2f0>)
 8019d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d7c:	f7e6 fa5c 	bl	8000238 <__aeabi_dsub>
 8019d80:	e9c4 8900 	strd	r8, r9, [r4]
 8019d84:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8019d88:	2501      	movs	r5, #1
 8019d8a:	4628      	mov	r0, r5
 8019d8c:	b00d      	add	sp, #52	@ 0x34
 8019d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d92:	a39d      	add	r3, pc, #628	@ (adr r3, 801a008 <__ieee754_rem_pio2+0x2f8>)
 8019d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d98:	f7e6 fa4e 	bl	8000238 <__aeabi_dsub>
 8019d9c:	a39c      	add	r3, pc, #624	@ (adr r3, 801a010 <__ieee754_rem_pio2+0x300>)
 8019d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019da2:	4606      	mov	r6, r0
 8019da4:	460f      	mov	r7, r1
 8019da6:	f7e6 fa47 	bl	8000238 <__aeabi_dsub>
 8019daa:	4602      	mov	r2, r0
 8019dac:	460b      	mov	r3, r1
 8019dae:	4680      	mov	r8, r0
 8019db0:	4689      	mov	r9, r1
 8019db2:	4630      	mov	r0, r6
 8019db4:	4639      	mov	r1, r7
 8019db6:	f7e6 fa3f 	bl	8000238 <__aeabi_dsub>
 8019dba:	a395      	add	r3, pc, #596	@ (adr r3, 801a010 <__ieee754_rem_pio2+0x300>)
 8019dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019dc0:	e7dc      	b.n	8019d7c <__ieee754_rem_pio2+0x6c>
 8019dc2:	f7e6 fa3b 	bl	800023c <__adddf3>
 8019dc6:	45a8      	cmp	r8, r5
 8019dc8:	4606      	mov	r6, r0
 8019dca:	460f      	mov	r7, r1
 8019dcc:	d018      	beq.n	8019e00 <__ieee754_rem_pio2+0xf0>
 8019dce:	a38c      	add	r3, pc, #560	@ (adr r3, 801a000 <__ieee754_rem_pio2+0x2f0>)
 8019dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019dd4:	f7e6 fa32 	bl	800023c <__adddf3>
 8019dd8:	4602      	mov	r2, r0
 8019dda:	460b      	mov	r3, r1
 8019ddc:	4680      	mov	r8, r0
 8019dde:	4689      	mov	r9, r1
 8019de0:	4630      	mov	r0, r6
 8019de2:	4639      	mov	r1, r7
 8019de4:	f7e6 fa28 	bl	8000238 <__aeabi_dsub>
 8019de8:	a385      	add	r3, pc, #532	@ (adr r3, 801a000 <__ieee754_rem_pio2+0x2f0>)
 8019dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019dee:	f7e6 fa25 	bl	800023c <__adddf3>
 8019df2:	f04f 35ff 	mov.w	r5, #4294967295
 8019df6:	e9c4 8900 	strd	r8, r9, [r4]
 8019dfa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8019dfe:	e7c4      	b.n	8019d8a <__ieee754_rem_pio2+0x7a>
 8019e00:	a381      	add	r3, pc, #516	@ (adr r3, 801a008 <__ieee754_rem_pio2+0x2f8>)
 8019e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e06:	f7e6 fa19 	bl	800023c <__adddf3>
 8019e0a:	a381      	add	r3, pc, #516	@ (adr r3, 801a010 <__ieee754_rem_pio2+0x300>)
 8019e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e10:	4606      	mov	r6, r0
 8019e12:	460f      	mov	r7, r1
 8019e14:	f7e6 fa12 	bl	800023c <__adddf3>
 8019e18:	4602      	mov	r2, r0
 8019e1a:	460b      	mov	r3, r1
 8019e1c:	4680      	mov	r8, r0
 8019e1e:	4689      	mov	r9, r1
 8019e20:	4630      	mov	r0, r6
 8019e22:	4639      	mov	r1, r7
 8019e24:	f7e6 fa08 	bl	8000238 <__aeabi_dsub>
 8019e28:	a379      	add	r3, pc, #484	@ (adr r3, 801a010 <__ieee754_rem_pio2+0x300>)
 8019e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e2e:	e7de      	b.n	8019dee <__ieee754_rem_pio2+0xde>
 8019e30:	4b82      	ldr	r3, [pc, #520]	@ (801a03c <__ieee754_rem_pio2+0x32c>)
 8019e32:	4598      	cmp	r8, r3
 8019e34:	f200 80d1 	bhi.w	8019fda <__ieee754_rem_pio2+0x2ca>
 8019e38:	f000 f99a 	bl	801a170 <fabs>
 8019e3c:	ec57 6b10 	vmov	r6, r7, d0
 8019e40:	a375      	add	r3, pc, #468	@ (adr r3, 801a018 <__ieee754_rem_pio2+0x308>)
 8019e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e46:	4630      	mov	r0, r6
 8019e48:	4639      	mov	r1, r7
 8019e4a:	f7e6 fbad 	bl	80005a8 <__aeabi_dmul>
 8019e4e:	4b7c      	ldr	r3, [pc, #496]	@ (801a040 <__ieee754_rem_pio2+0x330>)
 8019e50:	2200      	movs	r2, #0
 8019e52:	f7e6 f9f3 	bl	800023c <__adddf3>
 8019e56:	f7e6 fe57 	bl	8000b08 <__aeabi_d2iz>
 8019e5a:	4605      	mov	r5, r0
 8019e5c:	f7e6 fb3a 	bl	80004d4 <__aeabi_i2d>
 8019e60:	4602      	mov	r2, r0
 8019e62:	460b      	mov	r3, r1
 8019e64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8019e68:	a363      	add	r3, pc, #396	@ (adr r3, 8019ff8 <__ieee754_rem_pio2+0x2e8>)
 8019e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e6e:	f7e6 fb9b 	bl	80005a8 <__aeabi_dmul>
 8019e72:	4602      	mov	r2, r0
 8019e74:	460b      	mov	r3, r1
 8019e76:	4630      	mov	r0, r6
 8019e78:	4639      	mov	r1, r7
 8019e7a:	f7e6 f9dd 	bl	8000238 <__aeabi_dsub>
 8019e7e:	a360      	add	r3, pc, #384	@ (adr r3, 801a000 <__ieee754_rem_pio2+0x2f0>)
 8019e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e84:	4682      	mov	sl, r0
 8019e86:	468b      	mov	fp, r1
 8019e88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019e8c:	f7e6 fb8c 	bl	80005a8 <__aeabi_dmul>
 8019e90:	2d1f      	cmp	r5, #31
 8019e92:	4606      	mov	r6, r0
 8019e94:	460f      	mov	r7, r1
 8019e96:	dc0c      	bgt.n	8019eb2 <__ieee754_rem_pio2+0x1a2>
 8019e98:	4b6a      	ldr	r3, [pc, #424]	@ (801a044 <__ieee754_rem_pio2+0x334>)
 8019e9a:	1e6a      	subs	r2, r5, #1
 8019e9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019ea0:	4543      	cmp	r3, r8
 8019ea2:	d006      	beq.n	8019eb2 <__ieee754_rem_pio2+0x1a2>
 8019ea4:	4632      	mov	r2, r6
 8019ea6:	463b      	mov	r3, r7
 8019ea8:	4650      	mov	r0, sl
 8019eaa:	4659      	mov	r1, fp
 8019eac:	f7e6 f9c4 	bl	8000238 <__aeabi_dsub>
 8019eb0:	e00e      	b.n	8019ed0 <__ieee754_rem_pio2+0x1c0>
 8019eb2:	463b      	mov	r3, r7
 8019eb4:	4632      	mov	r2, r6
 8019eb6:	4650      	mov	r0, sl
 8019eb8:	4659      	mov	r1, fp
 8019eba:	f7e6 f9bd 	bl	8000238 <__aeabi_dsub>
 8019ebe:	ea4f 5328 	mov.w	r3, r8, asr #20
 8019ec2:	9305      	str	r3, [sp, #20]
 8019ec4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8019ec8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8019ecc:	2b10      	cmp	r3, #16
 8019ece:	dc02      	bgt.n	8019ed6 <__ieee754_rem_pio2+0x1c6>
 8019ed0:	e9c4 0100 	strd	r0, r1, [r4]
 8019ed4:	e039      	b.n	8019f4a <__ieee754_rem_pio2+0x23a>
 8019ed6:	a34c      	add	r3, pc, #304	@ (adr r3, 801a008 <__ieee754_rem_pio2+0x2f8>)
 8019ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019edc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019ee0:	f7e6 fb62 	bl	80005a8 <__aeabi_dmul>
 8019ee4:	4606      	mov	r6, r0
 8019ee6:	460f      	mov	r7, r1
 8019ee8:	4602      	mov	r2, r0
 8019eea:	460b      	mov	r3, r1
 8019eec:	4650      	mov	r0, sl
 8019eee:	4659      	mov	r1, fp
 8019ef0:	f7e6 f9a2 	bl	8000238 <__aeabi_dsub>
 8019ef4:	4602      	mov	r2, r0
 8019ef6:	460b      	mov	r3, r1
 8019ef8:	4680      	mov	r8, r0
 8019efa:	4689      	mov	r9, r1
 8019efc:	4650      	mov	r0, sl
 8019efe:	4659      	mov	r1, fp
 8019f00:	f7e6 f99a 	bl	8000238 <__aeabi_dsub>
 8019f04:	4632      	mov	r2, r6
 8019f06:	463b      	mov	r3, r7
 8019f08:	f7e6 f996 	bl	8000238 <__aeabi_dsub>
 8019f0c:	a340      	add	r3, pc, #256	@ (adr r3, 801a010 <__ieee754_rem_pio2+0x300>)
 8019f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f12:	4606      	mov	r6, r0
 8019f14:	460f      	mov	r7, r1
 8019f16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019f1a:	f7e6 fb45 	bl	80005a8 <__aeabi_dmul>
 8019f1e:	4632      	mov	r2, r6
 8019f20:	463b      	mov	r3, r7
 8019f22:	f7e6 f989 	bl	8000238 <__aeabi_dsub>
 8019f26:	4602      	mov	r2, r0
 8019f28:	460b      	mov	r3, r1
 8019f2a:	4606      	mov	r6, r0
 8019f2c:	460f      	mov	r7, r1
 8019f2e:	4640      	mov	r0, r8
 8019f30:	4649      	mov	r1, r9
 8019f32:	f7e6 f981 	bl	8000238 <__aeabi_dsub>
 8019f36:	9a05      	ldr	r2, [sp, #20]
 8019f38:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8019f3c:	1ad3      	subs	r3, r2, r3
 8019f3e:	2b31      	cmp	r3, #49	@ 0x31
 8019f40:	dc20      	bgt.n	8019f84 <__ieee754_rem_pio2+0x274>
 8019f42:	e9c4 0100 	strd	r0, r1, [r4]
 8019f46:	46c2      	mov	sl, r8
 8019f48:	46cb      	mov	fp, r9
 8019f4a:	e9d4 8900 	ldrd	r8, r9, [r4]
 8019f4e:	4650      	mov	r0, sl
 8019f50:	4642      	mov	r2, r8
 8019f52:	464b      	mov	r3, r9
 8019f54:	4659      	mov	r1, fp
 8019f56:	f7e6 f96f 	bl	8000238 <__aeabi_dsub>
 8019f5a:	463b      	mov	r3, r7
 8019f5c:	4632      	mov	r2, r6
 8019f5e:	f7e6 f96b 	bl	8000238 <__aeabi_dsub>
 8019f62:	9b04      	ldr	r3, [sp, #16]
 8019f64:	2b00      	cmp	r3, #0
 8019f66:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8019f6a:	f6bf af0e 	bge.w	8019d8a <__ieee754_rem_pio2+0x7a>
 8019f6e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8019f72:	6063      	str	r3, [r4, #4]
 8019f74:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8019f78:	f8c4 8000 	str.w	r8, [r4]
 8019f7c:	60a0      	str	r0, [r4, #8]
 8019f7e:	60e3      	str	r3, [r4, #12]
 8019f80:	426d      	negs	r5, r5
 8019f82:	e702      	b.n	8019d8a <__ieee754_rem_pio2+0x7a>
 8019f84:	a326      	add	r3, pc, #152	@ (adr r3, 801a020 <__ieee754_rem_pio2+0x310>)
 8019f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019f8e:	f7e6 fb0b 	bl	80005a8 <__aeabi_dmul>
 8019f92:	4606      	mov	r6, r0
 8019f94:	460f      	mov	r7, r1
 8019f96:	4602      	mov	r2, r0
 8019f98:	460b      	mov	r3, r1
 8019f9a:	4640      	mov	r0, r8
 8019f9c:	4649      	mov	r1, r9
 8019f9e:	f7e6 f94b 	bl	8000238 <__aeabi_dsub>
 8019fa2:	4602      	mov	r2, r0
 8019fa4:	460b      	mov	r3, r1
 8019fa6:	4682      	mov	sl, r0
 8019fa8:	468b      	mov	fp, r1
 8019faa:	4640      	mov	r0, r8
 8019fac:	4649      	mov	r1, r9
 8019fae:	f7e6 f943 	bl	8000238 <__aeabi_dsub>
 8019fb2:	4632      	mov	r2, r6
 8019fb4:	463b      	mov	r3, r7
 8019fb6:	f7e6 f93f 	bl	8000238 <__aeabi_dsub>
 8019fba:	a31b      	add	r3, pc, #108	@ (adr r3, 801a028 <__ieee754_rem_pio2+0x318>)
 8019fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019fc0:	4606      	mov	r6, r0
 8019fc2:	460f      	mov	r7, r1
 8019fc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019fc8:	f7e6 faee 	bl	80005a8 <__aeabi_dmul>
 8019fcc:	4632      	mov	r2, r6
 8019fce:	463b      	mov	r3, r7
 8019fd0:	f7e6 f932 	bl	8000238 <__aeabi_dsub>
 8019fd4:	4606      	mov	r6, r0
 8019fd6:	460f      	mov	r7, r1
 8019fd8:	e764      	b.n	8019ea4 <__ieee754_rem_pio2+0x194>
 8019fda:	4b1b      	ldr	r3, [pc, #108]	@ (801a048 <__ieee754_rem_pio2+0x338>)
 8019fdc:	4598      	cmp	r8, r3
 8019fde:	d935      	bls.n	801a04c <__ieee754_rem_pio2+0x33c>
 8019fe0:	4632      	mov	r2, r6
 8019fe2:	463b      	mov	r3, r7
 8019fe4:	4630      	mov	r0, r6
 8019fe6:	4639      	mov	r1, r7
 8019fe8:	f7e6 f926 	bl	8000238 <__aeabi_dsub>
 8019fec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8019ff0:	e9c4 0100 	strd	r0, r1, [r4]
 8019ff4:	e69e      	b.n	8019d34 <__ieee754_rem_pio2+0x24>
 8019ff6:	bf00      	nop
 8019ff8:	54400000 	.word	0x54400000
 8019ffc:	3ff921fb 	.word	0x3ff921fb
 801a000:	1a626331 	.word	0x1a626331
 801a004:	3dd0b461 	.word	0x3dd0b461
 801a008:	1a600000 	.word	0x1a600000
 801a00c:	3dd0b461 	.word	0x3dd0b461
 801a010:	2e037073 	.word	0x2e037073
 801a014:	3ba3198a 	.word	0x3ba3198a
 801a018:	6dc9c883 	.word	0x6dc9c883
 801a01c:	3fe45f30 	.word	0x3fe45f30
 801a020:	2e000000 	.word	0x2e000000
 801a024:	3ba3198a 	.word	0x3ba3198a
 801a028:	252049c1 	.word	0x252049c1
 801a02c:	397b839a 	.word	0x397b839a
 801a030:	3fe921fb 	.word	0x3fe921fb
 801a034:	4002d97b 	.word	0x4002d97b
 801a038:	3ff921fb 	.word	0x3ff921fb
 801a03c:	413921fb 	.word	0x413921fb
 801a040:	3fe00000 	.word	0x3fe00000
 801a044:	0801d83c 	.word	0x0801d83c
 801a048:	7fefffff 	.word	0x7fefffff
 801a04c:	ea4f 5528 	mov.w	r5, r8, asr #20
 801a050:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801a054:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801a058:	4630      	mov	r0, r6
 801a05a:	460f      	mov	r7, r1
 801a05c:	f7e6 fd54 	bl	8000b08 <__aeabi_d2iz>
 801a060:	f7e6 fa38 	bl	80004d4 <__aeabi_i2d>
 801a064:	4602      	mov	r2, r0
 801a066:	460b      	mov	r3, r1
 801a068:	4630      	mov	r0, r6
 801a06a:	4639      	mov	r1, r7
 801a06c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801a070:	f7e6 f8e2 	bl	8000238 <__aeabi_dsub>
 801a074:	4b22      	ldr	r3, [pc, #136]	@ (801a100 <__ieee754_rem_pio2+0x3f0>)
 801a076:	2200      	movs	r2, #0
 801a078:	f7e6 fa96 	bl	80005a8 <__aeabi_dmul>
 801a07c:	460f      	mov	r7, r1
 801a07e:	4606      	mov	r6, r0
 801a080:	f7e6 fd42 	bl	8000b08 <__aeabi_d2iz>
 801a084:	f7e6 fa26 	bl	80004d4 <__aeabi_i2d>
 801a088:	4602      	mov	r2, r0
 801a08a:	460b      	mov	r3, r1
 801a08c:	4630      	mov	r0, r6
 801a08e:	4639      	mov	r1, r7
 801a090:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801a094:	f7e6 f8d0 	bl	8000238 <__aeabi_dsub>
 801a098:	4b19      	ldr	r3, [pc, #100]	@ (801a100 <__ieee754_rem_pio2+0x3f0>)
 801a09a:	2200      	movs	r2, #0
 801a09c:	f7e6 fa84 	bl	80005a8 <__aeabi_dmul>
 801a0a0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801a0a4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801a0a8:	f04f 0803 	mov.w	r8, #3
 801a0ac:	2600      	movs	r6, #0
 801a0ae:	2700      	movs	r7, #0
 801a0b0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801a0b4:	4632      	mov	r2, r6
 801a0b6:	463b      	mov	r3, r7
 801a0b8:	46c2      	mov	sl, r8
 801a0ba:	f108 38ff 	add.w	r8, r8, #4294967295
 801a0be:	f7e6 fcdb 	bl	8000a78 <__aeabi_dcmpeq>
 801a0c2:	2800      	cmp	r0, #0
 801a0c4:	d1f4      	bne.n	801a0b0 <__ieee754_rem_pio2+0x3a0>
 801a0c6:	4b0f      	ldr	r3, [pc, #60]	@ (801a104 <__ieee754_rem_pio2+0x3f4>)
 801a0c8:	9301      	str	r3, [sp, #4]
 801a0ca:	2302      	movs	r3, #2
 801a0cc:	9300      	str	r3, [sp, #0]
 801a0ce:	462a      	mov	r2, r5
 801a0d0:	4653      	mov	r3, sl
 801a0d2:	4621      	mov	r1, r4
 801a0d4:	a806      	add	r0, sp, #24
 801a0d6:	f000 f853 	bl	801a180 <__kernel_rem_pio2>
 801a0da:	9b04      	ldr	r3, [sp, #16]
 801a0dc:	2b00      	cmp	r3, #0
 801a0de:	4605      	mov	r5, r0
 801a0e0:	f6bf ae53 	bge.w	8019d8a <__ieee754_rem_pio2+0x7a>
 801a0e4:	e9d4 2100 	ldrd	r2, r1, [r4]
 801a0e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801a0ec:	e9c4 2300 	strd	r2, r3, [r4]
 801a0f0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801a0f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801a0f8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801a0fc:	e740      	b.n	8019f80 <__ieee754_rem_pio2+0x270>
 801a0fe:	bf00      	nop
 801a100:	41700000 	.word	0x41700000
 801a104:	0801d8bc 	.word	0x0801d8bc

0801a108 <acos>:
 801a108:	b538      	push	{r3, r4, r5, lr}
 801a10a:	ed2d 8b02 	vpush	{d8}
 801a10e:	ec55 4b10 	vmov	r4, r5, d0
 801a112:	f000 fb85 	bl	801a820 <__ieee754_acos>
 801a116:	4622      	mov	r2, r4
 801a118:	462b      	mov	r3, r5
 801a11a:	4620      	mov	r0, r4
 801a11c:	4629      	mov	r1, r5
 801a11e:	eeb0 8a40 	vmov.f32	s16, s0
 801a122:	eef0 8a60 	vmov.f32	s17, s1
 801a126:	f7e6 fcd9 	bl	8000adc <__aeabi_dcmpun>
 801a12a:	b9a8      	cbnz	r0, 801a158 <acos+0x50>
 801a12c:	ec45 4b10 	vmov	d0, r4, r5
 801a130:	f000 f81e 	bl	801a170 <fabs>
 801a134:	4b0c      	ldr	r3, [pc, #48]	@ (801a168 <acos+0x60>)
 801a136:	ec51 0b10 	vmov	r0, r1, d0
 801a13a:	2200      	movs	r2, #0
 801a13c:	f7e6 fcc4 	bl	8000ac8 <__aeabi_dcmpgt>
 801a140:	b150      	cbz	r0, 801a158 <acos+0x50>
 801a142:	f7fb ff5d 	bl	8016000 <__errno>
 801a146:	ecbd 8b02 	vpop	{d8}
 801a14a:	2321      	movs	r3, #33	@ 0x21
 801a14c:	6003      	str	r3, [r0, #0]
 801a14e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a152:	4806      	ldr	r0, [pc, #24]	@ (801a16c <acos+0x64>)
 801a154:	f7fe bc60 	b.w	8018a18 <nan>
 801a158:	eeb0 0a48 	vmov.f32	s0, s16
 801a15c:	eef0 0a68 	vmov.f32	s1, s17
 801a160:	ecbd 8b02 	vpop	{d8}
 801a164:	bd38      	pop	{r3, r4, r5, pc}
 801a166:	bf00      	nop
 801a168:	3ff00000 	.word	0x3ff00000
 801a16c:	0801d585 	.word	0x0801d585

0801a170 <fabs>:
 801a170:	ec51 0b10 	vmov	r0, r1, d0
 801a174:	4602      	mov	r2, r0
 801a176:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801a17a:	ec43 2b10 	vmov	d0, r2, r3
 801a17e:	4770      	bx	lr

0801a180 <__kernel_rem_pio2>:
 801a180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a184:	ed2d 8b02 	vpush	{d8}
 801a188:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801a18c:	f112 0f14 	cmn.w	r2, #20
 801a190:	9306      	str	r3, [sp, #24]
 801a192:	9104      	str	r1, [sp, #16]
 801a194:	4bc2      	ldr	r3, [pc, #776]	@ (801a4a0 <__kernel_rem_pio2+0x320>)
 801a196:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801a198:	9008      	str	r0, [sp, #32]
 801a19a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a19e:	9300      	str	r3, [sp, #0]
 801a1a0:	9b06      	ldr	r3, [sp, #24]
 801a1a2:	f103 33ff 	add.w	r3, r3, #4294967295
 801a1a6:	bfa8      	it	ge
 801a1a8:	1ed4      	subge	r4, r2, #3
 801a1aa:	9305      	str	r3, [sp, #20]
 801a1ac:	bfb2      	itee	lt
 801a1ae:	2400      	movlt	r4, #0
 801a1b0:	2318      	movge	r3, #24
 801a1b2:	fb94 f4f3 	sdivge	r4, r4, r3
 801a1b6:	f06f 0317 	mvn.w	r3, #23
 801a1ba:	fb04 3303 	mla	r3, r4, r3, r3
 801a1be:	eb03 0b02 	add.w	fp, r3, r2
 801a1c2:	9b00      	ldr	r3, [sp, #0]
 801a1c4:	9a05      	ldr	r2, [sp, #20]
 801a1c6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 801a490 <__kernel_rem_pio2+0x310>
 801a1ca:	eb03 0802 	add.w	r8, r3, r2
 801a1ce:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801a1d0:	1aa7      	subs	r7, r4, r2
 801a1d2:	ae20      	add	r6, sp, #128	@ 0x80
 801a1d4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801a1d8:	2500      	movs	r5, #0
 801a1da:	4545      	cmp	r5, r8
 801a1dc:	dd12      	ble.n	801a204 <__kernel_rem_pio2+0x84>
 801a1de:	9b06      	ldr	r3, [sp, #24]
 801a1e0:	aa20      	add	r2, sp, #128	@ 0x80
 801a1e2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801a1e6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801a1ea:	2700      	movs	r7, #0
 801a1ec:	9b00      	ldr	r3, [sp, #0]
 801a1ee:	429f      	cmp	r7, r3
 801a1f0:	dc2e      	bgt.n	801a250 <__kernel_rem_pio2+0xd0>
 801a1f2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 801a490 <__kernel_rem_pio2+0x310>
 801a1f6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801a1fa:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a1fe:	46a8      	mov	r8, r5
 801a200:	2600      	movs	r6, #0
 801a202:	e01b      	b.n	801a23c <__kernel_rem_pio2+0xbc>
 801a204:	42ef      	cmn	r7, r5
 801a206:	d407      	bmi.n	801a218 <__kernel_rem_pio2+0x98>
 801a208:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801a20c:	f7e6 f962 	bl	80004d4 <__aeabi_i2d>
 801a210:	e8e6 0102 	strd	r0, r1, [r6], #8
 801a214:	3501      	adds	r5, #1
 801a216:	e7e0      	b.n	801a1da <__kernel_rem_pio2+0x5a>
 801a218:	ec51 0b18 	vmov	r0, r1, d8
 801a21c:	e7f8      	b.n	801a210 <__kernel_rem_pio2+0x90>
 801a21e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801a222:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801a226:	f7e6 f9bf 	bl	80005a8 <__aeabi_dmul>
 801a22a:	4602      	mov	r2, r0
 801a22c:	460b      	mov	r3, r1
 801a22e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a232:	f7e6 f803 	bl	800023c <__adddf3>
 801a236:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a23a:	3601      	adds	r6, #1
 801a23c:	9b05      	ldr	r3, [sp, #20]
 801a23e:	429e      	cmp	r6, r3
 801a240:	dded      	ble.n	801a21e <__kernel_rem_pio2+0x9e>
 801a242:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a246:	3701      	adds	r7, #1
 801a248:	ecaa 7b02 	vstmia	sl!, {d7}
 801a24c:	3508      	adds	r5, #8
 801a24e:	e7cd      	b.n	801a1ec <__kernel_rem_pio2+0x6c>
 801a250:	9b00      	ldr	r3, [sp, #0]
 801a252:	f8dd 8000 	ldr.w	r8, [sp]
 801a256:	aa0c      	add	r2, sp, #48	@ 0x30
 801a258:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801a25c:	930a      	str	r3, [sp, #40]	@ 0x28
 801a25e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801a260:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801a264:	9309      	str	r3, [sp, #36]	@ 0x24
 801a266:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801a26a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a26c:	ab98      	add	r3, sp, #608	@ 0x260
 801a26e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801a272:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801a276:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a27a:	ac0c      	add	r4, sp, #48	@ 0x30
 801a27c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801a27e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801a282:	46a1      	mov	r9, r4
 801a284:	46c2      	mov	sl, r8
 801a286:	f1ba 0f00 	cmp.w	sl, #0
 801a28a:	dc77      	bgt.n	801a37c <__kernel_rem_pio2+0x1fc>
 801a28c:	4658      	mov	r0, fp
 801a28e:	ed9d 0b02 	vldr	d0, [sp, #8]
 801a292:	f000 fd21 	bl	801acd8 <scalbn>
 801a296:	ec57 6b10 	vmov	r6, r7, d0
 801a29a:	2200      	movs	r2, #0
 801a29c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801a2a0:	4630      	mov	r0, r6
 801a2a2:	4639      	mov	r1, r7
 801a2a4:	f7e6 f980 	bl	80005a8 <__aeabi_dmul>
 801a2a8:	ec41 0b10 	vmov	d0, r0, r1
 801a2ac:	f7ff fb30 	bl	8019910 <floor>
 801a2b0:	4b7c      	ldr	r3, [pc, #496]	@ (801a4a4 <__kernel_rem_pio2+0x324>)
 801a2b2:	ec51 0b10 	vmov	r0, r1, d0
 801a2b6:	2200      	movs	r2, #0
 801a2b8:	f7e6 f976 	bl	80005a8 <__aeabi_dmul>
 801a2bc:	4602      	mov	r2, r0
 801a2be:	460b      	mov	r3, r1
 801a2c0:	4630      	mov	r0, r6
 801a2c2:	4639      	mov	r1, r7
 801a2c4:	f7e5 ffb8 	bl	8000238 <__aeabi_dsub>
 801a2c8:	460f      	mov	r7, r1
 801a2ca:	4606      	mov	r6, r0
 801a2cc:	f7e6 fc1c 	bl	8000b08 <__aeabi_d2iz>
 801a2d0:	9002      	str	r0, [sp, #8]
 801a2d2:	f7e6 f8ff 	bl	80004d4 <__aeabi_i2d>
 801a2d6:	4602      	mov	r2, r0
 801a2d8:	460b      	mov	r3, r1
 801a2da:	4630      	mov	r0, r6
 801a2dc:	4639      	mov	r1, r7
 801a2de:	f7e5 ffab 	bl	8000238 <__aeabi_dsub>
 801a2e2:	f1bb 0f00 	cmp.w	fp, #0
 801a2e6:	4606      	mov	r6, r0
 801a2e8:	460f      	mov	r7, r1
 801a2ea:	dd6c      	ble.n	801a3c6 <__kernel_rem_pio2+0x246>
 801a2ec:	f108 31ff 	add.w	r1, r8, #4294967295
 801a2f0:	ab0c      	add	r3, sp, #48	@ 0x30
 801a2f2:	9d02      	ldr	r5, [sp, #8]
 801a2f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a2f8:	f1cb 0018 	rsb	r0, fp, #24
 801a2fc:	fa43 f200 	asr.w	r2, r3, r0
 801a300:	4415      	add	r5, r2
 801a302:	4082      	lsls	r2, r0
 801a304:	1a9b      	subs	r3, r3, r2
 801a306:	aa0c      	add	r2, sp, #48	@ 0x30
 801a308:	9502      	str	r5, [sp, #8]
 801a30a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801a30e:	f1cb 0217 	rsb	r2, fp, #23
 801a312:	fa43 f902 	asr.w	r9, r3, r2
 801a316:	f1b9 0f00 	cmp.w	r9, #0
 801a31a:	dd64      	ble.n	801a3e6 <__kernel_rem_pio2+0x266>
 801a31c:	9b02      	ldr	r3, [sp, #8]
 801a31e:	2200      	movs	r2, #0
 801a320:	3301      	adds	r3, #1
 801a322:	9302      	str	r3, [sp, #8]
 801a324:	4615      	mov	r5, r2
 801a326:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801a32a:	4590      	cmp	r8, r2
 801a32c:	f300 80a1 	bgt.w	801a472 <__kernel_rem_pio2+0x2f2>
 801a330:	f1bb 0f00 	cmp.w	fp, #0
 801a334:	dd07      	ble.n	801a346 <__kernel_rem_pio2+0x1c6>
 801a336:	f1bb 0f01 	cmp.w	fp, #1
 801a33a:	f000 80c1 	beq.w	801a4c0 <__kernel_rem_pio2+0x340>
 801a33e:	f1bb 0f02 	cmp.w	fp, #2
 801a342:	f000 80c8 	beq.w	801a4d6 <__kernel_rem_pio2+0x356>
 801a346:	f1b9 0f02 	cmp.w	r9, #2
 801a34a:	d14c      	bne.n	801a3e6 <__kernel_rem_pio2+0x266>
 801a34c:	4632      	mov	r2, r6
 801a34e:	463b      	mov	r3, r7
 801a350:	4955      	ldr	r1, [pc, #340]	@ (801a4a8 <__kernel_rem_pio2+0x328>)
 801a352:	2000      	movs	r0, #0
 801a354:	f7e5 ff70 	bl	8000238 <__aeabi_dsub>
 801a358:	4606      	mov	r6, r0
 801a35a:	460f      	mov	r7, r1
 801a35c:	2d00      	cmp	r5, #0
 801a35e:	d042      	beq.n	801a3e6 <__kernel_rem_pio2+0x266>
 801a360:	4658      	mov	r0, fp
 801a362:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 801a498 <__kernel_rem_pio2+0x318>
 801a366:	f000 fcb7 	bl	801acd8 <scalbn>
 801a36a:	4630      	mov	r0, r6
 801a36c:	4639      	mov	r1, r7
 801a36e:	ec53 2b10 	vmov	r2, r3, d0
 801a372:	f7e5 ff61 	bl	8000238 <__aeabi_dsub>
 801a376:	4606      	mov	r6, r0
 801a378:	460f      	mov	r7, r1
 801a37a:	e034      	b.n	801a3e6 <__kernel_rem_pio2+0x266>
 801a37c:	4b4b      	ldr	r3, [pc, #300]	@ (801a4ac <__kernel_rem_pio2+0x32c>)
 801a37e:	2200      	movs	r2, #0
 801a380:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a384:	f7e6 f910 	bl	80005a8 <__aeabi_dmul>
 801a388:	f7e6 fbbe 	bl	8000b08 <__aeabi_d2iz>
 801a38c:	f7e6 f8a2 	bl	80004d4 <__aeabi_i2d>
 801a390:	4b47      	ldr	r3, [pc, #284]	@ (801a4b0 <__kernel_rem_pio2+0x330>)
 801a392:	2200      	movs	r2, #0
 801a394:	4606      	mov	r6, r0
 801a396:	460f      	mov	r7, r1
 801a398:	f7e6 f906 	bl	80005a8 <__aeabi_dmul>
 801a39c:	4602      	mov	r2, r0
 801a39e:	460b      	mov	r3, r1
 801a3a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a3a4:	f7e5 ff48 	bl	8000238 <__aeabi_dsub>
 801a3a8:	f7e6 fbae 	bl	8000b08 <__aeabi_d2iz>
 801a3ac:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801a3b0:	f849 0b04 	str.w	r0, [r9], #4
 801a3b4:	4639      	mov	r1, r7
 801a3b6:	4630      	mov	r0, r6
 801a3b8:	f7e5 ff40 	bl	800023c <__adddf3>
 801a3bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a3c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a3c4:	e75f      	b.n	801a286 <__kernel_rem_pio2+0x106>
 801a3c6:	d107      	bne.n	801a3d8 <__kernel_rem_pio2+0x258>
 801a3c8:	f108 33ff 	add.w	r3, r8, #4294967295
 801a3cc:	aa0c      	add	r2, sp, #48	@ 0x30
 801a3ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801a3d2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801a3d6:	e79e      	b.n	801a316 <__kernel_rem_pio2+0x196>
 801a3d8:	4b36      	ldr	r3, [pc, #216]	@ (801a4b4 <__kernel_rem_pio2+0x334>)
 801a3da:	2200      	movs	r2, #0
 801a3dc:	f7e6 fb6a 	bl	8000ab4 <__aeabi_dcmpge>
 801a3e0:	2800      	cmp	r0, #0
 801a3e2:	d143      	bne.n	801a46c <__kernel_rem_pio2+0x2ec>
 801a3e4:	4681      	mov	r9, r0
 801a3e6:	2200      	movs	r2, #0
 801a3e8:	2300      	movs	r3, #0
 801a3ea:	4630      	mov	r0, r6
 801a3ec:	4639      	mov	r1, r7
 801a3ee:	f7e6 fb43 	bl	8000a78 <__aeabi_dcmpeq>
 801a3f2:	2800      	cmp	r0, #0
 801a3f4:	f000 80c1 	beq.w	801a57a <__kernel_rem_pio2+0x3fa>
 801a3f8:	f108 33ff 	add.w	r3, r8, #4294967295
 801a3fc:	2200      	movs	r2, #0
 801a3fe:	9900      	ldr	r1, [sp, #0]
 801a400:	428b      	cmp	r3, r1
 801a402:	da70      	bge.n	801a4e6 <__kernel_rem_pio2+0x366>
 801a404:	2a00      	cmp	r2, #0
 801a406:	f000 808b 	beq.w	801a520 <__kernel_rem_pio2+0x3a0>
 801a40a:	f108 38ff 	add.w	r8, r8, #4294967295
 801a40e:	ab0c      	add	r3, sp, #48	@ 0x30
 801a410:	f1ab 0b18 	sub.w	fp, fp, #24
 801a414:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801a418:	2b00      	cmp	r3, #0
 801a41a:	d0f6      	beq.n	801a40a <__kernel_rem_pio2+0x28a>
 801a41c:	4658      	mov	r0, fp
 801a41e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 801a498 <__kernel_rem_pio2+0x318>
 801a422:	f000 fc59 	bl	801acd8 <scalbn>
 801a426:	f108 0301 	add.w	r3, r8, #1
 801a42a:	00da      	lsls	r2, r3, #3
 801a42c:	9205      	str	r2, [sp, #20]
 801a42e:	ec55 4b10 	vmov	r4, r5, d0
 801a432:	aa70      	add	r2, sp, #448	@ 0x1c0
 801a434:	f8df b074 	ldr.w	fp, [pc, #116]	@ 801a4ac <__kernel_rem_pio2+0x32c>
 801a438:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801a43c:	4646      	mov	r6, r8
 801a43e:	f04f 0a00 	mov.w	sl, #0
 801a442:	2e00      	cmp	r6, #0
 801a444:	f280 80d1 	bge.w	801a5ea <__kernel_rem_pio2+0x46a>
 801a448:	4644      	mov	r4, r8
 801a44a:	2c00      	cmp	r4, #0
 801a44c:	f2c0 80ff 	blt.w	801a64e <__kernel_rem_pio2+0x4ce>
 801a450:	4b19      	ldr	r3, [pc, #100]	@ (801a4b8 <__kernel_rem_pio2+0x338>)
 801a452:	461f      	mov	r7, r3
 801a454:	ab70      	add	r3, sp, #448	@ 0x1c0
 801a456:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801a45a:	9306      	str	r3, [sp, #24]
 801a45c:	f04f 0a00 	mov.w	sl, #0
 801a460:	f04f 0b00 	mov.w	fp, #0
 801a464:	2600      	movs	r6, #0
 801a466:	eba8 0504 	sub.w	r5, r8, r4
 801a46a:	e0e4      	b.n	801a636 <__kernel_rem_pio2+0x4b6>
 801a46c:	f04f 0902 	mov.w	r9, #2
 801a470:	e754      	b.n	801a31c <__kernel_rem_pio2+0x19c>
 801a472:	f854 3b04 	ldr.w	r3, [r4], #4
 801a476:	bb0d      	cbnz	r5, 801a4bc <__kernel_rem_pio2+0x33c>
 801a478:	b123      	cbz	r3, 801a484 <__kernel_rem_pio2+0x304>
 801a47a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801a47e:	f844 3c04 	str.w	r3, [r4, #-4]
 801a482:	2301      	movs	r3, #1
 801a484:	3201      	adds	r2, #1
 801a486:	461d      	mov	r5, r3
 801a488:	e74f      	b.n	801a32a <__kernel_rem_pio2+0x1aa>
 801a48a:	bf00      	nop
 801a48c:	f3af 8000 	nop.w
	...
 801a49c:	3ff00000 	.word	0x3ff00000
 801a4a0:	0801da08 	.word	0x0801da08
 801a4a4:	40200000 	.word	0x40200000
 801a4a8:	3ff00000 	.word	0x3ff00000
 801a4ac:	3e700000 	.word	0x3e700000
 801a4b0:	41700000 	.word	0x41700000
 801a4b4:	3fe00000 	.word	0x3fe00000
 801a4b8:	0801d9c8 	.word	0x0801d9c8
 801a4bc:	1acb      	subs	r3, r1, r3
 801a4be:	e7de      	b.n	801a47e <__kernel_rem_pio2+0x2fe>
 801a4c0:	f108 32ff 	add.w	r2, r8, #4294967295
 801a4c4:	ab0c      	add	r3, sp, #48	@ 0x30
 801a4c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a4ca:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801a4ce:	a90c      	add	r1, sp, #48	@ 0x30
 801a4d0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801a4d4:	e737      	b.n	801a346 <__kernel_rem_pio2+0x1c6>
 801a4d6:	f108 32ff 	add.w	r2, r8, #4294967295
 801a4da:	ab0c      	add	r3, sp, #48	@ 0x30
 801a4dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a4e0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801a4e4:	e7f3      	b.n	801a4ce <__kernel_rem_pio2+0x34e>
 801a4e6:	a90c      	add	r1, sp, #48	@ 0x30
 801a4e8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801a4ec:	3b01      	subs	r3, #1
 801a4ee:	430a      	orrs	r2, r1
 801a4f0:	e785      	b.n	801a3fe <__kernel_rem_pio2+0x27e>
 801a4f2:	3401      	adds	r4, #1
 801a4f4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801a4f8:	2a00      	cmp	r2, #0
 801a4fa:	d0fa      	beq.n	801a4f2 <__kernel_rem_pio2+0x372>
 801a4fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a4fe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801a502:	eb0d 0503 	add.w	r5, sp, r3
 801a506:	9b06      	ldr	r3, [sp, #24]
 801a508:	aa20      	add	r2, sp, #128	@ 0x80
 801a50a:	4443      	add	r3, r8
 801a50c:	f108 0701 	add.w	r7, r8, #1
 801a510:	3d98      	subs	r5, #152	@ 0x98
 801a512:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801a516:	4444      	add	r4, r8
 801a518:	42bc      	cmp	r4, r7
 801a51a:	da04      	bge.n	801a526 <__kernel_rem_pio2+0x3a6>
 801a51c:	46a0      	mov	r8, r4
 801a51e:	e6a2      	b.n	801a266 <__kernel_rem_pio2+0xe6>
 801a520:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a522:	2401      	movs	r4, #1
 801a524:	e7e6      	b.n	801a4f4 <__kernel_rem_pio2+0x374>
 801a526:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a528:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801a52c:	f7e5 ffd2 	bl	80004d4 <__aeabi_i2d>
 801a530:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 801a7f0 <__kernel_rem_pio2+0x670>
 801a534:	e8e6 0102 	strd	r0, r1, [r6], #8
 801a538:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a53c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801a540:	46b2      	mov	sl, r6
 801a542:	f04f 0800 	mov.w	r8, #0
 801a546:	9b05      	ldr	r3, [sp, #20]
 801a548:	4598      	cmp	r8, r3
 801a54a:	dd05      	ble.n	801a558 <__kernel_rem_pio2+0x3d8>
 801a54c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a550:	3701      	adds	r7, #1
 801a552:	eca5 7b02 	vstmia	r5!, {d7}
 801a556:	e7df      	b.n	801a518 <__kernel_rem_pio2+0x398>
 801a558:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801a55c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801a560:	f7e6 f822 	bl	80005a8 <__aeabi_dmul>
 801a564:	4602      	mov	r2, r0
 801a566:	460b      	mov	r3, r1
 801a568:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a56c:	f7e5 fe66 	bl	800023c <__adddf3>
 801a570:	f108 0801 	add.w	r8, r8, #1
 801a574:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a578:	e7e5      	b.n	801a546 <__kernel_rem_pio2+0x3c6>
 801a57a:	f1cb 0000 	rsb	r0, fp, #0
 801a57e:	ec47 6b10 	vmov	d0, r6, r7
 801a582:	f000 fba9 	bl	801acd8 <scalbn>
 801a586:	ec55 4b10 	vmov	r4, r5, d0
 801a58a:	4b9b      	ldr	r3, [pc, #620]	@ (801a7f8 <__kernel_rem_pio2+0x678>)
 801a58c:	2200      	movs	r2, #0
 801a58e:	4620      	mov	r0, r4
 801a590:	4629      	mov	r1, r5
 801a592:	f7e6 fa8f 	bl	8000ab4 <__aeabi_dcmpge>
 801a596:	b300      	cbz	r0, 801a5da <__kernel_rem_pio2+0x45a>
 801a598:	4b98      	ldr	r3, [pc, #608]	@ (801a7fc <__kernel_rem_pio2+0x67c>)
 801a59a:	2200      	movs	r2, #0
 801a59c:	4620      	mov	r0, r4
 801a59e:	4629      	mov	r1, r5
 801a5a0:	f7e6 f802 	bl	80005a8 <__aeabi_dmul>
 801a5a4:	f7e6 fab0 	bl	8000b08 <__aeabi_d2iz>
 801a5a8:	4606      	mov	r6, r0
 801a5aa:	f7e5 ff93 	bl	80004d4 <__aeabi_i2d>
 801a5ae:	4b92      	ldr	r3, [pc, #584]	@ (801a7f8 <__kernel_rem_pio2+0x678>)
 801a5b0:	2200      	movs	r2, #0
 801a5b2:	f7e5 fff9 	bl	80005a8 <__aeabi_dmul>
 801a5b6:	460b      	mov	r3, r1
 801a5b8:	4602      	mov	r2, r0
 801a5ba:	4629      	mov	r1, r5
 801a5bc:	4620      	mov	r0, r4
 801a5be:	f7e5 fe3b 	bl	8000238 <__aeabi_dsub>
 801a5c2:	f7e6 faa1 	bl	8000b08 <__aeabi_d2iz>
 801a5c6:	ab0c      	add	r3, sp, #48	@ 0x30
 801a5c8:	f10b 0b18 	add.w	fp, fp, #24
 801a5cc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801a5d0:	f108 0801 	add.w	r8, r8, #1
 801a5d4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801a5d8:	e720      	b.n	801a41c <__kernel_rem_pio2+0x29c>
 801a5da:	4620      	mov	r0, r4
 801a5dc:	4629      	mov	r1, r5
 801a5de:	f7e6 fa93 	bl	8000b08 <__aeabi_d2iz>
 801a5e2:	ab0c      	add	r3, sp, #48	@ 0x30
 801a5e4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801a5e8:	e718      	b.n	801a41c <__kernel_rem_pio2+0x29c>
 801a5ea:	ab0c      	add	r3, sp, #48	@ 0x30
 801a5ec:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801a5f0:	f7e5 ff70 	bl	80004d4 <__aeabi_i2d>
 801a5f4:	4622      	mov	r2, r4
 801a5f6:	462b      	mov	r3, r5
 801a5f8:	f7e5 ffd6 	bl	80005a8 <__aeabi_dmul>
 801a5fc:	4652      	mov	r2, sl
 801a5fe:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801a602:	465b      	mov	r3, fp
 801a604:	4620      	mov	r0, r4
 801a606:	4629      	mov	r1, r5
 801a608:	f7e5 ffce 	bl	80005a8 <__aeabi_dmul>
 801a60c:	3e01      	subs	r6, #1
 801a60e:	4604      	mov	r4, r0
 801a610:	460d      	mov	r5, r1
 801a612:	e716      	b.n	801a442 <__kernel_rem_pio2+0x2c2>
 801a614:	9906      	ldr	r1, [sp, #24]
 801a616:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801a61a:	9106      	str	r1, [sp, #24]
 801a61c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801a620:	f7e5 ffc2 	bl	80005a8 <__aeabi_dmul>
 801a624:	4602      	mov	r2, r0
 801a626:	460b      	mov	r3, r1
 801a628:	4650      	mov	r0, sl
 801a62a:	4659      	mov	r1, fp
 801a62c:	f7e5 fe06 	bl	800023c <__adddf3>
 801a630:	3601      	adds	r6, #1
 801a632:	4682      	mov	sl, r0
 801a634:	468b      	mov	fp, r1
 801a636:	9b00      	ldr	r3, [sp, #0]
 801a638:	429e      	cmp	r6, r3
 801a63a:	dc01      	bgt.n	801a640 <__kernel_rem_pio2+0x4c0>
 801a63c:	42ae      	cmp	r6, r5
 801a63e:	dde9      	ble.n	801a614 <__kernel_rem_pio2+0x494>
 801a640:	ab48      	add	r3, sp, #288	@ 0x120
 801a642:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801a646:	e9c5 ab00 	strd	sl, fp, [r5]
 801a64a:	3c01      	subs	r4, #1
 801a64c:	e6fd      	b.n	801a44a <__kernel_rem_pio2+0x2ca>
 801a64e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801a650:	2b02      	cmp	r3, #2
 801a652:	dc0b      	bgt.n	801a66c <__kernel_rem_pio2+0x4ec>
 801a654:	2b00      	cmp	r3, #0
 801a656:	dc35      	bgt.n	801a6c4 <__kernel_rem_pio2+0x544>
 801a658:	d059      	beq.n	801a70e <__kernel_rem_pio2+0x58e>
 801a65a:	9b02      	ldr	r3, [sp, #8]
 801a65c:	f003 0007 	and.w	r0, r3, #7
 801a660:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801a664:	ecbd 8b02 	vpop	{d8}
 801a668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a66c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801a66e:	2b03      	cmp	r3, #3
 801a670:	d1f3      	bne.n	801a65a <__kernel_rem_pio2+0x4da>
 801a672:	9b05      	ldr	r3, [sp, #20]
 801a674:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801a678:	eb0d 0403 	add.w	r4, sp, r3
 801a67c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801a680:	4625      	mov	r5, r4
 801a682:	46c2      	mov	sl, r8
 801a684:	f1ba 0f00 	cmp.w	sl, #0
 801a688:	dc69      	bgt.n	801a75e <__kernel_rem_pio2+0x5de>
 801a68a:	4645      	mov	r5, r8
 801a68c:	2d01      	cmp	r5, #1
 801a68e:	f300 8087 	bgt.w	801a7a0 <__kernel_rem_pio2+0x620>
 801a692:	9c05      	ldr	r4, [sp, #20]
 801a694:	ab48      	add	r3, sp, #288	@ 0x120
 801a696:	441c      	add	r4, r3
 801a698:	2000      	movs	r0, #0
 801a69a:	2100      	movs	r1, #0
 801a69c:	f1b8 0f01 	cmp.w	r8, #1
 801a6a0:	f300 809c 	bgt.w	801a7dc <__kernel_rem_pio2+0x65c>
 801a6a4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 801a6a8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 801a6ac:	f1b9 0f00 	cmp.w	r9, #0
 801a6b0:	f040 80a6 	bne.w	801a800 <__kernel_rem_pio2+0x680>
 801a6b4:	9b04      	ldr	r3, [sp, #16]
 801a6b6:	e9c3 5600 	strd	r5, r6, [r3]
 801a6ba:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801a6be:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801a6c2:	e7ca      	b.n	801a65a <__kernel_rem_pio2+0x4da>
 801a6c4:	9d05      	ldr	r5, [sp, #20]
 801a6c6:	ab48      	add	r3, sp, #288	@ 0x120
 801a6c8:	441d      	add	r5, r3
 801a6ca:	4644      	mov	r4, r8
 801a6cc:	2000      	movs	r0, #0
 801a6ce:	2100      	movs	r1, #0
 801a6d0:	2c00      	cmp	r4, #0
 801a6d2:	da35      	bge.n	801a740 <__kernel_rem_pio2+0x5c0>
 801a6d4:	f1b9 0f00 	cmp.w	r9, #0
 801a6d8:	d038      	beq.n	801a74c <__kernel_rem_pio2+0x5cc>
 801a6da:	4602      	mov	r2, r0
 801a6dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801a6e0:	9c04      	ldr	r4, [sp, #16]
 801a6e2:	e9c4 2300 	strd	r2, r3, [r4]
 801a6e6:	4602      	mov	r2, r0
 801a6e8:	460b      	mov	r3, r1
 801a6ea:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801a6ee:	f7e5 fda3 	bl	8000238 <__aeabi_dsub>
 801a6f2:	ad4a      	add	r5, sp, #296	@ 0x128
 801a6f4:	2401      	movs	r4, #1
 801a6f6:	45a0      	cmp	r8, r4
 801a6f8:	da2b      	bge.n	801a752 <__kernel_rem_pio2+0x5d2>
 801a6fa:	f1b9 0f00 	cmp.w	r9, #0
 801a6fe:	d002      	beq.n	801a706 <__kernel_rem_pio2+0x586>
 801a700:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801a704:	4619      	mov	r1, r3
 801a706:	9b04      	ldr	r3, [sp, #16]
 801a708:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801a70c:	e7a5      	b.n	801a65a <__kernel_rem_pio2+0x4da>
 801a70e:	9c05      	ldr	r4, [sp, #20]
 801a710:	ab48      	add	r3, sp, #288	@ 0x120
 801a712:	441c      	add	r4, r3
 801a714:	2000      	movs	r0, #0
 801a716:	2100      	movs	r1, #0
 801a718:	f1b8 0f00 	cmp.w	r8, #0
 801a71c:	da09      	bge.n	801a732 <__kernel_rem_pio2+0x5b2>
 801a71e:	f1b9 0f00 	cmp.w	r9, #0
 801a722:	d002      	beq.n	801a72a <__kernel_rem_pio2+0x5aa>
 801a724:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801a728:	4619      	mov	r1, r3
 801a72a:	9b04      	ldr	r3, [sp, #16]
 801a72c:	e9c3 0100 	strd	r0, r1, [r3]
 801a730:	e793      	b.n	801a65a <__kernel_rem_pio2+0x4da>
 801a732:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801a736:	f7e5 fd81 	bl	800023c <__adddf3>
 801a73a:	f108 38ff 	add.w	r8, r8, #4294967295
 801a73e:	e7eb      	b.n	801a718 <__kernel_rem_pio2+0x598>
 801a740:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801a744:	f7e5 fd7a 	bl	800023c <__adddf3>
 801a748:	3c01      	subs	r4, #1
 801a74a:	e7c1      	b.n	801a6d0 <__kernel_rem_pio2+0x550>
 801a74c:	4602      	mov	r2, r0
 801a74e:	460b      	mov	r3, r1
 801a750:	e7c6      	b.n	801a6e0 <__kernel_rem_pio2+0x560>
 801a752:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801a756:	f7e5 fd71 	bl	800023c <__adddf3>
 801a75a:	3401      	adds	r4, #1
 801a75c:	e7cb      	b.n	801a6f6 <__kernel_rem_pio2+0x576>
 801a75e:	ed35 7b02 	vldmdb	r5!, {d7}
 801a762:	ed8d 7b00 	vstr	d7, [sp]
 801a766:	ed95 7b02 	vldr	d7, [r5, #8]
 801a76a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801a76e:	ec53 2b17 	vmov	r2, r3, d7
 801a772:	ed8d 7b06 	vstr	d7, [sp, #24]
 801a776:	f7e5 fd61 	bl	800023c <__adddf3>
 801a77a:	4602      	mov	r2, r0
 801a77c:	460b      	mov	r3, r1
 801a77e:	4606      	mov	r6, r0
 801a780:	460f      	mov	r7, r1
 801a782:	e9dd 0100 	ldrd	r0, r1, [sp]
 801a786:	f7e5 fd57 	bl	8000238 <__aeabi_dsub>
 801a78a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801a78e:	f7e5 fd55 	bl	800023c <__adddf3>
 801a792:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a796:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801a79a:	e9c5 6700 	strd	r6, r7, [r5]
 801a79e:	e771      	b.n	801a684 <__kernel_rem_pio2+0x504>
 801a7a0:	ed34 7b02 	vldmdb	r4!, {d7}
 801a7a4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801a7a8:	ec51 0b17 	vmov	r0, r1, d7
 801a7ac:	4652      	mov	r2, sl
 801a7ae:	465b      	mov	r3, fp
 801a7b0:	ed8d 7b00 	vstr	d7, [sp]
 801a7b4:	f7e5 fd42 	bl	800023c <__adddf3>
 801a7b8:	4602      	mov	r2, r0
 801a7ba:	460b      	mov	r3, r1
 801a7bc:	4606      	mov	r6, r0
 801a7be:	460f      	mov	r7, r1
 801a7c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 801a7c4:	f7e5 fd38 	bl	8000238 <__aeabi_dsub>
 801a7c8:	4652      	mov	r2, sl
 801a7ca:	465b      	mov	r3, fp
 801a7cc:	f7e5 fd36 	bl	800023c <__adddf3>
 801a7d0:	3d01      	subs	r5, #1
 801a7d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801a7d6:	e9c4 6700 	strd	r6, r7, [r4]
 801a7da:	e757      	b.n	801a68c <__kernel_rem_pio2+0x50c>
 801a7dc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801a7e0:	f7e5 fd2c 	bl	800023c <__adddf3>
 801a7e4:	f108 38ff 	add.w	r8, r8, #4294967295
 801a7e8:	e758      	b.n	801a69c <__kernel_rem_pio2+0x51c>
 801a7ea:	bf00      	nop
 801a7ec:	f3af 8000 	nop.w
	...
 801a7f8:	41700000 	.word	0x41700000
 801a7fc:	3e700000 	.word	0x3e700000
 801a800:	9b04      	ldr	r3, [sp, #16]
 801a802:	9a04      	ldr	r2, [sp, #16]
 801a804:	601d      	str	r5, [r3, #0]
 801a806:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801a80a:	605c      	str	r4, [r3, #4]
 801a80c:	609f      	str	r7, [r3, #8]
 801a80e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 801a812:	60d3      	str	r3, [r2, #12]
 801a814:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801a818:	6110      	str	r0, [r2, #16]
 801a81a:	6153      	str	r3, [r2, #20]
 801a81c:	e71d      	b.n	801a65a <__kernel_rem_pio2+0x4da>
 801a81e:	bf00      	nop

0801a820 <__ieee754_acos>:
 801a820:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a824:	ec55 4b10 	vmov	r4, r5, d0
 801a828:	49b7      	ldr	r1, [pc, #732]	@ (801ab08 <__ieee754_acos+0x2e8>)
 801a82a:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801a82e:	428b      	cmp	r3, r1
 801a830:	d919      	bls.n	801a866 <__ieee754_acos+0x46>
 801a832:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 801a836:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 801a83a:	4323      	orrs	r3, r4
 801a83c:	d106      	bne.n	801a84c <__ieee754_acos+0x2c>
 801a83e:	2d00      	cmp	r5, #0
 801a840:	f340 8210 	ble.w	801ac64 <__ieee754_acos+0x444>
 801a844:	ed9f 0b94 	vldr	d0, [pc, #592]	@ 801aa98 <__ieee754_acos+0x278>
 801a848:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a84c:	4622      	mov	r2, r4
 801a84e:	462b      	mov	r3, r5
 801a850:	4620      	mov	r0, r4
 801a852:	4629      	mov	r1, r5
 801a854:	f7e5 fcf0 	bl	8000238 <__aeabi_dsub>
 801a858:	4602      	mov	r2, r0
 801a85a:	460b      	mov	r3, r1
 801a85c:	f7e5 ffce 	bl	80007fc <__aeabi_ddiv>
 801a860:	ec41 0b10 	vmov	d0, r0, r1
 801a864:	e7f0      	b.n	801a848 <__ieee754_acos+0x28>
 801a866:	49a9      	ldr	r1, [pc, #676]	@ (801ab0c <__ieee754_acos+0x2ec>)
 801a868:	428b      	cmp	r3, r1
 801a86a:	f200 8085 	bhi.w	801a978 <__ieee754_acos+0x158>
 801a86e:	4aa8      	ldr	r2, [pc, #672]	@ (801ab10 <__ieee754_acos+0x2f0>)
 801a870:	4293      	cmp	r3, r2
 801a872:	f240 81fa 	bls.w	801ac6a <__ieee754_acos+0x44a>
 801a876:	4622      	mov	r2, r4
 801a878:	462b      	mov	r3, r5
 801a87a:	4620      	mov	r0, r4
 801a87c:	4629      	mov	r1, r5
 801a87e:	f7e5 fe93 	bl	80005a8 <__aeabi_dmul>
 801a882:	a387      	add	r3, pc, #540	@ (adr r3, 801aaa0 <__ieee754_acos+0x280>)
 801a884:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a888:	4606      	mov	r6, r0
 801a88a:	460f      	mov	r7, r1
 801a88c:	f7e5 fe8c 	bl	80005a8 <__aeabi_dmul>
 801a890:	a385      	add	r3, pc, #532	@ (adr r3, 801aaa8 <__ieee754_acos+0x288>)
 801a892:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a896:	f7e5 fcd1 	bl	800023c <__adddf3>
 801a89a:	4632      	mov	r2, r6
 801a89c:	463b      	mov	r3, r7
 801a89e:	f7e5 fe83 	bl	80005a8 <__aeabi_dmul>
 801a8a2:	a383      	add	r3, pc, #524	@ (adr r3, 801aab0 <__ieee754_acos+0x290>)
 801a8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a8a8:	f7e5 fcc6 	bl	8000238 <__aeabi_dsub>
 801a8ac:	4632      	mov	r2, r6
 801a8ae:	463b      	mov	r3, r7
 801a8b0:	f7e5 fe7a 	bl	80005a8 <__aeabi_dmul>
 801a8b4:	a380      	add	r3, pc, #512	@ (adr r3, 801aab8 <__ieee754_acos+0x298>)
 801a8b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a8ba:	f7e5 fcbf 	bl	800023c <__adddf3>
 801a8be:	4632      	mov	r2, r6
 801a8c0:	463b      	mov	r3, r7
 801a8c2:	f7e5 fe71 	bl	80005a8 <__aeabi_dmul>
 801a8c6:	a37e      	add	r3, pc, #504	@ (adr r3, 801aac0 <__ieee754_acos+0x2a0>)
 801a8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a8cc:	f7e5 fcb4 	bl	8000238 <__aeabi_dsub>
 801a8d0:	4632      	mov	r2, r6
 801a8d2:	463b      	mov	r3, r7
 801a8d4:	f7e5 fe68 	bl	80005a8 <__aeabi_dmul>
 801a8d8:	a37b      	add	r3, pc, #492	@ (adr r3, 801aac8 <__ieee754_acos+0x2a8>)
 801a8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a8de:	f7e5 fcad 	bl	800023c <__adddf3>
 801a8e2:	4632      	mov	r2, r6
 801a8e4:	463b      	mov	r3, r7
 801a8e6:	f7e5 fe5f 	bl	80005a8 <__aeabi_dmul>
 801a8ea:	a379      	add	r3, pc, #484	@ (adr r3, 801aad0 <__ieee754_acos+0x2b0>)
 801a8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a8f0:	4680      	mov	r8, r0
 801a8f2:	4689      	mov	r9, r1
 801a8f4:	4630      	mov	r0, r6
 801a8f6:	4639      	mov	r1, r7
 801a8f8:	f7e5 fe56 	bl	80005a8 <__aeabi_dmul>
 801a8fc:	a376      	add	r3, pc, #472	@ (adr r3, 801aad8 <__ieee754_acos+0x2b8>)
 801a8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a902:	f7e5 fc99 	bl	8000238 <__aeabi_dsub>
 801a906:	4632      	mov	r2, r6
 801a908:	463b      	mov	r3, r7
 801a90a:	f7e5 fe4d 	bl	80005a8 <__aeabi_dmul>
 801a90e:	a374      	add	r3, pc, #464	@ (adr r3, 801aae0 <__ieee754_acos+0x2c0>)
 801a910:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a914:	f7e5 fc92 	bl	800023c <__adddf3>
 801a918:	4632      	mov	r2, r6
 801a91a:	463b      	mov	r3, r7
 801a91c:	f7e5 fe44 	bl	80005a8 <__aeabi_dmul>
 801a920:	a371      	add	r3, pc, #452	@ (adr r3, 801aae8 <__ieee754_acos+0x2c8>)
 801a922:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a926:	f7e5 fc87 	bl	8000238 <__aeabi_dsub>
 801a92a:	4632      	mov	r2, r6
 801a92c:	463b      	mov	r3, r7
 801a92e:	f7e5 fe3b 	bl	80005a8 <__aeabi_dmul>
 801a932:	4b78      	ldr	r3, [pc, #480]	@ (801ab14 <__ieee754_acos+0x2f4>)
 801a934:	2200      	movs	r2, #0
 801a936:	f7e5 fc81 	bl	800023c <__adddf3>
 801a93a:	4602      	mov	r2, r0
 801a93c:	460b      	mov	r3, r1
 801a93e:	4640      	mov	r0, r8
 801a940:	4649      	mov	r1, r9
 801a942:	f7e5 ff5b 	bl	80007fc <__aeabi_ddiv>
 801a946:	4622      	mov	r2, r4
 801a948:	462b      	mov	r3, r5
 801a94a:	f7e5 fe2d 	bl	80005a8 <__aeabi_dmul>
 801a94e:	4602      	mov	r2, r0
 801a950:	460b      	mov	r3, r1
 801a952:	a167      	add	r1, pc, #412	@ (adr r1, 801aaf0 <__ieee754_acos+0x2d0>)
 801a954:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a958:	f7e5 fc6e 	bl	8000238 <__aeabi_dsub>
 801a95c:	4602      	mov	r2, r0
 801a95e:	460b      	mov	r3, r1
 801a960:	4620      	mov	r0, r4
 801a962:	4629      	mov	r1, r5
 801a964:	f7e5 fc68 	bl	8000238 <__aeabi_dsub>
 801a968:	4602      	mov	r2, r0
 801a96a:	460b      	mov	r3, r1
 801a96c:	a162      	add	r1, pc, #392	@ (adr r1, 801aaf8 <__ieee754_acos+0x2d8>)
 801a96e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a972:	f7e5 fc61 	bl	8000238 <__aeabi_dsub>
 801a976:	e773      	b.n	801a860 <__ieee754_acos+0x40>
 801a978:	2d00      	cmp	r5, #0
 801a97a:	f280 80cf 	bge.w	801ab1c <__ieee754_acos+0x2fc>
 801a97e:	4b65      	ldr	r3, [pc, #404]	@ (801ab14 <__ieee754_acos+0x2f4>)
 801a980:	2200      	movs	r2, #0
 801a982:	4620      	mov	r0, r4
 801a984:	4629      	mov	r1, r5
 801a986:	f7e5 fc59 	bl	800023c <__adddf3>
 801a98a:	4b63      	ldr	r3, [pc, #396]	@ (801ab18 <__ieee754_acos+0x2f8>)
 801a98c:	2200      	movs	r2, #0
 801a98e:	f7e5 fe0b 	bl	80005a8 <__aeabi_dmul>
 801a992:	a343      	add	r3, pc, #268	@ (adr r3, 801aaa0 <__ieee754_acos+0x280>)
 801a994:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a998:	4604      	mov	r4, r0
 801a99a:	460d      	mov	r5, r1
 801a99c:	f7e5 fe04 	bl	80005a8 <__aeabi_dmul>
 801a9a0:	a341      	add	r3, pc, #260	@ (adr r3, 801aaa8 <__ieee754_acos+0x288>)
 801a9a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9a6:	f7e5 fc49 	bl	800023c <__adddf3>
 801a9aa:	4622      	mov	r2, r4
 801a9ac:	462b      	mov	r3, r5
 801a9ae:	f7e5 fdfb 	bl	80005a8 <__aeabi_dmul>
 801a9b2:	a33f      	add	r3, pc, #252	@ (adr r3, 801aab0 <__ieee754_acos+0x290>)
 801a9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9b8:	f7e5 fc3e 	bl	8000238 <__aeabi_dsub>
 801a9bc:	4622      	mov	r2, r4
 801a9be:	462b      	mov	r3, r5
 801a9c0:	f7e5 fdf2 	bl	80005a8 <__aeabi_dmul>
 801a9c4:	a33c      	add	r3, pc, #240	@ (adr r3, 801aab8 <__ieee754_acos+0x298>)
 801a9c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9ca:	f7e5 fc37 	bl	800023c <__adddf3>
 801a9ce:	4622      	mov	r2, r4
 801a9d0:	462b      	mov	r3, r5
 801a9d2:	f7e5 fde9 	bl	80005a8 <__aeabi_dmul>
 801a9d6:	a33a      	add	r3, pc, #232	@ (adr r3, 801aac0 <__ieee754_acos+0x2a0>)
 801a9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9dc:	f7e5 fc2c 	bl	8000238 <__aeabi_dsub>
 801a9e0:	4622      	mov	r2, r4
 801a9e2:	462b      	mov	r3, r5
 801a9e4:	f7e5 fde0 	bl	80005a8 <__aeabi_dmul>
 801a9e8:	a337      	add	r3, pc, #220	@ (adr r3, 801aac8 <__ieee754_acos+0x2a8>)
 801a9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9ee:	f7e5 fc25 	bl	800023c <__adddf3>
 801a9f2:	4622      	mov	r2, r4
 801a9f4:	462b      	mov	r3, r5
 801a9f6:	f7e5 fdd7 	bl	80005a8 <__aeabi_dmul>
 801a9fa:	a335      	add	r3, pc, #212	@ (adr r3, 801aad0 <__ieee754_acos+0x2b0>)
 801a9fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa00:	4606      	mov	r6, r0
 801aa02:	460f      	mov	r7, r1
 801aa04:	4620      	mov	r0, r4
 801aa06:	4629      	mov	r1, r5
 801aa08:	f7e5 fdce 	bl	80005a8 <__aeabi_dmul>
 801aa0c:	a332      	add	r3, pc, #200	@ (adr r3, 801aad8 <__ieee754_acos+0x2b8>)
 801aa0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa12:	f7e5 fc11 	bl	8000238 <__aeabi_dsub>
 801aa16:	4622      	mov	r2, r4
 801aa18:	462b      	mov	r3, r5
 801aa1a:	f7e5 fdc5 	bl	80005a8 <__aeabi_dmul>
 801aa1e:	a330      	add	r3, pc, #192	@ (adr r3, 801aae0 <__ieee754_acos+0x2c0>)
 801aa20:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa24:	f7e5 fc0a 	bl	800023c <__adddf3>
 801aa28:	4622      	mov	r2, r4
 801aa2a:	462b      	mov	r3, r5
 801aa2c:	f7e5 fdbc 	bl	80005a8 <__aeabi_dmul>
 801aa30:	a32d      	add	r3, pc, #180	@ (adr r3, 801aae8 <__ieee754_acos+0x2c8>)
 801aa32:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa36:	f7e5 fbff 	bl	8000238 <__aeabi_dsub>
 801aa3a:	4622      	mov	r2, r4
 801aa3c:	462b      	mov	r3, r5
 801aa3e:	f7e5 fdb3 	bl	80005a8 <__aeabi_dmul>
 801aa42:	4b34      	ldr	r3, [pc, #208]	@ (801ab14 <__ieee754_acos+0x2f4>)
 801aa44:	2200      	movs	r2, #0
 801aa46:	f7e5 fbf9 	bl	800023c <__adddf3>
 801aa4a:	ec45 4b10 	vmov	d0, r4, r5
 801aa4e:	4680      	mov	r8, r0
 801aa50:	4689      	mov	r9, r1
 801aa52:	f000 f9bb 	bl	801adcc <__ieee754_sqrt>
 801aa56:	ec55 4b10 	vmov	r4, r5, d0
 801aa5a:	4642      	mov	r2, r8
 801aa5c:	464b      	mov	r3, r9
 801aa5e:	4630      	mov	r0, r6
 801aa60:	4639      	mov	r1, r7
 801aa62:	f7e5 fecb 	bl	80007fc <__aeabi_ddiv>
 801aa66:	4622      	mov	r2, r4
 801aa68:	462b      	mov	r3, r5
 801aa6a:	f7e5 fd9d 	bl	80005a8 <__aeabi_dmul>
 801aa6e:	a320      	add	r3, pc, #128	@ (adr r3, 801aaf0 <__ieee754_acos+0x2d0>)
 801aa70:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa74:	f7e5 fbe0 	bl	8000238 <__aeabi_dsub>
 801aa78:	4622      	mov	r2, r4
 801aa7a:	462b      	mov	r3, r5
 801aa7c:	f7e5 fbde 	bl	800023c <__adddf3>
 801aa80:	4602      	mov	r2, r0
 801aa82:	460b      	mov	r3, r1
 801aa84:	f7e5 fbda 	bl	800023c <__adddf3>
 801aa88:	4602      	mov	r2, r0
 801aa8a:	460b      	mov	r3, r1
 801aa8c:	a11c      	add	r1, pc, #112	@ (adr r1, 801ab00 <__ieee754_acos+0x2e0>)
 801aa8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aa92:	e76e      	b.n	801a972 <__ieee754_acos+0x152>
 801aa94:	f3af 8000 	nop.w
	...
 801aaa0:	0dfdf709 	.word	0x0dfdf709
 801aaa4:	3f023de1 	.word	0x3f023de1
 801aaa8:	7501b288 	.word	0x7501b288
 801aaac:	3f49efe0 	.word	0x3f49efe0
 801aab0:	b5688f3b 	.word	0xb5688f3b
 801aab4:	3fa48228 	.word	0x3fa48228
 801aab8:	0e884455 	.word	0x0e884455
 801aabc:	3fc9c155 	.word	0x3fc9c155
 801aac0:	03eb6f7d 	.word	0x03eb6f7d
 801aac4:	3fd4d612 	.word	0x3fd4d612
 801aac8:	55555555 	.word	0x55555555
 801aacc:	3fc55555 	.word	0x3fc55555
 801aad0:	b12e9282 	.word	0xb12e9282
 801aad4:	3fb3b8c5 	.word	0x3fb3b8c5
 801aad8:	1b8d0159 	.word	0x1b8d0159
 801aadc:	3fe6066c 	.word	0x3fe6066c
 801aae0:	9c598ac8 	.word	0x9c598ac8
 801aae4:	40002ae5 	.word	0x40002ae5
 801aae8:	1c8a2d4b 	.word	0x1c8a2d4b
 801aaec:	40033a27 	.word	0x40033a27
 801aaf0:	33145c07 	.word	0x33145c07
 801aaf4:	3c91a626 	.word	0x3c91a626
 801aaf8:	54442d18 	.word	0x54442d18
 801aafc:	3ff921fb 	.word	0x3ff921fb
 801ab00:	54442d18 	.word	0x54442d18
 801ab04:	400921fb 	.word	0x400921fb
 801ab08:	3fefffff 	.word	0x3fefffff
 801ab0c:	3fdfffff 	.word	0x3fdfffff
 801ab10:	3c600000 	.word	0x3c600000
 801ab14:	3ff00000 	.word	0x3ff00000
 801ab18:	3fe00000 	.word	0x3fe00000
 801ab1c:	4622      	mov	r2, r4
 801ab1e:	462b      	mov	r3, r5
 801ab20:	496b      	ldr	r1, [pc, #428]	@ (801acd0 <__ieee754_acos+0x4b0>)
 801ab22:	2000      	movs	r0, #0
 801ab24:	f7e5 fb88 	bl	8000238 <__aeabi_dsub>
 801ab28:	4b6a      	ldr	r3, [pc, #424]	@ (801acd4 <__ieee754_acos+0x4b4>)
 801ab2a:	2200      	movs	r2, #0
 801ab2c:	f7e5 fd3c 	bl	80005a8 <__aeabi_dmul>
 801ab30:	4604      	mov	r4, r0
 801ab32:	460d      	mov	r5, r1
 801ab34:	ec45 4b10 	vmov	d0, r4, r5
 801ab38:	f000 f948 	bl	801adcc <__ieee754_sqrt>
 801ab3c:	a34c      	add	r3, pc, #304	@ (adr r3, 801ac70 <__ieee754_acos+0x450>)
 801ab3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab42:	4620      	mov	r0, r4
 801ab44:	4629      	mov	r1, r5
 801ab46:	ec59 8b10 	vmov	r8, r9, d0
 801ab4a:	f7e5 fd2d 	bl	80005a8 <__aeabi_dmul>
 801ab4e:	a34a      	add	r3, pc, #296	@ (adr r3, 801ac78 <__ieee754_acos+0x458>)
 801ab50:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab54:	f7e5 fb72 	bl	800023c <__adddf3>
 801ab58:	4622      	mov	r2, r4
 801ab5a:	462b      	mov	r3, r5
 801ab5c:	f7e5 fd24 	bl	80005a8 <__aeabi_dmul>
 801ab60:	a347      	add	r3, pc, #284	@ (adr r3, 801ac80 <__ieee754_acos+0x460>)
 801ab62:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab66:	f7e5 fb67 	bl	8000238 <__aeabi_dsub>
 801ab6a:	4622      	mov	r2, r4
 801ab6c:	462b      	mov	r3, r5
 801ab6e:	f7e5 fd1b 	bl	80005a8 <__aeabi_dmul>
 801ab72:	a345      	add	r3, pc, #276	@ (adr r3, 801ac88 <__ieee754_acos+0x468>)
 801ab74:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab78:	f7e5 fb60 	bl	800023c <__adddf3>
 801ab7c:	4622      	mov	r2, r4
 801ab7e:	462b      	mov	r3, r5
 801ab80:	f7e5 fd12 	bl	80005a8 <__aeabi_dmul>
 801ab84:	a342      	add	r3, pc, #264	@ (adr r3, 801ac90 <__ieee754_acos+0x470>)
 801ab86:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab8a:	f7e5 fb55 	bl	8000238 <__aeabi_dsub>
 801ab8e:	4622      	mov	r2, r4
 801ab90:	462b      	mov	r3, r5
 801ab92:	f7e5 fd09 	bl	80005a8 <__aeabi_dmul>
 801ab96:	a340      	add	r3, pc, #256	@ (adr r3, 801ac98 <__ieee754_acos+0x478>)
 801ab98:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab9c:	f7e5 fb4e 	bl	800023c <__adddf3>
 801aba0:	4622      	mov	r2, r4
 801aba2:	462b      	mov	r3, r5
 801aba4:	f7e5 fd00 	bl	80005a8 <__aeabi_dmul>
 801aba8:	a33d      	add	r3, pc, #244	@ (adr r3, 801aca0 <__ieee754_acos+0x480>)
 801abaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801abae:	4682      	mov	sl, r0
 801abb0:	468b      	mov	fp, r1
 801abb2:	4620      	mov	r0, r4
 801abb4:	4629      	mov	r1, r5
 801abb6:	f7e5 fcf7 	bl	80005a8 <__aeabi_dmul>
 801abba:	a33b      	add	r3, pc, #236	@ (adr r3, 801aca8 <__ieee754_acos+0x488>)
 801abbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801abc0:	f7e5 fb3a 	bl	8000238 <__aeabi_dsub>
 801abc4:	4622      	mov	r2, r4
 801abc6:	462b      	mov	r3, r5
 801abc8:	f7e5 fcee 	bl	80005a8 <__aeabi_dmul>
 801abcc:	a338      	add	r3, pc, #224	@ (adr r3, 801acb0 <__ieee754_acos+0x490>)
 801abce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801abd2:	f7e5 fb33 	bl	800023c <__adddf3>
 801abd6:	4622      	mov	r2, r4
 801abd8:	462b      	mov	r3, r5
 801abda:	f7e5 fce5 	bl	80005a8 <__aeabi_dmul>
 801abde:	a336      	add	r3, pc, #216	@ (adr r3, 801acb8 <__ieee754_acos+0x498>)
 801abe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801abe4:	f7e5 fb28 	bl	8000238 <__aeabi_dsub>
 801abe8:	4622      	mov	r2, r4
 801abea:	462b      	mov	r3, r5
 801abec:	f7e5 fcdc 	bl	80005a8 <__aeabi_dmul>
 801abf0:	4b37      	ldr	r3, [pc, #220]	@ (801acd0 <__ieee754_acos+0x4b0>)
 801abf2:	2200      	movs	r2, #0
 801abf4:	f7e5 fb22 	bl	800023c <__adddf3>
 801abf8:	4602      	mov	r2, r0
 801abfa:	460b      	mov	r3, r1
 801abfc:	4650      	mov	r0, sl
 801abfe:	4659      	mov	r1, fp
 801ac00:	f7e5 fdfc 	bl	80007fc <__aeabi_ddiv>
 801ac04:	4642      	mov	r2, r8
 801ac06:	464b      	mov	r3, r9
 801ac08:	f7e5 fcce 	bl	80005a8 <__aeabi_dmul>
 801ac0c:	2600      	movs	r6, #0
 801ac0e:	4682      	mov	sl, r0
 801ac10:	468b      	mov	fp, r1
 801ac12:	4632      	mov	r2, r6
 801ac14:	464b      	mov	r3, r9
 801ac16:	4630      	mov	r0, r6
 801ac18:	4649      	mov	r1, r9
 801ac1a:	f7e5 fcc5 	bl	80005a8 <__aeabi_dmul>
 801ac1e:	4602      	mov	r2, r0
 801ac20:	460b      	mov	r3, r1
 801ac22:	4620      	mov	r0, r4
 801ac24:	4629      	mov	r1, r5
 801ac26:	f7e5 fb07 	bl	8000238 <__aeabi_dsub>
 801ac2a:	4632      	mov	r2, r6
 801ac2c:	4604      	mov	r4, r0
 801ac2e:	460d      	mov	r5, r1
 801ac30:	464b      	mov	r3, r9
 801ac32:	4640      	mov	r0, r8
 801ac34:	4649      	mov	r1, r9
 801ac36:	f7e5 fb01 	bl	800023c <__adddf3>
 801ac3a:	4602      	mov	r2, r0
 801ac3c:	460b      	mov	r3, r1
 801ac3e:	4620      	mov	r0, r4
 801ac40:	4629      	mov	r1, r5
 801ac42:	f7e5 fddb 	bl	80007fc <__aeabi_ddiv>
 801ac46:	4602      	mov	r2, r0
 801ac48:	460b      	mov	r3, r1
 801ac4a:	4650      	mov	r0, sl
 801ac4c:	4659      	mov	r1, fp
 801ac4e:	f7e5 faf5 	bl	800023c <__adddf3>
 801ac52:	4632      	mov	r2, r6
 801ac54:	464b      	mov	r3, r9
 801ac56:	f7e5 faf1 	bl	800023c <__adddf3>
 801ac5a:	4602      	mov	r2, r0
 801ac5c:	460b      	mov	r3, r1
 801ac5e:	f7e5 faed 	bl	800023c <__adddf3>
 801ac62:	e5fd      	b.n	801a860 <__ieee754_acos+0x40>
 801ac64:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 801acc0 <__ieee754_acos+0x4a0>
 801ac68:	e5ee      	b.n	801a848 <__ieee754_acos+0x28>
 801ac6a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 801acc8 <__ieee754_acos+0x4a8>
 801ac6e:	e5eb      	b.n	801a848 <__ieee754_acos+0x28>
 801ac70:	0dfdf709 	.word	0x0dfdf709
 801ac74:	3f023de1 	.word	0x3f023de1
 801ac78:	7501b288 	.word	0x7501b288
 801ac7c:	3f49efe0 	.word	0x3f49efe0
 801ac80:	b5688f3b 	.word	0xb5688f3b
 801ac84:	3fa48228 	.word	0x3fa48228
 801ac88:	0e884455 	.word	0x0e884455
 801ac8c:	3fc9c155 	.word	0x3fc9c155
 801ac90:	03eb6f7d 	.word	0x03eb6f7d
 801ac94:	3fd4d612 	.word	0x3fd4d612
 801ac98:	55555555 	.word	0x55555555
 801ac9c:	3fc55555 	.word	0x3fc55555
 801aca0:	b12e9282 	.word	0xb12e9282
 801aca4:	3fb3b8c5 	.word	0x3fb3b8c5
 801aca8:	1b8d0159 	.word	0x1b8d0159
 801acac:	3fe6066c 	.word	0x3fe6066c
 801acb0:	9c598ac8 	.word	0x9c598ac8
 801acb4:	40002ae5 	.word	0x40002ae5
 801acb8:	1c8a2d4b 	.word	0x1c8a2d4b
 801acbc:	40033a27 	.word	0x40033a27
 801acc0:	54442d18 	.word	0x54442d18
 801acc4:	400921fb 	.word	0x400921fb
 801acc8:	54442d18 	.word	0x54442d18
 801accc:	3ff921fb 	.word	0x3ff921fb
 801acd0:	3ff00000 	.word	0x3ff00000
 801acd4:	3fe00000 	.word	0x3fe00000

0801acd8 <scalbn>:
 801acd8:	b570      	push	{r4, r5, r6, lr}
 801acda:	ec55 4b10 	vmov	r4, r5, d0
 801acde:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801ace2:	4606      	mov	r6, r0
 801ace4:	462b      	mov	r3, r5
 801ace6:	b991      	cbnz	r1, 801ad0e <scalbn+0x36>
 801ace8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801acec:	4323      	orrs	r3, r4
 801acee:	d03b      	beq.n	801ad68 <scalbn+0x90>
 801acf0:	4b33      	ldr	r3, [pc, #204]	@ (801adc0 <scalbn+0xe8>)
 801acf2:	4620      	mov	r0, r4
 801acf4:	4629      	mov	r1, r5
 801acf6:	2200      	movs	r2, #0
 801acf8:	f7e5 fc56 	bl	80005a8 <__aeabi_dmul>
 801acfc:	4b31      	ldr	r3, [pc, #196]	@ (801adc4 <scalbn+0xec>)
 801acfe:	429e      	cmp	r6, r3
 801ad00:	4604      	mov	r4, r0
 801ad02:	460d      	mov	r5, r1
 801ad04:	da0f      	bge.n	801ad26 <scalbn+0x4e>
 801ad06:	a326      	add	r3, pc, #152	@ (adr r3, 801ada0 <scalbn+0xc8>)
 801ad08:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad0c:	e01e      	b.n	801ad4c <scalbn+0x74>
 801ad0e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801ad12:	4291      	cmp	r1, r2
 801ad14:	d10b      	bne.n	801ad2e <scalbn+0x56>
 801ad16:	4622      	mov	r2, r4
 801ad18:	4620      	mov	r0, r4
 801ad1a:	4629      	mov	r1, r5
 801ad1c:	f7e5 fa8e 	bl	800023c <__adddf3>
 801ad20:	4604      	mov	r4, r0
 801ad22:	460d      	mov	r5, r1
 801ad24:	e020      	b.n	801ad68 <scalbn+0x90>
 801ad26:	460b      	mov	r3, r1
 801ad28:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801ad2c:	3936      	subs	r1, #54	@ 0x36
 801ad2e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801ad32:	4296      	cmp	r6, r2
 801ad34:	dd0d      	ble.n	801ad52 <scalbn+0x7a>
 801ad36:	2d00      	cmp	r5, #0
 801ad38:	a11b      	add	r1, pc, #108	@ (adr r1, 801ada8 <scalbn+0xd0>)
 801ad3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ad3e:	da02      	bge.n	801ad46 <scalbn+0x6e>
 801ad40:	a11b      	add	r1, pc, #108	@ (adr r1, 801adb0 <scalbn+0xd8>)
 801ad42:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ad46:	a318      	add	r3, pc, #96	@ (adr r3, 801ada8 <scalbn+0xd0>)
 801ad48:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad4c:	f7e5 fc2c 	bl	80005a8 <__aeabi_dmul>
 801ad50:	e7e6      	b.n	801ad20 <scalbn+0x48>
 801ad52:	1872      	adds	r2, r6, r1
 801ad54:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801ad58:	428a      	cmp	r2, r1
 801ad5a:	dcec      	bgt.n	801ad36 <scalbn+0x5e>
 801ad5c:	2a00      	cmp	r2, #0
 801ad5e:	dd06      	ble.n	801ad6e <scalbn+0x96>
 801ad60:	f36f 531e 	bfc	r3, #20, #11
 801ad64:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801ad68:	ec45 4b10 	vmov	d0, r4, r5
 801ad6c:	bd70      	pop	{r4, r5, r6, pc}
 801ad6e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801ad72:	da08      	bge.n	801ad86 <scalbn+0xae>
 801ad74:	2d00      	cmp	r5, #0
 801ad76:	a10a      	add	r1, pc, #40	@ (adr r1, 801ada0 <scalbn+0xc8>)
 801ad78:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ad7c:	dac3      	bge.n	801ad06 <scalbn+0x2e>
 801ad7e:	a10e      	add	r1, pc, #56	@ (adr r1, 801adb8 <scalbn+0xe0>)
 801ad80:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ad84:	e7bf      	b.n	801ad06 <scalbn+0x2e>
 801ad86:	3236      	adds	r2, #54	@ 0x36
 801ad88:	f36f 531e 	bfc	r3, #20, #11
 801ad8c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801ad90:	4620      	mov	r0, r4
 801ad92:	4b0d      	ldr	r3, [pc, #52]	@ (801adc8 <scalbn+0xf0>)
 801ad94:	4629      	mov	r1, r5
 801ad96:	2200      	movs	r2, #0
 801ad98:	e7d8      	b.n	801ad4c <scalbn+0x74>
 801ad9a:	bf00      	nop
 801ad9c:	f3af 8000 	nop.w
 801ada0:	c2f8f359 	.word	0xc2f8f359
 801ada4:	01a56e1f 	.word	0x01a56e1f
 801ada8:	8800759c 	.word	0x8800759c
 801adac:	7e37e43c 	.word	0x7e37e43c
 801adb0:	8800759c 	.word	0x8800759c
 801adb4:	fe37e43c 	.word	0xfe37e43c
 801adb8:	c2f8f359 	.word	0xc2f8f359
 801adbc:	81a56e1f 	.word	0x81a56e1f
 801adc0:	43500000 	.word	0x43500000
 801adc4:	ffff3cb0 	.word	0xffff3cb0
 801adc8:	3c900000 	.word	0x3c900000

0801adcc <__ieee754_sqrt>:
 801adcc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801add0:	4a66      	ldr	r2, [pc, #408]	@ (801af6c <__ieee754_sqrt+0x1a0>)
 801add2:	ec55 4b10 	vmov	r4, r5, d0
 801add6:	43aa      	bics	r2, r5
 801add8:	462b      	mov	r3, r5
 801adda:	4621      	mov	r1, r4
 801addc:	d110      	bne.n	801ae00 <__ieee754_sqrt+0x34>
 801adde:	4622      	mov	r2, r4
 801ade0:	4620      	mov	r0, r4
 801ade2:	4629      	mov	r1, r5
 801ade4:	f7e5 fbe0 	bl	80005a8 <__aeabi_dmul>
 801ade8:	4602      	mov	r2, r0
 801adea:	460b      	mov	r3, r1
 801adec:	4620      	mov	r0, r4
 801adee:	4629      	mov	r1, r5
 801adf0:	f7e5 fa24 	bl	800023c <__adddf3>
 801adf4:	4604      	mov	r4, r0
 801adf6:	460d      	mov	r5, r1
 801adf8:	ec45 4b10 	vmov	d0, r4, r5
 801adfc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ae00:	2d00      	cmp	r5, #0
 801ae02:	dc0e      	bgt.n	801ae22 <__ieee754_sqrt+0x56>
 801ae04:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801ae08:	4322      	orrs	r2, r4
 801ae0a:	d0f5      	beq.n	801adf8 <__ieee754_sqrt+0x2c>
 801ae0c:	b19d      	cbz	r5, 801ae36 <__ieee754_sqrt+0x6a>
 801ae0e:	4622      	mov	r2, r4
 801ae10:	4620      	mov	r0, r4
 801ae12:	4629      	mov	r1, r5
 801ae14:	f7e5 fa10 	bl	8000238 <__aeabi_dsub>
 801ae18:	4602      	mov	r2, r0
 801ae1a:	460b      	mov	r3, r1
 801ae1c:	f7e5 fcee 	bl	80007fc <__aeabi_ddiv>
 801ae20:	e7e8      	b.n	801adf4 <__ieee754_sqrt+0x28>
 801ae22:	152a      	asrs	r2, r5, #20
 801ae24:	d115      	bne.n	801ae52 <__ieee754_sqrt+0x86>
 801ae26:	2000      	movs	r0, #0
 801ae28:	e009      	b.n	801ae3e <__ieee754_sqrt+0x72>
 801ae2a:	0acb      	lsrs	r3, r1, #11
 801ae2c:	3a15      	subs	r2, #21
 801ae2e:	0549      	lsls	r1, r1, #21
 801ae30:	2b00      	cmp	r3, #0
 801ae32:	d0fa      	beq.n	801ae2a <__ieee754_sqrt+0x5e>
 801ae34:	e7f7      	b.n	801ae26 <__ieee754_sqrt+0x5a>
 801ae36:	462a      	mov	r2, r5
 801ae38:	e7fa      	b.n	801ae30 <__ieee754_sqrt+0x64>
 801ae3a:	005b      	lsls	r3, r3, #1
 801ae3c:	3001      	adds	r0, #1
 801ae3e:	02dc      	lsls	r4, r3, #11
 801ae40:	d5fb      	bpl.n	801ae3a <__ieee754_sqrt+0x6e>
 801ae42:	1e44      	subs	r4, r0, #1
 801ae44:	1b12      	subs	r2, r2, r4
 801ae46:	f1c0 0420 	rsb	r4, r0, #32
 801ae4a:	fa21 f404 	lsr.w	r4, r1, r4
 801ae4e:	4323      	orrs	r3, r4
 801ae50:	4081      	lsls	r1, r0
 801ae52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801ae56:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801ae5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801ae5e:	07d2      	lsls	r2, r2, #31
 801ae60:	bf5c      	itt	pl
 801ae62:	005b      	lslpl	r3, r3, #1
 801ae64:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801ae68:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801ae6c:	bf58      	it	pl
 801ae6e:	0049      	lslpl	r1, r1, #1
 801ae70:	2600      	movs	r6, #0
 801ae72:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801ae76:	107f      	asrs	r7, r7, #1
 801ae78:	0049      	lsls	r1, r1, #1
 801ae7a:	2016      	movs	r0, #22
 801ae7c:	4632      	mov	r2, r6
 801ae7e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801ae82:	1915      	adds	r5, r2, r4
 801ae84:	429d      	cmp	r5, r3
 801ae86:	bfde      	ittt	le
 801ae88:	192a      	addle	r2, r5, r4
 801ae8a:	1b5b      	suble	r3, r3, r5
 801ae8c:	1936      	addle	r6, r6, r4
 801ae8e:	0fcd      	lsrs	r5, r1, #31
 801ae90:	3801      	subs	r0, #1
 801ae92:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801ae96:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801ae9a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801ae9e:	d1f0      	bne.n	801ae82 <__ieee754_sqrt+0xb6>
 801aea0:	4605      	mov	r5, r0
 801aea2:	2420      	movs	r4, #32
 801aea4:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801aea8:	4293      	cmp	r3, r2
 801aeaa:	eb0c 0e00 	add.w	lr, ip, r0
 801aeae:	dc02      	bgt.n	801aeb6 <__ieee754_sqrt+0xea>
 801aeb0:	d113      	bne.n	801aeda <__ieee754_sqrt+0x10e>
 801aeb2:	458e      	cmp	lr, r1
 801aeb4:	d811      	bhi.n	801aeda <__ieee754_sqrt+0x10e>
 801aeb6:	f1be 0f00 	cmp.w	lr, #0
 801aeba:	eb0e 000c 	add.w	r0, lr, ip
 801aebe:	da3f      	bge.n	801af40 <__ieee754_sqrt+0x174>
 801aec0:	2800      	cmp	r0, #0
 801aec2:	db3d      	blt.n	801af40 <__ieee754_sqrt+0x174>
 801aec4:	f102 0801 	add.w	r8, r2, #1
 801aec8:	1a9b      	subs	r3, r3, r2
 801aeca:	458e      	cmp	lr, r1
 801aecc:	bf88      	it	hi
 801aece:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801aed2:	eba1 010e 	sub.w	r1, r1, lr
 801aed6:	4465      	add	r5, ip
 801aed8:	4642      	mov	r2, r8
 801aeda:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801aede:	3c01      	subs	r4, #1
 801aee0:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801aee4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801aee8:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801aeec:	d1dc      	bne.n	801aea8 <__ieee754_sqrt+0xdc>
 801aeee:	4319      	orrs	r1, r3
 801aef0:	d01b      	beq.n	801af2a <__ieee754_sqrt+0x15e>
 801aef2:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801af70 <__ieee754_sqrt+0x1a4>
 801aef6:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801af74 <__ieee754_sqrt+0x1a8>
 801aefa:	e9da 0100 	ldrd	r0, r1, [sl]
 801aefe:	e9db 2300 	ldrd	r2, r3, [fp]
 801af02:	f7e5 f999 	bl	8000238 <__aeabi_dsub>
 801af06:	e9da 8900 	ldrd	r8, r9, [sl]
 801af0a:	4602      	mov	r2, r0
 801af0c:	460b      	mov	r3, r1
 801af0e:	4640      	mov	r0, r8
 801af10:	4649      	mov	r1, r9
 801af12:	f7e5 fdc5 	bl	8000aa0 <__aeabi_dcmple>
 801af16:	b140      	cbz	r0, 801af2a <__ieee754_sqrt+0x15e>
 801af18:	f1b5 3fff 	cmp.w	r5, #4294967295
 801af1c:	e9da 0100 	ldrd	r0, r1, [sl]
 801af20:	e9db 2300 	ldrd	r2, r3, [fp]
 801af24:	d10e      	bne.n	801af44 <__ieee754_sqrt+0x178>
 801af26:	3601      	adds	r6, #1
 801af28:	4625      	mov	r5, r4
 801af2a:	1073      	asrs	r3, r6, #1
 801af2c:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801af30:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801af34:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801af38:	086b      	lsrs	r3, r5, #1
 801af3a:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801af3e:	e759      	b.n	801adf4 <__ieee754_sqrt+0x28>
 801af40:	4690      	mov	r8, r2
 801af42:	e7c1      	b.n	801aec8 <__ieee754_sqrt+0xfc>
 801af44:	f7e5 f97a 	bl	800023c <__adddf3>
 801af48:	e9da 8900 	ldrd	r8, r9, [sl]
 801af4c:	4602      	mov	r2, r0
 801af4e:	460b      	mov	r3, r1
 801af50:	4640      	mov	r0, r8
 801af52:	4649      	mov	r1, r9
 801af54:	f7e5 fd9a 	bl	8000a8c <__aeabi_dcmplt>
 801af58:	b120      	cbz	r0, 801af64 <__ieee754_sqrt+0x198>
 801af5a:	1cab      	adds	r3, r5, #2
 801af5c:	bf08      	it	eq
 801af5e:	3601      	addeq	r6, #1
 801af60:	3502      	adds	r5, #2
 801af62:	e7e2      	b.n	801af2a <__ieee754_sqrt+0x15e>
 801af64:	1c6b      	adds	r3, r5, #1
 801af66:	f023 0501 	bic.w	r5, r3, #1
 801af6a:	e7de      	b.n	801af2a <__ieee754_sqrt+0x15e>
 801af6c:	7ff00000 	.word	0x7ff00000
 801af70:	0801da20 	.word	0x0801da20
 801af74:	0801da18 	.word	0x0801da18

0801af78 <_init>:
 801af78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801af7a:	bf00      	nop
 801af7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801af7e:	bc08      	pop	{r3}
 801af80:	469e      	mov	lr, r3
 801af82:	4770      	bx	lr

0801af84 <_fini>:
 801af84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801af86:	bf00      	nop
 801af88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801af8a:	bc08      	pop	{r3}
 801af8c:	469e      	mov	lr, r3
 801af8e:	4770      	bx	lr
