// Seed: 3427184656
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_1 = 0;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output reg id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  for (id_4 = id_2; 1; id_1 = id_4) begin : LABEL_0
    wire id_5;
  end
endmodule
module module_2 #(
    parameter id_7 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_10
  );
  input wire id_11;
  inout supply1 id_10;
  input wire id_9;
  input wire id_8;
  input wire _id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_10 = 1;
endmodule
