{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511710604689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511710604691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 15:36:44 2017 " "Processing started: Sun Nov 26 15:36:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511710604691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1511710604691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex4 -c ex4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex4 -c ex4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1511710604691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1511710605218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1511710605218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd_10.v(7) " "Verilog HDL Declaration information at bin2bcd_10.v(7): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1511710613418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd_10.v(7) " "Verilog HDL Declaration information at bin2bcd_10.v(7): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1511710613418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd_10.v(7) " "Verilog HDL Declaration information at bin2bcd_10.v(7): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1511710613418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd_10.v(7) " "Verilog HDL Declaration information at bin2bcd_10.v(7): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1511710613418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd_10.v(7) " "Verilog HDL Declaration information at bin2bcd_10.v(7): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1511710613418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd_10.v(7) " "Verilog HDL Declaration information at bin2bcd_10.v(7): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1511710613420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd_10.v(7) " "Verilog HDL Declaration information at bin2bcd_10.v(7): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1511710613420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 bin2bcd_10.v(7) " "Verilog HDL Declaration information at bin2bcd_10.v(7): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1511710613420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 bin2bcd_10.v(7) " "Verilog HDL Declaration information at bin2bcd_10.v(7): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1511710613420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 bin2bcd_10.v(7) " "Verilog HDL Declaration information at bin2bcd_10.v(7): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1511710613420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 bin2bcd_10.v(7) " "Verilog HDL Declaration information at bin2bcd_10.v(7): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1511710613420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 bin2bcd_10.v(7) " "Verilog HDL Declaration information at bin2bcd_10.v(7): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1511710613420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd_10.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_10 " "Found entity 1: bin2bcd_10" {  } { { "bin2bcd_10.v" "" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511710613421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511710613421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "H:/veri/part1/exe4/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511710613426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511710613426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd_corrected/add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd_corrected/add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "bin2bcd_corrected/add3_ge5.v" "" { Text "H:/veri/part1/exe4/bin2bcd_corrected/add3_ge5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511710613439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511710613439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bin2bcd_10 " "Elaborating entity \"bin2bcd_10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1511710613543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 add3_ge5:A1 " "Elaborating entity \"add3_ge5\" for hierarchy \"add3_ge5:A1\"" {  } { { "bin2bcd_10.v" "A1" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511710613557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:reg0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:reg0\"" {  } { { "bin2bcd_10.v" "reg0" { Text "H:/veri/part1/exe4/bin2bcd_10.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511710613565 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/veri/part1/exe4/output_files/ex4.map.smsg " "Generated suppressed messages file H:/veri/part1/exe4/output_files/ex4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1511710613916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "835 " "Peak virtual memory: 835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511710613997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 15:36:53 2017 " "Processing ended: Sun Nov 26 15:36:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511710613997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511710613997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511710613997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1511710613997 ""}
