$date
	Sun Oct 23 05:23:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#694493
b10110 !
1"
#694494
b10110 &
b10110 %
1$
#694495
0"
#694498
b1011 &
b1011 %
#694502
b100010 &
b100010 %
#694506
b10001 &
b10001 %
#694510
b110100 &
b110100 %
#694514
b11010 &
b11010 %
#694518
b1101 &
b1101 %
#694522
b101000 &
b101000 %
#694526
b10100 &
b10100 %
#694530
b1010 &
b1010 %
#694534
b101 &
b101 %
#694538
b10000 &
b10000 %
#694542
b1000 &
b1000 %
#694546
b100 &
b100 %
#694550
b10 &
b10 %
#694554
b1 &
b1 %
1#
#694558
b0 &
0#
b0 %
0$
#1695071
b100 !
1"
#1695074
b100 &
b100 %
1$
#1695075
0"
#1695078
b10 &
b10 %
#1695082
b1 &
b1 %
1#
#1695086
b0 &
0#
b0 %
0$
#2701237
b1110 !
1"
#2701238
b1110 &
b1110 %
1$
#2701239
0"
#2701242
b111 &
b111 %
#2701246
b10110 &
b10110 %
#2701250
b1011 &
b1011 %
#2701254
b100010 &
b100010 %
#2701258
b10001 &
b10001 %
#2701262
b110100 &
b110100 %
#2701266
b11010 &
b11010 %
#2701270
b1101 &
b1101 %
#2701274
b101000 &
b101000 %
#2701278
b10100 &
b10100 %
#2701282
b1010 &
b1010 %
#2701286
b101 &
b101 %
#2701290
b10000 &
b10000 %
#2701294
b1000 &
b1000 %
#2701298
b100 &
b100 %
#2701302
b10 &
b10 %
#2701306
b1 &
b1 %
1#
#2701310
b0 &
0#
b0 %
0$
#4500012
