$date
	Tue Oct  1 15:12:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clight_tb $end
$var wire 1 ! o $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 & t1 $end
$var wire 1 ! o $end
$scope module no $end
$var wire 1 ! o $end
$var wire 1 & a $end
$upscope $end
$scope module x3 $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 ' t $end
$var wire 1 & o $end
$scope module x1 $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 ' o $end
$upscope $end
$scope module x2 $end
$var wire 1 ' i0 $end
$var wire 1 $ i1 $end
$var wire 1 & o $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
b0 %
0$
0#
0"
1!
$end
#10
0!
1&
1$
b1 %
#20
1'
0!
1&
1#
0$
b10 %
#30
1!
0&
1$
b11 %
#40
0!
1&
1"
0#
0$
b100 %
#50
1!
0&
1$
b101 %
#60
0'
1!
0&
1#
0$
b110 %
#70
0!
1&
1$
b111 %
#80
1'
0$
0#
b1000 %
