// Seed: 2972494361
module module_0 (
    id_1
);
  inout wire id_1;
  assign module_1.id_2 = 0;
  assign module_2.id_2 = 0;
  wire id_2;
  ;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output supply0 id_2#(
        .id_8(1 & 1'b0),
        .id_9(-1)
    ),
    output supply0 id_3,
    output supply1 id_4,
    output uwire id_5,
    input tri id_6
);
  assign id_8 = -1'b0;
  module_0 modCall_1 (id_8);
endmodule
module module_2 (
    input  wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    output logic id_3
);
  wire [-1 'b0 : -1] id_5;
  always id_3 = -1;
  module_0 modCall_1 (id_5);
endmodule
