<h1 id="arm11-project">ARM11 Project</h1>
<h2 id="part-i---emulator">Part I - Emulator</h2>
<ul>
<li>Read an ARM binary file of object code
<ul>
<li>Object code consists of 32-bit 'words' that should be loaded into a C data structure</li>
</ul></li>
<li>Instructions
<ul>
<li>All instructions are 32-bits (4 bytes)</li>
<li>ARM memory is byte addressable, but the instructions are aligned on a 4-byte boundary, ensuring all instructions are in addresses that are multiples of 4.</li>
<li>Instructions may modify ARM memory and general purpose registers</li>
<li>A <a href="http://www.johnloomis.org/NiosII/isa/isa4.html">branch instruction</a> may change the PC to a target address.</li>
</ul></li>
<li>Intialisation
<ul>
<li>All registers and memory locations should be initialised to 0.</li>
</ul></li>
<li>Running the program
<ul>
<li>Binary file loads</li>
<li>Set PC register = *location 0</li>
<li>Execute instructions as per architecture.</li>
</ul></li>
<li>ARM system
<ul>
<li>17 32-bit registers (5-bit Reg Code)</li>
<li>Reg 0 - 12 are general purpose</li>
<li>Reg 13 - 14 are called SP, RP respectively and can be ignored for this exercise</li>
<li>Reg 15 is the PC register</li>
<li>Reg 16 is the CPSR register</li>
</ul></li>
</ul>
<h2 id="part-ii---assembler">Part II - Assembler</h2>
<h2 id="part-iii--">Part III -</h2>
<h2 id="part-iv--">Part IV -</h2>
