#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14d706090 .scope module, "latch_vs_flop_tb" "latch_vs_flop_tb" 2 3;
 .timescale -9 -12;
v0x14d71c460_0 .var "clk", 0 0;
v0x14d71c510_0 .var "d", 0 0;
v0x14d71c5a0_0 .var "en", 0 0;
v0x14d71c650_0 .net "q_flop", 0 0, v0x14d71c260_0;  1 drivers
v0x14d71c700_0 .net "q_latch", 0 0, v0x14d71c300_0;  1 drivers
S_0x14d706200 .scope module, "uut" "latch_vs_flop" 2 14, 3 3 0, S_0x14d706090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q_latch";
    .port_info 4 /OUTPUT 1 "q_flop";
v0x14d709fc0_0 .net "clk", 0 0, v0x14d71c460_0;  1 drivers
v0x14d71c130_0 .net "d", 0 0, v0x14d71c510_0;  1 drivers
v0x14d71c1d0_0 .net "en", 0 0, v0x14d71c5a0_0;  1 drivers
v0x14d71c260_0 .var "q_flop", 0 0;
v0x14d71c300_0 .var "q_latch", 0 0;
E_0x14d709db0 .event posedge, v0x14d709fc0_0;
E_0x14d70c950 .event anyedge, v0x14d71c1d0_0, v0x14d71c130_0;
    .scope S_0x14d706200;
T_0 ;
    %wait E_0x14d70c950;
    %load/vec4 v0x14d71c1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x14d71c130_0;
    %store/vec4 v0x14d71c300_0, 0, 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14d706200;
T_1 ;
    %wait E_0x14d709db0;
    %load/vec4 v0x14d71c1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x14d71c130_0;
    %assign/vec4 v0x14d71c260_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14d706090;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x14d71c460_0;
    %inv;
    %store/vec4 v0x14d71c460_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14d706090;
T_3 ;
    %vpi_call 2 26 "$dumpfile", "latch_vs_flop.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14d706090 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d71c460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d71c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d71c510_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d71c510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d71c5a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d71c510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d71c5a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d71c5a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d71c510_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 37 "$display", "Manual check:" {0 0 0};
    %vpi_call 2 38 "$display", "q_latch may change when en is low \342\200\223 potential latch behavior." {0 0 0};
    %vpi_call 2 39 "$display", "q_flop should only change on clk \342\206\221 with en high \342\200\223 flip-flop behavior." {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "latch_vs_flop_tb.v";
    "latch_vs_flop.v";
