<?xml version="1.0" encoding="UTF-8"?>
<Project>
    <Project_Created_Time>2023-03-26 16:53:01</Project_Created_Time>
    <TD_Version>4.6.64949</TD_Version>
    <Name>WII</Name>
    <HardWare>
        <Family>EG4</Family>
        <Device>EG4S20BG256</Device>
    </HardWare>
    <Source_Files>
        <Verilog>
            <File>TOP.v</File>
            <File>clk_200k.v</File>
        </Verilog>
        <ADC_FILE/>
        <SDC_FILE/>
        <CWC_FILE/>
    </Source_Files>
    <TOP_MODULE>
        <LABEL/>
        <MODULE>clk_200k</MODULE>
        <CREATEINDEX>auto</CREATEINDEX>
    </TOP_MODULE>
    <Project_Settings>
        <Step_Last_Change>2023-03-28 19:51:52</Step_Last_Change>
    </Project_Settings>
</Project>
