// Seed: 1357804132
module module_0 (
    output logic id_0,
    output uwire id_1
);
  assign id_1 = 1 ? id_2[1] : id_2;
endmodule
