/** ==================================================================
 *  @file   icont_irqreg_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   ICONT_IRQREG
 *
 *  @Filename:    icont_irqreg_cred.h
 *
 *  @Description: ICONT Interrupt Controller module registers 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __ICONT_IRQREG_CRED_H
#define __ICONT_IRQREG_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance ICONT1_MMR__IRQ of component ICONT_IRQREG mapped in MONICA at address 0x5A070400
     * Instance ICONT2_MMR__IRQ of component ICONT_IRQREG mapped in MONICA at address 0x5A071400
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component ICONT_IRQREG
     *
     */

    /* 
     *  List of bundle arrays for component ICONT_IRQREG
     *
     */

    /* 
     *  List of bundles for component ICONT_IRQREG
     *
     */

    /* 
     * List of registers for component ICONT_IRQREG
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_IRQ_EOI
 *
 * @BRIEF        End Of Interrupt register - Interrupt handler 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_IRQ_EOI                        0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_IRQSTATUS_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector (interrupt handler). 
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_IRQSTATUS_RAW                  0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_IRQSTATUS
 *
 * @BRIEF        Per-event "enabled" interrupt status vector (interrupt 
 *               handler). 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_IRQSTATUS                      0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_IRQENABLE_SET
 *
 * @BRIEF        Per-event interrupt enable bit vector (interrupt handler).  
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_IRQENABLE_SET                  0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_IRQENABLE_CLR
 *
 * @BRIEF        Per-event interrupt enable bit vector (interrupt handler).  
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _SET register. 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_IRQENABLE_CLR                  0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWI_EOI
 *
 * @BRIEF        End Of Interrupt register - Software interrupt 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWI_EOI                        0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWISTATUS_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector (software interrupt). 
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWISTATUS_RAW                  0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWISTATUS
 *
 * @BRIEF        Per-event "enabled" interrupt status vector (software 
 *               interrupt). 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWISTATUS                      0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWIENABLE_SET
 *
 * @BRIEF        Per-event interrupt enable bit vector (software interrupt).  
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWIENABLE_SET                  0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWIENABLE_CLR
 *
 * @BRIEF        Per-event interrupt enable bit vector (software interrupt).  
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _SET register. 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWIENABLE_CLR                  0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNCMASK
 *
 * @BRIEF        This register allows masking each input of Sync logic. 
 *               When ICONT_SYNCMASK.SYN_IRQn is set, input event n is 
 *               disabled 
 *               When ICONT_SYNCMASK.SYNC_IRQn is cleared, input event n is 
 *               enabled 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNCMASK                       0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNCCLR
 *
 * @BRIEF        Clear Interrupt line 
 *               This register is used to clear status bit of interrupt n. 
 *               write 0: no effect 
 *               write 1: clears corresponding bit in IRQ_SYNCSTATUS and 
 *               IRQ_SYNCRAWSTATUS registers 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNCCLR                        0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNCSTATUS
 *
 * @BRIEF        Status of masked Sync interrupt input n 
 *               0: Interrupt n has not occured or masked 
 *               1: Interrupt n is enabled and has occurred 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNCSTATUS                     0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNCRAWSTATUS
 *
 * @BRIEF        Status of Sync interrupt n input before mask 
 *               0: Interrupt n has not occurred 
 *               1: Interrupt n has occurred 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNCRAWSTATUS                  0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQ_EOI
 *
 * @BRIEF        End Of Interrupt - SYNC interrupt 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQ_EOI                   0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQSTATUS_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector. 
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQSTATUS_RAW             0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQSTATUS
 *
 * @BRIEF        Per-event "enabled" interrupt status vector, line #0. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQSTATUS                 0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQENABLE_SET
 *
 * @BRIEF        Per-event interrupt enable bit vector.  
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQENABLE_SET             0x8Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQENABLE_CLR
 *
 * @BRIEF        Per-event interrupt enable bit vector.  
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _SET register. 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQENABLE_CLR             0x90ul

    /* 
     * List of register bitfields for component ICONT_IRQREG
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        End Of Interrupt (EOI) control. Write number of interrupt 
 *               output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_IRQ_EOI__LINE_NUMBER      BITFIELD(0, 0)
#define ICONT_IRQREG__ICONT_IRQ_EOI__LINE_NUMBER__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_IRQSTATUS_RAW__IRQ31_1   
 *
 * @BRIEF        Settable raw status for interrupt event. 
 *               For each bit of the bitfield: 
 *                 Read 0: No event pending  
 *                 Read 1: Event pending  
 *                 Write 0: No action  
 *                 Write 1: Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_IRQSTATUS_RAW__IRQ31_1    BITFIELD(31, 0)
#define ICONT_IRQREG__ICONT_IRQSTATUS_RAW__IRQ31_1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_IRQSTATUS__IRQ31_0   
 *
 * @BRIEF        Clearable, enabled status for interrupt event. 
 *               For each bit of the bitfield: 
 *                 Read 0: No (enabled) event pending  
 *                 Read 1: Event pending  
 *                 Write 0: No action  
 *                 Write 1: Clear (raw) event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_IRQSTATUS__IRQ31_0        BITFIELD(31, 0)
#define ICONT_IRQREG__ICONT_IRQSTATUS__IRQ31_0__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_IRQENABLE_SET__IRQ31_0   
 *
 * @BRIEF        Enable for interrupt event. 
 *               For each bit of the bitfield: 
 *                 Read 0: Interrupt disabled (masked)  
 *                 Read 1: Interrupt enabled  
 *                 Write 0: No action  
 *                 Write 1: Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_IRQENABLE_SET__IRQ31_0    BITFIELD(31, 0)
#define ICONT_IRQREG__ICONT_IRQENABLE_SET__IRQ31_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_IRQENABLE_CLR__IRQ31_0   
 *
 * @BRIEF        Enable for interrupt event. 
 *               For each bit of the bitfiled: 
 *                 Read 0: Interrupt disabled (masked)  
 *                 Read 1: Interrupt enabled  
 *                 Write 0: No action  
 *                 Write 1: Disable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_IRQENABLE_CLR__IRQ31_0    BITFIELD(31, 0)
#define ICONT_IRQREG__ICONT_IRQENABLE_CLR__IRQ31_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWI_EOI__LINE_NUMBER   
 *
 * @BRIEF        End Of Interrupt (EOI) control. Write number of interrupt 
 *               output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWI_EOI__LINE_NUMBER      BITFIELD(0, 0)
#define ICONT_IRQREG__ICONT_SWI_EOI__LINE_NUMBER__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWISTATUS_RAW__SWI_IRQ   
 *
 * @BRIEF        Settable raw status for software interrupt event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWISTATUS_RAW__SWI_IRQ    BITFIELD(0, 0)
#define ICONT_IRQREG__ICONT_SWISTATUS_RAW__SWI_IRQ__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWISTATUS__SWI_IRQ   
 *
 * @BRIEF        Clearable, enabled status for software interrupt event - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWISTATUS__SWI_IRQ        BITFIELD(0, 0)
#define ICONT_IRQREG__ICONT_SWISTATUS__SWI_IRQ__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWIENABLE_SET__SWI_IRQ   
 *
 * @BRIEF        Enable for software interrupt event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWIENABLE_SET__SWI_IRQ    BITFIELD(0, 0)
#define ICONT_IRQREG__ICONT_SWIENABLE_SET__SWI_IRQ__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWIENABLE_CLR__SWI_IRQ   
 *
 * @BRIEF        Enable for software interrupt event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWIENABLE_CLR__SWI_IRQ    BITFIELD(0, 0)
#define ICONT_IRQREG__ICONT_SWIENABLE_CLR__SWI_IRQ__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNCMASK__SYNC_IRQ31_0   
 *
 * @BRIEF        Sync IRQ mask - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNCMASK__SYNC_IRQ31_0    BITFIELD(31, 0)
#define ICONT_IRQREG__ICONT_SYNCMASK__SYNC_IRQ31_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNCCLR__SYNC_IRQ31_0   
 *
 * @BRIEF        Sync IRQ clear - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNCCLR__SYNC_IRQ31_0     BITFIELD(31, 0)
#define ICONT_IRQREG__ICONT_SYNCCLR__SYNC_IRQ31_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNCSTATUS__SYNC_IRQ31_0   
 *
 * @BRIEF        Sync IRQ status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNCSTATUS__SYNC_IRQ31_0  BITFIELD(31, 0)
#define ICONT_IRQREG__ICONT_SYNCSTATUS__SYNC_IRQ31_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNCRAWSTATUS__SYNC_IRQ31_0   
 *
 * @BRIEF        Sync IRQ raw status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNCRAWSTATUS__SYNC_IRQ31_0 BITFIELD(31, 0)
#define ICONT_IRQREG__ICONT_SYNCRAWSTATUS__SYNC_IRQ31_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Software End Of Interrupt (EOI) control. Write number of 
 *               interrupt output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQ_EOI__LINE_NUMBER BITFIELD(0, 0)
#define ICONT_IRQREG__ICONT_SYNC_IRQ_EOI__LINE_NUMBER__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQSTATUS_RAW__SYNC_IRQ   
 *
 * @BRIEF        Settable raw status for outgoing Sync IRQ event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQSTATUS_RAW__SYNC_IRQ BITFIELD(0, 0)
#define ICONT_IRQREG__ICONT_SYNC_IRQSTATUS_RAW__SYNC_IRQ__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQSTATUS__SYNC_IRQ   
 *
 * @BRIEF        Clearable, enabled status for outgoing Sync IRQ event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQSTATUS__SYNC_IRQ  BITFIELD(0, 0)
#define ICONT_IRQREG__ICONT_SYNC_IRQSTATUS__SYNC_IRQ__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQENABLE_SET__SYNC_IRQ   
 *
 * @BRIEF        Enable for Outgoing Sync IRQ event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQENABLE_SET__SYNC_IRQ BITFIELD(0, 0)
#define ICONT_IRQREG__ICONT_SYNC_IRQENABLE_SET__SYNC_IRQ__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQENABLE_CLR__SYNC_IRQ   
 *
 * @BRIEF        Enable for Outgoing Sync IRQ event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQENABLE_CLR__SYNC_IRQ BITFIELD(0, 0)
#define ICONT_IRQREG__ICONT_SYNC_IRQENABLE_CLR__SYNC_IRQ__POS 0

    /* 
     * List of register bitfields values for component ICONT_IRQREG
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_IRQ_EOI__LINE_NUMBER__EOI0
 *
 * @BRIEF        EOI for interrupt handler interrupt output - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_IRQ_EOI__LINE_NUMBER__EOI0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_IRQ_EOI__LINE_NUMBER__READ0
 *
 * @BRIEF        Reads always 0 (no EOI memory) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_IRQ_EOI__LINE_NUMBER__READ0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWI_EOI__LINE_NUMBER__EOI0
 *
 * @BRIEF        EOI for software interrupt output - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWI_EOI__LINE_NUMBER__EOI0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWI_EOI__LINE_NUMBER__READ0
 *
 * @BRIEF        Reads always 0 (no EOI memory) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWI_EOI__LINE_NUMBER__READ0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWISTATUS_RAW__SWI_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWISTATUS_RAW__SWI_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWISTATUS_RAW__SWI_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWISTATUS_RAW__SWI_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWISTATUS_RAW__SWI_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWISTATUS_RAW__SWI_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWISTATUS_RAW__SWI_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWISTATUS_RAW__SWI_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWISTATUS__SWI_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWISTATUS__SWI_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWISTATUS__SWI_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWISTATUS__SWI_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWISTATUS__SWI_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWISTATUS__SWI_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWISTATUS__SWI_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWISTATUS__SWI_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWIENABLE_SET__SWI_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWIENABLE_SET__SWI_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWIENABLE_SET__SWI_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWIENABLE_SET__SWI_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWIENABLE_SET__SWI_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWIENABLE_SET__SWI_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWIENABLE_SET__SWI_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWIENABLE_SET__SWI_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWIENABLE_CLR__SWI_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWIENABLE_CLR__SWI_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWIENABLE_CLR__SWI_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWIENABLE_CLR__SWI_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWIENABLE_CLR__SWI_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWIENABLE_CLR__SWI_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SWIENABLE_CLR__SWI_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SWIENABLE_CLR__SWI_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQ_EOI__LINE_NUMBER__EOI0
 *
 * @BRIEF        EOI for SYNC interrupt output - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQ_EOI__LINE_NUMBER__EOI0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQ_EOI__LINE_NUMBER__READ0
 *
 * @BRIEF        Reads always 0 (no EOI memory) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQ_EOI__LINE_NUMBER__READ0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQSTATUS_RAW__SYNC_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQSTATUS_RAW__SYNC_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQSTATUS_RAW__SYNC_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQSTATUS_RAW__SYNC_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQSTATUS_RAW__SYNC_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQSTATUS_RAW__SYNC_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQSTATUS_RAW__SYNC_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQSTATUS_RAW__SYNC_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQSTATUS__SYNC_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQSTATUS__SYNC_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQSTATUS__SYNC_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQSTATUS__SYNC_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQSTATUS__SYNC_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQSTATUS__SYNC_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQSTATUS__SYNC_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQSTATUS__SYNC_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQENABLE_SET__SYNC_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQENABLE_SET__SYNC_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQENABLE_SET__SYNC_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQENABLE_SET__SYNC_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQENABLE_SET__SYNC_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQENABLE_SET__SYNC_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQENABLE_SET__SYNC_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQENABLE_SET__SYNC_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQENABLE_CLR__SYNC_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQENABLE_CLR__SYNC_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQENABLE_CLR__SYNC_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQENABLE_CLR__SYNC_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQENABLE_CLR__SYNC_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQENABLE_CLR__SYNC_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICONT_IRQREG__ICONT_SYNC_IRQENABLE_CLR__SYNC_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ICONT_IRQREG__ICONT_SYNC_IRQENABLE_CLR__SYNC_IRQ__DISABLE 0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __ICONT_IRQREG_CRED_H 
                                                            */
