# This is the Quartus file list for 'ddc_model_DUT_DUT_DDC_l1_x'

set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_safe_path.vhd 
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_DUT_DDC_l1_x.sv
source ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_DUT_DDC_l1_x_HB1.add.tcl
source ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_DUT_DDC_l1_x_HB2.add.tcl
source ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_DUT_DDC_l1_x_routing_reg_hb62hb7.add.tcl
