<ENTRY>
{
 "thisFile": "/home/jiacma/FPGA/vta_fpga/build/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xclbin.link_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Fri Nov 22 18:05:37 2024",
 "timestampMillis": "1732295137849",
 "buildStep": {
  "cmdId": "ee5a12b2-d97e-4902-89bf-1ef54a4a6a3c",
  "name": "v++",
  "logFile": "/home/jiacma/FPGA/vta_fpga/_x/link/link.steps.log",
  "commandLine": "/spmfs/tools/Xilinx/Vitis/2024.1/bin/unwrapped/lnx64.o/v++  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" --link -g -t hw --platform xilinx_u200_gen3x16_xdma_2_202110_1 --save-temps --connectivity.sp vta_kernel_1.m_axi_gmem:HOST[0] --output build/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xclbin build/vta_kernel.xo ",
  "args": [
   "--link",
   "-g",
   "-t",
   "hw",
   "--platform",
   "xilinx_u200_gen3x16_xdma_2_202110_1",
   "--save-temps",
   "--connectivity.sp",
   "vta_kernel_1.m_axi_gmem:HOST[0]",
   "--output",
   "build/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xclbin",
   "build/vta_kernel.xo"
  ],
  "iniFiles": [],
  "cwd": "/home/jiacma/FPGA/vta_fpga"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 18:05:37 2024",
 "timestampMillis": "1732295137849",
 "status": {
  "cmdId": "ee5a12b2-d97e-4902-89bf-1ef54a4a6a3c",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Fri Nov 22 18:05:42 2024",
 "timestampMillis": "1732295142305",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u200_gen3x16_xdma_2_202110_1.xpfm",
  "hardwareDsa": "hw.xsa",
  "platformDirectory": "/opt/xilinx/platforms/xilinx_u200_gen3x16_xdma_2_202110_1",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_LINK",
  "target": "TT_HW",
  "binaryContainer": {
   "base": {
    "type": "BT_UKNOWN",
    "name": "vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1",
    "file": "/home/jiacma/FPGA/vta_fpga/build/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xclbin",
    "reports": [],
    "uuid": ""
   },
   "kernels": []
  },
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "vta_kernel",
     "file": "/home/jiacma/FPGA/vta_fpga/build/vta_kernel.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [],
    "psSources": [],
    "cuNames": [
     "vta_kernel_1"
    ],
    "type": "RTL",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "Vitis V++ Compiler Release 2024.1. SW Build 5074859 on 2024-05-20-23:21:20"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Fri Nov 22 18:05:42 2024",
 "timestampMillis": "1732295142542",
 "buildStep": {
  "cmdId": "012d62d3-dcaf-4e79-ae69-d943dc9212b5",
  "name": "system_link",
  "logFile": "",
  "commandLine": "system_link --xo /home/jiacma/FPGA/vta_fpga/build/vta_kernel.xo -keep --config /home/jiacma/FPGA/vta_fpga/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u200_gen3x16_xdma_2_202110_1/xilinx_u200_gen3x16_xdma_2_202110_1.xpfm --target hw --output_dir /home/jiacma/FPGA/vta_fpga/_x/link/int --temp_dir /home/jiacma/FPGA/vta_fpga/_x/link/sys_link",
  "args": [
   "--xo",
   "/home/jiacma/FPGA/vta_fpga/build/vta_kernel.xo",
   "-keep",
   "--config",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/syslinkConfig.ini",
   "--xpfm",
   "/opt/xilinx/platforms/xilinx_u200_gen3x16_xdma_2_202110_1/xilinx_u200_gen3x16_xdma_2_202110_1.xpfm",
   "--target",
   "hw",
   "--output_dir",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int",
   "--temp_dir",
   "/home/jiacma/FPGA/vta_fpga/_x/link/sys_link"
  ],
  "iniFiles": [
   {
    "path": "/home/jiacma/FPGA/vta_fpga/_x/link/int/syslinkConfig.ini",
    "content": "sp=vta_kernel_1.m_axi_gmem:HOST[0]\n\n"
   }
  ],
  "cwd": "/home/jiacma/FPGA/vta_fpga"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 18:05:42 2024",
 "timestampMillis": "1732295142542",
 "status": {
  "cmdId": "012d62d3-dcaf-4e79-ae69-d943dc9212b5",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 18:05:57 2024",
 "timestampMillis": "1732295157979",
 "status": {
  "cmdId": "012d62d3-dcaf-4e79-ae69-d943dc9212b5",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Fri Nov 22 18:05:57 2024",
 "timestampMillis": "1732295157981",
 "buildStep": {
  "cmdId": "22a5d47b-4c32-4153-89df-8da2a1fdffc8",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -sdsl /home/jiacma/FPGA/vta_fpga/_x/link/int/sdsl.dat -rtd /home/jiacma/FPGA/vta_fpga/_x/link/int/cf2sw.rtd -nofilter /home/jiacma/FPGA/vta_fpga/_x/link/int/cf2sw_full.rtd -xclbin /home/jiacma/FPGA/vta_fpga/_x/link/int/xclbin_orig.xml -o /home/jiacma/FPGA/vta_fpga/_x/link/int/xclbin_orig.1.xml",
  "args": [
   "-sdsl",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/sdsl.dat",
   "-rtd",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/cf2sw.rtd",
   "-nofilter",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/cf2sw_full.rtd",
   "-xclbin",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/xclbin_orig.xml",
   "-o",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/xclbin_orig.1.xml"
  ],
  "iniFiles": [],
  "cwd": "/home/jiacma/FPGA/vta_fpga"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 18:05:57 2024",
 "timestampMillis": "1732295157981",
 "status": {
  "cmdId": "22a5d47b-4c32-4153-89df-8da2a1fdffc8",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 18:06:01 2024",
 "timestampMillis": "1732295161336",
 "status": {
  "cmdId": "22a5d47b-4c32-4153-89df-8da2a1fdffc8",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Fri Nov 22 18:06:01 2024",
 "timestampMillis": "1732295161338",
 "buildStep": {
  "cmdId": "51396b18-6b05-4dd8-b361-e548c3d52031",
  "name": "rtd2_system_diagram",
  "logFile": "",
  "commandLine": "rtd2SystemDiagram",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/jiacma/FPGA/vta_fpga"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 18:06:01 2024",
 "timestampMillis": "1732295161338",
 "status": {
  "cmdId": "51396b18-6b05-4dd8-b361-e548c3d52031",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 18:06:01 2024",
 "timestampMillis": "1732295161585",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/link/int/systemDiagramModel.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 18:06:01 2024",
 "timestampMillis": "1732295161585",
 "status": {
  "cmdId": "51396b18-6b05-4dd8-b361-e548c3d52031",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Fri Nov 22 18:06:01 2024",
 "timestampMillis": "1732295161586",
 "buildStep": {
  "cmdId": "f0696c47-1a65-4216-8928-2a477cd85b8a",
  "name": "vpl",
  "logFile": "",
  "commandLine": "vpl -t hw -f xilinx_u200_gen3x16_xdma_2_202110_1 -s -g --remote_ip_cache /home/jiacma/FPGA/vta_fpga/.ipcache --output_dir /home/jiacma/FPGA/vta_fpga/_x/link/int --log_dir /home/jiacma/FPGA/vta_fpga/_x/logs/link --report_dir /home/jiacma/FPGA/vta_fpga/_x/reports/link --config /home/jiacma/FPGA/vta_fpga/_x/link/int/vplConfig.ini -k /home/jiacma/FPGA/vta_fpga/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiacma/FPGA/vta_fpga/_x/link --no-info --iprepo /home/jiacma/FPGA/vta_fpga/_x/link/int/xo/ip_repo/epfl_ch_RTLKernel_vta_kernel_1_0 --messageDb /home/jiacma/FPGA/vta_fpga/_x/link/run_link/vpl.pb /home/jiacma/FPGA/vta_fpga/_x/link/int/dr.bd.tcl",
  "args": [
   "-t",
   "hw",
   "-f",
   "xilinx_u200_gen3x16_xdma_2_202110_1",
   "-s",
   "-g",
   "--remote_ip_cache",
   "/home/jiacma/FPGA/vta_fpga/.ipcache",
   "--output_dir",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int",
   "--log_dir",
   "/home/jiacma/FPGA/vta_fpga/_x/logs/link",
   "--report_dir",
   "/home/jiacma/FPGA/vta_fpga/_x/reports/link",
   "--config",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/vplConfig.ini",
   "-k",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/kernel_info.dat",
   "--webtalk_flag",
   "Vitis",
   "--temp_dir",
   "/home/jiacma/FPGA/vta_fpga/_x/link",
   "--no-info",
   "--iprepo",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/xo/ip_repo/epfl_ch_RTLKernel_vta_kernel_1_0",
   "--messageDb",
   "/home/jiacma/FPGA/vta_fpga/_x/link/run_link/vpl.pb",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/dr.bd.tcl"
  ],
  "iniFiles": [
   {
    "path": "/home/jiacma/FPGA/vta_fpga/_x/link/int/vplConfig.ini",
    "content": "[advanced]\nmisc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\nmisc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\nparam=compiler.enablePerformanceTrace=1\nparam=hw_emu.enableDebugWaveform=1\nparam=hw_emu.enableProfiling=1\nparam=compiler.vppCurrentWorkingDir=/home/jiacma/FPGA/vta_fpga\nmisc=BinaryName=vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1\n\n[connectivity]\nnk=vta_kernel:1:vta_kernel_1\n\n[vivado]\nprop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\n\n"
   }
  ],
  "cwd": "/home/jiacma/FPGA/vta_fpga"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 18:06:01 2024",
 "timestampMillis": "1732295161586",
 "status": {
  "cmdId": "f0696c47-1a65-4216-8928-2a477cd85b8a",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Fri Nov 22 18:06:03 2024",
 "timestampMillis": "1732295163000",
 "buildStep": {
  "cmdId": "caf9802e-c300-4d98-821b-d363bbdecb5c",
  "name": "vpl",
  "logFile": "/home/jiacma/FPGA/vta_fpga/_x/link/link.steps.log",
  "commandLine": "/spmfs/tools/Xilinx/Vitis/2024.1/bin/unwrapped/lnx64.o/vpl -t hw -f xilinx_u200_gen3x16_xdma_2_202110_1 -s -g --remote_ip_cache /home/jiacma/FPGA/vta_fpga/.ipcache --output_dir /home/jiacma/FPGA/vta_fpga/_x/link/int --log_dir /home/jiacma/FPGA/vta_fpga/_x/logs/link --report_dir /home/jiacma/FPGA/vta_fpga/_x/reports/link --config /home/jiacma/FPGA/vta_fpga/_x/link/int/vplConfig.ini -k /home/jiacma/FPGA/vta_fpga/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiacma/FPGA/vta_fpga/_x/link --no-info --iprepo /home/jiacma/FPGA/vta_fpga/_x/link/int/xo/ip_repo/epfl_ch_RTLKernel_vta_kernel_1_0 --messageDb /home/jiacma/FPGA/vta_fpga/_x/link/run_link/vpl.pb /home/jiacma/FPGA/vta_fpga/_x/link/int/dr.bd.tcl ",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/jiacma/FPGA/vta_fpga/_x/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 18:06:03 2024",
 "timestampMillis": "1732295163000",
 "status": {
  "cmdId": "caf9802e-c300-4d98-821b-d363bbdecb5c",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_VivadoProject",
 "dateTimestamp": "Fri Nov 22 18:06:10 2024",
 "timestampMillis": "1732295170362",
 "vivadoProject": {
  "openDir": "/home/jiacma/FPGA/vta_fpga/_x/link/vivado/vpl",
  "openScript": "openprj.tcl",
  "relativeProject": "prj/prj.xpr"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Fri Nov 22 18:06:10 2024",
 "timestampMillis": "1732295170363",
 "buildStep": {
  "cmdId": "20787bbb-3350-42be-b91c-9e48276e22cc",
  "name": "vivado",
  "logFile": "/home/jiacma/FPGA/vta_fpga/_x/link/vivado/vpl/vivado.log",
  "commandLine": "vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace",
  "args": [
   "-log",
   "vivado.log",
   "-applog",
   " -m64",
   "-messageDb",
   "vivado.pb",
   "-mode",
   "batch",
   "-source",
   "vpl.tcl",
   "-notrace"
  ],
  "iniFiles": [],
  "cwd": "/home/jiacma/FPGA/vta_fpga/_x/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 18:06:10 2024",
 "timestampMillis": "1732295170363",
 "status": {
  "cmdId": "20787bbb-3350-42be-b91c-9e48276e22cc",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 18:07:48 2024",
 "timestampMillis": "1732295268281",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/link/int/automation_summary_pre_synthesis.txt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "VITIS_DESIGN_FLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Fri Nov 22 18:14:03 2024",
 "timestampMillis": "1732295643593",
 "buildStep": {
  "cmdId": "18a5a297-7bf6-496e-b88a-d3d429c5db62",
  "name": "vivado.impl",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/jiacma/FPGA/vta_fpga/_x/link/vivado/vpl"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 18:14:03 2024",
 "timestampMillis": "1732295643593",
 "status": {
  "cmdId": "18a5a297-7bf6-496e-b88a-d3d429c5db62",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Fri Nov 22 18:14:03 2024",
 "timestampMillis": "1732295643593",
 "buildStep": {
  "cmdId": "f0e38b6e-fb11-4118-b3ec-f6a50039dd23",
  "name": "vivado.impl.impl_1",
  "logFile": "/home/jiacma/FPGA/vta_fpga/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/jiacma/FPGA/vta_fpga/_x/link/vivado/vpl/prj/prj.runs/impl_1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 18:14:03 2024",
 "timestampMillis": "1732295643594",
 "status": {
  "cmdId": "f0e38b6e-fb11-4118-b3ec-f6a50039dd23",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:42:40 2024",
 "timestampMillis": "1732300960750",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/link/int/kernel_service.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "KERNEL_SERVICE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:42:40 2024",
 "timestampMillis": "1732300960751",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/link/int/kernel_service.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "KERNEL_SERVICE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462719",
 "status": {
  "cmdId": "20787bbb-3350-42be-b91c-9e48276e22cc",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462767",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/reports/link/imp/impl_1_full_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462767",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/reports/link/imp/impl_1_slr_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462768",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/reports/link/imp/impl_1_slr_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_PLACED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462768",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/reports/link/imp/impl_1_full_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462768",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/reports/link/imp/impl_1_full_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462768",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/reports/link/imp/impl_1_full_util_placed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462768",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/reports/link/imp/impl_1_slr_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462769",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/reports/link/imp/impl_1_slr_util_placed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_PLACED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462786",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/reports/link/syn/ulp_vta_kernel_1_0_synth_1_ulp_vta_kernel_1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462813",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "f0e38b6e-fb11-4118-b3ec-f6a50039dd23"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462838",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpx",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "f0e38b6e-fb11-4118-b3ec-f6a50039dd23"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462838",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpv",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_CONCISE",
  "cmdId": "f0e38b6e-fb11-4118-b3ec-f6a50039dd23"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462883",
 "status": {
  "cmdId": "caf9802e-c300-4d98-821b-d363bbdecb5c",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462915",
 "status": {
  "cmdId": "f0696c47-1a65-4216-8928-2a477cd85b8a",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462918",
 "buildStep": {
  "cmdId": "e0c04d1a-8360-4209-a32b-9834a9dbe5d6",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "rtdgen",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/jiacma/FPGA/vta_fpga"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462918",
 "status": {
  "cmdId": "e0c04d1a-8360-4209-a32b-9834a9dbe5d6",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462919",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/link/int/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1_xml.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "XCLBIN_INFO",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462920",
 "buildStep": {
  "cmdId": "63d5e312-4e3f-433e-aee2-b642f2642a8d",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -a /home/jiacma/FPGA/vta_fpga/_x/link/int/address_map.xml -sdsl /home/jiacma/FPGA/vta_fpga/_x/link/int/sdsl.dat -xclbin /home/jiacma/FPGA/vta_fpga/_x/link/int/xclbin_orig.xml -rtd /home/jiacma/FPGA/vta_fpga/_x/link/int/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.rtd -o /home/jiacma/FPGA/vta_fpga/_x/link/int/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xml",
  "args": [
   "-a",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/address_map.xml",
   "-sdsl",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/sdsl.dat",
   "-xclbin",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/xclbin_orig.xml",
   "-rtd",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.rtd",
   "-o",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xml"
  ],
  "iniFiles": [],
  "cwd": "/home/jiacma/FPGA/vta_fpga"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:02 2024",
 "timestampMillis": "1732301462920",
 "status": {
  "cmdId": "63d5e312-4e3f-433e-aee2-b642f2642a8d",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:05 2024",
 "timestampMillis": "1732301465904",
 "status": {
  "cmdId": "63d5e312-4e3f-433e-aee2-b642f2642a8d",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Fri Nov 22 19:51:05 2024",
 "timestampMillis": "1732301465906",
 "buildStep": {
  "cmdId": "b520e776-537d-475c-8d6f-01b847c50158",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeSystemDiagram",
  "args": [
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.rtd",
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/systemDiagramModelSlrBaseAddress.json"
  ],
  "iniFiles": [],
  "cwd": "/home/jiacma/FPGA/vta_fpga"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:05 2024",
 "timestampMillis": "1732301465906",
 "status": {
  "cmdId": "b520e776-537d-475c-8d6f-01b847c50158",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:05 2024",
 "timestampMillis": "1732301465908",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/link/int/systemDiagramModelSlrBaseAddress.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:05 2024",
 "timestampMillis": "1732301465909",
 "status": {
  "cmdId": "b520e776-537d-475c-8d6f-01b847c50158",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Fri Nov 22 19:51:05 2024",
 "timestampMillis": "1732301465909",
 "buildStep": {
  "cmdId": "c51e60aa-cf34-4a51-a8e5-b4e981f99f75",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeAutomationSummary",
  "args": [
   "/home/jiacma/FPGA/vta_fpga/_x/link/int/automation_summary.txt"
  ],
  "iniFiles": [],
  "cwd": "/home/jiacma/FPGA/vta_fpga"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:05 2024",
 "timestampMillis": "1732301465909",
 "status": {
  "cmdId": "c51e60aa-cf34-4a51-a8e5-b4e981f99f75",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:05 2024",
 "timestampMillis": "1732301465910",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/link/int/automation_summary.txt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "VITIS_DESIGN_FLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:05 2024",
 "timestampMillis": "1732301465910",
 "status": {
  "cmdId": "c51e60aa-cf34-4a51-a8e5-b4e981f99f75",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:05 2024",
 "timestampMillis": "1732301465910",
 "status": {
  "cmdId": "e0c04d1a-8360-4209-a32b-9834a9dbe5d6",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Fri Nov 22 19:51:05 2024",
 "timestampMillis": "1732301465912",
 "buildStep": {
  "cmdId": "90e04601-e67f-4da4-b5f8-fdfa7fe64ef2",
  "name": "xclbinutil",
  "logFile": "",
  "commandLine": "xclbinutil --add-section BITSTREAM:RAW:/home/jiacma/FPGA/vta_fpga/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiacma/FPGA/vta_fpga/_x/link/int/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.rtd --append-section :JSON:/home/jiacma/FPGA/vta_fpga/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiacma/FPGA/vta_fpga/_x/link/int/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiacma/FPGA/vta_fpga/_x/link/int/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiacma/FPGA/vta_fpga/_x/link/int/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xml --add-section SYSTEM_METADATA:RAW:/home/jiacma/FPGA/vta_fpga/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u200_gen3x16_xdma_2_202110_1 --output /home/jiacma/FPGA/vta_fpga/build/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xclbin",
  "args": [
   "--add-section",
   "BITSTREAM:RAW:/home/jiacma/FPGA/vta_fpga/_x/link/int/partial.bit",
   "--force",
   "--target",
   "hw",
   "--key-value",
   "SYS:dfx_enable:true",
   "--add-section",
   ":JSON:/home/jiacma/FPGA/vta_fpga/_x/link/int/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.rtd",
   "--append-section",
   ":JSON:/home/jiacma/FPGA/vta_fpga/_x/link/int/appendSection.rtd",
   "--add-section",
   "CLOCK_FREQ_TOPOLOGY:JSON:/home/jiacma/FPGA/vta_fpga/_x/link/int/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1_xml.rtd",
   "--add-section",
   "BUILD_METADATA:JSON:/home/jiacma/FPGA/vta_fpga/_x/link/int/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1_build.rtd",
   "--add-section",
   "EMBEDDED_METADATA:RAW:/home/jiacma/FPGA/vta_fpga/_x/link/int/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xml",
   "--add-section",
   "SYSTEM_METADATA:RAW:/home/jiacma/FPGA/vta_fpga/_x/link/int/systemDiagramModelSlrBaseAddress.json",
   "--key-value",
   "SYS:PlatformVBNV:xilinx_u200_gen3x16_xdma_2_202110_1",
   "--output",
   "/home/jiacma/FPGA/vta_fpga/build/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/home/jiacma/FPGA/vta_fpga"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:05 2024",
 "timestampMillis": "1732301465912",
 "status": {
  "cmdId": "90e04601-e67f-4da4-b5f8-fdfa7fe64ef2",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:06 2024",
 "timestampMillis": "1732301466217",
 "status": {
  "cmdId": "90e04601-e67f-4da4-b5f8-fdfa7fe64ef2",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Fri Nov 22 19:51:06 2024",
 "timestampMillis": "1732301466218",
 "buildStep": {
  "cmdId": "ce9a1fe9-196a-4a7f-a683-4269e2174d51",
  "name": "xclbinutilinfo",
  "logFile": "",
  "commandLine": "xclbinutil --quiet --force --info /home/jiacma/FPGA/vta_fpga/build/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xclbin.info --input /home/jiacma/FPGA/vta_fpga/build/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xclbin",
  "args": [
   "--quiet",
   "--force",
   "--info",
   "/home/jiacma/FPGA/vta_fpga/build/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xclbin.info",
   "--input",
   "/home/jiacma/FPGA/vta_fpga/build/vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/home/jiacma/FPGA/vta_fpga"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:06 2024",
 "timestampMillis": "1732301466219",
 "status": {
  "cmdId": "ce9a1fe9-196a-4a7f-a683-4269e2174d51",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:06 2024",
 "timestampMillis": "1732301466741",
 "status": {
  "cmdId": "ce9a1fe9-196a-4a7f-a683-4269e2174d51",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Fri Nov 22 19:51:06 2024",
 "timestampMillis": "1732301466743",
 "buildStep": {
  "cmdId": "daa5d0fe-cbf5-4a0a-bf03-1b9cbd8f61dc",
  "name": "generate_sc_driver",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/jiacma/FPGA/vta_fpga"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:06 2024",
 "timestampMillis": "1732301466743",
 "status": {
  "cmdId": "daa5d0fe-cbf5-4a0a-bf03-1b9cbd8f61dc",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:06 2024",
 "timestampMillis": "1732301466743",
 "status": {
  "cmdId": "daa5d0fe-cbf5-4a0a-bf03-1b9cbd8f61dc",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:06 2024",
 "timestampMillis": "1732301466745",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/reports/link/system_estimate_vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:06 2024",
 "timestampMillis": "1732301466749",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/logs/optraceViewer.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "OPERATION_TRACE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Nov 22 19:51:06 2024",
 "timestampMillis": "1732301466749",
 "status": {
  "cmdId": "ee5a12b2-d97e-4902-89bf-1ef54a4a6a3c",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:06 2024",
 "timestampMillis": "1732301466822",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/reports/link/v++_link_vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Nov 22 19:51:06 2024",
 "timestampMillis": "1732301466822",
 "report": {
  "path": "/home/jiacma/FPGA/vta_fpga/_x/v++_link_vta_kernel_hw_xilinx_u200_gen3x16_xdma_2_202110_1_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
