<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="hc-sr04.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary_2bcd.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="binary_2bcd.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="binary_2bcd.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="hc_sr04.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="hc_sr04.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="hc_sr04.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_tb00_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_tb00_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="top_tb00_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_tb00_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1587730752" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1587730752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587732622" xil_pn:in_ck="-7971337389372517084" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1587732621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top.vhd"/>
      <outfile xil_pn:name="binary_2bcd.vhd"/>
      <outfile xil_pn:name="clock_enable.vhd"/>
      <outfile xil_pn:name="driver_7seg.vhd"/>
      <outfile xil_pn:name="hc_sr04.vhd"/>
      <outfile xil_pn:name="hc_sr04_tb00.vhd"/>
      <outfile xil_pn:name="hex_to_7seg.vhd"/>
      <outfile xil_pn:name="top_tb00.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1587730764" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2094244591462462621" xil_pn:start_ts="1587730764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587732622" xil_pn:in_ck="-7971337389372517084" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1587732622">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top.vhd"/>
      <outfile xil_pn:name="binary_2bcd.vhd"/>
      <outfile xil_pn:name="clock_enable.vhd"/>
      <outfile xil_pn:name="driver_7seg.vhd"/>
      <outfile xil_pn:name="hc_sr04.vhd"/>
      <outfile xil_pn:name="hc_sr04_tb00.vhd"/>
      <outfile xil_pn:name="hex_to_7seg.vhd"/>
      <outfile xil_pn:name="top_tb00.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1587732628" xil_pn:in_ck="-7971337389372517084" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8814438901360690045" xil_pn:start_ts="1587732622">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_tb00_beh.prj"/>
      <outfile xil_pn:name="top_tb00_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1587732629" xil_pn:in_ck="4998353938441332791" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3706685249169972102" xil_pn:start_ts="1587732628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_tb00_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1587729281" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1587729281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587729281" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5789210887353422533" xil_pn:start_ts="1587729281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587732613" xil_pn:in_ck="605225504292500020" xil_pn:name="TRANEXT_xstsynthesize_xbr" xil_pn:prop_ck="8905939070542324211" xil_pn:start_ts="1587732604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Top.lso"/>
      <outfile xil_pn:name="Top.ngc"/>
      <outfile xil_pn:name="Top.ngr"/>
      <outfile xil_pn:name="Top.prj"/>
      <outfile xil_pn:name="Top.stx"/>
      <outfile xil_pn:name="Top.syr"/>
      <outfile xil_pn:name="Top.xst"/>
      <outfile xil_pn:name="Top_vhdl.prj"/>
      <outfile xil_pn:name="Top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_tb00_beh.prj"/>
      <outfile xil_pn:name="top_tb00_stx_beh.prj"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
