// Seed: 307896944
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output supply1 id_2,
    output wand id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output wand id_7,
    input tri id_8
    , id_13,
    input wor id_9,
    output wand id_10,
    input tri0 id_11
);
  wire id_14;
  parameter id_15 = 1;
  assign id_13[-1'b0] = 1;
  assign id_14 = id_6;
  logic id_16 = (-1 == 1) ^ 1 !=? -1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd60
) (
    output tri0 id_0,
    output supply1 id_1,
    input wor _id_2,
    output wire id_3,
    output tri1 id_4,
    input tri1 id_5
    , id_7
);
  assign id_7[id_2+1] = id_2;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_3,
      id_1,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_4,
      id_5
  );
endmodule
