	component ref_pll10 is
		port (
			cntsel           : in  std_logic_vector(4 downto 0) := (others => 'X'); -- cntsel
			loaden           : out std_logic_vector(1 downto 0);                    -- loaden
			locked           : out std_logic;                                       -- export
			lvds_clk         : out std_logic_vector(1 downto 0);                    -- lvds_clk
			num_phase_shifts : in  std_logic_vector(2 downto 0) := (others => 'X'); -- num_phase_shifts
			outclk_2         : out std_logic;                                       -- clk
			outclk_3         : out std_logic;                                       -- clk
			outclk_4         : out std_logic;                                       -- clk
			phase_done       : out std_logic;                                       -- phase_done
			phase_en         : in  std_logic                    := 'X';             -- phase_en
			refclk           : in  std_logic                    := 'X';             -- clk
			rst              : in  std_logic                    := 'X';             -- reset
			scanclk          : in  std_logic                    := 'X';             -- clk
			updn             : in  std_logic                    := 'X'              -- updn
		);
	end component ref_pll10;

