
-- =======================================================================
-- Coriolis Structural VHDL Driver
-- Generated on Jul 30, 2019, 18:10
-- 
-- To be interoperable with Alliance, it uses it's special VHDL subset.
-- ("man vhdl" under Alliance for more informations)
-- =======================================================================

entity decod_model is
  port ( ck            : in bit
       ; cry           : in bit
       ; dec2exe_full  : in bit
       ; dec2if_full   : in bit
       ; exe_c         : in bit
       ; exe_flag_wb   : in bit
       ; exe_n         : in bit
       ; exe_v         : in bit
       ; exe_wb        : in bit
       ; exe_z         : in bit
       ; if2dec_empty  : in bit
       ; mem_wb        : in bit
       ; neg           : in bit
       ; ovr           : in bit
       ; reg_cznv      : in bit
       ; reg_pcv       : in bit
       ; reg_vv        : in bit
       ; reset_n       : in bit
       ; rvalid1       : in bit
       ; rvalid2       : in bit
       ; zero          : in bit
       ; exe_dest      : in bit_vector(3 downto 0)
       ; mem_dest      : in bit_vector(3 downto 0)
       ; exe_res       : in bit_vector(31 downto 0)
       ; if_ir         : in bit_vector(31 downto 0)
       ; mem_res       : in bit_vector(31 downto 0)
       ; rdata1        : in bit_vector(31 downto 0)
       ; rdata2        : in bit_vector(31 downto 0)
       ; rdata3        : in bit_vector(31 downto 0)
       ; reg_pc        : in bit_vector(31 downto 0)
       ; fifo_dout     : in bit_vector(128 downto 0)
       ; bl_i          : out bit
       ; cspr_wb       : out bit
       ; dec_alu_add   : out bit
       ; dec_alu_and   : out bit
       ; dec_alu_cy    : out bit
       ; dec_alu_or    : out bit
       ; dec_alu_xor   : out bit
       ; dec_comp_op1  : out bit
       ; dec_comp_op2  : out bit
       ; dec_cy        : out bit
       ; dec_exe_wb    : out bit
       ; dec_flag_wb   : out bit
       ; dec_mem_lb    : out bit
       ; dec_mem_lw    : out bit
       ; dec_mem_sb    : out bit
       ; dec_mem_sw    : out bit
       ; dec_pop       : out bit
       ; dec_pre_index : out bit
       ; dec_shift_asr : out bit
       ; dec_shift_lsl : out bit
       ; dec_shift_lsr : out bit
       ; dec_shift_ror : out bit
       ; dec_shift_rrx : out bit
       ; inc_pc        : out bit
       ; inval1        : out bit
       ; inval2        : out bit
       ; inval_czn     : out bit
       ; inval_ovr     : out bit
       ; wcry          : out bit
       ; wen1          : out bit
       ; wen2          : out bit
       ; wneg          : out bit
       ; wovr          : out bit
       ; wzero         : out bit
       ; dec_exe_dest  : out bit_vector(3 downto 0)
       ; dec_mem_dest  : out bit_vector(3 downto 0)
       ; inval_adr1    : out bit_vector(3 downto 0)
       ; inval_adr2    : out bit_vector(3 downto 0)
       ; radr1         : out bit_vector(3 downto 0)
       ; radr2         : out bit_vector(3 downto 0)
       ; radr3         : out bit_vector(3 downto 0)
       ; wadr1         : out bit_vector(3 downto 0)
       ; wadr2         : out bit_vector(3 downto 0)
       ; dec_shift_val : out bit_vector(4 downto 0)
       ; dec_mem_data  : out bit_vector(31 downto 0)
       ; dec_op1       : out bit_vector(31 downto 0)
       ; dec_op2       : out bit_vector(31 downto 0)
       ; wdata1        : out bit_vector(31 downto 0)
       ; wdata2        : out bit_vector(31 downto 0)
       ; fifo_din      : out bit_vector(128 downto 0)
       ; dec2exe_push  : inout bit
       ; dec2if_push   : inout bit
       ; vdd           : in bit
       ; vss           : in bit
       );
end decod_model;

architecture structural of decod_model is

  component buf_x2
    port ( i   : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component ao22_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component no3_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component nao22_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component o4_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component on12_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component a2_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component o3_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component a3_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component no4_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component inv_x2
    port ( i   : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component na3_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component na2_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component oa22_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component an12_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component no2_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component xr2_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component ao2o22_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component o2_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component sff1_x4
    port ( ck  : in bit
         ; i   : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component noa2ao222_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; i4  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component a4_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component nmx2_x1
    port ( cmd : in bit
         ; i0  : in bit
         ; i1  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component oa2a22_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component mx2_x2
    port ( cmd : in bit
         ; i0  : in bit
         ; i1  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component nao2o22_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component noa22_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component oa2ao222_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; i4  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component mx3_x2
    port ( cmd0 : in bit
         ; cmd1 : in bit
         ; i0   : in bit
         ; i1   : in bit
         ; i2   : in bit
         ; q    : out bit
         ; vdd  : in bit
         ; vss  : in bit
         );
  end component;

  component nxr2_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component na4_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component zero_x0
    port ( nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component nmx3_x1
    port ( cmd0 : in bit
         ; cmd1 : in bit
         ; i0   : in bit
         ; i1   : in bit
         ; i2   : in bit
         ; nq   : out bit
         ; vdd  : in bit
         ; vss  : in bit
         );
  end component;

  component noa2a2a23_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; i4  : in bit
         ; i5  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component one_x0
    port ( q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  signal a2_x2_10_sig            :  bit;
  signal a2_x2_11_sig            :  bit;
  signal a2_x2_12_sig            :  bit;
  signal a2_x2_13_sig            :  bit;
  signal a2_x2_14_sig            :  bit;
  signal a2_x2_15_sig            :  bit;
  signal a2_x2_16_sig            :  bit;
  signal a2_x2_17_sig            :  bit;
  signal a2_x2_18_sig            :  bit;
  signal a2_x2_19_sig            :  bit;
  signal a2_x2_20_sig            :  bit;
  signal a2_x2_21_sig            :  bit;
  signal a2_x2_22_sig            :  bit;
  signal a2_x2_23_sig            :  bit;
  signal a2_x2_24_sig            :  bit;
  signal a2_x2_25_sig            :  bit;
  signal a2_x2_26_sig            :  bit;
  signal a2_x2_27_sig            :  bit;
  signal a2_x2_28_sig            :  bit;
  signal a2_x2_29_sig            :  bit;
  signal a2_x2_2_sig             :  bit;
  signal a2_x2_30_sig            :  bit;
  signal a2_x2_3_sig             :  bit;
  signal a2_x2_4_sig             :  bit;
  signal a2_x2_5_sig             :  bit;
  signal a2_x2_6_sig             :  bit;
  signal a2_x2_7_sig             :  bit;
  signal a2_x2_8_sig             :  bit;
  signal a2_x2_9_sig             :  bit;
  signal a2_x2_sig               :  bit;
  signal a3_x2_10_sig            :  bit;
  signal a3_x2_11_sig            :  bit;
  signal a3_x2_12_sig            :  bit;
  signal a3_x2_13_sig            :  bit;
  signal a3_x2_14_sig            :  bit;
  signal a3_x2_15_sig            :  bit;
  signal a3_x2_16_sig            :  bit;
  signal a3_x2_17_sig            :  bit;
  signal a3_x2_18_sig            :  bit;
  signal a3_x2_19_sig            :  bit;
  signal a3_x2_20_sig            :  bit;
  signal a3_x2_21_sig            :  bit;
  signal a3_x2_22_sig            :  bit;
  signal a3_x2_23_sig            :  bit;
  signal a3_x2_24_sig            :  bit;
  signal a3_x2_25_sig            :  bit;
  signal a3_x2_26_sig            :  bit;
  signal a3_x2_27_sig            :  bit;
  signal a3_x2_28_sig            :  bit;
  signal a3_x2_29_sig            :  bit;
  signal a3_x2_2_sig             :  bit;
  signal a3_x2_30_sig            :  bit;
  signal a3_x2_31_sig            :  bit;
  signal a3_x2_32_sig            :  bit;
  signal a3_x2_33_sig            :  bit;
  signal a3_x2_34_sig            :  bit;
  signal a3_x2_35_sig            :  bit;
  signal a3_x2_36_sig            :  bit;
  signal a3_x2_37_sig            :  bit;
  signal a3_x2_3_sig             :  bit;
  signal a3_x2_4_sig             :  bit;
  signal a3_x2_5_sig             :  bit;
  signal a3_x2_6_sig             :  bit;
  signal a3_x2_7_sig             :  bit;
  signal a3_x2_8_sig             :  bit;
  signal a3_x2_9_sig             :  bit;
  signal a3_x2_sig               :  bit;
  signal a4_x2_2_sig             :  bit;
  signal a4_x2_3_sig             :  bit;
  signal a4_x2_4_sig             :  bit;
  signal a4_x2_5_sig             :  bit;
  signal a4_x2_6_sig             :  bit;
  signal a4_x2_7_sig             :  bit;
  signal a4_x2_sig               :  bit;
  signal an12_x1_2_sig           :  bit;
  signal an12_x1_3_sig           :  bit;
  signal an12_x1_4_sig           :  bit;
  signal an12_x1_5_sig           :  bit;
  signal an12_x1_6_sig           :  bit;
  signal an12_x1_7_sig           :  bit;
  signal an12_x1_8_sig           :  bit;
  signal an12_x1_9_sig           :  bit;
  signal an12_x1_sig             :  bit;
  signal ao22_x2_10_sig          :  bit;
  signal ao22_x2_11_sig          :  bit;
  signal ao22_x2_12_sig          :  bit;
  signal ao22_x2_13_sig          :  bit;
  signal ao22_x2_14_sig          :  bit;
  signal ao22_x2_15_sig          :  bit;
  signal ao22_x2_2_sig           :  bit;
  signal ao22_x2_3_sig           :  bit;
  signal ao22_x2_4_sig           :  bit;
  signal ao22_x2_5_sig           :  bit;
  signal ao22_x2_6_sig           :  bit;
  signal ao22_x2_7_sig           :  bit;
  signal ao22_x2_8_sig           :  bit;
  signal ao22_x2_9_sig           :  bit;
  signal ao22_x2_sig             :  bit;
  signal ao2o22_x2_10_sig        :  bit;
  signal ao2o22_x2_11_sig        :  bit;
  signal ao2o22_x2_12_sig        :  bit;
  signal ao2o22_x2_13_sig        :  bit;
  signal ao2o22_x2_14_sig        :  bit;
  signal ao2o22_x2_15_sig        :  bit;
  signal ao2o22_x2_16_sig        :  bit;
  signal ao2o22_x2_17_sig        :  bit;
  signal ao2o22_x2_18_sig        :  bit;
  signal ao2o22_x2_19_sig        :  bit;
  signal ao2o22_x2_20_sig        :  bit;
  signal ao2o22_x2_21_sig        :  bit;
  signal ao2o22_x2_22_sig        :  bit;
  signal ao2o22_x2_23_sig        :  bit;
  signal ao2o22_x2_24_sig        :  bit;
  signal ao2o22_x2_25_sig        :  bit;
  signal ao2o22_x2_26_sig        :  bit;
  signal ao2o22_x2_27_sig        :  bit;
  signal ao2o22_x2_28_sig        :  bit;
  signal ao2o22_x2_29_sig        :  bit;
  signal ao2o22_x2_2_sig         :  bit;
  signal ao2o22_x2_30_sig        :  bit;
  signal ao2o22_x2_31_sig        :  bit;
  signal ao2o22_x2_32_sig        :  bit;
  signal ao2o22_x2_33_sig        :  bit;
  signal ao2o22_x2_34_sig        :  bit;
  signal ao2o22_x2_35_sig        :  bit;
  signal ao2o22_x2_36_sig        :  bit;
  signal ao2o22_x2_3_sig         :  bit;
  signal ao2o22_x2_4_sig         :  bit;
  signal ao2o22_x2_5_sig         :  bit;
  signal ao2o22_x2_6_sig         :  bit;
  signal ao2o22_x2_7_sig         :  bit;
  signal ao2o22_x2_8_sig         :  bit;
  signal ao2o22_x2_9_sig         :  bit;
  signal ao2o22_x2_sig           :  bit;
  signal aux11                   :  bit;
  signal aux116                  :  bit;
  signal aux12                   :  bit;
  signal aux121                  :  bit;
  signal aux124                  :  bit;
  signal aux127                  :  bit;
  signal aux130                  :  bit;
  signal aux131                  :  bit;
  signal aux134                  :  bit;
  signal aux135                  :  bit;
  signal aux139                  :  bit;
  signal aux144                  :  bit;
  signal aux15                   :  bit;
  signal aux163                  :  bit;
  signal aux164                  :  bit;
  signal aux165                  :  bit;
  signal aux17                   :  bit;
  signal aux19                   :  bit;
  signal aux194                  :  bit;
  signal aux195                  :  bit;
  signal aux197                  :  bit;
  signal aux198                  :  bit;
  signal aux2                    :  bit;
  signal aux201                  :  bit;
  signal aux21                   :  bit;
  signal aux29                   :  bit;
  signal aux3                    :  bit;
  signal aux31                   :  bit;
  signal aux38                   :  bit;
  signal aux39                   :  bit;
  signal aux4                    :  bit;
  signal aux41                   :  bit;
  signal aux43                   :  bit;
  signal aux47                   :  bit;
  signal aux48                   :  bit;
  signal aux49                   :  bit;
  signal aux50                   :  bit;
  signal aux71                   :  bit;
  signal aux72                   :  bit;
  signal branch_t                :  bit;
  signal cmp_i                   :  bit;
  signal condv                   :  bit;
  signal inv_x2_100_sig          :  bit;
  signal inv_x2_101_sig          :  bit;
  signal inv_x2_102_sig          :  bit;
  signal inv_x2_103_sig          :  bit;
  signal inv_x2_104_sig          :  bit;
  signal inv_x2_105_sig          :  bit;
  signal inv_x2_106_sig          :  bit;
  signal inv_x2_107_sig          :  bit;
  signal inv_x2_108_sig          :  bit;
  signal inv_x2_109_sig          :  bit;
  signal inv_x2_10_sig           :  bit;
  signal inv_x2_110_sig          :  bit;
  signal inv_x2_111_sig          :  bit;
  signal inv_x2_11_sig           :  bit;
  signal inv_x2_12_sig           :  bit;
  signal inv_x2_13_sig           :  bit;
  signal inv_x2_14_sig           :  bit;
  signal inv_x2_15_sig           :  bit;
  signal inv_x2_16_sig           :  bit;
  signal inv_x2_17_sig           :  bit;
  signal inv_x2_18_sig           :  bit;
  signal inv_x2_19_sig           :  bit;
  signal inv_x2_20_sig           :  bit;
  signal inv_x2_21_sig           :  bit;
  signal inv_x2_22_sig           :  bit;
  signal inv_x2_23_sig           :  bit;
  signal inv_x2_24_sig           :  bit;
  signal inv_x2_25_sig           :  bit;
  signal inv_x2_26_sig           :  bit;
  signal inv_x2_27_sig           :  bit;
  signal inv_x2_28_sig           :  bit;
  signal inv_x2_29_sig           :  bit;
  signal inv_x2_2_sig            :  bit;
  signal inv_x2_30_sig           :  bit;
  signal inv_x2_31_sig           :  bit;
  signal inv_x2_32_sig           :  bit;
  signal inv_x2_33_sig           :  bit;
  signal inv_x2_34_sig           :  bit;
  signal inv_x2_35_sig           :  bit;
  signal inv_x2_36_sig           :  bit;
  signal inv_x2_37_sig           :  bit;
  signal inv_x2_38_sig           :  bit;
  signal inv_x2_39_sig           :  bit;
  signal inv_x2_3_sig            :  bit;
  signal inv_x2_40_sig           :  bit;
  signal inv_x2_41_sig           :  bit;
  signal inv_x2_42_sig           :  bit;
  signal inv_x2_43_sig           :  bit;
  signal inv_x2_44_sig           :  bit;
  signal inv_x2_45_sig           :  bit;
  signal inv_x2_46_sig           :  bit;
  signal inv_x2_47_sig           :  bit;
  signal inv_x2_48_sig           :  bit;
  signal inv_x2_49_sig           :  bit;
  signal inv_x2_4_sig            :  bit;
  signal inv_x2_50_sig           :  bit;
  signal inv_x2_51_sig           :  bit;
  signal inv_x2_52_sig           :  bit;
  signal inv_x2_53_sig           :  bit;
  signal inv_x2_54_sig           :  bit;
  signal inv_x2_55_sig           :  bit;
  signal inv_x2_56_sig           :  bit;
  signal inv_x2_57_sig           :  bit;
  signal inv_x2_58_sig           :  bit;
  signal inv_x2_59_sig           :  bit;
  signal inv_x2_5_sig            :  bit;
  signal inv_x2_60_sig           :  bit;
  signal inv_x2_61_sig           :  bit;
  signal inv_x2_62_sig           :  bit;
  signal inv_x2_63_sig           :  bit;
  signal inv_x2_64_sig           :  bit;
  signal inv_x2_65_sig           :  bit;
  signal inv_x2_66_sig           :  bit;
  signal inv_x2_67_sig           :  bit;
  signal inv_x2_68_sig           :  bit;
  signal inv_x2_69_sig           :  bit;
  signal inv_x2_6_sig            :  bit;
  signal inv_x2_70_sig           :  bit;
  signal inv_x2_71_sig           :  bit;
  signal inv_x2_72_sig           :  bit;
  signal inv_x2_73_sig           :  bit;
  signal inv_x2_74_sig           :  bit;
  signal inv_x2_75_sig           :  bit;
  signal inv_x2_76_sig           :  bit;
  signal inv_x2_77_sig           :  bit;
  signal inv_x2_78_sig           :  bit;
  signal inv_x2_79_sig           :  bit;
  signal inv_x2_7_sig            :  bit;
  signal inv_x2_80_sig           :  bit;
  signal inv_x2_81_sig           :  bit;
  signal inv_x2_82_sig           :  bit;
  signal inv_x2_83_sig           :  bit;
  signal inv_x2_84_sig           :  bit;
  signal inv_x2_85_sig           :  bit;
  signal inv_x2_86_sig           :  bit;
  signal inv_x2_87_sig           :  bit;
  signal inv_x2_88_sig           :  bit;
  signal inv_x2_89_sig           :  bit;
  signal inv_x2_8_sig            :  bit;
  signal inv_x2_90_sig           :  bit;
  signal inv_x2_91_sig           :  bit;
  signal inv_x2_92_sig           :  bit;
  signal inv_x2_93_sig           :  bit;
  signal inv_x2_94_sig           :  bit;
  signal inv_x2_95_sig           :  bit;
  signal inv_x2_96_sig           :  bit;
  signal inv_x2_97_sig           :  bit;
  signal inv_x2_98_sig           :  bit;
  signal inv_x2_99_sig           :  bit;
  signal inv_x2_9_sig            :  bit;
  signal inv_x2_sig              :  bit;
  signal ldrb_i                  :  bit;
  signal mov_i                   :  bit;
  signal mtrans_t                :  bit;
  signal mvn_i                   :  bit;
  signal mx2_x2_sig              :  bit;
  signal mx3_x2_sig              :  bit;
  signal na2_x1_10_sig           :  bit;
  signal na2_x1_11_sig           :  bit;
  signal na2_x1_12_sig           :  bit;
  signal na2_x1_13_sig           :  bit;
  signal na2_x1_14_sig           :  bit;
  signal na2_x1_15_sig           :  bit;
  signal na2_x1_16_sig           :  bit;
  signal na2_x1_17_sig           :  bit;
  signal na2_x1_18_sig           :  bit;
  signal na2_x1_19_sig           :  bit;
  signal na2_x1_20_sig           :  bit;
  signal na2_x1_21_sig           :  bit;
  signal na2_x1_22_sig           :  bit;
  signal na2_x1_23_sig           :  bit;
  signal na2_x1_24_sig           :  bit;
  signal na2_x1_25_sig           :  bit;
  signal na2_x1_26_sig           :  bit;
  signal na2_x1_27_sig           :  bit;
  signal na2_x1_28_sig           :  bit;
  signal na2_x1_29_sig           :  bit;
  signal na2_x1_2_sig            :  bit;
  signal na2_x1_30_sig           :  bit;
  signal na2_x1_31_sig           :  bit;
  signal na2_x1_32_sig           :  bit;
  signal na2_x1_33_sig           :  bit;
  signal na2_x1_34_sig           :  bit;
  signal na2_x1_35_sig           :  bit;
  signal na2_x1_36_sig           :  bit;
  signal na2_x1_37_sig           :  bit;
  signal na2_x1_38_sig           :  bit;
  signal na2_x1_39_sig           :  bit;
  signal na2_x1_3_sig            :  bit;
  signal na2_x1_40_sig           :  bit;
  signal na2_x1_41_sig           :  bit;
  signal na2_x1_42_sig           :  bit;
  signal na2_x1_43_sig           :  bit;
  signal na2_x1_44_sig           :  bit;
  signal na2_x1_45_sig           :  bit;
  signal na2_x1_46_sig           :  bit;
  signal na2_x1_47_sig           :  bit;
  signal na2_x1_48_sig           :  bit;
  signal na2_x1_49_sig           :  bit;
  signal na2_x1_4_sig            :  bit;
  signal na2_x1_50_sig           :  bit;
  signal na2_x1_51_sig           :  bit;
  signal na2_x1_52_sig           :  bit;
  signal na2_x1_53_sig           :  bit;
  signal na2_x1_54_sig           :  bit;
  signal na2_x1_55_sig           :  bit;
  signal na2_x1_56_sig           :  bit;
  signal na2_x1_57_sig           :  bit;
  signal na2_x1_58_sig           :  bit;
  signal na2_x1_59_sig           :  bit;
  signal na2_x1_5_sig            :  bit;
  signal na2_x1_60_sig           :  bit;
  signal na2_x1_61_sig           :  bit;
  signal na2_x1_62_sig           :  bit;
  signal na2_x1_63_sig           :  bit;
  signal na2_x1_64_sig           :  bit;
  signal na2_x1_65_sig           :  bit;
  signal na2_x1_66_sig           :  bit;
  signal na2_x1_67_sig           :  bit;
  signal na2_x1_68_sig           :  bit;
  signal na2_x1_69_sig           :  bit;
  signal na2_x1_6_sig            :  bit;
  signal na2_x1_70_sig           :  bit;
  signal na2_x1_71_sig           :  bit;
  signal na2_x1_72_sig           :  bit;
  signal na2_x1_7_sig            :  bit;
  signal na2_x1_8_sig            :  bit;
  signal na2_x1_9_sig            :  bit;
  signal na2_x1_sig              :  bit;
  signal na3_x1_10_sig           :  bit;
  signal na3_x1_11_sig           :  bit;
  signal na3_x1_12_sig           :  bit;
  signal na3_x1_13_sig           :  bit;
  signal na3_x1_14_sig           :  bit;
  signal na3_x1_15_sig           :  bit;
  signal na3_x1_16_sig           :  bit;
  signal na3_x1_17_sig           :  bit;
  signal na3_x1_18_sig           :  bit;
  signal na3_x1_19_sig           :  bit;
  signal na3_x1_20_sig           :  bit;
  signal na3_x1_21_sig           :  bit;
  signal na3_x1_22_sig           :  bit;
  signal na3_x1_23_sig           :  bit;
  signal na3_x1_24_sig           :  bit;
  signal na3_x1_25_sig           :  bit;
  signal na3_x1_26_sig           :  bit;
  signal na3_x1_27_sig           :  bit;
  signal na3_x1_28_sig           :  bit;
  signal na3_x1_29_sig           :  bit;
  signal na3_x1_2_sig            :  bit;
  signal na3_x1_30_sig           :  bit;
  signal na3_x1_31_sig           :  bit;
  signal na3_x1_32_sig           :  bit;
  signal na3_x1_33_sig           :  bit;
  signal na3_x1_34_sig           :  bit;
  signal na3_x1_35_sig           :  bit;
  signal na3_x1_36_sig           :  bit;
  signal na3_x1_37_sig           :  bit;
  signal na3_x1_38_sig           :  bit;
  signal na3_x1_39_sig           :  bit;
  signal na3_x1_3_sig            :  bit;
  signal na3_x1_40_sig           :  bit;
  signal na3_x1_41_sig           :  bit;
  signal na3_x1_42_sig           :  bit;
  signal na3_x1_43_sig           :  bit;
  signal na3_x1_44_sig           :  bit;
  signal na3_x1_45_sig           :  bit;
  signal na3_x1_46_sig           :  bit;
  signal na3_x1_47_sig           :  bit;
  signal na3_x1_48_sig           :  bit;
  signal na3_x1_49_sig           :  bit;
  signal na3_x1_4_sig            :  bit;
  signal na3_x1_50_sig           :  bit;
  signal na3_x1_51_sig           :  bit;
  signal na3_x1_52_sig           :  bit;
  signal na3_x1_53_sig           :  bit;
  signal na3_x1_54_sig           :  bit;
  signal na3_x1_55_sig           :  bit;
  signal na3_x1_56_sig           :  bit;
  signal na3_x1_57_sig           :  bit;
  signal na3_x1_58_sig           :  bit;
  signal na3_x1_59_sig           :  bit;
  signal na3_x1_5_sig            :  bit;
  signal na3_x1_60_sig           :  bit;
  signal na3_x1_61_sig           :  bit;
  signal na3_x1_62_sig           :  bit;
  signal na3_x1_63_sig           :  bit;
  signal na3_x1_64_sig           :  bit;
  signal na3_x1_65_sig           :  bit;
  signal na3_x1_66_sig           :  bit;
  signal na3_x1_67_sig           :  bit;
  signal na3_x1_68_sig           :  bit;
  signal na3_x1_69_sig           :  bit;
  signal na3_x1_6_sig            :  bit;
  signal na3_x1_70_sig           :  bit;
  signal na3_x1_71_sig           :  bit;
  signal na3_x1_72_sig           :  bit;
  signal na3_x1_73_sig           :  bit;
  signal na3_x1_74_sig           :  bit;
  signal na3_x1_75_sig           :  bit;
  signal na3_x1_76_sig           :  bit;
  signal na3_x1_77_sig           :  bit;
  signal na3_x1_78_sig           :  bit;
  signal na3_x1_79_sig           :  bit;
  signal na3_x1_7_sig            :  bit;
  signal na3_x1_80_sig           :  bit;
  signal na3_x1_81_sig           :  bit;
  signal na3_x1_82_sig           :  bit;
  signal na3_x1_83_sig           :  bit;
  signal na3_x1_84_sig           :  bit;
  signal na3_x1_85_sig           :  bit;
  signal na3_x1_86_sig           :  bit;
  signal na3_x1_87_sig           :  bit;
  signal na3_x1_88_sig           :  bit;
  signal na3_x1_89_sig           :  bit;
  signal na3_x1_8_sig            :  bit;
  signal na3_x1_90_sig           :  bit;
  signal na3_x1_91_sig           :  bit;
  signal na3_x1_92_sig           :  bit;
  signal na3_x1_93_sig           :  bit;
  signal na3_x1_9_sig            :  bit;
  signal na3_x1_sig              :  bit;
  signal na4_x1_10_sig           :  bit;
  signal na4_x1_11_sig           :  bit;
  signal na4_x1_12_sig           :  bit;
  signal na4_x1_13_sig           :  bit;
  signal na4_x1_14_sig           :  bit;
  signal na4_x1_15_sig           :  bit;
  signal na4_x1_16_sig           :  bit;
  signal na4_x1_17_sig           :  bit;
  signal na4_x1_18_sig           :  bit;
  signal na4_x1_19_sig           :  bit;
  signal na4_x1_20_sig           :  bit;
  signal na4_x1_21_sig           :  bit;
  signal na4_x1_22_sig           :  bit;
  signal na4_x1_23_sig           :  bit;
  signal na4_x1_2_sig            :  bit;
  signal na4_x1_3_sig            :  bit;
  signal na4_x1_4_sig            :  bit;
  signal na4_x1_5_sig            :  bit;
  signal na4_x1_6_sig            :  bit;
  signal na4_x1_7_sig            :  bit;
  signal na4_x1_8_sig            :  bit;
  signal na4_x1_9_sig            :  bit;
  signal na4_x1_sig              :  bit;
  signal nao22_x1_10_sig         :  bit;
  signal nao22_x1_11_sig         :  bit;
  signal nao22_x1_12_sig         :  bit;
  signal nao22_x1_13_sig         :  bit;
  signal nao22_x1_14_sig         :  bit;
  signal nao22_x1_15_sig         :  bit;
  signal nao22_x1_16_sig         :  bit;
  signal nao22_x1_17_sig         :  bit;
  signal nao22_x1_18_sig         :  bit;
  signal nao22_x1_19_sig         :  bit;
  signal nao22_x1_20_sig         :  bit;
  signal nao22_x1_21_sig         :  bit;
  signal nao22_x1_22_sig         :  bit;
  signal nao22_x1_23_sig         :  bit;
  signal nao22_x1_24_sig         :  bit;
  signal nao22_x1_25_sig         :  bit;
  signal nao22_x1_26_sig         :  bit;
  signal nao22_x1_27_sig         :  bit;
  signal nao22_x1_28_sig         :  bit;
  signal nao22_x1_29_sig         :  bit;
  signal nao22_x1_2_sig          :  bit;
  signal nao22_x1_30_sig         :  bit;
  signal nao22_x1_31_sig         :  bit;
  signal nao22_x1_3_sig          :  bit;
  signal nao22_x1_4_sig          :  bit;
  signal nao22_x1_5_sig          :  bit;
  signal nao22_x1_6_sig          :  bit;
  signal nao22_x1_7_sig          :  bit;
  signal nao22_x1_8_sig          :  bit;
  signal nao22_x1_9_sig          :  bit;
  signal nao22_x1_sig            :  bit;
  signal nao2o22_x1_sig          :  bit;
  signal nmx2_x1_sig             :  bit;
  signal no2_x1_100_sig          :  bit;
  signal no2_x1_101_sig          :  bit;
  signal no2_x1_102_sig          :  bit;
  signal no2_x1_103_sig          :  bit;
  signal no2_x1_104_sig          :  bit;
  signal no2_x1_105_sig          :  bit;
  signal no2_x1_106_sig          :  bit;
  signal no2_x1_107_sig          :  bit;
  signal no2_x1_108_sig          :  bit;
  signal no2_x1_109_sig          :  bit;
  signal no2_x1_10_sig           :  bit;
  signal no2_x1_110_sig          :  bit;
  signal no2_x1_111_sig          :  bit;
  signal no2_x1_112_sig          :  bit;
  signal no2_x1_113_sig          :  bit;
  signal no2_x1_114_sig          :  bit;
  signal no2_x1_115_sig          :  bit;
  signal no2_x1_116_sig          :  bit;
  signal no2_x1_117_sig          :  bit;
  signal no2_x1_118_sig          :  bit;
  signal no2_x1_119_sig          :  bit;
  signal no2_x1_11_sig           :  bit;
  signal no2_x1_12_sig           :  bit;
  signal no2_x1_13_sig           :  bit;
  signal no2_x1_14_sig           :  bit;
  signal no2_x1_15_sig           :  bit;
  signal no2_x1_16_sig           :  bit;
  signal no2_x1_17_sig           :  bit;
  signal no2_x1_18_sig           :  bit;
  signal no2_x1_19_sig           :  bit;
  signal no2_x1_20_sig           :  bit;
  signal no2_x1_21_sig           :  bit;
  signal no2_x1_22_sig           :  bit;
  signal no2_x1_23_sig           :  bit;
  signal no2_x1_24_sig           :  bit;
  signal no2_x1_25_sig           :  bit;
  signal no2_x1_26_sig           :  bit;
  signal no2_x1_27_sig           :  bit;
  signal no2_x1_28_sig           :  bit;
  signal no2_x1_29_sig           :  bit;
  signal no2_x1_2_sig            :  bit;
  signal no2_x1_30_sig           :  bit;
  signal no2_x1_31_sig           :  bit;
  signal no2_x1_32_sig           :  bit;
  signal no2_x1_33_sig           :  bit;
  signal no2_x1_34_sig           :  bit;
  signal no2_x1_35_sig           :  bit;
  signal no2_x1_36_sig           :  bit;
  signal no2_x1_37_sig           :  bit;
  signal no2_x1_38_sig           :  bit;
  signal no2_x1_39_sig           :  bit;
  signal no2_x1_3_sig            :  bit;
  signal no2_x1_40_sig           :  bit;
  signal no2_x1_41_sig           :  bit;
  signal no2_x1_42_sig           :  bit;
  signal no2_x1_43_sig           :  bit;
  signal no2_x1_44_sig           :  bit;
  signal no2_x1_45_sig           :  bit;
  signal no2_x1_46_sig           :  bit;
  signal no2_x1_47_sig           :  bit;
  signal no2_x1_48_sig           :  bit;
  signal no2_x1_49_sig           :  bit;
  signal no2_x1_4_sig            :  bit;
  signal no2_x1_50_sig           :  bit;
  signal no2_x1_51_sig           :  bit;
  signal no2_x1_52_sig           :  bit;
  signal no2_x1_53_sig           :  bit;
  signal no2_x1_54_sig           :  bit;
  signal no2_x1_55_sig           :  bit;
  signal no2_x1_56_sig           :  bit;
  signal no2_x1_57_sig           :  bit;
  signal no2_x1_58_sig           :  bit;
  signal no2_x1_59_sig           :  bit;
  signal no2_x1_5_sig            :  bit;
  signal no2_x1_60_sig           :  bit;
  signal no2_x1_61_sig           :  bit;
  signal no2_x1_62_sig           :  bit;
  signal no2_x1_63_sig           :  bit;
  signal no2_x1_64_sig           :  bit;
  signal no2_x1_65_sig           :  bit;
  signal no2_x1_66_sig           :  bit;
  signal no2_x1_67_sig           :  bit;
  signal no2_x1_68_sig           :  bit;
  signal no2_x1_69_sig           :  bit;
  signal no2_x1_6_sig            :  bit;
  signal no2_x1_70_sig           :  bit;
  signal no2_x1_71_sig           :  bit;
  signal no2_x1_72_sig           :  bit;
  signal no2_x1_73_sig           :  bit;
  signal no2_x1_74_sig           :  bit;
  signal no2_x1_75_sig           :  bit;
  signal no2_x1_76_sig           :  bit;
  signal no2_x1_77_sig           :  bit;
  signal no2_x1_78_sig           :  bit;
  signal no2_x1_79_sig           :  bit;
  signal no2_x1_7_sig            :  bit;
  signal no2_x1_80_sig           :  bit;
  signal no2_x1_81_sig           :  bit;
  signal no2_x1_82_sig           :  bit;
  signal no2_x1_83_sig           :  bit;
  signal no2_x1_84_sig           :  bit;
  signal no2_x1_85_sig           :  bit;
  signal no2_x1_86_sig           :  bit;
  signal no2_x1_87_sig           :  bit;
  signal no2_x1_88_sig           :  bit;
  signal no2_x1_89_sig           :  bit;
  signal no2_x1_8_sig            :  bit;
  signal no2_x1_90_sig           :  bit;
  signal no2_x1_91_sig           :  bit;
  signal no2_x1_92_sig           :  bit;
  signal no2_x1_93_sig           :  bit;
  signal no2_x1_94_sig           :  bit;
  signal no2_x1_95_sig           :  bit;
  signal no2_x1_96_sig           :  bit;
  signal no2_x1_97_sig           :  bit;
  signal no2_x1_98_sig           :  bit;
  signal no2_x1_99_sig           :  bit;
  signal no2_x1_9_sig            :  bit;
  signal no2_x1_sig              :  bit;
  signal no3_x1_10_sig           :  bit;
  signal no3_x1_11_sig           :  bit;
  signal no3_x1_12_sig           :  bit;
  signal no3_x1_13_sig           :  bit;
  signal no3_x1_14_sig           :  bit;
  signal no3_x1_15_sig           :  bit;
  signal no3_x1_16_sig           :  bit;
  signal no3_x1_17_sig           :  bit;
  signal no3_x1_18_sig           :  bit;
  signal no3_x1_19_sig           :  bit;
  signal no3_x1_20_sig           :  bit;
  signal no3_x1_21_sig           :  bit;
  signal no3_x1_22_sig           :  bit;
  signal no3_x1_2_sig            :  bit;
  signal no3_x1_3_sig            :  bit;
  signal no3_x1_4_sig            :  bit;
  signal no3_x1_5_sig            :  bit;
  signal no3_x1_6_sig            :  bit;
  signal no3_x1_7_sig            :  bit;
  signal no3_x1_8_sig            :  bit;
  signal no3_x1_9_sig            :  bit;
  signal no3_x1_sig              :  bit;
  signal no4_x1_10_sig           :  bit;
  signal no4_x1_11_sig           :  bit;
  signal no4_x1_12_sig           :  bit;
  signal no4_x1_13_sig           :  bit;
  signal no4_x1_14_sig           :  bit;
  signal no4_x1_15_sig           :  bit;
  signal no4_x1_16_sig           :  bit;
  signal no4_x1_17_sig           :  bit;
  signal no4_x1_18_sig           :  bit;
  signal no4_x1_19_sig           :  bit;
  signal no4_x1_20_sig           :  bit;
  signal no4_x1_21_sig           :  bit;
  signal no4_x1_22_sig           :  bit;
  signal no4_x1_23_sig           :  bit;
  signal no4_x1_24_sig           :  bit;
  signal no4_x1_25_sig           :  bit;
  signal no4_x1_26_sig           :  bit;
  signal no4_x1_27_sig           :  bit;
  signal no4_x1_28_sig           :  bit;
  signal no4_x1_29_sig           :  bit;
  signal no4_x1_2_sig            :  bit;
  signal no4_x1_3_sig            :  bit;
  signal no4_x1_4_sig            :  bit;
  signal no4_x1_5_sig            :  bit;
  signal no4_x1_6_sig            :  bit;
  signal no4_x1_7_sig            :  bit;
  signal no4_x1_8_sig            :  bit;
  signal no4_x1_9_sig            :  bit;
  signal no4_x1_sig              :  bit;
  signal noa22_x1_10_sig         :  bit;
  signal noa22_x1_11_sig         :  bit;
  signal noa22_x1_12_sig         :  bit;
  signal noa22_x1_13_sig         :  bit;
  signal noa22_x1_2_sig          :  bit;
  signal noa22_x1_3_sig          :  bit;
  signal noa22_x1_4_sig          :  bit;
  signal noa22_x1_5_sig          :  bit;
  signal noa22_x1_6_sig          :  bit;
  signal noa22_x1_7_sig          :  bit;
  signal noa22_x1_8_sig          :  bit;
  signal noa22_x1_9_sig          :  bit;
  signal noa22_x1_sig            :  bit;
  signal noa2a2a23_x1_10_sig     :  bit;
  signal noa2a2a23_x1_11_sig     :  bit;
  signal noa2a2a23_x1_12_sig     :  bit;
  signal noa2a2a23_x1_13_sig     :  bit;
  signal noa2a2a23_x1_14_sig     :  bit;
  signal noa2a2a23_x1_15_sig     :  bit;
  signal noa2a2a23_x1_16_sig     :  bit;
  signal noa2a2a23_x1_17_sig     :  bit;
  signal noa2a2a23_x1_18_sig     :  bit;
  signal noa2a2a23_x1_19_sig     :  bit;
  signal noa2a2a23_x1_20_sig     :  bit;
  signal noa2a2a23_x1_21_sig     :  bit;
  signal noa2a2a23_x1_22_sig     :  bit;
  signal noa2a2a23_x1_23_sig     :  bit;
  signal noa2a2a23_x1_24_sig     :  bit;
  signal noa2a2a23_x1_25_sig     :  bit;
  signal noa2a2a23_x1_26_sig     :  bit;
  signal noa2a2a23_x1_27_sig     :  bit;
  signal noa2a2a23_x1_28_sig     :  bit;
  signal noa2a2a23_x1_29_sig     :  bit;
  signal noa2a2a23_x1_2_sig      :  bit;
  signal noa2a2a23_x1_30_sig     :  bit;
  signal noa2a2a23_x1_31_sig     :  bit;
  signal noa2a2a23_x1_3_sig      :  bit;
  signal noa2a2a23_x1_4_sig      :  bit;
  signal noa2a2a23_x1_5_sig      :  bit;
  signal noa2a2a23_x1_6_sig      :  bit;
  signal noa2a2a23_x1_7_sig      :  bit;
  signal noa2a2a23_x1_8_sig      :  bit;
  signal noa2a2a23_x1_9_sig      :  bit;
  signal noa2a2a23_x1_sig        :  bit;
  signal not_adc_i               :  bit;
  signal not_add_i               :  bit;
  signal not_and_i               :  bit;
  signal not_aux0                :  bit;
  signal not_aux1                :  bit;
  signal not_aux10               :  bit;
  signal not_aux100              :  bit;
  signal not_aux101              :  bit;
  signal not_aux102              :  bit;
  signal not_aux103              :  bit;
  signal not_aux104              :  bit;
  signal not_aux105              :  bit;
  signal not_aux106              :  bit;
  signal not_aux107              :  bit;
  signal not_aux111              :  bit;
  signal not_aux112              :  bit;
  signal not_aux115              :  bit;
  signal not_aux117              :  bit;
  signal not_aux118              :  bit;
  signal not_aux12               :  bit;
  signal not_aux125              :  bit;
  signal not_aux126              :  bit;
  signal not_aux128              :  bit;
  signal not_aux129              :  bit;
  signal not_aux13               :  bit;
  signal not_aux132              :  bit;
  signal not_aux133              :  bit;
  signal not_aux136              :  bit;
  signal not_aux137              :  bit;
  signal not_aux14               :  bit;
  signal not_aux146              :  bit;
  signal not_aux148              :  bit;
  signal not_aux149              :  bit;
  signal not_aux151              :  bit;
  signal not_aux157              :  bit;
  signal not_aux158              :  bit;
  signal not_aux159              :  bit;
  signal not_aux16               :  bit;
  signal not_aux160              :  bit;
  signal not_aux161              :  bit;
  signal not_aux162              :  bit;
  signal not_aux166              :  bit;
  signal not_aux169              :  bit;
  signal not_aux172              :  bit;
  signal not_aux173              :  bit;
  signal not_aux174              :  bit;
  signal not_aux177              :  bit;
  signal not_aux178              :  bit;
  signal not_aux18               :  bit;
  signal not_aux181              :  bit;
  signal not_aux182              :  bit;
  signal not_aux183              :  bit;
  signal not_aux185              :  bit;
  signal not_aux187              :  bit;
  signal not_aux188              :  bit;
  signal not_aux192              :  bit;
  signal not_aux193              :  bit;
  signal not_aux20               :  bit;
  signal not_aux200              :  bit;
  signal not_aux202              :  bit;
  signal not_aux203              :  bit;
  signal not_aux204              :  bit;
  signal not_aux205              :  bit;
  signal not_aux22               :  bit;
  signal not_aux23               :  bit;
  signal not_aux24               :  bit;
  signal not_aux26               :  bit;
  signal not_aux27               :  bit;
  signal not_aux29               :  bit;
  signal not_aux30               :  bit;
  signal not_aux34               :  bit;
  signal not_aux37               :  bit;
  signal not_aux4                :  bit;
  signal not_aux40               :  bit;
  signal not_aux44               :  bit;
  signal not_aux51               :  bit;
  signal not_aux52               :  bit;
  signal not_aux53               :  bit;
  signal not_aux54               :  bit;
  signal not_aux55               :  bit;
  signal not_aux56               :  bit;
  signal not_aux57               :  bit;
  signal not_aux58               :  bit;
  signal not_aux59               :  bit;
  signal not_aux6                :  bit;
  signal not_aux60               :  bit;
  signal not_aux61               :  bit;
  signal not_aux62               :  bit;
  signal not_aux63               :  bit;
  signal not_aux64               :  bit;
  signal not_aux65               :  bit;
  signal not_aux66               :  bit;
  signal not_aux67               :  bit;
  signal not_aux68               :  bit;
  signal not_aux69               :  bit;
  signal not_aux70               :  bit;
  signal not_aux73               :  bit;
  signal not_aux74               :  bit;
  signal not_aux75               :  bit;
  signal not_aux76               :  bit;
  signal not_aux77               :  bit;
  signal not_aux78               :  bit;
  signal not_aux79               :  bit;
  signal not_aux80               :  bit;
  signal not_aux81               :  bit;
  signal not_aux82               :  bit;
  signal not_aux83               :  bit;
  signal not_aux84               :  bit;
  signal not_aux85               :  bit;
  signal not_aux86               :  bit;
  signal not_aux87               :  bit;
  signal not_aux88               :  bit;
  signal not_aux89               :  bit;
  signal not_aux90               :  bit;
  signal not_aux91               :  bit;
  signal not_aux92               :  bit;
  signal not_aux93               :  bit;
  signal not_aux94               :  bit;
  signal not_aux95               :  bit;
  signal not_aux96               :  bit;
  signal not_aux97               :  bit;
  signal not_aux98               :  bit;
  signal not_aux99               :  bit;
  signal not_bic_i               :  bit;
  signal not_branch_t            :  bit;
  signal not_cmn_i               :  bit;
  signal not_cmp_i               :  bit;
  signal not_cond                :  bit;
  signal not_condv               :  bit;
  signal not_cry                 :  bit;
  signal not_dec2exe_push        :  bit;
  signal not_eor_i               :  bit;
  signal not_exe_wb              :  bit;
  signal not_ldm_i               :  bit;
  signal not_ldr_i               :  bit;
  signal not_ldrb_i              :  bit;
  signal not_mov_i               :  bit;
  signal not_mtrans_t            :  bit;
  signal not_mvn_i               :  bit;
  signal not_neg                 :  bit;
  signal not_operv               :  bit;
  signal not_p760_120_def_0      :  bit;
  signal not_p760_120_def_5      :  bit;
  signal not_p760_120_def_6      :  bit;
  signal not_p760_120_def_7      :  bit;
  signal not_p760_120_def_8      :  bit;
  signal not_p760_120_reddef_194 :  bit;
  signal not_reg_pcv             :  bit;
  signal not_regop_t             :  bit;
  signal not_rsb_i               :  bit;
  signal not_rsc_i               :  bit;
  signal not_rvalid1             :  bit;
  signal not_sbc_i               :  bit;
  signal not_stm_i               :  bit;
  signal not_str_i               :  bit;
  signal not_strb_i              :  bit;
  signal not_sub_i               :  bit;
  signal not_teq_i               :  bit;
  signal not_trans_t             :  bit;
  signal not_tst_i               :  bit;
  signal not_zero                :  bit;
  signal nxr2_x1_100_sig         :  bit;
  signal nxr2_x1_101_sig         :  bit;
  signal nxr2_x1_102_sig         :  bit;
  signal nxr2_x1_103_sig         :  bit;
  signal nxr2_x1_104_sig         :  bit;
  signal nxr2_x1_105_sig         :  bit;
  signal nxr2_x1_106_sig         :  bit;
  signal nxr2_x1_107_sig         :  bit;
  signal nxr2_x1_108_sig         :  bit;
  signal nxr2_x1_109_sig         :  bit;
  signal nxr2_x1_10_sig          :  bit;
  signal nxr2_x1_110_sig         :  bit;
  signal nxr2_x1_111_sig         :  bit;
  signal nxr2_x1_112_sig         :  bit;
  signal nxr2_x1_113_sig         :  bit;
  signal nxr2_x1_114_sig         :  bit;
  signal nxr2_x1_115_sig         :  bit;
  signal nxr2_x1_116_sig         :  bit;
  signal nxr2_x1_117_sig         :  bit;
  signal nxr2_x1_118_sig         :  bit;
  signal nxr2_x1_119_sig         :  bit;
  signal nxr2_x1_11_sig          :  bit;
  signal nxr2_x1_120_sig         :  bit;
  signal nxr2_x1_121_sig         :  bit;
  signal nxr2_x1_122_sig         :  bit;
  signal nxr2_x1_123_sig         :  bit;
  signal nxr2_x1_124_sig         :  bit;
  signal nxr2_x1_125_sig         :  bit;
  signal nxr2_x1_126_sig         :  bit;
  signal nxr2_x1_127_sig         :  bit;
  signal nxr2_x1_128_sig         :  bit;
  signal nxr2_x1_129_sig         :  bit;
  signal nxr2_x1_12_sig          :  bit;
  signal nxr2_x1_130_sig         :  bit;
  signal nxr2_x1_131_sig         :  bit;
  signal nxr2_x1_132_sig         :  bit;
  signal nxr2_x1_133_sig         :  bit;
  signal nxr2_x1_134_sig         :  bit;
  signal nxr2_x1_135_sig         :  bit;
  signal nxr2_x1_136_sig         :  bit;
  signal nxr2_x1_137_sig         :  bit;
  signal nxr2_x1_138_sig         :  bit;
  signal nxr2_x1_139_sig         :  bit;
  signal nxr2_x1_13_sig          :  bit;
  signal nxr2_x1_140_sig         :  bit;
  signal nxr2_x1_141_sig         :  bit;
  signal nxr2_x1_142_sig         :  bit;
  signal nxr2_x1_143_sig         :  bit;
  signal nxr2_x1_14_sig          :  bit;
  signal nxr2_x1_15_sig          :  bit;
  signal nxr2_x1_16_sig          :  bit;
  signal nxr2_x1_17_sig          :  bit;
  signal nxr2_x1_18_sig          :  bit;
  signal nxr2_x1_19_sig          :  bit;
  signal nxr2_x1_20_sig          :  bit;
  signal nxr2_x1_21_sig          :  bit;
  signal nxr2_x1_22_sig          :  bit;
  signal nxr2_x1_23_sig          :  bit;
  signal nxr2_x1_24_sig          :  bit;
  signal nxr2_x1_25_sig          :  bit;
  signal nxr2_x1_26_sig          :  bit;
  signal nxr2_x1_27_sig          :  bit;
  signal nxr2_x1_28_sig          :  bit;
  signal nxr2_x1_29_sig          :  bit;
  signal nxr2_x1_2_sig           :  bit;
  signal nxr2_x1_30_sig          :  bit;
  signal nxr2_x1_31_sig          :  bit;
  signal nxr2_x1_32_sig          :  bit;
  signal nxr2_x1_33_sig          :  bit;
  signal nxr2_x1_34_sig          :  bit;
  signal nxr2_x1_35_sig          :  bit;
  signal nxr2_x1_36_sig          :  bit;
  signal nxr2_x1_37_sig          :  bit;
  signal nxr2_x1_38_sig          :  bit;
  signal nxr2_x1_39_sig          :  bit;
  signal nxr2_x1_3_sig           :  bit;
  signal nxr2_x1_40_sig          :  bit;
  signal nxr2_x1_41_sig          :  bit;
  signal nxr2_x1_42_sig          :  bit;
  signal nxr2_x1_43_sig          :  bit;
  signal nxr2_x1_44_sig          :  bit;
  signal nxr2_x1_45_sig          :  bit;
  signal nxr2_x1_46_sig          :  bit;
  signal nxr2_x1_47_sig          :  bit;
  signal nxr2_x1_48_sig          :  bit;
  signal nxr2_x1_49_sig          :  bit;
  signal nxr2_x1_4_sig           :  bit;
  signal nxr2_x1_50_sig          :  bit;
  signal nxr2_x1_51_sig          :  bit;
  signal nxr2_x1_52_sig          :  bit;
  signal nxr2_x1_53_sig          :  bit;
  signal nxr2_x1_54_sig          :  bit;
  signal nxr2_x1_55_sig          :  bit;
  signal nxr2_x1_56_sig          :  bit;
  signal nxr2_x1_57_sig          :  bit;
  signal nxr2_x1_58_sig          :  bit;
  signal nxr2_x1_59_sig          :  bit;
  signal nxr2_x1_5_sig           :  bit;
  signal nxr2_x1_60_sig          :  bit;
  signal nxr2_x1_61_sig          :  bit;
  signal nxr2_x1_62_sig          :  bit;
  signal nxr2_x1_63_sig          :  bit;
  signal nxr2_x1_64_sig          :  bit;
  signal nxr2_x1_65_sig          :  bit;
  signal nxr2_x1_66_sig          :  bit;
  signal nxr2_x1_67_sig          :  bit;
  signal nxr2_x1_68_sig          :  bit;
  signal nxr2_x1_69_sig          :  bit;
  signal nxr2_x1_6_sig           :  bit;
  signal nxr2_x1_70_sig          :  bit;
  signal nxr2_x1_71_sig          :  bit;
  signal nxr2_x1_72_sig          :  bit;
  signal nxr2_x1_73_sig          :  bit;
  signal nxr2_x1_74_sig          :  bit;
  signal nxr2_x1_75_sig          :  bit;
  signal nxr2_x1_76_sig          :  bit;
  signal nxr2_x1_77_sig          :  bit;
  signal nxr2_x1_78_sig          :  bit;
  signal nxr2_x1_79_sig          :  bit;
  signal nxr2_x1_7_sig           :  bit;
  signal nxr2_x1_80_sig          :  bit;
  signal nxr2_x1_81_sig          :  bit;
  signal nxr2_x1_82_sig          :  bit;
  signal nxr2_x1_83_sig          :  bit;
  signal nxr2_x1_84_sig          :  bit;
  signal nxr2_x1_85_sig          :  bit;
  signal nxr2_x1_86_sig          :  bit;
  signal nxr2_x1_87_sig          :  bit;
  signal nxr2_x1_88_sig          :  bit;
  signal nxr2_x1_89_sig          :  bit;
  signal nxr2_x1_8_sig           :  bit;
  signal nxr2_x1_90_sig          :  bit;
  signal nxr2_x1_91_sig          :  bit;
  signal nxr2_x1_92_sig          :  bit;
  signal nxr2_x1_93_sig          :  bit;
  signal nxr2_x1_94_sig          :  bit;
  signal nxr2_x1_95_sig          :  bit;
  signal nxr2_x1_96_sig          :  bit;
  signal nxr2_x1_97_sig          :  bit;
  signal nxr2_x1_98_sig          :  bit;
  signal nxr2_x1_99_sig          :  bit;
  signal nxr2_x1_9_sig           :  bit;
  signal nxr2_x1_sig             :  bit;
  signal o2_x2_100_sig           :  bit;
  signal o2_x2_101_sig           :  bit;
  signal o2_x2_102_sig           :  bit;
  signal o2_x2_103_sig           :  bit;
  signal o2_x2_104_sig           :  bit;
  signal o2_x2_105_sig           :  bit;
  signal o2_x2_106_sig           :  bit;
  signal o2_x2_107_sig           :  bit;
  signal o2_x2_108_sig           :  bit;
  signal o2_x2_109_sig           :  bit;
  signal o2_x2_10_sig            :  bit;
  signal o2_x2_110_sig           :  bit;
  signal o2_x2_111_sig           :  bit;
  signal o2_x2_112_sig           :  bit;
  signal o2_x2_113_sig           :  bit;
  signal o2_x2_114_sig           :  bit;
  signal o2_x2_115_sig           :  bit;
  signal o2_x2_116_sig           :  bit;
  signal o2_x2_117_sig           :  bit;
  signal o2_x2_118_sig           :  bit;
  signal o2_x2_119_sig           :  bit;
  signal o2_x2_11_sig            :  bit;
  signal o2_x2_120_sig           :  bit;
  signal o2_x2_121_sig           :  bit;
  signal o2_x2_122_sig           :  bit;
  signal o2_x2_123_sig           :  bit;
  signal o2_x2_124_sig           :  bit;
  signal o2_x2_125_sig           :  bit;
  signal o2_x2_126_sig           :  bit;
  signal o2_x2_127_sig           :  bit;
  signal o2_x2_128_sig           :  bit;
  signal o2_x2_129_sig           :  bit;
  signal o2_x2_12_sig            :  bit;
  signal o2_x2_130_sig           :  bit;
  signal o2_x2_13_sig            :  bit;
  signal o2_x2_14_sig            :  bit;
  signal o2_x2_15_sig            :  bit;
  signal o2_x2_16_sig            :  bit;
  signal o2_x2_17_sig            :  bit;
  signal o2_x2_18_sig            :  bit;
  signal o2_x2_19_sig            :  bit;
  signal o2_x2_20_sig            :  bit;
  signal o2_x2_21_sig            :  bit;
  signal o2_x2_22_sig            :  bit;
  signal o2_x2_23_sig            :  bit;
  signal o2_x2_24_sig            :  bit;
  signal o2_x2_25_sig            :  bit;
  signal o2_x2_26_sig            :  bit;
  signal o2_x2_27_sig            :  bit;
  signal o2_x2_28_sig            :  bit;
  signal o2_x2_29_sig            :  bit;
  signal o2_x2_2_sig             :  bit;
  signal o2_x2_30_sig            :  bit;
  signal o2_x2_31_sig            :  bit;
  signal o2_x2_32_sig            :  bit;
  signal o2_x2_33_sig            :  bit;
  signal o2_x2_34_sig            :  bit;
  signal o2_x2_35_sig            :  bit;
  signal o2_x2_36_sig            :  bit;
  signal o2_x2_37_sig            :  bit;
  signal o2_x2_38_sig            :  bit;
  signal o2_x2_39_sig            :  bit;
  signal o2_x2_3_sig             :  bit;
  signal o2_x2_40_sig            :  bit;
  signal o2_x2_41_sig            :  bit;
  signal o2_x2_42_sig            :  bit;
  signal o2_x2_43_sig            :  bit;
  signal o2_x2_44_sig            :  bit;
  signal o2_x2_45_sig            :  bit;
  signal o2_x2_46_sig            :  bit;
  signal o2_x2_47_sig            :  bit;
  signal o2_x2_48_sig            :  bit;
  signal o2_x2_49_sig            :  bit;
  signal o2_x2_4_sig             :  bit;
  signal o2_x2_50_sig            :  bit;
  signal o2_x2_51_sig            :  bit;
  signal o2_x2_52_sig            :  bit;
  signal o2_x2_53_sig            :  bit;
  signal o2_x2_54_sig            :  bit;
  signal o2_x2_55_sig            :  bit;
  signal o2_x2_56_sig            :  bit;
  signal o2_x2_57_sig            :  bit;
  signal o2_x2_58_sig            :  bit;
  signal o2_x2_59_sig            :  bit;
  signal o2_x2_5_sig             :  bit;
  signal o2_x2_60_sig            :  bit;
  signal o2_x2_61_sig            :  bit;
  signal o2_x2_62_sig            :  bit;
  signal o2_x2_63_sig            :  bit;
  signal o2_x2_64_sig            :  bit;
  signal o2_x2_65_sig            :  bit;
  signal o2_x2_66_sig            :  bit;
  signal o2_x2_67_sig            :  bit;
  signal o2_x2_68_sig            :  bit;
  signal o2_x2_69_sig            :  bit;
  signal o2_x2_6_sig             :  bit;
  signal o2_x2_70_sig            :  bit;
  signal o2_x2_71_sig            :  bit;
  signal o2_x2_72_sig            :  bit;
  signal o2_x2_73_sig            :  bit;
  signal o2_x2_74_sig            :  bit;
  signal o2_x2_75_sig            :  bit;
  signal o2_x2_76_sig            :  bit;
  signal o2_x2_77_sig            :  bit;
  signal o2_x2_78_sig            :  bit;
  signal o2_x2_79_sig            :  bit;
  signal o2_x2_7_sig             :  bit;
  signal o2_x2_80_sig            :  bit;
  signal o2_x2_81_sig            :  bit;
  signal o2_x2_82_sig            :  bit;
  signal o2_x2_83_sig            :  bit;
  signal o2_x2_84_sig            :  bit;
  signal o2_x2_85_sig            :  bit;
  signal o2_x2_86_sig            :  bit;
  signal o2_x2_87_sig            :  bit;
  signal o2_x2_88_sig            :  bit;
  signal o2_x2_89_sig            :  bit;
  signal o2_x2_8_sig             :  bit;
  signal o2_x2_90_sig            :  bit;
  signal o2_x2_91_sig            :  bit;
  signal o2_x2_92_sig            :  bit;
  signal o2_x2_93_sig            :  bit;
  signal o2_x2_94_sig            :  bit;
  signal o2_x2_95_sig            :  bit;
  signal o2_x2_96_sig            :  bit;
  signal o2_x2_97_sig            :  bit;
  signal o2_x2_98_sig            :  bit;
  signal o2_x2_99_sig            :  bit;
  signal o2_x2_9_sig             :  bit;
  signal o2_x2_sig               :  bit;
  signal o3_x2_10_sig            :  bit;
  signal o3_x2_11_sig            :  bit;
  signal o3_x2_12_sig            :  bit;
  signal o3_x2_13_sig            :  bit;
  signal o3_x2_14_sig            :  bit;
  signal o3_x2_15_sig            :  bit;
  signal o3_x2_16_sig            :  bit;
  signal o3_x2_17_sig            :  bit;
  signal o3_x2_18_sig            :  bit;
  signal o3_x2_19_sig            :  bit;
  signal o3_x2_20_sig            :  bit;
  signal o3_x2_21_sig            :  bit;
  signal o3_x2_22_sig            :  bit;
  signal o3_x2_23_sig            :  bit;
  signal o3_x2_24_sig            :  bit;
  signal o3_x2_25_sig            :  bit;
  signal o3_x2_26_sig            :  bit;
  signal o3_x2_27_sig            :  bit;
  signal o3_x2_28_sig            :  bit;
  signal o3_x2_29_sig            :  bit;
  signal o3_x2_2_sig             :  bit;
  signal o3_x2_30_sig            :  bit;
  signal o3_x2_31_sig            :  bit;
  signal o3_x2_32_sig            :  bit;
  signal o3_x2_33_sig            :  bit;
  signal o3_x2_34_sig            :  bit;
  signal o3_x2_35_sig            :  bit;
  signal o3_x2_36_sig            :  bit;
  signal o3_x2_37_sig            :  bit;
  signal o3_x2_38_sig            :  bit;
  signal o3_x2_39_sig            :  bit;
  signal o3_x2_3_sig             :  bit;
  signal o3_x2_40_sig            :  bit;
  signal o3_x2_41_sig            :  bit;
  signal o3_x2_42_sig            :  bit;
  signal o3_x2_43_sig            :  bit;
  signal o3_x2_44_sig            :  bit;
  signal o3_x2_45_sig            :  bit;
  signal o3_x2_46_sig            :  bit;
  signal o3_x2_47_sig            :  bit;
  signal o3_x2_48_sig            :  bit;
  signal o3_x2_49_sig            :  bit;
  signal o3_x2_4_sig             :  bit;
  signal o3_x2_50_sig            :  bit;
  signal o3_x2_51_sig            :  bit;
  signal o3_x2_52_sig            :  bit;
  signal o3_x2_53_sig            :  bit;
  signal o3_x2_54_sig            :  bit;
  signal o3_x2_55_sig            :  bit;
  signal o3_x2_5_sig             :  bit;
  signal o3_x2_6_sig             :  bit;
  signal o3_x2_7_sig             :  bit;
  signal o3_x2_8_sig             :  bit;
  signal o3_x2_9_sig             :  bit;
  signal o3_x2_sig               :  bit;
  signal o4_x2_2_sig             :  bit;
  signal o4_x2_3_sig             :  bit;
  signal o4_x2_4_sig             :  bit;
  signal o4_x2_5_sig             :  bit;
  signal o4_x2_6_sig             :  bit;
  signal o4_x2_7_sig             :  bit;
  signal o4_x2_8_sig             :  bit;
  signal o4_x2_sig               :  bit;
  signal oa22_x2_10_sig          :  bit;
  signal oa22_x2_11_sig          :  bit;
  signal oa22_x2_12_sig          :  bit;
  signal oa22_x2_13_sig          :  bit;
  signal oa22_x2_14_sig          :  bit;
  signal oa22_x2_15_sig          :  bit;
  signal oa22_x2_16_sig          :  bit;
  signal oa22_x2_17_sig          :  bit;
  signal oa22_x2_2_sig           :  bit;
  signal oa22_x2_3_sig           :  bit;
  signal oa22_x2_4_sig           :  bit;
  signal oa22_x2_5_sig           :  bit;
  signal oa22_x2_6_sig           :  bit;
  signal oa22_x2_7_sig           :  bit;
  signal oa22_x2_8_sig           :  bit;
  signal oa22_x2_9_sig           :  bit;
  signal oa22_x2_sig             :  bit;
  signal oa2a22_x2_sig           :  bit;
  signal oa2ao222_x2_10_sig      :  bit;
  signal oa2ao222_x2_11_sig      :  bit;
  signal oa2ao222_x2_12_sig      :  bit;
  signal oa2ao222_x2_13_sig      :  bit;
  signal oa2ao222_x2_14_sig      :  bit;
  signal oa2ao222_x2_15_sig      :  bit;
  signal oa2ao222_x2_16_sig      :  bit;
  signal oa2ao222_x2_17_sig      :  bit;
  signal oa2ao222_x2_18_sig      :  bit;
  signal oa2ao222_x2_19_sig      :  bit;
  signal oa2ao222_x2_20_sig      :  bit;
  signal oa2ao222_x2_21_sig      :  bit;
  signal oa2ao222_x2_22_sig      :  bit;
  signal oa2ao222_x2_23_sig      :  bit;
  signal oa2ao222_x2_24_sig      :  bit;
  signal oa2ao222_x2_25_sig      :  bit;
  signal oa2ao222_x2_26_sig      :  bit;
  signal oa2ao222_x2_27_sig      :  bit;
  signal oa2ao222_x2_28_sig      :  bit;
  signal oa2ao222_x2_29_sig      :  bit;
  signal oa2ao222_x2_2_sig       :  bit;
  signal oa2ao222_x2_30_sig      :  bit;
  signal oa2ao222_x2_31_sig      :  bit;
  signal oa2ao222_x2_32_sig      :  bit;
  signal oa2ao222_x2_33_sig      :  bit;
  signal oa2ao222_x2_34_sig      :  bit;
  signal oa2ao222_x2_35_sig      :  bit;
  signal oa2ao222_x2_36_sig      :  bit;
  signal oa2ao222_x2_37_sig      :  bit;
  signal oa2ao222_x2_38_sig      :  bit;
  signal oa2ao222_x2_3_sig       :  bit;
  signal oa2ao222_x2_4_sig       :  bit;
  signal oa2ao222_x2_5_sig       :  bit;
  signal oa2ao222_x2_6_sig       :  bit;
  signal oa2ao222_x2_7_sig       :  bit;
  signal oa2ao222_x2_8_sig       :  bit;
  signal oa2ao222_x2_9_sig       :  bit;
  signal oa2ao222_x2_sig         :  bit;
  signal on12_x1_2_sig           :  bit;
  signal on12_x1_3_sig           :  bit;
  signal on12_x1_4_sig           :  bit;
  signal on12_x1_5_sig           :  bit;
  signal on12_x1_6_sig           :  bit;
  signal on12_x1_7_sig           :  bit;
  signal on12_x1_8_sig           :  bit;
  signal on12_x1_9_sig           :  bit;
  signal on12_x1_sig             :  bit;
  signal one_sig                 :  bit;
  signal orr_i                   :  bit;
  signal p760_120_def_0          :  bit;
  signal p760_120_def_1          :  bit;
  signal p760_120_def_4          :  bit;
  signal p760_120_def_5          :  bit;
  signal p760_120_def_6          :  bit;
  signal p760_120_def_8          :  bit;
  signal p760_120_def_9          :  bit;
  signal p760_120_reddef_194     :  bit;
  signal regop_t                 :  bit;
  signal shift_rrx               :  bit;
  signal strb_i                  :  bit;
  signal teq_i                   :  bit;
  signal trans_t                 :  bit;
  signal xr2_x1_100_sig          :  bit;
  signal xr2_x1_101_sig          :  bit;
  signal xr2_x1_102_sig          :  bit;
  signal xr2_x1_103_sig          :  bit;
  signal xr2_x1_104_sig          :  bit;
  signal xr2_x1_105_sig          :  bit;
  signal xr2_x1_106_sig          :  bit;
  signal xr2_x1_107_sig          :  bit;
  signal xr2_x1_108_sig          :  bit;
  signal xr2_x1_109_sig          :  bit;
  signal xr2_x1_10_sig           :  bit;
  signal xr2_x1_110_sig          :  bit;
  signal xr2_x1_111_sig          :  bit;
  signal xr2_x1_112_sig          :  bit;
  signal xr2_x1_113_sig          :  bit;
  signal xr2_x1_114_sig          :  bit;
  signal xr2_x1_115_sig          :  bit;
  signal xr2_x1_116_sig          :  bit;
  signal xr2_x1_117_sig          :  bit;
  signal xr2_x1_118_sig          :  bit;
  signal xr2_x1_119_sig          :  bit;
  signal xr2_x1_11_sig           :  bit;
  signal xr2_x1_120_sig          :  bit;
  signal xr2_x1_121_sig          :  bit;
  signal xr2_x1_122_sig          :  bit;
  signal xr2_x1_123_sig          :  bit;
  signal xr2_x1_124_sig          :  bit;
  signal xr2_x1_125_sig          :  bit;
  signal xr2_x1_126_sig          :  bit;
  signal xr2_x1_127_sig          :  bit;
  signal xr2_x1_128_sig          :  bit;
  signal xr2_x1_129_sig          :  bit;
  signal xr2_x1_12_sig           :  bit;
  signal xr2_x1_130_sig          :  bit;
  signal xr2_x1_131_sig          :  bit;
  signal xr2_x1_132_sig          :  bit;
  signal xr2_x1_133_sig          :  bit;
  signal xr2_x1_134_sig          :  bit;
  signal xr2_x1_135_sig          :  bit;
  signal xr2_x1_136_sig          :  bit;
  signal xr2_x1_137_sig          :  bit;
  signal xr2_x1_138_sig          :  bit;
  signal xr2_x1_139_sig          :  bit;
  signal xr2_x1_13_sig           :  bit;
  signal xr2_x1_140_sig          :  bit;
  signal xr2_x1_141_sig          :  bit;
  signal xr2_x1_142_sig          :  bit;
  signal xr2_x1_143_sig          :  bit;
  signal xr2_x1_144_sig          :  bit;
  signal xr2_x1_145_sig          :  bit;
  signal xr2_x1_146_sig          :  bit;
  signal xr2_x1_147_sig          :  bit;
  signal xr2_x1_148_sig          :  bit;
  signal xr2_x1_149_sig          :  bit;
  signal xr2_x1_14_sig           :  bit;
  signal xr2_x1_150_sig          :  bit;
  signal xr2_x1_151_sig          :  bit;
  signal xr2_x1_152_sig          :  bit;
  signal xr2_x1_153_sig          :  bit;
  signal xr2_x1_154_sig          :  bit;
  signal xr2_x1_155_sig          :  bit;
  signal xr2_x1_156_sig          :  bit;
  signal xr2_x1_157_sig          :  bit;
  signal xr2_x1_158_sig          :  bit;
  signal xr2_x1_159_sig          :  bit;
  signal xr2_x1_15_sig           :  bit;
  signal xr2_x1_160_sig          :  bit;
  signal xr2_x1_161_sig          :  bit;
  signal xr2_x1_162_sig          :  bit;
  signal xr2_x1_163_sig          :  bit;
  signal xr2_x1_164_sig          :  bit;
  signal xr2_x1_165_sig          :  bit;
  signal xr2_x1_166_sig          :  bit;
  signal xr2_x1_167_sig          :  bit;
  signal xr2_x1_168_sig          :  bit;
  signal xr2_x1_169_sig          :  bit;
  signal xr2_x1_16_sig           :  bit;
  signal xr2_x1_170_sig          :  bit;
  signal xr2_x1_171_sig          :  bit;
  signal xr2_x1_172_sig          :  bit;
  signal xr2_x1_173_sig          :  bit;
  signal xr2_x1_174_sig          :  bit;
  signal xr2_x1_175_sig          :  bit;
  signal xr2_x1_176_sig          :  bit;
  signal xr2_x1_177_sig          :  bit;
  signal xr2_x1_178_sig          :  bit;
  signal xr2_x1_179_sig          :  bit;
  signal xr2_x1_17_sig           :  bit;
  signal xr2_x1_180_sig          :  bit;
  signal xr2_x1_181_sig          :  bit;
  signal xr2_x1_182_sig          :  bit;
  signal xr2_x1_183_sig          :  bit;
  signal xr2_x1_184_sig          :  bit;
  signal xr2_x1_185_sig          :  bit;
  signal xr2_x1_186_sig          :  bit;
  signal xr2_x1_187_sig          :  bit;
  signal xr2_x1_188_sig          :  bit;
  signal xr2_x1_189_sig          :  bit;
  signal xr2_x1_18_sig           :  bit;
  signal xr2_x1_190_sig          :  bit;
  signal xr2_x1_191_sig          :  bit;
  signal xr2_x1_192_sig          :  bit;
  signal xr2_x1_193_sig          :  bit;
  signal xr2_x1_194_sig          :  bit;
  signal xr2_x1_195_sig          :  bit;
  signal xr2_x1_196_sig          :  bit;
  signal xr2_x1_197_sig          :  bit;
  signal xr2_x1_198_sig          :  bit;
  signal xr2_x1_199_sig          :  bit;
  signal xr2_x1_19_sig           :  bit;
  signal xr2_x1_200_sig          :  bit;
  signal xr2_x1_201_sig          :  bit;
  signal xr2_x1_202_sig          :  bit;
  signal xr2_x1_203_sig          :  bit;
  signal xr2_x1_204_sig          :  bit;
  signal xr2_x1_205_sig          :  bit;
  signal xr2_x1_206_sig          :  bit;
  signal xr2_x1_207_sig          :  bit;
  signal xr2_x1_208_sig          :  bit;
  signal xr2_x1_209_sig          :  bit;
  signal xr2_x1_20_sig           :  bit;
  signal xr2_x1_210_sig          :  bit;
  signal xr2_x1_211_sig          :  bit;
  signal xr2_x1_212_sig          :  bit;
  signal xr2_x1_213_sig          :  bit;
  signal xr2_x1_214_sig          :  bit;
  signal xr2_x1_215_sig          :  bit;
  signal xr2_x1_216_sig          :  bit;
  signal xr2_x1_217_sig          :  bit;
  signal xr2_x1_218_sig          :  bit;
  signal xr2_x1_219_sig          :  bit;
  signal xr2_x1_21_sig           :  bit;
  signal xr2_x1_220_sig          :  bit;
  signal xr2_x1_221_sig          :  bit;
  signal xr2_x1_222_sig          :  bit;
  signal xr2_x1_223_sig          :  bit;
  signal xr2_x1_224_sig          :  bit;
  signal xr2_x1_225_sig          :  bit;
  signal xr2_x1_226_sig          :  bit;
  signal xr2_x1_227_sig          :  bit;
  signal xr2_x1_228_sig          :  bit;
  signal xr2_x1_229_sig          :  bit;
  signal xr2_x1_22_sig           :  bit;
  signal xr2_x1_230_sig          :  bit;
  signal xr2_x1_231_sig          :  bit;
  signal xr2_x1_232_sig          :  bit;
  signal xr2_x1_233_sig          :  bit;
  signal xr2_x1_234_sig          :  bit;
  signal xr2_x1_235_sig          :  bit;
  signal xr2_x1_236_sig          :  bit;
  signal xr2_x1_237_sig          :  bit;
  signal xr2_x1_238_sig          :  bit;
  signal xr2_x1_239_sig          :  bit;
  signal xr2_x1_23_sig           :  bit;
  signal xr2_x1_240_sig          :  bit;
  signal xr2_x1_241_sig          :  bit;
  signal xr2_x1_242_sig          :  bit;
  signal xr2_x1_243_sig          :  bit;
  signal xr2_x1_244_sig          :  bit;
  signal xr2_x1_245_sig          :  bit;
  signal xr2_x1_246_sig          :  bit;
  signal xr2_x1_247_sig          :  bit;
  signal xr2_x1_248_sig          :  bit;
  signal xr2_x1_249_sig          :  bit;
  signal xr2_x1_24_sig           :  bit;
  signal xr2_x1_250_sig          :  bit;
  signal xr2_x1_251_sig          :  bit;
  signal xr2_x1_252_sig          :  bit;
  signal xr2_x1_253_sig          :  bit;
  signal xr2_x1_254_sig          :  bit;
  signal xr2_x1_255_sig          :  bit;
  signal xr2_x1_256_sig          :  bit;
  signal xr2_x1_257_sig          :  bit;
  signal xr2_x1_258_sig          :  bit;
  signal xr2_x1_259_sig          :  bit;
  signal xr2_x1_25_sig           :  bit;
  signal xr2_x1_260_sig          :  bit;
  signal xr2_x1_261_sig          :  bit;
  signal xr2_x1_262_sig          :  bit;
  signal xr2_x1_263_sig          :  bit;
  signal xr2_x1_264_sig          :  bit;
  signal xr2_x1_265_sig          :  bit;
  signal xr2_x1_266_sig          :  bit;
  signal xr2_x1_267_sig          :  bit;
  signal xr2_x1_268_sig          :  bit;
  signal xr2_x1_269_sig          :  bit;
  signal xr2_x1_26_sig           :  bit;
  signal xr2_x1_270_sig          :  bit;
  signal xr2_x1_271_sig          :  bit;
  signal xr2_x1_272_sig          :  bit;
  signal xr2_x1_273_sig          :  bit;
  signal xr2_x1_274_sig          :  bit;
  signal xr2_x1_275_sig          :  bit;
  signal xr2_x1_276_sig          :  bit;
  signal xr2_x1_277_sig          :  bit;
  signal xr2_x1_278_sig          :  bit;
  signal xr2_x1_279_sig          :  bit;
  signal xr2_x1_27_sig           :  bit;
  signal xr2_x1_280_sig          :  bit;
  signal xr2_x1_281_sig          :  bit;
  signal xr2_x1_282_sig          :  bit;
  signal xr2_x1_283_sig          :  bit;
  signal xr2_x1_284_sig          :  bit;
  signal xr2_x1_285_sig          :  bit;
  signal xr2_x1_286_sig          :  bit;
  signal xr2_x1_287_sig          :  bit;
  signal xr2_x1_288_sig          :  bit;
  signal xr2_x1_289_sig          :  bit;
  signal xr2_x1_28_sig           :  bit;
  signal xr2_x1_290_sig          :  bit;
  signal xr2_x1_291_sig          :  bit;
  signal xr2_x1_292_sig          :  bit;
  signal xr2_x1_293_sig          :  bit;
  signal xr2_x1_294_sig          :  bit;
  signal xr2_x1_295_sig          :  bit;
  signal xr2_x1_296_sig          :  bit;
  signal xr2_x1_297_sig          :  bit;
  signal xr2_x1_298_sig          :  bit;
  signal xr2_x1_299_sig          :  bit;
  signal xr2_x1_29_sig           :  bit;
  signal xr2_x1_2_sig            :  bit;
  signal xr2_x1_300_sig          :  bit;
  signal xr2_x1_301_sig          :  bit;
  signal xr2_x1_302_sig          :  bit;
  signal xr2_x1_303_sig          :  bit;
  signal xr2_x1_304_sig          :  bit;
  signal xr2_x1_305_sig          :  bit;
  signal xr2_x1_306_sig          :  bit;
  signal xr2_x1_307_sig          :  bit;
  signal xr2_x1_308_sig          :  bit;
  signal xr2_x1_309_sig          :  bit;
  signal xr2_x1_30_sig           :  bit;
  signal xr2_x1_310_sig          :  bit;
  signal xr2_x1_311_sig          :  bit;
  signal xr2_x1_312_sig          :  bit;
  signal xr2_x1_313_sig          :  bit;
  signal xr2_x1_314_sig          :  bit;
  signal xr2_x1_315_sig          :  bit;
  signal xr2_x1_316_sig          :  bit;
  signal xr2_x1_317_sig          :  bit;
  signal xr2_x1_318_sig          :  bit;
  signal xr2_x1_319_sig          :  bit;
  signal xr2_x1_31_sig           :  bit;
  signal xr2_x1_320_sig          :  bit;
  signal xr2_x1_321_sig          :  bit;
  signal xr2_x1_322_sig          :  bit;
  signal xr2_x1_323_sig          :  bit;
  signal xr2_x1_324_sig          :  bit;
  signal xr2_x1_325_sig          :  bit;
  signal xr2_x1_326_sig          :  bit;
  signal xr2_x1_327_sig          :  bit;
  signal xr2_x1_328_sig          :  bit;
  signal xr2_x1_329_sig          :  bit;
  signal xr2_x1_32_sig           :  bit;
  signal xr2_x1_330_sig          :  bit;
  signal xr2_x1_331_sig          :  bit;
  signal xr2_x1_332_sig          :  bit;
  signal xr2_x1_333_sig          :  bit;
  signal xr2_x1_334_sig          :  bit;
  signal xr2_x1_335_sig          :  bit;
  signal xr2_x1_336_sig          :  bit;
  signal xr2_x1_337_sig          :  bit;
  signal xr2_x1_338_sig          :  bit;
  signal xr2_x1_339_sig          :  bit;
  signal xr2_x1_33_sig           :  bit;
  signal xr2_x1_340_sig          :  bit;
  signal xr2_x1_341_sig          :  bit;
  signal xr2_x1_342_sig          :  bit;
  signal xr2_x1_343_sig          :  bit;
  signal xr2_x1_344_sig          :  bit;
  signal xr2_x1_345_sig          :  bit;
  signal xr2_x1_346_sig          :  bit;
  signal xr2_x1_347_sig          :  bit;
  signal xr2_x1_348_sig          :  bit;
  signal xr2_x1_349_sig          :  bit;
  signal xr2_x1_34_sig           :  bit;
  signal xr2_x1_350_sig          :  bit;
  signal xr2_x1_351_sig          :  bit;
  signal xr2_x1_352_sig          :  bit;
  signal xr2_x1_353_sig          :  bit;
  signal xr2_x1_354_sig          :  bit;
  signal xr2_x1_355_sig          :  bit;
  signal xr2_x1_356_sig          :  bit;
  signal xr2_x1_357_sig          :  bit;
  signal xr2_x1_358_sig          :  bit;
  signal xr2_x1_359_sig          :  bit;
  signal xr2_x1_35_sig           :  bit;
  signal xr2_x1_360_sig          :  bit;
  signal xr2_x1_361_sig          :  bit;
  signal xr2_x1_362_sig          :  bit;
  signal xr2_x1_363_sig          :  bit;
  signal xr2_x1_364_sig          :  bit;
  signal xr2_x1_365_sig          :  bit;
  signal xr2_x1_366_sig          :  bit;
  signal xr2_x1_367_sig          :  bit;
  signal xr2_x1_368_sig          :  bit;
  signal xr2_x1_369_sig          :  bit;
  signal xr2_x1_36_sig           :  bit;
  signal xr2_x1_370_sig          :  bit;
  signal xr2_x1_371_sig          :  bit;
  signal xr2_x1_372_sig          :  bit;
  signal xr2_x1_373_sig          :  bit;
  signal xr2_x1_374_sig          :  bit;
  signal xr2_x1_375_sig          :  bit;
  signal xr2_x1_376_sig          :  bit;
  signal xr2_x1_377_sig          :  bit;
  signal xr2_x1_378_sig          :  bit;
  signal xr2_x1_379_sig          :  bit;
  signal xr2_x1_37_sig           :  bit;
  signal xr2_x1_380_sig          :  bit;
  signal xr2_x1_381_sig          :  bit;
  signal xr2_x1_382_sig          :  bit;
  signal xr2_x1_383_sig          :  bit;
  signal xr2_x1_384_sig          :  bit;
  signal xr2_x1_385_sig          :  bit;
  signal xr2_x1_386_sig          :  bit;
  signal xr2_x1_387_sig          :  bit;
  signal xr2_x1_388_sig          :  bit;
  signal xr2_x1_389_sig          :  bit;
  signal xr2_x1_38_sig           :  bit;
  signal xr2_x1_390_sig          :  bit;
  signal xr2_x1_391_sig          :  bit;
  signal xr2_x1_392_sig          :  bit;
  signal xr2_x1_393_sig          :  bit;
  signal xr2_x1_394_sig          :  bit;
  signal xr2_x1_395_sig          :  bit;
  signal xr2_x1_396_sig          :  bit;
  signal xr2_x1_397_sig          :  bit;
  signal xr2_x1_398_sig          :  bit;
  signal xr2_x1_399_sig          :  bit;
  signal xr2_x1_39_sig           :  bit;
  signal xr2_x1_3_sig            :  bit;
  signal xr2_x1_400_sig          :  bit;
  signal xr2_x1_401_sig          :  bit;
  signal xr2_x1_402_sig          :  bit;
  signal xr2_x1_403_sig          :  bit;
  signal xr2_x1_404_sig          :  bit;
  signal xr2_x1_405_sig          :  bit;
  signal xr2_x1_406_sig          :  bit;
  signal xr2_x1_407_sig          :  bit;
  signal xr2_x1_408_sig          :  bit;
  signal xr2_x1_409_sig          :  bit;
  signal xr2_x1_40_sig           :  bit;
  signal xr2_x1_410_sig          :  bit;
  signal xr2_x1_411_sig          :  bit;
  signal xr2_x1_412_sig          :  bit;
  signal xr2_x1_413_sig          :  bit;
  signal xr2_x1_414_sig          :  bit;
  signal xr2_x1_415_sig          :  bit;
  signal xr2_x1_416_sig          :  bit;
  signal xr2_x1_417_sig          :  bit;
  signal xr2_x1_418_sig          :  bit;
  signal xr2_x1_419_sig          :  bit;
  signal xr2_x1_41_sig           :  bit;
  signal xr2_x1_420_sig          :  bit;
  signal xr2_x1_421_sig          :  bit;
  signal xr2_x1_422_sig          :  bit;
  signal xr2_x1_423_sig          :  bit;
  signal xr2_x1_424_sig          :  bit;
  signal xr2_x1_425_sig          :  bit;
  signal xr2_x1_426_sig          :  bit;
  signal xr2_x1_427_sig          :  bit;
  signal xr2_x1_428_sig          :  bit;
  signal xr2_x1_429_sig          :  bit;
  signal xr2_x1_42_sig           :  bit;
  signal xr2_x1_430_sig          :  bit;
  signal xr2_x1_431_sig          :  bit;
  signal xr2_x1_432_sig          :  bit;
  signal xr2_x1_433_sig          :  bit;
  signal xr2_x1_434_sig          :  bit;
  signal xr2_x1_435_sig          :  bit;
  signal xr2_x1_436_sig          :  bit;
  signal xr2_x1_437_sig          :  bit;
  signal xr2_x1_438_sig          :  bit;
  signal xr2_x1_439_sig          :  bit;
  signal xr2_x1_43_sig           :  bit;
  signal xr2_x1_440_sig          :  bit;
  signal xr2_x1_441_sig          :  bit;
  signal xr2_x1_442_sig          :  bit;
  signal xr2_x1_443_sig          :  bit;
  signal xr2_x1_444_sig          :  bit;
  signal xr2_x1_445_sig          :  bit;
  signal xr2_x1_446_sig          :  bit;
  signal xr2_x1_447_sig          :  bit;
  signal xr2_x1_448_sig          :  bit;
  signal xr2_x1_449_sig          :  bit;
  signal xr2_x1_44_sig           :  bit;
  signal xr2_x1_450_sig          :  bit;
  signal xr2_x1_451_sig          :  bit;
  signal xr2_x1_452_sig          :  bit;
  signal xr2_x1_453_sig          :  bit;
  signal xr2_x1_454_sig          :  bit;
  signal xr2_x1_455_sig          :  bit;
  signal xr2_x1_456_sig          :  bit;
  signal xr2_x1_457_sig          :  bit;
  signal xr2_x1_458_sig          :  bit;
  signal xr2_x1_459_sig          :  bit;
  signal xr2_x1_45_sig           :  bit;
  signal xr2_x1_460_sig          :  bit;
  signal xr2_x1_461_sig          :  bit;
  signal xr2_x1_462_sig          :  bit;
  signal xr2_x1_463_sig          :  bit;
  signal xr2_x1_464_sig          :  bit;
  signal xr2_x1_465_sig          :  bit;
  signal xr2_x1_466_sig          :  bit;
  signal xr2_x1_467_sig          :  bit;
  signal xr2_x1_468_sig          :  bit;
  signal xr2_x1_469_sig          :  bit;
  signal xr2_x1_46_sig           :  bit;
  signal xr2_x1_470_sig          :  bit;
  signal xr2_x1_471_sig          :  bit;
  signal xr2_x1_472_sig          :  bit;
  signal xr2_x1_473_sig          :  bit;
  signal xr2_x1_474_sig          :  bit;
  signal xr2_x1_475_sig          :  bit;
  signal xr2_x1_476_sig          :  bit;
  signal xr2_x1_477_sig          :  bit;
  signal xr2_x1_478_sig          :  bit;
  signal xr2_x1_479_sig          :  bit;
  signal xr2_x1_47_sig           :  bit;
  signal xr2_x1_480_sig          :  bit;
  signal xr2_x1_481_sig          :  bit;
  signal xr2_x1_482_sig          :  bit;
  signal xr2_x1_483_sig          :  bit;
  signal xr2_x1_484_sig          :  bit;
  signal xr2_x1_485_sig          :  bit;
  signal xr2_x1_486_sig          :  bit;
  signal xr2_x1_487_sig          :  bit;
  signal xr2_x1_488_sig          :  bit;
  signal xr2_x1_489_sig          :  bit;
  signal xr2_x1_48_sig           :  bit;
  signal xr2_x1_490_sig          :  bit;
  signal xr2_x1_491_sig          :  bit;
  signal xr2_x1_492_sig          :  bit;
  signal xr2_x1_493_sig          :  bit;
  signal xr2_x1_494_sig          :  bit;
  signal xr2_x1_495_sig          :  bit;
  signal xr2_x1_496_sig          :  bit;
  signal xr2_x1_497_sig          :  bit;
  signal xr2_x1_498_sig          :  bit;
  signal xr2_x1_499_sig          :  bit;
  signal xr2_x1_49_sig           :  bit;
  signal xr2_x1_4_sig            :  bit;
  signal xr2_x1_500_sig          :  bit;
  signal xr2_x1_501_sig          :  bit;
  signal xr2_x1_502_sig          :  bit;
  signal xr2_x1_503_sig          :  bit;
  signal xr2_x1_504_sig          :  bit;
  signal xr2_x1_505_sig          :  bit;
  signal xr2_x1_506_sig          :  bit;
  signal xr2_x1_507_sig          :  bit;
  signal xr2_x1_508_sig          :  bit;
  signal xr2_x1_509_sig          :  bit;
  signal xr2_x1_50_sig           :  bit;
  signal xr2_x1_510_sig          :  bit;
  signal xr2_x1_511_sig          :  bit;
  signal xr2_x1_512_sig          :  bit;
  signal xr2_x1_513_sig          :  bit;
  signal xr2_x1_514_sig          :  bit;
  signal xr2_x1_515_sig          :  bit;
  signal xr2_x1_516_sig          :  bit;
  signal xr2_x1_517_sig          :  bit;
  signal xr2_x1_518_sig          :  bit;
  signal xr2_x1_519_sig          :  bit;
  signal xr2_x1_51_sig           :  bit;
  signal xr2_x1_520_sig          :  bit;
  signal xr2_x1_521_sig          :  bit;
  signal xr2_x1_522_sig          :  bit;
  signal xr2_x1_523_sig          :  bit;
  signal xr2_x1_524_sig          :  bit;
  signal xr2_x1_525_sig          :  bit;
  signal xr2_x1_526_sig          :  bit;
  signal xr2_x1_527_sig          :  bit;
  signal xr2_x1_528_sig          :  bit;
  signal xr2_x1_529_sig          :  bit;
  signal xr2_x1_52_sig           :  bit;
  signal xr2_x1_530_sig          :  bit;
  signal xr2_x1_531_sig          :  bit;
  signal xr2_x1_532_sig          :  bit;
  signal xr2_x1_533_sig          :  bit;
  signal xr2_x1_534_sig          :  bit;
  signal xr2_x1_535_sig          :  bit;
  signal xr2_x1_536_sig          :  bit;
  signal xr2_x1_537_sig          :  bit;
  signal xr2_x1_538_sig          :  bit;
  signal xr2_x1_539_sig          :  bit;
  signal xr2_x1_53_sig           :  bit;
  signal xr2_x1_540_sig          :  bit;
  signal xr2_x1_541_sig          :  bit;
  signal xr2_x1_542_sig          :  bit;
  signal xr2_x1_543_sig          :  bit;
  signal xr2_x1_544_sig          :  bit;
  signal xr2_x1_545_sig          :  bit;
  signal xr2_x1_546_sig          :  bit;
  signal xr2_x1_547_sig          :  bit;
  signal xr2_x1_548_sig          :  bit;
  signal xr2_x1_549_sig          :  bit;
  signal xr2_x1_54_sig           :  bit;
  signal xr2_x1_550_sig          :  bit;
  signal xr2_x1_551_sig          :  bit;
  signal xr2_x1_552_sig          :  bit;
  signal xr2_x1_553_sig          :  bit;
  signal xr2_x1_554_sig          :  bit;
  signal xr2_x1_555_sig          :  bit;
  signal xr2_x1_556_sig          :  bit;
  signal xr2_x1_557_sig          :  bit;
  signal xr2_x1_558_sig          :  bit;
  signal xr2_x1_559_sig          :  bit;
  signal xr2_x1_55_sig           :  bit;
  signal xr2_x1_560_sig          :  bit;
  signal xr2_x1_561_sig          :  bit;
  signal xr2_x1_562_sig          :  bit;
  signal xr2_x1_563_sig          :  bit;
  signal xr2_x1_564_sig          :  bit;
  signal xr2_x1_565_sig          :  bit;
  signal xr2_x1_566_sig          :  bit;
  signal xr2_x1_567_sig          :  bit;
  signal xr2_x1_568_sig          :  bit;
  signal xr2_x1_569_sig          :  bit;
  signal xr2_x1_56_sig           :  bit;
  signal xr2_x1_570_sig          :  bit;
  signal xr2_x1_571_sig          :  bit;
  signal xr2_x1_572_sig          :  bit;
  signal xr2_x1_573_sig          :  bit;
  signal xr2_x1_574_sig          :  bit;
  signal xr2_x1_575_sig          :  bit;
  signal xr2_x1_576_sig          :  bit;
  signal xr2_x1_577_sig          :  bit;
  signal xr2_x1_578_sig          :  bit;
  signal xr2_x1_579_sig          :  bit;
  signal xr2_x1_57_sig           :  bit;
  signal xr2_x1_580_sig          :  bit;
  signal xr2_x1_581_sig          :  bit;
  signal xr2_x1_582_sig          :  bit;
  signal xr2_x1_583_sig          :  bit;
  signal xr2_x1_584_sig          :  bit;
  signal xr2_x1_585_sig          :  bit;
  signal xr2_x1_586_sig          :  bit;
  signal xr2_x1_587_sig          :  bit;
  signal xr2_x1_588_sig          :  bit;
  signal xr2_x1_589_sig          :  bit;
  signal xr2_x1_58_sig           :  bit;
  signal xr2_x1_590_sig          :  bit;
  signal xr2_x1_591_sig          :  bit;
  signal xr2_x1_592_sig          :  bit;
  signal xr2_x1_593_sig          :  bit;
  signal xr2_x1_594_sig          :  bit;
  signal xr2_x1_595_sig          :  bit;
  signal xr2_x1_596_sig          :  bit;
  signal xr2_x1_597_sig          :  bit;
  signal xr2_x1_598_sig          :  bit;
  signal xr2_x1_599_sig          :  bit;
  signal xr2_x1_59_sig           :  bit;
  signal xr2_x1_5_sig            :  bit;
  signal xr2_x1_600_sig          :  bit;
  signal xr2_x1_601_sig          :  bit;
  signal xr2_x1_602_sig          :  bit;
  signal xr2_x1_603_sig          :  bit;
  signal xr2_x1_604_sig          :  bit;
  signal xr2_x1_605_sig          :  bit;
  signal xr2_x1_606_sig          :  bit;
  signal xr2_x1_607_sig          :  bit;
  signal xr2_x1_608_sig          :  bit;
  signal xr2_x1_609_sig          :  bit;
  signal xr2_x1_60_sig           :  bit;
  signal xr2_x1_610_sig          :  bit;
  signal xr2_x1_611_sig          :  bit;
  signal xr2_x1_612_sig          :  bit;
  signal xr2_x1_613_sig          :  bit;
  signal xr2_x1_614_sig          :  bit;
  signal xr2_x1_615_sig          :  bit;
  signal xr2_x1_616_sig          :  bit;
  signal xr2_x1_617_sig          :  bit;
  signal xr2_x1_618_sig          :  bit;
  signal xr2_x1_619_sig          :  bit;
  signal xr2_x1_61_sig           :  bit;
  signal xr2_x1_620_sig          :  bit;
  signal xr2_x1_621_sig          :  bit;
  signal xr2_x1_622_sig          :  bit;
  signal xr2_x1_623_sig          :  bit;
  signal xr2_x1_624_sig          :  bit;
  signal xr2_x1_625_sig          :  bit;
  signal xr2_x1_626_sig          :  bit;
  signal xr2_x1_627_sig          :  bit;
  signal xr2_x1_628_sig          :  bit;
  signal xr2_x1_629_sig          :  bit;
  signal xr2_x1_62_sig           :  bit;
  signal xr2_x1_630_sig          :  bit;
  signal xr2_x1_631_sig          :  bit;
  signal xr2_x1_632_sig          :  bit;
  signal xr2_x1_633_sig          :  bit;
  signal xr2_x1_634_sig          :  bit;
  signal xr2_x1_635_sig          :  bit;
  signal xr2_x1_636_sig          :  bit;
  signal xr2_x1_637_sig          :  bit;
  signal xr2_x1_638_sig          :  bit;
  signal xr2_x1_639_sig          :  bit;
  signal xr2_x1_63_sig           :  bit;
  signal xr2_x1_640_sig          :  bit;
  signal xr2_x1_641_sig          :  bit;
  signal xr2_x1_642_sig          :  bit;
  signal xr2_x1_643_sig          :  bit;
  signal xr2_x1_644_sig          :  bit;
  signal xr2_x1_645_sig          :  bit;
  signal xr2_x1_646_sig          :  bit;
  signal xr2_x1_647_sig          :  bit;
  signal xr2_x1_648_sig          :  bit;
  signal xr2_x1_649_sig          :  bit;
  signal xr2_x1_64_sig           :  bit;
  signal xr2_x1_650_sig          :  bit;
  signal xr2_x1_651_sig          :  bit;
  signal xr2_x1_652_sig          :  bit;
  signal xr2_x1_653_sig          :  bit;
  signal xr2_x1_654_sig          :  bit;
  signal xr2_x1_655_sig          :  bit;
  signal xr2_x1_656_sig          :  bit;
  signal xr2_x1_657_sig          :  bit;
  signal xr2_x1_658_sig          :  bit;
  signal xr2_x1_659_sig          :  bit;
  signal xr2_x1_65_sig           :  bit;
  signal xr2_x1_660_sig          :  bit;
  signal xr2_x1_661_sig          :  bit;
  signal xr2_x1_662_sig          :  bit;
  signal xr2_x1_663_sig          :  bit;
  signal xr2_x1_664_sig          :  bit;
  signal xr2_x1_665_sig          :  bit;
  signal xr2_x1_666_sig          :  bit;
  signal xr2_x1_667_sig          :  bit;
  signal xr2_x1_668_sig          :  bit;
  signal xr2_x1_669_sig          :  bit;
  signal xr2_x1_66_sig           :  bit;
  signal xr2_x1_670_sig          :  bit;
  signal xr2_x1_671_sig          :  bit;
  signal xr2_x1_672_sig          :  bit;
  signal xr2_x1_673_sig          :  bit;
  signal xr2_x1_674_sig          :  bit;
  signal xr2_x1_675_sig          :  bit;
  signal xr2_x1_676_sig          :  bit;
  signal xr2_x1_677_sig          :  bit;
  signal xr2_x1_678_sig          :  bit;
  signal xr2_x1_679_sig          :  bit;
  signal xr2_x1_67_sig           :  bit;
  signal xr2_x1_680_sig          :  bit;
  signal xr2_x1_681_sig          :  bit;
  signal xr2_x1_682_sig          :  bit;
  signal xr2_x1_683_sig          :  bit;
  signal xr2_x1_684_sig          :  bit;
  signal xr2_x1_685_sig          :  bit;
  signal xr2_x1_686_sig          :  bit;
  signal xr2_x1_687_sig          :  bit;
  signal xr2_x1_688_sig          :  bit;
  signal xr2_x1_689_sig          :  bit;
  signal xr2_x1_68_sig           :  bit;
  signal xr2_x1_690_sig          :  bit;
  signal xr2_x1_691_sig          :  bit;
  signal xr2_x1_692_sig          :  bit;
  signal xr2_x1_693_sig          :  bit;
  signal xr2_x1_694_sig          :  bit;
  signal xr2_x1_695_sig          :  bit;
  signal xr2_x1_696_sig          :  bit;
  signal xr2_x1_697_sig          :  bit;
  signal xr2_x1_698_sig          :  bit;
  signal xr2_x1_699_sig          :  bit;
  signal xr2_x1_69_sig           :  bit;
  signal xr2_x1_6_sig            :  bit;
  signal xr2_x1_700_sig          :  bit;
  signal xr2_x1_701_sig          :  bit;
  signal xr2_x1_702_sig          :  bit;
  signal xr2_x1_703_sig          :  bit;
  signal xr2_x1_704_sig          :  bit;
  signal xr2_x1_705_sig          :  bit;
  signal xr2_x1_706_sig          :  bit;
  signal xr2_x1_707_sig          :  bit;
  signal xr2_x1_708_sig          :  bit;
  signal xr2_x1_709_sig          :  bit;
  signal xr2_x1_70_sig           :  bit;
  signal xr2_x1_710_sig          :  bit;
  signal xr2_x1_711_sig          :  bit;
  signal xr2_x1_712_sig          :  bit;
  signal xr2_x1_713_sig          :  bit;
  signal xr2_x1_714_sig          :  bit;
  signal xr2_x1_715_sig          :  bit;
  signal xr2_x1_716_sig          :  bit;
  signal xr2_x1_717_sig          :  bit;
  signal xr2_x1_718_sig          :  bit;
  signal xr2_x1_719_sig          :  bit;
  signal xr2_x1_71_sig           :  bit;
  signal xr2_x1_720_sig          :  bit;
  signal xr2_x1_721_sig          :  bit;
  signal xr2_x1_722_sig          :  bit;
  signal xr2_x1_723_sig          :  bit;
  signal xr2_x1_724_sig          :  bit;
  signal xr2_x1_725_sig          :  bit;
  signal xr2_x1_726_sig          :  bit;
  signal xr2_x1_727_sig          :  bit;
  signal xr2_x1_728_sig          :  bit;
  signal xr2_x1_729_sig          :  bit;
  signal xr2_x1_72_sig           :  bit;
  signal xr2_x1_730_sig          :  bit;
  signal xr2_x1_731_sig          :  bit;
  signal xr2_x1_732_sig          :  bit;
  signal xr2_x1_733_sig          :  bit;
  signal xr2_x1_734_sig          :  bit;
  signal xr2_x1_735_sig          :  bit;
  signal xr2_x1_736_sig          :  bit;
  signal xr2_x1_737_sig          :  bit;
  signal xr2_x1_738_sig          :  bit;
  signal xr2_x1_739_sig          :  bit;
  signal xr2_x1_73_sig           :  bit;
  signal xr2_x1_740_sig          :  bit;
  signal xr2_x1_741_sig          :  bit;
  signal xr2_x1_742_sig          :  bit;
  signal xr2_x1_743_sig          :  bit;
  signal xr2_x1_744_sig          :  bit;
  signal xr2_x1_745_sig          :  bit;
  signal xr2_x1_746_sig          :  bit;
  signal xr2_x1_747_sig          :  bit;
  signal xr2_x1_748_sig          :  bit;
  signal xr2_x1_749_sig          :  bit;
  signal xr2_x1_74_sig           :  bit;
  signal xr2_x1_750_sig          :  bit;
  signal xr2_x1_751_sig          :  bit;
  signal xr2_x1_752_sig          :  bit;
  signal xr2_x1_753_sig          :  bit;
  signal xr2_x1_754_sig          :  bit;
  signal xr2_x1_755_sig          :  bit;
  signal xr2_x1_756_sig          :  bit;
  signal xr2_x1_757_sig          :  bit;
  signal xr2_x1_758_sig          :  bit;
  signal xr2_x1_759_sig          :  bit;
  signal xr2_x1_75_sig           :  bit;
  signal xr2_x1_760_sig          :  bit;
  signal xr2_x1_761_sig          :  bit;
  signal xr2_x1_762_sig          :  bit;
  signal xr2_x1_763_sig          :  bit;
  signal xr2_x1_764_sig          :  bit;
  signal xr2_x1_765_sig          :  bit;
  signal xr2_x1_766_sig          :  bit;
  signal xr2_x1_767_sig          :  bit;
  signal xr2_x1_768_sig          :  bit;
  signal xr2_x1_769_sig          :  bit;
  signal xr2_x1_76_sig           :  bit;
  signal xr2_x1_770_sig          :  bit;
  signal xr2_x1_771_sig          :  bit;
  signal xr2_x1_772_sig          :  bit;
  signal xr2_x1_773_sig          :  bit;
  signal xr2_x1_774_sig          :  bit;
  signal xr2_x1_775_sig          :  bit;
  signal xr2_x1_776_sig          :  bit;
  signal xr2_x1_777_sig          :  bit;
  signal xr2_x1_778_sig          :  bit;
  signal xr2_x1_779_sig          :  bit;
  signal xr2_x1_77_sig           :  bit;
  signal xr2_x1_780_sig          :  bit;
  signal xr2_x1_781_sig          :  bit;
  signal xr2_x1_782_sig          :  bit;
  signal xr2_x1_783_sig          :  bit;
  signal xr2_x1_784_sig          :  bit;
  signal xr2_x1_785_sig          :  bit;
  signal xr2_x1_786_sig          :  bit;
  signal xr2_x1_787_sig          :  bit;
  signal xr2_x1_788_sig          :  bit;
  signal xr2_x1_789_sig          :  bit;
  signal xr2_x1_78_sig           :  bit;
  signal xr2_x1_790_sig          :  bit;
  signal xr2_x1_791_sig          :  bit;
  signal xr2_x1_792_sig          :  bit;
  signal xr2_x1_793_sig          :  bit;
  signal xr2_x1_794_sig          :  bit;
  signal xr2_x1_795_sig          :  bit;
  signal xr2_x1_796_sig          :  bit;
  signal xr2_x1_797_sig          :  bit;
  signal xr2_x1_798_sig          :  bit;
  signal xr2_x1_799_sig          :  bit;
  signal xr2_x1_79_sig           :  bit;
  signal xr2_x1_7_sig            :  bit;
  signal xr2_x1_800_sig          :  bit;
  signal xr2_x1_801_sig          :  bit;
  signal xr2_x1_802_sig          :  bit;
  signal xr2_x1_803_sig          :  bit;
  signal xr2_x1_804_sig          :  bit;
  signal xr2_x1_805_sig          :  bit;
  signal xr2_x1_806_sig          :  bit;
  signal xr2_x1_807_sig          :  bit;
  signal xr2_x1_808_sig          :  bit;
  signal xr2_x1_809_sig          :  bit;
  signal xr2_x1_80_sig           :  bit;
  signal xr2_x1_810_sig          :  bit;
  signal xr2_x1_811_sig          :  bit;
  signal xr2_x1_812_sig          :  bit;
  signal xr2_x1_813_sig          :  bit;
  signal xr2_x1_814_sig          :  bit;
  signal xr2_x1_815_sig          :  bit;
  signal xr2_x1_816_sig          :  bit;
  signal xr2_x1_817_sig          :  bit;
  signal xr2_x1_818_sig          :  bit;
  signal xr2_x1_819_sig          :  bit;
  signal xr2_x1_81_sig           :  bit;
  signal xr2_x1_820_sig          :  bit;
  signal xr2_x1_821_sig          :  bit;
  signal xr2_x1_822_sig          :  bit;
  signal xr2_x1_823_sig          :  bit;
  signal xr2_x1_824_sig          :  bit;
  signal xr2_x1_825_sig          :  bit;
  signal xr2_x1_826_sig          :  bit;
  signal xr2_x1_827_sig          :  bit;
  signal xr2_x1_828_sig          :  bit;
  signal xr2_x1_829_sig          :  bit;
  signal xr2_x1_82_sig           :  bit;
  signal xr2_x1_830_sig          :  bit;
  signal xr2_x1_831_sig          :  bit;
  signal xr2_x1_832_sig          :  bit;
  signal xr2_x1_833_sig          :  bit;
  signal xr2_x1_834_sig          :  bit;
  signal xr2_x1_835_sig          :  bit;
  signal xr2_x1_836_sig          :  bit;
  signal xr2_x1_837_sig          :  bit;
  signal xr2_x1_838_sig          :  bit;
  signal xr2_x1_839_sig          :  bit;
  signal xr2_x1_83_sig           :  bit;
  signal xr2_x1_840_sig          :  bit;
  signal xr2_x1_841_sig          :  bit;
  signal xr2_x1_842_sig          :  bit;
  signal xr2_x1_843_sig          :  bit;
  signal xr2_x1_844_sig          :  bit;
  signal xr2_x1_845_sig          :  bit;
  signal xr2_x1_846_sig          :  bit;
  signal xr2_x1_847_sig          :  bit;
  signal xr2_x1_848_sig          :  bit;
  signal xr2_x1_849_sig          :  bit;
  signal xr2_x1_84_sig           :  bit;
  signal xr2_x1_850_sig          :  bit;
  signal xr2_x1_851_sig          :  bit;
  signal xr2_x1_852_sig          :  bit;
  signal xr2_x1_853_sig          :  bit;
  signal xr2_x1_854_sig          :  bit;
  signal xr2_x1_855_sig          :  bit;
  signal xr2_x1_856_sig          :  bit;
  signal xr2_x1_857_sig          :  bit;
  signal xr2_x1_858_sig          :  bit;
  signal xr2_x1_859_sig          :  bit;
  signal xr2_x1_85_sig           :  bit;
  signal xr2_x1_860_sig          :  bit;
  signal xr2_x1_861_sig          :  bit;
  signal xr2_x1_862_sig          :  bit;
  signal xr2_x1_863_sig          :  bit;
  signal xr2_x1_864_sig          :  bit;
  signal xr2_x1_865_sig          :  bit;
  signal xr2_x1_866_sig          :  bit;
  signal xr2_x1_86_sig           :  bit;
  signal xr2_x1_87_sig           :  bit;
  signal xr2_x1_88_sig           :  bit;
  signal xr2_x1_89_sig           :  bit;
  signal xr2_x1_8_sig            :  bit;
  signal xr2_x1_90_sig           :  bit;
  signal xr2_x1_91_sig           :  bit;
  signal xr2_x1_92_sig           :  bit;
  signal xr2_x1_93_sig           :  bit;
  signal xr2_x1_94_sig           :  bit;
  signal xr2_x1_95_sig           :  bit;
  signal xr2_x1_96_sig           :  bit;
  signal xr2_x1_97_sig           :  bit;
  signal xr2_x1_98_sig           :  bit;
  signal xr2_x1_99_sig           :  bit;
  signal xr2_x1_9_sig            :  bit;
  signal xr2_x1_sig              :  bit;
  signal zero_sig                :  bit;
  signal mtrans_adr_dec          :  bit_vector(0 downto 0);
  signal not_rdata3              :  bit_vector(3 downto 3);
  signal not_rtlcarry_0          :  bit_vector(3 downto 3);
  signal not_rtlcarry_11         :  bit_vector(3 downto 3);
  signal not_rtlcarry_14         :  bit_vector(3 downto 3);
  signal not_rtlcarry_17         :  bit_vector(3 downto 3);
  signal not_rtlcarry_2          :  bit_vector(3 downto 3);
  signal not_rtlcarry_20         :  bit_vector(3 downto 3);
  signal not_rtlcarry_23         :  bit_vector(3 downto 3);
  signal not_rtlcarry_26         :  bit_vector(3 downto 3);
  signal not_rtlcarry_29         :  bit_vector(3 downto 3);
  signal not_rtlcarry_32         :  bit_vector(3 downto 3);
  signal not_rtlcarry_35         :  bit_vector(3 downto 3);
  signal not_rtlcarry_38         :  bit_vector(3 downto 3);
  signal not_rtlcarry_5          :  bit_vector(3 downto 3);
  signal not_rtlcarry_8          :  bit_vector(3 downto 3);
  signal cur_state               :  bit_vector(1 downto 0);
  signal not_cur_state           :  bit_vector(1 downto 0);
  signal rtlcarry_41             :  bit_vector(2 downto 1);
  signal rtlcarry_0              :  bit_vector(3 downto 1);
  signal rtlcarry_11             :  bit_vector(3 downto 1);
  signal rtlcarry_14             :  bit_vector(3 downto 1);
  signal rtlcarry_17             :  bit_vector(3 downto 1);
  signal rtlcarry_2              :  bit_vector(3 downto 1);
  signal rtlcarry_20             :  bit_vector(3 downto 1);
  signal rtlcarry_23             :  bit_vector(3 downto 1);
  signal rtlcarry_26             :  bit_vector(3 downto 1);
  signal rtlcarry_29             :  bit_vector(3 downto 1);
  signal rtlcarry_32             :  bit_vector(3 downto 1);
  signal rtlcarry_35             :  bit_vector(3 downto 1);
  signal rtlcarry_38             :  bit_vector(3 downto 1);
  signal rtlcarry_5              :  bit_vector(3 downto 1);
  signal rtlcarry_8              :  bit_vector(3 downto 1);
  signal ld_dest                 :  bit_vector(3 downto 0);
  signal not_rtlcarry_48         :  bit_vector(6 downto 3);
  signal shift_val               :  bit_vector(4 downto 0);
  signal not_rtlsum_47           :  bit_vector(14 downto 4);
  signal mtrans_list             :  bit_vector(15 downto 0);
  signal mtrans_mask_shift       :  bit_vector(15 downto 0);
  signal not_mtrans_list         :  bit_vector(15 downto 0);
  signal not_mtrans_mask         :  bit_vector(15 downto 0);
  signal not_mtrans_mask_shift   :  bit_vector(15 downto 0);
  signal rtlcarry_48             :  bit_vector(30 downto 3);
  signal rtlcarry_47             :  bit_vector(30 downto 2);
  signal rtlcarry_50             :  bit_vector(30 downto 2);
  signal not_exe_res             :  bit_vector(30 downto 0);
  signal not_if_ir               :  bit_vector(31 downto 0);
  signal not_op1                 :  bit_vector(31 downto 0);
  signal not_rdata1              :  bit_vector(31 downto 0);
  signal not_rdata2              :  bit_vector(31 downto 0);
  signal op1                     :  bit_vector(31 downto 0);


begin

  no4_x1_19_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_856_sig
           , i3  => no2_x1_109_sig
           , nq  => no4_x1_19_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_686_ins : xr2_x1
  port map ( i0  => rtlcarry_47(3)
           , i1  => exe_res(3)
           , q   => xr2_x1_686_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_16_ins : oa22_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => exe_res(6)
           , q   => oa22_x2_16_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_404_ins : xr2_x1
  port map ( i0  => xr2_x1_406_sig
           , i1  => xr2_x1_405_sig
           , q   => xr2_x1_404_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_11_ins : on12_x1
  port map ( i0  => not_exe_res(10)
           , i1  => rtlcarry_47(10)
           , q   => rtlcarry_47(11)
           , vdd => vdd
           , vss => vss
           );

  an12_x1_ins : an12_x1
  port map ( i0  => nxr2_x1_2_sig
           , i1  => not_rtlcarry_48(3)
           , q   => an12_x1_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_45_ins : o2_x2
  port map ( i0  => rdata3(2)
           , i1  => if_ir(25)
           , q   => o2_x2_45_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_2_ins : buf_x2
  port map ( i   => fifo_dout(29)
           , q   => dec_mem_data(2)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_545_ins : xr2_x1
  port map ( i0  => rtlcarry_41(2)
           , i1  => mtrans_adr_dec(0)
           , q   => xr2_x1_545_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_118_ins : buf_x2
  port map ( i   => op1(21)
           , q   => fifo_din(118)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_68_ins : na3_x1
  port map ( i0  => not_rdata2(6)
           , i1  => if_ir(25)
           , i2  => not_branch_t
           , nq  => na3_x1_68_sig
           , vdd => vdd
           , vss => vss
           );

  dec_pop_ins : ao2o22_x2
  port map ( i0  => na2_x1_24_sig
           , i1  => no3_x1_6_sig
           , i2  => na2_x1_23_sig
           , i3  => on12_x1_5_sig
           , q   => dec_pop
           , vdd => vdd
           , vss => vss
           );

  mtrans_adr_dec_0_ins : no2_x1
  port map ( i0  => if_ir(24)
           , i1  => if_ir(23)
           , nq  => mtrans_adr_dec(0)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_19_ins : xr2_x1
  port map ( i0  => xr2_x1_25_sig
           , i1  => xr2_x1_20_sig
           , q   => xr2_x1_19_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_216_ins : xr2_x1
  port map ( i0  => xr2_x1_218_sig
           , i1  => xr2_x1_217_sig
           , q   => xr2_x1_216_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_498_ins : xr2_x1
  port map ( i0  => xr2_x1_500_sig
           , i1  => xr2_x1_499_sig
           , q   => xr2_x1_498_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_357_ins : xr2_x1
  port map ( i0  => rtlcarry_26(1)
           , i1  => rtlcarry_35(1)
           , q   => xr2_x1_357_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_48_ins : no2_x1
  port map ( i0  => rdata2(4)
           , i1  => if_ir(25)
           , nq  => no2_x1_48_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_38_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(24)
           , i1  => exe_res(24)
           , nq  => nxr2_x1_38_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_5_ins : noa22_x1
  port map ( i0  => nxr2_x1_78_sig
           , i1  => oa22_x2_15_sig
           , i2  => na4_x1_22_sig
           , nq  => wdata1(5)
           , vdd => vdd
           , vss => vss
           );

  o3_x2_36_ins : o3_x2
  port map ( i0  => not_exe_res(10)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_36_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_169_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_169_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_84_ins : xr2_x1
  port map ( i0  => no2_x1_12_sig
           , i1  => xr2_x1_85_sig
           , q   => xr2_x1_84_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_281_ins : xr2_x1
  port map ( i0  => xr2_x1_285_sig
           , i1  => xr2_x1_282_sig
           , q   => xr2_x1_281_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_140_ins : xr2_x1
  port map ( i0  => rtlcarry_17(3)
           , i1  => rtlcarry_35(3)
           , q   => xr2_x1_140_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_85_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_85_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_744_ins : xr2_x1
  port map ( i0  => xr2_x1_748_sig
           , i1  => xr2_x1_745_sig
           , q   => xr2_x1_744_sig
           , vdd => vdd
           , vss => vss
           );

  not_rtlsum_47_13_ins : xr2_x1
  port map ( i0  => rtlcarry_47(13)
           , i1  => exe_res(13)
           , q   => not_rtlsum_47(13)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_16_ins : inv_x2
  port map ( i   => if_ir(16)
           , nq  => not_if_ir(16)
           , vdd => vdd
           , vss => vss
           );

  dec_op1_24_ins : buf_x2
  port map ( i   => fifo_dout(121)
           , q   => dec_op1(24)
           , vdd => vdd
           , vss => vss
           );

  no3_x1_10_ins : no3_x1
  port map ( i0  => no2_x1_40_sig
           , i1  => no2_x1_39_sig
           , i2  => no2_x1_38_sig
           , nq  => no3_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_31_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(4)
           , i2  => noa2a2a23_x1_4_sig
           , nq  => fifo_din(31)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_603_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_603_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_18_ins : on12_x1
  port map ( i0  => not_exe_res(17)
           , i1  => rtlcarry_50(17)
           , q   => rtlcarry_50(18)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_697_ins : xr2_x1
  port map ( i0  => rtlcarry_32(1)
           , i1  => rtlcarry_20(1)
           , q   => xr2_x1_697_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_415_ins : xr2_x1
  port map ( i0  => xr2_x1_417_sig
           , i1  => xr2_x1_416_sig
           , q   => xr2_x1_415_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_22_ins : on12_x1
  port map ( i0  => not_exe_res(21)
           , i1  => rtlcarry_47(21)
           , q   => rtlcarry_47(22)
           , vdd => vdd
           , vss => vss
           );

  not_aux54_ins : o2_x2
  port map ( i0  => if_ir(23)
           , i1  => not_aux53
           , q   => not_aux54
           , vdd => vdd
           , vss => vss
           );

  not_op1_3_ins : inv_x2
  port map ( i   => op1(3)
           , nq  => not_op1(3)
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_3_ins : inv_x2
  port map ( i   => rdata1(3)
           , nq  => not_rdata1(3)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_56_ins : o2_x2
  port map ( i0  => if_ir(6)
           , i1  => not_aux126
           , q   => o2_x2_56_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_556_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_23(3)
           , q   => xr2_x1_556_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_79_ins : na3_x1
  port map ( i0  => o3_x2_27_sig
           , i1  => o3_x2_26_sig
           , i2  => o3_x2_25_sig
           , nq  => na3_x1_79_sig
           , vdd => vdd
           , vss => vss
           );

  dec_exe_dest_2_ins : buf_x2
  port map ( i   => fifo_dout(63)
           , q   => dec_exe_dest(2)
           , vdd => vdd
           , vss => vss
           );

  no3_x1_4_ins : no3_x1
  port map ( i0  => not_reg_pcv
           , i1  => not_p760_120_reddef_194
           , i2  => not_p760_120_def_5
           , nq  => no3_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_227_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => rtlcarry_41(2)
           , q   => xr2_x1_227_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_368_ins : xr2_x1
  port map ( i0  => rtlcarry_26(2)
           , i1  => xr2_x1_369_sig
           , q   => xr2_x1_368_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_100_ins : buf_x2
  port map ( i   => op1(3)
           , q   => fifo_din(100)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_59_ins : no2_x1
  port map ( i0  => not_rtlcarry_23(3)
           , i1  => nxr2_x1_65_sig
           , nq  => no2_x1_59_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_12_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_46_sig
           , i1  => rdata3(12)
           , i2  => inv_x2_45_sig
           , i3  => op1(12)
           , i4  => op1(12)
           , i5  => inv_x2_44_sig
           , nq  => noa2a2a23_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_50_ins : na3_x1
  port map ( i0  => p760_120_def_9
           , i1  => not_cur_state(1)
           , i2  => not_cur_state(0)
           , nq  => na3_x1_50_sig
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_11_3_ins : inv_x2
  port map ( i   => rtlcarry_11(3)
           , nq  => not_rtlcarry_11(3)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_49_ins : nxr2_x1
  port map ( i0  => xr2_x1_216_sig
           , i1  => xr2_x1_214_sig
           , nq  => nxr2_x1_49_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_480_ins : xr2_x1
  port map ( i0  => rtlcarry_5(1)
           , i1  => no2_x1_34_sig
           , q   => xr2_x1_480_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_47_ins : o3_x2
  port map ( i0  => not_exe_res(23)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_47_sig
           , vdd => vdd
           , vss => vss
           );

  op1_6_ins : na3_x1
  port map ( i0  => ao2o22_x2_7_sig
           , i1  => na3_x1_17_sig
           , i2  => oa2ao222_x2_9_sig
           , nq  => op1(6)
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_6_ins : no2_x1
  port map ( i0  => not_if_ir(6)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(6)
           , vdd => vdd
           , vss => vss
           );

  not_dec2exe_push_ins : inv_x2
  port map ( i   => dec2exe_push
           , nq  => not_dec2exe_push
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_20_ins : inv_x2
  port map ( i   => rdata1(20)
           , nq  => not_rdata1(20)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_6_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(5)
           , i1  => exe_res(5)
           , nq  => nxr2_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_95_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_96_sig
           , q   => xr2_x1_95_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_20_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(6)
           , i1  => exe_res(6)
           , nq  => nxr2_x1_20_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_30_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_30_sig
           , vdd => vdd
           , vss => vss
           );

  inval_adr1_0_ins : nao22_x1
  port map ( i0  => regop_t
           , i1  => an12_x1_6_sig
           , i2  => not_aux16
           , nq  => inval_adr1(0)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_96_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_96_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_6_ins : on12_x1
  port map ( i0  => not_exe_res(5)
           , i1  => rtlcarry_50(5)
           , q   => rtlcarry_50(6)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_6_ins : oa22_x2
  port map ( i0  => a2_x2_7_sig
           , i1  => o2_x2_4_sig
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(6)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_151_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_151_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_292_ins : xr2_x1
  port map ( i0  => mtrans_list(12)
           , i1  => mtrans_list(11)
           , q   => xr2_x1_292_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_802_ins : xr2_x1
  port map ( i0  => xr2_x1_823_sig
           , i1  => xr2_x1_803_sig
           , q   => xr2_x1_802_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_21_ins : no3_x1
  port map ( i0  => not_mtrans_mask_shift(12)
           , i1  => not_mtrans_mask(12)
           , i2  => not_mtrans_list(12)
           , nq  => no3_x1_21_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_614_ins : xr2_x1
  port map ( i0  => rtlcarry_2(3)
           , i1  => xr2_x1_615_sig
           , q   => xr2_x1_614_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_42_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(15)
           , i2  => noa2a2a23_x1_15_sig
           , nq  => fifo_din(42)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_27_ins : inv_x2
  port map ( i   => if_ir(27)
           , nq  => not_if_ir(27)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_755_ins : xr2_x1
  port map ( i0  => rtlcarry_14(3)
           , i1  => rtlcarry_11(3)
           , q   => xr2_x1_755_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_18_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_113_sig
           , i2  => o3_x2_41_sig
           , nq  => nao22_x1_18_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_107_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(14)
           , i1  => nxr2_x1_108_sig
           , nq  => nxr2_x1_107_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_7_ins : no2_x1
  port map ( i0  => one_sig
           , i1  => not_rtlcarry_38(3)
           , nq  => no2_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_426_ins : xr2_x1
  port map ( i0  => rtlcarry_5(1)
           , i1  => no2_x1_32_sig
           , q   => xr2_x1_426_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_12_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_849_sig
           , i3  => no2_x1_100_sig
           , nq  => no4_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_70_ins : na2_x1
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , nq  => na2_x1_70_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux65_ins : o2_x2
  port map ( i0  => fifo_dout(24)
           , i1  => fifo_dout(25)
           , q   => not_aux65
           , vdd => vdd
           , vss => vss
           );

  not_aux187_ins : on12_x1
  port map ( i0  => aux121
           , i1  => oa22_x2_sig
           , q   => not_aux187
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_29_ins : on12_x1
  port map ( i0  => not_exe_res(28)
           , i1  => rtlcarry_50(28)
           , q   => rtlcarry_50(29)
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_19_ins : buf_x2
  port map ( i   => fifo_dout(46)
           , q   => dec_mem_data(19)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_567_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_567_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_67_ins : o2_x2
  port map ( i0  => if_ir(7)
           , i1  => if_ir(25)
           , q   => o2_x2_67_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_379_ins : xr2_x1
  port map ( i0  => mtrans_list(3)
           , i1  => mtrans_list(2)
           , q   => xr2_x1_379_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_238_ins : xr2_x1
  port map ( i0  => rtlcarry_32(1)
           , i1  => rtlcarry_29(1)
           , q   => xr2_x1_238_sig
           , vdd => vdd
           , vss => vss
           );

  na4_x1_9_ins : na4_x1
  port map ( i0  => not_mtrans_mask_shift(1)
           , i1  => not_mtrans_mask_shift(3)
           , i2  => not_mtrans_mask_shift(0)
           , i3  => not_mtrans_mask_shift(2)
           , nq  => na4_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_491_ins : xr2_x1
  port map ( i0  => xr2_x1_497_sig
           , i1  => xr2_x1_492_sig
           , q   => xr2_x1_491_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_350_ins : xr2_x1
  port map ( i0  => mtrans_list(8)
           , i1  => mtrans_list(7)
           , q   => xr2_x1_350_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_12_ins : xr2_x1
  port map ( i0  => mtrans_list(8)
           , i1  => mtrans_adr_dec(0)
           , q   => xr2_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_23_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_79_sig
           , i1  => rdata3(23)
           , i2  => inv_x2_78_sig
           , i3  => op1(23)
           , i4  => op1(23)
           , i5  => inv_x2_77_sig
           , nq  => noa2a2a23_x1_23_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_61_ins : na3_x1
  port map ( i0  => no2_x1_45_sig
           , i1  => not_mtrans_t
           , i2  => na3_x1_62_sig
           , nq  => na3_x1_61_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_111_ins : buf_x2
  port map ( i   => op1(14)
           , q   => fifo_din(111)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_31_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(17)
           , i1  => exe_res(17)
           , nq  => nxr2_x1_31_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_31_ins : inv_x2
  port map ( i   => rdata1(31)
           , nq  => not_rdata1(31)
           , vdd => vdd
           , vss => vss
           );

  a2_x2_13_ins : a2_x2
  port map ( i0  => not_mtrans_mask_shift(2)
           , i1  => mtrans_mask_shift(4)
           , q   => a2_x2_13_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_13_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_13_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_6_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_28_sig
           , i1  => rdata3(6)
           , i2  => inv_x2_27_sig
           , i3  => op1(6)
           , i4  => op1(6)
           , i5  => inv_x2_26_sig
           , nq  => noa2a2a23_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_41_ins : no2_x1
  port map ( i0  => not_aux107
           , i1  => not_aux173
           , nq  => no2_x1_41_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_107_ins : o2_x2
  port map ( i0  => not_rdata2(25)
           , i1  => not_aux181
           , q   => o2_x2_107_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_813_ins : xr2_x1
  port map ( i0  => xr2_x1_815_sig
           , i1  => xr2_x1_814_sig
           , q   => xr2_x1_813_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_162_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_162_sig
           , vdd => vdd
           , vss => vss
           );

  shift_val_3_ins : a4_x2
  port map ( i0  => na3_x1_45_sig
           , i1  => aux131
           , i2  => not_branch_t
           , i3  => na2_x1_19_sig
           , q   => shift_val(3)
           , vdd => vdd
           , vss => vss
           );

  o4_x2_4_ins : o4_x2
  port map ( i0  => if_ir(3)
           , i1  => not_rdata2(3)
           , i2  => not_aux177
           , i3  => not_if_ir(25)
           , q   => o4_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_766_ins : xr2_x1
  port map ( i0  => xr2_x1_767_sig
           , i1  => nxr2_x1_81_sig
           , q   => xr2_x1_766_sig
           , vdd => vdd
           , vss => vss
           );

  aux198_ins : no3_x1
  port map ( i0  => p760_120_def_4
           , i1  => not_cur_state(0)
           , i2  => cur_state(1)
           , nq  => aux198
           , vdd => vdd
           , vss => vss
           );

  strb_i_ins : no2_x1
  port map ( i0  => if_ir(20)
           , i1  => not_aux161
           , nq  => strb_i
           , vdd => vdd
           , vss => vss
           );

  na2_x1_16_ins : na2_x1
  port map ( i0  => if_ir(25)
           , i1  => not_if_ir(8)
           , nq  => na2_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_53_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(26)
           , i2  => noa2a2a23_x1_26_sig
           , nq  => fifo_din(53)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_625_ins : xr2_x1
  port map ( i0  => xr2_x1_629_sig
           , i1  => xr2_x1_626_sig
           , q   => xr2_x1_625_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_29_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_135_sig
           , i2  => o3_x2_52_sig
           , nq  => nao22_x1_29_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_118_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(19)
           , i1  => exe_res(19)
           , nq  => nxr2_x1_118_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_103_ins : no2_x1
  port map ( i0  => exe_res(15)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_103_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux104_ins : on12_x1
  port map ( i0  => reg_pc(30)
           , i1  => not_branch_t
           , q   => not_aux104
           , vdd => vdd
           , vss => vss
           );

  op1_14_ins : na3_x1
  port map ( i0  => ao2o22_x2_15_sig
           , i1  => na3_x1_25_sig
           , i2  => oa2ao222_x2_17_sig
           , nq  => op1(14)
           , vdd => vdd
           , vss => vss
           );

  no4_x1_23_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_860_sig
           , i3  => no2_x1_113_sig
           , nq  => no4_x1_23_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_13_ins : no3_x1
  port map ( i0  => na3_x1_90_sig
           , i1  => no2_x1_101_sig
           , i2  => noa22_x1_12_sig
           , nq  => wdata1(13)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_437_ins : xr2_x1
  port map ( i0  => xr2_x1_439_sig
           , i1  => xr2_x1_438_sig
           , q   => xr2_x1_437_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_41_2_ins : no3_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => inv_x2_5_sig
           , i2  => not_mtrans_list(14)
           , nq  => rtlcarry_41(2)
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_48_3_ins : inv_x2
  port map ( i   => rtlcarry_48(3)
           , nq  => not_rtlcarry_48(3)
           , vdd => vdd
           , vss => vss
           );

  not_aux76_ins : on12_x1
  port map ( i0  => reg_pc(2)
           , i1  => not_branch_t
           , q   => not_aux76
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_578_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_579_sig
           , q   => xr2_x1_578_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_78_ins : o2_x2
  port map ( i0  => not_rdata2(14)
           , i1  => not_aux182
           , q   => o2_x2_78_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_249_ins : xr2_x1
  port map ( i0  => mtrans_list(10)
           , i1  => mtrans_list(9)
           , q   => xr2_x1_249_sig
           , vdd => vdd
           , vss => vss
           );

  not_strb_i_ins : inv_x2
  port map ( i   => strb_i
           , nq  => not_strb_i
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_11_ins : on12_x1
  port map ( i0  => not_exe_res(10)
           , i1  => rtlcarry_50(10)
           , q   => rtlcarry_50(11)
           , vdd => vdd
           , vss => vss
           );

  dec_op1_4_ins : buf_x2
  port map ( i   => fifo_dout(101)
           , q   => dec_op1(4)
           , vdd => vdd
           , vss => vss
           );

  dec_op2_19_ins : buf_x2
  port map ( i   => fifo_dout(84)
           , q   => dec_op2(19)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_690_ins : xr2_x1
  port map ( i0  => rtlcarry_11(1)
           , i1  => rtlcarry_5(1)
           , q   => xr2_x1_690_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_361_ins : xr2_x1
  port map ( i0  => rtlcarry_23(1)
           , i1  => rtlcarry_17(1)
           , q   => xr2_x1_361_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_6_ins : on12_x1
  port map ( i0  => not_exe_res(5)
           , i1  => rtlcarry_47(5)
           , q   => rtlcarry_47(6)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_108_ins : xr2_x1
  port map ( i0  => xr2_x1_113_sig
           , i1  => xr2_x1_109_sig
           , q   => xr2_x1_108_sig
           , vdd => vdd
           , vss => vss
           );

  o4_x2_ins : o4_x2
  port map ( i0  => mov_i
           , i1  => not_rvalid1
           , i2  => not_aux151
           , i3  => mvn_i
           , q   => o4_x2_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_ins : o2_x2
  port map ( i0  => not_branch_t
           , i1  => not_if_ir(23)
           , q   => o2_x2_sig
           , vdd => vdd
           , vss => vss
           );

  not_op1_14_ins : inv_x2
  port map ( i   => op1(14)
           , nq  => not_op1(14)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_23_ins : xr2_x1
  port map ( i0  => mtrans_list(3)
           , i1  => mtrans_list(2)
           , q   => xr2_x1_23_sig
           , vdd => vdd
           , vss => vss
           );

  mtrans_mask_shift_8_ins : no3_x1
  port map ( i0  => not_mtrans_mask(8)
           , i1  => not_mtrans_t
           , i2  => not_mtrans_list(8)
           , nq  => mtrans_mask_shift(8)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_122_ins : buf_x2
  port map ( i   => op1(25)
           , q   => fifo_din(122)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_72_ins : na3_x1
  port map ( i0  => no3_x1_12_sig
           , i1  => cur_state(0)
           , i2  => not_cur_state(1)
           , nq  => na3_x1_72_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_40_ins : o3_x2
  port map ( i0  => not_exe_res(16)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_40_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_220_ins : xr2_x1
  port map ( i0  => rtlcarry_35(1)
           , i1  => rtlcarry_38(1)
           , q   => xr2_x1_220_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_42_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(28)
           , i1  => exe_res(28)
           , nq  => nxr2_x1_42_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_17_ins : a2_x2
  port map ( i0  => nxr2_x1_30_sig
           , i1  => rtlcarry_48(16)
           , q   => rtlcarry_48(17)
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_17_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux90
           , i2  => not_rdata1(16)
           , i3  => not_aux169
           , q   => ao2o22_x2_17_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_7_ins : o3_x2
  port map ( i0  => rdata3(0)
           , i1  => if_ir(25)
           , i2  => not_if_ir(4)
           , q   => o3_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_24_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_24_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_52_ins : no2_x1
  port map ( i0  => if_ir(6)
           , i1  => not_if_ir(25)
           , nq  => no2_x1_52_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_118_ins : o2_x2
  port map ( i0  => not_rdata2(30)
           , i1  => not_aux182
           , q   => o2_x2_118_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_24_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_24_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_824_ins : xr2_x1
  port map ( i0  => xr2_x1_829_sig
           , i1  => xr2_x1_825_sig
           , q   => xr2_x1_824_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_173_ins : xr2_x1
  port map ( i0  => xr2_x1_176_sig
           , i1  => xr2_x1_174_sig
           , q   => xr2_x1_173_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_5_ins : inv_x2
  port map ( i   => exe_res(5)
           , nq  => not_exe_res(5)
           , vdd => vdd
           , vss => vss
           );

  aux50_ins : na2_x1
  port map ( i0  => not_mov_i
           , i1  => not_mvn_i
           , nq  => aux50
           , vdd => vdd
           , vss => vss
           );

  fifo_din_4_ins : noa22_x1
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => no3_x1_8_sig
           , nq  => fifo_din(4)
           , vdd => vdd
           , vss => vss
           );

  a3_x2_15_ins : a3_x2
  port map ( i0  => not_exe_res(0)
           , i1  => na2_x1_56_sig
           , i2  => not_if_ir(23)
           , q   => a3_x2_15_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_636_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_636_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_777_ins : xr2_x1
  port map ( i0  => xr2_x1_779_sig
           , i1  => xr2_x1_778_sig
           , q   => xr2_x1_777_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_23_1_ins : no2_x1
  port map ( i0  => not_mtrans_list(7)
           , i1  => nxr2_x1_50_sig
           , nq  => rtlcarry_23(1)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_27_ins : na2_x1
  port map ( i0  => not_sbc_i
           , i1  => not_rsb_i
           , nq  => na2_x1_27_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_64_ins : na3_x1
  port map ( i0  => not_aux22
           , i1  => not_branch_t
           , i2  => na2_x1_35_sig
           , nq  => fifo_din(64)
           , vdd => vdd
           , vss => vss
           );

  on12_x1_3_ins : on12_x1
  port map ( i0  => p760_120_def_1
           , i1  => not_aux0
           , q   => on12_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  op1_25_ins : na3_x1
  port map ( i0  => ao2o22_x2_26_sig
           , i1  => na3_x1_36_sig
           , i2  => oa2ao222_x2_28_sig
           , nq  => op1(25)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_20_ins : inv_x2
  port map ( i   => if_ir(20)
           , nq  => not_if_ir(20)
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_15_ins : inv_x2
  port map ( i   => rdata2(15)
           , nq  => not_rdata2(15)
           , vdd => vdd
           , vss => vss
           );

  not_aux115_ins : no2_x1
  port map ( i0  => o3_x2_sig
           , i1  => xr2_x1_sig
           , nq  => not_aux115
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_129_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(25)
           , i1  => nxr2_x1_130_sig
           , nq  => nxr2_x1_129_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_114_ins : no2_x1
  port map ( i0  => exe_res(26)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_114_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_89_ins : o2_x2
  port map ( i0  => not_rdata2(18)
           , i1  => not_aux181
           , q   => o2_x2_89_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_589_ins : xr2_x1
  port map ( i0  => rtlcarry_11(3)
           , i1  => rtlcarry_8(3)
           , q   => xr2_x1_589_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_18_ins : na3_x1
  port map ( i0  => exe_res(7)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_18_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux87_ins : on12_x1
  port map ( i0  => reg_pc(13)
           , i1  => not_branch_t
           , q   => not_aux87
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_307_ins : xr2_x1
  port map ( i0  => xr2_x1_309_sig
           , i1  => xr2_x1_308_sig
           , q   => xr2_x1_307_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_448_ins : xr2_x1
  port map ( i0  => xr2_x1_458_sig
           , i1  => xr2_x1_449_sig
           , q   => xr2_x1_448_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_100_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(10)
           , i1  => exe_res(10)
           , nq  => nxr2_x1_100_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_11_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_99_sig
           , i2  => o3_x2_36_sig
           , nq  => nao22_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_24_ins : o2_x2
  port map ( i0  => nao22_x1_25_sig
           , i1  => a3_x2_31_sig
           , q   => wdata1(24)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_560_ins : xr2_x1
  port map ( i0  => xr2_x1_584_sig
           , i1  => xr2_x1_561_sig
           , q   => xr2_x1_560_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_60_ins : o2_x2
  port map ( i0  => rdata2(1)
           , i1  => if_ir(25)
           , q   => o2_x2_60_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_22_ins : on12_x1
  port map ( i0  => not_exe_res(21)
           , i1  => rtlcarry_50(21)
           , q   => rtlcarry_50(22)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_83_ins : na3_x1
  port map ( i0  => na2_x1_60_sig
           , i1  => not_rtlsum_47(4)
           , i2  => not_if_ir(23)
           , nq  => na3_x1_83_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_12_ins : buf_x2
  port map ( i   => fifo_dout(39)
           , q   => dec_mem_data(12)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_34_ins : xr2_x1
  port map ( i0  => rtlcarry_50(2)
           , i1  => exe_res(2)
           , q   => xr2_x1_34_sig
           , vdd => vdd
           , vss => vss
           );

  not_op1_25_ins : inv_x2
  port map ( i   => op1(25)
           , nq  => not_op1(25)
           , vdd => vdd
           , vss => vss
           );

  na4_x1_2_ins : na4_x1
  port map ( i0  => if_ir(13)
           , i1  => if_ir(15)
           , i2  => if_ir(14)
           , i3  => if_ir(12)
           , nq  => na4_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_119_ins : xr2_x1
  port map ( i0  => no2_x1_15_sig
           , i1  => no2_x1_14_sig
           , q   => xr2_x1_119_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_372_ins : xr2_x1
  port map ( i0  => xr2_x1_374_sig
           , i1  => xr2_x1_373_sig
           , q   => xr2_x1_372_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_63_ins : no2_x1
  port map ( i0  => not_rtlcarry_20(3)
           , i1  => nxr2_x1_69_sig
           , nq  => no2_x1_63_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_35_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_35_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_18_ins : inv_x2
  port map ( i   => exe_res(18)
           , nq  => not_exe_res(18)
           , vdd => vdd
           , vss => vss
           );

  not_trans_t_ins : inv_x2
  port map ( i   => trans_t
           , nq  => not_trans_t
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_28_ins : a2_x2
  port map ( i0  => nxr2_x1_41_sig
           , i1  => rtlcarry_48(27)
           , q   => rtlcarry_48(28)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_231_ins : xr2_x1
  port map ( i0  => mtrans_list(9)
           , i1  => mtrans_list(8)
           , q   => xr2_x1_231_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_53_ins : nxr2_x1
  port map ( i0  => xr2_x1_290_sig
           , i1  => xr2_x1_288_sig
           , nq  => nxr2_x1_53_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_129_ins : o2_x2
  port map ( i0  => exe_res(13)
           , i1  => not_aux23
           , q   => o2_x2_129_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_51_ins : o3_x2
  port map ( i0  => not_exe_res(27)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_51_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_100_ins : o2_x2
  port map ( i0  => not_if_ir(22)
           , i1  => not_aux183
           , q   => o2_x2_100_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_28_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux101
           , i2  => not_rdata1(27)
           , i3  => not_aux169
           , q   => ao2o22_x2_28_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_9_ins : xr2_x1
  port map ( i0  => mtrans_list(12)
           , i1  => mtrans_list(11)
           , q   => xr2_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_184_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_184_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_835_ins : xr2_x1
  port map ( i0  => no2_x1_94_sig
           , i1  => no2_x1_93_sig
           , q   => xr2_x1_835_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_75_ins : na3_x1
  port map ( i0  => ao22_x2_11_sig
           , i1  => na2_x1_53_sig
           , i2  => o3_x2_23_sig
           , nq  => fifo_din(75)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_38_ins : na2_x1
  port map ( i0  => not_aux106
           , i1  => na3_x1_55_sig
           , nq  => na2_x1_38_sig
           , vdd => vdd
           , vss => vss
           );

  dec_shift_val_4_ins : buf_x2
  port map ( i   => fifo_dout(12)
           , q   => dec_shift_val(4)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_38_2_ins : a2_x2
  port map ( i0  => xr2_x1_189_sig
           , i1  => rtlcarry_38(1)
           , q   => rtlcarry_38(2)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_788_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_789_sig
           , q   => xr2_x1_788_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_26_ins : a3_x2
  port map ( i0  => no4_x1_17_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_26_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_647_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => rtlcarry_14(3)
           , q   => xr2_x1_647_sig
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_31_ins : inv_x2
  port map ( i   => if_ir(31)
           , nq  => not_if_ir(31)
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_26_ins : inv_x2
  port map ( i   => rdata2(26)
           , nq  => not_rdata2(26)
           , vdd => vdd
           , vss => vss
           );

  not_aux126_ins : na2_x1
  port map ( i0  => if_ir(5)
           , i1  => if_ir(25)
           , nq  => not_aux126
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_506_ins : xr2_x1
  port map ( i0  => rtlcarry_23(2)
           , i1  => rtlcarry_26(2)
           , q   => xr2_x1_506_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_7_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(7)
           , q   => wdata2(7)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_29_ins : na3_x1
  port map ( i0  => exe_res(18)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_29_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux98_ins : on12_x1
  port map ( i0  => reg_pc(24)
           , i1  => not_branch_t
           , q   => not_aux98
           , vdd => vdd
           , vss => vss
           );

  not_teq_i_ins : inv_x2
  port map ( i   => teq_i
           , nq  => not_teq_i
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_318_ins : xr2_x1
  port map ( i0  => mtrans_list(11)
           , i1  => mtrans_list(10)
           , q   => xr2_x1_318_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_459_ins : xr2_x1
  port map ( i0  => mtrans_list(15)
           , i1  => xr2_x1_460_sig
           , q   => xr2_x1_459_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_22_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_121_sig
           , i2  => o3_x2_45_sig
           , nq  => nao22_x1_22_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_71_ins : o2_x2
  port map ( i0  => not_rdata2(12)
           , i1  => not_aux181
           , q   => o2_x2_71_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_571_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_572_sig
           , q   => xr2_x1_571_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_5_ins : na3_x1
  port map ( i0  => not_mtrans_mask_shift(1)
           , i1  => not_mtrans_mask_shift(3)
           , i2  => not_mtrans_mask_shift(5)
           , nq  => na3_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_430_ins : xr2_x1
  port map ( i0  => xr2_x1_432_sig
           , i1  => xr2_x1_431_sig
           , q   => xr2_x1_430_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_111_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(16)
           , i1  => nxr2_x1_112_sig
           , nq  => nxr2_x1_111_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_23_ins : buf_x2
  port map ( i   => fifo_dout(50)
           , q   => dec_mem_data(23)
           , vdd => vdd
           , vss => vss
           );

  dec_op2_12_ins : buf_x2
  port map ( i   => fifo_dout(77)
           , q   => dec_op2(12)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_45_ins : xr2_x1
  port map ( i0  => xr2_x1_48_sig
           , i1  => xr2_x1_46_sig
           , q   => xr2_x1_45_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_6_ins : inv_x2
  port map ( i   => mtrans_list(6)
           , nq  => not_mtrans_list(6)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_383_ins : xr2_x1
  port map ( i0  => mtrans_list(13)
           , i1  => mtrans_list(12)
           , q   => xr2_x1_383_sig
           , vdd => vdd
           , vss => vss
           );

  wzero_ins : buf_x2
  port map ( i   => exe_z
           , q   => wzero
           , vdd => vdd
           , vss => vss
           );

  no2_x1_74_ins : no2_x1
  port map ( i0  => not_if_ir(10)
           , i1  => not_aux204
           , nq  => no2_x1_74_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_64_ins : nxr2_x1
  port map ( i0  => xr2_x1_568_sig
           , i1  => rtlcarry_32(3)
           , nq  => nxr2_x1_64_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_46_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_46_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_29_ins : inv_x2
  port map ( i   => exe_res(29)
           , nq  => not_exe_res(29)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_101_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_102_sig
           , q   => xr2_x1_101_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_242_ins : xr2_x1
  port map ( i0  => xr2_x1_244_sig
           , i1  => xr2_x1_243_sig
           , q   => xr2_x1_242_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_705_ins : xr2_x1
  port map ( i0  => xr2_x1_711_sig
           , i1  => xr2_x1_706_sig
           , q   => xr2_x1_705_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_111_ins : o2_x2
  port map ( i0  => not_rdata2(27)
           , i1  => not_aux181
           , q   => o2_x2_111_sig
           , vdd => vdd
           , vss => vss
           );

  p760_120_def_5_ins : no2_x1
  port map ( i0  => if2dec_empty
           , i1  => dec2exe_full
           , nq  => p760_120_def_5
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_18_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(15)
           , i4  => o2_x2_26_sig
           , q   => oa2ao222_x2_18_sig
           , vdd => vdd
           , vss => vss
           );

  aux72_ins : a2_x2
  port map ( i0  => not_mtrans_mask_shift(7)
           , i1  => not_mtrans_mask_shift(4)
           , q   => aux72
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_10_ins : a2_x2
  port map ( i0  => nxr2_x1_23_sig
           , i1  => rtlcarry_48(9)
           , q   => rtlcarry_48(10)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_195_ins : xr2_x1
  port map ( i0  => mtrans_list(15)
           , i1  => mtrans_list(13)
           , q   => xr2_x1_195_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_846_ins : xr2_x1
  port map ( i0  => rtlcarry_47(9)
           , i1  => exe_res(9)
           , q   => xr2_x1_846_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_86_ins : na4_x1
  port map ( i0  => o2_x2_99_sig
           , i1  => one_sig
           , i2  => o2_x2_98_sig
           , i3  => o2_x2_97_sig
           , nq  => fifo_din(86)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_49_ins : na2_x1
  port map ( i0  => not_aux117
           , i1  => na3_x1_71_sig
           , nq  => na2_x1_49_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_10_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux83
           , i2  => not_rdata1(9)
           , i3  => not_aux169
           , q   => ao2o22_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_799_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_800_sig
           , q   => xr2_x1_799_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_37_ins : a3_x2
  port map ( i0  => no4_x1_28_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_37_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_658_ins : xr2_x1
  port map ( i0  => rtlcarry_17(3)
           , i1  => rtlcarry_35(3)
           , q   => xr2_x1_658_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_517_ins : xr2_x1
  port map ( i0  => xr2_x1_519_sig
           , i1  => xr2_x1_518_sig
           , q   => xr2_x1_517_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_20_ins : na2_x1
  port map ( i0  => aux195
           , i1  => cur_state(1)
           , nq  => na2_x1_20_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_17_ins : o2_x2
  port map ( i0  => not_aux80
           , i1  => not_aux166
           , q   => o2_x2_17_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_5_ins : inv_x2
  port map ( i   => rdata2(5)
           , nq  => not_rdata2(5)
           , vdd => vdd
           , vss => vss
           );

  not_aux137_ins : o3_x2
  port map ( i0  => p760_120_def_5
           , i1  => cur_state(1)
           , i2  => not_cur_state(0)
           , q   => not_aux137
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_770_ins : xr2_x1
  port map ( i0  => no2_x1_85_sig
           , i1  => no2_x1_84_sig
           , q   => xr2_x1_770_sig
           , vdd => vdd
           , vss => vss
           );

  dec2exe_push_ins : na2_x1
  port map ( i0  => na3_x1_73_sig
           , i1  => na3_x1_72_sig
           , nq  => dec2exe_push
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_329_ins : xr2_x1
  port map ( i0  => rtlcarry_26(1)
           , i1  => xr2_x1_330_sig
           , q   => xr2_x1_329_sig
           , vdd => vdd
           , vss => vss
           );

  radr1_0_ins : buf_x2
  port map ( i   => if_ir(16)
           , q   => radr1(0)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_82_ins : o2_x2
  port map ( i0  => not_if_ir(16)
           , i1  => not_aux183
           , q   => o2_x2_82_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_582_ins : xr2_x1
  port map ( i0  => rtlcarry_14(3)
           , i1  => rtlcarry_11(3)
           , q   => xr2_x1_582_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_11_ins : na3_x1
  port map ( i0  => exe_res(0)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  mov_i_ins : no2_x1
  port map ( i0  => not_aux61
           , i1  => not_aux159
           , nq  => mov_i
           , vdd => vdd
           , vss => vss
           );

  not_aux80_ins : on12_x1
  port map ( i0  => reg_pc(6)
           , i1  => not_branch_t
           , q   => not_aux80
           , vdd => vdd
           , vss => vss
           );

  na2_x1_8_ins : na2_x1
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , nq  => na2_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_300_ins : xr2_x1
  port map ( i0  => rtlcarry_38(1)
           , i1  => rtlcarry_32(1)
           , q   => xr2_x1_300_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_441_ins : xr2_x1
  port map ( i0  => xr2_x1_445_sig
           , i1  => xr2_x1_442_sig
           , q   => xr2_x1_441_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_122_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(21)
           , i1  => exe_res(21)
           , nq  => nxr2_x1_122_sig
           , vdd => vdd
           , vss => vss
           );

  dec_flag_wb_ins : buf_x2
  port map ( i   => fifo_dout(59)
           , q   => dec_flag_wb
           , vdd => vdd
           , vss => vss
           );

  dec_op2_23_ins : buf_x2
  port map ( i   => fifo_dout(88)
           , q   => dec_op2(23)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_56_ins : xr2_x1
  port map ( i0  => rtlcarry_2(2)
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_56_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_75_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(3)
           , i1  => exe_res(3)
           , nq  => nxr2_x1_75_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_19_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(19)
           , q   => wdata2(19)
           , vdd => vdd
           , vss => vss
           );

  inval_adr2_2_ins : an12_x1
  port map ( i0  => not_aux12
           , i1  => ld_dest(2)
           , q   => inval_adr2(2)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_57_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_57_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_3_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux76
           , i2  => not_rdata1(2)
           , i3  => not_aux169
           , q   => ao2o22_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_3_ins : o2_x2
  port map ( i0  => fifo_dout(26)
           , i1  => not_aux70
           , q   => o2_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_112_ins : xr2_x1
  port map ( i0  => rtlcarry_11(3)
           , i1  => rtlcarry_8(3)
           , q   => xr2_x1_112_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_253_ins : xr2_x1
  port map ( i0  => xr2_x1_255_sig
           , i1  => xr2_x1_254_sig
           , q   => xr2_x1_253_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_394_ins : xr2_x1
  port map ( i0  => rtlcarry_8(1)
           , i1  => rtlcarry_17(1)
           , q   => xr2_x1_394_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_85_ins : no2_x1
  port map ( i0  => not_rtlcarry_8(3)
           , i1  => nxr2_x1_84_sig
           , nq  => no2_x1_85_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_716_ins : xr2_x1
  port map ( i0  => rtlcarry_14(2)
           , i1  => rtlcarry_8(2)
           , q   => xr2_x1_716_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_122_ins : o2_x2
  port map ( i0  => na3_x1_83_sig
           , i1  => na2_x1_59_sig
           , q   => o2_x2_122_sig
           , vdd => vdd
           , vss => vss
           );

  a4_x2_5_ins : a4_x2
  port map ( i0  => on12_x1_4_sig
           , i1  => on12_x1_3_sig
           , i2  => na4_x1_16_sig
           , i3  => on12_x1_2_sig
           , q   => a4_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_29_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(26)
           , i4  => o2_x2_37_sig
           , q   => oa2ao222_x2_29_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_11_ins : inv_x2
  port map ( i   => exe_res(11)
           , nq  => not_exe_res(11)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_21_ins : a2_x2
  port map ( i0  => nxr2_x1_34_sig
           , i1  => rtlcarry_48(20)
           , q   => rtlcarry_48(21)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_857_ins : xr2_x1
  port map ( i0  => rtlcarry_47(22)
           , i1  => exe_res(22)
           , q   => xr2_x1_857_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_97_ins : buf_x2
  port map ( i   => op1(0)
           , q   => fifo_din(97)
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_21_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux94
           , i2  => not_rdata1(20)
           , i3  => not_aux169
           , q   => ao2o22_x2_21_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_3_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(0)
           , i4  => o2_x2_11_sig
           , q   => oa2ao222_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_2_ins : xr2_x1
  port map ( i0  => xr2_x1_8_sig
           , i1  => xr2_x1_3_sig
           , q   => xr2_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_109_ins : inv_x2
  port map ( i   => aux38
           , nq  => inv_x2_109_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_669_ins : xr2_x1
  port map ( i0  => xr2_x1_671_sig
           , i1  => xr2_x1_670_sig
           , q   => xr2_x1_669_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_528_ins : xr2_x1
  port map ( i0  => rtlcarry_0(1)
           , i1  => rtlcarry_11(1)
           , q   => xr2_x1_528_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_31_ins : na2_x1
  port map ( i0  => not_aux118
           , i1  => not_trans_t
           , nq  => na2_x1_31_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_28_ins : o2_x2
  port map ( i0  => not_aux91
           , i1  => not_aux166
           , q   => o2_x2_28_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux26_ins : noa22_x1
  port map ( i0  => if_ir(24)
           , i1  => exe_wb
           , i2  => na2_x1_3_sig
           , nq  => not_aux26
           , vdd => vdd
           , vss => vss
           );

  not_aux148_ins : o3_x2
  port map ( i0  => not_aux13
           , i1  => not_branch_t
           , i2  => aux12
           , q   => not_aux148
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_640_ins : xr2_x1
  port map ( i0  => xr2_x1_642_sig
           , i1  => xr2_x1_641_sig
           , q   => xr2_x1_640_sig
           , vdd => vdd
           , vss => vss
           );

  dec_alu_and_ins : buf_x2
  port map ( i   => fifo_dout(2)
           , q   => dec_alu_and
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_781_ins : xr2_x1
  port map ( i0  => xr2_x1_784_sig
           , i1  => xr2_x1_782_sig
           , q   => xr2_x1_781_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_93_ins : o2_x2
  port map ( i0  => not_rdata2(19)
           , i1  => not_aux182
           , q   => o2_x2_93_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_593_ins : xr2_x1
  port map ( i0  => xr2_x1_595_sig
           , i1  => xr2_x1_594_sig
           , q   => xr2_x1_593_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_19_ins : o3_x2
  port map ( i0  => no2_x1_53_sig
           , i1  => not_aux174
           , i2  => no2_x1_52_sig
           , q   => o3_x2_19_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_22_ins : na3_x1
  port map ( i0  => exe_res(11)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_22_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_311_ins : xr2_x1
  port map ( i0  => rtlcarry_23(2)
           , i1  => rtlcarry_20(2)
           , q   => xr2_x1_311_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_452_ins : xr2_x1
  port map ( i0  => mtrans_list(11)
           , i1  => mtrans_list(10)
           , q   => xr2_x1_452_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_133_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(27)
           , i1  => nxr2_x1_134_sig
           , nq  => nxr2_x1_133_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_0_ins : a2_x2
  port map ( i0  => mem_res(0)
           , i1  => mem_wb
           , q   => wdata2(0)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_67_ins : xr2_x1
  port map ( i0  => rtlcarry_50(5)
           , i1  => exe_res(5)
           , q   => xr2_x1_67_sig
           , vdd => vdd
           , vss => vss
           );

  aux29_ins : a3_x2
  port map ( i0  => a2_x2_14_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => aux29
           , vdd => vdd
           , vss => vss
           );

  not_aux91_ins : on12_x1
  port map ( i0  => reg_pc(17)
           , i1  => not_branch_t
           , q   => not_aux91
           , vdd => vdd
           , vss => vss
           );

  na4_x1_13_ins : na4_x1
  port map ( i0  => not_mtrans_mask_shift(3)
           , i1  => not_mtrans_mask_shift(1)
           , i2  => not_mtrans_mask_shift(2)
           , i3  => mtrans_mask_shift(4)
           , nq  => na4_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_123_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_23(3)
           , q   => xr2_x1_123_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_264_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => rtlcarry_41(2)
           , q   => xr2_x1_264_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_8_1_ins : no2_x1
  port map ( i0  => not_mtrans_list(2)
           , i1  => nxr2_x1_55_sig
           , nq  => rtlcarry_8(1)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_86_ins : nxr2_x1
  port map ( i0  => xr2_x1_797_sig
           , i1  => xr2_x1_794_sig
           , nq  => nxr2_x1_86_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_96_ins : no2_x1
  port map ( i0  => na3_x1_87_sig
           , i1  => na2_x1_66_sig
           , nq  => no2_x1_96_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_68_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_68_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_8_ins : a3_x2
  port map ( i0  => not_aux112
           , i1  => not_mtrans_t
           , i2  => na4_x1_19_sig
           , q   => a3_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  not_rvalid1_ins : inv_x2
  port map ( i   => rvalid1
           , nq  => not_rvalid1
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_4_ins : inv_x2
  port map ( i   => if_ir(4)
           , nq  => not_if_ir(4)
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_22_ins : inv_x2
  port map ( i   => exe_res(22)
           , nq  => not_exe_res(22)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_14_ins : noa2ao222_x1
  port map ( i0  => o3_x2_8_sig
           , i1  => not_regop_t
           , i2  => inv_x2_10_sig
           , i3  => shift_rrx
           , i4  => not_if_ir(25)
           , nq  => fifo_din(14)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_727_ins : xr2_x1
  port map ( i0  => mtrans_adr_dec(0)
           , i1  => zero_sig
           , q   => xr2_x1_727_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_5_ins : inv_x2
  port map ( i   => mtrans_mask_shift(5)
           , nq  => not_mtrans_mask_shift(5)
           , vdd => vdd
           , vss => vss
           );

  aux130_ins : a2_x2
  port map ( i0  => if_ir(7)
           , i1  => if_ir(25)
           , q   => aux130
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_11_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(8)
           , i4  => o2_x2_19_sig
           , q   => oa2ao222_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_32_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux105
           , i2  => not_rdata1(31)
           , i3  => not_aux169
           , q   => ao2o22_x2_32_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_6_ins : ao22_x2
  port map ( i0  => not_trans_t
           , i1  => not_aux30
           , i2  => na3_x1_54_sig
           , q   => ao22_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_30_ins : a3_x2
  port map ( i0  => no4_x1_21_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_30_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux159_ins : o2_x2
  port map ( i0  => not_if_ir(21)
           , i1  => not_regop_t
           , q   => not_aux159
           , vdd => vdd
           , vss => vss
           );

  not_aux37_ins : na2_x1
  port map ( i0  => if_ir(1)
           , i1  => not_mtrans_t
           , nq  => not_aux37
           , vdd => vdd
           , vss => vss
           );

  o2_x2_39_ins : o2_x2
  port map ( i0  => not_aux102
           , i1  => not_aux166
           , q   => o2_x2_39_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_5_ins : oa22_x2
  port map ( i0  => not_if_ir(4)
           , i1  => if_ir(9)
           , i2  => a3_x2_6_sig
           , q   => oa22_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_42_ins : na2_x1
  port map ( i0  => not_aux111
           , i1  => na3_x1_58_sig
           , nq  => na2_x1_42_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_539_ins : xr2_x1
  port map ( i0  => rtlcarry_8(2)
           , i1  => rtlcarry_29(2)
           , q   => xr2_x1_539_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_792_ins : xr2_x1
  port map ( i0  => rtlcarry_20(3)
           , i1  => rtlcarry_26(3)
           , q   => xr2_x1_792_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_510_ins : xr2_x1
  port map ( i0  => xr2_x1_514_sig
           , i1  => xr2_x1_511_sig
           , q   => xr2_x1_510_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_30_ins : inv_x2
  port map ( i   => rdata2(30)
           , nq  => not_rdata2(30)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_10_ins : o2_x2
  port map ( i0  => not_regop_t
           , i1  => trans_t
           , q   => o2_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_6_ins : buf_x2
  port map ( i   => fifo_dout(71)
           , q   => dec_op2(6)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_651_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_652_sig
           , q   => xr2_x1_651_sig
           , vdd => vdd
           , vss => vss
           );

  bl_i_ins : no2_x1
  port map ( i0  => not_if_ir(24)
           , i1  => not_branch_t
           , nq  => bl_i
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_463_ins : xr2_x1
  port map ( i0  => xr2_x1_470_sig
           , i1  => xr2_x1_464_sig
           , q   => xr2_x1_463_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_322_ins : xr2_x1
  port map ( i0  => mtrans_list(7)
           , i1  => mtrans_list(6)
           , q   => xr2_x1_322_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_8_ins : a2_x2
  port map ( i0  => nxr2_x1_21_sig
           , i1  => rtlcarry_48(7)
           , q   => rtlcarry_48(8)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_33_ins : na3_x1
  port map ( i0  => exe_res(22)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_33_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_13_ins : no2_x1
  port map ( i0  => not_rtlcarry_2(3)
           , i1  => nxr2_x1_13_sig
           , nq  => no2_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_78_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_23(3)
           , q   => xr2_x1_78_sig
           , vdd => vdd
           , vss => vss
           );

  not_mvn_i_ins : inv_x2
  port map ( i   => mvn_i
           , nq  => not_mvn_i
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_97_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(9)
           , i1  => nxr2_x1_98_sig
           , nq  => nxr2_x1_97_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_11_1_ins : no2_x1
  port map ( i0  => not_mtrans_list(3)
           , i1  => nxr2_x1_54_sig
           , nq  => rtlcarry_11(1)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_275_ins : xr2_x1
  port map ( i0  => rtlcarry_29(1)
           , i1  => rtlcarry_41(1)
           , q   => xr2_x1_275_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_134_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_134_sig
           , vdd => vdd
           , vss => vss
           );

  aux11_ins : no2_x1
  port map ( i0  => not_aux10
           , i1  => not_regop_t
           , nq  => aux11
           , vdd => vdd
           , vss => vss
           );

  inv_x2_79_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_79_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_738_ins : xr2_x1
  port map ( i0  => xr2_x1_744_sig
           , i1  => xr2_x1_739_sig
           , q   => xr2_x1_738_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a22_x2_ins : oa2a22_x2
  port map ( i0  => aux197
           , i1  => cur_state(1)
           , i2  => inv_x2_7_sig
           , i3  => aux134
           , q   => oa2a22_x2_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op1_18_ins : buf_x2
  port map ( i   => fifo_dout(115)
           , q   => dec_op1(18)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_25_ins : buf_x2
  port map ( i   => ld_dest(2)
           , q   => fifo_din(25)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_50_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_50_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_12_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(12)
           , q   => wdata2(12)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_850_ins : xr2_x1
  port map ( i0  => rtlcarry_47(15)
           , i1  => exe_res(15)
           , q   => xr2_x1_850_sig
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_12_ins : no2_x1
  port map ( i0  => not_if_ir(12)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(12)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_22_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(19)
           , i4  => o2_x2_30_sig
           , q   => oa2ao222_x2_22_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_409_ins : xr2_x1
  port map ( i0  => rtlcarry_11(2)
           , i1  => rtlcarry_14(2)
           , q   => xr2_x1_409_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_102_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_102_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_53_ins : na2_x1
  port map ( i0  => no2_x1_74_sig
           , i1  => not_mtrans_t
           , nq  => na2_x1_53_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_16_ins : on12_x1
  port map ( i0  => not_exe_res(15)
           , i1  => rtlcarry_47(15)
           , q   => rtlcarry_47(16)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_21_ins : o2_x2
  port map ( i0  => not_aux84
           , i1  => not_aux166
           , q   => o2_x2_21_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_7_ins : buf_x2
  port map ( i   => fifo_dout(34)
           , q   => dec_mem_data(7)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_521_ins : xr2_x1
  port map ( i0  => rtlcarry_23(1)
           , i1  => rtlcarry_8(1)
           , q   => xr2_x1_521_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_662_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_663_sig
           , q   => xr2_x1_662_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_90_ins : na3_x1
  port map ( i0  => o2_x2_108_sig
           , i1  => one_sig
           , i2  => o2_x2_107_sig
           , nq  => fifo_din(90)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_474_ins : xr2_x1
  port map ( i0  => xr2_x1_476_sig
           , i1  => xr2_x1_475_sig
           , q   => xr2_x1_474_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_333_ins : xr2_x1
  port map ( i0  => rtlcarry_29(1)
           , i1  => rtlcarry_41(1)
           , q   => xr2_x1_333_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_5_ins : inv_x2
  port map ( i   => rtlcarry_41(1)
           , nq  => inv_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_44_ins : na3_x1
  port map ( i0  => if_ir(4)
           , i1  => na2_x1_16_sig
           , i2  => o2_x2_44_sig
           , nq  => na3_x1_44_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_6_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => nxr2_x1_74_sig
           , i3  => no2_x1_79_sig
           , nq  => no4_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_24_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_24_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_14_ins : nxr2_x1
  port map ( i0  => xr2_x1_122_sig
           , i1  => xr2_x1_120_sig
           , nq  => nxr2_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_89_ins : xr2_x1
  port map ( i0  => mtrans_adr_dec(0)
           , i1  => no2_x1_7_sig
           , q   => xr2_x1_89_sig
           , vdd => vdd
           , vss => vss
           );

  an12_x1_5_ins : an12_x1
  port map ( i0  => na4_x1_18_sig
           , i1  => not_p760_120_reddef_194
           , q   => an12_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_12_ins : o3_x2
  port map ( i0  => not_regop_t
           , i1  => not_aux115
           , i2  => nmx2_x1_sig
           , q   => o3_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_286_ins : xr2_x1
  port map ( i0  => rtlcarry_20(2)
           , i1  => rtlcarry_29(2)
           , q   => xr2_x1_286_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_26_2_ins : a2_x2
  port map ( i0  => xr2_x1_219_sig
           , i1  => rtlcarry_26(1)
           , q   => rtlcarry_26(2)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_145_ins : xr2_x1
  port map ( i0  => rtlcarry_8(3)
           , i1  => rtlcarry_5(3)
           , q   => xr2_x1_145_sig
           , vdd => vdd
           , vss => vss
           );

  not_eor_i_ins : o2_x2
  port map ( i0  => not_aux52
           , i1  => not_aux159
           , q   => not_eor_i
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_14_ins : inv_x2
  port map ( i   => rdata1(14)
           , nq  => not_rdata1(14)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_60_ins : xr2_x1
  port map ( i0  => rtlcarry_8(2)
           , i1  => rtlcarry_29(2)
           , q   => xr2_x1_60_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_749_ins : xr2_x1
  port map ( i0  => rtlcarry_17(3)
           , i1  => rtlcarry_35(3)
           , q   => xr2_x1_749_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_10_ins : inv_x2
  port map ( i   => mtrans_list(10)
           , nq  => not_mtrans_list(10)
           , vdd => vdd
           , vss => vss
           );

  dec_op1_29_ins : buf_x2
  port map ( i   => fifo_dout(126)
           , q   => dec_op1(29)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_36_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(9)
           , i2  => noa2a2a23_x1_9_sig
           , nq  => fifo_din(36)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_61_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_61_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_15_ins : no3_x1
  port map ( i0  => not_mtrans_mask_shift(11)
           , i1  => not_mtrans_list(11)
           , i2  => not_mtrans_mask(11)
           , nq  => no3_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_23_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(23)
           , q   => wdata2(23)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_861_ins : xr2_x1
  port map ( i0  => rtlcarry_47(26)
           , i1  => exe_res(26)
           , q   => xr2_x1_861_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_10_ins : o3_x2
  port map ( i0  => not_mtrans_mask(10)
           , i1  => not_mtrans_list(10)
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask_shift(10)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_33_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(30)
           , i4  => o2_x2_41_sig
           , q   => oa2ao222_x2_33_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_608_ins : xr2_x1
  port map ( i0  => xr2_x1_610_sig
           , i1  => xr2_x1_609_sig
           , q   => xr2_x1_608_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_720_ins : xr2_x1
  port map ( i0  => rtlcarry_23(2)
           , i1  => rtlcarry_26(2)
           , q   => xr2_x1_720_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_64_ins : na2_x1
  port map ( i0  => exe_res(6)
           , i1  => if_ir(24)
           , nq  => na2_x1_64_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_11_ins : oa22_x2
  port map ( i0  => not_aux162
           , i1  => not_aux67
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(11)
           , vdd => vdd
           , vss => vss
           );

  not_aux59_ins : na2_x1
  port map ( i0  => if_ir(22)
           , i1  => if_ir(24)
           , nq  => not_aux59
           , vdd => vdd
           , vss => vss
           );

  not_op1_8_ins : inv_x2
  port map ( i   => op1(8)
           , nq  => not_op1(8)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_27_ins : on12_x1
  port map ( i0  => not_exe_res(26)
           , i1  => rtlcarry_47(26)
           , q   => rtlcarry_47(27)
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_8_ins : inv_x2
  port map ( i   => rdata1(8)
           , nq  => not_rdata1(8)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_32_ins : o2_x2
  port map ( i0  => not_aux95
           , i1  => not_aux166
           , q   => o2_x2_32_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_5_ins : noa22_x1
  port map ( i0  => cur_state(0)
           , i1  => aux201
           , i2  => no3_x1_4_sig
           , nq  => noa22_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_9_ins : no3_x1
  port map ( i0  => mvn_i
           , i1  => na2_x1_30_sig
           , i2  => na3_x1_52_sig
           , nq  => no3_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_532_ins : xr2_x1
  port map ( i0  => xr2_x1_534_sig
           , i1  => xr2_x1_533_sig
           , q   => xr2_x1_532_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_6_ins : nao22_x1
  port map ( i0  => not_p760_120_def_6
           , i1  => aux3
           , i2  => ao22_x2_13_sig
           , nq  => nao22_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_673_ins : xr2_x1
  port map ( i0  => mtrans_list(7)
           , i1  => mtrans_list(6)
           , q   => xr2_x1_673_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_485_ins : xr2_x1
  port map ( i0  => xr2_x1_487_sig
           , i1  => xr2_x1_486_sig
           , q   => xr2_x1_485_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux30_ins : na2_x1
  port map ( i0  => if_ir(0)
           , i1  => not_mtrans_t
           , nq  => not_aux30
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_17_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_61_sig
           , i1  => rdata3(17)
           , i2  => inv_x2_60_sig
           , i3  => op1(17)
           , i4  => op1(17)
           , i5  => inv_x2_59_sig
           , nq  => noa2a2a23_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_55_ins : na3_x1
  port map ( i0  => na2_x1_39_sig
           , i1  => not_branch_t
           , i2  => o2_x2_58_sig
           , nq  => na3_x1_55_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_105_ins : buf_x2
  port map ( i   => op1(8)
           , q   => fifo_din(105)
           , vdd => vdd
           , vss => vss
           );

  cspr_wb_ins : buf_x2
  port map ( i   => exe_flag_wb
           , q   => cspr_wb
           , vdd => vdd
           , vss => vss
           );

  no2_x1_35_ins : no2_x1
  port map ( i0  => reg_vv
           , i1  => if_ir(31)
           , nq  => no2_x1_35_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_344_ins : xr2_x1
  port map ( i0  => mtrans_list(4)
           , i1  => mtrans_list(3)
           , q   => xr2_x1_344_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_203_ins : xr2_x1
  port map ( i0  => xr2_x1_205_sig
           , i1  => xr2_x1_204_sig
           , q   => xr2_x1_203_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_25_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(11)
           , i1  => exe_res(11)
           , nq  => nxr2_x1_25_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_23_ins : o3_x2
  port map ( i0  => not_rdata2(10)
           , i1  => not_aux177
           , i2  => no2_x1_73_sig
           , q   => o3_x2_23_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_807_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_808_sig
           , q   => xr2_x1_807_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_297_ins : xr2_x1
  port map ( i0  => xr2_x1_301_sig
           , i1  => xr2_x1_298_sig
           , q   => xr2_x1_297_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_156_ins : xr2_x1
  port map ( i0  => no2_x1_17_sig
           , i1  => no2_x1_16_sig
           , q   => xr2_x1_156_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_4_ins : a2_x2
  port map ( i0  => not_if_ir(31)
           , i1  => not_neg
           , q   => a2_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_25_ins : inv_x2
  port map ( i   => rdata1(25)
           , nq  => not_rdata1(25)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_90_ins : nxr2_x1
  port map ( i0  => xr2_x1_816_sig
           , i1  => xr2_x1_813_sig
           , nq  => nxr2_x1_90_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_71_ins : xr2_x1
  port map ( i0  => rtlcarry_11(3)
           , i1  => rtlcarry_8(3)
           , q   => xr2_x1_71_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_lw_ins : buf_x2
  port map ( i   => fifo_dout(21)
           , q   => dec_mem_lw
           , vdd => vdd
           , vss => vss
           );

  fifo_din_47_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(20)
           , i2  => noa2a2a23_x1_20_sig
           , nq  => fifo_din(47)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_72_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_72_sig
           , vdd => vdd
           , vss => vss
           );

  aux163_ins : na2_x1
  port map ( i0  => not_mtrans_mask_shift(7)
           , i1  => not_mtrans_mask_shift(2)
           , nq  => aux163
           , vdd => vdd
           , vss => vss
           );

  dec_op1_11_ins : buf_x2
  port map ( i   => fifo_dout(108)
           , q   => dec_op1(11)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_619_ins : xr2_x1
  port map ( i0  => xr2_x1_625_sig
           , i1  => xr2_x1_620_sig
           , q   => xr2_x1_619_sig
           , vdd => vdd
           , vss => vss
           );

  wadr2_0_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_dest(0)
           , q   => wadr2(0)
           , vdd => vdd
           , vss => vss
           );

  radr2_2_ins : noa22_x1
  port map ( i0  => inv_x2_110_sig
           , i1  => na2_x1_72_sig
           , i2  => not_aux202
           , nq  => radr2(2)
           , vdd => vdd
           , vss => vss
           );

  no4_x1_17_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_854_sig
           , i3  => no2_x1_107_sig
           , nq  => no4_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_11_ins : ao22_x2
  port map ( i0  => not_aux181
           , i1  => not_rdata2(10)
           , i2  => one_sig
           , q   => ao22_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_731_ins : xr2_x1
  port map ( i0  => rtlcarry_17(3)
           , i1  => rtlcarry_35(3)
           , q   => xr2_x1_731_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_402_ins : xr2_x1
  port map ( i0  => rtlcarry_23(2)
           , i1  => rtlcarry_26(2)
           , q   => xr2_x1_402_sig
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_0_3_ins : inv_x2
  port map ( i   => rtlcarry_0(3)
           , nq  => not_rtlcarry_0(3)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_43_ins : o2_x2
  port map ( i0  => not_aux128
           , i1  => not_aux192
           , q   => o2_x2_43_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_543_ins : xr2_x1
  port map ( i0  => rtlcarry_26(2)
           , i1  => xr2_x1_544_sig
           , q   => xr2_x1_543_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_684_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => xr2_x1_685_sig
           , q   => xr2_x1_684_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_14_ins : oa22_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => exe_res(5)
           , q   => oa22_x2_14_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_496_ins : xr2_x1
  port map ( i0  => rtlcarry_2(2)
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_496_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_17_ins : xr2_x1
  port map ( i0  => trans_t
           , i1  => if_ir(25)
           , q   => xr2_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_0_ins : buf_x2
  port map ( i   => fifo_dout(27)
           , q   => dec_mem_data(0)
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_28_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_94_sig
           , i1  => rdata3(28)
           , i2  => inv_x2_93_sig
           , i3  => op1(28)
           , i4  => op1(28)
           , i5  => inv_x2_92_sig
           , nq  => noa2a2a23_x1_28_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_66_ins : na3_x1
  port map ( i0  => not_rdata2(5)
           , i1  => if_ir(25)
           , i2  => not_branch_t
           , nq  => na3_x1_66_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_116_ins : buf_x2
  port map ( i   => op1(19)
           , q   => fifo_din(116)
           , vdd => vdd
           , vss => vss
           );

  o3_x2_34_ins : o3_x2
  port map ( i0  => not_exe_res(7)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_34_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_355_ins : xr2_x1
  port map ( i0  => xr2_x1_357_sig
           , i1  => xr2_x1_356_sig
           , q   => xr2_x1_355_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_214_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => xr2_x1_215_sig
           , q   => xr2_x1_214_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_36_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(22)
           , i1  => exe_res(22)
           , nq  => nxr2_x1_36_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_18_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_18_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_18_ins : a2_x2
  port map ( i0  => not_aux146
           , i1  => not_aux148
           , q   => a2_x2_18_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_46_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_46_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_3_ins : oa22_x2
  port map ( i0  => xr2_x1_687_sig
           , i1  => aux29
           , i2  => na2_x1_58_sig
           , q   => wdata1(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_818_ins : xr2_x1
  port map ( i0  => rtlcarry_8(3)
           , i1  => xr2_x1_819_sig
           , q   => xr2_x1_818_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_167_ins : xr2_x1
  port map ( i0  => xr2_x1_170_sig
           , i1  => xr2_x1_168_sig
           , q   => xr2_x1_167_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_82_ins : xr2_x1
  port map ( i0  => rtlcarry_50(6)
           , i1  => exe_res(6)
           , q   => xr2_x1_82_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_83_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_83_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_108_ins : no2_x1
  port map ( i0  => exe_res(20)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_108_sig
           , vdd => vdd
           , vss => vss
           );

  not_stm_i_ins : o2_x2
  port map ( i0  => if_ir(20)
           , i1  => not_mtrans_t
           , q   => not_stm_i
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_14_ins : inv_x2
  port map ( i   => if_ir(14)
           , nq  => not_if_ir(14)
           , vdd => vdd
           , vss => vss
           );

  op1_19_ins : na3_x1
  port map ( i0  => ao2o22_x2_20_sig
           , i1  => na3_x1_30_sig
           , i2  => oa2ao222_x2_22_sig
           , nq  => op1(19)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_58_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(31)
           , i2  => noa2a2a23_x1_31_sig
           , nq  => fifo_din(58)
           , vdd => vdd
           , vss => vss
           );

  no4_x1_28_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_865_sig
           , i3  => no2_x1_118_sig
           , nq  => no4_x1_28_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_742_ins : xr2_x1
  port map ( i0  => rtlcarry_14(3)
           , i1  => rtlcarry_11(3)
           , q   => xr2_x1_742_sig
           , vdd => vdd
           , vss => vss
           );

  not_cond_ins : nmx3_x1
  port map ( cmd0 => if_ir(28)
           , cmd1 => not_if_ir(29)
           , i0   => mx3_x2_sig
           , i1   => oa2ao222_x2_sig
           , i2   => aux47
           , nq   => not_cond
           , vdd  => vdd
           , vss  => vss
           );

  dec_op1_22_ins : buf_x2
  port map ( i   => fifo_dout(119)
           , q   => dec_op1(22)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_601_ins : xr2_x1
  port map ( i0  => xr2_x1_604_sig
           , i1  => xr2_x1_602_sig
           , q   => xr2_x1_601_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_18_ins : o2_x2
  port map ( i0  => nao22_x1_19_sig
           , i1  => a3_x2_25_sig
           , q   => wdata1(18)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_413_ins : xr2_x1
  port map ( i0  => mtrans_list(15)
           , i1  => mtrans_list(13)
           , q   => xr2_x1_413_sig
           , vdd => vdd
           , vss => vss
           );

  not_op1_1_ins : inv_x2
  port map ( i   => op1(1)
           , nq  => not_op1(1)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_16_ins : on12_x1
  port map ( i0  => not_exe_res(15)
           , i1  => rtlcarry_50(15)
           , q   => rtlcarry_50(16)
           , vdd => vdd
           , vss => vss
           );

  ld_dest_2_ins : oa22_x2
  port map ( i0  => not_mtrans_t
           , i1  => if_ir(14)
           , i2  => aux39
           , q   => ld_dest(2)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_54_ins : o2_x2
  port map ( i0  => not_mtrans_mask(9)
           , i1  => not_mtrans_mask_shift(9)
           , q   => o2_x2_54_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_554_ins : xr2_x1
  port map ( i0  => rtlcarry_5(3)
           , i1  => rtlcarry_2(3)
           , q   => xr2_x1_554_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_695_ins : xr2_x1
  port map ( i0  => xr2_x1_697_sig
           , i1  => xr2_x1_696_sig
           , q   => xr2_x1_695_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_20_ins : on12_x1
  port map ( i0  => not_exe_res(19)
           , i1  => rtlcarry_47(19)
           , q   => rtlcarry_47(20)
           , vdd => vdd
           , vss => vss
           );

  nao2o22_x1_ins : nao2o22_x1
  port map ( i0  => not_neg
           , i1  => if_ir(31)
           , i2  => not_aux149
           , i3  => zero
           , nq  => nao2o22_x1_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_2_ins : no3_x1
  port map ( i0  => not_if_ir(31)
           , i1  => not_aux44
           , i2  => not_zero
           , nq  => no3_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux52_ins : o2_x2
  port map ( i0  => if_ir(23)
           , i1  => not_aux51
           , q   => not_aux52
           , vdd => vdd
           , vss => vss
           );

  not_aux174_ins : na3_x1
  port map ( i0  => not_trans_t
           , i1  => not_branch_t
           , i2  => not_mtrans_t
           , nq  => not_aux174
           , vdd => vdd
           , vss => vss
           );

  not_op1_19_ins : inv_x2
  port map ( i   => op1(19)
           , nq  => not_op1(19)
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_1_ins : inv_x2
  port map ( i   => rdata1(1)
           , nq  => not_rdata1(1)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_28_ins : xr2_x1
  port map ( i0  => mtrans_list(7)
           , i1  => mtrans_list(6)
           , q   => xr2_x1_28_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op1_9_ins : buf_x2
  port map ( i   => fifo_dout(106)
           , q   => dec_op1(9)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_127_ins : buf_x2
  port map ( i   => op1(30)
           , q   => fifo_din(127)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_77_ins : na3_x1
  port map ( i0  => not_ldr_i
           , i1  => not_ldrb_i
           , i2  => not_ldm_i
           , nq  => na3_x1_77_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_45_ins : o3_x2
  port map ( i0  => not_exe_res(21)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_45_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_29_ins : a2_x2
  port map ( i0  => not_rtlsum_47(14)
           , i1  => not_aux26
           , q   => a2_x2_29_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_366_ins : xr2_x1
  port map ( i0  => xr2_x1_368_sig
           , i1  => xr2_x1_367_sig
           , q   => xr2_x1_366_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_225_ins : xr2_x1
  port map ( i0  => rtlcarry_32(2)
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_225_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_47_ins : nxr2_x1
  port map ( i0  => xr2_x1_196_sig
           , i1  => xr2_x1_195_sig
           , nq  => nxr2_x1_47_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_ins : nxr2_x1
  port map ( i0  => xr2_x1_42_sig
           , i1  => xr2_x1_37_sig
           , nq  => nxr2_x1_sig
           , vdd => vdd
           , vss => vss
           );

  dec_exe_dest_0_ins : buf_x2
  port map ( i   => fifo_dout(61)
           , q   => dec_exe_dest(0)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_29_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_29_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_57_ins : no2_x1
  port map ( i0  => not_rtlcarry_32(3)
           , i1  => nxr2_x1_63_sig
           , nq  => no2_x1_57_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_829_ins : xr2_x1
  port map ( i0  => rtlcarry_20(3)
           , i1  => rtlcarry_26(3)
           , q   => xr2_x1_829_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_178_ins : xr2_x1
  port map ( i0  => rtlcarry_20(3)
           , i1  => rtlcarry_26(3)
           , q   => xr2_x1_178_sig
           , vdd => vdd
           , vss => vss
           );

  not_cmn_i_ins : o2_x2
  port map ( i0  => not_aux60
           , i1  => not_aux159
           , q   => not_cmn_i
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_4_ins : no2_x1
  port map ( i0  => not_if_ir(4)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(4)
           , vdd => vdd
           , vss => vss
           );

  op1_4_ins : na3_x1
  port map ( i0  => ao2o22_x2_5_sig
           , i1  => na3_x1_15_sig
           , i2  => oa2ao222_x2_7_sig
           , nq  => op1(4)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_9_ins : buf_x2
  port map ( i   => shift_val(1)
           , q   => fifo_din(9)
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_10_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_40_sig
           , i1  => rdata3(10)
           , i2  => inv_x2_39_sig
           , i3  => op1(10)
           , i4  => op1(10)
           , i5  => inv_x2_38_sig
           , nq  => noa2a2a23_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_800_ins : xr2_x1
  port map ( i0  => rtlcarry_14(3)
           , i1  => xr2_x1_801_sig
           , q   => xr2_x1_800_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_290_ins : xr2_x1
  port map ( i0  => xr2_x1_296_sig
           , i1  => xr2_x1_291_sig
           , q   => xr2_x1_290_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_93_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_93_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_4_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(4)
           , i1  => exe_res(4)
           , nq  => nxr2_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_94_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_94_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_119_ins : no2_x1
  port map ( i0  => exe_res(31)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_119_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_4_ins : oa22_x2
  port map ( i0  => a2_x2_9_sig
           , i1  => o2_x2_6_sig
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(4)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_25_ins : inv_x2
  port map ( i   => if_ir(25)
           , nq  => not_if_ir(25)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_4_ins : on12_x1
  port map ( i0  => not_exe_res(3)
           , i1  => rtlcarry_50(3)
           , q   => rtlcarry_50(4)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_69_ins : nao22_x1
  port map ( i0  => nxr2_x1_59_sig
           , i1  => o3_x2_16_sig
           , i2  => a3_x2_10_sig
           , nq  => fifo_din(69)
           , vdd => vdd
           , vss => vss
           );

  wen1_ins : no2_x1
  port map ( i0  => if2dec_empty
           , i1  => not_exe_wb
           , nq  => wen1
           , vdd => vdd
           , vss => vss
           );

  on12_x1_8_ins : on12_x1
  port map ( i0  => not_exe_res(30)
           , i1  => rtlcarry_50(30)
           , q   => on12_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_16_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_109_sig
           , i2  => o3_x2_39_sig
           , nq  => nao22_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_753_ins : xr2_x1
  port map ( i0  => xr2_x1_755_sig
           , i1  => xr2_x1_754_sig
           , q   => xr2_x1_753_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_40_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(13)
           , i2  => noa2a2a23_x1_13_sig
           , nq  => fifo_din(40)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_612_ins : xr2_x1
  port map ( i0  => xr2_x1_616_sig
           , i1  => xr2_x1_613_sig
           , q   => xr2_x1_612_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_29_ins : o2_x2
  port map ( i0  => nao22_x1_30_sig
           , i1  => a3_x2_36_sig
           , q   => wdata1(29)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_105_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(13)
           , i1  => nxr2_x1_106_sig
           , nq  => nxr2_x1_105_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_10_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_847_sig
           , i3  => no2_x1_98_sig
           , nq  => no4_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_424_ins : xr2_x1
  port map ( i0  => xr2_x1_428_sig
           , i1  => xr2_x1_425_sig
           , q   => xr2_x1_424_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_27_ins : on12_x1
  port map ( i0  => not_exe_res(26)
           , i1  => rtlcarry_50(26)
           , q   => rtlcarry_50(27)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_65_ins : o2_x2
  port map ( i0  => not_aux178
           , i1  => not_if_ir(5)
           , q   => o2_x2_65_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_565_ins : xr2_x1
  port map ( i0  => no2_x1_56_sig
           , i1  => xr2_x1_566_sig
           , q   => xr2_x1_565_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_88_ins : na3_x1
  port map ( i0  => exe_wb
           , i1  => o2_x2_128_sig
           , i2  => nao22_x1_9_sig
           , nq  => na3_x1_88_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux185_ins : on12_x1
  port map ( i0  => aux121
           , i1  => na2_x1_4_sig
           , q   => not_aux185
           , vdd => vdd
           , vss => vss
           );

  not_aux63_ins : o2_x2
  port map ( i0  => fifo_dout(23)
           , i1  => fifo_dout(24)
           , q   => not_aux63
           , vdd => vdd
           , vss => vss
           );

  na4_x1_7_ins : na4_x1
  port map ( i0  => not_mtrans_mask_shift(13)
           , i1  => not_mtrans_mask_shift(15)
           , i2  => not_mtrans_mask_shift(11)
           , i3  => a3_x2_4_sig
           , nq  => na4_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_5_ins : no2_x1
  port map ( i0  => na4_x1_7_sig
           , i1  => mtrans_mask_shift(8)
           , nq  => no2_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_39_ins : xr2_x1
  port map ( i0  => xr2_x1_41_sig
           , i1  => xr2_x1_40_sig
           , q   => xr2_x1_39_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_17_ins : buf_x2
  port map ( i   => fifo_dout(44)
           , q   => dec_mem_data(17)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_377_ins : xr2_x1
  port map ( i0  => xr2_x1_381_sig
           , i1  => xr2_x1_378_sig
           , q   => xr2_x1_377_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_236_ins : xr2_x1
  port map ( i0  => rtlcarry_41(1)
           , i1  => no2_x1_25_sig
           , q   => xr2_x1_236_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_10_ins : xr2_x1
  port map ( i0  => xr2_x1_12_sig
           , i1  => xr2_x1_11_sig
           , q   => xr2_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_58_ins : nxr2_x1
  port map ( i0  => xr2_x1_522_sig
           , i1  => xr2_x1_517_sig
           , nq  => nxr2_x1_58_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_68_ins : no2_x1
  port map ( i0  => not_aux107
           , i1  => not_aux173
           , nq  => no2_x1_68_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_32_3_ins : a2_x2
  port map ( i0  => xr2_x1_201_sig
           , i1  => rtlcarry_32(2)
           , q   => rtlcarry_32(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_189_ins : xr2_x1
  port map ( i0  => rtlcarry_41(1)
           , i1  => no2_x1_20_sig
           , q   => xr2_x1_189_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_11_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_11_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_21_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_73_sig
           , i1  => rdata3(21)
           , i2  => inv_x2_72_sig
           , i3  => op1(21)
           , i4  => op1(21)
           , i5  => inv_x2_71_sig
           , nq  => noa2a2a23_x1_21_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_105_ins : o2_x2
  port map ( i0  => not_rdata2(24)
           , i1  => not_aux181
           , q   => o2_x2_105_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_811_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_812_sig
           , q   => xr2_x1_811_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_160_ins : xr2_x1
  port map ( i0  => xr2_x1_162_sig
           , i1  => xr2_x1_161_sig
           , q   => xr2_x1_160_sig
           , vdd => vdd
           , vss => vss
           );

  o4_x2_2_ins : o4_x2
  port map ( i0  => na2_x1_9_sig
           , i1  => cmp_i
           , i2  => not_aux13
           , i3  => inv_x2_4_sig
           , q   => o4_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_4_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_22_sig
           , i1  => rdata3(4)
           , i2  => inv_x2_21_sig
           , i3  => op1(4)
           , i4  => op1(4)
           , i5  => inv_x2_20_sig
           , nq  => noa2a2a23_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  not_adc_i_ins : o2_x2
  port map ( i0  => not_aux55
           , i1  => not_aux159
           , q   => not_adc_i
           , vdd => vdd
           , vss => vss
           );

  na2_x1_14_ins : na2_x1
  port map ( i0  => not_trans_t
           , i1  => aux130
           , nq  => na2_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  shift_val_1_ins : a2_x2
  port map ( i0  => na3_x1_43_sig
           , i1  => aux124
           , q   => shift_val(1)
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_27_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_131_sig
           , i2  => o3_x2_50_sig
           , nq  => nao22_x1_27_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_764_ins : xr2_x1
  port map ( i0  => rtlcarry_48(6)
           , i1  => xr2_x1_765_sig
           , q   => xr2_x1_764_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux102_ins : on12_x1
  port map ( i0  => reg_pc(28)
           , i1  => not_branch_t
           , q   => not_aux102
           , vdd => vdd
           , vss => vss
           );

  fifo_din_51_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(24)
           , i2  => noa2a2a23_x1_24_sig
           , nq  => fifo_din(51)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_623_ins : xr2_x1
  port map ( i0  => rtlcarry_14(3)
           , i1  => rtlcarry_11(3)
           , q   => xr2_x1_623_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_21_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_858_sig
           , i3  => no2_x1_111_sig
           , nq  => no4_x1_21_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_116_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(18)
           , i1  => exe_res(18)
           , nq  => nxr2_x1_116_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_101_ins : no2_x1
  port map ( i0  => na3_x1_89_sig
           , i1  => na2_x1_68_sig
           , nq  => no2_x1_101_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_435_ins : xr2_x1
  port map ( i0  => rtlcarry_38(1)
           , i1  => rtlcarry_32(1)
           , q   => xr2_x1_435_sig
           , vdd => vdd
           , vss => vss
           );

  op1_12_ins : na3_x1
  port map ( i0  => ao2o22_x2_13_sig
           , i1  => na3_x1_23_sig
           , i2  => oa2ao222_x2_15_sig
           , nq  => op1(12)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_576_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_576_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_76_ins : o2_x2
  port map ( i0  => not_if_ir(14)
           , i1  => not_aux183
           , q   => o2_x2_76_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_11_ins : o2_x2
  port map ( i0  => nao22_x1_12_sig
           , i1  => a3_x2_20_sig
           , q   => wdata1(11)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_14_2_ins : a2_x2
  port map ( i0  => xr2_x1_297_sig
           , i1  => rtlcarry_14(1)
           , q   => rtlcarry_14(2)
           , vdd => vdd
           , vss => vss
           );

  not_aux74_ins : on12_x1
  port map ( i0  => reg_pc(0)
           , i1  => not_branch_t
           , q   => not_aux74
           , vdd => vdd
           , vss => vss
           );

  dec_op2_17_ins : buf_x2
  port map ( i   => fifo_dout(82)
           , q   => dec_op2(17)
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_28_ins : buf_x2
  port map ( i   => fifo_dout(55)
           , q   => dec_mem_data(28)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_388_ins : xr2_x1
  port map ( i0  => xr2_x1_390_sig
           , i1  => xr2_x1_389_sig
           , q   => xr2_x1_388_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_247_ins : xr2_x1
  port map ( i0  => xr2_x1_251_sig
           , i1  => xr2_x1_248_sig
           , q   => xr2_x1_247_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_4_ins : on12_x1
  port map ( i0  => not_exe_res(3)
           , i1  => rtlcarry_47(3)
           , q   => rtlcarry_47(4)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_106_ins : xr2_x1
  port map ( i0  => rtlcarry_17(3)
           , i1  => rtlcarry_35(3)
           , q   => xr2_x1_106_sig
           , vdd => vdd
           , vss => vss
           );

  not_op1_12_ins : inv_x2
  port map ( i   => op1(12)
           , nq  => not_op1(12)
           , vdd => vdd
           , vss => vss
           );

  dec_op1_2_ins : buf_x2
  port map ( i   => fifo_dout(99)
           , q   => dec_op1(2)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_69_ins : nxr2_x1
  port map ( i0  => xr2_x1_601_sig
           , i1  => xr2_x1_600_sig
           , nq  => nxr2_x1_69_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_120_ins : buf_x2
  port map ( i   => op1(23)
           , q   => fifo_din(120)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_79_ins : no2_x1
  port map ( i0  => exe_res(2)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_79_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_5_ins : o3_x2
  port map ( i0  => not_if_ir(30)
           , i1  => not_if_ir(29)
           , i2  => no2_x1_35_sig
           , q   => o3_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_ins : na3_x1
  port map ( i0  => not_aux34
           , i1  => not_regop_t
           , i2  => not_mtrans_t
           , nq  => na3_x1_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_21_ins : xr2_x1
  port map ( i0  => mtrans_list(10)
           , i1  => mtrans_list(9)
           , q   => xr2_x1_21_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_22_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_22_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_50_ins : no2_x1
  port map ( i0  => rdata2(5)
           , i1  => if_ir(25)
           , nq  => no2_x1_50_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_22_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_22_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_70_ins : na3_x1
  port map ( i0  => not_trans_t
           , i1  => not_mtrans_t
           , i2  => na2_x1_49_sig
           , nq  => na3_x1_70_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_822_ins : xr2_x1
  port map ( i0  => rtlcarry_17(3)
           , i1  => rtlcarry_35(3)
           , q   => xr2_x1_822_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_40_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(26)
           , i1  => exe_res(26)
           , nq  => nxr2_x1_40_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_15_ins : a2_x2
  port map ( i0  => nxr2_x1_28_sig
           , i1  => rtlcarry_48(14)
           , q   => rtlcarry_48(15)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_171_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_23(3)
           , q   => xr2_x1_171_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_3_ins : inv_x2
  port map ( i   => exe_res(3)
           , nq  => not_exe_res(3)
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_15_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux88
           , i2  => not_rdata1(14)
           , i3  => not_aux169
           , q   => ao2o22_x2_15_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_116_ins : o2_x2
  port map ( i0  => not_rdata2(29)
           , i1  => not_aux182
           , q   => o2_x2_116_sig
           , vdd => vdd
           , vss => vss
           );

  dec_alu_add_ins : buf_x2
  port map ( i   => fifo_dout(3)
           , q   => dec_alu_add
           , vdd => vdd
           , vss => vss
           );

  fifo_din_2_ins : na3_x1
  port map ( i0  => not_bic_i
           , i1  => not_and_i
           , i2  => not_tst_i
           , nq  => fifo_din(2)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_25_ins : na2_x1
  port map ( i0  => not_rsc_i
           , i1  => not_cmn_i
           , nq  => na2_x1_25_sig
           , vdd => vdd
           , vss => vss
           );

  wadr1_3_ins : a2_x2
  port map ( i0  => exe_wb
           , i1  => exe_dest(3)
           , q   => wadr1(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_775_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_775_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_13_ins : inv_x2
  port map ( i   => rdata2(13)
           , nq  => not_rdata2(13)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_62_ins : na3_x1
  port map ( i0  => not_aux18
           , i1  => not_branch_t
           , i2  => na2_x1_33_sig
           , nq  => fifo_din(62)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_634_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_635_sig
           , q   => xr2_x1_634_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_13_ins : a3_x2
  port map ( i0  => no4_x1_4_sig
           , i1  => no2_x1_77_sig
           , i2  => a3_x2_14_sig
           , q   => a3_x2_13_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_127_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(24)
           , i1  => nxr2_x1_128_sig
           , nq  => nxr2_x1_127_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_112_ins : no2_x1
  port map ( i0  => exe_res(24)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_112_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_446_ins : xr2_x1
  port map ( i0  => rtlcarry_14(2)
           , i1  => rtlcarry_8(2)
           , q   => xr2_x1_446_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_29_3_ins : a2_x2
  port map ( i0  => xr2_x1_211_sig
           , i1  => rtlcarry_29(2)
           , q   => rtlcarry_29(3)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_16_ins : na3_x1
  port map ( i0  => exe_res(5)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  op1_23_ins : na3_x1
  port map ( i0  => ao2o22_x2_24_sig
           , i1  => na3_x1_34_sig
           , i2  => oa2ao222_x2_26_sig
           , nq  => op1(23)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_587_ins : xr2_x1
  port map ( i0  => rtlcarry_5(3)
           , i1  => xr2_x1_588_sig
           , q   => xr2_x1_587_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_87_ins : o2_x2
  port map ( i0  => not_rdata2(17)
           , i1  => not_aux182
           , q   => o2_x2_87_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_22_ins : o2_x2
  port map ( i0  => nao22_x1_23_sig
           , i1  => a3_x2_29_sig
           , q   => wdata1(22)
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_12_ins : noa22_x1
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => exe_res(13)
           , nq  => noa22_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_305_ins : xr2_x1
  port map ( i0  => rtlcarry_41(1)
           , i1  => rtlcarry_23(1)
           , q   => xr2_x1_305_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux85_ins : on12_x1
  port map ( i0  => reg_pc(11)
           , i1  => not_branch_t
           , q   => not_aux85
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_20_ins : on12_x1
  port map ( i0  => not_exe_res(19)
           , i1  => rtlcarry_50(19)
           , q   => rtlcarry_50(20)
           , vdd => vdd
           , vss => vss
           );

  dec_op2_28_ins : buf_x2
  port map ( i   => fifo_dout(93)
           , q   => dec_op2(28)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_399_ins : xr2_x1
  port map ( i0  => xr2_x1_403_sig
           , i1  => xr2_x1_400_sig
           , q   => xr2_x1_399_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_258_ins : xr2_x1
  port map ( i0  => rtlcarry_26(1)
           , i1  => rtlcarry_35(1)
           , q   => xr2_x1_258_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_117_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => rtlcarry_14(3)
           , q   => xr2_x1_117_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_8_ins : o2_x2
  port map ( i0  => fifo_dout(26)
           , i1  => not_aux65
           , q   => o2_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_ins : oa2ao222_x2
  port map ( i0  => aux43
           , i1  => not_if_ir(30)
           , i2  => no3_x1_2_sig
           , i3  => a2_x2_4_sig
           , i4  => if_ir(30)
           , q   => oa2ao222_x2_sig
           , vdd => vdd
           , vss => vss
           );

  not_op1_23_ins : inv_x2
  port map ( i   => op1(23)
           , nq  => not_op1(23)
           , vdd => vdd
           , vss => vss
           );

  not_p760_120_def_8_ins : inv_x2
  port map ( i   => p760_120_def_8
           , nq  => not_p760_120_def_8
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_8_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux81
           , i2  => not_rdata1(7)
           , i3  => not_aux169
           , q   => ao2o22_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_10_ins : buf_x2
  port map ( i   => fifo_dout(37)
           , q   => dec_mem_data(10)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_81_ins : na3_x1
  port map ( i0  => no4_x1_6_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_81_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_61_ins : no2_x1
  port map ( i0  => not_rtlcarry_2(3)
           , i1  => nxr2_x1_67_sig
           , nq  => no2_x1_61_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_0_3_ins : oa2ao222_x2
  port map ( i0  => xr2_x1_504_sig
           , i1  => rtlcarry_0(2)
           , i2  => xr2_x1_491_sig
           , i3  => rtlcarry_0(2)
           , i4  => mtrans_adr_dec(0)
           , q   => rtlcarry_0(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_370_ins : xr2_x1
  port map ( i0  => xr2_x1_372_sig
           , i1  => xr2_x1_371_sig
           , q   => xr2_x1_370_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_16_ins : inv_x2
  port map ( i   => exe_res(16)
           , nq  => not_exe_res(16)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_32_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => xr2_x1_33_sig
           , q   => xr2_x1_32_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_33_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_33_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_26_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux99
           , i2  => not_rdata1(25)
           , i3  => not_aux169
           , q   => ao2o22_x2_26_sig
           , vdd => vdd
           , vss => vss
           );

  aux124_ins : na3_x1
  port map ( i0  => not_aux34
           , i1  => not_branch_t
           , i2  => not_regop_t
           , nq  => aux124
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_7_ins : xr2_x1
  port map ( i0  => mtrans_list(5)
           , i1  => mtrans_list(4)
           , q   => xr2_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_182_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_182_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_26_ins : a2_x2
  port map ( i0  => nxr2_x1_39_sig
           , i1  => rtlcarry_48(25)
           , q   => rtlcarry_48(26)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_51_ins : nxr2_x1
  port map ( i0  => xr2_x1_247_sig
           , i1  => xr2_x1_245_sig
           , nq  => nxr2_x1_51_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_127_ins : o2_x2
  port map ( i0  => exe_res(6)
           , i1  => not_aux23
           , q   => o2_x2_127_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_833_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => rtlcarry_14(3)
           , q   => xr2_x1_833_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_36_ins : na2_x1
  port map ( i0  => not_aux106
           , i1  => na3_x1_53_sig
           , nq  => na2_x1_36_sig
           , vdd => vdd
           , vss => vss
           );

  dec_shift_val_2_ins : buf_x2
  port map ( i   => fifo_dout(10)
           , q   => dec_shift_val(2)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_8_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(5)
           , i4  => o2_x2_16_sig
           , q   => oa2ao222_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_73_ins : na3_x1
  port map ( i0  => ao22_x2_9_sig
           , i1  => na2_x1_51_sig
           , i2  => o3_x2_21_sig
           , nq  => fifo_din(73)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_645_ins : xr2_x1
  port map ( i0  => rtlcarry_11(3)
           , i1  => xr2_x1_646_sig
           , q   => xr2_x1_645_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_504_ins : xr2_x1
  port map ( i0  => xr2_x1_510_sig
           , i1  => xr2_x1_505_sig
           , q   => xr2_x1_504_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_786_ins : xr2_x1
  port map ( i0  => no2_x1_87_sig
           , i1  => no2_x1_86_sig
           , q   => xr2_x1_786_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_24_ins : a3_x2
  port map ( i0  => no4_x1_15_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_24_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_98_ins : o2_x2
  port map ( i0  => not_rdata2(21)
           , i1  => not_aux181
           , q   => o2_x2_98_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_598_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_598_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_27_ins : na3_x1
  port map ( i0  => exe_res(16)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_27_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_24_ins : inv_x2
  port map ( i   => rdata2(24)
           , nq  => not_rdata2(24)
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_20_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_117_sig
           , i2  => o3_x2_43_sig
           , nq  => nao22_x1_20_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_138_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(29)
           , i1  => exe_res(29)
           , nq  => nxr2_x1_138_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_5_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(5)
           , q   => wdata2(5)
           , vdd => vdd
           , vss => vss
           );

  not_aux96_ins : on12_x1
  port map ( i0  => reg_pc(22)
           , i1  => not_branch_t
           , q   => not_aux96
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_316_ins : xr2_x1
  port map ( i0  => xr2_x1_318_sig
           , i1  => xr2_x1_317_sig
           , q   => xr2_x1_316_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_2_2_ins : a2_x2
  port map ( i0  => xr2_x1_423_sig
           , i1  => rtlcarry_2(1)
           , q   => rtlcarry_2(2)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_457_ins : xr2_x1
  port map ( i0  => mtrans_list(13)
           , i1  => mtrans_list(12)
           , q   => xr2_x1_457_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_21_ins : buf_x2
  port map ( i   => fifo_dout(48)
           , q   => dec_mem_data(21)
           , vdd => vdd
           , vss => vss
           );

  dec_op2_10_ins : buf_x2
  port map ( i   => fifo_dout(75)
           , q   => dec_op2(10)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_3_ins : na3_x1
  port map ( i0  => not_mtrans_mask_shift(3)
           , i1  => not_mtrans_mask_shift(1)
           , i2  => not_mtrans_mask_shift(2)
           , nq  => na3_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  not_rtlsum_47_8_ins : xr2_x1
  port map ( i0  => rtlcarry_47(8)
           , i1  => exe_res(8)
           , q   => not_rtlsum_47(8)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_4_ins : inv_x2
  port map ( i   => mtrans_list(4)
           , nq  => not_mtrans_list(4)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_128_ins : xr2_x1
  port map ( i0  => xr2_x1_155_sig
           , i1  => oa2ao222_x2_2_sig
           , q   => xr2_x1_128_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_269_ins : xr2_x1
  port map ( i0  => mtrans_list(9)
           , i1  => mtrans_list(8)
           , q   => xr2_x1_269_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_72_ins : no2_x1
  port map ( i0  => not_if_ir(9)
           , i1  => not_aux204
           , nq  => no2_x1_72_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_44_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_44_sig
           , vdd => vdd
           , vss => vss
           );

  na4_x1_18_ins : na4_x1
  port map ( i0  => nao22_x1_5_sig
           , i1  => no3_x1_5_sig
           , i2  => not_aux0
           , i3  => na3_x1_51_sig
           , nq  => na4_x1_18_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_43_ins : xr2_x1
  port map ( i0  => xr2_x1_45_sig
           , i1  => xr2_x1_44_sig
           , q   => xr2_x1_43_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_27_ins : inv_x2
  port map ( i   => exe_res(27)
           , nq  => not_exe_res(27)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_9_ins : inv_x2
  port map ( i   => if_ir(9)
           , nq  => not_if_ir(9)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_240_ins : xr2_x1
  port map ( i0  => xr2_x1_242_sig
           , i1  => xr2_x1_241_sig
           , q   => xr2_x1_240_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_381_ins : xr2_x1
  port map ( i0  => mtrans_list(11)
           , i1  => mtrans_list(10)
           , q   => xr2_x1_381_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_92_ins : na3_x1
  port map ( i0  => exe_wb
           , i1  => o2_x2_130_sig
           , i2  => nao22_x1_15_sig
           , nq  => na3_x1_92_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_62_ins : nxr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , nq  => nxr2_x1_62_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_19_ins : na2_x1
  port map ( i0  => not_str_i
           , i1  => not_stm_i
           , nq  => fifo_din(19)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_16_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(13)
           , i4  => o2_x2_24_sig
           , q   => oa2ao222_x2_16_sig
           , vdd => vdd
           , vss => vss
           );

  aux135_ins : na2_x1
  port map ( i0  => not_p760_120_def_8
           , i1  => not_aux133
           , nq  => aux135
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_193_ins : xr2_x1
  port map ( i0  => rtlcarry_41(1)
           , i1  => no2_x1_21_sig
           , q   => xr2_x1_193_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_703_ins : xr2_x1
  port map ( i0  => rtlcarry_48(3)
           , i1  => rtlcarry_2(1)
           , q   => xr2_x1_703_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_47_ins : na2_x1
  port map ( i0  => not_aux117
           , i1  => na3_x1_69_sig
           , nq  => na2_x1_47_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_844_ins : xr2_x1
  port map ( i0  => rtlcarry_47(7)
           , i1  => exe_res(7)
           , q   => xr2_x1_844_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_84_ins : na4_x1
  port map ( i0  => o2_x2_93_sig
           , i1  => one_sig
           , i2  => o2_x2_92_sig
           , i3  => o2_x2_91_sig
           , nq  => fifo_din(84)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_656_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_23(3)
           , q   => xr2_x1_656_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_15_ins : o2_x2
  port map ( i0  => not_aux78
           , i1  => not_aux166
           , q   => o2_x2_15_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_ins : ao22_x2
  port map ( i0  => not_cry
           , i1  => if_ir(31)
           , i2  => not_aux149
           , q   => ao22_x2_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_515_ins : xr2_x1
  port map ( i0  => rtlcarry_11(2)
           , i1  => rtlcarry_14(2)
           , q   => xr2_x1_515_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_797_ins : xr2_x1
  port map ( i0  => xr2_x1_799_sig
           , i1  => xr2_x1_798_sig
           , q   => xr2_x1_797_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_35_ins : a3_x2
  port map ( i0  => no4_x1_26_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_35_sig
           , vdd => vdd
           , vss => vss
           );

  dec_shift_ror_ins : buf_x2
  port map ( i   => fifo_dout(14)
           , q   => dec_shift_ror
           , vdd => vdd
           , vss => vss
           );

  dec_mem_lb_ins : buf_x2
  port map ( i   => fifo_dout(20)
           , q   => dec_mem_lb
           , vdd => vdd
           , vss => vss
           );

  na3_x1_38_ins : na3_x1
  port map ( i0  => exe_res(27)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_38_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_3_ins : inv_x2
  port map ( i   => rdata2(3)
           , nq  => not_rdata2(3)
           , vdd => vdd
           , vss => vss
           );

  not_aux13_ins : a2_x2
  port map ( i0  => not_cond
           , i1  => condv
           , q   => not_aux13
           , vdd => vdd
           , vss => vss
           );

  not_bic_i_ins : o2_x2
  port map ( i0  => not_aux62
           , i1  => not_aux158
           , q   => not_bic_i
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_31_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_139_sig
           , i2  => o3_x2_54_sig
           , nq  => nao22_x1_31_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_580_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_580_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_dest_3_ins : buf_x2
  port map ( i   => fifo_dout(26)
           , q   => dec_mem_dest(3)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_6_ins : na2_x1
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , nq  => na2_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_18_ins : no2_x1
  port map ( i0  => not_rtlcarry_14(3)
           , i1  => nxr2_x1_18_sig
           , nq  => no2_x1_18_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_327_ins : xr2_x1
  port map ( i0  => rtlcarry_35(1)
           , i1  => rtlcarry_38(1)
           , q   => xr2_x1_327_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_468_ins : xr2_x1
  port map ( i0  => rtlcarry_2(1)
           , i1  => rtlcarry_11(1)
           , q   => xr2_x1_468_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_120_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(20)
           , i1  => exe_res(20)
           , nq  => nxr2_x1_120_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_80_ins : o2_x2
  port map ( i0  => not_rdata2(15)
           , i1  => not_aux181
           , q   => o2_x2_80_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_21_ins : buf_x2
  port map ( i   => fifo_dout(86)
           , q   => dec_op2(21)
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_5_3_ins : inv_x2
  port map ( i   => rtlcarry_5(3)
           , nq  => not_rtlcarry_5(3)
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_32_3_ins : inv_x2
  port map ( i   => rtlcarry_32(3)
           , nq  => not_rtlcarry_32(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_139_ins : xr2_x1
  port map ( i0  => xr2_x1_141_sig
           , i1  => xr2_x1_140_sig
           , q   => xr2_x1_139_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_54_ins : xr2_x1
  port map ( i0  => rtlcarry_23(2)
           , i1  => rtlcarry_0(2)
           , q   => xr2_x1_54_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_110_ins : xr2_x1
  port map ( i0  => rtlcarry_5(3)
           , i1  => xr2_x1_111_sig
           , q   => xr2_x1_110_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_251_ins : xr2_x1
  port map ( i0  => mtrans_list(15)
           , i1  => mtrans_list(13)
           , q   => xr2_x1_251_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_392_ins : xr2_x1
  port map ( i0  => xr2_x1_396_sig
           , i1  => xr2_x1_393_sig
           , q   => xr2_x1_392_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_83_ins : no2_x1
  port map ( i0  => not_rtlcarry_35(3)
           , i1  => nxr2_x1_82_sig
           , nq  => no2_x1_83_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_17_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(17)
           , q   => wdata2(17)
           , vdd => vdd
           , vss => vss
           );

  inval_adr2_0_ins : an12_x1
  port map ( i0  => not_aux12
           , i1  => ld_dest(0)
           , q   => inval_adr2(0)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_73_ins : nxr2_x1
  port map ( i0  => xr2_x1_660_sig
           , i1  => xr2_x1_657_sig
           , nq  => nxr2_x1_73_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_55_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_55_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_27_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(24)
           , i4  => o2_x2_35_sig
           , q   => oa2ao222_x2_27_sig
           , vdd => vdd
           , vss => vss
           );

  a4_x2_3_ins : a4_x2
  port map ( i0  => na2_x1_10_sig
           , i1  => a3_x2_5_sig
           , i2  => not_mtrans_mask_shift(8)
           , i3  => not_mtrans_mask_shift(2)
           , q   => a4_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_714_ins : xr2_x1
  port map ( i0  => xr2_x1_718_sig
           , i1  => xr2_x1_715_sig
           , q   => xr2_x1_714_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_58_ins : na2_x1
  port map ( i0  => o3_x2_33_sig
           , i1  => na3_x1_82_sig
           , nq  => na2_x1_58_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_120_ins : o2_x2
  port map ( i0  => not_rdata2(31)
           , i1  => not_aux182
           , q   => o2_x2_120_sig
           , vdd => vdd
           , vss => vss
           );

  not_cur_state_1_ins : inv_x2
  port map ( i   => cur_state(1)
           , nq  => not_cur_state(1)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_855_ins : xr2_x1
  port map ( i0  => rtlcarry_47(20)
           , i1  => exe_res(20)
           , q   => xr2_x1_855_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_107_ins : inv_x2
  port map ( i   => exe_res(31)
           , nq  => inv_x2_107_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_667_ins : xr2_x1
  port map ( i0  => xr2_x1_681_sig
           , i1  => xr2_x1_668_sig
           , q   => xr2_x1_667_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_95_ins : na3_x1
  port map ( i0  => o2_x2_118_sig
           , i1  => one_sig
           , i2  => o2_x2_117_sig
           , nq  => fifo_din(95)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_526_ins : xr2_x1
  port map ( i0  => rtlcarry_5(1)
           , i1  => xr2_x1_527_sig
           , q   => xr2_x1_526_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_26_ins : o2_x2
  port map ( i0  => not_aux89
           , i1  => not_aux166
           , q   => o2_x2_26_sig
           , vdd => vdd
           , vss => vss
           );

  not_str_i_ins : o2_x2
  port map ( i0  => if_ir(20)
           , i1  => not_aux160
           , q   => not_str_i
           , vdd => vdd
           , vss => vss
           );

  not_aux24_ins : an12_x1
  port map ( i0  => na2_x1_2_sig
           , i1  => if_ir(23)
           , q   => not_aux24
           , vdd => vdd
           , vss => vss
           );

  not_aux146_ins : o3_x2
  port map ( i0  => not_if_ir(21)
           , i1  => not_aux13
           , i2  => not_aux12
           , q   => not_aux146
           , vdd => vdd
           , vss => vss
           );

  o3_x2_17_ins : o3_x2
  port map ( i0  => no2_x1_50_sig
           , i1  => not_aux174
           , i2  => aux116
           , q   => o3_x2_17_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_49_ins : na3_x1
  port map ( i0  => no2_x1_37_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_49_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_20_3_ins : a2_x2
  port map ( i0  => xr2_x1_259_sig
           , i1  => rtlcarry_20(2)
           , q   => rtlcarry_20(3)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_29_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_29_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_338_ins : xr2_x1
  port map ( i0  => xr2_x1_340_sig
           , i1  => xr2_x1_339_sig
           , q   => xr2_x1_338_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_479_ins : xr2_x1
  port map ( i0  => rtlcarry_26(1)
           , i1  => xr2_x1_480_sig
           , q   => xr2_x1_479_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_131_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(26)
           , i1  => nxr2_x1_132_sig
           , nq  => nxr2_x1_131_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_91_ins : o2_x2
  port map ( i0  => not_if_ir(19)
           , i1  => not_aux183
           , q   => o2_x2_91_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_591_ins : xr2_x1
  port map ( i0  => xr2_x1_593_sig
           , i1  => xr2_x1_592_sig
           , q   => xr2_x1_591_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_20_ins : na3_x1
  port map ( i0  => exe_res(9)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_20_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_19_ins : inv_x2
  port map ( i   => rdata1(19)
           , nq  => not_rdata1(19)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_19_ins : nxr2_x1
  port map ( i0  => xr2_x1_183_sig
           , i1  => xr2_x1_180_sig
           , nq  => nxr2_x1_19_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_450_ins : xr2_x1
  port map ( i0  => xr2_x1_452_sig
           , i1  => xr2_x1_451_sig
           , q   => xr2_x1_450_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_65_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => xr2_x1_66_sig
           , q   => xr2_x1_65_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_15_ins : inv_x2
  port map ( i   => mtrans_list(15)
           , nq  => not_mtrans_list(15)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_121_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_121_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_262_ins : xr2_x1
  port map ( i0  => rtlcarry_32(2)
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_262_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_94_ins : no2_x1
  port map ( i0  => not_rtlcarry_20(3)
           , i1  => nxr2_x1_93_sig
           , nq  => no2_x1_94_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_28_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(28)
           , q   => wdata2(28)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_66_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_66_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_6_ins : a3_x2
  port map ( i0  => if_ir(4)
           , i1  => na2_x1_18_sig
           , i2  => o2_x2_45_sig
           , q   => a3_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  na4_x1_11_ins : na4_x1
  port map ( i0  => aux164
           , i1  => not_mtrans_mask_shift(1)
           , i2  => na3_x1_4_sig
           , i3  => nao22_x1_sig
           , nq  => na4_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_20_ins : inv_x2
  port map ( i   => exe_res(20)
           , nq  => not_exe_res(20)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_2_ins : inv_x2
  port map ( i   => if_ir(2)
           , nq  => not_if_ir(2)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_38_ins : oa2ao222_x2
  port map ( i0  => xr2_x1_751_sig
           , i1  => rtlcarry_0(3)
           , i2  => xr2_x1_738_sig
           , i3  => rtlcarry_0(3)
           , i4  => mtrans_adr_dec(0)
           , q   => oa2ao222_x2_38_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_84_ins : nxr2_x1
  port map ( i0  => xr2_x1_780_sig
           , i1  => xr2_x1_777_sig
           , nq  => nxr2_x1_84_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_725_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => xr2_x1_726_sig
           , q   => xr2_x1_725_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_12_ins : buf_x2
  port map ( i   => shift_val(4)
           , q   => fifo_din(12)
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_30_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux103
           , i2  => not_rdata1(29)
           , i3  => not_aux169
           , q   => ao2o22_x2_30_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux204_ins : o2_x2
  port map ( i0  => not_aux118
           , i1  => not_aux107
           , q   => not_aux204
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_15_ins : inv_x2
  port map ( i   => mtrans_mask_shift(15)
           , nq  => not_mtrans_mask_shift(15)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_3_ins : o3_x2
  port map ( i0  => not_mtrans_list(3)
           , i1  => not_mtrans_mask(3)
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask_shift(3)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_30_ins : a2_x2
  port map ( i0  => nxr2_x1_43_sig
           , i1  => rtlcarry_48(29)
           , q   => rtlcarry_48(30)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_866_ins : xr2_x1
  port map ( i0  => on12_x1_9_sig
           , i1  => exe_res(31)
           , q   => xr2_x1_866_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_678_ins : xr2_x1
  port map ( i0  => rtlcarry_50(2)
           , i1  => xr2_x1_679_sig
           , q   => xr2_x1_678_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_537_ins : xr2_x1
  port map ( i0  => xr2_x1_541_sig
           , i1  => xr2_x1_538_sig
           , q   => xr2_x1_537_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_4_ins : ao22_x2
  port map ( i0  => oa2a22_x2_sig
           , i1  => noa22_x1_3_sig
           , i2  => aux198
           , q   => ao22_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_37_ins : o2_x2
  port map ( i0  => not_aux100
           , i1  => not_aux166
           , q   => o2_x2_37_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_3_ins : oa22_x2
  port map ( i0  => na2_x1_11_sig
           , i1  => not_mtrans_mask_shift(13)
           , i2  => na3_x1_7_sig
           , q   => oa22_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_29_3_ins : inv_x2
  port map ( i   => rtlcarry_29(3)
           , nq  => not_rtlcarry_29(3)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_69_ins : na2_x1
  port map ( i0  => exe_res(13)
           , i1  => if_ir(24)
           , nq  => na2_x1_69_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_40_ins : na2_x1
  port map ( i0  => not_aux111
           , i1  => na3_x1_56_sig
           , nq  => na2_x1_40_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux157_ins : na2_x1
  port map ( i0  => a3_x2_3_sig
           , i1  => a4_x2_sig
           , nq  => not_aux157
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_790_ins : xr2_x1
  port map ( i0  => rtlcarry_32(3)
           , i1  => rtlcarry_17(3)
           , q   => xr2_x1_790_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_4_ins : buf_x2
  port map ( i   => fifo_dout(69)
           , q   => dec_op2(4)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_6_ins : nao2o22_x1
  port map ( i0  => an12_x1_3_sig
           , i1  => nxr2_x1_5_sig
           , i2  => not_rtlcarry_48(5)
           , i3  => xr2_x1_67_sig
           , nq  => rtlcarry_48(6)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_208_ins : xr2_x1
  port map ( i0  => rtlcarry_38(1)
           , i1  => rtlcarry_32(1)
           , q   => xr2_x1_208_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_349_ins : xr2_x1
  port map ( i0  => mtrans_list(6)
           , i1  => mtrans_list(5)
           , q   => xr2_x1_349_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_142_ins : nxr2_x1
  port map ( i0  => on12_x1_8_sig
           , i1  => exe_res(31)
           , nq  => nxr2_x1_142_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_28_ins : o3_x2
  port map ( i0  => not_mtrans_list(2)
           , i1  => not_mtrans_mask_shift(2)
           , i2  => not_mtrans_mask(2)
           , q   => o3_x2_28_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_31_ins : na3_x1
  port map ( i0  => exe_res(20)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_31_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_11_ins : no2_x1
  port map ( i0  => not_rtlcarry_23(3)
           , i1  => nxr2_x1_11_sig
           , nq  => no2_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_320_ins : xr2_x1
  port map ( i0  => xr2_x1_322_sig
           , i1  => xr2_x1_321_sig
           , q   => xr2_x1_320_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_461_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => xr2_x1_462_sig
           , q   => xr2_x1_461_sig
           , vdd => vdd
           , vss => vss
           );

  aux38_ins : no2_x1
  port map ( i0  => not_mtrans_t
           , i1  => na4_x1_11_sig
           , nq  => aux38
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_ins : nao22_x1
  port map ( i0  => a2_x2_13_sig
           , i1  => ao22_x2_2_sig
           , i2  => not_mtrans_mask_shift(3)
           , nq  => nao22_x1_sig
           , vdd => vdd
           , vss => vss
           );

  not_sub_i_ins : o2_x2
  port map ( i0  => not_aux54
           , i1  => not_aux158
           , q   => not_sub_i
           , vdd => vdd
           , vss => vss
           );

  a2_x2_9_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_76_ins : xr2_x1
  port map ( i0  => rtlcarry_5(3)
           , i1  => rtlcarry_2(3)
           , q   => xr2_x1_76_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_132_ins : xr2_x1
  port map ( i0  => rtlcarry_8(3)
           , i1  => rtlcarry_5(3)
           , q   => xr2_x1_132_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_273_ins : xr2_x1
  port map ( i0  => xr2_x1_277_sig
           , i1  => xr2_x1_274_sig
           , q   => xr2_x1_273_sig
           , vdd => vdd
           , vss => vss
           );

  na4_x1_22_ins : na4_x1
  port map ( i0  => o2_x2_125_sig
           , i1  => exe_wb
           , i2  => oa22_x2_14_sig
           , i3  => o2_x2_124_sig
           , nq  => na4_x1_22_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_77_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_77_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_95_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(8)
           , i1  => nxr2_x1_96_sig
           , nq  => nxr2_x1_95_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_10_ins : a2_x2
  port map ( i0  => mem_res(10)
           , i1  => mem_wb
           , q   => wdata2(10)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_23_ins : buf_x2
  port map ( i   => ld_dest(0)
           , q   => fifo_din(23)
           , vdd => vdd
           , vss => vss
           );

  dec_mem_sw_ins : buf_x2
  port map ( i   => fifo_dout(19)
           , q   => dec_mem_sw
           , vdd => vdd
           , vss => vss
           );

  dec_op1_16_ins : buf_x2
  port map ( i   => fifo_dout(113)
           , q   => dec_op1(16)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_20_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(17)
           , i4  => o2_x2_28_sig
           , q   => oa2ao222_x2_20_sig
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_10_ins : no2_x1
  port map ( i0  => not_if_ir(10)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(10)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_17_3_ins : a2_x2
  port map ( i0  => xr2_x1_281_sig
           , i1  => rtlcarry_17(2)
           , q   => rtlcarry_17(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_736_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_736_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_689_ins : xr2_x1
  port map ( i0  => rtlcarry_26(1)
           , i1  => xr2_x1_690_sig
           , q   => xr2_x1_689_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_548_ins : xr2_x1
  port map ( i0  => xr2_x1_550_sig
           , i1  => xr2_x1_549_sig
           , q   => xr2_x1_548_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_100_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_100_sig
           , vdd => vdd
           , vss => vss
           );

  inval2_ins : a2_x2
  port map ( i0  => na3_x1_78_sig
           , i1  => a2_x2_23_sig
           , q   => inval2
           , vdd => vdd
           , vss => vss
           );

  na2_x1_51_ins : na2_x1
  port map ( i0  => no2_x1_70_sig
           , i1  => not_mtrans_t
           , nq  => na2_x1_51_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_660_ins : xr2_x1
  port map ( i0  => xr2_x1_662_sig
           , i1  => xr2_x1_661_sig
           , q   => xr2_x1_660_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_5_ins : buf_x2
  port map ( i   => fifo_dout(32)
           , q   => dec_mem_data(5)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_48_ins : o2_x2
  port map ( i0  => not_mtrans_mask(12)
           , i1  => not_mtrans_mask_shift(12)
           , q   => o2_x2_48_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_14_ins : on12_x1
  port map ( i0  => not_exe_res(13)
           , i1  => rtlcarry_47(13)
           , q   => rtlcarry_47(14)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_407_ins : xr2_x1
  port map ( i0  => xr2_x1_409_sig
           , i1  => xr2_x1_408_sig
           , q   => xr2_x1_407_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_3_ins : inv_x2
  port map ( i   => aux47
           , nq  => inv_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_219_ins : xr2_x1
  port map ( i0  => xr2_x1_221_sig
           , i1  => xr2_x1_220_sig
           , q   => xr2_x1_219_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_8_ins : no3_x1
  port map ( i0  => na3_x1_88_sig
           , i1  => no2_x1_96_sig
           , i2  => noa22_x1_11_sig
           , nq  => wdata1(8)
           , vdd => vdd
           , vss => vss
           );

  no4_x1_4_ins : no4_x1
  port map ( i0  => no3_x1_22_sig
           , i1  => no3_x1_21_sig
           , i2  => no3_x1_20_sig
           , i3  => no3_x1_19_sig
           , nq  => no4_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_42_ins : na3_x1
  port map ( i0  => exe_res(31)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_42_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_22_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_22_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_331_ins : xr2_x1
  port map ( i0  => xr2_x1_333_sig
           , i1  => xr2_x1_332_sig
           , q   => xr2_x1_331_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_472_ins : xr2_x1
  port map ( i0  => rtlcarry_14(1)
           , i1  => rtlcarry_23(1)
           , q   => xr2_x1_472_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_39_ins : o3_x2
  port map ( i0  => not_exe_res(15)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_39_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_10_ins : o3_x2
  port map ( i0  => if_ir(6)
           , i1  => not_aux125
           , i2  => not_if_ir(5)
           , q   => o3_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  aux49_ins : o2_x2
  port map ( i0  => reg_pcv
           , i1  => not_branch_t
           , q   => aux49
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_12_ins : inv_x2
  port map ( i   => rdata1(12)
           , nq  => not_rdata1(12)
           , vdd => vdd
           , vss => vss
           );

  an12_x1_3_ins : an12_x1
  port map ( i0  => nxr2_x1_6_sig
           , i1  => not_rtlcarry_48(5)
           , q   => an12_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_87_ins : xr2_x1
  port map ( i0  => no2_x1_9_sig
           , i1  => xr2_x1_88_sig
           , q   => xr2_x1_87_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_12_ins : nxr2_x1
  port map ( i0  => xr2_x1_100_sig
           , i1  => xr2_x1_97_sig
           , nq  => nxr2_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_284_ins : xr2_x1
  port map ( i0  => rtlcarry_32(2)
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_284_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_13_ins : no3_x1
  port map ( i0  => no3_x1_16_sig
           , i1  => no3_x1_15_sig
           , i2  => no3_x1_14_sig
           , nq  => no3_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_88_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_88_sig
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_19_ins : inv_x2
  port map ( i   => if_ir(19)
           , nq  => not_if_ir(19)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_143_ins : xr2_x1
  port map ( i0  => xr2_x1_147_sig
           , i1  => xr2_x1_144_sig
           , q   => xr2_x1_143_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_21_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(21)
           , q   => wdata2(21)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_606_ins : xr2_x1
  port map ( i0  => xr2_x1_612_sig
           , i1  => xr2_x1_607_sig
           , q   => xr2_x1_606_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_34_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(7)
           , i2  => noa2a2a23_x1_7_sig
           , nq  => fifo_din(34)
           , vdd => vdd
           , vss => vss
           );

  dec_op1_27_ins : buf_x2
  port map ( i   => fifo_dout(124)
           , q   => dec_op1(27)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_747_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_747_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_559_ins : xr2_x1
  port map ( i0  => rtlcarry_32(3)
           , i1  => rtlcarry_17(3)
           , q   => xr2_x1_559_sig
           , vdd => vdd
           , vss => vss
           );

  dec_shift_lsr_ins : buf_x2
  port map ( i   => fifo_dout(16)
           , q   => dec_shift_lsr
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_31_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(28)
           , i4  => o2_x2_39_sig
           , q   => oa2ao222_x2_31_sig
           , vdd => vdd
           , vss => vss
           );

  branch_t_ins : no3_x1
  port map ( i0  => not_if_ir(27)
           , i1  => not_if_ir(25)
           , i2  => if_ir(26)
           , nq  => branch_t
           , vdd => vdd
           , vss => vss
           );

  inv_x2_111_ins : inv_x2
  port map ( i   => aux41
           , nq  => inv_x2_111_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_62_ins : na2_x1
  port map ( i0  => exe_res(5)
           , i1  => if_ir(24)
           , nq  => na2_x1_62_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_671_ins : xr2_x1
  port map ( i0  => xr2_x1_673_sig
           , i1  => xr2_x1_672_sig
           , q   => xr2_x1_671_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_530_ins : xr2_x1
  port map ( i0  => rtlcarry_20(1)
           , i1  => rtlcarry_29(1)
           , q   => xr2_x1_530_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_59_ins : o2_x2
  port map ( i0  => if_ir(1)
           , i1  => if_ir(25)
           , q   => o2_x2_59_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_4_ins : nao22_x1
  port map ( i0  => inv_x2_8_sig
           , i1  => noa22_x1_4_sig
           , i2  => reset_n
           , nq  => nao22_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  cur_state_1_ins : sff1_x4
  port map ( ck  => ck
           , i   => ao22_x2_3_sig
           , q   => cur_state(1)
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_6_ins : inv_x2
  port map ( i   => rdata1(6)
           , nq  => not_rdata1(6)
           , vdd => vdd
           , vss => vss
           );

  not_op1_6_ins : inv_x2
  port map ( i   => op1(6)
           , nq  => not_op1(6)
           , vdd => vdd
           , vss => vss
           );

  not_aux57_ins : o2_x2
  port map ( i0  => if_ir(22)
           , i1  => not_if_ir(24)
           , q   => not_aux57
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_25_ins : on12_x1
  port map ( i0  => not_exe_res(24)
           , i1  => rtlcarry_47(24)
           , q   => rtlcarry_47(25)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_418_ins : xr2_x1
  port map ( i0  => xr2_x1_422_sig
           , i1  => xr2_x1_419_sig
           , q   => xr2_x1_418_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_7_ins : no3_x1
  port map ( i0  => na2_x1_27_sig
           , i1  => na2_x1_26_sig
           , i2  => na2_x1_25_sig
           , nq  => no3_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_3_ins : noa22_x1
  port map ( i0  => na2_x1_20_sig
           , i1  => not_p760_120_def_8
           , i2  => na4_x1_15_sig
           , nq  => noa22_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_30_ins : o2_x2
  port map ( i0  => not_aux93
           , i1  => not_aux166
           , q   => o2_x2_30_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_103_ins : buf_x2
  port map ( i   => op1(6)
           , q   => fifo_din(103)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_53_ins : na3_x1
  port map ( i0  => na2_x1_37_sig
           , i1  => not_branch_t
           , i2  => o2_x2_57_sig
           , nq  => na3_x1_53_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_15_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_55_sig
           , i1  => rdata3(15)
           , i2  => inv_x2_54_sig
           , i3  => op1(15)
           , i4  => op1(15)
           , i5  => inv_x2_53_sig
           , nq  => noa2a2a23_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_9_ins : no2_x1
  port map ( i0  => not_if_ir(9)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(9)
           , vdd => vdd
           , vss => vss
           );

  not_p760_120_reddef_194_ins : inv_x2
  port map ( i   => p760_120_reddef_194
           , nq  => not_p760_120_reddef_194
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_201_ins : xr2_x1
  port map ( i0  => xr2_x1_202_sig
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_201_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_342_ins : xr2_x1
  port map ( i0  => rtlcarry_32(2)
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_342_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_33_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_33_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_483_ins : xr2_x1
  port map ( i0  => rtlcarry_8(1)
           , i1  => rtlcarry_17(1)
           , q   => xr2_x1_483_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_21_ins : o3_x2
  port map ( i0  => not_rdata2(8)
           , i1  => not_aux177
           , i2  => no2_x1_69_sig
           , q   => o3_x2_21_sig
           , vdd => vdd
           , vss => vss
           );

  op1_9_ins : na3_x1
  port map ( i0  => ao2o22_x2_10_sig
           , i1  => na3_x1_20_sig
           , i2  => oa2ao222_x2_12_sig
           , nq  => op1(9)
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_23_ins : inv_x2
  port map ( i   => rdata1(23)
           , nq  => not_rdata1(23)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_9_ins : nxr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_90_sig
           , nq  => nxr2_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_98_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_98_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_23_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(9)
           , i1  => exe_res(9)
           , nq  => nxr2_x1_23_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_295_ins : xr2_x1
  port map ( i0  => mtrans_list(10)
           , i1  => mtrans_list(9)
           , q   => xr2_x1_295_sig
           , vdd => vdd
           , vss => vss
           );

  inval_adr1_3_ins : nao22_x1
  port map ( i0  => regop_t
           , i1  => an12_x1_9_sig
           , i2  => not_aux22
           , nq  => inval_adr1(3)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_99_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_99_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_9_ins : on12_x1
  port map ( i0  => not_exe_res(8)
           , i1  => rtlcarry_50(8)
           , q   => rtlcarry_50(9)
           , vdd => vdd
           , vss => vss
           );

  aux31_ins : no2_x1
  port map ( i0  => not_mtrans_t
           , i1  => na4_x1_12_sig
           , nq  => aux31
           , vdd => vdd
           , vss => vss
           );

  a2_x2_2_ins : a2_x2
  port map ( i0  => not_mov_i
           , i1  => not_mvn_i
           , q   => a2_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux0_ins : na3_x1
  port map ( i0  => p760_120_def_0
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => not_aux0
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_9_ins : oa22_x2
  port map ( i0  => not_aux162
           , i1  => not_aux64
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(9)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_154_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_154_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_805_ins : xr2_x1
  port map ( i0  => no2_x1_89_sig
           , i1  => no2_x1_88_sig
           , q   => xr2_x1_805_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_617_ins : xr2_x1
  port map ( i0  => rtlcarry_17(3)
           , i1  => rtlcarry_35(3)
           , q   => xr2_x1_617_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_70_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_70_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_45_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(18)
           , i2  => noa2a2a23_x1_18_sig
           , nq  => fifo_din(45)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_758_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_759_sig
           , q   => xr2_x1_758_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_5_3_ins : a2_x2
  port map ( i0  => xr2_x1_399_sig
           , i1  => rtlcarry_5(2)
           , q   => rtlcarry_5(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_682_ins : xr2_x1
  port map ( i0  => mtrans_list(15)
           , i1  => xr2_x1_683_sig
           , q   => xr2_x1_682_sig
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_20_3_ins : inv_x2
  port map ( i   => rtlcarry_20(3)
           , nq  => not_rtlcarry_20(3)
           , vdd => vdd
           , vss => vss
           );

  not_aux68_ins : a2_x2
  port map ( i0  => fifo_dout(25)
           , i1  => not_aux63
           , q   => not_aux68
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_429_ins : xr2_x1
  port map ( i0  => xr2_x1_433_sig
           , i1  => xr2_x1_430_sig
           , q   => xr2_x1_429_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_15_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_852_sig
           , i3  => no2_x1_105_sig
           , nq  => no4_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  radr2_0_ins : noa22_x1
  port map ( i0  => inv_x2_108_sig
           , i1  => not_aux30
           , i2  => not_aux202
           , nq  => radr2(0)
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_12_ins : oa22_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => exe_res(4)
           , q   => oa22_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_541_ins : xr2_x1
  port map ( i0  => xr2_x1_543_sig
           , i1  => xr2_x1_542_sig
           , q   => xr2_x1_541_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_41_ins : o2_x2
  port map ( i0  => not_aux104
           , i1  => not_aux166
           , q   => o2_x2_41_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux161_ins : o2_x2
  port map ( i0  => not_if_ir(22)
           , i1  => not_trans_t
           , q   => not_aux161
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_400_ins : xr2_x1
  port map ( i0  => xr2_x1_402_sig
           , i1  => xr2_x1_401_sig
           , q   => xr2_x1_400_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_1_ins : o2_x2
  port map ( i0  => nao22_x1_8_sig
           , i1  => a3_x2_17_sig
           , q   => wdata1(1)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_114_ins : buf_x2
  port map ( i   => op1(17)
           , q   => fifo_din(114)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_64_ins : na3_x1
  port map ( i0  => not_rdata2(4)
           , i1  => if_ir(25)
           , i2  => not_branch_t
           , nq  => na3_x1_64_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_44_ins : no2_x1
  port map ( i0  => rdata2(3)
           , i1  => if_ir(25)
           , nq  => no2_x1_44_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_26_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_88_sig
           , i1  => rdata3(26)
           , i2  => inv_x2_87_sig
           , i3  => op1(26)
           , i4  => op1(26)
           , i5  => inv_x2_86_sig
           , nq  => noa2a2a23_x1_26_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_15_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => xr2_x1_16_sig
           , q   => xr2_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_212_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => rtlcarry_41(2)
           , q   => xr2_x1_212_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_353_ins : xr2_x1
  port map ( i0  => mtrans_list(12)
           , i1  => mtrans_list(11)
           , q   => xr2_x1_353_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_494_ins : xr2_x1
  port map ( i0  => xr2_x1_496_sig
           , i1  => xr2_x1_495_sig
           , q   => xr2_x1_494_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_32_ins : o3_x2
  port map ( i0  => not_exe_res(2)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_32_sig
           , vdd => vdd
           , vss => vss
           );

  o4_x2_7_ins : o4_x2
  port map ( i0  => if_ir(6)
           , i1  => not_rdata2(6)
           , i2  => not_aux177
           , i3  => not_if_ir(25)
           , q   => o4_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_9_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_37_sig
           , i1  => rdata3(9)
           , i2  => inv_x2_36_sig
           , i3  => op1(9)
           , i4  => op1(9)
           , i5  => inv_x2_35_sig
           , nq  => noa2a2a23_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_16_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_16_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_16_ins : a2_x2
  port map ( i0  => not_add_i
           , i1  => not_adc_i
           , q   => a2_x2_16_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_34_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(20)
           , i1  => exe_res(20)
           , nq  => nxr2_x1_34_sig
           , vdd => vdd
           , vss => vss
           );

  not_cry_ins : inv_x2
  port map ( i   => cry
           , nq  => not_cry
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_80_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => rtlcarry_14(3)
           , q   => xr2_x1_80_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_165_ins : xr2_x1
  port map ( i0  => rtlcarry_20(3)
           , i1  => rtlcarry_26(3)
           , q   => xr2_x1_165_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_816_ins : xr2_x1
  port map ( i0  => xr2_x1_820_sig
           , i1  => xr2_x1_817_sig
           , q   => xr2_x1_816_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_628_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_628_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_56_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(29)
           , i2  => noa2a2a23_x1_29_sig
           , nq  => fifo_din(56)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_81_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_81_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_19_ins : na2_x1
  port map ( i0  => not_if_ir(10)
           , i1  => not_aux129
           , nq  => na2_x1_19_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_769_ins : xr2_x1
  port map ( i0  => xr2_x1_786_sig
           , i1  => xr2_x1_770_sig
           , q   => xr2_x1_769_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op1_20_ins : buf_x2
  port map ( i   => fifo_dout(117)
           , q   => dec_op1(20)
           , vdd => vdd
           , vss => vss
           );

  op1_17_ins : na3_x1
  port map ( i0  => ao2o22_x2_18_sig
           , i1  => na3_x1_28_sig
           , i2  => oa2ao222_x2_20_sig
           , nq  => op1(17)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_12_ins : inv_x2
  port map ( i   => if_ir(12)
           , nq  => not_if_ir(12)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_ins : no2_x1
  port map ( i0  => if_ir(25)
           , i1  => not_aux151
           , nq  => no2_x1_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux107_ins : a2_x2
  port map ( i0  => not_branch_t
           , i1  => not_trans_t
           , q   => not_aux107
           , vdd => vdd
           , vss => vss
           );

  no4_x1_ins : no4_x1
  port map ( i0  => shift_val(4)
           , i1  => shift_val(3)
           , i2  => shift_val(2)
           , i3  => shift_val(1)
           , nq  => no4_x1_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_740_ins : xr2_x1
  port map ( i0  => xr2_x1_742_sig
           , i1  => xr2_x1_741_sig
           , q   => xr2_x1_740_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_106_ins : no2_x1
  port map ( i0  => exe_res(18)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_106_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_693_ins : xr2_x1
  port map ( i0  => rtlcarry_14(1)
           , i1  => rtlcarry_23(1)
           , q   => xr2_x1_693_sig
           , vdd => vdd
           , vss => vss
           );

  ld_dest_0_ins : oa22_x2
  port map ( i0  => not_mtrans_t
           , i1  => if_ir(12)
           , i2  => aux31
           , q   => ld_dest(0)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_14_ins : on12_x1
  port map ( i0  => not_exe_res(13)
           , i1  => rtlcarry_50(13)
           , q   => rtlcarry_50(14)
           , vdd => vdd
           , vss => vss
           );

  not_aux79_ins : on12_x1
  port map ( i0  => reg_pc(5)
           , i1  => not_branch_t
           , q   => not_aux79
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_48_6_ins : inv_x2
  port map ( i   => rtlcarry_48(6)
           , nq  => not_rtlcarry_48(6)
           , vdd => vdd
           , vss => vss
           );

  wdata1_16_ins : o2_x2
  port map ( i0  => nao22_x1_17_sig
           , i1  => a3_x2_23_sig
           , q   => wdata1(16)
           , vdd => vdd
           , vss => vss
           );

  no4_x1_26_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_863_sig
           , i3  => no2_x1_116_sig
           , nq  => no4_x1_26_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_552_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => xr2_x1_553_sig
           , q   => xr2_x1_552_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op1_7_ins : buf_x2
  port map ( i   => fifo_dout(104)
           , q   => dec_op1(7)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_52_ins : o2_x2
  port map ( i0  => not_mtrans_mask_shift(3)
           , i1  => not_mtrans_mask(3)
           , q   => o2_x2_52_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux172_ins : na4_x1
  port map ( i0  => not_regop_t
           , i1  => not_trans_t
           , i2  => not_mtrans_t
           , i3  => na2_x1_5_sig
           , nq  => not_aux172
           , vdd => vdd
           , vss => vss
           );

  not_op1_17_ins : inv_x2
  port map ( i   => op1(17)
           , nq  => not_op1(17)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_9_ins : on12_x1
  port map ( i0  => not_exe_res(8)
           , i1  => rtlcarry_47(8)
           , q   => rtlcarry_47(9)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_411_ins : xr2_x1
  port map ( i0  => mtrans_list(2)
           , i1  => mtrans_list(1)
           , q   => xr2_x1_411_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_75_ins : na3_x1
  port map ( i0  => noa22_x1_10_sig
           , i1  => cur_state(0)
           , i2  => not_cur_state(1)
           , nq  => na3_x1_75_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_125_ins : buf_x2
  port map ( i   => op1(28)
           , q   => fifo_din(125)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_26_ins : xr2_x1
  port map ( i0  => mtrans_list(12)
           , i1  => mtrans_list(11)
           , q   => xr2_x1_26_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_223_ins : xr2_x1
  port map ( i0  => rtlcarry_32(1)
           , i1  => rtlcarry_29(1)
           , q   => xr2_x1_223_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_364_ins : xr2_x1
  port map ( i0  => rtlcarry_20(1)
           , i1  => rtlcarry_29(1)
           , q   => xr2_x1_364_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_55_ins : no2_x1
  port map ( i0  => one_sig
           , i1  => not_rtlcarry_38(3)
           , nq  => no2_x1_55_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_27_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_27_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_8_ins : inv_x2
  port map ( i   => exe_res(8)
           , nq  => not_exe_res(8)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_45_ins : nxr2_x1
  port map ( i0  => xr2_x1_188_sig
           , i1  => mtrans_list(14)
           , nq  => nxr2_x1_45_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_27_ins : a2_x2
  port map ( i0  => not_rtlsum_47(8)
           , i1  => not_aux26
           , q   => a2_x2_27_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_43_ins : o3_x2
  port map ( i0  => not_exe_res(19)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_43_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_7_ins : buf_x2
  port map ( i   => cry
           , q   => fifo_din(7)
           , vdd => vdd
           , vss => vss
           );

  op1_2_ins : na3_x1
  port map ( i0  => ao2o22_x2_3_sig
           , i1  => na3_x1_13_sig
           , i2  => oa2ao222_x2_5_sig
           , nq  => op1(2)
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_2_ins : no2_x1
  port map ( i0  => not_if_ir(2)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(2)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_2_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(3)
           , i1  => exe_res(3)
           , nq  => nxr2_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_17_3_ins : inv_x2
  port map ( i   => rtlcarry_17(3)
           , nq  => not_rtlcarry_17(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_91_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_92_sig
           , q   => xr2_x1_91_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_176_ins : xr2_x1
  port map ( i0  => rtlcarry_32(3)
           , i1  => rtlcarry_17(3)
           , q   => xr2_x1_176_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_827_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_827_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_639_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_639_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_67_ins : na2_x1
  port map ( i0  => o3_x2_12_sig
           , i1  => o3_x2_11_sig
           , nq  => fifo_din(67)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_92_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_92_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_2_ins : na2_x1
  port map ( i0  => zero_sig
           , i1  => not_exe_res(1)
           , nq  => rtlcarry_50(2)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_2_ins : oa22_x2
  port map ( i0  => a2_x2_11_sig
           , i1  => o2_x2_8_sig
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(2)
           , vdd => vdd
           , vss => vss
           );

  a3_x2_18_ins : a3_x2
  port map ( i0  => no4_x1_9_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_18_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_610_ins : xr2_x1
  port map ( i0  => rtlcarry_14(3)
           , i1  => rtlcarry_11(3)
           , q   => xr2_x1_610_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_6_ins : on12_x1
  port map ( i0  => aux2
           , i1  => not_aux136
           , q   => on12_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op1_31_ins : buf_x2
  port map ( i   => fifo_dout(128)
           , q   => dec_op1(31)
           , vdd => vdd
           , vss => vss
           );

  op1_28_ins : na3_x1
  port map ( i0  => ao2o22_x2_29_sig
           , i1  => na3_x1_39_sig
           , i2  => oa2ao222_x2_31_sig
           , nq  => op1(28)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_23_ins : inv_x2
  port map ( i   => if_ir(23)
           , nq  => not_if_ir(23)
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_18_ins : inv_x2
  port map ( i   => rdata2(18)
           , nq  => not_rdata2(18)
           , vdd => vdd
           , vss => vss
           );

  not_aux118_ins : a2_x2
  port map ( i0  => if_ir(25)
           , i1  => not_branch_t
           , q   => not_aux118
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_751_ins : xr2_x1
  port map ( i0  => xr2_x1_757_sig
           , i1  => xr2_x1_752_sig
           , q   => xr2_x1_751_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_14_ins : nao22_x1
  port map ( i0  => not_aux24
           , i1  => a2_x2_28_sig
           , i2  => nxr2_x1_105_sig
           , nq  => nao22_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_117_ins : no2_x1
  port map ( i0  => exe_res(29)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_117_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_25_ins : on12_x1
  port map ( i0  => not_exe_res(24)
           , i1  => rtlcarry_50(24)
           , q   => rtlcarry_50(25)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_103_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(12)
           , i1  => nxr2_x1_104_sig
           , nq  => nxr2_x1_103_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_27_ins : o2_x2
  port map ( i0  => nao22_x1_28_sig
           , i1  => a3_x2_34_sig
           , q   => wdata1(27)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_563_ins : xr2_x1
  port map ( i0  => no2_x1_58_sig
           , i1  => xr2_x1_564_sig
           , q   => xr2_x1_563_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_63_ins : o2_x2
  port map ( i0  => not_aux40
           , i1  => not_trans_t
           , q   => o2_x2_63_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_15_ins : buf_x2
  port map ( i   => fifo_dout(42)
           , q   => dec_mem_data(15)
           , vdd => vdd
           , vss => vss
           );

  not_op1_28_ins : inv_x2
  port map ( i   => op1(28)
           , nq  => not_op1(28)
           , vdd => vdd
           , vss => vss
           );

  not_aux183_ins : na2_x1
  port map ( i0  => not_mtrans_t
           , i1  => branch_t
           , nq  => not_aux183
           , vdd => vdd
           , vss => vss
           );

  no2_x1_3_ins : no2_x1
  port map ( i0  => not_if_ir(25)
           , i1  => not_regop_t
           , nq  => no2_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux61_ins : o2_x2
  port map ( i0  => not_aux57
           , i1  => not_if_ir(23)
           , q   => not_aux61
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_422_ins : xr2_x1
  port map ( i0  => mtrans_list(12)
           , i1  => mtrans_list(11)
           , q   => xr2_x1_422_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_37_ins : xr2_x1
  port map ( i0  => xr2_x1_39_sig
           , i1  => xr2_x1_38_sig
           , q   => xr2_x1_37_sig
           , vdd => vdd
           , vss => vss
           );

  na4_x1_5_ins : na4_x1
  port map ( i0  => not_rsb_i
           , i1  => not_sub_i
           , i2  => not_sbc_i
           , i3  => not_mov_i
           , nq  => na4_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_234_ins : xr2_x1
  port map ( i0  => xr2_x1_237_sig
           , i1  => xr2_x1_235_sig
           , q   => xr2_x1_234_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_375_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => mtrans_list(15)
           , q   => xr2_x1_375_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_86_ins : na3_x1
  port map ( i0  => no4_x1_8_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_86_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_66_ins : no2_x1
  port map ( i0  => not_rtlcarry_14(3)
           , i1  => nxr2_x1_72_sig
           , nq  => no2_x1_66_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_38_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_38_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_32_1_ins : no2_x1
  port map ( i0  => not_mtrans_list(10)
           , i1  => nxr2_x1_47_sig
           , nq  => rtlcarry_32(1)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_56_ins : nxr2_x1
  port map ( i0  => xr2_x1_376_sig
           , i1  => xr2_x1_375_sig
           , nq  => nxr2_x1_56_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_54_ins : o3_x2
  port map ( i0  => not_exe_res(30)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_54_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_103_ins : o2_x2
  port map ( i0  => not_rdata2(23)
           , i1  => not_aux181
           , q   => o2_x2_103_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_2_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_16_sig
           , i1  => rdata3(1)
           , i2  => inv_x2_15_sig
           , i3  => op1(1)
           , i4  => op1(1)
           , i5  => inv_x2_14_sig
           , nq  => noa2a2a23_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_187_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_187_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_838_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_838_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_78_ins : na4_x1
  port map ( i0  => o2_x2_75_sig
           , i1  => one_sig
           , i2  => o2_x2_74_sig
           , i3  => o2_x2_73_sig
           , nq  => fifo_din(78)
           , vdd => vdd
           , vss => vss
           );

  cmp_i_ins : no2_x1
  port map ( i0  => not_aux60
           , i1  => not_aux158
           , nq  => cmp_i
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_509_ins : xr2_x1
  port map ( i0  => rtlcarry_2(2)
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_509_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_29_ins : a3_x2
  port map ( i0  => no4_x1_20_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_29_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_621_ins : xr2_x1
  port map ( i0  => xr2_x1_623_sig
           , i1  => xr2_x1_622_sig
           , q   => xr2_x1_621_sig
           , vdd => vdd
           , vss => vss
           );

  dec_comp_op2_ins : buf_x2
  port map ( i   => fifo_dout(5)
           , q   => dec_comp_op2
           , vdd => vdd
           , vss => vss
           );

  na2_x1_12_ins : na2_x1
  port map ( i0  => not_mtrans_mask_shift(1)
           , i1  => mtrans_mask_shift(2)
           , nq  => na2_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  aux194_ins : no2_x1
  port map ( i0  => not_aux137
           , i1  => p760_120_def_4
           , nq  => aux194
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_29_ins : inv_x2
  port map ( i   => rdata2(29)
           , nq  => not_rdata2(29)
           , vdd => vdd
           , vss => vss
           );

  not_aux129_ins : o2_x2
  port map ( i0  => if_ir(25)
           , i1  => not_if_ir(4)
           , q   => not_aux129
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_762_ins : xr2_x1
  port map ( i0  => rtlcarry_17(3)
           , i1  => rtlcarry_35(3)
           , q   => xr2_x1_762_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_25_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_127_sig
           , i2  => o3_x2_48_sig
           , nq  => nao22_x1_25_sig
           , vdd => vdd
           , vss => vss
           );

  op1_10_ins : na3_x1
  port map ( i0  => ao2o22_x2_11_sig
           , i1  => na3_x1_21_sig
           , i2  => oa2ao222_x2_13_sig
           , nq  => op1(10)
           , vdd => vdd
           , vss => vss
           );

  not_aux100_ins : on12_x1
  port map ( i0  => reg_pc(26)
           , i1  => not_branch_t
           , q   => not_aux100
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_114_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(17)
           , i1  => exe_res(17)
           , nq  => nxr2_x1_114_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_74_ins : o2_x2
  port map ( i0  => not_rdata2(13)
           , i1  => not_aux181
           , q   => o2_x2_74_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_574_ins : xr2_x1
  port map ( i0  => xr2_x1_576_sig
           , i1  => xr2_x1_575_sig
           , q   => xr2_x1_574_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_26_ins : buf_x2
  port map ( i   => fifo_dout(53)
           , q   => dec_mem_data(26)
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux74
           , i2  => not_rdata1(0)
           , i3  => not_aux169
           , q   => ao2o22_x2_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_8_ins : na3_x1
  port map ( i0  => not_mtrans_mask_shift(10)
           , i1  => not_mtrans_mask_shift(8)
           , i2  => mtrans_mask_shift(11)
           , nq  => na3_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_9_ins : inv_x2
  port map ( i   => mtrans_list(9)
           , nq  => not_mtrans_list(9)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_433_ins : xr2_x1
  port map ( i0  => xr2_x1_435_sig
           , i1  => xr2_x1_434_sig
           , q   => xr2_x1_433_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_15_ins : buf_x2
  port map ( i   => fifo_dout(80)
           , q   => dec_op2(15)
           , vdd => vdd
           , vss => vss
           );

  dec_op1_0_ins : buf_x2
  port map ( i   => fifo_dout(97)
           , q   => dec_op1(0)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_48_ins : xr2_x1
  port map ( i0  => rtlcarry_0(1)
           , i1  => rtlcarry_11(1)
           , q   => xr2_x1_48_sig
           , vdd => vdd
           , vss => vss
           );

  not_ldm_i_ins : o2_x2
  port map ( i0  => not_if_ir(20)
           , i1  => not_mtrans_t
           , q   => not_ldm_i
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_245_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => xr2_x1_246_sig
           , q   => xr2_x1_245_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_386_ins : xr2_x1
  port map ( i0  => mtrans_list(9)
           , i1  => mtrans_list(8)
           , q   => xr2_x1_386_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_77_ins : no2_x1
  port map ( i0  => na3_x1_80_sig
           , i1  => na3_x1_79_sig
           , nq  => no2_x1_77_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_67_ins : nxr2_x1
  port map ( i0  => xr2_x1_591_sig
           , i1  => xr2_x1_585_sig
           , nq  => nxr2_x1_67_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_30_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_100_sig
           , i1  => rdata3(30)
           , i2  => inv_x2_99_sig
           , i3  => op1(30)
           , i4  => op1(30)
           , i5  => inv_x2_98_sig
           , nq  => noa2a2a23_x1_30_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_49_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_49_sig
           , vdd => vdd
           , vss => vss
           );

  p760_120_def_8_ins : na2_x1
  port map ( i0  => not_stm_i
           , i1  => not_ldm_i
           , nq  => p760_120_def_8
           , vdd => vdd
           , vss => vss
           );

  mtrans_mask_shift_4_ins : no3_x1
  port map ( i0  => not_mtrans_list(4)
           , i1  => not_mtrans_t
           , i2  => not_mtrans_mask(4)
           , nq  => mtrans_mask_shift(4)
           , vdd => vdd
           , vss => vss
           );

  not_op1_10_ins : inv_x2
  port map ( i   => op1(10)
           , nq  => not_op1(10)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_104_ins : xr2_x1
  port map ( i0  => xr2_x1_106_sig
           , i1  => xr2_x1_105_sig
           , q   => xr2_x1_104_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_2_ins : na2_x1
  port map ( i0  => zero_sig
           , i1  => not_exe_res(1)
           , nq  => rtlcarry_47(2)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_708_ins : xr2_x1
  port map ( i0  => rtlcarry_41(2)
           , i1  => xr2_x1_709_sig
           , q   => xr2_x1_708_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_114_ins : o2_x2
  port map ( i0  => not_rdata2(28)
           , i1  => not_aux182
           , q   => o2_x2_114_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_20_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_20_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_20_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_20_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_13_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux86
           , i2  => not_rdata1(12)
           , i3  => not_aux169
           , q   => ao2o22_x2_13_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_3_ins : o3_x2
  port map ( i0  => not_cry
           , i1  => zero
           , i2  => not_if_ir(31)
           , q   => o3_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_13_ins : a2_x2
  port map ( i0  => nxr2_x1_26_sig
           , i1  => rtlcarry_48(12)
           , q   => rtlcarry_48(13)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_198_ins : xr2_x1
  port map ( i0  => xr2_x1_200_sig
           , i1  => xr2_x1_199_sig
           , q   => xr2_x1_198_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_849_ins : xr2_x1
  port map ( i0  => rtlcarry_47(12)
           , i1  => exe_res(12)
           , q   => xr2_x1_849_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_89_ins : na3_x1
  port map ( i0  => o2_x2_106_sig
           , i1  => not_aux205
           , i2  => o2_x2_105_sig
           , nq  => fifo_din(89)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_0_ins : na2_x1
  port map ( i0  => not_eor_i
           , i1  => not_teq_i
           , nq  => fifo_din(0)
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_1_ins : inv_x2
  port map ( i   => exe_res(1)
           , nq  => not_exe_res(1)
           , vdd => vdd
           , vss => vss
           );

  not_mov_i_ins : inv_x2
  port map ( i   => mov_i
           , nq  => not_mov_i
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_820_ins : xr2_x1
  port map ( i0  => xr2_x1_822_sig
           , i1  => xr2_x1_821_sig
           , q   => xr2_x1_820_sig
           , vdd => vdd
           , vss => vss
           );

  wadr1_1_ins : a2_x2
  port map ( i0  => exe_wb
           , i1  => exe_dest(1)
           , q   => wadr1(1)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_632_ins : xr2_x1
  port map ( i0  => xr2_x1_649_sig
           , i1  => xr2_x1_633_sig
           , q   => xr2_x1_632_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_11_ins : a3_x2
  port map ( i0  => o4_x2_6_sig
           , i1  => na3_x1_65_sig
           , i2  => oa22_x2_9_sig
           , q   => a3_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_60_ins : nao2o22_x1
  port map ( i0  => a2_x2_18_sig
           , i1  => a2_x2_17_sig
           , i2  => inv_x2_104_sig
           , i3  => teq_i
           , nq  => fifo_din(60)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_23_ins : na2_x1
  port map ( i0  => cur_state(0)
           , i1  => not_cur_state(1)
           , nq  => na2_x1_23_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_8_ins : inv_x2
  port map ( i   => rdata2(8)
           , nq  => not_rdata2(8)
           , vdd => vdd
           , vss => vss
           );

  not_aux18_ins : o2_x2
  port map ( i0  => not_if_ir(13)
           , i1  => not_regop_t
           , q   => not_aux18
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_773_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_773_sig
           , vdd => vdd
           , vss => vss
           );

  op1_21_ins : na3_x1
  port map ( i0  => ao2o22_x2_22_sig
           , i1  => na3_x1_32_sig
           , i2  => oa2ao222_x2_24_sig
           , nq  => op1(21)
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_11_ins : inv_x2
  port map ( i   => rdata2(11)
           , nq  => not_rdata2(11)
           , vdd => vdd
           , vss => vss
           );

  not_aux111_ins : o2_x2
  port map ( i0  => not_if_ir(1)
           , i1  => not_branch_t
           , q   => not_aux111
           , vdd => vdd
           , vss => vss
           );

  no2_x1_110_ins : no2_x1
  port map ( i0  => exe_res(22)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_110_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_125_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(23)
           , i1  => nxr2_x1_126_sig
           , nq  => nxr2_x1_125_sig
           , vdd => vdd
           , vss => vss
           );

  radr1_3_ins : buf_x2
  port map ( i   => if_ir(19)
           , q   => radr1(3)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_85_ins : o2_x2
  port map ( i0  => not_if_ir(17)
           , i1  => not_aux183
           , q   => o2_x2_85_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_585_ins : xr2_x1
  port map ( i0  => xr2_x1_590_sig
           , i1  => xr2_x1_586_sig
           , q   => xr2_x1_585_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_14_ins : na3_x1
  port map ( i0  => exe_res(3)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux83_ins : on12_x1
  port map ( i0  => reg_pc(9)
           , i1  => not_branch_t
           , q   => not_aux83
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_29_1_ins : no2_x1
  port map ( i0  => not_mtrans_list(9)
           , i1  => nxr2_x1_48_sig
           , nq  => rtlcarry_29(1)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_303_ins : xr2_x1
  port map ( i0  => xr2_x1_305_sig
           , i1  => xr2_x1_304_sig
           , q   => xr2_x1_303_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_444_ins : xr2_x1
  port map ( i0  => rtlcarry_29(2)
           , i1  => rtlcarry_5(2)
           , q   => xr2_x1_444_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_20_ins : o2_x2
  port map ( i0  => nao22_x1_21_sig
           , i1  => a3_x2_27_sig
           , q   => wdata1(20)
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_10_ins : noa22_x1
  port map ( i0  => nao22_x1_6_sig
           , i1  => inv_x2_105_sig
           , i2  => not_aux6
           , nq  => noa22_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_sb_ins : buf_x2
  port map ( i   => fifo_dout(18)
           , q   => dec_mem_sb
           , vdd => vdd
           , vss => vss
           );

  dec_op2_26_ins : buf_x2
  port map ( i   => fifo_dout(91)
           , q   => dec_op2(26)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_59_ins : xr2_x1
  port map ( i0  => xr2_x1_61_sig
           , i1  => xr2_x1_60_sig
           , q   => xr2_x1_59_sig
           , vdd => vdd
           , vss => vss
           );

  not_p760_120_def_6_ins : inv_x2
  port map ( i   => p760_120_def_6
           , nq  => not_p760_120_def_6
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_256_ins : xr2_x1
  port map ( i0  => xr2_x1_258_sig
           , i1  => xr2_x1_257_sig
           , q   => xr2_x1_256_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_397_ins : xr2_x1
  port map ( i0  => rtlcarry_29(1)
           , i1  => rtlcarry_41(1)
           , q   => xr2_x1_397_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_6_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux79
           , i2  => not_rdata1(5)
           , i3  => not_aux169
           , q   => ao2o22_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_30_ins : xr2_x1
  port map ( i0  => xr2_x1_32_sig
           , i1  => xr2_x1_31_sig
           , q   => xr2_x1_30_sig
           , vdd => vdd
           , vss => vss
           );

  not_op1_21_ins : inv_x2
  port map ( i   => op1(21)
           , nq  => not_op1(21)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_6_ins : o2_x2
  port map ( i0  => fifo_dout(26)
           , i1  => fifo_dout(25)
           , q   => o2_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_115_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_23(3)
           , q   => xr2_x1_115_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_0_1_ins : a2_x2
  port map ( i0  => xr2_x1_448_sig
           , i1  => mtrans_adr_dec(0)
           , q   => rtlcarry_0(1)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_78_ins : nxr2_x1
  port map ( i0  => xr2_x1_728_sig
           , i1  => xr2_x1_721_sig
           , nq  => nxr2_x1_78_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_88_ins : no2_x1
  port map ( i0  => not_rtlcarry_32(3)
           , i1  => nxr2_x1_87_sig
           , nq  => no2_x1_88_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_125_ins : o2_x2
  port map ( i0  => exe_res(5)
           , i1  => not_aux23
           , q   => o2_x2_125_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_719_ins : xr2_x1
  port map ( i0  => rtlcarry_0(2)
           , i1  => rtlcarry_20(2)
           , q   => xr2_x1_719_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_31_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_31_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_24_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux97
           , i2  => not_rdata1(23)
           , i3  => not_aux169
           , q   => ao2o22_x2_24_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_14_ins : inv_x2
  port map ( i   => exe_res(14)
           , nq  => not_exe_res(14)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_24_ins : a2_x2
  port map ( i0  => nxr2_x1_37_sig
           , i1  => rtlcarry_48(23)
           , q   => rtlcarry_48(24)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_6_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(3)
           , i4  => o2_x2_14_sig
           , q   => oa2ao222_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_5_ins : xr2_x1
  port map ( i0  => xr2_x1_7_sig
           , i1  => xr2_x1_6_sig
           , q   => xr2_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_180_ins : xr2_x1
  port map ( i0  => xr2_x1_182_sig
           , i1  => xr2_x1_181_sig
           , q   => xr2_x1_180_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_831_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_23(3)
           , q   => xr2_x1_831_sig
           , vdd => vdd
           , vss => vss
           );

  radr3_2_ins : mx2_x2
  port map ( cmd => not_trans_t
           , i0  => if_ir(14)
           , i1  => if_ir(10)
           , q   => radr3(2)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_71_ins : nao22_x1
  port map ( i0  => nxr2_x1_61_sig
           , i1  => o3_x2_20_sig
           , i2  => a3_x2_12_sig
           , nq  => fifo_din(71)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_643_ins : xr2_x1
  port map ( i0  => xr2_x1_648_sig
           , i1  => xr2_x1_644_sig
           , q   => xr2_x1_643_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_34_ins : na2_x1
  port map ( i0  => not_regop_t
           , i1  => aux19
           , nq  => na2_x1_34_sig
           , vdd => vdd
           , vss => vss
           );

  dec_alu_cy_ins : buf_x2
  port map ( i   => fifo_dout(4)
           , q   => dec_alu_cy
           , vdd => vdd
           , vss => vss
           );

  dec_shift_val_0_ins : buf_x2
  port map ( i   => fifo_dout(8)
           , q   => dec_shift_val(0)
           , vdd => vdd
           , vss => vss
           );

  not_aux29_ins : inv_x2
  port map ( i   => aux29
           , nq  => not_aux29
           , vdd => vdd
           , vss => vss
           );

  condv_ins : a2_x2
  port map ( i0  => na3_x1_9_sig
           , i1  => o3_x2_4_sig
           , q   => condv
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_784_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => rtlcarry_14(3)
           , q   => xr2_x1_784_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_22_ins : a3_x2
  port map ( i0  => no4_x1_13_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_22_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_ins : on12_x1
  port map ( i0  => not_aux203
           , i1  => aux165
           , q   => on12_x1_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_22_ins : inv_x2
  port map ( i   => rdata2(22)
           , nq  => not_rdata2(22)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_502_ins : xr2_x1
  port map ( i0  => rtlcarry_11(2)
           , i1  => rtlcarry_14(2)
           , q   => xr2_x1_502_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_136_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(28)
           , i1  => exe_res(28)
           , nq  => nxr2_x1_136_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_3_ins : a2_x2
  port map ( i0  => mem_res(3)
           , i1  => mem_wb
           , q   => wdata2(3)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_96_ins : o2_x2
  port map ( i0  => not_rdata2(20)
           , i1  => not_aux182
           , q   => o2_x2_96_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_596_ins : xr2_x1
  port map ( i0  => no2_x1_63_sig
           , i1  => no2_x1_62_sig
           , q   => xr2_x1_596_sig
           , vdd => vdd
           , vss => vss
           );

  mx2_x2_ins : mx2_x2
  port map ( cmd => not_aux129
           , i0  => rdata3(4)
           , i1  => if_ir(11)
           , q   => mx2_x2_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_25_ins : na3_x1
  port map ( i0  => exe_res(14)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_25_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux94_ins : on12_x1
  port map ( i0  => reg_pc(20)
           , i1  => not_branch_t
           , q   => not_aux94
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_314_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => mtrans_list(15)
           , q   => xr2_x1_314_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_455_ins : xr2_x1
  port map ( i0  => mtrans_list(5)
           , i1  => mtrans_list(4)
           , q   => xr2_x1_455_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_31_ins : na2_x1
  port map ( i0  => na3_x1_93_sig
           , i1  => ao22_x2_15_sig
           , nq  => wdata1(31)
           , vdd => vdd
           , vss => vss
           );

  not_rtlsum_47_6_ins : xr2_x1
  port map ( i0  => rtlcarry_47(6)
           , i1  => exe_res(6)
           , q   => not_rtlsum_47(6)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_2_ins : inv_x2
  port map ( i   => mtrans_list(2)
           , nq  => not_mtrans_list(2)
           , vdd => vdd
           , vss => vss
           );

  na4_x1_16_ins : na4_x1
  port map ( i0  => cur_state(1)
           , i1  => not_p760_120_def_0
           , i2  => cur_state(0)
           , i3  => cur_state(1)
           , nq  => na4_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_41_ins : xr2_x1
  port map ( i0  => rtlcarry_23(1)
           , i1  => rtlcarry_8(1)
           , q   => xr2_x1_41_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_126_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_126_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_267_ins : xr2_x1
  port map ( i0  => xr2_x1_269_sig
           , i1  => xr2_x1_268_sig
           , q   => xr2_x1_267_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_89_ins : nxr2_x1
  port map ( i0  => xr2_x1_810_sig
           , i1  => xr2_x1_809_sig
           , nq  => nxr2_x1_89_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_99_ins : no2_x1
  port map ( i0  => exe_res(11)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_99_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_90_ins : na3_x1
  port map ( i0  => exe_wb
           , i1  => o2_x2_129_sig
           , i2  => nao22_x1_14_sig
           , nq  => na3_x1_90_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_70_ins : no2_x1
  port map ( i0  => not_if_ir(8)
           , i1  => not_aux204
           , nq  => no2_x1_70_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_60_ins : nxr2_x1
  port map ( i0  => xr2_x1_555_sig
           , i1  => xr2_x1_546_sig
           , nq  => nxr2_x1_60_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_42_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_42_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_17_ins : a3_x2
  port map ( i0  => na2_x1_31_sig
           , i1  => aux124
           , i2  => oa22_x2_6_sig
           , q   => fifo_din(17)
           , vdd => vdd
           , vss => vss
           );

  p760_120_def_1_ins : an12_x1
  port map ( i0  => not_ldm_i
           , i1  => aux71
           , q   => p760_120_def_1
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_25_ins : inv_x2
  port map ( i   => exe_res(25)
           , nq  => not_exe_res(25)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_7_ins : inv_x2
  port map ( i   => if_ir(7)
           , nq  => not_if_ir(7)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_701_ins : xr2_x1
  port map ( i0  => xr2_x1_702_sig
           , i1  => nxr2_x1_75_sig
           , q   => xr2_x1_701_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_9_ins : ao22_x2
  port map ( i0  => not_aux181
           , i1  => not_rdata2(8)
           , i2  => one_sig
           , q   => ao22_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_35_ins : ao2o22_x2
  port map ( i0  => not_mtrans_mask(1)
           , i1  => not_mtrans_mask_shift(1)
           , i2  => not_mtrans_mask_shift(0)
           , i3  => not_mtrans_mask(0)
           , q   => ao2o22_x2_35_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_14_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(11)
           , i4  => o2_x2_22_sig
           , q   => oa2ao222_x2_14_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_8_ins : inv_x2
  port map ( i   => mtrans_mask_shift(8)
           , nq  => not_mtrans_mask_shift(8)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_191_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => mtrans_list(15)
           , q   => xr2_x1_191_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_842_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_842_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_82_ins : na4_x1
  port map ( i0  => o2_x2_87_sig
           , i1  => one_sig
           , i2  => o2_x2_86_sig
           , i3  => o2_x2_85_sig
           , nq  => fifo_din(82)
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_8_ins : oa22_x2
  port map ( i0  => o3_x2_15_sig
           , i1  => o2_x2_64_sig
           , i2  => not_regop_t
           , q   => oa22_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_45_ins : na2_x1
  port map ( i0  => if_ir(25)
           , i1  => not_if_ir(2)
           , nq  => na2_x1_45_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_795_ins : xr2_x1
  port map ( i0  => rtlcarry_17(3)
           , i1  => rtlcarry_35(3)
           , q   => xr2_x1_795_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_33_ins : a3_x2
  port map ( i0  => no4_x1_24_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_33_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_654_ins : xr2_x1
  port map ( i0  => xr2_x1_656_sig
           , i1  => xr2_x1_655_sig
           , q   => xr2_x1_654_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_9_ins : buf_x2
  port map ( i   => fifo_dout(74)
           , q   => dec_op2(9)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_13_ins : o2_x2
  port map ( i0  => not_aux76
           , i1  => not_aux166
           , q   => o2_x2_13_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_1_ins : inv_x2
  port map ( i   => rdata2(1)
           , nq  => not_rdata2(1)
           , vdd => vdd
           , vss => vss
           );

  not_aux133_ins : an12_x1
  port map ( i0  => na2_x1_7_sig
           , i1  => not_p760_120_def_0
           , q   => not_aux133
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_513_ins : xr2_x1
  port map ( i0  => rtlcarry_8(2)
           , i1  => rtlcarry_29(2)
           , q   => xr2_x1_513_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_dest_1_ins : buf_x2
  port map ( i   => fifo_dout(24)
           , q   => dec_mem_dest(1)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_36_ins : na3_x1
  port map ( i0  => exe_res(25)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_36_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_4_ins : na2_x1
  port map ( i0  => not_strb_i
           , i1  => not_str_i
           , nq  => na2_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_325_ins : xr2_x1
  port map ( i0  => xr2_x1_327_sig
           , i1  => xr2_x1_326_sig
           , q   => xr2_x1_325_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_466_ins : xr2_x1
  port map ( i0  => rtlcarry_5(1)
           , i1  => no2_x1_33_sig
           , q   => xr2_x1_466_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_16_ins : no2_x1
  port map ( i0  => not_rtlcarry_17(3)
           , i1  => nxr2_x1_16_sig
           , nq  => no2_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_30_ins : buf_x2
  port map ( i   => fifo_dout(57)
           , q   => dec_mem_data(30)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_52_ins : xr2_x1
  port map ( i0  => rtlcarry_50(4)
           , i1  => exe_res(4)
           , q   => xr2_x1_52_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_137_ins : xr2_x1
  port map ( i0  => rtlcarry_2(3)
           , i1  => xr2_x1_138_sig
           , q   => xr2_x1_137_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_278_ins : xr2_x1
  port map ( i0  => rtlcarry_35(1)
           , i1  => rtlcarry_38(1)
           , q   => xr2_x1_278_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_390_ins : xr2_x1
  port map ( i0  => rtlcarry_26(1)
           , i1  => xr2_x1_391_sig
           , q   => xr2_x1_390_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_81_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_81_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_15_ins : a2_x2
  port map ( i0  => mem_res(15)
           , i1  => mem_wb
           , q   => wdata2(15)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_71_ins : nxr2_x1
  port map ( i0  => xr2_x1_643_sig
           , i1  => xr2_x1_640_sig
           , nq  => nxr2_x1_71_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_53_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_53_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_28_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(1)
           , i2  => noa2a2a23_x1_2_sig
           , nq  => fifo_din(28)
           , vdd => vdd
           , vss => vss
           );

  aux3_ins : no2_x1
  port map ( i0  => not_p760_120_def_6
           , i1  => p760_120_def_8
           , nq  => aux3
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_712_ins : xr2_x1
  port map ( i0  => rtlcarry_32(2)
           , i1  => rtlcarry_2(2)
           , q   => xr2_x1_712_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_25_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(22)
           , i4  => o2_x2_33_sig
           , q   => oa2ao222_x2_25_sig
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_15_ins : no2_x1
  port map ( i0  => not_if_ir(15)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(15)
           , vdd => vdd
           , vss => vss
           );

  aux144_ins : an12_x1
  port map ( i0  => o4_x2_2_sig
           , i1  => not_mtrans_t
           , q   => aux144
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_853_ins : xr2_x1
  port map ( i0  => rtlcarry_47(18)
           , i1  => exe_res(18)
           , q   => xr2_x1_853_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_56_ins : na2_x1
  port map ( i0  => exe_res(0)
           , i1  => if_ir(24)
           , nq  => na2_x1_56_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_105_ins : inv_x2
  port map ( i   => p760_120_def_4
           , nq  => inv_x2_105_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_93_ins : na3_x1
  port map ( i0  => o2_x2_114_sig
           , i1  => not_aux205
           , i2  => o2_x2_113_sig
           , nq  => fifo_din(93)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_19_ins : on12_x1
  port map ( i0  => not_exe_res(18)
           , i1  => rtlcarry_47(18)
           , q   => rtlcarry_47(19)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_665_ins : xr2_x1
  port map ( i0  => one_sig
           , i1  => exe_res(1)
           , q   => xr2_x1_665_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_524_ins : xr2_x1
  port map ( i0  => rtlcarry_41(1)
           , i1  => rtlcarry_14(1)
           , q   => xr2_x1_524_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_24_ins : o2_x2
  port map ( i0  => not_aux87
           , i1  => not_aux166
           , q   => o2_x2_24_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux22_ins : o2_x2
  port map ( i0  => not_if_ir(15)
           , i1  => not_regop_t
           , q   => not_aux22
           , vdd => vdd
           , vss => vss
           );

  inv_x2_8_ins : inv_x2
  port map ( i   => reset_n
           , nq  => inv_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_47_ins : na3_x1
  port map ( i0  => o2_x2_52_sig
           , i1  => o2_x2_51_sig
           , i2  => o2_x2_50_sig
           , nq  => na3_x1_47_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_20_1_ins : no2_x1
  port map ( i0  => not_mtrans_list(6)
           , i1  => nxr2_x1_51_sig
           , nq  => rtlcarry_20(1)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_336_ins : xr2_x1
  port map ( i0  => rtlcarry_14(2)
           , i1  => rtlcarry_29(2)
           , q   => xr2_x1_336_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_477_ins : xr2_x1
  port map ( i0  => xr2_x1_484_sig
           , i1  => xr2_x1_478_sig
           , q   => xr2_x1_477_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_9_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_846_sig
           , i3  => no2_x1_97_sig
           , nq  => no4_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  an12_x1_8_ins : an12_x1
  port map ( i0  => aux19
           , i1  => not_aux14
           , q   => an12_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_15_ins : o3_x2
  port map ( i0  => no2_x1_48_sig
           , i1  => not_aux174
           , i2  => no2_x1_47_sig
           , q   => o3_x2_15_sig
           , vdd => vdd
           , vss => vss
           );

  not_neg_ins : inv_x2
  port map ( i   => neg
           , nq  => not_neg
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_17_ins : inv_x2
  port map ( i   => rdata1(17)
           , nq  => not_rdata1(17)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_17_ins : nxr2_x1
  port map ( i0  => xr2_x1_166_sig
           , i1  => xr2_x1_163_sig
           , nq  => nxr2_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_27_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_27_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_30_ins : buf_x2
  port map ( i   => fifo_dout(95)
           , q   => dec_op2(30)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_63_ins : xr2_x1
  port map ( i0  => rtlcarry_20(2)
           , i1  => rtlcarry_17(2)
           , q   => xr2_x1_63_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_13_ins : inv_x2
  port map ( i   => mtrans_list(13)
           , nq  => not_mtrans_list(13)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_148_ins : xr2_x1
  port map ( i0  => xr2_x1_152_sig
           , i1  => xr2_x1_149_sig
           , q   => xr2_x1_148_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_289_ins : xr2_x1
  port map ( i0  => mtrans_list(6)
           , i1  => mtrans_list(5)
           , q   => xr2_x1_289_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_26_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(26)
           , q   => wdata2(26)
           , vdd => vdd
           , vss => vss
           );

  no3_x1_18_ins : no3_x1
  port map ( i0  => not_mtrans_mask_shift(5)
           , i1  => not_mtrans_list(5)
           , i2  => not_mtrans_mask(5)
           , nq  => no3_x1_18_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_64_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_64_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_39_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(12)
           , i2  => noa2a2a23_x1_12_sig
           , nq  => fifo_din(39)
           , vdd => vdd
           , vss => vss
           );

  a3_x2_4_ins : a3_x2
  port map ( i0  => not_aux73
           , i1  => not_mtrans_mask_shift(12)
           , i2  => not_mtrans_mask_shift(14)
           , q   => a3_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  not_add_i_ins : o2_x2
  port map ( i0  => not_aux55
           , i1  => not_aux158
           , q   => not_add_i
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_260_ins : xr2_x1
  port map ( i0  => rtlcarry_23(2)
           , i1  => rtlcarry_29(2)
           , q   => xr2_x1_260_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_82_ins : nxr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , nq  => nxr2_x1_82_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_92_ins : no2_x1
  port map ( i0  => not_rtlcarry_2(3)
           , i1  => nxr2_x1_91_sig
           , nq  => no2_x1_92_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_723_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_724_sig
           , q   => xr2_x1_723_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_10_ins : buf_x2
  port map ( i   => shift_val(2)
           , q   => fifo_din(10)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_36_ins : oa2ao222_x2
  port map ( i0  => inv_x2_9_sig
           , i1  => p760_120_def_4
           , i2  => not_operv
           , i3  => not_aux1
           , i4  => on12_x1_6_sig
           , q   => oa2ao222_x2_36_sig
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_0_ins : inv_x2
  port map ( i   => if_ir(0)
           , nq  => not_if_ir(0)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_14_ins : oa22_x2
  port map ( i0  => not_aux162
           , i1  => not_aux69
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(14)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_13_ins : o3_x2
  port map ( i0  => not_mtrans_mask(13)
           , i1  => not_mtrans_list(13)
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask_shift(13)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_864_ins : xr2_x1
  port map ( i0  => rtlcarry_47(29)
           , i1  => exe_res(29)
           , q   => xr2_x1_864_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_2_ins : ao22_x2
  port map ( i0  => a4_x2_3_sig
           , i1  => noa22_x1_sig
           , i2  => not_mtrans_mask_shift(6)
           , q   => ao22_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux202_ins : na2_x1
  port map ( i0  => na3_x1_2_sig
           , i1  => na3_x1_sig
           , nq  => not_aux202
           , vdd => vdd
           , vss => vss
           );

  not_and_i_ins : o2_x2
  port map ( i0  => not_aux52
           , i1  => not_aux158
           , q   => not_and_i
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_1_ins : o3_x2
  port map ( i0  => not_mtrans_list(1)
           , i1  => not_mtrans_mask(1)
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask_shift(1)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_67_ins : na2_x1
  port map ( i0  => exe_res(8)
           , i1  => if_ir(24)
           , nq  => na2_x1_67_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_676_ins : xr2_x1
  port map ( i0  => xr2_x1_680_sig
           , i1  => xr2_x1_677_sig
           , q   => xr2_x1_676_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_535_ins : xr2_x1
  port map ( i0  => rtlcarry_2(2)
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_535_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_8_ins : noa22_x1
  port map ( i0  => na2_x1_40_sig
           , i1  => no2_x1_42_sig
           , i2  => zero_sig
           , nq  => noa22_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_35_ins : o2_x2
  port map ( i0  => not_aux98
           , i1  => not_aux166
           , q   => o2_x2_35_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_9_ins : nao22_x1
  port map ( i0  => not_aux24
           , i1  => a2_x2_27_sig
           , i2  => nxr2_x1_95_sig
           , nq  => nao22_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_108_ins : buf_x2
  port map ( i   => op1(11)
           , q   => fifo_din(108)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_58_ins : na3_x1
  port map ( i0  => na2_x1_43_sig
           , i1  => not_branch_t
           , i2  => o2_x2_60_sig
           , nq  => na3_x1_58_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_2_ins : buf_x2
  port map ( i   => fifo_dout(67)
           , q   => dec_op2(2)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_4_ins : nao2o22_x1
  port map ( i0  => an12_x1_sig
           , i1  => nxr2_x1_sig
           , i2  => not_rtlcarry_48(3)
           , i3  => xr2_x1_36_sig
           , nq  => rtlcarry_48(4)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_35_2_ins : a2_x2
  port map ( i0  => xr2_x1_192_sig
           , i1  => rtlcarry_35(1)
           , q   => rtlcarry_35(2)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_347_ins : xr2_x1
  port map ( i0  => xr2_x1_351_sig
           , i1  => xr2_x1_348_sig
           , q   => xr2_x1_347_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_488_ins : xr2_x1
  port map ( i0  => xr2_x1_490_sig
           , i1  => xr2_x1_489_sig
           , q   => xr2_x1_488_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_26_ins : o3_x2
  port map ( i0  => not_mtrans_mask_shift(9)
           , i1  => not_mtrans_mask(9)
           , i2  => not_mtrans_list(9)
           , q   => o3_x2_26_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_38_ins : no2_x1
  port map ( i0  => not_aux185
           , i1  => not_op1(3)
           , nq  => no2_x1_38_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_28_ins : inv_x2
  port map ( i   => rdata1(28)
           , nq  => not_rdata1(28)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_28_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(14)
           , i1  => exe_res(14)
           , nq  => nxr2_x1_28_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_206_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => mtrans_list(15)
           , q   => xr2_x1_206_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_140_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(30)
           , i1  => exe_res(30)
           , nq  => nxr2_x1_140_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_74_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => xr2_x1_75_sig
           , q   => xr2_x1_74_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_7_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_159_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_159_sig
           , vdd => vdd
           , vss => vss
           );

  na4_x1_20_ins : na4_x1
  port map ( i0  => not_teq_i
           , i1  => dec2exe_push
           , i2  => not_branch_t
           , i3  => aux144
           , nq  => na4_x1_20_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_75_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_75_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_130_ins : xr2_x1
  port map ( i0  => xr2_x1_134_sig
           , i1  => xr2_x1_131_sig
           , q   => xr2_x1_130_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_271_ins : xr2_x1
  port map ( i0  => mtrans_list(11)
           , i1  => mtrans_list(10)
           , q   => xr2_x1_271_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_93_ins : nxr2_x1
  port map ( i0  => xr2_x1_840_sig
           , i1  => xr2_x1_839_sig
           , nq  => nxr2_x1_93_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_734_ins : xr2_x1
  port map ( i0  => rtlcarry_2(3)
           , i1  => rtlcarry_0(3)
           , q   => xr2_x1_734_sig
           , vdd => vdd
           , vss => vss
           );

  wadr2_3_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_dest(3)
           , q   => wadr2(3)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_21_ins : na2_x1
  port map ( i0  => not_ldr_i
           , i1  => not_ldm_i
           , nq  => fifo_din(21)
           , vdd => vdd
           , vss => vss
           );

  dec_op1_14_ins : buf_x2
  port map ( i   => fifo_dout(111)
           , q   => dec_op1(14)
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_14_ins : ao22_x2
  port map ( i0  => not_p760_120_reddef_194
           , i1  => not_aux4
           , i2  => o4_x2_8_sig
           , q   => ao22_x2_14_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_17_1_ins : no2_x1
  port map ( i0  => not_mtrans_list(5)
           , i1  => nxr2_x1_52_sig
           , nq  => rtlcarry_17(1)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_687_ins : xr2_x1
  port map ( i0  => xr2_x1_694_sig
           , i1  => xr2_x1_688_sig
           , q   => xr2_x1_687_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_546_ins : xr2_x1
  port map ( i0  => xr2_x1_548_sig
           , i1  => xr2_x1_547_sig
           , q   => xr2_x1_546_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_46_ins : o2_x2
  port map ( i0  => not_mtrans_mask(10)
           , i1  => not_mtrans_mask_shift(10)
           , q   => o2_x2_46_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux166_ins : na2_x1
  port map ( i0  => not_aux12
           , i1  => aux50
           , nq  => not_aux166
           , vdd => vdd
           , vss => vss
           );

  not_aux44_ins : nxr2_x1
  port map ( i0  => ovr
           , i1  => neg
           , nq  => not_aux44
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_405_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => rtlcarry_41(2)
           , q   => xr2_x1_405_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_17_ins : oa22_x2
  port map ( i0  => not_aux26
           , i1  => not_rtlsum_47(6)
           , i2  => not_aux24
           , q   => oa22_x2_17_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_358_ins : xr2_x1
  port map ( i0  => xr2_x1_362_sig
           , i1  => xr2_x1_359_sig
           , q   => xr2_x1_358_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_499_ins : xr2_x1
  port map ( i0  => rtlcarry_5(2)
           , i1  => rtlcarry_32(2)
           , q   => xr2_x1_499_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_12_ins : on12_x1
  port map ( i0  => not_exe_res(11)
           , i1  => rtlcarry_47(11)
           , q   => rtlcarry_47(12)
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_3_ins : buf_x2
  port map ( i   => fifo_dout(30)
           , q   => dec_mem_data(3)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_69_ins : na3_x1
  port map ( i0  => na2_x1_48_sig
           , i1  => not_branch_t
           , i2  => o2_x2_67_sig
           , nq  => na3_x1_69_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_119_ins : buf_x2
  port map ( i   => op1(22)
           , q   => fifo_din(119)
           , vdd => vdd
           , vss => vss
           );

  o3_x2_37_ins : o3_x2
  port map ( i0  => not_exe_res(11)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_37_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_6_ins : noa22_x1
  port map ( i0  => nxr2_x1_80_sig
           , i1  => oa22_x2_17_sig
           , i2  => na4_x1_23_sig
           , nq  => wdata1(6)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_470_ins : xr2_x1
  port map ( i0  => xr2_x1_474_sig
           , i1  => xr2_x1_471_sig
           , q   => xr2_x1_470_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_217_ins : xr2_x1
  port map ( i0  => mtrans_list(12)
           , i1  => mtrans_list(11)
           , q   => xr2_x1_217_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_39_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(25)
           , i1  => exe_res(25)
           , nq  => nxr2_x1_39_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_2_ins : no4_x1
  port map ( i0  => na4_x1_5_sig
           , i1  => mvn_i
           , i2  => na4_x1_4_sig
           , i3  => na4_x1_3_sig
           , nq  => no4_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_t_ins : inv_x2
  port map ( i   => mtrans_t
           , nq  => not_mtrans_t
           , vdd => vdd
           , vss => vss
           );

  na3_x1_40_ins : na3_x1
  port map ( i0  => exe_res(29)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_40_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_49_ins : no2_x1
  port map ( i0  => not_aux107
           , i1  => not_if_ir(4)
           , nq  => no2_x1_49_sig
           , vdd => vdd
           , vss => vss
           );

  inval_ovr_ins : buf_x2
  port map ( i   => aux11
           , q   => inval_ovr
           , vdd => vdd
           , vss => vss
           );

  no2_x1_20_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_20_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_85_ins : xr2_x1
  port map ( i0  => no2_x1_11_sig
           , i1  => xr2_x1_86_sig
           , q   => xr2_x1_85_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_10_ins : nxr2_x1
  port map ( i0  => xr2_x1_91_sig
           , i1  => rtlcarry_32(3)
           , nq  => nxr2_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  a4_x2_ins : a4_x2
  port map ( i0  => not_if_ir(23)
           , i1  => not_if_ir(6)
           , i2  => if_ir(4)
           , i3  => not_if_ir(25)
           , q   => a4_x2_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_sig
           , vdd => vdd
           , vss => vss
           );

  aux47_ins : ao2o22_x2
  port map ( i0  => if_ir(30)
           , i1  => ao22_x2_sig
           , i2  => no2_x1_4_sig
           , i3  => not_if_ir(30)
           , q   => aux47
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_282_ins : xr2_x1
  port map ( i0  => xr2_x1_284_sig
           , i1  => xr2_x1_283_sig
           , q   => xr2_x1_282_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_141_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_141_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_10_ins : inv_x2
  port map ( i   => rdata1(10)
           , nq  => not_rdata1(10)
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_13_sig
           , i1  => rdata3(0)
           , i2  => inv_x2_12_sig
           , i3  => op1(0)
           , i4  => op1(0)
           , i5  => inv_x2_11_sig
           , nq  => noa2a2a23_x1_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_86_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_86_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_745_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_746_sig
           , q   => xr2_x1_745_sig
           , vdd => vdd
           , vss => vss
           );

  not_ldr_i_ins : o2_x2
  port map ( i0  => not_if_ir(20)
           , i1  => not_aux160
           , q   => not_ldr_i
           , vdd => vdd
           , vss => vss
           );

  not_rtlsum_47_14_ins : xr2_x1
  port map ( i0  => rtlcarry_47(14)
           , i1  => exe_res(14)
           , q   => not_rtlsum_47(14)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_17_ins : inv_x2
  port map ( i   => if_ir(17)
           , nq  => not_if_ir(17)
           , vdd => vdd
           , vss => vss
           );

  dec_op1_25_ins : buf_x2
  port map ( i   => fifo_dout(122)
           , q   => dec_op1(25)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_32_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(5)
           , i2  => noa2a2a23_x1_5_sig
           , nq  => fifo_din(32)
           , vdd => vdd
           , vss => vss
           );

  no3_x1_11_ins : no3_x1
  port map ( i0  => not_aux118
           , i1  => not_if_ir(11)
           , i2  => not_aux107
           , nq  => no3_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  trans_t_ins : no2_x1
  port map ( i0  => if_ir(27)
           , i1  => not_if_ir(26)
           , nq  => trans_t
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_604_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_604_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_416_ins : xr2_x1
  port map ( i0  => mtrans_list(8)
           , i1  => mtrans_list(7)
           , q   => xr2_x1_416_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux55_ins : o2_x2
  port map ( i0  => not_aux51
           , i1  => not_if_ir(23)
           , q   => not_aux55
           , vdd => vdd
           , vss => vss
           );

  not_aux177_ins : na4_x1
  port map ( i0  => not_branch_t
           , i1  => not_regop_t
           , i2  => not_mtrans_t
           , i3  => trans_t
           , nq  => not_aux177
           , vdd => vdd
           , vss => vss
           );

  not_op1_4_ins : inv_x2
  port map ( i   => op1(4)
           , nq  => not_op1(4)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_19_ins : on12_x1
  port map ( i0  => not_exe_res(18)
           , i1  => rtlcarry_50(18)
           , q   => rtlcarry_50(19)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_57_ins : o2_x2
  port map ( i0  => if_ir(0)
           , i1  => if_ir(25)
           , q   => o2_x2_57_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_557_ins : xr2_x1
  port map ( i0  => xr2_x1_559_sig
           , i1  => xr2_x1_558_sig
           , q   => xr2_x1_557_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_698_ins : xr2_x1
  port map ( i0  => xr2_x1_704_sig
           , i1  => xr2_x1_699_sig
           , q   => xr2_x1_698_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_60_ins : na2_x1
  port map ( i0  => exe_res(4)
           , i1  => if_ir(24)
           , nq  => na2_x1_60_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_2_ins : nao22_x1
  port map ( i0  => reg_vv
           , i1  => no2_x1_36_sig
           , i2  => reg_cznv
           , nq  => nao22_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_369_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => rtlcarry_41(2)
           , q   => xr2_x1_369_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_23_ins : on12_x1
  port map ( i0  => not_exe_res(22)
           , i1  => rtlcarry_47(22)
           , q   => rtlcarry_47(23)
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_4_ins : inv_x2
  port map ( i   => rdata1(4)
           , nq  => not_rdata1(4)
           , vdd => vdd
           , vss => vss
           );

  no3_x1_5_ins : no3_x1
  port map ( i0  => p760_120_def_4
           , i1  => p760_120_def_4
           , i2  => not_p760_120_def_5
           , nq  => no3_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_48_ins : o3_x2
  port map ( i0  => not_exe_res(24)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_48_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_481_ins : xr2_x1
  port map ( i0  => xr2_x1_483_sig
           , i1  => xr2_x1_482_sig
           , q   => xr2_x1_481_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_340_ins : xr2_x1
  port map ( i0  => xr2_x1_342_sig
           , i1  => xr2_x1_341_sig
           , q   => xr2_x1_340_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_228_ins : xr2_x1
  port map ( i0  => xr2_x1_230_sig
           , i1  => xr2_x1_229_sig
           , q   => xr2_x1_228_sig
           , vdd => vdd
           , vss => vss
           );

  not_regop_t_ins : inv_x2
  port map ( i   => regop_t
           , nq  => not_regop_t
           , vdd => vdd
           , vss => vss
           );

  dec_exe_dest_3_ins : buf_x2
  port map ( i   => fifo_dout(64)
           , q   => dec_exe_dest(3)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_51_ins : na3_x1
  port map ( i0  => p760_120_def_5
           , i1  => not_p760_120_def_7
           , i2  => aux3
           , nq  => na3_x1_51_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_13_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_49_sig
           , i1  => rdata3(13)
           , i2  => inv_x2_48_sig
           , i3  => op1(13)
           , i4  => op1(13)
           , i5  => inv_x2_47_sig
           , nq  => noa2a2a23_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_101_ins : buf_x2
  port map ( i   => op1(4)
           , q   => fifo_din(101)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_31_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_31_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_21_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(7)
           , i1  => exe_res(7)
           , nq  => nxr2_x1_21_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_96_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_96_sig
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_7_ins : no2_x1
  port map ( i0  => not_if_ir(7)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(7)
           , vdd => vdd
           , vss => vss
           );

  op1_7_ins : na3_x1
  port map ( i0  => ao2o22_x2_8_sig
           , i1  => na3_x1_18_sig
           , i2  => oa2ao222_x2_10_sig
           , nq  => op1(7)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_803_ins : xr2_x1
  port map ( i0  => no2_x1_91_sig
           , i1  => xr2_x1_804_sig
           , q   => xr2_x1_803_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_293_ins : xr2_x1
  port map ( i0  => xr2_x1_295_sig
           , i1  => xr2_x1_294_sig
           , q   => xr2_x1_293_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_7_ins : nxr2_x1
  port map ( i0  => xr2_x1_128_sig
           , i1  => xr2_x1_83_sig
           , nq  => nxr2_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_152_ins : xr2_x1
  port map ( i0  => xr2_x1_154_sig
           , i1  => xr2_x1_153_sig
           , q   => xr2_x1_152_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_21_ins : inv_x2
  port map ( i   => rdata1(21)
           , nq  => not_rdata1(21)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_7_ins : on12_x1
  port map ( i0  => not_exe_res(6)
           , i1  => rtlcarry_50(6)
           , q   => rtlcarry_50(7)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_97_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_97_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_756_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_756_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_7_ins : oa22_x2
  port map ( i0  => a2_x2_6_sig
           , i1  => o2_x2_3_sig
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(7)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_28_ins : inv_x2
  port map ( i   => if_ir(28)
           , nq  => not_if_ir(28)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_43_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(16)
           , i2  => noa2a2a23_x1_16_sig
           , nq  => fifo_din(43)
           , vdd => vdd
           , vss => vss
           );

  no3_x1_22_ins : no3_x1
  port map ( i0  => not_mtrans_mask_shift(13)
           , i1  => not_mtrans_mask(13)
           , i2  => not_mtrans_list(13)
           , nq  => no3_x1_22_sig
           , vdd => vdd
           , vss => vss
           );

  inval_adr1_1_ins : nao22_x1
  port map ( i0  => regop_t
           , i1  => an12_x1_7_sig
           , i2  => not_aux18
           , nq  => inval_adr1(1)
           , vdd => vdd
           , vss => vss
           );

  wdata2_30_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(30)
           , q   => wdata2(30)
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_19_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_115_sig
           , i2  => o3_x2_42_sig
           , nq  => nao22_x1_19_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_5_1_ins : no2_x1
  port map ( i0  => not_mtrans_list(1)
           , i1  => nxr2_x1_56_sig
           , nq  => rtlcarry_5(1)
           , vdd => vdd
           , vss => vss
           );

  not_rdata3_3_ins : inv_x2
  port map ( i   => rdata3(3)
           , nq  => not_rdata3(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_615_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_615_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_13_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_850_sig
           , i3  => no2_x1_103_sig
           , nq  => no4_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_108_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(14)
           , i1  => exe_res(14)
           , nq  => nxr2_x1_108_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_71_ins : na2_x1
  port map ( i0  => exe_res(14)
           , i1  => if_ir(24)
           , nq  => na2_x1_71_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_427_ins : xr2_x1
  port map ( i0  => rtlcarry_17(1)
           , i1  => rtlcarry_11(1)
           , q   => xr2_x1_427_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_8_ins : no2_x1
  port map ( i0  => not_rtlcarry_35(3)
           , i1  => nxr2_x1_8_sig
           , nq  => no2_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux66_ins : a2_x2
  port map ( i0  => fifo_dout(23)
           , i1  => fifo_dout(24)
           , q   => not_aux66
           , vdd => vdd
           , vss => vss
           );

  not_aux188_ins : na2_x1
  port map ( i0  => not_trans_t
           , i1  => aux121
           , nq  => not_aux188
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_568_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_569_sig
           , q   => xr2_x1_568_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_68_ins : o2_x2
  port map ( i0  => rdata2(7)
           , i1  => if_ir(25)
           , q   => o2_x2_68_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_10_ins : oa22_x2
  port map ( i0  => o3_x2_19_sig
           , i1  => o2_x2_66_sig
           , i2  => not_regop_t
           , q   => oa22_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_680_ins : xr2_x1
  port map ( i0  => mtrans_list(9)
           , i1  => mtrans_list(8)
           , q   => xr2_x1_680_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_492_ins : xr2_x1
  port map ( i0  => xr2_x1_494_sig
           , i1  => xr2_x1_493_sig
           , q   => xr2_x1_492_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_239_ins : xr2_x1
  port map ( i0  => rtlcarry_35(1)
           , i1  => rtlcarry_38(1)
           , q   => xr2_x1_239_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_13_ins : xr2_x1
  port map ( i0  => xr2_x1_15_sig
           , i1  => xr2_x1_14_sig
           , q   => xr2_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_24_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_82_sig
           , i1  => rdata3(24)
           , i2  => inv_x2_81_sig
           , i3  => op1(24)
           , i4  => op1(24)
           , i5  => inv_x2_80_sig
           , nq  => noa2a2a23_x1_24_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_62_ins : na3_x1
  port map ( i0  => not_rdata2(3)
           , i1  => if_ir(25)
           , i2  => not_branch_t
           , nq  => na3_x1_62_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_112_ins : buf_x2
  port map ( i   => op1(15)
           , q   => fifo_din(112)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_351_ins : xr2_x1
  port map ( i0  => xr2_x1_353_sig
           , i1  => xr2_x1_352_sig
           , q   => xr2_x1_351_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_210_ins : xr2_x1
  port map ( i0  => rtlcarry_41(1)
           , i1  => no2_x1_23_sig
           , q   => xr2_x1_210_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_32_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(18)
           , i1  => exe_res(18)
           , nq  => nxr2_x1_32_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_14_ins : a2_x2
  port map ( i0  => exe_wb
           , i1  => if_ir(23)
           , q   => a2_x2_14_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_14_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_14_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_7_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_31_sig
           , i1  => rdata3(7)
           , i2  => inv_x2_30_sig
           , i3  => op1(7)
           , i4  => op1(7)
           , i5  => inv_x2_29_sig
           , nq  => noa2a2a23_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_42_ins : no2_x1
  port map ( i0  => not_aux107
           , i1  => not_aux173
           , nq  => no2_x1_42_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_108_ins : o2_x2
  port map ( i0  => not_rdata2(25)
           , i1  => not_aux182
           , q   => o2_x2_108_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_30_ins : o3_x2
  port map ( i0  => not_mtrans_list(3)
           , i1  => not_mtrans_mask_shift(3)
           , i2  => not_mtrans_mask(3)
           , q   => o3_x2_30_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_814_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_814_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_163_ins : xr2_x1
  port map ( i0  => xr2_x1_165_sig
           , i1  => xr2_x1_164_sig
           , q   => xr2_x1_163_sig
           , vdd => vdd
           , vss => vss
           );

  o4_x2_5_ins : o4_x2
  port map ( i0  => if_ir(4)
           , i1  => not_rdata2(4)
           , i2  => not_aux177
           , i3  => not_if_ir(25)
           , q   => o4_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_17_ins : na2_x1
  port map ( i0  => if_ir(8)
           , i1  => not_if_ir(4)
           , nq  => na2_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  shift_val_4_ins : a3_x2
  port map ( i0  => aux131
           , i1  => not_branch_t
           , i2  => mx2_x2_sig
           , q   => shift_val(4)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_54_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(27)
           , i2  => noa2a2a23_x1_27_sig
           , nq  => fifo_din(54)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_104_ins : no2_x1
  port map ( i0  => exe_res(16)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_104_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_767_ins : xr2_x1
  port map ( i0  => mtrans_adr_dec(0)
           , i1  => no2_x1_82_sig
           , q   => xr2_x1_767_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux105_ins : on12_x1
  port map ( i0  => reg_pc(31)
           , i1  => not_branch_t
           , q   => not_aux105
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_10_ins : inv_x2
  port map ( i   => if_ir(10)
           , nq  => not_if_ir(10)
           , vdd => vdd
           , vss => vss
           );

  op1_15_ins : na3_x1
  port map ( i0  => ao2o22_x2_16_sig
           , i1  => na3_x1_26_sig
           , i2  => oa2ao222_x2_18_sig
           , nq  => op1(15)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_626_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_627_sig
           , q   => xr2_x1_626_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_24_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_861_sig
           , i3  => no2_x1_114_sig
           , nq  => no4_x1_24_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_119_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(20)
           , i1  => nxr2_x1_120_sig
           , nq  => nxr2_x1_119_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_438_ins : xr2_x1
  port map ( i0  => rtlcarry_23(2)
           , i1  => rtlcarry_20(2)
           , q   => xr2_x1_438_sig
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_48_4_ins : inv_x2
  port map ( i   => rtlcarry_48(4)
           , nq  => not_rtlcarry_48(4)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_579_ins : xr2_x1
  port map ( i0  => rtlcarry_8(3)
           , i1  => xr2_x1_580_sig
           , q   => xr2_x1_579_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_79_ins : o2_x2
  port map ( i0  => not_if_ir(15)
           , i1  => not_aux183
           , q   => o2_x2_79_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_14_ins : no3_x1
  port map ( i0  => na3_x1_92_sig
           , i1  => no2_x1_102_sig
           , i2  => noa22_x1_13_sig
           , nq  => wdata1(14)
           , vdd => vdd
           , vss => vss
           );

  not_aux77_ins : on12_x1
  port map ( i0  => reg_pc(3)
           , i1  => not_branch_t
           , q   => not_aux77
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_12_ins : on12_x1
  port map ( i0  => not_exe_res(11)
           , i1  => rtlcarry_50(11)
           , q   => rtlcarry_50(12)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_50_ins : o2_x2
  port map ( i0  => not_mtrans_mask_shift(2)
           , i1  => not_mtrans_mask(2)
           , q   => o2_x2_50_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_550_ins : xr2_x1
  port map ( i0  => xr2_x1_554_sig
           , i1  => xr2_x1_551_sig
           , q   => xr2_x1_550_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_691_ins : xr2_x1
  port map ( i0  => xr2_x1_693_sig
           , i1  => xr2_x1_692_sig
           , q   => xr2_x1_691_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_7_ins : on12_x1
  port map ( i0  => not_exe_res(6)
           , i1  => rtlcarry_47(6)
           , q   => rtlcarry_47(7)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_109_ins : xr2_x1
  port map ( i0  => xr2_x1_112_sig
           , i1  => xr2_x1_110_sig
           , q   => xr2_x1_109_sig
           , vdd => vdd
           , vss => vss
           );

  not_op1_15_ins : inv_x2
  port map ( i   => op1(15)
           , nq  => not_op1(15)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_24_ins : xr2_x1
  port map ( i0  => mtrans_list(5)
           , i1  => mtrans_list(4)
           , q   => xr2_x1_24_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op1_5_ins : buf_x2
  port map ( i   => fifo_dout(102)
           , q   => dec_op1(5)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_123_ins : buf_x2
  port map ( i   => op1(26)
           , q   => fifo_din(123)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_73_ins : na3_x1
  port map ( i0  => not_p760_120_def_0
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_73_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_41_ins : o3_x2
  port map ( i0  => not_exe_res(17)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_41_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_362_ins : xr2_x1
  port map ( i0  => xr2_x1_364_sig
           , i1  => xr2_x1_363_sig
           , q   => xr2_x1_362_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_221_ins : xr2_x1
  port map ( i0  => xr2_x1_223_sig
           , i1  => xr2_x1_222_sig
           , q   => xr2_x1_221_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_43_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(29)
           , i1  => exe_res(29)
           , nq  => nxr2_x1_43_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_18_ins : a2_x2
  port map ( i0  => nxr2_x1_31_sig
           , i1  => rtlcarry_48(17)
           , q   => rtlcarry_48(18)
           , vdd => vdd
           , vss => vss
           );

  mtrans_mask_shift_9_ins : no3_x1
  port map ( i0  => not_mtrans_mask(9)
           , i1  => not_mtrans_t
           , i2  => not_mtrans_list(9)
           , nq  => mtrans_mask_shift(9)
           , vdd => vdd
           , vss => vss
           );

  dec_alu_or_ins : buf_x2
  port map ( i   => fifo_dout(1)
           , q   => dec_alu_or
           , vdd => vdd
           , vss => vss
           );

  o3_x2_8_ins : o3_x2
  port map ( i0  => not_aux128
           , i1  => not_trans_t
           , i2  => shift_rrx
           , q   => o3_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_25_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_25_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_53_ins : no2_x1
  port map ( i0  => rdata2(6)
           , i1  => if_ir(25)
           , nq  => no2_x1_53_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_119_ins : o2_x2
  port map ( i0  => not_rdata2(31)
           , i1  => not_aux181
           , q   => o2_x2_119_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_25_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_25_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_825_ins : xr2_x1
  port map ( i0  => xr2_x1_828_sig
           , i1  => xr2_x1_826_sig
           , q   => xr2_x1_825_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_174_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_175_sig
           , q   => xr2_x1_174_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_6_ins : inv_x2
  port map ( i   => exe_res(6)
           , nq  => not_exe_res(6)
           , vdd => vdd
           , vss => vss
           );

  aux116_ins : no2_x1
  port map ( i0  => if_ir(5)
           , i1  => not_if_ir(25)
           , nq  => aux116
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_0_ins : no2_x1
  port map ( i0  => not_if_ir(0)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(0)
           , vdd => vdd
           , vss => vss
           );

  op1_0_ins : na3_x1
  port map ( i0  => ao2o22_x2_sig
           , i1  => na3_x1_11_sig
           , i2  => oa2ao222_x2_3_sig
           , nq  => op1(0)
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_18_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux91
           , i2  => not_rdata1(17)
           , i3  => not_aux169
           , q   => ao2o22_x2_18_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_5_ins : noa22_x1
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => no3_x1_9_sig
           , nq  => fifo_din(5)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_28_ins : na2_x1
  port map ( i0  => not_aux132
           , i1  => not_rsb_i
           , nq  => na2_x1_28_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_90_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_90_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_16_ins : a3_x2
  port map ( i0  => exe_wb
           , i1  => o2_x2_121_sig
           , i2  => nao22_x1_7_sig
           , q   => a3_x2_16_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_115_ins : no2_x1
  port map ( i0  => exe_res(27)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_115_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_778_ins : xr2_x1
  port map ( i0  => rtlcarry_32(3)
           , i1  => rtlcarry_17(3)
           , q   => xr2_x1_778_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_23_2_ins : a2_x2
  port map ( i0  => xr2_x1_234_sig
           , i1  => rtlcarry_23(1)
           , q   => rtlcarry_23(2)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_0_ins : oa22_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(0)
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_16_ins : inv_x2
  port map ( i   => rdata2(16)
           , nq  => not_rdata2(16)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_21_ins : inv_x2
  port map ( i   => if_ir(21)
           , nq  => not_if_ir(21)
           , vdd => vdd
           , vss => vss
           );

  op1_26_ins : na3_x1
  port map ( i0  => ao2o22_x2_27_sig
           , i1  => na3_x1_37_sig
           , i2  => oa2ao222_x2_29_sig
           , nq  => op1(26)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_65_ins : nao22_x1
  port map ( i0  => not_regop_t
           , i1  => ao22_x2_6_sig
           , i2  => noa22_x1_7_sig
           , nq  => fifo_din(65)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_637_ins : xr2_x1
  port map ( i0  => xr2_x1_639_sig
           , i1  => xr2_x1_638_sig
           , q   => xr2_x1_637_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_12_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_101_sig
           , i2  => o3_x2_37_sig
           , nq  => nao22_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_449_ins : xr2_x1
  port map ( i0  => xr2_x1_453_sig
           , i1  => xr2_x1_450_sig
           , q   => xr2_x1_449_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_308_ins : xr2_x1
  port map ( i0  => rtlcarry_32(2)
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_308_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_19_ins : na3_x1
  port map ( i0  => exe_res(8)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_19_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_4_ins : on12_x1
  port map ( i0  => aux201
           , i1  => not_cur_state(1)
           , q   => on12_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  inval_czn_ins : buf_x2
  port map ( i   => aux11
           , q   => inval_czn
           , vdd => vdd
           , vss => vss
           );

  wdata1_25_ins : o2_x2
  port map ( i0  => nao22_x1_26_sig
           , i1  => a3_x2_32_sig
           , q   => wdata1(25)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_101_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(11)
           , i1  => nxr2_x1_102_sig
           , nq  => nxr2_x1_101_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_420_ins : xr2_x1
  port map ( i0  => mtrans_list(4)
           , i1  => mtrans_list(3)
           , q   => xr2_x1_420_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux88_ins : on12_x1
  port map ( i0  => reg_pc(14)
           , i1  => not_branch_t
           , q   => not_aux88
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_23_ins : on12_x1
  port map ( i0  => not_exe_res(22)
           , i1  => rtlcarry_50(22)
           , q   => rtlcarry_50(23)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_61_ins : o2_x2
  port map ( i0  => if_ir(2)
           , i1  => if_ir(25)
           , q   => o2_x2_61_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_561_ins : xr2_x1
  port map ( i0  => no2_x1_60_sig
           , i1  => xr2_x1_562_sig
           , q   => xr2_x1_561_sig
           , vdd => vdd
           , vss => vss
           );

  inc_pc_ins : buf_x2
  port map ( i   => dec2if_push
           , q   => inc_pc
           , vdd => vdd
           , vss => vss
           );

  na4_x1_3_ins : na4_x1
  port map ( i0  => not_ldrb_i
           , i1  => not_ldr_i
           , i2  => not_eor_i
           , i3  => not_bic_i
           , nq  => na4_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux181_ins : na3_x1
  port map ( i0  => no2_x1_sig
           , i1  => not_branch_t
           , i2  => not_mtrans_t
           , nq  => not_aux181
           , vdd => vdd
           , vss => vss
           );

  not_op1_26_ins : inv_x2
  port map ( i   => op1(26)
           , nq  => not_op1(26)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_35_ins : xr2_x1
  port map ( i0  => rtlcarry_50(2)
           , i1  => exe_res(2)
           , q   => xr2_x1_35_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_13_ins : buf_x2
  port map ( i   => fifo_dout(40)
           , q   => dec_mem_data(13)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_84_ins : na3_x1
  port map ( i0  => na2_x1_62_sig
           , i1  => not_rtlsum_47(5)
           , i2  => not_if_ir(23)
           , nq  => na3_x1_84_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_52_ins : o3_x2
  port map ( i0  => not_exe_res(28)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_52_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_373_ins : xr2_x1
  port map ( i0  => rtlcarry_32(2)
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_373_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_54_ins : nxr2_x1
  port map ( i0  => xr2_x1_315_sig
           , i1  => xr2_x1_314_sig
           , nq  => nxr2_x1_54_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_232_ins : xr2_x1
  port map ( i0  => mtrans_list(11)
           , i1  => mtrans_list(10)
           , q   => xr2_x1_232_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_29_ins : a2_x2
  port map ( i0  => nxr2_x1_42_sig
           , i1  => rtlcarry_48(28)
           , q   => rtlcarry_48(29)
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_19_ins : inv_x2
  port map ( i   => exe_res(19)
           , nq  => not_exe_res(19)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_36_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_36_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_64_ins : no2_x1
  port map ( i0  => not_rtlcarry_17(3)
           , i1  => nxr2_x1_70_sig
           , nq  => no2_x1_64_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_836_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_837_sig
           , q   => xr2_x1_836_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_185_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_186_sig
           , q   => xr2_x1_185_sig
           , vdd => vdd
           , vss => vss
           );

  aux127_ins : a2_x2
  port map ( i0  => if_ir(5)
           , i1  => if_ir(6)
           , q   => aux127
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_29_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux102
           , i2  => not_rdata1(28)
           , i3  => not_aux169
           , q   => ao2o22_x2_29_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_101_ins : o2_x2
  port map ( i0  => not_rdata2(22)
           , i1  => not_aux181
           , q   => o2_x2_101_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_27_ins : a3_x2
  port map ( i0  => no4_x1_18_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_27_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_38_3_ins : a2_x2
  port map ( i0  => rtlcarry_41(2)
           , i1  => rtlcarry_38(2)
           , q   => rtlcarry_38(3)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_39_ins : na2_x1
  port map ( i0  => if_ir(25)
           , i1  => not_if_ir(0)
           , nq  => na2_x1_39_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_789_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_789_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_507_ins : xr2_x1
  port map ( i0  => xr2_x1_509_sig
           , i1  => xr2_x1_508_sig
           , q   => xr2_x1_507_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_27_ins : inv_x2
  port map ( i   => rdata2(27)
           , nq  => not_rdata2(27)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_10_ins : na2_x1
  port map ( i0  => not_aux203
           , i1  => aux165
           , nq  => na2_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_648_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_23(3)
           , q   => xr2_x1_648_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_76_ins : na3_x1
  port map ( i0  => o2_x2_69_sig
           , i1  => ao22_x2_12_sig
           , i2  => na2_x1_54_sig
           , nq  => fifo_din(76)
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_23_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_123_sig
           , i2  => o3_x2_46_sig
           , nq  => nao22_x1_23_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_760_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_760_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_319_ins : xr2_x1
  port map ( i0  => xr2_x1_323_sig
           , i1  => xr2_x1_320_sig
           , q   => xr2_x1_319_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_112_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(16)
           , i1  => exe_res(16)
           , nq  => nxr2_x1_112_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_431_ins : xr2_x1
  port map ( i0  => rtlcarry_23(1)
           , i1  => rtlcarry_8(1)
           , q   => xr2_x1_431_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux99_ins : on12_x1
  port map ( i0  => reg_pc(25)
           , i1  => not_branch_t
           , q   => not_aux99
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_572_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_573_sig
           , q   => xr2_x1_572_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_72_ins : o2_x2
  port map ( i0  => not_rdata2(12)
           , i1  => not_aux182
           , q   => o2_x2_72_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_8_ins : a2_x2
  port map ( i0  => mem_res(8)
           , i1  => mem_wb
           , q   => wdata2(8)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_7_ins : inv_x2
  port map ( i   => mtrans_list(7)
           , nq  => not_mtrans_list(7)
           , vdd => vdd
           , vss => vss
           );

  not_aux70_ins : a2_x2
  port map ( i0  => fifo_dout(25)
           , i1  => not_aux66
           , q   => not_aux70
           , vdd => vdd
           , vss => vss
           );

  not_aux192_ins : on12_x1
  port map ( i0  => no4_x1_sig
           , i1  => shift_val(0)
           , q   => not_aux192
           , vdd => vdd
           , vss => vss
           );

  na3_x1_6_ins : na3_x1
  port map ( i0  => na3_x1_8_sig
           , i1  => noa22_x1_2_sig
           , i2  => oa22_x2_3_sig
           , nq  => na3_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_46_ins : xr2_x1
  port map ( i0  => rtlcarry_5(1)
           , i1  => xr2_x1_47_sig
           , q   => xr2_x1_46_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_13_ins : buf_x2
  port map ( i   => fifo_dout(78)
           , q   => dec_op2(13)
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_24_ins : buf_x2
  port map ( i   => fifo_dout(51)
           , q   => dec_mem_data(24)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_384_ins : xr2_x1
  port map ( i0  => xr2_x1_386_sig
           , i1  => xr2_x1_385_sig
           , q   => xr2_x1_384_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_243_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => rtlcarry_41(2)
           , q   => xr2_x1_243_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_102_ins : xr2_x1
  port map ( i0  => rtlcarry_8(3)
           , i1  => xr2_x1_103_sig
           , q   => xr2_x1_102_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_47_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_47_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_65_ins : nxr2_x1
  port map ( i0  => xr2_x1_571_sig
           , i1  => xr2_x1_570_sig
           , nq  => nxr2_x1_65_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_75_ins : no2_x1
  port map ( i0  => not_p760_120_def_0
           , i1  => p760_120_def_1
           , nq  => no2_x1_75_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_847_ins : xr2_x1
  port map ( i0  => rtlcarry_47(10)
           , i1  => exe_res(10)
           , q   => xr2_x1_847_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_196_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => xr2_x1_197_sig
           , q   => xr2_x1_196_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_11_ins : a2_x2
  port map ( i0  => nxr2_x1_24_sig
           , i1  => rtlcarry_48(10)
           , q   => rtlcarry_48(11)
           , vdd => vdd
           , vss => vss
           );

  mtrans_mask_shift_2_ins : no3_x1
  port map ( i0  => not_mtrans_list(2)
           , i1  => not_mtrans_t
           , i2  => not_mtrans_mask(2)
           , nq  => mtrans_mask_shift(2)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_19_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(16)
           , i4  => o2_x2_27_sig
           , q   => oa2ao222_x2_19_sig
           , vdd => vdd
           , vss => vss
           );

  p760_120_def_6_ins : no4_x1
  port map ( i0  => not_cond
           , i1  => not_condv
           , i2  => not_operv
           , i3  => not_reg_pcv
           , nq  => p760_120_def_6
           , vdd => vdd
           , vss => vss
           );

  o2_x2_112_ins : o2_x2
  port map ( i0  => not_rdata2(27)
           , i1  => not_aux182
           , q   => o2_x2_112_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_706_ins : xr2_x1
  port map ( i0  => xr2_x1_710_sig
           , i1  => xr2_x1_707_sig
           , q   => xr2_x1_706_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_11_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux84
           , i2  => not_rdata1(10)
           , i3  => not_aux169
           , q   => ao2o22_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_18_ins : o2_x2
  port map ( i0  => not_aux81
           , i1  => not_aux166
           , q   => o2_x2_18_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_21_ins : na2_x1
  port map ( i0  => ao22_x2_5_sig
           , i1  => a4_x2_6_sig
           , nq  => na2_x1_21_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_518_ins : xr2_x1
  port map ( i0  => rtlcarry_26(1)
           , i1  => rtlcarry_35(1)
           , q   => xr2_x1_518_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_659_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_659_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_87_ins : na4_x1
  port map ( i0  => o2_x2_102_sig
           , i1  => one_sig
           , i2  => o2_x2_101_sig
           , i3  => o2_x2_100_sig
           , nq  => fifo_din(87)
           , vdd => vdd
           , vss => vss
           );

  radr1_1_ins : buf_x2
  port map ( i   => if_ir(17)
           , q   => radr1(1)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_771_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_772_sig
           , q   => xr2_x1_771_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux16_ins : o2_x2
  port map ( i0  => not_if_ir(12)
           , i1  => not_regop_t
           , q   => not_aux16
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_6_ins : inv_x2
  port map ( i   => rdata2(6)
           , nq  => not_rdata2(6)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_630_ins : xr2_x1
  port map ( i0  => rtlcarry_17(3)
           , i1  => rtlcarry_35(3)
           , q   => xr2_x1_630_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_123_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(22)
           , i1  => nxr2_x1_124_sig
           , nq  => nxr2_x1_123_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_442_ins : xr2_x1
  port map ( i0  => xr2_x1_444_sig
           , i1  => xr2_x1_443_sig
           , q   => xr2_x1_442_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_9_ins : na2_x1
  port map ( i0  => not_cmn_i
           , i1  => not_tst_i
           , nq  => na2_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  ldrb_i_ins : no2_x1
  port map ( i0  => not_if_ir(20)
           , i1  => not_aux161
           , nq  => ldrb_i
           , vdd => vdd
           , vss => vss
           );

  na3_x1_12_ins : na3_x1
  port map ( i0  => exe_res(1)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_583_ins : xr2_x1
  port map ( i0  => rtlcarry_17(3)
           , i1  => rtlcarry_35(3)
           , q   => xr2_x1_583_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_83_ins : o2_x2
  port map ( i0  => not_rdata2(16)
           , i1  => not_aux181
           , q   => o2_x2_83_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_301_ins : xr2_x1
  port map ( i0  => xr2_x1_303_sig
           , i1  => xr2_x1_302_sig
           , q   => xr2_x1_301_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux81_ins : on12_x1
  port map ( i0  => reg_pc(7)
           , i1  => not_branch_t
           , q   => not_aux81
           , vdd => vdd
           , vss => vss
           );

  aux19_ins : no2_x1
  port map ( i0  => not_if_ir(18)
           , i1  => not_aux12
           , nq  => aux19
           , vdd => vdd
           , vss => vss
           );

  dec_op2_24_ins : buf_x2
  port map ( i   => fifo_dout(89)
           , q   => dec_op2(24)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_86_ins : no2_x1
  port map ( i0  => not_rtlcarry_14(3)
           , i1  => nxr2_x1_85_sig
           , nq  => no2_x1_86_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_395_ins : xr2_x1
  port map ( i0  => rtlcarry_14(1)
           , i1  => rtlcarry_23(1)
           , q   => xr2_x1_395_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_254_ins : xr2_x1
  port map ( i0  => rtlcarry_23(1)
           , i1  => no2_x1_26_sig
           , q   => xr2_x1_254_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_113_ins : xr2_x1
  port map ( i0  => rtlcarry_20(3)
           , i1  => rtlcarry_26(3)
           , q   => xr2_x1_113_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_4_ins : o2_x2
  port map ( i0  => fifo_dout(26)
           , i1  => not_aux69
           , q   => o2_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_57_ins : xr2_x1
  port map ( i0  => rtlcarry_5(2)
           , i1  => rtlcarry_32(2)
           , q   => xr2_x1_57_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_4_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux77
           , i2  => not_rdata1(3)
           , i3  => not_aux169
           , q   => ao2o22_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_58_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_58_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_76_ins : nxr2_x1
  port map ( i0  => xr2_x1_714_sig
           , i1  => xr2_x1_705_sig
           , nq  => nxr2_x1_76_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_858_ins : xr2_x1
  port map ( i0  => rtlcarry_47(23)
           , i1  => exe_res(23)
           , q   => xr2_x1_858_sig
           , vdd => vdd
           , vss => vss
           );

  not_ldrb_i_ins : inv_x2
  port map ( i   => ldrb_i
           , nq  => not_ldrb_i
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_12_ins : inv_x2
  port map ( i   => exe_res(12)
           , nq  => not_exe_res(12)
           , vdd => vdd
           , vss => vss
           );

  a4_x2_6_ins : a4_x2
  port map ( i0  => na3_x1_50_sig
           , i1  => na2_x1_22_sig
           , i2  => na4_x1_17_sig
           , i3  => na3_x1_49_sig
           , q   => a4_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  inval_adr2_3_ins : an12_x1
  port map ( i0  => not_aux12
           , i1  => ld_dest(3)
           , q   => inval_adr2(3)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_22_ins : a2_x2
  port map ( i0  => nxr2_x1_35_sig
           , i1  => rtlcarry_48(21)
           , q   => rtlcarry_48(22)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_3_ins : xr2_x1
  port map ( i0  => xr2_x1_5_sig
           , i1  => xr2_x1_4_sig
           , q   => xr2_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_22_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux95
           , i2  => not_rdata1(21)
           , i3  => not_aux169
           , q   => ao2o22_x2_22_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_123_ins : o2_x2
  port map ( i0  => exe_res(4)
           , i1  => not_aux23
           , q   => o2_x2_123_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_717_ins : xr2_x1
  port map ( i0  => rtlcarry_11(2)
           , i1  => rtlcarry_17(2)
           , q   => xr2_x1_717_sig
           , vdd => vdd
           , vss => vss
           );

  radr3_0_ins : mx2_x2
  port map ( cmd => not_trans_t
           , i0  => if_ir(12)
           , i1  => if_ir(8)
           , q   => radr3(0)
           , vdd => vdd
           , vss => vss
           );

  not_aux149_ins : na2_x1
  port map ( i0  => if_ir(31)
           , i1  => not_aux44
           , nq  => not_aux149
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_4_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(1)
           , i4  => o2_x2_12_sig
           , q   => oa2ao222_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_29_ins : o2_x2
  port map ( i0  => not_aux92
           , i1  => not_aux166
           , q   => o2_x2_29_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_32_ins : na2_x1
  port map ( i0  => not_regop_t
           , i1  => aux15
           , nq  => na2_x1_32_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_529_ins : xr2_x1
  port map ( i0  => xr2_x1_531_sig
           , i1  => xr2_x1_530_sig
           , q   => xr2_x1_529_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_98_ins : buf_x2
  port map ( i   => op1(1)
           , q   => fifo_din(98)
           , vdd => vdd
           , vss => vss
           );

  a3_x2_20_ins : a3_x2
  port map ( i0  => no4_x1_11_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_20_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_782_ins : xr2_x1
  port map ( i0  => rtlcarry_11(3)
           , i1  => xr2_x1_783_sig
           , q   => xr2_x1_782_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_500_ins : xr2_x1
  port map ( i0  => rtlcarry_8(2)
           , i1  => rtlcarry_29(2)
           , q   => xr2_x1_500_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux27_ins : an12_x1
  port map ( i0  => na2_x1_sig
           , i1  => not_aux23
           , q   => not_aux27
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_20_ins : inv_x2
  port map ( i   => rdata2(20)
           , nq  => not_rdata2(20)
           , vdd => vdd
           , vss => vss
           );

  not_zero_ins : inv_x2
  port map ( i   => zero
           , nq  => not_zero
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_641_ins : xr2_x1
  port map ( i0  => rtlcarry_32(3)
           , i1  => rtlcarry_17(3)
           , q   => xr2_x1_641_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_134_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(27)
           , i1  => exe_res(27)
           , nq  => nxr2_x1_134_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_453_ins : xr2_x1
  port map ( i0  => xr2_x1_457_sig
           , i1  => xr2_x1_454_sig
           , q   => xr2_x1_453_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_23_ins : na3_x1
  port map ( i0  => exe_res(12)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_23_sig
           , vdd => vdd
           , vss => vss
           );

  op1_30_ins : na3_x1
  port map ( i0  => ao2o22_x2_31_sig
           , i1  => na3_x1_41_sig
           , i2  => oa2ao222_x2_33_sig
           , nq  => op1(30)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_594_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => rtlcarry_14(3)
           , q   => xr2_x1_594_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_94_ins : o2_x2
  port map ( i0  => not_if_ir(20)
           , i1  => not_aux183
           , q   => o2_x2_94_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_312_ins : xr2_x1
  port map ( i0  => rtlcarry_26(2)
           , i1  => xr2_x1_313_sig
           , q   => xr2_x1_312_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux92_ins : on12_x1
  port map ( i0  => reg_pc(18)
           , i1  => not_branch_t
           , q   => not_aux92
           , vdd => vdd
           , vss => vss
           );

  wdata2_1_ins : a2_x2
  port map ( i0  => mem_res(1)
           , i1  => mem_wb
           , q   => wdata2(1)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_97_ins : no2_x1
  port map ( i0  => exe_res(9)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_97_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_8_2_ins : a2_x2
  port map ( i0  => xr2_x1_354_sig
           , i1  => rtlcarry_8(1)
           , q   => rtlcarry_8(2)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_265_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => mtrans_list(15)
           , q   => xr2_x1_265_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_124_ins : xr2_x1
  port map ( i0  => xr2_x1_127_sig
           , i1  => xr2_x1_125_sig
           , q   => xr2_x1_124_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_68_ins : xr2_x1
  port map ( i0  => xr2_x1_70_sig
           , i1  => xr2_x1_69_sig
           , q   => xr2_x1_68_sig
           , vdd => vdd
           , vss => vss
           );

  not_rtlsum_47_4_ins : xr2_x1
  port map ( i0  => rtlcarry_47(4)
           , i1  => exe_res(4)
           , q   => not_rtlsum_47(4)
           , vdd => vdd
           , vss => vss
           );

  not_op1_30_ins : inv_x2
  port map ( i   => op1(30)
           , nq  => not_op1(30)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_0_ins : inv_x2
  port map ( i   => mtrans_list(0)
           , nq  => not_mtrans_list(0)
           , vdd => vdd
           , vss => vss
           );

  na4_x1_14_ins : na4_x1
  port map ( i0  => o2_x2_49_sig
           , i1  => o2_x2_48_sig
           , i2  => o2_x2_47_sig
           , i3  => o2_x2_46_sig
           , nq  => na4_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_69_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_69_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_9_ins : a3_x2
  port map ( i0  => o4_x2_4_sig
           , i1  => na3_x1_61_sig
           , i2  => oa22_x2_7_sig
           , q   => a3_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_87_ins : nxr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_806_sig
           , nq  => nxr2_x1_87_sig
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_5_ins : inv_x2
  port map ( i   => if_ir(5)
           , nq  => not_if_ir(5)
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_23_ins : inv_x2
  port map ( i   => exe_res(23)
           , nq  => not_exe_res(23)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_40_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_40_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_840_ins : xr2_x1
  port map ( i0  => xr2_x1_843_sig
           , i1  => xr2_x1_841_sig
           , q   => xr2_x1_840_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_728_ins : xr2_x1
  port map ( i0  => xr2_x1_732_sig
           , i1  => xr2_x1_729_sig
           , q   => xr2_x1_728_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_6_ins : o3_x2
  port map ( i0  => not_mtrans_list(6)
           , i1  => not_mtrans_mask(6)
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask_shift(6)
           , vdd => vdd
           , vss => vss
           );

  aux131_ins : na2_x1
  port map ( i0  => not_aux34
           , i1  => not_regop_t
           , nq  => aux131
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_12_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(9)
           , i4  => o2_x2_20_sig
           , q   => oa2ao222_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_33_ins : ao2o22_x2
  port map ( i0  => not_mtrans_mask(14)
           , i1  => not_mtrans_mask_shift(14)
           , i2  => not_mtrans_mask(4)
           , i3  => not_mtrans_mask_shift(4)
           , q   => ao2o22_x2_33_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_15_ins : noa22_x1
  port map ( i0  => on12_x1_7_sig
           , i1  => not_regop_t
           , i2  => o3_x2_9_sig
           , nq  => fifo_din(15)
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_6_ins : oa22_x2
  port map ( i0  => not_if_ir(6)
           , i1  => not_if_ir(5)
           , i2  => branch_t
           , q   => oa22_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_43_ins : na2_x1
  port map ( i0  => if_ir(25)
           , i1  => not_if_ir(1)
           , nq  => na2_x1_43_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_7_ins : ao22_x2
  port map ( i0  => not_trans_t
           , i1  => not_aux37
           , i2  => na3_x1_57_sig
           , q   => ao22_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_31_ins : a3_x2
  port map ( i0  => no4_x1_22_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_31_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_793_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_23(3)
           , q   => xr2_x1_793_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_511_ins : xr2_x1
  port map ( i0  => xr2_x1_513_sig
           , i1  => xr2_x1_512_sig
           , q   => xr2_x1_511_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_11_ins : o2_x2
  port map ( i0  => not_aux74
           , i1  => not_aux166
           , q   => o2_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_652_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_652_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_80_ins : na4_x1
  port map ( i0  => o2_x2_81_sig
           , i1  => one_sig
           , i2  => o2_x2_80_sig
           , i3  => o2_x2_79_sig
           , nq  => fifo_din(80)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_9_ins : a2_x2
  port map ( i0  => nxr2_x1_22_sig
           , i1  => rtlcarry_48(8)
           , q   => rtlcarry_48(9)
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_31_ins : inv_x2
  port map ( i   => rdata2(31)
           , nq  => not_rdata2(31)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_34_ins : na3_x1
  port map ( i0  => exe_res(23)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_34_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_7_ins : buf_x2
  port map ( i   => fifo_dout(72)
           , q   => dec_op2(7)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_464_ins : xr2_x1
  port map ( i0  => xr2_x1_467_sig
           , i1  => xr2_x1_465_sig
           , q   => xr2_x1_464_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_323_ins : xr2_x1
  port map ( i0  => mtrans_list(13)
           , i1  => mtrans_list(12)
           , q   => xr2_x1_323_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_14_ins : no2_x1
  port map ( i0  => not_rtlcarry_26(3)
           , i1  => nxr2_x1_14_sig
           , nq  => no2_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_2_ins : na2_x1
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , nq  => na2_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_276_ins : xr2_x1
  port map ( i0  => rtlcarry_32(1)
           , i1  => rtlcarry_20(1)
           , q   => xr2_x1_276_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_135_ins : xr2_x1
  port map ( i0  => xr2_x1_139_sig
           , i1  => xr2_x1_136_sig
           , q   => xr2_x1_135_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_79_ins : xr2_x1
  port map ( i0  => xr2_x1_81_sig
           , i1  => xr2_x1_80_sig
           , q   => xr2_x1_79_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_98_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(9)
           , i1  => exe_res(9)
           , nq  => nxr2_x1_98_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_11_2_ins : a2_x2
  port map ( i0  => xr2_x1_324_sig
           , i1  => rtlcarry_11(1)
           , q   => rtlcarry_11(2)
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_38_3_ins : inv_x2
  port map ( i   => rtlcarry_38(3)
           , nq  => not_rtlcarry_38(3)
           , vdd => vdd
           , vss => vss
           );

  aux12_ins : na2_x1
  port map ( i0  => not_trans_t
           , i1  => not_mtrans_t
           , nq  => aux12
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_50_ins : xr2_x1
  port map ( i0  => rtlcarry_20(1)
           , i1  => rtlcarry_29(1)
           , q   => xr2_x1_50_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_51_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_51_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_13_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(13)
           , q   => wdata2(13)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_739_ins : xr2_x1
  port map ( i0  => xr2_x1_743_sig
           , i1  => xr2_x1_740_sig
           , q   => xr2_x1_739_sig
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_13_ins : no2_x1
  port map ( i0  => not_if_ir(13)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(13)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_23_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(20)
           , i4  => o2_x2_31_sig
           , q   => oa2ao222_x2_23_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op1_19_ins : buf_x2
  port map ( i   => fifo_dout(116)
           , q   => dec_op1(19)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_26_ins : buf_x2
  port map ( i   => ld_dest(3)
           , q   => fifo_din(26)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_851_ins : xr2_x1
  port map ( i0  => rtlcarry_47(16)
           , i1  => exe_res(16)
           , q   => xr2_x1_851_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_ins : o3_x2
  port map ( i0  => if_ir(23)
           , i1  => not_mtrans_t
           , i2  => a2_x2_sig
           , q   => o3_x2_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_103_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_103_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_54_ins : na2_x1
  port map ( i0  => not_mtrans_t
           , i1  => no3_x1_11_sig
           , nq  => na2_x1_54_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_710_ins : xr2_x1
  port map ( i0  => rtlcarry_35(2)
           , i1  => rtlcarry_48(4)
           , q   => xr2_x1_710_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_17_ins : on12_x1
  port map ( i0  => not_exe_res(16)
           , i1  => rtlcarry_47(16)
           , q   => rtlcarry_47(17)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_22_ins : o2_x2
  port map ( i0  => not_aux85
           , i1  => not_aux166
           , q   => o2_x2_22_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_8_ins : buf_x2
  port map ( i   => fifo_dout(35)
           , q   => dec_mem_data(8)
           , vdd => vdd
           , vss => vss
           );

  dec_shift_rrx_ins : buf_x2
  port map ( i   => fifo_dout(13)
           , q   => dec_shift_rrx
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_522_ins : xr2_x1
  port map ( i0  => xr2_x1_529_sig
           , i1  => xr2_x1_523_sig
           , q   => xr2_x1_522_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_663_ins : xr2_x1
  port map ( i0  => rtlcarry_14(3)
           , i1  => xr2_x1_664_sig
           , q   => xr2_x1_663_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_91_ins : na3_x1
  port map ( i0  => o2_x2_110_sig
           , i1  => one_sig
           , i2  => o2_x2_109_sig
           , nq  => fifo_din(91)
           , vdd => vdd
           , vss => vss
           );

  not_aux20_ins : o2_x2
  port map ( i0  => not_if_ir(14)
           , i1  => not_regop_t
           , q   => not_aux20
           , vdd => vdd
           , vss => vss
           );

  inv_x2_6_ins : inv_x2
  port map ( i   => aux127
           , nq  => inv_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_45_ins : na3_x1
  port map ( i0  => not_rdata3(3)
           , i1  => if_ir(4)
           , i2  => not_if_ir(25)
           , nq  => na3_x1_45_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_7_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_686_sig
           , i3  => no2_x1_80_sig
           , nq  => no4_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_475_ins : xr2_x1
  port map ( i0  => rtlcarry_32(1)
           , i1  => rtlcarry_20(1)
           , q   => xr2_x1_475_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_334_ins : xr2_x1
  port map ( i0  => xr2_x1_338_sig
           , i1  => xr2_x1_335_sig
           , q   => xr2_x1_334_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_25_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_25_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_15_ins : nxr2_x1
  port map ( i0  => xr2_x1_124_sig
           , i1  => xr2_x1_123_sig
           , nq  => nxr2_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_13_ins : o3_x2
  port map ( i0  => no2_x1_44_sig
           , i1  => not_aux174
           , i2  => no2_x1_43_sig
           , q   => o3_x2_13_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_287_ins : xr2_x1
  port map ( i0  => rtlcarry_23(2)
           , i1  => rtlcarry_26(2)
           , q   => xr2_x1_287_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_26_3_ins : a2_x2
  port map ( i0  => xr2_x1_224_sig
           , i1  => rtlcarry_26(2)
           , q   => rtlcarry_26(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_146_ins : xr2_x1
  port map ( i0  => rtlcarry_14(3)
           , i1  => rtlcarry_11(3)
           , q   => xr2_x1_146_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_ins : xr2_x1
  port map ( i0  => xr2_x1_13_sig
           , i1  => xr2_x1_2_sig
           , q   => xr2_x1_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_15_ins : inv_x2
  port map ( i   => rdata1(15)
           , nq  => not_rdata1(15)
           , vdd => vdd
           , vss => vss
           );

  an12_x1_6_ins : an12_x1
  port map ( i0  => aux15
           , i1  => not_aux14
           , q   => an12_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_90_ins : no2_x1
  port map ( i0  => not_rtlcarry_23(3)
           , i1  => nxr2_x1_89_sig
           , nq  => no2_x1_90_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_11_ins : inv_x2
  port map ( i   => mtrans_list(11)
           , nq  => not_mtrans_list(11)
           , vdd => vdd
           , vss => vss
           );

  a3_x2_2_ins : a3_x2
  port map ( i0  => not_trans_t
           , i1  => not_regop_t
           , i2  => aux49
           , q   => a3_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_61_ins : xr2_x1
  port map ( i0  => rtlcarry_11(2)
           , i1  => rtlcarry_14(2)
           , q   => xr2_x1_61_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_16_ins : no3_x1
  port map ( i0  => not_mtrans_list(1)
           , i1  => not_mtrans_mask_shift(1)
           , i2  => not_mtrans_mask(1)
           , nq  => no3_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_80_ins : nxr2_x1
  port map ( i0  => xr2_x1_768_sig
           , i1  => xr2_x1_737_sig
           , nq  => nxr2_x1_80_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_11_ins : inv_x2
  port map ( i   => mtrans_mask_shift(11)
           , nq  => not_mtrans_mask_shift(11)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_34_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(31)
           , i4  => o2_x2_42_sig
           , q   => oa2ao222_x2_34_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_37_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(10)
           , i2  => noa2a2a23_x1_10_sig
           , nq  => fifo_din(37)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_62_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_62_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_609_ins : xr2_x1
  port map ( i0  => rtlcarry_8(3)
           , i1  => rtlcarry_5(3)
           , q   => xr2_x1_609_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_24_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(24)
           , q   => wdata2(24)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_862_ins : xr2_x1
  port map ( i0  => rtlcarry_47(27)
           , i1  => exe_res(27)
           , q   => xr2_x1_862_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_65_ins : na2_x1
  port map ( i0  => o3_x2_34_sig
           , i1  => na3_x1_86_sig
           , nq  => na2_x1_65_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_12_ins : oa22_x2
  port map ( i0  => not_aux162
           , i1  => fifo_dout(25)
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(12)
           , vdd => vdd
           , vss => vss
           );

  not_aux200_ins : o3_x2
  port map ( i0  => o2_x2_2_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => not_aux200
           , vdd => vdd
           , vss => vss
           );

  shift_rrx_ins : noa22_x1
  port map ( i0  => not_regop_t
           , i1  => o2_x2_43_sig
           , i2  => o3_x2_6_sig
           , nq  => shift_rrx
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_721_ins : xr2_x1
  port map ( i0  => xr2_x1_723_sig
           , i1  => xr2_x1_722_sig
           , q   => xr2_x1_721_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_28_ins : on12_x1
  port map ( i0  => not_exe_res(27)
           , i1  => rtlcarry_47(27)
           , q   => rtlcarry_47(28)
           , vdd => vdd
           , vss => vss
           );

  not_op1_9_ins : inv_x2
  port map ( i   => op1(9)
           , nq  => not_op1(9)
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_9_ins : inv_x2
  port map ( i   => rdata1(9)
           , nq  => not_rdata1(9)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_33_ins : o2_x2
  port map ( i0  => not_aux96
           , i1  => not_aux166
           , q   => o2_x2_33_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_533_ins : xr2_x1
  port map ( i0  => rtlcarry_23(2)
           , i1  => rtlcarry_0(2)
           , q   => xr2_x1_533_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_7_ins : nao22_x1
  port map ( i0  => not_aux24
           , i1  => a2_x2_26_sig
           , i2  => not_exe_res(0)
           , nq  => nao22_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_674_ins : xr2_x1
  port map ( i0  => xr2_x1_676_sig
           , i1  => xr2_x1_675_sig
           , q   => xr2_x1_674_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_6_ins : noa22_x1
  port map ( i0  => not_sbc_i
           , i1  => not_aux193
           , i2  => not_cry
           , nq  => noa22_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  nmx2_x1_ins : nmx2_x1
  port map ( cmd => not_trans_t
           , i0  => na2_x1_46_sig
           , i1  => na3_x1_59_sig
           , nq  => nmx2_x1_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_106_ins : buf_x2
  port map ( i   => op1(9)
           , q   => fifo_din(106)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_36_ins : no2_x1
  port map ( i0  => if_ir(31)
           , i1  => if_ir(30)
           , nq  => no2_x1_36_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_486_ins : xr2_x1
  port map ( i0  => rtlcarry_14(1)
           , i1  => rtlcarry_23(1)
           , q   => xr2_x1_486_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_345_ins : xr2_x1
  port map ( i0  => xr2_x1_347_sig
           , i1  => xr2_x1_346_sig
           , q   => xr2_x1_345_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_204_ins : xr2_x1
  port map ( i0  => mtrans_list(11)
           , i1  => mtrans_list(10)
           , q   => xr2_x1_204_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_0_ins : buf_x2
  port map ( i   => fifo_dout(65)
           , q   => dec_op2(0)
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_18_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_64_sig
           , i1  => rdata3(18)
           , i2  => inv_x2_63_sig
           , i3  => op1(18)
           , i4  => op1(18)
           , i5  => inv_x2_62_sig
           , nq  => noa2a2a23_x1_18_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_56_ins : na3_x1
  port map ( i0  => na2_x1_41_sig
           , i1  => not_branch_t
           , i2  => o2_x2_59_sig
           , nq  => na3_x1_56_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_24_ins : o3_x2
  port map ( i0  => not_mtrans_mask(14)
           , i1  => not_mtrans_list(14)
           , i2  => not_mtrans_mask_shift(14)
           , q   => o3_x2_24_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_808_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_808_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_298_ins : xr2_x1
  port map ( i0  => xr2_x1_300_sig
           , i1  => xr2_x1_299_sig
           , q   => xr2_x1_298_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_26_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(12)
           , i1  => exe_res(12)
           , nq  => nxr2_x1_26_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_157_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_158_sig
           , q   => xr2_x1_157_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_26_ins : inv_x2
  port map ( i   => rdata1(26)
           , nq  => not_rdata1(26)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_72_ins : xr2_x1
  port map ( i0  => xr2_x1_76_sig
           , i1  => xr2_x1_73_sig
           , q   => xr2_x1_72_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_5_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_91_ins : nxr2_x1
  port map ( i0  => xr2_x1_830_sig
           , i1  => xr2_x1_824_sig
           , nq  => nxr2_x1_91_sig
           , vdd => vdd
           , vss => vss
           );

  aux164_ins : no2_x1
  port map ( i0  => not_mtrans_t
           , i1  => mtrans_mask_shift(0)
           , nq  => aux164
           , vdd => vdd
           , vss => vss
           );

  inv_x2_73_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_73_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_48_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(21)
           , i2  => noa2a2a23_x1_21_sig
           , nq  => fifo_din(48)
           , vdd => vdd
           , vss => vss
           );

  wadr2_1_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_dest(1)
           , q   => wadr2(1)
           , vdd => vdd
           , vss => vss
           );

  radr2_3_ins : noa22_x1
  port map ( i0  => inv_x2_111_sig
           , i1  => not_aux40
           , i2  => not_aux202
           , nq  => radr2(3)
           , vdd => vdd
           , vss => vss
           );

  no4_x1_18_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_855_sig
           , i3  => no2_x1_108_sig
           , nq  => no4_x1_18_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_732_ins : xr2_x1
  port map ( i0  => xr2_x1_736_sig
           , i1  => xr2_x1_733_sig
           , q   => xr2_x1_732_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op1_12_ins : buf_x2
  port map ( i   => fifo_dout(109)
           , q   => dec_op1(12)
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_12_ins : ao22_x2
  port map ( i0  => not_aux182
           , i1  => not_rdata2(11)
           , i2  => one_sig
           , q   => ao22_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_403_ins : xr2_x1
  port map ( i0  => xr2_x1_407_sig
           , i1  => xr2_x1_404_sig
           , q   => xr2_x1_403_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_44_ins : o2_x2
  port map ( i0  => rdata3(1)
           , i1  => if_ir(25)
           , q   => o2_x2_44_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_544_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => xr2_x1_545_sig
           , q   => xr2_x1_544_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_685_ins : xr2_x1
  port map ( i0  => mtrans_list(3)
           , i1  => mtrans_list(2)
           , q   => xr2_x1_685_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_15_ins : oa22_x2
  port map ( i0  => not_aux26
           , i1  => not_rtlsum_47(5)
           , i2  => not_aux24
           , q   => oa22_x2_15_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_10_ins : on12_x1
  port map ( i0  => not_exe_res(9)
           , i1  => rtlcarry_47(9)
           , q   => rtlcarry_47(10)
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_1_ins : buf_x2
  port map ( i   => fifo_dout(28)
           , q   => dec_mem_data(1)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_497_ins : xr2_x1
  port map ( i0  => xr2_x1_501_sig
           , i1  => xr2_x1_498_sig
           , q   => xr2_x1_497_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_356_ins : xr2_x1
  port map ( i0  => rtlcarry_38(1)
           , i1  => rtlcarry_32(1)
           , q   => xr2_x1_356_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_215_ins : xr2_x1
  port map ( i0  => mtrans_list(10)
           , i1  => mtrans_list(9)
           , q   => xr2_x1_215_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_18_ins : xr2_x1
  port map ( i0  => xr2_x1_30_sig
           , i1  => xr2_x1_19_sig
           , q   => xr2_x1_18_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_19_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_19_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_29_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_97_sig
           , i1  => rdata3(29)
           , i2  => inv_x2_96_sig
           , i3  => op1(29)
           , i4  => op1(29)
           , i5  => inv_x2_95_sig
           , nq  => noa2a2a23_x1_29_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_19_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_19_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_47_ins : no2_x1
  port map ( i0  => if_ir(4)
           , i1  => not_if_ir(25)
           , nq  => no2_x1_47_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_67_ins : na3_x1
  port map ( i0  => no2_x1_54_sig
           , i1  => not_mtrans_t
           , i2  => na3_x1_68_sig
           , nq  => na3_x1_67_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_117_ins : buf_x2
  port map ( i   => op1(20)
           , q   => fifo_din(117)
           , vdd => vdd
           , vss => vss
           );

  wdata1_4_ins : noa22_x1
  port map ( i0  => nxr2_x1_76_sig
           , i1  => oa22_x2_13_sig
           , i2  => na4_x1_21_sig
           , nq  => wdata1(4)
           , vdd => vdd
           , vss => vss
           );

  o3_x2_35_ins : o3_x2
  port map ( i0  => not_exe_res(9)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_35_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_819_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_819_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_37_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(23)
           , i1  => exe_res(23)
           , nq  => nxr2_x1_37_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_168_ins : xr2_x1
  port map ( i0  => rtlcarry_11(3)
           , i1  => xr2_x1_169_sig
           , q   => xr2_x1_168_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_280_ins : xr2_x1
  port map ( i0  => rtlcarry_23(1)
           , i1  => no2_x1_27_sig
           , q   => xr2_x1_280_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_83_ins : xr2_x1
  port map ( i0  => xr2_x1_107_sig
           , i1  => xr2_x1_84_sig
           , q   => xr2_x1_83_sig
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_2_3_ins : inv_x2
  port map ( i   => rtlcarry_2(3)
           , nq  => not_rtlcarry_2(3)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_15_ins : inv_x2
  port map ( i   => if_ir(15)
           , nq  => not_if_ir(15)
           , vdd => vdd
           , vss => vss
           );

  dec_pre_index_ins : buf_x2
  port map ( i   => fifo_dout(22)
           , q   => dec_pre_index
           , vdd => vdd
           , vss => vss
           );

  inv_x2_84_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_84_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_59_ins : no3_x1
  port map ( i0  => not_aux10
           , i1  => not_regop_t
           , i2  => not_aux13
           , nq  => fifo_din(59)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_109_ins : no2_x1
  port map ( i0  => exe_res(21)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_109_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_743_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_743_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_wb_ins : inv_x2
  port map ( i   => exe_wb
           , nq  => not_exe_wb
           , vdd => vdd
           , vss => vss
           );

  dec_op1_23_ins : buf_x2
  port map ( i   => fifo_dout(120)
           , q   => dec_op1(23)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_30_ins : nao22_x1
  port map ( i0  => not_rdata2(3)
           , i1  => aux121
           , i2  => no3_x1_10_sig
           , nq  => fifo_din(30)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_602_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_603_sig
           , q   => xr2_x1_602_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_29_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_866_sig
           , i3  => no2_x1_119_sig
           , nq  => no4_x1_29_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_19_ins : o2_x2
  port map ( i0  => nao22_x1_20_sig
           , i1  => a3_x2_26_sig
           , q   => wdata1(19)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_17_ins : on12_x1
  port map ( i0  => not_exe_res(16)
           , i1  => rtlcarry_50(16)
           , q   => rtlcarry_50(17)
           , vdd => vdd
           , vss => vss
           );

  ld_dest_3_ins : oa22_x2
  port map ( i0  => not_mtrans_t
           , i1  => if_ir(15)
           , i2  => aux41
           , q   => ld_dest(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_555_ins : xr2_x1
  port map ( i0  => xr2_x1_557_sig
           , i1  => xr2_x1_556_sig
           , q   => xr2_x1_555_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_696_ins : xr2_x1
  port map ( i0  => rtlcarry_29(1)
           , i1  => rtlcarry_41(1)
           , q   => xr2_x1_696_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_414_ins : xr2_x1
  port map ( i0  => xr2_x1_418_sig
           , i1  => xr2_x1_415_sig
           , q   => xr2_x1_414_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_21_ins : on12_x1
  port map ( i0  => not_exe_res(20)
           , i1  => rtlcarry_47(20)
           , q   => rtlcarry_47(21)
           , vdd => vdd
           , vss => vss
           );

  not_aux53_ins : o2_x2
  port map ( i0  => if_ir(24)
           , i1  => not_if_ir(22)
           , q   => not_aux53
           , vdd => vdd
           , vss => vss
           );

  not_op1_2_ins : inv_x2
  port map ( i   => op1(2)
           , nq  => not_op1(2)
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_2_ins : inv_x2
  port map ( i   => rdata1(2)
           , nq  => not_rdata1(2)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_55_ins : o2_x2
  port map ( i0  => not_mtrans_mask(8)
           , i1  => not_mtrans_mask_shift(8)
           , q   => o2_x2_55_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_3_ins : no3_x1
  port map ( i0  => not_if_ir(24)
           , i1  => not_aux157
           , i2  => if_ir(26)
           , nq  => no3_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_367_ins : xr2_x1
  port map ( i0  => rtlcarry_11(2)
           , i1  => rtlcarry_17(2)
           , q   => xr2_x1_367_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_226_ins : xr2_x1
  port map ( i0  => rtlcarry_29(2)
           , i1  => xr2_x1_227_sig
           , q   => xr2_x1_226_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_29_ins : xr2_x1
  port map ( i0  => mtrans_list(8)
           , i1  => mtrans_adr_dec(0)
           , q   => xr2_x1_29_sig
           , vdd => vdd
           , vss => vss
           );

  dec_exe_dest_1_ins : buf_x2
  port map ( i   => fifo_dout(62)
           , q   => dec_exe_dest(1)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_58_ins : no2_x1
  port map ( i0  => not_rtlcarry_29(3)
           , i1  => nxr2_x1_64_sig
           , nq  => no2_x1_58_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_128_ins : buf_x2
  port map ( i   => op1(31)
           , q   => fifo_din(128)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_78_ins : na3_x1
  port map ( i0  => a3_x2_13_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_78_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_46_ins : o3_x2
  port map ( i0  => not_exe_res(22)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_46_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_48_ins : nxr2_x1
  port map ( i0  => xr2_x1_206_sig
           , i1  => xr2_x1_203_sig
           , nq  => nxr2_x1_48_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_179_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_23(3)
           , q   => xr2_x1_179_sig
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_5_ins : no2_x1
  port map ( i0  => not_if_ir(5)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(5)
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_11_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_43_sig
           , i1  => rdata3(11)
           , i2  => inv_x2_42_sig
           , i3  => op1(11)
           , i4  => op1(11)
           , i5  => inv_x2_41_sig
           , nq  => noa2a2a23_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  one_sig_ins : one_x0
  port map ( q   => one_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_291_ins : xr2_x1
  port map ( i0  => xr2_x1_293_sig
           , i1  => xr2_x1_292_sig
           , q   => xr2_x1_291_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_94_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_95_sig
           , q   => xr2_x1_94_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_5_ins : nxr2_x1
  port map ( i0  => xr2_x1_77_sig
           , i1  => xr2_x1_68_sig
           , nq  => nxr2_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  op1_5_ins : na3_x1
  port map ( i0  => ao2o22_x2_6_sig
           , i1  => na3_x1_16_sig
           , i2  => oa2ao222_x2_8_sig
           , nq  => op1(5)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_801_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_801_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_150_ins : xr2_x1
  port map ( i0  => rtlcarry_2(3)
           , i1  => xr2_x1_151_sig
           , q   => xr2_x1_150_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_5_ins : oa22_x2
  port map ( i0  => a2_x2_8_sig
           , i1  => o2_x2_5_sig
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(5)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_26_ins : inv_x2
  port map ( i   => if_ir(26)
           , nq  => not_if_ir(26)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_5_ins : on12_x1
  port map ( i0  => not_exe_res(4)
           , i1  => rtlcarry_50(4)
           , q   => rtlcarry_50(5)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_95_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_95_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_20_ins : no3_x1
  port map ( i0  => not_mtrans_mask(15)
           , i1  => not_mtrans_mask_shift(15)
           , i2  => not_mtrans_list(15)
           , nq  => no3_x1_20_sig
           , vdd => vdd
           , vss => vss
           );

  wen2_ins : an12_x1
  port map ( i0  => if2dec_empty
           , i1  => mem_wb
           , q   => wen2
           , vdd => vdd
           , vss => vss
           );

  on12_x1_9_ins : on12_x1
  port map ( i0  => not_exe_res(30)
           , i1  => rtlcarry_47(30)
           , q   => on12_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_17_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_111_sig
           , i2  => o3_x2_40_sig
           , nq  => nao22_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_754_ins : xr2_x1
  port map ( i0  => rtlcarry_8(3)
           , i1  => rtlcarry_5(3)
           , q   => xr2_x1_754_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_41_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(14)
           , i2  => noa2a2a23_x1_14_sig
           , nq  => fifo_din(41)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_613_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_614_sig
           , q   => xr2_x1_613_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_106_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(13)
           , i1  => exe_res(13)
           , nq  => nxr2_x1_106_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_28_ins : on12_x1
  port map ( i0  => not_exe_res(27)
           , i1  => rtlcarry_50(27)
           , q   => rtlcarry_50(28)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_566_ins : xr2_x1
  port map ( i0  => mtrans_adr_dec(0)
           , i1  => no2_x1_55_sig
           , q   => xr2_x1_566_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_11_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_848_sig
           , i3  => no2_x1_99_sig
           , nq  => no4_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_425_ins : xr2_x1
  port map ( i0  => xr2_x1_427_sig
           , i1  => xr2_x1_426_sig
           , q   => xr2_x1_425_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux64_ins : o2_x2
  port map ( i0  => fifo_dout(25)
           , i1  => not_aux63
           , q   => not_aux64
           , vdd => vdd
           , vss => vss
           );

  no2_x1_6_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_18_ins : buf_x2
  port map ( i   => fifo_dout(45)
           , q   => dec_mem_data(18)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_66_ins : o2_x2
  port map ( i0  => not_aux178
           , i1  => not_if_ir(6)
           , q   => o2_x2_66_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_89_ins : na3_x1
  port map ( i0  => na2_x1_69_sig
           , i1  => not_rtlsum_47(13)
           , i2  => not_if_ir(23)
           , nq  => na3_x1_89_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_378_ins : xr2_x1
  port map ( i0  => xr2_x1_380_sig
           , i1  => xr2_x1_379_sig
           , q   => xr2_x1_378_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_237_ins : xr2_x1
  port map ( i0  => xr2_x1_239_sig
           , i1  => xr2_x1_238_sig
           , q   => xr2_x1_237_sig
           , vdd => vdd
           , vss => vss
           );

  not_cmp_i_ins : inv_x2
  port map ( i   => cmp_i
           , nq  => not_cmp_i
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_26_3_ins : inv_x2
  port map ( i   => rtlcarry_26(3)
           , nq  => not_rtlcarry_26(3)
           , vdd => vdd
           , vss => vss
           );

  na4_x1_8_ins : na4_x1
  port map ( i0  => not_mtrans_mask_shift(5)
           , i1  => not_mtrans_mask_shift(0)
           , i2  => not_mtrans_mask_shift(6)
           , i3  => aux72
           , nq  => na4_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_69_ins : no2_x1
  port map ( i0  => if_ir(8)
           , i1  => if_ir(25)
           , nq  => no2_x1_69_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_490_ins : xr2_x1
  port map ( i0  => rtlcarry_35(1)
           , i1  => rtlcarry_38(1)
           , q   => xr2_x1_490_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_11_ins : xr2_x1
  port map ( i0  => mtrans_list(7)
           , i1  => mtrans_list(6)
           , q   => xr2_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_40_ins : no2_x1
  port map ( i0  => not_rdata3(3)
           , i1  => not_aux187
           , nq  => no2_x1_40_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_22_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_76_sig
           , i1  => rdata3(22)
           , i2  => inv_x2_75_sig
           , i3  => op1(22)
           , i4  => op1(22)
           , i5  => inv_x2_74_sig
           , nq  => noa2a2a23_x1_22_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_60_ins : na3_x1
  port map ( i0  => na2_x1_45_sig
           , i1  => not_branch_t
           , i2  => o2_x2_62_sig
           , nq  => na3_x1_60_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_59_ins : nxr2_x1
  port map ( i0  => xr2_x1_537_sig
           , i1  => xr2_x1_532_sig
           , nq  => nxr2_x1_59_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_110_ins : buf_x2
  port map ( i   => op1(13)
           , q   => fifo_din(110)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_30_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(16)
           , i1  => exe_res(16)
           , nq  => nxr2_x1_30_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_12_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_30_ins : inv_x2
  port map ( i   => rdata1(30)
           , nq  => not_rdata1(30)
           , vdd => vdd
           , vss => vss
           );

  o4_x2_3_ins : o4_x2
  port map ( i0  => na4_x1_8_sig
           , i1  => na3_x1_3_sig
           , i2  => not_mtrans_t
           , i3  => no2_x1_5_sig
           , q   => o4_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_12_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_5_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_25_sig
           , i1  => rdata3(5)
           , i2  => inv_x2_24_sig
           , i3  => op1(5)
           , i4  => op1(5)
           , i5  => inv_x2_23_sig
           , nq  => noa2a2a23_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_106_ins : o2_x2
  port map ( i0  => not_rdata2(24)
           , i1  => not_aux182
           , q   => o2_x2_106_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_812_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_812_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_161_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_161_sig
           , vdd => vdd
           , vss => vss
           );

  aux197_ins : no3_x1
  port map ( i0  => p760_120_def_6
           , i1  => not_aux133
           , i2  => not_p760_120_def_5
           , nq  => aux197
           , vdd => vdd
           , vss => vss
           );

  na2_x1_15_ins : na2_x1
  port map ( i0  => not_if_ir(7)
           , i1  => not_aux129
           , nq  => na2_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  shift_val_2_ins : a3_x2
  port map ( i0  => aux131
           , i1  => not_branch_t
           , i2  => oa22_x2_5_sig
           , q   => shift_val(2)
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_28_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_133_sig
           , i2  => o3_x2_51_sig
           , nq  => nao22_x1_28_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_765_ins : xr2_x1
  port map ( i0  => no2_x1_83_sig
           , i1  => xr2_x1_766_sig
           , q   => xr2_x1_765_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_52_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(25)
           , i2  => noa2a2a23_x1_25_sig
           , nq  => fifo_din(52)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_624_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_624_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_117_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(19)
           , i1  => nxr2_x1_118_sig
           , nq  => nxr2_x1_117_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_102_ins : no2_x1
  port map ( i0  => na3_x1_91_sig
           , i1  => na2_x1_70_sig
           , nq  => no2_x1_102_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux103_ins : on12_x1
  port map ( i0  => reg_pc(29)
           , i1  => not_branch_t
           , q   => not_aux103
           , vdd => vdd
           , vss => vss
           );

  op1_13_ins : na3_x1
  port map ( i0  => ao2o22_x2_14_sig
           , i1  => na3_x1_24_sig
           , i2  => oa2ao222_x2_16_sig
           , nq  => op1(13)
           , vdd => vdd
           , vss => vss
           );

  no4_x1_22_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_859_sig
           , i3  => no2_x1_112_sig
           , nq  => no4_x1_22_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_12_ins : o2_x2
  port map ( i0  => nao22_x1_13_sig
           , i1  => a3_x2_21_sig
           , q   => wdata1(12)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_436_ins : xr2_x1
  port map ( i0  => xr2_x1_441_sig
           , i1  => xr2_x1_437_sig
           , q   => xr2_x1_436_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_14_3_ins : a2_x2
  port map ( i0  => xr2_x1_306_sig
           , i1  => rtlcarry_14(2)
           , q   => rtlcarry_14(3)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_41_1_ins : no2_x1
  port map ( i0  => not_mtrans_list(13)
           , i1  => nxr2_x1_44_sig
           , nq  => rtlcarry_41(1)
           , vdd => vdd
           , vss => vss
           );

  not_aux75_ins : on12_x1
  port map ( i0  => reg_pc(1)
           , i1  => not_branch_t
           , q   => not_aux75
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_10_ins : on12_x1
  port map ( i0  => not_exe_res(9)
           , i1  => rtlcarry_50(9)
           , q   => rtlcarry_50(10)
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_29_ins : buf_x2
  port map ( i   => fifo_dout(56)
           , q   => dec_mem_data(29)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_577_ins : xr2_x1
  port map ( i0  => xr2_x1_581_sig
           , i1  => xr2_x1_578_sig
           , q   => xr2_x1_577_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_77_ins : o2_x2
  port map ( i0  => not_rdata2(14)
           , i1  => not_aux181
           , q   => o2_x2_77_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_389_ins : xr2_x1
  port map ( i0  => rtlcarry_35(1)
           , i1  => rtlcarry_38(1)
           , q   => xr2_x1_389_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_248_ins : xr2_x1
  port map ( i0  => xr2_x1_250_sig
           , i1  => xr2_x1_249_sig
           , q   => xr2_x1_248_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_5_ins : on12_x1
  port map ( i0  => not_exe_res(4)
           , i1  => rtlcarry_47(4)
           , q   => rtlcarry_47(5)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_107_ins : xr2_x1
  port map ( i0  => xr2_x1_119_sig
           , i1  => no2_x1_13_sig
           , q   => xr2_x1_107_sig
           , vdd => vdd
           , vss => vss
           );

  not_op1_13_ins : inv_x2
  port map ( i   => op1(13)
           , nq  => not_op1(13)
           , vdd => vdd
           , vss => vss
           );

  dec_op1_3_ins : buf_x2
  port map ( i   => fifo_dout(100)
           , q   => dec_op1(3)
           , vdd => vdd
           , vss => vss
           );

  dec_op2_18_ins : buf_x2
  port map ( i   => fifo_dout(83)
           , q   => dec_op2(18)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_360_ins : xr2_x1
  port map ( i0  => rtlcarry_11(1)
           , i1  => no2_x1_30_sig
           , q   => xr2_x1_360_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_22_ins : xr2_x1
  port map ( i0  => xr2_x1_24_sig
           , i1  => xr2_x1_23_sig
           , q   => xr2_x1_22_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_6_ins : o3_x2
  port map ( i0  => not_aux125
           , i1  => not_aux192
           , i2  => inv_x2_6_sig
           , q   => o3_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_51_ins : no2_x1
  port map ( i0  => not_aux107
           , i1  => not_if_ir(5)
           , nq  => no2_x1_51_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_71_ins : na3_x1
  port map ( i0  => na2_x1_50_sig
           , i1  => not_branch_t
           , i2  => o2_x2_68_sig
           , nq  => na3_x1_71_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_121_ins : buf_x2
  port map ( i   => op1(24)
           , q   => fifo_din(121)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_41_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(27)
           , i1  => exe_res(27)
           , nq  => nxr2_x1_41_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_16_ins : a2_x2
  port map ( i0  => nxr2_x1_29_sig
           , i1  => rtlcarry_48(15)
           , q   => rtlcarry_48(16)
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_4_ins : inv_x2
  port map ( i   => exe_res(4)
           , nq  => not_exe_res(4)
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_16_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux89
           , i2  => not_rdata1(15)
           , i3  => not_aux169
           , q   => ao2o22_x2_16_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_23_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_23_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_117_ins : o2_x2
  port map ( i0  => not_rdata2(30)
           , i1  => not_aux181
           , q   => o2_x2_117_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_23_ins : a2_x2
  port map ( i0  => na3_x1_77_sig
           , i1  => dec2exe_push
           , q   => a2_x2_23_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_823_ins : xr2_x1
  port map ( i0  => xr2_x1_835_sig
           , i1  => no2_x1_92_sig
           , q   => xr2_x1_823_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_172_ins : xr2_x1
  port map ( i0  => no2_x1_19_sig
           , i1  => no2_x1_18_sig
           , q   => xr2_x1_172_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_3_ins : na2_x1
  port map ( i0  => not_mtrans_t
           , i1  => a4_x2_7_sig
           , nq  => fifo_din(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_776_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_776_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_26_ins : na2_x1
  port map ( i0  => not_sub_i
           , i1  => not_cmp_i
           , nq  => na2_x1_26_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_63_ins : na3_x1
  port map ( i0  => not_aux20
           , i1  => not_branch_t
           , i2  => na2_x1_34_sig
           , nq  => fifo_din(63)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_635_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_636_sig
           , q   => xr2_x1_635_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_14_ins : a3_x2
  port map ( i0  => o3_x2_24_sig
           , i1  => no2_x1_76_sig
           , i2  => no3_x1_13_sig
           , q   => a3_x2_14_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_113_ins : no2_x1
  port map ( i0  => exe_res(25)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_113_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_128_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(24)
           , i1  => exe_res(24)
           , nq  => nxr2_x1_128_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_10_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_97_sig
           , i2  => o3_x2_35_sig
           , nq  => nao22_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_14_ins : inv_x2
  port map ( i   => rdata2(14)
           , nq  => not_rdata2(14)
           , vdd => vdd
           , vss => vss
           );

  op1_24_ins : na3_x1
  port map ( i0  => ao2o22_x2_25_sig
           , i1  => na3_x1_35_sig
           , i2  => oa2ao222_x2_27_sig
           , nq  => op1(24)
           , vdd => vdd
           , vss => vss
           );

  on12_x1_2_ins : on12_x1
  port map ( i0  => aux194
           , i1  => not_cur_state(1)
           , q   => on12_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  dec_alu_xor_ins : buf_x2
  port map ( i   => fifo_dout(0)
           , q   => dec_alu_xor
           , vdd => vdd
           , vss => vss
           );

  wdata1_23_ins : o2_x2
  port map ( i0  => nao22_x1_24_sig
           , i1  => a3_x2_30_sig
           , q   => wdata1(23)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_447_ins : xr2_x1
  port map ( i0  => rtlcarry_11(2)
           , i1  => rtlcarry_17(2)
           , q   => xr2_x1_447_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_306_ins : xr2_x1
  port map ( i0  => xr2_x1_310_sig
           , i1  => xr2_x1_307_sig
           , q   => xr2_x1_306_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux86_ins : on12_x1
  port map ( i0  => reg_pc(12)
           , i1  => not_branch_t
           , q   => not_aux86
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_21_ins : on12_x1
  port map ( i0  => not_exe_res(20)
           , i1  => rtlcarry_50(20)
           , q   => rtlcarry_50(21)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_17_ins : na3_x1
  port map ( i0  => exe_res(6)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_588_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_588_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_88_ins : o2_x2
  port map ( i0  => not_if_ir(18)
           , i1  => not_aux183
           , q   => o2_x2_88_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_13_ins : noa22_x1
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => exe_res(14)
           , nq  => noa22_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_259_ins : xr2_x1
  port map ( i0  => xr2_x1_261_sig
           , i1  => xr2_x1_260_sig
           , q   => xr2_x1_259_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_118_ins : xr2_x1
  port map ( i0  => rtlcarry_32(3)
           , i1  => rtlcarry_17(3)
           , q   => xr2_x1_118_sig
           , vdd => vdd
           , vss => vss
           );

  not_op1_24_ins : inv_x2
  port map ( i   => op1(24)
           , nq  => not_op1(24)
           , vdd => vdd
           , vss => vss
           );

  dec_op2_29_ins : buf_x2
  port map ( i   => fifo_dout(94)
           , q   => dec_op2(29)
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_11_ins : buf_x2
  port map ( i   => fifo_dout(38)
           , q   => dec_mem_data(11)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_371_ins : xr2_x1
  port map ( i0  => rtlcarry_23(2)
           , i1  => rtlcarry_20(2)
           , q   => xr2_x1_371_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_230_ins : xr2_x1
  port map ( i0  => xr2_x1_232_sig
           , i1  => xr2_x1_231_sig
           , q   => xr2_x1_230_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_9_ins : o2_x2
  port map ( i0  => fifo_dout(26)
           , i1  => not_aux64
           , q   => o2_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  not_condv_ins : inv_x2
  port map ( i   => condv
           , nq  => not_condv
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_33_ins : xr2_x1
  port map ( i0  => mtrans_list(1)
           , i1  => mtrans_list(0)
           , q   => xr2_x1_33_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_9_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux82
           , i2  => not_rdata1(8)
           , i3  => not_aux169
           , q   => ao2o22_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_82_ins : na3_x1
  port map ( i0  => no4_x1_7_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_82_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_50_ins : o3_x2
  port map ( i0  => not_exe_res(26)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_50_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_128_ins : o2_x2
  port map ( i0  => exe_res(8)
           , i1  => not_aux23
           , q   => o2_x2_128_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_52_ins : nxr2_x1
  port map ( i0  => xr2_x1_266_sig
           , i1  => xr2_x1_265_sig
           , nq  => nxr2_x1_52_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_27_ins : a2_x2
  port map ( i0  => nxr2_x1_40_sig
           , i1  => rtlcarry_48(26)
           , q   => rtlcarry_48(27)
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_17_ins : inv_x2
  port map ( i   => exe_res(17)
           , nq  => not_exe_res(17)
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_27_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux100
           , i2  => not_rdata1(26)
           , i3  => not_aux169
           , q   => ao2o22_x2_27_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_34_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_34_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_62_ins : no2_x1
  port map ( i0  => not_rtlcarry_26(3)
           , i1  => nxr2_x1_68_sig
           , nq  => no2_x1_62_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_834_ins : xr2_x1
  port map ( i0  => rtlcarry_32(3)
           , i1  => rtlcarry_17(3)
           , q   => xr2_x1_834_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_183_ins : xr2_x1
  port map ( i0  => xr2_x1_185_sig
           , i1  => xr2_x1_184_sig
           , q   => xr2_x1_183_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_8_ins : xr2_x1
  port map ( i0  => xr2_x1_10_sig
           , i1  => xr2_x1_9_sig
           , q   => xr2_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_9_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(6)
           , i4  => o2_x2_17_sig
           , q   => oa2ao222_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  dec_shift_val_3_ins : buf_x2
  port map ( i   => fifo_dout(11)
           , q   => dec_shift_val(3)
           , vdd => vdd
           , vss => vss
           );

  a3_x2_25_ins : a3_x2
  port map ( i0  => no4_x1_16_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_25_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_787_ins : xr2_x1
  port map ( i0  => xr2_x1_790_sig
           , i1  => xr2_x1_788_sig
           , q   => xr2_x1_787_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_505_ins : xr2_x1
  port map ( i0  => xr2_x1_507_sig
           , i1  => xr2_x1_506_sig
           , q   => xr2_x1_505_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_38_1_ins : no2_x1
  port map ( i0  => not_mtrans_list(12)
           , i1  => nxr2_x1_45_sig
           , nq  => rtlcarry_38(1)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_37_ins : na2_x1
  port map ( i0  => if_ir(25)
           , i1  => not_rdata2(0)
           , nq  => na2_x1_37_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_646_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_646_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_74_ins : na3_x1
  port map ( i0  => ao22_x2_10_sig
           , i1  => na2_x1_52_sig
           , i2  => o3_x2_22_sig
           , nq  => fifo_din(74)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_139_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(30)
           , i1  => nxr2_x1_140_sig
           , nq  => nxr2_x1_139_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_21_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_119_sig
           , i2  => o3_x2_44_sig
           , nq  => nao22_x1_21_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux125_ins : a2_x2
  port map ( i0  => if_ir(25)
           , i1  => not_trans_t
           , q   => not_aux125
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_25_ins : inv_x2
  port map ( i   => rdata2(25)
           , nq  => not_rdata2(25)
           , vdd => vdd
           , vss => vss
           );

  not_reg_pcv_ins : inv_x2
  port map ( i   => reg_pcv
           , nq  => not_reg_pcv
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_30_ins : inv_x2
  port map ( i   => if_ir(30)
           , nq  => not_if_ir(30)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_110_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(15)
           , i1  => exe_res(15)
           , nq  => nxr2_x1_110_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_458_ins : xr2_x1
  port map ( i0  => xr2_x1_461_sig
           , i1  => xr2_x1_459_sig
           , q   => xr2_x1_458_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_2_3_ins : a2_x2
  port map ( i0  => xr2_x1_436_sig
           , i1  => rtlcarry_2(2)
           , q   => rtlcarry_2(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_317_ins : xr2_x1
  port map ( i0  => mtrans_list(9)
           , i1  => mtrans_list(8)
           , q   => xr2_x1_317_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux97_ins : on12_x1
  port map ( i0  => reg_pc(23)
           , i1  => not_branch_t
           , q   => not_aux97
           , vdd => vdd
           , vss => vss
           );

  na3_x1_28_ins : na3_x1
  port map ( i0  => exe_res(17)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_28_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_599_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_599_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_99_ins : o2_x2
  port map ( i0  => not_rdata2(21)
           , i1  => not_aux182
           , q   => o2_x2_99_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_6_ins : a2_x2
  port map ( i0  => mem_res(6)
           , i1  => mem_wb
           , q   => wdata2(6)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_5_ins : inv_x2
  port map ( i   => mtrans_list(5)
           , nq  => not_mtrans_list(5)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_4_ins : na3_x1
  port map ( i0  => not_mtrans_mask_shift(3)
           , i1  => not_mtrans_mask_shift(2)
           , i2  => mtrans_mask_shift(5)
           , nq  => na3_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_22_ins : buf_x2
  port map ( i   => fifo_dout(49)
           , q   => dec_mem_data(22)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_570_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_570_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_70_ins : o2_x2
  port map ( i0  => not_if_ir(12)
           , i1  => not_aux183
           , q   => o2_x2_70_sig
           , vdd => vdd
           , vss => vss
           );

  wovr_ins : buf_x2
  port map ( i   => exe_v
           , q   => wovr
           , vdd => vdd
           , vss => vss
           );

  na3_x1_93_ins : na3_x1
  port map ( i0  => no4_x1_29_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_93_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_382_ins : xr2_x1
  port map ( i0  => xr2_x1_384_sig
           , i1  => xr2_x1_383_sig
           , q   => xr2_x1_382_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_241_ins : xr2_x1
  port map ( i0  => rtlcarry_26(2)
           , i1  => rtlcarry_29(2)
           , q   => xr2_x1_241_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_129_ins : xr2_x1
  port map ( i0  => xr2_x1_135_sig
           , i1  => xr2_x1_130_sig
           , q   => xr2_x1_129_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_44_ins : xr2_x1
  port map ( i0  => rtlcarry_41(1)
           , i1  => rtlcarry_14(1)
           , q   => xr2_x1_44_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_11_ins : buf_x2
  port map ( i   => fifo_dout(76)
           , q   => dec_op2(11)
           , vdd => vdd
           , vss => vss
           );

  na4_x1_19_ins : na4_x1
  port map ( i0  => na2_x1_44_sig
           , i1  => o2_x2_61_sig
           , i2  => not_branch_t
           , i3  => trans_t
           , nq  => na4_x1_19_sig
           , vdd => vdd
           , vss => vss
           );

  wcry_ins : buf_x2
  port map ( i   => exe_c
           , q   => wcry
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_100_ins : xr2_x1
  port map ( i0  => xr2_x1_104_sig
           , i1  => xr2_x1_101_sig
           , q   => xr2_x1_100_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_28_ins : inv_x2
  port map ( i   => exe_res(28)
           , nq  => not_exe_res(28)
           , vdd => vdd
           , vss => vss
           );

  mtrans_mask_shift_0_ins : no3_x1
  port map ( i0  => not_mtrans_list(0)
           , i1  => not_mtrans_t
           , i2  => not_mtrans_mask(0)
           , nq  => mtrans_mask_shift(0)
           , vdd => vdd
           , vss => vss
           );

  p760_120_def_4_ins : a2_x2
  port map ( i0  => if2dec_empty
           , i1  => dec2if_full
           , q   => p760_120_def_4
           , vdd => vdd
           , vss => vss
           );

  inv_x2_45_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_45_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_63_ins : nxr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_567_sig
           , nq  => nxr2_x1_63_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_73_ins : no2_x1
  port map ( i0  => if_ir(10)
           , i1  => if_ir(25)
           , nq  => no2_x1_73_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_845_ins : xr2_x1
  port map ( i0  => rtlcarry_48(7)
           , i1  => nxr2_x1_94_sig
           , q   => xr2_x1_845_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_194_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => rtlcarry_41(2)
           , q   => xr2_x1_194_sig
           , vdd => vdd
           , vss => vss
           );

  aux71_ins : a2_x2
  port map ( i0  => fifo_dout(26)
           , i1  => not_aux70
           , q   => aux71
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_17_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(14)
           , i4  => o2_x2_25_sig
           , q   => oa2ao222_x2_17_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_110_ins : o2_x2
  port map ( i0  => not_rdata2(26)
           , i1  => not_aux182
           , q   => o2_x2_110_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_704_ins : xr2_x1
  port map ( i0  => rtlcarry_35(1)
           , i1  => rtlcarry_38(1)
           , q   => xr2_x1_704_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_36_ins : a3_x2
  port map ( i0  => no4_x1_27_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_36_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_798_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_798_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_516_ins : xr2_x1
  port map ( i0  => rtlcarry_20(2)
           , i1  => rtlcarry_17(2)
           , q   => xr2_x1_516_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_657_ins : xr2_x1
  port map ( i0  => xr2_x1_659_sig
           , i1  => xr2_x1_658_sig
           , q   => xr2_x1_657_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_48_ins : na2_x1
  port map ( i0  => if_ir(25)
           , i1  => not_rdata2(7)
           , nq  => na2_x1_48_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_85_ins : na4_x1
  port map ( i0  => o2_x2_96_sig
           , i1  => one_sig
           , i2  => o2_x2_95_sig
           , i3  => o2_x2_94_sig
           , nq  => fifo_din(85)
           , vdd => vdd
           , vss => vss
           );

  not_aux136_ins : o2_x2
  port map ( i0  => not_p760_120_def_5
           , i1  => p760_120_def_4
           , q   => not_aux136
           , vdd => vdd
           , vss => vss
           );

  not_aux14_ins : o2_x2
  port map ( i0  => not_branch_t
           , i1  => aux12
           , q   => not_aux14
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_4_ins : inv_x2
  port map ( i   => rdata2(4)
           , nq  => not_rdata2(4)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_16_ins : o2_x2
  port map ( i0  => not_aux79
           , i1  => not_aux166
           , q   => o2_x2_16_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_121_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(21)
           , i1  => nxr2_x1_122_sig
           , nq  => nxr2_x1_121_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_469_ins : xr2_x1
  port map ( i0  => rtlcarry_8(1)
           , i1  => rtlcarry_17(1)
           , q   => xr2_x1_469_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_328_ins : xr2_x1
  port map ( i0  => xr2_x1_331_sig
           , i1  => xr2_x1_329_sig
           , q   => xr2_x1_328_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_19_ins : no2_x1
  port map ( i0  => not_rtlcarry_11(3)
           , i1  => nxr2_x1_19_sig
           , nq  => no2_x1_19_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_7_ins : na2_x1
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , nq  => na2_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_39_ins : na3_x1
  port map ( i0  => exe_res(28)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_39_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_10_ins : na3_x1
  port map ( i0  => reg_cznv
           , i1  => not_if_ir(29)
           , i2  => aux48
           , nq  => na3_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_440_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => rtlcarry_41(2)
           , q   => xr2_x1_440_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_581_ins : xr2_x1
  port map ( i0  => xr2_x1_583_sig
           , i1  => xr2_x1_582_sig
           , q   => xr2_x1_581_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_81_ins : o2_x2
  port map ( i0  => not_rdata2(15)
           , i1  => not_aux182
           , q   => o2_x2_81_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_393_ins : xr2_x1
  port map ( i0  => xr2_x1_395_sig
           , i1  => xr2_x1_394_sig
           , q   => xr2_x1_393_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_252_ins : xr2_x1
  port map ( i0  => xr2_x1_256_sig
           , i1  => xr2_x1_253_sig
           , q   => xr2_x1_252_sig
           , vdd => vdd
           , vss => vss
           );

  aux17_ins : no2_x1
  port map ( i0  => not_if_ir(17)
           , i1  => not_aux12
           , nq  => aux17
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_55_ins : xr2_x1
  port map ( i0  => xr2_x1_57_sig
           , i1  => xr2_x1_56_sig
           , q   => xr2_x1_55_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_22_ins : buf_x2
  port map ( i   => fifo_dout(87)
           , q   => dec_op2(22)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_84_ins : no2_x1
  port map ( i0  => not_rtlcarry_17(3)
           , i1  => nxr2_x1_83_sig
           , nq  => no2_x1_84_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_111_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_111_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_2_ins : o2_x2
  port map ( i0  => not_aux133
           , i1  => p760_120_def_9
           , q   => o2_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_2_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux75
           , i2  => not_rdata1(1)
           , i3  => not_aux169
           , q   => ao2o22_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_56_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_56_sig
           , vdd => vdd
           , vss => vss
           );

  inval_adr2_1_ins : an12_x1
  port map ( i0  => not_aux12
           , i1  => ld_dest(1)
           , q   => inval_adr2(1)
           , vdd => vdd
           , vss => vss
           );

  wdata2_18_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(18)
           , q   => wdata2(18)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_74_ins : nxr2_x1
  port map ( i0  => rtlcarry_47(2)
           , i1  => exe_res(2)
           , nq  => nxr2_x1_74_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_108_ins : inv_x2
  port map ( i   => aux31
           , nq  => inv_x2_108_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_856_ins : xr2_x1
  port map ( i0  => rtlcarry_47(21)
           , i1  => exe_res(21)
           , q   => xr2_x1_856_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_20_ins : a2_x2
  port map ( i0  => nxr2_x1_33_sig
           , i1  => rtlcarry_48(19)
           , q   => rtlcarry_48(20)
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_10_ins : inv_x2
  port map ( i   => exe_res(10)
           , nq  => not_exe_res(10)
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_20_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux93
           , i2  => not_rdata1(19)
           , i3  => not_aux169
           , q   => ao2o22_x2_20_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_28_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(25)
           , i4  => o2_x2_36_sig
           , q   => oa2ao222_x2_28_sig
           , vdd => vdd
           , vss => vss
           );

  a4_x2_4_ins : a4_x2
  port map ( i0  => oa22_x2_4_sig
           , i1  => na2_x1_15_sig
           , i2  => o3_x2_7_sig
           , i3  => na2_x1_14_sig
           , q   => a4_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_121_ins : o2_x2
  port map ( i0  => exe_res(0)
           , i1  => not_aux23
           , q   => o2_x2_121_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_715_ins : xr2_x1
  port map ( i0  => xr2_x1_717_sig
           , i1  => xr2_x1_716_sig
           , q   => xr2_x1_715_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_2_ins : oa2ao222_x2
  port map ( i0  => xr2_x1_142_sig
           , i1  => rtlcarry_0(3)
           , i2  => xr2_x1_129_sig
           , i3  => rtlcarry_0(3)
           , i4  => mtrans_adr_dec(0)
           , q   => oa2ao222_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_96_ins : na3_x1
  port map ( i0  => o2_x2_120_sig
           , i1  => one_sig
           , i2  => o2_x2_119_sig
           , nq  => fifo_din(96)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_668_ins : xr2_x1
  port map ( i0  => xr2_x1_674_sig
           , i1  => xr2_x1_669_sig
           , q   => xr2_x1_668_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_59_ins : na2_x1
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , nq  => na2_x1_59_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_780_ins : xr2_x1
  port map ( i0  => xr2_x1_785_sig
           , i1  => xr2_x1_781_sig
           , q   => xr2_x1_780_sig
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_14_3_ins : inv_x2
  port map ( i   => rtlcarry_14(3)
           , nq  => not_rtlcarry_14(3)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_27_ins : o2_x2
  port map ( i0  => not_aux90
           , i1  => not_aux166
           , q   => o2_x2_27_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_30_ins : na2_x1
  port map ( i0  => not_sub_i
           , i1  => not_cmp_i
           , nq  => na2_x1_30_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_527_ins : xr2_x1
  port map ( i0  => mtrans_adr_dec(0)
           , i1  => no2_x1_46_sig
           , q   => xr2_x1_527_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_132_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(26)
           , i1  => exe_res(26)
           , nq  => nxr2_x1_132_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_339_ins : xr2_x1
  port map ( i0  => rtlcarry_23(2)
           , i1  => rtlcarry_26(2)
           , q   => xr2_x1_339_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_451_ins : xr2_x1
  port map ( i0  => mtrans_list(9)
           , i1  => mtrans_list(8)
           , q   => xr2_x1_451_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_310_ins : xr2_x1
  port map ( i0  => xr2_x1_312_sig
           , i1  => xr2_x1_311_sig
           , q   => xr2_x1_310_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux90_ins : on12_x1
  port map ( i0  => reg_pc(16)
           , i1  => not_branch_t
           , q   => not_aux90
           , vdd => vdd
           , vss => vss
           );

  na3_x1_21_ins : na3_x1
  port map ( i0  => exe_res(10)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_21_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_18_ins : o3_x2
  port map ( i0  => if_ir(23)
           , i1  => not_mtrans_t
           , i2  => a2_x2_21_sig
           , q   => o3_x2_18_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_592_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_23(3)
           , q   => xr2_x1_592_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_92_ins : o2_x2
  port map ( i0  => not_rdata2(19)
           , i1  => not_aux181
           , q   => o2_x2_92_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_263_ins : xr2_x1
  port map ( i0  => rtlcarry_26(2)
           , i1  => xr2_x1_264_sig
           , q   => xr2_x1_263_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_66_ins : xr2_x1
  port map ( i0  => rtlcarry_41(2)
           , i1  => mtrans_adr_dec(0)
           , q   => xr2_x1_66_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_95_ins : no2_x1
  port map ( i0  => exe_res(7)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_95_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_85_ins : nxr2_x1
  port map ( i0  => xr2_x1_791_sig
           , i1  => xr2_x1_787_sig
           , nq  => nxr2_x1_85_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_122_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_122_sig
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_3_ins : inv_x2
  port map ( i   => if_ir(3)
           , nq  => not_if_ir(3)
           , vdd => vdd
           , vss => vss
           );

  na4_x1_12_ins : na4_x1
  port map ( i0  => na4_x1_13_sig
           , i1  => aux164
           , i2  => na2_x1_12_sig
           , i3  => oa22_x2_2_sig
           , nq  => na4_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_7_ins : a3_x2
  port map ( i0  => aux135
           , i1  => not_p760_120_def_7
           , i2  => aux134
           , q   => a3_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_67_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_67_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_29_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(29)
           , q   => wdata2(29)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_4_ins : inv_x2
  port map ( i   => mtrans_mask_shift(4)
           , nq  => not_mtrans_mask_shift(4)
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_21_ins : inv_x2
  port map ( i   => exe_res(21)
           , nq  => not_exe_res(21)
           , vdd => vdd
           , vss => vss
           );

  mtrans_mask_shift_15_ins : no3_x1
  port map ( i0  => not_mtrans_mask(15)
           , i1  => not_mtrans_t
           , i2  => not_mtrans_list(15)
           , nq  => mtrans_mask_shift(15)
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_31_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux104
           , i2  => not_rdata1(30)
           , i3  => not_aux169
           , q   => ao2o22_x2_31_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_13_ins : buf_x2
  port map ( i   => shift_rrx
           , q   => fifo_din(13)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_726_ins : xr2_x1
  port map ( i0  => xr2_x1_727_sig
           , i1  => nxr2_x1_79_sig
           , q   => xr2_x1_726_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux205_ins : ao22_x2
  port map ( i0  => mtrans_t
           , i1  => o2_x2_sig
           , i2  => one_sig
           , q   => not_aux205
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_10_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(7)
           , i4  => o2_x2_18_sig
           , q   => oa2ao222_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_5_ins : ao22_x2
  port map ( i0  => not_cur_state(0)
           , i1  => not_aux200
           , i2  => noa22_x1_5_sig
           , q   => ao22_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_679_ins : xr2_x1
  port map ( i0  => zero_sig
           , i1  => exe_res(2)
           , q   => xr2_x1_679_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_791_ins : xr2_x1
  port map ( i0  => xr2_x1_793_sig
           , i1  => xr2_x1_792_sig
           , q   => xr2_x1_791_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux158_ins : o2_x2
  port map ( i0  => if_ir(21)
           , i1  => not_regop_t
           , q   => not_aux158
           , vdd => vdd
           , vss => vss
           );

  o2_x2_38_ins : o2_x2
  port map ( i0  => not_aux101
           , i1  => not_aux166
           , q   => o2_x2_38_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_4_ins : oa22_x2
  port map ( i0  => not_branch_t
           , i1  => aux130
           , i2  => regop_t
           , q   => oa22_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_41_ins : na2_x1
  port map ( i0  => if_ir(25)
           , i1  => not_rdata2(1)
           , nq  => na2_x1_41_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_538_ins : xr2_x1
  port map ( i0  => xr2_x1_540_sig
           , i1  => xr2_x1_539_sig
           , q   => xr2_x1_538_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_650_ins : xr2_x1
  port map ( i0  => xr2_x1_653_sig
           , i1  => xr2_x1_651_sig
           , q   => xr2_x1_650_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_143_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(30)
           , i1  => exe_res(30)
           , nq  => nxr2_x1_143_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_209_ins : xr2_x1
  port map ( i0  => xr2_x1_210_sig
           , i1  => rtlcarry_35(1)
           , q   => xr2_x1_209_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_7_ins : nao2o22_x1
  port map ( i0  => an12_x1_4_sig
           , i1  => nxr2_x1_7_sig
           , i2  => not_rtlcarry_48(6)
           , i3  => xr2_x1_82_sig
           , nq  => rtlcarry_48(7)
           , vdd => vdd
           , vss => vss
           );

  dec_op2_5_ins : buf_x2
  port map ( i   => fifo_dout(70)
           , q   => dec_op2(5)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_462_ins : xr2_x1
  port map ( i0  => mtrans_list(3)
           , i1  => mtrans_list(2)
           , q   => xr2_x1_462_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_321_ins : xr2_x1
  port map ( i0  => mtrans_list(5)
           , i1  => mtrans_list(4)
           , q   => xr2_x1_321_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_32_ins : na3_x1
  port map ( i0  => exe_res(21)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_32_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_29_ins : o3_x2
  port map ( i0  => not_mtrans_list(6)
           , i1  => not_mtrans_mask_shift(6)
           , i2  => not_mtrans_mask(6)
           , q   => o3_x2_29_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_12_ins : no2_x1
  port map ( i0  => not_rtlcarry_5(3)
           , i1  => nxr2_x1_12_sig
           , nq  => no2_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_77_ins : xr2_x1
  port map ( i0  => xr2_x1_79_sig
           , i1  => xr2_x1_78_sig
           , q   => xr2_x1_77_sig
           , vdd => vdd
           , vss => vss
           );

  aux39_ins : no4_x1
  port map ( i0  => not_mtrans_t
           , i1  => a4_x2_2_sig
           , i2  => not_mtrans_t
           , i3  => na4_x1_9_sig
           , nq  => aux39
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_96_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(8)
           , i1  => exe_res(8)
           , nq  => nxr2_x1_96_sig
           , vdd => vdd
           , vss => vss
           );

  na4_x1_23_ins : na4_x1
  port map ( i0  => o2_x2_127_sig
           , i1  => exe_wb
           , i2  => oa22_x2_16_sig
           , i3  => o2_x2_126_sig
           , nq  => na4_x1_23_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_274_ins : xr2_x1
  port map ( i0  => xr2_x1_276_sig
           , i1  => xr2_x1_275_sig
           , q   => xr2_x1_274_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_133_ins : xr2_x1
  port map ( i0  => rtlcarry_14(3)
           , i1  => rtlcarry_11(3)
           , q   => xr2_x1_133_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_78_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_78_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_737_ins : xr2_x1
  port map ( i0  => xr2_x1_764_sig
           , i1  => oa2ao222_x2_38_sig
           , q   => xr2_x1_737_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op1_17_ins : buf_x2
  port map ( i   => fifo_dout(114)
           , q   => dec_op1(17)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_24_ins : buf_x2
  port map ( i   => ld_dest(1)
           , q   => fifo_din(24)
           , vdd => vdd
           , vss => vss
           );

  wdata2_11_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(11)
           , q   => wdata2(11)
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_11_ins : no2_x1
  port map ( i0  => not_if_ir(11)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(11)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_21_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(18)
           , i4  => o2_x2_29_sig
           , q   => oa2ao222_x2_21_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_101_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_101_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_408_ins : xr2_x1
  port map ( i0  => rtlcarry_8(2)
           , i1  => rtlcarry_29(2)
           , q   => xr2_x1_408_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_15_ins : on12_x1
  port map ( i0  => not_exe_res(14)
           , i1  => rtlcarry_47(14)
           , q   => rtlcarry_47(15)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_ins : na2_x1
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , nq  => na2_x1_sig
           , vdd => vdd
           , vss => vss
           );

  na4_x1_ins : na4_x1
  port map ( i0  => not_cmn_i
           , i1  => not_if_ir(20)
           , i2  => not_tst_i
           , i3  => not_teq_i
           , nq  => na4_x1_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux169_ins : na3_x1
  port map ( i0  => a2_x2_2_sig
           , i1  => not_mtrans_t
           , i2  => aux139
           , nq  => not_aux169
           , vdd => vdd
           , vss => vss
           );

  o2_x2_49_ins : o2_x2
  port map ( i0  => not_mtrans_mask(13)
           , i1  => not_mtrans_mask_shift(13)
           , q   => o2_x2_49_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_6_ins : buf_x2
  port map ( i   => fifo_dout(33)
           , q   => dec_mem_data(6)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_549_ins : xr2_x1
  port map ( i0  => rtlcarry_11(3)
           , i1  => rtlcarry_8(3)
           , q   => xr2_x1_549_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_52_ins : na2_x1
  port map ( i0  => no2_x1_72_sig
           , i1  => not_mtrans_t
           , nq  => na2_x1_52_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_20_ins : o2_x2
  port map ( i0  => not_aux83
           , i1  => not_aux166
           , q   => o2_x2_20_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_520_ins : xr2_x1
  port map ( i0  => rtlcarry_17(1)
           , i1  => rtlcarry_2(1)
           , q   => xr2_x1_520_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_661_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_661_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_9_ins : o2_x2
  port map ( i0  => nao22_x1_10_sig
           , i1  => a3_x2_18_sig
           , q   => wdata1(9)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_473_ins : xr2_x1
  port map ( i0  => rtlcarry_29(1)
           , i1  => rtlcarry_41(1)
           , q   => xr2_x1_473_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_332_ins : xr2_x1
  port map ( i0  => rtlcarry_14(1)
           , i1  => rtlcarry_23(1)
           , q   => xr2_x1_332_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_4_ins : inv_x2
  port map ( i   => aux139
           , nq  => inv_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_43_ins : na3_x1
  port map ( i0  => na2_x1_17_sig
           , i1  => not_branch_t
           , i2  => na3_x1_44_sig
           , nq  => na3_x1_43_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_5_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_665_sig
           , i3  => no2_x1_78_sig
           , nq  => no4_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_23_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_23_sig
           , vdd => vdd
           , vss => vss
           );

  an12_x1_4_ins : an12_x1
  port map ( i0  => nxr2_x1_20_sig
           , i1  => not_rtlcarry_48(6)
           , q   => an12_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_13_ins : nxr2_x1
  port map ( i0  => xr2_x1_114_sig
           , i1  => xr2_x1_108_sig
           , nq  => nxr2_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_88_ins : xr2_x1
  port map ( i0  => no2_x1_8_sig
           , i1  => xr2_x1_89_sig
           , q   => xr2_x1_88_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_13_ins : inv_x2
  port map ( i   => rdata1(13)
           , nq  => not_rdata1(13)
           , vdd => vdd
           , vss => vss
           );

  o3_x2_11_ins : o3_x2
  port map ( i0  => not_aux115
           , i1  => a3_x2_8_sig
           , i2  => regop_t
           , q   => o3_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_285_ins : xr2_x1
  port map ( i0  => xr2_x1_287_sig
           , i1  => xr2_x1_286_sig
           , q   => xr2_x1_285_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_26_1_ins : no2_x1
  port map ( i0  => not_mtrans_list(8)
           , i1  => nxr2_x1_49_sig
           , nq  => rtlcarry_26(1)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_144_ins : xr2_x1
  port map ( i0  => xr2_x1_146_sig
           , i1  => xr2_x1_145_sig
           , q   => xr2_x1_144_sig
           , vdd => vdd
           , vss => vss
           );

  aux21_ins : no2_x1
  port map ( i0  => not_if_ir(19)
           , i1  => not_aux12
           , nq  => aux21
           , vdd => vdd
           , vss => vss
           );

  inv_x2_89_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_89_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_748_ins : xr2_x1
  port map ( i0  => xr2_x1_750_sig
           , i1  => xr2_x1_749_sig
           , q   => xr2_x1_748_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op1_28_ins : buf_x2
  port map ( i   => fifo_dout(125)
           , q   => dec_op1(28)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_35_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(8)
           , i2  => noa2a2a23_x1_8_sig
           , nq  => fifo_din(35)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_60_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_60_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_607_ins : xr2_x1
  port map ( i0  => xr2_x1_611_sig
           , i1  => xr2_x1_608_sig
           , q   => xr2_x1_607_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_14_ins : no3_x1
  port map ( i0  => not_mtrans_list(0)
           , i1  => not_mtrans_mask_shift(0)
           , i2  => not_mtrans_mask(0)
           , nq  => no3_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_22_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(22)
           , q   => wdata2(22)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_860_ins : xr2_x1
  port map ( i0  => rtlcarry_47(25)
           , i1  => exe_res(25)
           , q   => xr2_x1_860_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_10_ins : oa22_x2
  port map ( i0  => not_aux162
           , i1  => not_aux65
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(10)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_32_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(29)
           , i4  => o2_x2_40_sig
           , q   => oa2ao222_x2_32_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_63_ins : na2_x1
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , nq  => na2_x1_63_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_419_ins : xr2_x1
  port map ( i0  => xr2_x1_421_sig
           , i1  => xr2_x1_420_sig
           , q   => xr2_x1_419_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_26_ins : on12_x1
  port map ( i0  => not_exe_res(25)
           , i1  => rtlcarry_47(25)
           , q   => rtlcarry_47(26)
           , vdd => vdd
           , vss => vss
           );

  not_aux58_ins : o2_x2
  port map ( i0  => if_ir(23)
           , i1  => not_aux57
           , q   => not_aux58
           , vdd => vdd
           , vss => vss
           );

  not_op1_7_ins : inv_x2
  port map ( i   => op1(7)
           , nq  => not_op1(7)
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_7_ins : inv_x2
  port map ( i   => rdata1(7)
           , nq  => not_rdata1(7)
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_5_ins : nao22_x1
  port map ( i0  => not_p760_120_def_6
           , i1  => aux2
           , i2  => p760_120_def_5
           , nq  => nao22_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux151_ins : o2_x2
  port map ( i0  => not_regop_t
           , i1  => trans_t
           , q   => not_aux151
           , vdd => vdd
           , vss => vss
           );

  o2_x2_31_ins : o2_x2
  port map ( i0  => not_aux94
           , i1  => not_aux166
           , q   => o2_x2_31_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_4_ins : noa22_x1
  port map ( i0  => oa2ao222_x2_35_sig
           , i1  => aux198
           , i2  => na2_x1_21_sig
           , nq  => noa22_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_8_ins : no3_x1
  port map ( i0  => na2_x1_29_sig
           , i1  => noa22_x1_6_sig
           , i2  => na2_x1_28_sig
           , nq  => no3_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_531_ins : xr2_x1
  port map ( i0  => rtlcarry_38(1)
           , i1  => rtlcarry_32(1)
           , q   => xr2_x1_531_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_672_ins : xr2_x1
  port map ( i0  => mtrans_list(5)
           , i1  => mtrans_list(4)
           , q   => xr2_x1_672_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_484_ins : xr2_x1
  port map ( i0  => xr2_x1_488_sig
           , i1  => xr2_x1_485_sig
           , q   => xr2_x1_484_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_343_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => xr2_x1_344_sig
           , q   => xr2_x1_343_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_202_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => rtlcarry_41(2)
           , q   => xr2_x1_202_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_16_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_58_sig
           , i1  => rdata3(16)
           , i2  => inv_x2_57_sig
           , i3  => op1(16)
           , i4  => op1(16)
           , i5  => inv_x2_56_sig
           , nq  => noa2a2a23_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_54_ins : na3_x1
  port map ( i0  => not_trans_t
           , i1  => not_mtrans_t
           , i2  => na2_x1_38_sig
           , nq  => na3_x1_54_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_104_ins : buf_x2
  port map ( i   => op1(7)
           , q   => fifo_din(104)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_34_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_34_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_24_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(10)
           , i1  => exe_res(10)
           , nq  => nxr2_x1_24_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_99_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_99_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_24_ins : inv_x2
  port map ( i   => rdata1(24)
           , nq  => not_rdata1(24)
           , vdd => vdd
           , vss => vss
           );

  o3_x2_22_ins : o3_x2
  port map ( i0  => not_rdata2(9)
           , i1  => not_aux177
           , i2  => no2_x1_71_sig
           , q   => o3_x2_22_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_806_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_806_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_296_ins : xr2_x1
  port map ( i0  => mtrans_list(15)
           , i1  => mtrans_list(13)
           , q   => xr2_x1_296_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_155_ins : xr2_x1
  port map ( i0  => xr2_x1_172_sig
           , i1  => xr2_x1_156_sig
           , q   => xr2_x1_155_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_70_ins : xr2_x1
  port map ( i0  => xr2_x1_72_sig
           , i1  => xr2_x1_71_sig
           , q   => xr2_x1_70_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_3_ins : a2_x2
  port map ( i0  => not_if_ir(25)
           , i1  => not_regop_t
           , q   => a2_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux1_ins : o3_x2
  port map ( i0  => if2dec_empty
           , i1  => dec2exe_full
           , i2  => not_condv
           , q   => not_aux1
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_759_ins : xr2_x1
  port map ( i0  => rtlcarry_2(3)
           , i1  => xr2_x1_760_sig
           , q   => xr2_x1_759_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_46_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(19)
           , i2  => noa2a2a23_x1_19_sig
           , nq  => fifo_din(46)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_71_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_71_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_618_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_618_sig
           , vdd => vdd
           , vss => vss
           );

  not_rsb_i_ins : o2_x2
  port map ( i0  => not_aux54
           , i1  => not_aux159
           , q   => not_rsb_i
           , vdd => vdd
           , vss => vss
           );

  dec_op1_10_ins : buf_x2
  port map ( i   => fifo_dout(107)
           , q   => dec_op1(10)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_730_ins : xr2_x1
  port map ( i0  => rtlcarry_14(3)
           , i1  => rtlcarry_11(3)
           , q   => xr2_x1_730_sig
           , vdd => vdd
           , vss => vss
           );

  radr2_1_ins : noa22_x1
  port map ( i0  => inv_x2_109_sig
           , i1  => not_aux37
           , i2  => not_aux202
           , nq  => radr2(1)
           , vdd => vdd
           , vss => vss
           );

  no4_x1_16_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_853_sig
           , i3  => no2_x1_106_sig
           , nq  => no4_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux69_ins : a2_x2
  port map ( i0  => fifo_dout(24)
           , i1  => fifo_dout(25)
           , q   => not_aux69
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_10_ins : ao22_x2
  port map ( i0  => not_aux181
           , i1  => not_rdata2(9)
           , i2  => one_sig
           , q   => ao22_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_401_ins : xr2_x1
  port map ( i0  => rtlcarry_20(2)
           , i1  => rtlcarry_17(2)
           , q   => xr2_x1_401_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux162_ins : an12_x1
  port map ( i0  => na2_x1_8_sig
           , i1  => fifo_dout(26)
           , q   => not_aux162
           , vdd => vdd
           , vss => vss
           );

  not_tst_i_ins : o2_x2
  port map ( i0  => not_aux58
           , i1  => not_aux158
           , q   => not_tst_i
           , vdd => vdd
           , vss => vss
           );

  not_aux40_ins : na2_x1
  port map ( i0  => if_ir(3)
           , i1  => not_mtrans_t
           , nq  => not_aux40
           , vdd => vdd
           , vss => vss
           );

  o2_x2_42_ins : o2_x2
  port map ( i0  => not_aux105
           , i1  => not_aux166
           , q   => o2_x2_42_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_542_ins : xr2_x1
  port map ( i0  => rtlcarry_20(2)
           , i1  => rtlcarry_17(2)
           , q   => xr2_x1_542_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_683_ins : xr2_x1
  port map ( i0  => mtrans_list(1)
           , i1  => mtrans_list(0)
           , q   => xr2_x1_683_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_13_ins : oa22_x2
  port map ( i0  => not_aux26
           , i1  => not_rtlsum_47(4)
           , i2  => not_aux24
           , q   => oa22_x2_13_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_495_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => rtlcarry_41(2)
           , q   => xr2_x1_495_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_354_ins : xr2_x1
  port map ( i0  => xr2_x1_358_sig
           , i1  => xr2_x1_355_sig
           , q   => xr2_x1_354_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_16_ins : xr2_x1
  port map ( i0  => mtrans_list(1)
           , i1  => mtrans_list(0)
           , q   => xr2_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  mtrans_t_ins : no3_x1
  port map ( i0  => not_if_ir(27)
           , i1  => if_ir(26)
           , i2  => if_ir(25)
           , nq  => mtrans_t
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_27_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_91_sig
           , i1  => rdata3(27)
           , i2  => inv_x2_90_sig
           , i3  => op1(27)
           , i4  => op1(27)
           , i5  => inv_x2_89_sig
           , nq  => noa2a2a23_x1_27_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_65_ins : na3_x1
  port map ( i0  => no2_x1_51_sig
           , i1  => not_mtrans_t
           , i2  => na3_x1_66_sig
           , nq  => na3_x1_65_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_115_ins : buf_x2
  port map ( i   => op1(18)
           , q   => fifo_din(115)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_213_ins : xr2_x1
  port map ( i0  => rtlcarry_32(2)
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_213_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_35_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(21)
           , i1  => exe_res(21)
           , nq  => nxr2_x1_35_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_17_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_17_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_17_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_17_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_45_ins : no2_x1
  port map ( i0  => not_aux107
           , i1  => not_if_ir(3)
           , nq  => no2_x1_45_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_2_ins : oa22_x2
  port map ( i0  => xr2_x1_667_sig
           , i1  => aux29
           , i2  => na2_x1_57_sig
           , q   => wdata1(2)
           , vdd => vdd
           , vss => vss
           );

  o3_x2_33_ins : o3_x2
  port map ( i0  => not_exe_res(3)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_33_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_817_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_818_sig
           , q   => xr2_x1_817_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_166_ins : xr2_x1
  port map ( i0  => xr2_x1_171_sig
           , i1  => xr2_x1_167_sig
           , q   => xr2_x1_166_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_81_ins : xr2_x1
  port map ( i0  => rtlcarry_32(3)
           , i1  => rtlcarry_17(3)
           , q   => xr2_x1_81_sig
           , vdd => vdd
           , vss => vss
           );

  aux43_ins : ao22_x2
  port map ( i0  => if_ir(31)
           , i1  => not_zero
           , i2  => o3_x2_3_sig
           , q   => aux43
           , vdd => vdd
           , vss => vss
           );

  o4_x2_8_ins : o4_x2
  port map ( i0  => not_aux137
           , i1  => p760_120_def_4
           , i2  => not_aux6
           , i3  => p760_120_def_4
           , q   => o4_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_82_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_82_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_57_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(30)
           , i2  => noa2a2a23_x1_30_sig
           , nq  => fifo_din(57)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_629_ins : xr2_x1
  port map ( i0  => xr2_x1_631_sig
           , i1  => xr2_x1_630_sig
           , q   => xr2_x1_629_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_107_ins : no2_x1
  port map ( i0  => exe_res(19)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_107_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_741_ins : xr2_x1
  port map ( i0  => rtlcarry_8(3)
           , i1  => rtlcarry_5(3)
           , q   => xr2_x1_741_sig
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_13_ins : inv_x2
  port map ( i   => if_ir(13)
           , nq  => not_if_ir(13)
           , vdd => vdd
           , vss => vss
           );

  op1_18_ins : na3_x1
  port map ( i0  => ao2o22_x2_19_sig
           , i1  => na3_x1_29_sig
           , i2  => oa2ao222_x2_21_sig
           , nq  => op1(18)
           , vdd => vdd
           , vss => vss
           );

  dec_op1_21_ins : buf_x2
  port map ( i   => fifo_dout(118)
           , q   => dec_op1(21)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_600_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_23(3)
           , q   => xr2_x1_600_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_27_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_864_sig
           , i3  => no2_x1_117_sig
           , nq  => no4_x1_27_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_17_ins : o2_x2
  port map ( i0  => nao22_x1_18_sig
           , i1  => a3_x2_24_sig
           , q   => wdata1(17)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_412_ins : xr2_x1
  port map ( i0  => xr2_x1_414_sig
           , i1  => xr2_x1_413_sig
           , q   => xr2_x1_412_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux51_ins : o2_x2
  port map ( i0  => if_ir(22)
           , i1  => if_ir(24)
           , q   => not_aux51
           , vdd => vdd
           , vss => vss
           );

  not_aux173_ins : na2_x1
  port map ( i0  => not_regop_t
           , i1  => not_mtrans_t
           , nq  => not_aux173
           , vdd => vdd
           , vss => vss
           );

  not_op1_0_ins : inv_x2
  port map ( i   => op1(0)
           , nq  => not_op1(0)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_15_ins : on12_x1
  port map ( i0  => not_exe_res(14)
           , i1  => rtlcarry_50(14)
           , q   => rtlcarry_50(15)
           , vdd => vdd
           , vss => vss
           );

  ld_dest_1_ins : oa22_x2
  port map ( i0  => not_mtrans_t
           , i1  => if_ir(13)
           , i2  => aux38
           , q   => ld_dest(1)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_53_ins : o2_x2
  port map ( i0  => not_mtrans_mask_shift(7)
           , i1  => not_mtrans_mask(7)
           , q   => o2_x2_53_sig
           , vdd => vdd
           , vss => vss
           );

  dec_shift_lsl_ins : buf_x2
  port map ( i   => fifo_dout(17)
           , q   => dec_shift_lsl
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_553_ins : xr2_x1
  port map ( i0  => mtrans_adr_dec(0)
           , i1  => zero_sig
           , q   => xr2_x1_553_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_694_ins : xr2_x1
  port map ( i0  => xr2_x1_698_sig
           , i1  => xr2_x1_695_sig
           , q   => xr2_x1_694_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_365_ins : xr2_x1
  port map ( i0  => xr2_x1_370_sig
           , i1  => xr2_x1_366_sig
           , q   => xr2_x1_365_sig
           , vdd => vdd
           , vss => vss
           );

  not_op1_18_ins : inv_x2
  port map ( i   => op1(18)
           , nq  => not_op1(18)
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_0_ins : inv_x2
  port map ( i   => rdata1(0)
           , nq  => not_rdata1(0)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_27_ins : xr2_x1
  port map ( i0  => xr2_x1_29_sig
           , i1  => xr2_x1_28_sig
           , q   => xr2_x1_27_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op1_8_ins : buf_x2
  port map ( i   => fifo_dout(105)
           , q   => dec_op1(8)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_126_ins : buf_x2
  port map ( i   => op1(29)
           , q   => fifo_din(126)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_76_ins : na3_x1
  port map ( i0  => no2_x1_75_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_76_sig
           , vdd => vdd
           , vss => vss
           );

  wneg_ins : buf_x2
  port map ( i   => exe_n
           , q   => wneg
           , vdd => vdd
           , vss => vss
           );

  o3_x2_44_ins : o3_x2
  port map ( i0  => not_exe_res(20)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_44_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_28_ins : a2_x2
  port map ( i0  => not_rtlsum_47(13)
           , i1  => not_aux26
           , q   => a2_x2_28_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_224_ins : xr2_x1
  port map ( i0  => xr2_x1_226_sig
           , i1  => xr2_x1_225_sig
           , q   => xr2_x1_224_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_46_ins : nxr2_x1
  port map ( i0  => xr2_x1_191_sig
           , i1  => xr2_x1_190_sig
           , nq  => nxr2_x1_46_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_28_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_28_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_56_ins : no2_x1
  port map ( i0  => not_rtlcarry_35(3)
           , i1  => nxr2_x1_62_sig
           , nq  => no2_x1_56_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_828_ins : xr2_x1
  port map ( i0  => rtlcarry_11(3)
           , i1  => rtlcarry_8(3)
           , q   => xr2_x1_828_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_177_ins : xr2_x1
  port map ( i0  => xr2_x1_179_sig
           , i1  => xr2_x1_178_sig
           , q   => xr2_x1_177_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_92_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_92_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_9_ins : inv_x2
  port map ( i   => exe_res(9)
           , nq  => not_exe_res(9)
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_3_ins : no2_x1
  port map ( i0  => not_if_ir(3)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(3)
           , vdd => vdd
           , vss => vss
           );

  op1_3_ins : na3_x1
  port map ( i0  => ao2o22_x2_4_sig
           , i1  => na3_x1_14_sig
           , i2  => oa2ao222_x2_6_sig
           , nq  => op1(3)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_8_ins : buf_x2
  port map ( i   => shift_val(0)
           , q   => fifo_din(8)
           , vdd => vdd
           , vss => vss
           );

  a3_x2_19_ins : a3_x2
  port map ( i0  => no4_x1_10_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_19_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_3_ins : an12_x1
  port map ( i0  => not_exe_res(2)
           , i1  => rtlcarry_50(2)
           , q   => rtlcarry_50(3)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_3_ins : nxr2_x1
  port map ( i0  => xr2_x1_58_sig
           , i1  => xr2_x1_53_sig
           , nq  => nxr2_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_93_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_93_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_68_ins : nao22_x1
  port map ( i0  => nxr2_x1_58_sig
           , i1  => o3_x2_14_sig
           , i2  => a3_x2_9_sig
           , nq  => fifo_din(68)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_118_ins : no2_x1
  port map ( i0  => exe_res(30)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_118_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_752_ins : xr2_x1
  port map ( i0  => xr2_x1_756_sig
           , i1  => xr2_x1_753_sig
           , q   => xr2_x1_752_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_3_ins : oa22_x2
  port map ( i0  => a2_x2_10_sig
           , i1  => o2_x2_7_sig
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(3)
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_19_ins : inv_x2
  port map ( i   => rdata2(19)
           , nq  => not_rdata2(19)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_24_ins : inv_x2
  port map ( i   => if_ir(24)
           , nq  => not_if_ir(24)
           , vdd => vdd
           , vss => vss
           );

  op1_29_ins : na3_x1
  port map ( i0  => ao2o22_x2_30_sig
           , i1  => na3_x1_40_sig
           , i2  => oa2ao222_x2_32_sig
           , nq  => op1(29)
           , vdd => vdd
           , vss => vss
           );

  on12_x1_7_ins : on12_x1
  port map ( i0  => aux116
           , i1  => not_if_ir(6)
           , q   => on12_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_28_ins : o2_x2
  port map ( i0  => nao22_x1_29_sig
           , i1  => a3_x2_35_sig
           , q   => wdata1(28)
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_15_ins : nao22_x1
  port map ( i0  => not_aux24
           , i1  => a2_x2_29_sig
           , i2  => nxr2_x1_107_sig
           , nq  => nao22_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_611_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_611_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_104_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(12)
           , i1  => exe_res(12)
           , nq  => nxr2_x1_104_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_423_ins : xr2_x1
  port map ( i0  => xr2_x1_429_sig
           , i1  => xr2_x1_424_sig
           , q   => xr2_x1_423_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux62_ins : o2_x2
  port map ( i0  => not_aux59
           , i1  => not_if_ir(23)
           , q   => not_aux62
           , vdd => vdd
           , vss => vss
           );

  no2_x1_4_ins : no2_x1
  port map ( i0  => ovr
           , i1  => if_ir(31)
           , nq  => no2_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_26_ins : on12_x1
  port map ( i0  => not_exe_res(25)
           , i1  => rtlcarry_50(25)
           , q   => rtlcarry_50(26)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_64_ins : o2_x2
  port map ( i0  => not_aux178
           , i1  => not_if_ir(4)
           , q   => o2_x2_64_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_564_ins : xr2_x1
  port map ( i0  => no2_x1_57_sig
           , i1  => xr2_x1_565_sig
           , q   => xr2_x1_564_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_87_ins : na3_x1
  port map ( i0  => na2_x1_67_sig
           , i1  => not_rtlsum_47(8)
           , i2  => not_if_ir(23)
           , nq  => na3_x1_87_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_376_ins : xr2_x1
  port map ( i0  => xr2_x1_382_sig
           , i1  => xr2_x1_377_sig
           , q   => xr2_x1_376_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_30_ins : on12_x1
  port map ( i0  => not_exe_res(29)
           , i1  => rtlcarry_47(29)
           , q   => rtlcarry_47(30)
           , vdd => vdd
           , vss => vss
           );

  na4_x1_6_ins : na4_x1
  port map ( i0  => no3_x1_sig
           , i1  => o4_x2_sig
           , i2  => not_mtrans_t
           , i3  => na2_x1_6_sig
           , nq  => na4_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  not_op1_29_ins : inv_x2
  port map ( i   => op1(29)
           , nq  => not_op1(29)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_38_ins : xr2_x1
  port map ( i0  => rtlcarry_26(1)
           , i1  => rtlcarry_35(1)
           , q   => xr2_x1_38_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_16_ins : buf_x2
  port map ( i   => fifo_dout(43)
           , q   => dec_mem_data(16)
           , vdd => vdd
           , vss => vss
           );

  o3_x2_55_ins : o3_x2
  port map ( i0  => not_exe_wb
           , i1  => not_aux27
           , i2  => inv_x2_107_sig
           , q   => o3_x2_55_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_57_ins : nxr2_x1
  port map ( i0  => xr2_x1_412_sig
           , i1  => xr2_x1_410_sig
           , nq  => nxr2_x1_57_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_235_ins : xr2_x1
  port map ( i0  => xr2_x1_236_sig
           , i1  => rtlcarry_26(1)
           , q   => xr2_x1_235_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_32_2_ins : a2_x2
  port map ( i0  => xr2_x1_198_sig
           , i1  => rtlcarry_32(1)
           , q   => rtlcarry_32(2)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_39_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_39_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_20_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_70_sig
           , i1  => rdata3(20)
           , i2  => inv_x2_69_sig
           , i3  => op1(20)
           , i4  => op1(20)
           , i5  => inv_x2_68_sig
           , nq  => noa2a2a23_x1_20_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_67_ins : no2_x1
  port map ( i0  => not_rtlcarry_11(3)
           , i1  => nxr2_x1_73_sig
           , nq  => no2_x1_67_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_839_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_23(3)
           , q   => xr2_x1_839_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_188_ins : xr2_x1
  port map ( i0  => mtrans_list(15)
           , i1  => mtrans_list(13)
           , q   => xr2_x1_188_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_10_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_10_ins : inv_x2
  port map ( i   => aux127
           , nq  => inv_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_3_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_19_sig
           , i1  => rdata3(2)
           , i2  => inv_x2_18_sig
           , i3  => op1(2)
           , i4  => op1(2)
           , i5  => inv_x2_17_sig
           , nq  => noa2a2a23_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_104_ins : o2_x2
  port map ( i0  => not_rdata2(23)
           , i1  => not_aux182
           , q   => o2_x2_104_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_810_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_811_sig
           , q   => xr2_x1_810_sig
           , vdd => vdd
           , vss => vss
           );

  shift_val_0_ins : a2_x2
  port map ( i0  => not_branch_t
           , i1  => a4_x2_4_sig
           , q   => shift_val(0)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_79_ins : na4_x1
  port map ( i0  => o2_x2_78_sig
           , i1  => one_sig
           , i2  => o2_x2_77_sig
           , i3  => o2_x2_76_sig
           , nq  => fifo_din(79)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_763_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_763_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_13_ins : na2_x1
  port map ( i0  => not_if_ir(27)
           , i1  => not_if_ir(26)
           , nq  => na2_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  aux195_ins : no2_x1
  port map ( i0  => not_p760_120_def_6
           , i1  => p760_120_def_8
           , nq  => aux195
           , vdd => vdd
           , vss => vss
           );

  fifo_din_50_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(23)
           , i2  => noa2a2a23_x1_23_sig
           , nq  => fifo_din(50)
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_26_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_129_sig
           , i2  => o3_x2_49_sig
           , nq  => nao22_x1_26_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_100_ins : no2_x1
  port map ( i0  => exe_res(12)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_100_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux101_ins : on12_x1
  port map ( i0  => reg_pc(27)
           , i1  => not_branch_t
           , q   => not_aux101
           , vdd => vdd
           , vss => vss
           );

  op1_11_ins : na3_x1
  port map ( i0  => ao2o22_x2_12_sig
           , i1  => na3_x1_22_sig
           , i2  => oa2ao222_x2_14_sig
           , nq  => op1(11)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_622_ins : xr2_x1
  port map ( i0  => rtlcarry_8(3)
           , i1  => rtlcarry_5(3)
           , q   => xr2_x1_622_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_20_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_857_sig
           , i3  => no2_x1_110_sig
           , nq  => no4_x1_20_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_115_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(18)
           , i1  => nxr2_x1_116_sig
           , nq  => nxr2_x1_115_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_9_ins : na3_x1
  port map ( i0  => na3_x1_10_sig
           , i1  => nao22_x1_2_sig
           , i2  => o3_x2_5_sig
           , nq  => na3_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_434_ins : xr2_x1
  port map ( i0  => rtlcarry_20(1)
           , i1  => rtlcarry_29(1)
           , q   => xr2_x1_434_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux73_ins : a2_x2
  port map ( i0  => not_mtrans_mask_shift(9)
           , i1  => not_mtrans_mask_shift(10)
           , q   => not_aux73
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_575_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_575_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_75_ins : o2_x2
  port map ( i0  => not_rdata2(13)
           , i1  => not_aux182
           , q   => o2_x2_75_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_10_ins : o2_x2
  port map ( i0  => nao22_x1_11_sig
           , i1  => a3_x2_19_sig
           , q   => wdata1(10)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_14_1_ins : no2_x1
  port map ( i0  => not_mtrans_list(4)
           , i1  => nxr2_x1_53_sig
           , nq  => rtlcarry_14(1)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_49_ins : xr2_x1
  port map ( i0  => xr2_x1_51_sig
           , i1  => xr2_x1_50_sig
           , q   => xr2_x1_49_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_16_ins : buf_x2
  port map ( i   => fifo_dout(81)
           , q   => dec_op2(16)
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_27_ins : buf_x2
  port map ( i   => fifo_dout(54)
           , q   => dec_mem_data(27)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_387_ins : xr2_x1
  port map ( i0  => xr2_x1_392_sig
           , i1  => xr2_x1_388_sig
           , q   => xr2_x1_387_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_246_ins : xr2_x1
  port map ( i0  => mtrans_list(8)
           , i1  => mtrans_list(7)
           , q   => xr2_x1_246_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_3_ins : an12_x1
  port map ( i0  => not_exe_res(2)
           , i1  => rtlcarry_47(2)
           , q   => rtlcarry_47(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_105_ins : xr2_x1
  port map ( i0  => rtlcarry_14(3)
           , i1  => rtlcarry_11(3)
           , q   => xr2_x1_105_sig
           , vdd => vdd
           , vss => vss
           );

  not_op1_11_ins : inv_x2
  port map ( i   => op1(11)
           , nq  => not_op1(11)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_20_ins : xr2_x1
  port map ( i0  => xr2_x1_22_sig
           , i1  => xr2_x1_21_sig
           , q   => xr2_x1_20_sig
           , vdd => vdd
           , vss => vss
           );

  mtrans_mask_shift_5_ins : no3_x1
  port map ( i0  => not_mtrans_list(5)
           , i1  => not_mtrans_t
           , i2  => not_mtrans_mask(5)
           , nq  => mtrans_mask_shift(5)
           , vdd => vdd
           , vss => vss
           );

  dec_op1_1_ins : buf_x2
  port map ( i   => fifo_dout(98)
           , q   => dec_op1(1)
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_31_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_103_sig
           , i1  => rdata3(31)
           , i2  => inv_x2_102_sig
           , i3  => op1(31)
           , i4  => op1(31)
           , i5  => inv_x2_101_sig
           , nq  => noa2a2a23_x1_31_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_68_ins : nxr2_x1
  port map ( i0  => xr2_x1_599_sig
           , i1  => xr2_x1_597_sig
           , nq  => nxr2_x1_68_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_78_ins : no2_x1
  port map ( i0  => exe_res(1)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_78_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_4_ins : o3_x2
  port map ( i0  => not_if_ir(28)
           , i1  => not_if_ir(29)
           , i2  => aux48
           , q   => o3_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_199_ins : xr2_x1
  port map ( i0  => rtlcarry_41(1)
           , i1  => no2_x1_22_sig
           , q   => xr2_x1_199_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_14_ins : a2_x2
  port map ( i0  => nxr2_x1_27_sig
           , i1  => rtlcarry_48(13)
           , q   => rtlcarry_48(14)
           , vdd => vdd
           , vss => vss
           );

  p760_120_def_9_ins : no2_x1
  port map ( i0  => if2dec_empty
           , i1  => not_aux4
           , nq  => p760_120_def_9
           , vdd => vdd
           , vss => vss
           );

  inv_x2_21_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_21_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_21_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_21_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_115_ins : o2_x2
  port map ( i0  => not_rdata2(29)
           , i1  => not_aux181
           , q   => o2_x2_115_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_709_ins : xr2_x1
  port map ( i0  => mtrans_adr_dec(0)
           , i1  => nxr2_x1_77_sig
           , q   => xr2_x1_709_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_821_ins : xr2_x1
  port map ( i0  => rtlcarry_14(3)
           , i1  => rtlcarry_11(3)
           , q   => xr2_x1_821_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_170_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => rtlcarry_14(3)
           , q   => xr2_x1_170_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_2_ins : inv_x2
  port map ( i   => exe_res(2)
           , nq  => not_exe_res(2)
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_14_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux87
           , i2  => not_rdata1(13)
           , i3  => not_aux169
           , q   => ao2o22_x2_14_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_1_ins : buf_x2
  port map ( i   => orr_i
           , q   => fifo_din(1)
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_9_ins : inv_x2
  port map ( i   => rdata2(9)
           , nq  => not_rdata2(9)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_24_ins : na2_x1
  port map ( i0  => not_aux0
           , i1  => not_p760_120_reddef_194
           , nq  => na2_x1_24_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_61_ins : na3_x1
  port map ( i0  => not_aux16
           , i1  => not_branch_t
           , i2  => na2_x1_32_sig
           , nq  => fifo_din(61)
           , vdd => vdd
           , vss => vss
           );

  a3_x2_12_ins : a3_x2
  port map ( i0  => o4_x2_7_sig
           , i1  => na3_x1_67_sig
           , i2  => oa22_x2_10_sig
           , q   => a3_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  wadr1_2_ins : a2_x2
  port map ( i0  => exe_wb
           , i1  => exe_dest(2)
           , q   => wadr1(2)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_111_ins : no2_x1
  port map ( i0  => exe_res(23)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_111_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_774_ins : xr2_x1
  port map ( i0  => xr2_x1_776_sig
           , i1  => xr2_x1_775_sig
           , q   => xr2_x1_774_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux112_ins : o2_x2
  port map ( i0  => not_if_ir(2)
           , i1  => not_branch_t
           , q   => not_aux112
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_12_ins : inv_x2
  port map ( i   => rdata2(12)
           , nq  => not_rdata2(12)
           , vdd => vdd
           , vss => vss
           );

  op1_22_ins : na3_x1
  port map ( i0  => ao2o22_x2_23_sig
           , i1  => na3_x1_33_sig
           , i2  => oa2ao222_x2_25_sig
           , nq  => op1(22)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_633_ins : xr2_x1
  port map ( i0  => no2_x1_65_sig
           , i1  => no2_x1_64_sig
           , q   => xr2_x1_633_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_126_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(23)
           , i1  => exe_res(23)
           , nq  => nxr2_x1_126_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_445_ins : xr2_x1
  port map ( i0  => xr2_x1_447_sig
           , i1  => xr2_x1_446_sig
           , q   => xr2_x1_445_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_304_ins : xr2_x1
  port map ( i0  => rtlcarry_17(1)
           , i1  => no2_x1_28_sig
           , q   => xr2_x1_304_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_29_2_ins : a2_x2
  port map ( i0  => xr2_x1_207_sig
           , i1  => rtlcarry_29(1)
           , q   => rtlcarry_29(2)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_15_ins : na3_x1
  port map ( i0  => exe_res(4)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_586_ins : xr2_x1
  port map ( i0  => xr2_x1_589_sig
           , i1  => xr2_x1_587_sig
           , q   => xr2_x1_586_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_86_ins : o2_x2
  port map ( i0  => not_rdata2(17)
           , i1  => not_aux181
           , q   => o2_x2_86_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_21_ins : o2_x2
  port map ( i0  => nao22_x1_22_sig
           , i1  => a3_x2_28_sig
           , q   => wdata1(21)
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_11_ins : noa22_x1
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => exe_res(8)
           , nq  => noa22_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  not_p760_120_def_7_ins : oa2a22_x2
  port map ( i0  => no4_x1_2_sig
           , i1  => not_branch_t
           , i2  => not_branch_t
           , i3  => na4_x1_2_sig
           , q   => not_p760_120_def_7
           , vdd => vdd
           , vss => vss
           );

  not_aux84_ins : on12_x1
  port map ( i0  => reg_pc(10)
           , i1  => not_branch_t
           , q   => not_aux84
           , vdd => vdd
           , vss => vss
           );

  dec_op2_27_ins : buf_x2
  port map ( i   => fifo_dout(92)
           , q   => dec_op2(27)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_89_ins : no2_x1
  port map ( i0  => not_rtlcarry_29(3)
           , i1  => nxr2_x1_88_sig
           , nq  => no2_x1_89_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_0_2_ins : oa2ao222_x2
  port map ( i0  => xr2_x1_477_sig
           , i1  => rtlcarry_0(1)
           , i2  => xr2_x1_463_sig
           , i3  => rtlcarry_0(1)
           , i4  => mtrans_adr_dec(0)
           , q   => rtlcarry_0(2)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_398_ins : xr2_x1
  port map ( i0  => rtlcarry_32(1)
           , i1  => rtlcarry_20(1)
           , q   => xr2_x1_398_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_257_ins : xr2_x1
  port map ( i0  => rtlcarry_38(1)
           , i1  => rtlcarry_32(1)
           , q   => xr2_x1_257_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_116_ins : xr2_x1
  port map ( i0  => xr2_x1_118_sig
           , i1  => xr2_x1_117_sig
           , q   => xr2_x1_116_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_7_ins : o2_x2
  port map ( i0  => fifo_dout(26)
           , i1  => not_aux67
           , q   => o2_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  not_op1_22_ins : inv_x2
  port map ( i   => op1(22)
           , nq  => not_op1(22)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_31_ins : xr2_x1
  port map ( i0  => mtrans_list(15)
           , i1  => mtrans_list(13)
           , q   => xr2_x1_31_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_7_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux80
           , i2  => not_rdata1(6)
           , i3  => not_aux169
           , q   => ao2o22_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_80_ins : na3_x1
  port map ( i0  => o3_x2_30_sig
           , i1  => o3_x2_29_sig
           , i2  => o3_x2_28_sig
           , nq  => na3_x1_80_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_79_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(5)
           , i1  => exe_res(5)
           , nq  => nxr2_x1_79_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_126_ins : o2_x2
  port map ( i0  => na3_x1_85_sig
           , i1  => na2_x1_63_sig
           , q   => o2_x2_126_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_50_ins : nxr2_x1
  port map ( i0  => xr2_x1_233_sig
           , i1  => xr2_x1_228_sig
           , nq  => nxr2_x1_50_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_25_ins : a2_x2
  port map ( i0  => nxr2_x1_38_sig
           , i1  => rtlcarry_48(24)
           , q   => rtlcarry_48(25)
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_15_ins : inv_x2
  port map ( i   => exe_res(15)
           , nq  => not_exe_res(15)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_32_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_32_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_60_ins : no2_x1
  port map ( i0  => not_rtlcarry_5(3)
           , i1  => nxr2_x1_66_sig
           , nq  => no2_x1_60_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_832_ins : xr2_x1
  port map ( i0  => xr2_x1_834_sig
           , i1  => xr2_x1_833_sig
           , q   => xr2_x1_832_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_181_ins : xr2_x1
  port map ( i0  => rtlcarry_17(3)
           , i1  => rtlcarry_35(3)
           , q   => xr2_x1_181_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_6_ins : xr2_x1
  port map ( i0  => mtrans_list(3)
           , i1  => mtrans_list(2)
           , q   => xr2_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_7_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(4)
           , i4  => o2_x2_15_sig
           , q   => oa2ao222_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_25_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux98
           , i2  => not_rdata1(24)
           , i3  => not_aux169
           , q   => ao2o22_x2_25_sig
           , vdd => vdd
           , vss => vss
           );

  radr3_3_ins : mx2_x2
  port map ( cmd => not_trans_t
           , i0  => if_ir(15)
           , i1  => if_ir(11)
           , q   => radr3(3)
           , vdd => vdd
           , vss => vss
           );

  a3_x2_23_ins : a3_x2
  port map ( i0  => no4_x1_14_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_23_sig
           , vdd => vdd
           , vss => vss
           );

  dec_shift_val_1_ins : buf_x2
  port map ( i   => fifo_dout(9)
           , q   => dec_shift_val(1)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_35_ins : na2_x1
  port map ( i0  => not_regop_t
           , i1  => aux21
           , nq  => na2_x1_35_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_785_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => rtlcarry_23(3)
           , q   => xr2_x1_785_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_503_ins : xr2_x1
  port map ( i0  => rtlcarry_20(2)
           , i1  => rtlcarry_17(2)
           , q   => xr2_x1_503_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_23_ins : inv_x2
  port map ( i   => rdata2(23)
           , nq  => not_rdata2(23)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_644_ins : xr2_x1
  port map ( i0  => xr2_x1_647_sig
           , i1  => xr2_x1_645_sig
           , q   => xr2_x1_644_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_72_ins : nao22_x1
  port map ( i0  => not_regop_t
           , i1  => ao22_x2_8_sig
           , i2  => noa22_x1_9_sig
           , nq  => fifo_din(72)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_137_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(29)
           , i1  => nxr2_x1_138_sig
           , nq  => nxr2_x1_137_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_456_ins : xr2_x1
  port map ( i0  => mtrans_list(7)
           , i1  => mtrans_list(6)
           , q   => xr2_x1_456_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_315_ins : xr2_x1
  port map ( i0  => xr2_x1_319_sig
           , i1  => xr2_x1_316_sig
           , q   => xr2_x1_315_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_26_ins : na3_x1
  port map ( i0  => exe_res(15)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_26_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_597_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_598_sig
           , q   => xr2_x1_597_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_97_ins : o2_x2
  port map ( i0  => not_if_ir(21)
           , i1  => not_aux183
           , q   => o2_x2_97_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_2_1_ins : no2_x1
  port map ( i0  => not_mtrans_list(0)
           , i1  => nxr2_x1_57_sig
           , nq  => rtlcarry_2(1)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_2_ins : na3_x1
  port map ( i0  => if_ir(25)
           , i1  => not_trans_t
           , i2  => not_mtrans_t
           , nq  => na3_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux95_ins : on12_x1
  port map ( i0  => reg_pc(21)
           , i1  => not_branch_t
           , q   => not_aux95
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_30_ins : on12_x1
  port map ( i0  => not_exe_res(29)
           , i1  => rtlcarry_50(29)
           , q   => rtlcarry_50(30)
           , vdd => vdd
           , vss => vss
           );

  wdata2_4_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(4)
           , q   => wdata2(4)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_91_ins : na3_x1
  port map ( i0  => na2_x1_71_sig
           , i1  => not_rtlsum_47(14)
           , i2  => not_if_ir(23)
           , nq  => na3_x1_91_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_268_ins : xr2_x1
  port map ( i0  => mtrans_list(7)
           , i1  => mtrans_list(6)
           , q   => xr2_x1_268_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_127_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_127_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_3_ins : inv_x2
  port map ( i   => mtrans_list(3)
           , nq  => not_mtrans_list(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_42_ins : xr2_x1
  port map ( i0  => xr2_x1_49_sig
           , i1  => xr2_x1_43_sig
           , q   => xr2_x1_42_sig
           , vdd => vdd
           , vss => vss
           );

  na4_x1_17_ins : na4_x1
  port map ( i0  => cur_state(0)
           , i1  => not_p760_120_def_0
           , i2  => cur_state(0)
           , i3  => cur_state(1)
           , nq  => na4_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_20_ins : buf_x2
  port map ( i   => fifo_dout(47)
           , q   => dec_mem_data(20)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_380_ins : xr2_x1
  port map ( i0  => mtrans_list(5)
           , i1  => mtrans_list(4)
           , q   => xr2_x1_380_sig
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_8_ins : inv_x2
  port map ( i   => if_ir(8)
           , nq  => not_if_ir(8)
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_26_ins : inv_x2
  port map ( i   => exe_res(26)
           , nq  => not_exe_res(26)
           , vdd => vdd
           , vss => vss
           );

  teq_i_ins : no2_x1
  port map ( i0  => not_aux58
           , i1  => not_aux159
           , nq  => teq_i
           , vdd => vdd
           , vss => vss
           );

  fifo_din_18_ins : buf_x2
  port map ( i   => strb_i
           , q   => fifo_din(18)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_43_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_43_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_61_ins : nxr2_x1
  port map ( i0  => xr2_x1_605_sig
           , i1  => xr2_x1_560_sig
           , nq  => nxr2_x1_61_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_71_ins : no2_x1
  port map ( i0  => if_ir(9)
           , i1  => if_ir(25)
           , nq  => no2_x1_71_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_843_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_843_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_192_ins : xr2_x1
  port map ( i0  => xr2_x1_193_sig
           , i1  => rtlcarry_38(1)
           , q   => xr2_x1_192_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_9_ins : inv_x2
  port map ( i   => mtrans_mask_shift(9)
           , nq  => not_mtrans_mask_shift(9)
           , vdd => vdd
           , vss => vss
           );

  aux134_ins : no2_x1
  port map ( i0  => not_p760_120_def_5
           , i1  => not_p760_120_def_6
           , nq  => aux134
           , vdd => vdd
           , vss => vss
           );

  orr_i_ins : no2_x1
  port map ( i0  => not_aux61
           , i1  => not_aux158
           , nq  => orr_i
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_15_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(12)
           , i4  => o2_x2_23_sig
           , q   => oa2ao222_x2_15_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_36_ins : ao2o22_x2
  port map ( i0  => not_dec2exe_push
           , i1  => not_aux148
           , i2  => not_aux146
           , i3  => not_dec2exe_push
           , q   => ao2o22_x2_36_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_702_ins : xr2_x1
  port map ( i0  => mtrans_adr_dec(0)
           , i1  => no2_x1_81_sig
           , q   => xr2_x1_702_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_34_ins : a3_x2
  port map ( i0  => no4_x1_25_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_34_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_46_ins : na2_x1
  port map ( i0  => not_if_ir(2)
           , i1  => not_mtrans_t
           , nq  => na2_x1_46_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_9_ins : oa22_x2
  port map ( i0  => o3_x2_17_sig
           , i1  => o2_x2_65_sig
           , i2  => not_regop_t
           , q   => oa22_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_796_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_796_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_514_ins : xr2_x1
  port map ( i0  => xr2_x1_516_sig
           , i1  => xr2_x1_515_sig
           , q   => xr2_x1_514_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux12_ins : inv_x2
  port map ( i   => aux12
           , nq  => not_aux12
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_2_ins : inv_x2
  port map ( i   => rdata2(2)
           , nq  => not_rdata2(2)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_14_ins : o2_x2
  port map ( i0  => not_aux77
           , i1  => not_aux166
           , q   => o2_x2_14_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_655_ins : xr2_x1
  port map ( i0  => rtlcarry_20(3)
           , i1  => rtlcarry_26(3)
           , q   => xr2_x1_655_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_83_ins : na4_x1
  port map ( i0  => o2_x2_90_sig
           , i1  => one_sig
           , i2  => o2_x2_89_sig
           , i3  => o2_x2_88_sig
           , nq  => fifo_din(83)
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_30_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_137_sig
           , i2  => o3_x2_53_sig
           , nq  => nao22_x1_30_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_467_ins : xr2_x1
  port map ( i0  => xr2_x1_469_sig
           , i1  => xr2_x1_468_sig
           , q   => xr2_x1_467_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_326_ins : xr2_x1
  port map ( i0  => rtlcarry_32(1)
           , i1  => rtlcarry_20(1)
           , q   => xr2_x1_326_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_37_ins : na3_x1
  port map ( i0  => exe_res(26)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_37_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_17_ins : no2_x1
  port map ( i0  => not_rtlcarry_8(3)
           , i1  => nxr2_x1_17_sig
           , nq  => no2_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_5_ins : na2_x1
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , nq  => na2_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_dest_2_ins : buf_x2
  port map ( i   => fifo_dout(25)
           , q   => dec_mem_dest(2)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_279_ins : xr2_x1
  port map ( i0  => xr2_x1_280_sig
           , i1  => rtlcarry_26(1)
           , q   => xr2_x1_279_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_138_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_138_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_ins : no3_x1
  port map ( i0  => a3_x2_2_sig
           , i1  => no2_x1_2_sig
           , i2  => a3_x2_sig
           , nq  => no3_x1_sig
           , vdd => vdd
           , vss => vss
           );

  aux15_ins : no2_x1
  port map ( i0  => not_if_ir(16)
           , i1  => not_aux12
           , nq  => aux15
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_53_ins : xr2_x1
  port map ( i0  => xr2_x1_55_sig
           , i1  => xr2_x1_54_sig
           , q   => xr2_x1_53_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_20_ins : buf_x2
  port map ( i   => fifo_dout(85)
           , q   => dec_op2(20)
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_31_ins : buf_x2
  port map ( i   => fifo_dout(58)
           , q   => dec_mem_data(31)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_82_ins : no2_x1
  port map ( i0  => one_sig
           , i1  => not_rtlcarry_38(3)
           , nq  => no2_x1_82_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_391_ins : xr2_x1
  port map ( i0  => rtlcarry_11(1)
           , i1  => no2_x1_31_sig
           , q   => xr2_x1_391_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_250_ins : xr2_x1
  port map ( i0  => mtrans_list(12)
           , i1  => mtrans_list(11)
           , q   => xr2_x1_250_sig
           , vdd => vdd
           , vss => vss
           );

  not_p760_120_def_0_ins : inv_x2
  port map ( i   => p760_120_def_0
           , nq  => not_p760_120_def_0
           , vdd => vdd
           , vss => vss
           );

  aux4_ins : no2_x1
  port map ( i0  => dec2if_full
           , i1  => not_reg_pcv
           , nq  => aux4
           , vdd => vdd
           , vss => vss
           );

  fifo_din_29_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(2)
           , i2  => noa2a2a23_x1_3_sig
           , nq  => fifo_din(29)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_54_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_54_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_72_ins : nxr2_x1
  port map ( i0  => xr2_x1_654_sig
           , i1  => xr2_x1_650_sig
           , nq  => nxr2_x1_72_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_16_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(16)
           , q   => wdata2(16)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_854_ins : xr2_x1
  port map ( i0  => rtlcarry_47(19)
           , i1  => exe_res(19)
           , q   => xr2_x1_854_sig
           , vdd => vdd
           , vss => vss
           );

  not_cur_state_0_ins : inv_x2
  port map ( i   => cur_state(0)
           , nq  => not_cur_state(0)
           , vdd => vdd
           , vss => vss
           );

  a4_x2_2_ins : a4_x2
  port map ( i0  => na4_x1_10_sig
           , i1  => aux72
           , i2  => not_mtrans_mask_shift(5)
           , i3  => not_mtrans_mask_shift(6)
           , q   => a4_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_26_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(23)
           , i4  => o2_x2_34_sig
           , q   => oa2ao222_x2_26_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_713_ins : xr2_x1
  port map ( i0  => rtlcarry_29(2)
           , i1  => rtlcarry_5(2)
           , q   => xr2_x1_713_sig
           , vdd => vdd
           , vss => vss
           );

  regop_t_ins : no3_x1
  port map ( i0  => na2_x1_13_sig
           , i1  => no4_x1_3_sig
           , i2  => no3_x1_3_sig
           , nq  => regop_t
           , vdd => vdd
           , vss => vss
           );

  inv_x2_106_ins : inv_x2
  port map ( i   => not_aux136
           , nq  => inv_x2_106_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_57_ins : na2_x1
  port map ( i0  => o3_x2_32_sig
           , i1  => na3_x1_81_sig
           , nq  => na2_x1_57_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_25_ins : o2_x2
  port map ( i0  => not_aux88
           , i1  => not_aux166
           , q   => o2_x2_25_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_525_ins : xr2_x1
  port map ( i0  => xr2_x1_528_sig
           , i1  => xr2_x1_526_sig
           , q   => xr2_x1_525_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_94_ins : na3_x1
  port map ( i0  => o2_x2_116_sig
           , i1  => one_sig
           , i2  => o2_x2_115_sig
           , nq  => fifo_din(94)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_666_ins : xr2_x1
  port map ( i0  => one_sig
           , i1  => exe_res(1)
           , q   => xr2_x1_666_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_478_ins : xr2_x1
  port map ( i0  => xr2_x1_481_sig
           , i1  => xr2_x1_479_sig
           , q   => xr2_x1_478_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_20_2_ins : a2_x2
  port map ( i0  => xr2_x1_252_sig
           , i1  => rtlcarry_20(1)
           , q   => rtlcarry_20(2)
           , vdd => vdd
           , vss => vss
           );

  not_aux23_ins : o2_x2
  port map ( i0  => if_ir(23)
           , i1  => not_if_ir(24)
           , q   => not_aux23
           , vdd => vdd
           , vss => vss
           );

  na3_x1_48_ins : na3_x1
  port map ( i0  => o2_x2_55_sig
           , i1  => o2_x2_54_sig
           , i2  => o2_x2_53_sig
           , nq  => na3_x1_48_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_9_ins : inv_x2
  port map ( i   => p760_120_def_4
           , nq  => inv_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_130_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(25)
           , i1  => exe_res(25)
           , nq  => nxr2_x1_130_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_337_ins : xr2_x1
  port map ( i0  => rtlcarry_20(2)
           , i1  => rtlcarry_17(2)
           , q   => xr2_x1_337_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_28_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_28_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_18_ins : nxr2_x1
  port map ( i0  => xr2_x1_177_sig
           , i1  => xr2_x1_173_sig
           , nq  => nxr2_x1_18_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_16_ins : o3_x2
  port map ( i0  => if_ir(23)
           , i1  => not_mtrans_t
           , i2  => a2_x2_20_sig
           , q   => o3_x2_16_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_590_ins : xr2_x1
  port map ( i0  => rtlcarry_20(3)
           , i1  => rtlcarry_26(3)
           , q   => xr2_x1_590_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_90_ins : o2_x2
  port map ( i0  => not_rdata2(18)
           , i1  => not_aux182
           , q   => o2_x2_90_sig
           , vdd => vdd
           , vss => vss
           );

  an12_x1_9_ins : an12_x1
  port map ( i0  => aux21
           , i1  => not_aux14
           , q   => an12_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_149_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_150_sig
           , q   => xr2_x1_149_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_18_ins : inv_x2
  port map ( i   => rdata1(18)
           , nq  => not_rdata1(18)
           , vdd => vdd
           , vss => vss
           );

  dec_op2_31_ins : buf_x2
  port map ( i   => fifo_dout(96)
           , q   => dec_op2(31)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_93_ins : no2_x1
  port map ( i0  => not_rtlcarry_26(3)
           , i1  => nxr2_x1_92_sig
           , nq  => no2_x1_93_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_83_ins : nxr2_x1
  port map ( i0  => xr2_x1_774_sig
           , i1  => xr2_x1_771_sig
           , nq  => nxr2_x1_83_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_261_ins : xr2_x1
  port map ( i0  => xr2_x1_263_sig
           , i1  => xr2_x1_262_sig
           , q   => xr2_x1_261_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_120_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_121_sig
           , q   => xr2_x1_120_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_14_ins : inv_x2
  port map ( i   => mtrans_list(14)
           , nq  => not_mtrans_list(14)
           , vdd => vdd
           , vss => vss
           );

  na4_x1_10_ins : na4_x1
  port map ( i0  => not_mtrans_mask_shift(11)
           , i1  => not_aux73
           , i2  => not_mtrans_mask_shift(8)
           , i3  => on12_x1_sig
           , nq  => na4_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_5_ins : a3_x2
  port map ( i0  => not_mtrans_mask_shift(7)
           , i1  => not_mtrans_mask_shift(10)
           , i2  => not_mtrans_mask_shift(11)
           , q   => a3_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_64_ins : xr2_x1
  port map ( i0  => rtlcarry_26(2)
           , i1  => xr2_x1_65_sig
           , q   => xr2_x1_64_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_65_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_65_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_19_ins : no3_x1
  port map ( i0  => not_mtrans_mask_shift(10)
           , i1  => not_mtrans_mask(10)
           , i2  => not_mtrans_list(10)
           , nq  => no3_x1_19_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_27_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(27)
           , q   => wdata2(27)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_865_ins : xr2_x1
  port map ( i0  => rtlcarry_47(30)
           , i1  => exe_res(30)
           , q   => xr2_x1_865_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_14_ins : o3_x2
  port map ( i0  => not_mtrans_mask(14)
           , i1  => not_mtrans_list(14)
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask_shift(14)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_1_ins : inv_x2
  port map ( i   => if_ir(1)
           , nq  => not_if_ir(1)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_37_ins : oa2ao222_x2
  port map ( i0  => xr2_x1_619_sig
           , i1  => rtlcarry_0(3)
           , i2  => xr2_x1_606_sig
           , i3  => rtlcarry_0(3)
           , i4  => mtrans_adr_dec(0)
           , q   => oa2ao222_x2_37_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_130_ins : o2_x2
  port map ( i0  => exe_res(14)
           , i1  => not_aux23
           , q   => o2_x2_130_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_68_ins : na2_x1
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , nq  => na2_x1_68_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_2_ins : inv_x2
  port map ( i   => mtrans_mask_shift(2)
           , nq  => not_mtrans_mask_shift(2)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_15_ins : oa22_x2
  port map ( i0  => a2_x2_5_sig
           , i1  => aux71
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(15)
           , vdd => vdd
           , vss => vss
           );

  not_aux203_ins : a2_x2
  port map ( i0  => not_mtrans_mask_shift(12)
           , i1  => not_mtrans_mask_shift(13)
           , q   => not_aux203
           , vdd => vdd
           , vss => vss
           );

  fifo_din_11_ins : buf_x2
  port map ( i   => shift_val(3)
           , q   => fifo_din(11)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_724_ins : xr2_x1
  port map ( i0  => rtlcarry_48(5)
           , i1  => xr2_x1_725_sig
           , q   => xr2_x1_724_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_2_ins : oa22_x2
  port map ( i0  => na3_x1_6_sig
           , i1  => not_mtrans_mask_shift(6)
           , i2  => na3_x1_5_sig
           , q   => oa22_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_36_ins : o2_x2
  port map ( i0  => not_aux99
           , i1  => not_aux166
           , q   => o2_x2_36_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_3_ins : ao22_x2
  port map ( i0  => nao22_x1_3_sig
           , i1  => ao22_x2_4_sig
           , i2  => reset_n
           , q   => ao22_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_536_ins : xr2_x1
  port map ( i0  => rtlcarry_5(2)
           , i1  => rtlcarry_32(2)
           , q   => xr2_x1_536_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_9_ins : noa22_x1
  port map ( i0  => na2_x1_47_sig
           , i1  => no2_x1_68_sig
           , i2  => zero_sig
           , nq  => noa22_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_677_ins : xr2_x1
  port map ( i0  => mtrans_adr_dec(0)
           , i1  => xr2_x1_678_sig
           , q   => xr2_x1_677_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_489_ins : xr2_x1
  port map ( i0  => rtlcarry_32(1)
           , i1  => rtlcarry_20(1)
           , q   => xr2_x1_489_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_35_3_ins : a2_x2
  port map ( i0  => xr2_x1_194_sig
           , i1  => rtlcarry_35(2)
           , q   => rtlcarry_35(3)
           , vdd => vdd
           , vss => vss
           );

  not_aux34_ins : o2_x2
  port map ( i0  => not_trans_t
           , i1  => not_if_ir(25)
           , q   => not_aux34
           , vdd => vdd
           , vss => vss
           );

  na3_x1_59_ins : na3_x1
  port map ( i0  => not_aux112
           , i1  => not_mtrans_t
           , i2  => na3_x1_60_sig
           , nq  => na3_x1_59_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_109_ins : buf_x2
  port map ( i   => op1(12)
           , q   => fifo_din(109)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_141_ins : nxr2_x1
  port map ( i0  => a2_x2_30_sig
           , i1  => nxr2_x1_142_sig
           , nq  => nxr2_x1_141_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_460_ins : xr2_x1
  port map ( i0  => mtrans_list(1)
           , i1  => mtrans_list(0)
           , q   => xr2_x1_460_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_348_ins : xr2_x1
  port map ( i0  => xr2_x1_350_sig
           , i1  => xr2_x1_349_sig
           , q   => xr2_x1_348_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_207_ins : xr2_x1
  port map ( i0  => xr2_x1_209_sig
           , i1  => xr2_x1_208_sig
           , q   => xr2_x1_207_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_29_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(15)
           , i1  => exe_res(15)
           , nq  => nxr2_x1_29_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_5_ins : nao2o22_x1
  port map ( i0  => an12_x1_2_sig
           , i1  => nxr2_x1_3_sig
           , i2  => not_rtlcarry_48(4)
           , i3  => xr2_x1_52_sig
           , nq  => rtlcarry_48(5)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_30_ins : na3_x1
  port map ( i0  => exe_res(19)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_30_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_3_ins : buf_x2
  port map ( i   => fifo_dout(68)
           , q   => dec_op2(3)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_39_ins : no2_x1
  port map ( i0  => not_aux188
           , i1  => not_op1(3)
           , nq  => no2_x1_39_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_27_ins : o3_x2
  port map ( i0  => not_mtrans_mask_shift(8)
           , i1  => not_mtrans_mask(8)
           , i2  => not_mtrans_list(8)
           , q   => o3_x2_27_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_10_ins : no2_x1
  port map ( i0  => not_rtlcarry_29(3)
           , i1  => nxr2_x1_10_sig
           , nq  => no2_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_29_ins : inv_x2
  port map ( i   => rdata1(29)
           , nq  => not_rdata1(29)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_272_ins : xr2_x1
  port map ( i0  => mtrans_list(13)
           , i1  => mtrans_list(12)
           , q   => xr2_x1_272_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_131_ins : xr2_x1
  port map ( i0  => xr2_x1_133_sig
           , i1  => xr2_x1_132_sig
           , q   => xr2_x1_131_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_8_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux6_ins : o3_x2
  port map ( i0  => not_aux4
           , i1  => not_operv
           , i2  => p760_120_reddef_194
           , q   => not_aux6
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_75_ins : xr2_x1
  port map ( i0  => mtrans_adr_dec(0)
           , i1  => zero_sig
           , q   => xr2_x1_75_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_76_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_76_sig
           , vdd => vdd
           , vss => vss
           );

  na4_x1_21_ins : na4_x1
  port map ( i0  => o2_x2_123_sig
           , i1  => exe_wb
           , i2  => oa22_x2_12_sig
           , i3  => o2_x2_122_sig
           , nq  => na4_x1_21_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_94_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(7)
           , i1  => exe_res(7)
           , nq  => nxr2_x1_94_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_30_ins : inv_x2
  port map ( i   => exe_res(30)
           , nq  => not_exe_res(30)
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_15_ins : ao22_x2
  port map ( i0  => nxr2_x1_141_sig
           , i1  => not_aux29
           , i2  => o3_x2_55_sig
           , q   => ao22_x2_15_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_17_2_ins : a2_x2
  port map ( i0  => xr2_x1_273_sig
           , i1  => rtlcarry_17(1)
           , q   => rtlcarry_17(2)
           , vdd => vdd
           , vss => vss
           );

  mvn_i_ins : no2_x1
  port map ( i0  => not_aux62
           , i1  => not_aux159
           , nq  => mvn_i
           , vdd => vdd
           , vss => vss
           );

  dec_op1_15_ins : buf_x2
  port map ( i   => fifo_dout(112)
           , q   => dec_op1(15)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_22_ins : nao22_x1
  port map ( i0  => if_ir(23)
           , i1  => not_mtrans_t
           , i2  => not_if_ir(24)
           , nq  => fifo_din(22)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_735_ins : xr2_x1
  port map ( i0  => rtlcarry_8(3)
           , i1  => rtlcarry_5(3)
           , q   => xr2_x1_735_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_406_ins : xr2_x1
  port map ( i0  => rtlcarry_32(2)
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_406_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_47_ins : o2_x2
  port map ( i0  => not_mtrans_mask_shift(15)
           , i1  => not_mtrans_mask(15)
           , q   => o2_x2_47_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_547_ins : xr2_x1
  port map ( i0  => rtlcarry_20(3)
           , i1  => rtlcarry_26(3)
           , q   => xr2_x1_547_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_50_ins : na2_x1
  port map ( i0  => if_ir(25)
           , i1  => not_if_ir(7)
           , nq  => na2_x1_50_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_688_ins : xr2_x1
  port map ( i0  => xr2_x1_691_sig
           , i1  => xr2_x1_689_sig
           , q   => xr2_x1_688_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_13_ins : on12_x1
  port map ( i0  => not_exe_res(12)
           , i1  => rtlcarry_47(12)
           , q   => rtlcarry_47(13)
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_4_ins : buf_x2
  port map ( i   => fifo_dout(31)
           , q   => dec_mem_data(4)
           , vdd => vdd
           , vss => vss
           );

  inval1_ins : nao22_x1
  port map ( i0  => a2_x2_24_sig
           , i1  => ao2o22_x2_36_sig
           , i2  => na4_x1_20_sig
           , nq  => inval1
           , vdd => vdd
           , vss => vss
           );

  o3_x2_38_ins : o3_x2
  port map ( i0  => not_exe_res(12)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_38_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_7_ins : oa22_x2
  port map ( i0  => xr2_x1_845_sig
           , i1  => aux29
           , i2  => na2_x1_65_sig
           , q   => wdata1(7)
           , vdd => vdd
           , vss => vss
           );

  no4_x1_3_ins : no4_x1
  port map ( i0  => if_ir(24)
           , i1  => if_ir(22)
           , i2  => not_aux157
           , i3  => if_ir(26)
           , nq  => no4_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_359_ins : xr2_x1
  port map ( i0  => xr2_x1_361_sig
           , i1  => xr2_x1_360_sig
           , q   => xr2_x1_359_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_218_ins : xr2_x1
  port map ( i0  => mtrans_list(15)
           , i1  => mtrans_list(13)
           , q   => xr2_x1_218_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_2_ins : inv_x2
  port map ( i   => aux43
           , nq  => inv_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_41_ins : na3_x1
  port map ( i0  => exe_res(30)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_41_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_471_ins : xr2_x1
  port map ( i0  => xr2_x1_473_sig
           , i1  => xr2_x1_472_sig
           , q   => xr2_x1_471_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_330_ins : xr2_x1
  port map ( i0  => rtlcarry_17(1)
           , i1  => no2_x1_29_sig
           , q   => xr2_x1_330_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_21_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_21_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_11_ins : nxr2_x1
  port map ( i0  => xr2_x1_94_sig
           , i1  => xr2_x1_93_sig
           , nq  => nxr2_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  an12_x1_2_ins : an12_x1
  port map ( i0  => nxr2_x1_4_sig
           , i1  => not_rtlcarry_48(4)
           , q   => an12_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_283_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => rtlcarry_41(2)
           , q   => xr2_x1_283_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_142_ins : xr2_x1
  port map ( i0  => xr2_x1_148_sig
           , i1  => xr2_x1_143_sig
           , q   => xr2_x1_142_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_86_ins : xr2_x1
  port map ( i0  => no2_x1_10_sig
           , i1  => xr2_x1_87_sig
           , q   => xr2_x1_86_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_11_ins : inv_x2
  port map ( i   => rdata1(11)
           , nq  => not_rdata1(11)
           , vdd => vdd
           , vss => vss
           );

  aux48_ins : na2_x1
  port map ( i0  => if_ir(31)
           , i1  => if_ir(30)
           , nq  => aux48
           , vdd => vdd
           , vss => vss
           );

  inv_x2_87_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_87_sig
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_18_ins : inv_x2
  port map ( i   => if_ir(18)
           , nq  => not_if_ir(18)
           , vdd => vdd
           , vss => vss
           );

  no3_x1_12_ins : no3_x1
  port map ( i0  => not_cond
           , i1  => not_aux1
           , i2  => not_operv
           , nq  => no3_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_20_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(20)
           , q   => wdata2(20)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_605_ins : xr2_x1
  port map ( i0  => xr2_x1_632_sig
           , i1  => oa2ao222_x2_37_sig
           , q   => xr2_x1_605_sig
           , vdd => vdd
           , vss => vss
           );

  zero_sig_ins : zero_x0
  port map ( nq  => zero_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_746_ins : xr2_x1
  port map ( i0  => rtlcarry_2(3)
           , i1  => xr2_x1_747_sig
           , q   => xr2_x1_746_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_30_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(27)
           , i4  => o2_x2_38_sig
           , q   => oa2ao222_x2_30_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op1_26_ins : buf_x2
  port map ( i   => fifo_dout(123)
           , q   => dec_op1(26)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_33_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(6)
           , i2  => noa2a2a23_x1_6_sig
           , nq  => fifo_din(33)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_61_ins : na2_x1
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , nq  => na2_x1_61_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_699_ins : xr2_x1
  port map ( i0  => xr2_x1_703_sig
           , i1  => xr2_x1_700_sig
           , q   => xr2_x1_699_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_558_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => rtlcarry_14(3)
           , q   => xr2_x1_558_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_58_ins : o2_x2
  port map ( i0  => rdata2(0)
           , i1  => if_ir(25)
           , q   => o2_x2_58_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_417_ins : xr2_x1
  port map ( i0  => mtrans_list(10)
           , i1  => mtrans_list(9)
           , q   => xr2_x1_417_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_110_ins : inv_x2
  port map ( i   => aux39
           , nq  => inv_x2_110_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_670_ins : xr2_x1
  port map ( i0  => mtrans_list(11)
           , i1  => mtrans_list(10)
           , q   => xr2_x1_670_sig
           , vdd => vdd
           , vss => vss
           );

  cur_state_0_ins : sff1_x4
  port map ( ck  => ck
           , i   => nao22_x1_4_sig
           , q   => cur_state(0)
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_3_ins : nao22_x1
  port map ( i0  => not_cur_state(1)
           , i1  => not_aux200
           , i2  => a4_x2_5_sig
           , nq  => nao22_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_2_ins : noa22_x1
  port map ( i0  => mtrans_mask_shift(9)
           , i1  => not_mtrans_mask_shift(8)
           , i2  => aux163
           , nq  => noa22_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_5_ins : inv_x2
  port map ( i   => rdata1(5)
           , nq  => not_rdata1(5)
           , vdd => vdd
           , vss => vss
           );

  not_op1_5_ins : inv_x2
  port map ( i   => op1(5)
           , nq  => not_op1(5)
           , vdd => vdd
           , vss => vss
           );

  not_aux178_ins : na2_x1
  port map ( i0  => not_mtrans_t
           , i1  => trans_t
           , nq  => not_aux178
           , vdd => vdd
           , vss => vss
           );

  not_aux56_ins : o2_x2
  port map ( i0  => not_aux53
           , i1  => not_if_ir(23)
           , q   => not_aux56
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_24_ins : on12_x1
  port map ( i0  => not_exe_res(23)
           , i1  => rtlcarry_47(23)
           , q   => rtlcarry_47(24)
           , vdd => vdd
           , vss => vss
           );

  dec2if_push_ins : na4_x1
  port map ( i0  => na3_x1_76_sig
           , i1  => ao22_x2_14_sig
           , i2  => na3_x1_75_sig
           , i3  => na3_x1_74_sig
           , nq  => dec2if_push
           , vdd => vdd
           , vss => vss
           );

  fifo_din_102_ins : buf_x2
  port map ( i   => op1(5)
           , q   => fifo_din(102)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_52_ins : na3_x1
  port map ( i0  => not_bic_i
           , i1  => not_aux132
           , i2  => not_sbc_i
           , nq  => na3_x1_52_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_6_ins : no3_x1
  port map ( i0  => oa2ao222_x2_36_sig
           , i1  => not_cur_state(0)
           , i2  => cur_state(1)
           , nq  => no3_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_229_ins : xr2_x1
  port map ( i0  => mtrans_list(13)
           , i1  => mtrans_list(12)
           , q   => xr2_x1_229_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_49_ins : o3_x2
  port map ( i0  => not_exe_res(25)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_49_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_20_ins : o3_x2
  port map ( i0  => if_ir(23)
           , i1  => not_mtrans_t
           , i2  => a2_x2_22_sig
           , q   => o3_x2_20_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_14_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_52_sig
           , i1  => rdata3(14)
           , i2  => inv_x2_51_sig
           , i3  => op1(14)
           , i4  => op1(14)
           , i5  => inv_x2_50_sig
           , nq  => noa2a2a23_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_8_ins : no2_x1
  port map ( i0  => not_if_ir(8)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(8)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_22_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(8)
           , i1  => exe_res(8)
           , nq  => nxr2_x1_22_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_200_ins : xr2_x1
  port map ( i0  => rtlcarry_35(1)
           , i1  => rtlcarry_38(1)
           , q   => xr2_x1_200_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_341_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => rtlcarry_41(2)
           , q   => xr2_x1_341_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_32_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_32_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_482_ins : xr2_x1
  port map ( i0  => rtlcarry_2(1)
           , i1  => rtlcarry_11(1)
           , q   => xr2_x1_482_sig
           , vdd => vdd
           , vss => vss
           );

  op1_8_ins : na3_x1
  port map ( i0  => ao2o22_x2_9_sig
           , i1  => na3_x1_19_sig
           , i2  => oa2ao222_x2_11_sig
           , nq  => op1(8)
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_22_ins : inv_x2
  port map ( i   => rdata1(22)
           , nq  => not_rdata1(22)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_8_ins : nxr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , nq  => nxr2_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_97_ins : xr2_x1
  port map ( i0  => xr2_x1_99_sig
           , i1  => xr2_x1_98_sig
           , q   => xr2_x1_97_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_153_ins : xr2_x1
  port map ( i0  => rtlcarry_17(3)
           , i1  => rtlcarry_35(3)
           , q   => xr2_x1_153_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_294_ins : xr2_x1
  port map ( i0  => mtrans_list(8)
           , i1  => mtrans_list(7)
           , q   => xr2_x1_294_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_804_ins : xr2_x1
  port map ( i0  => no2_x1_90_sig
           , i1  => xr2_x1_805_sig
           , q   => xr2_x1_804_sig
           , vdd => vdd
           , vss => vss
           );

  inval_adr1_2_ins : nao22_x1
  port map ( i0  => regop_t
           , i1  => an12_x1_8_sig
           , i2  => not_aux20
           , nq  => inval_adr1(2)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_98_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_98_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_8_ins : on12_x1
  port map ( i0  => not_exe_res(7)
           , i1  => rtlcarry_50(7)
           , q   => rtlcarry_50(8)
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_29_ins : inv_x2
  port map ( i   => if_ir(29)
           , nq  => not_if_ir(29)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_8_ins : o2_x2
  port map ( i0  => not_aux162
           , i1  => not_mtrans_t
           , q   => not_mtrans_mask(8)
           , vdd => vdd
           , vss => vss
           );

  wdata2_31_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(31)
           , q   => wdata2(31)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_616_ins : xr2_x1
  port map ( i0  => xr2_x1_618_sig
           , i1  => xr2_x1_617_sig
           , q   => xr2_x1_616_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_44_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(17)
           , i2  => noa2a2a23_x1_17_sig
           , nq  => fifo_din(44)
           , vdd => vdd
           , vss => vss
           );

  mx3_x2_ins : mx3_x2
  port map ( cmd0 => not_if_ir(29)
           , cmd1 => if_ir(30)
           , i0   => inv_x2_3_sig
           , i1   => nao2o22_x1_sig
           , i2   => inv_x2_2_sig
           , q    => mx3_x2_sig
           , vdd  => vdd
           , vss  => vss
           );

  rtlcarry_5_2_ins : a2_x2
  port map ( i0  => xr2_x1_387_sig
           , i1  => rtlcarry_5(1)
           , q   => rtlcarry_5(2)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_757_ins : xr2_x1
  port map ( i0  => xr2_x1_761_sig
           , i1  => xr2_x1_758_sig
           , q   => xr2_x1_757_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_69_ins : o2_x2
  port map ( i0  => not_rdata2(11)
           , i1  => not_aux181
           , q   => o2_x2_69_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_569_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_569_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_428_ins : xr2_x1
  port map ( i0  => rtlcarry_26(1)
           , i1  => rtlcarry_35(1)
           , q   => xr2_x1_428_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_109_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(15)
           , i1  => nxr2_x1_110_sig
           , nq  => nxr2_x1_109_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_14_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_851_sig
           , i3  => no2_x1_104_sig
           , nq  => no4_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_72_ins : na2_x1
  port map ( i0  => if_ir(2)
           , i1  => not_mtrans_t
           , nq  => na2_x1_72_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_681_ins : xr2_x1
  port map ( i0  => xr2_x1_684_sig
           , i1  => xr2_x1_682_sig
           , q   => xr2_x1_681_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_11_ins : oa22_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => exe_res(0)
           , q   => oa22_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_540_ins : xr2_x1
  port map ( i0  => rtlcarry_11(2)
           , i1  => rtlcarry_14(2)
           , q   => xr2_x1_540_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_40_ins : o2_x2
  port map ( i0  => not_aux103
           , i1  => not_aux166
           , q   => o2_x2_40_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux67_ins : o2_x2
  port map ( i0  => fifo_dout(25)
           , i1  => not_aux66
           , q   => not_aux67
           , vdd => vdd
           , vss => vss
           );

  no2_x1_9_ins : no2_x1
  port map ( i0  => not_rtlcarry_32(3)
           , i1  => nxr2_x1_9_sig
           , nq  => no2_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_113_ins : buf_x2
  port map ( i   => op1(16)
           , q   => fifo_din(113)
           , vdd => vdd
           , vss => vss
           );

  not_aux160_ins : o2_x2
  port map ( i0  => if_ir(22)
           , i1  => not_trans_t
           , q   => not_aux160
           , vdd => vdd
           , vss => vss
           );

  o3_x2_31_ins : o3_x2
  port map ( i0  => not_exe_res(1)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_31_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_0_ins : a3_x2
  port map ( i0  => oa22_x2_11_sig
           , i1  => a3_x2_16_sig
           , i2  => na2_x1_55_sig
           , q   => wdata1(0)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_63_ins : na3_x1
  port map ( i0  => no2_x1_49_sig
           , i1  => not_mtrans_t
           , i2  => na3_x1_64_sig
           , nq  => na3_x1_63_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_43_ins : no2_x1
  port map ( i0  => if_ir(3)
           , i1  => not_if_ir(25)
           , nq  => no2_x1_43_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_25_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_85_sig
           , i1  => rdata3(25)
           , i2  => inv_x2_84_sig
           , i3  => op1(25)
           , i4  => op1(25)
           , i5  => inv_x2_83_sig
           , nq  => noa2a2a23_x1_25_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_15_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_15_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_15_ins : a2_x2
  port map ( i0  => aux195
           , i1  => cur_state(0)
           , q   => a2_x2_15_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_14_ins : xr2_x1
  port map ( i0  => mtrans_list(15)
           , i1  => mtrans_list(13)
           , q   => xr2_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_211_ins : xr2_x1
  port map ( i0  => xr2_x1_213_sig
           , i1  => xr2_x1_212_sig
           , q   => xr2_x1_211_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_352_ins : xr2_x1
  port map ( i0  => mtrans_list(10)
           , i1  => mtrans_list(9)
           , q   => xr2_x1_352_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_493_ins : xr2_x1
  port map ( i0  => rtlcarry_23(2)
           , i1  => rtlcarry_26(2)
           , q   => xr2_x1_493_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_109_ins : o2_x2
  port map ( i0  => not_rdata2(26)
           , i1  => not_aux181
           , q   => o2_x2_109_sig
           , vdd => vdd
           , vss => vss
           );

  o4_x2_6_ins : o4_x2
  port map ( i0  => if_ir(5)
           , i1  => not_rdata2(5)
           , i2  => not_aux177
           , i3  => not_if_ir(25)
           , q   => o4_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_8_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_34_sig
           , i1  => rdata3(8)
           , i2  => inv_x2_33_sig
           , i3  => op1(8)
           , i4  => op1(8)
           , i5  => inv_x2_32_sig
           , nq  => noa2a2a23_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_164_ins : xr2_x1
  port map ( i0  => rtlcarry_32(3)
           , i1  => rtlcarry_17(3)
           , q   => xr2_x1_164_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_33_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(19)
           , i1  => exe_res(19)
           , nq  => nxr2_x1_33_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_815_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_815_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_18_ins : na2_x1
  port map ( i0  => if_ir(25)
           , i1  => not_if_ir(9)
           , nq  => na2_x1_18_sig
           , vdd => vdd
           , vss => vss
           );

  aux41_ins : no2_x1
  port map ( i0  => not_mtrans_t
           , i1  => o4_x2_3_sig
           , nq  => aux41
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_627_ins : xr2_x1
  port map ( i0  => rtlcarry_2(3)
           , i1  => xr2_x1_628_sig
           , q   => xr2_x1_627_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_55_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(28)
           , i2  => noa2a2a23_x1_28_sig
           , nq  => fifo_din(55)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_80_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_80_sig
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_11_ins : inv_x2
  port map ( i   => if_ir(11)
           , nq  => not_if_ir(11)
           , vdd => vdd
           , vss => vss
           );

  not_aux106_ins : o2_x2
  port map ( i0  => not_if_ir(0)
           , i1  => not_branch_t
           , q   => not_aux106
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_768_ins : xr2_x1
  port map ( i0  => xr2_x1_802_sig
           , i1  => xr2_x1_769_sig
           , q   => xr2_x1_768_sig
           , vdd => vdd
           , vss => vss
           );

  op1_16_ins : na3_x1
  port map ( i0  => ao2o22_x2_17_sig
           , i1  => na3_x1_27_sig
           , i2  => oa2ao222_x2_19_sig
           , nq  => op1(16)
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_35_3_ins : inv_x2
  port map ( i   => rtlcarry_35(3)
           , nq  => not_rtlcarry_35(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_439_ins : xr2_x1
  port map ( i0  => rtlcarry_26(2)
           , i1  => xr2_x1_440_sig
           , q   => xr2_x1_439_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_105_ins : no2_x1
  port map ( i0  => exe_res(17)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_105_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_25_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_862_sig
           , i3  => no2_x1_115_sig
           , nq  => no4_x1_25_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_692_ins : xr2_x1
  port map ( i0  => rtlcarry_8(1)
           , i1  => rtlcarry_17(1)
           , q   => xr2_x1_692_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_551_ins : xr2_x1
  port map ( i0  => rtlcarry_0(3)
           , i1  => xr2_x1_552_sig
           , q   => xr2_x1_551_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_51_ins : o2_x2
  port map ( i0  => not_mtrans_mask_shift(6)
           , i1  => not_mtrans_mask(6)
           , q   => o2_x2_51_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_13_ins : on12_x1
  port map ( i0  => not_exe_res(12)
           , i1  => rtlcarry_50(12)
           , q   => rtlcarry_50(13)
           , vdd => vdd
           , vss => vss
           );

  not_aux78_ins : on12_x1
  port map ( i0  => reg_pc(4)
           , i1  => not_branch_t
           , q   => not_aux78
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_8_3_ins : inv_x2
  port map ( i   => rtlcarry_8(3)
           , nq  => not_rtlcarry_8(3)
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_48_5_ins : inv_x2
  port map ( i   => rtlcarry_48(5)
           , nq  => not_rtlcarry_48(5)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_410_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => xr2_x1_411_sig
           , q   => xr2_x1_410_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_15_ins : o2_x2
  port map ( i0  => nao22_x1_16_sig
           , i1  => a3_x2_22_sig
           , q   => wdata1(15)
           , vdd => vdd
           , vss => vss
           );

  dec_shift_asr_ins : buf_x2
  port map ( i   => fifo_dout(15)
           , q   => dec_shift_asr
           , vdd => vdd
           , vss => vss
           );

  dec_op1_6_ins : buf_x2
  port map ( i   => fifo_dout(103)
           , q   => dec_op1(6)
           , vdd => vdd
           , vss => vss
           );

  not_op1_16_ins : inv_x2
  port map ( i   => op1(16)
           , nq  => not_op1(16)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_8_ins : on12_x1
  port map ( i0  => not_exe_res(7)
           , i1  => rtlcarry_47(7)
           , q   => rtlcarry_47(8)
           , vdd => vdd
           , vss => vss
           );

  a2_x2_26_ins : a2_x2
  port map ( i0  => not_exe_res(0)
           , i1  => not_aux26
           , q   => a2_x2_26_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_74_ins : na3_x1
  port map ( i0  => aux4
           , i1  => not_cur_state(1)
           , i2  => not_cur_state(0)
           , nq  => na3_x1_74_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_124_ins : buf_x2
  port map ( i   => op1(27)
           , q   => fifo_din(124)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_54_ins : no2_x1
  port map ( i0  => not_aux107
           , i1  => not_if_ir(6)
           , nq  => no2_x1_54_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_26_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_26_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_9_ins : o3_x2
  port map ( i0  => if_ir(5)
           , i1  => not_aux125
           , i2  => not_if_ir(6)
           , q   => o3_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_25_ins : xr2_x1
  port map ( i0  => xr2_x1_27_sig
           , i1  => xr2_x1_26_sig
           , q   => xr2_x1_25_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_222_ins : xr2_x1
  port map ( i0  => rtlcarry_41(1)
           , i1  => no2_x1_24_sig
           , q   => xr2_x1_222_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_363_ins : xr2_x1
  port map ( i0  => rtlcarry_41(1)
           , i1  => rtlcarry_14(1)
           , q   => xr2_x1_363_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_19_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux92
           , i2  => not_rdata1(18)
           , i3  => not_aux169
           , q   => ao2o22_x2_19_sig
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_1_ins : no2_x1
  port map ( i0  => not_if_ir(1)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(1)
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_7_ins : inv_x2
  port map ( i   => exe_res(7)
           , nq  => not_exe_res(7)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_175_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_175_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_19_ins : a2_x2
  port map ( i0  => nxr2_x1_32_sig
           , i1  => rtlcarry_48(18)
           , q   => rtlcarry_48(19)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_44_ins : nxr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => mtrans_list(15)
           , nq  => nxr2_x1_44_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_826_ins : xr2_x1
  port map ( i0  => rtlcarry_5(3)
           , i1  => xr2_x1_827_sig
           , q   => xr2_x1_826_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_42_ins : o3_x2
  port map ( i0  => not_exe_res(18)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_42_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_6_ins : na2_x1
  port map ( i0  => not_rsc_i
           , i1  => not_rsb_i
           , nq  => fifo_din(6)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_29_ins : na2_x1
  port map ( i0  => not_sub_i
           , i1  => not_cmp_i
           , nq  => na2_x1_29_sig
           , vdd => vdd
           , vss => vss
           );

  op1_1_ins : na3_x1
  port map ( i0  => ao2o22_x2_2_sig
           , i1  => na3_x1_12_sig
           , i2  => oa2ao222_x2_4_sig
           , nq  => op1(1)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_90_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_90_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_17_ins : a3_x2
  port map ( i0  => no4_x1_5_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_17_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_638_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_638_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_66_ins : nao22_x1
  port map ( i0  => not_regop_t
           , i1  => ao22_x2_7_sig
           , i2  => noa22_x1_8_sig
           , nq  => fifo_din(66)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_91_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_91_sig
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_22_ins : inv_x2
  port map ( i   => if_ir(22)
           , nq  => not_if_ir(22)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_1_ins : oa22_x2
  port map ( i0  => a2_x2_12_sig
           , i1  => o2_x2_9_sig
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(1)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_23_3_ins : a2_x2
  port map ( i0  => xr2_x1_240_sig
           , i1  => rtlcarry_23(2)
           , q   => rtlcarry_23(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_779_ins : xr2_x1
  port map ( i0  => rtlcarry_20(3)
           , i1  => rtlcarry_26(3)
           , q   => xr2_x1_779_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_5_ins : on12_x1
  port map ( i0  => an12_x1_5_sig
           , i1  => not_operv
           , q   => on12_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op1_30_ins : buf_x2
  port map ( i   => fifo_dout(127)
           , q   => dec_op1(30)
           , vdd => vdd
           , vss => vss
           );

  op1_27_ins : na3_x1
  port map ( i0  => ao2o22_x2_28_sig
           , i1  => na3_x1_38_sig
           , i2  => oa2ao222_x2_30_sig
           , nq  => op1(27)
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_17_ins : inv_x2
  port map ( i   => rdata2(17)
           , nq  => not_rdata2(17)
           , vdd => vdd
           , vss => vss
           );

  not_aux117_ins : o2_x2
  port map ( i0  => not_if_ir(7)
           , i1  => not_branch_t
           , q   => not_aux117
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_750_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_750_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_13_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_103_sig
           , i2  => o3_x2_38_sig
           , nq  => nao22_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_116_ins : no2_x1
  port map ( i0  => exe_res(28)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_116_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_562_ins : xr2_x1
  port map ( i0  => no2_x1_59_sig
           , i1  => xr2_x1_563_sig
           , q   => xr2_x1_562_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_50_24_ins : on12_x1
  port map ( i0  => not_exe_res(23)
           , i1  => rtlcarry_50(23)
           , q   => rtlcarry_50(24)
           , vdd => vdd
           , vss => vss
           );

  not_aux89_ins : on12_x1
  port map ( i0  => reg_pc(15)
           , i1  => not_branch_t
           , q   => not_aux89
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_309_ins : xr2_x1
  port map ( i0  => rtlcarry_17(2)
           , i1  => rtlcarry_29(2)
           , q   => xr2_x1_309_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_102_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(11)
           , i1  => exe_res(11)
           , nq  => nxr2_x1_102_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_26_ins : o2_x2
  port map ( i0  => nao22_x1_27_sig
           , i1  => a3_x2_33_sig
           , q   => wdata1(26)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_62_ins : o2_x2
  port map ( i0  => rdata2(2)
           , i1  => if_ir(25)
           , q   => o2_x2_62_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_14_ins : buf_x2
  port map ( i   => fifo_dout(41)
           , q   => dec_mem_data(14)
           , vdd => vdd
           , vss => vss
           );

  not_op1_27_ins : inv_x2
  port map ( i   => op1(27)
           , nq  => not_op1(27)
           , vdd => vdd
           , vss => vss
           );

  not_aux182_ins : o2_x2
  port map ( i0  => not_aux177
           , i1  => not_if_ir(25)
           , q   => not_aux182
           , vdd => vdd
           , vss => vss
           );

  not_aux60_ins : o2_x2
  port map ( i0  => if_ir(23)
           , i1  => not_aux59
           , q   => not_aux60
           , vdd => vdd
           , vss => vss
           );

  no2_x1_2_ins : no2_x1
  port map ( i0  => not_rvalid1
           , i1  => not_trans_t
           , nq  => no2_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_421_ins : xr2_x1
  port map ( i0  => mtrans_list(6)
           , i1  => mtrans_list(5)
           , q   => xr2_x1_421_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_65_ins : no2_x1
  port map ( i0  => not_rtlcarry_8(3)
           , i1  => nxr2_x1_71_sig
           , nq  => no2_x1_65_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_37_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_37_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_36_ins : xr2_x1
  port map ( i0  => rtlcarry_50(3)
           , i1  => exe_res(3)
           , q   => xr2_x1_36_sig
           , vdd => vdd
           , vss => vss
           );

  na4_x1_4_ins : na4_x1
  port map ( i0  => not_add_i
           , i1  => not_aux193
           , i2  => not_and_i
           , i3  => inv_x2_sig
           , nq  => na4_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_233_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => mtrans_list(15)
           , q   => xr2_x1_233_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_374_ins : xr2_x1
  port map ( i0  => rtlcarry_14(2)
           , i1  => rtlcarry_29(2)
           , q   => xr2_x1_374_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_85_ins : na3_x1
  port map ( i0  => na2_x1_64_sig
           , i1  => not_rtlsum_47(6)
           , i2  => not_if_ir(23)
           , nq  => na3_x1_85_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_186_ins : xr2_x1
  port map ( i0  => rtlcarry_14(3)
           , i1  => xr2_x1_187_sig
           , q   => xr2_x1_186_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_55_ins : nxr2_x1
  port map ( i0  => xr2_x1_345_sig
           , i1  => xr2_x1_343_sig
           , nq  => nxr2_x1_55_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_53_ins : o3_x2
  port map ( i0  => not_exe_res(29)
           , i1  => not_exe_wb
           , i2  => not_aux27
           , q   => o3_x2_53_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_102_ins : o2_x2
  port map ( i0  => not_rdata2(22)
           , i1  => not_aux182
           , q   => o2_x2_102_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_ins : inv_x2
  port map ( i   => orr_i
           , nq  => inv_x2_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_837_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_837_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_77_ins : na4_x1
  port map ( i0  => o2_x2_72_sig
           , i1  => one_sig
           , i2  => o2_x2_71_sig
           , i3  => o2_x2_70_sig
           , nq  => fifo_din(77)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_649_ins : xr2_x1
  port map ( i0  => no2_x1_67_sig
           , i1  => no2_x1_66_sig
           , q   => xr2_x1_649_sig
           , vdd => vdd
           , vss => vss
           );

  dec_comp_op1_ins : buf_x2
  port map ( i   => fifo_dout(6)
           , q   => dec_comp_op1
           , vdd => vdd
           , vss => vss
           );

  na2_x1_11_ins : na2_x1
  port map ( i0  => not_mtrans_mask_shift(14)
           , i1  => mtrans_mask_shift(15)
           , nq  => na2_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_508_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => rtlcarry_41(2)
           , q   => xr2_x1_508_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_28_ins : a3_x2
  port map ( i0  => no4_x1_19_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_28_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_620_ins : xr2_x1
  port map ( i0  => xr2_x1_624_sig
           , i1  => xr2_x1_621_sig
           , q   => xr2_x1_620_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_28_ins : inv_x2
  port map ( i   => rdata2(28)
           , nq  => not_rdata2(28)
           , vdd => vdd
           , vss => vss
           );

  not_aux128_ins : o2_x2
  port map ( i0  => not_aux126
           , i1  => not_if_ir(6)
           , q   => not_aux128
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_761_ins : xr2_x1
  port map ( i0  => xr2_x1_763_sig
           , i1  => xr2_x1_762_sig
           , q   => xr2_x1_761_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_24_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => nxr2_x1_125_sig
           , i2  => o3_x2_47_sig
           , nq  => nao22_x1_24_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_9_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(9)
           , q   => wdata2(9)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_573_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_573_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_113_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(17)
           , i1  => nxr2_x1_114_sig
           , nq  => nxr2_x1_113_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_73_ins : o2_x2
  port map ( i0  => not_if_ir(13)
           , i1  => not_aux183
           , q   => o2_x2_73_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_25_ins : buf_x2
  port map ( i   => fifo_dout(52)
           , q   => dec_mem_data(25)
           , vdd => vdd
           , vss => vss
           );

  dec_op2_14_ins : buf_x2
  port map ( i   => fifo_dout(79)
           , q   => dec_op2(14)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_7_ins : na3_x1
  port map ( i0  => not_mtrans_mask_shift(10)
           , i1  => not_mtrans_mask_shift(12)
           , i2  => not_mtrans_mask_shift(8)
           , nq  => na3_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux193_ins : a2_x2
  port map ( i0  => not_adc_i
           , i1  => not_rsc_i
           , q   => not_aux193
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_8_ins : inv_x2
  port map ( i   => mtrans_list(8)
           , nq  => not_mtrans_list(8)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_432_ins : xr2_x1
  port map ( i0  => rtlcarry_41(1)
           , i1  => rtlcarry_14(1)
           , q   => xr2_x1_432_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_76_ins : no2_x1
  port map ( i0  => no3_x1_18_sig
           , i1  => no3_x1_17_sig
           , nq  => no2_x1_76_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_47_ins : xr2_x1
  port map ( i0  => mtrans_adr_dec(0)
           , i1  => no2_x1_6_sig
           , q   => xr2_x1_47_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_103_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_103_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_244_ins : xr2_x1
  port map ( i0  => rtlcarry_32(2)
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_244_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_385_ins : xr2_x1
  port map ( i0  => mtrans_list(7)
           , i1  => mtrans_list(6)
           , q   => xr2_x1_385_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_66_ins : nxr2_x1
  port map ( i0  => xr2_x1_577_sig
           , i1  => xr2_x1_574_sig
           , nq  => nxr2_x1_66_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_48_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_48_sig
           , vdd => vdd
           , vss => vss
           );

  aux139_ins : noa22_x1
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , i2  => o2_x2_10_sig
           , nq  => aux139
           , vdd => vdd
           , vss => vss
           );

  o3_x2_2_ins : o3_x2
  port map ( i0  => rvalid2
           , i1  => no2_x1_3_sig
           , i2  => a2_x2_3_sig
           , q   => o3_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_707_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => xr2_x1_708_sig
           , q   => xr2_x1_707_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_113_ins : o2_x2
  port map ( i0  => not_rdata2(28)
           , i1  => not_aux181
           , q   => o2_x2_113_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_12_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux85
           , i2  => not_rdata1(11)
           , i3  => not_aux169
           , q   => ao2o22_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_0_ins : inv_x2
  port map ( i   => exe_res(0)
           , nq  => not_exe_res(0)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_12_ins : a2_x2
  port map ( i0  => nxr2_x1_25_sig
           , i1  => rtlcarry_48(11)
           , q   => rtlcarry_48(12)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_197_ins : xr2_x1
  port map ( i0  => mtrans_list(12)
           , i1  => mtrans_list(11)
           , q   => xr2_x1_197_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_848_ins : xr2_x1
  port map ( i0  => rtlcarry_47(11)
           , i1  => exe_res(11)
           , q   => xr2_x1_848_sig
           , vdd => vdd
           , vss => vss
           );

  wadr1_0_ins : a2_x2
  port map ( i0  => exe_wb
           , i1  => exe_dest(0)
           , q   => wadr1(0)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_88_ins : na3_x1
  port map ( i0  => o2_x2_104_sig
           , i1  => not_aux205
           , i2  => o2_x2_103_sig
           , nq  => fifo_din(88)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_519_ins : xr2_x1
  port map ( i0  => xr2_x1_521_sig
           , i1  => xr2_x1_520_sig
           , q   => xr2_x1_519_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_22_ins : na2_x1
  port map ( i0  => aux194
           , i1  => cur_state(0)
           , nq  => na2_x1_22_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_19_ins : o2_x2
  port map ( i0  => not_aux82
           , i1  => not_aux166
           , q   => o2_x2_19_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_631_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_631_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_10_ins : a3_x2
  port map ( i0  => o4_x2_5_sig
           , i1  => na3_x1_63_sig
           , i2  => oa22_x2_8_sig
           , q   => a3_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_7_ins : inv_x2
  port map ( i   => rdata2(7)
           , nq  => not_rdata2(7)
           , vdd => vdd
           , vss => vss
           );

  a3_x2_ins : a3_x2
  port map ( i0  => aux50
           , i1  => not_trans_t
           , i2  => aux49
           , q   => a3_x2_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_772_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_773_sig
           , q   => xr2_x1_772_sig
           , vdd => vdd
           , vss => vss
           );

  op1_20_ins : na3_x1
  port map ( i0  => ao2o22_x2_21_sig
           , i1  => na3_x1_31_sig
           , i2  => oa2ao222_x2_23_sig
           , nq  => op1(20)
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_10_ins : inv_x2
  port map ( i   => rdata2(10)
           , nq  => not_rdata2(10)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_124_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(22)
           , i1  => exe_res(22)
           , nq  => nxr2_x1_124_sig
           , vdd => vdd
           , vss => vss
           );

  radr1_2_ins : buf_x2
  port map ( i   => if_ir(18)
           , q   => radr1(2)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_84_ins : o2_x2
  port map ( i0  => not_rdata2(16)
           , i1  => not_aux182
           , q   => o2_x2_84_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_584_ins : xr2_x1
  port map ( i0  => xr2_x1_596_sig
           , i1  => no2_x1_61_sig
           , q   => xr2_x1_584_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_13_ins : na3_x1
  port map ( i0  => exe_res(2)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux82_ins : on12_x1
  port map ( i0  => reg_pc(8)
           , i1  => not_branch_t
           , q   => not_aux82
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_302_ins : xr2_x1
  port map ( i0  => rtlcarry_26(1)
           , i1  => rtlcarry_35(1)
           , q   => xr2_x1_302_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_443_ins : xr2_x1
  port map ( i0  => rtlcarry_32(2)
           , i1  => rtlcarry_35(2)
           , q   => xr2_x1_443_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_25_ins : buf_x2
  port map ( i   => fifo_dout(90)
           , q   => dec_op2(25)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_58_ins : xr2_x1
  port map ( i0  => xr2_x1_62_sig
           , i1  => xr2_x1_59_sig
           , q   => xr2_x1_58_sig
           , vdd => vdd
           , vss => vss
           );

  not_p760_120_def_5_ins : inv_x2
  port map ( i   => p760_120_def_5
           , nq  => not_p760_120_def_5
           , vdd => vdd
           , vss => vss
           );

  not_op1_20_ins : inv_x2
  port map ( i   => op1(20)
           , nq  => not_op1(20)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_114_ins : xr2_x1
  port map ( i0  => xr2_x1_116_sig
           , i1  => xr2_x1_115_sig
           , q   => xr2_x1_114_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_255_ins : xr2_x1
  port map ( i0  => rtlcarry_29(1)
           , i1  => rtlcarry_41(1)
           , q   => xr2_x1_255_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_396_ins : xr2_x1
  port map ( i0  => xr2_x1_398_sig
           , i1  => xr2_x1_397_sig
           , q   => xr2_x1_396_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_87_ins : no2_x1
  port map ( i0  => not_rtlcarry_11(3)
           , i1  => nxr2_x1_86_sig
           , nq  => no2_x1_87_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_77_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(4)
           , i1  => exe_res(4)
           , nq  => nxr2_x1_77_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_59_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_59_sig
           , vdd => vdd
           , vss => vss
           );

  a4_x2_7_ins : a4_x2
  port map ( i0  => no3_x1_7_sig
           , i1  => a2_x2_16_sig
           , i2  => not_trans_t
           , i3  => not_branch_t
           , q   => a4_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_5_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux78
           , i2  => not_rdata1(4)
           , i3  => not_aux169
           , q   => ao2o22_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_13_ins : inv_x2
  port map ( i   => exe_res(13)
           , nq  => not_exe_res(13)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_5_ins : o2_x2
  port map ( i0  => fifo_dout(26)
           , i1  => not_aux68
           , q   => o2_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_124_ins : o2_x2
  port map ( i0  => na3_x1_84_sig
           , i1  => na2_x1_61_sig
           , q   => o2_x2_124_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_718_ins : xr2_x1
  port map ( i0  => xr2_x1_720_sig
           , i1  => xr2_x1_719_sig
           , q   => xr2_x1_718_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_30_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_30_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_23_ins : ao2o22_x2
  port map ( i0  => not_aux172
           , i1  => not_aux96
           , i2  => not_rdata1(22)
           , i3  => not_aux169
           , q   => ao2o22_x2_23_sig
           , vdd => vdd
           , vss => vss
           );

  aux121_ins : o2_x2
  port map ( i0  => not_stm_i
           , i1  => not_mtrans_t
           , q   => aux121
           , vdd => vdd
           , vss => vss
           );

  not_rsc_i_ins : o2_x2
  port map ( i0  => not_aux56
           , i1  => not_aux159
           , q   => not_rsc_i
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_23_ins : a2_x2
  port map ( i0  => nxr2_x1_36_sig
           , i1  => rtlcarry_48(22)
           , q   => rtlcarry_48(23)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_859_ins : xr2_x1
  port map ( i0  => rtlcarry_47(24)
           , i1  => exe_res(24)
           , q   => xr2_x1_859_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_30_ins : a2_x2
  port map ( i0  => nxr2_x1_143_sig
           , i1  => rtlcarry_48(30)
           , q   => a2_x2_30_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_99_ins : buf_x2
  port map ( i   => op1(2)
           , q   => fifo_din(99)
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_5_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(2)
           , i4  => o2_x2_13_sig
           , q   => oa2ao222_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_4_ins : xr2_x1
  port map ( i0  => mtrans_list(10)
           , i1  => mtrans_list(9)
           , q   => xr2_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_830_ins : xr2_x1
  port map ( i0  => xr2_x1_832_sig
           , i1  => xr2_x1_831_sig
           , q   => xr2_x1_830_sig
           , vdd => vdd
           , vss => vss
           );

  radr3_1_ins : mx2_x2
  port map ( cmd => not_trans_t
           , i0  => if_ir(13)
           , i1  => if_ir(9)
           , q   => radr3(1)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_642_ins : xr2_x1
  port map ( i0  => rtlcarry_20(3)
           , i1  => rtlcarry_26(3)
           , q   => xr2_x1_642_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_70_ins : nao22_x1
  port map ( i0  => nxr2_x1_60_sig
           , i1  => o3_x2_18_sig
           , i2  => a3_x2_11_sig
           , nq  => fifo_din(70)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_33_ins : na2_x1
  port map ( i0  => not_regop_t
           , i1  => aux17
           , nq  => na2_x1_33_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_501_ins : xr2_x1
  port map ( i0  => xr2_x1_503_sig
           , i1  => xr2_x1_502_sig
           , q   => xr2_x1_501_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_783_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_783_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_21_ins : a3_x2
  port map ( i0  => no4_x1_12_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_21_sig
           , vdd => vdd
           , vss => vss
           );

  op1_31_ins : na3_x1
  port map ( i0  => ao2o22_x2_32_sig
           , i1  => na3_x1_42_sig
           , i2  => oa2ao222_x2_34_sig
           , nq  => op1(31)
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_21_ins : inv_x2
  port map ( i   => rdata2(21)
           , nq  => not_rdata2(21)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_135_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(28)
           , i1  => nxr2_x1_136_sig
           , nq  => nxr2_x1_135_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_2_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(2)
           , q   => wdata2(2)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_95_ins : o2_x2
  port map ( i0  => not_rdata2(20)
           , i1  => not_aux181
           , q   => o2_x2_95_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_595_ins : xr2_x1
  port map ( i0  => rtlcarry_32(3)
           , i1  => rtlcarry_17(3)
           , q   => xr2_x1_595_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_24_ins : na3_x1
  port map ( i0  => exe_res(13)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_24_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_ins : oa22_x2
  port map ( i0  => not_str_i
           , i1  => not_strb_i
           , i2  => not_trans_t
           , q   => oa22_x2_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux93_ins : on12_x1
  port map ( i0  => reg_pc(19)
           , i1  => not_branch_t
           , q   => not_aux93
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_313_ins : xr2_x1
  port map ( i0  => rtlcarry_38(2)
           , i1  => rtlcarry_41(2)
           , q   => xr2_x1_313_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_454_ins : xr2_x1
  port map ( i0  => xr2_x1_456_sig
           , i1  => xr2_x1_455_sig
           , q   => xr2_x1_454_sig
           , vdd => vdd
           , vss => vss
           );

  wdata1_30_ins : o2_x2
  port map ( i0  => nao22_x1_31_sig
           , i1  => a3_x2_37_sig
           , q   => wdata1(30)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_69_ins : xr2_x1
  port map ( i0  => rtlcarry_20(3)
           , i1  => rtlcarry_26(3)
           , q   => xr2_x1_69_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_1_ins : inv_x2
  port map ( i   => mtrans_list(1)
           , nq  => not_mtrans_list(1)
           , vdd => vdd
           , vss => vss
           );

  not_op1_31_ins : inv_x2
  port map ( i   => op1(31)
           , nq  => not_op1(31)
           , vdd => vdd
           , vss => vss
           );

  not_rtlsum_47_5_ins : xr2_x1
  port map ( i0  => rtlcarry_47(5)
           , i1  => exe_res(5)
           , q   => not_rtlsum_47(5)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_125_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_126_sig
           , q   => xr2_x1_125_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_266_ins : xr2_x1
  port map ( i0  => xr2_x1_270_sig
           , i1  => xr2_x1_267_sig
           , q   => xr2_x1_266_sig
           , vdd => vdd
           , vss => vss
           );

  na4_x1_15_ins : na4_x1
  port map ( i0  => not_p760_120_def_7
           , i1  => aux135
           , i2  => not_p760_120_def_7
           , i3  => aux134
           , nq  => na4_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_40_ins : xr2_x1
  port map ( i0  => rtlcarry_17(1)
           , i1  => rtlcarry_2(1)
           , q   => xr2_x1_40_sig
           , vdd => vdd
           , vss => vss
           );

  not_if_ir_6_ins : inv_x2
  port map ( i   => if_ir(6)
           , nq  => not_if_ir(6)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_8_3_ins : a2_x2
  port map ( i0  => xr2_x1_365_sig
           , i1  => rtlcarry_8(2)
           , q   => rtlcarry_8(3)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_88_ins : nxr2_x1
  port map ( i0  => xr2_x1_807_sig
           , i1  => rtlcarry_32(3)
           , nq  => nxr2_x1_88_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_98_ins : no2_x1
  port map ( i0  => exe_res(10)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_98_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_729_ins : xr2_x1
  port map ( i0  => xr2_x1_731_sig
           , i1  => xr2_x1_730_sig
           , q   => xr2_x1_729_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_41_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_41_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_16_ins : noa22_x1
  port map ( i0  => not_regop_t
           , i1  => o2_x2_56_sig
           , i2  => o3_x2_10_sig
           , nq  => fifo_din(16)
           , vdd => vdd
           , vss => vss
           );

  p760_120_def_0_ins : no4_x1
  port map ( i0  => na3_x1_48_sig
           , i1  => na3_x1_47_sig
           , i2  => na3_x1_46_sig
           , i3  => na4_x1_14_sig
           , nq  => p760_120_def_0
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_34_ins : ao2o22_x2
  port map ( i0  => not_mtrans_mask(11)
           , i1  => not_mtrans_mask_shift(11)
           , i2  => not_mtrans_mask(5)
           , i3  => not_mtrans_mask_shift(5)
           , q   => ao2o22_x2_34_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_13_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(10)
           , i4  => o2_x2_21_sig
           , q   => oa2ao222_x2_13_sig
           , vdd => vdd
           , vss => vss
           );

  not_exe_res_24_ins : inv_x2
  port map ( i   => exe_res(24)
           , nq  => not_exe_res(24)
           , vdd => vdd
           , vss => vss
           );

  not_rtlcarry_23_3_ins : inv_x2
  port map ( i   => rtlcarry_23(3)
           , nq  => not_rtlcarry_23(3)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_7_ins : o3_x2
  port map ( i0  => not_mtrans_list(7)
           , i1  => not_mtrans_mask(7)
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask_shift(7)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_700_ins : xr2_x1
  port map ( i0  => rtlcarry_0(1)
           , i1  => xr2_x1_701_sig
           , q   => xr2_x1_700_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_8_ins : ao22_x2
  port map ( i0  => not_aux178
           , i1  => not_if_ir(7)
           , i2  => na3_x1_70_sig
           , q   => ao22_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  dec_cy_ins : buf_x2
  port map ( i   => fifo_dout(7)
           , q   => dec_cy
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_190_ins : xr2_x1
  port map ( i0  => mtrans_list(13)
           , i1  => mtrans_list(12)
           , q   => xr2_x1_190_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_841_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_842_sig
           , q   => xr2_x1_841_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_81_ins : na4_x1
  port map ( i0  => o2_x2_84_sig
           , i1  => one_sig
           , i2  => o2_x2_83_sig
           , i3  => o2_x2_82_sig
           , nq  => fifo_din(81)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_653_ins : xr2_x1
  port map ( i0  => rtlcarry_32(3)
           , i1  => rtlcarry_17(3)
           , q   => xr2_x1_653_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_7_ins : oa22_x2
  port map ( i0  => o3_x2_13_sig
           , i1  => o2_x2_63_sig
           , i2  => not_regop_t
           , q   => oa22_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_44_ins : na2_x1
  port map ( i0  => if_ir(25)
           , i1  => not_rdata2(2)
           , nq  => na2_x1_44_sig
           , vdd => vdd
           , vss => vss
           );

  not_operv_ins : nao22_x1
  port map ( i0  => xr2_x1_17_sig
           , i1  => o3_x2_2_sig
           , i2  => na4_x1_6_sig
           , nq  => not_operv
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_512_ins : xr2_x1
  port map ( i0  => rtlcarry_5(2)
           , i1  => rtlcarry_32(2)
           , q   => xr2_x1_512_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_794_ins : xr2_x1
  port map ( i0  => xr2_x1_796_sig
           , i1  => xr2_x1_795_sig
           , q   => xr2_x1_794_sig
           , vdd => vdd
           , vss => vss
           );

  a3_x2_32_ins : a3_x2
  port map ( i0  => no4_x1_23_sig
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , q   => a3_x2_32_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_8_ins : buf_x2
  port map ( i   => fifo_dout(73)
           , q   => dec_op2(8)
           , vdd => vdd
           , vss => vss
           );

  p760_120_reddef_194_ins : no2_x1
  port map ( i0  => cur_state(0)
           , i1  => not_cur_state(1)
           , nq  => p760_120_reddef_194
           , vdd => vdd
           , vss => vss
           );

  o2_x2_12_ins : o2_x2
  port map ( i0  => not_aux75
           , i1  => not_aux166
           , q   => o2_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata2_0_ins : inv_x2
  port map ( i   => rdata2(0)
           , nq  => not_rdata2(0)
           , vdd => vdd
           , vss => vss
           );

  not_aux10_ins : an12_x1
  port map ( i0  => na4_x1_sig
           , i1  => not_cmp_i
           , q   => not_aux10
           , vdd => vdd
           , vss => vss
           );

  not_aux132_ins : o2_x2
  port map ( i0  => if_ir(23)
           , i1  => not_aux12
           , q   => not_aux132
           , vdd => vdd
           , vss => vss
           );

  dec_mem_dest_0_ins : buf_x2
  port map ( i   => fifo_dout(23)
           , q   => dec_mem_dest(0)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_35_ins : na3_x1
  port map ( i0  => exe_res(24)
           , i1  => cur_state(0)
           , i2  => cur_state(1)
           , nq  => na3_x1_35_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_3_ins : na2_x1
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , nq  => na2_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_15_ins : no2_x1
  port map ( i0  => not_rtlcarry_20(3)
           , i1  => nxr2_x1_15_sig
           , nq  => no2_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_324_ins : xr2_x1
  port map ( i0  => xr2_x1_328_sig
           , i1  => xr2_x1_325_sig
           , q   => xr2_x1_324_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_465_ins : xr2_x1
  port map ( i0  => rtlcarry_26(1)
           , i1  => xr2_x1_466_sig
           , q   => xr2_x1_465_sig
           , vdd => vdd
           , vss => vss
           );

  dec_exe_wb_ins : buf_x2
  port map ( i   => fifo_dout(60)
           , q   => dec_exe_wb
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_277_ins : xr2_x1
  port map ( i0  => xr2_x1_279_sig
           , i1  => xr2_x1_278_sig
           , q   => xr2_x1_277_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_51_ins : xr2_x1
  port map ( i0  => rtlcarry_38(1)
           , i1  => rtlcarry_32(1)
           , q   => xr2_x1_51_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_136_ins : xr2_x1
  port map ( i0  => rtlcarry_29(3)
           , i1  => xr2_x1_137_sig
           , q   => xr2_x1_136_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_11_3_ins : a2_x2
  port map ( i0  => xr2_x1_334_sig
           , i1  => rtlcarry_11(2)
           , q   => rtlcarry_11(3)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_99_ins : nxr2_x1
  port map ( i0  => rtlcarry_48(10)
           , i1  => nxr2_x1_100_sig
           , nq  => nxr2_x1_99_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_80_ins : no2_x1
  port map ( i0  => exe_res(3)
           , i1  => not_if_ir(24)
           , nq  => no2_x1_80_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_14_ins : a2_x2
  port map ( i0  => mem_res(14)
           , i1  => mem_wb
           , q   => wdata2(14)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_70_ins : nxr2_x1
  port map ( i0  => xr2_x1_637_sig
           , i1  => xr2_x1_634_sig
           , nq  => nxr2_x1_70_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_52_ins : inv_x2
  port map ( i   => not_aux187
           , nq  => inv_x2_52_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_27_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(0)
           , i2  => noa2a2a23_x1_sig
           , nq  => fifo_din(27)
           , vdd => vdd
           , vss => vss
           );

  mtrans_list_14_ins : no2_x1
  port map ( i0  => not_if_ir(14)
           , i1  => not_mtrans_t
           , nq  => mtrans_list(14)
           , vdd => vdd
           , vss => vss
           );

  aux2_ins : no2_x1
  port map ( i0  => not_p760_120_def_6
           , i1  => not_p760_120_def_7
           , nq  => aux2
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_711_ins : xr2_x1
  port map ( i0  => xr2_x1_713_sig
           , i1  => xr2_x1_712_sig
           , q   => xr2_x1_711_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_104_ins : inv_x2
  port map ( i   => aux144
           , nq  => inv_x2_104_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_24_ins : oa2ao222_x2
  port map ( i0  => cur_state(1)
           , i1  => cur_state(0)
           , i2  => not_aux12
           , i3  => not_rdata1(21)
           , i4  => o2_x2_32_sig
           , q   => oa2ao222_x2_24_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_852_ins : xr2_x1
  port map ( i0  => rtlcarry_47(17)
           , i1  => exe_res(17)
           , q   => xr2_x1_852_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_55_ins : na2_x1
  port map ( i0  => a3_x2_15_sig
           , i1  => a2_x2_25_sig
           , nq  => na2_x1_55_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_92_ins : na3_x1
  port map ( i0  => o2_x2_112_sig
           , i1  => one_sig
           , i2  => o2_x2_111_sig
           , nq  => fifo_din(92)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_664_ins : xr2_x1
  port map ( i0  => rtlcarry_38(3)
           , i1  => zero_sig
           , q   => xr2_x1_664_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_523_ins : xr2_x1
  port map ( i0  => xr2_x1_525_sig
           , i1  => xr2_x1_524_sig
           , q   => xr2_x1_523_sig
           , vdd => vdd
           , vss => vss
           );

  dec_mem_data_9_ins : buf_x2
  port map ( i   => fifo_dout(36)
           , q   => dec_mem_data(9)
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_18_ins : on12_x1
  port map ( i0  => not_exe_res(17)
           , i1  => rtlcarry_47(17)
           , q   => rtlcarry_47(18)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_23_ins : o2_x2
  port map ( i0  => not_aux86
           , i1  => not_aux166
           , q   => o2_x2_23_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_7_ins : inv_x2
  port map ( i   => not_p760_120_def_7
           , nq  => inv_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_46_ins : na3_x1
  port map ( i0  => ao2o22_x2_35_sig
           , i1  => ao2o22_x2_34_sig
           , i2  => ao2o22_x2_33_sig
           , nq  => na3_x1_46_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_26_ins : no2_x1
  port map ( i0  => not_mtrans_list(15)
           , i1  => not_mtrans_list(14)
           , nq  => no2_x1_26_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_335_ins : xr2_x1
  port map ( i0  => xr2_x1_337_sig
           , i1  => xr2_x1_336_sig
           , q   => xr2_x1_335_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_476_ins : xr2_x1
  port map ( i0  => rtlcarry_35(1)
           , i1  => rtlcarry_38(1)
           , q   => xr2_x1_476_sig
           , vdd => vdd
           , vss => vss
           );

  no4_x1_8_ins : no4_x1
  port map ( i0  => if_ir(23)
           , i1  => not_exe_wb
           , i2  => xr2_x1_844_sig
           , i3  => no2_x1_95_sig
           , nq  => no4_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  an12_x1_7_ins : an12_x1
  port map ( i0  => aux17
           , i1  => not_aux14
           , q   => an12_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_14_ins : o3_x2
  port map ( i0  => if_ir(23)
           , i1  => not_mtrans_t
           , i2  => a2_x2_19_sig
           , q   => o3_x2_14_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_16_ins : inv_x2
  port map ( i   => rdata1(16)
           , nq  => not_rdata1(16)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_16_ins : nxr2_x1
  port map ( i0  => xr2_x1_160_sig
           , i1  => xr2_x1_157_sig
           , nq  => nxr2_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_288_ins : xr2_x1
  port map ( i0  => mtrans_list(14)
           , i1  => xr2_x1_289_sig
           , q   => xr2_x1_288_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_62_ins : xr2_x1
  port map ( i0  => xr2_x1_64_sig
           , i1  => xr2_x1_63_sig
           , q   => xr2_x1_62_sig
           , vdd => vdd
           , vss => vss
           );

  aux201_ins : no2_x1
  port map ( i0  => not_p760_120_reddef_194
           , i1  => p760_120_def_5
           , nq  => aux201
           , vdd => vdd
           , vss => vss
           );

  not_sbc_i_ins : o2_x2
  port map ( i0  => not_aux56
           , i1  => not_aux158
           , q   => not_sbc_i
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_list_12_ins : inv_x2
  port map ( i   => mtrans_list(12)
           , nq  => not_mtrans_list(12)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_147_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_147_sig
           , vdd => vdd
           , vss => vss
           );

  wdata2_25_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_res(25)
           , q   => wdata2(25)
           , vdd => vdd
           , vss => vss
           );

  no3_x1_17_ins : no3_x1
  port map ( i0  => not_mtrans_mask_shift(4)
           , i1  => not_mtrans_list(4)
           , i2  => not_mtrans_mask(4)
           , nq  => no3_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_63_ins : inv_x2
  port map ( i   => not_aux185
           , nq  => inv_x2_63_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_38_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(11)
           , i2  => noa2a2a23_x1_11_sig
           , nq  => fifo_din(38)
           , vdd => vdd
           , vss => vss
           );

  a3_x2_3_ins : a3_x2
  port map ( i0  => if_ir(7)
           , i1  => not_if_ir(27)
           , i2  => not_if_ir(5)
           , q   => a3_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_81_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(6)
           , i1  => exe_res(6)
           , nq  => nxr2_x1_81_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_91_ins : no2_x1
  port map ( i0  => not_rtlcarry_5(3)
           , i1  => nxr2_x1_90_sig
           , nq  => no2_x1_91_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_722_ins : xr2_x1
  port map ( i0  => rtlcarry_23(3)
           , i1  => rtlcarry_20(3)
           , q   => xr2_x1_722_sig
           , vdd => vdd
           , vss => vss
           );

  oa2ao222_x2_35_ins : oa2ao222_x2
  port map ( i0  => cur_state(0)
           , i1  => aux197
           , i2  => a2_x2_15_sig
           , i3  => p760_120_def_8
           , i4  => a3_x2_7_sig
           , q   => oa2ao222_x2_35_sig
           , vdd => vdd
           , vss => vss
           );

  mtrans_mask_shift_11_ins : no3_x1
  port map ( i0  => not_mtrans_mask(11)
           , i1  => not_mtrans_t
           , i2  => not_mtrans_list(11)
           , nq  => mtrans_mask_shift(11)
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_ins : noa22_x1
  port map ( i0  => not_mtrans_mask_shift(8)
           , i1  => not_mtrans_mask_shift(9)
           , i2  => aux163
           , nq  => noa22_x1_sig
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_0_ins : inv_x2
  port map ( i   => mtrans_mask_shift(0)
           , nq  => not_mtrans_mask_shift(0)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_13_ins : oa22_x2
  port map ( i0  => not_aux162
           , i1  => not_aux68
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask(13)
           , vdd => vdd
           , vss => vss
           );

  not_mtrans_mask_shift_12_ins : o3_x2
  port map ( i0  => not_mtrans_mask(12)
           , i1  => not_mtrans_list(12)
           , i2  => not_mtrans_t
           , q   => not_mtrans_mask_shift(12)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_863_ins : xr2_x1
  port map ( i0  => rtlcarry_47(28)
           , i1  => exe_res(28)
           , q   => xr2_x1_863_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_675_ins : xr2_x1
  port map ( i0  => mtrans_list(13)
           , i1  => mtrans_list(12)
           , q   => xr2_x1_675_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_8_ins : nao22_x1
  port map ( i0  => not_aux29
           , i1  => xr2_x1_666_sig
           , i2  => o3_x2_31_sig
           , nq  => nao22_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  not_branch_t_ins : inv_x2
  port map ( i   => branch_t
           , nq  => not_branch_t
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_47_29_ins : on12_x1
  port map ( i0  => not_exe_res(28)
           , i1  => rtlcarry_47(28)
           , q   => rtlcarry_47(29)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_66_ins : na2_x1
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , nq  => na2_x1_66_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_534_ins : xr2_x1
  port map ( i0  => xr2_x1_536_sig
           , i1  => xr2_x1_535_sig
           , q   => xr2_x1_534_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_7_ins : noa22_x1
  port map ( i0  => na2_x1_36_sig
           , i1  => no2_x1_41_sig
           , i2  => zero_sig
           , nq  => noa22_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_34_ins : o2_x2
  port map ( i0  => not_aux97
           , i1  => not_aux166
           , q   => o2_x2_34_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_35_1_ins : no2_x1
  port map ( i0  => not_mtrans_list(11)
           , i1  => nxr2_x1_46_sig
           , nq  => rtlcarry_35(1)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_107_ins : buf_x2
  port map ( i   => op1(10)
           , q   => fifo_din(107)
           , vdd => vdd
           , vss => vss
           );

  na3_x1_57_ins : na3_x1
  port map ( i0  => not_trans_t
           , i1  => not_mtrans_t
           , i2  => na2_x1_42_sig
           , nq  => na3_x1_57_sig
           , vdd => vdd
           , vss => vss
           );

  noa2a2a23_x1_19_ins : noa2a2a23_x1
  port map ( i0  => inv_x2_67_sig
           , i1  => rdata3(19)
           , i2  => inv_x2_66_sig
           , i3  => op1(19)
           , i4  => op1(19)
           , i5  => inv_x2_65_sig
           , nq  => noa2a2a23_x1_19_sig
           , vdd => vdd
           , vss => vss
           );

  dec_op2_1_ins : buf_x2
  port map ( i   => fifo_dout(66)
           , q   => dec_op2(1)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_37_ins : no2_x1
  port map ( i0  => not_p760_120_def_0
           , i1  => p760_120_def_1
           , nq  => no2_x1_37_sig
           , vdd => vdd
           , vss => vss
           );

  rtlcarry_48_3_ins : oa2ao222_x2
  port map ( i0  => xr2_x1_35_sig
           , i1  => zero_sig
           , i2  => zero_sig
           , i3  => xr2_x1_34_sig
           , i4  => xr2_x1_18_sig
           , q   => rtlcarry_48(3)
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_205_ins : xr2_x1
  port map ( i0  => mtrans_list(13)
           , i1  => mtrans_list(12)
           , q   => xr2_x1_205_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_346_ins : xr2_x1
  port map ( i0  => mtrans_list(15)
           , i1  => mtrans_list(13)
           , q   => xr2_x1_346_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_487_ins : xr2_x1
  port map ( i0  => rtlcarry_29(1)
           , i1  => rtlcarry_41(1)
           , q   => xr2_x1_487_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_25_ins : o3_x2
  port map ( i0  => not_mtrans_list(7)
           , i1  => not_mtrans_mask_shift(7)
           , i2  => not_mtrans_mask(7)
           , q   => o3_x2_25_sig
           , vdd => vdd
           , vss => vss
           );

  not_rdata1_27_ins : inv_x2
  port map ( i   => rdata1(27)
           , nq  => not_rdata1(27)
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_27_ins : nxr2_x1
  port map ( i0  => rtlcarry_50(13)
           , i1  => exe_res(13)
           , nq  => nxr2_x1_27_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_299_ins : xr2_x1
  port map ( i0  => rtlcarry_20(1)
           , i1  => rtlcarry_29(1)
           , q   => xr2_x1_299_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_73_ins : xr2_x1
  port map ( i0  => rtlcarry_0(3)
           , i1  => xr2_x1_74_sig
           , q   => xr2_x1_73_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux4_ins : inv_x2
  port map ( i   => aux4
           , nq  => not_aux4
           , vdd => vdd
           , vss => vss
           );

  a2_x2_6_ins : a2_x2
  port map ( i0  => cur_state(0)
           , i1  => cur_state(1)
           , q   => a2_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_158_ins : xr2_x1
  port map ( i0  => rtlcarry_35(3)
           , i1  => xr2_x1_159_sig
           , q   => xr2_x1_158_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_270_ins : xr2_x1
  port map ( i0  => xr2_x1_272_sig
           , i1  => xr2_x1_271_sig
           , q   => xr2_x1_270_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_809_ins : xr2_x1
  port map ( i0  => rtlcarry_26(3)
           , i1  => rtlcarry_32(3)
           , q   => xr2_x1_809_sig
           , vdd => vdd
           , vss => vss
           );

  wadr2_2_ins : a2_x2
  port map ( i0  => mem_wb
           , i1  => mem_dest(2)
           , q   => wadr2(2)
           , vdd => vdd
           , vss => vss
           );

  fifo_din_49_ins : nao22_x1
  port map ( i0  => aux121
           , i1  => not_rdata2(22)
           , i2  => noa2a2a23_x1_22_sig
           , nq  => fifo_din(49)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_74_ins : inv_x2
  port map ( i   => not_aux188
           , nq  => inv_x2_74_sig
           , vdd => vdd
           , vss => vss
           );

  nxr2_x1_92_ins : nxr2_x1
  port map ( i0  => xr2_x1_838_sig
           , i1  => xr2_x1_836_sig
           , nq  => nxr2_x1_92_sig
           , vdd => vdd
           , vss => vss
           );

  xr2_x1_733_ins : xr2_x1
  port map ( i0  => xr2_x1_735_sig
           , i1  => xr2_x1_734_sig
           , q   => xr2_x1_733_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_13_ins : ao22_x2
  port map ( i0  => not_p760_120_def_7
           , i1  => not_p760_120_def_6
           , i2  => inv_x2_106_sig
           , q   => ao22_x2_13_sig
           , vdd => vdd
           , vss => vss
           );

  fifo_din_20_ins : buf_x2
  port map ( i   => ldrb_i
           , q   => fifo_din(20)
           , vdd => vdd
           , vss => vss
           );

  dec_op1_13_ins : buf_x2
  port map ( i   => fifo_dout(110)
           , q   => dec_op1(13)
           , vdd => vdd
           , vss => vss
           );

  aux165_ins : na2_x1
  port map ( i0  => not_mtrans_mask_shift(15)
           , i1  => not_mtrans_mask_shift(14)
           , nq  => aux165
           , vdd => vdd
           , vss => vss
           );

end structural;

