Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec  1 23:50:00 2021
| Host         : DESKTOP-QFFCEQJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_ScreenSaver_top_control_sets_placed.rpt
| Design       : vga_ScreenSaver_top
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |              33 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              48 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------+------------------+------------------+----------------+
|   Clock Signal  |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+----------------+------------------+------------------+----------------+
|  cclk_BUFG      |                | btn_IBUF[3]      |                1 |              4 |
|  U1/out_BUFG[0] |                |                  |                4 |              6 |
|  cclk_BUFG      | U5/E[0]        | btn_IBUF[3]      |                4 |              9 |
|  cclk_BUFG      | U6/drv_0       | btn_IBUF[3]      |                5 |              9 |
|  U1/out_BUFG[0] |                | btn_IBUF[3]      |                4 |             10 |
|  U1/out_BUFG[0] | U2/vsenable    | btn_IBUF[3]      |                4 |             10 |
|  mclk_IBUF_BUFG |                | btn_IBUF[3]      |                5 |             19 |
|  cclk_BUFG      | U5/calc_reg[0] | btn_IBUF[3]      |               10 |             20 |
+-----------------+----------------+------------------+------------------+----------------+


