Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jan 17 10:24:24 2023
| Host         : DESKTOP-LOLTF0F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SigGenTop_control_sets_placed.rpt
| Design       : SigGenTop
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            7 |
| No           | No                    | Yes                    |             128 |           33 |
| No           | Yes                   | No                     |               3 |            3 |
| Yes          | No                    | No                     |              40 |           10 |
| Yes          | No                    | Yes                    |              15 |            4 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------+---------------------------+------------------+----------------+--------------+
|     Clock Signal    |       Enable Signal      |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+--------------------------+---------------------------+------------------+----------------+--------------+
|  U0/Cnt2[1]         |                          | U0/Clk_int_reg_i_1_n_0    |                1 |              1 |         1.00 |
|  U4/Cnt2[1]         |                          | U4/Clk_int_reg_i_1__0_n_0 |                1 |              1 |         1.00 |
|  Mclk_BUFG          |                          |                           |                1 |              1 |         1.00 |
| ~SS_IBUF_BUFG       |                          |                           |                1 |              1 |         1.00 |
| ~SS_IBUF_BUFG       |                          | SS_IBUF_BUFG              |                1 |              1 |         1.00 |
| ~SCK_IBUF_BUFG      | U1/MISO_reg_i_2_n_0      | SS_IBUF_BUFG              |                1 |              3 |         3.00 |
|  ClkR_IBUF_BUFG     |                          |                           |                2 |              4 |         2.00 |
|  SS_IBUF_BUFG       | U1/Shape_stat_SPI        |                           |                2 |              5 |         2.50 |
|  SS_IBUF_BUFG       | U1/Pack_count[5]_i_2_n_0 | U1/Pack_count[5]_i_1_n_0  |                2 |              6 |         3.00 |
|  SS_IBUF_BUFG       | U1/ID_ok                 | U1/ID_ok[7]_i_1_n_0       |                2 |              7 |         3.50 |
|  SCK_IBUF_BUFG      | U1/MISO_reg_i_2_n_0      |                           |                1 |              8 |         8.00 |
|  SS_IBUF_BUFG       | U1/Freq_SPI_0            |                           |                1 |              8 |         8.00 |
|  SS_IBUF_BUFG       | U1/Amp_SPI_1             |                           |                2 |              8 |         4.00 |
|  SS_IBUF_BUFG       | U1/Stat4_OBUF            |                           |                4 |             11 |         2.75 |
|  Mclk_BUFG          | U2/sel                   | BTN3_IBUF                 |                3 |             12 |         4.00 |
|  SS_IBUF_BUFG       |                          |                           |                3 |             12 |         4.00 |
|  U4/CLK             |                          | BTN3_IBUF                 |                5 |             14 |         2.80 |
|  U4/Clk_int_reg_n_0 |                          | BTN3_IBUF                 |                7 |             26 |         3.71 |
|  U0/Clk             |                          | BTN3_IBUF                 |                4 |             26 |         6.50 |
|  Mclk_BUFG          |                          | BTN3_IBUF                 |               17 |             62 |         3.65 |
+---------------------+--------------------------+---------------------------+------------------+----------------+--------------+


