

================================================================
== Vitis HLS Report for 'score_matrix'
================================================================
* Date:           Mon Dec 13 14:51:49 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        TRT
* Solution:       Opt2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.649 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|    5|    5|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    30|     1830|     1836|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      937|    -|
|Register             |        -|     -|     2025|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    30|     3855|     2775|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U1  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U2  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U3  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U4  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U5  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U6  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U7   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U8   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U9   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U10  |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U11  |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U12  |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  30| 1830| 1836|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |grp_fu_316_p0            |  31|          6|   32|        192|
    |grp_fu_316_p1            |  26|          5|   32|        160|
    |grp_fu_321_p0            |  31|          6|   32|        192|
    |grp_fu_321_p1            |  26|          5|   32|        160|
    |grp_fu_326_p0            |  31|          6|   32|        192|
    |grp_fu_326_p1            |  26|          5|   32|        160|
    |grp_fu_331_p0            |  31|          6|   32|        192|
    |grp_fu_331_p1            |  26|          5|   32|        160|
    |grp_fu_336_p0            |  26|          5|   32|        160|
    |grp_fu_336_p1            |  26|          5|   32|        160|
    |grp_fu_341_p0            |  20|          4|   32|        128|
    |grp_fu_341_p1            |  20|          4|   32|        128|
    |grp_fu_345_p0            |  31|          6|   32|        192|
    |grp_fu_345_p1            |  31|          6|   32|        192|
    |grp_fu_349_p0            |  31|          6|   32|        192|
    |grp_fu_349_p1            |  31|          6|   32|        192|
    |grp_fu_353_p0            |  31|          6|   32|        192|
    |grp_fu_353_p1            |  31|          6|   32|        192|
    |grp_fu_357_p0            |  31|          6|   32|        192|
    |grp_fu_357_p1            |  31|          6|   32|        192|
    |grp_fu_361_p0            |  26|          5|   32|        160|
    |grp_fu_361_p1            |  26|          5|   32|        160|
    |grp_fu_365_p0            |  20|          4|   32|        128|
    |grp_fu_365_p1            |  20|          4|   32|        128|
    |keys_t_address0          |  31|          6|    4|         24|
    |keys_t_address1          |  26|          5|    4|         20|
    |queries_address0         |  31|          6|    4|         24|
    |queries_address1         |  26|          5|    4|         20|
    |score_m_address0         |  31|          6|    4|         24|
    |score_m_address1         |  26|          5|    4|         20|
    |score_m_d0               |  31|          6|   32|        192|
    |score_m_d1               |  26|          5|   32|        160|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 937|        182|  859|       4590|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_1_1_1_reg_933            |  32|   0|   32|          0|
    |add_1_1_2_reg_958            |  32|   0|   32|          0|
    |add_1_1_reg_851              |  32|   0|   32|          0|
    |add_1_2_1_reg_943            |  32|   0|   32|          0|
    |add_1_2_2_reg_963            |  32|   0|   32|          0|
    |add_1_2_reg_888              |  32|   0|   32|          0|
    |add_1_reg_841                |  32|   0|   32|          0|
    |add_1_s_reg_928              |  32|   0|   32|          0|
    |add_235_1_reg_938            |  32|   0|   32|          0|
    |add_2_1_1_reg_948            |  32|   0|   32|          0|
    |add_2_1_2_reg_968            |  32|   0|   32|          0|
    |add_2_1_reg_908              |  32|   0|   32|          0|
    |add_2_2_1_reg_953            |  32|   0|   32|          0|
    |add_2_2_2_reg_973            |  32|   0|   32|          0|
    |add_2_2_reg_918              |  32|   0|   32|          0|
    |add_2_reg_898                |  32|   0|   32|          0|
    |add_4_reg_824                |  32|   0|   32|          0|
    |add_5_reg_878                |  32|   0|   32|          0|
    |add_reg_814                  |  32|   0|   32|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |bitcast_ln21_12_reg_709      |  32|   0|   32|          0|
    |bitcast_ln21_15_reg_599      |  32|   0|   32|          0|
    |bitcast_ln21_17_reg_792      |  32|   0|   32|          0|
    |bitcast_ln21_1_reg_585       |  32|   0|   32|          0|
    |bitcast_ln21_22_reg_733      |  32|   0|   32|          0|
    |bitcast_ln21_2_reg_630       |  32|   0|   32|          0|
    |bitcast_ln21_3_reg_636       |  32|   0|   32|          0|
    |bitcast_ln21_4_reg_759       |  32|   0|   32|          0|
    |bitcast_ln21_5_reg_765       |  32|   0|   32|          0|
    |bitcast_ln21_7_reg_592       |  32|   0|   32|          0|
    |bitcast_ln21_8_reg_697       |  32|   0|   32|          0|
    |bitcast_ln21_9_reg_776       |  32|   0|   32|          0|
    |bitcast_ln21_reg_579         |  32|   0|   32|          0|
    |mul_128_1_reg_771            |  32|   0|   32|          0|
    |mul_128_2_reg_829            |  32|   0|   32|          0|
    |mul_1_1_1_reg_799            |  32|   0|   32|          0|
    |mul_1_1_2_reg_856            |  32|   0|   32|          0|
    |mul_1_1_reg_660              |  32|   0|   32|          0|
    |mul_1_2_1_reg_804            |  32|   0|   32|          0|
    |mul_1_2_2_reg_893            |  32|   0|   32|          0|
    |mul_1_2_reg_723              |  32|   0|   32|          0|
    |mul_1_3_reg_846              |  32|   0|   32|          0|
    |mul_1_reg_655                |  32|   0|   32|          0|
    |mul_1_s_reg_787              |  32|   0|   32|          0|
    |mul_234_1_reg_782            |  32|   0|   32|          0|
    |mul_234_2_reg_883            |  32|   0|   32|          0|
    |mul_2_1_1_reg_868            |  32|   0|   32|          0|
    |mul_2_1_2_reg_913            |  32|   0|   32|          0|
    |mul_2_1_reg_739              |  32|   0|   32|          0|
    |mul_2_2_1_reg_873            |  32|   0|   32|          0|
    |mul_2_2_2_reg_923            |  32|   0|   32|          0|
    |mul_2_2_reg_744              |  32|   0|   32|          0|
    |mul_2_3_reg_903              |  32|   0|   32|          0|
    |mul_2_reg_728                |  32|   0|   32|          0|
    |mul_2_s_reg_809              |  32|   0|   32|          0|
    |mul_3_reg_819                |  32|   0|   32|          0|
    |mul_4_reg_643                |  32|   0|   32|          0|
    |mul_5_reg_704                |  32|   0|   32|          0|
    |mul_reg_625                  |  32|   0|   32|          0|
    |mul_s_reg_692                |  32|   0|   32|          0|
    |reg_369                      |  32|   0|   32|          0|
    |reg_374                      |  32|   0|   32|          0|
    |reg_379                      |  32|   0|   32|          0|
    |reg_384                      |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |2025|   0| 2025|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  score_matrix|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  score_matrix|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  score_matrix|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  score_matrix|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  score_matrix|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  score_matrix|  return value|
|score_m_address0  |  out|    4|   ap_memory|       score_m|         array|
|score_m_ce0       |  out|    1|   ap_memory|       score_m|         array|
|score_m_we0       |  out|    1|   ap_memory|       score_m|         array|
|score_m_d0        |  out|   32|   ap_memory|       score_m|         array|
|score_m_address1  |  out|    4|   ap_memory|       score_m|         array|
|score_m_ce1       |  out|    1|   ap_memory|       score_m|         array|
|score_m_we1       |  out|    1|   ap_memory|       score_m|         array|
|score_m_d1        |  out|   32|   ap_memory|       score_m|         array|
|queries_address0  |  out|    4|   ap_memory|       queries|         array|
|queries_ce0       |  out|    1|   ap_memory|       queries|         array|
|queries_q0        |   in|   32|   ap_memory|       queries|         array|
|queries_address1  |  out|    4|   ap_memory|       queries|         array|
|queries_ce1       |  out|    1|   ap_memory|       queries|         array|
|queries_q1        |   in|   32|   ap_memory|       queries|         array|
|keys_t_address0   |  out|    4|   ap_memory|        keys_t|         array|
|keys_t_ce0        |  out|    1|   ap_memory|        keys_t|         array|
|keys_t_q0         |   in|   32|   ap_memory|        keys_t|         array|
|keys_t_address1   |  out|    4|   ap_memory|        keys_t|         array|
|keys_t_ce1        |  out|    1|   ap_memory|        keys_t|         array|
|keys_t_q1         |   in|   32|   ap_memory|        keys_t|         array|
+------------------+-----+-----+------------+--------------+--------------+

