{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521637904844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521637904846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 09:11:44 2018 " "Processing started: Wed Mar 21 09:11:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521637904846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521637904846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521637904846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1521637905150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-description " "Found design unit 1: control-description" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521637905823 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521637905823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521637905823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521637905987 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_Mux control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"DATA_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905992 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IR control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"clr_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905993 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905993 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_PC control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"ld_PC\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905993 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc_PC control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"inc_PC\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905993 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_A control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"clr_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905993 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_A control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"ld_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905993 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_B control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"ld_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905993 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_B control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"clr_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905993 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_C control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"clr_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905993 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_C control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"ld_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905993 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_Z control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"clr_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905993 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_Z control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"ld_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905993 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_Mux control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"REG_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905994 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Mux control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"A_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905994 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Mux control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"B_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905994 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_op control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"ALU_op\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905994 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX1 control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"IM_MUX1\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905994 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX2 control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"IM_MUX2\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1521637905994 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[0\] control.vhd(37) " "Inferred latch for \"IM_MUX2\[0\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637905997 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[1\] control.vhd(37) " "Inferred latch for \"IM_MUX2\[1\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637905997 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX1 control.vhd(37) " "Inferred latch for \"IM_MUX1\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637905997 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] control.vhd(37) " "Inferred latch for \"ALU_op\[0\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637905998 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] control.vhd(37) " "Inferred latch for \"ALU_op\[1\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637905998 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] control.vhd(37) " "Inferred latch for \"ALU_op\[2\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637905998 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Mux control.vhd(37) " "Inferred latch for \"B_Mux\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637905998 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Mux control.vhd(37) " "Inferred latch for \"A_Mux\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637905998 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Mux control.vhd(37) " "Inferred latch for \"REG_Mux\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637905998 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_Z control.vhd(37) " "Inferred latch for \"ld_Z\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637905998 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_Z control.vhd(37) " "Inferred latch for \"clr_Z\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637905999 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_C control.vhd(37) " "Inferred latch for \"ld_C\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637905999 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_C control.vhd(37) " "Inferred latch for \"clr_C\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637905999 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_B control.vhd(37) " "Inferred latch for \"clr_B\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637905999 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_B control.vhd(37) " "Inferred latch for \"ld_B\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637906000 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_A control.vhd(37) " "Inferred latch for \"ld_A\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637906000 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_A control.vhd(37) " "Inferred latch for \"clr_A\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637906000 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_PC control.vhd(37) " "Inferred latch for \"inc_PC\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637906000 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_PC control.vhd(37) " "Inferred latch for \"ld_PC\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637906000 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR control.vhd(37) " "Inferred latch for \"ld_IR\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637906001 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IR control.vhd(37) " "Inferred latch for \"clr_IR\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637906001 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[0\] control.vhd(37) " "Inferred latch for \"DATA_Mux\[0\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637906001 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[1\] control.vhd(37) " "Inferred latch for \"DATA_Mux\[1\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521637906001 "|control"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ld_Z\$latch ld_C\$latch " "Duplicate LATCH primitive \"ld_Z\$latch\" merged with LATCH primitive \"ld_C\$latch\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521637907192 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1521637907192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_Mux\$latch " "Latch A_Mux\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907192 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_Mux\$latch " "Latch B_Mux\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907192 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX1\$latch " "Latch IM_MUX1\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907193 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_Mux\$latch " "Latch REG_Mux\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907193 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX2\[0\]\$latch " "Latch IM_MUX2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907193 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX2\[1\]\$latch " "Latch IM_MUX2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907193 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_Mux\[0\]\$latch " "Latch DATA_Mux\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907193 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_Mux\[1\]\$latch " "Latch DATA_Mux\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907193 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[0\]\$latch " "Latch ALU_op\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[28\] " "Ports D and ENA on the latch are fed by the same signal INST\[28\]" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907193 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[1\]\$latch " "Latch ALU_op\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907193 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[2\]\$latch " "Latch ALU_op\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907193 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inc_PC\$latch " "Latch inc_PC\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907193 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_PC\$latch " "Latch ld_PC\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907193 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_A\$latch " "Latch clr_A\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907193 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_B\$latch " "Latch clr_B\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[30\] " "Ports D and ENA on the latch are fed by the same signal INST\[30\]" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907193 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_C\$latch " "Latch clr_C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907193 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_Z\$latch " "Latch clr_Z\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907194 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_A\$latch " "Latch ld_A\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907194 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_B\$latch " "Latch ld_B\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907194 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_C\$latch " "Latch ld_C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521637907194 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521637907194 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clr_IR GND " "Pin \"clr_IR\" is stuck at GND" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521637907243 "|control|clr_IR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1521637907243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1521637907318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521637908097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908097 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[0\] " "No output dependent on input pin \"INST\[0\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[1\] " "No output dependent on input pin \"INST\[1\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[2\] " "No output dependent on input pin \"INST\[2\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[3\] " "No output dependent on input pin \"INST\[3\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[4\] " "No output dependent on input pin \"INST\[4\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[5\] " "No output dependent on input pin \"INST\[5\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[6\] " "No output dependent on input pin \"INST\[6\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[7\] " "No output dependent on input pin \"INST\[7\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[8\] " "No output dependent on input pin \"INST\[8\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[9\] " "No output dependent on input pin \"INST\[9\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[10\] " "No output dependent on input pin \"INST\[10\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[11\] " "No output dependent on input pin \"INST\[11\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[12\] " "No output dependent on input pin \"INST\[12\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[13\] " "No output dependent on input pin \"INST\[13\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[14\] " "No output dependent on input pin \"INST\[14\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[15\] " "No output dependent on input pin \"INST\[15\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[16\] " "No output dependent on input pin \"INST\[16\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[17\] " "No output dependent on input pin \"INST\[17\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[18\] " "No output dependent on input pin \"INST\[18\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[19\] " "No output dependent on input pin \"INST\[19\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[20\] " "No output dependent on input pin \"INST\[20\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[21\] " "No output dependent on input pin \"INST\[21\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[22\] " "No output dependent on input pin \"INST\[22\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[23\] " "No output dependent on input pin \"INST\[23\]\"" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521637908644 "|control|INST[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1521637908644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521637908644 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521637908644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521637908644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521637908644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "955 " "Peak virtual memory: 955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521637908838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 09:11:48 2018 " "Processing ended: Wed Mar 21 09:11:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521637908838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521637908838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521637908838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521637908838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521637912386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521637912387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 09:11:51 2018 " "Processing started: Wed Mar 21 09:11:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521637912387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1521637912387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1521637912387 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1521637912818 ""}
{ "Info" "0" "" "Project  = lab5" {  } {  } 0 0 "Project  = lab5" 0 0 "Fitter" 0 0 1521637912819 ""}
{ "Info" "0" "" "Revision = lab5" {  } {  } 0 0 "Revision = lab5" 0 0 "Fitter" 0 0 1521637912819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1521637912998 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab5 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1521637913042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521637913080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521637913081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521637913081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521637913773 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521637913875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521637913875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521637913875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521637913875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521637913875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521637913875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521637913875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521637913875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521637913875 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1521637913875 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 262 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521637913883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 264 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521637913883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 266 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521637913883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 268 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521637913883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 270 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521637913883 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1521637913883 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1521637913886 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "65 65 " "No exact pin location assignment(s) for 65 pins of 65 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1521637914565 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1521637914840 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab5.sdc " "Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1521637914842 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1521637914842 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B_Mux~2  from: datac  to: combout " "Cell: B_Mux~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637914845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B_Mux~2  from: datad  to: combout " "Cell: B_Mux~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637914845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inc_PC~12  from: dataa  to: combout " "Cell: inc_PC~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637914845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inc_PC~12  from: datab  to: combout " "Cell: inc_PC~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637914845 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1521637914845 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1521637914847 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1521637914847 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1521637914848 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mclk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node mclk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521637914896 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 5 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 257 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521637914896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inc_PC~13  " "Automatically promoted node inc_PC~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521637914896 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 13 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inc_PC~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 166 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521637914896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IM_MUX1~1  " "Automatically promoted node IM_MUX1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521637914896 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 10 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IM_MUX1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 136 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521637914896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA_Mux\[1\]~4  " "Automatically promoted node DATA_Mux\[1\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521637914896 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_Mux[1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 146 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521637914896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IM_MUX2\[1\]~22  " "Automatically promoted node IM_MUX2\[1\]~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521637914896 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IM_MUX2[1]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 188 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521637914896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "enable~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node enable~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521637914896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_Mux~1 " "Destination node REG_Mux~1" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 10 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REG_Mux~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 138 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521637914896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATA_Mux\[1\]~2 " "Destination node DATA_Mux\[1\]~2" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_Mux[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 144 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521637914896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inc_PC~13 " "Destination node inc_PC~13" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 13 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inc_PC~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 166 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521637914896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "B_Mux~3 " "Destination node B_Mux~3" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 9 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_Mux~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 181 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521637914896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IM_MUX2\[1\]~21 " "Destination node IM_MUX2\[1\]~21" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IM_MUX2[1]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 186 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521637914896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IM_MUX2\[1\]~22 " "Destination node IM_MUX2\[1\]~22" {  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IM_MUX2[1]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 188 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521637914896 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1521637914896 ""}  } { { "control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 6 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { enable~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 0 { 0 ""} 0 249 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521637914896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1521637915408 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521637915409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521637915409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521637915410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521637915411 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1521637915412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1521637915412 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1521637915412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1521637915414 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1521637915414 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1521637915414 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "63 unused 2.5V 35 28 0 " "Number of I/O pins in group: 63 (unused VREF, 2.5V VCCIO, 35 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1521637915418 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1521637915418 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1521637915418 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521637915420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521637915420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521637915420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521637915420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521637915420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521637915420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521637915420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521637915420 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1521637915420 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1521637915420 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521637915493 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1521637915701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1521637917989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521637918173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1521637918218 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1521637922766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521637922766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1521637923159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X104_Y61 X115_Y73 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y61 to location X115_Y73" {  } { { "loc" "" { Generic "/home/student1/mbhagat/coe608/lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y61 to location X115_Y73"} { { 11 { 0 ""} 104 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1521637926869 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1521637926869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521637929982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1521637929982 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1521637929982 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1521637929997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521637930087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521637930509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521637930800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521637931190 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521637931770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1359 " "Peak virtual memory: 1359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521637932852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 09:12:12 2018 " "Processing ended: Wed Mar 21 09:12:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521637932852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521637932852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521637932852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521637932852 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1521637936677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521637936679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 09:12:16 2018 " "Processing started: Wed Mar 21 09:12:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521637936679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1521637936679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1521637936679 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1521637940316 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1521637940481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521637941776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 09:12:21 2018 " "Processing ended: Wed Mar 21 09:12:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521637941776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521637941776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521637941776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1521637941776 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1521637941975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1521637944787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521637944788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 09:12:24 2018 " "Processing started: Wed Mar 21 09:12:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521637944788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521637944788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab5 -c lab5 " "Command: quartus_sta lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521637944789 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1521637944936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1521637945138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1521637945141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1521637945183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1521637945183 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1521637945497 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab5.sdc " "Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1521637945964 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1521637945964 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1521637945966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mclk mclk " "create_clock -period 1.000 -name mclk mclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1521637945966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name INST\[28\] INST\[28\] " "create_clock -period 1.000 -name INST\[28\] INST\[28\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1521637945966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name INST\[29\] INST\[29\] " "create_clock -period 1.000 -name INST\[29\] INST\[29\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1521637945966 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1521637945966 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B_Mux~2  from: datac  to: combout " "Cell: B_Mux~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B_Mux~2  from: datad  to: combout " "Cell: B_Mux~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inc_PC~12  from: datac  to: combout " "Cell: inc_PC~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inc_PC~12  from: datad  to: combout " "Cell: inc_PC~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946537 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1521637946537 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1521637946538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946540 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1521637946541 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1521637946574 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1521637946622 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1521637946622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.321 " "Worst-case setup slack is -7.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.321             -82.265 INST\[29\]  " "   -7.321             -82.265 INST\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.079             -77.192 INST\[28\]  " "   -7.079             -77.192 INST\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.914              -1.817 mclk  " "   -0.914              -1.817 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206              -0.307 clk  " "   -0.206              -0.307 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521637946643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.844 " "Worst-case hold slack is -3.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.844             -12.419 INST\[28\]  " "   -3.844             -12.419 INST\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.723             -11.480 INST\[29\]  " "   -3.723             -11.480 INST\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.049 mclk  " "   -0.049              -0.049 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 clk  " "    0.631               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521637946675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521637946694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521637946722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.907 " "Worst-case minimum pulse width slack is -3.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.907            -402.462 INST\[29\]  " "   -3.907            -402.462 INST\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.481            -275.114 INST\[28\]  " "   -3.481            -275.114 INST\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 clk  " "   -3.000              -6.855 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 mclk  " "   -3.000              -5.570 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637946742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521637946742 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1521637946993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1521637947017 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1521637947539 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B_Mux~2  from: datac  to: combout " "Cell: B_Mux~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B_Mux~2  from: datad  to: combout " "Cell: B_Mux~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inc_PC~12  from: datac  to: combout " "Cell: inc_PC~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inc_PC~12  from: datad  to: combout " "Cell: inc_PC~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947637 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1521637947637 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947639 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1521637947660 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1521637947660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.898 " "Worst-case setup slack is -6.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.898             -76.935 INST\[29\]  " "   -6.898             -76.935 INST\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.789             -75.198 INST\[28\]  " "   -6.789             -75.198 INST\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949              -1.877 mclk  " "   -0.949              -1.877 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.084 clk  " "   -0.084              -0.084 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521637947675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.490 " "Worst-case hold slack is -3.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.490             -11.088 INST\[28\]  " "   -3.490             -11.088 INST\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.380             -10.412 INST\[29\]  " "   -3.380             -10.412 INST\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.042 mclk  " "   -0.042              -0.042 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 clk  " "    0.570               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521637947696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521637947727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521637947742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.522 " "Worst-case minimum pulse width slack is -3.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.522            -356.518 INST\[29\]  " "   -3.522            -356.518 INST\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.110            -242.148 INST\[28\]  " "   -3.110            -242.148 INST\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 clk  " "   -3.000              -6.855 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 mclk  " "   -3.000              -5.570 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637947756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521637947756 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1521637948074 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B_Mux~2  from: datac  to: combout " "Cell: B_Mux~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B_Mux~2  from: datad  to: combout " "Cell: B_Mux~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inc_PC~12  from: datac  to: combout " "Cell: inc_PC~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inc_PC~12  from: datad  to: combout " "Cell: inc_PC~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948243 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1521637948243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948245 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1521637948248 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1521637948248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.985 " "Worst-case setup slack is -3.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.985             -39.879 INST\[29\]  " "   -3.985             -39.879 INST\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.042             -31.245 INST\[28\]  " "   -3.042             -31.245 INST\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 mclk  " "    0.218               0.000 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk  " "    0.433               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521637948270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.057 " "Worst-case hold slack is -2.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.057              -7.744 INST\[28\]  " "   -2.057              -7.744 INST\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.998              -6.916 INST\[29\]  " "   -1.998              -6.916 INST\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120              -0.163 mclk  " "   -0.120              -0.163 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 clk  " "    0.293               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521637948295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521637948328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521637948346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -161.636 INST\[29\]  " "   -3.000            -161.636 INST\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -107.276 INST\[28\]  " "   -3.000            -107.276 INST\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.374 clk  " "   -3.000              -6.374 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.209 mclk  " "   -3.000              -5.209 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521637948371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521637948371 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1521637949405 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1521637949406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "884 " "Peak virtual memory: 884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521637949813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 09:12:29 2018 " "Processing ended: Wed Mar 21 09:12:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521637949813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521637949813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521637949813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521637949813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521637953950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521637953951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 09:12:33 2018 " "Processing started: Wed Mar 21 09:12:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521637953951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521637953951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521637953952 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab5.vo /home/student1/mbhagat/coe608/lab5/simulation/qsim// simulation " "Generated file lab5.vo in folder \"/home/student1/mbhagat/coe608/lab5/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1521637954343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "988 " "Peak virtual memory: 988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521637954463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 09:12:34 2018 " "Processing ended: Wed Mar 21 09:12:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521637954463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521637954463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521637954463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521637954463 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus II Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521637955114 ""}
