lbl_800FDD90:
/* 800FDD90 00000000  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800FDD94 00000004  7C 08 02 A6 */	mflr r0
/* 800FDD98 00000008  90 01 00 34 */	stw r0, 0x34(r1)
/* 800FDD9C 0000000C  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 800FDDA0 00000010  F3 E1 00 28 */	psq_st f31, 40(r1), 0, 0 /* qr0 */
/* 800FDDA4 00000014  39 61 00 20 */	addi r11, r1, 0x20
/* 800FDDA8 00000018  48 26 44 2D */	bl _savegpr_27
/* 800FDDAC 0000001C  7C 7B 1B 78 */	mr r27, r3
/* 800FDDB0 00000020  7C 9C 23 78 */	mr r28, r4
/* 800FDDB4 00000024  7C BD 2B 78 */	mr r29, r5
/* 800FDDB8 00000028  7C DE 33 78 */	mr r30, r6
/* 800FDDBC 0000002C  80 03 31 A0 */	lwz r0, 0x31a0(r3)
/* 800FDDC0 00000030  54 1F FF FE */	rlwinm r31, r0, 0x1f, 0x1f, 0x1f
/* 800FDDC4 00000034  4B FF F4 C5 */	bl getLadderMoveAnmSpeed__9daAlink_cFv
/* 800FDDC8 00000038  FF E0 08 90 */	fmr f31, f1
/* 800FDDCC 0000003C  7F 63 DB 78 */	mr r3, r27
/* 800FDDD0 00000040  38 80 00 6B */	li r4, 0x6b
/* 800FDDD4 00000044  4B FC 41 99 */	bl commonProcInit__9daAlink_cFQ29daAlink_c12daAlink_PROC
/* 800FDDD8 00000048  2C 1F 00 00 */	cmpwi r31, 0
/* 800FDDDC 0000004C  40 82 00 3C */	bne lbl_800FDE18
/* 800FDDE0 00000050  2C 1D 00 00 */	cmpwi r29, 0
/* 800FDDE4 00000054  40 82 00 18 */	bne lbl_800FDDFC
/* 800FDDE8 00000058  C0 22 95 84 */	lfs f1, LIT_24618(r2)
/* 800FDDEC 0000005C  C0 1E 00 04 */	lfs f0, 4(r30)
/* 800FDDF0 00000060  EC 01 00 2A */	fadds f0, f1, f0
/* 800FDDF4 00000064  D0 1B 37 CC */	stfs f0, 0x37cc(r27)
/* 800FDDF8 00000068  48 00 00 28 */	b lbl_800FDE20
lbl_800FDDFC:
/* 800FDDFC 00000000  C0 02 92 BC */	lfs f0, d_d_a_alink__LIT_6041(r2)
/* 800FDE00 00000004  EF FF 00 32 */	fmuls f31, f31, f0
/* 800FDE04 00000008  C0 3E 00 04 */	lfs f1, 4(r30)
/* 800FDE08 0000000C  C0 02 95 84 */	lfs f0, LIT_24618(r2)
/* 800FDE0C 00000010  EC 01 00 28 */	fsubs f0, f1, f0
/* 800FDE10 00000014  D0 1B 37 CC */	stfs f0, 0x37cc(r27)
/* 800FDE14 00000018  48 00 00 0C */	b lbl_800FDE20
lbl_800FDE18:
/* 800FDE18 00000000  C0 1E 00 04 */	lfs f0, 4(r30)
/* 800FDE1C 00000004  D0 1B 37 CC */	stfs f0, 0x37cc(r27)
lbl_800FDE20:
/* 800FDE20 00000000  C0 1E 00 00 */	lfs f0, 0(r30)
/* 800FDE24 00000004  D0 1B 37 C8 */	stfs f0, 0x37c8(r27)
/* 800FDE28 00000008  C0 1E 00 08 */	lfs f0, 8(r30)
/* 800FDE2C 0000000C  D0 1B 37 D0 */	stfs f0, 0x37d0(r27)
/* 800FDE30 00000010  2C 1C 00 00 */	cmpwi r28, 0
/* 800FDE34 00000014  41 82 00 40 */	beq lbl_800FDE74
/* 800FDE38 00000018  2C 1F 00 00 */	cmpwi r31, 0
/* 800FDE3C 0000001C  41 82 00 10 */	beq lbl_800FDE4C
/* 800FDE40 00000020  38 00 00 01 */	li r0, 1
/* 800FDE44 00000024  90 1B 31 98 */	stw r0, 0x3198(r27)
/* 800FDE48 00000028  48 00 00 0C */	b lbl_800FDE54
lbl_800FDE4C:
/* 800FDE4C 00000000  38 00 00 00 */	li r0, 0
/* 800FDE50 00000004  90 1B 31 98 */	stw r0, 0x3198(r27)
lbl_800FDE54:
/* 800FDE54 00000000  C0 02 92 C0 */	lfs f0, LIT_6108(r2)
/* 800FDE58 00000004  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800FDE5C 00000008  4C 41 13 82 */	cror 2, 1, 2
/* 800FDE60 0000000C  40 82 00 0C */	bne lbl_800FDE6C
/* 800FDE64 00000010  38 80 00 A0 */	li r4, 0xa0
/* 800FDE68 00000014  48 00 00 30 */	b lbl_800FDE98
lbl_800FDE6C:
/* 800FDE6C 00000000  38 80 00 9F */	li r4, 0x9f
/* 800FDE70 00000004  48 00 00 28 */	b lbl_800FDE98
lbl_800FDE74:
/* 800FDE74 00000000  38 00 00 01 */	li r0, 1
/* 800FDE78 00000004  90 1B 31 98 */	stw r0, 0x3198(r27)
/* 800FDE7C 00000008  C0 02 92 C0 */	lfs f0, LIT_6108(r2)
/* 800FDE80 0000000C  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800FDE84 00000010  4C 41 13 82 */	cror 2, 1, 2
/* 800FDE88 00000014  40 82 00 0C */	bne lbl_800FDE94
/* 800FDE8C 00000018  38 80 00 9F */	li r4, 0x9f
/* 800FDE90 0000001C  48 00 00 08 */	b lbl_800FDE98
lbl_800FDE94:
/* 800FDE94 00000000  38 80 00 A0 */	li r4, 0xa0
lbl_800FDE98:
/* 800FDE98 00000000  7F 63 DB 78 */	mr r3, r27
/* 800FDE9C 00000004  FC 20 F8 90 */	fmr f1, f31
/* 800FDEA0 00000008  3C A0 80 39 */	lis r5, m__20daAlinkHIO_ladder_c0@ha
/* 800FDEA4 0000000C  38 A5 EB 8C */	addi r5, r5, m__20daAlinkHIO_ladder_c0@l
/* 800FDEA8 00000010  C0 45 00 50 */	lfs f2, 0x50(r5)
/* 800FDEAC 00000014  4B FA F1 35 */	bl setSingleAnimeBaseSpeed__9daAlink_cFQ29daAlink_c11daAlink_ANMff
/* 800FDEB0 00000018  9B BB 2F 98 */	stb r29, 0x2f98(r27)
/* 800FDEB4 0000001C  2C 1D 00 00 */	cmpwi r29, 0
/* 800FDEB8 00000020  40 82 00 18 */	bne lbl_800FDED0
/* 800FDEBC 00000024  38 00 F8 00 */	li r0, -2048
/* 800FDEC0 00000028  B0 1B 30 A0 */	sth r0, 0x30a0(r27)
/* 800FDEC4 0000002C  C0 02 92 BC */	lfs f0, d_d_a_alink__LIT_6041(r2)
/* 800FDEC8 00000030  D0 1B 33 F4 */	stfs f0, 0x33f4(r27)
/* 800FDECC 00000034  48 00 00 14 */	b lbl_800FDEE0
lbl_800FDED0:
/* 800FDED0 00000000  38 00 28 00 */	li r0, 0x2800
/* 800FDED4 00000004  B0 1B 30 A0 */	sth r0, 0x30a0(r27)
/* 800FDED8 00000008  C0 02 92 B8 */	lfs f0, d_d_a_alink__LIT_6040(r2)
/* 800FDEDC 0000000C  D0 1B 33 F4 */	stfs f0, 0x33f4(r27)
lbl_800FDEE0:
/* 800FDEE0 00000000  38 00 00 0E */	li r0, 0xe
/* 800FDEE4 00000004  98 1B 2F 99 */	stb r0, 0x2f99(r27)
/* 800FDEE8 00000008  7F 63 DB 78 */	mr r3, r27
/* 800FDEEC 0000000C  C0 22 92 C0 */	lfs f1, LIT_6108(r2)
/* 800FDEF0 00000010  C0 5B 05 34 */	lfs f2, 0x534(r27)
/* 800FDEF4 00000014  38 80 00 00 */	li r4, 0
/* 800FDEF8 00000018  4B FB D8 79 */	bl setSpecialGravity__9daAlink_cFffi
/* 800FDEFC 0000001C  C0 02 92 C0 */	lfs f0, LIT_6108(r2)
/* 800FDF00 00000020  D0 1B 04 FC */	stfs f0, 0x4fc(r27)
/* 800FDF04 00000024  D0 1B 33 98 */	stfs f0, 0x3398(r27)
/* 800FDF08 00000028  D0 1B 05 2C */	stfs f0, 0x52c(r27)
/* 800FDF0C 0000002C  38 00 00 01 */	li r0, 1
/* 800FDF10 00000030  B0 1B 30 0C */	sth r0, 0x300c(r27)
/* 800FDF14 00000034  B0 1B 30 10 */	sth r0, 0x3010(r27)
/* 800FDF18 00000038  3C 60 80 40 */	lis r3, g_dComIfG_gameInfo@ha
/* 800FDF1C 0000003C  38 63 61 C0 */	addi r3, r3, g_dComIfG_gameInfo@l
/* 800FDF20 00000040  80 03 5F 18 */	lwz r0, 0x5f18(r3)
/* 800FDF24 00000044  64 00 02 00 */	oris r0, r0, 0x200
/* 800FDF28 00000048  90 03 5F 18 */	stw r0, 0x5f18(r3)
/* 800FDF2C 0000004C  38 60 00 01 */	li r3, 1
/* 800FDF30 00000050  E3 E1 00 28 */	psq_l f31, 40(r1), 0, 0 /* qr0 */
/* 800FDF34 00000054  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 800FDF38 00000058  39 61 00 20 */	addi r11, r1, 0x20
/* 800FDF3C 0000005C  48 26 42 E5 */	bl _restgpr_27
/* 800FDF40 00000060  80 01 00 34 */	lwz r0, 0x34(r1)
/* 800FDF44 00000064  7C 08 03 A6 */	mtlr r0
/* 800FDF48 00000068  38 21 00 30 */	addi r1, r1, 0x30
/* 800FDF4C 0000006C  4E 80 00 20 */	blr 
