INFO: [HLS 200-10] Running 'B:/Programs/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'StevenD' on host 'stevend-pc' (Windows NT_amd64 version 6.1) on Thu Oct 15 17:48:01 -0700 2020
INFO: [HLS 200-10] In directory 'A:/documents/UCSD_MAS_program/Classes/WES237C/Project/project1/project1/fir128'
Sourcing Tcl script 'A:/documents/UCSD_MAS_program/Classes/WES237C/Project/project1/project1/fir128/baseline/fir128_optimized3_removing_cond/csynth.tcl'
INFO: [HLS 200-10] Opening project 'A:/documents/UCSD_MAS_program/Classes/WES237C/Project/project1/project1/fir128/baseline'.
INFO: [HLS 200-10] Adding design file 'fir.h' to the project
INFO: [HLS 200-10] Adding design file 'fir.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'input.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'out.gold.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'fir_test.cpp' to the project
INFO: [HLS 200-10] Opening solution 'A:/documents/UCSD_MAS_program/Classes/WES237C/Project/project1/project1/fir128/baseline/fir128_optimized3_removing_cond'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 188.297 ; gain = 96.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 188.297 ; gain = 96.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 188.297 ; gain = 96.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 188.297 ; gain = 96.379
WARNING: [XFORM 203-104] Completely partitioning array 'shift_reg'  accessed through non-constant indices on dimension 1 (fir.cpp:36:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 188.297 ; gain = 96.379
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 188.297 ; gain = 96.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Shift_Accum_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.012 seconds; current allocated memory: 116.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 126.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111]  Elapsed time: 1.149 seconds; current allocated memory: 129.348 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
WARNING: [RTMG 210-274] Memory 'fir_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'fir_c_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 217.566 ; gain = 125.648
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-112] Total elapsed time: 17.582 seconds; peak allocated memory: 129.348 MB.
