`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Aug 31 2022 16:49:25 CEST (Aug 31 2022 14:49:25 UTC)

module fir_Or_1Ux1U_1U_1(in2, in1, out1);
  input in2, in1;
  output out1;
  wire in2, in1;
  wire out1;
  wire n_0, n_1;
  NAND2X2 g2(.A (n_0), .B (n_1), .Y (out1));
  INVX2 g3(.A (in1), .Y (n_1));
  CLKINVX4 g4(.A (in2), .Y (n_0));
endmodule


