// Seed: 1097741530
module module_0 (
    input wire id_0,
    input wire id_1,
    output supply1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    output wor id_5
    , id_8, id_9,
    output wor id_6
);
  assign id_4 = 1;
  assign #id_10 id_2 = id_8 * 1;
  tri1 id_11;
  wire id_12;
  wire id_13;
  assign id_11 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input wand id_2,
    input supply0 id_3,
    output wand id_4,
    output wor id_5
);
  id_7(
      .id_0(id_2), .id_1(1), .id_2(id_4), .id_3(id_2), .id_4(1 + 1 + 1)
  ); module_0(
      id_3, id_1, id_5, id_2, id_5, id_5, id_5
  );
endmodule
