verilog work ../../clk_100_25_24.v
verilog work ../example_design/clk_100_25_24_exdes.v
