<!DOCTYPE html>
<html>
  <head>
    <title>Lecture 4a: Robust Analog Circuit Sizing Under Process Variations</title>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
    <link rel="stylesheet" type="text/css" href="slides.css"/>
    <link rel="stylesheet" type="text/css" href="../katex/katex.min.css"/>
    <style type="text/css">
      @import url(http://fonts.lug.ustc.edu.cn/css?family=Droid+Serif);
      @import url(http://fonts.lug.ustc.edu.cn/css?family=Yanone+Kaffeesatz);
      /* Slideshow styles */
    </style>
  </head>
  <body>
    <textarea id="source">

class: center, middle

Lecture 4a: Robust Analog Circuit Sizing Under Process Variations
=================================================================

Wai-Shing Luk

2019-10-16

---

üîë Keywords
--------

-   Analog circuit Ê®°ÊãüÁîµË∑Ø
-   Design for robustness È≤ÅÊ£íÊÄßËÆæËÆ°
-   Worst-case scenarios ÊúÄÂùèÊÉÖÊôØ
-   Affine arithmetic ‰ªøÂ∞ÑËøêÁÆó
-   Convex programming Âá∏ËßÑÂàí
-   Geometric programming Âá†‰ΩïËßÑÂàí
-   Posynomial Ê≠£È°πÂºè ÔºàPositive + polynomialÔºâ
-   Ellipsoid method Ê§≠ÁêÉÊ≥ï

---

Agenda
------

-   Challenges of 20nm Analog Design

-   Design for variability

-   Design for robustness

-   Analog circuit sizing problem formulation

-   Ellipsoid method for convex programming

-   Affine arithmetic for worst case scenarios

-   Robust geometric programming

-   Design examples

---

Introduction
------------

| Costs        | 28nm      | 20nm        |
| ------------ | --------- | ----------- |
| Fab Costs    | 3B        | 4B - 7B     |
| Process R&D  | 1.2B      | 2.1B - 3B   |
| Mask Costs   | 2M - 3M   | 5M - 8M     |
| Design Costs | 50M - 90M | 120M - 500M |

  : Fab, process, mask, and design costs are much higher at 20nm (IBS,
  May 2011)

---

Challenges at 20nm
------------------

-   Double-patterning aware

-   Layout-dependent effects

-   New local interconnect layers

-   \>5,000 design rules

-   Device variation and sensitivity

-   New type of transistor - FinFET

---

Double Patterning
-----------------

![img](lec04.files/img001.png)

---

Overlay Error (Mask Shift)
--------------------------

-   Parasitic matching becomes very challenging

    ![img](lec04.files/img002.png)

---

Layout-Dependent Effects
------------------------

| Layout-Dependent Effects      | \> 40nm | At 40nm | \>= 28nm |
| ----------------------------- | :-----: | :-----: | :------: |
| Well Proximity Effect (WPE)   |    x    |    x    |    x     |
| Poly Spacing Effect (PSE)     |         |    x    |    x     |
| Length of Diffusion (LOD)     |    x    |    x    |    x     |
| OD to OD Spacing Effect (OSE) |         |    x    |    x     |

---

New Local Interconnect Layers
-----------------------------

![img](lec04.files/img003.png)

---

New Transistor Type: FinFET
---------------------------

![Width is discrete. You can add 2 fins or 3 fins, but not 2.75 fins.](lec04.files/img004.png)

---

Design for Robustness
---------------------

-   Process variations must be included in the specification.

---

Basic Design Flow
-----------------

.pull-left70[

![img](lec04.files/img005.png)

]

---

Top-down Design Phases
----------------------

![img](lec04.files/img006.png)

---

Basic Flow of Analog Synthesis
------------------------------

![img](lec04.files/img007.png)

---

Analog Circuit Sizing Problem
-----------------------------

-   Problem definition:
    -   Given a circuit topology, a set of specification requirements and technology, find the values of design variables that meet the specifications and optimize the circuit performance.
-   Difficulties:
    -   High degrees of freedom
    -   Performance is sensitive to variations

---

Main Approaches in CAD
----------------------

-   Knowledge-based
    -   Rely on circuit understanding, design heuristics
-   Optimization based
    -   **Equation based**
        -   Establish circuit equations and use numerical solvers
    -   Simulation based
        -   Rely on circuit simulation

In practice, you mix and match of them whenever appropriate.

---

Geometric Programming
---------------------

-   In recent years, techniques of using geometric programming (GP) are emerging.
-   In this lecture, we present a new idea of solving robust GP problems using **ellipsoid method** and **affine arithmetic**.

---

class: center, middle

Q & A üó£Ô∏è
==========

    </textarea>
    <script src="https://remarkjs.com/downloads/remark-latest.min.js"></script>
    <script src="../katex/katex.min.js" type="text/javascript"></script>
    <script src="../katex/contrib/auto-render.min.js" type="text/javascript"></script>
    <script type="text/javascript">
      renderMathInElement(
          document.getElementById("source"),
          {
              delimiters: [
                  {left: "$$", right: "$$", display: true},
                  {left: "$", right: "$", display: false},
                  {left: "\\(", right: "\\)", display: false}
              ]
          }
      );
    </script>
    <script type="text/javascript">
      var slideshow = remark.create({
        ratio: '16:9',
        highlightStyle: 'googlecode'
      });
    </script>
  </body>
</html>