module shifter_right_tb;

    reg  [31:0] in;
    reg  [4:0]  shift;
    wire [31:0] out;

    shifter_right uut (
        .in(in),
        .shift(shift),
        .out(out)
    );

    initial begin
        $dumpfile("shifter_right.vcd");
        $dumpvars ;

        in = 32'h80000000; shift = 0; #10;
        shift = 1; #10;
        shift = 4; #10;
        shift = 8; #10;
        shift = 16; #10;
        shift = 31; #10;

        $finish;
    end
endmodule
