

================================================================
== Vitis HLS Report for 'bf16add'
================================================================
* Date:           Wed Oct  8 15:53:24 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_1  |        ?|        ?|         1|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_bits" [activation_accelerator.cpp:25]   --->   Operation 3 'read' 'b_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_bits" [activation_accelerator.cpp:25]   --->   Operation 4 'read' 'a_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_mantissa = trunc i16 %b_bits_read" [activation_accelerator.cpp:25]   --->   Operation 5 'trunc' 'b_mantissa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_mantissa = trunc i16 %a_bits_read" [activation_accelerator.cpp:25]   --->   Operation 6 'trunc' 'a_mantissa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 15" [activation_accelerator.cpp:27]   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 15" [activation_accelerator.cpp:28]   --->   Operation 8 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_exp = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_read, i32 7, i32 14" [activation_accelerator.cpp:29]   --->   Operation 9 'partselect' 'a_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_exp = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %b_bits_read, i32 7, i32 14" [activation_accelerator.cpp:30]   --->   Operation 10 'partselect' 'b_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %a_mantissa" [activation_accelerator.cpp:31]   --->   Operation 11 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i7 %b_mantissa" [activation_accelerator.cpp:32]   --->   Operation 12 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_eq  i8 %a_exp, i8 0" [activation_accelerator.cpp:35]   --->   Operation 13 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%trunc_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_read, i32 7, i32 13" [activation_accelerator.cpp:35]   --->   Operation 14 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%or_ln35 = or i7 %trunc_ln3, i7 %a_mantissa" [activation_accelerator.cpp:35]   --->   Operation 15 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 14" [activation_accelerator.cpp:35]   --->   Operation 16 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_3, i7 %or_ln35" [activation_accelerator.cpp:35]   --->   Operation 17 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln35_1 = icmp_eq  i8 %or_ln, i8 0" [activation_accelerator.cpp:35]   --->   Operation 18 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.57ns)   --->   "%br_ln35 = br i1 %icmp_ln35_1, void %if.end, void %cleanup164" [activation_accelerator.cpp:35]   --->   Operation 19 'br' 'br_ln35' <Predicate = true> <Delay = 0.57>
ST_1 : Operation 20 [1/1] (0.84ns)   --->   "%icmp_ln36 = icmp_eq  i8 %b_exp, i8 0" [activation_accelerator.cpp:36]   --->   Operation 20 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln35_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_1)   --->   "%trunc_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %b_bits_read, i32 7, i32 13" [activation_accelerator.cpp:36]   --->   Operation 21 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_1)   --->   "%or_ln36 = or i7 %trunc_ln4, i7 %b_mantissa" [activation_accelerator.cpp:36]   --->   Operation 22 'or' 'or_ln36' <Predicate = (!icmp_ln35_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 14" [activation_accelerator.cpp:36]   --->   Operation 23 'bitselect' 'tmp_6' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_1)   --->   "%or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_6, i7 %or_ln36" [activation_accelerator.cpp:36]   --->   Operation 24 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln36_1 = icmp_eq  i8 %or_ln1, i8 0" [activation_accelerator.cpp:36]   --->   Operation 25 'icmp' 'icmp_ln36_1' <Predicate = (!icmp_ln35_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.57ns)   --->   "%br_ln36 = br i1 %icmp_ln36_1, void %if.end29_ifconv, void %cleanup164" [activation_accelerator.cpp:36]   --->   Operation 26 'br' 'br_ln36' <Predicate = (!icmp_ln35_1)> <Delay = 0.57>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %a_mantissa" [activation_accelerator.cpp:42]   --->   Operation 27 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %b_mantissa" [activation_accelerator.cpp:43]   --->   Operation 28 'bitconcatenate' 'or_ln3' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.39ns)   --->   "%select_ln42 = select i1 %icmp_ln35, i8 %zext_ln31, i8 %or_ln2" [activation_accelerator.cpp:42]   --->   Operation 29 'select' 'select_ln42' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_full_mantissa = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln42, i8 0" [activation_accelerator.cpp:45]   --->   Operation 30 'bitconcatenate' 'a_full_mantissa' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%select_ln43 = select i1 %icmp_ln36, i8 %zext_ln32, i8 %or_ln3" [activation_accelerator.cpp:43]   --->   Operation 31 'select' 'select_ln43' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%b_full_mantissa = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln43, i8 0" [activation_accelerator.cpp:46]   --->   Operation 32 'bitconcatenate' 'b_full_mantissa' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.39ns)   --->   "%a_align_exp = select i1 %icmp_ln35, i8 1, i8 %a_exp" [activation_accelerator.cpp:49]   --->   Operation 33 'select' 'a_align_exp' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.39ns)   --->   "%b_align_exp = select i1 %icmp_ln36, i8 1, i8 %b_exp" [activation_accelerator.cpp:50]   --->   Operation 34 'select' 'b_align_exp' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%icmp_ln54 = icmp_ugt  i8 %a_align_exp, i8 %b_align_exp" [activation_accelerator.cpp:54]   --->   Operation 35 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %a_align_exp" [activation_accelerator.cpp:56]   --->   Operation 36 'zext' 'zext_ln56' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i8 %b_align_exp" [activation_accelerator.cpp:56]   --->   Operation 37 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.76ns)   --->   "%sub_ln56 = sub i9 %zext_ln56, i9 %zext_ln56_1" [activation_accelerator.cpp:56]   --->   Operation 38 'sub' 'sub_ln56' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node b_full_mantissa_2)   --->   "%sext_ln56 = sext i9 %sub_ln56" [activation_accelerator.cpp:56]   --->   Operation 39 'sext' 'sext_ln56' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node b_full_mantissa_2)   --->   "%sext_ln56cast = trunc i32 %sext_ln56" [activation_accelerator.cpp:56]   --->   Operation 40 'trunc' 'sext_ln56cast' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node b_full_mantissa_2)   --->   "%b_full_mantissa_1 = lshr i16 %b_full_mantissa, i16 %sext_ln56cast" [activation_accelerator.cpp:56]   --->   Operation 41 'lshr' 'b_full_mantissa_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%icmp_ln57 = icmp_ugt  i8 %b_align_exp, i8 %a_align_exp" [activation_accelerator.cpp:57]   --->   Operation 42 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.76ns)   --->   "%sub_ln59 = sub i9 %zext_ln56_1, i9 %zext_ln56" [activation_accelerator.cpp:59]   --->   Operation 43 'sub' 'sub_ln59' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node a_full_mantissa_2)   --->   "%sext_ln59 = sext i9 %sub_ln59" [activation_accelerator.cpp:59]   --->   Operation 44 'sext' 'sext_ln59' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node a_full_mantissa_2)   --->   "%sext_ln59cast = trunc i32 %sext_ln59" [activation_accelerator.cpp:59]   --->   Operation 45 'trunc' 'sext_ln59cast' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node a_full_mantissa_2)   --->   "%a_full_mantissa_1 = lshr i16 %a_full_mantissa, i16 %sext_ln59cast" [activation_accelerator.cpp:59]   --->   Operation 46 'lshr' 'a_full_mantissa_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln57)   --->   "%xor_ln54 = xor i1 %icmp_ln54, i1 1" [activation_accelerator.cpp:54]   --->   Operation 47 'xor' 'xor_ln54' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln57 = and i1 %icmp_ln57, i1 %xor_ln54" [activation_accelerator.cpp:57]   --->   Operation 48 'and' 'and_ln57' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.90ns) (out node of the LUT)   --->   "%a_full_mantissa_2 = select i1 %and_ln57, i16 %a_full_mantissa_1, i16 %a_full_mantissa" [activation_accelerator.cpp:57]   --->   Operation 49 'select' 'a_full_mantissa_2' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.90ns) (out node of the LUT)   --->   "%b_full_mantissa_2 = select i1 %icmp_ln54, i16 %b_full_mantissa_1, i16 %b_full_mantissa" [activation_accelerator.cpp:54]   --->   Operation 50 'select' 'b_full_mantissa_2' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.39ns)   --->   "%max_exp_4 = select i1 %and_ln57, i8 %b_exp, i8 %a_exp" [activation_accelerator.cpp:57]   --->   Operation 51 'select' 'max_exp_4' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i8 %max_exp_4" [activation_accelerator.cpp:53]   --->   Operation 52 'zext' 'zext_ln53' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i8 %max_exp_4" [activation_accelerator.cpp:53]   --->   Operation 53 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i16 %a_full_mantissa_2" [activation_accelerator.cpp:53]   --->   Operation 54 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i16 %b_full_mantissa_2" [activation_accelerator.cpp:53]   --->   Operation 55 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.28ns)   --->   "%xor_ln67 = xor i1 %tmp, i1 %tmp_1" [activation_accelerator.cpp:67]   --->   Operation 56 'xor' 'xor_ln67' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.10ns)   --->   "%icmp_ln71 = icmp_ult  i16 %a_full_mantissa_2, i16 %b_full_mantissa_2" [activation_accelerator.cpp:71]   --->   Operation 57 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.28ns)   --->   "%xor_ln71 = xor i1 %icmp_ln71, i1 1" [activation_accelerator.cpp:71]   --->   Operation 58 'xor' 'xor_ln71' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.85ns)   --->   "%result_mantissa_1 = sub i17 %zext_ln53_1, i17 %zext_ln53_2" [activation_accelerator.cpp:72]   --->   Operation 59 'sub' 'result_mantissa_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.85ns)   --->   "%result_mantissa_3 = sub i17 %zext_ln53_2, i17 %zext_ln53_1" [activation_accelerator.cpp:75]   --->   Operation 60 'sub' 'result_mantissa_3' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_5)   --->   "%result_mantissa_4 = select i1 %xor_ln71, i17 %result_mantissa_1, i17 %result_mantissa_3" [activation_accelerator.cpp:71]   --->   Operation 61 'select' 'result_mantissa_4' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_5)   --->   "%sext_ln71 = sext i17 %result_mantissa_4" [activation_accelerator.cpp:71]   --->   Operation 62 'sext' 'sext_ln71' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node result_sign_1)   --->   "%result_sign = select i1 %xor_ln71, i1 %tmp, i1 %tmp_1" [activation_accelerator.cpp:71]   --->   Operation 63 'select' 'result_sign' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.85ns)   --->   "%result_mantissa = add i17 %zext_ln53_2, i17 %zext_ln53_1" [activation_accelerator.cpp:68]   --->   Operation 64 'add' 'result_mantissa' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_5)   --->   "%zext_ln65 = zext i17 %result_mantissa" [activation_accelerator.cpp:65]   --->   Operation 65 'zext' 'zext_ln65' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.35ns) (out node of the LUT)   --->   "%result_mantissa_5 = select i1 %xor_ln67, i18 %sext_ln71, i18 %zext_ln65" [activation_accelerator.cpp:67]   --->   Operation 66 'select' 'result_mantissa_5' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.17ns) (out node of the LUT)   --->   "%result_sign_1 = select i1 %xor_ln67, i1 %result_sign, i1 %tmp" [activation_accelerator.cpp:67]   --->   Operation 67 'select' 'result_sign_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.08ns)   --->   "%icmp_ln81 = icmp_eq  i18 %result_mantissa_5, i18 0" [activation_accelerator.cpp:81]   --->   Operation 68 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.57ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_88_1, void %cleanup164" [activation_accelerator.cpp:81]   --->   Operation 69 'br' 'br_ln81' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.57>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%result_mantissa_2 = alloca i32 1"   --->   Operation 70 'alloca' 'result_mantissa_2' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%max_exp_2 = alloca i32 1"   --->   Operation 71 'alloca' 'max_exp_2' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.84ns)   --->   "%icmp_ln92 = icmp_eq  i8 %max_exp_4, i8 0" [activation_accelerator.cpp:92]   --->   Operation 72 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%xor_ln88 = xor i1 %trunc_ln53, i1 1" [activation_accelerator.cpp:88]   --->   Operation 73 'xor' 'xor_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%and_ln88_1 = and i1 %icmp_ln92, i1 %xor_ln88" [activation_accelerator.cpp:88]   --->   Operation 74 'and' 'and_ln88_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln88 = select i1 %and_ln88_1, i16 65535, i16 0" [activation_accelerator.cpp:88]   --->   Operation 75 'select' 'select_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln88 = store i16 %zext_ln53, i16 %max_exp_2" [activation_accelerator.cpp:88]   --->   Operation 76 'store' 'store_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln88 = store i18 %result_mantissa_5, i18 %result_mantissa_2" [activation_accelerator.cpp:88]   --->   Operation 77 'store' 'store_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln88 = br void %while.cond" [activation_accelerator.cpp:88]   --->   Operation 78 'br' 'br_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%result_mantissa_6 = load i18 %result_mantissa_2" [activation_accelerator.cpp:95]   --->   Operation 79 'load' 'result_mantissa_6' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%max_exp_10 = load i16 %max_exp_2" [activation_accelerator.cpp:90]   --->   Operation 80 'load' 'max_exp_10' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i18 %result_mantissa_6" [activation_accelerator.cpp:92]   --->   Operation 81 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.10ns)   --->   "%icmp_ln92_1 = icmp_eq  i16 %max_exp_10, i16 %select_ln88" [activation_accelerator.cpp:92]   --->   Operation 82 'icmp' 'icmp_ln92_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92_1, void %while.cond.split, void %while.end_ifconv" [activation_accelerator.cpp:92]   --->   Operation 83 'br' 'br_ln92' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [activation_accelerator.cpp:65]   --->   Operation 84 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %result_mantissa_6, i32 15, i32 17" [activation_accelerator.cpp:88]   --->   Operation 85 'partselect' 'tmp_7' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.58ns)   --->   "%icmp_ln88 = icmp_eq  i3 %tmp_7, i3 0" [activation_accelerator.cpp:88]   --->   Operation 86 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.10ns)   --->   "%icmp_ln88_1 = icmp_ne  i16 %max_exp_10, i16 0" [activation_accelerator.cpp:88]   --->   Operation 87 'icmp' 'icmp_ln88_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.28ns)   --->   "%and_ln88 = and i1 %icmp_ln88, i1 %icmp_ln88_1" [activation_accelerator.cpp:88]   --->   Operation 88 'and' 'and_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.42ns)   --->   "%br_ln88 = br i1 %and_ln88, void %while.end_ifconv, void %while.body" [activation_accelerator.cpp:88]   --->   Operation 89 'br' 'br_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1)> <Delay = 0.42>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%result_mantissa_7 = shl i18 %result_mantissa_6, i18 1" [activation_accelerator.cpp:89]   --->   Operation 90 'shl' 'result_mantissa_7' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1 & and_ln88)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.85ns)   --->   "%max_exp_11 = add i16 %max_exp_10, i16 65535" [activation_accelerator.cpp:90]   --->   Operation 91 'add' 'max_exp_11' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1 & and_ln88)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln92 = store i16 %max_exp_11, i16 %max_exp_2" [activation_accelerator.cpp:92]   --->   Operation 92 'store' 'store_ln92' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1 & and_ln88)> <Delay = 0.42>
ST_2 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln92 = store i18 %result_mantissa_7, i18 %result_mantissa_2" [activation_accelerator.cpp:92]   --->   Operation 93 'store' 'store_ln92' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1 & and_ln88)> <Delay = 0.42>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln92 = br void %while.cond" [activation_accelerator.cpp:92]   --->   Operation 94 'br' 'br_ln92' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1 & and_ln88)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%max_exp_3 = phi i16 0, void %while.cond, i16 %max_exp_10, void %while.cond.split"   --->   Operation 95 'phi' 'max_exp_3' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %result_mantissa_6, i32 16, i32 17" [activation_accelerator.cpp:95]   --->   Operation 96 'partselect' 'tmp_8' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.44ns)   --->   "%icmp_ln95 = icmp_ne  i2 %tmp_8, i2 0" [activation_accelerator.cpp:95]   --->   Operation 97 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %result_mantissa_6, i32 1, i32 17" [activation_accelerator.cpp:96]   --->   Operation 98 'partselect' 'lshr_ln' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.85ns)   --->   "%max_exp_12 = add i16 %max_exp_3, i16 1" [activation_accelerator.cpp:97]   --->   Operation 99 'add' 'max_exp_12' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.35ns)   --->   "%max_exp_13 = select i1 %icmp_ln95, i16 %max_exp_12, i16 %max_exp_3" [activation_accelerator.cpp:95]   --->   Operation 100 'select' 'max_exp_13' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.35ns)   --->   "%result_mantissa_12 = select i1 %icmp_ln95, i17 %lshr_ln, i17 %trunc_ln92" [activation_accelerator.cpp:95]   --->   Operation 101 'select' 'result_mantissa_12' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%rounding_bits = trunc i17 %result_mantissa_12" [activation_accelerator.cpp:65]   --->   Operation 102 'trunc' 'rounding_bits' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i17 %result_mantissa_12" [activation_accelerator.cpp:65]   --->   Operation 103 'sext' 'sext_ln65' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i31 %sext_ln65" [activation_accelerator.cpp:65]   --->   Operation 104 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.84ns)   --->   "%icmp_ln104 = icmp_ugt  i8 %rounding_bits, i8 128" [activation_accelerator.cpp:104]   --->   Operation 105 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.00ns)   --->   "%result_mantissa_13 = add i32 %zext_ln65_1, i32 256" [activation_accelerator.cpp:105]   --->   Operation 106 'add' 'result_mantissa_13' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.84ns)   --->   "%icmp_ln106 = icmp_eq  i8 %rounding_bits, i8 128" [activation_accelerator.cpp:106]   --->   Operation 107 'icmp' 'icmp_ln106' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_16)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %result_mantissa_12, i32 8" [activation_accelerator.cpp:108]   --->   Operation 108 'bitselect' 'tmp_9' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_16)   --->   "%result_mantissa_14 = select i1 %tmp_9, i32 %result_mantissa_13, i32 %zext_ln65_1" [activation_accelerator.cpp:108]   --->   Operation 109 'select' 'result_mantissa_14' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_mantissa_15 = select i1 %icmp_ln104, i32 %result_mantissa_13, i32 %zext_ln65_1" [activation_accelerator.cpp:104]   --->   Operation 110 'select' 'result_mantissa_15' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln106)   --->   "%xor_ln104 = xor i1 %icmp_ln104, i1 1" [activation_accelerator.cpp:104]   --->   Operation 111 'xor' 'xor_ln104' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln106 = and i1 %icmp_ln106, i1 %xor_ln104" [activation_accelerator.cpp:106]   --->   Operation 112 'and' 'and_ln106' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_mantissa_16 = select i1 %and_ln106, i32 %result_mantissa_14, i32 %result_mantissa_15" [activation_accelerator.cpp:106]   --->   Operation 113 'select' 'result_mantissa_16' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_mantissa_16, i32 16, i32 31" [activation_accelerator.cpp:116]   --->   Operation 114 'partselect' 'tmp_10' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.10ns)   --->   "%icmp_ln116 = icmp_ne  i16 %tmp_10, i16 0" [activation_accelerator.cpp:116]   --->   Operation 115 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.85ns)   --->   "%max_exp_14 = add i16 %max_exp_13, i16 1" [activation_accelerator.cpp:118]   --->   Operation 116 'add' 'max_exp_14' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.35ns)   --->   "%max_exp_15 = select i1 %icmp_ln116, i16 %max_exp_14, i16 %max_exp_13" [activation_accelerator.cpp:116]   --->   Operation 117 'select' 'max_exp_15' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result_mantissa_16, i32 9, i32 15" [activation_accelerator.cpp:122]   --->   Operation 118 'partselect' 'tmp_2' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result_mantissa_16, i32 8, i32 14" [activation_accelerator.cpp:122]   --->   Operation 119 'partselect' 'tmp_5' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.36ns)   --->   "%final_mantissa_full = select i1 %icmp_ln116, i7 %tmp_2, i7 %tmp_5" [activation_accelerator.cpp:116]   --->   Operation 120 'select' 'final_mantissa_full' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (1.10ns)   --->   "%icmp_ln133 = icmp_ugt  i16 %max_exp_15, i16 254" [activation_accelerator.cpp:133]   --->   Operation 121 'icmp' 'icmp_ln133' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln138_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %result_sign_1, i15 0" [activation_accelerator.cpp:138]   --->   Operation 122 'bitconcatenate' 'shl_ln138_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %if.end144, void %if.then139" [activation_accelerator.cpp:133]   --->   Operation 123 'br' 'br_ln133' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln138)   --->   "%shl_ln138 = shl i16 %max_exp_15, i16 7" [activation_accelerator.cpp:138]   --->   Operation 124 'shl' 'shl_ln138' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88 & !icmp_ln133) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1 & !icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.18ns) (out node of the LUT)   --->   "%or_ln138 = or i16 %shl_ln138, i16 %shl_ln138_1" [activation_accelerator.cpp:138]   --->   Operation 125 'or' 'or_ln138' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88 & !icmp_ln133) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1 & !icmp_ln133)> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %or_ln138, i32 7, i32 15" [activation_accelerator.cpp:138]   --->   Operation 126 'partselect' 'tmp_4' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88 & !icmp_ln133) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1 & !icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln138_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_4, i7 %final_mantissa_full" [activation_accelerator.cpp:138]   --->   Operation 127 'bitconcatenate' 'or_ln138_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88 & !icmp_ln133) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1 & !icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.57ns)   --->   "%br_ln138 = br void %cleanup164" [activation_accelerator.cpp:138]   --->   Operation 128 'br' 'br_ln138' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88 & !icmp_ln133) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1 & !icmp_ln133)> <Delay = 0.57>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln134 = or i16 %shl_ln138_1, i16 32640" [activation_accelerator.cpp:134]   --->   Operation 129 'or' 'or_ln134' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88 & icmp_ln133) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1 & icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.57ns)   --->   "%br_ln134 = br void %cleanup164" [activation_accelerator.cpp:134]   --->   Operation 130 'br' 'br_ln134' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88 & icmp_ln133) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1 & icmp_ln133)> <Delay = 0.57>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%retval_2 = phi i16 %or_ln134, void %if.then139, i16 %or_ln138_1, void %if.end144, i16 %b_bits_read, void %entry, i16 %a_bits_read, void %if.end, i16 0, void %if.end29_ifconv" [activation_accelerator.cpp:134]   --->   Operation 131 'phi' 'retval_2' <Predicate = (!and_ln88) | (icmp_ln92_1) | (icmp_ln81) | (icmp_ln36_1) | (icmp_ln35_1)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln139 = ret i16 %retval_2" [activation_accelerator.cpp:139]   --->   Operation 132 'ret' 'ret_ln139' <Predicate = (!and_ln88) | (icmp_ln92_1) | (icmp_ln81) | (icmp_ln36_1) | (icmp_ln35_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.83ns
The critical path consists of the following:
	wire read operation ('b_bits', activation_accelerator.cpp:25) on port 'b_bits' (activation_accelerator.cpp:25) [3]  (0 ns)
	'icmp' operation ('icmp_ln36', activation_accelerator.cpp:36) [21]  (0.849 ns)
	'select' operation ('b_align_exp', activation_accelerator.cpp:50) [36]  (0.393 ns)
	'icmp' operation ('icmp_ln57', activation_accelerator.cpp:57) [44]  (0.849 ns)
	'and' operation ('and_ln57', activation_accelerator.cpp:57) [50]  (0.287 ns)
	'select' operation ('a_full_mantissa', activation_accelerator.cpp:57) [51]  (0.904 ns)
	'icmp' operation ('icmp_ln71', activation_accelerator.cpp:71) [59]  (1.1 ns)
	'xor' operation ('xor_ln71', activation_accelerator.cpp:71) [60]  (0.287 ns)
	'select' operation ('result_mantissa', activation_accelerator.cpp:71) [63]  (0 ns)
	'select' operation ('result_mantissa', activation_accelerator.cpp:67) [68]  (0.358 ns)
	'icmp' operation ('icmp_ln81', activation_accelerator.cpp:81) [70]  (1.09 ns)
	multiplexor before 'phi' operation ('retval_2', activation_accelerator.cpp:134) with incoming values : ('b_bits', activation_accelerator.cpp:25) ('a_bits', activation_accelerator.cpp:25) ('or_ln138_1', activation_accelerator.cpp:138) ('or_ln134', activation_accelerator.cpp:134) [141]  (0.574 ns)
	blocking operation 0.14 ns on control path)

 <State 2>: 5.34ns
The critical path consists of the following:
	'load' operation ('max_exp', activation_accelerator.cpp:90) on local variable 'max_exp' [84]  (0 ns)
	'icmp' operation ('icmp_ln88_1', activation_accelerator.cpp:88) [92]  (1.1 ns)
	'and' operation ('and_ln88', activation_accelerator.cpp:88) [93]  (0.287 ns)
	multiplexor before 'phi' operation ('max_exp') with incoming values : ('max_exp', activation_accelerator.cpp:90) [102]  (0.427 ns)
	'phi' operation ('max_exp') with incoming values : ('max_exp', activation_accelerator.cpp:90) [102]  (0 ns)
	'add' operation ('max_exp', activation_accelerator.cpp:97) [106]  (0.853 ns)
	'select' operation ('max_exp', activation_accelerator.cpp:95) [107]  (0.357 ns)
	'add' operation ('max_exp', activation_accelerator.cpp:118) [123]  (0.853 ns)
	'select' operation ('max_exp', activation_accelerator.cpp:116) [124]  (0.357 ns)
	'icmp' operation ('icmp_ln133', activation_accelerator.cpp:133) [128]  (1.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
