--- pcw.dtsi	2018-11-23 11:35:21.914609000 +0100
+++ pcw_good.dtsi	2018-11-23 14:07:19.064106000 +0100
@@ -53,10 +53,11 @@
 	status = "okay";
 };
 &zynqmp_dpsub {
-	phy-names = "dp-phy0";
-	phys = <&lane1 5 0 3 27000000>;
+	phy-names = "dp-phy0","dp-phy1";
+	phys = <&lane1 5 0 3 27000000>,
+		<&lane0 5 1 3 27000000>;
 	status = "okay";
-	xlnx,max-lanes = <1>;
+	xlnx,max-lanes = <2>;
 };
 &xlnx_dpdma {
 	status = "okay";
@@ -110,10 +111,6 @@
 &pinctrl0 {
 	status = "okay";
 };
-&pcie {
-	status = "okay";
-	xlnx,pcie-mode = "Root Port";
-};
 &qspi {
 	is-dual = <1>;
 	num-cs = <1>;
