{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638119498945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638119498945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 28 20:11:38 2021 " "Processing started: Sun Nov 28 20:11:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638119498945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119498945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dsp -c dsp " "Command: quartus_map --read_settings_files=on --write_settings_files=off dsp -c dsp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119498945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638119499352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638119499352 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_volume.v(7) " "Verilog HDL information at display_volume.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../src/display_volume.v" "" { Text "D:/course4/spds-lab05/lab05/src/display_volume.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638119504338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/display_volume.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/display_volume.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_volume " "Found entity 1: display_volume" {  } { { "../src/display_volume.v" "" { Text "D:/course4/spds-lab05/lab05/src/display_volume.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/volume_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/volume_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 volume_module " "Found entity 1: volume_module" {  } { { "../src/volume_module.v" "" { Text "D:/course4/spds-lab05/lab05/src/volume_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/noise_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/noise_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_generator " "Found entity 1: noise_generator" {  } { { "../src/noise_generator.v" "" { Text "D:/course4/spds-lab05/lab05/src/noise_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "../src/audio_and_video_config.v" "" { Text "D:/course4/spds-lab05/lab05/src/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "../src/audio_codec.v" "" { Text "D:/course4/spds-lab05/lab05/src/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../src/clock_generator.v" "" { Text "D:/course4/spds-lab05/lab05/src/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/part1.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "../src/part1.v" "" { Text "D:/course4/spds-lab05/lab05/src/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/sm_register.v 2 2 " "Found 2 design units, including 2 entities, in source file /course4/spds-lab05/lab05/src/sm_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_register " "Found entity 1: sm_register" {  } { { "../src/sm_register.v" "" { Text "D:/course4/spds-lab05/lab05/src/sm_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504345 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_register_we " "Found entity 2: sm_register_we" {  } { { "../src/sm_register.v" "" { Text "D:/course4/spds-lab05/lab05/src/sm_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/sm_hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/sm_hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_hex_display " "Found entity 1: sm_hex_display" {  } { { "../src/sm_hex_display.v" "" { Text "D:/course4/spds-lab05/lab05/src/sm_hex_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/sm_clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/sm_clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_clk_divider " "Found entity 1: sm_clk_divider" {  } { { "../src/sm_clk_divider.v" "" { Text "D:/course4/spds-lab05/lab05/src/sm_clk_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "../src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/course4/spds-lab05/lab05/src/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "../src/Altera_UP_Slow_Clock_Generator.v" "" { Text "D:/course4/spds-lab05/lab05/src/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "../src/Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "D:/course4/spds-lab05/lab05/src/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "../src/Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "D:/course4/spds-lab05/lab05/src/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "../src/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "D:/course4/spds-lab05/lab05/src/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "../src/Altera_UP_I2C.v" "" { Text "D:/course4/spds-lab05/lab05/src/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "../src/Altera_UP_Clock_Edge.v" "" { Text "D:/course4/spds-lab05/lab05/src/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "../src/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/course4/spds-lab05/lab05/src/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "../src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/course4/spds-lab05/lab05/src/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course4/spds-lab05/lab05/src/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /course4/spds-lab05/lab05/src/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "../src/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/course4/spds-lab05/lab05/src/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638119504358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504358 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "part1.v(15) " "Verilog HDL error at part1.v(15): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "../src/part1.v" "" { Text "D:/course4/spds-lab05/lab05/src/part1.v" 15 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1638119504360 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "LEDR part1.v(63) " "Verilog HDL error at part1.v(63): values cannot be assigned directly to all or part of array \"LEDR\" - assignments must be made to individual elements only" {  } { { "../src/part1.v" "" { Text "D:/course4/spds-lab05/lab05/src/part1.v" 63 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1638119504360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/course4/spds-lab05/lab05/project/output_files/dsp.map.smsg " "Generated suppressed messages file D:/course4/spds-lab05/lab05/project/output_files/dsp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504373 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638119504425 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 28 20:11:44 2021 " "Processing ended: Sun Nov 28 20:11:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638119504425 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638119504425 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638119504425 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119504425 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638119505012 ""}
