#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Feb 17 14:25:17 2017
# Process ID: 1192
# Current directory: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15112 C:\Users\Neil\Documents\Neil\EngSci\year_4_winter\ECE532\image_processing\image_processor\image_processor.xpr
# Log file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/vivado.log
# Journal file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:01:13 ; elapsed = 00:01:28 . Memory (MB): peak = 726.000 ; gain = 123.602
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'image_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_input.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_colour.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_edges.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
"xvlog -m64 --relax -prj image_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sim_1/new/image_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj image_processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 730.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '23' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 1b46c6a12fde4da4806c60d9312a2da6 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot image_processor_tb_behav xil_defaultlib.image_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor(target_r=180,tar...
Compiling module xil_defaultlib.image_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot image_processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/xsim.dir/image_processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 17 14:34:04 2017...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 730.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "image_processor_tb_behav -key {Behavioral:sim_1:Functional:image_processor_tb} -tclbatch {image_processor_tb.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg
source image_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000
Incorrect edge pixel at                4500
Incorrect edge pixel at                4790
Incorrect edge pixel at                5000
Incorrect edge pixel at                5290
Incorrect edge pixel at                5540
Incorrect edge pixel at                5830
Incorrect edge pixel at                6040
Incorrect edge pixel at                6330
Incorrect edge pixel at                6540
Incorrect edge pixel at                6830
Incorrect edge pixel at                7320
Incorrect edge pixel at                7850
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 757.977 ; gain = 13.516
INFO: [USF-XSim-96] XSim completed. Design snapshot 'image_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000
launch_simulation: Time (s): cpu = 00:00:35 ; elapsed = 00:01:29 . Memory (MB): peak = 757.977 ; gain = 27.953
restart
INFO: [Simtcl 6-17] Simulation restarted
run 6000 ns
Incorrect edge pixel at                4500
Incorrect edge pixel at                4790
Incorrect edge pixel at                5000
Incorrect edge pixel at                5290
Incorrect edge pixel at                5540
Incorrect edge pixel at                5830
run 2000 ns
Incorrect edge pixel at                6040
Incorrect edge pixel at                6330
Incorrect edge pixel at                6540
Incorrect edge pixel at                6830
Incorrect edge pixel at                7320
Incorrect edge pixel at                7850
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 ns
Incorrect edge pixel at                4500
Incorrect edge pixel at                4790
Incorrect edge pixel at                5000
Incorrect edge pixel at                5290
Incorrect edge pixel at                5540
Incorrect edge pixel at                5830
Incorrect edge pixel at                6040
Incorrect edge pixel at                6330
Incorrect edge pixel at                6540
Incorrect edge pixel at                6830
Incorrect edge pixel at                7320
Incorrect edge pixel at                7850
save_wave_config {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 851.488 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'image_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_input.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_colour.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_edges.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
"xvlog -m64 --relax -prj image_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sim_1/new/image_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj image_processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 851.488 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 1b46c6a12fde4da4806c60d9312a2da6 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot image_processor_tb_behav xil_defaultlib.image_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor(target_r=180,tar...
Compiling module xil_defaultlib.image_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot image_processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/xsim.dir/image_processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 17 15:48:08 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 851.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "image_processor_tb_behav -key {Behavioral:sim_1:Functional:image_processor_tb} -tclbatch {image_processor_tb.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg
source image_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000
Incorrect edge pixel. Expected ( 43,  4) received ( 21,  4) at time                4500
Incorrect edge pixel. Expected ( 22,  5) received ( 43,  4) at time                4790
Incorrect edge pixel. Expected ( 43,  5) received ( 22,  5) at time                5000
Incorrect edge pixel. Expected ( 22,  6) received ( 43,  5) at time                5290
Incorrect edge pixel. Expected ( 44,  6) received ( 22,  6) at time                5540
Incorrect edge pixel. Expected ( 23,  7) received ( 44,  6) at time                5830
Incorrect edge pixel. Expected ( 45,  7) received ( 23,  7) at time                6040
Incorrect edge pixel. Expected ( 23,  8) received ( 45,  7) at time                6330
Incorrect edge pixel. Expected ( 45,  8) received ( 23,  8) at time                6540
Incorrect edge pixel. Expected ( 24,  9) received ( 45,  8) at time                6830
Incorrect edge pixel. Expected ( 24, 10) received ( 24,  9) at time                7320
Incorrect edge pixel. Expected ( 25, 11) received ( 24, 10) at time                7850
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 851.488 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'image_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:59 . Memory (MB): peak = 851.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 851.488 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'image_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_input.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_colour.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_edges.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
"xvlog -m64 --relax -prj image_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sim_1/new/image_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj image_processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 851.488 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 1b46c6a12fde4da4806c60d9312a2da6 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot image_processor_tb_behav xil_defaultlib.image_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor(target_r=180,tar...
Compiling module xil_defaultlib.image_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot image_processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/xsim.dir/image_processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 17 15:50:35 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 851.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "image_processor_tb_behav -key {Behavioral:sim_1:Functional:image_processor_tb} -tclbatch {image_processor_tb.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg
source image_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 851.488 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'image_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 851.488 ; gain = 0.000
save_wave_config {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 866.777 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'image_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_input.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_colour.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_edges.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
"xvlog -m64 --relax -prj image_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sim_1/new/image_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj image_processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 866.777 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 1b46c6a12fde4da4806c60d9312a2da6 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot image_processor_tb_behav xil_defaultlib.image_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor(target_r=180,tar...
Compiling module xil_defaultlib.image_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot image_processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/xsim.dir/image_processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 17 16:06:05 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 866.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "image_processor_tb_behav -key {Behavioral:sim_1:Functional:image_processor_tb} -tclbatch {image_processor_tb.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg
WARNING: Simulation object /image_processor_tb/x was not found in the design.
WARNING: Simulation object /image_processor_tb/y was not found in the design.
WARNING: Simulation object /image_processor_tb/image_processor_inst/x_reg was not found in the design.
WARNING: Simulation object /image_processor_tb/image_processor_inst/y_reg was not found in the design.
source image_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 866.777 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'image_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 866.777 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 ns
save_wave_config {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 866.777 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'image_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_input.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_colour.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_edges.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
"xvlog -m64 --relax -prj image_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sim_1/new/image_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj image_processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 866.777 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 1b46c6a12fde4da4806c60d9312a2da6 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot image_processor_tb_behav xil_defaultlib.image_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor(target_r=180,tar...
Compiling module xil_defaultlib.image_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot image_processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/xsim.dir/image_processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 17 16:08:48 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 866.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "image_processor_tb_behav -key {Behavioral:sim_1:Functional:image_processor_tb} -tclbatch {image_processor_tb.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg
source image_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000
Incorrect edge pixel. Expected ( 21,  4) received ( 20,  4) at time                4300
Incorrect edge pixel. Expected ( 43,  4) received ( 42,  4) at time                4520
Incorrect edge pixel. Expected ( 22,  5) received ( 21,  5) at time                4820
Incorrect edge pixel. Expected ( 43,  5) received ( 42,  5) at time                5040
Incorrect edge pixel. Expected ( 22,  6) received ( 21,  6) at time                5300
Incorrect edge pixel. Expected ( 44,  6) received ( 43,  6) at time                5520
Incorrect edge pixel. Expected ( 23,  7) received ( 22,  7) at time                5820
Incorrect edge pixel. Expected ( 45,  7) received ( 44,  7) at time                6040
Incorrect edge pixel. Expected ( 23,  8) received ( 22,  8) at time                6340
Incorrect edge pixel. Expected ( 45,  8) received ( 44,  8) at time                6560
Incorrect edge pixel. Expected ( 24,  9) received ( 23,  9) at time                6820
Incorrect edge pixel. Expected ( 24, 10) received ( 45,  9) at time                7040
Incorrect edge pixel. Expected ( 25, 11) received ( 23, 10) at time                7340
Incorrect edge pixel. Expected ( 25, 12) received ( 24, 11) at time                7840
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 866.777 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'image_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:46 . Memory (MB): peak = 866.777 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 ns
Incorrect edge pixel. Expected ( 21,  4) received ( 20,  4) at time                4300
Incorrect edge pixel. Expected ( 43,  4) received ( 42,  4) at time                4520
Incorrect edge pixel. Expected ( 22,  5) received ( 21,  5) at time                4820
Incorrect edge pixel. Expected ( 43,  5) received ( 42,  5) at time                5040
Incorrect edge pixel. Expected ( 22,  6) received ( 21,  6) at time                5300
Incorrect edge pixel. Expected ( 44,  6) received ( 43,  6) at time                5520
Incorrect edge pixel. Expected ( 23,  7) received ( 22,  7) at time                5820
Incorrect edge pixel. Expected ( 45,  7) received ( 44,  7) at time                6040
Incorrect edge pixel. Expected ( 23,  8) received ( 22,  8) at time                6340
Incorrect edge pixel. Expected ( 45,  8) received ( 44,  8) at time                6560
Incorrect edge pixel. Expected ( 24,  9) received ( 23,  9) at time                6820
Incorrect edge pixel. Expected ( 24, 10) received ( 45,  9) at time                7040
Incorrect edge pixel. Expected ( 25, 11) received ( 23, 10) at time                7340
Incorrect edge pixel. Expected ( 25, 12) received ( 24, 11) at time                7840
save_wave_config {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 882.211 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'image_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_input.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_colour.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_edges.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
"xvlog -m64 --relax -prj image_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sim_1/new/image_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj image_processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 882.211 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 1b46c6a12fde4da4806c60d9312a2da6 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot image_processor_tb_behav xil_defaultlib.image_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor(target_r=180,tar...
Compiling module xil_defaultlib.image_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot image_processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/xsim.dir/image_processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 17 16:15:38 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 882.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "image_processor_tb_behav -key {Behavioral:sim_1:Functional:image_processor_tb} -tclbatch {image_processor_tb.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg
source image_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000
Incorrect edge pixel. Expected ( 21,  4) received ( 22,  4) at time                4300
Incorrect edge pixel. Expected ( 43,  4) received ( 44,  4) at time                4520
Incorrect edge pixel. Expected ( 22,  5) received ( 23,  5) at time                4820
Incorrect edge pixel. Expected ( 43,  5) received ( 44,  5) at time                5040
Incorrect edge pixel. Expected ( 22,  6) received ( 23,  6) at time                5340
Incorrect edge pixel. Expected ( 44,  6) received ( 45,  6) at time                5560
Incorrect edge pixel. Expected ( 23,  7) received ( 24,  7) at time                5820
Incorrect edge pixel. Expected ( 45,  7) received ( 24,  8) at time                6320
Incorrect edge pixel. Expected ( 23,  8) received ( 25,  9) at time                6860
Incorrect edge pixel. Expected ( 45,  8) received ( 25, 10) at time                7360
Incorrect edge pixel. Expected ( 24,  9) received ( 26, 11) at time                7860
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 882.211 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'image_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 882.211 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 ns
Incorrect edge pixel. Expected ( 21,  4) received ( 22,  4) at time                4300
Incorrect edge pixel. Expected ( 43,  4) received ( 44,  4) at time                4520
Incorrect edge pixel. Expected ( 22,  5) received ( 23,  5) at time                4820
Incorrect edge pixel. Expected ( 43,  5) received ( 44,  5) at time                5040
Incorrect edge pixel. Expected ( 22,  6) received ( 23,  6) at time                5340
Incorrect edge pixel. Expected ( 44,  6) received ( 45,  6) at time                5560
Incorrect edge pixel. Expected ( 23,  7) received ( 24,  7) at time                5820
Incorrect edge pixel. Expected ( 45,  7) received ( 24,  8) at time                6320
Incorrect edge pixel. Expected ( 23,  8) received ( 25,  9) at time                6860
Incorrect edge pixel. Expected ( 45,  8) received ( 25, 10) at time                7360
Incorrect edge pixel. Expected ( 24,  9) received ( 26, 11) at time                7860
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 898.324 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'image_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_input.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_colour.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_edges.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
"xvlog -m64 --relax -prj image_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sim_1/new/image_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj image_processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 898.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 1b46c6a12fde4da4806c60d9312a2da6 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot image_processor_tb_behav xil_defaultlib.image_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor(target_r=180,tar...
Compiling module xil_defaultlib.image_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot image_processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/xsim.dir/image_processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 17 16:21:24 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 898.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "image_processor_tb_behav -key {Behavioral:sim_1:Functional:image_processor_tb} -tclbatch {image_processor_tb.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg
source image_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000
Incorrect edge pixel. Expected ( 21,  4) received ( 22,  4) at time                4300
Incorrect edge pixel. Expected ( 43,  4) received ( 44,  4) at time                4520
Incorrect edge pixel. Expected ( 22,  5) received ( 23,  5) at time                4820
Incorrect edge pixel. Expected ( 43,  5) received ( 44,  5) at time                5040
Incorrect edge pixel. Expected ( 22,  6) received ( 23,  6) at time                5340
Incorrect edge pixel. Expected ( 44,  6) received ( 45,  6) at time                5560
Incorrect edge pixel. Expected ( 23,  7) received ( 24,  7) at time                5820
Incorrect edge pixel. Expected ( 45,  7) received ( 24,  8) at time                6320
Incorrect edge pixel. Expected ( 23,  8) received ( 25,  9) at time                6860
Incorrect edge pixel. Expected ( 45,  8) received ( 25, 10) at time                7360
Incorrect edge pixel. Expected ( 24,  9) received ( 26, 11) at time                7860
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 910.891 ; gain = 12.566
INFO: [USF-XSim-96] XSim completed. Design snapshot 'image_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 910.891 ; gain = 12.566
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 912.066 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'image_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_input.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_colour.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_edges.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
"xvlog -m64 --relax -prj image_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sim_1/new/image_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj image_processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 912.066 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 1b46c6a12fde4da4806c60d9312a2da6 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot image_processor_tb_behav xil_defaultlib.image_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor(target_r=180,tar...
Compiling module xil_defaultlib.image_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot image_processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/xsim.dir/image_processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 17 16:27:03 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 912.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "image_processor_tb_behav -key {Behavioral:sim_1:Functional:image_processor_tb} -tclbatch {image_processor_tb.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg
source image_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000
Incorrect edge pixel. Expected ( 21,  4) received ( 22,  4) at time                4300
Incorrect edge pixel. Expected ( 43,  4) received ( 44,  4) at time                4520
Incorrect edge pixel. Expected ( 22,  5) received ( 23,  5) at time                4820
Incorrect edge pixel. Expected ( 43,  5) received ( 44,  5) at time                5040
Incorrect edge pixel. Expected ( 22,  6) received ( 23,  6) at time                5340
Incorrect edge pixel. Expected ( 44,  6) received ( 45,  6) at time                5560
Incorrect edge pixel. Expected ( 23,  7) received ( 24,  7) at time                5820
Incorrect edge pixel. Expected ( 45,  7) received ( 24,  8) at time                6320
Incorrect edge pixel. Expected ( 23,  8) received ( 25,  9) at time                6860
Incorrect edge pixel. Expected ( 45,  8) received ( 25, 10) at time                7360
Incorrect edge pixel. Expected ( 24,  9) received ( 26, 11) at time                7860
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 913.035 ; gain = 0.969
INFO: [USF-XSim-96] XSim completed. Design snapshot 'image_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:01:10 . Memory (MB): peak = 913.035 ; gain = 0.969
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 913.582 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'image_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_input.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_colour.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_edges.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
"xvlog -m64 --relax -prj image_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sim_1/new/image_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj image_processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 913.582 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 1b46c6a12fde4da4806c60d9312a2da6 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot image_processor_tb_behav xil_defaultlib.image_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor(target_r=180,tar...
Compiling module xil_defaultlib.image_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot image_processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/xsim.dir/image_processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 17 16:31:10 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 913.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "image_processor_tb_behav -key {Behavioral:sim_1:Functional:image_processor_tb} -tclbatch {image_processor_tb.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg
source image_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000
Incorrect edge pixel. Expected ( 21,  4) received ( 22,  4) at time                4820
Incorrect edge pixel. Expected ( 43,  5) received ( 44,  5) at time                5560
Incorrect edge pixel. Expected ( 22,  6) received ( 23,  6) at time                5820
Incorrect edge pixel. Expected ( 44,  6) received ( 45,  6) at time                6040
Incorrect edge pixel. Expected ( 23,  8) received ( 24,  8) at time                6860
Incorrect edge pixel. Expected ( 45,  8) received ( 24,  9) at time                7360
Incorrect edge pixel. Expected ( 24,  9) received ( 25, 10) at time                7860
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 914.887 ; gain = 1.305
INFO: [USF-XSim-96] XSim completed. Design snapshot 'image_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:51 . Memory (MB): peak = 914.887 ; gain = 1.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 922.465 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'image_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_input.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_colour.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_edges.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
"xvlog -m64 --relax -prj image_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sim_1/new/image_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj image_processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 922.465 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 1b46c6a12fde4da4806c60d9312a2da6 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot image_processor_tb_behav xil_defaultlib.image_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor(target_r=180,tar...
Compiling module xil_defaultlib.image_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot image_processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/xsim.dir/image_processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 17 16:33:47 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 922.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "image_processor_tb_behav -key {Behavioral:sim_1:Functional:image_processor_tb} -tclbatch {image_processor_tb.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg
source image_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 922.465 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'image_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:50 . Memory (MB): peak = 922.465 ; gain = 0.000
save_wave_config {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 939.988 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'image_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_input.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_colour.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/tb_edges.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
"xvlog -m64 --relax -prj image_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sim_1/new/image_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj image_processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 939.988 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 1b46c6a12fde4da4806c60d9312a2da6 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot image_processor_tb_behav xil_defaultlib.image_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor(target_r=180,tar...
Compiling module xil_defaultlib.image_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot image_processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav/xsim.dir/image_processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 17 16:37:43 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 939.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "image_processor_tb_behav -key {Behavioral:sim_1:Functional:image_processor_tb} -tclbatch {image_processor_tb.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor_tb_behav.wcfg
source image_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 939.988 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'image_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:50 . Memory (MB): peak = 939.988 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v" into library work [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v:1]
[Fri Feb 17 16:41:10 2017] Launched synth_1...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 939.988 ; gain = 0.000
launch_runs impl_1 -jobs 2
[Fri Feb 17 16:57:32 2017] Launched impl_1...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 939.988 ; gain = 0.000
