###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Nov  4 03:21:49 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][ctrl_data][last_bvalid][7] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctrl_data][last_
bvalid][7] /D (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.067
- Setup                         0.114
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.703
- Arrival Time                  4.652
= Slack Time                   -0.949
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.949 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.562 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.777 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.115 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.287 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.346 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.426 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.537 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.632 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.733 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.859 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.061 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.287 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.716 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.176 | 
     | \tx_core/dma_reg_tx /U1218                         | S ^ -> Y v   | MUX2X1  | 0.131 | 0.527 |   4.651 |    3.703 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctr | D v          | DFFSR   | 0.131 | 0.000 |   4.652 |    3.703 | 
     | l_data][last_bvalid][7]                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.949 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.232 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |    1.524 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.244 |   0.819 |    1.768 | 
     | FECTS_clks_clk___L4_I196                           | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.243 |   1.062 |    2.011 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctr | CLK ^        | DFFSR   | 0.158 | 0.004 |   1.066 |    2.015 | 
     | l_data][last_bvalid][7]                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][9] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][9] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.063
- Setup                         0.120
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.693
- Arrival Time                  4.641
= Slack Time                   -0.948
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.948 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.563 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.778 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.116 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.288 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.347 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.427 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.538 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.633 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.734 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.860 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.062 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.288 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.717 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.177 | 
     | \tx_core/dma_reg_tx /U898                          | S ^ -> Y v   | MUX2X1  | 0.165 | 0.516 |   4.640 |    3.693 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.165 | 0.000 |   4.641 |    3.693 | 
     | d_ptr][9]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.948 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.573 |    1.520 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.770 | 
     | FECTS_clks_clk___L4_I82                            | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.237 |   1.059 |    2.006 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.147 | 0.004 |   1.063 |    2.011 | 
     | d_ptr][9]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][16] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][16] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.060
- Setup                         0.120
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.691
- Arrival Time                  4.638
= Slack Time                   -0.947
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.947 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.564 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.779 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.117 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.289 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.348 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.428 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.539 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.634 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.735 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.861 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.064 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.289 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.718 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.178 | 
     | \tx_core/dma_reg_tx /U674                          | S ^ -> Y v   | MUX2X1  | 0.162 | 0.513 |   4.637 |    3.691 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.162 | 0.000 |   4.638 |    3.691 | 
     | d_ptr][16]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.947 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.519 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.768 | 
     | FECTS_clks_clk___L4_I82                            | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.237 |   1.059 |    2.005 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.147 | 0.002 |   1.060 |    2.007 | 
     | d_ptr][16]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][ctrl_data][last_bvalid][5] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctrl_data][last_
bvalid][5] /D (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.059
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.698
- Arrival Time                  4.642
= Slack Time                   -0.944
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.944 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.566 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.782 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.119 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.291 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.350 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.430 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.542 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.636 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.737 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.863 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.066 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.291 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.721 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.180 | 
     | \tx_core/dma_reg_tx /U1282                         | S ^ -> Y v   | MUX2X1  | 0.122 | 0.517 |   4.642 |    3.698 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctr | D v          | DFFSR   | 0.122 | 0.000 |   4.642 |    3.698 | 
     | l_data][last_bvalid][5]                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.944 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.227 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |    1.520 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.244 |   0.819 |    1.764 | 
     | FECTS_clks_clk___L4_I194                           | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.235 |   1.054 |    1.999 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctr | CLK ^        | DFFSR   | 0.151 | 0.005 |   1.059 |    2.004 | 
     | l_data][last_bvalid][5]                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][6] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][6] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.066
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.705
- Arrival Time                  4.646
= Slack Time                   -0.941
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.941 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.569 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.785 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.122 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.294 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.354 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.434 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.545 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.640 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.740 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.867 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.069 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.295 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.724 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.184 | 
     | \tx_core/dma_reg_tx /U994                          | S ^ -> Y v   | MUX2X1  | 0.118 | 0.521 |   4.646 |    3.705 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.118 | 0.000 |   4.646 |    3.705 | 
     | d_ptr][6]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.941 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.224 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.513 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.763 | 
     | FECTS_clks_clk___L4_I81                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.240 |   1.062 |    2.003 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.149 | 0.004 |   1.066 |    2.007 | 
     | d_ptr][6]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][7] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][7] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.065
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.703
- Arrival Time                  4.644
= Slack Time                   -0.940
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.940 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.570 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.786 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.123 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.295 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.354 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.434 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.546 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.640 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.741 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.867 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.070 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.295 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.725 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.184 | 
     | \tx_core/dma_reg_tx /U962                          | S ^ -> Y v   | MUX2X1  | 0.124 | 0.519 |   4.643 |    3.703 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.124 | 0.000 |   4.644 |    3.703 | 
     | d_ptr][7]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.940 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.223 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.513 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.762 | 
     | FECTS_clks_clk___L4_I81                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.240 |   1.062 |    2.002 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.149 | 0.003 |   1.065 |    2.005 | 
     | d_ptr][7]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][29] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][29] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.063
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.705
- Arrival Time                  4.645
= Slack Time                   -0.940
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.940 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.570 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.786 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.123 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.295 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.354 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.434 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.546 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.641 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.741 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.867 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.070 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.296 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.725 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.184 | 
     | \tx_core/dma_reg_tx /U258                          | S ^ -> Y v   | MUX2X1  | 0.108 | 0.520 |   4.645 |    3.704 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.108 | 0.000 |   4.645 |    3.705 | 
     | d_ptr][29]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.940 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.223 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |    1.515 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.244 |   0.819 |    1.759 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.241 |   1.060 |    2.001 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.152 | 0.003 |   1.063 |    2.003 | 
     | d_ptr][29]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][13] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][13] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.063
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.704
- Arrival Time                  4.642
= Slack Time                   -0.938
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.938 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.572 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.788 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.125 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.297 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.356 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.436 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.548 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.643 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.743 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.869 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.072 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.298 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.727 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.187 | 
     | \tx_core/dma_reg_tx /U770                          | S ^ -> Y v   | MUX2X1  | 0.114 | 0.517 |   4.641 |    3.703 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.114 | 0.000 |   4.642 |    3.704 | 
     | d_ptr][13]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.938 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.221 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.511 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.760 | 
     | FECTS_clks_clk___L4_I81                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.240 |   1.062 |    2.000 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.149 | 0.001 |   1.063 |    2.001 | 
     | d_ptr][13]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][11] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][11] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.070
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.708
- Arrival Time                  4.642
= Slack Time                   -0.934
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.934 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.576 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.792 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.129 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.301 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.360 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.440 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.552 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.646 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.747 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.873 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.076 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.301 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.731 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.190 | 
     | \tx_core/dma_reg_tx /U834                          | S ^ -> Y v   | MUX2X1  | 0.124 | 0.517 |   4.642 |    3.708 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.124 | 0.000 |   4.642 |    3.708 | 
     | d_ptr][11]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.934 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.217 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.573 |    1.507 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.756 | 
     | FECTS_clks_clk___L4_I84                            | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.244 |   1.066 |    2.001 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.156 | 0.004 |   1.070 |    2.004 | 
     | d_ptr][11]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][27] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][27] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.069
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.707
- Arrival Time                  4.640
= Slack Time                   -0.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.932 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.578 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.794 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.131 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.303 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.362 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.442 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.554 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.648 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.749 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.875 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.078 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.303 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.733 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.192 | 
     | \tx_core/dma_reg_tx /U322                          | S ^ -> Y v   | MUX2X1  | 0.122 | 0.515 |   4.639 |    3.707 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.122 | 0.000 |   4.640 |    3.707 | 
     | d_ptr][27]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.932 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.215 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.573 |    1.505 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.754 | 
     | FECTS_clks_clk___L4_I84                            | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.244 |   1.066 |    1.999 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.156 | 0.003 |   1.069 |    2.001 | 
     | d_ptr][27]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][25] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][25] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.069
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.709
- Arrival Time                  4.642
= Slack Time                   -0.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.932 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.578 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.794 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.131 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.303 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.362 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.442 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.554 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.648 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.749 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.875 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.078 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.303 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.733 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.192 | 
     | \tx_core/dma_reg_tx /U386                          | S ^ -> Y v   | MUX2X1  | 0.114 | 0.517 |   4.641 |    3.709 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.114 | 0.000 |   4.642 |    3.709 | 
     | d_ptr][25]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.932 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.215 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.573 |    1.505 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.754 | 
     | FECTS_clks_clk___L4_I84                            | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.244 |   1.066 |    1.999 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.156 | 0.003 |   1.069 |    2.002 | 
     | d_ptr][25]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][12] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][12] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.063
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.703
- Arrival Time                  4.633
= Slack Time                   -0.930
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.930 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.580 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.796 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.133 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.305 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.364 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.444 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.556 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.650 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.751 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.877 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.080 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.305 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.734 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.194 | 
     | \tx_core/dma_reg_tx /U802                          | S ^ -> Y v   | MUX2X1  | 0.119 | 0.509 |   4.633 |    3.703 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.119 | 0.000 |   4.633 |    3.703 | 
     | d_ptr][12]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.930 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.213 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.503 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.752 | 
     | FECTS_clks_clk___L4_I82                            | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.237 |   1.059 |    1.989 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.147 | 0.005 |   1.063 |    1.994 | 
     | d_ptr][12]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][15] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][15] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.074
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.713
- Arrival Time                  4.624
= Slack Time                   -0.911
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.911 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.600 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.815 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.153 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.325 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.384 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.464 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.575 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.670 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.771 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.897 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.099 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.325 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.754 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.214 | 
     | \tx_core/dma_reg_tx /U706                          | S ^ -> Y v   | MUX2X1  | 0.119 | 0.499 |   4.624 |    3.713 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.119 | 0.000 |   4.624 |    3.713 | 
     | d_ptr][15]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.911 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.194 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.483 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.733 | 
     | FECTS_clks_clk___L4_I83                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.249 |   1.071 |    1.982 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.160 | 0.003 |   1.074 |    1.985 | 
     | d_ptr][15]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][23] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][23] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.083
- Setup                         0.113
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.720
- Arrival Time                  4.628
= Slack Time                   -0.908
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.908 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.602 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.818 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.155 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.327 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.386 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.466 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.578 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.672 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.773 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.899 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.102 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.314 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.790 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.287 | 
     | \tx_core/dma_reg_tx /U460                          | S ^ -> Y v   | MUX2X1  | 0.128 | 0.432 |   4.628 |    3.720 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.128 | 0.000 |   4.628 |    3.720 | 
     | _ptr][23]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.908 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.191 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.484 | 
     | FECTS_clks_clk___L3_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.264 |   0.840 |    1.748 | 
     | FECTS_clks_clk___L4_I63                            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.077 |    1.986 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.153 | 0.005 |   1.083 |    1.991 | 
     | _ptr][23]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][18] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][18] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.075
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.714
- Arrival Time                  4.614
= Slack Time                   -0.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.900 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.610 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.826 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.163 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.335 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.394 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.474 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.586 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.680 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.781 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.907 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.110 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.335 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.765 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.224 | 
     | \tx_core/dma_reg_tx /U610                          | S ^ -> Y v   | MUX2X1  | 0.119 | 0.489 |   4.614 |    3.714 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.119 | 0.000 |   4.614 |    3.714 | 
     | d_ptr][18]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.900 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.183 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.473 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.722 | 
     | FECTS_clks_clk___L4_I83                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.249 |   1.071 |    1.971 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.160 | 0.004 |   1.075 |    1.975 | 
     | d_ptr][18]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][2] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.075
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.715
- Arrival Time                  4.615
= Slack Time                   -0.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.900 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.610 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.826 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.163 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.335 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.394 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.474 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.586 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.681 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.781 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.907 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.110 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.336 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.765 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.225 | 
     | \tx_core/dma_reg_tx /U1122                         | S ^ -> Y v   | MUX2X1  | 0.115 | 0.490 |   4.615 |    3.714 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.115 | 0.000 |   4.615 |    3.715 | 
     | d_ptr][2]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.900 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.183 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.473 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.722 | 
     | FECTS_clks_clk___L4_I83                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.249 |   1.071 |    1.971 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.160 | 0.004 |   1.075 |    1.975 | 
     | d_ptr][2]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][30] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][30] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.083
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.720
- Arrival Time                  4.620
= Slack Time                   -0.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.900 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.611 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.827 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.164 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.336 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.395 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.475 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.587 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.681 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.782 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.908 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.111 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.323 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.799 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.296 | 
     | \tx_core/dma_reg_tx /U234                          | S ^ -> Y v   | MUX2X1  | 0.127 | 0.424 |   4.620 |    3.720 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.127 | 0.000 |   4.620 |    3.720 | 
     | _ptr][30]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.900 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.182 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.476 | 
     | FECTS_clks_clk___L3_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.264 |   0.840 |    1.740 | 
     | FECTS_clks_clk___L4_I63                            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.077 |    1.977 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.153 | 0.006 |   1.083 |    1.982 | 
     | _ptr][30]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][0] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][0] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                     (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.083
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.721
- Arrival Time                  4.619
= Slack Time                   -0.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.898 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.612 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.828 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.165 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.337 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.396 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.476 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.588 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.683 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.783 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.909 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.112 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.324 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.800 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.298 | 
     | \tx_core/dma_reg_tx /U1196                         | S ^ -> Y v   | MUX2X1  | 0.123 | 0.423 |   4.619 |    3.721 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.123 | 0.000 |   4.619 |    3.721 | 
     | _ptr][0]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.898 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.181 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.474 | 
     | FECTS_clks_clk___L3_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.264 |   0.840 |    1.738 | 
     | FECTS_clks_clk___L4_I62                            | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.239 |   1.079 |    1.977 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.161 | 0.004 |   1.083 |    1.981 | 
     | _ptr][0]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][24] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][24] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.093
- Setup                         0.122
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.721
- Arrival Time                  4.618
= Slack Time                   -0.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.898 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.613 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.828 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.166 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.338 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.397 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.477 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.588 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.683 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.784 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.910 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.113 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.325 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.801 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.298 | 
     | \tx_core/dma_reg_tx /U428                          | S ^ -> Y v   | MUX2X1  | 0.167 | 0.423 |   4.618 |    3.721 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.167 | 0.000 |   4.618 |    3.721 | 
     | _ptr][24]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.898 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.474 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.261 |   0.837 |    1.735 | 
     | FECTS_clks_clk___L4_I67                            | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.251 |   1.088 |    1.986 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.180 | 0.005 |   1.093 |    1.991 | 
     | _ptr][24]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][10] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][10] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.093
- Setup                         0.114
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.729
- Arrival Time                  4.622
= Slack Time                   -0.893
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.893 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.618 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.834 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.171 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.343 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.402 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.482 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.594 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.688 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.789 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.915 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.118 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.330 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.806 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.303 | 
     | \tx_core/dma_reg_tx /U876                          | S ^ -> Y v   | MUX2X1  | 0.127 | 0.425 |   4.621 |    3.729 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.127 | 0.000 |   4.622 |    3.729 | 
     | _ptr][10]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.893 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.175 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.469 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.261 |   0.837 |    1.730 | 
     | FECTS_clks_clk___L4_I67                            | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.251 |   1.088 |    1.981 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.180 | 0.005 |   1.093 |    1.985 | 
     | _ptr][10]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][22] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][22] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.092
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.730
- Arrival Time                  4.622
= Slack Time                   -0.892
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.892 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.619 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.835 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.172 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.344 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.403 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.483 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.595 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.689 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.790 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.916 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.119 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.331 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.807 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.304 | 
     | \tx_core/dma_reg_tx /U492                          | S ^ -> Y v   | MUX2X1  | 0.122 | 0.426 |   4.622 |    3.730 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.122 | 0.000 |   4.622 |    3.730 | 
     | _ptr][22]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.892 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.174 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.468 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.270 |   0.846 |    1.737 | 
     | FECTS_clks_clk___L4_I56                            | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.243 |   1.089 |    1.980 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.152 | 0.003 |   1.092 |    1.983 | 
     | _ptr][22]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][20] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][20] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.093
- Setup                         0.113
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.730
- Arrival Time                  4.620
= Slack Time                   -0.889
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.889 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.621 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.837 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.174 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.346 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.405 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.485 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.597 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.691 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.792 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.918 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.121 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.333 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.809 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.306 | 
     | \tx_core/dma_reg_tx /U556                          | S ^ -> Y v   | MUX2X1  | 0.122 | 0.424 |   4.619 |    3.730 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.122 | 0.000 |   4.620 |    3.730 | 
     | _ptr][20]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.889 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.172 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.465 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.261 |   0.837 |    1.727 | 
     | FECTS_clks_clk___L4_I67                            | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.251 |   1.088 |    1.978 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.180 | 0.005 |   1.093 |    1.982 | 
     | _ptr][20]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][14] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][14] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.085
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.725
- Arrival Time                  4.612
= Slack Time                   -0.887
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.887 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.623 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.839 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.176 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.348 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.407 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.487 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.599 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.694 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.794 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.920 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.123 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.335 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.811 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.309 | 
     | \tx_core/dma_reg_tx /U748                          | S ^ -> Y v   | MUX2X1  | 0.116 | 0.416 |   4.612 |    3.725 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.116 | 0.000 |   4.612 |    3.725 | 
     | _ptr][14]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.887 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.170 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.463 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.261 |   0.837 |    1.724 | 
     | FECTS_clks_clk___L4_I66                            | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.245 |   1.082 |    1.969 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.159 | 0.003 |   1.085 |    1.973 | 
     | _ptr][14]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][2] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                     (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.088
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.728
- Arrival Time                  4.612
= Slack Time                   -0.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.885 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.626 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.841 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.179 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.351 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.410 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.490 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.601 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.696 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.797 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.923 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.126 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.338 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.814 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.311 | 
     | \tx_core/dma_reg_tx /U1132                         | S ^ -> Y v   | MUX2X1  | 0.114 | 0.416 |   4.612 |    3.727 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.114 | 0.000 |   4.612 |    3.728 | 
     | _ptr][2]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.885 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.167 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.461 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.261 |   0.837 |    1.722 | 
     | FECTS_clks_clk___L4_I66                            | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.245 |   1.082 |    1.967 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.159 | 0.005 |   1.088 |    1.972 | 
     | _ptr][2]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][14][head_ptr][16] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][head_ptr][16] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.061
- Setup                         0.121
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.690
- Arrival Time                  4.573
= Slack Time                   -0.883
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.883 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.627 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.843 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.180 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.352 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.412 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.492 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.603 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.698 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.798 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.925 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.127 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.353 | 
     | \tx_core/dma_reg_tx /U164                          | B v -> Y ^   | NAND2X1 | 0.407 | 0.363 |   3.599 |    2.716 | 
     | \tx_core/dma_reg_tx /FE_OFCC71_n94                 | A ^ -> Y ^   | BUFX4   | 0.660 | 0.489 |   4.088 |    3.205 | 
     | \tx_core/dma_reg_tx /U678                          | S ^ -> Y v   | MUX2X1  | 0.168 | 0.484 |   4.573 |    3.690 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | D v          | DFFSR   | 0.168 | 0.000 |   4.573 |    3.690 | 
     | d_ptr][16]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.883 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.166 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.455 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.705 | 
     | FECTS_clks_clk___L4_I82                            | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.237 |   1.059 |    1.942 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | CLK ^        | DFFSR   | 0.147 | 0.002 |   1.061 |    1.944 | 
     | d_ptr][16]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][16] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][16] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.087
- Setup                         0.121
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.716
- Arrival Time                  4.599
= Slack Time                   -0.883
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.883 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.628 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.843 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.181 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.353 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.412 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.492 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.603 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.698 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.799 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.925 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.127 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.340 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.816 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.313 | 
     | \tx_core/dma_reg_tx /U684                          | S ^ -> Y v   | MUX2X1  | 0.162 | 0.403 |   4.599 |    3.716 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.162 | 0.000 |   4.599 |    3.716 | 
     | _ptr][16]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.883 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.166 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.455 | 
     | FECTS_clks_clk___L3_I17                            | A ^ -> Y ^   | CLKBUF1 | 0.171 | 0.261 |   0.833 |    1.716 | 
     | FECTS_clks_clk___L4_I87                            | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.251 |   1.084 |    1.967 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.181 | 0.004 |   1.087 |    1.970 | 
     | _ptr][16]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][14][head_ptr][7] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][head_ptr][7] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.066
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.703
- Arrival Time                  4.584
= Slack Time                   -0.881
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.881 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.629 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.845 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.182 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.354 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.414 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.494 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.605 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.700 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.800 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.927 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.129 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.355 | 
     | \tx_core/dma_reg_tx /U164                          | B v -> Y ^   | NAND2X1 | 0.407 | 0.363 |   3.599 |    2.718 | 
     | \tx_core/dma_reg_tx /FE_OFCC71_n94                 | A ^ -> Y ^   | BUFX4   | 0.660 | 0.489 |   4.088 |    3.207 | 
     | \tx_core/dma_reg_tx /U966                          | S ^ -> Y v   | MUX2X1  | 0.127 | 0.496 |   4.584 |    3.703 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | D v          | DFFSR   | 0.127 | 0.000 |   4.584 |    3.703 | 
     | d_ptr][7]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.881 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.164 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.453 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.703 | 
     | FECTS_clks_clk___L4_I81                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.240 |   1.062 |    1.943 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | CLK ^        | DFFSR   | 0.149 | 0.004 |   1.066 |    1.947 | 
     | d_ptr][7]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][14][head_ptr][13] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][head_ptr][13] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.066
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.704
- Arrival Time                  4.584
= Slack Time                   -0.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.880 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.630 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.846 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.183 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.355 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.414 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.494 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.606 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.701 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.801 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.927 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.130 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.356 | 
     | \tx_core/dma_reg_tx /U164                          | B v -> Y ^   | NAND2X1 | 0.407 | 0.363 |   3.599 |    2.719 | 
     | \tx_core/dma_reg_tx /FE_OFCC71_n94                 | A ^ -> Y ^   | BUFX4   | 0.660 | 0.489 |   4.088 |    3.208 | 
     | \tx_core/dma_reg_tx /U774                          | S ^ -> Y v   | MUX2X1  | 0.122 | 0.496 |   4.584 |    3.704 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | D v          | DFFSR   | 0.122 | 0.000 |   4.584 |    3.704 | 
     | d_ptr][13]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.880 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.163 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.453 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.702 | 
     | FECTS_clks_clk___L4_I81                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.240 |   1.062 |    1.942 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | CLK ^        | DFFSR   | 0.149 | 0.004 |   1.066 |    1.946 | 
     | d_ptr][13]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][20] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][20] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.095
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.733
- Arrival Time                  4.612
= Slack Time                   -0.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.880 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.631 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.847 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.184 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.356 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.415 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.495 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.607 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.701 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.802 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.928 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.131 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.356 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.785 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.245 | 
     | \tx_core/dma_reg_tx /U546                          | S ^ -> Y v   | MUX2X1  | 0.126 | 0.487 |   4.612 |    3.733 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.126 | 0.000 |   4.612 |    3.733 | 
     | d_ptr][20]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.880 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.162 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.456 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.270 |   0.846 |    1.725 | 
     | FECTS_clks_clk___L4_I57                            | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.245 |   1.090 |    1.970 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.157 | 0.005 |   1.095 |    1.975 | 
     | d_ptr][20]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][14][head_ptr][6] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][head_ptr][6] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.062
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.702
- Arrival Time                  4.580
= Slack Time                   -0.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.878 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.632 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.848 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.185 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.357 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.416 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.496 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.608 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.703 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.803 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.929 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.132 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.358 | 
     | \tx_core/dma_reg_tx /U164                          | B v -> Y ^   | NAND2X1 | 0.407 | 0.363 |   3.599 |    2.721 | 
     | \tx_core/dma_reg_tx /FE_OFCC71_n94                 | A ^ -> Y ^   | BUFX4   | 0.660 | 0.489 |   4.088 |    3.210 | 
     | \tx_core/dma_reg_tx /U998                          | S ^ -> Y v   | MUX2X1  | 0.115 | 0.492 |   4.580 |    3.702 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | D v          | DFFSR   | 0.115 | 0.000 |   4.580 |    3.702 | 
     | d_ptr][6]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.878 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.161 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.451 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.700 | 
     | FECTS_clks_clk___L4_I85                            | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.237 |   1.058 |    1.937 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | CLK ^        | DFFSR   | 0.145 | 0.004 |   1.062 |    1.940 | 
     | d_ptr][6]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][15] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][15] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.088
- Setup                         0.113
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.726
- Arrival Time                  4.602
= Slack Time                   -0.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.876 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.634 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.850 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.187 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.359 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.418 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.498 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.610 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.704 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.805 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.931 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.134 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.346 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.822 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.319 | 
     | \tx_core/dma_reg_tx /U716                          | S ^ -> Y v   | MUX2X1  | 0.121 | 0.406 |   4.602 |    3.725 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.121 | 0.000 |   4.602 |    3.726 | 
     | _ptr][15]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.876 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.159 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.449 | 
     | FECTS_clks_clk___L3_I17                            | A ^ -> Y ^   | CLKBUF1 | 0.171 | 0.261 |   0.833 |    1.710 | 
     | FECTS_clks_clk___L4_I87                            | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.251 |   1.084 |    1.960 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.181 | 0.004 |   1.088 |    1.965 | 
     | _ptr][15]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][11] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][11] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.095
- Setup                         0.113
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.732
- Arrival Time                  4.607
= Slack Time                   -0.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.875 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.635 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.851 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.188 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.360 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.420 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.500 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.611 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.706 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.806 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.933 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.135 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.347 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.823 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.321 | 
     | \tx_core/dma_reg_tx /U844                          | S ^ -> Y v   | MUX2X1  | 0.126 | 0.411 |   4.607 |    3.732 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.126 | 0.000 |   4.607 |    3.732 | 
     | _ptr][11]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.875 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.158 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.447 | 
     | FECTS_clks_clk___L3_I17                            | A ^ -> Y ^   | CLKBUF1 | 0.171 | 0.261 |   0.833 |    1.708 | 
     | FECTS_clks_clk___L4_I89                            | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.256 |   1.089 |    1.964 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.172 | 0.006 |   1.095 |    1.970 | 
     | _ptr][11]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][10] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][10] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.097
- Setup                         0.113
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.734
- Arrival Time                  4.609
= Slack Time                   -0.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.875 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.636 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.852 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.189 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.361 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.420 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.500 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.612 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.706 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.807 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.933 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.136 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.361 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.790 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.250 | 
     | \tx_core/dma_reg_tx /U866                          | S ^ -> Y v   | MUX2X1  | 0.126 | 0.484 |   4.609 |    3.734 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.126 | 0.000 |   4.609 |    3.734 | 
     | d_ptr][10]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.875 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.157 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.451 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.270 |   0.846 |    1.720 | 
     | FECTS_clks_clk___L4_I57                            | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.245 |   1.090 |    1.965 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.157 | 0.007 |   1.097 |    1.972 | 
     | d_ptr][10]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][14] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][14] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.096
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.736
- Arrival Time                  4.610
= Slack Time                   -0.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.874 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.636 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.852 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.189 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.361 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.420 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.500 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.612 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.706 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.807 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.933 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.136 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.362 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.791 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.250 | 
     | \tx_core/dma_reg_tx /U738                          | S ^ -> Y v   | MUX2X1  | 0.115 | 0.486 |   4.610 |    3.736 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.115 | 0.000 |   4.610 |    3.736 | 
     | d_ptr][14]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.874 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.157 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.450 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.270 |   0.846 |    1.720 | 
     | FECTS_clks_clk___L4_I57                            | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.245 |   1.090 |    1.965 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.157 | 0.006 |   1.096 |    1.971 | 
     | d_ptr][14]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][18] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][18] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.092
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.730
- Arrival Time                  4.604
= Slack Time                   -0.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.874 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.636 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.852 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.189 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.361 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.420 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.500 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.612 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.707 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.807 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.933 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.136 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.348 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.824 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.322 | 
     | \tx_core/dma_reg_tx /U620                          | S ^ -> Y v   | MUX2X1  | 0.120 | 0.408 |   4.603 |    3.729 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.120 | 0.000 |   4.604 |    3.730 | 
     | _ptr][18]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.874 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.157 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.447 | 
     | FECTS_clks_clk___L3_I17                            | A ^ -> Y ^   | CLKBUF1 | 0.171 | 0.261 |   0.833 |    1.707 | 
     | FECTS_clks_clk___L4_I86                            | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.249 |   1.083 |    1.957 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.172 | 0.009 |   1.092 |    1.966 | 
     | _ptr][18]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][23] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][23] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.093
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.732
- Arrival Time                  4.606
= Slack Time                   -0.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.874 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.636 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.852 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.189 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.361 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.421 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.501 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.612 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.707 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.807 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.934 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.136 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.362 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.791 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.251 | 
     | \tx_core/dma_reg_tx /U450                          | S ^ -> Y v   | MUX2X1  | 0.119 | 0.482 |   4.606 |    3.732 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.119 | 0.000 |   4.606 |    3.732 | 
     | d_ptr][23]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.874 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.157 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.450 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.270 |   0.846 |    1.720 | 
     | FECTS_clks_clk___L4_I56                            | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.243 |   1.089 |    1.962 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.152 | 0.005 |   1.093 |    1.967 | 
     | d_ptr][23]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][30] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][30] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.094
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.732
- Arrival Time                  4.606
= Slack Time                   -0.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.874 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.636 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.852 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.189 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.361 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.421 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.501 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.612 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.707 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.807 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.934 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.136 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.362 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.791 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.251 | 
     | \tx_core/dma_reg_tx /U219                          | S ^ -> Y v   | MUX2X1  | 0.125 | 0.481 |   4.606 |    3.732 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.125 | 0.000 |   4.606 |    3.732 | 
     | d_ptr][30]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.874 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.157 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.450 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.270 |   0.846 |    1.720 | 
     | FECTS_clks_clk___L4_I56                            | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.243 |   1.089 |    1.962 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.152 | 0.006 |   1.094 |    1.968 | 
     | d_ptr][30]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][0] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][0] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.094
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.733
- Arrival Time                  4.606
= Slack Time                   -0.873
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.873 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.637 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.853 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.190 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.362 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.421 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.501 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.613 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.707 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.808 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.934 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.137 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.362 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.792 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.251 | 
     | \tx_core/dma_reg_tx /U1186                         | S ^ -> Y v   | MUX2X1  | 0.121 | 0.481 |   4.606 |    3.732 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.121 | 0.000 |   4.606 |    3.733 | 
     | d_ptr][0]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.873 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.156 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.449 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.270 |   0.846 |    1.719 | 
     | FECTS_clks_clk___L4_I56                            | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.243 |   1.089 |    1.962 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.152 | 0.005 |   1.094 |    1.967 | 
     | d_ptr][0]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][14][head_ptr][25] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][head_ptr][25] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.063
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.704
- Arrival Time                  4.576
= Slack Time                   -0.872
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.872 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.638 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.854 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.191 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.363 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.422 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.502 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.614 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.709 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.809 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.935 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.138 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.364 | 
     | \tx_core/dma_reg_tx /U164                          | B v -> Y ^   | NAND2X1 | 0.407 | 0.363 |   3.599 |    2.727 | 
     | \tx_core/dma_reg_tx /FE_OFCC71_n94                 | A ^ -> Y ^   | BUFX4   | 0.660 | 0.489 |   4.088 |    3.216 | 
     | \tx_core/dma_reg_tx /U390                          | S ^ -> Y v   | MUX2X1  | 0.115 | 0.487 |   4.576 |    3.704 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | D v          | DFFSR   | 0.115 | 0.000 |   4.576 |    3.704 | 
     | d_ptr][25]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.872 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.155 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.445 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.694 | 
     | FECTS_clks_clk___L4_I82                            | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.237 |   1.059 |    1.931 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | CLK ^        | DFFSR   | 0.147 | 0.005 |   1.063 |    1.935 | 
     | d_ptr][25]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][14][head_ptr][29] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][head_ptr][29] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.064
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.706
- Arrival Time                  4.578
= Slack Time                   -0.872
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.872 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.638 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.854 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.192 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.364 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.423 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.503 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.614 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.709 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.810 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.936 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.138 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.364 | 
     | \tx_core/dma_reg_tx /U164                          | B v -> Y ^   | NAND2X1 | 0.407 | 0.363 |   3.599 |    2.727 | 
     | \tx_core/dma_reg_tx /FE_OFCC71_n94                 | A ^ -> Y ^   | BUFX4   | 0.660 | 0.489 |   4.088 |    3.216 | 
     | \tx_core/dma_reg_tx /U262                          | S ^ -> Y v   | MUX2X1  | 0.104 | 0.490 |   4.578 |    3.706 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | D v          | DFFSR   | 0.104 | 0.000 |   4.578 |    3.706 | 
     | d_ptr][29]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.872 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.155 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.292 |   0.575 |    1.447 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.244 |   0.819 |    1.691 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.241 |   1.060 |    1.932 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.064 |    1.936 | 
     | d_ptr][29]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][14][head_ptr][27] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][head_ptr][27] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.068
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.706
- Arrival Time                  4.578
= Slack Time                   -0.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.871 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.639 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.855 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.192 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.364 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.423 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.503 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.615 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.709 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.810 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.936 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.139 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.365 | 
     | \tx_core/dma_reg_tx /U164                          | B v -> Y ^   | NAND2X1 | 0.407 | 0.363 |   3.599 |    2.728 | 
     | \tx_core/dma_reg_tx /FE_OFCC71_n94                 | A ^ -> Y ^   | BUFX4   | 0.660 | 0.489 |   4.088 |    3.217 | 
     | \tx_core/dma_reg_tx /U326                          | S ^ -> Y v   | MUX2X1  | 0.123 | 0.489 |   4.578 |    3.706 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | D v          | DFFSR   | 0.123 | 0.000 |   4.578 |    3.706 | 
     | d_ptr][27]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.871 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.154 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.444 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.693 | 
     | FECTS_clks_clk___L4_I84                            | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.244 |   1.066 |    1.937 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | CLK ^        | DFFSR   | 0.156 | 0.002 |   1.068 |    1.940 | 
     | d_ptr][27]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][27] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][27] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.087
- Setup                         0.113
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.724
- Arrival Time                  4.595
= Slack Time                   -0.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.871 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.639 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.855 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.192 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.364 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.423 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.503 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.615 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.710 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.810 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.936 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.139 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.351 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.827 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.325 | 
     | \tx_core/dma_reg_tx /U332                          | S ^ -> Y v   | MUX2X1  | 0.122 | 0.399 |   4.595 |    3.724 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.122 | 0.000 |   4.595 |    3.724 | 
     | _ptr][27]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.871 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.154 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.444 | 
     | FECTS_clks_clk___L3_I17                            | A ^ -> Y ^   | CLKBUF1 | 0.171 | 0.261 |   0.833 |    1.705 | 
     | FECTS_clks_clk___L4_I87                            | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.251 |   1.084 |    1.955 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.181 | 0.003 |   1.087 |    1.958 | 
     | _ptr][27]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][22] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][22] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.092
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.730
- Arrival Time                  4.601
= Slack Time                   -0.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.871 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.639 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.855 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.192 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.364 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.423 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.503 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.615 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.710 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.810 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.936 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.139 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.365 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.794 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.253 | 
     | \tx_core/dma_reg_tx /U482                          | S ^ -> Y v   | MUX2X1  | 0.125 | 0.476 |   4.601 |    3.730 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.125 | 0.000 |   4.601 |    3.730 | 
     | d_ptr][22]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.871 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.154 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.447 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.270 |   0.846 |    1.717 | 
     | FECTS_clks_clk___L4_I59                            | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.243 |   1.088 |    1.960 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.151 | 0.003 |   1.092 |    1.963 | 
     | d_ptr][22]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][12] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][12] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.089
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.727
- Arrival Time                  4.598
= Slack Time                   -0.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.871 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.639 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.855 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.192 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.364 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.423 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.503 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.615 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.710 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.810 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.936 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.139 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.351 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.827 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.325 | 
     | \tx_core/dma_reg_tx /U812                          | S ^ -> Y v   | MUX2X1  | 0.116 | 0.402 |   4.598 |    3.727 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.116 | 0.000 |   4.598 |    3.727 | 
     | _ptr][12]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.871 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.154 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.444 | 
     | FECTS_clks_clk___L3_I17                            | A ^ -> Y ^   | CLKBUF1 | 0.171 | 0.261 |   0.833 |    1.705 | 
     | FECTS_clks_clk___L4_I87                            | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.251 |   1.084 |    1.955 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.181 | 0.004 |   1.089 |    1.960 | 
     | _ptr][12]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][14][head_ptr][12] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][head_ptr][12] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.062
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.702
- Arrival Time                  4.563
= Slack Time                   -0.862
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.862 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.649 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.864 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.202 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.374 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.433 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.513 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.624 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.719 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.820 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.946 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.149 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.374 | 
     | \tx_core/dma_reg_tx /U164                          | B v -> Y ^   | NAND2X1 | 0.407 | 0.363 |   3.599 |    2.737 | 
     | \tx_core/dma_reg_tx /FE_OFCC71_n94                 | A ^ -> Y ^   | BUFX4   | 0.660 | 0.489 |   4.088 |    3.227 | 
     | \tx_core/dma_reg_tx /U806                          | S ^ -> Y v   | MUX2X1  | 0.120 | 0.475 |   4.563 |    3.702 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | D v          | DFFSR   | 0.120 | 0.000 |   4.563 |    3.702 | 
     | d_ptr][12]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.862 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.144 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.434 | 
     | FECTS_clks_clk___L3_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.249 |   0.822 |    1.683 | 
     | FECTS_clks_clk___L4_I82                            | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.237 |   1.059 |    1.920 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][14][hea | CLK ^        | DFFSR   | 0.147 | 0.004 |   1.062 |    1.924 | 
     | d_ptr][12]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][ctrl_data][last_bvalid][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctrl_data][last_
bvalid][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.097
- Setup                         0.120
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.727
- Arrival Time                  4.587
= Slack Time                   -0.860
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.860 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.650 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.866 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.203 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.375 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.434 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.514 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.626 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.720 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.821 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.947 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.150 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.376 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.805 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.264 | 
     | \tx_core/dma_reg_tx /U1378                         | S ^ -> Y v   | MUX2X1  | 0.163 | 0.462 |   4.587 |    3.727 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctr | D v          | DFFSR   | 0.163 | 0.000 |   4.587 |    3.727 | 
     | l_data][last_bvalid][2]                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.860 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.143 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.436 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.270 |   0.846 |    1.706 | 
     | FECTS_clks_clk___L4_I54                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.246 |   1.092 |    1.952 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctr | CLK ^        | DFFSR   | 0.150 | 0.005 |   1.097 |    1.957 | 
     | l_data][last_bvalid][2]                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][24] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][24] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.098
- Setup                         0.122
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.726
- Arrival Time                  4.586
= Slack Time                   -0.860
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.860 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.650 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.866 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.203 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.375 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.434 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.514 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.626 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.721 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.821 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.947 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.150 | 
     | \tx_core/dma_reg_tx /U86                           | B ^ -> Y v   | NOR2X1  | 0.204 | 0.226 |   3.236 |    2.376 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^   | NAND2X1 | 0.498 | 0.429 |   3.665 |    2.805 | 
     | \tx_core/dma_reg_tx /FE_OFCC72_n88                 | A ^ -> Y ^   | BUFX4   | 0.630 | 0.460 |   4.125 |    3.264 | 
     | \tx_core/dma_reg_tx /U418                          | S ^ -> Y v   | MUX2X1  | 0.171 | 0.461 |   4.586 |    3.726 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D v          | DFFSR   | 0.171 | 0.000 |   4.586 |    3.726 | 
     | d_ptr][24]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.860 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.143 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.293 |   0.576 |    1.436 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.270 |   0.846 |    1.706 | 
     | FECTS_clks_clk___L4_I57                            | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.245 |   1.090 |    1.951 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR   | 0.157 | 0.007 |   1.098 |    1.958 | 
     | d_ptr][24]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][7] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][7] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                     (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.088
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.726
- Arrival Time                  4.585
= Slack Time                   -0.859
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.859 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.651 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.867 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.204 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.376 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.435 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.515 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.627 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.721 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.822 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.948 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.151 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.363 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.839 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.337 | 
     | \tx_core/dma_reg_tx /U972                          | S ^ -> Y v   | MUX2X1  | 0.124 | 0.389 |   4.585 |    3.725 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.124 | 0.000 |   4.585 |    3.726 | 
     | _ptr][7]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.859 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.142 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.432 | 
     | FECTS_clks_clk___L3_I17                            | A ^ -> Y ^   | CLKBUF1 | 0.171 | 0.261 |   0.833 |    1.693 | 
     | FECTS_clks_clk___L4_I88                            | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.250 |   1.083 |    1.942 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.156 | 0.004 |   1.088 |    1.947 | 
     | _ptr][7]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][25] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][25] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.095
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.733
- Arrival Time                  4.590
= Slack Time                   -0.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.857 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.653 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.869 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.207 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.379 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.438 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.518 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.629 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.724 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.825 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.951 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.153 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.366 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.842 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.339 | 
     | \tx_core/dma_reg_tx /U396                          | S ^ -> Y v   | MUX2X1  | 0.115 | 0.394 |   4.590 |    3.733 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.115 | 0.000 |   4.590 |    3.733 | 
     | _ptr][25]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.857 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.140 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.429 | 
     | FECTS_clks_clk___L3_I17                            | A ^ -> Y ^   | CLKBUF1 | 0.171 | 0.261 |   0.833 |    1.690 | 
     | FECTS_clks_clk___L4_I87                            | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.251 |   1.084 |    1.941 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.182 | 0.011 |   1.095 |    1.952 | 
     | _ptr][25]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][3][head_ptr][9] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head_ptr][9] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                     (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.094
- Setup                         0.122
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.723
- Arrival Time                  4.577
= Slack Time                   -0.854
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.854 | 
     | U1753                                              | A v -> Y ^   | INVX1   | 0.728 | 1.510 |   1.510 |    0.656 | 
     | U2225                                              | A ^ -> Y v   | NOR2X1  | 0.190 | 0.216 |   1.726 |    0.872 | 
     | FE_OFCC30_n1743                                    | A v -> Y v   | BUFX4   | 0.287 | 0.337 |   2.063 |    1.209 | 
     | U2351                                              | D v -> Y ^   | AOI22X1 | 0.134 | 0.172 |   2.235 |    1.381 | 
     | U2352                                              | A ^ -> Y v   | INVX2   | 0.061 | 0.059 |   2.295 |    1.440 | 
     | \tx_core/dma_reg_tx /U81                           | A v -> Y ^   | NAND2X1 | 0.073 | 0.080 |   2.375 |    1.520 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v   | NOR2X1  | 0.116 | 0.112 |   2.486 |    1.632 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^   | NAND3X1 | 0.091 | 0.095 |   2.581 |    1.726 | 
     | \tx_core/dma_reg_tx /U84                           | B ^ -> Y v   | NOR2X1  | 0.103 | 0.101 |   2.681 |    1.827 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^   | NAND2X1 | 0.129 | 0.126 |   2.807 |    1.953 | 
     | \tx_core/dma_reg_tx /FE_PSC146_n81                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.203 |   3.010 |    2.156 | 
     | \tx_core/dma_reg_tx /U132                          | B ^ -> Y v   | NOR2X1  | 0.193 | 0.212 |   3.222 |    2.368 | 
     | \tx_core/dma_reg_tx /U179                          | B v -> Y ^   | NAND2X1 | 0.567 | 0.476 |   3.698 |    2.844 | 
     | \tx_core/dma_reg_tx /FE_OFCC59_n102                | A ^ -> Y ^   | BUFX4   | 0.602 | 0.497 |   4.196 |    3.341 | 
     | \tx_core/dma_reg_tx /U908                          | S ^ -> Y v   | MUX2X1  | 0.164 | 0.381 |   4.577 |    3.723 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | D v          | DFFSR   | 0.164 | 0.000 |   4.577 |    3.723 | 
     | _ptr][9]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.854 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    1.137 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.290 |   0.572 |    1.427 | 
     | FECTS_clks_clk___L3_I17                            | A ^ -> Y ^   | CLKBUF1 | 0.171 | 0.261 |   0.833 |    1.688 | 
     | FECTS_clks_clk___L4_I87                            | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.251 |   1.084 |    1.938 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][3][head | CLK ^        | DFFSR   | 0.182 | 0.010 |   1.094 |    1.949 | 
     | _ptr][9]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 

