SDSU-COMPE475-SPRING13
======================

Microprocessors (Verilog)


* Lab 1: Single-cycle MIPS processor in seperate modules
* Lab 2: Multi-cyle MIPS micro-arch
* Lab 3: Piplined MIPS micro-arch (hazard unit)
