# Booth-s-Multiplier---Verilog
Simulation of Booth's Multiplication Algorithm done in Verilog.
Two versions of the 4-bit wide Booth's multiplier: one that features multi-bit scanning (m=2), and one that does not.
