INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:50:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.412ns  (required time - arrival time)
  Source:                 buffer235/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            buffer182/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.818ns (15.264%)  route 4.541ns (84.736%))
  Logic Levels:           12  (LUT3=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2630, unset)         0.508     0.508    buffer235/clk
                         FDRE                                         r  buffer235/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer235/outs_reg[0]/Q
                         net (fo=30, unplaced)        0.458     1.192    buffer232/fifo/buffer235_outs
                         LUT3 (Prop_lut3_I0_O)        0.119     1.311 f  buffer232/fifo/transmitValue_i_9__7/O
                         net (fo=3, unplaced)         0.723     2.034    buffer232/fifo/buffer232_outs
                         LUT5 (Prop_lut5_I0_O)        0.043     2.077 f  buffer232/fifo/fullReg_i_2__34/O
                         net (fo=9, unplaced)         0.285     2.362    control_merge10/tehb/control/cond_br37_trueOut_valid
                         LUT6 (Prop_lut6_I4_O)        0.043     2.405 f  control_merge10/tehb/control/outputValid_i_3__6/O
                         net (fo=10, unplaced)        0.287     2.692    buffer235/control/p_2_in
                         LUT6 (Prop_lut6_I1_O)        0.043     2.735 r  buffer235/control/transmitValue_i_2__20/O
                         net (fo=2, unplaced)         0.388     3.123    fork96/control/generateBlocks[1].regblock/transmitValue_reg_6[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     3.166 f  fork96/control/generateBlocks[1].regblock/transmitValue_i_2__122/O
                         net (fo=13, unplaced)        0.427     3.593    buffer231/control/transmitValue_i_2__18
                         LUT6 (Prop_lut6_I3_O)        0.043     3.636 f  buffer231/control/transmitValue_i_3__22/O
                         net (fo=2, unplaced)         0.255     3.891    fork94/control/generateBlocks[8].regblock/branch_ready__2_8
                         LUT6 (Prop_lut6_I4_O)        0.043     3.934 r  fork94/control/generateBlocks[8].regblock/transmitValue_i_5__8/O
                         net (fo=1, unplaced)         0.377     4.311    fork93/control/generateBlocks[1].regblock/transmitValue_i_5__7
                         LUT6 (Prop_lut6_I2_O)        0.043     4.354 f  fork93/control/generateBlocks[1].regblock/transmitValue_i_4__54/O
                         net (fo=2, unplaced)         0.255     4.609    buffer228/control/transmitValue_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     4.652 r  buffer228/control/transmitValue_i_5__7/O
                         net (fo=2, unplaced)         0.255     4.907    buffer228/control/fork92/control/blockStopArray[2]
                         LUT6 (Prop_lut6_I4_O)        0.043     4.950 f  buffer228/control/transmitValue_i_3__78/O
                         net (fo=17, unplaced)        0.300     5.250    buffer228/control/outputValid_reg_1
                         LUT6 (Prop_lut6_I4_O)        0.043     5.293 r  buffer228/control/fullReg_i_3__17/O
                         net (fo=7, unplaced)         0.257     5.550    buffer180/control/anyBlockStop_3
                         LUT6 (Prop_lut6_I2_O)        0.043     5.593 r  buffer180/control/dataReg[4]_i_1__7/O
                         net (fo=5, unplaced)         0.274     5.867    buffer182/E[0]
                         FDRE                                         r  buffer182/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2630, unset)         0.483     3.683    buffer182/clk
                         FDRE                                         r  buffer182/dataReg_reg[0]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     3.455    buffer182/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.455    
                         arrival time                          -5.867    
  -------------------------------------------------------------------
                         slack                                 -2.412    




