/*
 * Copyright (c) 2023, Texas Instruments Incorporated - http://www.ti.com
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/*
 *  ============ ti_msp_dl_config.h =============
 *  Configured MSPM0 DriverLib module declarations
 *
 *  DO NOT EDIT - This file is generated for the MSPM0G350X
 *  by the SysConfig tool.
 */
#ifndef ti_msp_dl_config_h
#define ti_msp_dl_config_h

#define CONFIG_MSPM0G350X
#define CONFIG_MSPM0G3507

#if defined(__ti_version__) || defined(__TI_COMPILER_VERSION__)
#define SYSCONFIG_WEAK __attribute__((weak))
#elif defined(__IAR_SYSTEMS_ICC__)
#define SYSCONFIG_WEAK __weak
#elif defined(__GNUC__)
#define SYSCONFIG_WEAK __attribute__((weak))
#endif

#include <ti/devices/msp/msp.h>
#include <ti/driverlib/driverlib.h>
#include <ti/driverlib/m0p/dl_core.h>

#ifdef __cplusplus
extern "C" {
#endif

/*
 *  ======== SYSCFG_DL_init ========
 *  Perform all required MSP DL initialization
 *
 *  This function should be called once at a point before any use of
 *  MSP DL.
 */


/* clang-format off */

#define POWER_STARTUP_DELAY                                                (16)



#define CPUCLK_FREQ                                                     80000000
/* Defines for SYSPLL_ERR_01 Workaround */
/* Represent 1.000 as 1000 */
#define FLOAT_TO_INT_SCALE                                               (1000U)
#define FCC_EXPECTED_RATIO                                                  2500
#define FCC_UPPER_BOUND                       (FCC_EXPECTED_RATIO * (1 + 0.003))
#define FCC_LOWER_BOUND                       (FCC_EXPECTED_RATIO * (1 - 0.003))

bool SYSCFG_DL_SYSCTL_SYSPLL_init(void);


/* Defines for PWM_0 */
#define PWM_0_INST                                                         TIMA1
#define PWM_0_INST_IRQHandler                                   TIMA1_IRQHandler
#define PWM_0_INST_INT_IRQN                                     (TIMA1_INT_IRQn)
#define PWM_0_INST_CLK_FREQ                                             80000000
/* GPIO defines for channel 0 */
#define GPIO_PWM_0_C0_PORT                                                 GPIOA
#define GPIO_PWM_0_C0_PIN                                         DL_GPIO_PIN_10
#define GPIO_PWM_0_C0_IOMUX                                      (IOMUX_PINCM21)
#define GPIO_PWM_0_C0_IOMUX_FUNC                     IOMUX_PINCM21_PF_TIMA1_CCP0
#define GPIO_PWM_0_C0_IDX                                    DL_TIMER_CC_0_INDEX
/* GPIO defines for channel 1 */
#define GPIO_PWM_0_C1_PORT                                                 GPIOA
#define GPIO_PWM_0_C1_PIN                                         DL_GPIO_PIN_11
#define GPIO_PWM_0_C1_IOMUX                                      (IOMUX_PINCM22)
#define GPIO_PWM_0_C1_IOMUX_FUNC                     IOMUX_PINCM22_PF_TIMA1_CCP1
#define GPIO_PWM_0_C1_IDX                                    DL_TIMER_CC_1_INDEX



/* Defines for TIMER_1ms */
#define TIMER_1ms_INST                                                   (TIMA0)
#define TIMER_1ms_INST_IRQHandler                               TIMA0_IRQHandler
#define TIMER_1ms_INST_INT_IRQN                                 (TIMA0_INT_IRQn)
#define TIMER_1ms_INST_LOAD_VALUE                                        (9999U)




/* Defines for I2C_OLED */
#define I2C_OLED_INST                                                       I2C0
#define I2C_OLED_INST_IRQHandler                                 I2C0_IRQHandler
#define I2C_OLED_INST_INT_IRQN                                     I2C0_INT_IRQn
#define I2C_OLED_BUS_SPEED_HZ                                             400000
#define GPIO_I2C_OLED_SDA_PORT                                             GPIOA
#define GPIO_I2C_OLED_SDA_PIN                                     DL_GPIO_PIN_28
#define GPIO_I2C_OLED_IOMUX_SDA                                   (IOMUX_PINCM3)
#define GPIO_I2C_OLED_IOMUX_SDA_FUNC                    IOMUX_PINCM3_PF_I2C0_SDA
#define GPIO_I2C_OLED_SCL_PORT                                             GPIOA
#define GPIO_I2C_OLED_SCL_PIN                                     DL_GPIO_PIN_31
#define GPIO_I2C_OLED_IOMUX_SCL                                   (IOMUX_PINCM6)
#define GPIO_I2C_OLED_IOMUX_SCL_FUNC                    IOMUX_PINCM6_PF_I2C0_SCL


/* Defines for UART_fpgaMLK */
#define UART_fpgaMLK_INST                                                  UART3
#define UART_fpgaMLK_INST_FREQUENCY                                     80000000
#define UART_fpgaMLK_INST_IRQHandler                            UART3_IRQHandler
#define UART_fpgaMLK_INST_INT_IRQN                                UART3_INT_IRQn
#define GPIO_UART_fpgaMLK_RX_PORT                                          GPIOA
#define GPIO_UART_fpgaMLK_TX_PORT                                          GPIOA
#define GPIO_UART_fpgaMLK_RX_PIN                                  DL_GPIO_PIN_13
#define GPIO_UART_fpgaMLK_TX_PIN                                  DL_GPIO_PIN_14
#define GPIO_UART_fpgaMLK_IOMUX_RX                               (IOMUX_PINCM35)
#define GPIO_UART_fpgaMLK_IOMUX_TX                               (IOMUX_PINCM36)
#define GPIO_UART_fpgaMLK_IOMUX_RX_FUNC                IOMUX_PINCM35_PF_UART3_RX
#define GPIO_UART_fpgaMLK_IOMUX_TX_FUNC                IOMUX_PINCM36_PF_UART3_TX
#define UART_fpgaMLK_BAUD_RATE                                            (9600)
#define UART_fpgaMLK_IBRD_80_MHZ_9600_BAUD                                 (520)
#define UART_fpgaMLK_FBRD_80_MHZ_9600_BAUD                                  (53)
/* Defines for UART_left */
#define UART_left_INST                                                     UART2
#define UART_left_INST_FREQUENCY                                        40000000
#define UART_left_INST_IRQHandler                               UART2_IRQHandler
#define UART_left_INST_INT_IRQN                                   UART2_INT_IRQn
#define GPIO_UART_left_RX_PORT                                             GPIOA
#define GPIO_UART_left_TX_PORT                                             GPIOA
#define GPIO_UART_left_RX_PIN                                     DL_GPIO_PIN_22
#define GPIO_UART_left_TX_PIN                                     DL_GPIO_PIN_21
#define GPIO_UART_left_IOMUX_RX                                  (IOMUX_PINCM47)
#define GPIO_UART_left_IOMUX_TX                                  (IOMUX_PINCM46)
#define GPIO_UART_left_IOMUX_RX_FUNC                   IOMUX_PINCM47_PF_UART2_RX
#define GPIO_UART_left_IOMUX_TX_FUNC                   IOMUX_PINCM46_PF_UART2_TX
#define UART_left_BAUD_RATE                                             (115200)
#define UART_left_IBRD_40_MHZ_115200_BAUD                                   (21)
#define UART_left_FBRD_40_MHZ_115200_BAUD                                   (45)
/* Defines for UART_forward */
#define UART_forward_INST                                                  UART1
#define UART_forward_INST_FREQUENCY                                     40000000
#define UART_forward_INST_IRQHandler                            UART1_IRQHandler
#define UART_forward_INST_INT_IRQN                                UART1_INT_IRQn
#define GPIO_UART_forward_RX_PORT                                          GPIOA
#define GPIO_UART_forward_TX_PORT                                          GPIOA
#define GPIO_UART_forward_RX_PIN                                  DL_GPIO_PIN_18
#define GPIO_UART_forward_TX_PIN                                  DL_GPIO_PIN_17
#define GPIO_UART_forward_IOMUX_RX                               (IOMUX_PINCM40)
#define GPIO_UART_forward_IOMUX_TX                               (IOMUX_PINCM39)
#define GPIO_UART_forward_IOMUX_RX_FUNC                IOMUX_PINCM40_PF_UART1_RX
#define GPIO_UART_forward_IOMUX_TX_FUNC                IOMUX_PINCM39_PF_UART1_TX
#define UART_forward_BAUD_RATE                                          (115200)
#define UART_forward_IBRD_40_MHZ_115200_BAUD                                (21)
#define UART_forward_FBRD_40_MHZ_115200_BAUD                                (45)
/* Defines for UART_right */
#define UART_right_INST                                                    UART0
#define UART_right_INST_FREQUENCY                                       40000000
#define UART_right_INST_IRQHandler                              UART0_IRQHandler
#define UART_right_INST_INT_IRQN                                  UART0_INT_IRQn
#define GPIO_UART_right_RX_PORT                                            GPIOA
#define GPIO_UART_right_TX_PORT                                            GPIOA
#define GPIO_UART_right_RX_PIN                                     DL_GPIO_PIN_1
#define GPIO_UART_right_TX_PIN                                     DL_GPIO_PIN_0
#define GPIO_UART_right_IOMUX_RX                                  (IOMUX_PINCM2)
#define GPIO_UART_right_IOMUX_TX                                  (IOMUX_PINCM1)
#define GPIO_UART_right_IOMUX_RX_FUNC                   IOMUX_PINCM2_PF_UART0_RX
#define GPIO_UART_right_IOMUX_TX_FUNC                   IOMUX_PINCM1_PF_UART0_TX
#define UART_right_BAUD_RATE                                            (115200)
#define UART_right_IBRD_40_MHZ_115200_BAUD                                  (21)
#define UART_right_FBRD_40_MHZ_115200_BAUD                                  (45)





/* Defines for DMA_fpgaMLK */
#define DMA_fpgaMLK_CHAN_ID                                                  (0)
#define UART_fpgaMLK_INST_DMA_TRIGGER                        (DMA_UART3_RX_TRIG)


/* Port definition for Pin Group ENCODERA */
#define ENCODERA_PORT                                                    (GPIOB)

/* Defines for E1A: GPIOB.13 with pinCMx 30 on package pin 1 */
// groups represented: ["ENCODERB","ENCODERA"]
// pins affected: ["E2A","E2B","E1A","E1B"]
#define GPIO_MULTIPLE_GPIOB_INT_IRQN                            (GPIOB_INT_IRQn)
#define GPIO_MULTIPLE_GPIOB_INT_IIDX            (DL_INTERRUPT_GROUP1_IIDX_GPIOB)
#define ENCODERA_E1A_IIDX                                   (DL_GPIO_IIDX_DIO13)
#define ENCODERA_E1A_PIN                                        (DL_GPIO_PIN_13)
#define ENCODERA_E1A_IOMUX                                       (IOMUX_PINCM30)
/* Defines for E1B: GPIOB.14 with pinCMx 31 on package pin 2 */
#define ENCODERA_E1B_IIDX                                   (DL_GPIO_IIDX_DIO14)
#define ENCODERA_E1B_PIN                                        (DL_GPIO_PIN_14)
#define ENCODERA_E1B_IOMUX                                       (IOMUX_PINCM31)
/* Port definition for Pin Group ENCODERB */
#define ENCODERB_PORT                                                    (GPIOB)

/* Defines for E2A: GPIOB.15 with pinCMx 32 on package pin 3 */
#define ENCODERB_E2A_IIDX                                   (DL_GPIO_IIDX_DIO15)
#define ENCODERB_E2A_PIN                                        (DL_GPIO_PIN_15)
#define ENCODERB_E2A_IOMUX                                       (IOMUX_PINCM32)
/* Defines for E2B: GPIOB.16 with pinCMx 33 on package pin 4 */
#define ENCODERB_E2B_IIDX                                   (DL_GPIO_IIDX_DIO16)
#define ENCODERB_E2B_PIN                                        (DL_GPIO_PIN_16)
#define ENCODERB_E2B_IOMUX                                       (IOMUX_PINCM33)
/* Port definition for Pin Group AIN */
#define AIN_PORT                                                         (GPIOA)

/* Defines for AIN1: GPIOA.12 with pinCMx 34 on package pin 5 */
#define AIN_AIN1_PIN                                            (DL_GPIO_PIN_12)
#define AIN_AIN1_IOMUX                                           (IOMUX_PINCM34)
/* Defines for AIN2: GPIOA.15 with pinCMx 37 on package pin 8 */
#define AIN_AIN2_PIN                                            (DL_GPIO_PIN_15)
#define AIN_AIN2_IOMUX                                           (IOMUX_PINCM37)
/* Defines for BIN1: GPIOA.16 with pinCMx 38 on package pin 9 */
#define BIN_BIN1_PORT                                                    (GPIOA)
#define BIN_BIN1_PIN                                            (DL_GPIO_PIN_16)
#define BIN_BIN1_IOMUX                                           (IOMUX_PINCM38)
/* Defines for BIN2: GPIOB.17 with pinCMx 43 on package pin 14 */
#define BIN_BIN2_PORT                                                    (GPIOB)
#define BIN_BIN2_PIN                                            (DL_GPIO_PIN_17)
#define BIN_BIN2_IOMUX                                           (IOMUX_PINCM43)
/* Port definition for Pin Group KEY */
#define KEY_PORT                                                         (GPIOA)

/* Defines for KEY_1: GPIOA.26 with pinCMx 59 on package pin 30 */
#define KEY_KEY_1_PIN                                           (DL_GPIO_PIN_26)
#define KEY_KEY_1_IOMUX                                          (IOMUX_PINCM59)
/* Defines for KEY_2: GPIOA.25 with pinCMx 55 on package pin 26 */
#define KEY_KEY_2_PIN                                           (DL_GPIO_PIN_25)
#define KEY_KEY_2_IOMUX                                          (IOMUX_PINCM55)
/* Defines for KEY_3: GPIOA.24 with pinCMx 54 on package pin 25 */
#define KEY_KEY_3_PIN                                           (DL_GPIO_PIN_24)
#define KEY_KEY_3_IOMUX                                          (IOMUX_PINCM54)




/* clang-format on */

void SYSCFG_DL_init(void);
void SYSCFG_DL_initPower(void);
void SYSCFG_DL_GPIO_init(void);
void SYSCFG_DL_SYSCTL_init(void);

bool SYSCFG_DL_SYSCTL_SYSPLL_init(void);
void SYSCFG_DL_PWM_0_init(void);
void SYSCFG_DL_TIMER_1ms_init(void);
void SYSCFG_DL_I2C_OLED_init(void);
void SYSCFG_DL_UART_fpgaMLK_init(void);
void SYSCFG_DL_UART_left_init(void);
void SYSCFG_DL_UART_forward_init(void);
void SYSCFG_DL_UART_right_init(void);
void SYSCFG_DL_DMA_init(void);

void SYSCFG_DL_SYSTICK_init(void);

bool SYSCFG_DL_saveConfiguration(void);
bool SYSCFG_DL_restoreConfiguration(void);

#ifdef __cplusplus
}
#endif

#endif /* ti_msp_dl_config_h */
