{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09998,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.1,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 2.02968e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 2.21482e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 4.7038e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 2.21482e-05,
	"finish__design__instance__count__class:timing_repair_buffer": 37,
	"finish__design__instance__area__class:timing_repair_buffer": 30.058,
	"finish__design__instance__count__class:inverter": 21,
	"finish__design__instance__area__class:inverter": 11.172,
	"finish__design__instance__count__class:multi_input_combinational_cell": 50,
	"finish__design__instance__area__class:multi_input_combinational_cell": 104.272,
	"finish__design__instance__count": 108,
	"finish__design__instance__area": 145.502,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.513264,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.265445,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 4.52675e-14,
	"finish__power__switching__total": 5.25227e-14,
	"finish__power__leakage__total": 3.62862e-06,
	"finish__power__total": 3.62862e-06,
	"finish__design__io": 37,
	"finish__design__die__area": 23270,
	"finish__design__core__area": 22513.4,
	"finish__design__instance__count": 376,
	"finish__design__instance__area": 216.79,
	"finish__design__instance__count__stdcell": 376,
	"finish__design__instance__area__stdcell": 216.79,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00962936,
	"finish__design__instance__utilization__stdcell": 0.00962936,
	"finish__design__rows": 107,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 107,
	"finish__design__sites": 84637,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 84637,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}