## HDLBits

刷题记录

### Getting Started 

- [x] Getting Started
- [x] Output Zero

### Verilog Language 

#### - Basics

- [x] Simple wire
- [x] Four wires 
- [x] Inverter
- [x] AND gate
- [x] NOR gate
- [x] XNOR gate
- [x] Declaring wires 
- [x] 7458 chip

#### - Vectors

- [x] Vectors
- [x] Vectors in more detail
- [x] Vector part select
- [x] Bitwire operators
- [x] Four-input gates
- [x] Vector concatenation operator
- [x] Vector reversal 1
- [x] Replication operator
- [x] More replication

#### - Modules:Hierarchy

- [x] Modules
- [x] Connecting ports by position
- [x] Connecting ports by name
- [x] Three modules
- [x] Modules and vectors
- [x] Adder 1
- [x] Adder 2
- [x] Carry-select adder
- [x] Adder-subtractor

#### - Procedures

- [ ] Always blocks(combinational)
- [ ] Always blocks(clocked)
- [ ] If statement
- [ ] If statement latches
- [ ] Case statement
- [ ] Priority encoder
- [ ] Priority encoder with casez
- [ ] Avoiding latches

#### - More Verilog Features

- [ ] Conditional ternary operator
- [ ] Reduction operators
- [ ] Reduction:Even wider gates
- [ ] Combinational for-loop:Vector reversal 2
- [ ] Combinational for-loop:255-bit population count 
- [ ] Generate for-loop:100-bit binary adder 2
- [ ] Generate for-loop:100-digit BCD adder

### Circuits

#### - Combinational Logic

#### - Sequential Logic

#### - Buildingi Larger Ciruits

### Verification:Reading Simulations 

#### - 

### Verification:Writing Testbenches

#### - 

### CS450

#### - 
