
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Thu Jun 16 15:21:47 2022
Host:		cimeld105 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> setEdit -spacing 0.5
<CMD> setEdit -spacing 0.45 -layer MET1
**WARN: (IMPSPR-122):	Incorrect usage of command setEdit -layer. 'MET1' is not a valid routing layer name.
<CMD> setEdit -spacing 0.45 -layer M1
**WARN: (IMPSPR-122):	Incorrect usage of command setEdit -layer. 'M1' is not a valid routing layer name.
<CMD> setEdit -spacing 0.45 -layer 1
**WARN: (IMPSPR-122):	Incorrect usage of command setEdit -layer. '1' is not a valid routing layer name.
<CMD> setEdit -spacing 0.45 -layer layer:MET1
**WARN: (IMPSPR-122):	Incorrect usage of command setEdit -layer. 'layer:MET1' is not a valid routing layer name.
<CMD> setEdit -layer MET1 -spacing 0.45
**WARN: (IMPSPR-122):	Incorrect usage of command setEdit -layer. 'MET1' is not a valid routing layer name.
**ERROR: (IMPDBTCL-247):	'layer' is not a recognized object/attribute. Type 'help root:' to get a list of all supported objects and attributes.

**ERROR: (IMPDBTCL-247):	'.layer' is not a recognized object/attribute. Type 'help root:' to get a list of all supported objects and attributes.

<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD> set init_layout_view {}
<CMD> set init_verilog {../INPUT_DATA/TOP_netlist.v ../INPUT_DATA/top_io.v}
<CMD> set init_mmmc_file ../SCRIPTS/view_definition.tcl
<CMD> set init_lef_file {/softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef}
<CMD> set init_top_cell top_io
<CMD> set init_gnd_net {gnd! gnd3r! gnd3o!}
<CMD> set init_pwr_net {vdd! vdd3r1! vdd3r2! vdd3o!}
<CMD> set cts_cell_list {CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15}
<CMD> init_design
#% Begin Load MMMC data ... (date=06/16 15:30:02, mem=453.7M)
#% End Load MMMC data ... (date=06/16 15:30:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=453.8M, current mem=453.8M)
rc_typ rc_best rc_worst

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef ...
**WARN: (IMPLF-228):	 ANTENNAOUTPUTDIFFAREA is specified and will be
applied to any OUTPUT PIN or INOUT PIN without ANTENNADIFFAREA. This often
causes a mismatch between process antenna violations found in Innovus
(during routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in LEF
5.5. The recommended solution is to remove ANTENNAOUTPUTDIFFAREA and add
ANTENNADIFFAREA to all OUTPUT or INOUT PINS in the MACROS in order to
avoid a mismatch in violations.
**WARN: (IMPLF-230):	 ANTENNAINOUTDIFFAREA is specified and will be
applied to any INOUT PIN without ANTENNADIFFAREA. This often causes a
mismatch between process antenna violations found in Innovus (during
routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in
LEF 5.5. The recommended solution is to remove ANTENNAINOUTDIFFAREA
and add ANTENNADIFFAREA to all INOUT PINS in the MACROS in order to
avoid a mismatch in violations.

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef ...
Set DBUPerIGU to M2 pitch 1400.

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef ...
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Thu Jun 16 15:30:02 2022
viaInitial ends at Thu Jun 16 15:30:02 2022
Loading view definition file from ../SCRIPTS/view_definition.tcl
Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI210' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI211' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2110' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2111' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2112' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI212' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI220' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI221' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI222' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI310' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI311' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI312' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7673)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7685)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7816)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7828)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7959)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7971)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8102)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8114)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8245)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8257)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8388)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8400)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8531)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8543)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8668)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8680)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8805)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8817)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8942)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8954)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 248 cells in library 'c35_CORELIB_WC' 
Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_WC.lib' ...
Read 181 cells in library 'c35_IOLIB_WC' 
Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_BC.lib' ...
Read 248 cells in library 'c35_CORELIB_BC' 
Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_BC.lib' ...
Read 181 cells in library 'c35_IOLIB_BC' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=35.5M, fe_cpu=0.78min, fe_real=8.27min, fe_mem=539.0M) ***
#% Begin Load netlist data ... (date=06/16 15:30:03, mem=546.9M)
*** Begin netlist parsing (mem=539.0M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'A' of cell 'VDD3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 429 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
**WARN: (IMPVL-324):	Module TOP in ../INPUT_DATA/TOP_netlist.v will overwrite the previous definition in another file.
Reading verilog netlist '../INPUT_DATA/TOP_netlist.v'
Reading verilog netlist '../INPUT_DATA/top_io.v'
**WARN: (IMPVL-209):	In Verilog file '../INPUT_DATA/top_io.v', check line 61 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (3) more than bus (in_MUX_inSEL15) pin number (2).  The extra upper nets will be ignored.

*** Memory Usage v#1 (Current mem = 539.008M, initial mem = 184.402M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=539.0M) ***
#% End Load netlist data ... (date=06/16 15:30:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=546.9M, current mem=489.4M)
Set top cell to top_io.
Hooked 858 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top_io ...
*** Netlist is unique.
** info: there are 888 modules.
** info: there are 7318 stdCell insts.
** info: there are 43 Pad insts.

*** Memory Usage v#1 (Current mem = 584.430M, initial mem = 184.402M) ***
Initializing I/O assignment ...
Adjusting Core to Left to: 1.2000. Core to Bottom to: 0.2000.
**WARN: (IMPFP-3961):	The techSite 'corner_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSite_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'blockSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'portCellSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
Set CTS cells: CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15
*Info: initialize multi-corner CTS.
Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
Current (total cpu=0:00:47.5, real=0:08:17, peak res=634.9M, current mem=634.9M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=643.0M, current mem=643.0M)
Current (total cpu=0:00:47.5, real=0:08:17, peak res=643.0M, current mem=643.0M)
Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
Current (total cpu=0:00:47.5, real=0:08:17, peak res=643.0M, current mem=643.0M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=650.6M, current mem=650.6M)
Current (total cpu=0:00:47.6, real=0:08:17, peak res=650.6M, current mem=650.6M)
Reading timing constraints file '../INPUT_DATA/constraints_def_worst.sdc' ...
Current (total cpu=0:00:47.6, real=0:08:17, peak res=650.6M, current mem=650.6M)
setup_func_mode hold_func_mode
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=651.1M, current mem=651.1M)
Current (total cpu=0:00:47.6, real=0:08:17, peak res=651.1M, current mem=651.1M)
Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
Current (total cpu=0:00:47.6, real=0:08:17, peak res=651.1M, current mem=651.1M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=651.3M, current mem=651.3M)
Current (total cpu=0:00:47.6, real=0:08:17, peak res=651.3M, current mem=651.3M)
Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
Current (total cpu=0:00:47.6, real=0:08:17, peak res=651.3M, current mem=651.3M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=651.8M, current mem=651.8M)
Current (total cpu=0:00:47.7, real=0:08:17, peak res=651.8M, current mem=651.8M)
Reading timing constraints file '../INPUT_DATA/constraints_def_best.sdc' ...
Current (total cpu=0:00:47.7, real=0:08:17, peak res=651.8M, current mem=651.8M)
setup_func_mode hold_func_mode
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=652.2M, current mem=652.2M)
Current (total cpu=0:00:47.7, real=0:08:17, peak res=652.2M, current mem=652.2M)
Total number of combinational cells: 145
Total number of sequential cells: 89
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF12 BUF15 BUF2 BUF6 BUF4 BUF8 CLKBU12 CLKBU15 CLKBU2 CLKBU6 CLKBU4 CLKBU8
Total number of usable buffers: 12
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKIN1 CLKIN0 CLKIN12 CLKIN10 CLKIN15 CLKIN3 CLKIN2 CLKIN6 CLKIN4 CLKIN8 INV1 INV0 INV12 INV10 INV15 INV3 INV2 INV6 INV4 INV8
Total number of usable inverters: 20
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY12 DLY22 DLY32 DLY42
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable ...
Cap table was created using Encounter 10.11-s096_1.
Process name: c35b4_thick-worst.
Allocated an empty WireEdgeEnlargement table in rc_worst [1].
Allocated an empty WireEdgeEnlargement table in rc_worst [1].
Allocated an empty WireEdgeEnlargement table in rc_worst [2].
Allocated an empty WireEdgeEnlargement table in rc_worst [3].
Allocated an empty WireEdgeEnlargement table in rc_worst [4].
Allocated an empty WireEdgeEnlargement table in rc_worst [4].
Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable ...
Cap table was created using Encounter 10.11-s096_1.
Process name: c35b4_thick-best.
Allocated an empty WireEdgeEnlargement table in rc_best [1].
Allocated an empty WireEdgeEnlargement table in rc_best [1].
Allocated an empty WireEdgeEnlargement table in rc_best [2].
Allocated an empty WireEdgeEnlargement table in rc_best [3].
Allocated an empty WireEdgeEnlargement table in rc_best [4].
Allocated an empty WireEdgeEnlargement table in rc_best [4].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: setup_func_max
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1
    RC-Corner PreRoute Clock Cap Factor   : 1
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile'
 
 Analysis View: hold_func_min
    RC-Corner Name        : rc_best
    RC-Corner Index       : 1
    RC-Corner Temperature : -25 Celsius
    RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-best/qrcTechFile'

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          131  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          608  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-228            1   ANTENNAOUTPUTDIFFAREA is specified and ...
WARNING   IMPLF-230            1   ANTENNAINOUTDIFFAREA is specified and w...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPCK-7003           1  Command "%s" is obsolete. Use "%s" as an...
WARNING   IMPVL-324            1  Module %s in %s will overwrite the previ...
WARNING   IMPVL-209            1  In Verilog file '%s', check line %d near...
WARNING   IMPVL-159         1401  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPVL-361            1  Number of nets (%d) more than bus (%s) p...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
*** Message Summary: 2171 warning(s), 20 error(s)

<CMD> setEdit -spacing 0.45 -layer MET1
<CMD> loadIoFile ../CONSTRAINTS/top_pads.io
Reading IO assignment file "../CONSTRAINTS/top_pads.io" ...
**WARN: (IMPFP-710):	File version 0 is too old.
IO file version '0' is too old, will try to place io cell any way.
<CMD> floorPlan -site standard -d {2400.8 2400.8 80 80 80 80} -noSnapToGrid -coreMarginsBy io
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setEdit -layer_horizontal MET1
<CMD> setEdit -layer_horizontal MET3
<CMD> setEdit -layer_vertical MET2
<CMD> setEdit -layer_vertical MET4
<CMD> setEdit -spacing 0.45 -layer MET1
<CMD> setEdit -spacing 0.5 -layer MET2
<CMD> setEdit -spacing 0.6 -layer MET3
<CMD> setEdit -spacing 0.6 -layer MET4
<CMD> setMetalFill -gapSpacing 0.45 -layer MET1
<CMD> setMetalFill -gapSpacing 0.5 -layer MET2
<CMD> setMetalFill -gapSpacing 0.6 -layer MET3
<CMD> setMetalFill -gapSpacing 0.6 -layer MET4
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {gnd! vdd!} -type core_rings -follow core -layer {top MET1 bottom MET1 left MET2 right MET2} -width {top 20 bottom 20 left 20 right 20} -spacing {top 10 bottom 10 left 10 right 10} -offset {top 0.7 bottom 0.7 left 0.7 right 0.7} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=06/16 15:30:54, mem=755.7M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET1  |        4       |       NA       |
|  VIA1  |        8       |        0       |
|  MET2  |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=06/16 15:30:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=757.6M, current mem=757.6M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 5 -stripe_min_length 0 -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Global stripes will break 5.000000 user units from obstructed blocks.
<CMD> addStripe -nets {gnd! vdd!} -layer MET2 -direction vertical -width 5 -spacing 0.5 -number_of_sets 11 -start_from left -start_offset 80 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit MET4 -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit MET4 -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
#% Begin addStripe (date=06/16 15:30:54, mem=757.6M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  -spacing_from_block  5.00 
Stripe generation is complete.
vias are now being generated.
addStripe created 22 wires.
ViaGen created 44 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       44       |        0       |
|  MET2  |       22       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/16 15:30:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=758.5M, current mem=758.5M)
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
<CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR1 -module {}
<CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR2 -module {}
<CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR3 -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND1 -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND2 -module {}
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) MET4(4) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) MET4(4) } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) MET4(4) }
#% Begin sroute (date=06/16 15:30:54, mem=758.8M)
*** Begin SPECIAL ROUTE on Thu Jun 16 15:30:54 2022 ***
SPECIAL ROUTE ran on directory: /calcul/zigbee_project_2/implem/pnr/PNR_TOP_ANTHO_NETLIST_4/WORK
SPECIAL ROUTE ran on machine: cimeld105 (Linux 2.6.32-754.35.1.el6.x86_64 x86_64 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 4
srouteTopTargetLayerLimit set to 4
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1634.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 8 layers, 4 routing layers, 1 overlap layer
Read in 518 macros, 52 used
Read in 89 components
  37 core components: 37 unplaced, 0 placed, 0 fixed
  48 pad components: 0 unplaced, 0 placed, 48 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 44 logical pins
Read in 44 nets
Read in 7 special nets, 2 routed
Read in 79 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd!. Use 'CLASS CORE' pad pins of net gnd! to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 5
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 242
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 3
  Number of Followpin connections: 121
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1647.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 371 wires.
ViaGen created 247 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET1  |       363      |       NA       |
|  VIA1  |       247      |        0       |
|  MET2  |        5       |       NA       |
|  MET4  |        3       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=06/16 15:30:54, total cpu=0:00:00.3, real=0:00:00.0, peak res=773.7M, current mem=773.7M)
<CMD> editPowerVia -add_vias 1
#% Begin editPowerVia (date=06/16 15:30:54, mem=773.7M)

ViaGen created 1331 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |      1331      |        0       |
+--------+----------------+----------------+
#% End editPowerVia (date=06/16 15:30:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=773.7M, current mem=773.7M)
<CMD> setDesignMode -process 250
Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 250nm process node.
<CMD> setEndCapMode -prefix ENDCAP -leftEdge ENDCAPL -rightEdge ENDCAPR
<CMD> addEndCap -prefix ENDCAP
Estimated cell power/ground rail width = 1.625 um
Minimum row-size in sites for endcap insertion = 5.
Minimum number of sites for row blockage       = 1.
Inserted 120 pre-endcap <ENDCAPR> cells (prefix ENDCAP).
Inserted 120 post-endcap <ENDCAPL> cells (prefix ENDCAP).
For 240 new insts, *** Applied 7 GNC rules (cpu = 0:00:00.0)
<CMD> createPlaceBlockage -type hard -box { { 499.8   420.4 511.5   1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 636.75  420.4 648.45  1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 773.7   420.4 785.4   1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 910.65  420.4 922.35  1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 1047.6  420.4 1059.4  1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 1184.55 420.4 1196.25 1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 1321.5  420.4 1333.2  1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 1458.45 420.4 1470.15 1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 1595.4  420.4 1607.1  1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 1732.35 420.4 1744.05 1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 1869.3  420.4 1881    1980.4 } }
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1
<CMD> setPlaceMode -padForPinNearBorder true
<CMD> setOptMode -usefulSkew true
<CMD> all_constraint_modes -active
setup_func_mode hold_func_mode
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> reset_path_group -all
<CMD> reset_path_exception
<CMD> group_path -name reg2reg 	-from $regs 		-to $regs
<CMD> group_path -name in2reg 	-from $input_ports 	-to $regs
<CMD> group_path -name reg2out 	-from $regs 		-to $output_ports
<CMD> group_path -name in2out 	-from $input_ports 	-to $output_ports
<CMD> group_path -name reg2gated 	-from $regs 		-to $gated_all
<CMD> group_path -name in2gated 	-from $input_ports 	-to $gated_all
<CMD> group_path -name reset2cdr -from inReset -to t_op/u_cdr/div1/o_nb_P_reg[3]/D
<CMD> group_path -name reset2cdr -from t_op/u_cdr/div1/o_nb_P_reg[4]/QN -to  t_op/u_cdr/phd1/cnt_phd/cnt_reg[4]/D
<CMD> set_interactive_constraint_modes {}
<CMD> setPathGroupOptions reg2reg -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on reg2reg path_group
Effort level <high> specified for reg2reg path_group
<CMD> setPathGroupOptions in2reg -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on in2reg path_group
Effort level <high> specified for in2reg path_group
<CMD> setPathGroupOptions reg2out -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on reg2out path_group
Effort level <high> specified for reg2out path_group
<CMD> setPathGroupOptions in2out -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on in2out path_group
Effort level <high> specified for in2out path_group
<CMD> setPathGroupOptions reg2gated -effortLevel high -slackAdjustment 0
**WARN: (IMPOPT-3602):	The specified path group name reg2gated is not defined.
Type 'man IMPOPT-3602' for more detail.
Slack adjustment of 0 applied on reg2gated path_group
Effort level <high> specified for reg2gated path_group
<CMD> setPathGroupOptions in2gated -effortLevel high -slackAdjustment 0
**WARN: (IMPOPT-3602):	The specified path group name in2gated is not defined.
Type 'man IMPOPT-3602' for more detail.
Slack adjustment of 0 applied on in2gated path_group
Effort level <high> specified for in2gated path_group
<CMD> setPathGroupOptions my_path -effortLevel high -slackAdjustment 0
**WARN: (IMPOPT-3602):	The specified path group name my_path is not defined.
Type 'man IMPOPT-3602' for more detail.
Slack adjustment of 0 applied on my_path path_group
Effort level <high> specified for my_path path_group
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -padForPinNearBorder true
**INFO: user set opt options
setOptMode -usefulSkew true
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=940.176 CPU=0:00:00.1 REAL=0:00:00.0) 

*summary: 229 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.5) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 240 physical insts as they were marked preplaced.
No user setting net weight.
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=7333 (240 fixed + 7093 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=52 #net=8052 #term=24460 #term/net=3.04, #fixedIo=52, #floatIo=0, #fixedPin=43, #floatPin=0
stdCell: 7333 single + 0 double + 0 multi
Total standard cell length = 67.6760 (mm), area = 0.8798 (mm^2)
Average module density = 0.402.
Density for the design = 0.402.
       = stdcell_area 47860 sites (871052 um^2) / alloc_area 119088 sites (2167402 um^2).
Pin Density = 0.1830.
            = total # of pins 24460 / total area 133680.
=== lastAutoLevel = 8 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.020e+05 (5.28e+04 4.92e+04)
              Est.  stn bbox = 1.137e+05 (5.73e+04 5.64e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1138.6M
Iteration  2: Total net bbox = 1.020e+05 (5.28e+04 4.92e+04)
              Est.  stn bbox = 1.137e+05 (5.73e+04 5.64e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1138.6M
Iteration  3: Total net bbox = 1.152e+05 (6.31e+04 5.21e+04)
              Est.  stn bbox = 1.399e+05 (7.55e+04 6.44e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1157.6M
Iteration  4: Total net bbox = 1.606e+05 (6.70e+04 9.36e+04)
              Est.  stn bbox = 1.999e+05 (8.12e+04 1.19e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1157.6M
Iteration  5: Total net bbox = 3.057e+05 (1.56e+05 1.50e+05)
              Est.  stn bbox = 3.723e+05 (1.86e+05 1.86e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1157.6M
Iteration  6: Total net bbox = 3.695e+05 (1.81e+05 1.89e+05)
              Est.  stn bbox = 4.505e+05 (2.18e+05 2.32e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1158.6M
Iteration  7: Total net bbox = 3.861e+05 (1.95e+05 1.92e+05)
              Est.  stn bbox = 4.673e+05 (2.32e+05 2.35e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1180.1M
Iteration  8: Total net bbox = 3.861e+05 (1.95e+05 1.92e+05)
              Est.  stn bbox = 4.673e+05 (2.32e+05 2.35e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1180.1M
Iteration  9: Total net bbox = 4.157e+05 (2.11e+05 2.05e+05)
              Est.  stn bbox = 5.018e+05 (2.50e+05 2.52e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1190.1M
Iteration 10: Total net bbox = 4.157e+05 (2.11e+05 2.05e+05)
              Est.  stn bbox = 5.018e+05 (2.50e+05 2.52e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1190.1M
Iteration 11: Total net bbox = 5.118e+05 (2.57e+05 2.55e+05)
              Est.  stn bbox = 5.996e+05 (2.97e+05 3.03e+05)
              cpu = 0:00:08.0 real = 0:00:08.0 mem = 1190.1M
Iteration 12: Total net bbox = 5.118e+05 (2.57e+05 2.55e+05)
              Est.  stn bbox = 5.996e+05 (2.97e+05 3.03e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1190.1M
Iteration 13: Total net bbox = 5.118e+05 (2.57e+05 2.55e+05)
              Est.  stn bbox = 5.996e+05 (2.97e+05 3.03e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1190.1M
Finished Global Placement (cpu=0:00:15.7, real=0:00:16.0, mem=1190.1M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:09 mem=1190.1M) ***
Total net bbox length = 5.118e+05 (2.567e+05 2.551e+05) (ext = 2.596e+04)
Move report: Detail placement moves 7093 insts, mean move: 6.38 um, max move: 95.91 um
	Max move on inst (t_op/U233): (1768.17, 1505.67) --> (1679.00, 1512.40)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1190.1MB
Summary Report:
Instances move: 7093 (out of 7093 movable)
Instances flipped: 0
Mean displacement: 6.38 um
Max displacement: 95.91 um (Instance: t_op/U233) (1768.17, 1505.67) -> (1679, 1512.4)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 4.891e+05 (2.313e+05 2.578e+05) (ext = 2.594e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1190.1MB
*** Finished refinePlace (0:01:10 mem=1190.1M) ***
*** Finished Initial Placement (cpu=0:00:16.6, real=0:00:17.0, mem=1190.1M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=47849 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=8052  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 8009 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8009 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.086600e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1      12( 0.12%)   ( 0.12%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       12( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 4.644673e+04um, number of vias: 24910
[NR-eGR] Layer2(MET2)(V) length: 3.218558e+05um, number of vias: 17459
[NR-eGR] Layer3(MET3)(H) length: 2.525079e+05um, number of vias: 200
[NR-eGR] Layer4(MET4)(V) length: 5.417100e+03um, number of vias: 0
[NR-eGR] Total length: 6.262275e+05um, number of vias: 42569
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.288995e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
**placeDesign ... cpu = 0: 0:18, real = 0: 0:18, mem = 1162.7M **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 817.0M, totSessionCpu=0:01:13 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1168.7M)
Extraction called for design 'top_io' of instances=7385 and nets=8474 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1162.660M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1199.25)
Total number of fetched objects 8991
End delay calculation. (MEM=1216.54 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1119.17 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:01:15 mem=1119.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|-123.410 |
|           TNS (ns):|-68657.6 |
|    Violating Paths:|  1137   |
|          All Paths:|  1441   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     27 (27)      |   -9.236   |     28 (28)      |
|   max_tran     |    901 (3389)    |  -119.629  |   1069 (3557)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.567%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 850.3M, totSessionCpu=0:01:15 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1069.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1070.5M) ***
The useful skew maximum allowed delay is: 0.3
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.

Footprint cell infomation for calculating maxBufDist
*info: There are 12 candidate Buffer cells
*info: There are 15 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1146.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=47849 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=8052  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 8009 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8009 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.178900e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       9( 0.09%)   ( 0.09%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        9( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 4.565072e+04um, number of vias: 24796
[NR-eGR] Layer2(MET2)(V) length: 3.267795e+05um, number of vias: 17510
[NR-eGR] Layer3(MET3)(H) length: 2.581016e+05um, number of vias: 274
[NR-eGR] Layer4(MET4)(V) length: 4.985500e+03um, number of vias: 0
[NR-eGR] Total length: 6.355172e+05um, number of vias: 42580
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.532785e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1116.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.25 seconds
Extraction called for design 'top_io' of instances=7385 and nets=8474 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1116.633M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1148.2)
Total number of fetched objects 8991
End delay calculation. (MEM=1176.24 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1176.24 CPU=0:00:01.0 REAL=0:00:01.0)
Begin: GigaOpt high fanout net optimization
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    39.57%|        -|-125.473|-69849.318|   0:00:00.0| 1287.6M|
|    39.57%|        -|-125.473|-69849.318|   0:00:00.0| 1287.6M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1287.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1577|  4174|  -125.17|    35|    35|    -9.76|     0|     0|     0|     0|  -125.47|-69849.32|       0|       0|       0|  39.57|          |         |
|     1|     8|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -9.27| -2873.38|      77|      10|      37|  39.92| 0:00:02.0|  1283.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -9.27| -2873.35|       0|       0|       1|  39.92| 0:00:00.0|  1283.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=1283.2M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 931.3M, totSessionCpu=0:01:29 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*info: 43 io nets excluded
*info: 1 clock net excluded
*info: 7 special nets excluded.
*info: 421 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -9.267  TNS Slack -2873.347 
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -9.267|-2873.347|    39.92%|   0:00:00.0| 1302.2M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -8.531|-1483.155|    40.10%|   0:00:02.0| 1337.7M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -8.531| -886.626|    40.17%|   0:00:01.0| 1337.7M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -8.531| -886.626|    40.17%|   0:00:00.0| 1337.7M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -8.095| -724.498|    40.49%|   0:00:01.0| 1337.7M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -7.502| -693.925|    40.62%|   0:00:01.0| 1337.7M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -7.502| -675.454|    40.63%|   0:00:00.0| 1337.7M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -7.502| -675.454|    40.63%|   0:00:00.0| 1337.7M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -7.263| -650.837|    40.73%|   0:00:01.0| 1337.7M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -7.157| -637.530|    40.83%|   0:00:01.0| 1337.0M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -7.157| -637.530|    40.83%|   0:00:00.0| 1337.0M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -7.157| -637.530|    40.83%|   0:00:00.0| 1337.0M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.985| -624.282|    40.97%|   0:00:01.0| 1337.0M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.985| -624.282|    40.97%|   0:00:00.0| 1337.0M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:08.2 real=0:00:08.0 mem=1337.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.2 real=0:00:08.0 mem=1337.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -6.985  TNS Slack -624.282 
End: GigaOpt Global Optimization

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -6.985
*** Check timing (0:00:00.0)
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -6.985  TNS Slack -624.282 Density 40.97
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    40.97%|        -|  -6.985|-624.282|   0:00:00.0| 1334.9M|
|    40.96%|        6|  -6.985|-624.282|   0:00:01.0| 1337.2M|
|    40.96%|        0|  -6.985|-624.282|   0:00:00.0| 1337.2M|
|    40.93%|       10|  -6.985|-624.025|   0:00:00.0| 1337.2M|
|    40.93%|        0|  -6.985|-624.025|   0:00:00.0| 1337.2M|
|    40.77%|      174|  -6.961|-620.489|   0:00:01.0| 1337.2M|
|    40.77%|        5|  -6.961|-620.489|   0:00:00.0| 1356.2M|
|    40.77%|        0|  -6.961|-620.489|   0:00:00.0| 1356.2M|
|    40.77%|        0|  -6.961|-620.489|   0:00:00.0| 1356.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -6.961  TNS Slack -620.489 Density 40.77
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.3) (real = 0:00:04.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1203.61M, totSessionCpu=0:01:47).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.1417
real setup target slack: 0.1417
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1203.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=48537 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=8192  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 8142 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8142 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.126250e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      11( 0.11%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       11( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1221.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.13 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:01:48 mem=1221.1M) ***
incr SKP is on..., with optDC mode
total jobs 2830
multi thread init TemplateIndex for each ta. thread num 1
Wait...
(cpu=0:00:00.2 mem=1221.1M) ***
total jobs 0 -> 1740
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1221.1M) ***
Move report: Timing Driven Placement moves 7175 insts, mean move: 49.70 um, max move: 293.40 um
	Max move on inst (t_op/u_inFIFO/sigWRCOUNT_reg[0]): (970.60, 1213.40) --> (794.20, 1096.40)
	Runtime: CPU: 0:00:33.0 REAL: 0:00:33.0 MEM: 1221.1MB
Move report: Detail placement moves 826 insts, mean move: 17.34 um, max move: 67.20 um
	Max move on inst (t_op/U904): (1886.20, 1629.40) --> (1819.00, 1629.40)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1221.1MB
Summary Report:
Instances move: 7173 (out of 7233 movable)
Instances flipped: 17
Mean displacement: 49.89 um
Max displacement: 293.40 um (Instance: t_op/u_inFIFO/sigWRCOUNT_reg[0]) (970.6, 1213.4) -> (794.2, 1096.4)
	Length: 15 sites, height: 1 rows, site name: standard, cell type: DF3
Runtime: CPU: 0:00:33.7 REAL: 0:00:33.0 MEM: 1221.1MB
*** Finished refinePlace (0:02:21 mem=1221.1M) ***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=48537 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=8192  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 8149 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8149 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.240130e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1      13( 0.13%)   ( 0.13%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       13( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 4.674512e+04um, number of vias: 25170
[NR-eGR] Layer2(MET2)(V) length: 3.301457e+05um, number of vias: 17729
[NR-eGR] Layer3(MET3)(H) length: 2.617155e+05um, number of vias: 191
[NR-eGR] Layer4(MET4)(V) length: 3.630899e+03um, number of vias: 0
[NR-eGR] Total length: 6.422371e+05um, number of vias: 43090
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.237735e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1174.2M)
Extraction called for design 'top_io' of instances=7525 and nets=8614 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1174.203M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 912.6M, totSessionCpu=0:02:22 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1193.48)
Total number of fetched objects 9131
End delay calculation. (MEM=1220.78 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1220.78 CPU=0:00:01.0 REAL=0:00:01.0)
*** Timing NOT met, worst failing slack is -7.166
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*info: 43 io nets excluded
*info: 1 clock net excluded
*info: 7 special nets excluded.
*info: 421 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -7.166 TNS Slack -664.054 Density 40.84
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -7.166|   -7.166|-664.054| -664.054|    40.84%|   0:00:00.0| 1329.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.929|   -6.929|-663.817| -663.817|    40.85%|   0:00:00.0| 1336.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.773|   -6.773|-663.660| -663.660|    40.86%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.601|   -6.601|-663.489| -663.489|    40.86%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.524|   -6.524|-663.412| -663.412|    40.86%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.397|   -6.397|-663.284| -663.284|    40.87%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.231|   -6.231|-663.118| -663.118|    40.87%|   0:00:01.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.113|   -6.113|-663.000| -663.000|    40.87%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.981|   -5.981|-662.869| -662.869|    40.89%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.973|   -5.973|-662.860| -662.860|    40.89%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.833|   -5.833|-662.703| -662.703|    40.89%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[19]/D                           |
|  -5.725|   -5.725|-659.964| -659.964|    40.94%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[19]/D                           |
|  -5.649|   -5.649|-659.278| -659.278|    40.95%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[19]/D                           |
|  -5.450|   -5.450|-655.555| -655.555|    40.99%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|  -5.312|   -5.312|-652.901| -652.901|    41.03%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.166|   -5.166|-649.839| -649.839|    41.07%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
|  -5.079|   -5.079|-647.396| -647.396|    41.10%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -4.989|   -4.989|-644.034| -644.034|    41.16%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|  -4.902|   -4.902|-642.811| -642.811|    41.17%|   0:00:00.0| 1342.2M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
|  -4.798|   -4.798|-639.869| -639.869|    41.23%|   0:00:00.0| 1343.2M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[19]/D                           |
|  -4.655|   -4.655|-636.870| -636.870|    41.25%|   0:00:00.0| 1343.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -4.519|   -4.519|-634.412| -634.412|    41.29%|   0:00:00.0| 1343.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|  -4.460|   -4.460|-631.880| -631.880|    41.31%|   0:00:00.0| 1343.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|  -4.312|   -4.312|-629.503| -629.503|    41.36%|   0:00:00.0| 1343.2M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
|  -4.190|   -4.190|-627.356| -627.356|    41.38%|   0:00:00.0| 1343.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -4.096|   -4.096|-624.940| -624.940|    41.45%|   0:00:00.0| 1343.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -4.015|   -4.015|-620.271| -620.271|    41.47%|   0:00:00.0| 1343.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|  -3.902|   -3.902|-615.770| -615.770|    41.56%|   0:00:00.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|  -3.827|   -3.827|-602.718| -602.718|    41.66%|   0:00:00.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -3.755|   -3.755|-594.406| -594.406|    41.73%|   0:00:00.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 12]/D                                              |
|  -3.680|   -3.680|-580.997| -580.997|    41.86%|   0:00:01.0| 1345.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -3.603|   -3.603|-567.811| -567.811|    42.01%|   0:00:00.0| 1345.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -3.549|   -3.549|-557.125| -557.125|    42.13%|   0:00:00.0| 1346.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -3.477|   -3.477|-552.503| -552.503|    42.19%|   0:00:00.0| 1346.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -3.408|   -3.408|-550.027| -550.027|    42.29%|   0:00:00.0| 1347.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 12]/D                                              |
|  -3.392|   -3.392|-535.345| -535.345|    42.47%|   0:00:00.0| 1347.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -3.300|   -3.300|-532.309| -532.309|    42.49%|   0:00:00.0| 1347.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_4_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -3.217|   -3.217|-517.108| -517.108|    42.63%|   0:00:01.0| 1348.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -3.173|   -3.173|-507.892| -507.892|    42.74%|   0:00:00.0| 1348.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -3.060|   -3.060|-503.368| -503.368|    42.80%|   0:00:00.0| 1349.2M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
|  -3.035|   -3.035|-493.121| -493.121|    42.92%|   0:00:00.0| 1349.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -2.999|   -2.999|-485.483| -485.483|    43.04%|   0:00:00.0| 1349.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -2.935|   -2.935|-475.634| -475.634|    43.15%|   0:00:01.0| 1349.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -2.861|   -2.861|-461.077| -461.077|    43.36%|   0:00:00.0| 1350.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_7_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -2.812|   -2.812|-448.244| -448.244|    43.56%|   0:00:00.0| 1350.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -2.811|   -2.811|-440.828| -440.828|    43.60%|   0:00:00.0| 1350.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -2.732|   -2.732|-440.394| -440.394|    43.63%|   0:00:00.0| 1350.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -2.698|   -2.698|-432.506| -432.506|    43.82%|   0:00:01.0| 1351.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -2.624|   -2.624|-426.191| -426.191|    43.88%|   0:00:00.0| 1351.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -2.596|   -2.596|-418.022| -418.022|    44.00%|   0:00:00.0| 1351.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -2.524|   -2.524|-408.027| -408.027|    44.11%|   0:00:00.0| 1352.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -2.483|   -2.483|-377.464| -377.464|    44.08%|   0:00:01.0| 1352.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -2.410|   -2.410|-366.875| -366.875|    44.09%|   0:00:00.0| 1352.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|  -2.359|   -2.359|-362.441| -362.441|    44.16%|   0:00:00.0| 1353.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -2.297|   -2.297|-355.271| -355.271|    44.26%|   0:00:00.0| 1353.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -2.268|   -2.268|-347.573| -347.573|    44.43%|   0:00:01.0| 1353.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -2.194|   -2.194|-342.497| -342.497|    44.55%|   0:00:00.0| 1354.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -2.136|   -2.136|-334.673| -334.673|    44.66%|   0:00:00.0| 1356.0M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -2.120|   -2.120|-328.647| -328.647|    44.74%|   0:00:00.0| 1357.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -2.057|   -2.057|-327.509| -327.509|    44.86%|   0:00:00.0| 1357.0M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -2.032|   -2.032|-316.109| -316.109|    44.94%|   0:00:02.0| 1357.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -1.960|   -1.960|-312.713| -312.713|    44.99%|   0:00:00.0| 1357.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -1.893|   -1.893|-302.057| -302.057|    45.21%|   0:00:00.0| 1358.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.842|   -1.842|-294.320| -294.320|    45.31%|   0:00:01.0| 1358.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.828|   -1.828|-290.727| -290.727|    45.38%|   0:00:00.0| 1358.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -1.763|   -1.763|-288.400| -288.400|    45.42%|   0:00:00.0| 1358.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.708|   -1.708|-284.625| -284.625|    45.47%|   0:00:01.0| 1358.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.660|   -1.660|-276.281| -276.281|    45.68%|   0:00:00.0| 1358.0M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.611|   -1.611|-267.830| -267.830|    45.84%|   0:00:01.0| 1358.0M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.557|   -1.557|-261.596| -261.596|    45.89%|   0:00:01.0| 1377.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 12]/D                                              |
|  -1.487|   -1.487|-256.032| -256.032|    46.01%|   0:00:00.0| 1377.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.455|   -1.455|-250.041| -250.041|    46.17%|   0:00:01.0| 1377.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 1]/D                                               |
|  -1.392|   -1.392|-243.876| -243.876|    46.30%|   0:00:00.0| 1377.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -1.382|   -1.382|-237.524| -237.524|    46.46%|   0:00:01.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.354|   -1.354|-234.957| -234.957|    46.53%|   0:00:00.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.311|   -1.311|-230.456| -230.456|    46.61%|   0:00:01.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.246|   -1.246|-224.359| -224.359|    46.74%|   0:00:01.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.221|   -1.221|-213.580| -213.580|    46.90%|   0:00:01.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -1.203|   -1.203|-209.556| -209.556|    47.02%|   0:00:00.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -1.124|   -1.124|-206.617| -206.617|    47.11%|   0:00:00.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.088|   -1.088|-200.244| -200.244|    47.24%|   0:00:02.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_2_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -1.071|   -1.071|-195.438| -195.438|    47.40%|   0:00:00.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_3_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -1.071|   -1.071|-193.522| -193.522|    47.52%|   0:00:01.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_3_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -1.038|   -1.038|-192.851| -192.851|    47.55%|   0:00:00.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_6_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -0.999|   -0.999|-189.434| -189.434|    47.70%|   0:00:01.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -0.973|   -0.973|-181.257| -181.257|    47.80%|   0:00:01.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_7_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -0.923|   -0.923|-177.478| -177.478|    47.98%|   0:00:01.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -0.898|   -0.898|-169.117| -169.117|    48.20%|   0:00:01.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
|  -0.898|   -0.898|-164.918| -164.918|    48.33%|   0:00:01.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
|  -0.827|   -0.827|-164.639| -164.639|    48.37%|   0:00:00.0| 1396.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.806|   -0.806| -82.736|  -82.736|    48.68%|   0:00:02.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -0.753|   -0.753| -77.774|  -77.774|    48.90%|   0:00:01.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -0.734|   -0.734| -68.734|  -68.734|    49.00%|   0:00:01.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.695|   -0.695| -67.254|  -67.254|    49.03%|   0:00:02.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.652|   -0.652| -64.170|  -64.170|    49.29%|   0:00:01.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.628|   -0.628| -61.816|  -61.816|    49.50%|   0:00:01.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -0.600|   -0.600| -58.354|  -58.354|    49.64%|   0:00:01.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
|  -0.534|   -0.534| -53.317|  -53.317|    49.68%|   0:00:01.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.528|   -0.528| -46.301|  -46.301|    49.95%|   0:00:02.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.502|   -0.502| -45.133|  -45.133|    50.00%|   0:00:00.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.466|   -0.466| -42.905|  -42.905|    50.15%|   0:00:01.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.434|   -0.434| -39.575|  -39.575|    50.38%|   0:00:01.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.403|   -0.403| -36.292|  -36.292|    50.52%|   0:00:01.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.395|   -0.395| -34.418|  -34.418|    50.57%|   0:00:02.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.353|   -0.353| -30.992|  -30.992|    50.66%|   0:00:00.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.288|   -0.288| -20.703|  -20.703|    50.73%|   0:00:02.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.269|   -0.269| -18.141|  -18.141|    50.83%|   0:00:02.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
|  -0.254|   -0.254| -16.103|  -16.103|    51.00%|   0:00:00.0| 1415.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.212|   -0.212| -14.685|  -14.685|    51.06%|   0:00:01.0| 1407.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -0.177|   -0.177| -10.254|  -10.254|    51.18%|   0:00:01.0| 1407.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.166|   -0.166|  -5.804|   -5.804|    51.29%|   0:00:02.0| 1407.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.100|   -0.100|  -3.292|   -3.292|    51.28%|   0:00:00.0| 1407.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -0.079|   -0.079|  -1.003|   -1.003|    51.33%|   0:00:01.0| 1407.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.038|   -0.038|  -0.215|   -0.215|    51.42%|   0:00:01.0| 1407.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.026|   -0.026|  -0.044|   -0.044|    51.68%|   0:00:02.0| 1407.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[13 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -0.009|   -0.009|  -0.018|   -0.018|    51.82%|   0:00:01.0| 1407.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|   0.005|    0.005|   0.000|    0.000|    51.92%|   0:00:00.0| 1407.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|   0.045|    0.045|   0.000|    0.000|    51.94%|   0:00:01.0| 1407.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|   0.059|    0.059|   0.000|    0.000|    52.02%|   0:00:01.0| 1407.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|   0.081|    0.081|   0.000|    0.000|    52.12%|   0:00:02.0| 1407.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|   0.136|    0.136|   0.000|    0.000|    52.14%|   0:00:03.0| 1426.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|   0.174|    0.174|   0.000|    0.000|    52.21%|   0:00:03.0| 1426.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
|   0.174|    0.174|   0.000|    0.000|    52.21%|   0:00:00.0| 1426.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:05 real=0:01:06 mem=1426.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:05 real=0:01:06 mem=1426.5M) ***
** GigaOpt Optimizer WNS Slack 0.174 TNS Slack 0.000 Density 52.21
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 52.21
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    52.21%|        -|   0.000|   0.000|   0:00:00.0| 1426.5M|
|    49.96%|      730|  -0.010|  -0.026|   0:00:02.0| 1426.5M|
|    49.68%|       99|  -0.010|  -0.021|   0:00:00.0| 1426.5M|
|    47.31%|     1249|  -0.010|  -0.010|   0:00:04.0| 1426.5M|
|    47.15%|      106|  -0.010|  -0.010|   0:00:01.0| 1426.5M|
|    47.14%|        5|  -0.010|  -0.010|   0:00:00.0| 1426.5M|
|    47.14%|        0|  -0.010|  -0.010|   0:00:00.0| 1426.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.010  TNS Slack -0.010 Density 47.14
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.5) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:07, mem=1371.38M, totSessionCpu=0:03:43).
*** Starting refinePlace (0:03:43 mem=1371.4M) ***
Total net bbox length = 6.616e+05 (3.175e+05 3.441e+05) (ext = 2.694e+04)
Move report: Detail placement moves 5252 insts, mean move: 9.95 um, max move: 60.60 um
	Max move on inst (t_op/FE_RC_4552_0): (1838.60, 771.40) --> (1886.20, 758.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1371.4MB
Summary Report:
Instances move: 5252 (out of 11002 movable)
Instances flipped: 0
Mean displacement: 9.95 um
Max displacement: 60.60 um (Instance: t_op/FE_RC_4552_0) (1838.6, 771.4) -> (1886.2, 758.4)
	Length: 6 sites, height: 1 rows, site name: standard, cell type: NAND24
Total net bbox length = 7.156e+05 (3.503e+05 3.653e+05) (ext = 2.694e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1371.4MB
*** Finished refinePlace (0:03:43 mem=1371.4M) ***
*** maximum move = 60.60 um ***
*** Finished re-routing un-routed nets (1371.4M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1371.4M) ***
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.010 Density 48.08
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.010|   -0.010|  -0.010|   -0.010|    48.08%|   0:00:00.0| 1371.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|   0.031|    0.031|   0.000|    0.000|    48.30%|   0:00:05.0| 1409.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.040|    0.040|   0.000|    0.000|    48.37%|   0:00:00.0| 1409.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|   0.118|    0.118|   0.000|    0.000|    48.38%|   0:00:01.0| 1409.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|   0.126|    0.126|   0.000|    0.000|    48.50%|   0:00:02.0| 1409.5M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[6]/D     |
|   0.188|    0.188|   0.000|    0.000|    48.52%|   0:00:00.0| 1409.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.188|    0.188|   0.000|    0.000|    48.52%|   0:00:00.0| 1409.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.9 real=0:00:08.0 mem=1409.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.9 real=0:00:08.0 mem=1409.5M) ***
** GigaOpt Optimizer WNS Slack 0.188 TNS Slack 0.000 Density 48.52
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 48.52
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    48.52%|        -|   0.000|   0.000|   0:00:00.0| 1409.5M|
|    48.26%|       87|  -0.006|  -0.007|   0:00:00.0| 1409.5M|
|    48.24%|        3|  -0.006|  -0.007|   0:00:00.0| 1409.5M|
|    47.86%|      264|   0.000|   0.000|   0:00:02.0| 1409.5M|
|    47.83%|       21|   0.000|   0.000|   0:00:00.0| 1409.5M|
|    47.83%|        0|   0.000|   0.000|   0:00:00.0| 1409.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 47.83
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1372.76M, totSessionCpu=0:03:54).
*** Starting refinePlace (0:03:54 mem=1372.8M) ***
Total net bbox length = 7.156e+05 (3.509e+05 3.647e+05) (ext = 2.694e+04)
Move report: Detail placement moves 455 insts, mean move: 2.92 um, max move: 18.60 um
	Max move on inst (t_op/FE_RC_6152_0): (1526.40, 1278.40) --> (1532.00, 1291.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1372.8MB
Summary Report:
Instances move: 455 (out of 10985 movable)
Instances flipped: 1
Mean displacement: 2.92 um
Max displacement: 18.60 um (Instance: t_op/FE_RC_6152_0) (1526.4, 1278.4) -> (1532, 1291.4)
	Length: 5 sites, height: 1 rows, site name: standard, cell type: OAI222
Total net bbox length = 7.164e+05 (3.515e+05 3.649e+05) (ext = 2.694e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1372.8MB
*** Finished refinePlace (0:03:54 mem=1372.8M) ***
*** maximum move = 18.60 um ***
*** Finished re-routing un-routed nets (1372.8M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1372.8M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 47.84
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    47.84%|   0:00:00.0| 1372.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.025|    0.025|   0.000|    0.000|    47.94%|   0:00:03.0| 1379.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|   0.065|    0.065|   0.000|    0.000|    47.98%|   0:00:00.0| 1381.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.094|    0.094|   0.000|    0.000|    47.99%|   0:00:02.0| 1381.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.148|    0.148|   0.000|    0.000|    48.01%|   0:00:01.0| 1381.6M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
|   0.148|    0.148|   0.000|    0.000|    48.01%|   0:00:00.0| 1381.6M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.6 real=0:00:06.0 mem=1381.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.6 real=0:00:06.0 mem=1381.6M) ***
*** Starting refinePlace (0:04:00 mem=1381.6M) ***
Total net bbox length = 7.196e+05 (3.529e+05 3.667e+05) (ext = 2.694e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1381.6MB
Summary Report:
Instances move: 0 (out of 11065 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.196e+05 (3.529e+05 3.667e+05) (ext = 2.694e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1381.6MB
*** Finished refinePlace (0:04:00 mem=1381.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1381.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1381.6M) ***
** GigaOpt Optimizer WNS Slack 0.148 TNS Slack 0.000 Density 48.26
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:30 real=0:01:30 mem=1381.6M) ***

End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 48.26
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    48.26%|        -|   0.000|   0.000|   0:00:00.0| 1369.7M|
|    48.26%|        0|   0.000|   0.000|   0:00:01.0| 1369.7M|
|    48.01%|       85|   0.000|   0.000|   0:00:00.0| 1372.0M|
|    48.00%|        1|   0.000|   0.000|   0:00:00.0| 1372.0M|
|    47.44%|      405|   0.000|   0.000|   0:00:02.0| 1372.0M|
|    47.41%|       22|   0.000|   0.000|   0:00:00.0| 1372.0M|
|    47.41%|        3|   0.000|   0.000|   0:00:00.0| 1372.0M|
|    47.41%|        0|   0.000|   0.000|   0:00:00.0| 1372.0M|
|    47.41%|        0|   0.000|   0.000|   0:00:00.0| 1372.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 47.41
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
*** Starting refinePlace (0:04:03 mem=1372.0M) ***
Total net bbox length = 7.166e+05 (3.515e+05 3.651e+05) (ext = 2.694e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1372.0MB
Summary Report:
Instances move: 0 (out of 10975 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.166e+05 (3.515e+05 3.651e+05) (ext = 2.694e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1372.0MB
*** Finished refinePlace (0:04:03 mem=1372.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1372.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1372.0M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1238.41M, totSessionCpu=0:04:03).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70207 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11609  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 11566 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11566 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 8.223800e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      11( 0.11%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer2      30( 0.14%)       0( 0.00%)   ( 0.14%) 
[NR-eGR] Layer3       3( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       44( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 6.998282e+04um, number of vias: 34876
[NR-eGR] Layer2(MET2)(V) length: 3.934961e+05um, number of vias: 24479
[NR-eGR] Layer3(MET3)(H) length: 3.531532e+05um, number of vias: 1107
[NR-eGR] Layer4(MET4)(V) length: 4.243329e+04um, number of vias: 0
[NR-eGR] Total length: 8.590653e+05um, number of vias: 60462
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.243945e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1220.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.34 seconds
Extraction called for design 'top_io' of instances=11267 and nets=12032 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1219.992M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1289.36)
Total number of fetched objects 12549
End delay calculation. (MEM=1276.56 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1276.56 CPU=0:00:01.4 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    12|   208|    -1.14|     0|     0|     0.00|     0|     0|     0|     0|    -1.15|   -80.94|       0|       0|       0|  47.41|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.15|   -79.80|       9|       0|       6|  47.45| 0:00:00.0|  1387.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.15|   -79.80|       0|       0|       0|  47.45| 0:00:00.0|  1387.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1387.2M) ***

*** Starting refinePlace (0:04:07 mem=1403.2M) ***
Total net bbox length = 7.175e+05 (3.520e+05 3.655e+05) (ext = 2.694e+04)
Move report: Detail placement moves 1 insts, mean move: 12.60 um, max move: 12.60 um
	Max move on inst (t_op/FE_OFC497_n317): (1656.60, 667.40) --> (1644.00, 667.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1403.2MB
Summary Report:
Instances move: 1 (out of 10984 movable)
Instances flipped: 0
Mean displacement: 12.60 um
Max displacement: 12.60 um (Instance: t_op/FE_OFC497_n317) (1656.6, 667.4) -> (1644, 667.4)
	Length: 4 sites, height: 1 rows, site name: standard, cell type: BUF6
Total net bbox length = 7.175e+05 (3.520e+05 3.655e+05) (ext = 2.694e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1403.2MB
*** Finished refinePlace (0:04:07 mem=1403.2M) ***
*** maximum move = 12.60 um ***
*** Finished re-routing un-routed nets (1403.2M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1403.2M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.049 -> -0.557 (bump = 0.606)
Begin: GigaOpt postEco optimization
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*info: 43 io nets excluded
*info: 1 clock net excluded
*info: 7 special nets excluded.
*info: 421 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.149 TNS Slack -79.800 Density 47.45
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -1.149|   -1.149| -79.800|  -79.800|    47.45%|   0:00:00.0| 1403.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.948|   -0.948| -77.387|  -77.387|    47.45%|   0:00:00.0| 1403.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -0.866|   -0.866| -75.195|  -75.195|    47.46%|   0:00:00.0| 1403.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.782|   -0.782| -71.575|  -71.575|    47.47%|   0:00:00.0| 1403.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.710|   -0.710| -66.270|  -66.270|    47.49%|   0:00:00.0| 1403.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 12]/D                                              |
|  -0.639|   -0.639| -58.262|  -58.262|    47.53%|   0:00:01.0| 1403.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_4_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -0.570|   -0.570| -53.409|  -53.409|    47.56%|   0:00:00.0| 1403.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.553|   -0.553| -45.617|  -45.617|    47.60%|   0:00:02.0| 1422.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.509|   -0.509| -44.322|  -44.322|    47.61%|   0:00:00.0| 1422.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.438|   -0.438| -40.794|  -40.794|    47.63%|   0:00:01.0| 1422.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -0.388|   -0.388| -32.537|  -32.537|    47.69%|   0:00:02.0| 1403.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.387|   -0.387| -28.374|  -28.374|    47.73%|   0:00:02.0| 1403.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.334|   -0.334| -26.904|  -26.904|    47.74%|   0:00:00.0| 1403.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.291|   -0.291| -21.511|  -21.511|    47.77%|   0:00:02.0| 1403.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.256|   -0.256| -18.086|  -18.086|    47.80%|   0:00:07.0| 1403.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -0.231|   -0.231| -14.842|  -14.842|    47.84%|   0:00:04.0| 1384.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.251|   -0.251| -13.595|  -13.595|    47.86%|   0:00:02.0| 1386.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.194|   -0.194| -12.285|  -12.285|    47.86%|   0:00:00.0| 1386.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.190|   -0.190|  -8.823|   -8.823|    47.89%|   0:00:06.0| 1386.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.148|   -0.148|  -7.414|   -7.414|    47.91%|   0:00:01.0| 1386.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 12]/D                                              |
|  -0.114|   -0.114|  -3.439|   -3.439|    47.96%|   0:00:04.0| 1405.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -0.114|   -0.114|  -1.999|   -1.999|    47.99%|   0:00:03.0| 1405.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -0.114|   -0.114|  -1.711|   -1.711|    47.98%|   0:00:01.0| 1405.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -0.114|   -0.114|  -1.682|   -1.682|    47.99%|   0:00:00.0| 1405.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -0.114|   -0.114|  -1.682|   -1.682|    47.99%|   0:00:00.0| 1405.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:38.6 real=0:00:38.0 mem=1405.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:38.6 real=0:00:38.0 mem=1405.9M) ***
** GigaOpt Optimizer WNS Slack -0.114 TNS Slack -1.682 Density 47.99
*** Starting refinePlace (0:04:50 mem=1405.9M) ***
Total net bbox length = 7.293e+05 (3.588e+05 3.705e+05) (ext = 2.694e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1405.9MB
Summary Report:
Instances move: 0 (out of 11257 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.293e+05 (3.588e+05 3.705e+05) (ext = 2.694e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1405.9MB
*** Finished refinePlace (0:04:50 mem=1405.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1405.9M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1405.9M) ***
** GigaOpt Optimizer WNS Slack -0.114 TNS Slack -1.682 Density 48.82
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:39.0 real=0:00:40.0 mem=1405.9M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.049 -> -0.013 (bump = 0.062)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.100 -> -1.582
Begin: GigaOpt TNS recovery
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*info: 43 io nets excluded
*info: 1 clock net excluded
*info: 7 special nets excluded.
*info: 421 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.114 TNS Slack -1.682 Density 48.82
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.114|   -0.114|  -1.682|   -1.682|    48.82%|   0:00:00.0| 1405.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -0.073|   -0.073|  -0.643|   -0.643|    48.85%|   0:00:03.0| 1405.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.073|   -0.073|  -0.527|   -0.527|    48.86%|   0:00:00.0| 1405.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.073|   -0.073|  -0.526|   -0.526|    48.86%|   0:00:00.0| 1405.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.073|   -0.073|  -0.526|   -0.526|    48.86%|   0:00:00.0| 1405.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:03.0 mem=1405.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:03.0 mem=1405.9M) ***
** GigaOpt Optimizer WNS Slack -0.073 TNS Slack -0.526 Density 48.86
*** Starting refinePlace (0:04:58 mem=1405.9M) ***
Total net bbox length = 7.296e+05 (3.589e+05 3.706e+05) (ext = 2.694e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1405.9MB
Summary Report:
Instances move: 0 (out of 11267 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.296e+05 (3.589e+05 3.706e+05) (ext = 2.694e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1405.9MB
*** Finished refinePlace (0:04:59 mem=1405.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1405.9M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1405.9M) ***
** GigaOpt Optimizer WNS Slack -0.073 TNS Slack -0.526 Density 48.89
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=1405.9M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 5.470%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1386.8M)
No multi-vt cells found. Aborting this optimization step

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top_io' of instances=11559 and nets=12324 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1227.055M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=71665 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11901  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 11858 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11858 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 8.331440e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      11( 0.11%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer2      22( 0.10%)       1( 0.00%)   ( 0.11%) 
[NR-eGR] Layer3       3( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       36( 0.05%)       1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1254.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1266.2)
Total number of fetched objects 12841
End delay calculation. (MEM=1292.3 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1292.3 CPU=0:00:01.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:05:01 mem=1292.3M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:48, real = 0:03:48, mem = 988.5M, totSessionCpu=0:05:01 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.073  | -0.073  |  0.236  |   N/A   |   N/A   |  0.000  |  2.947  |
|           TNS (ns):| -0.522  | -0.522  |  0.000  |   N/A   |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |   N/A   |   N/A   |    0    |    0    |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |    0    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.894%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:48, real = 0:03:49, mem = 989.9M, totSessionCpu=0:05:01 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
*** Free Virtual Timing Model ...(mem=1210.1M)
**place_opt_design ... cpu = 0:04:09, real = 0:04:10, mem = 1172.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
WARNING   IMPTCM-77           10  Option "%s" for command %s is obsolete a...
*** Message Summary: 16 warning(s), 0 error(s)

<CMD> setOptMode -fixDRC true
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 944.2M, totSessionCpu=0:05:04 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1194.1M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1194.01)
Total number of fetched objects 12841
End delay calculation. (MEM=1233.38 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1233.38 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:05:06 mem=1233.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.073  |
|           TNS (ns):| -0.522  |
|    Violating Paths:|   14    |
|          All Paths:|  1441   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.894%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 941.2M, totSessionCpu=0:05:06 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1172.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1172.1M) ***
The useful skew maximum allowed delay is: 0.3
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 1 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1250.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=71660 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11901  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 11858 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11858 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 8.413210e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      12( 0.12%)       0( 0.00%)   ( 0.12%) 
[NR-eGR] Layer2      17( 0.08%)       2( 0.01%)   ( 0.09%) 
[NR-eGR] Layer3       4( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       33( 0.04%)       2( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.140512e+04um, number of vias: 35455
[NR-eGR] Layer2(MET2)(V) length: 3.995163e+05um, number of vias: 24768
[NR-eGR] Layer3(MET3)(H) length: 3.619873e+05um, number of vias: 1254
[NR-eGR] Layer4(MET4)(V) length: 4.619939e+04um, number of vias: 0
[NR-eGR] Total length: 8.791080e+05um, number of vias: 61477
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.594005e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1224.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.34 seconds
Extraction called for design 'top_io' of instances=11558 and nets=12323 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1224.305M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1242.45)
Total number of fetched objects 12840
End delay calculation. (MEM=1268.55 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1268.55 CPU=0:00:01.4 REAL=0:00:01.0)
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*info: 43 io nets excluded
*info: 1 clock net excluded
*info: 7 special nets excluded.
*info: 421 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.287  TNS Slack -7.602 
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.287|  -7.602|    48.89%|   0:00:00.0| 1376.9M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |        |          |            |        |              |         | 3]/D                                               |
|  -0.287|  -7.602|    48.89%|   0:00:02.0| 1380.6M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |        |          |            |        |              |         | 3]/D                                               |
|  -0.287|  -7.602|    48.89%|   0:00:00.0| 1380.6M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |        |          |            |        |              |         | 3]/D                                               |
|  -0.287|  -7.602|    48.89%|   0:00:00.0| 1380.6M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |        |          |            |        |              |         | 3]/D                                               |
|  -0.267|  -6.495|    48.90%|   0:00:00.0| 1382.9M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |        |          |            |        |              |         | 3]/D                                               |
|  -0.206|  -4.619|    48.90%|   0:00:01.0| 1382.9M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |        |          |            |        |              |         | 3]/D                                               |
|  -0.206|  -4.619|    48.90%|   0:00:00.0| 1382.9M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |        |          |            |        |              |         | 3]/D                                               |
|  -0.206|  -4.619|    48.90%|   0:00:00.0| 1382.9M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |        |          |            |        |              |         | 3]/D                                               |
|  -0.141|  -3.479|    48.92%|   0:00:00.0| 1382.9M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |        |          |            |        |              |         | 3]/D                                               |
|  -0.141|  -3.479|    48.92%|   0:00:01.0| 1382.9M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |        |          |            |        |              |         | 3]/D                                               |
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.2 real=0:00:04.0 mem=1382.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:04.0 mem=1382.9M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.141  TNS Slack -3.479 
End: GigaOpt Global Optimization

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.141
*** Check timing (0:00:00.0)
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.1417
real setup target slack: 0.1417
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1245.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=71605 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11890  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 11847 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11847 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 8.317270e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      11( 0.11%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer2      27( 0.13%)       0( 0.00%)   ( 0.13%) 
[NR-eGR] Layer3       2( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       40( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1270.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:05:25 mem=1270.0M) ***
Density distribution unevenness ratio = 14.185%
incr SKP is on..., with optDC mode
total jobs 2830
multi thread init TemplateIndex for each ta. thread num 1
Wait...
(cpu=0:00:00.2 mem=1270.0M) ***
total jobs 0 -> 1740
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1270.0M) ***
Density distribution unevenness ratio = 9.198%
Move report: Timing Driven Placement moves 11237 insts, mean move: 85.79 um, max move: 646.00 um
	Max move on inst (t_op/FE_RC_3380_0): (1592.20, 992.40) --> (1900.20, 1330.40)
	Runtime: CPU: 0:00:46.4 REAL: 0:00:46.0 MEM: 1275.0MB
Density distribution unevenness ratio = 9.198%
Move report: Detail placement moves 3002 insts, mean move: 7.48 um, max move: 91.00 um
	Max move on inst (t_op/U1370): (553.40, 1824.40) --> (462.40, 1824.40)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1275.0MB
Summary Report:
Instances move: 11235 (out of 11255 movable)
Instances flipped: 9
Mean displacement: 85.92 um
Max displacement: 639.00 um (Instance: t_op/FE_RC_3380_0) (1592.2, 992.4) -> (1893.2, 1330.4)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Runtime: CPU: 0:00:47.3 REAL: 0:00:47.0 MEM: 1275.0MB
*** Finished refinePlace (0:06:12 mem=1275.0M) ***
Density distribution unevenness ratio = 9.335%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=71605 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11890  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 11847 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11847 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.968910e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      11( 0.13%)       0( 0.00%)   ( 0.13%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       3( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       14( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.626473e+04um, number of vias: 35837
[NR-eGR] Layer2(MET2)(V) length: 3.766295e+05um, number of vias: 19699
[NR-eGR] Layer3(MET3)(H) length: 2.662691e+05um, number of vias: 254
[NR-eGR] Layer4(MET4)(V) length: 4.630599e+03um, number of vias: 0
[NR-eGR] Total length: 7.237938e+05um, number of vias: 55790
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.167355e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1231.2M)
Extraction called for design 'top_io' of instances=11547 and nets=12312 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1231.172M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 948.7M, totSessionCpu=0:06:13 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1245.31)
Total number of fetched objects 12829
End delay calculation. (MEM=1270.67 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1270.67 CPU=0:00:01.4 REAL=0:00:02.0)
Begin: GigaOpt DRV Optimization
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|    37|    -0.87|     0|     0|     0.00|     0|     0|     0|     0|    -0.23|    -0.70|       0|       0|       0|  48.92|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.23|    -0.82|       0|       0|       8|  48.93| 0:00:00.0|  1382.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.23|    -0.82|       0|       0|       0|  48.93| 0:00:00.0|  1382.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1382.1M) ***

*** Starting refinePlace (0:06:19 mem=1398.1M) ***
Total net bbox length = 5.901e+05 (2.737e+05 3.164e+05) (ext = 2.765e+04)
Density distribution unevenness ratio = 9.383%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1398.1MB
Summary Report:
Instances move: 0 (out of 11255 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.901e+05 (2.737e+05 3.164e+05) (ext = 2.765e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1398.1MB
*** Finished refinePlace (0:06:19 mem=1398.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1398.1M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1398.1M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=1251.8M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.229  |
|           TNS (ns):| -0.824  |
|    Violating Paths:|   24    |
|          All Paths:|  1441   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.932%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:15, real = 0:01:15, mem = 997.0M, totSessionCpu=0:06:19 **
*** Timing NOT met, worst failing slack is -0.229
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*info: 43 io nets excluded
*info: 1 clock net excluded
*info: 7 special nets excluded.
*info: 421 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.229 TNS Slack -0.824 Density 48.93
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.229|   -0.229|  -0.824|   -0.824|    48.93%|   0:00:00.0| 1385.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 8]/D                                               |
|   0.019|    0.019|   0.000|    0.000|    48.97%|   0:00:01.0| 1406.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.095|    0.095|   0.000|    0.000|    49.00%|   0:00:00.0| 1406.7M|setup_func_max|  reg2reg| t_op/u_cordic/mycordic/present_ANGLE_table_reg[3][ |
|        |         |        |         |          |            |        |              |         | 15]/D                                              |
|   0.130|    0.130|   0.000|    0.000|    49.05%|   0:00:01.0| 1406.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 1]/D                                               |
|   0.176|    0.176|   0.000|    0.000|    49.11%|   0:00:01.0| 1406.7M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
|   0.176|    0.176|   0.000|    0.000|    49.11%|   0:00:00.0| 1406.7M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:03.0 mem=1406.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:03.0 mem=1406.7M) ***
** GigaOpt Optimizer WNS Slack 0.176 TNS Slack 0.000 Density 49.11
*** Starting refinePlace (0:06:29 mem=1406.7M) ***
Total net bbox length = 5.934e+05 (2.753e+05 3.181e+05) (ext = 2.765e+04)
Density distribution unevenness ratio = 9.428%
Move report: Detail placement moves 134 insts, mean move: 3.90 um, max move: 17.20 um
	Max move on inst (t_op/FE_RC_6280_0): (1684.60, 732.40) --> (1688.80, 745.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1406.7MB
Summary Report:
Instances move: 134 (out of 11307 movable)
Instances flipped: 0
Mean displacement: 3.90 um
Max displacement: 17.20 um (Instance: t_op/FE_RC_6280_0) (1684.6, 732.4) -> (1688.8, 745.4)
	Length: 10 sites, height: 1 rows, site name: standard, cell type: NAND28
Total net bbox length = 5.938e+05 (2.756e+05 3.182e+05) (ext = 2.765e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1406.7MB
*** Finished refinePlace (0:06:29 mem=1406.7M) ***
*** maximum move = 17.20 um ***
*** Finished re-routing un-routed nets (1406.7M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1406.7M) ***
** GigaOpt Optimizer WNS Slack 0.176 TNS Slack 0.000 Density 49.11
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.6 real=0:00:03.0 mem=1406.7M) ***

End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.11
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    49.11%|        -|   0.000|   0.000|   0:00:00.0| 1385.4M|
|    49.11%|        0|   0.000|   0.000|   0:00:00.0| 1385.4M|
|    48.32%|      230|   0.000|   0.000|   0:00:01.0| 1387.7M|
|    48.23%|       28|   0.000|   0.000|   0:00:00.0| 1387.7M|
|    47.59%|      467|   0.000|   0.000|   0:00:02.0| 1406.8M|
|    47.53%|       43|   0.000|   0.000|   0:00:00.0| 1406.8M|
|    47.53%|        2|   0.000|   0.000|   0:00:00.0| 1406.8M|
|    47.53%|        0|   0.000|   0.000|   0:00:00.0| 1406.8M|
|    47.53%|        0|   0.000|   0.000|   0:00:00.0| 1406.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 47.53
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:03.0) **
*** Starting refinePlace (0:06:33 mem=1406.8M) ***
Total net bbox length = 5.905e+05 (2.754e+05 3.151e+05) (ext = 2.765e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1406.8MB
Summary Report:
Instances move: 0 (out of 11001 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.905e+05 (2.754e+05 3.151e+05) (ext = 2.765e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1406.8MB
*** Finished refinePlace (0:06:33 mem=1406.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1406.8M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1406.8M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=1254.18M, totSessionCpu=0:06:34).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70361 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11633  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 11590 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11590 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.974630e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      10( 0.11%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       10( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.575123e+04um, number of vias: 35327
[NR-eGR] Layer2(MET2)(V) length: 3.754540e+05um, number of vias: 19717
[NR-eGR] Layer3(MET3)(H) length: 2.686978e+05um, number of vias: 268
[NR-eGR] Layer4(MET4)(V) length: 4.362799e+03um, number of vias: 0
[NR-eGR] Total length: 7.242657e+05um, number of vias: 55312
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.163525e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1235.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.33 seconds
Extraction called for design 'top_io' of instances=11293 and nets=12055 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1235.758M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1307.12)
Total number of fetched objects 12572
End delay calculation. (MEM=1294.33 CPU=0:00:01.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1294.33 CPU=0:00:01.3 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     4|    -0.07|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.77|       0|       0|       0|  47.53|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.77|       1|       0|       0|  47.53| 0:00:00.0|  1385.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.77|       0|       0|       0|  47.53| 0:00:00.0|  1385.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1385.9M) ***

*** Starting refinePlace (0:06:37 mem=1401.9M) ***
Total net bbox length = 5.906e+05 (2.754e+05 3.151e+05) (ext = 2.765e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1401.9MB
Summary Report:
Instances move: 0 (out of 11002 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.906e+05 (2.754e+05 3.151e+05) (ext = 2.765e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1401.9MB
*** Finished refinePlace (0:06:37 mem=1401.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1401.9M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1401.9M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.048 -> 0.002 (bump = 0.046)
Begin: GigaOpt postEco optimization
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*info: 43 io nets excluded
*info: 1 clock net excluded
*info: 7 special nets excluded.
*info: 421 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.087 TNS Slack -0.773 Density 47.53
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.087|   -0.087|  -0.773|   -0.773|    47.53%|   0:00:01.0| 1401.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 1]/D                                               |
|   0.000|    0.001|   0.000|    0.000|    47.54%|   0:00:00.0| 1401.9M|setup_func_max|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1401.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=1401.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 47.54
*** Starting refinePlace (0:06:42 mem=1401.9M) ***
Total net bbox length = 5.908e+05 (2.755e+05 3.153e+05) (ext = 2.765e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1401.9MB
Summary Report:
Instances move: 0 (out of 11017 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.908e+05 (2.755e+05 3.153e+05) (ext = 2.765e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1401.9MB
*** Finished refinePlace (0:06:42 mem=1401.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1401.9M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1401.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 47.59
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1401.9M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.644%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1382.8M)

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top_io' of instances=11309 and nets=12071 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1240.328M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70441 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11649  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 11606 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11606 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.975540e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      10( 0.11%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       10( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1269.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.16 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1283.48)
Total number of fetched objects 12588
End delay calculation. (MEM=1309.59 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1309.59 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:06:45 mem=1309.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:40, real = 0:01:40, mem = 1001.6M, totSessionCpu=0:06:45 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.280  |   N/A   |   N/A   |  0.000  |  3.180  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |    0    |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |    0    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.588%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:41, real = 0:01:41, mem = 1001.9M, totSessionCpu=0:06:45 **
*** Finished optDesign ***
<CMD> pan 26.042 -23.148
<CMD> pan -5.523 -0.647
<CMD> pan -4.170 -7.191
<CMD> pan 9.893 -7.220
<CMD> pan 15.801 -3.362
<CMD> pan 23.477 -2.580
<CMD> pan 33.607 -1.288
<CMD> saveDesign dbs/pnr_after_placement_16_06_15h37
#% Begin save design ... (date=06/16 15:37:42, mem=1149.1M)
% Begin Save netlist data ... (date=06/16 15:37:42, mem=1150.0M)
Writing Binary DB to dbs/pnr_after_placement_16_06_15h37.dat/top_io.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/16 15:37:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1150.0M, current mem=1150.0M)
% Begin Save AAE data ... (date=06/16 15:37:42, mem=1150.0M)
Saving AAE Data ...
% End Save AAE data ... (date=06/16 15:37:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1150.1M, current mem=1150.1M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'setup_func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'setup_func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'hold_func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'hold_func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
% Begin Save clock tree data ... (date=06/16 15:37:42, mem=1150.7M)
% End Save clock tree data ... (date=06/16 15:37:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1150.7M, current mem=1150.7M)
Saving preference file dbs/pnr_after_placement_16_06_15h37.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/16 15:37:42, mem=1151.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/16 15:37:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1151.4M, current mem=1151.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/16 15:37:42, mem=1151.4M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/16 15:37:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1151.5M, current mem=1151.5M)
% Begin Save routing data ... (date=06/16 15:37:42, mem=1151.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1369.5M) ***
% End Save routing data ... (date=06/16 15:37:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1152.6M, current mem=1152.6M)
Saving property file dbs/pnr_after_placement_16_06_15h37.dat/top_io.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1369.5M) ***
% Begin Save power constraints data ... (date=06/16 15:37:42, mem=1154.8M)
% End Save power constraints data ... (date=06/16 15:37:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1154.9M, current mem=1154.9M)
Saving rc congestion map dbs/pnr_after_placement_16_06_15h37.dat/top_io.congmap.gz ...
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
Generated self-contained design pnr_after_placement_16_06_15h37.dat
#% End save design ... (date=06/16 15:37:42, total cpu=0:00:00.6, real=0:00:00.0, peak res=1154.9M, current mem=1154.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           4  The constraint mode of this inactive vie...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setEdit -layer_horizontal MET1
<CMD> setEdit -layer_horizontal MET3
<CMD> setEdit -layer_vertical MET2
<CMD> setEdit -layer_vertical MET4
<CMD> setEdit -spacing 0.45 -layer MET1
<CMD> setEdit -spacing 0.5 -layer MET2
<CMD> setEdit -spacing 0.6 -layer MET3
<CMD> setEdit -spacing 0.6 -layer MET4
<CMD> setMetalFill -gapSpacing 0.45 -layer MET1
<CMD> setMetalFill -gapSpacing 0.5 -layer MET2
<CMD> setMetalFill -gapSpacing 0.6 -layer MET3
<CMD> setMetalFill -gapSpacing 0.6 -layer MET4
<CMD> group_path -name path_CTS_FILTER -from t_op/u_decoder/fir_filter/Q_data_mult_8_buff_reg[0]/QN -to t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[13]/D 
<CMD> group_path -name path_CTS_FILTER_2 -from t_op/u_decoder/fir_filter/Q_data_mult_8_buff_reg[0]/QN -to t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[13]/D
<CMD> group_path -name path_CTS_CORDIC -from t_op/u_cordic/mycordic/present_ANGLE_table_reg[4][0]/QN -to t_op/u_cordic/mycordic/present_ANGLE_table_reg[5][15]/D
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> set_ccopt_property use_inverters auto
<CMD> set_ccopt_mode -cts_opt_type full
<CMD> setOptMode -usefulSkewCCOpt extreme
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): setup_func_mode hold_func_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**WARN: (IMPCCOPT-4322):	No default Or cell family identified.
Type 'man IMPCCOPT-4322' for more detail.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> create_ccopt_clock_tree -name inClock -source io_inClock/Y -no_skew_group
Extracting original clock gating for inClock...
  clock_tree inClock contains 1297 sinks and 0 clock gates.
  Extraction for inClock complete.
Extracting original clock gating for inClock done.
<CMD> set_ccopt_property clock_period -pin io_inClock/Y 20
<CMD> create_ccopt_skew_group -name inClock/setup_func_mode -sources io_inClock/Y -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group inClock/setup_func_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group inClock/setup_func_mode inClock
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group inClock/setup_func_mode setup_func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group inClock/setup_func_mode corner_max
<CMD> create_ccopt_skew_group -name inClock/hold_func_mode -sources io_inClock/Y -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group inClock/hold_func_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group inClock/hold_func_mode inClock
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group inClock/hold_func_mode hold_func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group inClock/hold_func_mode corner_min
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=06/16 15:39:06, mem=1097.8M)
Runtime...
(ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1340.1M, init mem=1340.1M)
*info: Placed = 11257          (Fixed = 240)
*info: Unplaced = 0           
Placement Density:47.35%(1042296/2201472)
Placement Density (including fixed std cells):47.55%(1051032/2210208)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1340.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
**WARN: (IMPCCOPT-1127):	The skew group default.inClock/setup_func_mode has been identified as a duplicate of: inClock/hold_func_mode
The skew group inClock/setup_func_mode has been identified as a duplicate of: inClock/hold_func_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1340.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70441 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11649  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 11606 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11606 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.975540e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      10( 0.11%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       10( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.555563e+04um, number of vias: 35322
[NR-eGR] Layer2(MET2)(V) length: 3.751654e+05um, number of vias: 19725
[NR-eGR] Layer3(MET3)(H) length: 2.688976e+05um, number of vias: 270
[NR-eGR] Layer4(MET4)(V) length: 4.750199e+03um, number of vias: 0
[NR-eGR] Total length: 7.243687e+05um, number of vias: 55317
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.161155e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1343.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.29 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:00.3)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
cluster_when_starting_skewing: 1 (default: false)
mini_not_full_band_size_factor: 0 (default: 100)
preferred_extra_space is set for at least one key
r2r_iterations: 5 (default: 1)
route_type is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree inClock:
Non-default CCOpt properties for clock tree inClock:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=1664 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Library trimming inverters in power domain auto-default and half-corner corner_max:setup.late removed 1 of 5 cells
  For power domain auto-default:
    Buffers:     CLKBU8 
    Inverters:   {CLKIN10 CLKIN8 CLKIN4 CLKIN2}
    Clock gates: DLSG1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 2561715.487um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  For timing_corner corner_max:setup, late:
    Slew time target (leaf):    1.360ns
    Slew time target (trunk):   1.360ns
    Slew time target (top):     1.360ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.523ns
    Buffer max distance for power domain auto-default: 1067.512um
  Fastest wire driving cells and distances for power domain auto-default:
    Buffer    : {lib_cell:CLKBU8, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1067.512um, saturatedSlew=1.136ns, speed=1138.922um per ns, cellArea=85.245um^2 per 1000um}
    Inverter  : {lib_cell:CLKIN10, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1188.138um, saturatedSlew=1.100ns, speed=1927.544um per ns, cellArea=76.590um^2 per 1000um}
    Clock gate: {lib_cell:DLSG1, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=81.458um, saturatedSlew=1.212ns, speed=97.426um per ns, cellArea=2681.136um^2 per 1000um}
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group inClock/hold_func_mode:
  Sources:                     pin io_inClock/Y
  Total number of sinks:       1297
  Delay constrained sinks:     1297
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner corner_max:setup.late:
  Skew target:                 0.523ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group inClock/hold_func_mode with 1297 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    VIA1_PR     4.470    0.252    1.127    false
M2-M3    VIA2_PR     4.470    0.171    0.764    false
M3-M4    VIA3_PR     4.470    0.168    0.752    false
------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree inClock...
    Clustering clock_tree inClock done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
      cell areas       : b=4368.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4368.000um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBU8: 48 
    Bottom-up phase done. (took cpu=0:00:03.4 real=0:00:03.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:07:01 mem=1403.5M) ***
Total net bbox length = 6.143e+05 (2.863e+05 3.279e+05) (ext = 2.817e+04)
Density distribution unevenness ratio = 8.282%
Move report: Detail placement moves 59 insts, mean move: 6.17 um, max move: 17.20 um
	Max move on inst (t_op/u_cordic/my_rotation/present_angle_reg[0][11]): (477.80, 1369.40) --> (473.60, 1382.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1403.5MB
Summary Report:
Instances move: 59 (out of 11065 movable)
Instances flipped: 0
Mean displacement: 6.17 um
Max displacement: 17.20 um (Instance: t_op/u_cordic/my_rotation/present_angle_reg[0][11]) (477.8, 1369.4) -> (473.6, 1382.4)
	Length: 15 sites, height: 1 rows, site name: standard, cell type: DF3
Total net bbox length = 6.144e+05 (2.864e+05 3.279e+05) (ext = 2.817e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1403.5MB
*** Finished refinePlace (0:07:01 mem=1403.5M) ***
    Moved 61 and flipped 6 of 1345 clock instance(s) during refinement.
    The largest move was 17.2 microns for t_op/u_cordic/my_rotation/present_angle_reg[0][11].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    
    Clock tree legalization - Histogram:
    ====================================
    
    ----------------------------------
    Movement (um)      Number of cells
    ----------------------------------
    [9.8,9.898)               5
    [9.898,9.996)             0
    [9.996,10.094)            0
    [10.094,10.192)           0
    [10.192,10.29)            0
    [10.29,10.388)            0
    [10.388,10.486)           0
    [10.486,10.584)           0
    [10.584,10.682)           0
    [10.682,10.78)            0
    ----------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
         9.8         (1219.800,1447.400)    (1210.000,1447.400)    ccl_a clock buffer, uid:A6972 (a lib_cell CLKBU8) at (1210.000,1447.400), in power domain auto-default
         9.8         (1450.800,1447.400)    (1441.000,1447.400)    ccl_a clock buffer, uid:A6971 (a lib_cell CLKBU8) at (1441.000,1447.400), in power domain auto-default
         9.8         (1653.800,1278.400)    (1644.000,1278.400)    ccl_a clock buffer, uid:A696f (a lib_cell CLKBU8) at (1644.000,1278.400), in power domain auto-default
         9.8         (1245.000,1161.400)    (1235.200,1161.400)    ccl_a clock buffer, uid:A696e (a lib_cell CLKBU8) at (1235.200,1161.400), in power domain auto-default
         9.8         (686.400,1369.400)     (676.600,1369.400)     ccl_a clock buffer, uid:A6976 (a lib_cell CLKBU8) at (676.600,1369.400), in power domain auto-default
         0           (1222.150,1806.600)    (1222.150,1806.600)    ccl_a clock buffer, uid:A6943 (a lib_cell CLKBU8) at (1219.800,1798.400), in power domain auto-default
         0           (1225.850,1270.200)    (1225.850,1270.200)    ccl_a clock buffer, uid:A6932 (a lib_cell CLKBU8) at (1221.200,1265.400), in power domain auto-default
         0           (1230.550,1520.600)    (1230.550,1520.600)    ccl_a clock buffer, uid:A693c (a lib_cell CLKBU8) at (1228.200,1512.400), in power domain auto-default
         0           (1214.650,1452.200)    (1214.650,1452.200)    ccl_a clock buffer, uid:A6972 (a lib_cell CLKBU8) at (1210.000,1447.400), in power domain auto-default
         0           (1249.650,1452.200)    (1249.650,1452.200)    ccl_a clock buffer, uid:A6977 (a lib_cell CLKBU8) at (1245.000,1447.400), in power domain auto-default
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
      cell areas       : b=4368.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4368.000um^2
      cell capacitance : b=0.480pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.480pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=1.876pF, leaf=10.054pF, total=11.931pF
      wire lengths     : top=0.000um, trunk=8681.646um, leaf=43472.056um, total=52153.702um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=1, worst=[0.050ns]} avg=0.050ns sd=0.000ns sum=0.050ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=1.360ns count=9 avg=0.879ns sd=0.176ns min=0.552ns max=1.151ns {3 <= 0.816ns, 5 <= 1.088ns, 1 <= 1.360ns}
      Leaf  : target=1.360ns count=40 avg=1.247ns sd=0.082ns min=0.909ns max=1.410ns {2 <= 1.088ns, 37 <= 1.360ns} {1 <= 1.428ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBU8: 48 
    Primary reporting skew group after 'Clustering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.126, max=2.586, avg=2.411, sd=0.124], skew [0.461 vs 0.523, 100% {2.126, 2.586}] (wid=0.069 ws=0.049) (gid=2.545 gs=0.454)
    Skew group summary after 'Clustering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.126, max=2.586, avg=2.411, sd=0.124], skew [0.461 vs 0.523, 100% {2.126, 2.586}] (wid=0.069 ws=0.049) (gid=2.545 gs=0.454)
    Clock network insertion delays are now [2.126ns, 2.586ns] average 2.411ns std.dev 0.124ns
    Legalizer calls during this step: 1164 succeeded with DRC/Color checks: 1164 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:03.8 real=0:00:03.8)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  ---------------------------------------------------------------------------------------------------------
  Trunk        10       4.900       1         8        2.514      {3 <= 2.800, 2 <= 5.600, 5 <= 8.400}
  Leaf         40      32.425      21        40        3.693      {2 <= 26.600, 27 <= 34.200, 11 <= 41.800}
  ---------------------------------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  ----------------------------------------------
  Net Type    Clusters    Clusters    Transition
              Tried       Failed      Failures
  ----------------------------------------------
  Trunk          30          13           13
  Leaf          606         293          293
  ----------------------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11357 and nets=12119 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1343.789M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
    cell areas       : b=4368.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4368.000um^2
    cell capacitance : b=0.480pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.480pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.020pF, leaf=10.783pF, total=12.803pF
    wire lengths     : top=0.000um, trunk=8681.646um, leaf=43472.056um, total=52153.702um
  Clock DAG net violations After congestion update:
    Remaining Transition : {count=8, worst=[0.091ns, 0.058ns, 0.042ns, 0.042ns, 0.035ns, 0.009ns, 0.002ns, 0.001ns]} avg=0.035ns sd=0.031ns sum=0.280ns
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=1.360ns count=9 avg=0.924ns sd=0.193ns min=0.559ns max=1.230ns {2 <= 0.816ns, 6 <= 1.088ns, 1 <= 1.360ns}
    Leaf  : target=1.360ns count=40 avg=1.299ns sd=0.087ns min=0.941ns max=1.451ns {1 <= 1.088ns, 31 <= 1.360ns} {7 <= 1.428ns, 1 > 1.428ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBU8: 48 
  Primary reporting skew group After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.180, max=2.705, avg=2.496, sd=0.148], skew [0.524 vs 0.523*, 99.6% {2.183, 2.705}] (wid=0.073 ws=0.052) (gid=2.660 gs=0.518)
  Skew group summary After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.180, max=2.705, avg=2.496, sd=0.148], skew [0.524 vs 0.523*, 99.6% {2.183, 2.705}] (wid=0.073 ws=0.052) (gid=2.660 gs=0.518)
  Clock network insertion delays are now [2.180ns, 2.705ns] average 2.496ns std.dev 0.148ns
  Update congestion based capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Clustering done. (took cpu=0:00:04.0 real=0:00:04.0)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.237pF, leaf=10.729pF, total=12.966pF
      wire lengths     : top=0.000um, trunk=9616.448um, leaf=43261.856um, total=52878.304um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=1.360ns count=13 avg=0.765ns sd=0.319ns min=0.373ns max=1.295ns {4 <= 0.544ns, 2 <= 0.816ns, 5 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.190ns sd=0.209ns min=0.708ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group inClock/hold_func_mode: insertion delay [min=2.180, max=2.774, avg=2.525, sd=0.168], skew [0.594 vs 0.523*, 96.2% {2.252, 2.774}] (wid=0.073 ws=0.052) (gid=2.738 gs=0.596)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group inClock/hold_func_mode: insertion delay [min=2.180, max=2.774, avg=2.525, sd=0.168], skew [0.594 vs 0.523*, 96.2% {2.252, 2.774}] (wid=0.073 ws=0.052) (gid=2.738 gs=0.596)
    Clock network insertion delays are now [2.180ns, 2.774ns] average 2.525ns std.dev 0.168ns
    Legalizer calls during this step: 328 succeeded with DRC/Color checks: 321 succeeded without DRC/Color checks: 7
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.9 real=0:00:00.9)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.237pF, leaf=10.729pF, total=12.966pF
      wire lengths     : top=0.000um, trunk=9616.448um, leaf=43261.856um, total=52878.304um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=1.360ns count=13 avg=0.765ns sd=0.319ns min=0.373ns max=1.295ns {4 <= 0.544ns, 2 <= 0.816ns, 5 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.190ns sd=0.209ns min=0.708ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group inClock/hold_func_mode: insertion delay [min=2.180, max=2.774, avg=2.525, sd=0.168], skew [0.594 vs 0.523*, 96.2% {2.252, 2.774}] (wid=0.073 ws=0.052) (gid=2.738 gs=0.596)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group inClock/hold_func_mode: insertion delay [min=2.180, max=2.774, avg=2.525, sd=0.168], skew [0.594 vs 0.523*, 96.2% {2.252, 2.774}] (wid=0.073 ws=0.052) (gid=2.738 gs=0.596)
    Clock network insertion delays are now [2.180ns, 2.774ns] average 2.525ns std.dev 0.168ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.237pF, leaf=10.729pF, total=12.966pF
      wire lengths     : top=0.000um, trunk=9616.448um, leaf=43261.856um, total=52878.304um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=1.360ns count=13 avg=0.765ns sd=0.319ns min=0.373ns max=1.295ns {4 <= 0.544ns, 2 <= 0.816ns, 5 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.190ns sd=0.209ns min=0.708ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.180, max=2.774, avg=2.525, sd=0.168], skew [0.594 vs 0.523*, 96.2% {2.252, 2.774}] (wid=0.073 ws=0.052) (gid=2.738 gs=0.596)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.180, max=2.774, avg=2.525, sd=0.168], skew [0.594 vs 0.523*, 96.2% {2.252, 2.774}] (wid=0.073 ws=0.052) (gid=2.738 gs=0.596)
    Clock network insertion delays are now [2.180ns, 2.774ns] average 2.525ns std.dev 0.168ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.237pF, leaf=10.729pF, total=12.966pF
      wire lengths     : top=0.000um, trunk=9616.448um, leaf=43261.856um, total=52878.304um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=1.360ns count=13 avg=0.765ns sd=0.319ns min=0.373ns max=1.295ns {4 <= 0.544ns, 2 <= 0.816ns, 5 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.190ns sd=0.209ns min=0.708ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group inClock/hold_func_mode: insertion delay [min=2.180, max=2.774, avg=2.525, sd=0.168], skew [0.594 vs 0.523*, 96.2% {2.252, 2.774}] (wid=0.073 ws=0.052) (gid=2.738 gs=0.596)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group inClock/hold_func_mode: insertion delay [min=2.180, max=2.774, avg=2.525, sd=0.168], skew [0.594 vs 0.523*, 96.2% {2.252, 2.774}] (wid=0.073 ws=0.052) (gid=2.738 gs=0.596)
    Clock network insertion delays are now [2.180ns, 2.774ns] average 2.525ns std.dev 0.168ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.237pF, leaf=10.729pF, total=12.966pF
      wire lengths     : top=0.000um, trunk=9616.448um, leaf=43261.856um, total=52878.304um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=1.360ns count=13 avg=0.765ns sd=0.319ns min=0.373ns max=1.295ns {4 <= 0.544ns, 2 <= 0.816ns, 5 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.190ns sd=0.209ns min=0.708ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group inClock/hold_func_mode: insertion delay [min=2.180, max=2.774, avg=2.525, sd=0.168], skew [0.594 vs 0.523*, 96.2% {2.252, 2.774}] (wid=0.073 ws=0.052) (gid=2.738 gs=0.596)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group inClock/hold_func_mode: insertion delay [min=2.180, max=2.774, avg=2.525, sd=0.168], skew [0.594 vs 0.523*, 96.2% {2.252, 2.774}] (wid=0.073 ws=0.052) (gid=2.738 gs=0.596)
    Clock network insertion delays are now [2.180ns, 2.774ns] average 2.525ns std.dev 0.168ns
    Legalizer calls during this step: 1 succeeded with DRC/Color checks: 1 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.210pF, leaf=10.730pF, total=12.940pF
      wire lengths     : top=0.000um, trunk=9679.347um, leaf=43267.357um, total=52946.704um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=1.360ns count=10 avg=0.921ns sd=0.384ns min=0.374ns max=1.312ns {3 <= 0.544ns, 2 <= 1.088ns, 5 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.207ns min=0.743ns max=1.359ns {6 <= 0.816ns, 3 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=1.704, max=2.139, avg=1.949, sd=0.085], skew [0.434 vs 0.523, 100% {1.704, 2.139}] (wid=0.090 ws=0.056) (gid=2.097 gs=0.452)
    Skew group summary after 'Removing longest path buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=1.704, max=2.139, avg=1.949, sd=0.085], skew [0.434 vs 0.523, 100% {1.704, 2.139}] (wid=0.090 ws=0.056) (gid=2.097 gs=0.452)
    Clock network insertion delays are now [1.704ns, 2.139ns] average 1.949ns std.dev 0.085ns
    Legalizer calls during this step: 213 succeeded with DRC/Color checks: 213 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:01.6 real=0:00:01.6)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.132pF, leaf=10.727pF, total=12.859pF
      wire lengths     : top=0.000um, trunk=9341.547um, leaf=43318.458um, total=52660.005um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=1.360ns count=10 avg=0.897ns sd=0.398ns min=0.324ns max=1.327ns {3 <= 0.544ns, 2 <= 1.088ns, 5 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.208ns min=0.742ns max=1.356ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group inClock/hold_func_mode: insertion delay [min=1.710, max=2.047, avg=1.937, sd=0.069], skew [0.337 vs 0.523, 100% {1.710, 2.047}] (wid=0.091 ws=0.060) (gid=2.010 gs=0.361)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group inClock/hold_func_mode: insertion delay [min=1.710, max=2.047, avg=1.937, sd=0.069], skew [0.337 vs 0.523, 100% {1.710, 2.047}] (wid=0.091 ws=0.060) (gid=2.010 gs=0.361)
    Clock network insertion delays are now [1.710ns, 2.047ns] average 1.937ns std.dev 0.069ns
    Legalizer calls during this step: 356 succeeded with DRC/Color checks: 356 succeeded without DRC/Color checks: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.3 real=0:00:02.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:04.1 real=0:00:04.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:09.0 real=0:00:09.0)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.104pF, leaf=10.727pF, total=12.831pF
      wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=1.360ns count=10 avg=0.891ns sd=0.401ns min=0.315ns max=1.330ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.208ns min=0.742ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
    Skew group summary after 'Improving clock tree routing':
      skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
    Clock network insertion delays are now [1.731ns, 2.047ns] average 1.934ns std.dev 0.070ns
    Legalizer calls during this step: 39 succeeded with DRC/Color checks: 39 succeeded without DRC/Color checks: 0
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.104pF, leaf=10.727pF, total=12.831pF
      wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=1.360ns count=10 avg=0.891ns sd=0.401ns min=0.315ns max=1.330ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.208ns min=0.742ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
    Clock network insertion delays are now [1.731ns, 2.047ns] average 1.934ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.104pF, leaf=10.727pF, total=12.831pF
      wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=1.360ns count=10 avg=0.891ns sd=0.401ns min=0.315ns max=1.330ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.208ns min=0.742ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
    Clock network insertion delays are now [1.731ns, 2.047ns] average 1.934ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.000ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 55 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
          cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
          cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.104pF, leaf=10.727pF, total=12.831pF
          wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=1.360ns count=10 avg=0.891ns sd=0.401ns min=0.315ns max=1.330ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.208ns min=0.742ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBU8: 53 
        Clock network insertion delays are now [1.731ns, 2.047ns] average 1.934ns std.dev 0.070ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
          cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
          cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.104pF, leaf=10.727pF, total=12.831pF
          wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=1.360ns count=10 avg=0.891ns sd=0.401ns min=0.315ns max=1.330ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.208ns min=0.742ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBU8: 53 
        Clock network insertion delays are now [1.731ns, 2.047ns] average 1.934ns std.dev 0.070ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
          cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
          cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.104pF, leaf=10.727pF, total=12.831pF
          wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=1.360ns count=10 avg=0.891ns sd=0.401ns min=0.315ns max=1.330ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.208ns min=0.742ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBU8: 53 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.104pF, leaf=10.727pF, total=12.831pF
      wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=1.360ns count=10 avg=0.891ns sd=0.401ns min=0.315ns max=1.330ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.208ns min=0.742ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBU8: 53 
    Clock network insertion delays are now [1.731ns, 2.047ns] average 1.934ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
    cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
    cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.104pF, leaf=10.727pF, total=12.831pF
    wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=1.360ns count=10 avg=0.891ns sd=0.401ns min=0.315ns max=1.330ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
    Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.208ns min=0.742ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBU8: 53 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
  Skew group summary after Approximately balancing fragments:
    skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
  Clock network insertion delays are now [1.731ns, 2.047ns] average 1.934ns std.dev 0.070ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.104pF, leaf=10.727pF, total=12.831pF
      wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=1.360ns count=10 avg=0.891ns sd=0.401ns min=0.315ns max=1.330ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.208ns min=0.742ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
    Skew group summary after 'Improving fragments clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
    Clock network insertion delays are now [1.731ns, 2.047ns] average 1.934ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
          cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
          cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.104pF, leaf=10.727pF, total=12.831pF
          wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=1.360ns count=10 avg=0.891ns sd=0.401ns min=0.315ns max=1.330ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.208ns min=0.742ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBU8: 53 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.104pF, leaf=10.727pF, total=12.831pF
      wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=1.360ns count=10 avg=0.891ns sd=0.401ns min=0.315ns max=1.330ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.208ns min=0.742ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
    Skew group summary after 'Approximately balancing step':
      skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
    Clock network insertion delays are now [1.731ns, 2.047ns] average 1.934ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.104pF, leaf=10.727pF, total=12.831pF
      wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=1.360ns count=10 avg=0.891ns sd=0.401ns min=0.315ns max=1.330ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.208ns min=0.742ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
    Skew group summary after 'Fixing clock tree overload':
      skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
    Clock network insertion delays are now [1.731ns, 2.047ns] average 1.934ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.104pF, leaf=10.727pF, total=12.831pF
      wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=1.360ns count=10 avg=0.891ns sd=0.401ns min=0.315ns max=1.330ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.208ns min=0.742ns max=1.357ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
    Skew group summary after 'Approximately balancing paths':
      skew_group inClock/hold_func_mode: insertion delay [min=1.731, max=2.047, avg=1.934, sd=0.070], skew [0.316 vs 0.523, 100% {1.731, 2.047}] (wid=0.097 ws=0.066) (gid=2.009 gs=0.344)
    Clock network insertion delays are now [1.731ns, 2.047ns] average 1.934ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11362 and nets=12124 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1346.844M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
    cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
    cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.103pF, leaf=10.727pF, total=12.830pF
    wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
  Clock DAG net violations After congestion update:
    Remaining Transition : {count=1, worst=[0.005ns]} avg=0.005ns sd=0.000ns sum=0.005ns
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=1.360ns count=10 avg=0.890ns sd=0.401ns min=0.315ns max=1.340ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
    Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.207ns min=0.743ns max=1.365ns {7 <= 0.816ns, 2 <= 1.088ns, 34 <= 1.360ns} {1 <= 1.428ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBU8: 53 
  Primary reporting skew group After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=1.733, max=2.055, avg=1.934, sd=0.069], skew [0.323 vs 0.523, 100% {1.733, 2.055}] (wid=0.097 ws=0.065) (gid=2.008 gs=0.342)
  Skew group summary After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=1.733, max=2.055, avg=1.934, sd=0.069], skew [0.323 vs 0.523, 100% {1.733, 2.055}] (wid=0.097 ws=0.065) (gid=2.008 gs=0.342)
  Clock network insertion delays are now [1.733ns, 2.055ns] average 1.934ns std.dev 0.069ns
  Merging balancing drivers for power...
    Tried: 55 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.103pF, leaf=10.727pF, total=12.830pF
      wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=1, worst=[0.005ns]} avg=0.005ns sd=0.000ns sum=0.005ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=1.360ns count=10 avg=0.890ns sd=0.401ns min=0.315ns max=1.340ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.207ns min=0.743ns max=1.365ns {7 <= 0.816ns, 2 <= 1.088ns, 34 <= 1.360ns} {1 <= 1.428ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group inClock/hold_func_mode: insertion delay [min=1.733, max=2.055, avg=1.934, sd=0.069], skew [0.323 vs 0.523, 100% {1.733, 2.055}] (wid=0.097 ws=0.065) (gid=2.008 gs=0.342)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group inClock/hold_func_mode: insertion delay [min=1.733, max=2.055, avg=1.934, sd=0.069], skew [0.323 vs 0.523, 100% {1.733, 2.055}] (wid=0.097 ws=0.065) (gid=2.008 gs=0.342)
    Clock network insertion delays are now [1.733ns, 2.055ns] average 1.934ns std.dev 0.069ns
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {inClock/hold_func_mode,WC: 20498.2 -> 20553}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.103pF, leaf=10.727pF, total=12.830pF
      wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=1, worst=[0.005ns]} avg=0.005ns sd=0.000ns sum=0.005ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=1.360ns count=10 avg=0.890ns sd=0.401ns min=0.315ns max=1.340ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.207ns min=0.743ns max=1.365ns {7 <= 0.816ns, 2 <= 1.088ns, 34 <= 1.360ns} {1 <= 1.428ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group after 'Improving clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=1.733, max=2.055, avg=1.934, sd=0.069], skew [0.323 vs 0.523, 100% {1.733, 2.055}] (wid=0.097 ws=0.065) (gid=2.008 gs=0.342)
    Skew group summary after 'Improving clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=1.733, max=2.055, avg=1.934, sd=0.069], skew [0.323 vs 0.523, 100% {1.733, 2.055}] (wid=0.097 ws=0.065) (gid=2.008 gs=0.342)
    Clock network insertion delays are now [1.733ns, 2.055ns] average 1.934ns std.dev 0.069ns
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {inClock/hold_func_mode,WC: 20498.2 -> 20553}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=5.718pF fall=5.718pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.103pF, leaf=10.727pF, total=12.830pF
      wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=1, worst=[0.005ns]} avg=0.005ns sd=0.000ns sum=0.005ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=1.360ns count=10 avg=0.890ns sd=0.401ns min=0.315ns max=1.340ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.207ns min=0.743ns max=1.365ns {7 <= 0.816ns, 2 <= 1.088ns, 34 <= 1.360ns} {1 <= 1.428ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group inClock/hold_func_mode: insertion delay [min=1.733, max=2.055, avg=1.934, sd=0.069], skew [0.323 vs 0.523, 100% {1.733, 2.055}] (wid=0.097 ws=0.065) (gid=2.008 gs=0.342)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group inClock/hold_func_mode: insertion delay [min=1.733, max=2.055, avg=1.934, sd=0.069], skew [0.323 vs 0.523, 100% {1.733, 2.055}] (wid=0.097 ws=0.065) (gid=2.008 gs=0.342)
    Clock network insertion delays are now [1.733ns, 2.055ns] average 1.934ns std.dev 0.069ns
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {inClock/hold_func_mode,WC: 20498.2 -> 20553}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.103pF, leaf=10.727pF, total=12.830pF
      wire lengths     : top=0.000um, trunk=9246.148um, leaf=43318.458um, total=52564.606um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=1, worst=[0.005ns]} avg=0.005ns sd=0.000ns sum=0.005ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=1.360ns count=10 avg=0.890ns sd=0.401ns min=0.315ns max=1.340ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.207ns min=0.743ns max=1.365ns {7 <= 0.816ns, 2 <= 1.088ns, 34 <= 1.360ns} {1 <= 1.428ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group inClock/hold_func_mode: insertion delay [min=1.733, max=2.055, avg=1.934, sd=0.069], skew [0.323 vs 0.523, 100% {1.733, 2.055}] (wid=0.097 ws=0.065) (gid=2.008 gs=0.342)
    Skew group summary after 'Improving insertion delay':
      skew_group inClock/hold_func_mode: insertion delay [min=1.733, max=2.055, avg=1.934, sd=0.069], skew [0.323 vs 0.523, 100% {1.733, 2.055}] (wid=0.097 ws=0.065) (gid=2.008 gs=0.342)
    Clock network insertion delays are now [1.733ns, 2.055ns] average 1.934ns std.dev 0.069ns
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {inClock/hold_func_mode,WC: 20498.2 -> 20553}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=18.548pF fall=18.548pF), of which (rise=12.830pF fall=12.830pF) is wire, and (rise=5.718pF fall=5.718pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:07:08 mem=1404.1M) ***
Total net bbox length = 6.156e+05 (2.873e+05 3.282e+05) (ext = 2.800e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1404.1MB
Summary Report:
Instances move: 0 (out of 11070 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.156e+05 (2.873e+05 3.282e+05) (ext = 2.800e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1404.1MB
*** Finished refinePlace (0:07:08 mem=1404.1M) ***
  Moved 45 and flipped 0 of 1350 clock instance(s) during refinement.
  The largest move was 1.4 microns for t_op/u_cdr/dir_m_reg.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.4 real=0:00:01.4)
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        54 (unrouted=54, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(::ccopt::eagl_route_clock_nets): There are 54 for routing of which 54 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70706 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11702  numIgnoredNets=11692
[NR-eGR] There are 10 clock nets ( 10 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.295000e+03um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.861000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.282253e+04um, number of vias: 34008
[NR-eGR] Layer2(MET2)(V) length: 3.549608e+05um, number of vias: 18260
[NR-eGR] Layer3(MET3)(H) length: 2.556049e+05um, number of vias: 287
[NR-eGR] Layer4(MET4)(V) length: 8.686599e+03um, number of vias: 0
[NR-eGR] Total length: 6.920747e+05um, number of vias: 52555
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.317550e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 5.600000e+00um, number of vias: 63
[NR-eGR] Layer2(MET2)(V) length: 6.618500e+02um, number of vias: 64
[NR-eGR] Layer3(MET3)(H) length: 4.603200e+03um, number of vias: 53
[NR-eGR] Layer4(MET4)(V) length: 4.046900e+03um, number of vias: 0
[NR-eGR] Total length: 9.317550e+03um, number of vias: 180
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9.317550e+03um, number of vias: 180
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1343.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.18 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1343.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70706 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 10  numPreroutedWires = 253
[NR-eGR] Read numTotalNets=11702  numIgnoredNets=11658
[NR-eGR] There are 44 clock nets ( 44 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 44 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 44 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.228900e+04um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.808000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.377313e+04um, number of vias: 35311
[NR-eGR] Layer2(MET2)(V) length: 3.674005e+05um, number of vias: 19558
[NR-eGR] Layer3(MET3)(H) length: 2.763137e+05um, number of vias: 831
[NR-eGR] Layer4(MET4)(V) length: 1.816880e+04um, number of vias: 0
[NR-eGR] Total length: 7.356560e+05um, number of vias: 55700
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.358130e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 9.506000e+02um, number of vias: 1303
[NR-eGR] Layer2(MET2)(V) length: 1.243970e+04um, number of vias: 1298
[NR-eGR] Layer3(MET3)(H) length: 2.070880e+04um, number of vias: 544
[NR-eGR] Layer4(MET4)(V) length: 9.482198e+03um, number of vias: 0
[NR-eGR] Total length: 4.358130e+04um, number of vias: 3145
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.358130e+04um, number of vias: 3145
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1343.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.18 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
Set FIXED routing status on 54 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        54 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=54, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11362 and nets=12124 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1343.414M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
          cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
          cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.028pF, leaf=9.631pF, total=11.659pF
          wire lengths     : top=0.000um, trunk=9317.550um, leaf=43581.299um, total=52898.849um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=1.360ns count=10 avg=0.869ns sd=0.394ns min=0.299ns max=1.326ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.123ns sd=0.197ns min=0.686ns max=1.324ns {8 <= 0.816ns, 3 <= 1.088ns, 33 <= 1.360ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBU8: 53 
        Primary reporting skew group eGRPC initial state:
          skew_group inClock/hold_func_mode: insertion delay [min=1.700, max=2.013, avg=1.886, sd=0.070], skew [0.313 vs 0.523, 100% {1.700, 2.013}] (wid=0.092 ws=0.062) (gid=1.974 gs=0.341)
        Skew group summary eGRPC initial state:
          skew_group inClock/hold_func_mode: insertion delay [min=1.700, max=2.013, avg=1.886, sd=0.070], skew [0.313 vs 0.523, 100% {1.700, 2.013}] (wid=0.092 ws=0.062) (gid=1.974 gs=0.341)
        Clock network insertion delays are now [1.700ns, 2.013ns] average 1.886ns std.dev 0.070ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
          cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
          cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.028pF, leaf=9.631pF, total=11.659pF
          wire lengths     : top=0.000um, trunk=9317.550um, leaf=43581.299um, total=52898.849um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=1.360ns count=10 avg=0.869ns sd=0.394ns min=0.299ns max=1.326ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.123ns sd=0.197ns min=0.686ns max=1.324ns {8 <= 0.816ns, 3 <= 1.088ns, 33 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBU8: 53 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group inClock/hold_func_mode: insertion delay [min=1.700, max=2.013, avg=1.886, sd=0.070], skew [0.313 vs 0.523, 100% {1.700, 2.013}] (wid=0.092 ws=0.062) (gid=1.974 gs=0.341)
        Skew group summary eGRPC after moving buffers:
          skew_group inClock/hold_func_mode: insertion delay [min=1.700, max=2.013, avg=1.886, sd=0.070], skew [0.313 vs 0.523, 100% {1.700, 2.013}] (wid=0.092 ws=0.062) (gid=1.974 gs=0.341)
        Clock network insertion delays are now [1.700ns, 2.013ns] average 1.886ns std.dev 0.070ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 289 long paths. The largest offset applied was 0.057ns
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------------------
          Skew Group                Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                    Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------------------
          inClock/hold_func_mode    1297       289       22.282%      0.057ns       2.013ns         1.956ns
          ----------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
            0.000        0.010        61
            0.010        0.020       130
            0.020        0.030        48
            0.030        0.040        33
            0.040        0.050         1
            0.050      and above      16
          -------------------------------
          
          Mean=0.019ns Median=0.016ns Std.Dev=0.013ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 18, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 36, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 18, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 18, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
          cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
          cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.028pF, leaf=9.631pF, total=11.659pF
          wire lengths     : top=0.000um, trunk=9317.550um, leaf=43581.299um, total=52898.849um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=1.360ns count=10 avg=0.869ns sd=0.394ns min=0.299ns max=1.326ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.123ns sd=0.197ns min=0.686ns max=1.324ns {8 <= 0.816ns, 3 <= 1.088ns, 33 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBU8: 53 
        Primary reporting skew group eGRPC after downsizing:
          skew_group inClock/hold_func_mode: insertion delay [min=1.700, max=2.013, avg=1.886, sd=0.070], skew [0.313 vs 0.523, 100% {1.700, 2.013}] (wid=0.092 ws=0.061) (gid=1.974 gs=0.341)
        Skew group summary eGRPC after downsizing:
          skew_group inClock/hold_func_mode: insertion delay [min=1.700, max=2.013, avg=1.886, sd=0.070], skew [0.313 vs 0.523, 100% {1.700, 2.013}] (wid=0.092 ws=0.061) (gid=1.974 gs=0.341)
        Clock network insertion delays are now [1.700ns, 2.013ns] average 1.886ns std.dev 0.070ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 54, tested: 54, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
          cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
          cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.028pF, leaf=9.631pF, total=11.659pF
          wire lengths     : top=0.000um, trunk=9317.550um, leaf=43581.299um, total=52898.849um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=1.360ns count=10 avg=0.869ns sd=0.394ns min=0.299ns max=1.326ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.123ns sd=0.197ns min=0.686ns max=1.324ns {8 <= 0.816ns, 3 <= 1.088ns, 33 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBU8: 53 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group inClock/hold_func_mode: insertion delay [min=1.700, max=2.013, avg=1.886, sd=0.070], skew [0.313 vs 0.523, 100% {1.700, 2.013}] (wid=0.092 ws=0.061) (gid=1.974 gs=0.341)
        Skew group summary eGRPC after DRV fixing:
          skew_group inClock/hold_func_mode: insertion delay [min=1.700, max=2.013, avg=1.886, sd=0.070], skew [0.313 vs 0.523, 100% {1.700, 2.013}] (wid=0.092 ws=0.061) (gid=1.974 gs=0.341)
        Clock network insertion delays are now [1.700ns, 2.013ns] average 1.886ns std.dev 0.070ns
        Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 19 insts, 38 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:07:09 mem=1400.6M) ***
Total net bbox length = 6.156e+05 (2.873e+05 3.282e+05) (ext = 2.800e+04)
Density distribution unevenness ratio = 8.605%
Move report: Detail placement moves 19 insts, mean move: 5.59 um, max move: 18.20 um
	Max move on inst (t_op/U1677): (1886.20, 1863.40) --> (1904.40, 1863.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1400.6MB
Summary Report:
Instances move: 19 (out of 11070 movable)
Instances flipped: 0
Mean displacement: 5.59 um
Max displacement: 18.20 um (Instance: t_op/U1677) (1886.2, 1863.4) -> (1904.4, 1863.4)
	Length: 4 sites, height: 1 rows, site name: standard, cell type: NOR22
Total net bbox length = 6.156e+05 (2.874e+05 3.283e+05) (ext = 2.800e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1400.6MB
*** Finished refinePlace (0:07:09 mem=1400.6M) ***
  Moved 45 and flipped 0 of 1350 clock instance(s) during refinement.
  The largest move was 1.4 microns for t_op/u_cdr/dir_m_reg.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
    cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
    cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.028pF, leaf=9.631pF, total=11.659pF
    wire lengths     : top=0.000um, trunk=9317.550um, leaf=43581.299um, total=52898.849um
  Clock DAG net violations before routing clock trees: none
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Trunk : target=1.360ns count=10 avg=0.869ns sd=0.394ns min=0.299ns max=1.326ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
    Leaf  : target=1.360ns count=44 avg=1.123ns sd=0.197ns min=0.686ns max=1.324ns {8 <= 0.816ns, 3 <= 1.088ns, 33 <= 1.360ns}
  Clock DAG library cell distribution before routing clock trees {count}:
     Bufs: CLKBU8: 53 
  Primary reporting skew group before routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=1.700, max=2.013, avg=1.886, sd=0.070], skew [0.313 vs 0.523, 100% {1.700, 2.013}] (wid=0.092 ws=0.061) (gid=1.974 gs=0.341)
  Skew group summary before routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=1.700, max=2.013, avg=1.886, sd=0.070], skew [0.313 vs 0.523, 100% {1.700, 2.013}] (wid=0.092 ws=0.061) (gid=1.974 gs=0.341)
  Clock network insertion delays are now [1.700ns, 2.013ns] average 1.886ns std.dev 0.070ns
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        54 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=54, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(::ccopt::eagl_route_clock_nets): There are 54 for routing of which 54 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70706 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11702  numIgnoredNets=11692
[NR-eGR] There are 10 clock nets ( 10 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.295000e+03um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.861000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.282253e+04um, number of vias: 34008
[NR-eGR] Layer2(MET2)(V) length: 3.549608e+05um, number of vias: 18260
[NR-eGR] Layer3(MET3)(H) length: 2.556049e+05um, number of vias: 287
[NR-eGR] Layer4(MET4)(V) length: 8.686599e+03um, number of vias: 0
[NR-eGR] Total length: 6.920747e+05um, number of vias: 52555
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.317550e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 5.600000e+00um, number of vias: 63
[NR-eGR] Layer2(MET2)(V) length: 6.618500e+02um, number of vias: 64
[NR-eGR] Layer3(MET3)(H) length: 4.603200e+03um, number of vias: 53
[NR-eGR] Layer4(MET4)(V) length: 4.046900e+03um, number of vias: 0
[NR-eGR] Total length: 9.317550e+03um, number of vias: 180
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9.317550e+03um, number of vias: 180
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1343.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1343.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70706 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 10  numPreroutedWires = 253
[NR-eGR] Read numTotalNets=11702  numIgnoredNets=11658
[NR-eGR] There are 44 clock nets ( 44 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 44 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 44 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.228900e+04um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.808000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.377313e+04um, number of vias: 35311
[NR-eGR] Layer2(MET2)(V) length: 3.674005e+05um, number of vias: 19558
[NR-eGR] Layer3(MET3)(H) length: 2.763137e+05um, number of vias: 831
[NR-eGR] Layer4(MET4)(V) length: 1.816880e+04um, number of vias: 0
[NR-eGR] Total length: 7.356560e+05um, number of vias: 55700
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.358130e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 9.506000e+02um, number of vias: 1303
[NR-eGR] Layer2(MET2)(V) length: 1.243970e+04um, number of vias: 1298
[NR-eGR] Layer3(MET3)(H) length: 2.070880e+04um, number of vias: 544
[NR-eGR] Layer4(MET4)(V) length: 9.482198e+03um, number of vias: 0
[NR-eGR] Total length: 4.358130e+04um, number of vias: 3145
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.358130e+04um, number of vias: 3145
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1343.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.18 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_31415_cimeld105_xph2app102_NUtK8l/.rgf9RkOWO
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 54 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 54 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=06/16 15:39:19, mem=1087.7M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Jun 16 15:39:19 2022
#
#WARNING (NRFL-384) Found degenerate rectangle on layer MET1 at location 16.175000 4.175000, ignoring this object.
#WARNING (NRFL-384) Found degenerate rectangle on layer MET1 at location 16.175000 4.175000, ignoring this object.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Thu Jun 16 15:39:20 2022
#
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 12121 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1119.30 (MB), peak = 1154.93 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Thu Jun 16 15:39:22 2022
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.81 (MB)
#Total memory = 1119.52 (MB)
#Peak memory = 1154.93 (MB)
#
#
#Start global routing on Thu Jun 16 15:39:22 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Jun 16 15:39:22 2022
#
#Start routing resource analysis on Thu Jun 16 15:39:22 2022
#
#Routing resource analysis is done on Thu Jun 16 15:39:22 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H        1063         783       12996    71.38%
#  MET2           V         985         730       12996    36.12%
#  MET3           H        1184         662       12996    36.77%
#  MET4           V        1039         676       12996    35.26%
#  --------------------------------------------------------------
#  Total                   4272      40.05%       51984    44.88%
#
#  54 nets (0.45%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Jun 16 15:39:22 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1120.52 (MB), peak = 1154.93 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1120.70 (MB), peak = 1154.93 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1129.91 (MB), peak = 1154.93 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1130.23 (MB), peak = 1154.93 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1130.24 (MB), peak = 1154.93 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 465 (skipped).
#Total number of selected nets for routing = 54.
#Total number of unselected nets (but routable) for routing = 11605 (skipped).
#Total number of nets in the design = 12124.
#
#11605 skipped nets do not have any wires.
#54 routable nets have only global wires.
#54 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 54               0  
#------------------------------------------------
#        Total                 54               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 54           11605  
#------------------------------------------------
#        Total                 54           11605  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  MET1         14(0.23%)   (0.23%)
#  MET2          0(0.00%)   (0.00%)
#  MET3          0(0.00%)   (0.00%)
#  MET4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total     14(0.04%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.10% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 52311 um.
#Total half perimeter of net bounding box = 28010 um.
#Total wire length on LAYER MET1 = 714 um.
#Total wire length on LAYER MET2 = 13083 um.
#Total wire length on LAYER MET3 = 24948 um.
#Total wire length on LAYER MET4 = 13566 um.
#Total number of vias = 2989
#Up-Via Summary (total 2989):
#           
#-----------------------
# MET1             1392
# MET2             1103
# MET3              494
#-----------------------
#                  2989 
#
#Total number of involved priority nets 54
#Maximum src to sink distance for priority net 1431.0
#Average of max src_to_sink distance for priority net 409.4
#Average of ave src_to_sink distance for priority net 236.7
#Max overcon = 1 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.20 (MB)
#Total memory = 1130.72 (MB)
#Peak memory = 1154.93 (MB)
#
#Finished global routing on Thu Jun 16 15:39:22 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.80 (MB), peak = 1154.93 (MB)
#Start Track Assignment.
#Done with 837 horizontal wires in 1 hboxes and 935 vertical wires in 1 hboxes.
#Done with 14 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 57258 um.
#Total half perimeter of net bounding box = 28010 um.
#Total wire length on LAYER MET1 = 4687 um.
#Total wire length on LAYER MET2 = 13461 um.
#Total wire length on LAYER MET3 = 25296 um.
#Total wire length on LAYER MET4 = 13812 um.
#Total number of vias = 2989
#Up-Via Summary (total 2989):
#           
#-----------------------
# MET1             1392
# MET2             1103
# MET3              494
#-----------------------
#                  2989 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1127.82 (MB), peak = 1154.93 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 18.15 (MB)
#Total memory = 1127.82 (MB)
#Peak memory = 1154.93 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.3% of the total area was rechecked for DRC, and 46.5% required routing.
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1162.88 (MB), peak = 1166.67 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.05 (MB), peak = 1166.67 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 54826 um.
#Total half perimeter of net bounding box = 28010 um.
#Total wire length on LAYER MET1 = 34 um.
#Total wire length on LAYER MET2 = 1994 um.
#Total wire length on LAYER MET3 = 28460 um.
#Total wire length on LAYER MET4 = 24338 um.
#Total number of vias = 4399
#Up-Via Summary (total 4399):
#           
#-----------------------
# MET1             1403
# MET2             1405
# MET3             1591
#-----------------------
#                  4399 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = 3.15 (MB)
#Total memory = 1130.99 (MB)
#Peak memory = 1166.67 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = 3.17 (MB)
#Total memory = 1131.00 (MB)
#Peak memory = 1166.67 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 45.00 (MB)
#Total memory = 1132.79 (MB)
#Peak memory = 1166.67 (MB)
#Number of warnings = 57
#Total number of warnings = 59
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jun 16 15:39:38 2022
#
% End globalDetailRoute (date=06/16 15:39:38, total cpu=0:00:18.9, real=0:00:19.0, peak res=1166.7M, current mem=1166.7M)
        NanoRoute done. (took cpu=0:00:18.9 real=0:00:18.9)
      Clock detailed routing done.
Checking guided vs. routed lengths for 54 nets...

      
      Guided max path lengths
      =======================
      
      ----------------------------------------
      From (um)    To (um)     Number of paths
      ----------------------------------------
         0.000      200.000           7
       200.000      400.000          28
       400.000      600.000          13
       600.000      800.000           5
       800.000     1000.000           0
      1000.000     1200.000           0
      1200.000     1400.000           0
      1400.000     1600.000           1
      ----------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          33
        0.000      5.000          13
        5.000     10.000           2
       10.000     15.000           3
       15.000     20.000           0
       20.000     25.000           0
       25.000     30.000           0
       30.000     35.000           3
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net t_op/CTS_160 (34 terminals)
    Guided length:  max path =   297.600um, total =  1060.901um
    Routed length:  max path =   399.000um, total =  1168.500um
    Deviation:      max path =    34.073%,  total =    10.142%

    Net t_op/CTS_199 (38 terminals)
    Guided length:  max path =   312.798um, total =  1035.799um
    Routed length:  max path =   256.400um, total =  1191.850um
    Deviation:      max path =   -18.030%,  total =    15.066%

    Net t_op/CTS_198 (36 terminals)
    Guided length:  max path =   317.798um, total =  1099.297um
    Routed length:  max path =   358.200um, total =  1199.800um
    Deviation:      max path =    12.713%,  total =     9.142%

    Net t_op/CTS_195 (36 terminals)
    Guided length:  max path =   389.400um, total =  1073.600um
    Routed length:  max path =   438.800um, total =  1188.600um
    Deviation:      max path =    12.686%,  total =    10.712%

    Net t_op/CTS_194 (33 terminals)
    Guided length:  max path =   347.700um, total =  1147.600um
    Routed length:  max path =   386.900um, total =  1254.400um
    Deviation:      max path =    11.274%,  total =     9.306%

    Net t_op/CTS_150 (29 terminals)
    Guided length:  max path =   442.200um, total =  1238.297um
    Routed length:  max path =   413.600um, total =  1376.350um
    Deviation:      max path =    -6.468%,  total =    11.149%

    Net t_op/CTS_158 (35 terminals)
    Guided length:  max path =   322.200um, total =  1102.300um
    Routed length:  max path =   294.900um, total =  1188.650um
    Deviation:      max path =    -8.473%,  total =     7.834%

    Net t_op/CTS_162 (33 terminals)
    Guided length:  max path =   588.800um, total =  1070.400um
    Routed length:  max path =   531.800um, total =  1147.050um
    Deviation:      max path =    -9.681%,  total =     7.161%

    Net t_op/CTS_170 (29 terminals)
    Guided length:  max path =   461.400um, total =  1198.398um
    Routed length:  max path =   446.100um, total =  1281.800um
    Deviation:      max path =    -3.316%,  total =     6.959%

    Net t_op/CTS_200 (34 terminals)
    Guided length:  max path =   389.000um, total =  1067.000um
    Routed length:  max path =   390.300um, total =  1135.900um
    Deviation:      max path =     0.334%,  total =     6.457%

Set FIXED routing status on 54 net(s)
Set FIXED placed status on 53 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        54 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=54, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=12070, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70706 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 54  numPreroutedWires = 5829
[NR-eGR] Read numTotalNets=11702  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 11605 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11605 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.576440e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      11( 0.13%)       0( 0.00%)   ( 0.13%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       3( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       14( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.191783e+04um, number of vias: 35364
[NR-eGR] Layer2(MET2)(V) length: 3.548047e+05um, number of vias: 19825
[NR-eGR] Layer3(MET3)(H) length: 2.805725e+05um, number of vias: 1821
[NR-eGR] Layer4(MET4)(V) length: 3.063990e+04um, number of vias: 0
[NR-eGR] Total length: 7.379348e+05um, number of vias: 57010
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.4 real=0:00:00.4)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:        54 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=54, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:19.8 real=0:00:19.8)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11362 and nets=12124 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1390.703M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
    cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
    cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.133pF, leaf=11.172pF, total=13.305pF
    wire lengths     : top=0.000um, trunk=9448.950um, leaf=45376.700um, total=54825.650um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=11, worst=[0.076ns, 0.047ns, 0.043ns, 0.038ns, 0.037ns, 0.030ns, 0.025ns, 0.022ns, 0.019ns, 0.015ns, ...]} avg=0.033ns sd=0.019ns sum=0.361ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=1.360ns count=10 avg=0.898ns sd=0.404ns min=0.314ns max=1.357ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
    Leaf  : target=1.360ns count=44 avg=1.222ns sd=0.212ns min=0.771ns max=1.436ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBU8: 53 
  Primary reporting skew group after routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=1.739, max=2.094, avg=1.953, sd=0.083], skew [0.354 vs 0.523, 100% {1.739, 2.094}] (wid=0.090 ws=0.053) (gid=2.033 gs=0.358)
  Skew group summary after routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=1.739, max=2.094, avg=1.953, sd=0.083], skew [0.354 vs 0.523, 100% {1.739, 2.094}] (wid=0.090 ws=0.053) (gid=2.033 gs=0.358)
  Clock network insertion delays are now [1.739ns, 2.094ns] average 1.953ns std.dev 0.083ns
  CCOpt::Phase::Routing done. (took cpu=0:00:20.0 real=0:00:20.0)
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 54, tested: 54, violation detected: 11, violation ignored (due to small violation): 0, cannot run: 0, attempted: 11, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0 (0.0%)
    trunk              0                    0           0            0                    0                  0 (0.0%)
    leaf              11 (100.0%)           0           0            0                    0                 11 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total             11 (100%)      -           -            -                           0 (100%)          11 (100%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 11, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.133pF, leaf=11.172pF, total=13.305pF
      wire lengths     : top=0.000um, trunk=9448.950um, leaf=45376.700um, total=54825.650um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=11, worst=[0.076ns, 0.047ns, 0.043ns, 0.038ns, 0.037ns, 0.030ns, 0.025ns, 0.022ns, 0.019ns, 0.015ns, ...]} avg=0.033ns sd=0.019ns sum=0.361ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=1.360ns count=10 avg=0.898ns sd=0.404ns min=0.314ns max=1.357ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.222ns sd=0.212ns min=0.771ns max=1.436ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group inClock/hold_func_mode: insertion delay [min=1.739, max=2.094, avg=1.953, sd=0.083], skew [0.354 vs 0.523, 100% {1.739, 2.094}] (wid=0.090 ws=0.053) (gid=2.033 gs=0.358)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group inClock/hold_func_mode: insertion delay [min=1.739, max=2.094, avg=1.953, sd=0.083], skew [0.354 vs 0.523, 100% {1.739, 2.094}] (wid=0.090 ws=0.053) (gid=2.033 gs=0.358)
    Clock network insertion delays are now [1.739ns, 2.094ns] average 1.953ns std.dev 0.083ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 54, tested: 54, violation detected: 11, violation ignored (due to small violation): 0, cannot run: 0, attempted: 11, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0 (0.0%)
    trunk              0                    0           0            0                    0                  0 (0.0%)
    leaf              11 (100.0%)           0           0            0                    0                 11 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total             11 (100%)      -           -            -                           0 (100%)          11 (100%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 11, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.133pF, leaf=11.172pF, total=13.305pF
      wire lengths     : top=0.000um, trunk=9448.950um, leaf=45376.700um, total=54825.650um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=11, worst=[0.076ns, 0.047ns, 0.043ns, 0.038ns, 0.037ns, 0.030ns, 0.025ns, 0.022ns, 0.019ns, 0.015ns, ...]} avg=0.033ns sd=0.019ns sum=0.361ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=1.360ns count=10 avg=0.898ns sd=0.404ns min=0.314ns max=1.357ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.222ns sd=0.212ns min=0.771ns max=1.436ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=1.739, max=2.094, avg=1.953, sd=0.083], skew [0.354 vs 0.523, 100% {1.739, 2.094}] (wid=0.090 ws=0.053) (gid=2.033 gs=0.358)
    Skew group summary PostConditioning after DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=1.739, max=2.094, avg=1.953, sd=0.083], skew [0.354 vs 0.523, 100% {1.739, 2.094}] (wid=0.090 ws=0.053) (gid=2.033 gs=0.358)
    Clock network insertion delays are now [1.739ns, 2.094ns] average 1.953ns std.dev 0.083ns
    Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 54, nets tested: 54, nets violation detected: 11, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 11, nets unsuccessful: 11, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
      cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.133pF, leaf=11.172pF, total=13.305pF
      wire lengths     : top=0.000um, trunk=9448.950um, leaf=45376.700um, total=54825.650um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=11, worst=[0.076ns, 0.047ns, 0.043ns, 0.038ns, 0.037ns, 0.030ns, 0.025ns, 0.022ns, 0.019ns, 0.015ns, ...]} avg=0.033ns sd=0.019ns sum=0.361ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=1.360ns count=10 avg=0.898ns sd=0.404ns min=0.314ns max=1.357ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.222ns sd=0.212ns min=0.771ns max=1.436ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBU8: 53 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=1.739, max=2.094, avg=1.953, sd=0.083], skew [0.354 vs 0.523, 100% {1.739, 2.094}] (wid=0.090 ws=0.053) (gid=2.033 gs=0.358)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=1.739, max=2.094, avg=1.953, sd=0.083], skew [0.354 vs 0.523, 100% {1.739, 2.094}] (wid=0.090 ws=0.053) (gid=2.033 gs=0.358)
    Clock network insertion delays are now [1.739ns, 2.094ns] average 1.953ns std.dev 0.083ns
    Buffering to fix DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:07:30 mem=1451.0M) ***
Total net bbox length = 6.156e+05 (2.874e+05 3.283e+05) (ext = 2.800e+04)
Density distribution unevenness ratio = 8.605%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1451.0MB
Summary Report:
Instances move: 0 (out of 11070 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.156e+05 (2.874e+05 3.283e+05) (ext = 2.800e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1451.0MB
*** Finished refinePlace (0:07:31 mem=1451.0M) ***
    Moved 45 and flipped 0 of 1350 clock instance(s) during refinement.
    The largest move was 1.4 microns for t_op/u_cdr/dir_m_reg.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
    Set dirty flag on 16 insts, 32 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11362 and nets=12124 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1390.703M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:        54 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=54, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.3 real=0:00:01.3)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        53      4823.000       0.530
  Inverters                       0         0.000       0.000
  Integrated Clock Gates          0         0.000       0.000
  Non-Integrated Clock Gates      0         0.000       0.000
  Clock Logic                     0         0.000       0.000
  All                            53      4823.000       0.530
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      9448.950
  Leaf      45376.700
  Total     54825.650
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate     Wire      Total
  ----------------------------------
  Top      0.000     0.000     0.000
  Trunk    0.530     2.133     2.663
  Leaf     5.188    11.172    16.360
  Total    5.718    13.305    19.023
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  1297     5.188     0.004       0.000      0.004    0.004
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        11       0.033       0.019      0.361    [0.076, 0.047, 0.043, 0.038, 0.037, 0.030, 0.025, 0.022, 0.019, 0.015, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                   Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       1.360      10       0.898       0.404      0.314    1.357    {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}                  -
  Leaf        1.360      44       1.222       0.212      0.771    1.436    {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns}    {10 <= 1.428ns, 1 > 1.428ns}
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CLKBU8    buffer     53       4823.000
  ---------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    inClock/hold_func_mode    1.739     2.094     0.354       0.523         0.053           0.024           1.953        0.083     100% {1.739, 2.094}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    inClock/hold_func_mode    1.739     2.094     0.354       0.523         0.053           0.024           1.953        0.083     100% {1.739, 2.094}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [1.739ns, 2.094ns] average 1.953ns std.dev 0.083ns
  
  Found a total of 370 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------------------------------
  Half corner            Violation  Slew    Slew      Dont   Ideal  Target         Pin
                         amount     target  achieved  touch  net?   source         
                                                      net?                         
  -----------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    0.076    1.360    1.436    N      N      auto computed  t_op/u_cordic/I_reg[0]/C
  corner_max:setup.late    0.076    1.360    1.436    N      N      auto computed  t_op/u_cordic/I_reg[1]/C
  corner_max:setup.late    0.076    1.360    1.436    N      N      auto computed  t_op/u_cordic/Q_reg[0]/C
  corner_max:setup.late    0.076    1.360    1.436    N      N      auto computed  t_op/u_decoder/fir_filter/o_Q_postfilter_reg[3]/C
  corner_max:setup.late    0.076    1.360    1.436    N      N      auto computed  t_op/u_cordic/mycordic/present_Q_table_reg[0][3]/C
  corner_max:setup.late    0.076    1.360    1.436    N      N      auto computed  t_op/u_cordic/mycordic/present_Q_table_reg[0][4]/C
  corner_max:setup.late    0.076    1.360    1.436    N      N      auto computed  t_op/u_cordic/mycordic/present_I_table_reg[0][3]/C
  corner_max:setup.late    0.076    1.360    1.436    N      N      auto computed  t_op/u_cordic/mycordic/present_I_table_reg[0][4]/C
  corner_max:setup.late    0.076    1.360    1.436    N      N      auto computed  t_op/u_cordic/mycordic/present_Q_table_reg[0][5]/C
  corner_max:setup.late    0.076    1.360    1.436    N      N      auto computed  t_op/u_cordic/mycordic/present_Q_table_reg[0][6]/C
  -----------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1487.67)
Total number of fetched objects 12641
Total number of fetched objects 12641
End delay calculation. (MEM=1528.57 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1528.57 CPU=0:00:00.4 REAL=0:00:01.0)
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 1.95252
	 Executing: set_clock_latency -source -early -max -rise -1.95252 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 1.95252
	 Executing: set_clock_latency -source -late -max -rise -1.95252 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 1.96507
	 Executing: set_clock_latency -source -early -max -fall -1.96507 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 1.96507
	 Executing: set_clock_latency -source -late -max -fall -1.96507 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.466326
	 Executing: set_clock_latency -source -early -min -rise -0.466326 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.466326
	 Executing: set_clock_latency -source -late -min -rise -0.466326 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.479387
	 Executing: set_clock_latency -source -early -min -fall -0.479387 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.479387
	 Executing: set_clock_latency -source -late -min -fall -0.479387 [get_pins io_inClock/Y]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
  cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
  cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
  sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
  wire capacitance : top=0.000pF, trunk=2.133pF, leaf=11.172pF, total=13.305pF
  wire lengths     : top=0.000um, trunk=9448.950um, leaf=45376.700um, total=54825.650um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=11, worst=[0.076ns, 0.047ns, 0.043ns, 0.038ns, 0.037ns, 0.030ns, 0.025ns, 0.022ns, 0.019ns, 0.015ns, ...]} avg=0.033ns sd=0.019ns sum=0.361ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=1.360ns count=10 avg=0.898ns sd=0.404ns min=0.314ns max=1.357ns {3 <= 0.544ns, 3 <= 1.088ns, 4 <= 1.360ns}
  Leaf  : target=1.360ns count=44 avg=1.222ns sd=0.212ns min=0.771ns max=1.436ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBU8: 53 
Primary reporting skew group after update timingGraph:
  skew_group inClock/hold_func_mode: insertion delay [min=1.739, max=2.094, avg=1.953, sd=0.083], skew [0.354 vs 0.523, 100% {1.739, 2.094}] (wid=0.090 ws=0.053) (gid=2.033 gs=0.358)
Skew group summary after update timingGraph:
  skew_group inClock/hold_func_mode: insertion delay [min=1.739, max=2.094, avg=1.953, sd=0.083], skew [0.354 vs 0.523, 100% {1.739, 2.094}] (wid=0.090 ws=0.053) (gid=2.033 gs=0.358)
Clock network insertion delays are now [1.739ns, 2.094ns] average 1.953ns std.dev 0.083ns
Logging CTS constraint violations...
  Clock tree inClock has 11 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 36 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L2_35 (a lib_cell CLKBU8) at (1221.200,1265.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cordic/mycordic/present_I_table_reg[0][4]/C with a slew time target of 1.360ns. Achieved a slew time of 1.436ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 38 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L2_39 (a lib_cell CLKBU8) at (1219.800,1434.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cordic/mycordic/present_I_table_reg[1][4]/C with a slew time target of 1.360ns. Achieved a slew time of 1.407ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 29 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L2_19 (a lib_cell CLKBU8) at (1697.200,719.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[14]/C with a slew time target of 1.360ns. Achieved a slew time of 1.403ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 36 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L2_38 (a lib_cell CLKBU8) at (1292.600,1590.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cordic/mycordic/present_Q_table_reg[2][0]/C with a slew time target of 1.360ns. Achieved a slew time of 1.398ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 33 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L2_34 (a lib_cell CLKBU8) at (946.800,1668.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_inFIFO/FIFO_reg[7][0]/C with a slew time target of 1.360ns. Achieved a slew time of 1.397ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 29 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L2_1 (a lib_cell CLKBU8) at (672.400,940.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cdr/div1/o_nb_P_reg[4]/C with a slew time target of 1.360ns. Achieved a slew time of 1.390ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 37 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L2_21 (a lib_cell CLKBU8) at (710.200,1369.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cordic/mycordic/present_C_table_reg[2][2]/C with a slew time target of 1.360ns. Achieved a slew time of 1.385ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 33 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L2_12 (a lib_cell CLKBU8) at (1149.800,992.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_coder/i_reg[19]/C with a slew time target of 1.360ns. Achieved a slew time of 1.382ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 32 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L2_37 (a lib_cell CLKBU8) at (1022.400,1447.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cordic/my_rotation/present_angle_reg[0][3]/C with a slew time target of 1.360ns. Achieved a slew time of 1.379ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 32 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L2_41 (a lib_cell CLKBU8) at (1137.200,1161.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cdr/dec1/cnt_dec/cnt_reg[3]/C with a slew time target of 1.360ns. Achieved a slew time of 1.375ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 35 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L2_8 (a lib_cell CLKBU8) at (839.000,966.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/CTS_ccl_a_BUF_inClock_G0_L2_8/Q with a slew time target of 1.360ns. Achieved a slew time of 1.369ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.2 real=0:00:01.2)
Copying last skew targets (including wire skew targets) from inClock/hold_func_mode to inClock/setup_func_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from inClock/hold_func_mode to inClock/setup_func_mode (the duplicate skew group).
Runtime done. (took cpu=0:00:35.4 real=0:00:35.4)
Runtime Summary
===============
Clock Runtime:  (35%) Core CTS          12.60 (Init 0.64, Construction 8.74, Implementation 1.23, eGRPC 0.56, PostConditioning 0.95, Other 0.47)
Clock Runtime:  (62%) CTS services      22.02 (RefinePlace 0.93, EarlyGlobalClock 0.82, NanoRoute 18.86, ExtractRC 0.26, TimingAnalysis 1.16)
Clock Runtime:   (2%) Other CTS          0.73 (Init 0.38, CongRepair 0.36)
Clock Runtime: (100%) Total             35.35

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-1007       11  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 17 warning(s), 0 error(s)

#% End ccopt_design (date=06/16 15:39:41, total cpu=0:00:35.4, real=0:00:35.0, peak res=1179.4M, current mem=1179.4M)
<CMD> report_timing
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1518.88)
Total number of fetched objects 12641
End delay calculation. (MEM=1519.01 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1519.01 CPU=0:00:01.4 REAL=0:00:01.0)
Path 1: VIOLATED Setup Check with Pin t_op/u_cordic/mycordic/present_ANGLE_
table_reg[5][15]/C 
Endpoint:   t_op/u_cordic/mycordic/present_ANGLE_table_reg[5][15]/D (v) checked 
with  leading edge of 'inClock'
Beginpoint: t_op/u_cordic/mycordic/present_ANGLE_table_reg[4][0]/QN (v) 
triggered by  leading edge of 'inClock'
Path Groups: {reg2reg}
Analysis View: setup_func_max
Other End Arrival Time         -0.208
- Setup                         0.001
+ Phase Shift                  20.000
- Uncertainty                  10.000
= Required Time                 9.791
- Arrival Time                 10.417
= Slack Time                   -0.626
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.125
     = Beginpoint Arrival Time       0.125
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | t_op/u_cordic/mycordic/present_ANGLE_table_reg[4][ | C ^         |        |       |   0.125 |   -0.501 | 
     | 0]                                                 |             |        |       |         |          | 
     | t_op/u_cordic/mycordic/present_ANGLE_table_reg[4][ | C ^ -> QN v | DF3    | 1.840 |   1.965 |    1.339 | 
     | 0]                                                 |             |        |       |         |          | 
     | t_op/U2059                                         | A v -> Q ^  | NOR22  | 0.348 |   2.312 |    1.687 | 
     | t_op/U2222                                         | A ^ -> Q v  | NOR21  | 0.425 |   2.737 |    2.112 | 
     | t_op/FE_OFC260_n436                                | A v -> Q ^  | INV3   | 0.279 |   3.016 |    2.391 | 
     | t_op/U2306                                         | A ^ -> Q v  | NOR22  | 0.256 |   3.273 |    2.647 | 
     | t_op/U2305                                         | A v -> Q ^  | INV3   | 0.248 |   3.521 |    2.895 | 
     | t_op/U2224                                         | A ^ -> Q v  | NOR22  | 0.266 |   3.787 |    3.161 | 
     | t_op/U2223                                         | A v -> Q ^  | INV3   | 0.244 |   4.031 |    3.405 | 
     | t_op/U2308                                         | A ^ -> Q v  | NOR22  | 0.270 |   4.300 |    3.675 | 
     | t_op/U2307                                         | A v -> Q ^  | INV3   | 0.243 |   4.543 |    3.917 | 
     | t_op/U2226                                         | A ^ -> Q v  | NOR22  | 0.262 |   4.806 |    4.180 | 
     | t_op/U2225                                         | A v -> Q ^  | INV3   | 0.249 |   5.055 |    4.429 | 
     | t_op/U2228                                         | A ^ -> Q v  | NOR22  | 0.264 |   5.319 |    4.694 | 
     | t_op/U2227                                         | A v -> Q ^  | INV3   | 0.256 |   5.576 |    4.950 | 
     | t_op/U2310                                         | A ^ -> Q v  | NOR22  | 0.268 |   5.844 |    5.219 | 
     | t_op/U2309                                         | A v -> Q ^  | INV3   | 0.260 |   6.104 |    5.478 | 
     | t_op/U2312                                         | A ^ -> Q v  | NOR22  | 0.282 |   6.386 |    5.760 | 
     | t_op/U2311                                         | A v -> Q ^  | INV3   | 0.255 |   6.641 |    6.015 | 
     | t_op/U2314                                         | A ^ -> Q v  | NOR22  | 0.271 |   6.912 |    6.286 | 
     | t_op/U2313                                         | A v -> Q ^  | INV3   | 0.254 |   7.166 |    6.540 | 
     | t_op/U2316                                         | A ^ -> Q v  | NOR22  | 0.274 |   7.439 |    6.814 | 
     | t_op/U2315                                         | A v -> Q ^  | INV3   | 0.241 |   7.680 |    7.055 | 
     | t_op/U2318                                         | A ^ -> Q v  | NOR22  | 0.274 |   7.954 |    7.328 | 
     | t_op/U2317                                         | A v -> Q ^  | INV3   | 0.266 |   8.220 |    7.594 | 
     | t_op/U2320                                         | A ^ -> Q v  | NOR22  | 0.289 |   8.509 |    7.883 | 
     | t_op/U2319                                         | A v -> Q ^  | INV3   | 0.261 |   8.770 |    8.144 | 
     | t_op/U2359                                         | A ^ -> Q v  | NOR22  | 0.268 |   9.038 |    8.413 | 
     | t_op/U2358                                         | A v -> Q ^  | INV3   | 0.241 |   9.280 |    8.654 | 
     | t_op/U2480                                         | A ^ -> Q v  | XNR22  | 0.572 |   9.851 |    9.226 | 
     | t_op/U2478                                         | C v -> Q ^  | AOI222 | 0.326 |  10.178 |    9.552 | 
     | t_op/U2477                                         | A ^ -> Q v  | INV3   | 0.238 |  10.415 |    9.790 | 
     | t_op/u_cordic/mycordic/present_ANGLE_table_reg[5][ | D v         | DF3    | 0.001 |  10.417 |    9.791 | 
     | 15]                                                |             |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 

<CMD> setAnalysisMode -checkType hold
<CMD> report_timing
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1518.88)
*** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
Total number of fetched objects 12641
End delay calculation. (MEM=1519.01 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1519.01 CPU=0:00:01.3 REAL=0:00:02.0)
Path 1: MET Hold Check with Pin t_op/u_outFIFO/os1/dff1/s_qout_reg/C 
Endpoint:   t_op/u_outFIFO/os1/dff1/s_qout_reg/D (^) checked with  leading edge 
of 'inClock'
Beginpoint: in_outFIFO_inReadEnable              (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: hold_func_min
Other End Arrival Time         -0.003
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.010
  Arrival Time                  0.188
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |            Arc            |  Cell  | Delay | Arrival | Required | 
     |                                    |                           |        |       |  Time   |   Time   | 
     |------------------------------------+---------------------------+--------+-------+---------+----------| 
     |                                    | in_outFIFO_inReadEnable ^ |        |       |   0.000 |   -0.178 | 
     | io_outFIFO_inReadEnable            | PAD ^ -> Y ^              | ITP    | 0.073 |   0.073 |   -0.105 | 
     | t_op/U4230                         | B ^ -> Q v                | NAND22 | 0.028 |   0.101 |   -0.076 | 
     | t_op/U4229                         | A v -> Q ^                | INV3   | 0.086 |   0.188 |    0.010 | 
     | t_op/u_outFIFO/os1/dff1/s_qout_reg | D ^                       | DF3    | 0.000 |   0.188 |    0.010 | 
     +------------------------------------------------------------------------------------------------------+ 

<CMD> setAnalysisMode -checkType setup
<CMD> setEdit -layer_horizontal MET1
<CMD> setEdit -layer_horizontal MET3
<CMD> setEdit -layer_vertical MET2
<CMD> setEdit -layer_vertical MET4
<CMD> setEdit -spacing 0.45 -layer MET1
<CMD> setEdit -spacing 0.5 -layer MET2
<CMD> setEdit -spacing 0.6 -layer MET3
<CMD> setEdit -spacing 0.6 -layer MET4
<CMD> setMetalFill -gapSpacing 0.45 -layer MET1
<CMD> setMetalFill -gapSpacing 0.5 -layer MET2
<CMD> setMetalFill -gapSpacing 0.6 -layer MET3
<CMD> setMetalFill -gapSpacing 0.6 -layer MET4
<CMD> setFillerMode -core {FILLANT1 FILLANT2 FILLANT5 FILLANT10 FILLANT25} -preserveUserOrder true
<CMD> addFiller -cell FILL25 FILL10 FILL5 FILL2 FILL1 -prefix FILLER -fitGap
**WARN: (IMPSP-5168):	Switch off cellFirst and preserveUserOrder since '-fitGap' option is on.
*INFO: Adding fillers to top-module.
*INFO:   Added 75 filler insts (cell FILL25 / prefix FILLER).
*INFO:   Added 1762 filler insts (cell FILL10 / prefix FILLER).
*INFO:   Added 4427 filler insts (cell FILL5 / prefix FILLER).
*INFO:   Added 8643 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 4510 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 19417 filler insts added - prefix FILLER (CPU: 0:00:00.4).
For 19417 new insts, *** Applied 7 GNC rules (cpu = 0:00:00.0)
<CMD> addIoFiller -cell PERI_SPACER_100_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_100_P' on top side.
Added 0 of filler cell 'PERI_SPACER_100_P' on left side.
Added 0 of filler cell 'PERI_SPACER_100_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_100_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_50_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_50_P' on top side.
Added 0 of filler cell 'PERI_SPACER_50_P' on left side.
Added 0 of filler cell 'PERI_SPACER_50_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_50_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_20_P -prefix pfill
Added 26 of filler cell 'PERI_SPACER_20_P' on top side.
Added 26 of filler cell 'PERI_SPACER_20_P' on left side.
Added 26 of filler cell 'PERI_SPACER_20_P' on bottom side.
Added 26 of filler cell 'PERI_SPACER_20_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_10_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_10_P' on top side.
Added 0 of filler cell 'PERI_SPACER_10_P' on left side.
Added 0 of filler cell 'PERI_SPACER_10_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_10_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_5_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_5_P' on top side.
Added 0 of filler cell 'PERI_SPACER_5_P' on left side.
Added 0 of filler cell 'PERI_SPACER_5_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_5_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_2_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_2_P' on top side.
Added 0 of filler cell 'PERI_SPACER_2_P' on left side.
Added 0 of filler cell 'PERI_SPACER_2_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_2_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_1_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_1_P' on top side.
Added 0 of filler cell 'PERI_SPACER_1_P' on left side.
Added 0 of filler cell 'PERI_SPACER_1_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_1_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_01_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_01_P' on top side.
Added 0 of filler cell 'PERI_SPACER_01_P' on left side.
Added 0 of filler cell 'PERI_SPACER_01_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_01_P' on right side.
<CMD> pan -18.502 -2.635
<CMD> pan -9.017 -12.530
<CMD> pan -17.331 -16.862
<CMD> pan 14.097 -6.329
<CMD> pan 6.077 -10.968
<CMD> pan -4.711 -9.493
<CMD> pan -21.361 -7.228
<CMD> pan -21.935 -5.573
<CMD> pan -24.381 -0.036
<CMD> saveDesign dbs/pnr_after_fillers_16_06_15h41
#% Begin save design ... (date=06/16 15:41:30, mem=1179.2M)
% Begin Save netlist data ... (date=06/16 15:41:30, mem=1179.5M)
Writing Binary DB to dbs/pnr_after_fillers_16_06_15h41.dat/top_io.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/16 15:41:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.5M, current mem=1179.5M)
% Begin Save AAE data ... (date=06/16 15:41:30, mem=1179.5M)
Saving AAE Data ...
% End Save AAE data ... (date=06/16 15:41:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.5M, current mem=1179.5M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'setup_func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'setup_func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'hold_func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'hold_func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
% Begin Save clock tree data ... (date=06/16 15:41:30, mem=1179.5M)
% End Save clock tree data ... (date=06/16 15:41:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.5M, current mem=1179.5M)
Saving preference file dbs/pnr_after_fillers_16_06_15h41.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/16 15:41:30, mem=1180.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/16 15:41:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.0M, current mem=1180.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/16 15:41:30, mem=1180.0M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/16 15:41:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.0M, current mem=1180.0M)
% Begin Save routing data ... (date=06/16 15:41:30, mem=1180.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1504.8M) ***
% End Save routing data ... (date=06/16 15:41:31, total cpu=0:00:00.1, real=0:00:01.0, peak res=1180.0M, current mem=1180.0M)
Saving property file dbs/pnr_after_fillers_16_06_15h41.dat/top_io.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1504.8M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/16 15:41:31, mem=1180.1M)
% End Save power constraints data ... (date=06/16 15:41:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.1M, current mem=1180.1M)
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
Generated self-contained design pnr_after_fillers_16_06_15h41.dat
#% End save design ... (date=06/16 15:41:31, total cpu=0:00:00.8, real=0:00:01.0, peak res=1180.1M, current mem=1145.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           4  The constraint mode of this inactive vie...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setOptMode -usefulSkewPostRoute true
<CMD> setEdit -layer_horizontal MET1
<CMD> setEdit -layer_horizontal MET3
<CMD> setEdit -layer_vertical MET2
<CMD> setEdit -layer_vertical MET4
<CMD> setEdit -spacing 0.45 -layer MET1
<CMD> setEdit -spacing 0.5 -layer MET2
<CMD> setEdit -spacing 0.6 -layer MET3
<CMD> setEdit -spacing 0.6 -layer MET4
<CMD> setMetalFill -gapSpacing 0.45 -layer MET1
<CMD> setMetalFill -gapSpacing 0.5 -layer MET2
<CMD> setMetalFill -gapSpacing 0.6-layer MET3

Usage: setMetalFill [-help] [-activeSpacing <float>] [-borderSpacing <float>] [-decrement <float>] [-diagOffset {x y}] [-externalDensity <float>] [-gapSpacing <float>] [-honorLefValue] [-iterationName <string>] [-layer <string>]
                    [-maxDensity <float>] [-maxLength <float>] [-maxUnionDensityToAboveLayer <float>] [-maxWidth <float>] [-minDensity <float>] [-minLength <float>] [-minUnionDensityToAboveLayer <float>] [-minWidth <float>] [-opc]
                    [-opcActiveSpacing <float>] [-preferredDensity <float>] [-regular] [-windowSize {x y}] [-windowStep {x y}]

**ERROR: (IMPTCM-4):	The value "0.6-layer" specified for the float type of argument "-gapSpacing" is not a valid float. Review the command specification and remove the argument or specify a legal value.

<CMD> setMetalFill -gapSpacing 0.6-layer MET4

Usage: setMetalFill [-help] [-activeSpacing <float>] [-borderSpacing <float>] [-decrement <float>] [-diagOffset {x y}] [-externalDensity <float>] [-gapSpacing <float>] [-honorLefValue] [-iterationName <string>] [-layer <string>]
                    [-maxDensity <float>] [-maxLength <float>] [-maxUnionDensityToAboveLayer <float>] [-maxWidth <float>] [-minDensity <float>] [-minLength <float>] [-minUnionDensityToAboveLayer <float>] [-minWidth <float>] [-opc]
                    [-opcActiveSpacing <float>] [-preferredDensity <float>] [-regular] [-windowSize {x y}] [-windowStep {x y}]

**ERROR: (IMPTCM-4):	The value "0.6-layer" specified for the float type of argument "-gapSpacing" is not a valid float. Review the command specification and remove the argument or specify a legal value.

<CMD> setMetalFill -gapSpacing 0.6 -layer MET3
<CMD> setMetalFill -gapSpacing 0.6 -layer MET4
<CMD> route_opt_design
GigaOpt running with 1 threads.
*** route_opt_design [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:50.0/0:20:47.0 (0.4), mem = 1369.0M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**INFO: Enabling RouteOpt flow.
Switching SI Aware to true by default in postroute mode   
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1171.8M, totSessionCpu=0:07:53 **
#Created 458 library cell signatures
#Created 12124 NETS and 0 SPECIALNETS signatures
#Created 30883 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.37 (MB), peak = 1185.45 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.38 (MB), peak = 1185.45 (MB)

**ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

Info: Destroy the CCOpt slew target map.
*** route_opt_design [finish] : cpu/real = 0:00:03.1/0:00:03.0 (1.0), totSession cpu/real = 0:07:53.1/0:20:50.0 (0.4), mem = 1403.8M

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> route_opt_design
GigaOpt running with 1 threads.
*** route_opt_design [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:56.4/0:21:31.0 (0.4), mem = 1403.8M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**INFO: Enabling RouteOpt flow.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1174.1M, totSessionCpu=0:07:59 **
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
setExtractRCMode -engine postRoute -reduce 0.0 -coupled true
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.92 (MB), peak = 1185.45 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1405.8M, init mem=1405.8M)
*info: Placed = 30727          (Fixed = 293)
*info: Unplaced = 0           
Placement Density:100.00%(2201472/2201472)
Placement Density (including fixed std cells):100.00%(2210208/2210208)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1405.8M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (54) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1405.8M) ***
#Start route 54 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Jun 16 15:43:22 2022
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Thu Jun 16 15:43:22 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 12121 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1189.02 (MB), peak = 1189.59 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#17 routed nets are extracted.
#37 routed net(s) are imported.
#12070 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 12124.
#
#
#Finished routing data preparation on Thu Jun 16 15:43:23 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.18 (MB)
#Total memory = 1189.18 (MB)
#Peak memory = 1189.59 (MB)
#
#
#Start global routing on Thu Jun 16 15:43:23 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.19 (MB)
#Total memory = 1189.19 (MB)
#Peak memory = 1189.59 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 25.8% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 0
#19537 out of 30883 instances (63.3%) need to be verified(marked ipoed), dirty area=32.3%.
#   number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1223.71 (MB), peak = 1232.83 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1223.71 (MB), peak = 1232.83 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 54826 um.
#Total half perimeter of net bounding box = 28010 um.
#Total wire length on LAYER MET1 = 34 um.
#Total wire length on LAYER MET2 = 1994 um.
#Total wire length on LAYER MET3 = 28460 um.
#Total wire length on LAYER MET4 = 24338 um.
#Total number of vias = 4399
#Up-Via Summary (total 4399):
#           
#-----------------------
# MET1             1403
# MET2             1405
# MET3             1591
#-----------------------
#                  4399 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 9.40 (MB)
#Total memory = 1198.59 (MB)
#Peak memory = 1232.83 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 9.40 (MB)
#Total memory = 1198.59 (MB)
#Peak memory = 1232.83 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:12
#Increased memory = 8.16 (MB)
#Total memory = 1186.12 (MB)
#Peak memory = 1232.83 (MB)
#Number of warnings = 44
#Total number of warnings = 105
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jun 16 15:43:34 2022
#
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.16 (MB), peak = 1232.83 (MB)

globalRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalRoute on Thu Jun 16 15:43:34 2022
#
#Generating timing data, please wait...
#11702 total nets, 54 already routed, 54 will ignore in trialRoute
#Reporting timing...
Total number of fetched objects 12641
End delay calculation. (MEM=1491.39 CPU=0:00:01.3 REAL=0:00:02.0)
#Normalized TNS: 1000.00 20.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1214.20 (MB), peak = 1232.83 (MB)
#Library Standard Delay: 141.70ps
#Slack threshold: 283.40ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.38 (MB), peak = 1232.83 (MB)
#Stage 3: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1219.10 (MB), peak = 1232.83 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1223.59 (MB), peak = 1232.83 (MB)
#
#*** Enable low timing-driven effort with mode 0.
#Dump tif for version 2.1
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'setup_func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'setup_func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'hold_func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'hold_func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
top_io
top_io
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1163.20 (MB), peak = 1232.83 (MB)
#Done generating timing data.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_31415.tif.gz ...
#Read in timing information for 44 ports, 11113 instances from timing file .timing_file_31415.tif.gz.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Thu Jun 16 15:43:40 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 12121 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.85 (MB), peak = 1232.83 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.77 (MB), peak = 1232.83 (MB)
#Merging special wires...
#
#Finished routing data preparation on Thu Jun 16 15:43:40 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 1185.86 (MB)
#Peak memory = 1232.83 (MB)
#
#
#Start global routing on Thu Jun 16 15:43:41 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Jun 16 15:43:41 2022
#
#Start routing resource analysis on Thu Jun 16 15:43:41 2022
#
#Routing resource analysis is done on Thu Jun 16 15:43:41 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H         952         894       12996    89.62%
#  MET2           V         880         835       12996    49.12%
#  MET3           H        1090         756       12996    48.51%
#  MET4           V         932         783       12996    48.25%
#  --------------------------------------------------------------
#  Total                   3854      45.92%       51984    58.87%
#
#  54 nets (0.45%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Jun 16 15:43:41 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.80 (MB), peak = 1232.83 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.80 (MB), peak = 1232.83 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1218.43 (MB), peak = 1232.83 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1223.29 (MB), peak = 1232.83 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1224.22 (MB), peak = 1232.83 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 465 (skipped).
#Total number of routable nets = 11659.
#Total number of nets in the design = 12124.
#
#11605 routable nets have only global wires.
#54 routable nets have only detail routed wires.
#54 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           11605  
#-----------------------------
#        Total           11605  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 54           11605  
#------------------------------------------------
#        Total                 54           11605  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  MET1          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  MET2          5(0.08%)      1(0.02%)      1(0.02%)   (0.11%)
#  MET3         11(0.16%)      0(0.00%)      0(0.00%)   (0.16%)
#  MET4          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     16(0.07%)      1(0.00%)      1(0.00%)   (0.08%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.11% H + 0.05% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 697846 um.
#Total half perimeter of net bounding box = 685373 um.
#Total wire length on LAYER MET1 = 1378 um.
#Total wire length on LAYER MET2 = 292151 um.
#Total wire length on LAYER MET3 = 331826 um.
#Total wire length on LAYER MET4 = 72490 um.
#Total number of vias = 52724
#Up-Via Summary (total 52724):
#           
#-----------------------
# MET1            32683
# MET2            17667
# MET3             2374
#-----------------------
#                 52724 
#
#Total number of involved regular nets 1177
#Maximum src to sink distance  1930.3
#Average of max src_to_sink distance  217.4
#Average of ave src_to_sink distance  156.1
#Max overcon = 3 tracks.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.16%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 38.37 (MB)
#Total memory = 1224.22 (MB)
#Peak memory = 1232.83 (MB)
#
#Finished global routing on Thu Jun 16 15:43:43 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1207.80 (MB), peak = 1232.83 (MB)
#Start Track Assignment.
#Done with 10528 horizontal wires in 1 hboxes and 12374 vertical wires in 1 hboxes.
#Done with 2458 horizontal wires in 1 hboxes and 2818 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# MET1        1355.00 	  0.00%  	  0.00% 	  0.00%
# MET2      284908.51 	  0.09%  	  0.00% 	  0.03%
# MET3      289322.81 	  0.13%  	  0.00% 	  0.00%
# MET4       47978.80 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      623565.13  	  0.10% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 745240 um.
#Total half perimeter of net bounding box = 685373 um.
#Total wire length on LAYER MET1 = 42607 um.
#Total wire length on LAYER MET2 = 285487 um.
#Total wire length on LAYER MET3 = 344218 um.
#Total wire length on LAYER MET4 = 72928 um.
#Total number of vias = 52724
#Up-Via Summary (total 52724):
#           
#-----------------------
# MET1            32683
# MET2            17667
# MET3             2374
#-----------------------
#                 52724 
#
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_best /softl1/AMS_410_ISR15/assura/c35b4/c35b4_thick/RCX-best/qrcTechFile -25.000000 (real) 
#Corner rc_worst /softl1/AMS_410_ISR15/assura/c35b4/c35b4_thick/RCX-worst/qrcTechFile 125.000000 (real) 
#Layer met4 does not exist in nanoroute.
#poly2 -> MET1 (1)
#met1 -> MET2 (2)
#met2 -> MET3 (3)
#met3 -> MET4 (4)
#Layer met4 does not exist in nanoroute.
#SADV_On
# Corner(s) : 
#rc_best [-25.00] 
#rc_worst [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : -25.000000
# Ref. Temp   : 27.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 27.000000
#SADV_Off
#
#layer[1] tech width 500 != ict width 650.0
#
#layer[1] tech spc 450 != ict spc 650.0
#
#layer[2] tech width 600 != ict width 500.0
#
#layer[2] tech spc 500 != ict spc 450.0
#
#layer[4] tech spc 600 != ict spc 500.0
#total pattern=35 [10, 180]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /softl1/AMS_410_ISR15/assura/c35b4/c35b4_thick/RCX-best/qrcTechFile
#cap_table index1 size mismatch 15 16
#num_tile=3208 avg_aspect_ratio=0.993904 
#Vertical num_row 18 per_row= 176 halo= 135000 
#hor_num_col = 147 final aspect_ratio= 0.195394
#Build RC corners: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1294.56 (MB), peak = 1294.56 (MB)
#
#Start Post Track Assignment Wire Spread.
#Done with 2576 horizontal wires in 1 hboxes and 3397 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#
#Extract using 30 x 30 Hboxes
#Extract 16 hboxes with single thread on machine with  Core_i7 3.00GHz 12288KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 11659 nets were built. 99 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    32.10 (MB), total memory =  1270.70 (MB), peak memory =  1297.11 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1255.16 (MB), peak = 1297.11 (MB)
#RC Statistics: 38341 Res, 23524 Ground Cap, 118 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 7798.48 (22032), Avg L-Edge Length: 38016.01 (5687)
#Start writing rcdb into /tmp/innovus_temp_31415_cimeld105_xph2app102_NUtK8l/nr31415_GKcijg.rcdb.d
#Finish writing rcdb with 58843 nodes, 47184 edges, and 236 xcaps
Restoring parasitic data from file '/tmp/innovus_temp_31415_cimeld105_xph2app102_NUtK8l/nr31415_GKcijg.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1526.277M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_31415_cimeld105_xph2app102_NUtK8l/nr31415_GKcijg.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell top_io has rcdb /tmp/innovus_temp_31415_cimeld105_xph2app102_NUtK8l/nr31415_GKcijg.rcdb.d specified
Cell top_io, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 1507.316M)
#
#Restore RCDB.
#99 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 34.09 (MB)
#Total memory = 1252.29 (MB)
#Peak memory = 1297.11 (MB)
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1252.29 (MB), peak = 1297.11 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#
#globalRoute statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 24.59 (MB)
#Total memory = 1210.74 (MB)
#Peak memory = 1297.11 (MB)
#Number of warnings = 43
#Total number of warnings = 148
#Number of fails = 0
#Total number of fails = 0
#Complete globalRoute on Thu Jun 16 15:43:53 2022
#
#Start trackOpt...
The design is extracted. Skipping tQuantus.
Reading RCDB with compressed RC data.
Unfixed 0 ViaPillar Nets
Deleted 0 physical inst  (cell FILLANT1 / prefix -).
Deleted 0 physical inst  (cell FILLANT2 / prefix -).
Deleted 0 physical inst  (cell FILLANT5 / prefix -).
Deleted 0 physical inst  (cell FILLANT10 / prefix -).
Deleted 0 physical inst  (cell FILLANT25 / prefix -).
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1539.49)
Total number of fetched objects 12641
AAE_INFO-618: Total number of nets in the design is 12124,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1576.38 CPU=0:00:04.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1576.38 CPU=0:00:04.7 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1576.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1576.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1584.43)
Glitch Analysis: View setup_func_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_func_max -- Total Number of Nets Analyzed = 12641. 
Total number of fetched objects 12641
AAE_INFO-618: Total number of nets in the design is 12124,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1584.43 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1584.43 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:05.0 totSessionCpu=0:08:36 mem=1584.4M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |path_CTS_CORDIC                                   |
|         2          |path_CTS_FILTER                                   |
|         3          |path_CTS_FILTER_2                                 |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |1:pat..IC|2:pat..ER|3:pat.._2|reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -34.864 | -2.266  | -34.864 |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   | -29.988 |
|           TNS (ns):|-24352.5 | -55.661 |-24298.0 |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   | -29.988 |
|    Violating Paths:|   924   |   67    |   858   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    1    |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     23 (644)     |  -62.890   |     31 (652)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.808%
       (100.243% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 1255.5M, totSessionCpu=0:08:36 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: Start fixing DRV (Mem = 1584.41M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 43 io nets excluded
Info: 54 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    38|   796|   -63.09|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|   -34.86|-24352.46|       0|       0|       0| 100.24|          |         |
|    38|   796|   -62.82|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|   -33.25|-24219.67|       0|       0|       4| 100.24| 0:00:05.0|  1830.5M|
|    31|   652|   -62.62|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|   -33.25|-24219.67|       0|       0|       0| 100.24| 0:00:00.0|  1830.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 54 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 38 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    10 net(s): Could not be fixed because the solution degraded timing.
*info:    11 net(s): Could not be fixed because of exceeding max local density.

SingleBuffering failure reasons
------------------------------------------------
*info:    27 net(s): Could not be fixed because of no legal loc.

Resizing failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because instance couldn't be resized.
*info:    34 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=1830.5M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 1305.8M, totSessionCpu=0:08:47 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:11, Mem = 1645.11M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.19min real=0.18min mem=1645.1M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |path_CTS_CORDIC                                   |
|         2          |path_CTS_FILTER                                   |
|         3          |path_CTS_FILTER_2                                 |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |1:pat..IC|2:pat..ER|3:pat.._2|reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -33.247 | -2.266  | -33.247 |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   | -30.411 |
|           TNS (ns):|-24219.7 | -55.661 |-24165.2 |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   | -30.411 |
|    Violating Paths:|   924   |   67    |   858   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    1    |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     23 (644)     |  -62.621   |     31 (652)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.808%
       (100.243% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 1302.9M, totSessionCpu=0:08:48 **
Adjusting target slack from 0 to -0.2834
*** Timing NOT met, worst failing slack is -33.247
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 43 io nets excluded
Info: 54 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 54 clock nets excluded
*info: 7 special nets excluded.
*info: 421 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -33.247 TNS Slack -24219.674 Density 100.24
Active Path Group: in2reg reg2reg  
+--------+---------+----------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density  |    Real    |  Mem   |  Worst View  |    Pathgroup    |                     End Point                      |
+--------+---------+----------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+
| -33.247|  -33.247|-24219.674|-24219.674|   100.24%|   0:00:00.0| 1729.9M|setup_func_max|           in2reg| t_op/u_outFIFO/FIFO_reg[25][3]/D                   |
| -33.082|  -33.082|-24199.570|-24199.570|   100.24%|   0:00:00.0| 1773.4M|setup_func_max|           in2reg| t_op/u_outFIFO/FIFO_reg[25][3]/D                   |
| -33.082|  -33.082|-24199.570|-24199.570|   100.24%|   0:00:01.0| 1773.4M|setup_func_max|           in2reg| t_op/u_outFIFO/FIFO_reg[25][3]/D                   |
+--------+---------+----------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1773.4M) ***
Active Path Group: reg2reg  
+--------+---------+--------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS  | Density  |    Real    |  Mem   |  Worst View  |    Pathgroup    |                     End Point                      |
+--------+---------+--------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+
|  -2.266|  -33.082| -55.660|-24199.570|   100.24%|   0:00:00.0| 1773.4M|setup_func_max|          reg2reg| t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[1 |
|        |         |        |          |          |            |        |              |                 | 4]/D                                               |
|  -2.181|  -33.082| -54.935|-24198.846|   100.24%|   0:00:00.0| 1773.4M|setup_func_max|          reg2reg| t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[1 |
|        |         |        |          |          |            |        |              |                 | 4]/D                                               |
|  -2.114|  -33.082| -54.514|-24198.424|   100.24%|   0:00:00.0| 1773.4M|setup_func_max|          reg2reg| t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[1 |
|        |         |        |          |          |            |        |              |                 | 4]/D                                               |
|  -2.114|  -33.082| -54.514|-24198.423|   100.24%|   0:00:00.0| 1773.4M|setup_func_max|          reg2reg| t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[1 |
|        |         |        |          |          |            |        |              |                 | 4]/D                                               |
+--------+---------+--------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1773.4M) ***
Active Path Group: path_CTS_CORDIC path_CTS_FILTER path_CTS_FILTER_2 reset2cdr default 
+--------+---------+--------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS  | Density  |    Real    |  Mem   |  Worst View  |    Pathgroup    |                     End Point                      |
+--------+---------+--------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+
| -30.411|  -33.082| -30.411|-24198.423|   100.24%|   0:00:00.0| 1773.4M|setup_func_max|  in2regreset2cdr| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
| -30.278|  -33.082| -30.278|-24197.872|   100.24%|   0:00:00.0| 1792.5M|setup_func_max|  in2regreset2cdr| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+--------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1792.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:01.0 mem=1792.5M) ***
** GigaOpt Optimizer WNS Slack -33.082 TNS Slack -24197.872 Density 100.24
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 54 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.8 real=0:00:01.0 mem=1792.5M) ***
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 43 io nets excluded
Info: 54 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 54 clock nets excluded
*info: 7 special nets excluded.
*info: 421 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -33.082 TNS Slack -24197.872 Density 100.24
Active Path Group: in2reg reg2reg  
+--------+---------+----------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density  |    Real    |  Mem   |  Worst View  |    Pathgroup    |                     End Point                      |
+--------+---------+----------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+
| -33.082|  -33.082|-24197.872|-24197.872|   100.24%|   0:00:00.0| 1733.2M|setup_func_max|           in2reg| t_op/u_outFIFO/FIFO_reg[25][3]/D                   |
| -33.082|  -33.082|-24197.871|-24197.871|   100.24%|   0:00:00.0| 1738.5M|setup_func_max|           in2reg| t_op/u_outFIFO/FIFO_reg[25][2]/D                   |
| -33.082|  -33.082|-24197.871|-24197.871|   100.24%|   0:00:00.0| 1757.6M|setup_func_max|           in2reg| t_op/u_cordic/mycordic/present_Q_table_reg[3][2]/D |
| -33.082|  -33.082|-24197.857|-24197.857|   100.24%|   0:00:01.0| 1757.6M|setup_func_max|           in2reg| t_op/u_coder/j_reg[17]/D                           |
| -33.082|  -33.082|-24197.857|-24197.857|   100.24%|   0:00:00.0| 1757.6M|setup_func_max|           in2reg| t_op/u_decoder/iq_demod/Q_if_buff_reg[0]/D         |
| -33.082|  -33.082|-24197.857|-24197.857|   100.24%|   0:00:00.0| 1757.6M|setup_func_max|           in2reg| t_op/u_inFIFO/currentState_reg[3]/D                |
| -33.082|  -33.082|-24197.318|-24197.318|   100.24%|   0:00:00.0| 1757.6M|setup_func_max|           in2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
| -33.082|  -33.082|-24196.779|-24196.779|   100.24%|   0:00:00.0| 1757.6M|setup_func_max|           in2reg| t_op/u_cordic/mycordic/o_angle_reg[9]/D            |
| -33.082|  -33.082|-24195.838|-24195.838|   100.24%|   0:00:00.0| 1757.6M|setup_func_max|           in2reg| t_op/u_cordic/mycordic/present_C_table_reg[2][1]/D |
| -33.082|  -33.082|-24195.314|-24195.314|   100.24%|   0:00:00.0| 1757.6M|setup_func_max|           in2reg| t_op/u_cdr/phd1/f3/o_Q_reg/D                       |
| -33.082|  -33.082|-24194.678|-24194.678|   100.24%|   0:00:00.0| 1757.6M|setup_func_max|           in2reg| t_op/u_cordic/my_rotation/present_angle_reg[0][2]/ |
|        |         |          |          |          |            |        |              |                 | D                                                  |
| -33.082|  -33.082|-24194.678|-24194.678|   100.24%|   0:00:00.0| 1757.6M|setup_func_max|          reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |          |          |          |            |        |              |                 | 4]/D                                               |
| -33.082|  -33.082|-24194.678|-24194.678|   100.24%|   0:00:00.0| 1757.6M|setup_func_max|           in2reg| t_op/u_outFIFO/FIFO_reg[25][3]/D                   |
+--------+---------+----------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1757.6M) ***
Active Path Group: path_CTS_CORDIC path_CTS_FILTER path_CTS_FILTER_2 reset2cdr default 
+--------+---------+--------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS  | Density  |    Real    |  Mem   |  Worst View  |    Pathgroup    |                     End Point                      |
+--------+---------+--------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+
| -30.278|  -33.082| -30.278|-24194.678|   100.24%|   0:00:00.0| 1757.6M|setup_func_max|  in2regreset2cdr| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
| -30.278|  -33.082| -30.278|-24194.678|   100.24%|   0:00:00.0| 1757.6M|setup_func_max|  in2regreset2cdr| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+--------+----------+----------+------------+--------+--------------+-----------------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1757.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=1757.6M) ***
** GigaOpt Optimizer WNS Slack -33.082 TNS Slack -24194.678 Density 100.24
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 54 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1757.6M) ***
End: GigaOpt Optimization in TNS mode
Resetting target slack to 0
Adjusting target slack from 0 to -0.2834
Resetting target slack to 0
Adjusting target slack from 0 to 0.2834
Glitch fixing enabled
Info: 43 io nets excluded
Info: 54 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15 
Number of usable buffer cells above: 12
Reclaim Optimization WNS Slack -33.082  TNS Slack -24194.678 Density 100.24
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|   100.24%|        -| -33.082|-24194.678|   0:00:00.0| 1800.3M|
|    99.76%|      333| -33.082|-24193.248|   0:00:02.0| 1802.5M|
|    99.74%|       16| -33.082|-24193.248|   0:00:00.0| 1802.5M|
|    99.74%|        3| -33.082|-24193.248|   0:00:00.0| 1802.5M|
|    99.74%|        0| -33.082|-24193.248|   0:00:00.0| 1802.5M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -33.082  TNS Slack -24193.244 Density 99.74
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 54 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1602.23M, totSessionCpu=0:09:07).
Resetting target slack to 0
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:09:07 mem=1602.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1602.2MB
*** Finished refinePlace (0:09:07 mem=1602.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Adjusting target slack from 0 to -0.2834
Adjusting hold target slack from 0 to -0.2834
DLY12 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
Unfixed 0 ViaPillar Nets
Deleted 0 physical inst  (cell FILLANT1 / prefix -).
Deleted 0 physical inst  (cell FILLANT2 / prefix -).
Deleted 0 physical inst  (cell FILLANT5 / prefix -).
Deleted 0 physical inst  (cell FILLANT10 / prefix -).
Deleted 0 physical inst  (cell FILLANT25 / prefix -).
**ERROR: (IMPOPT-310):	Design density (99.74%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:08 mem=1602.2M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
Total number of fetched objects 12641
AAE_INFO-618: Total number of nets in the design is 12124,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.5 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 hold_func_min
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View hold_func_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_func_min -- Total Number of Nets Analyzed = 33. 
Total number of fetched objects 12641
AAE_INFO-618: Total number of nets in the design is 12124,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:07.0 totSessionCpu=0:00:06.9 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:06.9 real=0:00:07.0 totSessionCpu=0:00:06.9 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:00:07.2 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_31415_cimeld105_xph2app102_NUtK8l/coe_eosdata_6DXNfn/hold_func_min.twf, for view: hold_func_min 
	 Dumping view 1 hold_func_min 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:09.9 real=0:00:11.0 totSessionCpu=0:09:17 mem=1737.8M ***
Restoring autoHoldViews:  hold_func_min
Loading timing data from /tmp/innovus_temp_31415_cimeld105_xph2app102_NUtK8l/coe_eosdata_6DXNfn/hold_func_min.twf 
	 Loading view 1 hold_func_min 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max
Hold  views included:
 hold_func_min

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |path_CTS_CORDIC                                   |
|         2          |path_CTS_FILTER                                   |
|         3          |path_CTS_FILTER_2                                 |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |1:pat..IC|2:pat..ER|3:pat.._2|reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -33.082 | -2.114  | -33.082 |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   | -30.278 |
|           TNS (ns):|-24193.2 | -53.089 |-24141.3 |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   | -30.278 |
|    Violating Paths:|   924   |   67    |   858   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    1    |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |path_CTS_CORDIC                                   |
|         2          |path_CTS_FILTER                                   |
|         3          |path_CTS_FILTER_2                                 |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |1:pat..IC|2:pat..ER|3:pat.._2|reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.194  | -0.194  | -0.077  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -23.354 | -23.097 | -0.386  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   505   |   497   |   11    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     24 (645)     |  -62.621   |     31 (652)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.303%
       (99.739% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 319.4 ps, libStdDelay = 141.7 ps, minBufSize = 54600000 (3.0)
*Info: worst delay setup view: setup_func_max
**optDesign ... cpu = 0:01:21, real = 0:01:22, mem = 1303.5M, totSessionCpu=0:09:20 **
Info: 43 io nets excluded
Info: 54 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Resetting target slack to 0
Resetting hold target slack to 0
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:09:20 mem=1604.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1604.2MB
*** Finished refinePlace (0:09:20 mem=1604.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).

------------------------------------------------------------
     Pre Detail Route Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |path_CTS_CORDIC                                   |
|         2          |path_CTS_FILTER                                   |
|         3          |path_CTS_FILTER_2                                 |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |1:pat..IC|2:pat..ER|3:pat.._2|reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -33.082 | -2.114  | -33.082 |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   | -30.278 |
|           TNS (ns):|-24193.2 | -53.089 |-24141.3 |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   | -30.278 |
|    Violating Paths:|   924   |   67    |   858   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    1    |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     24 (645)     |  -62.621   |     31 (652)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.303%
       (99.739% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:21, real = 0:01:22, mem = 1297.5M, totSessionCpu=0:09:21 **
#Complete trackOpt.
Worst slack reported in the design = -33.081703 (late)
*** writeDesignTiming (0:00:00.8) ***
#Start route 54 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Jun 16 15:44:45 2022
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Thu Jun 16 15:44:45 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 12121 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#WARNING (NRDB-2111) Found overlapping instances t_op/U2740 FILLER_9785. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2110) Found 1 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1256.23 (MB), peak = 1395.32 (MB)
#Merging special wires...
#Number of broken nets after global wire extraction is 0 (out of 54)
#
#Finished routing data preparation on Thu Jun 16 15:44:45 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.95 (MB)
#Total memory = 1256.29 (MB)
#Peak memory = 1395.32 (MB)
#
#
#Start global routing on Thu Jun 16 15:44:45 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.95 (MB)
#Total memory = 1256.29 (MB)
#Peak memory = 1395.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#351 out of 30883 instances (1.1%) need to be verified(marked ipoed), dirty area=0.4%.
#13.0% of the total area is being checked for drcs
#13.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1263.00 (MB), peak = 1395.32 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1263.00 (MB), peak = 1395.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 54826 um.
#Total half perimeter of net bounding box = 28010 um.
#Total wire length on LAYER MET1 = 34 um.
#Total wire length on LAYER MET2 = 1994 um.
#Total wire length on LAYER MET3 = 28460 um.
#Total wire length on LAYER MET4 = 24338 um.
#Total number of vias = 4399
#Up-Via Summary (total 4399):
#           
#-----------------------
# MET1             1403
# MET2             1405
# MET3             1591
#-----------------------
#                  4399 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.82 (MB)
#Total memory = 1258.11 (MB)
#Peak memory = 1395.32 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.82 (MB)
#Total memory = 1258.11 (MB)
#Peak memory = 1395.32 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -24.12 (MB)
#Total memory = 1251.09 (MB)
#Peak memory = 1395.32 (MB)
#Number of warnings = 46
#Total number of warnings = 194
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jun 16 15:44:47 2022
#
#**INFO: auto set of droutePostRouteSwapVia to multiCut
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.09 (MB), peak = 1395.32 (MB)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Jun 16 15:44:47 2022
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_31415.tif.gz ...
#Read in timing information for 44 ports, 11113 instances from timing file .timing_file_31415.tif.gz.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Thu Jun 16 15:44:47 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 12121 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#WARNING (NRDB-2111) Found overlapping instances t_op/U2740 FILLER_9785. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2110) Found 1 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1261.57 (MB), peak = 1395.32 (MB)
#Merging special wires...
#Number of broken nets after global wire extraction is 152 (out of 11659)
#
#Finished routing data preparation on Thu Jun 16 15:44:48 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.01 (MB)
#Total memory = 1261.63 (MB)
#Peak memory = 1395.32 (MB)
#
#
#Start global routing on Thu Jun 16 15:44:48 2022
#
#Number of eco nets is 5
#
#Start global routing data preparation on Thu Jun 16 15:44:48 2022
#
#Start routing resource analysis on Thu Jun 16 15:44:48 2022
#
#Routing resource analysis is done on Thu Jun 16 15:44:48 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H         952         894       12996    89.62%
#  MET2           V         880         835       12996    49.12%
#  MET3           H        1090         756       12996    48.51%
#  MET4           V         932         783       12996    48.25%
#  --------------------------------------------------------------
#  Total                   3854      45.92%       51984    58.87%
#
#  54 nets (0.45%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Jun 16 15:44:48 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1262.57 (MB), peak = 1395.32 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1262.67 (MB), peak = 1395.32 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.44 (MB), peak = 1395.32 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.55 (MB), peak = 1395.32 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 465 (skipped).
#Total number of routable nets = 11659.
#Total number of nets in the design = 12124.
#
#11605 routable nets have only global wires.
#54 routable nets have only detail routed wires.
#54 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           11605  
#-----------------------------
#        Total           11605  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 54           11605  
#------------------------------------------------
#        Total                 54           11605  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  MET1          1(0.03%)      0(0.00%)      0(0.00%)   (0.03%)
#  MET2          6(0.09%)      1(0.02%)      1(0.02%)   (0.12%)
#  MET3         11(0.16%)      0(0.00%)      0(0.00%)   (0.16%)
#  MET4          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     18(0.08%)      1(0.00%)      1(0.00%)   (0.09%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.12% H + 0.06% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 747184 um.
#Total half perimeter of net bounding box = 685330 um.
#Total wire length on LAYER MET1 = 42560 um.
#Total wire length on LAYER MET2 = 286388 um.
#Total wire length on LAYER MET3 = 345308 um.
#Total wire length on LAYER MET4 = 72928 um.
#Total number of vias = 52816
#Up-Via Summary (total 52816):
#           
#-----------------------
# MET1            32698
# MET2            17744
# MET3             2374
#-----------------------
#                 52816 
#
#Max overcon = 3 tracks.
#Total overcon = 0.09%.
#Worst layer Gcell overcon rate = 0.16%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.87 (MB)
#Total memory = 1272.50 (MB)
#Peak memory = 1395.32 (MB)
#
#Finished global routing on Thu Jun 16 15:44:48 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.50 (MB), peak = 1395.32 (MB)
#Start Track Assignment.
#Done with 62 horizontal wires in 1 hboxes and 36 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 746604 um.
#Total half perimeter of net bounding box = 685330 um.
#Total wire length on LAYER MET1 = 44075 um.
#Total wire length on LAYER MET2 = 285830 um.
#Total wire length on LAYER MET3 = 343824 um.
#Total wire length on LAYER MET4 = 72875 um.
#Total number of vias = 52816
#Up-Via Summary (total 52816):
#           
#-----------------------
# MET1            32698
# MET2            17744
# MET3             2374
#-----------------------
#                 52816 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1280.45 (MB), peak = 1395.32 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 23.84 (MB)
#Total memory = 1280.45 (MB)
#Peak memory = 1395.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 51
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          0       31       31
#	MET2          5       15       20
#	Totals        5       46       51
#cpu time = 00:00:45, elapsed time = 00:00:45, memory = 1323.60 (MB), peak = 1395.32 (MB)
#start 1st optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         13        0       13
#	MET2          5       15       20
#	Totals       18       15       33
#    number of process antenna violations = 10
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1326.88 (MB), peak = 1395.32 (MB)
#start 2nd optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         10        0       10
#	MET2          1       15       16
#	Totals       11       15       26
#    number of process antenna violations = 10
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1326.91 (MB), peak = 1395.32 (MB)
#start 3rd optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          9        9
#	Totals        9        9
#    number of process antenna violations = 10
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1326.92 (MB), peak = 1395.32 (MB)
#start 4th optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          9        9
#	Totals        9        9
#    number of process antenna violations = 10
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1326.92 (MB), peak = 1395.32 (MB)
#start 5th optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          8        8
#	Totals        8        8
#    number of process antenna violations = 10
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1326.92 (MB), peak = 1395.32 (MB)
#start 6th optimization iteration ...
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          7        7
#	Totals        7        7
#    number of process antenna violations = 10
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1328.27 (MB), peak = 1395.32 (MB)
#start 7th optimization iteration ...
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          7        7
#	Totals        7        7
#    number of process antenna violations = 10
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1328.90 (MB), peak = 1395.32 (MB)
#start 8th optimization iteration ...
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          7        7
#	Totals        7        7
#    number of process antenna violations = 10
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1328.91 (MB), peak = 1395.32 (MB)
#start 9th optimization iteration ...
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          7        7
#	Totals        7        7
#    number of process antenna violations = 10
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1328.82 (MB), peak = 1395.32 (MB)
#start 10th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          6        6
#	Totals        6        6
#    number of process antenna violations = 10
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1328.53 (MB), peak = 1395.32 (MB)
#start 11th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          6        6
#	Totals        6        6
#    number of process antenna violations = 10
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1328.18 (MB), peak = 1395.32 (MB)
#start 12th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          6        6
#	Totals        6        6
#    number of process antenna violations = 10
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1327.80 (MB), peak = 1395.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 743770 um.
#Total half perimeter of net bounding box = 685330 um.
#Total wire length on LAYER MET1 = 18530 um.
#Total wire length on LAYER MET2 = 332528 um.
#Total wire length on LAYER MET3 = 311836 um.
#Total wire length on LAYER MET4 = 80875 um.
#Total number of vias = 59406
#Up-Via Summary (total 59406):
#           
#-----------------------
# MET1            35071
# MET2            21386
# MET3             2949
#-----------------------
#                 59406 
#
#Total number of DRC violations = 6
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER MET1 = 6
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Cpu time = 00:00:57
#Elapsed time = 00:00:57
#Increased memory = -0.96 (MB)
#Total memory = 1279.50 (MB)
#Peak memory = 1395.32 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          6        6
#	Totals        6        6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1279.52 (MB), peak = 1395.32 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.02 (MB)
#Total memory = 1279.52 (MB)
#Peak memory = 1395.32 (MB)
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 743770 um.
#Total half perimeter of net bounding box = 685330 um.
#Total wire length on LAYER MET1 = 18530 um.
#Total wire length on LAYER MET2 = 332528 um.
#Total wire length on LAYER MET3 = 311836 um.
#Total wire length on LAYER MET4 = 80875 um.
#Total number of vias = 59406
#Up-Via Summary (total 59406):
#           
#-----------------------
# MET1            35071
# MET2            21386
# MET3             2949
#-----------------------
#                 59406 
#
#Total number of DRC violations = 6
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER MET1 = 6
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          6        6
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1280.16 (MB), peak = 1395.32 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 743770 um.
#Total half perimeter of net bounding box = 685330 um.
#Total wire length on LAYER MET1 = 18530 um.
#Total wire length on LAYER MET2 = 332528 um.
#Total wire length on LAYER MET3 = 311834 um.
#Total wire length on LAYER MET4 = 80878 um.
#Total number of vias = 59410
#Up-Via Summary (total 59410):
#           
#-----------------------
# MET1            35071
# MET2            21386
# MET3             2953
#-----------------------
#                 59410 
#
#Total number of DRC violations = 6
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 1
#Total number of violations on LAYER MET1 = 6
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1274.12 (MB), peak = 1395.32 (MB)
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 743678 um.
#Total half perimeter of net bounding box = 685330 um.
#Total wire length on LAYER MET1 = 18529 um.
#Total wire length on LAYER MET2 = 331802 um.
#Total wire length on LAYER MET3 = 311974 um.
#Total wire length on LAYER MET4 = 81373 um.
#Total number of vias = 59428
#Up-Via Summary (total 59428):
#           
#-----------------------
# MET1            35071
# MET2            21379
# MET3             2978
#-----------------------
#                 59428 
#
#Total number of DRC violations = 6
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 6
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 743678 um.
#Total half perimeter of net bounding box = 685330 um.
#Total wire length on LAYER MET1 = 18529 um.
#Total wire length on LAYER MET2 = 331802 um.
#Total wire length on LAYER MET3 = 311974 um.
#Total wire length on LAYER MET4 = 81373 um.
#Total number of vias = 59428
#Up-Via Summary (total 59428):
#           
#-----------------------
# MET1            35071
# MET2            21379
# MET3             2978
#-----------------------
#                 59428 
#
#Total number of DRC violations = 6
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 6
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#
#Start Post Route via swapping...
#61.18% of area are rerouted by ECO routing.
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          6        6
#	Totals        6        6
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1272.77 (MB), peak = 1395.32 (MB)
#CELL_VIEW top_io,init has 6 DRC violations
#Total number of DRC violations = 6
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 6
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 743678 um.
#Total half perimeter of net bounding box = 685330 um.
#Total wire length on LAYER MET1 = 18529 um.
#Total wire length on LAYER MET2 = 331802 um.
#Total wire length on LAYER MET3 = 311974 um.
#Total wire length on LAYER MET4 = 81373 um.
#Total number of vias = 59428
#Up-Via Summary (total 59428):
#           
#-----------------------
# MET1            35071
# MET2            21379
# MET3             2978
#-----------------------
#                 59428 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          6        6
#	Totals        6        6
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1297.82 (MB), peak = 1395.32 (MB)
#CELL_VIEW top_io,init has 6 DRC violations
#Total number of DRC violations = 6
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 6
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Jun 16 15:46:00 2022
#
#
#Start Post Route Wire Spread.
#Done with 2405 horizontal wires in 2 hboxes and 2379 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 754838 um.
#Total half perimeter of net bounding box = 685330 um.
#Total wire length on LAYER MET1 = 18536 um.
#Total wire length on LAYER MET2 = 336625 um.
#Total wire length on LAYER MET3 = 317964 um.
#Total wire length on LAYER MET4 = 81712 um.
#Total number of vias = 59428
#Up-Via Summary (total 59428):
#           
#-----------------------
# MET1            35071
# MET2            21379
# MET3             2978
#-----------------------
#                 59428 
#
#
#Start DRC checking..
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          6        6
#	Totals        6        6
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1300.69 (MB), peak = 1395.32 (MB)
#CELL_VIEW top_io,init has 6 DRC violations
#Total number of DRC violations = 6
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 6
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          6        6
#	Totals        6        6
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1277.04 (MB), peak = 1395.32 (MB)
#CELL_VIEW top_io,init has 6 DRC violations
#Total number of DRC violations = 6
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 6
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 754838 um.
#Total half perimeter of net bounding box = 685330 um.
#Total wire length on LAYER MET1 = 18536 um.
#Total wire length on LAYER MET2 = 336625 um.
#Total wire length on LAYER MET3 = 317964 um.
#Total wire length on LAYER MET4 = 81712 um.
#Total number of vias = 59428
#Up-Via Summary (total 59428):
#           
#-----------------------
# MET1            35071
# MET2            21379
# MET3             2978
#-----------------------
#                 59428 
#
#detailRoute Statistics:
#Cpu time = 00:01:19
#Elapsed time = 00:01:19
#Increased memory = -4.38 (MB)
#Total memory = 1276.07 (MB)
#Peak memory = 1395.32 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:21
#Elapsed time = 00:01:21
#Increased memory = 10.22 (MB)
#Total memory = 1261.31 (MB)
#Peak memory = 1395.32 (MB)
#Number of warnings = 45
#Total number of warnings = 240
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jun 16 15:46:07 2022
#
#routeDesign: cpu time = 00:02:38, elapsed time = 00:02:45, memory = 1261.31 (MB), peak = 1395.32 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
ERROR     IMPSP-9022           2  Command '%s' completed with some error(s...
ERROR     IMPSP-2002           2  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3080          1  All delay cells are dont_use. Buffers wi...
ERROR     IMPOPT-310           1  Design density (%.2f%%) exceeds/equals l...
WARNING   IMPCTE-104           4  The constraint mode of this inactive vie...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 8 warning(s), 5 error(s)


Optimization is working on the following views:
  Setup views: setup_func_max 
  Hold  views:  hold_func_min 
Extraction called for design 'top_io' of instances=30883 and nets=12124 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: rc_worst
 Corner: rc_best
extractDetailRC Option : -outfile /tmp/innovus_temp_31415_cimeld105_xph2app102_NUtK8l/top_io_31415_mYyGJ7.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1567.6M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 1633.6M)
Extracted 20.0025% (CPU Time= 0:00:00.3  MEM= 1633.6M)
Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 1633.6M)
Extracted 40.0025% (CPU Time= 0:00:00.4  MEM= 1633.6M)
Extracted 50.0019% (CPU Time= 0:00:00.4  MEM= 1633.6M)
Extracted 60.0025% (CPU Time= 0:00:00.5  MEM= 1633.6M)
Extracted 70.0019% (CPU Time= 0:00:00.6  MEM= 1633.6M)
Extracted 80.0025% (CPU Time= 0:00:00.7  MEM= 1637.6M)
Extracted 90.0019% (CPU Time= 0:00:00.7  MEM= 1637.6M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 1637.6M)
Number of Extracted Resistors     : 143270
Number of Extracted Ground Cap.   : 152444
Number of Extracted Coupling Cap. : 243244
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rc_worst
 Corner: rc_best
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1593.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1593.566M)
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1664.96)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 12641
AAE_INFO-618: Total number of nets in the design is 12124,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1635.08 CPU=0:00:02.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1635.08 CPU=0:00:02.6 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1635.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1635.1M)

Executing IPO callback for view pruning ..

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1643.12)
Glitch Analysis: View setup_func_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_func_max -- Total Number of Nets Analyzed = 12641. 
Total number of fetched objects 12641
AAE_INFO-618: Total number of nets in the design is 12124,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1643.12 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1643.12 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:10:49 mem=1643.1M)
**optDesign ... cpu = 0:02:50, real = 0:02:51, mem = 1313.8M, totSessionCpu=0:10:49 **

------------------------------------------------------------
     Post Detail Route Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |path_CTS_CORDIC                                   |
|         2          |path_CTS_FILTER                                   |
|         3          |path_CTS_FILTER_2                                 |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |1:pat..IC|2:pat..ER|3:pat.._2|reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.536  |  0.536  |  1.938  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   |  4.976  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    0    |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (90)      |   -0.997   |      2 (90)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.303%
       (99.739% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:50, real = 0:02:51, mem = 1313.9M, totSessionCpu=0:10:49 **
**optDesign ... cpu = 0:02:50, real = 0:02:51, mem = 1313.9M, totSessionCpu=0:10:49 **
Info: Do not create the CCOpt slew target map as it already exists.
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        54 (unrouted=0, trialRouted=0, noStatus=0, routed=54, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=0, noStatus=0, routed=11605, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Validating CTS configuration...
  Non-default CCOpt properties:
  adjacent_rows_legal: 1 (default: false)
  allow_non_fterm_identical_swaps: 0 (default: true)
  cell_density is set for at least one key
  clock_nets_detailed_routed: 1 (default: false)
  cluster_when_starting_skewing: 1 (default: false)
  long_path_removal_cutoff_id is set for at least one key
  mini_not_full_band_size_factor: 0 (default: 100)
  preferred_extra_space is set for at least one key
  primary_delay_corner: corner_max (default: )
  r2r_iterations: 5 (default: 1)
  route_type is set for at least one key
  target_insertion_delay is set for at least one key
  target_skew is set for at least one key
  target_skew_wire is set for at least one key
  useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree inClock:
  Non-default CCOpt properties for clock tree inClock:
    cell_density: 1 (default: 0.75)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=1342 numPGBlocks=1664 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
    Library trimming inverters in power domain auto-default and half-corner corner_max:setup.late removed 1 of 5 cells
    For power domain auto-default:
      Buffers:     CLKBU8 
      Inverters:   {CLKIN10 CLKIN8 CLKIN4 CLKIN2}
      Clock gates: DLSG1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 2561715.487um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MET4/MET3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
**ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 1.350ns is too low on the rising edge. The largest clock gate is unable to drive the largest inverter in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 1.353ns or remove these driver cells from the CTS cell lists:  CLKIN10.
Type 'man IMPCCOPT-1209' for more detail.
    For timing_corner corner_max:setup, late:
      Slew time target (leaf):    1.350ns
      Slew time target (trunk):   1.350ns
      Slew time target (top):     1.350ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay for power domain auto-default:   0.522ns
      Buffer max distance for power domain auto-default: 1058.310um
    Fastest wire driving cells and distances for power domain auto-default:
      Buffer    : {lib_cell:CLKBU8, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1058.310um, saturatedSlew=1.128ns, speed=1134.674um per ns, cellArea=85.986um^2 per 1000um}
      Inverter  : {lib_cell:CLKIN10, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1178.228um, saturatedSlew=1.093ns, speed=1925.524um per ns, cellArea=77.235um^2 per 1000um}
      Clock gate: {lib_cell:DLSG1, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=80.672um, saturatedSlew=1.204ns, speed=96.857um per ns, cellArea=2707.259um^2 per 1000um}
  Library Trimming done.
  
  Logic Sizing Table:
  
  ----------------------------------------------------------
  Cell    Instance count    Source    Eligible library cells
  ----------------------------------------------------------
    (empty table)
  ----------------------------------------------------------
  
  
  Clock tree balancer configuration for skew_group inClock/hold_func_mode:
    Sources:                     pin io_inClock/Y
    Total number of sinks:       1297
    Delay constrained sinks:     1297
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner corner_max:setup.late:
    Skew target:                 0.522ns
  Clock tree balancer configuration for skew_group inClock/setup_func_mode:
    Sources:                     pin io_inClock/Y
    Total number of sinks:       1297
    Delay constrained sinks:     1297
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner corner_max:setup.late:
    Skew target:                 0.522ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  Primary reporting skew group is skew_group inClock/hold_func_mode with 1297 clock sinks.
  
  Via Selection for Estimated Routes (rule default):
  
  ------------------------------------------------------------
  Layer    Via Cell    Res.     Cap.     RC       Top of Stack
  Range                (Ohm)    (fF)     (fs)     Only
  ------------------------------------------------------------
  M1-M2    VIA1_PR     4.470    0.252    1.127    false
  M2-M3    VIA2_PR     4.470    0.171    0.764    false
  M3-M4    VIA3_PR     4.470    0.168    0.752    false
  ------------------------------------------------------------
  
  No ideal or dont_touch nets found in the clock tree
  Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    cluster_when_starting_skewing: 1 (default: false)
    long_path_removal_cutoff_id is set for at least one key
    mini_not_full_band_size_factor: 0 (default: 100)
    preferred_extra_space is set for at least one key
    primary_delay_corner: corner_max (default: )
    r2r_iterations: 5 (default: 1)
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree inClock:
    Non-default CCOpt properties for clock tree inClock:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group inClock/hold_func_mode:
      Sources:                     pin io_inClock/Y
      Total number of sinks:       1297
      Delay constrained sinks:     1297
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner corner_max:setup.late:
      Skew target:                 0.522ns
    Clock tree balancer configuration for skew_group inClock/setup_func_mode:
      Sources:                     pin io_inClock/Y
      Total number of sinks:       1297
      Delay constrained sinks:     1297
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner corner_max:setup.late:
      Skew target:                 0.522ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew group is skew_group inClock/hold_func_mode with 1297 clock sinks.
    
    Via Selection for Estimated Routes (rule default):
    
    ------------------------------------------------------------
    Layer    Via Cell    Res.     Cap.     RC       Top of Stack
    Range                (Ohm)    (fF)     (fs)     Only
    ------------------------------------------------------------
    M1-M2    VIA1_PR     4.470    0.252    1.127    false
    M2-M3    VIA2_PR     4.470    0.171    0.764    false
    M3-M4    VIA3_PR     4.470    0.168    0.752    false
    ------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'inClock' is not routed.
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
    cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
    cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=1.758pF, leaf=9.541pF, total=11.299pF
    wire lengths     : top=0.000um, trunk=9405.150um, leaf=45381.700um, total=54786.850um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=1.350ns count=10 avg=0.799ns sd=0.343ns min=0.311ns max=1.159ns {3 <= 0.540ns, 5 <= 1.080ns, 2 <= 1.350ns}
    Leaf  : target=1.350ns count=44 avg=1.115ns sd=0.188ns min=0.707ns max=1.284ns {8 <= 0.810ns, 1 <= 1.080ns, 35 <= 1.350ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBU8: 53 
  Primary reporting skew group PRO initial state:
    skew_group default.inClock/hold_func_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group inClock/hold_func_mode: insertion delay [min=1.619, max=1.938, avg=1.807, sd=0.077], skew [0.318 vs 0.523, 100% {1.619, 1.938}] (wid=0.079 ws=0.047) (gid=1.901 gs=0.337)
  Clock network insertion delays are now [1.619ns, 1.938ns] average 1.807ns std.dev 0.077ns
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 54, tested: 54, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
    cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
    cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=1.758pF, leaf=9.541pF, total=11.299pF
    wire lengths     : top=0.000um, trunk=9405.150um, leaf=45381.700um, total=54786.850um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=1.350ns count=10 avg=0.799ns sd=0.343ns min=0.311ns max=1.159ns {3 <= 0.540ns, 5 <= 1.080ns, 2 <= 1.350ns}
    Leaf  : target=1.350ns count=44 avg=1.115ns sd=0.188ns min=0.707ns max=1.284ns {8 <= 0.810ns, 1 <= 1.080ns, 35 <= 1.350ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: CLKBU8: 53 
  Primary reporting skew group PRO after DRV fixing:
    skew_group default.inClock/hold_func_mode: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group inClock/hold_func_mode: insertion delay [min=1.619, max=1.938, avg=1.807, sd=0.077], skew [0.318 vs 0.522, 100% {1.619, 1.938}] (wid=0.079 ws=0.047) (gid=1.901 gs=0.337)
  Clock network insertion delays are now [1.619ns, 1.938ns] average 1.807ns std.dev 0.077ns
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Performing Two Pass Refine Place.

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:10:50 mem=1650.9M) ***
Total net bbox length = 6.163e+05 (2.879e+05 3.283e+05) (ext = 2.800e+04)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.163e+05 (2.879e+05 3.283e+05) (ext = 2.800e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1650.9MB
*** Finished refinePlace (0:10:50 mem=1650.9M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:10:50 mem=1650.9M) ***
Total net bbox length = 6.163e+05 (2.879e+05 3.283e+05) (ext = 2.800e+04)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.163e+05 (2.879e+05 3.283e+05) (ext = 2.800e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1650.9MB
*** Finished refinePlace (0:10:50 mem=1650.9M) ***
*
* Finished with clock placement refinement.
*
  Moved 45 and flipped 0 of 1350 clock instance(s) during refinement.
  The largest move was 1.4 microns for t_op/u_cdr/dir_m_reg.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  Set dirty flag on 0 insts, 0 nets
  Clock DAG stats PRO final:
    cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
    cell areas       : b=4823.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4823.000um^2
    cell capacitance : b=0.530pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.530pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=1.758pF, leaf=9.541pF, total=11.299pF
    wire lengths     : top=0.000um, trunk=9405.150um, leaf=45381.700um, total=54786.850um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=1.350ns count=10 avg=0.799ns sd=0.343ns min=0.311ns max=1.159ns {3 <= 0.540ns, 5 <= 1.080ns, 2 <= 1.350ns}
    Leaf  : target=1.350ns count=44 avg=1.115ns sd=0.188ns min=0.707ns max=1.284ns {8 <= 0.810ns, 1 <= 1.080ns, 35 <= 1.350ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBU8: 53 
  Primary reporting skew group PRO final:
    skew_group default.inClock/hold_func_mode: unconstrained
  Skew group summary PRO final:
    skew_group inClock/hold_func_mode: insertion delay [min=1.619, max=1.938, avg=1.807, sd=0.077], skew [0.318 vs 0.522, 100% {1.619, 1.938}] (wid=0.079 ws=0.047) (gid=1.901 gs=0.337)
  Clock network insertion delays are now [1.619ns, 1.938ns] average 1.807ns std.dev 0.077ns
PRO done.
Net route status summary:
  Clock:        54 (unrouted=0, trialRouted=0, noStatus=0, routed=54, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=0, noStatus=0, routed=11605, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.3 real=0:00:01.3)
**INFO: Start fixing DRV (Mem = 1663.93M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 43 io nets excluded
Info: 54 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    90|    -1.20|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.54|     0.00|       0|       0|       0|  99.74|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.54|     0.00|       0|       0|       2|  99.74| 0:00:00.0|  1948.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.54|     0.00|       0|       0|       0|  99.74| 0:00:00.0|  1948.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 54 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=1948.3M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:56, real = 0:02:57, mem = 1328.9M, totSessionCpu=0:10:55 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1687.70M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.08min mem=1687.7M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |path_CTS_CORDIC                                   |
|         2          |path_CTS_FILTER                                   |
|         3          |path_CTS_FILTER_2                                 |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |1:pat..IC|2:pat..ER|3:pat.._2|reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.536  |  0.536  |  1.938  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   |  4.976  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    0    |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.305%
       (99.740% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:56, real = 0:02:57, mem = 1328.1M, totSessionCpu=0:10:55 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:10:56 mem=1687.7M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1687.7MB
*** Finished refinePlace (0:10:56 mem=1687.7M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Unfixed 0 ViaPillar Nets
Deleted 0 physical inst  (cell FILLANT1 / prefix -).
Deleted 0 physical inst  (cell FILLANT2 / prefix -).
Deleted 0 physical inst  (cell FILLANT5 / prefix -).
Deleted 0 physical inst  (cell FILLANT10 / prefix -).
Deleted 0 physical inst  (cell FILLANT25 / prefix -).
**ERROR: (IMPOPT-310):	Design density (99.74%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:10:56 mem=1687.7M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
Total number of fetched objects 12641
AAE_INFO-618: Total number of nets in the design is 12124,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.4 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 hold_func_min
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View hold_func_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_func_min -- Total Number of Nets Analyzed = 33. 
Total number of fetched objects 12641
AAE_INFO-618: Total number of nets in the design is 12124,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:03.0 totSessionCpu=0:00:10.7 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:03.7 real=0:00:03.0 totSessionCpu=0:00:10.7 mem=0.0M ***
Done building hold timer [21757 node(s), 26235 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:00:11.2 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_31415_cimeld105_xph2app102_NUtK8l/coe_eosdata_PcRZ3N/hold_func_min.twf, for view: hold_func_min 
	 Dumping view 1 hold_func_min 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:06.9 real=0:00:07.0 totSessionCpu=0:11:03 mem=1821.2M ***
Restoring autoHoldViews:  hold_func_min
Loading timing data from /tmp/innovus_temp_31415_cimeld105_xph2app102_NUtK8l/coe_eosdata_PcRZ3N/hold_func_min.twf 
	 Loading view 1 hold_func_min 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max
Hold  views included:
 hold_func_min

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |path_CTS_CORDIC                                   |
|         2          |path_CTS_FILTER                                   |
|         3          |path_CTS_FILTER_2                                 |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |1:pat..IC|2:pat..ER|3:pat.._2|reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.536  |  0.536  |  1.938  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   |  4.976  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    0    |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |path_CTS_CORDIC                                   |
|         2          |path_CTS_FILTER                                   |
|         3          |path_CTS_FILTER_2                                 |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |1:pat..IC|2:pat..ER|3:pat.._2|reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.282  | -0.233  | -0.282  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -67.666 | -62.567 | -6.843  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  1007   |   884   |   148   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.305%
       (99.740% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 319.4 ps, libStdDelay = 141.7 ps, minBufSize = 54600000 (3.0)
*Info: worst delay setup view: setup_func_max
**optDesign ... cpu = 0:03:06, real = 0:03:07, mem = 1334.9M, totSessionCpu=0:11:06 **
Info: 43 io nets excluded
Info: 54 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:10.1 real=0:00:10.0 totSessionCpu=0:11:06 mem=1823.2M density=99.740% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   0|  -0.282|   -67.67|    1007|          0|       0(     0)|    99.74%|   0:00:11.0|  1823.2M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   0|  -0.282|   -67.67|    1007|          0|       0(     0)|    99.74%|   0:00:11.0|  1823.2M|
+-----------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2638 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:10.3 real=0:00:11.0 totSessionCpu=0:11:06 mem=1823.2M density=99.740% ***


*** Finish Post Route Hold Fixing (cpu=0:00:10.3 real=0:00:11.0 totSessionCpu=0:11:06 mem=1823.2M density=99.740%) ***
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:03:07, real = 0:03:08, mem = 1326.4M, totSessionCpu=0:11:06 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=1689.69M, totSessionCpu=0:11:09).
**optDesign ... cpu = 0:03:09, real = 0:03:10, mem = 1330.8M, totSessionCpu=0:11:09 **

*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:11:09 mem=1689.7M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1689.7MB
*** Finished refinePlace (0:11:09 mem=1689.7M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
setAnalysisMode -usefulSkew already set.

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |path_CTS_CORDIC                                   |
|         2          |path_CTS_FILTER                                   |
|         3          |path_CTS_FILTER_2                                 |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |1:pat..IC|2:pat..ER|3:pat.._2|reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.536  |  0.536  |  1.938  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   |  4.976  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    0    |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.305%
       (99.740% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:10, real = 0:03:11, mem = 1331.7M, totSessionCpu=0:11:09 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Thu Jun 16 15:46:33 2022
#
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Thu Jun 16 15:46:33 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 12121 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#WARNING (NRDB-2111) Found overlapping instances t_op/U2740 FILLER_9785. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2110) Found 1 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.72 (MB), peak = 1401.58 (MB)
#Merging special wires...
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET t_op/FE_OFN48_FE_DBTN2_u_decoder_fir_filter_n721. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#1 routed nets are extracted.
#11658 routed net(s) are imported.
#465 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 12124.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Jun 16 15:46:34 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.01 (MB)
#Total memory = 1325.73 (MB)
#Peak memory = 1401.58 (MB)
#
#
#Start global routing on Thu Jun 16 15:46:34 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.01 (MB)
#Total memory = 1325.73 (MB)
#Peak memory = 1401.58 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 8.0% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          6        6
#	Totals        6        6
#2 out of 30883 instances (0.0%) need to be verified(marked ipoed), dirty area=0.0%.
#0.1% of the total area is being checked for drcs
#0.1% of the total area was checked
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          6        6
#	Totals        6        6
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1359.06 (MB), peak = 1401.58 (MB)
#start 1st optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          6        6
#	Totals        6        6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1361.67 (MB), peak = 1401.58 (MB)
#start 2nd optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          6        6
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.60 (MB), peak = 1401.58 (MB)
#start 3rd optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.61 (MB), peak = 1401.58 (MB)
#start 4th optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.61 (MB), peak = 1401.58 (MB)
#start 5th optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.61 (MB), peak = 1401.58 (MB)
#start 6th optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1366.87 (MB), peak = 1401.58 (MB)
#start 7th optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          5        5
#	Totals        5        5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1366.87 (MB), peak = 1401.58 (MB)
#start 8th optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1366.88 (MB), peak = 1401.58 (MB)
#start 9th optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1366.88 (MB), peak = 1401.58 (MB)
#start 10th optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1366.88 (MB), peak = 1401.58 (MB)
#start 11th optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          5        5
#	Totals        5        5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1373.19 (MB), peak = 1401.58 (MB)
#start 12th optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          5        5
#	Totals        5        5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1373.20 (MB), peak = 1401.58 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 754742 um.
#Total half perimeter of net bounding box = 685333 um.
#Total wire length on LAYER MET1 = 18535 um.
#Total wire length on LAYER MET2 = 336386 um.
#Total wire length on LAYER MET3 = 317928 um.
#Total wire length on LAYER MET4 = 81894 um.
#Total number of vias = 59442
#Up-Via Summary (total 59442):
#           
#-----------------------
# MET1            35072
# MET2            21386
# MET3             2984
#-----------------------
#                 59442 
#
#Total number of DRC violations = 5
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER MET1 = 5
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 10.54 (MB)
#Total memory = 1336.27 (MB)
#Peak memory = 1401.58 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1336.27 (MB), peak = 1401.58 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1336.27 (MB)
#Peak memory = 1401.58 (MB)
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 754742 um.
#Total half perimeter of net bounding box = 685333 um.
#Total wire length on LAYER MET1 = 18535 um.
#Total wire length on LAYER MET2 = 336386 um.
#Total wire length on LAYER MET3 = 317928 um.
#Total wire length on LAYER MET4 = 81894 um.
#Total number of vias = 59442
#Up-Via Summary (total 59442):
#           
#-----------------------
# MET1            35072
# MET2            21386
# MET3             2984
#-----------------------
#                 59442 
#
#Total number of DRC violations = 5
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER MET1 = 5
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          5        5
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1331.27 (MB), peak = 1401.58 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 754742 um.
#Total half perimeter of net bounding box = 685333 um.
#Total wire length on LAYER MET1 = 18535 um.
#Total wire length on LAYER MET2 = 336386 um.
#Total wire length on LAYER MET3 = 317928 um.
#Total wire length on LAYER MET4 = 81894 um.
#Total number of vias = 59442
#Up-Via Summary (total 59442):
#           
#-----------------------
# MET1            35072
# MET2            21386
# MET3             2984
#-----------------------
#                 59442 
#
#Total number of DRC violations = 5
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 5
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 754742 um.
#Total half perimeter of net bounding box = 685333 um.
#Total wire length on LAYER MET1 = 18535 um.
#Total wire length on LAYER MET2 = 336386 um.
#Total wire length on LAYER MET3 = 317928 um.
#Total wire length on LAYER MET4 = 81894 um.
#Total number of vias = 59442
#Up-Via Summary (total 59442):
#           
#-----------------------
# MET1            35072
# MET2            21386
# MET3             2984
#-----------------------
#                 59442 
#
#Total number of DRC violations = 5
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 5
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Jun 16 15:46:43 2022
#
#
#Start Post Route Wire Spread.
#Done with 417 horizontal wires in 2 hboxes and 475 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 755657 um.
#Total half perimeter of net bounding box = 685333 um.
#Total wire length on LAYER MET1 = 18540 um.
#Total wire length on LAYER MET2 = 336930 um.
#Total wire length on LAYER MET3 = 318265 um.
#Total wire length on LAYER MET4 = 81922 um.
#Total number of vias = 59442
#Up-Via Summary (total 59442):
#           
#-----------------------
# MET1            35072
# MET2            21386
# MET3             2984
#-----------------------
#                 59442 
#
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          5        5
#	Totals        5        5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1346.48 (MB), peak = 1401.58 (MB)
#CELL_VIEW top_io,init has 5 DRC violations
#Total number of DRC violations = 5
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 5
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 755657 um.
#Total half perimeter of net bounding box = 685333 um.
#Total wire length on LAYER MET1 = 18540 um.
#Total wire length on LAYER MET2 = 336930 um.
#Total wire length on LAYER MET3 = 318265 um.
#Total wire length on LAYER MET4 = 81922 um.
#Total number of vias = 59442
#Up-Via Summary (total 59442):
#           
#-----------------------
# MET1            35072
# MET2            21386
# MET3             2984
#-----------------------
#                 59442 
#
#detailRoute Statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 5.10 (MB)
#Total memory = 1330.83 (MB)
#Peak memory = 1401.58 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = -33.08 (MB)
#Total memory = 1298.64 (MB)
#Peak memory = 1401.58 (MB)
#Number of warnings = 47
#Total number of warnings = 287
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jun 16 15:46:44 2022
#
**optDesign ... cpu = 0:03:21, real = 0:03:22, mem = 1274.0M, totSessionCpu=0:11:20 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Extraction called for design 'top_io' of instances=30883 and nets=12124 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: rc_worst
 Corner: rc_best
extractDetailRC Option : -outfile /tmp/innovus_temp_31415_cimeld105_xph2app102_NUtK8l/top_io_31415_mYyGJ7.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1653.7M)
Extracted 10.0017% (CPU Time= 0:00:00.2  MEM= 1719.7M)
Extracted 20.0022% (CPU Time= 0:00:00.2  MEM= 1719.7M)
Extracted 30.0015% (CPU Time= 0:00:00.3  MEM= 1719.7M)
Extracted 40.0019% (CPU Time= 0:00:00.4  MEM= 1719.7M)
Extracted 50.0024% (CPU Time= 0:00:00.4  MEM= 1719.7M)
Extracted 60.0017% (CPU Time= 0:00:00.5  MEM= 1719.7M)
Extracted 70.0022% (CPU Time= 0:00:00.6  MEM= 1723.7M)
Extracted 80.0015% (CPU Time= 0:00:00.6  MEM= 1723.7M)
Extracted 90.0019% (CPU Time= 0:00:00.7  MEM= 1723.7M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 1723.7M)
Number of Extracted Resistors     : 145090
Number of Extracted Ground Cap.   : 154263
Number of Extracted Coupling Cap. : 248216
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rc_worst
 Corner: rc_best
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1680.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1680.402M)
**optDesign ... cpu = 0:03:22, real = 0:03:23, mem = 1275.3M, totSessionCpu=0:11:21 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1677.89)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 12641
AAE_INFO-618: Total number of nets in the design is 12124,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1716.78 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1716.78 CPU=0:00:02.6 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1716.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1716.8M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1724.83)
Glitch Analysis: View setup_func_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_func_max -- Total Number of Nets Analyzed = 12641. 
Total number of fetched objects 12641
AAE_INFO-618: Total number of nets in the design is 12124,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1724.83 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1724.83 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:11:25 mem=1724.8M)
**optDesign ... cpu = 0:03:26, real = 0:03:27, mem = 1322.9M, totSessionCpu=0:11:25 **
Executing marking Critical Nets1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:03:26, real = 0:03:27, mem = 1322.9M, totSessionCpu=0:11:25 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1660.05M, totSessionCpu=0:11:25).
**optDesign ... cpu = 0:03:26, real = 0:03:27, mem = 1323.0M, totSessionCpu=0:11:25 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:26, real = 0:03:27, mem = 1323.0M, totSessionCpu=0:11:25 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
Total number of fetched objects 12641
AAE_INFO-618: Total number of nets in the design is 12124,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.4 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 0.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View hold_func_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_func_min -- Total Number of Nets Analyzed = 33. 
Total number of fetched objects 12641
AAE_INFO-618: Total number of nets in the design is 12124,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:00:14.8 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 
Hold  views included:
 hold_func_min

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |path_CTS_CORDIC                                   |
|         2          |path_CTS_FILTER                                   |
|         3          |path_CTS_FILTER_2                                 |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |1:pat..IC|2:pat..ER|3:pat.._2|reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.535  |  0.535  |  1.936  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   |  4.970  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    0    |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |path_CTS_CORDIC                                   |
|         2          |path_CTS_FILTER                                   |
|         3          |path_CTS_FILTER_2                                 |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |1:pat..IC|2:pat..ER|3:pat.._2|reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.282  | -0.233  | -0.282  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   |  0.667  |
|           TNS (ns):| -67.684 | -62.582 | -6.847  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|  1007   |   884   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    0    |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.305%
       (99.740% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:30, real = 0:03:32, mem = 1323.0M, totSessionCpu=0:11:29 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** route_opt_design [finish] : cpu/real = 0:03:32.7/0:03:35.0 (1.0), totSession cpu/real = 0:11:29.1/0:25:06.0 (0.5), mem = 1650.5M
<CMD> pan 16.147 64.898
<CMD> pinAnalysis

Pin-deviation from Routing Cross-points:
---------------------------------------
Routing data before Pin Assignment:
----------------------------------

Net-length and Via-count Report:
-------------------------------
Total length: 7.557e+05um, number of vias: 59442

M1(H) length: 1.863e+04um, number of vias: 35072
M2(V) length: 3.369e+05um, number of vias: 21386
M3(H) length: 3.183e+05um, number of vias: 2984
M4(V) length: 8.192e+04um

Congestion Report: 
-----------------
Gcells have been grouped into super gcells for coarser sampling.
There are 8418 that measure horizontal congestion.
There are 8418 that measure vertical congestion.

Overflow numH           numV
-------------------------------------
-------------------------------------
Overall Congestion Index: H 0 (0.000%), V 0 (0.000%)

========================================================================================
Routing data after Pin Assignment
----------------------------------

Net-length and Via-count Report:
-------------------------------
Total length: 7.278e+05um, number of vias: 65929

M1(H) length: 0.000e+00um, number of vias: 35276
M2(V) length: 3.268e+05um, number of vias: 27865
M3(H) length: 3.273e+05um, number of vias: 2788
M4(V) length: 7.371e+04um

Congestion Report: 
-----------------
Gcells have been grouped into super gcells for coarser sampling.
There are 5200 that measure horizontal congestion.
There are 5280 that measure vertical congestion.

Overflow numH           numV
-------------------------------------
-------------------------------------
Overall Congestion Index: H 0 (0.000%), V 0 (0.000%)

========================================================================================

Analyzing Pin Assignment.....

========================================================================================
Pin QoR Report:
--------------



There are 0 total 2-pin nets in the design.


========================================================================================

---------------------------------------------------------------------------------
| QoR Metric | Before Pin-Assignment | After Pin-Assignment  |      Change      |
---------------------------------------------------------------------------------
| Horizontal |        0.000%         |        0.000%         |         NA       |
| Congestion |                       |                       |                  |
---------------------------------------------------------------------------------
|  Vertical  |        0.000%         |        0.000%         |         NA       |
| Congestion |                       |                       |                  |
---------------------------------------------------------------------------------
|    Total   |   7.557e+05um         |   7.278e+05um         |      -3.694%     |
| Net-Length |                       |                       |                  |
---------------------------------------------------------------------------------
|    Total   |         59442         |         65929         |      10.913%     |
| Via-Count  |                       |                       |                  |
---------------------------------------------------------------------------------

Completed pinAnalysis (CPU=0:00:00.9 MEM=-82.4)

========================================================================================
<CMD> pan -12.411 4.066
<CMD> pan -0.442 -8.395
<CMD> pan 0.546 -12.215
<CMD> pan 1.274 16.087
<CMD> pan 0.052 6.393
<CMD> pan 0.208 7.381
<CMD> pan 0.546 8.162
<CMD> pan 0.286 5.692
<CMD> pan -0.520 2.469
<CMD> pan -0.182 1.248
<CMD> pan -1.326 -6.394
<CMD> pan 0.180 9.210
<CMD> pan -4.300 -5.183
<CMD> pan -13.394 -2.053
<CMD> pan -23.479 -0.288
<CMD> pan -14.694 0.621
<CMD> pan -1.592 9.430
<CMD> pan -1.102 7.378
<CMD> pan -14.832 -0.509
<CMD> pan 0.975 9.239
<CMD> pan -12.816 -1.845
<CMD> pan -13.513 0.249
<CMD> pan -9.824 -15.109
<CMD> pan -15.009 -9.524
<CMD> pan -26.230 -3.840
<CMD> pan -13.763 -2.294
<CMD> pan -26.087 -1.768
<CMD> pan -4.402 -1.407
<CMD> pan -134.889 -12.096
<CMD> pan -32.135 -2.250
<CMD> pan -37.062 1.399
<CMD> pan -13.436 -0.849
<CMD> pan -19.983 -13.400
<CMD> pan -21.922 -12.107
<CMD> pan -21.100 -10.050
<CMD> pan -23.373 -10.650
<CMD> pan -23.116 -5.129
<CMD> pan -23.514 -5.851
<CMD> pan -19.035 -7.440
<CMD> pan -26.620 -3.070
<CMD> pan -30.883 -4.840
<CMD> pan -28.896 -4.262
<CMD> pan -33.219 -11.378
<CMD> pan 679.027 -209.968
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reset to color id 0 for t_op (TOP) and all their descendants.
Free PSO.
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
rc_typ rc_best rc_worst
**WARN: (IMPLF-228):	 ANTENNAOUTPUTDIFFAREA is specified and will be
applied to any OUTPUT PIN or INOUT PIN without ANTENNADIFFAREA. This often
causes a mismatch between process antenna violations found in Innovus
(during routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in LEF
5.5. The recommended solution is to remove ANTENNAOUTPUTDIFFAREA and add
ANTENNADIFFAREA to all OUTPUT or INOUT PINS in the MACROS in order to
avoid a mismatch in violations.
**WARN: (IMPLF-230):	 ANTENNAINOUTDIFFAREA is specified and will be
applied to any INOUT PIN without ANTENNADIFFAREA. This often causes a
mismatch between process antenna violations found in Innovus (during
routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in
LEF 5.5. The recommended solution is to remove ANTENNAINOUTDIFFAREA
and add ANTENNADIFFAREA to all INOUT PINS in the MACROS in order to
avoid a mismatch in violations.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading view definition file from /calcul/zigbee_project_2/implem/pnr/PNR_TOP_ANTHO_NETLIST_4/WORK/dbs/pnr_after_placement_16_06_15h37.dat/viewDefinition.tcl
*** End library_loading (cpu=0.02min, real=0.02min, mem=6.0M, fe_cpu=12.14min, fe_real=31.33min, fe_mem=1308.2M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
**WARN: (IMPFP-3961):	The techSite 'corner_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'ioSite_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'blockSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'portCellSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
Set CTS cells: CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15
Loading preference file /calcul/zigbee_project_2/implem/pnr/PNR_TOP_ANTHO_NETLIST_4/WORK/dbs/pnr_after_placement_16_06_15h37.dat/gui.pref.tcl ...
**WARN: (IMPOPT-3602):	The specified path group name reset2cdr is not defined.
**WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
**WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
**WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
**WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
**WARN: analysis view hold_func_min not found, use default_view_setup
**WARN: analysis view setup_func_max not found, use default_view_setup
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
top_io
top_io
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
Loading path group file /calcul/zigbee_project_2/implem/pnr/PNR_TOP_ANTHO_NETLIST_4/WORK/dbs/pnr_after_placement_16_06_15h37.dat/mmmc/pathgroup.sdc ...
<CMD> setDrawView place
<CMD> pan -25.465 0.312
<CMD> pan -35.282 2.867
<CMD> setEdit -layer_horizontal MET1
<CMD> setEdit -layer_horizontal MET3
<CMD> setEdit -layer_vertical MET2
<CMD> setEdit -layer_vertical MET4
<CMD> setEdit -spacing 0.45 -layer MET1
<CMD> setEdit -spacing 0.5 -layer MET2
<CMD> setEdit -spacing 0.6 -layer MET3
<CMD> setEdit -spacing 0.6 -layer MET4
<CMD> setMetalFill -gapSpacing 0.45 -layer MET1
<CMD> setMetalFill -gapSpacing 0.5 -layer MET2
<CMD> setMetalFill -gapSpacing 0.6 -layer MET3
<CMD> setMetalFill -gapSpacing 0.6 -layer MET4
<CMD> group_path -name path_CTS_FILTER -from t_op/u_decoder/fir_filter/Q_data_mult_8_buff_reg[0]/QN -to t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[13]/D 
<CMD> group_path -name path_CTS_FILTER_2 -from t_op/u_decoder/fir_filter/Q_data_mult_8_buff_reg[0]/QN -to t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[13]/D
<CMD> group_path -name path_CTS_CORDIC -from t_op/u_cordic/mycordic/present_ANGLE_table_reg[4][0]/QN -to t_op/u_cordic/mycordic/present_ANGLE_table_reg[5][15]/D
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> set_ccopt_property use_inverters auto
<CMD> set_ccopt_mode -cts_opt_type full
<CMD> setOptMode -usefulSkewCCOpt extreme
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): setup_func_mode hold_func_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**WARN: (IMPCCOPT-4322):	No default Or cell family identified.
Type 'man IMPCCOPT-4322' for more detail.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> create_ccopt_clock_tree -name inClock -source io_inClock/Y -no_skew_group
Extracting original clock gating for inClock...
  clock_tree inClock contains 1297 sinks and 0 clock gates.
  Extraction for inClock complete.
Extracting original clock gating for inClock done.
<CMD> set_ccopt_property clock_period -pin io_inClock/Y 20
<CMD> create_ccopt_skew_group -name inClock/setup_func_mode -sources io_inClock/Y -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group inClock/setup_func_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group inClock/setup_func_mode inClock
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group inClock/setup_func_mode setup_func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group inClock/setup_func_mode corner_max
<CMD> create_ccopt_skew_group -name inClock/hold_func_mode -sources io_inClock/Y -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group inClock/hold_func_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group inClock/hold_func_mode inClock
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group inClock/hold_func_mode hold_func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group inClock/hold_func_mode corner_min
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=06/16 15:53:37, mem=1198.2M)
Runtime...
(ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1484.6M, init mem=1484.6M)
*info: Placed = 11257          (Fixed = 240)
*info: Unplaced = 0           
Placement Density:47.34%(1042259/2201472)
Placement Density (including fixed std cells):47.55%(1050995/2210208)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1484.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
**WARN: (IMPCCOPT-1127):	The skew group default.inClock/setup_func_mode has been identified as a duplicate of: inClock/hold_func_mode
The skew group inClock/setup_func_mode has been identified as a duplicate of: inClock/hold_func_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70441 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11649  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 11606 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11606 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.975410e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      10( 0.11%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       10( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.588983e+04um, number of vias: 35332
[NR-eGR] Layer2(MET2)(V) length: 3.753461e+05um, number of vias: 19698
[NR-eGR] Layer3(MET3)(H) length: 2.685676e+05um, number of vias: 264
[NR-eGR] Layer4(MET4)(V) length: 4.556498e+03um, number of vias: 0
[NR-eGR] Total length: 7.243599e+05um, number of vias: 55294
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.160605e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1464.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.28 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:00.3)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
cluster_when_starting_skewing: 1 (default: false)
mini_not_full_band_size_factor: 0 (default: 100)
preferred_extra_space is set for at least one key
r2r_iterations: 5 (default: 1)
route_type is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree inClock:
Non-default CCOpt properties for clock tree inClock:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=1664 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Library trimming inverters in power domain auto-default and half-corner corner_max:setup.late removed 1 of 5 cells
  For power domain auto-default:
    Buffers:     CLKBU8 
    Inverters:   {CLKIN10 CLKIN8 CLKIN4 CLKIN2}
    Clock gates: DLSG1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 2561715.487um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  For timing_corner corner_max:setup, late:
    Slew time target (leaf):    1.360ns
    Slew time target (trunk):   1.360ns
    Slew time target (top):     1.360ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.523ns
    Buffer max distance for power domain auto-default: 1067.512um
  Fastest wire driving cells and distances for power domain auto-default:
    Buffer    : {lib_cell:CLKBU8, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1067.512um, saturatedSlew=1.136ns, speed=1138.922um per ns, cellArea=85.245um^2 per 1000um}
    Inverter  : {lib_cell:CLKIN10, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1188.138um, saturatedSlew=1.100ns, speed=1927.544um per ns, cellArea=76.590um^2 per 1000um}
    Clock gate: {lib_cell:DLSG1, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=81.458um, saturatedSlew=1.212ns, speed=97.426um per ns, cellArea=2681.136um^2 per 1000um}
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group inClock/hold_func_mode:
  Sources:                     pin io_inClock/Y
  Total number of sinks:       1297
  Delay constrained sinks:     1297
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner corner_max:setup.late:
  Skew target:                 0.523ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group inClock/hold_func_mode with 1297 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    VIA1_PR     4.470    0.252    1.127    false
M2-M3    VIA2_PR     4.470    0.171    0.764    false
M3-M4    VIA3_PR     4.470    0.168    0.752    false
------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree inClock...
    Clustering clock_tree inClock done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
      cell areas       : b=4368.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4368.000um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBU8: 48 
    Bottom-up phase done. (took cpu=0:00:03.3 real=0:00:03.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:12:17 mem=1781.4M) ***
Total net bbox length = 6.147e+05 (2.867e+05 3.280e+05) (ext = 2.838e+04)
Density distribution unevenness ratio = 8.282%
Move report: Detail placement moves 70 insts, mean move: 7.39 um, max move: 25.60 um
	Max move on inst (t_op/u_coder/j_reg[15]): (1022.40, 862.40) --> (1009.80, 875.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1781.4MB
Summary Report:
Instances move: 70 (out of 11065 movable)
Instances flipped: 0
Mean displacement: 7.39 um
Max displacement: 25.60 um (Instance: t_op/u_coder/j_reg[15]) (1022.4, 862.4) -> (1009.8, 875.4)
	Length: 15 sites, height: 1 rows, site name: standard, cell type: DF3
Total net bbox length = 6.150e+05 (2.870e+05 3.280e+05) (ext = 2.840e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1781.4MB
*** Finished refinePlace (0:12:18 mem=1781.4M) ***
    Moved 71 and flipped 7 of 1345 clock instance(s) during refinement.
    The largest move was 25.6 microns for t_op/u_coder/j_reg[15].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [9.8,10.78)             6
    [10.78,11.76)           0
    [11.76,12.74)           0
    [12.74,13.72)           0
    [13.72,14.7)            0
    [14.7,15.68)            0
    [15.68,16.66)           0
    [16.66,17.64)           0
    [17.64,18.62)           0
    [18.62,19.6)            1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
        19.6         (1450.800,1447.400)    (1470.400,1447.400)    ccl_a clock buffer, uid:A6973 (a lib_cell CLKBU8) at (1470.400,1447.400), in power domain auto-default
         9.8         (1019.600,862.400)     (1009.800,862.400)     ccl_a clock buffer, uid:A6931 (a lib_cell CLKBU8) at (1009.800,862.400), in power domain auto-default
         9.8         (1450.800,1447.400)    (1441.000,1447.400)    ccl_a clock buffer, uid:A696e (a lib_cell CLKBU8) at (1441.000,1447.400), in power domain auto-default
         9.8         (1450.800,1161.400)    (1441.000,1161.400)    ccl_a clock buffer, uid:A696c (a lib_cell CLKBU8) at (1441.000,1161.400), in power domain auto-default
         9.8         (1019.600,862.400)     (1029.400,862.400)     ccl_a clock buffer, uid:A696b (a lib_cell CLKBU8) at (1029.400,862.400), in power domain auto-default
         9.8         (983.200,1252.400)     (973.400,1252.400)     ccl_a clock buffer, uid:A696a (a lib_cell CLKBU8) at (973.400,1252.400), in power domain auto-default
         9.8         (753.600,1369.400)     (743.800,1369.400)     ccl_a clock buffer, uid:A6969 (a lib_cell CLKBU8) at (743.800,1369.400), in power domain auto-default
         0           (735.850,854.200)      (735.850,854.200)      ccl_a clock buffer, uid:A6944 (a lib_cell CLKBU8) at (731.200,849.400), in power domain auto-default
         0           (975.750,1260.600)     (975.750,1260.600)     ccl_a clock buffer, uid:A696a (a lib_cell CLKBU8) at (973.400,1252.400), in power domain auto-default
         0           (1024.250,1374.200)    (1024.250,1374.200)    ccl_a clock buffer, uid:A6972 (a lib_cell CLKBU8) at (1019.600,1369.400), in power domain auto-default
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
      cell areas       : b=4368.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4368.000um^2
      cell capacitance : b=0.480pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.480pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=1.995pF, leaf=10.108pF, total=12.103pF
      wire lengths     : top=0.000um, trunk=9359.850um, leaf=43522.159um, total=52882.009um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=2, worst=[0.056ns, 0.020ns]} avg=0.038ns sd=0.025ns sum=0.076ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=1.360ns count=9 avg=0.917ns sd=0.227ns min=0.535ns max=1.257ns {1 <= 0.544ns, 2 <= 0.816ns, 4 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=40 avg=1.253ns sd=0.082ns min=0.934ns max=1.416ns {1 <= 1.088ns, 37 <= 1.360ns} {2 <= 1.428ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBU8: 48 
    Primary reporting skew group after 'Clustering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.198, max=2.517, avg=2.398, sd=0.068], skew [0.318 vs 0.523, 100% {2.198, 2.517}] (wid=0.077 ws=0.055) (gid=2.472 gs=0.296)
    Skew group summary after 'Clustering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.198, max=2.517, avg=2.398, sd=0.068], skew [0.318 vs 0.523, 100% {2.198, 2.517}] (wid=0.077 ws=0.055) (gid=2.472 gs=0.296)
    Clock network insertion delays are now [2.198ns, 2.517ns] average 2.398ns std.dev 0.068ns
    Legalizer calls during this step: 1133 succeeded with DRC/Color checks: 1133 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:03.8 real=0:00:03.8)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  ---------------------------------------------------------------------------------------------------------
  Trunk        10       4.900       1         7        2.378      {2 <= 2.400, 2 <= 4.800, 6 <= 7.200}
  Leaf         40      32.425      21        40        3.693      {2 <= 26.600, 27 <= 34.200, 11 <= 41.800}
  ---------------------------------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  ----------------------------------------------
  Net Type    Clusters    Clusters    Transition
              Tried       Failed      Failures
  ----------------------------------------------
  Trunk          30          13           13
  Leaf          606         293          293
  ----------------------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11357 and nets=12119 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1724.207M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
    cell areas       : b=4368.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4368.000um^2
    cell capacitance : b=0.480pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.480pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.178pF, leaf=10.856pF, total=13.034pF
    wire lengths     : top=0.000um, trunk=9359.850um, leaf=43522.159um, total=52882.009um
  Clock DAG net violations After congestion update:
    Remaining Transition : {count=10, worst=[0.098ns, 0.065ns, 0.065ns, 0.049ns, 0.043ns, 0.039ns, 0.024ns, 0.016ns, 0.009ns, 0.002ns]} avg=0.041ns sd=0.030ns sum=0.410ns
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=1.360ns count=9 avg=0.973ns sd=0.247ns min=0.552ns max=1.334ns {3 <= 0.816ns, 4 <= 1.088ns, 2 <= 1.360ns}
    Leaf  : target=1.360ns count=40 avg=1.307ns sd=0.086ns min=0.962ns max=1.458ns {1 <= 1.088ns, 29 <= 1.360ns} {9 <= 1.428ns, 1 > 1.428ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBU8: 48 
  Primary reporting skew group After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.593, avg=2.483, sd=0.072], skew [0.324 vs 0.523, 100% {2.269, 2.593}] (wid=0.082 ws=0.057) (gid=2.544 gs=0.300)
  Skew group summary After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.593, avg=2.483, sd=0.072], skew [0.324 vs 0.523, 100% {2.269, 2.593}] (wid=0.082 ws=0.057) (gid=2.544 gs=0.300)
  Clock network insertion delays are now [2.269ns, 2.593ns] average 2.483ns std.dev 0.072ns
  Update congestion based capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Clustering done. (took cpu=0:00:04.0 real=0:00:04.0)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.395pF, leaf=10.767pF, total=13.162pF
      wire lengths     : top=0.000um, trunk=10291.949um, leaf=43193.757um, total=53485.706um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=1.360ns count=13 avg=0.799ns sd=0.364ns min=0.375ns max=1.358ns {4 <= 0.544ns, 3 <= 0.816ns, 4 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.210ns min=0.709ns max=1.359ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Clock network insertion delays are now [2.269ns, 2.770ns] average 2.511ns std.dev 0.109ns
    Legalizer calls during this step: 336 succeeded with DRC/Color checks: 329 succeeded without DRC/Color checks: 7
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:01.0 real=0:00:01.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.395pF, leaf=10.767pF, total=13.162pF
      wire lengths     : top=0.000um, trunk=10291.949um, leaf=43193.757um, total=53485.706um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=1.360ns count=13 avg=0.799ns sd=0.364ns min=0.375ns max=1.358ns {4 <= 0.544ns, 3 <= 0.816ns, 4 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.210ns min=0.709ns max=1.359ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Clock network insertion delays are now [2.269ns, 2.770ns] average 2.511ns std.dev 0.109ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:01.0 real=0:00:01.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.395pF, leaf=10.767pF, total=13.162pF
      wire lengths     : top=0.000um, trunk=10291.949um, leaf=43193.757um, total=53485.706um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=1.360ns count=13 avg=0.799ns sd=0.364ns min=0.375ns max=1.358ns {4 <= 0.544ns, 3 <= 0.816ns, 4 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.210ns min=0.709ns max=1.359ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Clock network insertion delays are now [2.269ns, 2.770ns] average 2.511ns std.dev 0.109ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.395pF, leaf=10.767pF, total=13.162pF
      wire lengths     : top=0.000um, trunk=10291.949um, leaf=43193.757um, total=53485.706um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=1.360ns count=13 avg=0.799ns sd=0.364ns min=0.375ns max=1.358ns {4 <= 0.544ns, 3 <= 0.816ns, 4 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.210ns min=0.709ns max=1.359ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Clock network insertion delays are now [2.269ns, 2.770ns] average 2.511ns std.dev 0.109ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.395pF, leaf=10.767pF, total=13.162pF
      wire lengths     : top=0.000um, trunk=10291.949um, leaf=43193.757um, total=53485.706um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=1.360ns count=13 avg=0.799ns sd=0.364ns min=0.375ns max=1.358ns {4 <= 0.544ns, 3 <= 0.816ns, 4 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.210ns min=0.709ns max=1.359ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Clock network insertion delays are now [2.269ns, 2.770ns] average 2.511ns std.dev 0.109ns
    Legalizer calls during this step: 1 succeeded with DRC/Color checks: 1 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.195pF, leaf=10.878pF, total=13.072pF
      wire lengths     : top=0.000um, trunk=9382.348um, leaf=43639.254um, total=53021.602um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=1.360ns count=9 avg=0.990ns sd=0.265ns min=0.552ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.196ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.605, avg=2.470, sd=0.091], skew [0.336 vs 0.523, 100% {2.269, 2.605}] (wid=0.073 ws=0.048) (gid=2.560 gs=0.318)
    Skew group summary after 'Removing longest path buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.605, avg=2.470, sd=0.091], skew [0.336 vs 0.523, 100% {2.269, 2.605}] (wid=0.073 ws=0.048) (gid=2.560 gs=0.318)
    Clock network insertion delays are now [2.269ns, 2.605ns] average 2.470ns std.dev 0.091ns
    Legalizer calls during this step: 246 succeeded with DRC/Color checks: 246 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:01.3 real=0:00:01.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.198pF, leaf=10.874pF, total=13.072pF
      wire lengths     : top=0.000um, trunk=9395.649um, leaf=43621.456um, total=53017.105um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=1.360ns count=9 avg=0.990ns sd=0.264ns min=0.552ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group inClock/hold_func_mode: insertion delay [min=2.273, max=2.591, avg=2.468, sd=0.089], skew [0.318 vs 0.523, 100% {2.273, 2.591}] (wid=0.073 ws=0.048) (gid=2.546 gs=0.301)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group inClock/hold_func_mode: insertion delay [min=2.273, max=2.591, avg=2.468, sd=0.089], skew [0.318 vs 0.523, 100% {2.273, 2.591}] (wid=0.073 ws=0.048) (gid=2.546 gs=0.301)
    Clock network insertion delays are now [2.273ns, 2.591ns] average 2.468ns std.dev 0.089ns
    Legalizer calls during this step: 128 succeeded with DRC/Color checks: 128 succeeded without DRC/Color checks: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.7 real=0:00:01.7)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.2 real=0:00:03.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:08.2 real=0:00:08.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Skew group summary after 'Improving clock tree routing':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 33 succeeded with DRC/Color checks: 33 succeeded without DRC/Color checks: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.000ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 54 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
          wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBU8: 52 
        Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
          wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBU8: 52 
        Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
          wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBU8: 52 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBU8: 52 
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
    cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
    wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
    Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBU8: 52 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
  Skew group summary after Approximately balancing fragments:
    skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
  Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Skew group summary after 'Improving fragments clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
          wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBU8: 52 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Skew group summary after 'Approximately balancing step':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Skew group summary after 'Fixing clock tree overload':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Skew group summary after 'Approximately balancing paths':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11361 and nets=12123 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1727.262M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
    cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.182pF, leaf=10.874pF, total=13.056pF
    wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=1.360ns count=9 avg=0.985ns sd=0.265ns min=0.549ns max=1.324ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
    Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.194ns min=0.747ns max=1.358ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBU8: 52 
  Primary reporting skew group After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
  Skew group summary After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
  Clock network insertion delays are now [2.269ns, 2.584ns] average 2.461ns std.dev 0.088ns
  Merging balancing drivers for power...
    Tried: 54 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.182pF, leaf=10.874pF, total=13.056pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=1.360ns count=9 avg=0.985ns sd=0.265ns min=0.549ns max=1.324ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.194ns min=0.747ns max=1.358ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Clock network insertion delays are now [2.269ns, 2.584ns] average 2.461ns std.dev 0.088ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.182pF, leaf=10.874pF, total=13.056pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=1.360ns count=9 avg=0.985ns sd=0.265ns min=0.549ns max=1.324ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.194ns min=0.747ns max=1.358ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Improving clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Skew group summary after 'Improving clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Clock network insertion delays are now [2.269ns, 2.584ns] average 2.461ns std.dev 0.088ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=5.708pF fall=5.708pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.182pF, leaf=10.874pF, total=13.056pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=1.360ns count=9 avg=0.985ns sd=0.265ns min=0.549ns max=1.324ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.194ns min=0.747ns max=1.358ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Clock network insertion delays are now [2.269ns, 2.584ns] average 2.461ns std.dev 0.088ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.182pF, leaf=10.874pF, total=13.056pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=1.360ns count=9 avg=0.985ns sd=0.265ns min=0.549ns max=1.324ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.194ns min=0.747ns max=1.358ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Skew group summary after 'Improving insertion delay':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Clock network insertion delays are now [2.269ns, 2.584ns] average 2.461ns std.dev 0.088ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=18.764pF fall=18.764pF), of which (rise=13.056pF fall=13.056pF) is wire, and (rise=5.708pF fall=5.708pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:12:23 mem=1784.5M) ***
Total net bbox length = 6.161e+05 (2.876e+05 3.285e+05) (ext = 2.838e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1784.5MB
Summary Report:
Instances move: 0 (out of 11069 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.161e+05 (2.876e+05 3.285e+05) (ext = 2.838e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1784.5MB
*** Finished refinePlace (0:12:23 mem=1784.5M) ***
  Moved 45 and flipped 0 of 1349 clock instance(s) during refinement.
  The largest move was 1.4 microns for t_op/u_inFIFO/FIFO_reg[31][3].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        53 (unrouted=53, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(::ccopt::eagl_route_clock_nets): There are 53 for routing of which 53 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70701 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11701  numIgnoredNets=11692
[NR-eGR] There are 9 clock nets ( 9 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 9 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.451000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.311893e+04um, number of vias: 34023
[NR-eGR] Layer2(MET2)(V) length: 3.549026e+05um, number of vias: 18226
[NR-eGR] Layer3(MET3)(H) length: 2.550075e+05um, number of vias: 285
[NR-eGR] Layer4(MET4)(V) length: 9.150348e+03um, number of vias: 0
[NR-eGR] Total length: 6.921793e+05um, number of vias: 52534
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.425450e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 1.260000e+01um, number of vias: 62
[NR-eGR] Layer2(MET2)(V) length: 4.061000e+02um, number of vias: 60
[NR-eGR] Layer3(MET3)(H) length: 4.305000e+03um, number of vias: 55
[NR-eGR] Layer4(MET4)(V) length: 4.701750e+03um, number of vias: 0
[NR-eGR] Total length: 9.425450e+03um, number of vias: 177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9.425450e+03um, number of vias: 177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1724.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1724.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70701 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 9  numPreroutedWires = 242
[NR-eGR] Read numTotalNets=11701  numIgnoredNets=11657
[NR-eGR] There are 44 clock nets ( 44 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 44 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 44 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.261400e+04um
[NR-eGR] 
[NR-eGR] Move 4 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.085000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.413253e+04um, number of vias: 35327
[NR-eGR] Layer2(MET2)(V) length: 3.675568e+05um, number of vias: 19511
[NR-eGR] Layer3(MET3)(H) length: 2.756379e+05um, number of vias: 806
[NR-eGR] Layer4(MET4)(V) length: 1.880415e+04um, number of vias: 0
[NR-eGR] Total length: 7.361313e+05um, number of vias: 55644
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.395200e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 1.013600e+03um, number of vias: 1304
[NR-eGR] Layer2(MET2)(V) length: 1.265420e+04um, number of vias: 1285
[NR-eGR] Layer3(MET3)(H) length: 2.063040e+04um, number of vias: 521
[NR-eGR] Layer4(MET4)(V) length: 9.653799e+03um, number of vias: 0
[NR-eGR] Total length: 4.395200e+04um, number of vias: 3110
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.395200e+04um, number of vias: 3110
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1724.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.19 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
Set FIXED routing status on 53 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11361 and nets=12123 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1724.207M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.116pF, leaf=9.745pF, total=11.861pF
          wire lengths     : top=0.000um, trunk=9425.450um, leaf=43951.999um, total=53377.449um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=1.360ns count=9 avg=0.964ns sd=0.256ns min=0.550ns max=1.322ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.136ns sd=0.184ns min=0.715ns max=1.295ns {6 <= 0.816ns, 3 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBU8: 52 
        Primary reporting skew group eGRPC initial state:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.070 ws=0.052) (gid=2.471 gs=0.266)
        Skew group summary eGRPC initial state:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.070 ws=0.052) (gid=2.471 gs=0.266)
        Clock network insertion delays are now [2.228ns, 2.514ns] average 2.407ns std.dev 0.085ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.116pF, leaf=9.745pF, total=11.861pF
          wire lengths     : top=0.000um, trunk=9425.450um, leaf=43951.999um, total=53377.449um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=1.360ns count=9 avg=0.964ns sd=0.256ns min=0.550ns max=1.322ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.136ns sd=0.184ns min=0.715ns max=1.295ns {6 <= 0.816ns, 3 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBU8: 52 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.070 ws=0.052) (gid=2.471 gs=0.266)
        Skew group summary eGRPC after moving buffers:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.070 ws=0.052) (gid=2.471 gs=0.266)
        Clock network insertion delays are now [2.228ns, 2.514ns] average 2.407ns std.dev 0.085ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 229 long paths. The largest offset applied was 0.022ns
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------------------
          Skew Group                Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                    Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------------------
          inClock/hold_func_mode    1297       229       17.656%      0.022ns       2.514ns         2.492ns
          ----------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
            0.000        0.005       58
            0.005        0.010       75
            0.010        0.015       56
            0.015        0.020       20
            0.020      and above     20
          -------------------------------
          
          Mean=0.010ns Median=0.009ns Std.Dev=0.006ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 18, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 35, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 18, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 17, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.116pF, leaf=9.745pF, total=11.861pF
          wire lengths     : top=0.000um, trunk=9425.450um, leaf=43951.999um, total=53377.449um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=1.360ns count=9 avg=0.964ns sd=0.256ns min=0.550ns max=1.322ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.136ns sd=0.184ns min=0.715ns max=1.295ns {6 <= 0.816ns, 3 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBU8: 52 
        Primary reporting skew group eGRPC after downsizing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.063 ws=0.045) (gid=2.471 gs=0.266)
        Skew group summary eGRPC after downsizing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.063 ws=0.045) (gid=2.471 gs=0.266)
        Clock network insertion delays are now [2.228ns, 2.514ns] average 2.407ns std.dev 0.085ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.116pF, leaf=9.745pF, total=11.861pF
          wire lengths     : top=0.000um, trunk=9425.450um, leaf=43951.999um, total=53377.449um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=1.360ns count=9 avg=0.964ns sd=0.256ns min=0.550ns max=1.322ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.136ns sd=0.184ns min=0.715ns max=1.295ns {6 <= 0.816ns, 3 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBU8: 52 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.063 ws=0.045) (gid=2.471 gs=0.266)
        Skew group summary eGRPC after DRV fixing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.063 ws=0.045) (gid=2.471 gs=0.266)
        Clock network insertion delays are now [2.228ns, 2.514ns] average 2.407ns std.dev 0.085ns
        Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 19 insts, 38 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:12:24 mem=1781.4M) ***
Total net bbox length = 6.161e+05 (2.876e+05 3.285e+05) (ext = 2.838e+04)
Density distribution unevenness ratio = 8.619%
Move report: Detail placement moves 24 insts, mean move: 4.93 um, max move: 15.80 um
	Max move on inst (t_op/U1677): (1886.20, 1863.40) --> (1889.00, 1876.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1781.4MB
Summary Report:
Instances move: 24 (out of 11069 movable)
Instances flipped: 0
Mean displacement: 4.93 um
Max displacement: 15.80 um (Instance: t_op/U1677) (1886.2, 1863.4) -> (1889, 1876.4)
	Length: 4 sites, height: 1 rows, site name: standard, cell type: NOR22
Total net bbox length = 6.162e+05 (2.876e+05 3.286e+05) (ext = 2.838e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1781.4MB
*** Finished refinePlace (0:12:25 mem=1781.4M) ***
  Moved 45 and flipped 0 of 1349 clock instance(s) during refinement.
  The largest move was 1.4 microns for t_op/u_inFIFO/FIFO_reg[31][3].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
    cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.116pF, leaf=9.745pF, total=11.861pF
    wire lengths     : top=0.000um, trunk=9425.450um, leaf=43951.999um, total=53377.449um
  Clock DAG net violations before routing clock trees: none
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Trunk : target=1.360ns count=9 avg=0.964ns sd=0.256ns min=0.550ns max=1.322ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
    Leaf  : target=1.360ns count=44 avg=1.136ns sd=0.184ns min=0.715ns max=1.295ns {6 <= 0.816ns, 3 <= 1.088ns, 35 <= 1.360ns}
  Clock DAG library cell distribution before routing clock trees {count}:
     Bufs: CLKBU8: 52 
  Primary reporting skew group before routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.063 ws=0.045) (gid=2.471 gs=0.266)
  Skew group summary before routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.063 ws=0.045) (gid=2.471 gs=0.266)
  Clock network insertion delays are now [2.228ns, 2.514ns] average 2.407ns std.dev 0.085ns
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(::ccopt::eagl_route_clock_nets): There are 53 for routing of which 53 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70701 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11701  numIgnoredNets=11692
[NR-eGR] There are 9 clock nets ( 9 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 9 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.451000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.311893e+04um, number of vias: 34023
[NR-eGR] Layer2(MET2)(V) length: 3.549026e+05um, number of vias: 18226
[NR-eGR] Layer3(MET3)(H) length: 2.550075e+05um, number of vias: 285
[NR-eGR] Layer4(MET4)(V) length: 9.150348e+03um, number of vias: 0
[NR-eGR] Total length: 6.921793e+05um, number of vias: 52534
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.425450e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 1.260000e+01um, number of vias: 62
[NR-eGR] Layer2(MET2)(V) length: 4.061000e+02um, number of vias: 60
[NR-eGR] Layer3(MET3)(H) length: 4.305000e+03um, number of vias: 55
[NR-eGR] Layer4(MET4)(V) length: 4.701750e+03um, number of vias: 0
[NR-eGR] Total length: 9.425450e+03um, number of vias: 177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9.425450e+03um, number of vias: 177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1724.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.16 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1724.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70701 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 9  numPreroutedWires = 242
[NR-eGR] Read numTotalNets=11701  numIgnoredNets=11657
[NR-eGR] There are 44 clock nets ( 44 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 44 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 44 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.261400e+04um
[NR-eGR] 
[NR-eGR] Move 4 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.085000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.413253e+04um, number of vias: 35327
[NR-eGR] Layer2(MET2)(V) length: 3.675568e+05um, number of vias: 19511
[NR-eGR] Layer3(MET3)(H) length: 2.756379e+05um, number of vias: 806
[NR-eGR] Layer4(MET4)(V) length: 1.880415e+04um, number of vias: 0
[NR-eGR] Total length: 7.361313e+05um, number of vias: 55644
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.395200e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 1.013600e+03um, number of vias: 1304
[NR-eGR] Layer2(MET2)(V) length: 1.265420e+04um, number of vias: 1285
[NR-eGR] Layer3(MET3)(H) length: 2.063040e+04um, number of vias: 521
[NR-eGR] Layer4(MET4)(V) length: 9.653799e+03um, number of vias: 0
[NR-eGR] Total length: 4.395200e+04um, number of vias: 3110
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.395200e+04um, number of vias: 3110
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1724.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.19 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_31415_cimeld105_xph2app102_NUtK8l/.rgfZgxDvM
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 53 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 53 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=06/16 15:53:49, mem=1198.6M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Jun 16 15:53:49 2022
#
#WARNING (NRFL-384) Found degenerate rectangle on layer MET1 at location 16.175000 4.175000, ignoring this object.
#WARNING (NRFL-384) Found degenerate rectangle on layer MET1 at location 16.175000 4.175000, ignoring this object.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Thu Jun 16 15:53:50 2022
#
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 12119 nets.
#Voltage range [3.000 - 3.630] has 1 net.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1225.19 (MB), peak = 1401.58 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Thu Jun 16 15:53:52 2022
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.85 (MB)
#Total memory = 1225.31 (MB)
#Peak memory = 1401.58 (MB)
#
#
#Start global routing on Thu Jun 16 15:53:52 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Jun 16 15:53:52 2022
#
#Start routing resource analysis on Thu Jun 16 15:53:52 2022
#
#Routing resource analysis is done on Thu Jun 16 15:53:52 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H        1063         783       12996    71.34%
#  MET2           V         985         730       12996    36.12%
#  MET3           H        1184         662       12996    36.77%
#  MET4           V        1039         676       12996    35.26%
#  --------------------------------------------------------------
#  Total                   4272      40.05%       51984    44.87%
#
#  53 nets (0.44%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Jun 16 15:53:52 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.04 (MB), peak = 1401.58 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.14 (MB), peak = 1401.58 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1235.03 (MB), peak = 1401.58 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1235.29 (MB), peak = 1401.58 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1235.29 (MB), peak = 1401.58 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 465 (skipped).
#Total number of selected nets for routing = 53.
#Total number of unselected nets (but routable) for routing = 11605 (skipped).
#Total number of nets in the design = 12123.
#
#11605 skipped nets do not have any wires.
#53 routable nets have only global wires.
#53 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 53               0  
#------------------------------------------------
#        Total                 53               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 53           11605  
#------------------------------------------------
#        Total                 53           11605  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  MET1         13(0.21%)   (0.21%)
#  MET2          0(0.00%)   (0.00%)
#  MET3          0(0.00%)   (0.00%)
#  MET4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total     13(0.04%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.09% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 52710 um.
#Total half perimeter of net bounding box = 28475 um.
#Total wire length on LAYER MET1 = 693 um.
#Total wire length on LAYER MET2 = 12957 um.
#Total wire length on LAYER MET3 = 24780 um.
#Total wire length on LAYER MET4 = 14280 um.
#Total number of vias = 2984
#Up-Via Summary (total 2984):
#           
#-----------------------
# MET1             1392
# MET2             1108
# MET3              484
#-----------------------
#                  2984 
#
#Total number of involved priority nets 53
#Maximum src to sink distance for priority net 1010.0
#Average of max src_to_sink distance for priority net 429.5
#Average of ave src_to_sink distance for priority net 249.8
#Max overcon = 1 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.40 (MB)
#Total memory = 1235.71 (MB)
#Peak memory = 1401.58 (MB)
#
#Finished global routing on Thu Jun 16 15:53:52 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.74 (MB), peak = 1401.58 (MB)
#Start Track Assignment.
#Done with 867 horizontal wires in 1 hboxes and 936 vertical wires in 1 hboxes.
#Done with 13 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 57537 um.
#Total half perimeter of net bounding box = 28475 um.
#Total wire length on LAYER MET1 = 4758 um.
#Total wire length on LAYER MET2 = 12907 um.
#Total wire length on LAYER MET3 = 25088 um.
#Total wire length on LAYER MET4 = 14785 um.
#Total number of vias = 2984
#Up-Via Summary (total 2984):
#           
#-----------------------
# MET1             1392
# MET2             1108
# MET3              484
#-----------------------
#                  2984 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1232.39 (MB), peak = 1401.58 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 14.93 (MB)
#Total memory = 1232.39 (MB)
#Peak memory = 1401.58 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.3% of the total area was rechecked for DRC, and 46.5% required routing.
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1264.26 (MB), peak = 1401.58 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.34 (MB), peak = 1401.58 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 55121 um.
#Total half perimeter of net bounding box = 28475 um.
#Total wire length on LAYER MET1 = 55 um.
#Total wire length on LAYER MET2 = 2017 um.
#Total wire length on LAYER MET3 = 28095 um.
#Total wire length on LAYER MET4 = 24955 um.
#Total number of vias = 4379
#Up-Via Summary (total 4379):
#           
#-----------------------
# MET1             1400
# MET2             1396
# MET3             1583
#-----------------------
#                  4379 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 0.57 (MB)
#Total memory = 1232.96 (MB)
#Peak memory = 1401.58 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 0.57 (MB)
#Total memory = 1232.96 (MB)
#Peak memory = 1401.58 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 27.28 (MB)
#Total memory = 1225.91 (MB)
#Peak memory = 1401.58 (MB)
#Number of warnings = 57
#Total number of warnings = 346
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jun 16 15:54:08 2022
#
% End globalDetailRoute (date=06/16 15:54:08, total cpu=0:00:18.7, real=0:00:19.0, peak res=1225.9M, current mem=1225.9M)
        NanoRoute done. (took cpu=0:00:18.7 real=0:00:18.7)
      Clock detailed routing done.
Checking guided vs. routed lengths for 53 nets...

      
      Guided max path lengths
      =======================
      
      ----------------------------------------
      From (um)    To (um)     Number of paths
      ----------------------------------------
       100.000      200.000           5
       200.000      300.000           5
       300.000      400.000          18
       400.000      500.000          14
       500.000      600.000           3
       600.000      700.000           4
       700.000      800.000           2
       800.000      900.000           0
       900.000     1000.000           2
      ----------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          37
        0.000      5.000          12
        5.000     10.000           2
       10.000     15.000           1
       15.000     20.000           0
       20.000     25.000           0
       25.000     30.000           0
       30.000     35.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net t_op/CTS_153 (35 terminals)
    Guided length:  max path =   340.800um, total =   803.300um
    Routed length:  max path =   359.600um, total =   950.750um
    Deviation:      max path =     5.516%,  total =    18.356%

    Net t_op/CTS_182 (32 terminals)
    Guided length:  max path =   510.402um, total =  1119.296um
    Routed length:  max path =   524.000um, total =  1252.000um
    Deviation:      max path =     2.664%,  total =    11.856%

    Net t_op/CTS_191 (33 terminals)
    Guided length:  max path =   415.898um, total =  1180.198um
    Routed length:  max path =   460.500um, total =  1231.500um
    Deviation:      max path =    10.724%,  total =     4.347%

    Net t_op/CTS_195 (38 terminals)
    Guided length:  max path =   411.200um, total =  1041.397um
    Routed length:  max path =   411.200um, total =  1148.900um
    Deviation:      max path =     0.000%,  total =    10.323%

    Net t_op/CTS_167 (32 terminals)
    Guided length:  max path =   413.600um, total =  1184.498um
    Routed length:  max path =   417.100um, total =  1304.800um
    Deviation:      max path =     0.846%,  total =    10.156%

    Net t_op/CTS_158 (29 terminals)
    Guided length:  max path =   423.200um, total =  1259.297um
    Routed length:  max path =   405.000um, total =  1376.350um
    Deviation:      max path =    -4.301%,  total =     9.295%

    Net t_op/CTS_171 (33 terminals)
    Guided length:  max path =   399.000um, total =  1076.800um
    Routed length:  max path =   350.200um, total =  1173.900um
    Deviation:      max path =   -12.231%,  total =     9.017%

    Net t_op/CTS_165 (34 terminals)
    Guided length:  max path =   308.800um, total =  1083.298um
    Routed length:  max path =   306.200um, total =  1165.800um
    Deviation:      max path =    -0.842%,  total =     7.616%

    Net t_op/CTS_174 (32 terminals)
    Guided length:  max path =   395.400um, total =  1048.997um
    Routed length:  max path =   392.800um, total =  1115.800um
    Deviation:      max path =    -0.658%,  total =     6.368%

    Net t_op/CTS_149 (37 terminals)
    Guided length:  max path =   405.200um, total =  1092.700um
    Routed length:  max path =   405.200um, total =  1157.100um
    Deviation:      max path =     0.000%,  total =     5.894%

Set FIXED routing status on 53 net(s)
Set FIXED placed status on 52 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=12070, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70701 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 53  numPreroutedWires = 5823
[NR-eGR] Read numTotalNets=11701  numIgnoredNets=53
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 11605 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11605 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.578520e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      11( 0.12%)       0( 0.00%)   ( 0.12%) 
[NR-eGR] Layer2       2( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer3       6( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       19( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.177293e+04um, number of vias: 35373
[NR-eGR] Layer2(MET2)(V) length: 3.555512e+05um, number of vias: 19848
[NR-eGR] Layer3(MET3)(H) length: 2.803085e+05um, number of vias: 1825
[NR-eGR] Layer4(MET4)(V) length: 3.071810e+04um, number of vias: 0
[NR-eGR] Total length: 7.383506e+05um, number of vias: 57046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.4 real=0:00:00.4)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:19.6 real=0:00:19.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11361 and nets=12123 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1747.852M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
    cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.208pF, leaf=11.249pF, total=13.457pF
    wire lengths     : top=0.000um, trunk=9513.350um, leaf=45607.900um, total=55121.250um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=12, worst=[0.070ns, 0.048ns, 0.045ns, 0.044ns, 0.032ns, 0.031ns, 0.025ns, 0.009ns, 0.008ns, 0.006ns, ...]} avg=0.027ns sd=0.022ns sum=0.322ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=1.360ns count=9 avg=0.993ns sd=0.266ns min=0.560ns max=1.361ns {3 <= 0.816ns, 3 <= 1.088ns, 2 <= 1.360ns} {1 <= 1.428ns}
    Leaf  : target=1.360ns count=44 avg=1.232ns sd=0.199ns min=0.768ns max=1.430ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBU8: 52 
  Primary reporting skew group after routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
  Skew group summary after routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
  Clock network insertion delays are now [2.281ns, 2.600ns] average 2.484ns std.dev 0.089ns
  CCOpt::Phase::Routing done. (took cpu=0:00:19.9 real=0:00:19.9)
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 53, tested: 53, violation detected: 12, violation ignored (due to small violation): 0, cannot run: 0, attempted: 12, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -----------------------------------------------------------------------------------------------------------------
    Net Type    Attempted           Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -----------------------------------------------------------------------------------------------------------------
    top                0                   0           0            0                    0                  0 (0.0%)
    trunk              1 (8.3%)            0           0            0                    0                  1 (8.3%)
    leaf              11 (91.7%)           0           0            0                    0                 11 (91.7%)
    -----------------------------------------------------------------------------------------------------------------
    Total             12 (100%)     -           -            -                           0 (100%)          12 (100%)
    -----------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 12, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.208pF, leaf=11.249pF, total=13.457pF
      wire lengths     : top=0.000um, trunk=9513.350um, leaf=45607.900um, total=55121.250um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=12, worst=[0.070ns, 0.048ns, 0.045ns, 0.044ns, 0.032ns, 0.031ns, 0.025ns, 0.009ns, 0.008ns, 0.006ns, ...]} avg=0.027ns sd=0.022ns sum=0.322ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=1.360ns count=9 avg=0.993ns sd=0.266ns min=0.560ns max=1.361ns {3 <= 0.816ns, 3 <= 1.088ns, 2 <= 1.360ns} {1 <= 1.428ns}
      Leaf  : target=1.360ns count=44 avg=1.232ns sd=0.199ns min=0.768ns max=1.430ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
    Clock network insertion delays are now [2.281ns, 2.600ns] average 2.484ns std.dev 0.089ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 53, tested: 53, violation detected: 12, violation ignored (due to small violation): 0, cannot run: 0, attempted: 12, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -----------------------------------------------------------------------------------------------------------------
    Net Type    Attempted           Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -----------------------------------------------------------------------------------------------------------------
    top                0                   0           0            0                    0                  0 (0.0%)
    trunk              1 (8.3%)            0           0            0                    0                  1 (8.3%)
    leaf              11 (91.7%)           0           0            0                    0                 11 (91.7%)
    -----------------------------------------------------------------------------------------------------------------
    Total             12 (100%)     -           -            -                           0 (100%)          12 (100%)
    -----------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 12, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.208pF, leaf=11.249pF, total=13.457pF
      wire lengths     : top=0.000um, trunk=9513.350um, leaf=45607.900um, total=55121.250um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=12, worst=[0.070ns, 0.048ns, 0.045ns, 0.044ns, 0.032ns, 0.031ns, 0.025ns, 0.009ns, 0.008ns, 0.006ns, ...]} avg=0.027ns sd=0.022ns sum=0.322ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=1.360ns count=9 avg=0.993ns sd=0.266ns min=0.560ns max=1.361ns {3 <= 0.816ns, 3 <= 1.088ns, 2 <= 1.360ns} {1 <= 1.428ns}
      Leaf  : target=1.360ns count=44 avg=1.232ns sd=0.199ns min=0.768ns max=1.430ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
    Skew group summary PostConditioning after DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
    Clock network insertion delays are now [2.281ns, 2.600ns] average 2.484ns std.dev 0.089ns
    Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 53, nets tested: 53, nets violation detected: 12, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 12, nets unsuccessful: 12, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.208pF, leaf=11.249pF, total=13.457pF
      wire lengths     : top=0.000um, trunk=9513.350um, leaf=45607.900um, total=55121.250um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=12, worst=[0.070ns, 0.048ns, 0.045ns, 0.044ns, 0.032ns, 0.031ns, 0.025ns, 0.009ns, 0.008ns, 0.006ns, ...]} avg=0.027ns sd=0.022ns sum=0.322ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=1.360ns count=9 avg=0.993ns sd=0.266ns min=0.560ns max=1.361ns {3 <= 0.816ns, 3 <= 1.088ns, 2 <= 1.360ns} {1 <= 1.428ns}
      Leaf  : target=1.360ns count=44 avg=1.232ns sd=0.199ns min=0.768ns max=1.430ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
    Clock network insertion delays are now [2.281ns, 2.600ns] average 2.484ns std.dev 0.089ns
    Buffering to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:12:45 mem=1808.1M) ***
Total net bbox length = 6.162e+05 (2.876e+05 3.286e+05) (ext = 2.838e+04)
Density distribution unevenness ratio = 8.619%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1808.1MB
Summary Report:
Instances move: 0 (out of 11069 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.162e+05 (2.876e+05 3.286e+05) (ext = 2.838e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1808.1MB
*** Finished refinePlace (0:12:45 mem=1808.1M) ***
    Moved 45 and flipped 0 of 1349 clock instance(s) during refinement.
    The largest move was 1.4 microns for t_op/u_inFIFO/FIFO_reg[31][3].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
    Set dirty flag on 17 insts, 34 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11361 and nets=12123 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1747.852M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.0 real=0:00:01.0)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        52      4732.000       0.520
  Inverters                       0         0.000       0.000
  Integrated Clock Gates          0         0.000       0.000
  Non-Integrated Clock Gates      0         0.000       0.000
  Clock Logic                     0         0.000       0.000
  All                            52      4732.000       0.520
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      9513.350
  Leaf      45607.900
  Total     55121.250
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate     Wire      Total
  ----------------------------------
  Top      0.000     0.000     0.000
  Trunk    0.520     2.208     2.728
  Leaf     5.188    11.249    16.437
  Total    5.708    13.457    19.165
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  1297     5.188     0.004       0.000      0.004    0.004
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        12       0.027       0.022      0.322    [0.070, 0.048, 0.045, 0.044, 0.032, 0.031, 0.025, 0.009, 0.008, 0.006, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                   Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       1.360       9       0.993       0.266      0.560    1.361    {3 <= 0.816ns, 3 <= 1.088ns, 2 <= 1.360ns}     {1 <= 1.428ns}
  Leaf        1.360      44       1.232       0.199      0.768    1.430    {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns}    {10 <= 1.428ns, 1 > 1.428ns}
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CLKBU8    buffer     52       4732.000
  ---------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    inClock/hold_func_mode    2.281     2.600     0.319       0.523         0.049           0.026           2.484        0.089     100% {2.281, 2.600}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    inClock/hold_func_mode    2.281     2.600     0.319       0.523         0.049           0.026           2.484        0.089     100% {2.281, 2.600}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [2.281ns, 2.600ns] average 2.484ns std.dev 0.089ns
  
  Found a total of 371 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ---------------------------------------------------------------------------------------------------------------------------------------
  Half corner            Violation  Slew    Slew      Dont   Ideal  Target         Pin
                         amount     target  achieved  touch  net?   source         
                                                      net?                         
  ---------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    0.070    1.360    1.430    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_add_1_buff_reg[2]/C
  corner_max:setup.late    0.070    1.360    1.430    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_add_1_buff_reg[1]/C
  corner_max:setup.late    0.070    1.360    1.430    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_add_1_buff_reg[0]/C
  corner_max:setup.late    0.070    1.360    1.430    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_add_2_buff_reg[2]/C
  corner_max:setup.late    0.070    1.360    1.430    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_add_7_buff_reg[1]/C
  corner_max:setup.late    0.070    1.360    1.430    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[1]/C
  corner_max:setup.late    0.070    1.360    1.430    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_mult_0_buff_reg[0]/C
  corner_max:setup.late    0.070    1.360    1.429    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_add_2_buff_reg[1]/C
  corner_max:setup.late    0.070    1.360    1.429    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_add_6_buff_reg[1]/C
  corner_max:setup.late    0.070    1.360    1.429    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[0]/C
  ---------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1852.6)
Total number of fetched objects 12640
Total number of fetched objects 12640
End delay calculation. (MEM=1895.5 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1798.13 CPU=0:00:00.6 REAL=0:00:01.0)
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.60437
	 Executing: set_clock_latency -source -early -min -rise -0.60437 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.60437
	 Executing: set_clock_latency -source -late -min -rise -0.60437 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.625196
	 Executing: set_clock_latency -source -early -min -fall -0.625196 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.625196
	 Executing: set_clock_latency -source -late -min -fall -0.625196 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.48376
	 Executing: set_clock_latency -source -early -max -rise -2.48376 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.48376
	 Executing: set_clock_latency -source -late -max -rise -2.48376 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.52224
	 Executing: set_clock_latency -source -early -max -fall -2.52224 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.52224
	 Executing: set_clock_latency -source -late -max -fall -2.52224 [get_pins io_inClock/Y]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
  cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
  cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
  sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
  wire capacitance : top=0.000pF, trunk=2.208pF, leaf=11.249pF, total=13.457pF
  wire lengths     : top=0.000um, trunk=9513.350um, leaf=45607.900um, total=55121.250um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=12, worst=[0.070ns, 0.048ns, 0.045ns, 0.044ns, 0.032ns, 0.031ns, 0.025ns, 0.009ns, 0.008ns, 0.006ns, ...]} avg=0.027ns sd=0.022ns sum=0.322ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=1.360ns count=9 avg=0.993ns sd=0.266ns min=0.560ns max=1.361ns {3 <= 0.816ns, 3 <= 1.088ns, 2 <= 1.360ns} {1 <= 1.428ns}
  Leaf  : target=1.360ns count=44 avg=1.232ns sd=0.199ns min=0.768ns max=1.430ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBU8: 52 
Primary reporting skew group after update timingGraph:
  skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
Skew group summary after update timingGraph:
  skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
Clock network insertion delays are now [2.281ns, 2.600ns] average 2.484ns std.dev 0.089ns
Logging CTS constraint violations...
  Clock tree inClock has 10 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 32 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_29 (a lib_cell CLKBU8) at (1667.800,1343.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_decoder/fir_filter/I_data_mult_0_buff_reg[0]/C with a slew time target of 1.360ns. Achieved a slew time of 1.430ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 35 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_30 (a lib_cell CLKBU8) at (1560.000,1681.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[3]/C with a slew time target of 1.360ns. Achieved a slew time of 1.408ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 32 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_17 (a lib_cell CLKBU8) at (1023.800,563.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_outFIFO/FIFO_reg[22][1]/C with a slew time target of 1.360ns. Achieved a slew time of 1.405ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 33 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_37 (a lib_cell CLKBU8) at (991.600,1642.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_inFIFO/FIFO_reg[7][2]/C with a slew time target of 1.360ns. Achieved a slew time of 1.404ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 32 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_39 (a lib_cell CLKBU8) at (1025.200,1447.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cordic/my_rotation/present_angle_reg[0][3]/C with a slew time target of 1.360ns. Achieved a slew time of 1.392ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 37 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_1 (a lib_cell CLKBU8) at (749.400,1343.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cordic/mycordic/present_C_table_reg[2][2]/C with a slew time target of 1.360ns. Achieved a slew time of 1.391ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 29 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_9 (a lib_cell CLKBU8) at (679.400,966.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cdr/phd1/o_E_reg/C with a slew time target of 1.360ns. Achieved a slew time of 1.385ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 32 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_12 (a lib_cell CLKBU8) at (731.200,849.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/CTS_ccl_a_BUF_inClock_G0_L3_12/Q with a slew time target of 1.360ns. Achieved a slew time of 1.369ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 30 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_19 (a lib_cell CLKBU8) at (1019.600,628.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_outFIFO/FIFO_reg[19][0]/C with a slew time target of 1.360ns. Achieved a slew time of 1.368ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 33 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_21 (a lib_cell CLKBU8) at (1040.600,875.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/CTS_ccl_a_BUF_inClock_G0_L3_21/Q with a slew time target of 1.360ns. Achieved a slew time of 1.366ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.4 real=0:00:01.4)
Copying last skew targets (including wire skew targets) from inClock/hold_func_mode to inClock/setup_func_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from inClock/hold_func_mode to inClock/setup_func_mode (the duplicate skew group).
Runtime done. (took cpu=0:00:34.2 real=0:00:34.2)
Runtime Summary
===============
Clock Runtime:  (33%) Core CTS          11.29 (Init 0.63, Construction 7.90, Implementation 1.07, eGRPC 0.56, PostConditioning 0.65, Other 0.47)
Clock Runtime:  (64%) CTS services      22.08 (RefinePlace 0.89, EarlyGlobalClock 0.83, NanoRoute 18.70, ExtractRC 0.26, TimingAnalysis 1.41)
Clock Runtime:   (2%) Other CTS          0.81 (Init 0.45, CongRepair 0.36)
Clock Runtime: (100%) Total             34.18

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-1007       10  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 16 warning(s), 0 error(s)

#% End ccopt_design (date=06/16 15:54:11, total cpu=0:00:34.3, real=0:00:34.0, peak res=1240.6M, current mem=1240.6M)
<CMD> pan -25.031 -8.834
<CMD> pan -35.338 1.030
<CMD> setEdit -layer_horizontal MET1
<CMD> setEdit -layer_horizontal MET3
<CMD> setEdit -layer_vertical MET2
<CMD> setEdit -layer_vertical MET4
<CMD> setEdit -spacing 0.45 -layer MET1
<CMD> setEdit -spacing 0.5 -layer MET2
<CMD> setEdit -spacing 0.6 -layer MET3
<CMD> setEdit -spacing 0.6 -layer MET4
<CMD> setMetalFill -gapSpacing 0.45 -layer MET1
<CMD> setMetalFill -gapSpacing 0.5 -layer MET2
<CMD> setMetalFill -gapSpacing 0.6 -layer MET3
<CMD> setMetalFill -gapSpacing 0.6 -layer MET4
<CMD> setFillerMode -core {FILLANT1 FILLANT2 FILLANT5 FILLANT10 FILLANT25} -preserveUserOrder true
<CMD> addFiller -cell FILL25 FILL10 FILL5 FILL2 FILL1 -prefix FILLER -fitGap
**WARN: (IMPSP-5168):	Switch off cellFirst and preserveUserOrder since '-fitGap' option is on.
*INFO: Adding fillers to top-module.
*INFO:   Added 76 filler insts (cell FILL25 / prefix FILLER).
*INFO:   Added 1768 filler insts (cell FILL10 / prefix FILLER).
*INFO:   Added 4421 filler insts (cell FILL5 / prefix FILLER).
*INFO:   Added 8604 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 4540 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 19409 filler insts added - prefix FILLER (CPU: 0:00:00.4).
For 19409 new insts, *** Applied 7 GNC rules (cpu = 0:00:00.0)
<CMD> addIoFiller -cell PERI_SPACER_100_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_100_P' on top side.
Added 0 of filler cell 'PERI_SPACER_100_P' on left side.
Added 0 of filler cell 'PERI_SPACER_100_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_100_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_50_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_50_P' on top side.
Added 0 of filler cell 'PERI_SPACER_50_P' on left side.
Added 0 of filler cell 'PERI_SPACER_50_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_50_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_20_P -prefix pfill
Added 26 of filler cell 'PERI_SPACER_20_P' on top side.
Added 26 of filler cell 'PERI_SPACER_20_P' on left side.
Added 26 of filler cell 'PERI_SPACER_20_P' on bottom side.
Added 26 of filler cell 'PERI_SPACER_20_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_10_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_10_P' on top side.
Added 0 of filler cell 'PERI_SPACER_10_P' on left side.
Added 0 of filler cell 'PERI_SPACER_10_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_10_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_5_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_5_P' on top side.
Added 0 of filler cell 'PERI_SPACER_5_P' on left side.
Added 0 of filler cell 'PERI_SPACER_5_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_5_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_2_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_2_P' on top side.
Added 0 of filler cell 'PERI_SPACER_2_P' on left side.
Added 0 of filler cell 'PERI_SPACER_2_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_2_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_1_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_1_P' on top side.
Added 0 of filler cell 'PERI_SPACER_1_P' on left side.
Added 0 of filler cell 'PERI_SPACER_1_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_1_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_01_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_01_P' on top side.
Added 0 of filler cell 'PERI_SPACER_01_P' on left side.
Added 0 of filler cell 'PERI_SPACER_01_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_01_P' on right side.
<CMD> pan -26.286 -3.314
<CMD> pan -27.243 -1.767
<CMD> pan -32.176 0.147
<CMD> pan -40.349 -0.810
<CMD> pan -38.803 0.147
<CMD> pan -26.581 0.883
<CMD> pan -25.476 -6.037
<CMD> pan -75.181 -5.501
<CMD> pan 99.888 107.809
<CMD> streamOut gdsII_16_06_15h56 -mapFile gdsII.map -libName DesignLib -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    35                              MET1
    36                              VIA1
    37                              MET2
    38                              VIA2
    39                              MET3
    41                              VIA3
    42                              MET4
    61                              MET1
    61                              MET2
    61                              MET3
    61                              MET4


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          30874

Ports/Pins                             0

Nets                               52629
    metal layer MET1               15754
    metal layer MET2               23834
    metal layer MET3               11813
    metal layer MET4                1228

    Via Instances                  57046

Special Nets                         401
    metal layer MET1                 367
    metal layer MET2                  31
    metal layer MET4                   3

    Via Instances                   1630

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  43
    metal layer MET4                  43


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> setLayerPreference trackObj -isVisible 1
<CMD> setLayerPreference nonPrefTrackObj -isVisible 1
<CMD> pan -8.456 -1.140
<CMD> uiSetTool ruler
<CMD> pan -1.292 0.419
<CMD> zoomBox 1887.345 532.035 1886.953 531.839
<CMD> pan -0.476 -0.221
<CMD> uiSetTool ruler
<CMD> pan 0.763 0.412
<CMD> pan 0.560 1.334
<CMD> pan -0.256 1.075
<CMD> pan 2.722 0.370
<CMD> pan -2.979 1.993
<CMD> pan -3.512 -0.263
<CMD> pan 9.726 -1.253
<CMD> uiSetTool ruler
<CMD> pan 1.849 -4.252
<CMD> pan 8.950 0.407
<CMD> pan 7.923 -0.445
<CMD> pan 0.449 0.669
<CMD> pan 1.131 -0.004
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> report_timing
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1808.44)
Total number of fetched objects 12640
End delay calculation. (MEM=1788.57 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1788.57 CPU=0:00:01.4 REAL=0:00:01.0)
Path 1: VIOLATED Setup Check with Pin t_op/u_decoder/fir_filter/Q_data_add_7_
buff_reg[13]/C 
Endpoint:   t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[13]/D  (^) checked 
with  leading edge of 'inClock'
Beginpoint: t_op/u_decoder/fir_filter/Q_data_mult_8_buff_reg[0]/QN (^) 
triggered by  leading edge of 'inClock'
Path Groups: {reg2reg}
Analysis View: setup_func_max
Other End Arrival Time         -0.136
- Setup                         0.025
+ Phase Shift                  20.000
- Uncertainty                  10.000
= Required Time                 9.839
- Arrival Time                 10.485
= Slack Time                   -0.645
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.079
     = Beginpoint Arrival Time       0.079
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | t_op/u_decoder/fir_filter/Q_data_mult_8_buff_reg[0 | C ^          |        |       |   0.079 |   -0.566 | 
     | ]                                                  |              |        |       |         |          | 
     | t_op/u_decoder/fir_filter/Q_data_mult_8_buff_reg[0 | C ^ -> QN ^  | DF3    | 1.927 |   2.006 |    1.361 | 
     | ]                                                  |              |        |       |         |          | 
     | t_op/U1677                                         | A ^ -> Q v   | NOR22  | 0.320 |   2.326 |    1.681 | 
     | t_op/u_decoder/fir_filter/add_333/U1_1             | CI v -> CO v | ADD32  | 0.782 |   3.108 |    2.463 | 
     | t_op/FE_RC_6115_0                                  | C v -> Q v   | MAJ32  | 0.777 |   3.885 |    3.240 | 
     | t_op/FE_RC_2878_0                                  | B v -> Q ^   | NAND22 | 0.360 |   4.245 |    3.600 | 
     | t_op/FE_RC_2877_0                                  | A ^ -> Q v   | NAND22 | 0.331 |   4.576 |    3.931 | 
     | t_op/FE_RC_2578_0                                  | B v -> Q ^   | NAND22 | 0.344 |   4.921 |    4.275 | 
     | t_op/FE_RC_2577_0                                  | A ^ -> Q v   | NAND23 | 0.260 |   5.181 |    4.536 | 
     | t_op/FE_RC_2245_0                                  | B v -> Q ^   | NAND22 | 0.342 |   5.523 |    4.878 | 
     | t_op/FE_RC_2244_0                                  | A ^ -> Q v   | NAND23 | 0.220 |   5.743 |    5.098 | 
     | t_op/FE_RC_1173_0                                  | B v -> Q ^   | NAND22 | 0.294 |   6.037 |    5.392 | 
     | t_op/FE_RC_1172_0                                  | A ^ -> Q v   | NAND23 | 0.214 |   6.251 |    5.606 | 
     | t_op/FE_RC_926_0                                   | B v -> Q ^   | NAND22 | 0.322 |   6.574 |    5.928 | 
     | t_op/FE_RC_925_0                                   | A ^ -> Q v   | NAND23 | 0.238 |   6.811 |    6.166 | 
     | t_op/FE_RC_635_0                                   | B v -> Q ^   | NAND22 | 0.314 |   7.125 |    6.480 | 
     | t_op/FE_RC_634_0                                   | A ^ -> Q v   | NAND24 | 0.252 |   7.377 |    6.731 | 
     | t_op/FE_RC_1937_0                                  | B v -> Q ^   | NAND22 | 0.311 |   7.688 |    7.043 | 
     | t_op/FE_RC_1936_0                                  | A ^ -> Q v   | NAND24 | 0.204 |   7.892 |    7.247 | 
     | t_op/FE_RC_1637_0                                  | B v -> Q ^   | NAND22 | 0.305 |   8.197 |    7.551 | 
     | t_op/FE_RC_1636_0                                  | A ^ -> Q v   | NAND24 | 0.248 |   8.445 |    7.800 | 
     | t_op/FE_RC_5633_0                                  | B v -> Q ^   | NAND22 | 0.328 |   8.773 |    8.128 | 
     | t_op/FE_RC_5632_0                                  | A ^ -> Q v   | NAND23 | 0.288 |   9.061 |    8.415 | 
     | t_op/FE_RC_4103_0                                  | A v -> Q ^   | NOR21  | 0.391 |   9.452 |    8.806 | 
     | t_op/FE_RC_4102_0                                  | A ^ -> Q v   | OAI222 | 0.206 |   9.657 |    9.012 | 
     | t_op/FE_RC_4101_0                                  | A v -> Q ^   | NAND22 | 0.223 |   9.881 |    9.235 | 
     | t_op/U1925                                         | A ^ -> Q v   | AOI221 | 0.369 |  10.250 |    9.605 | 
     | t_op/U1924                                         | A v -> Q ^   | INV3   | 0.234 |  10.485 |    9.839 | 
     | t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[13 | D ^          | DF3    | 0.000 |  10.485 |    9.839 | 
     | ]                                                  |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 

<CMD> setAnalysisMode -checkType hold
<CMD> report_timing
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1788.43)
*** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
Total number of fetched objects 12640
End delay calculation. (MEM=1788.57 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1788.57 CPU=0:00:01.3 REAL=0:00:01.0)
Path 1: MET Hold Check with Pin t_op/u_outFIFO/os1/dff1/s_qout_reg/C 
Endpoint:   t_op/u_outFIFO/os1/dff1/s_qout_reg/D (^) checked with  leading edge 
of 'inClock'
Beginpoint: in_outFIFO_inReadEnable              (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: hold_func_min
Other End Arrival Time          0.020
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.033
  Arrival Time                  0.188
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |            Arc            |  Cell  | Delay | Arrival | Required | 
     |                                    |                           |        |       |  Time   |   Time   | 
     |------------------------------------+---------------------------+--------+-------+---------+----------| 
     |                                    | in_outFIFO_inReadEnable ^ |        |       |   0.000 |   -0.155 | 
     | io_outFIFO_inReadEnable            | PAD ^ -> Y ^              | ITP    | 0.073 |   0.073 |   -0.082 | 
     | t_op/U4230                         | B ^ -> Q v                | NAND22 | 0.028 |   0.101 |   -0.053 | 
     | t_op/U4229                         | A v -> Q ^                | INV3   | 0.086 |   0.188 |    0.033 | 
     | t_op/u_outFIFO/os1/dff1/s_qout_reg | D ^                       | DF3    | 0.000 |   0.188 |    0.033 | 
     +------------------------------------------------------------------------------------------------------+ 

<CMD> fit
<CMD> clearAllRulers
<CMD> pan -2.234 -373.118
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (IMPSYC-123):	No wire on net in_outFIFO_inReadEnable.
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> pan 429.295 593.009
<CMD> pan -161.424 -169.020
<CMD> pan -977.813 70.970
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> pan -4.794 1.103
<CMD> pan 3.785 0.017
<CMD> pan -12.855 0.610
<CMD> pan -8.440 -0.972
<CMD> pan -6.414 -0.638
<CMD> pan -2.815 0.220
<CMD> pan 0.750 9.777
<CMD> pan 6.139 6.834
<CMD> pan 7.506 0.123
<CMD> pan 38.674 6.777
<CMD> pan 32.112 -2.170
<CMD> pan -57.525 -2.827
<CMD> ctd_win -id ctd_window
<CMD> routeDesign
#% Begin routeDesign (date=06/16 18:59:40, mem=1325.7M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.71 (MB), peak = 1401.58 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1798.1M, init mem=1798.1M)
*info: Placed = 30718          (Fixed = 292)
*info: Unplaced = 0           
Placement Density:100.00%(2201472/2201472)
Placement Density (including fixed std cells):100.00%(2210208/2210208)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1798.1M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (53) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1798.1M) ***
#Start route 53 clock nets...
% Begin globalDetailRoute (date=06/16 18:59:40, mem=1339.2M)

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Jun 16 18:59:40 2022
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Thu Jun 16 18:59:41 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 12119 nets.
#Voltage range [3.000 - 3.630] has 1 net.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1334.88 (MB), peak = 1401.58 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#19 routed nets are extracted.
#34 routed net(s) are imported.
#12070 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 12123.
#
#
#Finished routing data preparation on Thu Jun 16 18:59:41 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.80 (MB)
#Total memory = 1335.02 (MB)
#Peak memory = 1401.58 (MB)
#
#
#Start global routing on Thu Jun 16 18:59:41 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.80 (MB)
#Total memory = 1335.02 (MB)
#Peak memory = 1401.58 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 29.1% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 0
#19530 out of 30874 instances (63.3%) need to be verified(marked ipoed), dirty area=32.3%.
#   number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1370.31 (MB), peak = 1401.58 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1370.31 (MB), peak = 1401.58 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 55121 um.
#Total half perimeter of net bounding box = 28475 um.
#Total wire length on LAYER MET1 = 55 um.
#Total wire length on LAYER MET2 = 2017 um.
#Total wire length on LAYER MET3 = 28095 um.
#Total wire length on LAYER MET4 = 24955 um.
#Total number of vias = 4379
#Up-Via Summary (total 4379):
#           
#-----------------------
# MET1             1400
# MET2             1396
# MET3             1583
#-----------------------
#                  4379 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 6.47 (MB)
#Total memory = 1341.49 (MB)
#Peak memory = 1401.58 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 6.47 (MB)
#Total memory = 1341.49 (MB)
#Peak memory = 1401.58 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = -26.04 (MB)
#Total memory = 1313.18 (MB)
#Peak memory = 1401.58 (MB)
#Number of warnings = 44
#Total number of warnings = 392
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jun 16 18:59:52 2022
#
% End globalDetailRoute (date=06/16 18:59:52, total cpu=0:00:11.9, real=0:00:12.0, peak res=1375.0M, current mem=1313.2M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1313.18 (MB), peak = 1401.58 (MB)
% Begin globalDetailRoute (date=06/16 18:59:52, mem=1313.2M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Jun 16 18:59:52 2022
#
#Generating timing data, please wait...
#11701 total nets, 53 already routed, 53 will ignore in trialRoute
#Reporting timing...
Total number of fetched objects 12640
End delay calculation. (MEM=1808.12 CPU=0:00:01.3 REAL=0:00:01.0)
#Normalized TNS: 1000.00 20.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1337.13 (MB), peak = 1401.58 (MB)
#Library Standard Delay: 141.70ps
#Slack threshold: 283.40ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1337.13 (MB), peak = 1401.58 (MB)
#Stage 3: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1342.20 (MB), peak = 1401.58 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1344.34 (MB), peak = 1401.58 (MB)
#
#*** Enable low timing-driven effort with mode 0.
#Dump tif for version 2.1
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'setup_func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'setup_func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'hold_func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'hold_func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
top_io
top_io
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1288.12 (MB), peak = 1401.58 (MB)
#Done generating timing data.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_31415.tif.gz ...
#Read in timing information for 44 ports, 11112 instances from timing file .timing_file_31415.tif.gz.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Thu Jun 16 19:00:00 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 12119 nets.
#Voltage range [3.000 - 3.630] has 1 net.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1307.59 (MB), peak = 1401.58 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.48 (MB), peak = 1401.58 (MB)
#Merging special wires...
#
#Finished routing data preparation on Thu Jun 16 19:00:00 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.08 (MB)
#Total memory = 1310.56 (MB)
#Peak memory = 1401.58 (MB)
#
#
#Start global routing on Thu Jun 16 19:00:00 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Jun 16 19:00:00 2022
#
#Start routing resource analysis on Thu Jun 16 19:00:00 2022
#
#Routing resource analysis is done on Thu Jun 16 19:00:00 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H         952         894       12996    89.63%
#  MET2           V         880         835       12996    49.12%
#  MET3           H        1090         756       12996    48.51%
#  MET4           V         932         783       12996    48.25%
#  --------------------------------------------------------------
#  Total                   3854      45.92%       51984    58.88%
#
#  53 nets (0.44%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Jun 16 19:00:00 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.30 (MB), peak = 1401.58 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.30 (MB), peak = 1401.58 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1339.50 (MB), peak = 1401.58 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1347.75 (MB), peak = 1401.58 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1348.09 (MB), peak = 1401.58 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 465 (skipped).
#Total number of routable nets = 11658.
#Total number of nets in the design = 12123.
#
#11605 routable nets have only global wires.
#53 routable nets have only detail routed wires.
#53 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           11605  
#-----------------------------
#        Total           11605  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 53           11605  
#------------------------------------------------
#        Total                 53           11605  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  MET1          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  MET2          4(0.06%)      2(0.03%)      2(0.03%)   (0.12%)
#  MET3         11(0.16%)      0(0.00%)      0(0.00%)   (0.16%)
#  MET4          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     15(0.07%)      2(0.01%)      2(0.01%)   (0.08%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.11% H + 0.06% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 698666 um.
#Total half perimeter of net bounding box = 685967 um.
#Total wire length on LAYER MET1 = 1399 um.
#Total wire length on LAYER MET2 = 294190 um.
#Total wire length on LAYER MET3 = 331755 um.
#Total wire length on LAYER MET4 = 71323 um.
#Total number of vias = 52674
#Up-Via Summary (total 52674):
#           
#-----------------------
# MET1            32680
# MET2            17646
# MET3             2348
#-----------------------
#                 52674 
#
#Total number of involved regular nets 1177
#Maximum src to sink distance  1930.3
#Average of max src_to_sink distance  217.1
#Average of ave src_to_sink distance  156.0
#Max overcon = 3 tracks.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.16%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 38.17 (MB)
#Total memory = 1348.73 (MB)
#Peak memory = 1401.58 (MB)
#
#Finished global routing on Thu Jun 16 19:00:02 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1337.16 (MB), peak = 1401.58 (MB)
#Start Track Assignment.
#Done with 10501 horizontal wires in 1 hboxes and 12399 vertical wires in 1 hboxes.
#Done with 2373 horizontal wires in 1 hboxes and 2723 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# MET1        1355.00 	  0.00%  	  0.00% 	  0.00%
# MET2      286570.21 	  0.09%  	  0.00% 	  0.03%
# MET3      289967.61 	  0.12%  	  0.00% 	  0.00%
# MET4       46134.30 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      624027.13  	  0.10% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 745474 um.
#Total half perimeter of net bounding box = 685967 um.
#Total wire length on LAYER MET1 = 42560 um.
#Total wire length on LAYER MET2 = 287081 um.
#Total wire length on LAYER MET3 = 344190 um.
#Total wire length on LAYER MET4 = 71642 um.
#Total number of vias = 52674
#Up-Via Summary (total 52674):
#           
#-----------------------
# MET1            32680
# MET2            17646
# MET3             2348
#-----------------------
#                 52674 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1349.96 (MB), peak = 1401.58 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 30.57 (MB)
#Total memory = 1333.21 (MB)
#Peak memory = 1401.58 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 44
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          0       30       30
#	MET2          3       11       14
#	Totals        3       41       44
#cpu time = 00:00:46, elapsed time = 00:00:46, memory = 1374.87 (MB), peak = 1401.58 (MB)
#start 1st optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         14        0       14
#	MET2          6       11       17
#	Totals       20       11       31
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1378.88 (MB), peak = 1401.58 (MB)
#start 2nd optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	MET1         11        0        0       11
#	MET2          0       11        1       12
#	Totals       11       11        1       23
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1379.28 (MB), peak = 1401.58 (MB)
#start 3rd optimization iteration ...
#   number of violations = 10
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1         10       10
#	Totals       10       10
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1379.29 (MB), peak = 1401.58 (MB)
#start 4th optimization iteration ...
#   number of violations = 10
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1         10       10
#	Totals       10       10
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1377.75 (MB), peak = 1401.58 (MB)
#start 5th optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          9        9
#	Totals        9        9
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1377.75 (MB), peak = 1401.58 (MB)
#start 6th optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          9        9
#	Totals        9        9
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1378.02 (MB), peak = 1401.58 (MB)
#start 7th optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          9        9
#	Totals        9        9
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1377.50 (MB), peak = 1401.58 (MB)
#start 8th optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          9        9
#	Totals        9        9
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1376.66 (MB), peak = 1401.58 (MB)
#start 9th optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          9        9
#	Totals        9        9
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1375.82 (MB), peak = 1401.58 (MB)
#start 10th optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          9        9
#	Totals        9        9
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1375.82 (MB), peak = 1401.58 (MB)
#start 11th optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          9        9
#	Totals        9        9
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1377.34 (MB), peak = 1401.58 (MB)
#start 12th optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          8        8
#	Totals        8        8
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1376.04 (MB), peak = 1401.58 (MB)
#start 13th optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          8        8
#	Totals        8        8
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1376.04 (MB), peak = 1401.58 (MB)
#start 14th optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          8        8
#	Totals        8        8
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1376.77 (MB), peak = 1401.58 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 744685 um.
#Total half perimeter of net bounding box = 685967 um.
#Total wire length on LAYER MET1 = 18301 um.
#Total wire length on LAYER MET2 = 335464 um.
#Total wire length on LAYER MET3 = 312083 um.
#Total wire length on LAYER MET4 = 78838 um.
#Total number of vias = 59604
#Up-Via Summary (total 59604):
#           
#-----------------------
# MET1            35076
# MET2            21682
# MET3             2846
#-----------------------
#                 59604 
#
#Total number of DRC violations = 8
#Total number of violations on LAYER MET1 = 8
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Cpu time = 00:01:00
#Elapsed time = 00:01:00
#Increased memory = 3.52 (MB)
#Total memory = 1336.74 (MB)
#Peak memory = 1401.58 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 8
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          8        8
#	Totals        8        8
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1336.74 (MB), peak = 1401.58 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (MB)
#Total memory = 1336.74 (MB)
#Peak memory = 1401.58 (MB)
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 744685 um.
#Total half perimeter of net bounding box = 685967 um.
#Total wire length on LAYER MET1 = 18301 um.
#Total wire length on LAYER MET2 = 335464 um.
#Total wire length on LAYER MET3 = 312083 um.
#Total wire length on LAYER MET4 = 78838 um.
#Total number of vias = 59604
#Up-Via Summary (total 59604):
#           
#-----------------------
# MET1            35076
# MET2            21682
# MET3             2846
#-----------------------
#                 59604 
#
#Total number of DRC violations = 8
#Total number of violations on LAYER MET1 = 8
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          8        8
#	Totals        8        8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1327.91 (MB), peak = 1401.58 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 744685 um.
#Total half perimeter of net bounding box = 685967 um.
#Total wire length on LAYER MET1 = 18301 um.
#Total wire length on LAYER MET2 = 335464 um.
#Total wire length on LAYER MET3 = 312083 um.
#Total wire length on LAYER MET4 = 78838 um.
#Total number of vias = 59604
#Up-Via Summary (total 59604):
#           
#-----------------------
# MET1            35076
# MET2            21682
# MET3             2846
#-----------------------
#                 59604 
#
#Total number of DRC violations = 8
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 8
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 744685 um.
#Total half perimeter of net bounding box = 685967 um.
#Total wire length on LAYER MET1 = 18301 um.
#Total wire length on LAYER MET2 = 335464 um.
#Total wire length on LAYER MET3 = 312083 um.
#Total wire length on LAYER MET4 = 78838 um.
#Total number of vias = 59604
#Up-Via Summary (total 59604):
#           
#-----------------------
# MET1            35076
# MET2            21682
# MET3             2846
#-----------------------
#                 59604 
#
#Total number of DRC violations = 8
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 8
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#
#Start Post Route via swapping...
#60.71% of area are rerouted by ECO routing.
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          8        8
#	Totals        8        8
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1326.95 (MB), peak = 1401.58 (MB)
#CELL_VIEW top_io,init has 8 DRC violations
#Total number of DRC violations = 8
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 8
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 744685 um.
#Total half perimeter of net bounding box = 685967 um.
#Total wire length on LAYER MET1 = 18301 um.
#Total wire length on LAYER MET2 = 335464 um.
#Total wire length on LAYER MET3 = 312083 um.
#Total wire length on LAYER MET4 = 78838 um.
#Total number of vias = 59604
#Up-Via Summary (total 59604):
#           
#-----------------------
# MET1            35076
# MET2            21682
# MET3             2846
#-----------------------
#                 59604 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          8        8
#	Totals        8        8
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1353.52 (MB), peak = 1401.58 (MB)
#CELL_VIEW top_io,init has 8 DRC violations
#Total number of DRC violations = 8
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 8
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Jun 16 19:01:17 2022
#
#
#Start Post Route Wire Spread.
#Done with 2277 horizontal wires in 2 hboxes and 2440 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 755421 um.
#Total half perimeter of net bounding box = 685967 um.
#Total wire length on LAYER MET1 = 18306 um.
#Total wire length on LAYER MET2 = 340266 um.
#Total wire length on LAYER MET3 = 317659 um.
#Total wire length on LAYER MET4 = 79190 um.
#Total number of vias = 59604
#Up-Via Summary (total 59604):
#           
#-----------------------
# MET1            35076
# MET2            21682
# MET3             2846
#-----------------------
#                 59604 
#
#
#Start DRC checking..
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          8        8
#	Totals        8        8
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1346.00 (MB), peak = 1401.58 (MB)
#CELL_VIEW top_io,init has 8 DRC violations
#Total number of DRC violations = 8
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 8
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          8        8
#	Totals        8        8
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1332.92 (MB), peak = 1401.58 (MB)
#CELL_VIEW top_io,init has 8 DRC violations
#Total number of DRC violations = 8
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 8
#Total number of violations on LAYER MET2 = 0
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 755421 um.
#Total half perimeter of net bounding box = 685967 um.
#Total wire length on LAYER MET1 = 18306 um.
#Total wire length on LAYER MET2 = 340266 um.
#Total wire length on LAYER MET3 = 317659 um.
#Total wire length on LAYER MET4 = 79190 um.
#Total number of vias = 59604
#Up-Via Summary (total 59604):
#           
#-----------------------
# MET1            35076
# MET2            21682
# MET3             2846
#-----------------------
#                 59604 
#
#detailRoute Statistics:
#Cpu time = 00:01:20
#Elapsed time = 00:01:20
#Increased memory = -1.26 (MB)
#Total memory = 1331.95 (MB)
#Peak memory = 1401.58 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:31
#Elapsed time = 00:01:31
#Increased memory = -6.50 (MB)
#Total memory = 1306.68 (MB)
#Peak memory = 1401.58 (MB)
#Number of warnings = 43
#Total number of warnings = 436
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jun 16 19:01:24 2022
#
% End globalDetailRoute (date=06/16 19:01:24, total cpu=0:01:31, real=0:01:32, peak res=1378.7M, current mem=1306.7M)
#routeDesign: cpu time = 00:01:43, elapsed time = 00:01:43, memory = 1306.68 (MB), peak = 1401.58 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPCTE-104           4  The constraint mode of this inactive vie...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 7 warning(s), 0 error(s)

#% End routeDesign (date=06/16 19:01:24, total cpu=0:01:43, real=0:01:44, peak res=1378.7M, current mem=1306.7M)
<CMD> pan -2.629 -0.058
<CMD> pan -28.807 -0.027
<CMD> pan -13.054 0.947
<CMD> pan -3.850 0.145
<CMD> pan -24.384 1.517
<CMD> pan -6.281 0.162
<CMD> pan -3.607 0.149
<CMD> pan -5.634 0.311
<CMD> pan -3.831 -0.087
<CMD> pan -2.164 0.186
<CMD> pan -6.243 -0.476
<CMD> pan -31.576 -1.772
<CMD> pan -4.010 0.088
<CMD> pan -4.712 0.629
<CMD> pan -5.707 0.146
<CMD> pan -7.712 0.248
<CMD> pan -9.580 -1.145
<CMD> pan -5.723 0.099
<CMD> pan -5.960 -0.336
<CMD> pan -3.782 -0.472
<CMD> pan -16.158 -5.243
<CMD> pan -17.827 -3.379
<CMD> pan -1.789 -0.036
<CMD> pan -8.476 0.137
<CMD> pan -6.269 -0.162
<CMD> pan -4.662 -0.249
<CMD> pan -7.902 0.050
<CMD> pan -6.780 -0.175
<CMD> pan -7.640 0.088
<CMD> pan -7.528 -0.075
<CMD> pan -7.329 0.149
<CMD> pan -8.114 0.312
<CMD> pan -5.410 0.063
<CMD> pan -10.681 0.100
<CMD> pan 2.218 -3.403
<CMD> pan 35.818 -32.081
<CMD> pan 4.324 1.165
<CMD> pan 5.426 0.170
<CMD> pan 7.376 -0.477
<CMD> pan 4.968 -7.213
<CMD> pan 0.310 -3.964
<CMD> pan -0.915 -3.555
<CMD> pan 0.338 3.432
<CMD> pan 20.907 -4.777
<CMD> pan 8.422 -0.397
<CMD> pan 11.396 0.505
<CMD> pan 0.431 3.176
<CMD> pan 10.965 -0.366
<CMD> pan 13.300 -0.041
<CMD> pan 1.401 -4.711
<CMD> pan 18.992 -8.649
<CMD> pan 13.502 0.961
<CMD> pan -1.457 16.786
<CMD> pan -3.640 23.420
<CMD> pan 11.859 0.264
<CMD> pan -22.994 2.477
<CMD> pan 25.771 6.043
<CMD> pan 5.939 -0.155
<CMD> pan 5.628 0.241
<CMD> pan -66.011 27.867
<CMD> pan -78.660 17.392
<CMD> pan -5.083 -0.381
<CMD> pan -9.094 -0.173
<CMD> pan -6.553 -0.052
<CMD> pan -7.192 0.017
<CMD> pan -7.019 -0.259
<CMD> pan -5.152 0.000
<CMD> pan -9.630 0.277
<CMD> pan -8.298 -0.173
<CMD> pan -9.319 -0.259
<CMD> verify_drc -limit 10000000
#-limit 10000000                         # int, default=10000000, user setting
 *** Starting Verify DRC (MEM: 1743.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 604.800 604.800} 1 of 16
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {604.800 0.000 1209.600 604.800} 2 of 16
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1209.600 0.000 1814.400 604.800} 3 of 16
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1814.400 0.000 2400.800 604.800} 4 of 16
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 604.800 604.800 1209.600} 5 of 16
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {604.800 604.800 1209.600 1209.600} 6 of 16
  VERIFY DRC ...... Sub-Area : 6 complete 1 Viols.
  VERIFY DRC ...... Sub-Area: {1209.600 604.800 1814.400 1209.600} 7 of 16
  VERIFY DRC ...... Sub-Area : 7 complete 2 Viols.
  VERIFY DRC ...... Sub-Area: {1814.400 604.800 2400.800 1209.600} 8 of 16
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 1209.600 604.800 1814.400} 9 of 16
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {604.800 1209.600 1209.600 1814.400} 10 of 16
  VERIFY DRC ...... Sub-Area : 10 complete 7 Viols.
  VERIFY DRC ...... Sub-Area: {1209.600 1209.600 1814.400 1814.400} 11 of 16
  VERIFY DRC ...... Sub-Area : 11 complete 3 Viols.
  VERIFY DRC ...... Sub-Area: {1814.400 1209.600 2400.800 1814.400} 12 of 16
  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 1814.400 604.800 2400.800} 13 of 16
  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {604.800 1814.400 1209.600 2400.800} 14 of 16
  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1209.600 1814.400 1814.400 2400.800} 15 of 16
  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1814.400 1814.400 2400.800 2400.800} 16 of 16
  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.

  Verification Complete : 13 Viols.

 *** End Verify DRC (CPU: 0:00:06.2  ELAPSED TIME: 6.00  MEM: 9.0M) ***

<CMD> pan -1.079 0.092
<CMD> pan 116.467 -13.428
<CMD> pan 513.493 -1.184
<CMD> pinAnalysis

Pin-deviation from Routing Cross-points:
---------------------------------------
Routing data before Pin Assignment:
----------------------------------

Net-length and Via-count Report:
-------------------------------
Total length: 7.555e+05um, number of vias: 59604

M1(H) length: 1.836e+04um, number of vias: 35076
M2(V) length: 3.403e+05um, number of vias: 21682
M3(H) length: 3.177e+05um, number of vias: 2846
M4(V) length: 7.919e+04um

Congestion Report: 
-----------------
Gcells have been grouped into super gcells for coarser sampling.
There are 8418 that measure horizontal congestion.
There are 8418 that measure vertical congestion.

Overflow numH           numV
-------------------------------------
-------------------------------------
Overall Congestion Index: H 0 (0.000%), V 0 (0.000%)

========================================================================================
Routing data after Pin Assignment
----------------------------------

Net-length and Via-count Report:
-------------------------------
Total length: 7.277e+05um, number of vias: 65893

M1(H) length: 0.000e+00um, number of vias: 35274
M2(V) length: 3.281e+05um, number of vias: 27850
M3(H) length: 3.261e+05um, number of vias: 2769
M4(V) length: 7.351e+04um

Congestion Report: 
-----------------
Gcells have been grouped into super gcells for coarser sampling.
There are 5200 that measure horizontal congestion.
There are 5280 that measure vertical congestion.

Overflow numH           numV
-------------------------------------
-------------------------------------
Overall Congestion Index: H 0 (0.000%), V 0 (0.000%)

========================================================================================

Analyzing Pin Assignment.....

========================================================================================
Pin QoR Report:
--------------



There are 0 total 2-pin nets in the design.


========================================================================================

---------------------------------------------------------------------------------
| QoR Metric | Before Pin-Assignment | After Pin-Assignment  |      Change      |
---------------------------------------------------------------------------------
| Horizontal |        0.000%         |        0.000%         |         NA       |
| Congestion |                       |                       |                  |
---------------------------------------------------------------------------------
|  Vertical  |        0.000%         |        0.000%         |         NA       |
| Congestion |                       |                       |                  |
---------------------------------------------------------------------------------
|    Total   |   7.555e+05um         |   7.277e+05um         |      -3.676%     |
| Net-Length |                       |                       |                  |
---------------------------------------------------------------------------------
|    Total   |         59604         |         65893         |      10.551%     |
| Via-Count  |                       |                       |                  |
---------------------------------------------------------------------------------

Completed pinAnalysis (CPU=0:00:00.9 MEM=9.0)

========================================================================================
<CMD> pan -4.069 5.219
<CMD> verify_drc -limit 10000000
#-limit 10000000                         # int, default=10000000, user setting
 *** Starting Verify DRC (MEM: 1761.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 604.800 604.800} 1 of 16
  VERIFY DRC ...... Sub-Area : 1 complete 79 Viols.
  VERIFY DRC ...... Sub-Area: {604.800 0.000 1209.600 604.800} 2 of 16
  VERIFY DRC ...... Sub-Area : 2 complete 326 Viols.
  VERIFY DRC ...... Sub-Area: {1209.600 0.000 1814.400 604.800} 3 of 16
  VERIFY DRC ...... Sub-Area : 3 complete 549 Viols.
  VERIFY DRC ...... Sub-Area: {1814.400 0.000 2400.800 604.800} 4 of 16
  VERIFY DRC ...... Sub-Area : 4 complete 131 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 604.800 604.800 1209.600} 5 of 16
  VERIFY DRC ...... Sub-Area : 5 complete 519 Viols.
  VERIFY DRC ...... Sub-Area: {604.800 604.800 1209.600 1209.600} 6 of 16
  VERIFY DRC ...... Sub-Area : 6 complete 1723 Viols.
  VERIFY DRC ...... Sub-Area: {1209.600 604.800 1814.400 1209.600} 7 of 16
  VERIFY DRC ...... Sub-Area : 7 complete 2377 Viols.
  VERIFY DRC ...... Sub-Area: {1814.400 604.800 2400.800 1209.600} 8 of 16
  VERIFY DRC ...... Sub-Area : 8 complete 752 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 1209.600 604.800 1814.400} 9 of 16
  VERIFY DRC ...... Sub-Area : 9 complete 464 Viols.
  VERIFY DRC ...... Sub-Area: {604.800 1209.600 1209.600 1814.400} 10 of 16
  VERIFY DRC ...... Sub-Area : 10 complete 1543 Viols.
  VERIFY DRC ...... Sub-Area: {1209.600 1209.600 1814.400 1814.400} 11 of 16
  VERIFY DRC ...... Sub-Area : 11 complete 2339 Viols.
  VERIFY DRC ...... Sub-Area: {1814.400 1209.600 2400.800 1814.400} 12 of 16
  VERIFY DRC ...... Sub-Area : 12 complete 503 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 1814.400 604.800 2400.800} 13 of 16
  VERIFY DRC ...... Sub-Area : 13 complete 105 Viols.
  VERIFY DRC ...... Sub-Area: {604.800 1814.400 1209.600 2400.800} 14 of 16
  VERIFY DRC ...... Sub-Area : 14 complete 286 Viols.
  VERIFY DRC ...... Sub-Area: {1209.600 1814.400 1814.400 2400.800} 15 of 16
  VERIFY DRC ...... Sub-Area : 15 complete 487 Viols.
  VERIFY DRC ...... Sub-Area: {1814.400 1814.400 2400.800 2400.800} 16 of 16
  VERIFY DRC ...... Sub-Area : 16 complete 105 Viols.

  Verification Complete : 12288 Viols.

 *** End Verify DRC (CPU: 0:00:06.6  ELAPSED TIME: 6.00  MEM: 0.0M) ***

<CMD> pan 1.210 0.229
<CMD> pan -3.520 -2.108
<CMD> pan -17.878 1.496
<CMD> pan -47.003 4.299

*** Memory Usage v#1 (Current mem = 1756.211M, initial mem = 184.402M) ***
*** Message Summary: 4443 warning(s), 38 error(s)

--- Ending "Innovus" (totcpu=0:30:00, real=4:04:41, mem=1756.2M) ---
