Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Aug  2 20:34:46 2025
| Host         : DESKTOP-1FUVVL9 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 72
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| DPIR-1    | Warning  | Asynchronous driver check     | 65         |
| TIMING-18 | Warning  | Missing input or output delay | 7          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1 input pin design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg0__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on HB1_bot relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on HB1_top relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on HB2_bot relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on HB2_top relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on HB3_bot relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on HB3_top relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>


