{"hierarchy":{"top_level":5,"1":{"insts":{"Cinternal":2,"Rinternal":4,"Ein":3,"Eout":3}},"5":{"insts":{"V1":8,"C1":2,"IPRB0":6,"I0":1,"R2":4,"R1":4,"R0":4,"V0":8,"M0":7}}},"modelMap":{"iprobe":[6],"vsource":[8],"resistor":[4],"nmos180":[7],"capacitor":[2],"vcvs":[3],"HW9_A1":[1]},"cellviews":[["ECE6720","HW9_A1","schematic"],["ECE6720","cap","spectre"],["ECE6720","vcvs","spectre"],["ECE6720","res","spectre"],["MyOwnECE6720","HW9","schematic"],["ECE6720","iprobe","spectre"],["ECE6720","nmos","spectre"],["ECE6720","vdc","spectre"]]}
