{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 2022, "design__instance__area": 39829.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.019962692633271217, "power__switching__total": 0.009905063547194004, "power__leakage__total": 5.095836854707159e-07, "power__total": 0.029868267476558685, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2702844968785524, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2846893634747051, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6526721570157382, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.014356738426674, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.28531075531916195, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.3067632623638048, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.8430936187820431, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.5368003971045825, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -165.59554196593191, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.5368003971045825, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 59, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.5368, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 59, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2647964422680125, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.27433547876537423, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.29359726592029334, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.86252429861936, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 6, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.2625768843344085, "clock__skew__worst_setup": 0.27189992693622067, "timing__hold__ws": 0.2901799438426974, "timing__setup__ws": -4.838312998302802, "timing__hold__tns": 0, "timing__setup__tns": -174.93076637920402, "timing__hold__wns": 0, "timing__setup__wns": -4.838312998302802, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 178, "timing__setup_r2r__ws": -4.838313, "timing__setup_r2r_vio__count": 178, "design__die__bbox": "0.0 0.0 293.595 311.515", "design__core__bbox": "6.72 15.68 286.72 294.0", "design__io": 109, "design__die__area": 91459.2, "design__core__area": 77929.6, "design__instance__count__stdcell": 2022, "design__instance__area__stdcell": 39829.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.511099, "design__instance__utilization__stdcell": 0.511099, "design__instance__count__class:tie_cell": 1, "design__instance__count__class:buffer": 46, "design__instance__count__class:inverter": 137, "design__instance__count__class:sequential_cell": 142, "design__instance__count__class:multi_input_combinational_cell": 787, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 142, "design__instance__count__class:tap_cell": 511, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19253259, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 47761.5, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 224, "design__instance__count__class:clock_buffer": 18, "design__instance__count__class:clock_inverter": 14, "design__instance__count__setup_buffer": 103, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1422, "route__net__special": 2, "route__drc_errors__iter:1": 279, "route__wirelength__iter:1": 52506, "route__drc_errors__iter:2": 28, "route__wirelength__iter:2": 52223, "route__drc_errors__iter:3": 7, "route__wirelength__iter:3": 52055, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 52046, "route__drc_errors": 0, "route__wirelength": 52046, "route__vias": 8276, "route__vias__singlecut": 8276, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 581.78, "design__instance__count__class:fill_cell": 3028, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2689704923805947, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2811793932830839, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6477731867587249, "timing__setup__ws__corner:min_tt_025C_5v00": 2.0778588326959357, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.28297118227320167, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.3009592382715204, "timing__hold__ws__corner:min_ss_125C_4v50": 0.8719969437779713, "timing__setup__ws__corner:min_ss_125C_4v50": -4.31473358143858, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -158.23377900277322, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.31473358143858, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 59, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.314734, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 59, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2625768843344085, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.27189992693622067, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2901799438426974, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.904030209613444, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.27382261122464374, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.28877875907926537, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6589495802191114, "timing__setup__ws__corner:max_tt_025C_5v00": 1.9399513655688079, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.2881655828854231, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.3135698178756792, "timing__hold__ws__corner:max_ss_125C_4v50": 0.8102299061006646, "timing__setup__ws__corner:max_ss_125C_4v50": -4.838312998302802, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -174.93076637920402, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.838312998302802, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 60, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.838313, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 60, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.267512658485729, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2771554453276762, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2979494513222146, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.814245138805083, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99885, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99966, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00114783, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00107078, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000339997, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00107078, "design_powergrid__voltage__worst": 0.00107078, "design_powergrid__voltage__worst__net:VDD": 4.99885, "design_powergrid__drop__worst": 0.00114783, "design_powergrid__drop__worst__net:VDD": 0.00114783, "design_powergrid__voltage__worst__net:VSS": 0.00107078, "design_powergrid__drop__worst__net:VSS": 0.00107078, "ir__voltage__worst": 5, "ir__drop__avg": 0.000341, "ir__drop__worst": 0.00115, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}