# compile vhdl design source files
vhdl xil_defaultlib  \
"tb_timing_example_func_synth.vhd" \
"../../../../../learn_timing.srcs/sim_1/new/main_sim.vhd" \

# Do not sort compile order
nosort
