`include "CHIP.v"
`include "D_cache.v"
`include "I_cache.v"
`include "RISCV_Pipeline.v"
/// Add other verilog files here for example: `include "cache.v"
