	pcie_cv_qsys u0 (
		.clk_clk                                                (<connected-to-clk_clk>),                                                //                                    clk.clk
		.pcie_cv_hip_avmm_0_hip_ctrl_test_in                    (<connected-to-pcie_cv_hip_avmm_0_hip_ctrl_test_in>),                    //            pcie_cv_hip_avmm_0_hip_ctrl.test_in
		.pcie_cv_hip_avmm_0_hip_ctrl_simu_mode_pipe             (<connected-to-pcie_cv_hip_avmm_0_hip_ctrl_simu_mode_pipe>),             //                                       .simu_mode_pipe
		.pcie_cv_hip_avmm_0_hip_serial_rx_in0                   (<connected-to-pcie_cv_hip_avmm_0_hip_serial_rx_in0>),                   //          pcie_cv_hip_avmm_0_hip_serial.rx_in0
		.pcie_cv_hip_avmm_0_hip_serial_rx_in1                   (<connected-to-pcie_cv_hip_avmm_0_hip_serial_rx_in1>),                   //                                       .rx_in1
		.pcie_cv_hip_avmm_0_hip_serial_rx_in2                   (<connected-to-pcie_cv_hip_avmm_0_hip_serial_rx_in2>),                   //                                       .rx_in2
		.pcie_cv_hip_avmm_0_hip_serial_rx_in3                   (<connected-to-pcie_cv_hip_avmm_0_hip_serial_rx_in3>),                   //                                       .rx_in3
		.pcie_cv_hip_avmm_0_hip_serial_tx_out0                  (<connected-to-pcie_cv_hip_avmm_0_hip_serial_tx_out0>),                  //                                       .tx_out0
		.pcie_cv_hip_avmm_0_hip_serial_tx_out1                  (<connected-to-pcie_cv_hip_avmm_0_hip_serial_tx_out1>),                  //                                       .tx_out1
		.pcie_cv_hip_avmm_0_hip_serial_tx_out2                  (<connected-to-pcie_cv_hip_avmm_0_hip_serial_tx_out2>),                  //                                       .tx_out2
		.pcie_cv_hip_avmm_0_hip_serial_tx_out3                  (<connected-to-pcie_cv_hip_avmm_0_hip_serial_tx_out3>),                  //                                       .tx_out3
		.pcie_cv_hip_avmm_0_npor_npor                           (<connected-to-pcie_cv_hip_avmm_0_npor_npor>),                           //                pcie_cv_hip_avmm_0_npor.npor
		.pcie_cv_hip_avmm_0_npor_pin_perst                      (<connected-to-pcie_cv_hip_avmm_0_npor_pin_perst>),                      //                                       .pin_perst
		.pcie_cv_hip_avmm_0_nreset_status_reset_n               (<connected-to-pcie_cv_hip_avmm_0_nreset_status_reset_n>),               //       pcie_cv_hip_avmm_0_nreset_status.reset_n
		.pcie_cv_hip_avmm_0_reconfig_clk_locked_fixedclk_locked (<connected-to-pcie_cv_hip_avmm_0_reconfig_clk_locked_fixedclk_locked>), // pcie_cv_hip_avmm_0_reconfig_clk_locked.fixedclk_locked
		.reset_reset_n                                          (<connected-to-reset_reset_n>)                                           //                                  reset.reset_n
	);

