# Progetto di reti logiche
## What is it?
One of three graduation projects in Computer Engineering at Politecnico di Milano.  
The goal of this project is to implement a hardware module, described in VHDL.  
## Basic Information
Academic year: 2023/2024  
Professor: Salice Fabio   
Student: Lu Valeria  
Grade: 29/30
## Project information
Project requirement: [click here](https://github.com/lsy0000000/progetto-reti-logiche-2024/blob/main/requirement/PFRL_Specifica_23_24%2020231222%20v0.7.pdf).  
Project code: [click here](https://github.com/lsy0000000/progetto-reti-logiche-2024/blob/main/code/codice.vhd).  
Project report: [click here](https://github.com/lsy0000000/progetto-reti-logiche-2024/blob/main/report/relazione.pdf)
