;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/25/2022 8:49:29 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x2E790000  	11897
0x0008	0x2E590000  	11865
0x000C	0x2E590000  	11865
0x0010	0x2E590000  	11865
0x0014	0x2E590000  	11865
0x0018	0x2E590000  	11865
0x001C	0x2E590000  	11865
0x0020	0x2E590000  	11865
0x0024	0x2E590000  	11865
0x0028	0x2E590000  	11865
0x002C	0x2E590000  	11865
0x0030	0x2E590000  	11865
0x0034	0x2E590000  	11865
0x0038	0x2E590000  	11865
0x003C	0x2E590000  	11865
0x0040	0x2E590000  	11865
0x0044	0x2E590000  	11865
0x0048	0x2E590000  	11865
0x004C	0x2E590000  	11865
0x0050	0x2E590000  	11865
0x0054	0x2E590000  	11865
0x0058	0x2E590000  	11865
0x005C	0x2E590000  	11865
0x0060	0x2E590000  	11865
0x0064	0x2E590000  	11865
0x0068	0x2E590000  	11865
0x006C	0x2E590000  	11865
0x0070	0x2E590000  	11865
0x0074	0x2E590000  	11865
0x0078	0x2E590000  	11865
0x007C	0x2E590000  	11865
0x0080	0x2E590000  	11865
0x0084	0x2E590000  	11865
0x0088	0x2E590000  	11865
0x008C	0x2E590000  	11865
0x0090	0x2E590000  	11865
0x0094	0x2E590000  	11865
0x0098	0x2E590000  	11865
0x009C	0x2E590000  	11865
0x00A0	0x2E590000  	11865
0x00A4	0x2E590000  	11865
0x00A8	0x2E590000  	11865
0x00AC	0x2E590000  	11865
0x00B0	0x2E590000  	11865
0x00B4	0x2E590000  	11865
0x00B8	0x2E590000  	11865
0x00BC	0x2E590000  	11865
0x00C0	0x2E590000  	11865
0x00C4	0x2E590000  	11865
0x00C8	0x2E590000  	11865
0x00CC	0x2E590000  	11865
0x00D0	0x2E590000  	11865
0x00D4	0x2E590000  	11865
0x00D8	0x2E590000  	11865
0x00DC	0x2E590000  	11865
0x00E0	0x2E590000  	11865
0x00E4	0x2E590000  	11865
0x00E8	0x2E590000  	11865
0x00EC	0x2E590000  	11865
0x00F0	0x2E590000  	11865
0x00F4	0x2E590000  	11865
0x00F8	0x2E590000  	11865
0x00FC	0x2E590000  	11865
0x0100	0x2E590000  	11865
0x0104	0x2E590000  	11865
0x0108	0x2E590000  	11865
0x010C	0x2E590000  	11865
0x0110	0x2E590000  	11865
0x0114	0x2E590000  	11865
0x0118	0x2E590000  	11865
0x011C	0x2E590000  	11865
0x0120	0x2E590000  	11865
0x0124	0x2E590000  	11865
0x0128	0x2E590000  	11865
0x012C	0x2E590000  	11865
0x0130	0x2E590000  	11865
0x0134	0x2E590000  	11865
0x0138	0x2E590000  	11865
0x013C	0x2E590000  	11865
0x0140	0x2E590000  	11865
0x0144	0x2E590000  	11865
0x0148	0x2E590000  	11865
0x014C	0x2E590000  	11865
; end of ____SysVT
_main:
;tft_test2_main.c, 18 :: 		void main() {
0x2E78	0xB081    SUB	SP, SP, #4
0x2E7A	0xF000F88F  BL	12188
0x2E7E	0xF000F987  BL	12688
0x2E82	0xF7FFFFED  BL	11872
0x2E86	0xF000F943  BL	12560
;tft_test2_main.c, 19 :: 		unsigned int counter = 0;
0x2E8A	0xF2400000  MOVW	R0, #0
0x2E8E	0xF8AD0000  STRH	R0, [SP, #0]
;tft_test2_main.c, 20 :: 		Start_TP();
0x2E92	0xF7FFFF59  BL	_Start_TP+0
;tft_test2_main.c, 21 :: 		RCC_APB2ENR |= 1 << 2;
0x2E96	0x483E    LDR	R0, [PC, #248]
0x2E98	0x6800    LDR	R0, [R0, #0]
0x2E9A	0xF0400104  ORR	R1, R0, #4
0x2E9E	0x483C    LDR	R0, [PC, #240]
0x2EA0	0x6001    STR	R1, [R0, #0]
;tft_test2_main.c, 22 :: 		GPIOA_CRL = 0x44444444;
0x2EA2	0xF04F3144  MOV	R1, #1145324612
0x2EA6	0x483B    LDR	R0, [PC, #236]
0x2EA8	0x6001    STR	R1, [R0, #0]
;tft_test2_main.c, 24 :: 		TFT_Set_Brush(1, CL_BLACK, 0, 0, 0, 0);
0x2EAA	0x2100    MOVS	R1, #0
0x2EAC	0x2000    MOVS	R0, #0
0x2EAE	0xB402    PUSH	(R1)
0x2EB0	0xB401    PUSH	(R0)
0x2EB2	0x2300    MOVS	R3, #0
0x2EB4	0x2200    MOVS	R2, #0
0x2EB6	0xF2400100  MOVW	R1, #0
0x2EBA	0x2001    MOVS	R0, #1
0x2EBC	0xF7FEFCAA  BL	_TFT_Set_Brush+0
0x2EC0	0xB002    ADD	SP, SP, #8
;tft_test2_main.c, 25 :: 		TFT_Rectangle(0,0,320, 240);
0x2EC2	0x23F0    MOVS	R3, #240
0x2EC4	0xB21B    SXTH	R3, R3
0x2EC6	0xF2401240  MOVW	R2, #320
0x2ECA	0xB212    SXTH	R2, R2
0x2ECC	0x2100    MOVS	R1, #0
0x2ECE	0xB209    SXTH	R1, R1
0x2ED0	0x2000    MOVS	R0, #0
0x2ED2	0xB200    SXTH	R0, R0
0x2ED4	0xF7FDFFC2  BL	_TFT_Rectangle+0
;tft_test2_main.c, 28 :: 		while (1) {
L_main0:
;tft_test2_main.c, 30 :: 		TFT_Set_Brush(1, CL_AQUA, 0, 0, 0, 0);
0x2ED8	0x2100    MOVS	R1, #0
0x2EDA	0x2000    MOVS	R0, #0
0x2EDC	0xB402    PUSH	(R1)
0x2EDE	0xB401    PUSH	(R0)
0x2EE0	0x2300    MOVS	R3, #0
0x2EE2	0x2200    MOVS	R2, #0
0x2EE4	0xF64071FF  MOVW	R1, #4095
0x2EE8	0x2001    MOVS	R0, #1
0x2EEA	0xF7FEFC93  BL	_TFT_Set_Brush+0
0x2EEE	0xB002    ADD	SP, SP, #8
;tft_test2_main.c, 31 :: 		TFT_Rectangle(counter+50,0,counter+100, 50);
0x2EF0	0xF8BD0000  LDRH	R0, [SP, #0]
0x2EF4	0xF2000164  ADDW	R1, R0, #100
0x2EF8	0xF8BD0000  LDRH	R0, [SP, #0]
0x2EFC	0x3032    ADDS	R0, #50
0x2EFE	0x2332    MOVS	R3, #50
0x2F00	0xB21B    SXTH	R3, R3
0x2F02	0xB20A    SXTH	R2, R1
0x2F04	0x2100    MOVS	R1, #0
0x2F06	0xB209    SXTH	R1, R1
0x2F08	0xB200    SXTH	R0, R0
0x2F0A	0xF7FDFFA7  BL	_TFT_Rectangle+0
;tft_test2_main.c, 34 :: 		if (GPIOA_IDR.B0 == 1) {
0x2F0E	0x4822    LDR	R0, [PC, #136]
0x2F10	0x6800    LDR	R0, [R0, #0]
0x2F12	0xB318    CBZ	R0, L_main2
;tft_test2_main.c, 35 :: 		if (counter < 240-50) {
0x2F14	0xF8BD0000  LDRH	R0, [SP, #0]
0x2F18	0x28BE    CMP	R0, #190
0x2F1A	0xD21A    BCS	L_main3
;tft_test2_main.c, 36 :: 		TFT_Set_Brush(1, CL_BLACK, 0, 0, 0, 0);
0x2F1C	0x2100    MOVS	R1, #0
0x2F1E	0x2000    MOVS	R0, #0
0x2F20	0xB402    PUSH	(R1)
0x2F22	0xB401    PUSH	(R0)
0x2F24	0x2300    MOVS	R3, #0
0x2F26	0x2200    MOVS	R2, #0
0x2F28	0xF2400100  MOVW	R1, #0
0x2F2C	0x2001    MOVS	R0, #1
0x2F2E	0xF7FEFC71  BL	_TFT_Set_Brush+0
0x2F32	0xB002    ADD	SP, SP, #8
;tft_test2_main.c, 37 :: 		TFT_Rectangle(counter+50,0,counter+100, 50);
0x2F34	0xF8BD0000  LDRH	R0, [SP, #0]
0x2F38	0xF2000164  ADDW	R1, R0, #100
0x2F3C	0xF8BD0000  LDRH	R0, [SP, #0]
0x2F40	0x3032    ADDS	R0, #50
0x2F42	0x2332    MOVS	R3, #50
0x2F44	0xB21B    SXTH	R3, R3
0x2F46	0xB20A    SXTH	R2, R1
0x2F48	0x2100    MOVS	R1, #0
0x2F4A	0xB209    SXTH	R1, R1
0x2F4C	0xB200    SXTH	R0, R0
0x2F4E	0xF7FDFF85  BL	_TFT_Rectangle+0
;tft_test2_main.c, 38 :: 		}
L_main3:
;tft_test2_main.c, 40 :: 		counter+=25;
0x2F52	0xF8BD0000  LDRH	R0, [SP, #0]
0x2F56	0x3019    ADDS	R0, #25
0x2F58	0xF8AD0000  STRH	R0, [SP, #0]
;tft_test2_main.c, 42 :: 		}
L_main2:
;tft_test2_main.c, 43 :: 		Delay_ms(10);
0x2F5C	0xF24D47BF  MOVW	R7, #54463
0x2F60	0xF2C00701  MOVT	R7, #1
0x2F64	0xBF00    NOP
0x2F66	0xBF00    NOP
L_main4:
0x2F68	0x1E7F    SUBS	R7, R7, #1
0x2F6A	0xD1FD    BNE	L_main4
0x2F6C	0xBF00    NOP
0x2F6E	0xBF00    NOP
0x2F70	0xBF00    NOP
;tft_test2_main.c, 46 :: 		if (counter >= 320) {
0x2F72	0xF8BD0000  LDRH	R0, [SP, #0]
0x2F76	0xF5B07FA0  CMP	R0, #320
0x2F7A	0xD304    BCC	L_main6
;tft_test2_main.c, 47 :: 		counter -=25;
0x2F7C	0xF8BD0000  LDRH	R0, [SP, #0]
0x2F80	0x3819    SUBS	R0, #25
0x2F82	0xF8AD0000  STRH	R0, [SP, #0]
;tft_test2_main.c, 48 :: 		}
L_main6:
;tft_test2_main.c, 50 :: 		Check_TP();
0x2F86	0xF7FFFF13  BL	_Check_TP+0
;tft_test2_main.c, 51 :: 		}
0x2F8A	0xE7A5    B	L_main0
;tft_test2_main.c, 52 :: 		}
L_end_main:
L__main_end_loop:
0x2F8C	0xE7FE    B	L__main_end_loop
0x2F8E	0xBF00    NOP
0x2F90	0x10184002  	RCC_APB2ENR+0
0x2F94	0x08004001  	GPIOA_CRL+0
0x2F98	0x01004221  	GPIOA_IDR+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x2D34	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x2D36	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x2D3A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x2D3E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x2D42	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x2D44	0xB001    ADD	SP, SP, #4
0x2D46	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x2E1C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x2E1E	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x2E22	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x2E26	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x2E2A	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x2E2C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x2E30	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x2E32	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x2E34	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x2E36	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x2E3A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x2E3E	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x2E40	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x2E44	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x2E46	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x2E48	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x2E4C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x2E50	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x2E52	0xB001    ADD	SP, SP, #4
0x2E54	0x4770    BX	LR
; end of ___FillZeros
_Start_TP:
;tft_test2_driver.c, 321 :: 		void Start_TP() {
0x2D48	0xB081    SUB	SP, SP, #4
0x2D4A	0xF8CDE000  STR	LR, [SP, #0]
;tft_test2_driver.c, 322 :: 		Init_MCU();
0x2D4E	0xF7FFFDCD  BL	_Init_MCU+0
;tft_test2_driver.c, 324 :: 		InitializeTouchPanel();
0x2D52	0xF7FFFF4B  BL	tft_test2_driver_InitializeTouchPanel+0
;tft_test2_driver.c, 326 :: 		Delay_ms(1000);
0x2D56	0xF64127FF  MOVW	R7, #6911
0x2D5A	0xF2C007B7  MOVT	R7, #183
0x2D5E	0xBF00    NOP
0x2D60	0xBF00    NOP
L_Start_TP54:
0x2D62	0x1E7F    SUBS	R7, R7, #1
0x2D64	0xD1FD    BNE	L_Start_TP54
0x2D66	0xBF00    NOP
0x2D68	0xBF00    NOP
0x2D6A	0xBF00    NOP
;tft_test2_driver.c, 327 :: 		TFT_Fill_Screen(0);
0x2D6C	0x2000    MOVS	R0, #0
0x2D6E	0xF7FFFEF5  BL	_TFT_Fill_Screen+0
;tft_test2_driver.c, 329 :: 		TFT_Fill_Screen(0);
0x2D72	0x2000    MOVS	R0, #0
0x2D74	0xF7FFFEF2  BL	_TFT_Fill_Screen+0
;tft_test2_driver.c, 331 :: 		InitializeObjects();
0x2D78	0xF7FFFDD0  BL	tft_test2_driver_InitializeObjects+0
;tft_test2_driver.c, 332 :: 		display_width = Screen1.Width;
0x2D7C	0x4807    LDR	R0, [PC, #28]
0x2D7E	0x8801    LDRH	R1, [R0, #0]
0x2D80	0x4807    LDR	R0, [PC, #28]
0x2D82	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 333 :: 		display_height = Screen1.Height;
0x2D84	0x4807    LDR	R0, [PC, #28]
0x2D86	0x8801    LDRH	R1, [R0, #0]
0x2D88	0x4807    LDR	R0, [PC, #28]
0x2D8A	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 334 :: 		DrawScreen(&Screen1);
0x2D8C	0x4807    LDR	R0, [PC, #28]
0x2D8E	0xF7FFFE47  BL	_DrawScreen+0
;tft_test2_driver.c, 335 :: 		}
L_end_Start_TP:
0x2D92	0xF8DDE000  LDR	LR, [SP, #0]
0x2D96	0xB001    ADD	SP, SP, #4
0x2D98	0x4770    BX	LR
0x2D9A	0xBF00    NOP
0x2D9C	0x005A2000  	_Screen1+2
0x2DA0	0x00542000  	_display_width+0
0x2DA4	0x005C2000  	_Screen1+4
0x2DA8	0x00562000  	_display_height+0
0x2DAC	0x00582000  	_Screen1+0
; end of _Start_TP
_Init_MCU:
;tft_test2_driver.c, 314 :: 		void Init_MCU() {
0x28EC	0xB081    SUB	SP, SP, #4
0x28EE	0xF8CDE000  STR	LR, [SP, #0]
;tft_test2_driver.c, 315 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_9);
0x28F2	0xF2402100  MOVW	R1, #512
0x28F6	0x4807    LDR	R0, [PC, #28]
0x28F8	0xF7FFFBAE  BL	_GPIO_Digital_Output+0
;tft_test2_driver.c, 316 :: 		TFT_BLED = 1;
0x28FC	0x2101    MOVS	R1, #1
0x28FE	0xB249    SXTB	R1, R1
0x2900	0x4805    LDR	R0, [PC, #20]
0x2902	0x6001    STR	R1, [R0, #0]
;tft_test2_driver.c, 317 :: 		TFT_Set_Default_Mode();
0x2904	0xF7FFFB80  BL	_TFT_Set_Default_Mode+0
;tft_test2_driver.c, 318 :: 		TP_TFT_Set_Default_Mode();
0x2908	0xF7FFFB76  BL	_TP_TFT_Set_Default_Mode+0
;tft_test2_driver.c, 319 :: 		}
L_end_Init_MCU:
0x290C	0xF8DDE000  LDR	LR, [SP, #0]
0x2910	0xB001    ADD	SP, SP, #4
0x2912	0x4770    BX	LR
0x2914	0x18004001  	GPIOE_BASE+0
0x2918	0x01A44223  	GPIOE_ODR+0
; end of _Init_MCU
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2058	0xB081    SUB	SP, SP, #4
0x205A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x205E	0x4A04    LDR	R2, [PC, #16]
0x2060	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x2062	0xF7FFF831  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x2066	0xF8DDE000  LDR	LR, [SP, #0]
0x206A	0xB001    ADD	SP, SP, #4
0x206C	0x4770    BX	LR
0x206E	0xBF00    NOP
0x2070	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x10C8	0xB081    SUB	SP, SP, #4
0x10CA	0xF8CDE000  STR	LR, [SP, #0]
0x10CE	0xB28C    UXTH	R4, R1
0x10D0	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x10D2	0x4B77    LDR	R3, [PC, #476]
0x10D4	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x10D8	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x10DA	0x4618    MOV	R0, R3
0x10DC	0xF7FFFB9A  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x10E0	0xF1B40FFF  CMP	R4, #255
0x10E4	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x10E6	0x4B73    LDR	R3, [PC, #460]
0x10E8	0x429D    CMP	R5, R3
0x10EA	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x10EC	0xF04F3333  MOV	R3, #858993459
0x10F0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x10F2	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x10F4	0x2D42    CMP	R5, #66
0x10F6	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x10F8	0xF04F3344  MOV	R3, #1145324612
0x10FC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x10FE	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x1100	0xF64F73FF  MOVW	R3, #65535
0x1104	0x429C    CMP	R4, R3
0x1106	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x1108	0x4B6A    LDR	R3, [PC, #424]
0x110A	0x429D    CMP	R5, R3
0x110C	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x110E	0xF04F3333  MOV	R3, #858993459
0x1112	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x1114	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x1116	0xF04F3333  MOV	R3, #858993459
0x111A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x111C	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x111E	0x2D42    CMP	R5, #66
0x1120	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x1122	0xF04F3344  MOV	R3, #1145324612
0x1126	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x1128	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x112A	0xF04F3344  MOV	R3, #1145324612
0x112E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x1130	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x1132	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x1134	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x1136	0xF0050301  AND	R3, R5, #1
0x113A	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x113C	0x2100    MOVS	R1, #0
0x113E	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x1140	0xF0050302  AND	R3, R5, #2
0x1144	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x1146	0xF40573C0  AND	R3, R5, #384
0x114A	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x114C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x114E	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x1150	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x1152	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x1154	0xF0050304  AND	R3, R5, #4
0x1158	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x115A	0xF0050320  AND	R3, R5, #32
0x115E	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x1160	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x1162	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x1164	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x1166	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x1168	0xF0050308  AND	R3, R5, #8
0x116C	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x116E	0xF0050320  AND	R3, R5, #32
0x1172	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x1174	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x1176	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x1178	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x117A	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x117C	0x4B4E    LDR	R3, [PC, #312]
0x117E	0xEA050303  AND	R3, R5, R3, LSL #0
0x1182	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x1184	0x2003    MOVS	R0, #3
0x1186	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x1188	0xF4057300  AND	R3, R5, #512
0x118C	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x118E	0x2002    MOVS	R0, #2
0x1190	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x1192	0xF4056380  AND	R3, R5, #1024
0x1196	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x1198	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x119A	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x119C	0xF005030C  AND	R3, R5, #12
0x11A0	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x11A2	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x11A4	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x11A6	0xF00403FF  AND	R3, R4, #255
0x11AA	0xB29B    UXTH	R3, R3
0x11AC	0x2B00    CMP	R3, #0
0x11AE	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x11B0	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x11B2	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x11B4	0xFA1FF884  UXTH	R8, R4
0x11B8	0x4632    MOV	R2, R6
0x11BA	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x11BC	0x2808    CMP	R0, #8
0x11BE	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x11C0	0xF04F0301  MOV	R3, #1
0x11C4	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x11C8	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x11CC	0x42A3    CMP	R3, R4
0x11CE	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x11D0	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x11D2	0xF04F030F  MOV	R3, #15
0x11D6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x11D8	0x43DB    MVN	R3, R3
0x11DA	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x11DE	0xFA01F305  LSL	R3, R1, R5
0x11E2	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x11E6	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x11E8	0xF4067381  AND	R3, R6, #258
0x11EC	0xF5B37F81  CMP	R3, #258
0x11F0	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x11F2	0xF2020414  ADDW	R4, R2, #20
0x11F6	0xF04F0301  MOV	R3, #1
0x11FA	0x4083    LSLS	R3, R0
0x11FC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x11FE	0xF0060382  AND	R3, R6, #130
0x1202	0x2B82    CMP	R3, #130
0x1204	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x1206	0xF2020410  ADDW	R4, R2, #16
0x120A	0xF04F0301  MOV	R3, #1
0x120E	0x4083    LSLS	R3, R0
0x1210	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x1212	0x462F    MOV	R7, R5
0x1214	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x1216	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x1218	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x121A	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x121C	0xFA1FF088  UXTH	R0, R8
0x1220	0x460F    MOV	R7, R1
0x1222	0x4631    MOV	R1, R6
0x1224	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x1226	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x1228	0x460F    MOV	R7, R1
0x122A	0x4629    MOV	R1, R5
0x122C	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x122E	0xF1B00FFF  CMP	R0, #255
0x1232	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x1234	0x1D33    ADDS	R3, R6, #4
0x1236	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x123A	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x123C	0x2A08    CMP	R2, #8
0x123E	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x1240	0xF2020408  ADDW	R4, R2, #8
0x1244	0xF04F0301  MOV	R3, #1
0x1248	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x124C	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x1250	0x42A3    CMP	R3, R4
0x1252	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x1254	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x1256	0xF04F030F  MOV	R3, #15
0x125A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x125C	0x43DB    MVN	R3, R3
0x125E	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x1262	0xFA07F305  LSL	R3, R7, R5
0x1266	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x126A	0xF4017381  AND	R3, R1, #258
0x126E	0xF5B37F81  CMP	R3, #258
0x1272	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x1274	0xF2060514  ADDW	R5, R6, #20
0x1278	0xF2020408  ADDW	R4, R2, #8
0x127C	0xF04F0301  MOV	R3, #1
0x1280	0x40A3    LSLS	R3, R4
0x1282	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x1284	0xF0010382  AND	R3, R1, #130
0x1288	0x2B82    CMP	R3, #130
0x128A	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x128C	0xF2060510  ADDW	R5, R6, #16
0x1290	0xF2020408  ADDW	R4, R2, #8
0x1294	0xF04F0301  MOV	R3, #1
0x1298	0x40A3    LSLS	R3, R4
0x129A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x129C	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x129E	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x12A0	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x12A2	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x12A4	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x12A8	0xF8DDE000  LDR	LR, [SP, #0]
0x12AC	0xB001    ADD	SP, SP, #4
0x12AE	0x4770    BX	LR
0x12B0	0xFC00FFFF  	#-1024
0x12B4	0x00140008  	#524308
0x12B8	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0814	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0816	0x4919    LDR	R1, [PC, #100]
0x0818	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x081C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x081E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0820	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0822	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0824	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0826	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0828	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x082A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x082C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x082E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0830	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0832	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0834	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0836	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0838	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x083A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x083E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0840	0x490F    LDR	R1, [PC, #60]
0x0842	0x4288    CMP	R0, R1
0x0844	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0846	0x490F    LDR	R1, [PC, #60]
0x0848	0x4288    CMP	R0, R1
0x084A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x084C	0x490E    LDR	R1, [PC, #56]
0x084E	0x4288    CMP	R0, R1
0x0850	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0852	0x490E    LDR	R1, [PC, #56]
0x0854	0x4288    CMP	R0, R1
0x0856	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0858	0x490D    LDR	R1, [PC, #52]
0x085A	0x4288    CMP	R0, R1
0x085C	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x085E	0x490D    LDR	R1, [PC, #52]
0x0860	0x4288    CMP	R0, R1
0x0862	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0864	0x490C    LDR	R1, [PC, #48]
0x0866	0x4288    CMP	R0, R1
0x0868	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x086A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x086C	0x490B    LDR	R1, [PC, #44]
0x086E	0x6809    LDR	R1, [R1, #0]
0x0870	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0874	0x4909    LDR	R1, [PC, #36]
0x0876	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0878	0xB001    ADD	SP, SP, #4
0x087A	0x4770    BX	LR
0x087C	0xFC00FFFF  	#-1024
0x0880	0x08004001  	#1073809408
0x0884	0x0C004001  	#1073810432
0x0888	0x10004001  	#1073811456
0x088C	0x14004001  	#1073812480
0x0890	0x18004001  	#1073813504
0x0894	0x1C004001  	#1073814528
0x0898	0x20004001  	#1073815552
0x089C	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4294 :: 		
0x2008	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4295 :: 		
0x200A	0x2100    MOVS	R1, #0
0x200C	0x4803    LDR	R0, [PC, #12]
0x200E	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4296 :: 		
0x2010	0x2100    MOVS	R1, #0
0x2012	0x4803    LDR	R0, [PC, #12]
0x2014	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4297 :: 		
L_end_TFT_Set_Default_Mode:
0x2016	0xB001    ADD	SP, SP, #4
0x2018	0x4770    BX	LR
0x201A	0xBF00    NOP
0x201C	0x00022000  	__Lib_TFT_Ptr_Set+0
0x2020	0x00002000  	__Lib_TFT___no_acceleration+0
; end of _TFT_Set_Default_Mode
_TP_TFT_Set_Default_Mode:
;__Lib_TouchPanel_TFT.c, 33 :: 		
0x1FF8	0xB081    SUB	SP, SP, #4
;__Lib_TouchPanel_TFT.c, 34 :: 		
0x1FFA	0x2100    MOVS	R1, #0
0x1FFC	0x4801    LDR	R0, [PC, #4]
0x1FFE	0x7001    STRB	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 35 :: 		
L_end_TP_TFT_Set_Default_Mode:
0x2000	0xB001    ADD	SP, SP, #4
0x2002	0x4770    BX	LR
0x2004	0x00082000  	__Lib_TouchPanel_TFT__TP_Rotate_180+0
; end of _TP_TFT_Set_Default_Mode
tft_test2_driver_InitializeTouchPanel:
;tft_test2_driver.c, 44 :: 		static void InitializeTouchPanel() {
0x2BEC	0xB081    SUB	SP, SP, #4
0x2BEE	0xF8CDE000  STR	LR, [SP, #0]
;tft_test2_driver.c, 45 :: 		Init_ADC();
0x2BF2	0xF7FFFA19  BL	_Init_ADC+0
;tft_test2_driver.c, 46 :: 		TFT_Init_ILI9341_8bit(320, 240);
0x2BF6	0x21F0    MOVS	R1, #240
0x2BF8	0xF2401040  MOVW	R0, #320
0x2BFC	0xF7FFF8E2  BL	_TFT_Init_ILI9341_8bit+0
;tft_test2_driver.c, 48 :: 		TP_TFT_Init(320, 240, 8, 9);                                  // Initialize touch panel
0x2C00	0x2309    MOVS	R3, #9
0x2C02	0x2208    MOVS	R2, #8
0x2C04	0x21F0    MOVS	R1, #240
0x2C06	0xF2401040  MOVW	R0, #320
0x2C0A	0xF7FFF865  BL	_TP_TFT_Init+0
;tft_test2_driver.c, 49 :: 		TP_TFT_Set_ADC_Threshold(ADC_THRESHOLD);                              // Set touch panel ADC threshold
0x2C0E	0xF24050DC  MOVW	R0, #1500
0x2C12	0xB200    SXTH	R0, R0
0x2C14	0xF7FFF9E8  BL	_TP_TFT_Set_ADC_Threshold+0
;tft_test2_driver.c, 51 :: 		PenDown = 0;
0x2C18	0x2100    MOVS	R1, #0
0x2C1A	0x4807    LDR	R0, [PC, #28]
0x2C1C	0x7001    STRB	R1, [R0, #0]
;tft_test2_driver.c, 52 :: 		PressedObject = 0;
0x2C1E	0x2100    MOVS	R1, #0
0x2C20	0x4806    LDR	R0, [PC, #24]
0x2C22	0x6001    STR	R1, [R0, #0]
;tft_test2_driver.c, 53 :: 		PressedObjectType = -1;
0x2C24	0xF64F71FF  MOVW	R1, #65535
0x2C28	0xB209    SXTH	R1, R1
0x2C2A	0x4805    LDR	R0, [PC, #20]
0x2C2C	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 54 :: 		}
L_end_InitializeTouchPanel:
0x2C2E	0xF8DDE000  LDR	LR, [SP, #0]
0x2C32	0xB001    ADD	SP, SP, #4
0x2C34	0x4770    BX	LR
0x2C36	0xBF00    NOP
0x2C38	0x006C2000  	_PenDown+0
0x2C3C	0x00482000  	_PressedObject+0
0x2C40	0x00462000  	_PressedObjectType+0
; end of tft_test2_driver_InitializeTouchPanel
_Init_ADC:
;tft_test2_driver.c, 39 :: 		void Init_ADC() {
0x2028	0xB081    SUB	SP, SP, #4
0x202A	0xF8CDE000  STR	LR, [SP, #0]
;tft_test2_driver.c, 40 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_8 | _ADC_CHANNEL_9);
0x202E	0xF2403000  MOVW	R0, #768
0x2032	0xF7FEFE6B  BL	_ADC_Set_Input_Channel+0
;tft_test2_driver.c, 41 :: 		ADC1_Init();
0x2036	0xF7FFFC21  BL	_ADC1_Init+0
;tft_test2_driver.c, 42 :: 		Delay_ms(100);
0x203A	0xF644777F  MOVW	R7, #20351
0x203E	0xF2C00712  MOVT	R7, #18
L_Init_ADC0:
0x2042	0x1E7F    SUBS	R7, R7, #1
0x2044	0xD1FD    BNE	L_Init_ADC0
0x2046	0xBF00    NOP
0x2048	0xBF00    NOP
0x204A	0xBF00    NOP
0x204C	0xBF00    NOP
0x204E	0xBF00    NOP
;tft_test2_driver.c, 43 :: 		}
L_end_Init_ADC:
0x2050	0xF8DDE000  LDR	LR, [SP, #0]
0x2054	0xB001    ADD	SP, SP, #4
0x2056	0x4770    BX	LR
; end of _Init_ADC
_ADC_Set_Input_Channel:
;__Lib_ADC_12_32F10x_16ch.c, 41 :: 		
; input_mask start address is: 0 (R0)
0x0D0C	0xB081    SUB	SP, SP, #4
0x0D0E	0xF8CDE000  STR	LR, [SP, #0]
0x0D12	0xFA1FF980  UXTH	R9, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 36 (R9)
;__Lib_ADC_12_32F10x_16ch.c, 42 :: 		
0x0D16	0xF3C90100  UBFX	R1, R9, #0, #1
0x0D1A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_12_32F10x_16ch.c, 43 :: 		
0x0D1C	0xF2400101  MOVW	R1, #1
0x0D20	0x483F    LDR	R0, [PC, #252]
0x0D22	0xF7FFFE51  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_12_32F10x_16ch.c, 44 :: 		
0x0D26	0xF3C90140  UBFX	R1, R9, #1, #1
0x0D2A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_12_32F10x_16ch.c, 45 :: 		
0x0D2C	0xF2400102  MOVW	R1, #2
0x0D30	0x483B    LDR	R0, [PC, #236]
0x0D32	0xF7FFFE49  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_12_32F10x_16ch.c, 46 :: 		
0x0D36	0xF3C90180  UBFX	R1, R9, #2, #1
0x0D3A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_12_32F10x_16ch.c, 47 :: 		
0x0D3C	0xF2400104  MOVW	R1, #4
0x0D40	0x4837    LDR	R0, [PC, #220]
0x0D42	0xF7FFFE41  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_12_32F10x_16ch.c, 48 :: 		
0x0D46	0xF3C901C0  UBFX	R1, R9, #3, #1
0x0D4A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_12_32F10x_16ch.c, 49 :: 		
0x0D4C	0xF2400108  MOVW	R1, #8
0x0D50	0x4833    LDR	R0, [PC, #204]
0x0D52	0xF7FFFE39  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_12_32F10x_16ch.c, 50 :: 		
0x0D56	0xF3C91100  UBFX	R1, R9, #4, #1
0x0D5A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_12_32F10x_16ch.c, 51 :: 		
0x0D5C	0xF2400110  MOVW	R1, #16
0x0D60	0x482F    LDR	R0, [PC, #188]
0x0D62	0xF7FFFE31  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_12_32F10x_16ch.c, 52 :: 		
0x0D66	0xF3C91140  UBFX	R1, R9, #5, #1
0x0D6A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_12_32F10x_16ch.c, 53 :: 		
0x0D6C	0xF2400120  MOVW	R1, #32
0x0D70	0x482B    LDR	R0, [PC, #172]
0x0D72	0xF7FFFE29  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_12_32F10x_16ch.c, 54 :: 		
0x0D76	0xF3C91180  UBFX	R1, R9, #6, #1
0x0D7A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_12_32F10x_16ch.c, 55 :: 		
0x0D7C	0xF2400140  MOVW	R1, #64
0x0D80	0x4827    LDR	R0, [PC, #156]
0x0D82	0xF7FFFE21  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_12_32F10x_16ch.c, 56 :: 		
0x0D86	0xF3C911C0  UBFX	R1, R9, #7, #1
0x0D8A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_12_32F10x_16ch.c, 57 :: 		
0x0D8C	0xF2400180  MOVW	R1, #128
0x0D90	0x4823    LDR	R0, [PC, #140]
0x0D92	0xF7FFFE19  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_12_32F10x_16ch.c, 58 :: 		
0x0D96	0xF3C92100  UBFX	R1, R9, #8, #1
0x0D9A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_12_32F10x_16ch.c, 59 :: 		
0x0D9C	0xF2400101  MOVW	R1, #1
0x0DA0	0x4820    LDR	R0, [PC, #128]
0x0DA2	0xF7FFFE11  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_12_32F10x_16ch.c, 60 :: 		
0x0DA6	0xF3C92140  UBFX	R1, R9, #9, #1
0x0DAA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_12_32F10x_16ch.c, 61 :: 		
0x0DAC	0xF2400102  MOVW	R1, #2
0x0DB0	0x481C    LDR	R0, [PC, #112]
0x0DB2	0xF7FFFE09  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_12_32F10x_16ch.c, 62 :: 		
0x0DB6	0xF3C92180  UBFX	R1, R9, #10, #1
0x0DBA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_12_32F10x_16ch.c, 63 :: 		
0x0DBC	0xF2400101  MOVW	R1, #1
0x0DC0	0x4819    LDR	R0, [PC, #100]
0x0DC2	0xF7FFFE01  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_12_32F10x_16ch.c, 64 :: 		
0x0DC6	0xF3C921C0  UBFX	R1, R9, #11, #1
0x0DCA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_12_32F10x_16ch.c, 65 :: 		
0x0DCC	0xF2400102  MOVW	R1, #2
0x0DD0	0x4815    LDR	R0, [PC, #84]
0x0DD2	0xF7FFFDF9  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_12_32F10x_16ch.c, 66 :: 		
0x0DD6	0xF3C93100  UBFX	R1, R9, #12, #1
0x0DDA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_12_32F10x_16ch.c, 67 :: 		
0x0DDC	0xF2400104  MOVW	R1, #4
0x0DE0	0x4811    LDR	R0, [PC, #68]
0x0DE2	0xF7FFFDF1  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_12_32F10x_16ch.c, 68 :: 		
0x0DE6	0xF3C93140  UBFX	R1, R9, #13, #1
0x0DEA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_12_32F10x_16ch.c, 69 :: 		
0x0DEC	0xF2400108  MOVW	R1, #8
0x0DF0	0x480D    LDR	R0, [PC, #52]
0x0DF2	0xF7FFFDE9  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_12_32F10x_16ch.c, 70 :: 		
0x0DF6	0xF3C93180  UBFX	R1, R9, #14, #1
0x0DFA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_12_32F10x_16ch.c, 71 :: 		
0x0DFC	0xF2400110  MOVW	R1, #16
0x0E00	0x4809    LDR	R0, [PC, #36]
0x0E02	0xF7FFFDE1  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel14:
;__Lib_ADC_12_32F10x_16ch.c, 72 :: 		
0x0E06	0xF3C931C0  UBFX	R1, R9, #15, #1
; input_mask end address is: 36 (R9)
0x0E0A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_12_32F10x_16ch.c, 73 :: 		
0x0E0C	0xF2400120  MOVW	R1, #32
0x0E10	0x4805    LDR	R0, [PC, #20]
0x0E12	0xF7FFFDD9  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel15:
;__Lib_ADC_12_32F10x_16ch.c, 74 :: 		
L_end_ADC_Set_Input_Channel:
0x0E16	0xF8DDE000  LDR	LR, [SP, #0]
0x0E1A	0xB001    ADD	SP, SP, #4
0x0E1C	0x4770    BX	LR
0x0E1E	0xBF00    NOP
0x0E20	0x08004001  	GPIOA_BASE+0
0x0E24	0x0C004001  	GPIOB_BASE+0
0x0E28	0x10004001  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 373 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x09C8	0xB081    SUB	SP, SP, #4
0x09CA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 374 :: 		
0x09CE	0xF04F0201  MOV	R2, #1
0x09D2	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x09D4	0xF000FB78  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 375 :: 		
L_end_GPIO_Analog_Input:
0x09D8	0xF8DDE000  LDR	LR, [SP, #0]
0x09DC	0xB001    ADD	SP, SP, #4
0x09DE	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_12_32F10x_16ch.c, 146 :: 		
0x187C	0xB081    SUB	SP, SP, #4
0x187E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_12_32F10x_16ch.c, 147 :: 		
0x1882	0x4907    LDR	R1, [PC, #28]
0x1884	0x4807    LDR	R0, [PC, #28]
0x1886	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 149 :: 		
0x1888	0x2101    MOVS	R1, #1
0x188A	0xB249    SXTB	R1, R1
0x188C	0x4806    LDR	R0, [PC, #24]
0x188E	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 151 :: 		
0x1890	0x4806    LDR	R0, [PC, #24]
0x1892	0xF7FFF805  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Init+0
;__Lib_ADC_12_32F10x_16ch.c, 184 :: 		
L_end_ADC1_Init:
0x1896	0xF8DDE000  LDR	LR, [SP, #0]
0x189A	0xB001    ADD	SP, SP, #4
0x189C	0x4770    BX	LR
0x189E	0xBF00    NOP
0x18A0	0x1B2D0000  	_ADC1_Get_Sample+0
0x18A4	0x00702000  	_ADC_Get_Sample_Ptr+0
0x18A8	0x03244242  	RCC_APB2ENRbits+0
0x18AC	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_12_32F10x_16ch_ADCx_Init:
;__Lib_ADC_12_32F10x_16ch.c, 76 :: 		
; base start address is: 0 (R0)
0x08A0	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 80 :: 		
0x08A2	0x1D03    ADDS	R3, R0, #4
0x08A4	0x681A    LDR	R2, [R3, #0]
0x08A6	0x4946    LDR	R1, [PC, #280]
0x08A8	0xEA020101  AND	R1, R2, R1, LSL #0
0x08AC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 82 :: 		
0x08AE	0xF2000308  ADDW	R3, R0, #8
0x08B2	0x681A    LDR	R2, [R3, #0]
0x08B4	0x4943    LDR	R1, [PC, #268]
0x08B6	0xEA020101  AND	R1, R2, R1, LSL #0
0x08BA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 84 :: 		
0x08BC	0x1D03    ADDS	R3, R0, #4
0x08BE	0x2200    MOVS	R2, #0
0x08C0	0x6819    LDR	R1, [R3, #0]
0x08C2	0xF3624110  BFI	R1, R2, #16, #1
0x08C6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 85 :: 		
0x08C8	0x1D03    ADDS	R3, R0, #4
0x08CA	0x2200    MOVS	R2, #0
0x08CC	0x6819    LDR	R1, [R3, #0]
0x08CE	0xF3624151  BFI	R1, R2, #17, #1
0x08D2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 86 :: 		
0x08D4	0x1D03    ADDS	R3, R0, #4
0x08D6	0x2200    MOVS	R2, #0
0x08D8	0x6819    LDR	R1, [R3, #0]
0x08DA	0xF3624192  BFI	R1, R2, #18, #1
0x08DE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 87 :: 		
0x08E0	0x1D03    ADDS	R3, R0, #4
0x08E2	0x2200    MOVS	R2, #0
0x08E4	0x6819    LDR	R1, [R3, #0]
0x08E6	0xF36241D3  BFI	R1, R2, #19, #1
0x08EA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 89 :: 		
0x08EC	0x1D03    ADDS	R3, R0, #4
0x08EE	0x2200    MOVS	R2, #0
0x08F0	0x6819    LDR	R1, [R3, #0]
0x08F2	0xF3622108  BFI	R1, R2, #8, #1
0x08F6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 92 :: 		
0x08F8	0xF2000308  ADDW	R3, R0, #8
0x08FC	0x2200    MOVS	R2, #0
0x08FE	0x6819    LDR	R1, [R3, #0]
0x0900	0xF3620141  BFI	R1, R2, #1, #1
0x0904	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 94 :: 		
0x0906	0xF2000308  ADDW	R3, R0, #8
0x090A	0x2200    MOVS	R2, #0
0x090C	0x6819    LDR	R1, [R3, #0]
0x090E	0xF36221CB  BFI	R1, R2, #11, #1
0x0912	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 96 :: 		
0x0914	0xF2000308  ADDW	R3, R0, #8
0x0918	0x2201    MOVS	R2, #1
0x091A	0x6819    LDR	R1, [R3, #0]
0x091C	0xF3624151  BFI	R1, R2, #17, #1
0x0920	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 97 :: 		
0x0922	0xF2000308  ADDW	R3, R0, #8
0x0926	0x2201    MOVS	R2, #1
0x0928	0x6819    LDR	R1, [R3, #0]
0x092A	0xF3624192  BFI	R1, R2, #18, #1
0x092E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 98 :: 		
0x0930	0xF2000308  ADDW	R3, R0, #8
0x0934	0x2201    MOVS	R2, #1
0x0936	0x6819    LDR	R1, [R3, #0]
0x0938	0xF36241D3  BFI	R1, R2, #19, #1
0x093C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 101 :: 		
0x093E	0xF200032C  ADDW	R3, R0, #44
0x0942	0x2200    MOVS	R2, #0
0x0944	0x6819    LDR	R1, [R3, #0]
0x0946	0xF3625114  BFI	R1, R2, #20, #1
0x094A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 102 :: 		
0x094C	0xF200032C  ADDW	R3, R0, #44
0x0950	0x2200    MOVS	R2, #0
0x0952	0x6819    LDR	R1, [R3, #0]
0x0954	0xF3625155  BFI	R1, R2, #21, #1
0x0958	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 103 :: 		
0x095A	0xF200032C  ADDW	R3, R0, #44
0x095E	0x2200    MOVS	R2, #0
0x0960	0x6819    LDR	R1, [R3, #0]
0x0962	0xF3625196  BFI	R1, R2, #22, #1
0x0966	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 104 :: 		
0x0968	0xF200032C  ADDW	R3, R0, #44
0x096C	0x2200    MOVS	R2, #0
0x096E	0x6819    LDR	R1, [R3, #0]
0x0970	0xF36251D7  BFI	R1, R2, #23, #1
0x0974	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 110 :: 		
0x0976	0xF2000308  ADDW	R3, R0, #8
0x097A	0x2201    MOVS	R2, #1
0x097C	0x6819    LDR	R1, [R3, #0]
0x097E	0xF3620100  BFI	R1, R2, #0, #1
0x0982	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 113 :: 		
0x0984	0xF2000308  ADDW	R3, R0, #8
0x0988	0x2201    MOVS	R2, #1
0x098A	0x6819    LDR	R1, [R3, #0]
0x098C	0xF36201C3  BFI	R1, R2, #3, #1
0x0990	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 114 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init16:
; base start address is: 0 (R0)
0x0992	0xF2000108  ADDW	R1, R0, #8
0x0996	0x680A    LDR	R2, [R1, #0]
0x0998	0xF3C201C0  UBFX	R1, R2, #3, #1
0x099C	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init17
0x099E	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init16
L___Lib_ADC_12_32F10x_16ch_ADCx_Init17:
;__Lib_ADC_12_32F10x_16ch.c, 117 :: 		
0x09A0	0xF2000308  ADDW	R3, R0, #8
0x09A4	0x2201    MOVS	R2, #1
0x09A6	0x6819    LDR	R1, [R3, #0]
0x09A8	0xF3620182  BFI	R1, R2, #2, #1
0x09AC	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 118 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init18:
; base start address is: 0 (R0)
0x09AE	0xF2000108  ADDW	R1, R0, #8
0x09B2	0x680A    LDR	R2, [R1, #0]
0x09B4	0xF3C20180  UBFX	R1, R2, #2, #1
0x09B8	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init19
; base end address is: 0 (R0)
0x09BA	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init18
L___Lib_ADC_12_32F10x_16ch_ADCx_Init19:
;__Lib_ADC_12_32F10x_16ch.c, 120 :: 		
L_end_ADCx_Init:
0x09BC	0xB001    ADD	SP, SP, #4
0x09BE	0x4770    BX	LR
0x09C0	0xFEFFFFF0  	#-983297
0x09C4	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Init
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x1DC4	0xB081    SUB	SP, SP, #4
0x1DC6	0xF8CDE000  STR	LR, [SP, #0]
0x1DCA	0xB28C    UXTH	R4, R1
0x1DCC	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x1DCE	0xF24003FF  MOVW	R3, #255
0x1DD2	0x4A24    LDR	R2, [PC, #144]
0x1DD4	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x1DD6	0xF7FFFD49  BL	_Is_TFT_Set+0
0x1DDA	0x2801    CMP	R0, #1
0x1DDC	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x1DDE	0x4B22    LDR	R3, [PC, #136]
0x1DE0	0x4A22    LDR	R2, [PC, #136]
0x1DE2	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x1DE4	0x4B22    LDR	R3, [PC, #136]
0x1DE6	0x4A23    LDR	R2, [PC, #140]
0x1DE8	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x1DEA	0x4B23    LDR	R3, [PC, #140]
0x1DEC	0x4A23    LDR	R2, [PC, #140]
0x1DEE	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x1DF0	0x4A23    LDR	R2, [PC, #140]
0x1DF2	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x1DF4	0x4A23    LDR	R2, [PC, #140]
0x1DF6	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x1DF8	0x42A1    CMP	R1, R4
0x1DFA	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x1DFC	0x2300    MOVS	R3, #0
0x1DFE	0x4A22    LDR	R2, [PC, #136]
0x1E00	0x7013    STRB	R3, [R2, #0]
0x1E02	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x1E04	0x235A    MOVS	R3, #90
0x1E06	0x4A20    LDR	R2, [PC, #128]
0x1E08	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x1E0A	0x2101    MOVS	R1, #1
0x1E0C	0xF2400000  MOVW	R0, #0
0x1E10	0xF7FFFCDC  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x1E14	0x2300    MOVS	R3, #0
0x1E16	0x2200    MOVS	R2, #0
0x1E18	0xB408    PUSH	(R3)
0x1E1A	0xB404    PUSH	(R2)
0x1E1C	0x2300    MOVS	R3, #0
0x1E1E	0x2200    MOVS	R2, #0
0x1E20	0x2100    MOVS	R1, #0
0x1E22	0x2000    MOVS	R0, #0
0x1E24	0xF7FFFCF6  BL	_TFT_Set_Brush+0
0x1E28	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x1E2A	0x2100    MOVS	R1, #0
0x1E2C	0x2000    MOVS	R0, #0
0x1E2E	0xF7FFFD11  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x1E32	0x2300    MOVS	R3, #0
0x1E34	0x4A15    LDR	R2, [PC, #84]
0x1E36	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x1E38	0xF7FFFCD4  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x1E3C	0xF7FFFC74  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x1E40	0x4A13    LDR	R2, [PC, #76]
0x1E42	0x4290    CMP	R0, R2
0x1E44	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x1E46	0xF7FEFDD7  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x1E4A	0x4B12    LDR	R3, [PC, #72]
0x1E4C	0x4A12    LDR	R2, [PC, #72]
0x1E4E	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x1E50	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x1E52	0xF7FFFA7F  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x1E56	0x4B11    LDR	R3, [PC, #68]
0x1E58	0x4A0F    LDR	R2, [PC, #60]
0x1E5A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x1E5C	0xF8DDE000  LDR	LR, [SP, #0]
0x1E60	0xB001    ADD	SP, SP, #4
0x1E62	0x4770    BX	LR
0x1E64	0x00042000  	__Lib_TFT_Defs___controller+0
0x1E68	0x03BD0000  	_TFT_Set_Index+0
0x1E6C	0x00982000  	_TFT_Set_Index_Ptr+0
0x1E70	0x03F10000  	_TFT_Write_Command+0
0x1E74	0x009C2000  	_TFT_Write_Command_Ptr+0
0x1E78	0x1A550000  	_TFT_Write_Data+0
0x1E7C	0x00842000  	_TFT_Write_Data_Ptr+0
0x1E80	0x006E2000  	_TFT_DISP_WIDTH+0
0x1E84	0x00782000  	_TFT_DISP_HEIGHT+0
0x1E88	0x00072000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1E8C	0x008B2000  	_ExternalFontSet+0
0x1E90	0x85005285  	#1384482048
0x1E94	0x23E90000  	_TFT_Set_Address_SST7715R+0
0x1E98	0x00802000  	_TFT_Set_Address_Ptr+0
0x1E9C	0x23190000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 132 :: 		
0x186C	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 133 :: 		
0x186E	0x4802    LDR	R0, [PC, #8]
0x1870	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 134 :: 		
L_end_Is_TFT_Set:
0x1872	0xB001    ADD	SP, SP, #4
0x1874	0x4770    BX	LR
0x1876	0xBF00    NOP
0x1878	0x00022000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 160 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x17CC	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 161 :: 		
0x17CE	0x4A03    LDR	R2, [PC, #12]
0x17D0	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 166 :: 		
0x17D2	0x4A03    LDR	R2, [PC, #12]
0x17D4	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 167 :: 		
L_end_TFT_Set_Pen:
0x17D6	0xB001    ADD	SP, SP, #4
0x17D8	0x4770    BX	LR
0x17DA	0xBF00    NOP
0x17DC	0x007A2000  	__Lib_TFT_PenColor+0
0x17E0	0x006D2000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 183 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x1814	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x1816	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x181A	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 184 :: 		
0x181E	0x4C07    LDR	R4, [PC, #28]
0x1820	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 185 :: 		
0x1822	0x4C07    LDR	R4, [PC, #28]
0x1824	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 186 :: 		
0x1826	0x4C07    LDR	R4, [PC, #28]
0x1828	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 187 :: 		
0x182A	0x4C07    LDR	R4, [PC, #28]
0x182C	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 188 :: 		
0x182E	0x4C07    LDR	R4, [PC, #28]
0x1830	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 189 :: 		
0x1832	0x4C07    LDR	R4, [PC, #28]
0x1834	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 190 :: 		
L_end_TFT_Set_Brush:
0x1836	0xB001    ADD	SP, SP, #4
0x1838	0x4770    BX	LR
0x183A	0xBF00    NOP
0x183C	0x00882000  	__Lib_TFT_BrushEnabled+0
0x1840	0x00902000  	__Lib_TFT_BrushColor+0
0x1844	0x00892000  	__Lib_TFT_GradientEnabled+0
0x1848	0x008A2000  	__Lib_TFT_GradientOrientation+0
0x184C	0x008C2000  	__Lib_TFT_GradColorFrom+0
0x1850	0x008E2000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 243 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x1854	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 244 :: 		
0x1856	0x4A03    LDR	R2, [PC, #12]
0x1858	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 245 :: 		
0x185A	0x4A03    LDR	R2, [PC, #12]
0x185C	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 246 :: 		
L_end_TFT_Move_Cursor:
0x185E	0xB001    ADD	SP, SP, #4
0x1860	0x4770    BX	LR
0x1862	0xBF00    NOP
0x1864	0x00922000  	__Lib_TFT_x_cord+0
0x1868	0x00942000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x17E4	0xB082    SUB	SP, SP, #8
0x17E6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x17EA	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x17EE	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x17F2	0x4806    LDR	R0, [PC, #24]
0x17F4	0x8800    LDRH	R0, [R0, #0]
0x17F6	0x9101    STR	R1, [SP, #4]
0x17F8	0x4A05    LDR	R2, [PC, #20]
0x17FA	0xB281    UXTH	R1, R0
0x17FC	0x9801    LDR	R0, [SP, #4]
0x17FE	0xF7FFFC63  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x1802	0xF8DDE000  LDR	LR, [SP, #0]
0x1806	0xB002    ADD	SP, SP, #8
0x1808	0x4770    BX	LR
0x180A	0xBF00    NOP
0x180C	0x00042000  	__Lib_TFT_Defs___controller+0
0x1810	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x1728	0xB082    SUB	SP, SP, #8
0x172A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x172E	0xF04F0000  MOV	R0, #0
0x1732	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x1734	0xF7FEFD88  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x1738	0xF000F854  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x173C	0x2101    MOVS	R1, #1
0x173E	0xB249    SXTB	R1, R1
0x1740	0x481F    LDR	R0, [PC, #124]
0x1742	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x1744	0xF644777F  MOVW	R7, #20351
0x1748	0xF2C00712  MOVT	R7, #18
0x174C	0xBF00    NOP
0x174E	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x1750	0x1E7F    SUBS	R7, R7, #1
0x1752	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x1754	0xBF00    NOP
0x1756	0xBF00    NOP
0x1758	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x175A	0x2100    MOVS	R1, #0
0x175C	0xB249    SXTB	R1, R1
0x175E	0x4819    LDR	R0, [PC, #100]
0x1760	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x1762	0x2004    MOVS	R0, #4
0x1764	0x4C18    LDR	R4, [PC, #96]
0x1766	0x6824    LDR	R4, [R4, #0]
0x1768	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x176A	0xF7FEFDCF  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x176E	0xF7FEFDE3  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x1772	0xF7FEFDE1  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1776	0xF00000FF  AND	R0, R0, #255
0x177A	0xB280    UXTH	R0, R0
0x177C	0x0201    LSLS	R1, R0, #8
0x177E	0x9801    LDR	R0, [SP, #4]
0x1780	0x4308    ORRS	R0, R1
0x1782	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x1784	0xF7FEFDD8  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1788	0xF00000FF  AND	R0, R0, #255
0x178C	0xB280    UXTH	R0, R0
0x178E	0x0401    LSLS	R1, R0, #16
0x1790	0x9801    LDR	R0, [SP, #4]
0x1792	0x4308    ORRS	R0, R1
0x1794	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x1796	0xF7FEFDCF  BL	__Lib_TFT_Defs_Read_From_Port+0
0x179A	0xF00000FF  AND	R0, R0, #255
0x179E	0xB280    UXTH	R0, R0
0x17A0	0x0601    LSLS	R1, R0, #24
0x17A2	0x9801    LDR	R0, [SP, #4]
0x17A4	0x4308    ORRS	R0, R1
0x17A6	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x17A8	0x2101    MOVS	R1, #1
0x17AA	0xB249    SXTB	R1, R1
0x17AC	0x4805    LDR	R0, [PC, #20]
0x17AE	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x17B0	0xF000F818  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x17B4	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x17B6	0xF8DDE000  LDR	LR, [SP, #0]
0x17BA	0xB002    ADD	SP, SP, #8
0x17BC	0x4770    BX	LR
0x17BE	0xBF00    NOP
0x17C0	0x01A04223  	TFT_RST+0
0x17C4	0x01BC4223  	TFT_CS+0
0x17C8	0x00982000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x03BC	0xB081    SUB	SP, SP, #4
0x03BE	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x03C2	0x2200    MOVS	R2, #0
0x03C4	0xB252    SXTB	R2, R2
0x03C6	0x4908    LDR	R1, [PC, #32]
0x03C8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x03CA	0xF7FFFEE1  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x03CE	0x2200    MOVS	R2, #0
0x03D0	0xB252    SXTB	R2, R2
0x03D2	0x4906    LDR	R1, [PC, #24]
0x03D4	0x600A    STR	R2, [R1, #0]
0x03D6	0xBF00    NOP
0x03D8	0x2201    MOVS	R2, #1
0x03DA	0xB252    SXTB	R2, R2
0x03DC	0x4903    LDR	R1, [PC, #12]
0x03DE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x03E0	0xF8DDE000  LDR	LR, [SP, #0]
0x03E4	0xB001    ADD	SP, SP, #4
0x03E6	0x4770    BX	LR
0x03E8	0x01B04223  	TFT_RS+0
0x03EC	0x01AC4223  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x0190	0x4A04    LDR	R2, [PC, #16]
0x0192	0x8811    LDRH	R1, [R2, #0]
0x0194	0xF401417F  AND	R1, R1, #65280
0x0198	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x019A	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x019E	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x01A0	0x4770    BX	LR
0x01A2	0xBF00    NOP
0x01A4	0x180C4001  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x03F0	0xB081    SUB	SP, SP, #4
0x03F2	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x03F6	0x2201    MOVS	R2, #1
0x03F8	0xB252    SXTB	R2, R2
0x03FA	0x4908    LDR	R1, [PC, #32]
0x03FC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x03FE	0xF7FFFEC7  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x0402	0x2200    MOVS	R2, #0
0x0404	0xB252    SXTB	R2, R2
0x0406	0x4906    LDR	R1, [PC, #24]
0x0408	0x600A    STR	R2, [R1, #0]
0x040A	0xBF00    NOP
0x040C	0x2201    MOVS	R2, #1
0x040E	0xB252    SXTB	R2, R2
0x0410	0x4903    LDR	R1, [PC, #12]
0x0412	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x0414	0xF8DDE000  LDR	LR, [SP, #0]
0x0418	0xB001    ADD	SP, SP, #4
0x041A	0x4770    BX	LR
0x041C	0x01B04223  	TFT_RS+0
0x0420	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3763 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0424	0xB081    SUB	SP, SP, #4
0x0426	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3764 :: 		Delay_1us(); Delay_1us();
0x042A	0xF7FFFF01  BL	_Delay_1us+0
0x042E	0xF7FFFEFF  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3765 :: 		TFT_CS = 0;
0x0432	0x2300    MOVS	R3, #0
0x0434	0xB25B    SXTB	R3, R3
0x0436	0x490B    LDR	R1, [PC, #44]
0x0438	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3766 :: 		TFT_RD = 1;
0x043A	0x2201    MOVS	R2, #1
0x043C	0xB252    SXTB	R2, R2
0x043E	0x490A    LDR	R1, [PC, #40]
0x0440	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3767 :: 		TFT_RS = 0;
0x0442	0x490A    LDR	R1, [PC, #40]
0x0444	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3768 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0446	0xF7FFFEA3  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3769 :: 		TFT_WR = 0;
0x044A	0x2200    MOVS	R2, #0
0x044C	0xB252    SXTB	R2, R2
0x044E	0x4908    LDR	R1, [PC, #32]
0x0450	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3770 :: 		TFT_WR = 1;
0x0452	0x2201    MOVS	R2, #1
0x0454	0xB252    SXTB	R2, R2
0x0456	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3771 :: 		TFT_CS = 1;
0x0458	0x4902    LDR	R1, [PC, #8]
0x045A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3772 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x045C	0xF8DDE000  LDR	LR, [SP, #0]
0x0460	0xB001    ADD	SP, SP, #4
0x0462	0x4770    BX	LR
0x0464	0x01BC4223  	TFT_CS+0
0x0468	0x01A84223  	TFT_RD+0
0x046C	0x01B04223  	TFT_RS+0
0x0470	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0230	0xF240070B  MOVW	R7, #11
0x0234	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0238	0x1E7F    SUBS	R7, R7, #1
0x023A	0xD1FD    BNE	L_Delay_1us0
0x023C	0xBF00    NOP
0x023E	0xBF00    NOP
0x0240	0xBF00    NOP
0x0242	0xBF00    NOP
0x0244	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0246	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3778 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x036C	0xB081    SUB	SP, SP, #4
0x036E	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3779 :: 		TFT_CS = 0;
0x0372	0x2200    MOVS	R2, #0
0x0374	0xB252    SXTB	R2, R2
0x0376	0x490D    LDR	R1, [PC, #52]
0x0378	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3780 :: 		TFT_RD = 1;
0x037A	0x2201    MOVS	R2, #1
0x037C	0xB252    SXTB	R2, R2
0x037E	0x490C    LDR	R1, [PC, #48]
0x0380	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3781 :: 		TFT_RS = 1;
0x0382	0x490C    LDR	R1, [PC, #48]
0x0384	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3782 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x0386	0xF7FFFF03  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3783 :: 		TFT_WR = 0;
0x038A	0x2200    MOVS	R2, #0
0x038C	0xB252    SXTB	R2, R2
0x038E	0x490A    LDR	R1, [PC, #40]
0x0390	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3784 :: 		TFT_WR = 1;
0x0392	0x2201    MOVS	R2, #1
0x0394	0xB252    SXTB	R2, R2
0x0396	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3785 :: 		TFT_CS = 1;
0x0398	0x4904    LDR	R1, [PC, #16]
0x039A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3786 :: 		Delay_1us(); Delay_1us();
0x039C	0xF7FFFF48  BL	_Delay_1us+0
0x03A0	0xF7FFFF46  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3787 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x03A4	0xF8DDE000  LDR	LR, [SP, #0]
0x03A8	0xB001    ADD	SP, SP, #4
0x03AA	0x4770    BX	LR
0x03AC	0x01BC4223  	TFT_CS+0
0x03B0	0x01A84223  	TFT_RD+0
0x03B4	0x01B04223  	TFT_RS+0
0x03B8	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x0248	0xB081    SUB	SP, SP, #4
0x024A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x024E	0xF641000C  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x0252	0xF2C40001  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x0256	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x025A	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x025E	0x4A25    LDR	R2, [PC, #148]
0x0260	0xB289    UXTH	R1, R1
0x0262	0xF000FF31  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x0266	0x2100    MOVS	R1, #0
0x0268	0xB249    SXTB	R1, R1
0x026A	0x4823    LDR	R0, [PC, #140]
0x026C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x026E	0xF641000C  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x0272	0xF2C40001  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x0276	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x027A	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x027E	0x4A1D    LDR	R2, [PC, #116]
0x0280	0xB289    UXTH	R1, R1
0x0282	0xF000FF21  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x0286	0x2101    MOVS	R1, #1
0x0288	0xB249    SXTB	R1, R1
0x028A	0x481C    LDR	R0, [PC, #112]
0x028C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x028E	0xF641000C  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x0292	0xF2C40001  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x0296	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x029A	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x029E	0x4A15    LDR	R2, [PC, #84]
0x02A0	0xB289    UXTH	R1, R1
0x02A2	0xF000FF11  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x02A6	0x2101    MOVS	R1, #1
0x02A8	0xB249    SXTB	R1, R1
0x02AA	0x4815    LDR	R0, [PC, #84]
0x02AC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x02AE	0xF641000C  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x02B2	0xF2C40001  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x02B6	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x02BA	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x02BE	0x4A0D    LDR	R2, [PC, #52]
0x02C0	0xB289    UXTH	R1, R1
0x02C2	0xF000FF01  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x02C6	0xF641000C  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x02CA	0xF2C40001  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x02CE	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x02D2	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x02D6	0x4A07    LDR	R2, [PC, #28]
0x02D8	0xB289    UXTH	R1, R1
0x02DA	0xF000FEF5  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x02DE	0x2101    MOVS	R1, #1
0x02E0	0xB249    SXTB	R1, R1
0x02E2	0x4808    LDR	R0, [PC, #32]
0x02E4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x02E6	0x4808    LDR	R0, [PC, #32]
0x02E8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x02EA	0xF8DDE000  LDR	LR, [SP, #0]
0x02EE	0xB001    ADD	SP, SP, #4
0x02F0	0x4770    BX	LR
0x02F2	0xBF00    NOP
0x02F4	0x00140008  	#524308
0x02F8	0x01A04223  	TFT_RST+0
0x02FC	0x01B04223  	TFT_RS+0
0x0300	0x01BC4223  	TFT_CS+0
0x0304	0x01A84223  	TFT_RD+0
0x0308	0x01AC4223  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x030C	0xB082    SUB	SP, SP, #8
0x030E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x0312	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x0316	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x031A	0x4806    LDR	R0, [PC, #24]
0x031C	0x8800    LDRH	R0, [R0, #0]
0x031E	0x9101    STR	R1, [SP, #4]
0x0320	0xF04F0242  MOV	R2, #66
0x0324	0xB281    UXTH	R1, R0
0x0326	0x9801    LDR	R0, [SP, #4]
0x0328	0xF000FECE  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x032C	0xF8DDE000  LDR	LR, [SP, #0]
0x0330	0xB002    ADD	SP, SP, #8
0x0332	0x4770    BX	LR
0x0334	0x00042000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
; dataPort start address is: 8 (R2)
0x0338	0x4A09    LDR	R2, [PC, #36]
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x033A	0x2101    MOVS	R1, #1
0x033C	0xB249    SXTB	R1, R1
0x033E	0x4809    LDR	R0, [PC, #36]
0x0340	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x0342	0x2100    MOVS	R1, #0
0x0344	0xB249    SXTB	R1, R1
0x0346	0x4808    LDR	R0, [PC, #32]
0x0348	0x6001    STR	R1, [R0, #0]
0x034A	0xBF00    NOP
0x034C	0xBF00    NOP
0x034E	0xBF00    NOP
0x0350	0xBF00    NOP
0x0352	0xBF00    NOP
0x0354	0x2101    MOVS	R1, #1
0x0356	0xB249    SXTB	R1, R1
0x0358	0x4803    LDR	R0, [PC, #12]
0x035A	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x035C	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x035E	0x4770    BX	LR
0x0360	0x18084001  	TFT_DataPort+-4
0x0364	0x01B04223  	TFT_RS+0
0x0368	0x01A84223  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x09F8	0xB081    SUB	SP, SP, #4
0x09FA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x09FE	0xF7FFFC23  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x0A02	0x2101    MOVS	R1, #1
0x0A04	0xB249    SXTB	R1, R1
0x0A06	0x4894    LDR	R0, [PC, #592]
0x0A08	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x0A0A	0xF7FFFEE5  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x0A0E	0x2100    MOVS	R1, #0
0x0A10	0xB249    SXTB	R1, R1
0x0A12	0x4891    LDR	R0, [PC, #580]
0x0A14	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x0A16	0xF7FFFEEB  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x0A1A	0x2101    MOVS	R1, #1
0x0A1C	0xB249    SXTB	R1, R1
0x0A1E	0x488E    LDR	R0, [PC, #568]
0x0A20	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x0A22	0xF7FFFEE5  BL	_Delay_100ms+0
0x0A26	0xF7FFFED7  BL	_Delay_10ms+0
0x0A2A	0xF7FFFED5  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x0A2E	0x2100    MOVS	R1, #0
0x0A30	0xB249    SXTB	R1, R1
0x0A32	0x488A    LDR	R0, [PC, #552]
0x0A34	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x0A36	0x2011    MOVS	R0, #17
0x0A38	0x4C89    LDR	R4, [PC, #548]
0x0A3A	0x6824    LDR	R4, [R4, #0]
0x0A3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x0A3E	0xF7FFFED7  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x0A42	0xF7FFFEC9  BL	_Delay_10ms+0
0x0A46	0xF7FFFEC7  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x0A4A	0x2036    MOVS	R0, #54
0x0A4C	0x4C84    LDR	R4, [PC, #528]
0x0A4E	0x6824    LDR	R4, [R4, #0]
0x0A50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x0A52	0x2000    MOVS	R0, #0
0x0A54	0x4C83    LDR	R4, [PC, #524]
0x0A56	0x6824    LDR	R4, [R4, #0]
0x0A58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x0A5A	0x203A    MOVS	R0, #58
0x0A5C	0x4C80    LDR	R4, [PC, #512]
0x0A5E	0x6824    LDR	R4, [R4, #0]
0x0A60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x0A62	0x2005    MOVS	R0, #5
0x0A64	0x4C7F    LDR	R4, [PC, #508]
0x0A66	0x6824    LDR	R4, [R4, #0]
0x0A68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x0A6A	0x20B2    MOVS	R0, #178
0x0A6C	0x4C7C    LDR	R4, [PC, #496]
0x0A6E	0x6824    LDR	R4, [R4, #0]
0x0A70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x0A72	0x200C    MOVS	R0, #12
0x0A74	0x4C7B    LDR	R4, [PC, #492]
0x0A76	0x6824    LDR	R4, [R4, #0]
0x0A78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x0A7A	0x200C    MOVS	R0, #12
0x0A7C	0x4C79    LDR	R4, [PC, #484]
0x0A7E	0x6824    LDR	R4, [R4, #0]
0x0A80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x0A82	0x2000    MOVS	R0, #0
0x0A84	0x4C77    LDR	R4, [PC, #476]
0x0A86	0x6824    LDR	R4, [R4, #0]
0x0A88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x0A8A	0x2033    MOVS	R0, #51
0x0A8C	0x4C75    LDR	R4, [PC, #468]
0x0A8E	0x6824    LDR	R4, [R4, #0]
0x0A90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x0A92	0x2033    MOVS	R0, #51
0x0A94	0x4C73    LDR	R4, [PC, #460]
0x0A96	0x6824    LDR	R4, [R4, #0]
0x0A98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x0A9A	0x20B7    MOVS	R0, #183
0x0A9C	0x4C70    LDR	R4, [PC, #448]
0x0A9E	0x6824    LDR	R4, [R4, #0]
0x0AA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x0AA2	0x2070    MOVS	R0, #112
0x0AA4	0x4C6F    LDR	R4, [PC, #444]
0x0AA6	0x6824    LDR	R4, [R4, #0]
0x0AA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x0AAA	0x20BB    MOVS	R0, #187
0x0AAC	0x4C6C    LDR	R4, [PC, #432]
0x0AAE	0x6824    LDR	R4, [R4, #0]
0x0AB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x0AB2	0x201B    MOVS	R0, #27
0x0AB4	0x4C6B    LDR	R4, [PC, #428]
0x0AB6	0x6824    LDR	R4, [R4, #0]
0x0AB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x0ABA	0x20C0    MOVS	R0, #192
0x0ABC	0x4C68    LDR	R4, [PC, #416]
0x0ABE	0x6824    LDR	R4, [R4, #0]
0x0AC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x0AC2	0x202C    MOVS	R0, #44
0x0AC4	0x4C67    LDR	R4, [PC, #412]
0x0AC6	0x6824    LDR	R4, [R4, #0]
0x0AC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x0ACA	0x20C2    MOVS	R0, #194
0x0ACC	0x4C64    LDR	R4, [PC, #400]
0x0ACE	0x6824    LDR	R4, [R4, #0]
0x0AD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x0AD2	0x2001    MOVS	R0, #1
0x0AD4	0x4C63    LDR	R4, [PC, #396]
0x0AD6	0x6824    LDR	R4, [R4, #0]
0x0AD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x0ADA	0x20C3    MOVS	R0, #195
0x0ADC	0x4C60    LDR	R4, [PC, #384]
0x0ADE	0x6824    LDR	R4, [R4, #0]
0x0AE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x0AE2	0x200B    MOVS	R0, #11
0x0AE4	0x4C5F    LDR	R4, [PC, #380]
0x0AE6	0x6824    LDR	R4, [R4, #0]
0x0AE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x0AEA	0x20C4    MOVS	R0, #196
0x0AEC	0x4C5C    LDR	R4, [PC, #368]
0x0AEE	0x6824    LDR	R4, [R4, #0]
0x0AF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x0AF2	0x2027    MOVS	R0, #39
0x0AF4	0x4C5B    LDR	R4, [PC, #364]
0x0AF6	0x6824    LDR	R4, [R4, #0]
0x0AF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x0AFA	0x20C6    MOVS	R0, #198
0x0AFC	0x4C58    LDR	R4, [PC, #352]
0x0AFE	0x6824    LDR	R4, [R4, #0]
0x0B00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x0B02	0x200F    MOVS	R0, #15
0x0B04	0x4C57    LDR	R4, [PC, #348]
0x0B06	0x6824    LDR	R4, [R4, #0]
0x0B08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x0B0A	0x20D0    MOVS	R0, #208
0x0B0C	0x4C54    LDR	R4, [PC, #336]
0x0B0E	0x6824    LDR	R4, [R4, #0]
0x0B10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x0B12	0x20A4    MOVS	R0, #164
0x0B14	0x4C53    LDR	R4, [PC, #332]
0x0B16	0x6824    LDR	R4, [R4, #0]
0x0B18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x0B1A	0x20A1    MOVS	R0, #161
0x0B1C	0x4C51    LDR	R4, [PC, #324]
0x0B1E	0x6824    LDR	R4, [R4, #0]
0x0B20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x0B22	0x20E0    MOVS	R0, #224
0x0B24	0x4C4E    LDR	R4, [PC, #312]
0x0B26	0x6824    LDR	R4, [R4, #0]
0x0B28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x0B2A	0x20D0    MOVS	R0, #208
0x0B2C	0x4C4D    LDR	R4, [PC, #308]
0x0B2E	0x6824    LDR	R4, [R4, #0]
0x0B30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x0B32	0x2006    MOVS	R0, #6
0x0B34	0x4C4B    LDR	R4, [PC, #300]
0x0B36	0x6824    LDR	R4, [R4, #0]
0x0B38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x0B3A	0x200B    MOVS	R0, #11
0x0B3C	0x4C49    LDR	R4, [PC, #292]
0x0B3E	0x6824    LDR	R4, [R4, #0]
0x0B40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x0B42	0x2009    MOVS	R0, #9
0x0B44	0x4C47    LDR	R4, [PC, #284]
0x0B46	0x6824    LDR	R4, [R4, #0]
0x0B48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x0B4A	0x2008    MOVS	R0, #8
0x0B4C	0x4C45    LDR	R4, [PC, #276]
0x0B4E	0x6824    LDR	R4, [R4, #0]
0x0B50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x0B52	0x2030    MOVS	R0, #48
0x0B54	0x4C43    LDR	R4, [PC, #268]
0x0B56	0x6824    LDR	R4, [R4, #0]
0x0B58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x0B5A	0x2030    MOVS	R0, #48
0x0B5C	0x4C41    LDR	R4, [PC, #260]
0x0B5E	0x6824    LDR	R4, [R4, #0]
0x0B60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x0B62	0x205B    MOVS	R0, #91
0x0B64	0x4C3F    LDR	R4, [PC, #252]
0x0B66	0x6824    LDR	R4, [R4, #0]
0x0B68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x0B6A	0x204B    MOVS	R0, #75
0x0B6C	0x4C3D    LDR	R4, [PC, #244]
0x0B6E	0x6824    LDR	R4, [R4, #0]
0x0B70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x0B72	0x2018    MOVS	R0, #24
0x0B74	0x4C3B    LDR	R4, [PC, #236]
0x0B76	0x6824    LDR	R4, [R4, #0]
0x0B78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x0B7A	0x2014    MOVS	R0, #20
0x0B7C	0x4C39    LDR	R4, [PC, #228]
0x0B7E	0x6824    LDR	R4, [R4, #0]
0x0B80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x0B82	0x2014    MOVS	R0, #20
0x0B84	0x4C37    LDR	R4, [PC, #220]
0x0B86	0x6824    LDR	R4, [R4, #0]
0x0B88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x0B8A	0x202C    MOVS	R0, #44
0x0B8C	0x4C35    LDR	R4, [PC, #212]
0x0B8E	0x6824    LDR	R4, [R4, #0]
0x0B90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x0B92	0x2032    MOVS	R0, #50
0x0B94	0x4C33    LDR	R4, [PC, #204]
0x0B96	0x6824    LDR	R4, [R4, #0]
0x0B98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x0B9A	0x20E1    MOVS	R0, #225
0x0B9C	0x4C30    LDR	R4, [PC, #192]
0x0B9E	0x6824    LDR	R4, [R4, #0]
0x0BA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x0BA2	0x20D0    MOVS	R0, #208
0x0BA4	0x4C2F    LDR	R4, [PC, #188]
0x0BA6	0x6824    LDR	R4, [R4, #0]
0x0BA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x0BAA	0x2005    MOVS	R0, #5
0x0BAC	0x4C2D    LDR	R4, [PC, #180]
0x0BAE	0x6824    LDR	R4, [R4, #0]
0x0BB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x0BB2	0x200A    MOVS	R0, #10
0x0BB4	0x4C2B    LDR	R4, [PC, #172]
0x0BB6	0x6824    LDR	R4, [R4, #0]
0x0BB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x0BBA	0x200A    MOVS	R0, #10
0x0BBC	0x4C29    LDR	R4, [PC, #164]
0x0BBE	0x6824    LDR	R4, [R4, #0]
0x0BC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x0BC2	0x2007    MOVS	R0, #7
0x0BC4	0x4C27    LDR	R4, [PC, #156]
0x0BC6	0x6824    LDR	R4, [R4, #0]
0x0BC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x0BCA	0x2028    MOVS	R0, #40
0x0BCC	0x4C25    LDR	R4, [PC, #148]
0x0BCE	0x6824    LDR	R4, [R4, #0]
0x0BD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x0BD2	0x2032    MOVS	R0, #50
0x0BD4	0x4C23    LDR	R4, [PC, #140]
0x0BD6	0x6824    LDR	R4, [R4, #0]
0x0BD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x0BDA	0x202C    MOVS	R0, #44
0x0BDC	0x4C21    LDR	R4, [PC, #132]
0x0BDE	0x6824    LDR	R4, [R4, #0]
0x0BE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x0BE2	0x2049    MOVS	R0, #73
0x0BE4	0x4C1F    LDR	R4, [PC, #124]
0x0BE6	0x6824    LDR	R4, [R4, #0]
0x0BE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x0BEA	0x2018    MOVS	R0, #24
0x0BEC	0x4C1D    LDR	R4, [PC, #116]
0x0BEE	0x6824    LDR	R4, [R4, #0]
0x0BF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x0BF2	0x2013    MOVS	R0, #19
0x0BF4	0x4C1B    LDR	R4, [PC, #108]
0x0BF6	0x6824    LDR	R4, [R4, #0]
0x0BF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x0BFA	0x2013    MOVS	R0, #19
0x0BFC	0x4C19    LDR	R4, [PC, #100]
0x0BFE	0x6824    LDR	R4, [R4, #0]
0x0C00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x0C02	0x202C    MOVS	R0, #44
0x0C04	0x4C17    LDR	R4, [PC, #92]
0x0C06	0x6824    LDR	R4, [R4, #0]
0x0C08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x0C0A	0x2033    MOVS	R0, #51
0x0C0C	0x4C15    LDR	R4, [PC, #84]
0x0C0E	0x6824    LDR	R4, [R4, #0]
0x0C10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x0C12	0x2021    MOVS	R0, #33
0x0C14	0x4C12    LDR	R4, [PC, #72]
0x0C16	0x6824    LDR	R4, [R4, #0]
0x0C18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x0C1A	0x202A    MOVS	R0, #42
0x0C1C	0x4C10    LDR	R4, [PC, #64]
0x0C1E	0x6824    LDR	R4, [R4, #0]
0x0C20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x0C22	0x2000    MOVS	R0, #0
0x0C24	0x4C0F    LDR	R4, [PC, #60]
0x0C26	0x6824    LDR	R4, [R4, #0]
0x0C28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x0C2A	0x2000    MOVS	R0, #0
0x0C2C	0x4C0D    LDR	R4, [PC, #52]
0x0C2E	0x6824    LDR	R4, [R4, #0]
0x0C30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x0C32	0x480D    LDR	R0, [PC, #52]
0x0C34	0x8800    LDRH	R0, [R0, #0]
0x0C36	0x0A04    LSRS	R4, R0, #8
0x0C38	0xB2E0    UXTB	R0, R4
0x0C3A	0x4C0A    LDR	R4, [PC, #40]
0x0C3C	0x6824    LDR	R4, [R4, #0]
0x0C3E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x0C40	0x4809    LDR	R0, [PC, #36]
0x0C42	0x8804    LDRH	R4, [R0, #0]
0x0C44	0xB2E0    UXTB	R0, R4
0x0C46	0x4C07    LDR	R4, [PC, #28]
0x0C48	0x6824    LDR	R4, [R4, #0]
0x0C4A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x0C4C	0x202B    MOVS	R0, #43
0x0C4E	0x4C04    LDR	R4, [PC, #16]
0x0C50	0x6824    LDR	R4, [R4, #0]
0x0C52	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x0C54	0x2000    MOVS	R0, #0
0x0C56	0xE009    B	#18
0x0C58	0x01A04223  	TFT_RST+0
0x0C5C	0x01BC4223  	TFT_CS+0
0x0C60	0x00982000  	_TFT_Set_Index_Ptr+0
0x0C64	0x009C2000  	_TFT_Write_Command_Ptr+0
0x0C68	0x006E2000  	_TFT_DISP_WIDTH+0
0x0C6C	0x4C22    LDR	R4, [PC, #136]
0x0C6E	0x6824    LDR	R4, [R4, #0]
0x0C70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x0C72	0x2000    MOVS	R0, #0
0x0C74	0x4C20    LDR	R4, [PC, #128]
0x0C76	0x6824    LDR	R4, [R4, #0]
0x0C78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x0C7A	0x4820    LDR	R0, [PC, #128]
0x0C7C	0x8800    LDRH	R0, [R0, #0]
0x0C7E	0x0A04    LSRS	R4, R0, #8
0x0C80	0xB2E0    UXTB	R0, R4
0x0C82	0x4C1D    LDR	R4, [PC, #116]
0x0C84	0x6824    LDR	R4, [R4, #0]
0x0C86	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x0C88	0x481C    LDR	R0, [PC, #112]
0x0C8A	0x8804    LDRH	R4, [R0, #0]
0x0C8C	0xB2E0    UXTB	R0, R4
0x0C8E	0x4C1A    LDR	R4, [PC, #104]
0x0C90	0x6824    LDR	R4, [R4, #0]
0x0C92	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x0C94	0x2036    MOVS	R0, #54
0x0C96	0x4C1A    LDR	R4, [PC, #104]
0x0C98	0x6824    LDR	R4, [R4, #0]
0x0C9A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x0C9C	0x4819    LDR	R0, [PC, #100]
0x0C9E	0x7800    LDRB	R0, [R0, #0]
0x0CA0	0x285A    CMP	R0, #90
0x0CA2	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x0CA4	0xF7FFFDB0  BL	_Is_TFT_Rotated_180+0
0x0CA8	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x0CAA	0x20C0    MOVS	R0, #192
0x0CAC	0x4C12    LDR	R4, [PC, #72]
0x0CAE	0x6824    LDR	R4, [R4, #0]
0x0CB0	0x47A0    BLX	R4
0x0CB2	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x0CB4	0x2000    MOVS	R0, #0
0x0CB6	0x4C10    LDR	R4, [PC, #64]
0x0CB8	0x6824    LDR	R4, [R4, #0]
0x0CBA	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x0CBC	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x0CBE	0xF7FFFDA3  BL	_Is_TFT_Rotated_180+0
0x0CC2	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x0CC4	0x20A0    MOVS	R0, #160
0x0CC6	0x4C0C    LDR	R4, [PC, #48]
0x0CC8	0x6824    LDR	R4, [R4, #0]
0x0CCA	0x47A0    BLX	R4
0x0CCC	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x0CCE	0x2060    MOVS	R0, #96
0x0CD0	0x4C09    LDR	R4, [PC, #36]
0x0CD2	0x6824    LDR	R4, [R4, #0]
0x0CD4	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x0CD6	0x2029    MOVS	R0, #41
0x0CD8	0x4C09    LDR	R4, [PC, #36]
0x0CDA	0x6824    LDR	R4, [R4, #0]
0x0CDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x0CDE	0x202C    MOVS	R0, #44
0x0CE0	0x4C07    LDR	R4, [PC, #28]
0x0CE2	0x6824    LDR	R4, [R4, #0]
0x0CE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x0CE6	0x2101    MOVS	R1, #1
0x0CE8	0xB249    SXTB	R1, R1
0x0CEA	0x4807    LDR	R0, [PC, #28]
0x0CEC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x0CEE	0xF8DDE000  LDR	LR, [SP, #0]
0x0CF2	0xB001    ADD	SP, SP, #4
0x0CF4	0x4770    BX	LR
0x0CF6	0xBF00    NOP
0x0CF8	0x009C2000  	_TFT_Write_Command_Ptr+0
0x0CFC	0x00782000  	_TFT_DISP_HEIGHT+0
0x0D00	0x00982000  	_TFT_Set_Index_Ptr+0
0x0D04	0x00072000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x0D08	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x07D8	0xF24D47BF  MOVW	R7, #54463
0x07DC	0xF2C00701  MOVT	R7, #1
L_Delay_10ms22:
0x07E0	0x1E7F    SUBS	R7, R7, #1
0x07E2	0xD1FD    BNE	L_Delay_10ms22
0x07E4	0xBF00    NOP
0x07E6	0xBF00    NOP
0x07E8	0xBF00    NOP
0x07EA	0xBF00    NOP
0x07EC	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x07EE	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x07F0	0xF644777F  MOVW	R7, #20351
0x07F4	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x07F8	0x1E7F    SUBS	R7, R7, #1
0x07FA	0xD1FD    BNE	L_Delay_100ms20
0x07FC	0xBF00    NOP
0x07FE	0xBF00    NOP
0x0800	0xBF00    NOP
0x0802	0xBF00    NOP
0x0804	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x0806	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x0808	0x4801    LDR	R0, [PC, #4]
0x080A	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x080C	0x4770    BX	LR
0x080E	0xBF00    NOP
0x0810	0x00062000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x1354	0xB081    SUB	SP, SP, #4
0x1356	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x135A	0xF7FEFF75  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x135E	0xF7FFFA47  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x1362	0x2101    MOVS	R1, #1
0x1364	0xB249    SXTB	R1, R1
0x1366	0x4895    LDR	R0, [PC, #596]
0x1368	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x136A	0xF7FFFA41  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x136E	0xF7FFFA3F  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x1372	0x2100    MOVS	R1, #0
0x1374	0xB249    SXTB	R1, R1
0x1376	0x4892    LDR	R0, [PC, #584]
0x1378	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x137A	0x2001    MOVS	R0, #1
0x137C	0x4C91    LDR	R4, [PC, #580]
0x137E	0x6824    LDR	R4, [R4, #0]
0x1380	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x1382	0xF7FFFA1D  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x1386	0x2028    MOVS	R0, #40
0x1388	0x4C8E    LDR	R4, [PC, #568]
0x138A	0x6824    LDR	R4, [R4, #0]
0x138C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x138E	0x20CF    MOVS	R0, #207
0x1390	0x4C8C    LDR	R4, [PC, #560]
0x1392	0x6824    LDR	R4, [R4, #0]
0x1394	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x1396	0x2000    MOVS	R0, #0
0x1398	0x4C8B    LDR	R4, [PC, #556]
0x139A	0x6824    LDR	R4, [R4, #0]
0x139C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x139E	0x2083    MOVS	R0, #131
0x13A0	0x4C89    LDR	R4, [PC, #548]
0x13A2	0x6824    LDR	R4, [R4, #0]
0x13A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x13A6	0x2030    MOVS	R0, #48
0x13A8	0x4C87    LDR	R4, [PC, #540]
0x13AA	0x6824    LDR	R4, [R4, #0]
0x13AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x13AE	0x20ED    MOVS	R0, #237
0x13B0	0x4C84    LDR	R4, [PC, #528]
0x13B2	0x6824    LDR	R4, [R4, #0]
0x13B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x13B6	0x2064    MOVS	R0, #100
0x13B8	0x4C83    LDR	R4, [PC, #524]
0x13BA	0x6824    LDR	R4, [R4, #0]
0x13BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x13BE	0x2003    MOVS	R0, #3
0x13C0	0x4C81    LDR	R4, [PC, #516]
0x13C2	0x6824    LDR	R4, [R4, #0]
0x13C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x13C6	0x2012    MOVS	R0, #18
0x13C8	0x4C7F    LDR	R4, [PC, #508]
0x13CA	0x6824    LDR	R4, [R4, #0]
0x13CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x13CE	0x2081    MOVS	R0, #129
0x13D0	0x4C7D    LDR	R4, [PC, #500]
0x13D2	0x6824    LDR	R4, [R4, #0]
0x13D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x13D6	0x20E8    MOVS	R0, #232
0x13D8	0x4C7A    LDR	R4, [PC, #488]
0x13DA	0x6824    LDR	R4, [R4, #0]
0x13DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x13DE	0x2085    MOVS	R0, #133
0x13E0	0x4C79    LDR	R4, [PC, #484]
0x13E2	0x6824    LDR	R4, [R4, #0]
0x13E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x13E6	0x2001    MOVS	R0, #1
0x13E8	0x4C77    LDR	R4, [PC, #476]
0x13EA	0x6824    LDR	R4, [R4, #0]
0x13EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x13EE	0x2079    MOVS	R0, #121
0x13F0	0x4C75    LDR	R4, [PC, #468]
0x13F2	0x6824    LDR	R4, [R4, #0]
0x13F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x13F6	0x20CB    MOVS	R0, #203
0x13F8	0x4C72    LDR	R4, [PC, #456]
0x13FA	0x6824    LDR	R4, [R4, #0]
0x13FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x13FE	0x2039    MOVS	R0, #57
0x1400	0x4C71    LDR	R4, [PC, #452]
0x1402	0x6824    LDR	R4, [R4, #0]
0x1404	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x1406	0x202C    MOVS	R0, #44
0x1408	0x4C6F    LDR	R4, [PC, #444]
0x140A	0x6824    LDR	R4, [R4, #0]
0x140C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x140E	0x2000    MOVS	R0, #0
0x1410	0x4C6D    LDR	R4, [PC, #436]
0x1412	0x6824    LDR	R4, [R4, #0]
0x1414	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x1416	0x2034    MOVS	R0, #52
0x1418	0x4C6B    LDR	R4, [PC, #428]
0x141A	0x6824    LDR	R4, [R4, #0]
0x141C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x141E	0x2002    MOVS	R0, #2
0x1420	0x4C69    LDR	R4, [PC, #420]
0x1422	0x6824    LDR	R4, [R4, #0]
0x1424	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x1426	0x20F7    MOVS	R0, #247
0x1428	0x4C66    LDR	R4, [PC, #408]
0x142A	0x6824    LDR	R4, [R4, #0]
0x142C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x142E	0x2020    MOVS	R0, #32
0x1430	0x4C65    LDR	R4, [PC, #404]
0x1432	0x6824    LDR	R4, [R4, #0]
0x1434	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x1436	0x20EA    MOVS	R0, #234
0x1438	0x4C62    LDR	R4, [PC, #392]
0x143A	0x6824    LDR	R4, [R4, #0]
0x143C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x143E	0x2000    MOVS	R0, #0
0x1440	0x4C61    LDR	R4, [PC, #388]
0x1442	0x6824    LDR	R4, [R4, #0]
0x1444	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x1446	0x2000    MOVS	R0, #0
0x1448	0x4C5F    LDR	R4, [PC, #380]
0x144A	0x6824    LDR	R4, [R4, #0]
0x144C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x144E	0x20C0    MOVS	R0, #192
0x1450	0x4C5C    LDR	R4, [PC, #368]
0x1452	0x6824    LDR	R4, [R4, #0]
0x1454	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x1456	0x2026    MOVS	R0, #38
0x1458	0x4C5B    LDR	R4, [PC, #364]
0x145A	0x6824    LDR	R4, [R4, #0]
0x145C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x145E	0x20C1    MOVS	R0, #193
0x1460	0x4C58    LDR	R4, [PC, #352]
0x1462	0x6824    LDR	R4, [R4, #0]
0x1464	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x1466	0x2011    MOVS	R0, #17
0x1468	0x4C57    LDR	R4, [PC, #348]
0x146A	0x6824    LDR	R4, [R4, #0]
0x146C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x146E	0x20C5    MOVS	R0, #197
0x1470	0x4C54    LDR	R4, [PC, #336]
0x1472	0x6824    LDR	R4, [R4, #0]
0x1474	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x1476	0x2035    MOVS	R0, #53
0x1478	0x4C53    LDR	R4, [PC, #332]
0x147A	0x6824    LDR	R4, [R4, #0]
0x147C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x147E	0x203E    MOVS	R0, #62
0x1480	0x4C51    LDR	R4, [PC, #324]
0x1482	0x6824    LDR	R4, [R4, #0]
0x1484	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x1486	0x20C7    MOVS	R0, #199
0x1488	0x4C4E    LDR	R4, [PC, #312]
0x148A	0x6824    LDR	R4, [R4, #0]
0x148C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x148E	0x20BE    MOVS	R0, #190
0x1490	0x4C4D    LDR	R4, [PC, #308]
0x1492	0x6824    LDR	R4, [R4, #0]
0x1494	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x1496	0x2036    MOVS	R0, #54
0x1498	0x4C4A    LDR	R4, [PC, #296]
0x149A	0x6824    LDR	R4, [R4, #0]
0x149C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x149E	0x484B    LDR	R0, [PC, #300]
0x14A0	0x7800    LDRB	R0, [R0, #0]
0x14A2	0x285A    CMP	R0, #90
0x14A4	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x14A6	0xF7FFF9AF  BL	_Is_TFT_Rotated_180+0
0x14AA	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x14AC	0x2088    MOVS	R0, #136
0x14AE	0x4C46    LDR	R4, [PC, #280]
0x14B0	0x6824    LDR	R4, [R4, #0]
0x14B2	0x47A0    BLX	R4
0x14B4	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x14B6	0x2048    MOVS	R0, #72
0x14B8	0x4C43    LDR	R4, [PC, #268]
0x14BA	0x6824    LDR	R4, [R4, #0]
0x14BC	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x14BE	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x14C0	0xF7FFF9A2  BL	_Is_TFT_Rotated_180+0
0x14C4	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x14C6	0x20E8    MOVS	R0, #232
0x14C8	0x4C3F    LDR	R4, [PC, #252]
0x14CA	0x6824    LDR	R4, [R4, #0]
0x14CC	0x47A0    BLX	R4
0x14CE	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x14D0	0x2028    MOVS	R0, #40
0x14D2	0x4C3D    LDR	R4, [PC, #244]
0x14D4	0x6824    LDR	R4, [R4, #0]
0x14D6	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x14D8	0x203A    MOVS	R0, #58
0x14DA	0x4C3A    LDR	R4, [PC, #232]
0x14DC	0x6824    LDR	R4, [R4, #0]
0x14DE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x14E0	0x2055    MOVS	R0, #85
0x14E2	0x4C39    LDR	R4, [PC, #228]
0x14E4	0x6824    LDR	R4, [R4, #0]
0x14E6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x14E8	0x20B1    MOVS	R0, #177
0x14EA	0x4C36    LDR	R4, [PC, #216]
0x14EC	0x6824    LDR	R4, [R4, #0]
0x14EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x14F0	0x2000    MOVS	R0, #0
0x14F2	0x4C35    LDR	R4, [PC, #212]
0x14F4	0x6824    LDR	R4, [R4, #0]
0x14F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x14F8	0x201B    MOVS	R0, #27
0x14FA	0x4C33    LDR	R4, [PC, #204]
0x14FC	0x6824    LDR	R4, [R4, #0]
0x14FE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x1500	0x20F2    MOVS	R0, #242
0x1502	0x4C30    LDR	R4, [PC, #192]
0x1504	0x6824    LDR	R4, [R4, #0]
0x1506	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x1508	0x2008    MOVS	R0, #8
0x150A	0x4C2F    LDR	R4, [PC, #188]
0x150C	0x6824    LDR	R4, [R4, #0]
0x150E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x1510	0x2026    MOVS	R0, #38
0x1512	0x4C2C    LDR	R4, [PC, #176]
0x1514	0x6824    LDR	R4, [R4, #0]
0x1516	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x1518	0x2001    MOVS	R0, #1
0x151A	0x4C2B    LDR	R4, [PC, #172]
0x151C	0x6824    LDR	R4, [R4, #0]
0x151E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x1520	0x20E0    MOVS	R0, #224
0x1522	0x4C28    LDR	R4, [PC, #160]
0x1524	0x6824    LDR	R4, [R4, #0]
0x1526	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x1528	0x201F    MOVS	R0, #31
0x152A	0x4C27    LDR	R4, [PC, #156]
0x152C	0x6824    LDR	R4, [R4, #0]
0x152E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x1530	0x201A    MOVS	R0, #26
0x1532	0x4C25    LDR	R4, [PC, #148]
0x1534	0x6824    LDR	R4, [R4, #0]
0x1536	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x1538	0x2018    MOVS	R0, #24
0x153A	0x4C23    LDR	R4, [PC, #140]
0x153C	0x6824    LDR	R4, [R4, #0]
0x153E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x1540	0x200A    MOVS	R0, #10
0x1542	0x4C21    LDR	R4, [PC, #132]
0x1544	0x6824    LDR	R4, [R4, #0]
0x1546	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x1548	0x200F    MOVS	R0, #15
0x154A	0x4C1F    LDR	R4, [PC, #124]
0x154C	0x6824    LDR	R4, [R4, #0]
0x154E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x1550	0x2006    MOVS	R0, #6
0x1552	0x4C1D    LDR	R4, [PC, #116]
0x1554	0x6824    LDR	R4, [R4, #0]
0x1556	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x1558	0x2045    MOVS	R0, #69
0x155A	0x4C1B    LDR	R4, [PC, #108]
0x155C	0x6824    LDR	R4, [R4, #0]
0x155E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x1560	0x2087    MOVS	R0, #135
0x1562	0x4C19    LDR	R4, [PC, #100]
0x1564	0x6824    LDR	R4, [R4, #0]
0x1566	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x1568	0x2032    MOVS	R0, #50
0x156A	0x4C17    LDR	R4, [PC, #92]
0x156C	0x6824    LDR	R4, [R4, #0]
0x156E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x1570	0x200A    MOVS	R0, #10
0x1572	0x4C15    LDR	R4, [PC, #84]
0x1574	0x6824    LDR	R4, [R4, #0]
0x1576	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x1578	0x2007    MOVS	R0, #7
0x157A	0x4C13    LDR	R4, [PC, #76]
0x157C	0x6824    LDR	R4, [R4, #0]
0x157E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x1580	0x2002    MOVS	R0, #2
0x1582	0x4C11    LDR	R4, [PC, #68]
0x1584	0x6824    LDR	R4, [R4, #0]
0x1586	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x1588	0x2007    MOVS	R0, #7
0x158A	0x4C0F    LDR	R4, [PC, #60]
0x158C	0x6824    LDR	R4, [R4, #0]
0x158E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x1590	0x2005    MOVS	R0, #5
0x1592	0x4C0D    LDR	R4, [PC, #52]
0x1594	0x6824    LDR	R4, [R4, #0]
0x1596	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x1598	0x2000    MOVS	R0, #0
0x159A	0x4C0B    LDR	R4, [PC, #44]
0x159C	0x6824    LDR	R4, [R4, #0]
0x159E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x15A0	0x20E1    MOVS	R0, #225
0x15A2	0x4C08    LDR	R4, [PC, #32]
0x15A4	0x6824    LDR	R4, [R4, #0]
0x15A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x15A8	0x2000    MOVS	R0, #0
0x15AA	0x4C07    LDR	R4, [PC, #28]
0x15AC	0x6824    LDR	R4, [R4, #0]
0x15AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x15B0	0x2025    MOVS	R0, #37
0x15B2	0x4C05    LDR	R4, [PC, #20]
0x15B4	0x6824    LDR	R4, [R4, #0]
0x15B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x15B8	0x2027    MOVS	R0, #39
0x15BA	0xE009    B	#18
0x15BC	0x01A04223  	TFT_RST+0
0x15C0	0x01BC4223  	TFT_CS+0
0x15C4	0x00982000  	_TFT_Set_Index_Ptr+0
0x15C8	0x009C2000  	_TFT_Write_Command_Ptr+0
0x15CC	0x00072000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x15D0	0x4C4F    LDR	R4, [PC, #316]
0x15D2	0x6824    LDR	R4, [R4, #0]
0x15D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x15D6	0x2005    MOVS	R0, #5
0x15D8	0x4C4D    LDR	R4, [PC, #308]
0x15DA	0x6824    LDR	R4, [R4, #0]
0x15DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x15DE	0x2010    MOVS	R0, #16
0x15E0	0x4C4B    LDR	R4, [PC, #300]
0x15E2	0x6824    LDR	R4, [R4, #0]
0x15E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x15E6	0x2009    MOVS	R0, #9
0x15E8	0x4C49    LDR	R4, [PC, #292]
0x15EA	0x6824    LDR	R4, [R4, #0]
0x15EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x15EE	0x203A    MOVS	R0, #58
0x15F0	0x4C47    LDR	R4, [PC, #284]
0x15F2	0x6824    LDR	R4, [R4, #0]
0x15F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x15F6	0x2078    MOVS	R0, #120
0x15F8	0x4C45    LDR	R4, [PC, #276]
0x15FA	0x6824    LDR	R4, [R4, #0]
0x15FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x15FE	0x204D    MOVS	R0, #77
0x1600	0x4C43    LDR	R4, [PC, #268]
0x1602	0x6824    LDR	R4, [R4, #0]
0x1604	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x1606	0x2005    MOVS	R0, #5
0x1608	0x4C41    LDR	R4, [PC, #260]
0x160A	0x6824    LDR	R4, [R4, #0]
0x160C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x160E	0x2018    MOVS	R0, #24
0x1610	0x4C3F    LDR	R4, [PC, #252]
0x1612	0x6824    LDR	R4, [R4, #0]
0x1614	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x1616	0x200D    MOVS	R0, #13
0x1618	0x4C3D    LDR	R4, [PC, #244]
0x161A	0x6824    LDR	R4, [R4, #0]
0x161C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x161E	0x2038    MOVS	R0, #56
0x1620	0x4C3B    LDR	R4, [PC, #236]
0x1622	0x6824    LDR	R4, [R4, #0]
0x1624	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x1626	0x203A    MOVS	R0, #58
0x1628	0x4C39    LDR	R4, [PC, #228]
0x162A	0x6824    LDR	R4, [R4, #0]
0x162C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x162E	0x201F    MOVS	R0, #31
0x1630	0x4C37    LDR	R4, [PC, #220]
0x1632	0x6824    LDR	R4, [R4, #0]
0x1634	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x1636	0x202A    MOVS	R0, #42
0x1638	0x4C36    LDR	R4, [PC, #216]
0x163A	0x6824    LDR	R4, [R4, #0]
0x163C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x163E	0x2000    MOVS	R0, #0
0x1640	0x4C33    LDR	R4, [PC, #204]
0x1642	0x6824    LDR	R4, [R4, #0]
0x1644	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x1646	0x2000    MOVS	R0, #0
0x1648	0x4C31    LDR	R4, [PC, #196]
0x164A	0x6824    LDR	R4, [R4, #0]
0x164C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x164E	0x4832    LDR	R0, [PC, #200]
0x1650	0x8800    LDRH	R0, [R0, #0]
0x1652	0x1E40    SUBS	R0, R0, #1
0x1654	0xB280    UXTH	R0, R0
0x1656	0x0A04    LSRS	R4, R0, #8
0x1658	0xB2E0    UXTB	R0, R4
0x165A	0x4C2D    LDR	R4, [PC, #180]
0x165C	0x6824    LDR	R4, [R4, #0]
0x165E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x1660	0x482D    LDR	R0, [PC, #180]
0x1662	0x8800    LDRH	R0, [R0, #0]
0x1664	0x1E44    SUBS	R4, R0, #1
0x1666	0xB2E0    UXTB	R0, R4
0x1668	0x4C29    LDR	R4, [PC, #164]
0x166A	0x6824    LDR	R4, [R4, #0]
0x166C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x166E	0x202B    MOVS	R0, #43
0x1670	0x4C28    LDR	R4, [PC, #160]
0x1672	0x6824    LDR	R4, [R4, #0]
0x1674	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x1676	0x2000    MOVS	R0, #0
0x1678	0x4C25    LDR	R4, [PC, #148]
0x167A	0x6824    LDR	R4, [R4, #0]
0x167C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x167E	0x2000    MOVS	R0, #0
0x1680	0x4C23    LDR	R4, [PC, #140]
0x1682	0x6824    LDR	R4, [R4, #0]
0x1684	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x1686	0x4825    LDR	R0, [PC, #148]
0x1688	0x8800    LDRH	R0, [R0, #0]
0x168A	0x1E40    SUBS	R0, R0, #1
0x168C	0xB280    UXTH	R0, R0
0x168E	0x0A04    LSRS	R4, R0, #8
0x1690	0xB2E0    UXTB	R0, R4
0x1692	0x4C1F    LDR	R4, [PC, #124]
0x1694	0x6824    LDR	R4, [R4, #0]
0x1696	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x1698	0x4820    LDR	R0, [PC, #128]
0x169A	0x8800    LDRH	R0, [R0, #0]
0x169C	0x1E44    SUBS	R4, R0, #1
0x169E	0xB2E0    UXTB	R0, R4
0x16A0	0x4C1B    LDR	R4, [PC, #108]
0x16A2	0x6824    LDR	R4, [R4, #0]
0x16A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x16A6	0x20B7    MOVS	R0, #183
0x16A8	0x4C1A    LDR	R4, [PC, #104]
0x16AA	0x6824    LDR	R4, [R4, #0]
0x16AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x16AE	0x2007    MOVS	R0, #7
0x16B0	0x4C17    LDR	R4, [PC, #92]
0x16B2	0x6824    LDR	R4, [R4, #0]
0x16B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x16B6	0x20B6    MOVS	R0, #182
0x16B8	0x4C16    LDR	R4, [PC, #88]
0x16BA	0x6824    LDR	R4, [R4, #0]
0x16BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x16BE	0x200A    MOVS	R0, #10
0x16C0	0x4C13    LDR	R4, [PC, #76]
0x16C2	0x6824    LDR	R4, [R4, #0]
0x16C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x16C6	0x2082    MOVS	R0, #130
0x16C8	0x4C11    LDR	R4, [PC, #68]
0x16CA	0x6824    LDR	R4, [R4, #0]
0x16CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x16CE	0x2027    MOVS	R0, #39
0x16D0	0x4C0F    LDR	R4, [PC, #60]
0x16D2	0x6824    LDR	R4, [R4, #0]
0x16D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x16D6	0x2000    MOVS	R0, #0
0x16D8	0x4C0D    LDR	R4, [PC, #52]
0x16DA	0x6824    LDR	R4, [R4, #0]
0x16DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x16DE	0x2011    MOVS	R0, #17
0x16E0	0x4C0C    LDR	R4, [PC, #48]
0x16E2	0x6824    LDR	R4, [R4, #0]
0x16E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x16E6	0xF7FFF883  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x16EA	0x2029    MOVS	R0, #41
0x16EC	0x4C09    LDR	R4, [PC, #36]
0x16EE	0x6824    LDR	R4, [R4, #0]
0x16F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x16F2	0xF7FFF87D  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x16F6	0x202C    MOVS	R0, #44
0x16F8	0x4C06    LDR	R4, [PC, #24]
0x16FA	0x6824    LDR	R4, [R4, #0]
0x16FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x16FE	0x2101    MOVS	R1, #1
0x1700	0xB249    SXTB	R1, R1
0x1702	0x4807    LDR	R0, [PC, #28]
0x1704	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x1706	0xF8DDE000  LDR	LR, [SP, #0]
0x170A	0xB001    ADD	SP, SP, #4
0x170C	0x4770    BX	LR
0x170E	0xBF00    NOP
0x1710	0x009C2000  	_TFT_Write_Command_Ptr+0
0x1714	0x00982000  	_TFT_Set_Index_Ptr+0
0x1718	0x006E2000  	_TFT_DISP_WIDTH+0
0x171C	0x00782000  	_TFT_DISP_HEIGHT+0
0x1720	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x07C0	0xF64E275F  MOVW	R7, #59999
0x07C4	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x07C8	0x1E7F    SUBS	R7, R7, #1
0x07CA	0xD1FD    BNE	L_Delay_5ms16
0x07CC	0xBF00    NOP
0x07CE	0xBF00    NOP
0x07D0	0xBF00    NOP
0x07D2	0xBF00    NOP
0x07D4	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x07D6	0x4770    BX	LR
; end of _Delay_5ms
_TP_TFT_Init:
;__Lib_TouchPanel_TFT.c, 41 :: 		
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x1CD8	0xB083    SUB	SP, SP, #12
0x1CDA	0xF8CDE000  STR	LR, [SP, #0]
0x1CDE	0xFA1FFB80  UXTH	R11, R0
0x1CE2	0xFA1FFC81  UXTH	R12, R1
0x1CE6	0xF88D2004  STRB	R2, [SP, #4]
0x1CEA	0xF88D3008  STRB	R3, [SP, #8]
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 44 (R11)
; display_height start address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 44 :: 		
0x1CEE	0xF640400C  MOVW	R0, #lo_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 45 :: 		
0x1CF2	0xF2C40001  MOVT	R0, #hi_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 46 :: 		
0x1CF6	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 47 :: 		
0x1CFA	0xEA4F2101  LSL	R1, R1, BitPos(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 49 :: 		
0x1CFE	0x4A27    LDR	R2, [PC, #156]
0x1D00	0xB289    UXTH	R1, R1
0x1D02	0xF7FFF9E1  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 51 :: 		
0x1D06	0x2500    MOVS	R5, #0
0x1D08	0xB26D    SXTB	R5, R5
0x1D0A	0x4C25    LDR	R4, [PC, #148]
0x1D0C	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 56 :: 		
0x1D0E	0xF640400C  MOVW	R0, #lo_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 57 :: 		
0x1D12	0xF2C40001  MOVT	R0, #hi_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 58 :: 		
0x1D16	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 59 :: 		
0x1D1A	0xEA4F2141  LSL	R1, R1, BitPos(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 61 :: 		
0x1D1E	0x4A1F    LDR	R2, [PC, #124]
0x1D20	0xB289    UXTH	R1, R1
0x1D22	0xF7FFF9D1  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 63 :: 		
0x1D26	0x2500    MOVS	R5, #0
0x1D28	0xB26D    SXTB	R5, R5
0x1D2A	0x4C1E    LDR	R4, [PC, #120]
0x1D2C	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 68 :: 		
0x1D2E	0xF640400C  MOVW	R0, #lo_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 69 :: 		
0x1D32	0xF2C40001  MOVT	R0, #hi_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 70 :: 		
0x1D36	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 71 :: 		
0x1D3A	0xEA4F0141  LSL	R1, R1, BitPos(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 73 :: 		
0x1D3E	0xF04F0241  MOV	R2, #65
0x1D42	0xB289    UXTH	R1, R1
0x1D44	0xF7FFF9C0  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 76 :: 		
0x1D48	0xF640400C  MOVW	R0, #lo_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 77 :: 		
0x1D4C	0xF2C40001  MOVT	R0, #hi_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 78 :: 		
0x1D50	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 79 :: 		
0x1D54	0xEA4F0101  LSL	R1, R1, BitPos(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 81 :: 		
0x1D58	0xF04F0241  MOV	R2, #65
0x1D5C	0xB289    UXTH	R1, R1
0x1D5E	0xF7FFF9B3  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 83 :: 		
0x1D62	0xF2403584  MOVW	R5, #900
0x1D66	0xB22D    SXTH	R5, R5
0x1D68	0x4C0F    LDR	R4, [PC, #60]
0x1D6A	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 84 :: 		
0x1D6C	0x4C0F    LDR	R4, [PC, #60]
0x1D6E	0xF8A4B000  STRH	R11, [R4, #0]
; display_width end address is: 44 (R11)
;__Lib_TouchPanel_TFT.c, 85 :: 		
0x1D72	0x4C0F    LDR	R4, [PC, #60]
0x1D74	0xF8A4C000  STRH	R12, [R4, #0]
; display_height end address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 86 :: 		
0x1D78	0xF89D5004  LDRB	R5, [SP, #4]
0x1D7C	0x4C0D    LDR	R4, [PC, #52]
0x1D7E	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 87 :: 		
0x1D80	0xF89D5008  LDRB	R5, [SP, #8]
0x1D84	0x4C0C    LDR	R4, [PC, #48]
0x1D86	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 88 :: 		
0x1D88	0x2500    MOVS	R5, #0
0x1D8A	0x4C0C    LDR	R4, [PC, #48]
0x1D8C	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 89 :: 		
0x1D8E	0x2500    MOVS	R5, #0
0x1D90	0x4C0B    LDR	R4, [PC, #44]
0x1D92	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 90 :: 		
L_end_TP_TFT_Init:
0x1D94	0xF8DDE000  LDR	LR, [SP, #0]
0x1D98	0xB003    ADD	SP, SP, #12
0x1D9A	0x4770    BX	LR
0x1D9C	0x00140008  	#524308
0x1DA0	0x81A04221  	DriveX_Right+0
0x1DA4	0x81A44221  	DriveY_Up+0
0x1DA8	0x00962000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
0x1DAC	0x00A02000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x1DB0	0x00A22000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x1DB4	0x00A42000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x1DB8	0x00A52000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x1DBC	0x00A62000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x1DC0	0x00A82000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Init
_TP_TFT_Set_ADC_Threshold:
;__Lib_TouchPanel_TFT.c, 29 :: 		
; threshold start address is: 0 (R0)
0x1FE8	0xB081    SUB	SP, SP, #4
; threshold end address is: 0 (R0)
; threshold start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 30 :: 		
0x1FEA	0x4902    LDR	R1, [PC, #8]
0x1FEC	0x8008    STRH	R0, [R1, #0]
; threshold end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 31 :: 		
L_end_TP_TFT_Set_ADC_Threshold:
0x1FEE	0xB001    ADD	SP, SP, #4
0x1FF0	0x4770    BX	LR
0x1FF2	0xBF00    NOP
0x1FF4	0x00962000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Set_ADC_Threshold
_TFT_Fill_Screen:
;__Lib_TFT.c, 756 :: 		
0x2B5C	0xB084    SUB	SP, SP, #16
0x2B5E	0xF8CDE000  STR	LR, [SP, #0]
0x2B62	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 758 :: 		
0x2B66	0x2200    MOVS	R2, #0
0x2B68	0xB252    SXTB	R2, R2
0x2B6A	0x491A    LDR	R1, [PC, #104]
0x2B6C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 759 :: 		
0x2B6E	0xF7FEFE9F  BL	__Lib_TFT_Is_SSD1963_Set+0
0x2B72	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 760 :: 		
0x2B74	0x4918    LDR	R1, [PC, #96]
0x2B76	0x8809    LDRH	R1, [R1, #0]
0x2B78	0x1E4C    SUBS	R4, R1, #1
0x2B7A	0x4918    LDR	R1, [PC, #96]
0x2B7C	0x8809    LDRH	R1, [R1, #0]
0x2B7E	0x1E49    SUBS	R1, R1, #1
0x2B80	0xB2A3    UXTH	R3, R4
0x2B82	0xB28A    UXTH	R2, R1
0x2B84	0x2100    MOVS	R1, #0
0x2B86	0x2000    MOVS	R0, #0
0x2B88	0x4C15    LDR	R4, [PC, #84]
0x2B8A	0x6824    LDR	R4, [R4, #0]
0x2B8C	0x47A0    BLX	R4
0x2B8E	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 762 :: 		
0x2B90	0x2100    MOVS	R1, #0
0x2B92	0x2000    MOVS	R0, #0
0x2B94	0x4C13    LDR	R4, [PC, #76]
0x2B96	0x6824    LDR	R4, [R4, #0]
0x2B98	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 764 :: 		
0x2B9A	0x4910    LDR	R1, [PC, #64]
0x2B9C	0x880A    LDRH	R2, [R1, #0]
0x2B9E	0x490E    LDR	R1, [PC, #56]
0x2BA0	0x8809    LDRH	R1, [R1, #0]
0x2BA2	0x4351    MULS	R1, R2, R1
0x2BA4	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 765 :: 		
0x2BA6	0x2100    MOVS	R1, #0
0x2BA8	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x2BAA	0x9A02    LDR	R2, [SP, #8]
0x2BAC	0x9901    LDR	R1, [SP, #4]
0x2BAE	0x4291    CMP	R1, R2
0x2BB0	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 766 :: 		
0x2BB2	0xF8BD000C  LDRH	R0, [SP, #12]
0x2BB6	0x4C0C    LDR	R4, [PC, #48]
0x2BB8	0x6824    LDR	R4, [R4, #0]
0x2BBA	0x47A0    BLX	R4
;__Lib_TFT.c, 765 :: 		
0x2BBC	0x9901    LDR	R1, [SP, #4]
0x2BBE	0x1C49    ADDS	R1, R1, #1
0x2BC0	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 766 :: 		
0x2BC2	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 767 :: 		
0x2BC4	0x2201    MOVS	R2, #1
0x2BC6	0xB252    SXTB	R2, R2
0x2BC8	0x4902    LDR	R1, [PC, #8]
0x2BCA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
L_end_TFT_Fill_Screen:
0x2BCC	0xF8DDE000  LDR	LR, [SP, #0]
0x2BD0	0xB004    ADD	SP, SP, #16
0x2BD2	0x4770    BX	LR
0x2BD4	0x01BC4223  	TFT_CS+0
0x2BD8	0x00782000  	_TFT_DISP_HEIGHT+0
0x2BDC	0x006E2000  	_TFT_DISP_WIDTH+0
0x2BE0	0x007C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x2BE4	0x00802000  	_TFT_Set_Address_Ptr+0
0x2BE8	0x00842000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x1EA0	0xB083    SUB	SP, SP, #12
0x1EA2	0xF8CDE000  STR	LR, [SP, #0]
0x1EA6	0xB29E    UXTH	R6, R3
0x1EA8	0xB293    UXTH	R3, R2
0x1EAA	0xB28A    UXTH	R2, R1
0x1EAC	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x1EAE	0x4C49    LDR	R4, [PC, #292]
0x1EB0	0x8824    LDRH	R4, [R4, #0]
0x1EB2	0xF5B47FF0  CMP	R4, #480
0x1EB6	0xD805    BHI	L__TFT_Set_Address_SSD1963II278
0x1EB8	0x4C47    LDR	R4, [PC, #284]
0x1EBA	0x8824    LDRH	R4, [R4, #0]
0x1EBC	0xF5B47FF0  CMP	R4, #480
0x1EC0	0xD800    BHI	L__TFT_Set_Address_SSD1963II277
0x1EC2	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II278:
L__TFT_Set_Address_SSD1963II277:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x1EC4	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x1EC8	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x1ECC	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x1ECE	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x1ED2	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x1ED6	0x4C41    LDR	R4, [PC, #260]
0x1ED8	0x7824    LDRB	R4, [R4, #0]
0x1EDA	0x2C5A    CMP	R4, #90
0x1EDC	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x1EDE	0xF7FEFC93  BL	_Is_TFT_Rotated_180+0
0x1EE2	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x1EE4	0xF1A80501  SUB	R5, R8, #1
0x1EE8	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1EEA	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1EEC	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x1EF0	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1EF2	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x1EF6	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x1EFA	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x1EFE	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1F00	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x1F04	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x1F08	0x1E7D    SUBS	R5, R7, #1
0x1F0A	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1F0C	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1F0E	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x1F12	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1F14	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x1F18	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1F1A	0xF7FEFC75  BL	_Is_TFT_Rotated_180+0
0x1F1E	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x1F20	0xF1A80501  SUB	R5, R8, #1
0x1F24	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1F26	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1F28	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x1F2C	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1F2E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x1F32	0x1E7D    SUBS	R5, R7, #1
0x1F34	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1F36	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1F38	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x1F3C	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1F3E	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x1F42	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1F44	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x1F48	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x1F4C	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x1F50	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x1F54	0x202A    MOVS	R0, #42
0x1F56	0x4C22    LDR	R4, [PC, #136]
0x1F58	0x6824    LDR	R4, [R4, #0]
0x1F5A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x1F5C	0xF8BD4004  LDRH	R4, [SP, #4]
0x1F60	0x0A24    LSRS	R4, R4, #8
0x1F62	0xB2E0    UXTB	R0, R4
0x1F64	0x4C1F    LDR	R4, [PC, #124]
0x1F66	0x6824    LDR	R4, [R4, #0]
0x1F68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x1F6A	0xF8BD0004  LDRH	R0, [SP, #4]
0x1F6E	0x4C1D    LDR	R4, [PC, #116]
0x1F70	0x6824    LDR	R4, [R4, #0]
0x1F72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x1F74	0xF8BD4006  LDRH	R4, [SP, #6]
0x1F78	0x0A24    LSRS	R4, R4, #8
0x1F7A	0xB2E0    UXTB	R0, R4
0x1F7C	0x4C19    LDR	R4, [PC, #100]
0x1F7E	0x6824    LDR	R4, [R4, #0]
0x1F80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x1F82	0xF8BD0006  LDRH	R0, [SP, #6]
0x1F86	0x4C17    LDR	R4, [PC, #92]
0x1F88	0x6824    LDR	R4, [R4, #0]
0x1F8A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x1F8C	0x202B    MOVS	R0, #43
0x1F8E	0x4C14    LDR	R4, [PC, #80]
0x1F90	0x6824    LDR	R4, [R4, #0]
0x1F92	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x1F94	0xF8BD4008  LDRH	R4, [SP, #8]
0x1F98	0x0A24    LSRS	R4, R4, #8
0x1F9A	0xB2E0    UXTB	R0, R4
0x1F9C	0x4C11    LDR	R4, [PC, #68]
0x1F9E	0x6824    LDR	R4, [R4, #0]
0x1FA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x1FA2	0xF8BD0008  LDRH	R0, [SP, #8]
0x1FA6	0x4C0F    LDR	R4, [PC, #60]
0x1FA8	0x6824    LDR	R4, [R4, #0]
0x1FAA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x1FAC	0xF8BD400A  LDRH	R4, [SP, #10]
0x1FB0	0x0A24    LSRS	R4, R4, #8
0x1FB2	0xB2E0    UXTB	R0, R4
0x1FB4	0x4C0B    LDR	R4, [PC, #44]
0x1FB6	0x6824    LDR	R4, [R4, #0]
0x1FB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x1FBA	0xF8BD000A  LDRH	R0, [SP, #10]
0x1FBE	0x4C09    LDR	R4, [PC, #36]
0x1FC0	0x6824    LDR	R4, [R4, #0]
0x1FC2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x1FC4	0x202C    MOVS	R0, #44
0x1FC6	0x4C06    LDR	R4, [PC, #24]
0x1FC8	0x6824    LDR	R4, [R4, #0]
0x1FCA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x1FCC	0xF8DDE000  LDR	LR, [SP, #0]
0x1FD0	0xB003    ADD	SP, SP, #12
0x1FD2	0x4770    BX	LR
0x1FD4	0x006E2000  	_TFT_DISP_WIDTH+0
0x1FD8	0x00782000  	_TFT_DISP_HEIGHT+0
0x1FDC	0x00072000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1FE0	0x00982000  	_TFT_Set_Index_Ptr+0
0x1FE4	0x009C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address_SSD1963I:
;__Lib_TFT_Defs.c, 2777 :: 		void TFT_Set_Address_SSD1963I(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x2074	0xB083    SUB	SP, SP, #12
0x2076	0xF8CDE000  STR	LR, [SP, #0]
0x207A	0xB29E    UXTH	R6, R3
0x207C	0xB293    UXTH	R3, R2
0x207E	0xB28A    UXTH	R2, R1
0x2080	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2782 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x2082	0x4C51    LDR	R4, [PC, #324]
0x2084	0x8824    LDRH	R4, [R4, #0]
0x2086	0xF5B47FF0  CMP	R4, #480
0x208A	0xD805    BHI	L__TFT_Set_Address_SSD1963I282
0x208C	0x4C4F    LDR	R4, [PC, #316]
0x208E	0x8824    LDRH	R4, [R4, #0]
0x2090	0xF5B47FF0  CMP	R4, #480
0x2094	0xD800    BHI	L__TFT_Set_Address_SSD1963I281
0x2096	0xE004    B	L_TFT_Set_Address_SSD1963I173
L__TFT_Set_Address_SSD1963I282:
L__TFT_Set_Address_SSD1963I281:
;__Lib_TFT_Defs.c, 2783 :: 		_width = 800;
; _width start address is: 32 (R8)
0x2098	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2784 :: 		_height = 480;
; _height start address is: 28 (R7)
0x209C	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2785 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x20A0	0xE012    B	L_TFT_Set_Address_SSD1963I174
L_TFT_Set_Address_SSD1963I173:
;__Lib_TFT_Defs.c, 2786 :: 		else if ((TFT_DISP_WIDTH > 320) || (TFT_DISP_HEIGHT > 320)) {
0x20A2	0x4C49    LDR	R4, [PC, #292]
0x20A4	0x8824    LDRH	R4, [R4, #0]
0x20A6	0xF5B47FA0  CMP	R4, #320
0x20AA	0xD805    BHI	L__TFT_Set_Address_SSD1963I284
0x20AC	0x4C47    LDR	R4, [PC, #284]
0x20AE	0x8824    LDRH	R4, [R4, #0]
0x20B0	0xF5B47FA0  CMP	R4, #320
0x20B4	0xD800    BHI	L__TFT_Set_Address_SSD1963I283
0x20B6	0xE004    B	L_TFT_Set_Address_SSD1963I177
L__TFT_Set_Address_SSD1963I284:
L__TFT_Set_Address_SSD1963I283:
;__Lib_TFT_Defs.c, 2787 :: 		_width = 480;
; _width start address is: 32 (R8)
0x20B8	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2788 :: 		_height = 272;
; _height start address is: 28 (R7)
0x20BC	0xF2401710  MOVW	R7, #272
;__Lib_TFT_Defs.c, 2789 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x20C0	0xE002    B	L_TFT_Set_Address_SSD1963I178
L_TFT_Set_Address_SSD1963I177:
;__Lib_TFT_Defs.c, 2791 :: 		_width = 320;
; _width start address is: 32 (R8)
0x20C2	0xF2401840  MOVW	R8, #320
;__Lib_TFT_Defs.c, 2792 :: 		_height = 240;
; _height start address is: 28 (R7)
0x20C6	0x27F0    MOVS	R7, #240
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2793 :: 		}
L_TFT_Set_Address_SSD1963I178:
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
L_TFT_Set_Address_SSD1963I174:
;__Lib_TFT_Defs.c, 2795 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x20C8	0x4C41    LDR	R4, [PC, #260]
0x20CA	0x7824    LDRB	R4, [R4, #0]
0x20CC	0x2C5A    CMP	R4, #90
0x20CE	0xD11D    BNE	L_TFT_Set_Address_SSD1963I179
;__Lib_TFT_Defs.c, 2796 :: 		if (Is_TFT_Rotated_180()) {
0x20D0	0xF7FEFB9A  BL	_Is_TFT_Rotated_180+0
0x20D4	0xB160    CBZ	R0, L_TFT_Set_Address_SSD1963I180
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2797 :: 		s_col = y1;
0x20D6	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2798 :: 		e_col = y2;
0x20DA	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2799 :: 		s_page = (_height - 1) - x2;
0x20DE	0x1E7D    SUBS	R5, R7, #1
0x20E0	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x20E2	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x20E4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2800 :: 		e_page = (_height - 1) - x1;
0x20E8	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x20EA	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2801 :: 		} else {
0x20EE	0xE00C    B	L_TFT_Set_Address_SSD1963I181
L_TFT_Set_Address_SSD1963I180:
;__Lib_TFT_Defs.c, 2802 :: 		s_col = (_width - 1) - y2;
; _width start address is: 32 (R8)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x20F0	0xF1A80501  SUB	R5, R8, #1
0x20F4	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x20F6	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x20F8	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2803 :: 		e_col = (_width - 1) - y1;
0x20FC	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x20FE	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2804 :: 		s_page = x1;
0x2102	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2805 :: 		e_page = x2;
0x2106	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2806 :: 		}
L_TFT_Set_Address_SSD1963I181:
;__Lib_TFT_Defs.c, 2807 :: 		} else {
0x210A	0xE01C    B	L_TFT_Set_Address_SSD1963I182
L_TFT_Set_Address_SSD1963I179:
;__Lib_TFT_Defs.c, 2808 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x210C	0xF7FEFB7C  BL	_Is_TFT_Rotated_180+0
0x2110	0xB140    CBZ	R0, L_TFT_Set_Address_SSD1963I183
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2809 :: 		s_col = x1;
0x2112	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2810 :: 		e_col = x2;
0x2116	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2811 :: 		s_page = y1;
0x211A	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2812 :: 		e_page = y2;
0x211E	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2813 :: 		} else {
0x2122	0xE010    B	L_TFT_Set_Address_SSD1963I184
L_TFT_Set_Address_SSD1963I183:
;__Lib_TFT_Defs.c, 2814 :: 		s_col = (_width - 1) - x2;
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2124	0xF1A80501  SUB	R5, R8, #1
0x2128	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x212A	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x212C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2815 :: 		e_col = (_width - 1) - x1;
0x2130	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x2132	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2816 :: 		s_page = (_height - 1) - y2;
0x2136	0x1E7D    SUBS	R5, R7, #1
0x2138	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x213A	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x213C	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2817 :: 		e_page = (_height - 1) - y1;
0x2140	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x2142	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2818 :: 		}
L_TFT_Set_Address_SSD1963I184:
;__Lib_TFT_Defs.c, 2819 :: 		}
L_TFT_Set_Address_SSD1963I182:
;__Lib_TFT_Defs.c, 2820 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x2146	0x202A    MOVS	R0, #42
0x2148	0x4C22    LDR	R4, [PC, #136]
0x214A	0x6824    LDR	R4, [R4, #0]
0x214C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2821 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x214E	0xF8BD4004  LDRH	R4, [SP, #4]
0x2152	0x0A24    LSRS	R4, R4, #8
0x2154	0xB2E0    UXTB	R0, R4
0x2156	0x4C20    LDR	R4, [PC, #128]
0x2158	0x6824    LDR	R4, [R4, #0]
0x215A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2822 :: 		TFT_Write_Command_Ptr(s_col);
0x215C	0xF8BD0004  LDRH	R0, [SP, #4]
0x2160	0x4C1D    LDR	R4, [PC, #116]
0x2162	0x6824    LDR	R4, [R4, #0]
0x2164	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2823 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x2166	0xF8BD4006  LDRH	R4, [SP, #6]
0x216A	0x0A24    LSRS	R4, R4, #8
0x216C	0xB2E0    UXTB	R0, R4
0x216E	0x4C1A    LDR	R4, [PC, #104]
0x2170	0x6824    LDR	R4, [R4, #0]
0x2172	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2824 :: 		TFT_Write_Command_Ptr(e_col);
0x2174	0xF8BD0006  LDRH	R0, [SP, #6]
0x2178	0x4C17    LDR	R4, [PC, #92]
0x217A	0x6824    LDR	R4, [R4, #0]
0x217C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2826 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x217E	0x202B    MOVS	R0, #43
0x2180	0x4C14    LDR	R4, [PC, #80]
0x2182	0x6824    LDR	R4, [R4, #0]
0x2184	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2827 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x2186	0xF8BD4008  LDRH	R4, [SP, #8]
0x218A	0x0A24    LSRS	R4, R4, #8
0x218C	0xB2E0    UXTB	R0, R4
0x218E	0x4C12    LDR	R4, [PC, #72]
0x2190	0x6824    LDR	R4, [R4, #0]
0x2192	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2828 :: 		TFT_Write_Command_Ptr(s_page);
0x2194	0xF8BD0008  LDRH	R0, [SP, #8]
0x2198	0x4C0F    LDR	R4, [PC, #60]
0x219A	0x6824    LDR	R4, [R4, #0]
0x219C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2829 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x219E	0xF8BD400A  LDRH	R4, [SP, #10]
0x21A2	0x0A24    LSRS	R4, R4, #8
0x21A4	0xB2E0    UXTB	R0, R4
0x21A6	0x4C0C    LDR	R4, [PC, #48]
0x21A8	0x6824    LDR	R4, [R4, #0]
0x21AA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2830 :: 		TFT_Write_Command_Ptr(e_page);
0x21AC	0xF8BD000A  LDRH	R0, [SP, #10]
0x21B0	0x4C09    LDR	R4, [PC, #36]
0x21B2	0x6824    LDR	R4, [R4, #0]
0x21B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2831 :: 		TFT_Set_Index_Ptr(0x2C);
0x21B6	0x202C    MOVS	R0, #44
0x21B8	0x4C06    LDR	R4, [PC, #24]
0x21BA	0x6824    LDR	R4, [R4, #0]
0x21BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2832 :: 		}
L_end_TFT_Set_Address_SSD1963I:
0x21BE	0xF8DDE000  LDR	LR, [SP, #0]
0x21C2	0xB003    ADD	SP, SP, #12
0x21C4	0x4770    BX	LR
0x21C6	0xBF00    NOP
0x21C8	0x006E2000  	_TFT_DISP_WIDTH+0
0x21CC	0x00782000  	_TFT_DISP_HEIGHT+0
0x21D0	0x00072000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x21D4	0x00982000  	_TFT_Set_Index_Ptr+0
0x21D8	0x009C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963I
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x2450	0xB083    SUB	SP, SP, #12
0x2452	0xF8CDE000  STR	LR, [SP, #0]
0x2456	0xF8AD0004  STRH	R0, [SP, #4]
0x245A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x245E	0x2002    MOVS	R0, #2
0x2460	0x4C17    LDR	R4, [PC, #92]
0x2462	0x6824    LDR	R4, [R4, #0]
0x2464	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x2466	0xF8BD2004  LDRH	R2, [SP, #4]
0x246A	0x0A14    LSRS	R4, R2, #8
0x246C	0xB2E0    UXTB	R0, R4
0x246E	0x4C15    LDR	R4, [PC, #84]
0x2470	0x6824    LDR	R4, [R4, #0]
0x2472	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x2474	0x2003    MOVS	R0, #3
0x2476	0x4C12    LDR	R4, [PC, #72]
0x2478	0x6824    LDR	R4, [R4, #0]
0x247A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x247C	0xF8BD0004  LDRH	R0, [SP, #4]
0x2480	0x4C10    LDR	R4, [PC, #64]
0x2482	0x6824    LDR	R4, [R4, #0]
0x2484	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x2486	0x2006    MOVS	R0, #6
0x2488	0x4C0D    LDR	R4, [PC, #52]
0x248A	0x6824    LDR	R4, [R4, #0]
0x248C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x248E	0xF8BD2008  LDRH	R2, [SP, #8]
0x2492	0x0A14    LSRS	R4, R2, #8
0x2494	0xB2E0    UXTB	R0, R4
0x2496	0x4C0B    LDR	R4, [PC, #44]
0x2498	0x6824    LDR	R4, [R4, #0]
0x249A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x249C	0x2007    MOVS	R0, #7
0x249E	0x4C08    LDR	R4, [PC, #32]
0x24A0	0x6824    LDR	R4, [R4, #0]
0x24A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x24A4	0xF8BD0008  LDRH	R0, [SP, #8]
0x24A8	0x4C06    LDR	R4, [PC, #24]
0x24AA	0x6824    LDR	R4, [R4, #0]
0x24AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x24AE	0x2022    MOVS	R0, #34
0x24B0	0x4C03    LDR	R4, [PC, #12]
0x24B2	0x6824    LDR	R4, [R4, #0]
0x24B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x24B6	0xF8DDE000  LDR	LR, [SP, #0]
0x24BA	0xB003    ADD	SP, SP, #12
0x24BC	0x4770    BX	LR
0x24BE	0xBF00    NOP
0x24C0	0x00982000  	_TFT_Set_Index_Ptr+0
0x24C4	0x009C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x23E8	0xB083    SUB	SP, SP, #12
0x23EA	0xF8CDE000  STR	LR, [SP, #0]
0x23EE	0xF8AD0004  STRH	R0, [SP, #4]
0x23F2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x23F6	0x202A    MOVS	R0, #42
0x23F8	0x4C13    LDR	R4, [PC, #76]
0x23FA	0x6824    LDR	R4, [R4, #0]
0x23FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x23FE	0xF8BD2004  LDRH	R2, [SP, #4]
0x2402	0x0A14    LSRS	R4, R2, #8
0x2404	0xB2E0    UXTB	R0, R4
0x2406	0x4C11    LDR	R4, [PC, #68]
0x2408	0x6824    LDR	R4, [R4, #0]
0x240A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x240C	0xF8BD0004  LDRH	R0, [SP, #4]
0x2410	0x4C0E    LDR	R4, [PC, #56]
0x2412	0x6824    LDR	R4, [R4, #0]
0x2414	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x2416	0x202B    MOVS	R0, #43
0x2418	0x4C0B    LDR	R4, [PC, #44]
0x241A	0x6824    LDR	R4, [R4, #0]
0x241C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x241E	0xF8BD2008  LDRH	R2, [SP, #8]
0x2422	0x0A14    LSRS	R4, R2, #8
0x2424	0xB2E0    UXTB	R0, R4
0x2426	0x4C09    LDR	R4, [PC, #36]
0x2428	0x6824    LDR	R4, [R4, #0]
0x242A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x242C	0xF8BD0008  LDRH	R0, [SP, #8]
0x2430	0x4C06    LDR	R4, [PC, #24]
0x2432	0x6824    LDR	R4, [R4, #0]
0x2434	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x2436	0x202C    MOVS	R0, #44
0x2438	0x4C03    LDR	R4, [PC, #12]
0x243A	0x6824    LDR	R4, [R4, #0]
0x243C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x243E	0xF8DDE000  LDR	LR, [SP, #0]
0x2442	0xB003    ADD	SP, SP, #12
0x2444	0x4770    BX	LR
0x2446	0xBF00    NOP
0x2448	0x00982000  	_TFT_Set_Index_Ptr+0
0x244C	0x009C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x2244	0xB083    SUB	SP, SP, #12
0x2246	0xF8CDE000  STR	LR, [SP, #0]
0x224A	0xF8AD0004  STRH	R0, [SP, #4]
0x224E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x2252	0x4A2E    LDR	R2, [PC, #184]
0x2254	0x7812    LDRB	R2, [R2, #0]
0x2256	0x2A5A    CMP	R2, #90
0x2258	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x225A	0x2002    MOVS	R0, #2
0x225C	0x4C2C    LDR	R4, [PC, #176]
0x225E	0x6824    LDR	R4, [R4, #0]
0x2260	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x2262	0xF8BD2004  LDRH	R2, [SP, #4]
0x2266	0x0A14    LSRS	R4, R2, #8
0x2268	0xB2E0    UXTB	R0, R4
0x226A	0x4C2A    LDR	R4, [PC, #168]
0x226C	0x6824    LDR	R4, [R4, #0]
0x226E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x2270	0x2003    MOVS	R0, #3
0x2272	0x4C27    LDR	R4, [PC, #156]
0x2274	0x6824    LDR	R4, [R4, #0]
0x2276	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x2278	0xF8BD0004  LDRH	R0, [SP, #4]
0x227C	0x4C25    LDR	R4, [PC, #148]
0x227E	0x6824    LDR	R4, [R4, #0]
0x2280	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x2282	0x2006    MOVS	R0, #6
0x2284	0x4C22    LDR	R4, [PC, #136]
0x2286	0x6824    LDR	R4, [R4, #0]
0x2288	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x228A	0xF8BD2008  LDRH	R2, [SP, #8]
0x228E	0x0A14    LSRS	R4, R2, #8
0x2290	0xB2E0    UXTB	R0, R4
0x2292	0x4C20    LDR	R4, [PC, #128]
0x2294	0x6824    LDR	R4, [R4, #0]
0x2296	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x2298	0x2007    MOVS	R0, #7
0x229A	0x4C1D    LDR	R4, [PC, #116]
0x229C	0x6824    LDR	R4, [R4, #0]
0x229E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x22A0	0xF8BD0008  LDRH	R0, [SP, #8]
0x22A4	0x4C1B    LDR	R4, [PC, #108]
0x22A6	0x6824    LDR	R4, [R4, #0]
0x22A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x22AA	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x22AC	0x2002    MOVS	R0, #2
0x22AE	0x4C18    LDR	R4, [PC, #96]
0x22B0	0x6824    LDR	R4, [R4, #0]
0x22B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x22B4	0xF8BD2008  LDRH	R2, [SP, #8]
0x22B8	0x0A14    LSRS	R4, R2, #8
0x22BA	0xB2E0    UXTB	R0, R4
0x22BC	0x4C15    LDR	R4, [PC, #84]
0x22BE	0x6824    LDR	R4, [R4, #0]
0x22C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x22C2	0x2003    MOVS	R0, #3
0x22C4	0x4C12    LDR	R4, [PC, #72]
0x22C6	0x6824    LDR	R4, [R4, #0]
0x22C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x22CA	0xF8BD0008  LDRH	R0, [SP, #8]
0x22CE	0x4C11    LDR	R4, [PC, #68]
0x22D0	0x6824    LDR	R4, [R4, #0]
0x22D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x22D4	0x2006    MOVS	R0, #6
0x22D6	0x4C0E    LDR	R4, [PC, #56]
0x22D8	0x6824    LDR	R4, [R4, #0]
0x22DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x22DC	0xF8BD2004  LDRH	R2, [SP, #4]
0x22E0	0x0A14    LSRS	R4, R2, #8
0x22E2	0xB2E0    UXTB	R0, R4
0x22E4	0x4C0B    LDR	R4, [PC, #44]
0x22E6	0x6824    LDR	R4, [R4, #0]
0x22E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x22EA	0x2007    MOVS	R0, #7
0x22EC	0x4C08    LDR	R4, [PC, #32]
0x22EE	0x6824    LDR	R4, [R4, #0]
0x22F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x22F2	0xF8BD0004  LDRH	R0, [SP, #4]
0x22F6	0x4C07    LDR	R4, [PC, #28]
0x22F8	0x6824    LDR	R4, [R4, #0]
0x22FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x22FC	0x2022    MOVS	R0, #34
0x22FE	0x4C04    LDR	R4, [PC, #16]
0x2300	0x6824    LDR	R4, [R4, #0]
0x2302	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x2304	0xF8DDE000  LDR	LR, [SP, #0]
0x2308	0xB003    ADD	SP, SP, #12
0x230A	0x4770    BX	LR
0x230C	0x00072000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2310	0x00982000  	_TFT_Set_Index_Ptr+0
0x2314	0x009C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x21DC	0xB083    SUB	SP, SP, #12
0x21DE	0xF8CDE000  STR	LR, [SP, #0]
0x21E2	0xF8AD0004  STRH	R0, [SP, #4]
0x21E6	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x21EA	0x202A    MOVS	R0, #42
0x21EC	0x4C13    LDR	R4, [PC, #76]
0x21EE	0x6824    LDR	R4, [R4, #0]
0x21F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x21F2	0xF8BD2004  LDRH	R2, [SP, #4]
0x21F6	0x0A14    LSRS	R4, R2, #8
0x21F8	0xB2E0    UXTB	R0, R4
0x21FA	0x4C11    LDR	R4, [PC, #68]
0x21FC	0x6824    LDR	R4, [R4, #0]
0x21FE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x2200	0xF8BD0004  LDRH	R0, [SP, #4]
0x2204	0x4C0E    LDR	R4, [PC, #56]
0x2206	0x6824    LDR	R4, [R4, #0]
0x2208	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x220A	0x202B    MOVS	R0, #43
0x220C	0x4C0B    LDR	R4, [PC, #44]
0x220E	0x6824    LDR	R4, [R4, #0]
0x2210	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x2212	0xF8BD2008  LDRH	R2, [SP, #8]
0x2216	0x0A14    LSRS	R4, R2, #8
0x2218	0xB2E0    UXTB	R0, R4
0x221A	0x4C09    LDR	R4, [PC, #36]
0x221C	0x6824    LDR	R4, [R4, #0]
0x221E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x2220	0xF8BD0008  LDRH	R0, [SP, #8]
0x2224	0x4C06    LDR	R4, [PC, #24]
0x2226	0x6824    LDR	R4, [R4, #0]
0x2228	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x222A	0x202C    MOVS	R0, #44
0x222C	0x4C03    LDR	R4, [PC, #12]
0x222E	0x6824    LDR	R4, [R4, #0]
0x2230	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x2232	0xF8DDE000  LDR	LR, [SP, #0]
0x2236	0xB003    ADD	SP, SP, #12
0x2238	0x4770    BX	LR
0x223A	0xBF00    NOP
0x223C	0x00982000  	_TFT_Set_Index_Ptr+0
0x2240	0x009C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x2380	0xB083    SUB	SP, SP, #12
0x2382	0xF8CDE000  STR	LR, [SP, #0]
0x2386	0xF8AD0004  STRH	R0, [SP, #4]
0x238A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x238E	0x202A    MOVS	R0, #42
0x2390	0x4C13    LDR	R4, [PC, #76]
0x2392	0x6824    LDR	R4, [R4, #0]
0x2394	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x2396	0xF8BD2004  LDRH	R2, [SP, #4]
0x239A	0x0A14    LSRS	R4, R2, #8
0x239C	0xB2E0    UXTB	R0, R4
0x239E	0x4C11    LDR	R4, [PC, #68]
0x23A0	0x6824    LDR	R4, [R4, #0]
0x23A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x23A4	0xF8BD0004  LDRH	R0, [SP, #4]
0x23A8	0x4C0E    LDR	R4, [PC, #56]
0x23AA	0x6824    LDR	R4, [R4, #0]
0x23AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x23AE	0x202B    MOVS	R0, #43
0x23B0	0x4C0B    LDR	R4, [PC, #44]
0x23B2	0x6824    LDR	R4, [R4, #0]
0x23B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x23B6	0xF8BD2008  LDRH	R2, [SP, #8]
0x23BA	0x0A14    LSRS	R4, R2, #8
0x23BC	0xB2E0    UXTB	R0, R4
0x23BE	0x4C09    LDR	R4, [PC, #36]
0x23C0	0x6824    LDR	R4, [R4, #0]
0x23C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x23C4	0xF8BD0008  LDRH	R0, [SP, #8]
0x23C8	0x4C06    LDR	R4, [PC, #24]
0x23CA	0x6824    LDR	R4, [R4, #0]
0x23CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x23CE	0x202C    MOVS	R0, #44
0x23D0	0x4C03    LDR	R4, [PC, #12]
0x23D2	0x6824    LDR	R4, [R4, #0]
0x23D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x23D6	0xF8DDE000  LDR	LR, [SP, #0]
0x23DA	0xB003    ADD	SP, SP, #12
0x23DC	0x4770    BX	LR
0x23DE	0xBF00    NOP
0x23E0	0x00982000  	_TFT_Set_Index_Ptr+0
0x23E4	0x009C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x2318	0xB083    SUB	SP, SP, #12
0x231A	0xF8CDE000  STR	LR, [SP, #0]
0x231E	0xF8AD0004  STRH	R0, [SP, #4]
0x2322	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x2326	0x202A    MOVS	R0, #42
0x2328	0x4C13    LDR	R4, [PC, #76]
0x232A	0x6824    LDR	R4, [R4, #0]
0x232C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x232E	0xF8BD2004  LDRH	R2, [SP, #4]
0x2332	0x0A14    LSRS	R4, R2, #8
0x2334	0xB2E0    UXTB	R0, R4
0x2336	0x4C11    LDR	R4, [PC, #68]
0x2338	0x6824    LDR	R4, [R4, #0]
0x233A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x233C	0xF8BD0004  LDRH	R0, [SP, #4]
0x2340	0x4C0E    LDR	R4, [PC, #56]
0x2342	0x6824    LDR	R4, [R4, #0]
0x2344	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x2346	0x202B    MOVS	R0, #43
0x2348	0x4C0B    LDR	R4, [PC, #44]
0x234A	0x6824    LDR	R4, [R4, #0]
0x234C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x234E	0xF8BD2008  LDRH	R2, [SP, #8]
0x2352	0x0A14    LSRS	R4, R2, #8
0x2354	0xB2E0    UXTB	R0, R4
0x2356	0x4C09    LDR	R4, [PC, #36]
0x2358	0x6824    LDR	R4, [R4, #0]
0x235A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x235C	0xF8BD0008  LDRH	R0, [SP, #8]
0x2360	0x4C06    LDR	R4, [PC, #24]
0x2362	0x6824    LDR	R4, [R4, #0]
0x2364	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x2366	0x202C    MOVS	R0, #44
0x2368	0x4C03    LDR	R4, [PC, #12]
0x236A	0x6824    LDR	R4, [R4, #0]
0x236C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x236E	0xF8DDE000  LDR	LR, [SP, #0]
0x2372	0xB003    ADD	SP, SP, #12
0x2374	0x4770    BX	LR
0x2376	0xBF00    NOP
0x2378	0x00982000  	_TFT_Set_Index_Ptr+0
0x237C	0x009C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x19C0	0xB083    SUB	SP, SP, #12
0x19C2	0xF8CDE000  STR	LR, [SP, #0]
0x19C6	0xF8AD0004  STRH	R0, [SP, #4]
0x19CA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x19CE	0x202A    MOVS	R0, #42
0x19D0	0x4C13    LDR	R4, [PC, #76]
0x19D2	0x6824    LDR	R4, [R4, #0]
0x19D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x19D6	0xF8BD2004  LDRH	R2, [SP, #4]
0x19DA	0x0A14    LSRS	R4, R2, #8
0x19DC	0xB2E0    UXTB	R0, R4
0x19DE	0x4C11    LDR	R4, [PC, #68]
0x19E0	0x6824    LDR	R4, [R4, #0]
0x19E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x19E4	0xF8BD0004  LDRH	R0, [SP, #4]
0x19E8	0x4C0E    LDR	R4, [PC, #56]
0x19EA	0x6824    LDR	R4, [R4, #0]
0x19EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x19EE	0x202B    MOVS	R0, #43
0x19F0	0x4C0B    LDR	R4, [PC, #44]
0x19F2	0x6824    LDR	R4, [R4, #0]
0x19F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x19F6	0xF8BD2008  LDRH	R2, [SP, #8]
0x19FA	0x0A14    LSRS	R4, R2, #8
0x19FC	0xB2E0    UXTB	R0, R4
0x19FE	0x4C09    LDR	R4, [PC, #36]
0x1A00	0x6824    LDR	R4, [R4, #0]
0x1A02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x1A04	0xF8BD0008  LDRH	R0, [SP, #8]
0x1A08	0x4C06    LDR	R4, [PC, #24]
0x1A0A	0x6824    LDR	R4, [R4, #0]
0x1A0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x1A0E	0x202C    MOVS	R0, #44
0x1A10	0x4C03    LDR	R4, [PC, #12]
0x1A12	0x6824    LDR	R4, [R4, #0]
0x1A14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x1A16	0xF8DDE000  LDR	LR, [SP, #0]
0x1A1A	0xB003    ADD	SP, SP, #12
0x1A1C	0x4770    BX	LR
0x1A1E	0xBF00    NOP
0x1A20	0x00982000  	_TFT_Set_Index_Ptr+0
0x1A24	0x009C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x1A54	0xB082    SUB	SP, SP, #8
0x1A56	0xF8CDE000  STR	LR, [SP, #0]
0x1A5A	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x1A5E	0x2201    MOVS	R2, #1
0x1A60	0xB252    SXTB	R2, R2
0x1A62	0x4911    LDR	R1, [PC, #68]
0x1A64	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x1A66	0xA901    ADD	R1, SP, #4
0x1A68	0x1C49    ADDS	R1, R1, #1
0x1A6A	0x7809    LDRB	R1, [R1, #0]
0x1A6C	0xB2C8    UXTB	R0, R1
0x1A6E	0xF7FEFB8F  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x1A72	0x2200    MOVS	R2, #0
0x1A74	0xB252    SXTB	R2, R2
0x1A76	0x490D    LDR	R1, [PC, #52]
0x1A78	0x600A    STR	R2, [R1, #0]
0x1A7A	0xBF00    NOP
0x1A7C	0x2201    MOVS	R2, #1
0x1A7E	0xB252    SXTB	R2, R2
0x1A80	0x490A    LDR	R1, [PC, #40]
0x1A82	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x1A84	0xA901    ADD	R1, SP, #4
0x1A86	0x7809    LDRB	R1, [R1, #0]
0x1A88	0xB2C8    UXTB	R0, R1
0x1A8A	0xF7FEFB81  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x1A8E	0x2200    MOVS	R2, #0
0x1A90	0xB252    SXTB	R2, R2
0x1A92	0x4906    LDR	R1, [PC, #24]
0x1A94	0x600A    STR	R2, [R1, #0]
0x1A96	0xBF00    NOP
0x1A98	0x2201    MOVS	R2, #1
0x1A9A	0xB252    SXTB	R2, R2
0x1A9C	0x4903    LDR	R1, [PC, #12]
0x1A9E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x1AA0	0xF8DDE000  LDR	LR, [SP, #0]
0x1AA4	0xB002    ADD	SP, SP, #8
0x1AA6	0x4770    BX	LR
0x1AA8	0x01B04223  	TFT_RS+0
0x1AAC	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x1A28	0x2201    MOVS	R2, #1
0x1A2A	0xB252    SXTB	R2, R2
0x1A2C	0x4906    LDR	R1, [PC, #24]
0x1A2E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x1A30	0x4906    LDR	R1, [PC, #24]
0x1A32	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x1A34	0x2200    MOVS	R2, #0
0x1A36	0xB252    SXTB	R2, R2
0x1A38	0x4905    LDR	R1, [PC, #20]
0x1A3A	0x600A    STR	R2, [R1, #0]
0x1A3C	0xBF00    NOP
0x1A3E	0x2201    MOVS	R2, #1
0x1A40	0xB252    SXTB	R2, R2
0x1A42	0x4903    LDR	R1, [PC, #12]
0x1A44	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x1A46	0x4770    BX	LR
0x1A48	0x01B04223  	TFT_RS+0
0x1A4C	0x180C4001  	TFT_DataPort+0
0x1A50	0x01AC4223  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3789 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x1AB0	0xB081    SUB	SP, SP, #4
0x1AB2	0xF8CDE000  STR	LR, [SP, #0]
0x1AB6	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3791 :: 		temp = (color>>11);
0x1AB8	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x1ABA	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3792 :: 		temp = (temp<<3);
0x1ABC	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x1ABE	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x1AC0	0x09E1    LSRS	R1, R4, #7
0x1AC2	0xB2C9    UXTB	R1, R1
0x1AC4	0x2901    CMP	R1, #1
0x1AC6	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data285
;__Lib_TFT_Defs.c, 3794 :: 		temp += 7;
0x1AC8	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x1ACA	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3795 :: 		}
0x1ACC	0xE000    B	L_TFT_SSD1963_8bit_Write_Data255
L__TFT_SSD1963_8bit_Write_Data285:
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x1ACE	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3795 :: 		}
L_TFT_SSD1963_8bit_Write_Data255:
;__Lib_TFT_Defs.c, 3796 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1AD0	0xF7FEFC4C  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3797 :: 		temp = (color>>5);
0x1AD4	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x1AD6	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3798 :: 		temp = (temp<<2);
0x1AD8	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x1ADA	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x1ADC	0x09E1    LSRS	R1, R4, #7
0x1ADE	0xB2C9    UXTB	R1, R1
0x1AE0	0x2901    CMP	R1, #1
0x1AE2	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data286
;__Lib_TFT_Defs.c, 3800 :: 		temp += 3;
0x1AE4	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x1AE6	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3801 :: 		}
0x1AE8	0xE000    B	L_TFT_SSD1963_8bit_Write_Data256
L__TFT_SSD1963_8bit_Write_Data286:
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x1AEA	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3801 :: 		}
L_TFT_SSD1963_8bit_Write_Data256:
;__Lib_TFT_Defs.c, 3802 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1AEC	0xF7FEFC3E  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3803 :: 		temp = (color<<3);
0x1AF0	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x1AF2	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x1AF4	0x09D9    LSRS	R1, R3, #7
0x1AF6	0xB2C9    UXTB	R1, R1
0x1AF8	0x2901    CMP	R1, #1
0x1AFA	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data287
;__Lib_TFT_Defs.c, 3805 :: 		temp += 7;
0x1AFC	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x1AFE	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3806 :: 		}
0x1B00	0xE000    B	L_TFT_SSD1963_8bit_Write_Data257
L__TFT_SSD1963_8bit_Write_Data287:
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x1B02	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3806 :: 		}
L_TFT_SSD1963_8bit_Write_Data257:
;__Lib_TFT_Defs.c, 3807 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1B04	0xF7FEFC32  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3808 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x1B08	0xF8DDE000  LDR	LR, [SP, #0]
0x1B0C	0xB001    ADD	SP, SP, #4
0x1B0E	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 140 :: 		
0x18B0	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 141 :: 		
0x18B2	0x4802    LDR	R0, [PC, #8]
0x18B4	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 142 :: 		
L_end_Is_SSD1963_Set:
0x18B6	0xB001    ADD	SP, SP, #4
0x18B8	0x4770    BX	LR
0x18BA	0xBF00    NOP
0x18BC	0x00012000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
tft_test2_driver_InitializeObjects:
;tft_test2_driver.c, 99 :: 		static void InitializeObjects() {
;tft_test2_driver.c, 100 :: 		Screen1.Color                     = 0x5AEB;
0x291C	0xF64521EB  MOVW	R1, #23275
0x2920	0x4826    LDR	R0, [PC, #152]
0x2922	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 101 :: 		Screen1.Width                     = 320;
0x2924	0xF2401140  MOVW	R1, #320
0x2928	0x4825    LDR	R0, [PC, #148]
0x292A	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 102 :: 		Screen1.Height                    = 240;
0x292C	0x21F0    MOVS	R1, #240
0x292E	0x4825    LDR	R0, [PC, #148]
0x2930	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 103 :: 		Screen1.BoxesCount                = 1;
0x2932	0x2101    MOVS	R1, #1
0x2934	0x4824    LDR	R0, [PC, #144]
0x2936	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 104 :: 		Screen1.Boxes                     = Screen1_Boxes;
0x2938	0x4924    LDR	R1, [PC, #144]
0x293A	0x4825    LDR	R0, [PC, #148]
0x293C	0x6001    STR	R1, [R0, #0]
;tft_test2_driver.c, 105 :: 		Screen1.ObjectsCount              = 1;
0x293E	0x2101    MOVS	R1, #1
0x2940	0x4824    LDR	R0, [PC, #144]
0x2942	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 108 :: 		Box1.OwnerScreen     = &Screen1;
0x2944	0x491D    LDR	R1, [PC, #116]
0x2946	0x4824    LDR	R0, [PC, #144]
0x2948	0x6001    STR	R1, [R0, #0]
;tft_test2_driver.c, 109 :: 		Box1.Order           = 0;
0x294A	0x2100    MOVS	R1, #0
0x294C	0x4823    LDR	R0, [PC, #140]
0x294E	0x7001    STRB	R1, [R0, #0]
;tft_test2_driver.c, 110 :: 		Box1.Left            = 140;
0x2950	0x218C    MOVS	R1, #140
0x2952	0x4823    LDR	R0, [PC, #140]
0x2954	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 111 :: 		Box1.Top             = 59;
0x2956	0x213B    MOVS	R1, #59
0x2958	0x4822    LDR	R0, [PC, #136]
0x295A	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 112 :: 		Box1.Width           = 83;
0x295C	0x2153    MOVS	R1, #83
0x295E	0x4822    LDR	R0, [PC, #136]
0x2960	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 113 :: 		Box1.Height          = 59;
0x2962	0x213B    MOVS	R1, #59
0x2964	0x4821    LDR	R0, [PC, #132]
0x2966	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 114 :: 		Box1.Pen_Width       = 1;
0x2968	0x2101    MOVS	R1, #1
0x296A	0x4821    LDR	R0, [PC, #132]
0x296C	0x7001    STRB	R1, [R0, #0]
;tft_test2_driver.c, 115 :: 		Box1.Pen_Color       = 0x0000;
0x296E	0x2100    MOVS	R1, #0
0x2970	0x4820    LDR	R0, [PC, #128]
0x2972	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 116 :: 		Box1.Visible         = 1;
0x2974	0x2101    MOVS	R1, #1
0x2976	0x4820    LDR	R0, [PC, #128]
0x2978	0x7001    STRB	R1, [R0, #0]
;tft_test2_driver.c, 117 :: 		Box1.Active          = 1;
0x297A	0x2101    MOVS	R1, #1
0x297C	0x481F    LDR	R0, [PC, #124]
0x297E	0x7001    STRB	R1, [R0, #0]
;tft_test2_driver.c, 118 :: 		Box1.Transparent     = 1;
0x2980	0x2101    MOVS	R1, #1
0x2982	0x481F    LDR	R0, [PC, #124]
0x2984	0x7001    STRB	R1, [R0, #0]
;tft_test2_driver.c, 119 :: 		Box1.Gradient        = 1;
0x2986	0x2101    MOVS	R1, #1
0x2988	0x481E    LDR	R0, [PC, #120]
0x298A	0x7001    STRB	R1, [R0, #0]
;tft_test2_driver.c, 120 :: 		Box1.Gradient_Orientation = 0;
0x298C	0x2100    MOVS	R1, #0
0x298E	0x481E    LDR	R0, [PC, #120]
0x2990	0x7001    STRB	R1, [R0, #0]
;tft_test2_driver.c, 121 :: 		Box1.Gradient_Start_Color = 0xFFFF;
0x2992	0xF64F71FF  MOVW	R1, #65535
0x2996	0x481D    LDR	R0, [PC, #116]
0x2998	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 122 :: 		Box1.Gradient_End_Color = 0xC618;
0x299A	0xF24C6118  MOVW	R1, #50712
0x299E	0x481C    LDR	R0, [PC, #112]
0x29A0	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 123 :: 		Box1.Color           = 0xC618;
0x29A2	0xF24C6118  MOVW	R1, #50712
0x29A6	0x481B    LDR	R0, [PC, #108]
0x29A8	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 124 :: 		Box1.PressColEnabled = 1;
0x29AA	0x2101    MOVS	R1, #1
0x29AC	0x481A    LDR	R0, [PC, #104]
0x29AE	0x7001    STRB	R1, [R0, #0]
;tft_test2_driver.c, 125 :: 		Box1.Press_Color     = 0xE71C;
0x29B0	0xF24E711C  MOVW	R1, #59164
0x29B4	0x4819    LDR	R0, [PC, #100]
0x29B6	0x8001    STRH	R1, [R0, #0]
;tft_test2_driver.c, 126 :: 		}
L_end_InitializeObjects:
0x29B8	0x4770    BX	LR
0x29BA	0xBF00    NOP
0x29BC	0x00582000  	_Screen1+0
0x29C0	0x005A2000  	_Screen1+2
0x29C4	0x005C2000  	_Screen1+4
0x29C8	0x00602000  	_Screen1+8
0x29CC	0x07BC0000  	_Screen1_Boxes+0
0x29D0	0x00642000  	_Screen1+12
0x29D4	0x005E2000  	_Screen1+6
0x29D8	0x000C2000  	_Box1+0
0x29DC	0x00102000  	_Box1+4
0x29E0	0x00122000  	_Box1+6
0x29E4	0x00142000  	_Box1+8
0x29E8	0x00162000  	_Box1+10
0x29EC	0x00182000  	_Box1+12
0x29F0	0x001A2000  	_Box1+14
0x29F4	0x001C2000  	_Box1+16
0x29F8	0x001E2000  	_Box1+18
0x29FC	0x001F2000  	_Box1+19
0x2A00	0x00202000  	_Box1+20
0x2A04	0x00212000  	_Box1+21
0x2A08	0x00222000  	_Box1+22
0x2A0C	0x00242000  	_Box1+24
0x2A10	0x00262000  	_Box1+26
0x2A14	0x00282000  	_Box1+28
0x2A18	0x002A2000  	_Box1+30
0x2A1C	0x002C2000  	_Box1+32
; end of tft_test2_driver_InitializeObjects
_DrawScreen:
;tft_test2_driver.c, 154 :: 		void DrawScreen(TScreen *aScreen) {
; aScreen start address is: 0 (R0)
0x2A20	0xB084    SUB	SP, SP, #16
0x2A22	0xF8CDE000  STR	LR, [SP, #0]
; aScreen end address is: 0 (R0)
; aScreen start address is: 0 (R0)
;tft_test2_driver.c, 160 :: 		object_pressed = 0;
0x2A26	0x2200    MOVS	R2, #0
0x2A28	0x4947    LDR	R1, [PC, #284]
0x2A2A	0x700A    STRB	R2, [R1, #0]
;tft_test2_driver.c, 161 :: 		order = 0;
0x2A2C	0x2100    MOVS	R1, #0
0x2A2E	0xF8AD1004  STRH	R1, [SP, #4]
;tft_test2_driver.c, 162 :: 		box_idx = 0;
0x2A32	0x2100    MOVS	R1, #0
0x2A34	0xF88D1006  STRB	R1, [SP, #6]
;tft_test2_driver.c, 163 :: 		CurrentScreen = aScreen;
0x2A38	0x4944    LDR	R1, [PC, #272]
0x2A3A	0x6008    STR	R0, [R1, #0]
;tft_test2_driver.c, 165 :: 		if ((display_width != CurrentScreen->Width) || (display_height != CurrentScreen->Height)) {
0x2A3C	0x1C81    ADDS	R1, R0, #2
; aScreen end address is: 0 (R0)
0x2A3E	0x880A    LDRH	R2, [R1, #0]
0x2A40	0x4943    LDR	R1, [PC, #268]
0x2A42	0x8809    LDRH	R1, [R1, #0]
0x2A44	0x4291    CMP	R1, R2
0x2A46	0xD108    BNE	L__DrawScreen63
0x2A48	0x4940    LDR	R1, [PC, #256]
0x2A4A	0x6809    LDR	R1, [R1, #0]
0x2A4C	0x1D09    ADDS	R1, R1, #4
0x2A4E	0x880A    LDRH	R2, [R1, #0]
0x2A50	0x4940    LDR	R1, [PC, #256]
0x2A52	0x8809    LDRH	R1, [R1, #0]
0x2A54	0x4291    CMP	R1, R2
0x2A56	0xD100    BNE	L__DrawScreen62
0x2A58	0xE03E    B	L_DrawScreen15
L__DrawScreen63:
L__DrawScreen62:
;tft_test2_driver.c, 166 :: 		save_bled = TFT_BLED;
0x2A5A	0x4A3F    LDR	R2, [PC, #252]
0x2A5C	0x6811    LDR	R1, [R2, #0]
0x2A5E	0xF88D100C  STRB	R1, [SP, #12]
;tft_test2_driver.c, 167 :: 		TFT_BLED           = 0;
0x2A62	0x2100    MOVS	R1, #0
0x2A64	0xB249    SXTB	R1, R1
0x2A66	0x6011    STR	R1, [R2, #0]
;tft_test2_driver.c, 168 :: 		TFT_Init_ILI9341_8bit(CurrentScreen->Width, CurrentScreen->Height);
0x2A68	0x4B38    LDR	R3, [PC, #224]
0x2A6A	0x6819    LDR	R1, [R3, #0]
0x2A6C	0x1D09    ADDS	R1, R1, #4
0x2A6E	0x8809    LDRH	R1, [R1, #0]
0x2A70	0xB28A    UXTH	R2, R1
0x2A72	0x4619    MOV	R1, R3
0x2A74	0x6809    LDR	R1, [R1, #0]
0x2A76	0x1C89    ADDS	R1, R1, #2
0x2A78	0x8809    LDRH	R1, [R1, #0]
0x2A7A	0xB288    UXTH	R0, R1
0x2A7C	0xB291    UXTH	R1, R2
0x2A7E	0xF7FFF9A1  BL	_TFT_Init_ILI9341_8bit+0
;tft_test2_driver.c, 169 :: 		TP_TFT_Init(CurrentScreen->Width, CurrentScreen->Height, 8, 9);                                  // Initialize touch panel
0x2A82	0x4B32    LDR	R3, [PC, #200]
0x2A84	0x6819    LDR	R1, [R3, #0]
0x2A86	0x1D09    ADDS	R1, R1, #4
0x2A88	0x8809    LDRH	R1, [R1, #0]
0x2A8A	0xB28A    UXTH	R2, R1
0x2A8C	0x4619    MOV	R1, R3
0x2A8E	0x6809    LDR	R1, [R1, #0]
0x2A90	0x1C89    ADDS	R1, R1, #2
0x2A92	0x8809    LDRH	R1, [R1, #0]
0x2A94	0x2309    MOVS	R3, #9
0x2A96	0xB288    UXTH	R0, R1
0x2A98	0xB291    UXTH	R1, R2
0x2A9A	0x2208    MOVS	R2, #8
0x2A9C	0xF7FFF91C  BL	_TP_TFT_Init+0
;tft_test2_driver.c, 170 :: 		TP_TFT_Set_ADC_Threshold(ADC_THRESHOLD);                              // Set touch panel ADC threshold
0x2AA0	0xF24050DC  MOVW	R0, #1500
0x2AA4	0xB200    SXTH	R0, R0
0x2AA6	0xF7FFFA9F  BL	_TP_TFT_Set_ADC_Threshold+0
;tft_test2_driver.c, 171 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x2AAA	0x4928    LDR	R1, [PC, #160]
0x2AAC	0x6809    LDR	R1, [R1, #0]
0x2AAE	0x8809    LDRH	R1, [R1, #0]
0x2AB0	0xB288    UXTH	R0, R1
0x2AB2	0xF000F853  BL	_TFT_Fill_Screen+0
;tft_test2_driver.c, 172 :: 		display_width = CurrentScreen->Width;
0x2AB6	0x4B25    LDR	R3, [PC, #148]
0x2AB8	0x6819    LDR	R1, [R3, #0]
0x2ABA	0x1C89    ADDS	R1, R1, #2
0x2ABC	0x880A    LDRH	R2, [R1, #0]
0x2ABE	0x4924    LDR	R1, [PC, #144]
0x2AC0	0x800A    STRH	R2, [R1, #0]
;tft_test2_driver.c, 173 :: 		display_height = CurrentScreen->Height;
0x2AC2	0x4619    MOV	R1, R3
0x2AC4	0x6809    LDR	R1, [R1, #0]
0x2AC6	0x1D09    ADDS	R1, R1, #4
0x2AC8	0x880A    LDRH	R2, [R1, #0]
0x2ACA	0x4922    LDR	R1, [PC, #136]
0x2ACC	0x800A    STRH	R2, [R1, #0]
;tft_test2_driver.c, 174 :: 		TFT_BLED           = save_bled;
0x2ACE	0xF89D200C  LDRB	R2, [SP, #12]
0x2AD2	0x4921    LDR	R1, [PC, #132]
0x2AD4	0x600A    STR	R2, [R1, #0]
;tft_test2_driver.c, 175 :: 		}
0x2AD6	0xE005    B	L_DrawScreen16
L_DrawScreen15:
;tft_test2_driver.c, 177 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x2AD8	0x491C    LDR	R1, [PC, #112]
0x2ADA	0x6809    LDR	R1, [R1, #0]
0x2ADC	0x8809    LDRH	R1, [R1, #0]
0x2ADE	0xB288    UXTH	R0, R1
0x2AE0	0xF000F83C  BL	_TFT_Fill_Screen+0
L_DrawScreen16:
;tft_test2_driver.c, 180 :: 		while (order < CurrentScreen->ObjectsCount) {
L_DrawScreen17:
0x2AE4	0x4919    LDR	R1, [PC, #100]
0x2AE6	0x6809    LDR	R1, [R1, #0]
0x2AE8	0x1D89    ADDS	R1, R1, #6
0x2AEA	0x880A    LDRH	R2, [R1, #0]
0x2AEC	0xF8BD1004  LDRH	R1, [SP, #4]
0x2AF0	0x4291    CMP	R1, R2
0x2AF2	0xD225    BCS	L_DrawScreen18
;tft_test2_driver.c, 181 :: 		if (box_idx < CurrentScreen->BoxesCount) {
0x2AF4	0x4915    LDR	R1, [PC, #84]
0x2AF6	0x6809    LDR	R1, [R1, #0]
0x2AF8	0x3108    ADDS	R1, #8
0x2AFA	0x880A    LDRH	R2, [R1, #0]
0x2AFC	0xF89D1006  LDRB	R1, [SP, #6]
0x2B00	0x4291    CMP	R1, R2
0x2B02	0xD21C    BCS	L_DrawScreen19
;tft_test2_driver.c, 182 :: 		local_box = GetBox(box_idx);
0x2B04	0x4911    LDR	R1, [PC, #68]
0x2B06	0x6809    LDR	R1, [R1, #0]
0x2B08	0x310C    ADDS	R1, #12
0x2B0A	0x680A    LDR	R2, [R1, #0]
0x2B0C	0xF89D1006  LDRB	R1, [SP, #6]
0x2B10	0x0089    LSLS	R1, R1, #2
0x2B12	0x1851    ADDS	R1, R2, R1
0x2B14	0x6809    LDR	R1, [R1, #0]
0x2B16	0x9102    STR	R1, [SP, #8]
;tft_test2_driver.c, 183 :: 		if (order == local_box->Order) {
0x2B18	0x1D09    ADDS	R1, R1, #4
0x2B1A	0x780A    LDRB	R2, [R1, #0]
0x2B1C	0xF8BD1004  LDRH	R1, [SP, #4]
0x2B20	0x4291    CMP	R1, R2
0x2B22	0xD10C    BNE	L_DrawScreen20
;tft_test2_driver.c, 184 :: 		box_idx++;
0x2B24	0xF89D1006  LDRB	R1, [SP, #6]
0x2B28	0x1C49    ADDS	R1, R1, #1
0x2B2A	0xF88D1006  STRB	R1, [SP, #6]
;tft_test2_driver.c, 185 :: 		order++;
0x2B2E	0xF8BD1004  LDRH	R1, [SP, #4]
0x2B32	0x1C49    ADDS	R1, R1, #1
0x2B34	0xF8AD1004  STRH	R1, [SP, #4]
;tft_test2_driver.c, 186 :: 		DrawBox(local_box);
0x2B38	0x9802    LDR	R0, [SP, #8]
0x2B3A	0xF7FEFEC1  BL	_DrawBox+0
;tft_test2_driver.c, 187 :: 		}
L_DrawScreen20:
;tft_test2_driver.c, 188 :: 		}
L_DrawScreen19:
;tft_test2_driver.c, 190 :: 		}
0x2B3E	0xE7D1    B	L_DrawScreen17
L_DrawScreen18:
;tft_test2_driver.c, 191 :: 		}
L_end_DrawScreen:
0x2B40	0xF8DDE000  LDR	LR, [SP, #0]
0x2B44	0xB004    ADD	SP, SP, #16
0x2B46	0x4770    BX	LR
0x2B48	0x00092000  	_object_pressed+0
0x2B4C	0x004C2000  	_CurrentScreen+0
0x2B50	0x00542000  	_display_width+0
0x2B54	0x00562000  	_display_height+0
0x2B58	0x01A44223  	GPIOE_ODR+0
; end of _DrawScreen
_DrawBox:
;tft_test2_driver.c, 140 :: 		void DrawBox(TBox *ABox) {
; ABox start address is: 0 (R0)
0x18C0	0xB082    SUB	SP, SP, #8
0x18C2	0xF8CDE000  STR	LR, [SP, #0]
; ABox end address is: 0 (R0)
; ABox start address is: 0 (R0)
;tft_test2_driver.c, 141 :: 		if (ABox->Visible != 0) {
0x18C6	0xF2000112  ADDW	R1, R0, #18
0x18CA	0x7809    LDRB	R1, [R1, #0]
0x18CC	0x2900    CMP	R1, #0
0x18CE	0xD071    BEQ	L_DrawBox10
;tft_test2_driver.c, 142 :: 		if (object_pressed == 1) {
0x18D0	0x493A    LDR	R1, [PC, #232]
0x18D2	0x7809    LDRB	R1, [R1, #0]
0x18D4	0x2901    CMP	R1, #1
0x18D6	0xD125    BNE	L_DrawBox11
;tft_test2_driver.c, 143 :: 		object_pressed = 0;
0x18D8	0x2200    MOVS	R2, #0
0x18DA	0x4938    LDR	R1, [PC, #224]
0x18DC	0x700A    STRB	R2, [R1, #0]
;tft_test2_driver.c, 144 :: 		TFT_Set_Brush(ABox->Transparent, ABox->Press_Color, ABox->Gradient, ABox->Gradient_Orientation, ABox->Gradient_End_Color, ABox->Gradient_Start_Color);
0x18DE	0xF2000118  ADDW	R1, R0, #24
0x18E2	0x8809    LDRH	R1, [R1, #0]
0x18E4	0xB28E    UXTH	R6, R1
0x18E6	0xF200011A  ADDW	R1, R0, #26
0x18EA	0x8809    LDRH	R1, [R1, #0]
0x18EC	0xB28D    UXTH	R5, R1
0x18EE	0xF2000116  ADDW	R1, R0, #22
0x18F2	0x7809    LDRB	R1, [R1, #0]
0x18F4	0xB2CC    UXTB	R4, R1
0x18F6	0xF2000115  ADDW	R1, R0, #21
0x18FA	0x7809    LDRB	R1, [R1, #0]
0x18FC	0xB2CB    UXTB	R3, R1
0x18FE	0xF2000120  ADDW	R1, R0, #32
0x1902	0x8809    LDRH	R1, [R1, #0]
0x1904	0xB28A    UXTH	R2, R1
0x1906	0xF2000114  ADDW	R1, R0, #20
0x190A	0x7809    LDRB	R1, [R1, #0]
0x190C	0x9001    STR	R0, [SP, #4]
0x190E	0xB2C8    UXTB	R0, R1
0x1910	0xB291    UXTH	R1, R2
0x1912	0xB2DA    UXTB	R2, R3
0x1914	0xB2E3    UXTB	R3, R4
0x1916	0xB440    PUSH	(R6)
0x1918	0xB420    PUSH	(R5)
0x191A	0xF7FFFF7B  BL	_TFT_Set_Brush+0
0x191E	0xB002    ADD	SP, SP, #8
0x1920	0x9801    LDR	R0, [SP, #4]
;tft_test2_driver.c, 145 :: 		}
0x1922	0xE021    B	L_DrawBox12
L_DrawBox11:
;tft_test2_driver.c, 147 :: 		TFT_Set_Brush(ABox->Transparent, ABox->Color, ABox->Gradient, ABox->Gradient_Orientation, ABox->Gradient_Start_Color, ABox->Gradient_End_Color);
0x1924	0xF200011A  ADDW	R1, R0, #26
0x1928	0x8809    LDRH	R1, [R1, #0]
0x192A	0xB28E    UXTH	R6, R1
0x192C	0xF2000118  ADDW	R1, R0, #24
0x1930	0x8809    LDRH	R1, [R1, #0]
0x1932	0xB28D    UXTH	R5, R1
0x1934	0xF2000116  ADDW	R1, R0, #22
0x1938	0x7809    LDRB	R1, [R1, #0]
0x193A	0xB2CC    UXTB	R4, R1
0x193C	0xF2000115  ADDW	R1, R0, #21
0x1940	0x7809    LDRB	R1, [R1, #0]
0x1942	0xB2CB    UXTB	R3, R1
0x1944	0xF200011C  ADDW	R1, R0, #28
0x1948	0x8809    LDRH	R1, [R1, #0]
0x194A	0xB28A    UXTH	R2, R1
0x194C	0xF2000114  ADDW	R1, R0, #20
0x1950	0x7809    LDRB	R1, [R1, #0]
0x1952	0x9001    STR	R0, [SP, #4]
0x1954	0xB2C8    UXTB	R0, R1
0x1956	0xB291    UXTH	R1, R2
0x1958	0xB2DA    UXTB	R2, R3
0x195A	0xB2E3    UXTB	R3, R4
0x195C	0xB440    PUSH	(R6)
0x195E	0xB420    PUSH	(R5)
0x1960	0xF7FFFF58  BL	_TFT_Set_Brush+0
0x1964	0xB002    ADD	SP, SP, #8
0x1966	0x9801    LDR	R0, [SP, #4]
;tft_test2_driver.c, 148 :: 		}
L_DrawBox12:
;tft_test2_driver.c, 149 :: 		TFT_Set_Pen(ABox->Pen_Color, ABox->Pen_Width);
0x1968	0xF200010E  ADDW	R1, R0, #14
0x196C	0x7809    LDRB	R1, [R1, #0]
0x196E	0xB2CA    UXTB	R2, R1
0x1970	0xF2000110  ADDW	R1, R0, #16
0x1974	0x8809    LDRH	R1, [R1, #0]
0x1976	0x9001    STR	R0, [SP, #4]
0x1978	0xB288    UXTH	R0, R1
0x197A	0xB2D1    UXTB	R1, R2
0x197C	0xF7FFFF26  BL	_TFT_Set_Pen+0
0x1980	0x9801    LDR	R0, [SP, #4]
;tft_test2_driver.c, 150 :: 		TFT_Rectangle(ABox->Left, ABox->Top, ABox->Left + ABox->Width - 1, ABox->Top + ABox->Height - 1);
0x1982	0xF2000108  ADDW	R1, R0, #8
0x1986	0x880A    LDRH	R2, [R1, #0]
0x1988	0xF200010C  ADDW	R1, R0, #12
0x198C	0x8809    LDRH	R1, [R1, #0]
0x198E	0x1851    ADDS	R1, R2, R1
0x1990	0xB289    UXTH	R1, R1
0x1992	0x1E4D    SUBS	R5, R1, #1
0x1994	0x1D81    ADDS	R1, R0, #6
0x1996	0x880C    LDRH	R4, [R1, #0]
0x1998	0xF200010A  ADDW	R1, R0, #10
; ABox end address is: 0 (R0)
0x199C	0x8809    LDRH	R1, [R1, #0]
0x199E	0x1861    ADDS	R1, R4, R1
0x19A0	0xB289    UXTH	R1, R1
0x19A2	0x1E4B    SUBS	R3, R1, #1
0x19A4	0xB212    SXTH	R2, R2
0x19A6	0xB221    SXTH	R1, R4
0x19A8	0xB208    SXTH	R0, R1
0x19AA	0xB211    SXTH	R1, R2
0x19AC	0xB21A    SXTH	R2, R3
0x19AE	0xB22B    SXTH	R3, R5
0x19B0	0xF7FFFA54  BL	_TFT_Rectangle+0
;tft_test2_driver.c, 151 :: 		}
L_DrawBox10:
;tft_test2_driver.c, 152 :: 		}
L_end_DrawBox:
0x19B4	0xF8DDE000  LDR	LR, [SP, #0]
0x19B8	0xB002    ADD	SP, SP, #8
0x19BA	0x4770    BX	LR
0x19BC	0x00092000  	_object_pressed+0
; end of _DrawBox
_TFT_Rectangle:
;__Lib_TFT.c, 916 :: 		
0x0E5C	0xB088    SUB	SP, SP, #32
0x0E5E	0xF8CDE000  STR	LR, [SP, #0]
0x0E62	0xF8AD0010  STRH	R0, [SP, #16]
0x0E66	0xF8AD1014  STRH	R1, [SP, #20]
0x0E6A	0xF8AD2018  STRH	R2, [SP, #24]
0x0E6E	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_TFT.c, 922 :: 		
0x0E72	0x4C8C    LDR	R4, [PC, #560]
0x0E74	0x7824    LDRB	R4, [R4, #0]
0x0E76	0x0865    LSRS	R5, R4, #1
0x0E78	0xB2ED    UXTB	R5, R5
0x0E7A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0E7E	0x1B64    SUB	R4, R4, R5
0x0E80	0xB224    SXTH	R4, R4
; loc_x_up_lft start address is: 12 (R3)
0x0E82	0xB223    SXTH	R3, R4
;__Lib_TFT.c, 923 :: 		
0x0E84	0x2C00    CMP	R4, #0
0x0E86	0xDA03    BGE	L_TFT_Rectangle103
;__Lib_TFT.c, 924 :: 		
0x0E88	0x2300    MOVS	R3, #0
0x0E8A	0xB21B    SXTH	R3, R3
0x0E8C	0xB218    SXTH	R0, R3
0x0E8E	0xE009    B	L_TFT_Rectangle104
L_TFT_Rectangle103:
;__Lib_TFT.c, 925 :: 		
0x0E90	0x4C85    LDR	R4, [PC, #532]
0x0E92	0x8824    LDRH	R4, [R4, #0]
0x0E94	0x42A3    CMP	R3, R4
0x0E96	0xD304    BCC	L__TFT_Rectangle965
; loc_x_up_lft end address is: 12 (R3)
;__Lib_TFT.c, 926 :: 		
0x0E98	0x4C83    LDR	R4, [PC, #524]
0x0E9A	0x8824    LDRH	R4, [R4, #0]
0x0E9C	0x1E63    SUBS	R3, R4, #1
0x0E9E	0xB21B    SXTH	R3, R3
; loc_x_up_lft start address is: 12 (R3)
; loc_x_up_lft end address is: 12 (R3)
0x0EA0	0xE7FF    B	L_TFT_Rectangle105
L__TFT_Rectangle965:
;__Lib_TFT.c, 925 :: 		
;__Lib_TFT.c, 926 :: 		
L_TFT_Rectangle105:
; loc_x_up_lft start address is: 12 (R3)
0x0EA2	0xB218    SXTH	R0, R3
; loc_x_up_lft end address is: 12 (R3)
L_TFT_Rectangle104:
;__Lib_TFT.c, 928 :: 		
; loc_x_up_lft start address is: 0 (R0)
0x0EA4	0x4C7F    LDR	R4, [PC, #508]
0x0EA6	0x7824    LDRB	R4, [R4, #0]
0x0EA8	0x1E64    SUBS	R4, R4, #1
0x0EAA	0xB224    SXTH	R4, R4
0x0EAC	0x1065    ASRS	R5, R4, #1
0x0EAE	0xB22D    SXTH	R5, R5
0x0EB0	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0EB4	0x1964    ADDS	R4, R4, R5
0x0EB6	0xB224    SXTH	R4, R4
; loc_x_bt_rght start address is: 20 (R5)
0x0EB8	0xB225    SXTH	R5, R4
;__Lib_TFT.c, 929 :: 		
0x0EBA	0x2C00    CMP	R4, #0
0x0EBC	0xDA03    BGE	L_TFT_Rectangle106
;__Lib_TFT.c, 930 :: 		
0x0EBE	0x2500    MOVS	R5, #0
0x0EC0	0xB22D    SXTH	R5, R5
0x0EC2	0xB229    SXTH	R1, R5
0x0EC4	0xE009    B	L_TFT_Rectangle107
L_TFT_Rectangle106:
;__Lib_TFT.c, 931 :: 		
0x0EC6	0x4C78    LDR	R4, [PC, #480]
0x0EC8	0x8824    LDRH	R4, [R4, #0]
0x0ECA	0x42A5    CMP	R5, R4
0x0ECC	0xD304    BCC	L__TFT_Rectangle966
; loc_x_bt_rght end address is: 20 (R5)
;__Lib_TFT.c, 932 :: 		
0x0ECE	0x4C76    LDR	R4, [PC, #472]
0x0ED0	0x8824    LDRH	R4, [R4, #0]
0x0ED2	0x1E65    SUBS	R5, R4, #1
0x0ED4	0xB22D    SXTH	R5, R5
; loc_x_bt_rght start address is: 20 (R5)
; loc_x_bt_rght end address is: 20 (R5)
0x0ED6	0xE7FF    B	L_TFT_Rectangle108
L__TFT_Rectangle966:
;__Lib_TFT.c, 931 :: 		
;__Lib_TFT.c, 932 :: 		
L_TFT_Rectangle108:
; loc_x_bt_rght start address is: 20 (R5)
0x0ED8	0xB229    SXTH	R1, R5
; loc_x_bt_rght end address is: 20 (R5)
L_TFT_Rectangle107:
;__Lib_TFT.c, 934 :: 		
; loc_x_bt_rght start address is: 4 (R1)
0x0EDA	0x4C72    LDR	R4, [PC, #456]
0x0EDC	0x7824    LDRB	R4, [R4, #0]
0x0EDE	0xB1FC    CBZ	R4, L_TFT_Rectangle109
;__Lib_TFT.c, 935 :: 		
0x0EE0	0xF8AD1004  STRH	R1, [SP, #4]
0x0EE4	0xF8AD0006  STRH	R0, [SP, #6]
0x0EE8	0xF9BD2014  LDRSH	R2, [SP, #20]
0x0EEC	0xF7FFFB9C  BL	_TFT_H_Line+0
0x0EF0	0xF9BD0006  LDRSH	R0, [SP, #6]
0x0EF4	0xF9BD1004  LDRSH	R1, [SP, #4]
;__Lib_TFT.c, 936 :: 		
0x0EF8	0xF9BD201C  LDRSH	R2, [SP, #28]
; loc_x_bt_rght end address is: 4 (R1)
; loc_x_up_lft end address is: 0 (R0)
0x0EFC	0xF7FFFB94  BL	_TFT_H_Line+0
;__Lib_TFT.c, 937 :: 		
0x0F00	0xF9BD2010  LDRSH	R2, [SP, #16]
0x0F04	0xF9BD101C  LDRSH	R1, [SP, #28]
0x0F08	0xF9BD0014  LDRSH	R0, [SP, #20]
0x0F0C	0xF7FFFB12  BL	_TFT_V_Line+0
;__Lib_TFT.c, 938 :: 		
0x0F10	0xF9BD2018  LDRSH	R2, [SP, #24]
0x0F14	0xF9BD101C  LDRSH	R1, [SP, #28]
0x0F18	0xF9BD0014  LDRSH	R0, [SP, #20]
0x0F1C	0xF7FFFB0A  BL	_TFT_V_Line+0
;__Lib_TFT.c, 939 :: 		
L_TFT_Rectangle109:
;__Lib_TFT.c, 941 :: 		
0x0F20	0x4C62    LDR	R4, [PC, #392]
0x0F22	0x7824    LDRB	R4, [R4, #0]
0x0F24	0x2C00    CMP	R4, #0
0x0F26	0xF00080B8  BEQ	L_TFT_Rectangle110
;__Lib_TFT.c, 942 :: 		
0x0F2A	0x4C61    LDR	R4, [PC, #388]
0x0F2C	0x8824    LDRH	R4, [R4, #0]
0x0F2E	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 943 :: 		
0x0F32	0x4F5C    LDR	R7, [PC, #368]
0x0F34	0x783C    LDRB	R4, [R7, #0]
0x0F36	0xF88D400E  STRB	R4, [SP, #14]
;__Lib_TFT.c, 945 :: 		
0x0F3A	0x463C    MOV	R4, R7
0x0F3C	0x7824    LDRB	R4, [R4, #0]
0x0F3E	0x1C64    ADDS	R4, R4, #1
0x0F40	0xB224    SXTH	R4, R4
0x0F42	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 946 :: 		
0x0F44	0xB2B5    UXTH	R5, R6
0x0F46	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0F4A	0x1964    ADDS	R4, R4, R5
0x0F4C	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 947 :: 		
0x0F50	0xB2B5    UXTH	R5, R6
0x0F52	0xF9BD4014  LDRSH	R4, [SP, #20]
0x0F56	0x1964    ADDS	R4, R4, R5
0x0F58	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 949 :: 		
0x0F5C	0x463C    MOV	R4, R7
0x0F5E	0x7824    LDRB	R4, [R4, #0]
0x0F60	0x1CA4    ADDS	R4, R4, #2
0x0F62	0xB224    SXTH	R4, R4
0x0F64	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 950 :: 		
0x0F66	0xB2B5    UXTH	R5, R6
0x0F68	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0F6C	0x1B64    SUB	R4, R4, R5
0x0F6E	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 951 :: 		
0x0F72	0xB2B5    UXTH	R5, R6
0x0F74	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0F78	0x1B64    SUB	R4, R4, R5
0x0F7A	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 953 :: 		
0x0F7E	0x4C4D    LDR	R4, [PC, #308]
0x0F80	0x7824    LDRB	R4, [R4, #0]
0x0F82	0x2C00    CMP	R4, #0
0x0F84	0xF0008063  BEQ	L_TFT_Rectangle111
;__Lib_TFT.c, 954 :: 		
0x0F88	0x4C4B    LDR	R4, [PC, #300]
0x0F8A	0x7824    LDRB	R4, [R4, #0]
0x0F8C	0xBB7C    CBNZ	R4, L_TFT_Rectangle112
;__Lib_TFT.c, 955 :: 		
0x0F8E	0xF9BD4014  LDRSH	R4, [SP, #20]
0x0F92	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle113:
0x0F96	0xF9BD501C  LDRSH	R5, [SP, #28]
0x0F9A	0xF8BD400A  LDRH	R4, [SP, #10]
0x0F9E	0x42AC    CMP	R4, R5
0x0FA0	0xD824    BHI	L_TFT_Rectangle114
;__Lib_TFT.c, 956 :: 		
0x0FA2	0xF9BD5014  LDRSH	R5, [SP, #20]
0x0FA6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0FAA	0x1B67    SUB	R7, R4, R5
0x0FAC	0xF9BD5014  LDRSH	R5, [SP, #20]
0x0FB0	0xF8BD400A  LDRH	R4, [SP, #10]
0x0FB4	0x1B66    SUB	R6, R4, R5
0x0FB6	0x4C41    LDR	R4, [PC, #260]
0x0FB8	0x8825    LDRH	R5, [R4, #0]
0x0FBA	0x4C41    LDR	R4, [PC, #260]
0x0FBC	0x8824    LDRH	R4, [R4, #0]
0x0FBE	0xB2BB    UXTH	R3, R7
0x0FC0	0xB2B2    UXTH	R2, R6
0x0FC2	0xB2A9    UXTH	R1, R5
0x0FC4	0xB2A0    UXTH	R0, R4
0x0FC6	0xF7FFFA55  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 957 :: 		
0x0FCA	0x2101    MOVS	R1, #1
0x0FCC	0xF000FBFE  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 958 :: 		
0x0FD0	0xF8BD200A  LDRH	R2, [SP, #10]
0x0FD4	0xF9BD1018  LDRSH	R1, [SP, #24]
0x0FD8	0xF9BD0010  LDRSH	R0, [SP, #16]
0x0FDC	0xF7FFFB24  BL	_TFT_H_Line+0
;__Lib_TFT.c, 955 :: 		
0x0FE0	0xF8BD400A  LDRH	R4, [SP, #10]
0x0FE4	0x1C64    ADDS	R4, R4, #1
0x0FE6	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 959 :: 		
0x0FEA	0xE7D4    B	L_TFT_Rectangle113
L_TFT_Rectangle114:
;__Lib_TFT.c, 960 :: 		
0x0FEC	0xE02E    B	L_TFT_Rectangle116
L_TFT_Rectangle112:
;__Lib_TFT.c, 961 :: 		
0x0FEE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0FF2	0xF8AD4008  STRH	R4, [SP, #8]
L_TFT_Rectangle117:
0x0FF6	0xF9BD5018  LDRSH	R5, [SP, #24]
0x0FFA	0xF8BD4008  LDRH	R4, [SP, #8]
0x0FFE	0x42AC    CMP	R4, R5
0x1000	0xD824    BHI	L_TFT_Rectangle118
;__Lib_TFT.c, 962 :: 		
0x1002	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1006	0xF9BD4018  LDRSH	R4, [SP, #24]
0x100A	0x1B67    SUB	R7, R4, R5
0x100C	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1010	0xF8BD4008  LDRH	R4, [SP, #8]
0x1014	0x1B66    SUB	R6, R4, R5
0x1016	0x4C29    LDR	R4, [PC, #164]
0x1018	0x8825    LDRH	R5, [R4, #0]
0x101A	0x4C29    LDR	R4, [PC, #164]
0x101C	0x8824    LDRH	R4, [R4, #0]
0x101E	0xB2BB    UXTH	R3, R7
0x1020	0xB2B2    UXTH	R2, R6
0x1022	0xB2A9    UXTH	R1, R5
0x1024	0xB2A0    UXTH	R0, R4
0x1026	0xF7FFFA25  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 963 :: 		
0x102A	0x2101    MOVS	R1, #1
0x102C	0xF000FBCE  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 964 :: 		
0x1030	0xF8BD2008  LDRH	R2, [SP, #8]
0x1034	0xF9BD101C  LDRSH	R1, [SP, #28]
0x1038	0xF9BD0014  LDRSH	R0, [SP, #20]
0x103C	0xF7FFFA7A  BL	_TFT_V_Line+0
;__Lib_TFT.c, 961 :: 		
0x1040	0xF8BD4008  LDRH	R4, [SP, #8]
0x1044	0x1C64    ADDS	R4, R4, #1
0x1046	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 965 :: 		
0x104A	0xE7D4    B	L_TFT_Rectangle117
L_TFT_Rectangle118:
;__Lib_TFT.c, 966 :: 		
L_TFT_Rectangle116:
;__Lib_TFT.c, 967 :: 		
0x104C	0xE01D    B	L_TFT_Rectangle120
L_TFT_Rectangle111:
;__Lib_TFT.c, 968 :: 		
0x104E	0x4C1D    LDR	R4, [PC, #116]
0x1050	0x8824    LDRH	R4, [R4, #0]
0x1052	0x2101    MOVS	R1, #1
0x1054	0xB2A0    UXTH	R0, R4
0x1056	0xF000FBB9  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 969 :: 		
0x105A	0xF9BD4014  LDRSH	R4, [SP, #20]
0x105E	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle121:
0x1062	0xF9BD501C  LDRSH	R5, [SP, #28]
0x1066	0xF8BD400A  LDRH	R4, [SP, #10]
0x106A	0x42AC    CMP	R4, R5
0x106C	0xD80D    BHI	L_TFT_Rectangle122
;__Lib_TFT.c, 970 :: 		
0x106E	0xF8BD200A  LDRH	R2, [SP, #10]
0x1072	0xF9BD1018  LDRSH	R1, [SP, #24]
0x1076	0xF9BD0010  LDRSH	R0, [SP, #16]
0x107A	0xF7FFFAD5  BL	_TFT_H_Line+0
;__Lib_TFT.c, 969 :: 		
0x107E	0xF8BD400A  LDRH	R4, [SP, #10]
0x1082	0x1C64    ADDS	R4, R4, #1
0x1084	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 970 :: 		
0x1088	0xE7EB    B	L_TFT_Rectangle121
L_TFT_Rectangle122:
;__Lib_TFT.c, 971 :: 		
L_TFT_Rectangle120:
;__Lib_TFT.c, 973 :: 		
0x108A	0xF8BD500C  LDRH	R5, [SP, #12]
0x108E	0x4C08    LDR	R4, [PC, #32]
0x1090	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 974 :: 		
0x1092	0xF89D500E  LDRB	R5, [SP, #14]
0x1096	0x4C03    LDR	R4, [PC, #12]
0x1098	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 975 :: 		
L_TFT_Rectangle110:
;__Lib_TFT.c, 976 :: 		
L_end_TFT_Rectangle:
0x109A	0xF8DDE000  LDR	LR, [SP, #0]
0x109E	0xB008    ADD	SP, SP, #32
0x10A0	0x4770    BX	LR
0x10A2	0xBF00    NOP
0x10A4	0x006D2000  	__Lib_TFT_PenWidth+0
0x10A8	0x006E2000  	_TFT_DISP_WIDTH+0
0x10AC	0x00882000  	__Lib_TFT_BrushEnabled+0
0x10B0	0x007A2000  	__Lib_TFT_PenColor+0
0x10B4	0x00892000  	__Lib_TFT_GradientEnabled+0
0x10B8	0x008A2000  	__Lib_TFT_GradientOrientation+0
0x10BC	0x008E2000  	__Lib_TFT_GradColorTo+0
0x10C0	0x008C2000  	__Lib_TFT_GradColorFrom+0
0x10C4	0x00902000  	__Lib_TFT_BrushColor+0
; end of _TFT_Rectangle
_TFT_H_Line:
;__Lib_TFT.c, 562 :: 		
0x0628	0xB086    SUB	SP, SP, #24
0x062A	0xF8CDE000  STR	LR, [SP, #0]
0x062E	0xF8AD000C  STRH	R0, [SP, #12]
0x0632	0xF8AD1010  STRH	R1, [SP, #16]
0x0636	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 567 :: 		
0x063A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x063E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0642	0x42A3    CMP	R3, R4
0x0644	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 568 :: 		
; loc start address is: 0 (R0)
0x0646	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 569 :: 		
0x064A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x064E	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 570 :: 		
0x0652	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 571 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 573 :: 		
0x0656	0xF9BD300C  LDRSH	R3, [SP, #12]
0x065A	0x2B00    CMP	R3, #0
0x065C	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 574 :: 		
0x065E	0x2300    MOVS	R3, #0
0x0660	0xB21B    SXTH	R3, R3
0x0662	0xF8AD300C  STRH	R3, [SP, #12]
0x0666	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 575 :: 		
0x0668	0x4B4B    LDR	R3, [PC, #300]
0x066A	0x881C    LDRH	R4, [R3, #0]
0x066C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0670	0x42A3    CMP	R3, R4
0x0672	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 576 :: 		
0x0674	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 578 :: 		
0x0676	0xF9BD3010  LDRSH	R3, [SP, #16]
0x067A	0x2B00    CMP	R3, #0
0x067C	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 579 :: 		
0x067E	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 580 :: 		
0x0680	0x4B45    LDR	R3, [PC, #276]
0x0682	0x881C    LDRH	R4, [R3, #0]
0x0684	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0688	0x42A3    CMP	R3, R4
0x068A	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 581 :: 		
0x068C	0x4B42    LDR	R3, [PC, #264]
0x068E	0x881B    LDRH	R3, [R3, #0]
0x0690	0x1E5B    SUBS	R3, R3, #1
0x0692	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 583 :: 		
0x0696	0x2301    MOVS	R3, #1
0x0698	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x069C	0x4B3F    LDR	R3, [PC, #252]
0x069E	0x781C    LDRB	R4, [R3, #0]
0x06A0	0xF89D3008  LDRB	R3, [SP, #8]
0x06A4	0x42A3    CMP	R3, R4
0x06A6	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 584 :: 		
; offset start address is: 0 (R0)
0x06AA	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 585 :: 		
0x06AE	0xF0000301  AND	R3, R0, #1
0x06B2	0xB21B    SXTH	R3, R3
0x06B4	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 586 :: 		
0x06B6	0x4241    RSBS	R1, R0, #0
0x06B8	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x06BA	0xB208    SXTH	R0, R1
0x06BC	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 585 :: 		
;__Lib_TFT.c, 586 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 587 :: 		
; offset start address is: 0 (R0)
0x06BE	0x1044    ASRS	R4, R0, #1
0x06C0	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x06C2	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 589 :: 		
0x06C4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x06C8	0x191B    ADDS	R3, R3, R4
0x06CA	0xB21B    SXTH	R3, R3
0x06CC	0x2B00    CMP	R3, #0
0x06CE	0xDB08    BLT	L__TFT_H_Line954
0x06D0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x06D4	0x185C    ADDS	R4, R3, R1
0x06D6	0xB224    SXTH	R4, R4
0x06D8	0x4B31    LDR	R3, [PC, #196]
0x06DA	0x881B    LDRH	R3, [R3, #0]
0x06DC	0x429C    CMP	R4, R3
0x06DE	0xD200    BCS	L__TFT_H_Line953
0x06E0	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 590 :: 		
0x06E2	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 592 :: 		
; offset start address is: 4 (R1)
0x06E4	0x4B2F    LDR	R3, [PC, #188]
0x06E6	0x781B    LDRB	R3, [R3, #0]
0x06E8	0x2B00    CMP	R3, #0
0x06EA	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 593 :: 		
0x06EC	0x2400    MOVS	R4, #0
0x06EE	0xB264    SXTB	R4, R4
0x06F0	0x4B2D    LDR	R3, [PC, #180]
0x06F2	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 594 :: 		
0x06F4	0xF001F8DC  BL	__Lib_TFT_Is_SSD1963_Set+0
0x06F8	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 595 :: 		
0x06FA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x06FE	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x0700	0xB2A3    UXTH	R3, R4
0x0702	0xF9BD2010  LDRSH	R2, [SP, #16]
0x0706	0xB2A1    UXTH	R1, R4
0x0708	0xF9BD000C  LDRSH	R0, [SP, #12]
0x070C	0x4C27    LDR	R4, [PC, #156]
0x070E	0x6824    LDR	R4, [R4, #0]
0x0710	0x47A0    BLX	R4
0x0712	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 597 :: 		
; offset start address is: 4 (R1)
0x0714	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0718	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x071A	0xB2A1    UXTH	R1, R4
0x071C	0xF9BD000C  LDRSH	R0, [SP, #12]
0x0720	0x4C23    LDR	R4, [PC, #140]
0x0722	0x6824    LDR	R4, [R4, #0]
0x0724	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 598 :: 		
; loc start address is: 0 (R0)
0x0726	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x072A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x072E	0x4298    CMP	R0, R3
0x0730	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 599 :: 		
0x0732	0x4B20    LDR	R3, [PC, #128]
0x0734	0x881C    LDRH	R4, [R3, #0]
0x0736	0xF8AD0004  STRH	R0, [SP, #4]
0x073A	0xB2A0    UXTH	R0, R4
0x073C	0x4C1E    LDR	R4, [PC, #120]
0x073E	0x6824    LDR	R4, [R4, #0]
0x0740	0x47A0    BLX	R4
0x0742	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 598 :: 		
0x0746	0x1C41    ADDS	R1, R0, #1
0x0748	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 600 :: 		
0x074A	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x074C	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 601 :: 		
0x074E	0x2401    MOVS	R4, #1
0x0750	0xB264    SXTB	R4, R4
0x0752	0x4B15    LDR	R3, [PC, #84]
0x0754	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 602 :: 		
0x0756	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 603 :: 		
; loc start address is: 0 (R0)
0x0758	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x075C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0760	0x4298    CMP	R0, R3
0x0762	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 604 :: 		
0x0764	0x4B13    LDR	R3, [PC, #76]
0x0766	0x881B    LDRH	R3, [R3, #0]
0x0768	0xF8AD0004  STRH	R0, [SP, #4]
0x076C	0xB29A    UXTH	R2, R3
0x076E	0xF9BD1014  LDRSH	R1, [SP, #20]
0x0772	0xB200    SXTH	R0, R0
0x0774	0xF7FFFD18  BL	_TFT_Dot+0
0x0778	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 603 :: 		
0x077C	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x077E	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 605 :: 		
0x0780	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x0782	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 606 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 607 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 583 :: 		
0x0784	0xF89D3008  LDRB	R3, [SP, #8]
0x0788	0x1C5B    ADDS	R3, R3, #1
0x078A	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 607 :: 		
0x078E	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 608 :: 		
L_end_TFT_H_Line:
0x0790	0xF8DDE000  LDR	LR, [SP, #0]
0x0794	0xB006    ADD	SP, SP, #24
0x0796	0x4770    BX	LR
0x0798	0x006E2000  	_TFT_DISP_WIDTH+0
0x079C	0x006D2000  	__Lib_TFT_PenWidth+0
0x07A0	0x00782000  	_TFT_DISP_HEIGHT+0
0x07A4	0x00002000  	__Lib_TFT___no_acceleration+0
0x07A8	0x01BC4223  	TFT_CS+0
0x07AC	0x007C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x07B0	0x00802000  	_TFT_Set_Address_Ptr+0
0x07B4	0x007A2000  	__Lib_TFT_PenColor+0
0x07B8	0x00842000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_Dot:
;__Lib_TFT.c, 544 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x01A8	0xB082    SUB	SP, SP, #8
0x01AA	0xF8CDE000  STR	LR, [SP, #0]
0x01AE	0xF8AD2004  STRH	R2, [SP, #4]
0x01B2	0xB20A    SXTH	R2, R1
0x01B4	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 546 :: 		
0x01B6	0x2900    CMP	R1, #0
0x01B8	0xDB04    BLT	L__TFT_Dot949
0x01BA	0x4B17    LDR	R3, [PC, #92]
0x01BC	0x881B    LDRH	R3, [R3, #0]
0x01BE	0x4299    CMP	R1, R3
0x01C0	0xD200    BCS	L__TFT_Dot948
0x01C2	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 547 :: 		
0x01C4	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 548 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x01C6	0x2A00    CMP	R2, #0
0x01C8	0xDB04    BLT	L__TFT_Dot951
0x01CA	0x4B14    LDR	R3, [PC, #80]
0x01CC	0x881B    LDRH	R3, [R3, #0]
0x01CE	0x429A    CMP	R2, R3
0x01D0	0xD200    BCS	L__TFT_Dot950
0x01D2	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 549 :: 		
0x01D4	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 551 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x01D6	0x2400    MOVS	R4, #0
0x01D8	0xB264    SXTB	R4, R4
0x01DA	0x4B11    LDR	R3, [PC, #68]
0x01DC	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 552 :: 		
0x01DE	0xF001FB67  BL	__Lib_TFT_Is_SSD1963_Set+0
0x01E2	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 553 :: 		
0x01E4	0xB293    UXTH	R3, R2
0x01E6	0xB28A    UXTH	R2, R1
0x01E8	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x01EA	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x01EC	0x4C0D    LDR	R4, [PC, #52]
0x01EE	0x6824    LDR	R4, [R4, #0]
0x01F0	0x47A0    BLX	R4
0x01F2	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 555 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x01F4	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x01F6	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x01F8	0x4C0B    LDR	R4, [PC, #44]
0x01FA	0x6824    LDR	R4, [R4, #0]
0x01FC	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 556 :: 		
0x01FE	0xF8BD0004  LDRH	R0, [SP, #4]
0x0202	0x4C0A    LDR	R4, [PC, #40]
0x0204	0x6824    LDR	R4, [R4, #0]
0x0206	0x47A0    BLX	R4
;__Lib_TFT.c, 557 :: 		
0x0208	0x2401    MOVS	R4, #1
0x020A	0xB264    SXTB	R4, R4
0x020C	0x4B04    LDR	R3, [PC, #16]
0x020E	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 558 :: 		
L_end_TFT_Dot:
0x0210	0xF8DDE000  LDR	LR, [SP, #0]
0x0214	0xB002    ADD	SP, SP, #8
0x0216	0x4770    BX	LR
0x0218	0x006E2000  	_TFT_DISP_WIDTH+0
0x021C	0x00782000  	_TFT_DISP_HEIGHT+0
0x0220	0x01BC4223  	TFT_CS+0
0x0224	0x007C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0228	0x00802000  	_TFT_Set_Address_Ptr+0
0x022C	0x00842000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
_TFT_V_Line:
;__Lib_TFT.c, 612 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x0534	0xB086    SUB	SP, SP, #24
0x0536	0xF8CDE000  STR	LR, [SP, #0]
0x053A	0xF8AD1004  STRH	R1, [SP, #4]
0x053E	0xB201    SXTH	R1, R0
0x0540	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 617 :: 		
0x0544	0x4281    CMP	R1, R0
0x0546	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 618 :: 		
; loc start address is: 12 (R3)
0x0548	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 619 :: 		
0x054A	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 620 :: 		
0x054C	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 621 :: 		
0x054E	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 617 :: 		
;__Lib_TFT.c, 621 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 623 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x0550	0x2900    CMP	R1, #0
0x0552	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 624 :: 		
0x0554	0x2100    MOVS	R1, #0
0x0556	0xB209    SXTH	R1, R1
0x0558	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 625 :: 		
0x055A	0x4B2F    LDR	R3, [PC, #188]
0x055C	0x881B    LDRH	R3, [R3, #0]
0x055E	0x4299    CMP	R1, R3
0x0560	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 626 :: 		
0x0562	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 628 :: 		
; y_start start address is: 4 (R1)
0x0564	0x2800    CMP	R0, #0
0x0566	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 629 :: 		
0x0568	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 630 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x056A	0x4B2B    LDR	R3, [PC, #172]
0x056C	0x881B    LDRH	R3, [R3, #0]
0x056E	0x4298    CMP	R0, R3
0x0570	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 631 :: 		
0x0572	0x4B29    LDR	R3, [PC, #164]
0x0574	0x881B    LDRH	R3, [R3, #0]
0x0576	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x0578	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x057A	0xB203    SXTH	R3, R0
0x057C	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 630 :: 		
0x057E	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 631 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 633 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x0580	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x0582	0xB215    SXTH	R5, R2
0x0584	0xB20A    SXTH	R2, R1
0x0586	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x0588	0x4B24    LDR	R3, [PC, #144]
0x058A	0x781B    LDRB	R3, [R3, #0]
0x058C	0x4298    CMP	R0, R3
0x058E	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 634 :: 		
; offset start address is: 16 (R4)
0x0590	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 635 :: 		
0x0592	0xF0040301  AND	R3, R4, #1
0x0596	0xB21B    SXTH	R3, R3
0x0598	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 636 :: 		
0x059A	0x4264    RSBS	R4, R4, #0
0x059C	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x059E	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 635 :: 		
;__Lib_TFT.c, 636 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 637 :: 		
; offset start address is: 16 (R4)
0x05A0	0x1063    ASRS	R3, R4, #1
0x05A2	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x05A4	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 639 :: 		
0x05A6	0x18EB    ADDS	R3, R5, R3
0x05A8	0xB21B    SXTH	R3, R3
0x05AA	0x2B00    CMP	R3, #0
0x05AC	0xDB06    BLT	L__TFT_V_Line958
0x05AE	0x19AC    ADDS	R4, R5, R6
0x05B0	0xB224    SXTH	R4, R4
0x05B2	0x4B1B    LDR	R3, [PC, #108]
0x05B4	0x881B    LDRH	R3, [R3, #0]
0x05B6	0x429C    CMP	R4, R3
0x05B8	0xD200    BCS	L__TFT_V_Line957
0x05BA	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 640 :: 		
0x05BC	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 642 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x05BE	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x05C0	0x428F    CMP	R7, R1
0x05C2	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 643 :: 		
; offset start address is: 24 (R6)
0x05C4	0x4B17    LDR	R3, [PC, #92]
0x05C6	0x881C    LDRH	R4, [R3, #0]
0x05C8	0x19AB    ADDS	R3, R5, R6
0x05CA	0xF88D0004  STRB	R0, [SP, #4]
0x05CE	0xF8AD1008  STRH	R1, [SP, #8]
0x05D2	0xF8AD200C  STRH	R2, [SP, #12]
0x05D6	0xF8AD5010  STRH	R5, [SP, #16]
0x05DA	0xF8AD6012  STRH	R6, [SP, #18]
0x05DE	0xF8AD7014  STRH	R7, [SP, #20]
0x05E2	0xB2A2    UXTH	R2, R4
0x05E4	0xB239    SXTH	R1, R7
0x05E6	0xB218    SXTH	R0, R3
0x05E8	0xF7FFFDDE  BL	_TFT_Dot+0
0x05EC	0xF8BD7014  LDRH	R7, [SP, #20]
0x05F0	0xF9BD6012  LDRSH	R6, [SP, #18]
0x05F4	0xF9BD5010  LDRSH	R5, [SP, #16]
0x05F8	0xF9BD200C  LDRSH	R2, [SP, #12]
0x05FC	0xF9BD1008  LDRSH	R1, [SP, #8]
0x0600	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 642 :: 		
0x0604	0x1C7F    ADDS	R7, R7, #1
0x0606	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 644 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x0608	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 645 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 633 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x060A	0x1C40    ADDS	R0, R0, #1
0x060C	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 645 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x060E	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 646 :: 		
L_end_TFT_V_Line:
0x0610	0xF8DDE000  LDR	LR, [SP, #0]
0x0614	0xB006    ADD	SP, SP, #24
0x0616	0x4770    BX	LR
0x0618	0x00782000  	_TFT_DISP_HEIGHT+0
0x061C	0x006D2000  	__Lib_TFT_PenWidth+0
0x0620	0x006E2000  	_TFT_DISP_WIDTH+0
0x0624	0x007A2000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_GetCurrentColor:
;__Lib_TFT.c, 222 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x0474	0xB083    SUB	SP, SP, #12
0x0476	0xF8CDE000  STR	LR, [SP, #0]
0x047A	0xB287    UXTH	R7, R0
0x047C	0xFA1FF881  UXTH	R8, R1
0x0480	0xFA1FF982  UXTH	R9, R2
0x0484	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 228 :: 		
0x0488	0xF1B90F00  CMP	R9, #0
0x048C	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 229 :: 		
0x048E	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x0490	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 230 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x0492	0x45D1    CMP	R9, R10
0x0494	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 231 :: 		
0x0496	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x049A	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 233 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x049C	0xAE02    ADD	R6, SP, #8
0x049E	0xF10D0506  ADD	R5, SP, #6
0x04A2	0xAC01    ADD	R4, SP, #4
0x04A4	0x4633    MOV	R3, R6
0x04A6	0x462A    MOV	R2, R5
0x04A8	0x4621    MOV	R1, R4
0x04AA	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x04AC	0xF7FFFE50  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 234 :: 		
0x04B0	0xF10D0609  ADD	R6, SP, #9
0x04B4	0xF10D0507  ADD	R5, SP, #7
0x04B8	0xF10D0405  ADD	R4, SP, #5
0x04BC	0x4633    MOV	R3, R6
0x04BE	0x462A    MOV	R2, R5
0x04C0	0x4621    MOV	R1, R4
0x04C2	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x04C6	0xF7FFFE43  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 236 :: 		
0x04CA	0xFA1FF689  UXTH	R6, R9
0x04CE	0xF89D5005  LDRB	R5, [SP, #5]
0x04D2	0xF89D4004  LDRB	R4, [SP, #4]
0x04D6	0x1B2C    SUB	R4, R5, R4
0x04D8	0xB224    SXTH	R4, R4
0x04DA	0x4374    MULS	R4, R6, R4
0x04DC	0xFB94F5FA  SDIV	R5, R4, R10
0x04E0	0xF89D4004  LDRB	R4, [SP, #4]
0x04E4	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 237 :: 		
0x04E8	0xFA1FF689  UXTH	R6, R9
0x04EC	0xF89D5007  LDRB	R5, [SP, #7]
0x04F0	0xF89D4006  LDRB	R4, [SP, #6]
0x04F4	0x1B2C    SUB	R4, R5, R4
0x04F6	0xB224    SXTH	R4, R4
0x04F8	0x4374    MULS	R4, R6, R4
0x04FA	0xFB94F5FA  SDIV	R5, R4, R10
0x04FE	0xF89D4006  LDRB	R4, [SP, #6]
0x0502	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 238 :: 		
0x0504	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x0508	0xF89D5009  LDRB	R5, [SP, #9]
0x050C	0xF89D4008  LDRB	R4, [SP, #8]
0x0510	0x1B2C    SUB	R4, R5, R4
0x0512	0xB224    SXTH	R4, R4
0x0514	0x4374    MULS	R4, R6, R4
0x0516	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x051A	0xF89D4008  LDRB	R4, [SP, #8]
0x051E	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 239 :: 		
0x0520	0xB2E2    UXTB	R2, R4
0x0522	0xB2F9    UXTB	R1, R7
0x0524	0xFA5FF088  UXTB	R0, R8
0x0528	0xF7FFFE20  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 241 :: 		
L_end_TFT_GetCurrentColor:
0x052C	0xF8DDE000  LDR	LR, [SP, #0]
0x0530	0xB003    ADD	SP, SP, #12
0x0532	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 215 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 216 :: 		
0x0152	0x0AC4    LSRS	R4, R0, #11
0x0154	0xB2A4    UXTH	R4, R4
0x0156	0x00E4    LSLS	R4, R4, #3
0x0158	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 217 :: 		
0x015A	0x0944    LSRS	R4, R0, #5
0x015C	0xB2A4    UXTH	R4, R4
0x015E	0x00A4    LSLS	R4, R4, #2
0x0160	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 218 :: 		
0x0162	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x0164	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 219 :: 		
L_end_TFT_Color16bitToRGB:
0x0166	0xB001    ADD	SP, SP, #4
0x0168	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 199 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x016C	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 202 :: 		
0x016E	0x08C3    LSRS	R3, R0, #3
0x0170	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 203 :: 		
0x0172	0x02DC    LSLS	R4, R3, #11
0x0174	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 205 :: 		
0x0176	0x088B    LSRS	R3, R1, #2
0x0178	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 206 :: 		
0x017A	0x015B    LSLS	R3, R3, #5
0x017C	0xB29B    UXTH	R3, R3
0x017E	0x431C    ORRS	R4, R3
0x0180	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 209 :: 		
0x0182	0x08D3    LSRS	R3, R2, #3
0x0184	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x0186	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 212 :: 		
0x018A	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 213 :: 		
L_end_TFT_RGBToColor16bit:
0x018C	0xB001    ADD	SP, SP, #4
0x018E	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_Check_TP:
;tft_test2_driver.c, 297 :: 		void Check_TP() {
0x2DB0	0xB081    SUB	SP, SP, #4
0x2DB2	0xF8CDE000  STR	LR, [SP, #0]
;tft_test2_driver.c, 298 :: 		if (TP_TFT_Press_Detect()) {
0x2DB6	0xF7FFFF45  BL	_TP_TFT_Press_Detect+0
0x2DBA	0xB1B8    CBZ	R0, L_Check_TP49
;tft_test2_driver.c, 299 :: 		if (TP_TFT_Get_Coordinates(&Xcoord, &Ycoord) == 0) {
0x2DBC	0x4914    LDR	R1, [PC, #80]
0x2DBE	0x4815    LDR	R0, [PC, #84]
0x2DC0	0xF7FFFC7C  BL	_TP_TFT_Get_Coordinates+0
0x2DC4	0xB988    CBNZ	R0, L_Check_TP50
;tft_test2_driver.c, 301 :: 		Process_TP_Press(Xcoord, Ycoord);
0x2DC6	0x4812    LDR	R0, [PC, #72]
0x2DC8	0x8801    LDRH	R1, [R0, #0]
0x2DCA	0x4812    LDR	R0, [PC, #72]
0x2DCC	0x8800    LDRH	R0, [R0, #0]
0x2DCE	0xF7FFFBC9  BL	_Process_TP_Press+0
;tft_test2_driver.c, 302 :: 		if (PenDown == 0) {
0x2DD2	0x4811    LDR	R0, [PC, #68]
0x2DD4	0x7800    LDRB	R0, [R0, #0]
0x2DD6	0xB940    CBNZ	R0, L_Check_TP51
;tft_test2_driver.c, 303 :: 		PenDown = 1;
0x2DD8	0x2101    MOVS	R1, #1
0x2DDA	0x480F    LDR	R0, [PC, #60]
0x2DDC	0x7001    STRB	R1, [R0, #0]
;tft_test2_driver.c, 304 :: 		Process_TP_Down(Xcoord, Ycoord);
0x2DDE	0x480C    LDR	R0, [PC, #48]
0x2DE0	0x8801    LDRH	R1, [R0, #0]
0x2DE2	0x480C    LDR	R0, [PC, #48]
0x2DE4	0x8800    LDRH	R0, [R0, #0]
0x2DE6	0xF7FFFB6F  BL	_Process_TP_Down+0
;tft_test2_driver.c, 305 :: 		}
L_Check_TP51:
;tft_test2_driver.c, 306 :: 		}
L_Check_TP50:
;tft_test2_driver.c, 307 :: 		}
0x2DEA	0xE00C    B	L_Check_TP52
L_Check_TP49:
;tft_test2_driver.c, 308 :: 		else if (PenDown == 1) {
0x2DEC	0x480A    LDR	R0, [PC, #40]
0x2DEE	0x7800    LDRB	R0, [R0, #0]
0x2DF0	0x2801    CMP	R0, #1
0x2DF2	0xD108    BNE	L_Check_TP53
;tft_test2_driver.c, 309 :: 		PenDown = 0;
0x2DF4	0x2100    MOVS	R1, #0
0x2DF6	0x4808    LDR	R0, [PC, #32]
0x2DF8	0x7001    STRB	R1, [R0, #0]
;tft_test2_driver.c, 310 :: 		Process_TP_Up(Xcoord, Ycoord);
0x2DFA	0x4805    LDR	R0, [PC, #20]
0x2DFC	0x8801    LDRH	R1, [R0, #0]
0x2DFE	0x4805    LDR	R0, [PC, #20]
0x2E00	0x8800    LDRH	R0, [R0, #0]
0x2E02	0xF7FFFBDF  BL	_Process_TP_Up+0
;tft_test2_driver.c, 311 :: 		}
L_Check_TP53:
L_Check_TP52:
;tft_test2_driver.c, 312 :: 		}
L_end_Check_TP:
0x2E06	0xF8DDE000  LDR	LR, [SP, #0]
0x2E0A	0xB001    ADD	SP, SP, #4
0x2E0C	0x4770    BX	LR
0x2E0E	0xBF00    NOP
0x2E10	0x006A2000  	_Ycoord+0
0x2E14	0x00682000  	_Xcoord+0
0x2E18	0x006C2000  	_PenDown+0
; end of _Check_TP
_TP_TFT_Press_Detect:
;__Lib_TouchPanel_TFT.c, 116 :: 		
0x2C44	0xB082    SUB	SP, SP, #8
0x2C46	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 121 :: 		
0x2C4A	0x2100    MOVS	R1, #0
0x2C4C	0xB249    SXTB	R1, R1
0x2C4E	0x4819    LDR	R0, [PC, #100]
0x2C50	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 122 :: 		
0x2C52	0x4819    LDR	R0, [PC, #100]
0x2C54	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 124 :: 		
0x2C56	0xF7FEFF97  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 126 :: 		
0x2C5A	0x4818    LDR	R0, [PC, #96]
0x2C5C	0x7804    LDRB	R4, [R0, #0]
0x2C5E	0xB2A0    UXTH	R0, R4
0x2C60	0x4C17    LDR	R4, [PC, #92]
0x2C62	0x6824    LDR	R4, [R4, #0]
0x2C64	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 127 :: 		
0x2C66	0x4917    LDR	R1, [PC, #92]
0x2C68	0xF9B11000  LDRSH	R1, [R1, #0]
0x2C6C	0xB200    SXTH	R0, R0
0x2C6E	0x4288    CMP	R0, R1
0x2C70	0xF2400000  MOVW	R0, #0
0x2C74	0xDD00    BLE	L__TP_TFT_Press_Detect42
0x2C76	0x2001    MOVS	R0, #1
L__TP_TFT_Press_Detect42:
; result start address is: 8 (R2)
0x2C78	0xB2C2    UXTB	R2, R0
;__Lib_TouchPanel_TFT.c, 129 :: 		
0x2C7A	0xF7FEFF85  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 131 :: 		
0x2C7E	0x480F    LDR	R0, [PC, #60]
0x2C80	0x7804    LDRB	R4, [R0, #0]
0x2C82	0xF88D2004  STRB	R2, [SP, #4]
0x2C86	0xB2A0    UXTH	R0, R4
0x2C88	0x4C0D    LDR	R4, [PC, #52]
0x2C8A	0x6824    LDR	R4, [R4, #0]
0x2C8C	0x47A0    BLX	R4
0x2C8E	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TouchPanel_TFT.c, 132 :: 		
0x2C92	0x490C    LDR	R1, [PC, #48]
0x2C94	0xF9B11000  LDRSH	R1, [R1, #0]
0x2C98	0xB200    SXTH	R0, R0
0x2C9A	0x4288    CMP	R0, R1
0x2C9C	0xF2400000  MOVW	R0, #0
0x2CA0	0xDD00    BLE	L__TP_TFT_Press_Detect43
0x2CA2	0x2001    MOVS	R0, #1
L__TP_TFT_Press_Detect43:
0x2CA4	0xEA020000  AND	R0, R2, R0, LSL #0
; result end address is: 8 (R2)
;__Lib_TouchPanel_TFT.c, 133 :: 		
0x2CA8	0xB2C0    UXTB	R0, R0
;__Lib_TouchPanel_TFT.c, 134 :: 		
L_end_TP_TFT_Press_Detect:
0x2CAA	0xF8DDE000  LDR	LR, [SP, #0]
0x2CAE	0xB002    ADD	SP, SP, #8
0x2CB0	0x4770    BX	LR
0x2CB2	0xBF00    NOP
0x2CB4	0x81A04221  	DriveX_Right+0
0x2CB8	0x81A44221  	DriveY_Up+0
0x2CBC	0x00A52000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x2CC0	0x00702000  	_ADC_Get_Sample_Ptr+0
0x2CC4	0x00962000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Press_Detect
_ADC1_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 136 :: 		
; channel start address is: 0 (R0)
0x1B2C	0xB081    SUB	SP, SP, #4
0x1B2E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 137 :: 		
0x1B32	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x1B34	0x4803    LDR	R0, [PC, #12]
0x1B36	0xF7FFFBC1  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_12_32F10x_16ch.c, 144 :: 		
L_end_ADC1_Get_Sample:
0x1B3A	0xF8DDE000  LDR	LR, [SP, #0]
0x1B3E	0xB001    ADD	SP, SP, #4
0x1B40	0x4770    BX	LR
0x1B42	0xBF00    NOP
0x1B44	0x24004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 122 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x12BC	0xB081    SUB	SP, SP, #4
0x12BE	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_12_32F10x_16ch.c, 123 :: 		
0x12C2	0xF2000434  ADDW	R4, R0, #52
0x12C6	0x090A    LSRS	R2, R1, #4
0x12C8	0xB292    UXTH	R2, R2
0x12CA	0xB293    UXTH	R3, R2
0x12CC	0x6822    LDR	R2, [R4, #0]
0x12CE	0xF3631204  BFI	R2, R3, #4, #1
0x12D2	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 124 :: 		
0x12D4	0xF2000434  ADDW	R4, R0, #52
0x12D8	0x08CA    LSRS	R2, R1, #3
0x12DA	0xB292    UXTH	R2, R2
0x12DC	0xB293    UXTH	R3, R2
0x12DE	0x6822    LDR	R2, [R4, #0]
0x12E0	0xF36302C3  BFI	R2, R3, #3, #1
0x12E4	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 125 :: 		
0x12E6	0xF2000434  ADDW	R4, R0, #52
0x12EA	0x088A    LSRS	R2, R1, #2
0x12EC	0xB292    UXTH	R2, R2
0x12EE	0xB293    UXTH	R3, R2
0x12F0	0x6822    LDR	R2, [R4, #0]
0x12F2	0xF3630282  BFI	R2, R3, #2, #1
0x12F6	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 126 :: 		
0x12F8	0xF2000434  ADDW	R4, R0, #52
0x12FC	0x084A    LSRS	R2, R1, #1
0x12FE	0xB292    UXTH	R2, R2
0x1300	0xB293    UXTH	R3, R2
0x1302	0x6822    LDR	R2, [R4, #0]
0x1304	0xF3630241  BFI	R2, R3, #1, #1
0x1308	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 127 :: 		
0x130A	0xF2000434  ADDW	R4, R0, #52
0x130E	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x1310	0x6822    LDR	R2, [R4, #0]
0x1312	0xF3630200  BFI	R2, R3, #0, #1
0x1316	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 128 :: 		
0x1318	0xF2000408  ADDW	R4, R0, #8
0x131C	0x2301    MOVS	R3, #1
0x131E	0x6822    LDR	R2, [R4, #0]
0x1320	0xF3630200  BFI	R2, R3, #0, #1
0x1324	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 129 :: 		
0x1326	0xF2000408  ADDW	R4, R0, #8
0x132A	0x2301    MOVS	R3, #1
0x132C	0x6822    LDR	R2, [R4, #0]
0x132E	0xF3635296  BFI	R2, R3, #22, #1
0x1332	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 130 :: 		
0x1334	0xF7FEFF7C  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 131 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample20:
; base start address is: 0 (R0)
0x1338	0x6803    LDR	R3, [R0, #0]
0x133A	0xF3C30240  UBFX	R2, R3, #1, #1
0x133E	0xB902    CBNZ	R2, L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample21
0x1340	0xE7FA    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample20
L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample21:
;__Lib_ADC_12_32F10x_16ch.c, 132 :: 		
0x1342	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x1346	0x6812    LDR	R2, [R2, #0]
0x1348	0xB290    UXTH	R0, R2
;__Lib_ADC_12_32F10x_16ch.c, 133 :: 		
L_end_ADCx_Get_Sample:
0x134A	0xF8DDE000  LDR	LR, [SP, #0]
0x134E	0xB001    ADD	SP, SP, #4
0x1350	0x4770    BX	LR
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample
_ADC2_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 218 :: 		
; channel start address is: 0 (R0)
0x1B10	0xB081    SUB	SP, SP, #4
0x1B12	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 219 :: 		
0x1B16	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x1B18	0x4803    LDR	R0, [PC, #12]
0x1B1A	0xF7FFFBCF  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_12_32F10x_16ch.c, 226 :: 		
L_end_ADC2_Get_Sample:
0x1B1E	0xF8DDE000  LDR	LR, [SP, #0]
0x1B22	0xB001    ADD	SP, SP, #4
0x1B24	0x4770    BX	LR
0x1B26	0xBF00    NOP
0x1B28	0x28004001  	ADC2_SR+0
; end of _ADC2_Get_Sample
__Lib_TouchPanel_TFT_Delay_300us:
;__Lib_TouchPanel_TFT.c, 22 :: 		
0x1B88	0xB081    SUB	SP, SP, #4
0x1B8A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 23 :: 		
0x1B8E	0xF7FEFF27  BL	_Delay_50us+0
0x1B92	0xF7FEFF25  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 24 :: 		
0x1B96	0xF7FEFF23  BL	_Delay_50us+0
0x1B9A	0xF7FEFF21  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 25 :: 		
0x1B9E	0xF7FEFF1F  BL	_Delay_50us+0
0x1BA2	0xF7FEFF1D  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 26 :: 		
L_end_Delay_300us:
0x1BA6	0xF8DDE000  LDR	LR, [SP, #0]
0x1BAA	0xB001    ADD	SP, SP, #4
0x1BAC	0x4770    BX	LR
; end of __Lib_TouchPanel_TFT_Delay_300us
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x09E0	0xF2402757  MOVW	R7, #599
0x09E4	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x09E8	0x1E7F    SUBS	R7, R7, #1
0x09EA	0xD1FD    BNE	L_Delay_50us6
0x09EC	0xBF00    NOP
0x09EE	0xBF00    NOP
0x09F0	0xBF00    NOP
0x09F2	0xBF00    NOP
0x09F4	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x09F6	0x4770    BX	LR
; end of _Delay_50us
_TP_TFT_Get_Coordinates:
;__Lib_TouchPanel_TFT.c, 136 :: 		
; y_coordinate start address is: 4 (R1)
; x_coordinate start address is: 0 (R0)
0x26BC	0xB084    SUB	SP, SP, #16
0x26BE	0xF8CDE000  STR	LR, [SP, #0]
0x26C2	0x4688    MOV	R8, R1
0x26C4	0x4601    MOV	R1, R0
; y_coordinate end address is: 4 (R1)
; x_coordinate end address is: 0 (R0)
; x_coordinate start address is: 4 (R1)
; y_coordinate start address is: 32 (R8)
;__Lib_TouchPanel_TFT.c, 141 :: 		
0x26C6	0xF8CD8004  STR	R8, [SP, #4]
0x26CA	0x9102    STR	R1, [SP, #8]
0x26CC	0xF7FFFAE4  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX+0
0x26D0	0x9902    LDR	R1, [SP, #8]
0x26D2	0xF8DD8004  LDR	R8, [SP, #4]
0x26D6	0x4A7C    LDR	R2, [PC, #496]
0x26D8	0x8812    LDRH	R2, [R2, #0]
0x26DA	0x1A82    SUB	R2, R0, R2
; x_coord_int start address is: 16 (R4)
0x26DC	0xB214    SXTH	R4, R2
;__Lib_TouchPanel_TFT.c, 142 :: 		
0x26DE	0xF8AD4004  STRH	R4, [SP, #4]
0x26E2	0xF8CD8008  STR	R8, [SP, #8]
0x26E6	0x9103    STR	R1, [SP, #12]
0x26E8	0xF7FFFA2E  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY+0
0x26EC	0x9903    LDR	R1, [SP, #12]
0x26EE	0xF8DD8008  LDR	R8, [SP, #8]
0x26F2	0xF9BD4004  LDRSH	R4, [SP, #4]
0x26F6	0x4A75    LDR	R2, [PC, #468]
0x26F8	0x8812    LDRH	R2, [R2, #0]
0x26FA	0x1A80    SUB	R0, R0, R2
0x26FC	0xB200    SXTH	R0, R0
; y_coord_int start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 144 :: 		
0x26FE	0x4A74    LDR	R2, [PC, #464]
0x2700	0x7812    LDRB	R2, [R2, #0]
0x2702	0x2A01    CMP	R2, #1
0x2704	0xF0408050  BNE	L_TP_TFT_Get_Coordinates0
;__Lib_TouchPanel_TFT.c, 145 :: 		
0x2708	0x4A72    LDR	R2, [PC, #456]
0x270A	0x8813    LDRH	R3, [R2, #0]
0x270C	0x4A72    LDR	R2, [PC, #456]
0x270E	0x8812    LDRH	R2, [R2, #0]
0x2710	0x429A    CMP	R2, R3
0x2712	0xD91E    BLS	L_TP_TFT_Get_Coordinates1
;__Lib_TouchPanel_TFT.c, 146 :: 		
; tmp start address is: 20 (R5)
0x2714	0xB205    SXTH	R5, R0
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 147 :: 		
0x2716	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x2718	0x4A6E    LDR	R2, [PC, #440]
0x271A	0x8812    LDRH	R2, [R2, #0]
0x271C	0xFB03F402  MUL	R4, R3, R2
0x2720	0x4A69    LDR	R2, [PC, #420]
0x2722	0x8813    LDRH	R3, [R2, #0]
0x2724	0x4A6D    LDR	R2, [PC, #436]
0x2726	0x8812    LDRH	R2, [R2, #0]
0x2728	0x1AD2    SUB	R2, R2, R3
0x272A	0xB292    UXTH	R2, R2
0x272C	0xFB94F2F2  SDIV	R2, R4, R2
; y_coord_int start address is: 0 (R0)
0x2730	0xB210    SXTH	R0, R2
;__Lib_TouchPanel_TFT.c, 148 :: 		
0x2732	0xB22B    SXTH	R3, R5
; tmp end address is: 20 (R5)
0x2734	0x4A68    LDR	R2, [PC, #416]
0x2736	0x8812    LDRH	R2, [R2, #0]
0x2738	0xFB03F402  MUL	R4, R3, R2
0x273C	0x4A63    LDR	R2, [PC, #396]
0x273E	0x8813    LDRH	R3, [R2, #0]
0x2740	0x4A67    LDR	R2, [PC, #412]
0x2742	0x8812    LDRH	R2, [R2, #0]
0x2744	0x1AD2    SUB	R2, R2, R3
0x2746	0xB292    UXTH	R2, R2
0x2748	0xFB94F2F2  SDIV	R2, R4, R2
; x_coord_int start address is: 8 (R2)
0x274C	0xB212    SXTH	R2, R2
;__Lib_TouchPanel_TFT.c, 149 :: 		
0x274E	0xB216    SXTH	R6, R2
; x_coord_int end address is: 8 (R2)
0x2750	0xE029    B	L_TP_TFT_Get_Coordinates2
L_TP_TFT_Get_Coordinates1:
;__Lib_TouchPanel_TFT.c, 150 :: 		
; x_coord_int start address is: 16 (R4)
0x2752	0x4A61    LDR	R2, [PC, #388]
0x2754	0x8813    LDRH	R3, [R2, #0]
0x2756	0x4A5F    LDR	R2, [PC, #380]
0x2758	0x8812    LDRH	R2, [R2, #0]
0x275A	0x429A    CMP	R2, R3
0x275C	0xD921    BLS	L__TP_TFT_Get_Coordinates32
;__Lib_TouchPanel_TFT.c, 151 :: 		
0x275E	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x2760	0x4E5D    LDR	R6, [PC, #372]
0x2762	0x8832    LDRH	R2, [R6, #0]
0x2764	0xFB03F402  MUL	R4, R3, R2
0x2768	0x4A57    LDR	R2, [PC, #348]
0x276A	0x8813    LDRH	R3, [R2, #0]
0x276C	0x4A5B    LDR	R2, [PC, #364]
0x276E	0x8812    LDRH	R2, [R2, #0]
0x2770	0x1AD2    SUB	R2, R2, R3
0x2772	0xB292    UXTH	R2, R2
0x2774	0xFB94F5F2  SDIV	R5, R4, R2
;__Lib_TouchPanel_TFT.c, 152 :: 		
0x2778	0xB203    SXTH	R3, R0
; y_coord_int end address is: 0 (R0)
0x277A	0x4A56    LDR	R2, [PC, #344]
0x277C	0x8812    LDRH	R2, [R2, #0]
0x277E	0xFB03F402  MUL	R4, R3, R2
0x2782	0x4A52    LDR	R2, [PC, #328]
0x2784	0x8813    LDRH	R3, [R2, #0]
0x2786	0x4A56    LDR	R2, [PC, #344]
0x2788	0x8812    LDRH	R2, [R2, #0]
0x278A	0x1AD2    SUB	R2, R2, R3
0x278C	0xB292    UXTH	R2, R2
0x278E	0xFB94F2F2  SDIV	R2, R4, R2
; y_coord_int start address is: 0 (R0)
0x2792	0xB210    SXTH	R0, R2
;__Lib_TouchPanel_TFT.c, 153 :: 		
0x2794	0xB2AB    UXTH	R3, R5
0x2796	0x4632    MOV	R2, R6
0x2798	0x8812    LDRH	R2, [R2, #0]
0x279A	0x1AD2    SUB	R2, R2, R3
; x_coord_int start address is: 12 (R3)
0x279C	0xB213    SXTH	R3, R2
; x_coord_int end address is: 12 (R3)
; y_coord_int end address is: 0 (R0)
0x279E	0xB21A    SXTH	R2, R3
;__Lib_TouchPanel_TFT.c, 154 :: 		
0x27A0	0xE000    B	L_TP_TFT_Get_Coordinates3
L__TP_TFT_Get_Coordinates32:
;__Lib_TouchPanel_TFT.c, 150 :: 		
0x27A2	0xB222    SXTH	R2, R4
;__Lib_TouchPanel_TFT.c, 154 :: 		
L_TP_TFT_Get_Coordinates3:
; x_coord_int start address is: 8 (R2)
; y_coord_int start address is: 0 (R0)
0x27A4	0xB216    SXTH	R6, R2
; x_coord_int end address is: 8 (R2)
; y_coord_int end address is: 0 (R0)
L_TP_TFT_Get_Coordinates2:
;__Lib_TouchPanel_TFT.c, 155 :: 		
; y_coord_int start address is: 0 (R0)
; x_coord_int start address is: 24 (R6)
; x_coord_int end address is: 24 (R6)
0x27A6	0xE058    B	L_TP_TFT_Get_Coordinates4
L_TP_TFT_Get_Coordinates0:
;__Lib_TouchPanel_TFT.c, 157 :: 		
; x_coord_int start address is: 16 (R4)
0x27A8	0x4A4A    LDR	R2, [PC, #296]
0x27AA	0x8813    LDRH	R3, [R2, #0]
0x27AC	0x4A4A    LDR	R2, [PC, #296]
0x27AE	0x8812    LDRH	R2, [R2, #0]
0x27B0	0x429A    CMP	R2, R3
0x27B2	0xD926    BLS	L_TP_TFT_Get_Coordinates5
;__Lib_TouchPanel_TFT.c, 158 :: 		
; tmp start address is: 20 (R5)
0x27B4	0xB205    SXTH	R5, R0
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 159 :: 		
0x27B6	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x27B8	0x4F46    LDR	R7, [PC, #280]
0x27BA	0x883A    LDRH	R2, [R7, #0]
0x27BC	0xFB03F402  MUL	R4, R3, R2
0x27C0	0x4A41    LDR	R2, [PC, #260]
0x27C2	0x8813    LDRH	R3, [R2, #0]
0x27C4	0x4A45    LDR	R2, [PC, #276]
0x27C6	0x8812    LDRH	R2, [R2, #0]
0x27C8	0x1AD2    SUB	R2, R2, R3
0x27CA	0xB292    UXTH	R2, R2
0x27CC	0xFB94F6F2  SDIV	R6, R4, R2
;__Lib_TouchPanel_TFT.c, 160 :: 		
0x27D0	0xB22B    SXTH	R3, R5
; tmp end address is: 20 (R5)
0x27D2	0x4D41    LDR	R5, [PC, #260]
0x27D4	0x882A    LDRH	R2, [R5, #0]
0x27D6	0xFB03F402  MUL	R4, R3, R2
0x27DA	0x4A3C    LDR	R2, [PC, #240]
0x27DC	0x8813    LDRH	R3, [R2, #0]
0x27DE	0x4A40    LDR	R2, [PC, #256]
0x27E0	0x8812    LDRH	R2, [R2, #0]
0x27E2	0x1AD2    SUB	R2, R2, R3
0x27E4	0xB292    UXTH	R2, R2
0x27E6	0xFB94F4F2  SDIV	R4, R4, R2
;__Lib_TouchPanel_TFT.c, 161 :: 		
0x27EA	0xB2B3    UXTH	R3, R6
0x27EC	0x463A    MOV	R2, R7
0x27EE	0x8812    LDRH	R2, [R2, #0]
0x27F0	0x1AD0    SUB	R0, R2, R3
0x27F2	0xB200    SXTH	R0, R0
; y_coord_int start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 162 :: 		
0x27F4	0xB2A3    UXTH	R3, R4
0x27F6	0x462A    MOV	R2, R5
0x27F8	0x8812    LDRH	R2, [R2, #0]
0x27FA	0x1AD2    SUB	R2, R2, R3
; x_coord_int start address is: 8 (R2)
0x27FC	0xB212    SXTH	R2, R2
;__Lib_TouchPanel_TFT.c, 163 :: 		
; x_coord_int end address is: 8 (R2)
0x27FE	0xB216    SXTH	R6, R2
0x2800	0xE02B    B	L_TP_TFT_Get_Coordinates6
L_TP_TFT_Get_Coordinates5:
; x_coord_int start address is: 16 (R4)
0x2802	0x4A35    LDR	R2, [PC, #212]
0x2804	0x8813    LDRH	R3, [R2, #0]
0x2806	0x4A33    LDR	R2, [PC, #204]
0x2808	0x8812    LDRH	R2, [R2, #0]
0x280A	0x429A    CMP	R2, R3
0x280C	0xD921    BLS	L__TP_TFT_Get_Coordinates33
;__Lib_TouchPanel_TFT.c, 164 :: 		
0x280E	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x2810	0x4A31    LDR	R2, [PC, #196]
0x2812	0x8812    LDRH	R2, [R2, #0]
0x2814	0xFB03F402  MUL	R4, R3, R2
0x2818	0x4A2B    LDR	R2, [PC, #172]
0x281A	0x8813    LDRH	R3, [R2, #0]
0x281C	0x4A2F    LDR	R2, [PC, #188]
0x281E	0x8812    LDRH	R2, [R2, #0]
0x2820	0x1AD2    SUB	R2, R2, R3
0x2822	0xB292    UXTH	R2, R2
0x2824	0xFB94F2F2  SDIV	R2, R4, R2
; x_coord_int start address is: 24 (R6)
0x2828	0xB216    SXTH	R6, R2
;__Lib_TouchPanel_TFT.c, 165 :: 		
0x282A	0xB203    SXTH	R3, R0
; y_coord_int end address is: 0 (R0)
0x282C	0x4D29    LDR	R5, [PC, #164]
0x282E	0x882A    LDRH	R2, [R5, #0]
0x2830	0xFB03F402  MUL	R4, R3, R2
0x2834	0x4A25    LDR	R2, [PC, #148]
0x2836	0x8813    LDRH	R3, [R2, #0]
0x2838	0x4A29    LDR	R2, [PC, #164]
0x283A	0x8812    LDRH	R2, [R2, #0]
0x283C	0x1AD2    SUB	R2, R2, R3
0x283E	0xB292    UXTH	R2, R2
0x2840	0xFB94F3F2  SDIV	R3, R4, R2
0x2844	0x462A    MOV	R2, R5
0x2846	0x8812    LDRH	R2, [R2, #0]
0x2848	0x1AD2    SUB	R2, R2, R3
; y_coord_int start address is: 0 (R0)
0x284A	0xB210    SXTH	R0, R2
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
0x284C	0xB202    SXTH	R2, R0
0x284E	0xB230    SXTH	R0, R6
;__Lib_TouchPanel_TFT.c, 166 :: 		
0x2850	0xE001    B	L_TP_TFT_Get_Coordinates7
L__TP_TFT_Get_Coordinates33:
;__Lib_TouchPanel_TFT.c, 163 :: 		
0x2852	0xB202    SXTH	R2, R0
0x2854	0xB220    SXTH	R0, R4
;__Lib_TouchPanel_TFT.c, 166 :: 		
L_TP_TFT_Get_Coordinates7:
; y_coord_int start address is: 8 (R2)
; x_coord_int start address is: 0 (R0)
0x2856	0xB206    SXTH	R6, R0
; y_coord_int end address is: 8 (R2)
; x_coord_int end address is: 0 (R0)
0x2858	0xB210    SXTH	R0, R2
L_TP_TFT_Get_Coordinates6:
;__Lib_TouchPanel_TFT.c, 167 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L_TP_TFT_Get_Coordinates4:
;__Lib_TouchPanel_TFT.c, 168 :: 		
; y_coord_int start address is: 0 (R0)
; x_coord_int start address is: 24 (R6)
0x285A	0x2E00    CMP	R6, #0
0x285C	0xDB04    BLT	L__TP_TFT_Get_Coordinates25
0x285E	0x4A1E    LDR	R2, [PC, #120]
0x2860	0x8812    LDRH	R2, [R2, #0]
0x2862	0x4296    CMP	R6, R2
0x2864	0xD200    BCS	L__TP_TFT_Get_Coordinates24
0x2866	0xE001    B	L_TP_TFT_Get_Coordinates10
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L__TP_TFT_Get_Coordinates25:
L__TP_TFT_Get_Coordinates24:
;__Lib_TouchPanel_TFT.c, 169 :: 		
0x2868	0x2001    MOVS	R0, #1
0x286A	0xE028    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates10:
;__Lib_TouchPanel_TFT.c, 170 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x286C	0x2800    CMP	R0, #0
0x286E	0xDB04    BLT	L__TP_TFT_Get_Coordinates27
0x2870	0x4A18    LDR	R2, [PC, #96]
0x2872	0x8812    LDRH	R2, [R2, #0]
0x2874	0x4290    CMP	R0, R2
0x2876	0xD200    BCS	L__TP_TFT_Get_Coordinates26
0x2878	0xE001    B	L_TP_TFT_Get_Coordinates13
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L__TP_TFT_Get_Coordinates27:
L__TP_TFT_Get_Coordinates26:
;__Lib_TouchPanel_TFT.c, 171 :: 		
0x287A	0x2001    MOVS	R0, #1
0x287C	0xE01F    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates13:
;__Lib_TouchPanel_TFT.c, 175 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x287E	0x4D19    LDR	R5, [PC, #100]
0x2880	0x882A    LDRH	R2, [R5, #0]
0x2882	0x1AB4    SUB	R4, R6, R2
; x_coord_diff start address is: 28 (R7)
0x2884	0xB227    SXTH	R7, R4
;__Lib_TouchPanel_TFT.c, 176 :: 		
0x2886	0x4B18    LDR	R3, [PC, #96]
0x2888	0x881A    LDRH	R2, [R3, #0]
0x288A	0x1A82    SUB	R2, R0, R2
; y_coord_diff start address is: 36 (R9)
0x288C	0xFA0FF982  SXTH	R9, R2
;__Lib_TouchPanel_TFT.c, 177 :: 		
0x2890	0x802E    STRH	R6, [R5, #0]
;__Lib_TouchPanel_TFT.c, 178 :: 		
0x2892	0x8018    STRH	R0, [R3, #0]
;__Lib_TouchPanel_TFT.c, 181 :: 		
0x2894	0xB222    SXTH	R2, R4
0x2896	0x2A05    CMP	R2, #5
0x2898	0xDC0B    BGT	L__TP_TFT_Get_Coordinates31
0x289A	0xF1B90F05  CMP	R9, #5
0x289E	0xDC08    BGT	L__TP_TFT_Get_Coordinates30
;__Lib_TouchPanel_TFT.c, 182 :: 		
0x28A0	0xF06F0204  MVN	R2, #4
0x28A4	0x4297    CMP	R7, R2
0x28A6	0xDB04    BLT	L__TP_TFT_Get_Coordinates29
; x_coord_diff end address is: 28 (R7)
0x28A8	0xF06F0204  MVN	R2, #4
0x28AC	0x4591    CMP	R9, R2
0x28AE	0xDB00    BLT	L__TP_TFT_Get_Coordinates28
; y_coord_diff end address is: 36 (R9)
0x28B0	0xE001    B	L_TP_TFT_Get_Coordinates16
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
;__Lib_TouchPanel_TFT.c, 181 :: 		
L__TP_TFT_Get_Coordinates31:
L__TP_TFT_Get_Coordinates30:
;__Lib_TouchPanel_TFT.c, 182 :: 		
L__TP_TFT_Get_Coordinates29:
L__TP_TFT_Get_Coordinates28:
;__Lib_TouchPanel_TFT.c, 183 :: 		
0x28B2	0x2001    MOVS	R0, #1
0x28B4	0xE003    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates16:
;__Lib_TouchPanel_TFT.c, 185 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x28B6	0x800E    STRH	R6, [R1, #0]
; x_coordinate end address is: 4 (R1)
; x_coord_int end address is: 24 (R6)
;__Lib_TouchPanel_TFT.c, 186 :: 		
0x28B8	0xF8A80000  STRH	R0, [R8, #0]
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 187 :: 		
0x28BC	0x2000    MOVS	R0, #0
;__Lib_TouchPanel_TFT.c, 188 :: 		
L_end_TP_TFT_Get_Coordinates:
0x28BE	0xF8DDE000  LDR	LR, [SP, #0]
0x28C2	0xB004    ADD	SP, SP, #16
0x28C4	0x4770    BX	LR
0x28C6	0xBF00    NOP
0x28C8	0x00AA2000  	__Lib_TouchPanel_TFT_CAL_X_MIN+0
0x28CC	0x00AC2000  	__Lib_TouchPanel_TFT_CAL_Y_MIN+0
0x28D0	0x00082000  	__Lib_TouchPanel_TFT__TP_Rotate_180+0
0x28D4	0x00A22000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x28D8	0x00A02000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x28DC	0x00AE2000  	__Lib_TouchPanel_TFT_CAL_X_MAX+0
0x28E0	0x00B02000  	__Lib_TouchPanel_TFT_CAL_Y_MAX+0
0x28E4	0x00A62000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x28E8	0x00A82000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Get_Coordinates
__Lib_TouchPanel_TFT_TP_TFT_GetX:
;__Lib_TouchPanel_TFT.c, 92 :: 		
0x1C98	0xB081    SUB	SP, SP, #4
0x1C9A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 95 :: 		
0x1C9E	0x2101    MOVS	R1, #1
0x1CA0	0xB249    SXTB	R1, R1
0x1CA2	0x4809    LDR	R0, [PC, #36]
0x1CA4	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 96 :: 		
0x1CA6	0x2100    MOVS	R1, #0
0x1CA8	0xB249    SXTB	R1, R1
0x1CAA	0x4808    LDR	R0, [PC, #32]
0x1CAC	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 98 :: 		
0x1CAE	0xF7FFFF6B  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 100 :: 		
0x1CB2	0x4807    LDR	R0, [PC, #28]
0x1CB4	0x7804    LDRB	R4, [R0, #0]
0x1CB6	0xB2A0    UXTH	R0, R4
0x1CB8	0x4C06    LDR	R4, [PC, #24]
0x1CBA	0x6824    LDR	R4, [R4, #0]
0x1CBC	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 101 :: 		
;__Lib_TouchPanel_TFT.c, 102 :: 		
L_end_TP_TFT_GetX:
0x1CBE	0xF8DDE000  LDR	LR, [SP, #0]
0x1CC2	0xB001    ADD	SP, SP, #4
0x1CC4	0x4770    BX	LR
0x1CC6	0xBF00    NOP
0x1CC8	0x81A04221  	DriveX_Right+0
0x1CCC	0x81A44221  	DriveY_Up+0
0x1CD0	0x00A42000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x1CD4	0x00702000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetX
__Lib_TouchPanel_TFT_TP_TFT_GetY:
;__Lib_TouchPanel_TFT.c, 104 :: 		
0x1B48	0xB081    SUB	SP, SP, #4
0x1B4A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 107 :: 		
0x1B4E	0x2100    MOVS	R1, #0
0x1B50	0xB249    SXTB	R1, R1
0x1B52	0x4809    LDR	R0, [PC, #36]
0x1B54	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 108 :: 		
0x1B56	0x2101    MOVS	R1, #1
0x1B58	0xB249    SXTB	R1, R1
0x1B5A	0x4808    LDR	R0, [PC, #32]
0x1B5C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 110 :: 		
0x1B5E	0xF000F813  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 112 :: 		
0x1B62	0x4807    LDR	R0, [PC, #28]
0x1B64	0x7804    LDRB	R4, [R0, #0]
0x1B66	0xB2A0    UXTH	R0, R4
0x1B68	0x4C06    LDR	R4, [PC, #24]
0x1B6A	0x6824    LDR	R4, [R4, #0]
0x1B6C	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 113 :: 		
;__Lib_TouchPanel_TFT.c, 114 :: 		
L_end_TP_TFT_GetY:
0x1B6E	0xF8DDE000  LDR	LR, [SP, #0]
0x1B72	0xB001    ADD	SP, SP, #4
0x1B74	0x4770    BX	LR
0x1B76	0xBF00    NOP
0x1B78	0x81A04221  	DriveX_Right+0
0x1B7C	0x81A44221  	DriveY_Up+0
0x1B80	0x00A52000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x1B84	0x00702000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetY
_Process_TP_Press:
;tft_test2_driver.c, 213 :: 		void Process_TP_Press(unsigned int X, unsigned int Y) {
; Y start address is: 4 (R1)
; X start address is: 0 (R0)
0x2564	0xB081    SUB	SP, SP, #4
0x2566	0xF8CDE000  STR	LR, [SP, #0]
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
; X start address is: 0 (R0)
; Y start address is: 4 (R1)
;tft_test2_driver.c, 214 :: 		exec_box            = 0;
0x256A	0x2300    MOVS	R3, #0
0x256C	0x4A12    LDR	R2, [PC, #72]
0x256E	0x6013    STR	R3, [R2, #0]
;tft_test2_driver.c, 216 :: 		Get_Object(X, Y);
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
0x2570	0xF7FFFB1E  BL	_Get_Object+0
;tft_test2_driver.c, 218 :: 		if (_object_count != -1) {
0x2574	0x4A11    LDR	R2, [PC, #68]
0x2576	0xF9B22000  LDRSH	R2, [R2, #0]
0x257A	0xF1B23FFF  CMP	R2, #-1
0x257E	0xD017    BEQ	L_Process_TP_Press27
;tft_test2_driver.c, 219 :: 		if (_object_count == box_order) {
0x2580	0x4A0F    LDR	R2, [PC, #60]
0x2582	0xF9B23000  LDRSH	R3, [R2, #0]
0x2586	0x4A0D    LDR	R2, [PC, #52]
0x2588	0xF9B22000  LDRSH	R2, [R2, #0]
0x258C	0x429A    CMP	R2, R3
0x258E	0xD10F    BNE	L_Process_TP_Press28
;tft_test2_driver.c, 220 :: 		if (exec_box->Active != 0) {
0x2590	0x4A09    LDR	R2, [PC, #36]
0x2592	0x6812    LDR	R2, [R2, #0]
0x2594	0x3213    ADDS	R2, #19
0x2596	0x7812    LDRB	R2, [R2, #0]
0x2598	0xB152    CBZ	R2, L_Process_TP_Press29
;tft_test2_driver.c, 221 :: 		if (exec_box->OnPressPtr != 0) {
0x259A	0x4C07    LDR	R4, [PC, #28]
0x259C	0x6824    LDR	R4, [R4, #0]
0x259E	0x3430    ADDS	R4, #48
0x25A0	0x6824    LDR	R4, [R4, #0]
0x25A2	0xB12C    CBZ	R4, L_Process_TP_Press30
;tft_test2_driver.c, 222 :: 		exec_box->OnPressPtr();
0x25A4	0x4C04    LDR	R4, [PC, #16]
0x25A6	0x6824    LDR	R4, [R4, #0]
0x25A8	0x3430    ADDS	R4, #48
0x25AA	0x6822    LDR	R2, [R4, #0]
0x25AC	0x4790    BLX	R2
;tft_test2_driver.c, 223 :: 		return;
0x25AE	0xE7FF    B	L_end_Process_TP_Press
;tft_test2_driver.c, 224 :: 		}
L_Process_TP_Press30:
;tft_test2_driver.c, 225 :: 		}
L_Process_TP_Press29:
;tft_test2_driver.c, 226 :: 		}
L_Process_TP_Press28:
;tft_test2_driver.c, 228 :: 		}
L_Process_TP_Press27:
;tft_test2_driver.c, 229 :: 		}
L_end_Process_TP_Press:
0x25B0	0xF8DDE000  LDR	LR, [SP, #0]
0x25B4	0xB001    ADD	SP, SP, #4
0x25B6	0x4770    BX	LR
0x25B8	0x00402000  	_exec_box+0
0x25BC	0x000A2000  	__object_count+0
0x25C0	0x00442000  	_box_order+0
; end of _Process_TP_Press
_Get_Object:
;tft_test2_driver.c, 193 :: 		void Get_Object(unsigned int X, unsigned int Y) {
; Y start address is: 4 (R1)
; X start address is: 0 (R0)
0x1BB0	0xB081    SUB	SP, SP, #4
0x1BB2	0xF8CDE000  STR	LR, [SP, #0]
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
; X start address is: 0 (R0)
; Y start address is: 4 (R1)
;tft_test2_driver.c, 194 :: 		box_order           = -1;
0x1BB6	0xF64F73FF  MOVW	R3, #65535
0x1BBA	0xB21B    SXTH	R3, R3
0x1BBC	0x4A31    LDR	R2, [PC, #196]
0x1BBE	0x8013    STRH	R3, [R2, #0]
;tft_test2_driver.c, 196 :: 		for ( _object_count = 0 ; _object_count < CurrentScreen->BoxesCount ; _object_count++ ) {
0x1BC0	0x2300    MOVS	R3, #0
0x1BC2	0xB21B    SXTH	R3, R3
0x1BC4	0x4A30    LDR	R2, [PC, #192]
0x1BC6	0x8013    STRH	R3, [R2, #0]
; X end address is: 0 (R0)
; Y end address is: 4 (R1)
0x1BC8	0xFA1FF880  UXTH	R8, R0
0x1BCC	0xB28F    UXTH	R7, R1
L_Get_Object21:
; X start address is: 32 (R8)
; Y start address is: 28 (R7)
; Y start address is: 28 (R7)
; Y end address is: 28 (R7)
; X start address is: 32 (R8)
; X end address is: 32 (R8)
0x1BCE	0x4A2F    LDR	R2, [PC, #188]
0x1BD0	0x6812    LDR	R2, [R2, #0]
0x1BD2	0x3208    ADDS	R2, #8
0x1BD4	0x8813    LDRH	R3, [R2, #0]
0x1BD6	0x4A2C    LDR	R2, [PC, #176]
0x1BD8	0xF9B22000  LDRSH	R2, [R2, #0]
0x1BDC	0x429A    CMP	R2, R3
0x1BDE	0xD23C    BCS	L_Get_Object22
; Y end address is: 28 (R7)
; X end address is: 32 (R8)
;tft_test2_driver.c, 197 :: 		local_box = GetBox(_object_count);
; X start address is: 32 (R8)
; Y start address is: 28 (R7)
0x1BE0	0x4A2A    LDR	R2, [PC, #168]
0x1BE2	0x6812    LDR	R2, [R2, #0]
0x1BE4	0x320C    ADDS	R2, #12
0x1BE6	0x6813    LDR	R3, [R2, #0]
0x1BE8	0x4A27    LDR	R2, [PC, #156]
0x1BEA	0xF9B22000  LDRSH	R2, [R2, #0]
0x1BEE	0x0092    LSLS	R2, R2, #2
0x1BF0	0x189A    ADDS	R2, R3, R2
0x1BF2	0x6813    LDR	R3, [R2, #0]
0x1BF4	0x4A26    LDR	R2, [PC, #152]
0x1BF6	0x6013    STR	R3, [R2, #0]
;tft_test2_driver.c, 198 :: 		if (local_box->Active != 0) {
0x1BF8	0xF2030213  ADDW	R2, R3, #19
0x1BFC	0x7812    LDRB	R2, [R2, #0]
0x1BFE	0xB332    CBZ	R2, L_Get_Object24
;tft_test2_driver.c, 200 :: 		local_box->Width, local_box->Height) == 1) {
0x1C00	0x4E23    LDR	R6, [PC, #140]
0x1C02	0x6832    LDR	R2, [R6, #0]
0x1C04	0x320C    ADDS	R2, #12
0x1C06	0x8812    LDRH	R2, [R2, #0]
0x1C08	0xB295    UXTH	R5, R2
0x1C0A	0x4632    MOV	R2, R6
0x1C0C	0x6812    LDR	R2, [R2, #0]
0x1C0E	0x320A    ADDS	R2, #10
0x1C10	0x8812    LDRH	R2, [R2, #0]
0x1C12	0xB294    UXTH	R4, R2
;tft_test2_driver.c, 199 :: 		if (IsInsideObject(X, Y, local_box->Left, local_box->Top,
0x1C14	0x4632    MOV	R2, R6
0x1C16	0x6812    LDR	R2, [R2, #0]
0x1C18	0x3208    ADDS	R2, #8
0x1C1A	0x8812    LDRH	R2, [R2, #0]
0x1C1C	0xB293    UXTH	R3, R2
0x1C1E	0x4632    MOV	R2, R6
0x1C20	0x6812    LDR	R2, [R2, #0]
0x1C22	0x1D92    ADDS	R2, R2, #6
0x1C24	0x8812    LDRH	R2, [R2, #0]
0x1C26	0xB2B9    UXTH	R1, R7
0x1C28	0xFA1FF088  UXTH	R0, R8
;tft_test2_driver.c, 200 :: 		local_box->Width, local_box->Height) == 1) {
0x1C2C	0xB420    PUSH	(R5)
0x1C2E	0xB410    PUSH	(R4)
0x1C30	0xF7FFF8FC  BL	tft_test2_driver_IsInsideObject+0
0x1C34	0xB002    ADD	SP, SP, #8
0x1C36	0x2801    CMP	R0, #1
0x1C38	0xD109    BNE	L_Get_Object25
;tft_test2_driver.c, 201 :: 		box_order = local_box->Order;
0x1C3A	0x4C15    LDR	R4, [PC, #84]
0x1C3C	0x6822    LDR	R2, [R4, #0]
0x1C3E	0x1D12    ADDS	R2, R2, #4
0x1C40	0x7813    LDRB	R3, [R2, #0]
0x1C42	0x4A10    LDR	R2, [PC, #64]
0x1C44	0x8013    STRH	R3, [R2, #0]
;tft_test2_driver.c, 202 :: 		exec_box = local_box;
0x1C46	0x4622    MOV	R2, R4
0x1C48	0x6813    LDR	R3, [R2, #0]
0x1C4A	0x4A12    LDR	R2, [PC, #72]
0x1C4C	0x6013    STR	R3, [R2, #0]
;tft_test2_driver.c, 203 :: 		}
L_Get_Object25:
;tft_test2_driver.c, 204 :: 		}
L_Get_Object24:
;tft_test2_driver.c, 196 :: 		for ( _object_count = 0 ; _object_count < CurrentScreen->BoxesCount ; _object_count++ ) {
0x1C4E	0x4B0E    LDR	R3, [PC, #56]
0x1C50	0xF9B32000  LDRSH	R2, [R3, #0]
0x1C54	0x1C52    ADDS	R2, R2, #1
0x1C56	0x801A    STRH	R2, [R3, #0]
;tft_test2_driver.c, 205 :: 		}
; Y end address is: 28 (R7)
; X end address is: 32 (R8)
0x1C58	0xE7B9    B	L_Get_Object21
L_Get_Object22:
;tft_test2_driver.c, 207 :: 		_object_count = -1;
0x1C5A	0xF64F73FF  MOVW	R3, #65535
0x1C5E	0xB21B    SXTH	R3, R3
0x1C60	0x4A09    LDR	R2, [PC, #36]
0x1C62	0x8013    STRH	R3, [R2, #0]
;tft_test2_driver.c, 208 :: 		if (box_order >  _object_count )
0x1C64	0x4A07    LDR	R2, [PC, #28]
0x1C66	0xF9B22000  LDRSH	R2, [R2, #0]
0x1C6A	0xF1B23FFF  CMP	R2, #-1
0x1C6E	0xDD04    BLE	L_Get_Object26
;tft_test2_driver.c, 209 :: 		_object_count = box_order;
0x1C70	0x4A04    LDR	R2, [PC, #16]
0x1C72	0xF9B23000  LDRSH	R3, [R2, #0]
0x1C76	0x4A04    LDR	R2, [PC, #16]
0x1C78	0x8013    STRH	R3, [R2, #0]
L_Get_Object26:
;tft_test2_driver.c, 210 :: 		}
L_end_Get_Object:
0x1C7A	0xF8DDE000  LDR	LR, [SP, #0]
0x1C7E	0xB001    ADD	SP, SP, #4
0x1C80	0x4770    BX	LR
0x1C82	0xBF00    NOP
0x1C84	0x00442000  	_box_order+0
0x1C88	0x000A2000  	__object_count+0
0x1C8C	0x004C2000  	_CurrentScreen+0
0x1C90	0x00502000  	_local_box+0
0x1C94	0x00402000  	_exec_box+0
; end of _Get_Object
tft_test2_driver_IsInsideObject:
;tft_test2_driver.c, 128 :: 		static char IsInsideObject (unsigned int X, unsigned int Y, unsigned int Left, unsigned int Top, unsigned int Width, unsigned int Height) { // static
; Top start address is: 12 (R3)
; Left start address is: 8 (R2)
; Y start address is: 4 (R1)
; X start address is: 0 (R0)
; Top end address is: 12 (R3)
; Left end address is: 8 (R2)
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
; X start address is: 0 (R0)
; Y start address is: 4 (R1)
; Left start address is: 8 (R2)
; Top start address is: 12 (R3)
; Width start address is: 20 (R5)
0x0E2C	0xF8BD5000  LDRH	R5, [SP, #0]
; Height start address is: 24 (R6)
0x0E30	0xF8BD6004  LDRH	R6, [SP, #4]
;tft_test2_driver.c, 129 :: 		if ( (Left<= X) && (Left+ Width - 1 >= X) &&
0x0E34	0x4282    CMP	R2, R0
0x0E36	0xD80F    BHI	L_tft_test2_driver_IsInsideObject60
0x0E38	0x1954    ADDS	R4, R2, R5
0x0E3A	0xB2A4    UXTH	R4, R4
; Left end address is: 8 (R2)
; Width end address is: 20 (R5)
0x0E3C	0x1E64    SUBS	R4, R4, #1
0x0E3E	0xB2A4    UXTH	R4, R4
0x0E40	0x4284    CMP	R4, R0
0x0E42	0xD309    BCC	L_tft_test2_driver_IsInsideObject59
; X end address is: 0 (R0)
;tft_test2_driver.c, 130 :: 		(Top <= Y)  && (Top + Height - 1 >= Y) )
0x0E44	0x428B    CMP	R3, R1
0x0E46	0xD807    BHI	L_tft_test2_driver_IsInsideObject58
0x0E48	0x199C    ADDS	R4, R3, R6
0x0E4A	0xB2A4    UXTH	R4, R4
; Top end address is: 12 (R3)
; Height end address is: 24 (R6)
0x0E4C	0x1E64    SUBS	R4, R4, #1
0x0E4E	0xB2A4    UXTH	R4, R4
0x0E50	0x428C    CMP	R4, R1
0x0E52	0xD301    BCC	L_tft_test2_driver_IsInsideObject57
; Y end address is: 4 (R1)
L_tft_test2_driver_IsInsideObject56:
;tft_test2_driver.c, 131 :: 		return 1;
0x0E54	0x2001    MOVS	R0, #1
0x0E56	0xE000    B	L_end_IsInsideObject
;tft_test2_driver.c, 129 :: 		if ( (Left<= X) && (Left+ Width - 1 >= X) &&
L_tft_test2_driver_IsInsideObject60:
L_tft_test2_driver_IsInsideObject59:
;tft_test2_driver.c, 130 :: 		(Top <= Y)  && (Top + Height - 1 >= Y) )
L_tft_test2_driver_IsInsideObject58:
L_tft_test2_driver_IsInsideObject57:
;tft_test2_driver.c, 133 :: 		return 0;
0x0E58	0x2000    MOVS	R0, #0
;tft_test2_driver.c, 134 :: 		}
L_end_IsInsideObject:
0x0E5A	0x4770    BX	LR
; end of tft_test2_driver_IsInsideObject
_Process_TP_Down:
;tft_test2_driver.c, 271 :: 		void Process_TP_Down(unsigned int X, unsigned int Y) {
; Y start address is: 4 (R1)
; X start address is: 0 (R0)
0x24C8	0xB081    SUB	SP, SP, #4
0x24CA	0xF8CDE000  STR	LR, [SP, #0]
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
; X start address is: 0 (R0)
; Y start address is: 4 (R1)
;tft_test2_driver.c, 273 :: 		object_pressed      = 0;
0x24CE	0x2300    MOVS	R3, #0
0x24D0	0x4A1E    LDR	R2, [PC, #120]
0x24D2	0x7013    STRB	R3, [R2, #0]
;tft_test2_driver.c, 274 :: 		exec_box            = 0;
0x24D4	0x2300    MOVS	R3, #0
0x24D6	0x4A1E    LDR	R2, [PC, #120]
0x24D8	0x6013    STR	R3, [R2, #0]
;tft_test2_driver.c, 276 :: 		Get_Object(X, Y);
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
0x24DA	0xF7FFFB69  BL	_Get_Object+0
;tft_test2_driver.c, 278 :: 		if (_object_count != -1) {
0x24DE	0x4A1D    LDR	R2, [PC, #116]
0x24E0	0xF9B22000  LDRSH	R2, [R2, #0]
0x24E4	0xF1B23FFF  CMP	R2, #-1
0x24E8	0xD02B    BEQ	L_Process_TP_Down44
;tft_test2_driver.c, 279 :: 		if (_object_count == box_order) {
0x24EA	0x4A1B    LDR	R2, [PC, #108]
0x24EC	0xF9B23000  LDRSH	R3, [R2, #0]
0x24F0	0x4A18    LDR	R2, [PC, #96]
0x24F2	0xF9B22000  LDRSH	R2, [R2, #0]
0x24F6	0x429A    CMP	R2, R3
0x24F8	0xD123    BNE	L_Process_TP_Down45
;tft_test2_driver.c, 280 :: 		if (exec_box->Active != 0) {
0x24FA	0x4A15    LDR	R2, [PC, #84]
0x24FC	0x6812    LDR	R2, [R2, #0]
0x24FE	0x3213    ADDS	R2, #19
0x2500	0x7812    LDRB	R2, [R2, #0]
0x2502	0xB1F2    CBZ	R2, L_Process_TP_Down46
;tft_test2_driver.c, 281 :: 		if (exec_box->PressColEnabled != 0) {
0x2504	0x4A12    LDR	R2, [PC, #72]
0x2506	0x6812    LDR	R2, [R2, #0]
0x2508	0x321E    ADDS	R2, #30
0x250A	0x7812    LDRB	R2, [R2, #0]
0x250C	0xB13A    CBZ	R2, L_Process_TP_Down47
;tft_test2_driver.c, 282 :: 		object_pressed = 1;
0x250E	0x2301    MOVS	R3, #1
0x2510	0x4A0E    LDR	R2, [PC, #56]
0x2512	0x7013    STRB	R3, [R2, #0]
;tft_test2_driver.c, 283 :: 		DrawBox(exec_box);
0x2514	0x4A0E    LDR	R2, [PC, #56]
0x2516	0x6812    LDR	R2, [R2, #0]
0x2518	0x4610    MOV	R0, R2
0x251A	0xF7FFF9D1  BL	_DrawBox+0
;tft_test2_driver.c, 284 :: 		}
L_Process_TP_Down47:
;tft_test2_driver.c, 285 :: 		PressedObject = (void *)exec_box;
0x251E	0x4C0C    LDR	R4, [PC, #48]
0x2520	0x6823    LDR	R3, [R4, #0]
0x2522	0x4A0E    LDR	R2, [PC, #56]
0x2524	0x6013    STR	R3, [R2, #0]
;tft_test2_driver.c, 286 :: 		PressedObjectType = 6;
0x2526	0x2306    MOVS	R3, #6
0x2528	0xB21B    SXTH	R3, R3
0x252A	0x4A0D    LDR	R2, [PC, #52]
0x252C	0x8013    STRH	R3, [R2, #0]
;tft_test2_driver.c, 287 :: 		if (exec_box->OnDownPtr != 0) {
0x252E	0x6824    LDR	R4, [R4, #0]
0x2530	0x3428    ADDS	R4, #40
0x2532	0x6824    LDR	R4, [R4, #0]
0x2534	0xB12C    CBZ	R4, L_Process_TP_Down48
;tft_test2_driver.c, 288 :: 		exec_box->OnDownPtr();
0x2536	0x4C06    LDR	R4, [PC, #24]
0x2538	0x6824    LDR	R4, [R4, #0]
0x253A	0x3428    ADDS	R4, #40
0x253C	0x6822    LDR	R2, [R4, #0]
0x253E	0x4790    BLX	R2
;tft_test2_driver.c, 289 :: 		return;
0x2540	0xE7FF    B	L_end_Process_TP_Down
;tft_test2_driver.c, 290 :: 		}
L_Process_TP_Down48:
;tft_test2_driver.c, 291 :: 		}
L_Process_TP_Down46:
;tft_test2_driver.c, 292 :: 		}
L_Process_TP_Down45:
;tft_test2_driver.c, 294 :: 		}
L_Process_TP_Down44:
;tft_test2_driver.c, 295 :: 		}
L_end_Process_TP_Down:
0x2542	0xF8DDE000  LDR	LR, [SP, #0]
0x2546	0xB001    ADD	SP, SP, #4
0x2548	0x4770    BX	LR
0x254A	0xBF00    NOP
0x254C	0x00092000  	_object_pressed+0
0x2550	0x00402000  	_exec_box+0
0x2554	0x000A2000  	__object_count+0
0x2558	0x00442000  	_box_order+0
0x255C	0x00482000  	_PressedObject+0
0x2560	0x00462000  	_PressedObjectType+0
; end of _Process_TP_Down
_Process_TP_Up:
;tft_test2_driver.c, 231 :: 		void Process_TP_Up(unsigned int X, unsigned int Y) {
; Y start address is: 4 (R1)
; X start address is: 0 (R0)
0x25C4	0xB083    SUB	SP, SP, #12
0x25C6	0xF8CDE000  STR	LR, [SP, #0]
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
; X start address is: 0 (R0)
; Y start address is: 4 (R1)
;tft_test2_driver.c, 233 :: 		switch (PressedObjectType) {
0x25CA	0xE021    B	L_Process_TP_Up31
;tft_test2_driver.c, 235 :: 		case 6: {
L_Process_TP_Up33:
;tft_test2_driver.c, 236 :: 		if (PressedObject != 0) {
0x25CC	0x4A35    LDR	R2, [PC, #212]
0x25CE	0x6812    LDR	R2, [R2, #0]
0x25D0	0xB1EA    CBZ	R2, L_Process_TP_Up34
;tft_test2_driver.c, 237 :: 		exec_box = (TBox*)PressedObject;
0x25D2	0x4C34    LDR	R4, [PC, #208]
0x25D4	0x6823    LDR	R3, [R4, #0]
0x25D6	0x4A34    LDR	R2, [PC, #208]
0x25D8	0x6013    STR	R3, [R2, #0]
;tft_test2_driver.c, 238 :: 		if ((exec_box->PressColEnabled != 0) && (exec_box->OwnerScreen == CurrentScreen)) {
0x25DA	0x4622    MOV	R2, R4
0x25DC	0x6812    LDR	R2, [R2, #0]
0x25DE	0x321E    ADDS	R2, #30
0x25E0	0x7812    LDRB	R2, [R2, #0]
0x25E2	0xB19A    CBZ	R2, L__Process_TP_Up66
0x25E4	0x4A30    LDR	R2, [PC, #192]
0x25E6	0x6812    LDR	R2, [R2, #0]
0x25E8	0x6813    LDR	R3, [R2, #0]
0x25EA	0x4A30    LDR	R2, [PC, #192]
0x25EC	0x6812    LDR	R2, [R2, #0]
0x25EE	0x4293    CMP	R3, R2
0x25F0	0xD10C    BNE	L__Process_TP_Up65
L__Process_TP_Up64:
;tft_test2_driver.c, 239 :: 		DrawBox(exec_box);
0x25F2	0x4A2D    LDR	R2, [PC, #180]
0x25F4	0x6812    LDR	R2, [R2, #0]
0x25F6	0xF8AD1004  STRH	R1, [SP, #4]
0x25FA	0xF8AD0008  STRH	R0, [SP, #8]
0x25FE	0x4610    MOV	R0, R2
0x2600	0xF7FFF95E  BL	_DrawBox+0
0x2604	0xF8BD0008  LDRH	R0, [SP, #8]
0x2608	0xF8BD1004  LDRH	R1, [SP, #4]
;tft_test2_driver.c, 238 :: 		if ((exec_box->PressColEnabled != 0) && (exec_box->OwnerScreen == CurrentScreen)) {
L__Process_TP_Up66:
L__Process_TP_Up65:
;tft_test2_driver.c, 241 :: 		break;
0x260C	0xE005    B	L_Process_TP_Up32
;tft_test2_driver.c, 242 :: 		}
L_Process_TP_Up34:
;tft_test2_driver.c, 243 :: 		break;
0x260E	0xE004    B	L_Process_TP_Up32
;tft_test2_driver.c, 245 :: 		}
L_Process_TP_Up31:
0x2610	0x4A27    LDR	R2, [PC, #156]
0x2612	0xF9B22000  LDRSH	R2, [R2, #0]
0x2616	0x2A06    CMP	R2, #6
0x2618	0xD0D8    BEQ	L_Process_TP_Up33
L_Process_TP_Up32:
;tft_test2_driver.c, 248 :: 		Get_Object(X, Y);
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
0x261A	0xF7FFFAC9  BL	_Get_Object+0
;tft_test2_driver.c, 251 :: 		if (_object_count != -1) {
0x261E	0x4A25    LDR	R2, [PC, #148]
0x2620	0xF9B22000  LDRSH	R2, [R2, #0]
0x2624	0xF1B23FFF  CMP	R2, #-1
0x2628	0xD030    BEQ	L_Process_TP_Up38
;tft_test2_driver.c, 253 :: 		if (_object_count == box_order) {
0x262A	0x4A23    LDR	R2, [PC, #140]
0x262C	0xF9B23000  LDRSH	R3, [R2, #0]
0x2630	0x4A20    LDR	R2, [PC, #128]
0x2632	0xF9B22000  LDRSH	R2, [R2, #0]
0x2636	0x429A    CMP	R2, R3
0x2638	0xD128    BNE	L_Process_TP_Up39
;tft_test2_driver.c, 254 :: 		if (exec_box->Active != 0) {
0x263A	0x4A1B    LDR	R2, [PC, #108]
0x263C	0x6812    LDR	R2, [R2, #0]
0x263E	0x3213    ADDS	R2, #19
0x2640	0x7812    LDRB	R2, [R2, #0]
0x2642	0x2A00    CMP	R2, #0
0x2644	0xD022    BEQ	L_Process_TP_Up40
;tft_test2_driver.c, 255 :: 		if (exec_box->OnUpPtr != 0)
0x2646	0x4C18    LDR	R4, [PC, #96]
0x2648	0x6824    LDR	R4, [R4, #0]
0x264A	0x3424    ADDS	R4, #36
0x264C	0x6824    LDR	R4, [R4, #0]
0x264E	0xB124    CBZ	R4, L_Process_TP_Up41
;tft_test2_driver.c, 256 :: 		exec_box->OnUpPtr();
0x2650	0x4C15    LDR	R4, [PC, #84]
0x2652	0x6824    LDR	R4, [R4, #0]
0x2654	0x3424    ADDS	R4, #36
0x2656	0x6822    LDR	R2, [R4, #0]
0x2658	0x4790    BLX	R2
L_Process_TP_Up41:
;tft_test2_driver.c, 257 :: 		if (PressedObject == (void *)exec_box)
0x265A	0x4A13    LDR	R2, [PC, #76]
0x265C	0x6813    LDR	R3, [R2, #0]
0x265E	0x4A11    LDR	R2, [PC, #68]
0x2660	0x6812    LDR	R2, [R2, #0]
0x2662	0x429A    CMP	R2, R3
0x2664	0xD109    BNE	L_Process_TP_Up42
;tft_test2_driver.c, 258 :: 		if (exec_box->OnClickPtr != 0)
0x2666	0x4C10    LDR	R4, [PC, #64]
0x2668	0x6824    LDR	R4, [R4, #0]
0x266A	0x342C    ADDS	R4, #44
0x266C	0x6824    LDR	R4, [R4, #0]
0x266E	0xB124    CBZ	R4, L_Process_TP_Up43
;tft_test2_driver.c, 259 :: 		exec_box->OnClickPtr();
0x2670	0x4C0D    LDR	R4, [PC, #52]
0x2672	0x6824    LDR	R4, [R4, #0]
0x2674	0x342C    ADDS	R4, #44
0x2676	0x6822    LDR	R2, [R4, #0]
0x2678	0x4790    BLX	R2
L_Process_TP_Up43:
L_Process_TP_Up42:
;tft_test2_driver.c, 260 :: 		PressedObject = 0;
0x267A	0x2300    MOVS	R3, #0
0x267C	0x4A09    LDR	R2, [PC, #36]
0x267E	0x6013    STR	R3, [R2, #0]
;tft_test2_driver.c, 261 :: 		PressedObjectType = -1;
0x2680	0xF64F73FF  MOVW	R3, #65535
0x2684	0xB21B    SXTH	R3, R3
0x2686	0x4A0A    LDR	R2, [PC, #40]
0x2688	0x8013    STRH	R3, [R2, #0]
;tft_test2_driver.c, 262 :: 		return;
0x268A	0xE007    B	L_end_Process_TP_Up
;tft_test2_driver.c, 263 :: 		}
L_Process_TP_Up40:
;tft_test2_driver.c, 264 :: 		}
L_Process_TP_Up39:
;tft_test2_driver.c, 266 :: 		}
L_Process_TP_Up38:
;tft_test2_driver.c, 267 :: 		PressedObject = 0;
0x268C	0x2300    MOVS	R3, #0
0x268E	0x4A05    LDR	R2, [PC, #20]
0x2690	0x6013    STR	R3, [R2, #0]
;tft_test2_driver.c, 268 :: 		PressedObjectType = -1;
0x2692	0xF64F73FF  MOVW	R3, #65535
0x2696	0xB21B    SXTH	R3, R3
0x2698	0x4A05    LDR	R2, [PC, #20]
0x269A	0x8013    STRH	R3, [R2, #0]
;tft_test2_driver.c, 269 :: 		}
L_end_Process_TP_Up:
0x269C	0xF8DDE000  LDR	LR, [SP, #0]
0x26A0	0xB003    ADD	SP, SP, #12
0x26A2	0x4770    BX	LR
0x26A4	0x00482000  	_PressedObject+0
0x26A8	0x00402000  	_exec_box+0
0x26AC	0x004C2000  	_CurrentScreen+0
0x26B0	0x00462000  	_PressedObjectType+0
0x26B4	0x000A2000  	__object_count+0
0x26B8	0x00442000  	_box_order+0
; end of _Process_TP_Up
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x2F9C	0xB081    SUB	SP, SP, #4
0x2F9E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x2FA2	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x2FA4	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x2FA6	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x2FA8	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x2FAA	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x2FAE	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x2FB0	0x484A    LDR	R0, [PC, #296]
0x2FB2	0x1840    ADDS	R0, R0, R1
0x2FB4	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x2FB6	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x2FBA	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x2FBC	0xF64B3080  MOVW	R0, #48000
0x2FC0	0x4281    CMP	R1, R0
0x2FC2	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x2FC4	0x4846    LDR	R0, [PC, #280]
0x2FC6	0x6800    LDR	R0, [R0, #0]
0x2FC8	0xF0400102  ORR	R1, R0, #2
0x2FCC	0x4844    LDR	R0, [PC, #272]
0x2FCE	0x6001    STR	R1, [R0, #0]
0x2FD0	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x2FD2	0xF64550C0  MOVW	R0, #24000
0x2FD6	0x4285    CMP	R5, R0
0x2FD8	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x2FDA	0x4841    LDR	R0, [PC, #260]
0x2FDC	0x6800    LDR	R0, [R0, #0]
0x2FDE	0xF0400101  ORR	R1, R0, #1
0x2FE2	0x483F    LDR	R0, [PC, #252]
0x2FE4	0x6001    STR	R1, [R0, #0]
0x2FE6	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x2FE8	0x483D    LDR	R0, [PC, #244]
0x2FEA	0x6801    LDR	R1, [R0, #0]
0x2FEC	0xF06F0007  MVN	R0, #7
0x2FF0	0x4001    ANDS	R1, R0
0x2FF2	0x483B    LDR	R0, [PC, #236]
0x2FF4	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x2FF6	0xF7FFFE67  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x2FFA	0x483A    LDR	R0, [PC, #232]
0x2FFC	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x2FFE	0x483A    LDR	R0, [PC, #232]
0x3000	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x3002	0x483A    LDR	R0, [PC, #232]
0x3004	0xEA020100  AND	R1, R2, R0, LSL #0
0x3008	0x4839    LDR	R0, [PC, #228]
0x300A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x300C	0xF0020001  AND	R0, R2, #1
0x3010	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x3012	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3014	0x4836    LDR	R0, [PC, #216]
0x3016	0x6800    LDR	R0, [R0, #0]
0x3018	0xF0000002  AND	R0, R0, #2
0x301C	0x2800    CMP	R0, #0
0x301E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x3020	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x3022	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x3024	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3026	0xF4023080  AND	R0, R2, #65536
0x302A	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x302C	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x302E	0x4830    LDR	R0, [PC, #192]
0x3030	0x6800    LDR	R0, [R0, #0]
0x3032	0xF4003000  AND	R0, R0, #131072
0x3036	0x2800    CMP	R0, #0
0x3038	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x303A	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x303C	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x303E	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x3040	0xF0025080  AND	R0, R2, #268435456
0x3044	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x3046	0x482A    LDR	R0, [PC, #168]
0x3048	0x6800    LDR	R0, [R0, #0]
0x304A	0xF0405180  ORR	R1, R0, #268435456
0x304E	0x4828    LDR	R0, [PC, #160]
0x3050	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x3052	0x4827    LDR	R0, [PC, #156]
0x3054	0x6800    LDR	R0, [R0, #0]
0x3056	0xF0005000  AND	R0, R0, #536870912
0x305A	0x2800    CMP	R0, #0
0x305C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x305E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x3060	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x3062	0xF0026080  AND	R0, R2, #67108864
0x3066	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x3068	0x4821    LDR	R0, [PC, #132]
0x306A	0x6800    LDR	R0, [R0, #0]
0x306C	0xF0406180  ORR	R1, R0, #67108864
0x3070	0x481F    LDR	R0, [PC, #124]
0x3072	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x3074	0x4611    MOV	R1, R2
0x3076	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x3078	0x481D    LDR	R0, [PC, #116]
0x307A	0x6800    LDR	R0, [R0, #0]
0x307C	0xF0006000  AND	R0, R0, #134217728
0x3080	0x2800    CMP	R0, #0
0x3082	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x3084	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x3086	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x3088	0x4611    MOV	R1, R2
0x308A	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x308C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x3090	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x3092	0x4817    LDR	R0, [PC, #92]
0x3094	0x6800    LDR	R0, [R0, #0]
0x3096	0xF0407180  ORR	R1, R0, #16777216
0x309A	0x4815    LDR	R0, [PC, #84]
0x309C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x309E	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x30A0	0x4813    LDR	R0, [PC, #76]
0x30A2	0x6800    LDR	R0, [R0, #0]
0x30A4	0xF0007000  AND	R0, R0, #33554432
0x30A8	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x30AA	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x30AC	0x460A    MOV	R2, R1
0x30AE	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x30B0	0x480C    LDR	R0, [PC, #48]
0x30B2	0x6800    LDR	R0, [R0, #0]
0x30B4	0xF000010C  AND	R1, R0, #12
0x30B8	0x0090    LSLS	R0, R2, #2
0x30BA	0xF000000C  AND	R0, R0, #12
0x30BE	0x4281    CMP	R1, R0
0x30C0	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x30C2	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x30C4	0xF8DDE000  LDR	LR, [SP, #0]
0x30C8	0xB001    ADD	SP, SP, #4
0x30CA	0x4770    BX	LR
0x30CC	0x00810501  	#83951745
0x30D0	0x8402001D  	#1934338
0x30D4	0x06440001  	#67140
0x30D8	0x19400001  	#72000
0x30DC	0x30F40000  	__Lib_System_105_107_APBAHBPrescTable+0
0x30E0	0x20004002  	FLASH_ACR+0
0x30E4	0x10044002  	RCC_CFGR+0
0x30E8	0x102C4002  	RCC_CFGR2+0
0x30EC	0xFFFF000F  	#1048575
0x30F0	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x2CC8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x2CCA	0x4815    LDR	R0, [PC, #84]
0x2CCC	0x6800    LDR	R0, [R0, #0]
0x2CCE	0xF0400101  ORR	R1, R0, #1
0x2CD2	0x4813    LDR	R0, [PC, #76]
0x2CD4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x2CD6	0x4913    LDR	R1, [PC, #76]
0x2CD8	0x4813    LDR	R0, [PC, #76]
0x2CDA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x2CDC	0x4810    LDR	R0, [PC, #64]
0x2CDE	0x6801    LDR	R1, [R0, #0]
0x2CE0	0x4812    LDR	R0, [PC, #72]
0x2CE2	0x4001    ANDS	R1, R0
0x2CE4	0x480E    LDR	R0, [PC, #56]
0x2CE6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x2CE8	0x480D    LDR	R0, [PC, #52]
0x2CEA	0x6801    LDR	R1, [R0, #0]
0x2CEC	0xF46F2080  MVN	R0, #262144
0x2CF0	0x4001    ANDS	R1, R0
0x2CF2	0x480B    LDR	R0, [PC, #44]
0x2CF4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x2CF6	0x480C    LDR	R0, [PC, #48]
0x2CF8	0x6801    LDR	R1, [R0, #0]
0x2CFA	0xF46F00FE  MVN	R0, #8323072
0x2CFE	0x4001    ANDS	R1, R0
0x2D00	0x4809    LDR	R0, [PC, #36]
0x2D02	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x2D04	0x4806    LDR	R0, [PC, #24]
0x2D06	0x6801    LDR	R1, [R0, #0]
0x2D08	0xF06F50A0  MVN	R0, #335544320
0x2D0C	0x4001    ANDS	R1, R0
0x2D0E	0x4804    LDR	R0, [PC, #16]
0x2D10	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x2D12	0xF04F0100  MOV	R1, #0
0x2D16	0x4806    LDR	R0, [PC, #24]
0x2D18	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x2D1A	0xB001    ADD	SP, SP, #4
0x2D1C	0x4770    BX	LR
0x2D1E	0xBF00    NOP
0x2D20	0x10004002  	RCC_CR+0
0x2D24	0x0000F0FF  	#-251723776
0x2D28	0x10044002  	RCC_CFGR+0
0x2D2C	0xFFFFFEF6  	#-17367041
0x2D30	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x2E60	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x2E62	0x4902    LDR	R1, [PC, #8]
0x2E64	0x4802    LDR	R0, [PC, #8]
0x2E66	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x2E68	0xB001    ADD	SP, SP, #4
0x2E6A	0x4770    BX	LR
0x2E6C	0x19400001  	#72000
0x2E70	0x00742000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x2E58	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x2E5A	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x2E5C	0xB001    ADD	SP, SP, #4
0x2E5E	0x4770    BX	LR
; end of ___GenExcept
0x3110	0xB500    PUSH	(R14)
0x3112	0xF8DFB014  LDR	R11, [PC, #20]
0x3116	0xF8DFA014  LDR	R10, [PC, #20]
0x311A	0xF8DFC014  LDR	R12, [PC, #20]
0x311E	0xF7FFFE09  BL	11572
0x3122	0xBD00    POP	(R15)
0x3124	0x4770    BX	LR
0x3126	0xBF00    NOP
0x3128	0x00002000  	#536870912
0x312C	0x00092000  	#536870921
0x3130	0x31040000  	#12548
0x3190	0xB500    PUSH	(R14)
0x3192	0xF8DFB010  LDR	R11, [PC, #16]
0x3196	0xF8DFA010  LDR	R10, [PC, #16]
0x319A	0xF7FFFE3F  BL	11804
0x319E	0xBD00    POP	(R15)
0x31A0	0x4770    BX	LR
0x31A2	0xBF00    NOP
0x31A4	0x00002000  	#536870912
0x31A8	0x00B42000  	#536871092
;tft_test2_driver.c,92 :: _Screen1_Boxes [4]
0x07BC	0x2000000C ;_Screen1_Boxes+0
; end of _Screen1_Boxes
;__Lib_System_105_107.c,388 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x30F4	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x30F8	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x30FC	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x3100	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;,0 :: _initBlock_2 [2]
; Containing: ?ICS__Lib_TFT___no_acceleration [1]
;             ?ICS__Lib_TFT___SSD1963_controller [1]
0x3104	0x0000 ;_initBlock_2+0 : ?ICS__Lib_TFT___no_acceleration at 0x3104 : ?ICS__Lib_TFT___SSD1963_controller at 0x3105
; end of _initBlock_2
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x3106	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x3108	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_5 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
;             ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
0x310A	0x0000 ;_initBlock_5+0 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x310A : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x310B
; end of _initBlock_5
;__Lib_TouchPanel_TFT.c,0 :: ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 [1]
0x310C	0x00 ;?ICS__Lib_TouchPanel_TFT__TP_Rotate_180+0
; end of ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [26]    _TFT_Color16bitToRGB
0x016C      [36]    _TFT_RGBToColor16bit
0x0190      [24]    __Lib_TFT_Defs_Write_to_Port
0x01A8     [136]    _TFT_Dot
0x0230      [24]    _Delay_1us
0x0248     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x030C      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x0338      [52]    __Lib_TFT_Defs_Read_From_Port
0x036C      [80]    _TFT_SSD1963YT_8bit_Write_Command
0x03BC      [52]    _TFT_Set_Index
0x03F0      [52]    _TFT_Write_Command
0x0424      [80]    _TFT_SSD1963_8bit_Set_Index
0x0474     [192]    _TFT_GetCurrentColor
0x0534     [244]    _TFT_V_Line
0x0628     [404]    _TFT_H_Line
0x07C0      [24]    _Delay_5ms
0x07D8      [24]    _Delay_10ms
0x07F0      [24]    _Delay_100ms
0x0808      [12]    _Is_TFT_Rotated_180
0x0814     [140]    _GPIO_Clk_Enable
0x08A0     [296]    __Lib_ADC_12_32F10x_16ch_ADCx_Init
0x09C8      [24]    _GPIO_Analog_Input
0x09E0      [24]    _Delay_50us
0x09F8     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x0D0C     [288]    _ADC_Set_Input_Channel
0x0E2C      [48]    tft_test2_driver_IsInsideObject
0x0E5C     [620]    _TFT_Rectangle
0x10C8     [500]    _GPIO_Config
0x12BC     [150]    __Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample
0x1354     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x1728     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x17CC      [24]    _TFT_Set_Pen
0x17E4      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x1814      [64]    _TFT_Set_Brush
0x1854      [24]    _TFT_Move_Cursor
0x186C      [16]    _Is_TFT_Set
0x187C      [52]    _ADC1_Init
0x18B0      [16]    __Lib_TFT_Is_SSD1963_Set
0x18C0     [256]    _DrawBox
0x19C0     [104]    _TFT_Set_Address_ILI9340
0x1A28      [44]    _TFT_16bit_Write_Data
0x1A54      [92]    _TFT_Write_Data
0x1AB0      [96]    _TFT_SSD1963_8bit_Write_Data
0x1B10      [28]    _ADC2_Get_Sample
0x1B2C      [28]    _ADC1_Get_Sample
0x1B48      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetY
0x1B88      [38]    __Lib_TouchPanel_TFT_Delay_300us
0x1BB0     [232]    _Get_Object
0x1C98      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetX
0x1CD8     [236]    _TP_TFT_Init
0x1DC4     [220]    _TFT_Init_ILI9341_8bit
0x1EA0     [328]    _TFT_Set_Address_SSD1963II
0x1FE8      [16]    _TP_TFT_Set_ADC_Threshold
0x1FF8      [16]    _TP_TFT_Set_Default_Mode
0x2008      [28]    _TFT_Set_Default_Mode
0x2028      [48]    _Init_ADC
0x2058      [28]    _GPIO_Digital_Output
0x2074     [360]    _TFT_Set_Address_SSD1963I
0x21DC     [104]    _TFT_Set_Address_R61526
0x2244     [212]    _TFT_Set_Address_HX8352A
0x2318     [104]    _TFT_Set_Address_ILI9342
0x2380     [104]    _TFT_Set_Address_ILI9481
0x23E8     [104]    _TFT_Set_Address_SST7715R
0x2450     [120]    _TFT_Set_Address
0x24C8     [156]    _Process_TP_Down
0x2564      [96]    _Process_TP_Press
0x25C4     [248]    _Process_TP_Up
0x26BC     [560]    _TP_TFT_Get_Coordinates
0x28EC      [48]    _Init_MCU
0x291C     [260]    tft_test2_driver_InitializeObjects
0x2A20     [316]    _DrawScreen
0x2B5C     [144]    _TFT_Fill_Screen
0x2BEC      [88]    tft_test2_driver_InitializeTouchPanel
0x2C44     [132]    _TP_TFT_Press_Detect
0x2CC8     [108]    __Lib_System_105_107_SystemClockSetDefault
0x2D34      [20]    ___CC2DW
0x2D48     [104]    _Start_TP
0x2DB0     [108]    _Check_TP
0x2E1C      [58]    ___FillZeros
0x2E58       [8]    ___GenExcept
0x2E60      [20]    __Lib_System_105_107_InitialSetUpFosc
0x2E78     [292]    _main
0x2F9C     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    __Lib_TFT___no_acceleration
0x20000001       [1]    __Lib_TFT___SSD1963_controller
0x20000002       [2]    __Lib_TFT_Ptr_Set
0x20000004       [2]    __Lib_TFT_Defs___controller
0x20000006       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x20000007       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000008       [1]    __Lib_TouchPanel_TFT__TP_Rotate_180
0x20000009       [1]    _object_pressed
0x2000000A       [2]    __object_count
0x2000000C      [52]    _Box1
0x20000040       [4]    _exec_box
0x20000044       [2]    _box_order
0x20000046       [2]    _PressedObjectType
0x20000048       [4]    _PressedObject
0x2000004C       [4]    _CurrentScreen
0x20000050       [4]    _local_box
0x20000054       [2]    _display_width
0x20000056       [2]    _display_height
0x20000058      [16]    _Screen1
0x20000068       [2]    _Xcoord
0x2000006A       [2]    _Ycoord
0x2000006C       [1]    _PenDown
0x2000006D       [1]    __Lib_TFT_PenWidth
0x2000006E       [2]    _TFT_DISP_WIDTH
0x20000070       [4]    _ADC_Get_Sample_Ptr
0x20000074       [4]    ___System_CLOCK_IN_KHZ
0x20000078       [2]    _TFT_DISP_HEIGHT
0x2000007A       [2]    __Lib_TFT_PenColor
0x2000007C       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000080       [4]    _TFT_Set_Address_Ptr
0x20000084       [4]    _TFT_Write_Data_Ptr
0x20000088       [1]    __Lib_TFT_BrushEnabled
0x20000089       [1]    __Lib_TFT_GradientEnabled
0x2000008A       [1]    __Lib_TFT_GradientOrientation
0x2000008B       [1]    _ExternalFontSet
0x2000008C       [2]    __Lib_TFT_GradColorFrom
0x2000008E       [2]    __Lib_TFT_GradColorTo
0x20000090       [2]    __Lib_TFT_BrushColor
0x20000092       [2]    __Lib_TFT_x_cord
0x20000094       [2]    __Lib_TFT_y_cord
0x20000096       [2]    __Lib_TouchPanel_TFT_ADC_THRESHOLD
0x20000098       [4]    _TFT_Set_Index_Ptr
0x2000009C       [4]    _TFT_Write_Command_Ptr
0x200000A0       [2]    __Lib_TouchPanel_TFT_DISP_WIDTH
0x200000A2       [2]    __Lib_TouchPanel_TFT_DISP_HEIGHT
0x200000A4       [1]    __Lib_TouchPanel_TFT_ReadX_ChannelNo
0x200000A5       [1]    __Lib_TouchPanel_TFT_ReadY_ChannelNo
0x200000A6       [2]    __Lib_TouchPanel_TFT_x_coord_old
0x200000A8       [2]    __Lib_TouchPanel_TFT_y_coord_old
0x200000AA       [2]    __Lib_TouchPanel_TFT_CAL_X_MIN
0x200000AC       [2]    __Lib_TouchPanel_TFT_CAL_Y_MIN
0x200000AE       [2]    __Lib_TouchPanel_TFT_CAL_X_MAX
0x200000B0       [2]    __Lib_TouchPanel_TFT_CAL_Y_MAX
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x07BC       [4]    _Screen1_Boxes
0x30F4      [16]    __Lib_System_105_107_APBAHBPrescTable
0x3104       [1]    ?ICS__Lib_TFT___no_acceleration
0x3105       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x3106       [2]    ?ICS__Lib_TFT_Ptr_Set
0x3108       [2]    ?ICS__Lib_TFT_Defs___controller
0x310A       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x310B       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x310C       [1]    ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
