-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Sat Jul 30 21:40:35 2022
-- Host        : 51-0460864-H1 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ip/design_2_sw_compute_0_0/design_2_sw_compute_0_0_sim_netlist.vhdl
-- Design      : design_2_sw_compute_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_acc_RAM_AUTO_1R1W is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    acc_ce1 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_acc_RAM_AUTO_1R1W : entity is "sw_compute_acc_RAM_AUTO_1R1W";
end design_2_sw_compute_0_0_sw_compute_acc_RAM_AUTO_1R1W;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_acc_RAM_AUTO_1R1W is
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4000;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/acc_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 12) => B"1111",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 12) => B"1111",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => D(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => acc_ce1,
      ENBWREN => ram_reg_0,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
ram_reg_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \ap_CS_fsm_reg[10]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_control_s_axi is
  port (
    interrupt : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_out_r_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \int_im_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_control_s_axi : entity is "sw_compute_control_s_axi";
end design_2_sw_compute_0_0_sw_compute_control_s_axi;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_4\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_4\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_4\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_4\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_4\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_4 : STD_LOGIC;
  signal auto_restart_status_reg_n_4 : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal im : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_4 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_4 : STD_LOGIC;
  signal int_auto_restart_i_1_n_4 : STD_LOGIC;
  signal int_auto_restart_i_2_n_4 : STD_LOGIC;
  signal int_gie_i_1_n_4 : STD_LOGIC;
  signal int_gie_i_2_n_4 : STD_LOGIC;
  signal int_gie_reg_n_4 : STD_LOGIC;
  signal int_ier : STD_LOGIC;
  signal \int_ier[0]_i_1_n_4\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_4\ : STD_LOGIC;
  signal \int_ier_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_4_[1]\ : STD_LOGIC;
  signal \int_im[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_im[31]_i_3_n_4\ : STD_LOGIC;
  signal \int_im[63]_i_1_n_4\ : STD_LOGIC;
  signal int_im_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_im_reg04_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^int_im_reg[63]_0\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal int_interrupt0 : STD_LOGIC;
  signal \int_isr[0]_i_1_n_4\ : STD_LOGIC;
  signal \int_isr[0]_i_2_n_4\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_4\ : STD_LOGIC;
  signal \int_out_r[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_out_r[63]_i_1_n_4\ : STD_LOGIC;
  signal \int_out_r[63]_i_3_n_4\ : STD_LOGIC;
  signal int_out_r_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_out_r_reg01_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^int_out_r_reg[63]_0\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal int_task_ap_done : STD_LOGIC;
  signal int_task_ap_done_i_1_n_4 : STD_LOGIC;
  signal int_task_ap_done_i_2_n_4 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal out_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_4_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rdata[0]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_4\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair6";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of auto_restart_status_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_im[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_im[10]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_im[11]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_im[12]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_im[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_im[14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_im[15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_im[16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_im[17]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_im[18]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_im[19]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_im[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_im[20]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_im[21]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_im[22]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_im[23]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_im[24]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_im[25]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_im[26]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_im[27]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_im[28]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_im[29]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_im[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_im[30]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_im[31]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_im[31]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_im[32]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_im[33]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_im[34]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_im[35]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_im[36]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_im[37]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_im[38]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_im[39]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_im[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_im[40]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_im[41]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_im[42]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_im[43]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_im[44]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_im[45]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_im[46]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_im[47]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_im[48]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_im[49]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_im[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_im[50]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_im[51]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_im[52]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_im[53]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_im[54]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_im[55]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_im[56]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_im[57]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_im[58]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_im[59]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_im[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_im[60]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_im[61]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_im[62]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_im[63]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_im[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_im[7]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_im[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_im[9]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_out_r[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_out_r[10]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_out_r[11]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_out_r[12]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_out_r[13]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_out_r[14]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_out_r[15]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_out_r[16]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_out_r[17]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_out_r[18]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_out_r[19]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_out_r[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_out_r[20]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_out_r[21]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_out_r[22]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_out_r[23]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_out_r[24]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_out_r[25]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_out_r[26]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_out_r[27]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_out_r[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_out_r[29]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_out_r[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_out_r[30]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_out_r[31]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_out_r[32]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_out_r[33]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_out_r[34]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_out_r[35]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_out_r[36]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_out_r[37]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_out_r[38]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_out_r[39]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_out_r[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_out_r[40]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_out_r[41]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_out_r[42]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_out_r[43]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_out_r[44]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_out_r[45]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_out_r[46]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_out_r[47]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_out_r[48]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_out_r[49]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_out_r[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_out_r[50]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_out_r[51]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_out_r[52]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_out_r[53]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_out_r[54]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_out_r[55]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_out_r[56]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_out_r[57]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_out_r[58]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_out_r[59]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_out_r[5]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_out_r[60]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_out_r[61]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_out_r[62]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_out_r[63]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_out_r[63]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_out_r[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_out_r[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_out_r[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_out_r[9]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rdata[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdata[1]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[9]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdata[9]_i_3\ : label is "soft_lutpair4";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  \int_im_reg[63]_0\(61 downto 0) <= \^int_im_reg[63]_0\(61 downto 0);
  \int_out_r_reg[63]_0\(61 downto 0) <= \^int_out_r_reg[63]_0\(61 downto 0);
  interrupt <= \^interrupt\;
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_control_RREADY,
      I1 => \^s_axi_control_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_4\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_4\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_4\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_4\,
      Q => \^s_axi_control_rvalid\,
      R => SR(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF272227"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^s_axi_control_bvalid\,
      I4 => s_axi_control_BREADY,
      O => \FSM_onehot_wstate[1]_i_1_n_4\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_4\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_BREADY,
      I3 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_4\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_4\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_4\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_4\,
      Q => \^s_axi_control_bvalid\,
      R => SR(0)
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => ap_done,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      O => D(1)
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => p_4_in(7),
      I1 => ap_start,
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_4,
      O => auto_restart_status_i_1_n_4
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_4,
      Q => auto_restart_status_reg_n_4,
      R => SR(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_4_in(2),
      R => SR(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFEF00FF0000"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(2),
      I2 => \int_isr[0]_i_2_n_4\,
      I3 => p_4_in(7),
      I4 => ap_done,
      I5 => int_ap_ready,
      O => int_ap_ready_i_1_n_4
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_4,
      Q => int_ap_ready,
      R => SR(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_4_in(7),
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => ap_start,
      O => int_ap_start_i_1_n_4
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \int_im[31]_i_3_n_4\,
      I2 => s_axi_control_WSTRB(0),
      I3 => \waddr_reg_n_4_[3]\,
      I4 => \waddr_reg_n_4_[4]\,
      I5 => \waddr_reg_n_4_[2]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_4,
      Q => ap_start,
      R => SR(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => int_auto_restart_i_2_n_4,
      I2 => p_4_in(7),
      O => int_auto_restart_i_1_n_4
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \waddr_reg_n_4_[2]\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \waddr_reg_n_4_[3]\,
      I3 => s_axi_control_WSTRB(0),
      I4 => \int_im[31]_i_3_n_4\,
      O => int_auto_restart_i_2_n_4
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_4,
      Q => p_4_in(7),
      R => SR(0)
    );
int_gie_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_4_[2]\,
      I2 => int_gie_i_2_n_4,
      I3 => int_gie_reg_n_4,
      O => int_gie_i_1_n_4
    );
int_gie_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \int_im[31]_i_3_n_4\,
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_4_[3]\,
      I3 => \waddr_reg_n_4_[4]\,
      O => int_gie_i_2_n_4
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_4,
      Q => int_gie_reg_n_4,
      R => SR(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_ier,
      I2 => \int_ier_reg_n_4_[0]\,
      O => \int_ier[0]_i_1_n_4\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_ier,
      I2 => \int_ier_reg_n_4_[1]\,
      O => \int_ier[1]_i_1_n_4\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \int_im[31]_i_3_n_4\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \waddr_reg_n_4_[3]\,
      I3 => \waddr_reg_n_4_[2]\,
      I4 => s_axi_control_WSTRB(0),
      O => int_ier
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_4\,
      Q => \int_ier_reg_n_4_[0]\,
      R => SR(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_4\,
      Q => \int_ier_reg_n_4_[1]\,
      R => SR(0)
    );
\int_im[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => im(0),
      O => int_im_reg04_out(0)
    );
\int_im[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(8),
      O => int_im_reg04_out(10)
    );
\int_im[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(9),
      O => int_im_reg04_out(11)
    );
\int_im[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(10),
      O => int_im_reg04_out(12)
    );
\int_im[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(11),
      O => int_im_reg04_out(13)
    );
\int_im[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(12),
      O => int_im_reg04_out(14)
    );
\int_im[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(13),
      O => int_im_reg04_out(15)
    );
\int_im[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(14),
      O => int_im_reg04_out(16)
    );
\int_im[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(15),
      O => int_im_reg04_out(17)
    );
\int_im[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(16),
      O => int_im_reg04_out(18)
    );
\int_im[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(17),
      O => int_im_reg04_out(19)
    );
\int_im[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => im(1),
      O => int_im_reg04_out(1)
    );
\int_im[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(18),
      O => int_im_reg04_out(20)
    );
\int_im[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(19),
      O => int_im_reg04_out(21)
    );
\int_im[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(20),
      O => int_im_reg04_out(22)
    );
\int_im[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(21),
      O => int_im_reg04_out(23)
    );
\int_im[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(22),
      O => int_im_reg04_out(24)
    );
\int_im[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(23),
      O => int_im_reg04_out(25)
    );
\int_im[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(24),
      O => int_im_reg04_out(26)
    );
\int_im[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(25),
      O => int_im_reg04_out(27)
    );
\int_im[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(26),
      O => int_im_reg04_out(28)
    );
\int_im[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(27),
      O => int_im_reg04_out(29)
    );
\int_im[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_im_reg[63]_0\(0),
      O => int_im_reg04_out(2)
    );
\int_im[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(28),
      O => int_im_reg04_out(30)
    );
\int_im[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \waddr_reg_n_4_[2]\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \int_im[31]_i_3_n_4\,
      I3 => \waddr_reg_n_4_[3]\,
      O => \int_im[31]_i_1_n_4\
    );
\int_im[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(29),
      O => int_im_reg04_out(31)
    );
\int_im[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \waddr_reg_n_4_[5]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_4_[1]\,
      I4 => \waddr_reg_n_4_[0]\,
      O => \int_im[31]_i_3_n_4\
    );
\int_im[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_im_reg[63]_0\(30),
      O => int_im_reg0(0)
    );
\int_im[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_im_reg[63]_0\(31),
      O => int_im_reg0(1)
    );
\int_im[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_im_reg[63]_0\(32),
      O => int_im_reg0(2)
    );
\int_im[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_im_reg[63]_0\(33),
      O => int_im_reg0(3)
    );
\int_im[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_im_reg[63]_0\(34),
      O => int_im_reg0(4)
    );
\int_im[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_im_reg[63]_0\(35),
      O => int_im_reg0(5)
    );
\int_im[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_im_reg[63]_0\(36),
      O => int_im_reg0(6)
    );
\int_im[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_im_reg[63]_0\(37),
      O => int_im_reg0(7)
    );
\int_im[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_im_reg[63]_0\(1),
      O => int_im_reg04_out(3)
    );
\int_im[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(38),
      O => int_im_reg0(8)
    );
\int_im[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(39),
      O => int_im_reg0(9)
    );
\int_im[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(40),
      O => int_im_reg0(10)
    );
\int_im[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(41),
      O => int_im_reg0(11)
    );
\int_im[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(42),
      O => int_im_reg0(12)
    );
\int_im[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(43),
      O => int_im_reg0(13)
    );
\int_im[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(44),
      O => int_im_reg0(14)
    );
\int_im[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(45),
      O => int_im_reg0(15)
    );
\int_im[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(46),
      O => int_im_reg0(16)
    );
\int_im[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(47),
      O => int_im_reg0(17)
    );
\int_im[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_im_reg[63]_0\(2),
      O => int_im_reg04_out(4)
    );
\int_im[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(48),
      O => int_im_reg0(18)
    );
\int_im[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(49),
      O => int_im_reg0(19)
    );
\int_im[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(50),
      O => int_im_reg0(20)
    );
\int_im[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(51),
      O => int_im_reg0(21)
    );
\int_im[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(52),
      O => int_im_reg0(22)
    );
\int_im[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_im_reg[63]_0\(53),
      O => int_im_reg0(23)
    );
\int_im[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(54),
      O => int_im_reg0(24)
    );
\int_im[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(55),
      O => int_im_reg0(25)
    );
\int_im[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(56),
      O => int_im_reg0(26)
    );
\int_im[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(57),
      O => int_im_reg0(27)
    );
\int_im[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_im_reg[63]_0\(3),
      O => int_im_reg04_out(5)
    );
\int_im[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(58),
      O => int_im_reg0(28)
    );
\int_im[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(59),
      O => int_im_reg0(29)
    );
\int_im[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(60),
      O => int_im_reg0(30)
    );
\int_im[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \waddr_reg_n_4_[2]\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \int_im[31]_i_3_n_4\,
      I3 => \waddr_reg_n_4_[3]\,
      O => \int_im[63]_i_1_n_4\
    );
\int_im[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_im_reg[63]_0\(61),
      O => int_im_reg0(31)
    );
\int_im[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_im_reg[63]_0\(4),
      O => int_im_reg04_out(6)
    );
\int_im[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_im_reg[63]_0\(5),
      O => int_im_reg04_out(7)
    );
\int_im[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(6),
      O => int_im_reg04_out(8)
    );
\int_im[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_im_reg[63]_0\(7),
      O => int_im_reg04_out(9)
    );
\int_im_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(0),
      Q => im(0),
      R => SR(0)
    );
\int_im_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(10),
      Q => \^int_im_reg[63]_0\(8),
      R => SR(0)
    );
\int_im_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(11),
      Q => \^int_im_reg[63]_0\(9),
      R => SR(0)
    );
\int_im_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(12),
      Q => \^int_im_reg[63]_0\(10),
      R => SR(0)
    );
\int_im_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(13),
      Q => \^int_im_reg[63]_0\(11),
      R => SR(0)
    );
\int_im_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(14),
      Q => \^int_im_reg[63]_0\(12),
      R => SR(0)
    );
\int_im_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(15),
      Q => \^int_im_reg[63]_0\(13),
      R => SR(0)
    );
\int_im_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(16),
      Q => \^int_im_reg[63]_0\(14),
      R => SR(0)
    );
\int_im_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(17),
      Q => \^int_im_reg[63]_0\(15),
      R => SR(0)
    );
\int_im_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(18),
      Q => \^int_im_reg[63]_0\(16),
      R => SR(0)
    );
\int_im_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(19),
      Q => \^int_im_reg[63]_0\(17),
      R => SR(0)
    );
\int_im_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(1),
      Q => im(1),
      R => SR(0)
    );
\int_im_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(20),
      Q => \^int_im_reg[63]_0\(18),
      R => SR(0)
    );
\int_im_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(21),
      Q => \^int_im_reg[63]_0\(19),
      R => SR(0)
    );
\int_im_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(22),
      Q => \^int_im_reg[63]_0\(20),
      R => SR(0)
    );
\int_im_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(23),
      Q => \^int_im_reg[63]_0\(21),
      R => SR(0)
    );
\int_im_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(24),
      Q => \^int_im_reg[63]_0\(22),
      R => SR(0)
    );
\int_im_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(25),
      Q => \^int_im_reg[63]_0\(23),
      R => SR(0)
    );
\int_im_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(26),
      Q => \^int_im_reg[63]_0\(24),
      R => SR(0)
    );
\int_im_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(27),
      Q => \^int_im_reg[63]_0\(25),
      R => SR(0)
    );
\int_im_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(28),
      Q => \^int_im_reg[63]_0\(26),
      R => SR(0)
    );
\int_im_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(29),
      Q => \^int_im_reg[63]_0\(27),
      R => SR(0)
    );
\int_im_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(2),
      Q => \^int_im_reg[63]_0\(0),
      R => SR(0)
    );
\int_im_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(30),
      Q => \^int_im_reg[63]_0\(28),
      R => SR(0)
    );
\int_im_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(31),
      Q => \^int_im_reg[63]_0\(29),
      R => SR(0)
    );
\int_im_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(0),
      Q => \^int_im_reg[63]_0\(30),
      R => SR(0)
    );
\int_im_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(1),
      Q => \^int_im_reg[63]_0\(31),
      R => SR(0)
    );
\int_im_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(2),
      Q => \^int_im_reg[63]_0\(32),
      R => SR(0)
    );
\int_im_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(3),
      Q => \^int_im_reg[63]_0\(33),
      R => SR(0)
    );
\int_im_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(4),
      Q => \^int_im_reg[63]_0\(34),
      R => SR(0)
    );
\int_im_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(5),
      Q => \^int_im_reg[63]_0\(35),
      R => SR(0)
    );
\int_im_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(6),
      Q => \^int_im_reg[63]_0\(36),
      R => SR(0)
    );
\int_im_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(7),
      Q => \^int_im_reg[63]_0\(37),
      R => SR(0)
    );
\int_im_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(3),
      Q => \^int_im_reg[63]_0\(1),
      R => SR(0)
    );
\int_im_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(8),
      Q => \^int_im_reg[63]_0\(38),
      R => SR(0)
    );
\int_im_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(9),
      Q => \^int_im_reg[63]_0\(39),
      R => SR(0)
    );
\int_im_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(10),
      Q => \^int_im_reg[63]_0\(40),
      R => SR(0)
    );
\int_im_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(11),
      Q => \^int_im_reg[63]_0\(41),
      R => SR(0)
    );
\int_im_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(12),
      Q => \^int_im_reg[63]_0\(42),
      R => SR(0)
    );
\int_im_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(13),
      Q => \^int_im_reg[63]_0\(43),
      R => SR(0)
    );
\int_im_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(14),
      Q => \^int_im_reg[63]_0\(44),
      R => SR(0)
    );
\int_im_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(15),
      Q => \^int_im_reg[63]_0\(45),
      R => SR(0)
    );
\int_im_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(16),
      Q => \^int_im_reg[63]_0\(46),
      R => SR(0)
    );
\int_im_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(17),
      Q => \^int_im_reg[63]_0\(47),
      R => SR(0)
    );
\int_im_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(4),
      Q => \^int_im_reg[63]_0\(2),
      R => SR(0)
    );
\int_im_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(18),
      Q => \^int_im_reg[63]_0\(48),
      R => SR(0)
    );
\int_im_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(19),
      Q => \^int_im_reg[63]_0\(49),
      R => SR(0)
    );
\int_im_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(20),
      Q => \^int_im_reg[63]_0\(50),
      R => SR(0)
    );
\int_im_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(21),
      Q => \^int_im_reg[63]_0\(51),
      R => SR(0)
    );
\int_im_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(22),
      Q => \^int_im_reg[63]_0\(52),
      R => SR(0)
    );
\int_im_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(23),
      Q => \^int_im_reg[63]_0\(53),
      R => SR(0)
    );
\int_im_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(24),
      Q => \^int_im_reg[63]_0\(54),
      R => SR(0)
    );
\int_im_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(25),
      Q => \^int_im_reg[63]_0\(55),
      R => SR(0)
    );
\int_im_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(26),
      Q => \^int_im_reg[63]_0\(56),
      R => SR(0)
    );
\int_im_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(27),
      Q => \^int_im_reg[63]_0\(57),
      R => SR(0)
    );
\int_im_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(5),
      Q => \^int_im_reg[63]_0\(3),
      R => SR(0)
    );
\int_im_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(28),
      Q => \^int_im_reg[63]_0\(58),
      R => SR(0)
    );
\int_im_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(29),
      Q => \^int_im_reg[63]_0\(59),
      R => SR(0)
    );
\int_im_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(30),
      Q => \^int_im_reg[63]_0\(60),
      R => SR(0)
    );
\int_im_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[63]_i_1_n_4\,
      D => int_im_reg0(31),
      Q => \^int_im_reg[63]_0\(61),
      R => SR(0)
    );
\int_im_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(6),
      Q => \^int_im_reg[63]_0\(4),
      R => SR(0)
    );
\int_im_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(7),
      Q => \^int_im_reg[63]_0\(5),
      R => SR(0)
    );
\int_im_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(8),
      Q => \^int_im_reg[63]_0\(6),
      R => SR(0)
    );
\int_im_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_im[31]_i_1_n_4\,
      D => int_im_reg04_out(9),
      Q => \^int_im_reg[63]_0\(7),
      R => SR(0)
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_4,
      I1 => data3(1),
      I2 => data3(0),
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => SR(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => ap_done,
      I1 => \int_ier_reg_n_4_[0]\,
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => \int_isr[0]_i_2_n_4\,
      I5 => data3(0),
      O => \int_isr[0]_i_1_n_4\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => s_axi_control_ARVALID,
      O => \int_isr[0]_i_2_n_4\
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(2),
      I2 => \int_isr[0]_i_2_n_4\,
      I3 => \int_ier_reg_n_4_[1]\,
      I4 => ap_done,
      I5 => data3(1),
      O => \int_isr[1]_i_1_n_4\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_4\,
      Q => data3(0),
      R => SR(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_4\,
      Q => data3(1),
      R => SR(0)
    );
\int_out_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => out_r(0),
      O => int_out_r_reg01_out(0)
    );
\int_out_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(8),
      O => int_out_r_reg01_out(10)
    );
\int_out_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(9),
      O => int_out_r_reg01_out(11)
    );
\int_out_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(10),
      O => int_out_r_reg01_out(12)
    );
\int_out_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(11),
      O => int_out_r_reg01_out(13)
    );
\int_out_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(12),
      O => int_out_r_reg01_out(14)
    );
\int_out_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(13),
      O => int_out_r_reg01_out(15)
    );
\int_out_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(14),
      O => int_out_r_reg01_out(16)
    );
\int_out_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(15),
      O => int_out_r_reg01_out(17)
    );
\int_out_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(16),
      O => int_out_r_reg01_out(18)
    );
\int_out_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(17),
      O => int_out_r_reg01_out(19)
    );
\int_out_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => out_r(1),
      O => int_out_r_reg01_out(1)
    );
\int_out_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(18),
      O => int_out_r_reg01_out(20)
    );
\int_out_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(19),
      O => int_out_r_reg01_out(21)
    );
\int_out_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(20),
      O => int_out_r_reg01_out(22)
    );
\int_out_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(21),
      O => int_out_r_reg01_out(23)
    );
\int_out_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(22),
      O => int_out_r_reg01_out(24)
    );
\int_out_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(23),
      O => int_out_r_reg01_out(25)
    );
\int_out_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(24),
      O => int_out_r_reg01_out(26)
    );
\int_out_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(25),
      O => int_out_r_reg01_out(27)
    );
\int_out_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(26),
      O => int_out_r_reg01_out(28)
    );
\int_out_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(27),
      O => int_out_r_reg01_out(29)
    );
\int_out_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_out_r_reg[63]_0\(0),
      O => int_out_r_reg01_out(2)
    );
\int_out_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(28),
      O => int_out_r_reg01_out(30)
    );
\int_out_r[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \int_im[31]_i_3_n_4\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \waddr_reg_n_4_[2]\,
      I3 => \waddr_reg_n_4_[3]\,
      O => \int_out_r[31]_i_1_n_4\
    );
\int_out_r[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(29),
      O => int_out_r_reg01_out(31)
    );
\int_out_r[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_out_r_reg[63]_0\(30),
      O => int_out_r_reg0(0)
    );
\int_out_r[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_out_r_reg[63]_0\(31),
      O => int_out_r_reg0(1)
    );
\int_out_r[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_out_r_reg[63]_0\(32),
      O => int_out_r_reg0(2)
    );
\int_out_r[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_out_r_reg[63]_0\(33),
      O => int_out_r_reg0(3)
    );
\int_out_r[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_out_r_reg[63]_0\(34),
      O => int_out_r_reg0(4)
    );
\int_out_r[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_out_r_reg[63]_0\(35),
      O => int_out_r_reg0(5)
    );
\int_out_r[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_out_r_reg[63]_0\(36),
      O => int_out_r_reg0(6)
    );
\int_out_r[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_out_r_reg[63]_0\(37),
      O => int_out_r_reg0(7)
    );
\int_out_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_out_r_reg[63]_0\(1),
      O => int_out_r_reg01_out(3)
    );
\int_out_r[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(38),
      O => int_out_r_reg0(8)
    );
\int_out_r[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(39),
      O => int_out_r_reg0(9)
    );
\int_out_r[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(40),
      O => int_out_r_reg0(10)
    );
\int_out_r[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(41),
      O => int_out_r_reg0(11)
    );
\int_out_r[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(42),
      O => int_out_r_reg0(12)
    );
\int_out_r[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(43),
      O => int_out_r_reg0(13)
    );
\int_out_r[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(44),
      O => int_out_r_reg0(14)
    );
\int_out_r[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(45),
      O => int_out_r_reg0(15)
    );
\int_out_r[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(46),
      O => int_out_r_reg0(16)
    );
\int_out_r[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(47),
      O => int_out_r_reg0(17)
    );
\int_out_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_out_r_reg[63]_0\(2),
      O => int_out_r_reg01_out(4)
    );
\int_out_r[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(48),
      O => int_out_r_reg0(18)
    );
\int_out_r[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(49),
      O => int_out_r_reg0(19)
    );
\int_out_r[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(50),
      O => int_out_r_reg0(20)
    );
\int_out_r[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(51),
      O => int_out_r_reg0(21)
    );
\int_out_r[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(52),
      O => int_out_r_reg0(22)
    );
\int_out_r[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_out_r_reg[63]_0\(53),
      O => int_out_r_reg0(23)
    );
\int_out_r[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(54),
      O => int_out_r_reg0(24)
    );
\int_out_r[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(55),
      O => int_out_r_reg0(25)
    );
\int_out_r[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(56),
      O => int_out_r_reg0(26)
    );
\int_out_r[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(57),
      O => int_out_r_reg0(27)
    );
\int_out_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_out_r_reg[63]_0\(3),
      O => int_out_r_reg01_out(5)
    );
\int_out_r[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(58),
      O => int_out_r_reg0(28)
    );
\int_out_r[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(59),
      O => int_out_r_reg0(29)
    );
\int_out_r[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(60),
      O => int_out_r_reg0(30)
    );
\int_out_r[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \int_out_r[63]_i_3_n_4\,
      I1 => \waddr_reg_n_4_[2]\,
      I2 => \waddr_reg_n_4_[5]\,
      I3 => \waddr_reg_n_4_[3]\,
      I4 => \waddr_reg_n_4_[4]\,
      O => \int_out_r[63]_i_1_n_4\
    );
\int_out_r[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_out_r_reg[63]_0\(61),
      O => int_out_r_reg0(31)
    );
\int_out_r[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \waddr_reg_n_4_[0]\,
      I1 => \waddr_reg_n_4_[1]\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \int_out_r[63]_i_3_n_4\
    );
\int_out_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_out_r_reg[63]_0\(4),
      O => int_out_r_reg01_out(6)
    );
\int_out_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_out_r_reg[63]_0\(5),
      O => int_out_r_reg01_out(7)
    );
\int_out_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(6),
      O => int_out_r_reg01_out(8)
    );
\int_out_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_out_r_reg[63]_0\(7),
      O => int_out_r_reg01_out(9)
    );
\int_out_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(0),
      Q => out_r(0),
      R => SR(0)
    );
\int_out_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(10),
      Q => \^int_out_r_reg[63]_0\(8),
      R => SR(0)
    );
\int_out_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(11),
      Q => \^int_out_r_reg[63]_0\(9),
      R => SR(0)
    );
\int_out_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(12),
      Q => \^int_out_r_reg[63]_0\(10),
      R => SR(0)
    );
\int_out_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(13),
      Q => \^int_out_r_reg[63]_0\(11),
      R => SR(0)
    );
\int_out_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(14),
      Q => \^int_out_r_reg[63]_0\(12),
      R => SR(0)
    );
\int_out_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(15),
      Q => \^int_out_r_reg[63]_0\(13),
      R => SR(0)
    );
\int_out_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(16),
      Q => \^int_out_r_reg[63]_0\(14),
      R => SR(0)
    );
\int_out_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(17),
      Q => \^int_out_r_reg[63]_0\(15),
      R => SR(0)
    );
\int_out_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(18),
      Q => \^int_out_r_reg[63]_0\(16),
      R => SR(0)
    );
\int_out_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(19),
      Q => \^int_out_r_reg[63]_0\(17),
      R => SR(0)
    );
\int_out_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(1),
      Q => out_r(1),
      R => SR(0)
    );
\int_out_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(20),
      Q => \^int_out_r_reg[63]_0\(18),
      R => SR(0)
    );
\int_out_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(21),
      Q => \^int_out_r_reg[63]_0\(19),
      R => SR(0)
    );
\int_out_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(22),
      Q => \^int_out_r_reg[63]_0\(20),
      R => SR(0)
    );
\int_out_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(23),
      Q => \^int_out_r_reg[63]_0\(21),
      R => SR(0)
    );
\int_out_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(24),
      Q => \^int_out_r_reg[63]_0\(22),
      R => SR(0)
    );
\int_out_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(25),
      Q => \^int_out_r_reg[63]_0\(23),
      R => SR(0)
    );
\int_out_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(26),
      Q => \^int_out_r_reg[63]_0\(24),
      R => SR(0)
    );
\int_out_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(27),
      Q => \^int_out_r_reg[63]_0\(25),
      R => SR(0)
    );
\int_out_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(28),
      Q => \^int_out_r_reg[63]_0\(26),
      R => SR(0)
    );
\int_out_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(29),
      Q => \^int_out_r_reg[63]_0\(27),
      R => SR(0)
    );
\int_out_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(2),
      Q => \^int_out_r_reg[63]_0\(0),
      R => SR(0)
    );
\int_out_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(30),
      Q => \^int_out_r_reg[63]_0\(28),
      R => SR(0)
    );
\int_out_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(31),
      Q => \^int_out_r_reg[63]_0\(29),
      R => SR(0)
    );
\int_out_r_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(0),
      Q => \^int_out_r_reg[63]_0\(30),
      R => SR(0)
    );
\int_out_r_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(1),
      Q => \^int_out_r_reg[63]_0\(31),
      R => SR(0)
    );
\int_out_r_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(2),
      Q => \^int_out_r_reg[63]_0\(32),
      R => SR(0)
    );
\int_out_r_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(3),
      Q => \^int_out_r_reg[63]_0\(33),
      R => SR(0)
    );
\int_out_r_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(4),
      Q => \^int_out_r_reg[63]_0\(34),
      R => SR(0)
    );
\int_out_r_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(5),
      Q => \^int_out_r_reg[63]_0\(35),
      R => SR(0)
    );
\int_out_r_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(6),
      Q => \^int_out_r_reg[63]_0\(36),
      R => SR(0)
    );
\int_out_r_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(7),
      Q => \^int_out_r_reg[63]_0\(37),
      R => SR(0)
    );
\int_out_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(3),
      Q => \^int_out_r_reg[63]_0\(1),
      R => SR(0)
    );
\int_out_r_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(8),
      Q => \^int_out_r_reg[63]_0\(38),
      R => SR(0)
    );
\int_out_r_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(9),
      Q => \^int_out_r_reg[63]_0\(39),
      R => SR(0)
    );
\int_out_r_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(10),
      Q => \^int_out_r_reg[63]_0\(40),
      R => SR(0)
    );
\int_out_r_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(11),
      Q => \^int_out_r_reg[63]_0\(41),
      R => SR(0)
    );
\int_out_r_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(12),
      Q => \^int_out_r_reg[63]_0\(42),
      R => SR(0)
    );
\int_out_r_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(13),
      Q => \^int_out_r_reg[63]_0\(43),
      R => SR(0)
    );
\int_out_r_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(14),
      Q => \^int_out_r_reg[63]_0\(44),
      R => SR(0)
    );
\int_out_r_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(15),
      Q => \^int_out_r_reg[63]_0\(45),
      R => SR(0)
    );
\int_out_r_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(16),
      Q => \^int_out_r_reg[63]_0\(46),
      R => SR(0)
    );
\int_out_r_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(17),
      Q => \^int_out_r_reg[63]_0\(47),
      R => SR(0)
    );
\int_out_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(4),
      Q => \^int_out_r_reg[63]_0\(2),
      R => SR(0)
    );
\int_out_r_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(18),
      Q => \^int_out_r_reg[63]_0\(48),
      R => SR(0)
    );
\int_out_r_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(19),
      Q => \^int_out_r_reg[63]_0\(49),
      R => SR(0)
    );
\int_out_r_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(20),
      Q => \^int_out_r_reg[63]_0\(50),
      R => SR(0)
    );
\int_out_r_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(21),
      Q => \^int_out_r_reg[63]_0\(51),
      R => SR(0)
    );
\int_out_r_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(22),
      Q => \^int_out_r_reg[63]_0\(52),
      R => SR(0)
    );
\int_out_r_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(23),
      Q => \^int_out_r_reg[63]_0\(53),
      R => SR(0)
    );
\int_out_r_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(24),
      Q => \^int_out_r_reg[63]_0\(54),
      R => SR(0)
    );
\int_out_r_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(25),
      Q => \^int_out_r_reg[63]_0\(55),
      R => SR(0)
    );
\int_out_r_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(26),
      Q => \^int_out_r_reg[63]_0\(56),
      R => SR(0)
    );
\int_out_r_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(27),
      Q => \^int_out_r_reg[63]_0\(57),
      R => SR(0)
    );
\int_out_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(5),
      Q => \^int_out_r_reg[63]_0\(3),
      R => SR(0)
    );
\int_out_r_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(28),
      Q => \^int_out_r_reg[63]_0\(58),
      R => SR(0)
    );
\int_out_r_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(29),
      Q => \^int_out_r_reg[63]_0\(59),
      R => SR(0)
    );
\int_out_r_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(30),
      Q => \^int_out_r_reg[63]_0\(60),
      R => SR(0)
    );
\int_out_r_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[63]_i_1_n_4\,
      D => int_out_r_reg0(31),
      Q => \^int_out_r_reg[63]_0\(61),
      R => SR(0)
    );
\int_out_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(6),
      Q => \^int_out_r_reg[63]_0\(4),
      R => SR(0)
    );
\int_out_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(7),
      Q => \^int_out_r_reg[63]_0\(5),
      R => SR(0)
    );
\int_out_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(8),
      Q => \^int_out_r_reg[63]_0\(6),
      R => SR(0)
    );
\int_out_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_r[31]_i_1_n_4\,
      D => int_out_r_reg01_out(9),
      Q => \^int_out_r_reg[63]_0\(7),
      R => SR(0)
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFD5D5D0CFC0C0C"
    )
        port map (
      I0 => int_task_ap_done_i_2_n_4,
      I1 => ap_done,
      I2 => auto_restart_status_reg_n_4,
      I3 => p_4_in(2),
      I4 => ap_idle,
      I5 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_4
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      I5 => \rdata[31]_i_5_n_4\,
      O => int_task_ap_done_i_2_n_4
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_4,
      Q => int_task_ap_done,
      R => SR(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
        port map (
      I0 => \rdata[0]_i_2_n_4\,
      I1 => \rdata[0]_i_3_n_4\,
      I2 => \rdata[0]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(5),
      O => \rdata[0]_i_1_n_4\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEECE"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(2),
      I2 => \int_ier_reg_n_4_[0]\,
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[0]_i_2_n_4\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00AACCF0"
    )
        port map (
      I0 => \^int_out_r_reg[63]_0\(30),
      I1 => im(0),
      I2 => ap_start,
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[0]_i_3_n_4\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => out_r(0),
      I1 => data3(0),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_im_reg[63]_0\(30),
      I4 => s_axi_control_ARADDR(4),
      I5 => int_gie_reg_n_4,
      O => \rdata[0]_i_4_n_4\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[10]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(8),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(40),
      O => \rdata[10]_i_1_n_4\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(40),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(8),
      O => \rdata[10]_i_2_n_4\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[11]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(9),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(41),
      O => \rdata[11]_i_1_n_4\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(41),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(9),
      O => \rdata[11]_i_2_n_4\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[12]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(10),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(42),
      O => \rdata[12]_i_1_n_4\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(42),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(10),
      O => \rdata[12]_i_2_n_4\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[13]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(11),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(43),
      O => \rdata[13]_i_1_n_4\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(43),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(11),
      O => \rdata[13]_i_2_n_4\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[14]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(12),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(44),
      O => \rdata[14]_i_1_n_4\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(44),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(12),
      O => \rdata[14]_i_2_n_4\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[15]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(13),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(45),
      O => \rdata[15]_i_1_n_4\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(45),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(13),
      O => \rdata[15]_i_2_n_4\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[16]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(14),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(46),
      O => \rdata[16]_i_1_n_4\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(46),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(14),
      O => \rdata[16]_i_2_n_4\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[17]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(15),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(47),
      O => \rdata[17]_i_1_n_4\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(47),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(15),
      O => \rdata[17]_i_2_n_4\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[18]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(16),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(48),
      O => \rdata[18]_i_1_n_4\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(48),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(16),
      O => \rdata[18]_i_2_n_4\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[19]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(17),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(49),
      O => \rdata[19]_i_1_n_4\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(49),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(17),
      O => \rdata[19]_i_2_n_4\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40554000FFFFFFFF"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata[1]_i_2_n_4\,
      I2 => \int_ier_reg_n_4_[1]\,
      I3 => s_axi_control_ARADDR(3),
      I4 => \rdata[1]_i_3_n_4\,
      I5 => \rdata[1]_i_4_n_4\,
      O => \rdata[1]_i_1_n_4\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      O => \rdata[1]_i_2_n_4\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => im(1),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^int_out_r_reg[63]_0\(31),
      I3 => s_axi_control_ARADDR(5),
      I4 => int_task_ap_done,
      O => \rdata[1]_i_3_n_4\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557F5F7FF57FFF7F"
    )
        port map (
      I0 => \rdata[1]_i_5_n_4\,
      I1 => \^int_im_reg[63]_0\(31),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => data3(1),
      I5 => out_r(1),
      O => \rdata[1]_i_4_n_4\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(5),
      O => \rdata[1]_i_5_n_4\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[20]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(18),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(50),
      O => \rdata[20]_i_1_n_4\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(50),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(18),
      O => \rdata[20]_i_2_n_4\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[21]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(19),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(51),
      O => \rdata[21]_i_1_n_4\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(51),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(19),
      O => \rdata[21]_i_2_n_4\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[22]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(20),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(52),
      O => \rdata[22]_i_1_n_4\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(52),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(20),
      O => \rdata[22]_i_2_n_4\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[23]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(21),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(53),
      O => \rdata[23]_i_1_n_4\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(53),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(21),
      O => \rdata[23]_i_2_n_4\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[24]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(22),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(54),
      O => \rdata[24]_i_1_n_4\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(54),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(22),
      O => \rdata[24]_i_2_n_4\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[25]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(23),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(55),
      O => \rdata[25]_i_1_n_4\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(55),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(23),
      O => \rdata[25]_i_2_n_4\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[26]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(24),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(56),
      O => \rdata[26]_i_1_n_4\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(56),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(24),
      O => \rdata[26]_i_2_n_4\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[27]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(25),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(57),
      O => \rdata[27]_i_1_n_4\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(57),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(25),
      O => \rdata[27]_i_2_n_4\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[28]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(26),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(58),
      O => \rdata[28]_i_1_n_4\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(58),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(26),
      O => \rdata[28]_i_2_n_4\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[29]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(27),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(59),
      O => \rdata[29]_i_1_n_4\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(59),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(27),
      O => \rdata[29]_i_2_n_4\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF04400440044"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata[2]_i_2_n_4\,
      I2 => \^int_out_r_reg[63]_0\(0),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^int_im_reg[63]_0\(32),
      I5 => \rdata[9]_i_3_n_4\,
      O => \rdata[2]_i_1_n_4\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_im_reg[63]_0\(0),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^int_out_r_reg[63]_0\(32),
      I3 => s_axi_control_ARADDR(5),
      I4 => p_4_in(2),
      O => \rdata[2]_i_2_n_4\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[30]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(28),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(60),
      O => \rdata[30]_i_1_n_4\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(60),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(28),
      O => \rdata[30]_i_2_n_4\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[31]_i_1_n_4\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[31]_i_4_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(29),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(61),
      O => \rdata[31]_i_3_n_4\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(61),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(29),
      O => \rdata[31]_i_4_n_4\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(2),
      O => \rdata[31]_i_5_n_4\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF04400440044"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata[3]_i_2_n_4\,
      I2 => \^int_out_r_reg[63]_0\(1),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^int_im_reg[63]_0\(33),
      I5 => \rdata[9]_i_3_n_4\,
      O => \rdata[3]_i_1_n_4\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_im_reg[63]_0\(1),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^int_out_r_reg[63]_0\(33),
      I3 => s_axi_control_ARADDR(5),
      I4 => int_ap_ready,
      O => \rdata[3]_i_2_n_4\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[4]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(2),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(34),
      O => \rdata[4]_i_1_n_4\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(34),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(2),
      O => \rdata[4]_i_2_n_4\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[5]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(3),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(35),
      O => \rdata[5]_i_1_n_4\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(35),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(3),
      O => \rdata[5]_i_2_n_4\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[6]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(4),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(36),
      O => \rdata[6]_i_1_n_4\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(36),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(4),
      O => \rdata[6]_i_2_n_4\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF04400440044"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata[7]_i_2_n_4\,
      I2 => \^int_out_r_reg[63]_0\(5),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^int_im_reg[63]_0\(37),
      I5 => \rdata[9]_i_3_n_4\,
      O => \rdata[7]_i_1_n_4\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_im_reg[63]_0\(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^int_out_r_reg[63]_0\(37),
      I3 => s_axi_control_ARADDR(5),
      I4 => p_4_in(7),
      O => \rdata[7]_i_2_n_4\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[8]_i_2_n_4\,
      I1 => \rdata[31]_i_5_n_4\,
      I2 => \^int_im_reg[63]_0\(6),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^int_out_r_reg[63]_0\(38),
      O => \rdata[8]_i_1_n_4\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_im_reg[63]_0\(38),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^int_out_r_reg[63]_0\(6),
      O => \rdata[8]_i_2_n_4\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF04400440044"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata[9]_i_2_n_4\,
      I2 => \^int_out_r_reg[63]_0\(7),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^int_im_reg[63]_0\(39),
      I5 => \rdata[9]_i_3_n_4\,
      O => \rdata[9]_i_1_n_4\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_im_reg[63]_0\(7),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^int_out_r_reg[63]_0\(39),
      I3 => s_axi_control_ARADDR(5),
      I4 => \^interrupt\,
      O => \rdata[9]_i_2_n_4\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      O => \rdata[9]_i_3_n_4\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_4\,
      Q => s_axi_control_RDATA(0),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_4\,
      Q => s_axi_control_RDATA(10),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_4\,
      Q => s_axi_control_RDATA(11),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_4\,
      Q => s_axi_control_RDATA(12),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_4\,
      Q => s_axi_control_RDATA(13),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_4\,
      Q => s_axi_control_RDATA(14),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_4\,
      Q => s_axi_control_RDATA(15),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_4\,
      Q => s_axi_control_RDATA(16),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_4\,
      Q => s_axi_control_RDATA(17),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_4\,
      Q => s_axi_control_RDATA(18),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_4\,
      Q => s_axi_control_RDATA(19),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_4\,
      Q => s_axi_control_RDATA(1),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_4\,
      Q => s_axi_control_RDATA(20),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_4\,
      Q => s_axi_control_RDATA(21),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_4\,
      Q => s_axi_control_RDATA(22),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_4\,
      Q => s_axi_control_RDATA(23),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_4\,
      Q => s_axi_control_RDATA(24),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_4\,
      Q => s_axi_control_RDATA(25),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_4\,
      Q => s_axi_control_RDATA(26),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_4\,
      Q => s_axi_control_RDATA(27),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_4\,
      Q => s_axi_control_RDATA(28),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_4\,
      Q => s_axi_control_RDATA(29),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_4\,
      Q => s_axi_control_RDATA(2),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_4\,
      Q => s_axi_control_RDATA(30),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_4\,
      Q => s_axi_control_RDATA(31),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_4\,
      Q => s_axi_control_RDATA(3),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_4\,
      Q => s_axi_control_RDATA(4),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_4\,
      Q => s_axi_control_RDATA(5),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_4\,
      Q => s_axi_control_RDATA(6),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_4\,
      Q => s_axi_control_RDATA(7),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_4\,
      Q => s_axi_control_RDATA(8),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_4\,
      Q => s_axi_control_RDATA(9),
      R => \rdata[31]_i_1_n_4\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_4_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_4_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_4_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_4_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_4_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_4_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_fu_92_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    indvar_flatten58_fu_100 : out STD_LOGIC;
    icmp_ln98_fu_295_p2 : out STD_LOGIC;
    add_ln98_9_reg_8720 : out STD_LOGIC;
    i_fu_96016_out : out STD_LOGIC;
    add_ln98_fu_301_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \i_fu_96_reg[3]\ : out STD_LOGIC;
    ap_sig_allocacmp_i_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : out STD_LOGIC;
    \i_fu_96_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \i_fu_96_reg[2]\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[8]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[8]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC;
    k_cast_reg_656 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_product_1 : in STD_LOGIC;
    tmp_product_2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \icmp_ln98_reg_853_reg[0]\ : in STD_LOGIC;
    \icmp_ln98_reg_853_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln98_reg_853_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln98_reg_853_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln98_reg_853_reg[0]_3\ : in STD_LOGIC;
    \select_ln98_reg_864_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln98_9_reg_872_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init : entity is "sw_compute_flow_control_loop_pipe_sequential_init";
end design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_4 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_4 : STD_LOGIC;
  signal g0_b0_i_6_n_4 : STD_LOGIC;
  signal \^i_fu_96016_out\ : STD_LOGIC;
  signal \^icmp_ln98_fu_295_p2\ : STD_LOGIC;
  signal \^j_fu_92_reg[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal w_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_26_reg_878[0]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \empty_26_reg_878[1]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \empty_26_reg_878[2]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \empty_reg_847[0]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \empty_reg_847[1]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \empty_reg_847[2]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \i_1_reg_841[3]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \icmp_ln99_reg_857[0]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \indvar_flatten58_fu_100[0]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \indvar_flatten58_fu_100[1]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \indvar_flatten58_fu_100[2]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \indvar_flatten58_fu_100[4]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \j_fu_92[1]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \select_ln98_reg_864[0]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \select_ln98_reg_864[1]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \select_ln98_reg_864[1]_i_2\ : label is "soft_lutpair392";
begin
  i_fu_96016_out <= \^i_fu_96016_out\;
  icmp_ln98_fu_295_p2 <= \^icmp_ln98_fu_295_p2\;
  \j_fu_92_reg[0]\(1 downto 0) <= \^j_fu_92_reg[0]\(1 downto 0);
\add_ln98_9_reg_872[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \add_ln98_9_reg_872_reg[3]\(3),
      I1 => \add_ln98_9_reg_872_reg[3]\(1),
      I2 => \^i_fu_96016_out\,
      I3 => \add_ln98_9_reg_872_reg[3]\(0),
      I4 => \add_ln98_9_reg_872_reg[3]\(2),
      O => \i_fu_96_reg[3]\
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]_4\(0),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_done_cache,
      I4 => sel(3),
      O => D(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08080808080808"
    )
        port map (
      I0 => sel(3),
      I1 => ap_done_cache,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_done_cache_reg_0,
      I5 => Q(1),
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880FFFF88800080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache_reg_0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => Q(0),
      I4 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I5 => ap_done_cache,
      O => ap_done_cache_i_1_n_4
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_4,
      Q => ap_done_cache,
      R => SR(0)
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC4C4C4CFFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_done_cache_reg_0,
      I4 => Q(1),
      I5 => ap_rst_n,
      O => ap_loop_init_int_i_1_n_4
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_4,
      Q => ap_loop_init_int,
      R => '0'
    );
\empty_26_reg_878[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I2 => \add_ln98_9_reg_872_reg[3]\(0),
      O => ap_loop_init_int_reg_0
    );
\empty_26_reg_878[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"152A"
    )
        port map (
      I0 => \add_ln98_9_reg_872_reg[3]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => \add_ln98_9_reg_872_reg[3]\(1),
      O => \i_fu_96_reg[0]\
    );
\empty_26_reg_878[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06660AAA"
    )
        port map (
      I0 => \add_ln98_9_reg_872_reg[3]\(2),
      I1 => \add_ln98_9_reg_872_reg[3]\(0),
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \add_ln98_9_reg_872_reg[3]\(1),
      O => \i_fu_96_reg[2]\
    );
\empty_reg_847[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln98_9_reg_872_reg[3]\(0),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(0)
    );
\empty_reg_847[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln98_9_reg_872_reg[3]\(1),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(1)
    );
\empty_reg_847[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln98_9_reg_872_reg[3]\(2),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(2)
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03A871C0C6208ECD"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => B(0)
    );
g0_b0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFE00000"
    )
        port map (
      I0 => Q(2),
      I1 => g0_b0_i_6_n_4,
      I2 => tmp_product,
      I3 => tmp_product_0,
      I4 => sel(3),
      I5 => k_cast_reg_656(0),
      O => w_address0(0)
    );
g0_b0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEA00"
    )
        port map (
      I0 => tmp_product_1,
      I1 => tmp_product_2,
      I2 => \^j_fu_92_reg[0]\(1),
      I3 => sel(3),
      I4 => k_cast_reg_656(1),
      O => w_address0(1)
    );
g0_b0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007F00"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => \select_ln98_reg_864_reg[1]\(0),
      I4 => \select_ln98_reg_864_reg[1]\(1),
      I5 => Q(1),
      O => g0_b0_i_6_n_4
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"043E42314FBC879B"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => B(1)
    );
g0_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \out\(0)
    );
g0_b10_rep: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \ap_CS_fsm_reg[8]\(0)
    );
\g0_b10_rep__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \ap_CS_fsm_reg[8]_0\(1)
    );
\g0_b10_rep__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \ap_CS_fsm_reg[8]_0\(0)
    );
\g0_b10_rep__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \ap_CS_fsm_reg[8]_1\(1)
    );
\g0_b10_rep__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \ap_CS_fsm_reg[8]_1\(0)
    );
\g0_b10_rep__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \ap_CS_fsm_reg[8]_2\(1)
    );
\g0_b10_rep__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \ap_CS_fsm_reg[8]_2\(0)
    );
\g0_b10_rep__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \ap_CS_fsm_reg[8]_3\(1)
    );
\g0_b10_rep__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \ap_CS_fsm_reg[8]_3\(0)
    );
\g0_b10_rep__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => B(11)
    );
\g0_b10_rep__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => B(10)
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0786B5628EF8B56F"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => B(2)
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0496B1009E9B9597"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => B(3)
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FBA10138F35535"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => B(4)
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0383D2603AB4FDCA"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => B(5)
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E090033676CC00"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => B(6)
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => B(7)
    );
g0_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => B(8)
    );
g0_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06E3901C3EF2AACC"
    )
        port map (
      I0 => w_address0(0),
      I1 => w_address0(1),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => B(9)
    );
\i_1_reg_841[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln98_9_reg_872_reg[3]\(3),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(3)
    );
\icmp_ln98_reg_853[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \icmp_ln98_reg_853_reg[0]\,
      I1 => \icmp_ln98_reg_853_reg[0]_0\,
      I2 => \icmp_ln98_reg_853_reg[0]_1\,
      I3 => \icmp_ln98_reg_853_reg[0]_2\,
      I4 => \^i_fu_96016_out\,
      I5 => \icmp_ln98_reg_853_reg[0]_3\,
      O => \^icmp_ln98_fu_295_p2\
    );
\icmp_ln99_reg_857[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \select_ln98_reg_864_reg[1]\(1),
      I1 => \select_ln98_reg_864_reg[1]\(0),
      I2 => ap_loop_init_int,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      O => p_0_in
    );
\indvar_flatten58_fu_100[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \icmp_ln98_reg_853_reg[0]_1\,
      O => add_ln98_fu_301_p2(0)
    );
\indvar_flatten58_fu_100[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \icmp_ln98_reg_853_reg[0]_3\,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln98_reg_853_reg[0]_1\,
      O => add_ln98_fu_301_p2(1)
    );
\indvar_flatten58_fu_100[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \icmp_ln98_reg_853_reg[0]\,
      I1 => \icmp_ln98_reg_853_reg[0]_1\,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln98_reg_853_reg[0]_3\,
      O => add_ln98_fu_301_p2(2)
    );
\indvar_flatten58_fu_100[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \icmp_ln98_reg_853_reg[0]_2\,
      I1 => \icmp_ln98_reg_853_reg[0]\,
      I2 => \icmp_ln98_reg_853_reg[0]_3\,
      I3 => \^i_fu_96016_out\,
      I4 => \icmp_ln98_reg_853_reg[0]_1\,
      O => add_ln98_fu_301_p2(3)
    );
\indvar_flatten58_fu_100[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I2 => \^icmp_ln98_fu_295_p2\,
      O => indvar_flatten58_fu_100
    );
\indvar_flatten58_fu_100[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \icmp_ln98_reg_853_reg[0]_0\,
      I1 => \icmp_ln98_reg_853_reg[0]_1\,
      I2 => \^i_fu_96016_out\,
      I3 => \icmp_ln98_reg_853_reg[0]_3\,
      I4 => \icmp_ln98_reg_853_reg[0]\,
      I5 => \icmp_ln98_reg_853_reg[0]_2\,
      O => add_ln98_fu_301_p2(4)
    );
\j_fu_92[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      O => \^i_fu_96016_out\
    );
\select_ln98_reg_864[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \select_ln98_reg_864_reg[1]\(1),
      I1 => \select_ln98_reg_864_reg[1]\(0),
      I2 => ap_loop_init_int,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      O => \^j_fu_92_reg[0]\(0)
    );
\select_ln98_reg_864[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^icmp_ln98_fu_295_p2\,
      O => add_ln98_9_reg_8720
    );
\select_ln98_reg_864[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444444"
    )
        port map (
      I0 => \select_ln98_reg_864_reg[1]\(0),
      I1 => \select_ln98_reg_864_reg[1]\(1),
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_init_int,
      O => \^j_fu_92_reg[0]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_48_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln89_fu_78_p2 : out STD_LOGIC;
    i_fu_4802_out : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg : in STD_LOGIC;
    \icmp_ln89_reg_204_reg[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    k_cast_reg_656 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init_7 : entity is "sw_compute_flow_control_loop_pipe_sequential_init";
end design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init_7;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init_7 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_4\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_4\ : STD_LOGIC;
  signal ap_loop_init_int_i_2_n_4 : STD_LOGIC;
  signal \^i_fu_4802_out\ : STD_LOGIC;
  signal \^i_fu_48_reg[6]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^icmp_ln89_fu_78_p2\ : STD_LOGIC;
  signal \icmp_ln89_reg_204[0]_i_2_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_addr_1_reg_208[6]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_2 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \i_2_reg_199[0]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \i_2_reg_199[1]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \i_2_reg_199[2]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \i_2_reg_199[3]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \i_2_reg_199[4]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \i_2_reg_199[5]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \i_2_reg_199[6]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \i_fu_48[6]_i_1\ : label is "soft_lutpair371";
begin
  i_fu_4802_out <= \^i_fu_4802_out\;
  \i_fu_48_reg[6]\(6 downto 0) <= \^i_fu_48_reg[6]\(6 downto 0);
  icmp_ln89_fu_78_p2 <= \^icmp_ln89_fu_78_p2\;
\acc_addr_1_reg_208[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^icmp_ln89_fu_78_p2\,
      O => E(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAAEEEAEEE"
    )
        port map (
      I0 => ram_reg(0),
      I1 => ram_reg(1),
      I2 => Q(1),
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I5 => ap_done_cache,
      O => D(0)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => ram_reg(1),
      I1 => ap_done_cache,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I1 => Q(1),
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_4\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_4\,
      Q => ap_done_cache,
      R => SR(0)
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => ap_rst_n,
      I3 => ap_loop_init_int,
      I4 => ap_loop_init_int_i_2_n_4,
      O => \ap_loop_init_int_i_1__1_n_4\
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I3 => Q(1),
      O => ap_loop_init_int_i_2_n_4
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_4\,
      Q => ap_loop_init_int,
      R => '0'
    );
\i_2_reg_199[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \icmp_ln89_reg_204_reg[0]\(0),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \^i_fu_48_reg[6]\(0)
    );
\i_2_reg_199[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \icmp_ln89_reg_204_reg[0]\(1),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \^i_fu_48_reg[6]\(1)
    );
\i_2_reg_199[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \icmp_ln89_reg_204_reg[0]\(2),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \^i_fu_48_reg[6]\(2)
    );
\i_2_reg_199[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \icmp_ln89_reg_204_reg[0]\(3),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \^i_fu_48_reg[6]\(3)
    );
\i_2_reg_199[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \icmp_ln89_reg_204_reg[0]\(4),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \^i_fu_48_reg[6]\(4)
    );
\i_2_reg_199[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I3 => \icmp_ln89_reg_204_reg[0]\(5),
      O => \^i_fu_48_reg[6]\(5)
    );
\i_2_reg_199[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \icmp_ln89_reg_204_reg[0]\(6),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \^i_fu_48_reg[6]\(6)
    );
\i_fu_48[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      O => \^i_fu_4802_out\
    );
\icmp_ln89_reg_204[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \icmp_ln89_reg_204_reg[0]\(4),
      I1 => \icmp_ln89_reg_204_reg[0]\(2),
      I2 => \icmp_ln89_reg_204_reg[0]\(1),
      I3 => \icmp_ln89_reg_204_reg[0]\(6),
      I4 => \^i_fu_4802_out\,
      I5 => \icmp_ln89_reg_204[0]_i_2_n_4\,
      O => \^icmp_ln89_fu_78_p2\
    );
\icmp_ln89_reg_204[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFFF0BBBBBBB"
    )
        port map (
      I0 => \icmp_ln89_reg_204_reg[0]\(0),
      I1 => \icmp_ln89_reg_204_reg[0]\(5),
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_init_int,
      I5 => \icmp_ln89_reg_204_reg[0]\(3),
      O => \icmp_ln89_reg_204[0]_i_2_n_4\
    );
ram_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4040000"
    )
        port map (
      I0 => \^i_fu_4802_out\,
      I1 => \icmp_ln89_reg_204_reg[0]\(6),
      I2 => Q(1),
      I3 => ram_reg_0(6),
      I4 => ram_reg(1),
      O => ADDRARDADDR(6)
    );
ram_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0E0000"
    )
        port map (
      I0 => \icmp_ln89_reg_204_reg[0]\(5),
      I1 => \^i_fu_4802_out\,
      I2 => Q(1),
      I3 => ram_reg_0(5),
      I4 => ram_reg(1),
      O => ADDRARDADDR(5)
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => ram_reg_0(4),
      I1 => Q(1),
      I2 => \icmp_ln89_reg_204_reg[0]\(4),
      I3 => \^i_fu_4802_out\,
      I4 => ram_reg(1),
      I5 => ram_reg_2,
      O => ADDRARDADDR(4)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => ram_reg_0(3),
      I1 => Q(1),
      I2 => \icmp_ln89_reg_204_reg[0]\(3),
      I3 => \^i_fu_4802_out\,
      I4 => ram_reg(1),
      I5 => ram_reg_1,
      O => ADDRARDADDR(3)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8FFB8FFB800"
    )
        port map (
      I0 => ram_reg_0(2),
      I1 => Q(1),
      I2 => \^i_fu_48_reg[6]\(2),
      I3 => ram_reg(1),
      I4 => k_cast_reg_656(2),
      I5 => ram_reg_3(0),
      O => ADDRARDADDR(2)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => ram_reg_0(1),
      I1 => Q(1),
      I2 => \icmp_ln89_reg_204_reg[0]\(1),
      I3 => \^i_fu_4802_out\,
      I4 => ram_reg(1),
      I5 => k_cast_reg_656(1),
      O => ADDRARDADDR(1)
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => Q(1),
      I2 => \icmp_ln89_reg_204_reg[0]\(0),
      I3 => \^i_fu_4802_out\,
      I4 => ram_reg(1),
      I5 => k_cast_reg_656(0),
      O => ADDRARDADDR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init_8 is
  port (
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten37_fu_90 : out STD_LOGIC;
    icmp_ln79_fu_192_p2 : out STD_LOGIC;
    \j_fu_78_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \j_fu_78_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_1_fu_860 : out STD_LOGIC;
    add_ln79_fu_198_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln80_fu_210_p2 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    \j_fu_78_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_i : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \indvar_flatten_fu_82_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    select_ln80_fu_272_p3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_1_fu_86_reg[1]\ : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    \i_1_fu_86_reg[2]\ : out STD_LOGIC;
    \k_fu_74_reg[0]\ : out STD_LOGIC;
    \indvar_flatten37_fu_90_reg[2]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg1 : in STD_LOGIC;
    grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg : in STD_LOGIC;
    icmp_ln80_reg_616 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \add_ln80_reg_645_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln79_reg_607_reg[0]\ : in STD_LOGIC;
    \icmp_ln79_reg_607_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln79_reg_607_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln79_reg_607_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln79_reg_607_reg[0]_3\ : in STD_LOGIC;
    \indvar_flatten37_fu_90_reg[3]\ : in STD_LOGIC;
    \indvar_flatten37_fu_90_reg[3]_0\ : in STD_LOGIC;
    \indvar_flatten37_fu_90_reg[4]\ : in STD_LOGIC;
    \indvar_flatten37_fu_90_reg[7]\ : in STD_LOGIC;
    \indvar_flatten37_fu_90_reg[7]_0\ : in STD_LOGIC;
    \k_cast_reg_656_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \indvar_flatten_load_reg_611_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \indvar_flatten_load_reg_611_reg[0]\ : in STD_LOGIC;
    \i_reg_597_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init_8 : entity is "sw_compute_flow_control_loop_pipe_sequential_init";
end design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init_8;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init_8 is
  signal \add_ln82_1_reg_661[4]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln82_1_reg_661[4]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln82_1_reg_661[4]_i_4_n_4\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_4\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_4\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^i_1_fu_860\ : STD_LOGIC;
  signal \^icmp_ln79_fu_192_p2\ : STD_LOGIC;
  signal \icmp_ln80_reg_616[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln80_reg_616[0]_i_3_n_4\ : STD_LOGIC;
  signal \indvar_flatten37_fu_90[5]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten37_fu_90[8]_i_3_n_4\ : STD_LOGIC;
  signal \^j_fu_78_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln79_1_reg_629[1]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \add_ln79_1_reg_629[2]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \add_ln80_reg_645[0]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \add_ln80_reg_645[1]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \add_ln80_reg_645[2]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \add_ln82_1_reg_661[4]_i_2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \add_ln82_1_reg_661[4]_i_4\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \and_ln79_reg_639[0]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_reg_i_1 : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \i_reg_597[0]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \i_reg_597[1]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \i_reg_597[2]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \icmp_ln80_reg_616[0]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \indvar_flatten37_fu_90[0]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \indvar_flatten37_fu_90[1]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \indvar_flatten37_fu_90[5]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \indvar_flatten37_fu_90[6]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \indvar_flatten37_fu_90[8]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_82[0]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \indvar_flatten_load_reg_611[0]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \indvar_flatten_load_reg_611[1]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \indvar_flatten_load_reg_611[2]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \indvar_flatten_load_reg_611[3]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \indvar_flatten_load_reg_611[4]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \indvar_flatten_load_reg_611[5]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \indvar_flatten_load_reg_611[6]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \j_1_reg_592[0]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \j_1_reg_592[1]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \j_1_reg_592[2]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \j_1_reg_592[3]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \k_cast_reg_656[0]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \k_cast_reg_656[1]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \select_ln79_reg_624[0]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \select_ln79_reg_624[1]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \select_ln79_reg_624[2]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \select_ln79_reg_624[3]_i_1\ : label is "soft_lutpair348";
begin
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
  ap_loop_init_int_reg_0(3 downto 0) <= \^ap_loop_init_int_reg_0\(3 downto 0);
  i_1_fu_860 <= \^i_1_fu_860\;
  icmp_ln79_fu_192_p2 <= \^icmp_ln79_fu_192_p2\;
  \j_fu_78_reg[3]\(3 downto 0) <= \^j_fu_78_reg[3]\(3 downto 0);
\add_ln79_1_reg_629[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => \i_reg_597_reg[2]\(0),
      O => ap_loop_init_int_reg_1
    );
\add_ln79_1_reg_629[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"152A"
    )
        port map (
      I0 => \i_reg_597_reg[2]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => \i_reg_597_reg[2]\(0),
      O => \i_1_fu_86_reg[1]\
    );
\add_ln79_1_reg_629[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06660AAA"
    )
        port map (
      I0 => \i_reg_597_reg[2]\(2),
      I1 => \i_reg_597_reg[2]\(1),
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \i_reg_597_reg[2]\(0),
      O => \i_1_fu_86_reg[2]\
    );
\add_ln80_reg_645[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D555FFFF"
    )
        port map (
      I0 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      I1 => ap_loop_init_int,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => Q(0),
      I4 => \add_ln80_reg_645_reg[3]\(0),
      O => \^j_fu_78_reg[3]\(0)
    );
\add_ln80_reg_645[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A2A00"
    )
        port map (
      I0 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      I1 => ap_loop_init_int,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => \add_ln80_reg_645_reg[3]\(0),
      I4 => \add_ln80_reg_645_reg[3]\(1),
      O => \^j_fu_78_reg[3]\(1)
    );
\add_ln80_reg_645[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04080808"
    )
        port map (
      I0 => \add_ln80_reg_645_reg[3]\(2),
      I1 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      I2 => \^i_1_fu_860\,
      I3 => \add_ln80_reg_645_reg[3]\(0),
      I4 => \add_ln80_reg_645_reg[3]\(1),
      O => \^j_fu_78_reg[3]\(2)
    );
\add_ln80_reg_645[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A000000AA0000"
    )
        port map (
      I0 => \add_ln80_reg_645_reg[3]\(3),
      I1 => \add_ln80_reg_645_reg[3]\(1),
      I2 => \add_ln80_reg_645_reg[3]\(0),
      I3 => \^i_1_fu_860\,
      I4 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      I5 => \add_ln80_reg_645_reg[3]\(2),
      O => \^j_fu_78_reg[3]\(3)
    );
\add_ln82_1_reg_661[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02220888"
    )
        port map (
      I0 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      I1 => \add_ln80_reg_645_reg[3]\(0),
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \k_cast_reg_656_reg[2]\(2),
      O => \j_fu_78_reg[1]\(0)
    );
\add_ln82_1_reg_661[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000060C0"
    )
        port map (
      I0 => \add_ln80_reg_645_reg[3]\(0),
      I1 => \add_ln80_reg_645_reg[3]\(1),
      I2 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      I3 => \k_cast_reg_656_reg[2]\(2),
      I4 => \^i_1_fu_860\,
      O => \j_fu_78_reg[1]\(1)
    );
\add_ln82_1_reg_661[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE1111EE2D11D2"
    )
        port map (
      I0 => \add_ln82_1_reg_661[4]_i_2_n_4\,
      I1 => \add_ln82_1_reg_661[4]_i_3_n_4\,
      I2 => \add_ln80_reg_645_reg[3]\(1),
      I3 => \^j_fu_78_reg[3]\(0),
      I4 => \^ap_loop_init_int_reg_0\(2),
      I5 => \add_ln82_1_reg_661[4]_i_4_n_4\,
      O => \j_fu_78_reg[1]\(2)
    );
\add_ln82_1_reg_661[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D555FFFF"
    )
        port map (
      I0 => \add_ln80_reg_645_reg[3]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => Q(0),
      I4 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      O => \add_ln82_1_reg_661[4]_i_2_n_4\
    );
\add_ln82_1_reg_661[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FFF7FFFFFF"
    )
        port map (
      I0 => \add_ln80_reg_645_reg[3]\(0),
      I1 => \k_cast_reg_656_reg[2]\(2),
      I2 => \^i_1_fu_860\,
      I3 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      I4 => \k_cast_reg_656_reg[2]\(1),
      I5 => \k_cast_reg_656_reg[2]\(0),
      O => \add_ln82_1_reg_661[4]_i_3_n_4\
    );
\add_ln82_1_reg_661[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \k_cast_reg_656_reg[2]\(1),
      I1 => \k_cast_reg_656_reg[2]\(0),
      I2 => \^i_1_fu_860\,
      I3 => \k_cast_reg_656_reg[2]\(2),
      I4 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      O => \add_ln82_1_reg_661[4]_i_4_n_4\
    );
\and_ln79_reg_639[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      I1 => \k_cast_reg_656_reg[2]\(2),
      I2 => \^i_1_fu_860\,
      I3 => \k_cast_reg_656_reg[2]\(0),
      I4 => \k_cast_reg_656_reg[2]\(1),
      O => p_1_in
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(0),
      I1 => ap_done_reg1,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[5]\(1),
      O => D(0)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08080808080808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(1),
      I1 => ap_done_cache,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => ap_done_cache_reg_0,
      I4 => Q(1),
      I5 => \^ap_enable_reg_pp0_iter0\,
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0F0F0FE2000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => Q(1),
      I4 => ap_done_cache_reg_0,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_4\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_4\,
      Q => ap_done_cache,
      R => SR(0)
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => \^ap_enable_reg_pp0_iter0\
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBBBBB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => ap_done_cache_reg_0,
      I3 => Q(1),
      I4 => \^ap_enable_reg_pp0_iter0\,
      O => \ap_loop_init_int_i_1__0_n_4\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_4\,
      Q => ap_loop_init_int,
      R => '0'
    );
\i_reg_597[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_reg_597_reg[2]\(0),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(0)
    );
\i_reg_597[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_reg_597_reg[2]\(1),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(1)
    );
\i_reg_597[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_reg_597_reg[2]\(2),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(2)
    );
\icmp_ln79_reg_607[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \icmp_ln79_reg_607_reg[0]\,
      I1 => \icmp_ln79_reg_607_reg[0]_0\,
      I2 => \icmp_ln79_reg_607_reg[0]_1\,
      I3 => \^i_1_fu_860\,
      I4 => \icmp_ln79_reg_607_reg[0]_2\,
      I5 => \icmp_ln79_reg_607_reg[0]_3\,
      O => \^icmp_ln79_fu_192_p2\
    );
\icmp_ln80_reg_616[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      O => icmp_ln80_fu_210_p2
    );
\icmp_ln80_reg_616[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \indvar_flatten_load_reg_611_reg[6]\(4),
      I1 => \^i_1_fu_860\,
      I2 => \indvar_flatten_load_reg_611_reg[6]\(3),
      I3 => \indvar_flatten_load_reg_611_reg[6]\(1),
      I4 => \indvar_flatten_load_reg_611_reg[0]\,
      I5 => \icmp_ln80_reg_616[0]_i_3_n_4\,
      O => \icmp_ln80_reg_616[0]_i_2_n_4\
    );
\icmp_ln80_reg_616[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFFF0EEEEEEE"
    )
        port map (
      I0 => \indvar_flatten_load_reg_611_reg[6]\(5),
      I1 => \indvar_flatten_load_reg_611_reg[6]\(0),
      I2 => Q(0),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \indvar_flatten_load_reg_611_reg[6]\(2),
      O => \icmp_ln80_reg_616[0]_i_3_n_4\
    );
\indvar_flatten37_fu_90[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \indvar_flatten37_fu_90_reg[3]\,
      O => add_ln79_fu_198_p2(0)
    );
\indvar_flatten37_fu_90[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \indvar_flatten37_fu_90_reg[3]\,
      I1 => \indvar_flatten37_fu_90_reg[3]_0\,
      I2 => ap_loop_init_int,
      O => add_ln79_fu_198_p2(1)
    );
\indvar_flatten37_fu_90[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \icmp_ln79_reg_607_reg[0]_2\,
      I1 => \indvar_flatten37_fu_90_reg[3]_0\,
      I2 => ap_loop_init_int,
      I3 => \indvar_flatten37_fu_90_reg[3]\,
      O => \indvar_flatten37_fu_90_reg[2]\
    );
\indvar_flatten37_fu_90[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \icmp_ln79_reg_607_reg[0]_1\,
      I1 => \icmp_ln79_reg_607_reg[0]_2\,
      I2 => \indvar_flatten37_fu_90_reg[3]\,
      I3 => \^i_1_fu_860\,
      I4 => \indvar_flatten37_fu_90_reg[3]_0\,
      O => add_ln79_fu_198_p2(2)
    );
\indvar_flatten37_fu_90[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \indvar_flatten37_fu_90_reg[4]\,
      I1 => \indvar_flatten37_fu_90_reg[3]_0\,
      I2 => \^i_1_fu_860\,
      I3 => \indvar_flatten37_fu_90_reg[3]\,
      I4 => \icmp_ln79_reg_607_reg[0]_2\,
      I5 => \icmp_ln79_reg_607_reg[0]_1\,
      O => add_ln79_fu_198_p2(3)
    );
\indvar_flatten37_fu_90[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A060A0A0A0A0A"
    )
        port map (
      I0 => \icmp_ln79_reg_607_reg[0]\,
      I1 => \icmp_ln79_reg_607_reg[0]_1\,
      I2 => \^i_1_fu_860\,
      I3 => \icmp_ln79_reg_607_reg[0]_2\,
      I4 => \indvar_flatten37_fu_90[5]_i_2_n_4\,
      I5 => \indvar_flatten37_fu_90_reg[4]\,
      O => add_ln79_fu_198_p2(4)
    );
\indvar_flatten37_fu_90[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D555FFFF"
    )
        port map (
      I0 => \indvar_flatten37_fu_90_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => Q(0),
      I4 => \indvar_flatten37_fu_90_reg[3]_0\,
      O => \indvar_flatten37_fu_90[5]_i_2_n_4\
    );
\indvar_flatten37_fu_90[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \indvar_flatten37_fu_90[8]_i_3_n_4\,
      I1 => \icmp_ln79_reg_607_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \indvar_flatten37_fu_90_reg[7]_0\,
      O => add_ln79_fu_198_p2(5)
    );
\indvar_flatten37_fu_90[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \indvar_flatten37_fu_90_reg[7]\,
      I1 => \^i_1_fu_860\,
      I2 => \icmp_ln79_reg_607_reg[0]\,
      I3 => \indvar_flatten37_fu_90[8]_i_3_n_4\,
      I4 => \indvar_flatten37_fu_90_reg[7]_0\,
      O => add_ln79_fu_198_p2(6)
    );
\indvar_flatten37_fu_90[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I1 => Q(0),
      I2 => \^icmp_ln79_fu_192_p2\,
      O => indvar_flatten37_fu_90
    );
\indvar_flatten37_fu_90[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA0000AAAA"
    )
        port map (
      I0 => \icmp_ln79_reg_607_reg[0]_3\,
      I1 => \indvar_flatten37_fu_90_reg[7]_0\,
      I2 => \indvar_flatten37_fu_90[8]_i_3_n_4\,
      I3 => \icmp_ln79_reg_607_reg[0]\,
      I4 => \^i_1_fu_860\,
      I5 => \indvar_flatten37_fu_90_reg[7]\,
      O => add_ln79_fu_198_p2(7)
    );
\indvar_flatten37_fu_90[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \indvar_flatten37_fu_90_reg[4]\,
      I1 => \indvar_flatten37_fu_90_reg[3]_0\,
      I2 => \^i_1_fu_860\,
      I3 => \indvar_flatten37_fu_90_reg[3]\,
      I4 => \icmp_ln79_reg_607_reg[0]_2\,
      I5 => \icmp_ln79_reg_607_reg[0]_1\,
      O => \indvar_flatten37_fu_90[8]_i_3_n_4\
    );
\indvar_flatten_fu_82[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => Q(0),
      O => \^i_1_fu_860\
    );
\indvar_flatten_fu_82[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => Q(0),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln80_reg_616,
      I4 => E(0),
      O => \ap_CS_fsm_reg[0]\(0)
    );
\indvar_flatten_load_reg_611[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_load_reg_611_reg[0]\,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \indvar_flatten_fu_82_reg[6]\(0)
    );
\indvar_flatten_load_reg_611[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_load_reg_611_reg[6]\(0),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \indvar_flatten_fu_82_reg[6]\(1)
    );
\indvar_flatten_load_reg_611[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_load_reg_611_reg[6]\(1),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \indvar_flatten_fu_82_reg[6]\(2)
    );
\indvar_flatten_load_reg_611[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_load_reg_611_reg[6]\(2),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \indvar_flatten_fu_82_reg[6]\(3)
    );
\indvar_flatten_load_reg_611[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_load_reg_611_reg[6]\(3),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \indvar_flatten_fu_82_reg[6]\(4)
    );
\indvar_flatten_load_reg_611[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_load_reg_611_reg[6]\(4),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \indvar_flatten_fu_82_reg[6]\(5)
    );
\indvar_flatten_load_reg_611[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^icmp_ln79_fu_192_p2\,
      O => \ap_CS_fsm_reg[0]_0\(0)
    );
\indvar_flatten_load_reg_611[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_load_reg_611_reg[6]\(5),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \indvar_flatten_fu_82_reg[6]\(6)
    );
\j_1_reg_592[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln80_reg_645_reg[3]\(0),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_78_reg[3]_0\(0)
    );
\j_1_reg_592[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln80_reg_645_reg[3]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      O => \j_fu_78_reg[3]_0\(1)
    );
\j_1_reg_592[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln80_reg_645_reg[3]\(2),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_78_reg[3]_0\(2)
    );
\j_1_reg_592[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln80_reg_645_reg[3]\(3),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_78_reg[3]_0\(3)
    );
\k_cast_reg_656[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      I1 => \k_cast_reg_656_reg[2]\(0),
      I2 => ap_loop_init_int,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      O => select_ln80_fu_272_p3(0)
    );
\k_cast_reg_656[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      I1 => \k_cast_reg_656_reg[2]\(1),
      I2 => ap_loop_init_int,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      O => select_ln80_fu_272_p3(1)
    );
\k_cast_reg_656[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => \k_cast_reg_656_reg[2]\(0),
      I1 => \k_cast_reg_656_reg[2]\(1),
      I2 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      I3 => \^i_1_fu_860\,
      I4 => \k_cast_reg_656_reg[2]\(2),
      O => \k_fu_74_reg[0]\
    );
\select_ln79_reg_624[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \add_ln80_reg_645_reg[3]\(0),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      O => \^ap_loop_init_int_reg_0\(0)
    );
\select_ln79_reg_624[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \add_ln80_reg_645_reg[3]\(1),
      O => \^ap_loop_init_int_reg_0\(1)
    );
\select_ln79_reg_624[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA0000"
    )
        port map (
      I0 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      I1 => ap_loop_init_int,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => Q(0),
      I4 => \add_ln80_reg_645_reg[3]\(2),
      O => \^ap_loop_init_int_reg_0\(2)
    );
\select_ln79_reg_624[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \icmp_ln80_reg_616[0]_i_2_n_4\,
      I1 => ap_loop_init_int,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => \add_ln80_reg_645_reg[3]\(3),
      O => \^ap_loop_init_int_reg_0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_14\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_rreq : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    m_axi_gmem_ARREADY_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARREADY_1 : out STD_LOGIC;
    m_axi_gmem_ARREADY_2 : out STD_LOGIC;
    m_axi_gmem_ARREADY_3 : out STD_LOGIC;
    m_axi_gmem_ARREADY_4 : out STD_LOGIC;
    m_axi_gmem_ARREADY_5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC;
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_1\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \could_multi_bursts.last_loop__10\ : in STD_LOGIC;
    \sect_addr_buf_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_14\ : entity is "sw_compute_gmem_m_axi_fifo";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_14\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_14\ is
  signal \dout_vld_i_1__9_n_4\ : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__9_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_i_1__9_n_4\ : STD_LOGIC;
  signal \full_n_i_2__9_n_4\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__10_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__10_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__6_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[4]\ : STD_LOGIC;
  signal need_rlast : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^p_13_in\ : STD_LOGIC;
  signal \^p_14_in\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \empty_n_i_2__9\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \full_n_i_2__9\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__10\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__10\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__6\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of rreq_handling_i_1 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \start_addr[63]_i_1__0\ : label is "soft_lutpair80";
begin
  fifo_rctl_ready <= \^fifo_rctl_ready\;
  next_rreq <= \^next_rreq\;
  p_13_in <= \^p_13_in\;
  p_14_in <= \^p_14_in\;
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EA"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \^fifo_rctl_ready\,
      I3 => m_axi_gmem_ARREADY,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I3 => m_axi_gmem_ARREADY,
      O => \^p_13_in\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \^fifo_rctl_ready\,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(0),
      O => m_axi_gmem_ARREADY_1
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \^fifo_rctl_ready\,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(1),
      O => m_axi_gmem_ARREADY_2
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \^fifo_rctl_ready\,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(2),
      O => m_axi_gmem_ARREADY_3
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \^fifo_rctl_ready\,
      O => m_axi_gmem_ARREADY_4
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \^fifo_rctl_ready\,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(3),
      O => m_axi_gmem_ARREADY_5
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_14_in\,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7500FF00"
    )
        port map (
      I0 => \could_multi_bursts.last_loop__10\,
      I1 => m_axi_gmem_ARREADY,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \^fifo_rctl_ready\,
      I5 => rreq_handling_reg_0,
      O => m_axi_gmem_ARREADY_0
    );
\dout_vld_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => need_rlast,
      I2 => RBURST_READY_Dummy,
      O => \dout_vld_i_1__9_n_4\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__9_n_4\,
      Q => need_rlast,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA00BA00BA00"
    )
        port map (
      I0 => \empty_n_i_2__9_n_4\,
      I1 => RBURST_READY_Dummy,
      I2 => need_rlast,
      I3 => empty_n_reg_n_4,
      I4 => \^fifo_rctl_ready\,
      I5 => \^p_13_in\,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \empty_n_i_2__9_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => SR(0)
    );
\full_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__9_n_4\,
      I2 => \^p_13_in\,
      I3 => \^fifo_rctl_ready\,
      I4 => pop,
      O => \full_n_i_1__9_n_4\
    );
\full_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => \mOutPtr_reg_n_4_[3]\,
      I4 => \mOutPtr_reg_n_4_[4]\,
      O => \full_n_i_2__9_n_4\
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => RBURST_READY_Dummy,
      I1 => need_rlast,
      I2 => empty_n_reg_n_4,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_4\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__9_n_4\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[1]_i_1__10_n_4\
    );
\mOutPtr[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_4_[2]\,
      O => \mOutPtr[2]_i_1__10_n_4\
    );
\mOutPtr[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => p_12_in,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[3]_i_1__10_n_4\
    );
\mOutPtr[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78778888"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \^p_13_in\,
      I2 => RBURST_READY_Dummy,
      I3 => need_rlast,
      I4 => empty_n_reg_n_4,
      O => \mOutPtr[4]_i_1__7_n_4\
    );
\mOutPtr[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[3]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => p_12_in,
      I5 => \mOutPtr_reg_n_4_[4]\,
      O => \mOutPtr[4]_i_2__6_n_4\
    );
\mOutPtr[4]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08088808"
    )
        port map (
      I0 => \^p_13_in\,
      I1 => \^fifo_rctl_ready\,
      I2 => empty_n_reg_n_4,
      I3 => need_rlast,
      I4 => RBURST_READY_Dummy,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_4\,
      D => \mOutPtr[0]_i_1__9_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_4\,
      D => \mOutPtr[1]_i_1__10_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_4\,
      D => \mOutPtr[2]_i_1__10_n_4\,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_4\,
      D => \mOutPtr[3]_i_1__10_n_4\,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_4\,
      D => \mOutPtr[4]_i_2__6_n_4\,
      Q => \mOutPtr_reg_n_4_[4]\,
      R => SR(0)
    );
rreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_14_in\,
      I2 => CO(0),
      I3 => Q(0),
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_addr_buf_reg[2]\(0),
      I1 => \^p_14_in\,
      I2 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\sect_cnt[51]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_rreq\,
      I1 => \^p_14_in\,
      O => E(0)
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\,
      I1 => \sect_len_buf_reg[9]_0\,
      I2 => \^p_13_in\,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => rreq_handling_reg_0,
      O => \^p_14_in\
    );
\start_addr[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^p_14_in\,
      I1 => CO(0),
      I2 => rreq_handling_reg_0,
      I3 => Q(0),
      O => \^next_rreq\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized2\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    ursp_ready : out STD_LOGIC;
    pop : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \push__0\ : in STD_LOGIC;
    dout_vld_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_12_in : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized2\ : entity is "sw_compute_gmem_m_axi_fifo";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized2\ is
  signal \dout_vld_i_1__2_n_4\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__2_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \full_n_i_1__2_n_4\ : STD_LOGIC;
  signal \full_n_i_2__0_n_4\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__3_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__0\ : label is "soft_lutpair328";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  pop <= \^pop\;
  ursp_ready <= \^ursp_ready\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => dout_vld_reg_2(1),
      I2 => \ap_CS_fsm_reg[0]\,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      I4 => dout_vld_reg_2(0),
      O => dout_vld_reg_1(0)
    );
\dout_vld_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAAAA"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => Q(1),
      I2 => Q(0),
      I3 => dout_vld_reg_2(1),
      I4 => \^dout_vld_reg_0\,
      O => \dout_vld_i_1__2_n_4\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__2_n_4\,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FFFB00"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \empty_n_i_2__2_n_4\,
      I3 => \^pop\,
      I4 => \push__0\,
      I5 => empty_n_reg_n_4,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[3]\,
      I1 => \mOutPtr_reg_n_4_[2]\,
      O => \empty_n_i_2__2_n_4\
    );
empty_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FF0000"
    )
        port map (
      I0 => dout_vld_reg_2(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^dout_vld_reg_0\,
      I4 => empty_n_reg_n_4,
      O => \^pop\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => SR(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FFFFFDFDFF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \empty_n_i_2__2_n_4\,
      I2 => \full_n_i_2__0_n_4\,
      I3 => \^ursp_ready\,
      I4 => \push__0\,
      I5 => \^pop\,
      O => \full_n_i_1__2_n_4\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      O => \full_n_i_2__0_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_4\,
      Q => \^ursp_ready\,
      R => '0'
    );
grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^dout_vld_reg_0\,
      I2 => dout_vld_reg_2(1),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      O => \ap_CS_fsm_reg[9]\
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__2_n_4\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1__3_n_4\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_4_[2]\,
      O => \mOutPtr[2]_i_1__3_n_4\
    );
\mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A5555AAAAAAAA"
    )
        port map (
      I0 => \push__0\,
      I1 => dout_vld_reg_2(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^dout_vld_reg_0\,
      I5 => empty_n_reg_n_4,
      O => \mOutPtr[3]_i_1__3_n_4\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[2]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[1]\,
      I3 => p_12_in,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[3]_i_2__0_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__3_n_4\,
      D => \mOutPtr[0]_i_1__2_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__3_n_4\,
      D => \mOutPtr[1]_i_1__3_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__3_n_4\,
      D => \mOutPtr[2]_i_1__3_n_4\,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__3_n_4\,
      D => \mOutPtr[3]_i_2__0_n_4\,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_gmem_m_axi_mem is
  port (
    rnext : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    raddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pop : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_4 : in STD_LOGIC;
    mem_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_6 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_mem : entity is "sw_compute_gmem_m_axi_mem";
end design_2_sw_compute_0_0_sw_compute_gmem_m_axi_mem;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_mem is
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rnext\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-4 {cell *THIS*} {string 4}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 540;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 496;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \raddr_reg[0]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \raddr_reg[1]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \raddr_reg[2]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \raddr_reg[3]_i_1\ : label is "soft_lutpair312";
begin
  WEBWE(0) <= \^webwe\(0);
  rnext(3 downto 0) <= \^rnext\(3 downto 0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 5) => raddr_reg(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 5) => mem_reg_5(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => mem_reg_6(15 downto 0),
      DIBDI(15 downto 0) => mem_reg_6(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => dout(15 downto 0),
      DOBDO(15 downto 0) => dout(31 downto 16),
      DOPADOP(1 downto 0) => dout(33 downto 32),
      DOPBDOP(1 downto 0) => dout(35 downto 34),
      ENARDEN => mem_reg_2,
      ENBWREN => '1',
      REGCEAREGCE => mem_reg_3,
      REGCEB => '0',
      RSTRAMARSTRAM => SR(0),
      RSTRAMB => '0',
      RSTREGARSTREG => mem_reg_4,
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
mem_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_1,
      I2 => Q(1),
      I3 => Q(0),
      O => \^webwe\(0)
    );
\raddr_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7F00"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => pop,
      I4 => raddr(0),
      O => \^rnext\(0)
    );
\raddr_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FFAA00"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(3),
      I2 => raddr(2),
      I3 => pop,
      I4 => raddr(1),
      O => \^rnext\(1)
    );
\raddr_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"37FF8800"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      I2 => raddr(3),
      I3 => pop,
      I4 => raddr(2),
      O => \^rnext\(2)
    );
\raddr_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF8000"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      I2 => raddr(2),
      I3 => pop,
      I4 => raddr(3),
      O => \^rnext\(3)
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(3),
      Q => raddr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_mem__parameterized0\ is
  port (
    rnext : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    pop : in STD_LOGIC;
    \raddr_reg_reg[0]_0\ : in STD_LOGIC;
    \raddr_reg_reg[1]_0\ : in STD_LOGIC;
    \raddr_reg_reg[2]_0\ : in STD_LOGIC;
    \raddr_reg_reg[3]_0\ : in STD_LOGIC;
    \raddr_reg_reg[4]_0\ : in STD_LOGIC;
    \raddr_reg_reg[5]_0\ : in STD_LOGIC;
    \raddr_reg_reg[6]_0\ : in STD_LOGIC;
    \raddr_reg_reg[7]_0\ : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_mem__parameterized0\ : entity is "sw_compute_gmem_m_axi_mem";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_mem__parameterized0\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_mem__parameterized0\ is
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mem_reg_n_37 : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \raddr_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \raddr_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \raddr_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \raddr_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \^rnext\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8670;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 33;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \raddr_reg[0]_i_1__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \raddr_reg[1]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \raddr_reg[2]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \raddr_reg[4]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \raddr_reg[4]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \raddr_reg[5]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \raddr_reg[6]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \raddr_reg[7]_i_1\ : label is "soft_lutpair300";
begin
  WEBWE(0) <= \^webwe\(0);
  rnext(7 downto 0) <= \^rnext\(7 downto 0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => raddr_reg(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => mem_reg_2(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => din(33 downto 32),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => dout(15 downto 0),
      DOBDO(15 downto 0) => dout(31 downto 16),
      DOPADOP(1) => dout(32),
      DOPADOP(0) => mem_reg_n_37,
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => mem_reg_1,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => SR(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
mem_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0,
      I1 => Q(0),
      O => \^webwe\(0)
    );
\raddr_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => pop,
      I1 => \raddr_reg_reg[0]_0\,
      I2 => \raddr_reg[7]_i_2_n_4\,
      O => \^rnext\(0)
    );
\raddr_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => \raddr_reg[7]_i_2_n_4\,
      I2 => \raddr_reg_reg[1]_0\,
      I3 => \raddr_reg_reg[0]_0\,
      O => \^rnext\(1)
    );
\raddr_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53707070"
    )
        port map (
      I0 => pop,
      I1 => \raddr_reg[7]_i_2_n_4\,
      I2 => \raddr_reg_reg[2]_0\,
      I3 => \raddr_reg_reg[0]_0\,
      I4 => \raddr_reg_reg[1]_0\,
      O => \^rnext\(2)
    );
\raddr_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5370707070707070"
    )
        port map (
      I0 => pop,
      I1 => \raddr_reg[7]_i_2_n_4\,
      I2 => \raddr_reg_reg[3]_0\,
      I3 => \raddr_reg_reg[1]_0\,
      I4 => \raddr_reg_reg[0]_0\,
      I5 => \raddr_reg_reg[2]_0\,
      O => \^rnext\(3)
    );
\raddr_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => \raddr_reg[7]_i_2_n_4\,
      I2 => \raddr_reg_reg[4]_0\,
      I3 => \raddr_reg[4]_i_2_n_4\,
      O => \^rnext\(4)
    );
\raddr_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raddr_reg_reg[3]_0\,
      I1 => \raddr_reg_reg[1]_0\,
      I2 => \raddr_reg_reg[0]_0\,
      I3 => \raddr_reg_reg[2]_0\,
      O => \raddr_reg[4]_i_2_n_4\
    );
\raddr_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => \raddr_reg[7]_i_2_n_4\,
      I2 => \raddr_reg_reg[5]_0\,
      I3 => \raddr_reg[5]_i_2_n_4\,
      O => \^rnext\(5)
    );
\raddr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \raddr_reg_reg[4]_0\,
      I1 => \raddr_reg_reg[2]_0\,
      I2 => \raddr_reg_reg[0]_0\,
      I3 => \raddr_reg_reg[1]_0\,
      I4 => \raddr_reg_reg[3]_0\,
      O => \raddr_reg[5]_i_2_n_4\
    );
\raddr_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => \raddr_reg[7]_i_2_n_4\,
      I2 => \raddr_reg_reg[6]_0\,
      I3 => \raddr_reg[7]_i_3_n_4\,
      O => \^rnext\(6)
    );
\raddr_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57773000"
    )
        port map (
      I0 => pop,
      I1 => \raddr_reg[7]_i_2_n_4\,
      I2 => \raddr_reg[7]_i_3_n_4\,
      I3 => \raddr_reg_reg[6]_0\,
      I4 => \raddr_reg_reg[7]_0\,
      O => \^rnext\(7)
    );
\raddr_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000000FFFFFFFF"
    )
        port map (
      I0 => \raddr_reg[7]_i_4_n_4\,
      I1 => \raddr_reg_reg[1]_0\,
      I2 => \raddr_reg_reg[0]_0\,
      I3 => \raddr_reg_reg[2]_0\,
      I4 => \raddr_reg_reg[3]_0\,
      I5 => pop,
      O => \raddr_reg[7]_i_2_n_4\
    );
\raddr_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \raddr_reg_reg[5]_0\,
      I1 => \raddr_reg_reg[3]_0\,
      I2 => \raddr_reg_reg[1]_0\,
      I3 => \raddr_reg_reg[0]_0\,
      I4 => \raddr_reg_reg[2]_0\,
      I5 => \raddr_reg_reg[4]_0\,
      O => \raddr_reg[7]_i_3_n_4\
    );
\raddr_reg[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_reg[4]_0\,
      I1 => \raddr_reg_reg[5]_0\,
      I2 => \raddr_reg_reg[7]_0\,
      I3 => \raddr_reg_reg[6]_0\,
      O => \raddr_reg[7]_i_4_n_4\
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(3),
      Q => raddr_reg(3),
      R => '0'
    );
\raddr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(4),
      Q => raddr_reg(4),
      R => '0'
    );
\raddr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(5),
      Q => raddr_reg(5),
      R => '0'
    );
\raddr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(6),
      Q => raddr_reg(6),
      R => '0'
    );
\raddr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(7),
      Q => raddr_reg(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    \data_p1_reg[95]_0\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    next_wreq : in STD_LOGIC;
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    last_sect_buf_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    last_sect_buf_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p2_reg[73]_0\ : in STD_LOGIC_VECTOR ( 67 downto 0 );
    \end_addr_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[33]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice : entity is "sw_compute_gmem_m_axi_reg_slice";
end design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[10]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[62]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[63]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[68]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[69]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[70]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[71]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[72]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[95]_i_2_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_4\ : STD_LOGIC;
  signal \^data_p1_reg[95]_0\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \data_p2_reg_n_4_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[64]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[69]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[70]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[71]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[72]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[73]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[9]\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[63]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_4 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_4\ : STD_LOGIC;
  signal \state[1]_i_1_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair194";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \end_addr_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[33]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[37]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[41]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[45]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[49]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[53]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[57]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair216";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[95]_0\(67 downto 0) <= \^data_p1_reg[95]_0\(67 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => next_wreq,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => AWVALID_Dummy,
      I2 => next_wreq,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(8),
      O => \data_p1[10]_i_1_n_4\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(9),
      O => \data_p1[11]_i_1_n_4\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(10),
      O => \data_p1[12]_i_1_n_4\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(11),
      O => \data_p1[13]_i_1_n_4\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(12),
      O => \data_p1[14]_i_1_n_4\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(13),
      O => \data_p1[15]_i_1_n_4\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(14),
      O => \data_p1[16]_i_1_n_4\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(15),
      O => \data_p1[17]_i_1_n_4\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(16),
      O => \data_p1[18]_i_1_n_4\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(17),
      O => \data_p1[19]_i_1_n_4\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(18),
      O => \data_p1[20]_i_1_n_4\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(19),
      O => \data_p1[21]_i_1_n_4\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(20),
      O => \data_p1[22]_i_1_n_4\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(21),
      O => \data_p1[23]_i_1_n_4\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(22),
      O => \data_p1[24]_i_1_n_4\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(23),
      O => \data_p1[25]_i_1_n_4\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(24),
      O => \data_p1[26]_i_1_n_4\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(25),
      O => \data_p1[27]_i_1_n_4\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(26),
      O => \data_p1[28]_i_1_n_4\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(27),
      O => \data_p1[29]_i_1_n_4\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(0),
      O => \data_p1[2]_i_1_n_4\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(28),
      O => \data_p1[30]_i_1_n_4\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(29),
      O => \data_p1[31]_i_1_n_4\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(30),
      O => \data_p1[32]_i_1_n_4\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(31),
      O => \data_p1[33]_i_1_n_4\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(32),
      O => \data_p1[34]_i_1_n_4\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(33),
      O => \data_p1[35]_i_1_n_4\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(34),
      O => \data_p1[36]_i_1_n_4\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(35),
      O => \data_p1[37]_i_1_n_4\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(36),
      O => \data_p1[38]_i_1_n_4\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(37),
      O => \data_p1[39]_i_1_n_4\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(1),
      O => \data_p1[3]_i_1_n_4\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(38),
      O => \data_p1[40]_i_1_n_4\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(39),
      O => \data_p1[41]_i_1_n_4\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(40),
      O => \data_p1[42]_i_1_n_4\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(41),
      O => \data_p1[43]_i_1_n_4\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(42),
      O => \data_p1[44]_i_1_n_4\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(43),
      O => \data_p1[45]_i_1_n_4\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(44),
      O => \data_p1[46]_i_1_n_4\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(45),
      O => \data_p1[47]_i_1_n_4\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(46),
      O => \data_p1[48]_i_1_n_4\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(47),
      O => \data_p1[49]_i_1_n_4\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(2),
      O => \data_p1[4]_i_1_n_4\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(48),
      O => \data_p1[50]_i_1_n_4\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(49),
      O => \data_p1[51]_i_1_n_4\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(50),
      O => \data_p1[52]_i_1_n_4\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(51),
      O => \data_p1[53]_i_1_n_4\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(52),
      O => \data_p1[54]_i_1_n_4\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(53),
      O => \data_p1[55]_i_1_n_4\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(54),
      O => \data_p1[56]_i_1_n_4\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(55),
      O => \data_p1[57]_i_1_n_4\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(56),
      O => \data_p1[58]_i_1_n_4\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(57),
      O => \data_p1[59]_i_1_n_4\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(3),
      O => \data_p1[5]_i_1_n_4\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(58),
      O => \data_p1[60]_i_1_n_4\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(59),
      O => \data_p1[61]_i_1_n_4\
    );
\data_p1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(60),
      O => \data_p1[62]_i_1_n_4\
    );
\data_p1[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(61),
      O => \data_p1[63]_i_1_n_4\
    );
\data_p1[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[64]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(62),
      O => \data_p1[68]_i_1_n_4\
    );
\data_p1[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[69]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(63),
      O => \data_p1[69]_i_1_n_4\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(4),
      O => \data_p1[6]_i_1_n_4\
    );
\data_p1[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[70]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(64),
      O => \data_p1[70]_i_1_n_4\
    );
\data_p1[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[71]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(65),
      O => \data_p1[71]_i_1_n_4\
    );
\data_p1[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[72]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(66),
      O => \data_p1[72]_i_1_n_4\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(5),
      O => \data_p1[7]_i_1_n_4\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(6),
      O => \data_p1[8]_i_1_n_4\
    );
\data_p1[95]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B08"
    )
        port map (
      I0 => next_wreq,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => AWVALID_Dummy,
      O => load_p1
    );
\data_p1[95]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[73]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(67),
      O => \data_p1[95]_i_2_n_4\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(7),
      O => \data_p1[9]_i_1_n_4\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(61),
      R => '0'
    );
\data_p1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[68]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(62),
      R => '0'
    );
\data_p1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[69]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(63),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(4),
      R => '0'
    );
\data_p1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[70]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(64),
      R => '0'
    );
\data_p1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[71]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(65),
      R => '0'
    );
\data_p1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[72]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(66),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(6),
      R => '0'
    );
\data_p1_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[95]_i_2_n_4\,
      Q => \^data_p1_reg[95]_0\(67),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_4\,
      Q => \^data_p1_reg[95]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(8),
      Q => \data_p2_reg_n_4_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(9),
      Q => \data_p2_reg_n_4_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(10),
      Q => \data_p2_reg_n_4_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(11),
      Q => \data_p2_reg_n_4_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(12),
      Q => \data_p2_reg_n_4_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(13),
      Q => \data_p2_reg_n_4_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(14),
      Q => \data_p2_reg_n_4_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(15),
      Q => \data_p2_reg_n_4_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(16),
      Q => \data_p2_reg_n_4_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(17),
      Q => \data_p2_reg_n_4_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(18),
      Q => \data_p2_reg_n_4_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(19),
      Q => \data_p2_reg_n_4_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(20),
      Q => \data_p2_reg_n_4_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(21),
      Q => \data_p2_reg_n_4_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(22),
      Q => \data_p2_reg_n_4_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(23),
      Q => \data_p2_reg_n_4_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(24),
      Q => \data_p2_reg_n_4_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(25),
      Q => \data_p2_reg_n_4_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(26),
      Q => \data_p2_reg_n_4_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(27),
      Q => \data_p2_reg_n_4_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(0),
      Q => \data_p2_reg_n_4_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(28),
      Q => \data_p2_reg_n_4_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(29),
      Q => \data_p2_reg_n_4_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(30),
      Q => \data_p2_reg_n_4_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(31),
      Q => \data_p2_reg_n_4_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(32),
      Q => \data_p2_reg_n_4_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(33),
      Q => \data_p2_reg_n_4_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(34),
      Q => \data_p2_reg_n_4_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(35),
      Q => \data_p2_reg_n_4_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(36),
      Q => \data_p2_reg_n_4_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(37),
      Q => \data_p2_reg_n_4_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(1),
      Q => \data_p2_reg_n_4_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(38),
      Q => \data_p2_reg_n_4_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(39),
      Q => \data_p2_reg_n_4_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(40),
      Q => \data_p2_reg_n_4_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(41),
      Q => \data_p2_reg_n_4_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(42),
      Q => \data_p2_reg_n_4_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(43),
      Q => \data_p2_reg_n_4_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(44),
      Q => \data_p2_reg_n_4_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(45),
      Q => \data_p2_reg_n_4_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(46),
      Q => \data_p2_reg_n_4_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(47),
      Q => \data_p2_reg_n_4_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(2),
      Q => \data_p2_reg_n_4_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(48),
      Q => \data_p2_reg_n_4_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(49),
      Q => \data_p2_reg_n_4_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(50),
      Q => \data_p2_reg_n_4_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(51),
      Q => \data_p2_reg_n_4_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(52),
      Q => \data_p2_reg_n_4_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(53),
      Q => \data_p2_reg_n_4_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(54),
      Q => \data_p2_reg_n_4_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(55),
      Q => \data_p2_reg_n_4_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(56),
      Q => \data_p2_reg_n_4_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(57),
      Q => \data_p2_reg_n_4_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(3),
      Q => \data_p2_reg_n_4_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(58),
      Q => \data_p2_reg_n_4_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(59),
      Q => \data_p2_reg_n_4_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(60),
      Q => \data_p2_reg_n_4_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(61),
      Q => \data_p2_reg_n_4_[63]\,
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(62),
      Q => \data_p2_reg_n_4_[64]\,
      R => '0'
    );
\data_p2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(63),
      Q => \data_p2_reg_n_4_[69]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(4),
      Q => \data_p2_reg_n_4_[6]\,
      R => '0'
    );
\data_p2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(64),
      Q => \data_p2_reg_n_4_[70]\,
      R => '0'
    );
\data_p2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(65),
      Q => \data_p2_reg_n_4_[71]\,
      R => '0'
    );
\data_p2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(66),
      Q => \data_p2_reg_n_4_[72]\,
      R => '0'
    );
\data_p2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(67),
      Q => \data_p2_reg_n_4_[73]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(5),
      Q => \data_p2_reg_n_4_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(6),
      Q => \data_p2_reg_n_4_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(7),
      Q => \data_p2_reg_n_4_[9]\,
      R => '0'
    );
\end_addr_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[9]_i_1_n_4\,
      CO(3) => \end_addr_reg[13]_i_1_n_4\,
      CO(2) => \end_addr_reg[13]_i_1_n_5\,
      CO(1) => \end_addr_reg[13]_i_1_n_6\,
      CO(0) => \end_addr_reg[13]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(11 downto 8),
      O(3 downto 0) => \data_p1_reg[63]_0\(11 downto 8),
      S(3 downto 0) => \end_addr_reg[13]\(3 downto 0)
    );
\end_addr_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[13]_i_1_n_4\,
      CO(3) => \end_addr_reg[17]_i_1_n_4\,
      CO(2) => \end_addr_reg[17]_i_1_n_5\,
      CO(1) => \end_addr_reg[17]_i_1_n_6\,
      CO(0) => \end_addr_reg[17]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(15 downto 12),
      O(3 downto 0) => \data_p1_reg[63]_0\(15 downto 12),
      S(3 downto 0) => \end_addr_reg[17]\(3 downto 0)
    );
\end_addr_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[17]_i_1_n_4\,
      CO(3) => \end_addr_reg[21]_i_1_n_4\,
      CO(2) => \end_addr_reg[21]_i_1_n_5\,
      CO(1) => \end_addr_reg[21]_i_1_n_6\,
      CO(0) => \end_addr_reg[21]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(19 downto 16),
      O(3 downto 0) => \data_p1_reg[63]_0\(19 downto 16),
      S(3 downto 0) => \end_addr_reg[21]\(3 downto 0)
    );
\end_addr_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[21]_i_1_n_4\,
      CO(3) => \end_addr_reg[25]_i_1_n_4\,
      CO(2) => \end_addr_reg[25]_i_1_n_5\,
      CO(1) => \end_addr_reg[25]_i_1_n_6\,
      CO(0) => \end_addr_reg[25]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(23 downto 20),
      O(3 downto 0) => \data_p1_reg[63]_0\(23 downto 20),
      S(3 downto 0) => \end_addr_reg[25]\(3 downto 0)
    );
\end_addr_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[25]_i_1_n_4\,
      CO(3) => \end_addr_reg[29]_i_1_n_4\,
      CO(2) => \end_addr_reg[29]_i_1_n_5\,
      CO(1) => \end_addr_reg[29]_i_1_n_6\,
      CO(0) => \end_addr_reg[29]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(27 downto 24),
      O(3 downto 0) => \data_p1_reg[63]_0\(27 downto 24),
      S(3 downto 0) => \end_addr_reg[29]\(3 downto 0)
    );
\end_addr_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[29]_i_1_n_4\,
      CO(3) => \end_addr_reg[33]_i_1_n_4\,
      CO(2) => \end_addr_reg[33]_i_1_n_5\,
      CO(1) => \end_addr_reg[33]_i_1_n_6\,
      CO(0) => \end_addr_reg[33]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^data_p1_reg[95]_0\(29 downto 28),
      O(3 downto 0) => \data_p1_reg[63]_0\(31 downto 28),
      S(3 downto 2) => \^data_p1_reg[95]_0\(31 downto 30),
      S(1 downto 0) => \end_addr_reg[33]\(1 downto 0)
    );
\end_addr_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[33]_i_1_n_4\,
      CO(3) => \end_addr_reg[37]_i_1_n_4\,
      CO(2) => \end_addr_reg[37]_i_1_n_5\,
      CO(1) => \end_addr_reg[37]_i_1_n_6\,
      CO(0) => \end_addr_reg[37]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(35 downto 32),
      S(3 downto 0) => \^data_p1_reg[95]_0\(35 downto 32)
    );
\end_addr_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[37]_i_1_n_4\,
      CO(3) => \end_addr_reg[41]_i_1_n_4\,
      CO(2) => \end_addr_reg[41]_i_1_n_5\,
      CO(1) => \end_addr_reg[41]_i_1_n_6\,
      CO(0) => \end_addr_reg[41]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(39 downto 36),
      S(3 downto 0) => \^data_p1_reg[95]_0\(39 downto 36)
    );
\end_addr_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[41]_i_1_n_4\,
      CO(3) => \end_addr_reg[45]_i_1_n_4\,
      CO(2) => \end_addr_reg[45]_i_1_n_5\,
      CO(1) => \end_addr_reg[45]_i_1_n_6\,
      CO(0) => \end_addr_reg[45]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(43 downto 40),
      S(3 downto 0) => \^data_p1_reg[95]_0\(43 downto 40)
    );
\end_addr_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[45]_i_1_n_4\,
      CO(3) => \end_addr_reg[49]_i_1_n_4\,
      CO(2) => \end_addr_reg[49]_i_1_n_5\,
      CO(1) => \end_addr_reg[49]_i_1_n_6\,
      CO(0) => \end_addr_reg[49]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(47 downto 44),
      S(3 downto 0) => \^data_p1_reg[95]_0\(47 downto 44)
    );
\end_addr_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[49]_i_1_n_4\,
      CO(3) => \end_addr_reg[53]_i_1_n_4\,
      CO(2) => \end_addr_reg[53]_i_1_n_5\,
      CO(1) => \end_addr_reg[53]_i_1_n_6\,
      CO(0) => \end_addr_reg[53]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(51 downto 48),
      S(3 downto 0) => \^data_p1_reg[95]_0\(51 downto 48)
    );
\end_addr_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[53]_i_1_n_4\,
      CO(3) => \end_addr_reg[57]_i_1_n_4\,
      CO(2) => \end_addr_reg[57]_i_1_n_5\,
      CO(1) => \end_addr_reg[57]_i_1_n_6\,
      CO(0) => \end_addr_reg[57]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(55 downto 52),
      S(3 downto 0) => \^data_p1_reg[95]_0\(55 downto 52)
    );
\end_addr_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_reg[5]_i_1_n_4\,
      CO(2) => \end_addr_reg[5]_i_1_n_5\,
      CO(1) => \end_addr_reg[5]_i_1_n_6\,
      CO(0) => \end_addr_reg[5]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(3 downto 0),
      O(3 downto 0) => \data_p1_reg[63]_0\(3 downto 0),
      S(3 downto 0) => \end_addr_reg[5]\(3 downto 0)
    );
\end_addr_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[57]_i_1_n_4\,
      CO(3) => \end_addr_reg[61]_i_1_n_4\,
      CO(2) => \end_addr_reg[61]_i_1_n_5\,
      CO(1) => \end_addr_reg[61]_i_1_n_6\,
      CO(0) => \end_addr_reg[61]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(59 downto 56),
      S(3 downto 0) => \^data_p1_reg[95]_0\(59 downto 56)
    );
\end_addr_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[61]_i_1_n_4\,
      CO(3 downto 1) => \NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_reg[63]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_end_addr_reg[63]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \data_p1_reg[63]_0\(61 downto 60),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^data_p1_reg[95]_0\(61 downto 60)
    );
\end_addr_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[5]_i_1_n_4\,
      CO(3) => \end_addr_reg[9]_i_1_n_4\,
      CO(2) => \end_addr_reg[9]_i_1_n_5\,
      CO(1) => \end_addr_reg[9]_i_1_n_6\,
      CO(0) => \end_addr_reg[9]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(7 downto 4),
      O(3 downto 0) => \data_p1_reg[63]_0\(7 downto 4),
      S(3 downto 0) => \end_addr_reg[9]\(3 downto 0)
    );
\last_sect_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => last_sect_buf_reg_0(3),
      I1 => last_sect_buf_reg(4),
      O => S(1)
    );
\last_sect_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_buf_reg(2),
      I1 => last_sect_buf_reg_0(1),
      I2 => last_sect_buf_reg(1),
      I3 => last_sect_buf_reg_0(0),
      I4 => last_sect_buf_reg(3),
      I5 => last_sect_buf_reg_0(2),
      O => S(0)
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => AWVALID_Dummy,
      I2 => next_wreq,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => s_ready_t_i_1_n_4
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_4,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(10),
      I1 => next_wreq,
      I2 => last_sect_buf_reg(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(20),
      I1 => next_wreq,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(21),
      I1 => next_wreq,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(22),
      I1 => next_wreq,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(23),
      I1 => next_wreq,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(24),
      I1 => next_wreq,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(25),
      I1 => next_wreq,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(26),
      I1 => next_wreq,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(27),
      I1 => next_wreq,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(28),
      I1 => next_wreq,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(29),
      I1 => next_wreq,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(11),
      I1 => next_wreq,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(30),
      I1 => next_wreq,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(31),
      I1 => next_wreq,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(32),
      I1 => next_wreq,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(33),
      I1 => next_wreq,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(34),
      I1 => next_wreq,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(35),
      I1 => next_wreq,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(36),
      I1 => next_wreq,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(37),
      I1 => next_wreq,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(38),
      I1 => next_wreq,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(39),
      I1 => next_wreq,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(12),
      I1 => next_wreq,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(40),
      I1 => next_wreq,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(41),
      I1 => next_wreq,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(42),
      I1 => next_wreq,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(43),
      I1 => next_wreq,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(44),
      I1 => next_wreq,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(45),
      I1 => next_wreq,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(46),
      I1 => next_wreq,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(47),
      I1 => next_wreq,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(48),
      I1 => next_wreq,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(49),
      I1 => next_wreq,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(13),
      I1 => next_wreq,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(50),
      I1 => next_wreq,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(51),
      I1 => next_wreq,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(52),
      I1 => next_wreq,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(53),
      I1 => next_wreq,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(54),
      I1 => next_wreq,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(55),
      I1 => next_wreq,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(56),
      I1 => next_wreq,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(57),
      I1 => next_wreq,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(58),
      I1 => next_wreq,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(59),
      I1 => next_wreq,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(14),
      I1 => next_wreq,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(60),
      I1 => next_wreq,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(61),
      I1 => next_wreq,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(15),
      I1 => next_wreq,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(16),
      I1 => next_wreq,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(17),
      I1 => next_wreq,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(18),
      I1 => next_wreq,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(19),
      I1 => next_wreq,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => next_wreq,
      I3 => AWVALID_Dummy,
      I4 => \^q\(0),
      O => \state[0]_i_1_n_4\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF75"
    )
        port map (
      I0 => \^q\(0),
      I1 => AWVALID_Dummy,
      I2 => state(1),
      I3 => next_wreq,
      O => \state[1]_i_1_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_4\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice_15 is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    \data_p1_reg[95]_0\ : out STD_LOGIC_VECTOR ( 69 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ARVALID_Dummy : in STD_LOGIC;
    next_rreq : in STD_LOGIC;
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    last_sect_buf_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    last_sect_buf_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p2_reg[73]_0\ : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \end_addr_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[33]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice_15 : entity is "sw_compute_gmem_m_axi_reg_slice";
end design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice_15;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice_15 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[10]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[30]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[31]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[32]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[33]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[34]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[35]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[36]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[37]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[38]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[39]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[40]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[41]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[42]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[43]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[44]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[45]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[46]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[47]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[48]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[49]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[50]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[51]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[52]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[53]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[54]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[55]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[56]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[57]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[58]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[59]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[60]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[61]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[62]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[63]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[66]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[67]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[68]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[69]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[70]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[71]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[72]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[95]_i_2__0_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_4\ : STD_LOGIC;
  signal \^data_p1_reg[95]_0\ : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal data_p2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \end_addr_reg[13]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[63]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1__0_n_7\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_4\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair86";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \end_addr_reg[13]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[17]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[21]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[25]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[29]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[33]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[37]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[41]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[45]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[49]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[53]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[57]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[5]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[61]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[63]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[9]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair108";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[95]_0\(69 downto 0) <= \^data_p1_reg[95]_0\(69 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => ARVALID_Dummy,
      I1 => next_rreq,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => ARVALID_Dummy,
      I2 => next_rreq,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(8),
      O => \data_p1[10]_i_1__1_n_4\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(9),
      O => \data_p1[11]_i_1__1_n_4\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(10),
      O => \data_p1[12]_i_1__1_n_4\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(11),
      O => \data_p1[13]_i_1__1_n_4\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(12),
      O => \data_p1[14]_i_1__1_n_4\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(13),
      O => \data_p1[15]_i_1__1_n_4\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(14),
      O => \data_p1[16]_i_1__1_n_4\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(15),
      O => \data_p1[17]_i_1__1_n_4\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(16),
      O => \data_p1[18]_i_1__1_n_4\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(17),
      O => \data_p1[19]_i_1__1_n_4\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(18),
      O => \data_p1[20]_i_1__1_n_4\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(19),
      O => \data_p1[21]_i_1__1_n_4\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(20),
      O => \data_p1[22]_i_1__1_n_4\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(21),
      O => \data_p1[23]_i_1__1_n_4\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(22),
      O => \data_p1[24]_i_1__1_n_4\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(23),
      O => \data_p1[25]_i_1__1_n_4\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(24),
      O => \data_p1[26]_i_1__1_n_4\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(25),
      O => \data_p1[27]_i_1__1_n_4\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(26),
      O => \data_p1[28]_i_1__1_n_4\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(27),
      O => \data_p1[29]_i_1__1_n_4\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(0),
      O => \data_p1[2]_i_1__1_n_4\
    );
\data_p1[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(28),
      O => \data_p1[30]_i_1__1_n_4\
    );
\data_p1[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(29),
      O => \data_p1[31]_i_1__1_n_4\
    );
\data_p1[32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(30),
      O => \data_p1[32]_i_1__1_n_4\
    );
\data_p1[33]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(33),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(31),
      O => \data_p1[33]_i_1__1_n_4\
    );
\data_p1[34]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(34),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(32),
      O => \data_p1[34]_i_1__1_n_4\
    );
\data_p1[35]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(35),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(33),
      O => \data_p1[35]_i_1__1_n_4\
    );
\data_p1[36]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(36),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(34),
      O => \data_p1[36]_i_1__1_n_4\
    );
\data_p1[37]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(37),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(35),
      O => \data_p1[37]_i_1__1_n_4\
    );
\data_p1[38]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(38),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(36),
      O => \data_p1[38]_i_1__1_n_4\
    );
\data_p1[39]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(39),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(37),
      O => \data_p1[39]_i_1__1_n_4\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(1),
      O => \data_p1[3]_i_1__1_n_4\
    );
\data_p1[40]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(40),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(38),
      O => \data_p1[40]_i_1__1_n_4\
    );
\data_p1[41]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(41),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(39),
      O => \data_p1[41]_i_1__1_n_4\
    );
\data_p1[42]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(42),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(40),
      O => \data_p1[42]_i_1__1_n_4\
    );
\data_p1[43]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(43),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(41),
      O => \data_p1[43]_i_1__1_n_4\
    );
\data_p1[44]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(44),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(42),
      O => \data_p1[44]_i_1__1_n_4\
    );
\data_p1[45]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(45),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(43),
      O => \data_p1[45]_i_1__1_n_4\
    );
\data_p1[46]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(46),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(44),
      O => \data_p1[46]_i_1__1_n_4\
    );
\data_p1[47]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(47),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(45),
      O => \data_p1[47]_i_1__1_n_4\
    );
\data_p1[48]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(48),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(46),
      O => \data_p1[48]_i_1__1_n_4\
    );
\data_p1[49]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(49),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(47),
      O => \data_p1[49]_i_1__1_n_4\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(2),
      O => \data_p1[4]_i_1__1_n_4\
    );
\data_p1[50]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(50),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(48),
      O => \data_p1[50]_i_1__1_n_4\
    );
\data_p1[51]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(51),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(49),
      O => \data_p1[51]_i_1__1_n_4\
    );
\data_p1[52]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(52),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(50),
      O => \data_p1[52]_i_1__1_n_4\
    );
\data_p1[53]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(53),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(51),
      O => \data_p1[53]_i_1__1_n_4\
    );
\data_p1[54]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(54),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(52),
      O => \data_p1[54]_i_1__1_n_4\
    );
\data_p1[55]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(55),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(53),
      O => \data_p1[55]_i_1__1_n_4\
    );
\data_p1[56]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(56),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(54),
      O => \data_p1[56]_i_1__1_n_4\
    );
\data_p1[57]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(57),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(55),
      O => \data_p1[57]_i_1__1_n_4\
    );
\data_p1[58]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(58),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(56),
      O => \data_p1[58]_i_1__1_n_4\
    );
\data_p1[59]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(59),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(57),
      O => \data_p1[59]_i_1__1_n_4\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(3),
      O => \data_p1[5]_i_1__1_n_4\
    );
\data_p1[60]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(60),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(58),
      O => \data_p1[60]_i_1__1_n_4\
    );
\data_p1[61]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(61),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(59),
      O => \data_p1[61]_i_1__1_n_4\
    );
\data_p1[62]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(62),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(60),
      O => \data_p1[62]_i_1__1_n_4\
    );
\data_p1[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(63),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(61),
      O => \data_p1[63]_i_1__0_n_4\
    );
\data_p1[66]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(66),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(62),
      O => \data_p1[66]_i_1__0_n_4\
    );
\data_p1[67]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(67),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(63),
      O => \data_p1[67]_i_1__0_n_4\
    );
\data_p1[68]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(68),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(64),
      O => \data_p1[68]_i_1__0_n_4\
    );
\data_p1[69]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(69),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(65),
      O => \data_p1[69]_i_1__0_n_4\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(4),
      O => \data_p1[6]_i_1__1_n_4\
    );
\data_p1[70]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(70),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(66),
      O => \data_p1[70]_i_1__0_n_4\
    );
\data_p1[71]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(71),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(67),
      O => \data_p1[71]_i_1__0_n_4\
    );
\data_p1[72]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(72),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(68),
      O => \data_p1[72]_i_1__0_n_4\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(5),
      O => \data_p1[7]_i_1__1_n_4\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(6),
      O => \data_p1[8]_i_1__1_n_4\
    );
\data_p1[95]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B08"
    )
        port map (
      I0 => next_rreq,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => ARVALID_Dummy,
      O => load_p1
    );
\data_p1[95]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(73),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(69),
      O => \data_p1[95]_i_2__0_n_4\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[73]_0\(7),
      O => \data_p1[9]_i_1__1_n_4\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1__0_n_4\,
      Q => \^data_p1_reg[95]_0\(61),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1__0_n_4\,
      Q => \^data_p1_reg[95]_0\(62),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1__0_n_4\,
      Q => \^data_p1_reg[95]_0\(63),
      R => '0'
    );
\data_p1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[68]_i_1__0_n_4\,
      Q => \^data_p1_reg[95]_0\(64),
      R => '0'
    );
\data_p1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[69]_i_1__0_n_4\,
      Q => \^data_p1_reg[95]_0\(65),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(4),
      R => '0'
    );
\data_p1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[70]_i_1__0_n_4\,
      Q => \^data_p1_reg[95]_0\(66),
      R => '0'
    );
\data_p1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[71]_i_1__0_n_4\,
      Q => \^data_p1_reg[95]_0\(67),
      R => '0'
    );
\data_p1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[72]_i_1__0_n_4\,
      Q => \^data_p1_reg[95]_0\(68),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(6),
      R => '0'
    );
\data_p1_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[95]_i_2__0_n_4\,
      Q => \^data_p1_reg[95]_0\(69),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_4\,
      Q => \^data_p1_reg[95]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(8),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(9),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(10),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(11),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(12),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(13),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(14),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(15),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(16),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(17),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(18),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(19),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(20),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(21),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(22),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(23),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(24),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(25),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(26),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(27),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(0),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(28),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(29),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(30),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(31),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(32),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(33),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(34),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(35),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(36),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(37),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(1),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(38),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(39),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(40),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(41),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(42),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(43),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(44),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(45),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(46),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(47),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(2),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(48),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(49),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(50),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(51),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(52),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(53),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(54),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(55),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(56),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(57),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(3),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(58),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(59),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(60),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(61),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(62),
      Q => data_p2(66),
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(63),
      Q => data_p2(67),
      R => '0'
    );
\data_p2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(64),
      Q => data_p2(68),
      R => '0'
    );
\data_p2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(65),
      Q => data_p2(69),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(4),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(66),
      Q => data_p2(70),
      R => '0'
    );
\data_p2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(67),
      Q => data_p2(71),
      R => '0'
    );
\data_p2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(68),
      Q => data_p2(72),
      R => '0'
    );
\data_p2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(69),
      Q => data_p2(73),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(5),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(6),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[73]_0\(7),
      Q => data_p2(9),
      R => '0'
    );
\end_addr_reg[13]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[9]_i_1__0_n_4\,
      CO(3) => \end_addr_reg[13]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[13]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[13]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[13]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(11 downto 8),
      O(3 downto 0) => \data_p1_reg[63]_0\(11 downto 8),
      S(3 downto 0) => \end_addr_reg[13]\(3 downto 0)
    );
\end_addr_reg[17]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[13]_i_1__0_n_4\,
      CO(3) => \end_addr_reg[17]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[17]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[17]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[17]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(15 downto 12),
      O(3 downto 0) => \data_p1_reg[63]_0\(15 downto 12),
      S(3 downto 0) => \end_addr_reg[17]\(3 downto 0)
    );
\end_addr_reg[21]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[17]_i_1__0_n_4\,
      CO(3) => \end_addr_reg[21]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[21]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[21]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[21]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(19 downto 16),
      O(3 downto 0) => \data_p1_reg[63]_0\(19 downto 16),
      S(3 downto 0) => \end_addr_reg[21]\(3 downto 0)
    );
\end_addr_reg[25]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[21]_i_1__0_n_4\,
      CO(3) => \end_addr_reg[25]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[25]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[25]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[25]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(23 downto 20),
      O(3 downto 0) => \data_p1_reg[63]_0\(23 downto 20),
      S(3 downto 0) => \end_addr_reg[25]\(3 downto 0)
    );
\end_addr_reg[29]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[25]_i_1__0_n_4\,
      CO(3) => \end_addr_reg[29]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[29]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[29]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[29]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(27 downto 24),
      O(3 downto 0) => \data_p1_reg[63]_0\(27 downto 24),
      S(3 downto 0) => \end_addr_reg[29]\(3 downto 0)
    );
\end_addr_reg[33]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[29]_i_1__0_n_4\,
      CO(3) => \end_addr_reg[33]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[33]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[33]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[33]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^data_p1_reg[95]_0\(29 downto 28),
      O(3 downto 0) => \data_p1_reg[63]_0\(31 downto 28),
      S(3 downto 2) => \^data_p1_reg[95]_0\(31 downto 30),
      S(1 downto 0) => \end_addr_reg[33]\(1 downto 0)
    );
\end_addr_reg[37]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[33]_i_1__0_n_4\,
      CO(3) => \end_addr_reg[37]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[37]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[37]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[37]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(35 downto 32),
      S(3 downto 0) => \^data_p1_reg[95]_0\(35 downto 32)
    );
\end_addr_reg[41]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[37]_i_1__0_n_4\,
      CO(3) => \end_addr_reg[41]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[41]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[41]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[41]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(39 downto 36),
      S(3 downto 0) => \^data_p1_reg[95]_0\(39 downto 36)
    );
\end_addr_reg[45]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[41]_i_1__0_n_4\,
      CO(3) => \end_addr_reg[45]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[45]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[45]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[45]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(43 downto 40),
      S(3 downto 0) => \^data_p1_reg[95]_0\(43 downto 40)
    );
\end_addr_reg[49]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[45]_i_1__0_n_4\,
      CO(3) => \end_addr_reg[49]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[49]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[49]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[49]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(47 downto 44),
      S(3 downto 0) => \^data_p1_reg[95]_0\(47 downto 44)
    );
\end_addr_reg[53]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[49]_i_1__0_n_4\,
      CO(3) => \end_addr_reg[53]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[53]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[53]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[53]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(51 downto 48),
      S(3 downto 0) => \^data_p1_reg[95]_0\(51 downto 48)
    );
\end_addr_reg[57]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[53]_i_1__0_n_4\,
      CO(3) => \end_addr_reg[57]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[57]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[57]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[57]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(55 downto 52),
      S(3 downto 0) => \^data_p1_reg[95]_0\(55 downto 52)
    );
\end_addr_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_reg[5]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[5]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[5]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[5]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(3 downto 0),
      O(3 downto 0) => \data_p1_reg[63]_0\(3 downto 0),
      S(3 downto 0) => \end_addr_reg[5]\(3 downto 0)
    );
\end_addr_reg[61]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[57]_i_1__0_n_4\,
      CO(3) => \end_addr_reg[61]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[61]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[61]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[61]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(59 downto 56),
      S(3 downto 0) => \^data_p1_reg[95]_0\(59 downto 56)
    );
\end_addr_reg[63]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[61]_i_1__0_n_4\,
      CO(3 downto 1) => \NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_reg[63]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \data_p1_reg[63]_0\(61 downto 60),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^data_p1_reg[95]_0\(61 downto 60)
    );
\end_addr_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[5]_i_1__0_n_4\,
      CO(3) => \end_addr_reg[9]_i_1__0_n_4\,
      CO(2) => \end_addr_reg[9]_i_1__0_n_5\,
      CO(1) => \end_addr_reg[9]_i_1__0_n_6\,
      CO(0) => \end_addr_reg[9]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(7 downto 4),
      O(3 downto 0) => \data_p1_reg[63]_0\(7 downto 4),
      S(3 downto 0) => \end_addr_reg[9]\(3 downto 0)
    );
\last_sect_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => last_sect_buf_reg_0(3),
      I1 => last_sect_buf_reg(4),
      O => S(1)
    );
\last_sect_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_buf_reg(2),
      I1 => last_sect_buf_reg_0(1),
      I2 => last_sect_buf_reg(1),
      I3 => last_sect_buf_reg_0(0),
      I4 => last_sect_buf_reg(3),
      I5 => last_sect_buf_reg_0(2),
      O => S(0)
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => ARVALID_Dummy,
      I2 => next_rreq,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__1_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_4\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(10),
      I1 => next_rreq,
      I2 => last_sect_buf_reg(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(20),
      I1 => next_rreq,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(21),
      I1 => next_rreq,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(22),
      I1 => next_rreq,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(23),
      I1 => next_rreq,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(24),
      I1 => next_rreq,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(25),
      I1 => next_rreq,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(26),
      I1 => next_rreq,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(27),
      I1 => next_rreq,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(28),
      I1 => next_rreq,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(29),
      I1 => next_rreq,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(11),
      I1 => next_rreq,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(30),
      I1 => next_rreq,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(31),
      I1 => next_rreq,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(32),
      I1 => next_rreq,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(33),
      I1 => next_rreq,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(34),
      I1 => next_rreq,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(35),
      I1 => next_rreq,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(36),
      I1 => next_rreq,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(37),
      I1 => next_rreq,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(38),
      I1 => next_rreq,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(39),
      I1 => next_rreq,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(12),
      I1 => next_rreq,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(40),
      I1 => next_rreq,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(41),
      I1 => next_rreq,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(42),
      I1 => next_rreq,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(43),
      I1 => next_rreq,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(44),
      I1 => next_rreq,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(45),
      I1 => next_rreq,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(46),
      I1 => next_rreq,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(47),
      I1 => next_rreq,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(48),
      I1 => next_rreq,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(49),
      I1 => next_rreq,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(13),
      I1 => next_rreq,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(50),
      I1 => next_rreq,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(51),
      I1 => next_rreq,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(52),
      I1 => next_rreq,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(53),
      I1 => next_rreq,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(54),
      I1 => next_rreq,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(55),
      I1 => next_rreq,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(56),
      I1 => next_rreq,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(57),
      I1 => next_rreq,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(58),
      I1 => next_rreq,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(59),
      I1 => next_rreq,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(14),
      I1 => next_rreq,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(60),
      I1 => next_rreq,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(61),
      I1 => next_rreq,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(15),
      I1 => next_rreq,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(16),
      I1 => next_rreq,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(17),
      I1 => next_rreq,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(18),
      I1 => next_rreq,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(19),
      I1 => next_rreq,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => next_rreq,
      I3 => ARVALID_Dummy,
      I4 => \^q\(0),
      O => \state[0]_i_1__1_n_4\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF75"
    )
        port map (
      I0 => \^q\(0),
      I1 => ARVALID_Dummy,
      I2 => state(1),
      I3 => next_rreq,
      O => \state[1]_i_1__1_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_4\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized0\ is
  port (
    rs_req_ready : out STD_LOGIC;
    \last_cnt_reg[2]\ : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state[0]_i_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \req_en__0\ : in STD_LOGIC;
    req_fifo_valid : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized0\ : entity is "sw_compute_gmem_m_axi_reg_slice";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized0\ is
  signal \data_p1[10]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[32]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[39]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[40]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[41]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[42]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[43]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[44]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[45]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[46]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[47]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[48]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[49]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[50]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[51]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[52]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[53]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[54]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[55]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[56]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[57]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[58]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[59]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[60]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[61]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[62]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[63]_i_2_n_4\ : STD_LOGIC;
  signal \data_p1[64]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[65]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[66]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[67]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[64]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[65]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[66]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[67]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \^m_axi_gmem_awvalid\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rs_req_ready\ : STD_LOGIC;
  signal \s_ready_t_i_1__3_n_4\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_2_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
begin
  m_axi_gmem_AWVALID <= \^m_axi_gmem_awvalid\;
  rs_req_ready <= \^rs_req_ready\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080F00"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => m_axi_gmem_AWREADY,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008877FF008080"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => \^rs_req_ready\,
      I3 => m_axi_gmem_AWREADY,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[10]_i_1__0_n_4\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[11]_i_1__0_n_4\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[12]_i_1__0_n_4\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[13]_i_1__0_n_4\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[14]_i_1__0_n_4\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[15]_i_1__0_n_4\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[16]_i_1__0_n_4\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[17]_i_1__0_n_4\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[18]_i_1__0_n_4\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[19]_i_1__0_n_4\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[20]_i_1__0_n_4\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[21]_i_1__0_n_4\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[22]_i_1__0_n_4\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[23]_i_1__0_n_4\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[24]_i_1__0_n_4\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[25]_i_1__0_n_4\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[26]_i_1__0_n_4\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[27]_i_1__0_n_4\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[28]_i_1__0_n_4\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[29]_i_1__0_n_4\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[2]_i_1__0_n_4\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[30]_i_1__0_n_4\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[31]_i_1__0_n_4\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(30),
      O => \data_p1[32]_i_1__0_n_4\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(31),
      O => \data_p1[33]_i_1__0_n_4\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(32),
      O => \data_p1[34]_i_1__0_n_4\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(33),
      O => \data_p1[35]_i_1__0_n_4\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(34),
      O => \data_p1[36]_i_1__0_n_4\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(35),
      O => \data_p1[37]_i_1__0_n_4\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(36),
      O => \data_p1[38]_i_1__0_n_4\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(37),
      O => \data_p1[39]_i_1__0_n_4\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[3]_i_1__0_n_4\
    );
\data_p1[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(38),
      O => \data_p1[40]_i_1__0_n_4\
    );
\data_p1[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(39),
      O => \data_p1[41]_i_1__0_n_4\
    );
\data_p1[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(40),
      O => \data_p1[42]_i_1__0_n_4\
    );
\data_p1[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(41),
      O => \data_p1[43]_i_1__0_n_4\
    );
\data_p1[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(42),
      O => \data_p1[44]_i_1__0_n_4\
    );
\data_p1[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(43),
      O => \data_p1[45]_i_1__0_n_4\
    );
\data_p1[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(44),
      O => \data_p1[46]_i_1__0_n_4\
    );
\data_p1[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(45),
      O => \data_p1[47]_i_1__0_n_4\
    );
\data_p1[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(46),
      O => \data_p1[48]_i_1__0_n_4\
    );
\data_p1[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(47),
      O => \data_p1[49]_i_1__0_n_4\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[4]_i_1__0_n_4\
    );
\data_p1[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(48),
      O => \data_p1[50]_i_1__0_n_4\
    );
\data_p1[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(49),
      O => \data_p1[51]_i_1__0_n_4\
    );
\data_p1[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(50),
      O => \data_p1[52]_i_1__0_n_4\
    );
\data_p1[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(51),
      O => \data_p1[53]_i_1__0_n_4\
    );
\data_p1[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(52),
      O => \data_p1[54]_i_1__0_n_4\
    );
\data_p1[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(53),
      O => \data_p1[55]_i_1__0_n_4\
    );
\data_p1[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(54),
      O => \data_p1[56]_i_1__0_n_4\
    );
\data_p1[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(55),
      O => \data_p1[57]_i_1__0_n_4\
    );
\data_p1[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(56),
      O => \data_p1[58]_i_1__0_n_4\
    );
\data_p1[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(57),
      O => \data_p1[59]_i_1__0_n_4\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[5]_i_1__0_n_4\
    );
\data_p1[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(58),
      O => \data_p1[60]_i_1__0_n_4\
    );
\data_p1[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(59),
      O => \data_p1[61]_i_1__0_n_4\
    );
\data_p1[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(60),
      O => \data_p1[62]_i_1__0_n_4\
    );
\data_p1[63]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F80008"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => m_axi_gmem_AWREADY,
      O => load_p1
    );
\data_p1[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(61),
      O => \data_p1[63]_i_2_n_4\
    );
\data_p1[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[64]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(62),
      O => \data_p1[64]_i_1_n_4\
    );
\data_p1[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[65]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(63),
      O => \data_p1[65]_i_1_n_4\
    );
\data_p1[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[66]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(64),
      O => \data_p1[66]_i_1_n_4\
    );
\data_p1[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[67]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(65),
      O => \data_p1[67]_i_1_n_4\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[6]_i_1__0_n_4\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[7]_i_1__0_n_4\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[8]_i_1__0_n_4\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[9]_i_1__0_n_4\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_2_n_4\,
      Q => \data_p1_reg[67]_0\(61),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[64]_i_1_n_4\,
      Q => \data_p1_reg[67]_0\(62),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1_n_4\,
      Q => \data_p1_reg[67]_0\(63),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1_n_4\,
      Q => \data_p1_reg[67]_0\(64),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1_n_4\,
      Q => \data_p1_reg[67]_0\(65),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_4\,
      Q => \data_p1_reg[67]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \data_p2_reg_n_4_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \data_p2_reg_n_4_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \data_p2_reg_n_4_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \data_p2_reg_n_4_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \data_p2_reg_n_4_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \data_p2_reg_n_4_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \data_p2_reg_n_4_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \data_p2_reg_n_4_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \data_p2_reg_n_4_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \data_p2_reg_n_4_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \data_p2_reg_n_4_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \data_p2_reg_n_4_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \data_p2_reg_n_4_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \data_p2_reg_n_4_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \data_p2_reg_n_4_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \data_p2_reg_n_4_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \data_p2_reg_n_4_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \data_p2_reg_n_4_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \data_p2_reg_n_4_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \data_p2_reg_n_4_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \data_p2_reg_n_4_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \data_p2_reg_n_4_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \data_p2_reg_n_4_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \data_p2_reg_n_4_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \data_p2_reg_n_4_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \data_p2_reg_n_4_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => \data_p2_reg_n_4_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => \data_p2_reg_n_4_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => \data_p2_reg_n_4_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => \data_p2_reg_n_4_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => \data_p2_reg_n_4_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \data_p2_reg_n_4_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => \data_p2_reg_n_4_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => \data_p2_reg_n_4_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => \data_p2_reg_n_4_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => \data_p2_reg_n_4_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(42),
      Q => \data_p2_reg_n_4_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(43),
      Q => \data_p2_reg_n_4_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(44),
      Q => \data_p2_reg_n_4_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(45),
      Q => \data_p2_reg_n_4_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(46),
      Q => \data_p2_reg_n_4_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(47),
      Q => \data_p2_reg_n_4_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \data_p2_reg_n_4_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(48),
      Q => \data_p2_reg_n_4_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(49),
      Q => \data_p2_reg_n_4_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(50),
      Q => \data_p2_reg_n_4_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(51),
      Q => \data_p2_reg_n_4_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(52),
      Q => \data_p2_reg_n_4_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(53),
      Q => \data_p2_reg_n_4_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(54),
      Q => \data_p2_reg_n_4_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(55),
      Q => \data_p2_reg_n_4_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(56),
      Q => \data_p2_reg_n_4_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(57),
      Q => \data_p2_reg_n_4_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \data_p2_reg_n_4_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(58),
      Q => \data_p2_reg_n_4_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(59),
      Q => \data_p2_reg_n_4_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(60),
      Q => \data_p2_reg_n_4_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(61),
      Q => \data_p2_reg_n_4_[63]\,
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(62),
      Q => \data_p2_reg_n_4_[64]\,
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(63),
      Q => \data_p2_reg_n_4_[65]\,
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(64),
      Q => \data_p2_reg_n_4_[66]\,
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(65),
      Q => \data_p2_reg_n_4_[67]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \data_p2_reg_n_4_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \data_p2_reg_n_4_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \data_p2_reg_n_4_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \data_p2_reg_n_4_[9]\,
      R => '0'
    );
\s_ready_t_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFF0F700FFFF"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => m_axi_gmem_AWREADY,
      I3 => \^rs_req_ready\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \s_ready_t_i_1__3_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__3_n_4\,
      Q => \^rs_req_ready\,
      R => SR(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8FFFFF80008000"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => state(1),
      I3 => \^rs_req_ready\,
      I4 => m_axi_gmem_AWREADY,
      I5 => \^m_axi_gmem_awvalid\,
      O => \state[0]_i_2_n_4\
    );
\state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \state[0]_i_3\,
      O => \last_cnt_reg[2]\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7F0F"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => \^m_axi_gmem_awvalid\,
      I3 => state(1),
      I4 => m_axi_gmem_AWREADY,
      O => \state[1]_i_1__3_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_2_n_4\,
      Q => \^m_axi_gmem_awvalid\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__3_n_4\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized1\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \resp_ready__1\ : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized1\ : entity is "sw_compute_gmem_m_axi_reg_slice";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized1\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__0_n_4\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair193";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair193";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => m_axi_gmem_BVALID,
      I1 => \resp_ready__1\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3CCA0"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \resp_ready__1\,
      I2 => m_axi_gmem_BVALID,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_gmem_BVALID,
      I2 => \resp_ready__1\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_4\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => \resp_ready__1\,
      I3 => m_axi_gmem_BVALID,
      I4 => \^q\(0),
      O => \state[0]_i_1__0_n_4\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => \resp_ready__1\,
      I3 => m_axi_gmem_BVALID,
      O => \state[1]_i_1__0_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_4\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized2\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop_0 : out STD_LOGIC;
    \data_p1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    pop : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    \data_p2_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized2\ : entity is "sw_compute_gmem_m_axi_reg_slice";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized2\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[10]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[30]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[31]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[32]_i_2_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1__2_n_4\ : STD_LOGIC;
  signal \^data_p1_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \data_p2_reg_n_4_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__2_n_4\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair84";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \state[1]_i_1__2\ : label is "soft_lutpair85";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[32]_0\(32 downto 0) <= \^data_p1_reg[32]_0\(32 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => RREADY_Dummy,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => RREADY_Dummy,
      I4 => m_axi_gmem_RVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(0),
      O => \data_p1[0]_i_1_n_4\
    );
\data_p1[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(10),
      O => \data_p1[10]_i_1__2_n_4\
    );
\data_p1[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(11),
      O => \data_p1[11]_i_1__2_n_4\
    );
\data_p1[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(12),
      O => \data_p1[12]_i_1__2_n_4\
    );
\data_p1[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(13),
      O => \data_p1[13]_i_1__2_n_4\
    );
\data_p1[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(14),
      O => \data_p1[14]_i_1__2_n_4\
    );
\data_p1[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(15),
      O => \data_p1[15]_i_1__2_n_4\
    );
\data_p1[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(16),
      O => \data_p1[16]_i_1__2_n_4\
    );
\data_p1[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(17),
      O => \data_p1[17]_i_1__2_n_4\
    );
\data_p1[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(18),
      O => \data_p1[18]_i_1__2_n_4\
    );
\data_p1[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(19),
      O => \data_p1[19]_i_1__2_n_4\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(1),
      O => \data_p1[1]_i_1_n_4\
    );
\data_p1[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(20),
      O => \data_p1[20]_i_1__2_n_4\
    );
\data_p1[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(21),
      O => \data_p1[21]_i_1__2_n_4\
    );
\data_p1[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(22),
      O => \data_p1[22]_i_1__2_n_4\
    );
\data_p1[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(23),
      O => \data_p1[23]_i_1__2_n_4\
    );
\data_p1[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(24),
      O => \data_p1[24]_i_1__2_n_4\
    );
\data_p1[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(25),
      O => \data_p1[25]_i_1__2_n_4\
    );
\data_p1[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(26),
      O => \data_p1[26]_i_1__2_n_4\
    );
\data_p1[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(27),
      O => \data_p1[27]_i_1__2_n_4\
    );
\data_p1[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(28),
      O => \data_p1[28]_i_1__2_n_4\
    );
\data_p1[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(29),
      O => \data_p1[29]_i_1__2_n_4\
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(2),
      O => \data_p1[2]_i_1__2_n_4\
    );
\data_p1[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(30),
      O => \data_p1[30]_i_1__2_n_4\
    );
\data_p1[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(31),
      O => \data_p1[31]_i_1__2_n_4\
    );
\data_p1[32]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => RREADY_Dummy,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(32),
      O => \data_p1[32]_i_2_n_4\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(3),
      O => \data_p1[3]_i_1__2_n_4\
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(4),
      O => \data_p1[4]_i_1__2_n_4\
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(5),
      O => \data_p1[5]_i_1__2_n_4\
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(6),
      O => \data_p1[6]_i_1__2_n_4\
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(7),
      O => \data_p1[7]_i_1__2_n_4\
    );
\data_p1[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(8),
      O => \data_p1[8]_i_1__2_n_4\
    );
\data_p1[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(9),
      O => \data_p1[9]_i_1__2_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_4\,
      Q => \^data_p1_reg[32]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_4\,
      Q => \^data_p1_reg[32]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_2_n_4\,
      Q => \^data_p1_reg[32]_0\(32),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__2_n_4\,
      Q => \^data_p1_reg[32]_0\(9),
      R => '0'
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => \^s_ready_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(0),
      Q => \data_p2_reg_n_4_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(10),
      Q => \data_p2_reg_n_4_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(11),
      Q => \data_p2_reg_n_4_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(12),
      Q => \data_p2_reg_n_4_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(13),
      Q => \data_p2_reg_n_4_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(14),
      Q => \data_p2_reg_n_4_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(15),
      Q => \data_p2_reg_n_4_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(16),
      Q => \data_p2_reg_n_4_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(17),
      Q => \data_p2_reg_n_4_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(18),
      Q => \data_p2_reg_n_4_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(19),
      Q => \data_p2_reg_n_4_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(1),
      Q => \data_p2_reg_n_4_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(20),
      Q => \data_p2_reg_n_4_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(21),
      Q => \data_p2_reg_n_4_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(22),
      Q => \data_p2_reg_n_4_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(23),
      Q => \data_p2_reg_n_4_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(24),
      Q => \data_p2_reg_n_4_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(25),
      Q => \data_p2_reg_n_4_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(26),
      Q => \data_p2_reg_n_4_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(27),
      Q => \data_p2_reg_n_4_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(28),
      Q => \data_p2_reg_n_4_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(29),
      Q => \data_p2_reg_n_4_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(2),
      Q => \data_p2_reg_n_4_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(30),
      Q => \data_p2_reg_n_4_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(31),
      Q => \data_p2_reg_n_4_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(32),
      Q => \data_p2_reg_n_4_[32]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(3),
      Q => \data_p2_reg_n_4_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(4),
      Q => \data_p2_reg_n_4_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(5),
      Q => \data_p2_reg_n_4_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(6),
      Q => \data_p2_reg_n_4_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(7),
      Q => \data_p2_reg_n_4_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(8),
      Q => \data_p2_reg_n_4_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(9),
      Q => \data_p2_reg_n_4_[9]\,
      R => '0'
    );
\dout[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => RREADY_Dummy,
      I1 => \^q\(0),
      I2 => \^data_p1_reg[32]_0\(32),
      I3 => burst_valid,
      I4 => \dout_reg[0]\,
      O => pop_0
    );
\mOutPtr[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => RREADY_Dummy,
      I2 => pop,
      O => mOutPtr18_out
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => RREADY_Dummy,
      I2 => \^s_ready_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__2_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_4\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => RREADY_Dummy,
      I3 => m_axi_gmem_RVALID,
      I4 => \^q\(0),
      O => \state[0]_i_1__2_n_4\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => RREADY_Dummy,
      I3 => m_axi_gmem_RVALID,
      O => \state[1]_i_1__2_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_4\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl is
  port (
    pop : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    valid_length : out STD_LOGIC;
    \dout_reg[70]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[70]_1\ : in STD_LOGIC;
    \dout_reg[70]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl : entity is "sw_compute_gmem_m_axi_srl";
end design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl is
  signal \^dout_reg[70]_0\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal \mem_reg[3][0]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][10]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][11]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][12]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][13]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][14]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][15]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][16]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][17]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][18]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][19]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][1]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][20]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][21]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][22]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][23]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][24]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][25]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][26]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][27]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][28]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][29]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][2]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][30]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][31]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][32]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][33]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][34]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][35]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][36]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][37]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][38]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][39]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][3]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][40]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][41]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][42]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][43]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][44]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][45]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][46]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][47]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][48]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][49]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][4]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][50]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][51]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][52]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][53]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][54]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][55]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][56]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][57]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][58]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][59]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][5]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][60]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][61]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][67]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][68]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][69]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][6]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][70]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][7]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][8]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][9]_srl4_n_4\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^valid_length\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2\ : label is "soft_lutpair320";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[3][0]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[3][0]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][10]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][10]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][10]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][11]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][11]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][11]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][12]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][12]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][12]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][13]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][13]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][14]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][14]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][15]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][15]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][15]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][16]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][16]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][16]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][17]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][17]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][17]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][18]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][18]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][19]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][19]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][19]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][1]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][1]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][1]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][20]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][20]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][20]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][21]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][21]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][21]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][22]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][22]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][22]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][23]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][23]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][24]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][24]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][24]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][25]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][25]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][25]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][26]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][26]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][26]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][27]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][27]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][27]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][28]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][28]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][28]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][29]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][29]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][29]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][2]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][2]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][2]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][30]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][30]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][30]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][31]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][31]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][31]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][32]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][32]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][32]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][33]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][33]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][33]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][34]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][34]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][34]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][35]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][35]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][35]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][36]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][36]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][36]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][37]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][37]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][37]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][38]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][38]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][38]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][39]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][39]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][39]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][3]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][3]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][40]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][40]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][40]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][41]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][41]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][41]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][42]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][42]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][42]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][43]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][43]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][43]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][44]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][44]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][44]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][45]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][45]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][45]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][46]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][46]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][46]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][47]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][47]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][47]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][48]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][48]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][48]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][49]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][49]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][49]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][4]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][4]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][4]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][50]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][50]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][50]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][51]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][51]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][51]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][52]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][52]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][53]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][53]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][53]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][54]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][54]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][54]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][55]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][55]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][55]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][56]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][56]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][56]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][57]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][57]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][57]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][58]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][58]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][58]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][59]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][59]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][59]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][5]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][5]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][5]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][60]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][60]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][60]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][61]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][61]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][61]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][67]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][67]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][67]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][68]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][68]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][68]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][69]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][69]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][69]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][6]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][6]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][6]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][70]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][70]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][70]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][7]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][7]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][7]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][8]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][8]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][9]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][9]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM of \tmp_len[5]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of tmp_valid_i_1 : label is "soft_lutpair319";
begin
  \dout_reg[70]_0\(65 downto 0) <= \^dout_reg[70]_0\(65 downto 0);
  pop <= \^pop\;
  valid_length <= \^valid_length\;
\dout[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2FF0000"
    )
        port map (
      I0 => wrsp_ready,
      I1 => tmp_valid_reg,
      I2 => AWREADY_Dummy,
      I3 => \dout_reg[0]_0\,
      I4 => \dout_reg[0]_1\,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][0]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][10]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][11]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][12]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][13]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][14]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][15]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][16]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][17]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][18]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][19]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][1]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][20]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][21]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][22]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][23]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][24]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][25]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][26]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][27]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][28]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][29]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][2]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][30]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][31]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][32]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][33]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][34]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][35]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][36]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(36),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][37]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(37),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][38]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(38),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][39]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(39),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][3]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(3),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][40]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(40),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][41]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(41),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][42]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(42),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][43]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(43),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][44]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(44),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][45]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(45),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][46]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(46),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][47]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(47),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][48]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(48),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][49]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(49),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][4]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(4),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][50]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(50),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][51]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(51),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][52]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(52),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][53]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(53),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][54]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(54),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][55]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(55),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][56]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(56),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][57]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(57),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][58]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(58),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][59]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(59),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][5]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(5),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][60]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(60),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][61]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(61),
      R => SR(0)
    );
\dout_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][67]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(62),
      R => SR(0)
    );
\dout_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][68]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(63),
      R => SR(0)
    );
\dout_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][69]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(64),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][6]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(6),
      R => SR(0)
    );
\dout_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][70]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(65),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][7]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][8]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][9]_srl4_n_4\,
      Q => \^dout_reg[70]_0\(9),
      R => SR(0)
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => AWREADY_Dummy,
      I1 => tmp_valid_reg,
      I2 => \dout_reg[0]_0\,
      I3 => wrsp_ready,
      O => push_0
    );
\mem_reg[14][0]_srl15_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout_reg[70]_0\(65),
      I1 => \^dout_reg[70]_0\(62),
      I2 => \^dout_reg[70]_0\(63),
      I3 => \^dout_reg[70]_0\(64),
      O => \^valid_length\
    );
\mem_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(0),
      Q => \mem_reg[3][0]_srl4_n_4\
    );
\mem_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(10),
      Q => \mem_reg[3][10]_srl4_n_4\
    );
\mem_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(11),
      Q => \mem_reg[3][11]_srl4_n_4\
    );
\mem_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(12),
      Q => \mem_reg[3][12]_srl4_n_4\
    );
\mem_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(13),
      Q => \mem_reg[3][13]_srl4_n_4\
    );
\mem_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(14),
      Q => \mem_reg[3][14]_srl4_n_4\
    );
\mem_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(15),
      Q => \mem_reg[3][15]_srl4_n_4\
    );
\mem_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(16),
      Q => \mem_reg[3][16]_srl4_n_4\
    );
\mem_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(17),
      Q => \mem_reg[3][17]_srl4_n_4\
    );
\mem_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(18),
      Q => \mem_reg[3][18]_srl4_n_4\
    );
\mem_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(19),
      Q => \mem_reg[3][19]_srl4_n_4\
    );
\mem_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(1),
      Q => \mem_reg[3][1]_srl4_n_4\
    );
\mem_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(20),
      Q => \mem_reg[3][20]_srl4_n_4\
    );
\mem_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(21),
      Q => \mem_reg[3][21]_srl4_n_4\
    );
\mem_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(22),
      Q => \mem_reg[3][22]_srl4_n_4\
    );
\mem_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(23),
      Q => \mem_reg[3][23]_srl4_n_4\
    );
\mem_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(24),
      Q => \mem_reg[3][24]_srl4_n_4\
    );
\mem_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(25),
      Q => \mem_reg[3][25]_srl4_n_4\
    );
\mem_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(26),
      Q => \mem_reg[3][26]_srl4_n_4\
    );
\mem_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(27),
      Q => \mem_reg[3][27]_srl4_n_4\
    );
\mem_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(28),
      Q => \mem_reg[3][28]_srl4_n_4\
    );
\mem_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(29),
      Q => \mem_reg[3][29]_srl4_n_4\
    );
\mem_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(2),
      Q => \mem_reg[3][2]_srl4_n_4\
    );
\mem_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(30),
      Q => \mem_reg[3][30]_srl4_n_4\
    );
\mem_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(31),
      Q => \mem_reg[3][31]_srl4_n_4\
    );
\mem_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(32),
      Q => \mem_reg[3][32]_srl4_n_4\
    );
\mem_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(33),
      Q => \mem_reg[3][33]_srl4_n_4\
    );
\mem_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(34),
      Q => \mem_reg[3][34]_srl4_n_4\
    );
\mem_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(35),
      Q => \mem_reg[3][35]_srl4_n_4\
    );
\mem_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(36),
      Q => \mem_reg[3][36]_srl4_n_4\
    );
\mem_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(37),
      Q => \mem_reg[3][37]_srl4_n_4\
    );
\mem_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(38),
      Q => \mem_reg[3][38]_srl4_n_4\
    );
\mem_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(39),
      Q => \mem_reg[3][39]_srl4_n_4\
    );
\mem_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(3),
      Q => \mem_reg[3][3]_srl4_n_4\
    );
\mem_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(40),
      Q => \mem_reg[3][40]_srl4_n_4\
    );
\mem_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(41),
      Q => \mem_reg[3][41]_srl4_n_4\
    );
\mem_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(42),
      Q => \mem_reg[3][42]_srl4_n_4\
    );
\mem_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(43),
      Q => \mem_reg[3][43]_srl4_n_4\
    );
\mem_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(44),
      Q => \mem_reg[3][44]_srl4_n_4\
    );
\mem_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(45),
      Q => \mem_reg[3][45]_srl4_n_4\
    );
\mem_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(46),
      Q => \mem_reg[3][46]_srl4_n_4\
    );
\mem_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(47),
      Q => \mem_reg[3][47]_srl4_n_4\
    );
\mem_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(48),
      Q => \mem_reg[3][48]_srl4_n_4\
    );
\mem_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(49),
      Q => \mem_reg[3][49]_srl4_n_4\
    );
\mem_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(4),
      Q => \mem_reg[3][4]_srl4_n_4\
    );
\mem_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(50),
      Q => \mem_reg[3][50]_srl4_n_4\
    );
\mem_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(51),
      Q => \mem_reg[3][51]_srl4_n_4\
    );
\mem_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(52),
      Q => \mem_reg[3][52]_srl4_n_4\
    );
\mem_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(53),
      Q => \mem_reg[3][53]_srl4_n_4\
    );
\mem_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(54),
      Q => \mem_reg[3][54]_srl4_n_4\
    );
\mem_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(55),
      Q => \mem_reg[3][55]_srl4_n_4\
    );
\mem_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(56),
      Q => \mem_reg[3][56]_srl4_n_4\
    );
\mem_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(57),
      Q => \mem_reg[3][57]_srl4_n_4\
    );
\mem_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(58),
      Q => \mem_reg[3][58]_srl4_n_4\
    );
\mem_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(59),
      Q => \mem_reg[3][59]_srl4_n_4\
    );
\mem_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(5),
      Q => \mem_reg[3][5]_srl4_n_4\
    );
\mem_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(60),
      Q => \mem_reg[3][60]_srl4_n_4\
    );
\mem_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(61),
      Q => \mem_reg[3][61]_srl4_n_4\
    );
\mem_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[3][67]_srl4_n_4\
    );
\mem_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[3][68]_srl4_n_4\
    );
\mem_reg[3][69]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[3][69]_srl4_n_4\
    );
\mem_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(6),
      Q => \mem_reg[3][6]_srl4_n_4\
    );
\mem_reg[3][70]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[3][70]_srl4_n_4\
    );
\mem_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(7),
      Q => \mem_reg[3][7]_srl4_n_4\
    );
\mem_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(8),
      Q => \mem_reg[3][8]_srl4_n_4\
    );
\mem_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\,
      A1 => \dout_reg[70]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(9),
      Q => \mem_reg[3][9]_srl4_n_4\
    );
tmp_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[70]_0\(65),
      O => S(2)
    );
tmp_len0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[70]_0\(64),
      O => S(1)
    );
tmp_len0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[70]_0\(63),
      O => S(0)
    );
\tmp_len[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[70]_0\(62),
      O => D(0)
    );
tmp_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080FF80"
    )
        port map (
      I0 => \^valid_length\,
      I1 => wrsp_ready,
      I2 => \dout_reg[0]_0\,
      I3 => tmp_valid_reg,
      I4 => AWREADY_Dummy,
      O => full_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl_10 is
  port (
    pop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 67 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[66]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_valid_reg : out STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    rreq_valid : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[70]_0\ : in STD_LOGIC;
    \dout_reg[70]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl_10 : entity is "sw_compute_gmem_m_axi_srl";
end design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl_10;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl_10 is
  signal \^q\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \mem_reg[3][0]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][10]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][11]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][12]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][13]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][14]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][15]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][16]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][17]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][18]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][19]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][1]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][20]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][21]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][22]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][23]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][24]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][25]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][26]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][27]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][28]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][29]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][2]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][30]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][31]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][32]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][33]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][34]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][35]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][36]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][37]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][38]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][39]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][3]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][40]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][41]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][42]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][43]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][44]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][45]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][46]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][47]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][48]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][49]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][4]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][50]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][51]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][52]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][53]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][54]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][55]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][56]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][57]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][58]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][59]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][5]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][60]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][61]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][64]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][66]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][67]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][68]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][69]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][6]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][70]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][7]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][8]_srl4_n_4\ : STD_LOGIC;
  signal \mem_reg[3][9]_srl4_n_4\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal tmp_valid_i_2_n_4 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[3][0]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[3][0]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][0]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][10]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][10]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][10]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][11]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][11]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][11]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][12]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][12]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][12]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][13]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][13]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][13]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][14]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][14]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][14]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][15]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][15]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][15]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][16]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][16]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][16]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][17]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][17]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][17]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][18]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][18]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][18]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][19]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][19]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][19]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][1]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][1]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][1]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][20]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][20]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][20]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][21]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][21]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][21]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][22]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][22]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][22]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][23]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][23]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][23]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][24]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][24]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][24]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][25]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][25]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][25]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][26]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][26]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][26]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][27]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][27]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][27]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][28]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][28]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][28]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][29]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][29]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][29]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][2]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][2]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][2]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][30]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][30]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][30]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][31]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][31]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][31]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][32]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][32]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][32]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][33]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][33]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][33]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][34]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][34]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][34]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][35]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][35]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][35]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][36]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][36]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][36]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][37]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][37]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][37]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][38]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][38]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][38]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][39]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][39]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][39]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][3]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][3]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][3]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][40]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][40]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][40]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][41]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][41]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][41]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][42]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][42]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][42]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][43]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][43]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][43]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][44]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][44]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][44]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][45]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][45]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][45]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][46]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][46]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][47]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][47]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][47]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][48]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][48]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][48]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][49]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][49]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][49]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][4]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][4]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][4]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][50]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][50]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][50]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][51]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][51]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][51]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][52]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][52]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][52]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][53]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][53]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][53]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][54]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][54]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][54]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][55]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][55]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][55]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][56]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][56]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][56]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][57]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][57]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][57]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][58]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][58]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][58]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][59]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][59]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][59]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][5]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][5]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][5]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][60]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][60]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][61]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][61]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][61]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][64]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][64]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][64]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][66]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][66]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][66]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][67]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][67]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][67]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][68]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][68]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][68]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][69]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][69]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][69]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][6]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][6]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][6]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][70]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][70]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][70]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][7]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][7]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][7]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][8]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][8]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][8]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][9]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][9]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][9]_srl4 ";
begin
  Q(67 downto 0) <= \^q\(67 downto 0);
  pop <= \^pop\;
\dout[70]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => tmp_valid_reg_0,
      I1 => ARREADY_Dummy,
      I2 => rreq_valid,
      I3 => \dout_reg[0]_0\,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][0]_srl4_n_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][10]_srl4_n_4\,
      Q => \^q\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][11]_srl4_n_4\,
      Q => \^q\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][12]_srl4_n_4\,
      Q => \^q\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][13]_srl4_n_4\,
      Q => \^q\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][14]_srl4_n_4\,
      Q => \^q\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][15]_srl4_n_4\,
      Q => \^q\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][16]_srl4_n_4\,
      Q => \^q\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][17]_srl4_n_4\,
      Q => \^q\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][18]_srl4_n_4\,
      Q => \^q\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][19]_srl4_n_4\,
      Q => \^q\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][1]_srl4_n_4\,
      Q => \^q\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][20]_srl4_n_4\,
      Q => \^q\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][21]_srl4_n_4\,
      Q => \^q\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][22]_srl4_n_4\,
      Q => \^q\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][23]_srl4_n_4\,
      Q => \^q\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][24]_srl4_n_4\,
      Q => \^q\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][25]_srl4_n_4\,
      Q => \^q\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][26]_srl4_n_4\,
      Q => \^q\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][27]_srl4_n_4\,
      Q => \^q\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][28]_srl4_n_4\,
      Q => \^q\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][29]_srl4_n_4\,
      Q => \^q\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][2]_srl4_n_4\,
      Q => \^q\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][30]_srl4_n_4\,
      Q => \^q\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][31]_srl4_n_4\,
      Q => \^q\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][32]_srl4_n_4\,
      Q => \^q\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][33]_srl4_n_4\,
      Q => \^q\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][34]_srl4_n_4\,
      Q => \^q\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][35]_srl4_n_4\,
      Q => \^q\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][36]_srl4_n_4\,
      Q => \^q\(36),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][37]_srl4_n_4\,
      Q => \^q\(37),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][38]_srl4_n_4\,
      Q => \^q\(38),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][39]_srl4_n_4\,
      Q => \^q\(39),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][3]_srl4_n_4\,
      Q => \^q\(3),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][40]_srl4_n_4\,
      Q => \^q\(40),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][41]_srl4_n_4\,
      Q => \^q\(41),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][42]_srl4_n_4\,
      Q => \^q\(42),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][43]_srl4_n_4\,
      Q => \^q\(43),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][44]_srl4_n_4\,
      Q => \^q\(44),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][45]_srl4_n_4\,
      Q => \^q\(45),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][46]_srl4_n_4\,
      Q => \^q\(46),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][47]_srl4_n_4\,
      Q => \^q\(47),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][48]_srl4_n_4\,
      Q => \^q\(48),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][49]_srl4_n_4\,
      Q => \^q\(49),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][4]_srl4_n_4\,
      Q => \^q\(4),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][50]_srl4_n_4\,
      Q => \^q\(50),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][51]_srl4_n_4\,
      Q => \^q\(51),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][52]_srl4_n_4\,
      Q => \^q\(52),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][53]_srl4_n_4\,
      Q => \^q\(53),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][54]_srl4_n_4\,
      Q => \^q\(54),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][55]_srl4_n_4\,
      Q => \^q\(55),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][56]_srl4_n_4\,
      Q => \^q\(56),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][57]_srl4_n_4\,
      Q => \^q\(57),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][58]_srl4_n_4\,
      Q => \^q\(58),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][59]_srl4_n_4\,
      Q => \^q\(59),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][5]_srl4_n_4\,
      Q => \^q\(5),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][60]_srl4_n_4\,
      Q => \^q\(60),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][61]_srl4_n_4\,
      Q => \^q\(61),
      R => SR(0)
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][64]_srl4_n_4\,
      Q => \^q\(62),
      R => SR(0)
    );
\dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][66]_srl4_n_4\,
      Q => \^q\(63),
      R => SR(0)
    );
\dout_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][67]_srl4_n_4\,
      Q => \^q\(64),
      R => SR(0)
    );
\dout_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][68]_srl4_n_4\,
      Q => \^q\(65),
      R => SR(0)
    );
\dout_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][69]_srl4_n_4\,
      Q => \^q\(66),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][6]_srl4_n_4\,
      Q => \^q\(6),
      R => SR(0)
    );
\dout_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][70]_srl4_n_4\,
      Q => \^q\(67),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][7]_srl4_n_4\,
      Q => \^q\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][8]_srl4_n_4\,
      Q => \^q\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][9]_srl4_n_4\,
      Q => \^q\(9),
      R => SR(0)
    );
\mem_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(0),
      Q => \mem_reg[3][0]_srl4_n_4\
    );
\mem_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(10),
      Q => \mem_reg[3][10]_srl4_n_4\
    );
\mem_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(11),
      Q => \mem_reg[3][11]_srl4_n_4\
    );
\mem_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(12),
      Q => \mem_reg[3][12]_srl4_n_4\
    );
\mem_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(13),
      Q => \mem_reg[3][13]_srl4_n_4\
    );
\mem_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(14),
      Q => \mem_reg[3][14]_srl4_n_4\
    );
\mem_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(15),
      Q => \mem_reg[3][15]_srl4_n_4\
    );
\mem_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(16),
      Q => \mem_reg[3][16]_srl4_n_4\
    );
\mem_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(17),
      Q => \mem_reg[3][17]_srl4_n_4\
    );
\mem_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(18),
      Q => \mem_reg[3][18]_srl4_n_4\
    );
\mem_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(19),
      Q => \mem_reg[3][19]_srl4_n_4\
    );
\mem_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(1),
      Q => \mem_reg[3][1]_srl4_n_4\
    );
\mem_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(20),
      Q => \mem_reg[3][20]_srl4_n_4\
    );
\mem_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(21),
      Q => \mem_reg[3][21]_srl4_n_4\
    );
\mem_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(22),
      Q => \mem_reg[3][22]_srl4_n_4\
    );
\mem_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(23),
      Q => \mem_reg[3][23]_srl4_n_4\
    );
\mem_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(24),
      Q => \mem_reg[3][24]_srl4_n_4\
    );
\mem_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(25),
      Q => \mem_reg[3][25]_srl4_n_4\
    );
\mem_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(26),
      Q => \mem_reg[3][26]_srl4_n_4\
    );
\mem_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(27),
      Q => \mem_reg[3][27]_srl4_n_4\
    );
\mem_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(28),
      Q => \mem_reg[3][28]_srl4_n_4\
    );
\mem_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(29),
      Q => \mem_reg[3][29]_srl4_n_4\
    );
\mem_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(2),
      Q => \mem_reg[3][2]_srl4_n_4\
    );
\mem_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(30),
      Q => \mem_reg[3][30]_srl4_n_4\
    );
\mem_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(31),
      Q => \mem_reg[3][31]_srl4_n_4\
    );
\mem_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(32),
      Q => \mem_reg[3][32]_srl4_n_4\
    );
\mem_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(33),
      Q => \mem_reg[3][33]_srl4_n_4\
    );
\mem_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(34),
      Q => \mem_reg[3][34]_srl4_n_4\
    );
\mem_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(35),
      Q => \mem_reg[3][35]_srl4_n_4\
    );
\mem_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(36),
      Q => \mem_reg[3][36]_srl4_n_4\
    );
\mem_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(37),
      Q => \mem_reg[3][37]_srl4_n_4\
    );
\mem_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(38),
      Q => \mem_reg[3][38]_srl4_n_4\
    );
\mem_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(39),
      Q => \mem_reg[3][39]_srl4_n_4\
    );
\mem_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(3),
      Q => \mem_reg[3][3]_srl4_n_4\
    );
\mem_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(40),
      Q => \mem_reg[3][40]_srl4_n_4\
    );
\mem_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(41),
      Q => \mem_reg[3][41]_srl4_n_4\
    );
\mem_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(42),
      Q => \mem_reg[3][42]_srl4_n_4\
    );
\mem_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(43),
      Q => \mem_reg[3][43]_srl4_n_4\
    );
\mem_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(44),
      Q => \mem_reg[3][44]_srl4_n_4\
    );
\mem_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(45),
      Q => \mem_reg[3][45]_srl4_n_4\
    );
\mem_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(46),
      Q => \mem_reg[3][46]_srl4_n_4\
    );
\mem_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(47),
      Q => \mem_reg[3][47]_srl4_n_4\
    );
\mem_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(48),
      Q => \mem_reg[3][48]_srl4_n_4\
    );
\mem_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(49),
      Q => \mem_reg[3][49]_srl4_n_4\
    );
\mem_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(4),
      Q => \mem_reg[3][4]_srl4_n_4\
    );
\mem_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(50),
      Q => \mem_reg[3][50]_srl4_n_4\
    );
\mem_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(51),
      Q => \mem_reg[3][51]_srl4_n_4\
    );
\mem_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(52),
      Q => \mem_reg[3][52]_srl4_n_4\
    );
\mem_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(53),
      Q => \mem_reg[3][53]_srl4_n_4\
    );
\mem_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(54),
      Q => \mem_reg[3][54]_srl4_n_4\
    );
\mem_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(55),
      Q => \mem_reg[3][55]_srl4_n_4\
    );
\mem_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(56),
      Q => \mem_reg[3][56]_srl4_n_4\
    );
\mem_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(57),
      Q => \mem_reg[3][57]_srl4_n_4\
    );
\mem_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(58),
      Q => \mem_reg[3][58]_srl4_n_4\
    );
\mem_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(59),
      Q => \mem_reg[3][59]_srl4_n_4\
    );
\mem_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(5),
      Q => \mem_reg[3][5]_srl4_n_4\
    );
\mem_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(60),
      Q => \mem_reg[3][60]_srl4_n_4\
    );
\mem_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(61),
      Q => \mem_reg[3][61]_srl4_n_4\
    );
\mem_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[3][64]_srl4_n_4\
    );
\mem_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[3][66]_srl4_n_4\
    );
\mem_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[3][67]_srl4_n_4\
    );
\mem_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[3][68]_srl4_n_4\
    );
\mem_reg[3][69]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[3][69]_srl4_n_4\
    );
\mem_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(6),
      Q => \mem_reg[3][6]_srl4_n_4\
    );
\mem_reg[3][70]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[3][70]_srl4_n_4\
    );
\mem_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(7),
      Q => \mem_reg[3][7]_srl4_n_4\
    );
\mem_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(8),
      Q => \mem_reg[3][8]_srl4_n_4\
    );
\mem_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_0\,
      A1 => \dout_reg[70]_1\,
      A2 => '0',
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(9),
      Q => \mem_reg[3][9]_srl4_n_4\
    );
\tmp_len0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(67),
      O => S(3)
    );
\tmp_len0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(66),
      O => S(2)
    );
\tmp_len0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(65),
      O => S(1)
    );
\tmp_len0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(64),
      O => S(0)
    );
\tmp_len0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(63),
      O => \dout_reg[66]_0\(1)
    );
\tmp_len0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(62),
      O => \dout_reg[66]_0\(0)
    );
\tmp_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0EC"
    )
        port map (
      I0 => tmp_valid_i_2_n_4,
      I1 => tmp_valid_reg_0,
      I2 => rreq_valid,
      I3 => ARREADY_Dummy,
      O => tmp_valid_reg
    );
tmp_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(66),
      I1 => \^q\(65),
      I2 => \^q\(63),
      I3 => \^q\(67),
      I4 => \^q\(64),
      I5 => \^q\(62),
      O => tmp_valid_i_2_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0\ is
  port (
    \dout_reg[0]_0\ : out STD_LOGIC;
    pop_1 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \raddr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mOutPtr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_12_in : out STD_LOGIC;
    \push__0\ : out STD_LOGIC;
    \resp_ready__1\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    push : in STD_LOGIC;
    valid_length : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    wreq_valid : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    last_resp : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrsp_valid : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC;
    pop : in STD_LOGIC;
    need_wrsp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0\ : entity is "sw_compute_gmem_m_axi_srl";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0\ is
  signal \^dout_reg[0]_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_4\ : STD_LOGIC;
  signal p_12_in_0 : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \^pop_1\ : STD_LOGIC;
  signal raddr113_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3\ : label is "soft_lutpair323";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \raddr[3]_i_3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \raddr[3]_i_4\ : label is "soft_lutpair326";
begin
  \dout_reg[0]_0\ <= \^dout_reg[0]_0\;
  pop_1 <= \^pop_1\;
\dout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222FFFF00000000"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => \^dout_reg[0]_0\,
      I2 => dout_vld_reg_0(0),
      I3 => last_resp,
      I4 => wrsp_valid,
      I5 => dout_vld_reg,
      O => \^pop_1\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop_1\,
      D => \mem_reg[14][0]_srl15_n_4\,
      Q => \^dout_reg[0]_0\,
      R => SR(0)
    );
\dout_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAAFFFFAAAA"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => last_resp,
      I2 => dout_vld_reg_0(0),
      I3 => \^dout_reg[0]_0\,
      I4 => wrsp_valid,
      I5 => dout_vld_reg_1,
      O => empty_n_reg
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_reg,
      I2 => E(0),
      I3 => \mOutPtr_reg[0]\,
      I4 => \^pop_1\,
      O => ap_rst_n_0
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in_0,
      I1 => \mOutPtr_reg[4]\(1),
      I2 => \mOutPtr_reg[4]\(0),
      O => \mOutPtr_reg[3]\(0)
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(0),
      I1 => \mOutPtr_reg[4]\(1),
      I2 => p_12_in_0,
      I3 => \mOutPtr_reg[4]\(2),
      O => \mOutPtr_reg[3]\(1)
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(1),
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(2),
      I3 => p_12_in_0,
      I4 => \mOutPtr_reg[4]\(3),
      O => \mOutPtr_reg[3]\(2)
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => wrsp_valid,
      I2 => \^dout_reg[0]_0\,
      I3 => dout_vld_reg_0(0),
      I4 => last_resp,
      O => \push__0\
    );
\mOutPtr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F000000"
    )
        port map (
      I0 => last_resp,
      I1 => dout_vld_reg_0(0),
      I2 => \^dout_reg[0]_0\,
      I3 => wrsp_valid,
      I4 => dout_vld_reg_1,
      I5 => pop,
      O => p_12_in
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFFB000"
    )
        port map (
      I0 => AWREADY_Dummy,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => wreq_valid,
      I3 => \mOutPtr_reg[0]\,
      I4 => \^pop_1\,
      O => s_ready_t_reg(0)
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(3),
      I1 => \mOutPtr_reg[4]\(1),
      I2 => \mOutPtr_reg[4]\(0),
      I3 => \mOutPtr_reg[4]\(2),
      I4 => p_12_in_0,
      I5 => \mOutPtr_reg[4]\(4),
      O => \mOutPtr_reg[3]\(3)
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008808"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => wreq_valid,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => AWREADY_Dummy,
      I4 => \^pop_1\,
      O => p_12_in_0
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => valid_length,
      Q => \mem_reg[14][0]_srl15_n_4\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(0),
      I1 => dout_vld_reg,
      I2 => p_12_in_0,
      I3 => Q(1),
      O => D(0)
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => p_12_in_0,
      I1 => dout_vld_reg,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => D(1)
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => p_8_in,
      I5 => raddr113_out,
      O => \raddr_reg[0]\(0)
    );
\raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => Q(1),
      I1 => p_12_in_0,
      I2 => dout_vld_reg,
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => D(2)
    );
\raddr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2AAA2A"
    )
        port map (
      I0 => \^pop_1\,
      I1 => \mOutPtr_reg[0]\,
      I2 => wreq_valid,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => AWREADY_Dummy,
      O => p_8_in
    );
\raddr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_12_in_0,
      I1 => dout_vld_reg,
      O => raddr113_out
    );
s_ready_t_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^dout_reg[0]_0\,
      I1 => dout_vld_reg_1,
      I2 => last_resp,
      I3 => need_wrsp,
      O => \resp_ready__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0_12\ is
  port (
    last_resp : out STD_LOGIC;
    pop : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    sel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    \dout_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0_12\ : entity is "sw_compute_gmem_m_axi_srl";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0_12\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0_12\ is
  signal aw2b_info : STD_LOGIC;
  signal \^last_resp\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_4\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 ";
begin
  last_resp <= \^last_resp\;
  pop <= \^pop\;
\dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FFFF00000000"
    )
        port map (
      I0 => wrsp_type,
      I1 => ursp_ready,
      I2 => \^last_resp\,
      I3 => dout_vld_reg(0),
      I4 => dout_vld_reg_0,
      I5 => dout_vld_reg_1,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][0]_srl15_n_4\,
      Q => \^last_resp\,
      R => SR(0)
    );
\dout_vld_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEEEAEEEAEEEAE"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => dout_vld_reg_0,
      I2 => dout_vld_reg(0),
      I3 => \^last_resp\,
      I4 => ursp_ready,
      I5 => wrsp_type,
      O => empty_n_reg
    );
\full_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_reg,
      I2 => \could_multi_bursts.next_loop\,
      I3 => full_n_reg_0,
      I4 => \^pop\,
      O => ap_rst_n_0
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sel,
      CLK => ap_clk,
      D => aw2b_info,
      Q => \mem_reg[14][0]_srl15_n_4\
    );
\mem_reg[14][0]_srl15_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \dout_reg[0]_1\,
      I2 => \dout_reg[0]_2\,
      O => aw2b_info
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0_16\ is
  port (
    \could_multi_bursts.last_loop__10\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dout_reg[0]_1\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \dout_reg[0]_2\ : in STD_LOGIC;
    \dout_reg[0]_3\ : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0_16\ : entity is "sw_compute_gmem_m_axi_srl";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0_16\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0_16\ is
  signal ar2r_info : STD_LOGIC;
  signal \^could_multi_bursts.last_loop__10\ : STD_LOGIC;
  signal last_burst : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_4\ : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal \^sect_len_buf_reg[5]\ : STD_LOGIC;
  signal \^sect_len_buf_reg[8]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
begin
  \could_multi_bursts.last_loop__10\ <= \^could_multi_bursts.last_loop__10\;
  \sect_len_buf_reg[5]\ <= \^sect_len_buf_reg[5]\;
  \sect_len_buf_reg[8]\ <= \^sect_len_buf_reg[8]\;
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      O => \^could_multi_bursts.last_loop__10\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_4\,
      Q => last_burst,
      R => SR(0)
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push_0,
      CLK => ap_clk,
      D => ar2r_info,
      Q => \mem_reg[14][0]_srl15_n_4\
    );
\mem_reg[14][0]_srl15_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => \dout_reg[0]_1\,
      I1 => m_axi_gmem_ARREADY,
      I2 => \dout_reg[0]_2\,
      I3 => \dout_reg[0]_3\,
      I4 => fifo_rctl_ready,
      O => push_0
    );
\mem_reg[14][0]_srl15_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^could_multi_bursts.last_loop__10\,
      I1 => \dout_reg[0]_0\,
      O => ar2r_info
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg,
      I1 => last_burst,
      I2 => mem_reg_0(0),
      O => din(0)
    );
\sect_len_buf[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(4),
      I1 => \sect_len_buf_reg[9]_0\(4),
      I2 => \sect_len_buf_reg[9]\(3),
      I3 => \sect_len_buf_reg[9]_0\(3),
      I4 => \sect_len_buf_reg[9]_0\(5),
      I5 => \sect_len_buf_reg[9]\(5),
      O => \^sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(1),
      I1 => \sect_len_buf_reg[9]_0\(1),
      I2 => \sect_len_buf_reg[9]\(0),
      I3 => \sect_len_buf_reg[9]_0\(0),
      I4 => \sect_len_buf_reg[9]_0\(2),
      I5 => \sect_len_buf_reg[9]\(2),
      O => \^sect_len_buf_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized2\ is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    pop_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mOutPtr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    \raddr_reg[0]\ : in STD_LOGIC;
    \raddr_reg[0]_0\ : in STD_LOGIC;
    AWREADY_Dummy_0 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    \raddr17_in__2\ : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WVALID_Dummy : in STD_LOGIC;
    WLAST_Dummy_reg : in STD_LOGIC;
    WREADY_Dummy : in STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.awlen_buf_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WLAST_Dummy_reg_0 : in STD_LOGIC;
    sel : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized2\ : entity is "sw_compute_gmem_m_axi_srl";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized2\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized2\ is
  signal \dout[3]_i_3_n_4\ : STD_LOGIC;
  signal \dout[3]_i_4_n_4\ : STD_LOGIC;
  signal \dout_reg_n_4_[0]\ : STD_LOGIC;
  signal \dout_reg_n_4_[1]\ : STD_LOGIC;
  signal \dout_reg_n_4_[2]\ : STD_LOGIC;
  signal \dout_reg_n_4_[3]\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[14][0]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_4\ : STD_LOGIC;
  signal next_burst : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^pop_0\ : STD_LOGIC;
  signal \^sect_len_buf_reg[5]\ : STD_LOGIC;
  signal \^sect_len_buf_reg[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of WLAST_Dummy_i_1 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dout_vld_i_1__5\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__0\ : label is "soft_lutpair179";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2__1\ : label is "soft_lutpair182";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][1]_srl15_i_1\ : label is "soft_lutpair182";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][2]_srl15_i_1__0\ : label is "soft_lutpair181";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][3]_srl15_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__0\ : label is "soft_lutpair177";
begin
  \in\(3 downto 0) <= \^in\(3 downto 0);
  pop_0 <= \^pop_0\;
  \sect_len_buf_reg[5]\ <= \^sect_len_buf_reg[5]\;
  \sect_len_buf_reg[8]\ <= \^sect_len_buf_reg[8]\;
WLAST_Dummy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => next_burst,
      I1 => WLAST_Dummy_reg,
      I2 => WREADY_Dummy,
      I3 => WLAST_Dummy_reg_0,
      O => WVALID_Dummy_reg
    );
\dout[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => next_burst,
      I1 => \dout_reg[0]_0\,
      I2 => dout_vld_reg,
      O => \^pop_0\
    );
\dout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \dout[3]_i_3_n_4\,
      I1 => \dout[3]_i_2_0\(2),
      I2 => \dout_reg_n_4_[2]\,
      I3 => \dout[3]_i_2_0\(1),
      I4 => \dout_reg_n_4_[1]\,
      I5 => \dout[3]_i_4_n_4\,
      O => next_burst
    );
\dout[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100000001000"
    )
        port map (
      I0 => \dout[3]_i_2_0\(7),
      I1 => \dout[3]_i_2_0\(6),
      I2 => WVALID_Dummy,
      I3 => \dout_reg[0]_0\,
      I4 => WLAST_Dummy_reg,
      I5 => WREADY_Dummy,
      O => \dout[3]_i_3_n_4\
    );
\dout[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \dout_reg_n_4_[3]\,
      I1 => \dout[3]_i_2_0\(3),
      I2 => \dout_reg_n_4_[0]\,
      I3 => \dout[3]_i_2_0\(0),
      I4 => \dout[3]_i_2_0\(4),
      I5 => \dout[3]_i_2_0\(5),
      O => \dout[3]_i_4_n_4\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop_0\,
      D => \mem_reg[14][0]_srl15_n_4\,
      Q => \dout_reg_n_4_[0]\,
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop_0\,
      D => \mem_reg[14][1]_srl15_n_4\,
      Q => \dout_reg_n_4_[1]\,
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop_0\,
      D => \mem_reg[14][2]_srl15_n_4\,
      Q => \dout_reg_n_4_[2]\,
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop_0\,
      D => \mem_reg[14][3]_srl15_n_4\,
      Q => \dout_reg_n_4_[3]\,
      R => SR(0)
    );
\dout_vld_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => \dout_reg[0]_0\,
      I2 => next_burst,
      O => empty_n_reg_0
    );
\full_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_reg,
      I2 => \raddr_reg[0]\,
      I3 => \raddr_reg[0]_0\,
      I4 => \^pop_0\,
      O => ap_rst_n_0
    );
\len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg[4]\(1),
      I2 => \mOutPtr_reg[4]\(0),
      O => \mOutPtr_reg[3]\(0)
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(0),
      I1 => \mOutPtr_reg[4]\(1),
      I2 => p_12_in,
      I3 => \mOutPtr_reg[4]\(2),
      O => \mOutPtr_reg[3]\(1)
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(1),
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(2),
      I3 => p_12_in,
      I4 => \mOutPtr_reg[4]\(3),
      O => \mOutPtr_reg[3]\(2)
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFFB0000000"
    )
        port map (
      I0 => AWREADY_Dummy_0,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => fifo_resp_ready,
      I4 => \raddr_reg[0]_0\,
      I5 => \^pop_0\,
      O => E(0)
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(3),
      I1 => \mOutPtr_reg[4]\(1),
      I2 => \mOutPtr_reg[4]\(0),
      I3 => \mOutPtr_reg[4]\(2),
      I4 => p_12_in,
      I5 => \mOutPtr_reg[4]\(4),
      O => \mOutPtr_reg[3]\(3)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08088808"
    )
        port map (
      I0 => \raddr_reg[0]\,
      I1 => \raddr_reg[0]_0\,
      I2 => dout_vld_reg,
      I3 => \dout_reg[0]_0\,
      I4 => next_burst,
      O => p_12_in
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sel,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[14][0]_srl15_n_4\
    );
\mem_reg[14][0]_srl15_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(0),
      O => \^in\(0)
    );
\mem_reg[14][0]_srl15_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(8),
      I1 => \could_multi_bursts.awlen_buf_reg[0]_0\(4),
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(7),
      I3 => \could_multi_bursts.awlen_buf_reg[0]_0\(3),
      I4 => \could_multi_bursts.awlen_buf_reg[0]_0\(5),
      I5 => \could_multi_bursts.awlen_buf_reg[0]\(9),
      O => \^sect_len_buf_reg[8]\
    );
\mem_reg[14][0]_srl15_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(5),
      I1 => \could_multi_bursts.awlen_buf_reg[0]_0\(1),
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(4),
      I3 => \could_multi_bursts.awlen_buf_reg[0]_0\(0),
      I4 => \could_multi_bursts.awlen_buf_reg[0]_0\(2),
      I5 => \could_multi_bursts.awlen_buf_reg[0]\(6),
      O => \^sect_len_buf_reg[5]\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sel,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[14][1]_srl15_n_4\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(1),
      O => \^in\(1)
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sel,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[14][2]_srl15_n_4\
    );
\mem_reg[14][2]_srl15_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(2),
      O => \^in\(2)
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sel,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[14][3]_srl15_n_4\
    );
\mem_reg[14][3]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(3),
      O => \^in\(3)
    );
\raddr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(0),
      I1 => dout_vld_reg,
      I2 => p_12_in,
      I3 => Q(1),
      O => D(0)
    );
\raddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => p_12_in,
      I1 => dout_vld_reg,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => D(1)
    );
\raddr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => \raddr17_in__2\,
      I1 => dout_vld_reg,
      I2 => \raddr_reg[0]\,
      I3 => \raddr_reg[0]_0\,
      I4 => \^pop_0\,
      O => empty_n_reg(0)
    );
\raddr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => Q(1),
      I1 => p_12_in,
      I2 => dout_vld_reg,
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized3\ is
  port (
    sel : out STD_LOGIC;
    pop : out STD_LOGIC;
    push : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    \dout_reg[0]\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    \req_en__0\ : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC;
    \dout_reg[2]_0\ : in STD_LOGIC;
    \dout_reg[2]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized3\ : entity is "sw_compute_gmem_m_axi_srl";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized3\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized3\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_reg[14][10]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][11]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][12]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][13]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][15]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][16]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][17]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][19]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][20]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][21]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][23]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][24]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][25]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][27]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][28]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][29]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][30]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][32]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][33]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][34]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][35]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][36]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][37]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][38]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][39]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][40]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][41]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][42]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][43]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][44]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][45]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][46]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][47]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][48]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][49]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][4]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][50]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][51]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][52]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][53]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][54]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][55]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][56]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][57]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][58]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][59]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][5]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][60]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][61]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][62]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][63]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][64]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][65]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][66]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][67]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][7]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][8]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][9]_srl15_n_4\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][37]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][37]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][38]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][38]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][39]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][39]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][40]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][40]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][41]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][41]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][42]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][42]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][43]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][43]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][44]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][44]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][45]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][45]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][46]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][46]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][47]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][47]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][48]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][48]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][49]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][49]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][50]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][50]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][51]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][51]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][52]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][52]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][53]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][53]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][54]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][54]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][55]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][55]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][56]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][56]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][57]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][57]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][58]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][58]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][59]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][59]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][60]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][60]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][61]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][61]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][62]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][62]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][63]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][63]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][64]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][64]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][65]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][65]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][66]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][66]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][67]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][67]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 ";
begin
  SR(0) <= \^sr\(0);
  pop <= \^pop\;
  push <= \^push\;
\dout[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \req_en__0\,
      I1 => rs_req_ready,
      I2 => \dout_reg[2]_0\,
      I3 => \dout_reg[2]_1\,
      O => \^pop\
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][10]_srl15_n_4\,
      Q => \dout_reg[67]_0\(8),
      R => \^sr\(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][11]_srl15_n_4\,
      Q => \dout_reg[67]_0\(9),
      R => \^sr\(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][12]_srl15_n_4\,
      Q => \dout_reg[67]_0\(10),
      R => \^sr\(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][13]_srl15_n_4\,
      Q => \dout_reg[67]_0\(11),
      R => \^sr\(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][14]_srl15_n_4\,
      Q => \dout_reg[67]_0\(12),
      R => \^sr\(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][15]_srl15_n_4\,
      Q => \dout_reg[67]_0\(13),
      R => \^sr\(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][16]_srl15_n_4\,
      Q => \dout_reg[67]_0\(14),
      R => \^sr\(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][17]_srl15_n_4\,
      Q => \dout_reg[67]_0\(15),
      R => \^sr\(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][18]_srl15_n_4\,
      Q => \dout_reg[67]_0\(16),
      R => \^sr\(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][19]_srl15_n_4\,
      Q => \dout_reg[67]_0\(17),
      R => \^sr\(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][20]_srl15_n_4\,
      Q => \dout_reg[67]_0\(18),
      R => \^sr\(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][21]_srl15_n_4\,
      Q => \dout_reg[67]_0\(19),
      R => \^sr\(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][22]_srl15_n_4\,
      Q => \dout_reg[67]_0\(20),
      R => \^sr\(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][23]_srl15_n_4\,
      Q => \dout_reg[67]_0\(21),
      R => \^sr\(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][24]_srl15_n_4\,
      Q => \dout_reg[67]_0\(22),
      R => \^sr\(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][25]_srl15_n_4\,
      Q => \dout_reg[67]_0\(23),
      R => \^sr\(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][26]_srl15_n_4\,
      Q => \dout_reg[67]_0\(24),
      R => \^sr\(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][27]_srl15_n_4\,
      Q => \dout_reg[67]_0\(25),
      R => \^sr\(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][28]_srl15_n_4\,
      Q => \dout_reg[67]_0\(26),
      R => \^sr\(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][29]_srl15_n_4\,
      Q => \dout_reg[67]_0\(27),
      R => \^sr\(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][2]_srl15_n_4\,
      Q => \dout_reg[67]_0\(0),
      R => \^sr\(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][30]_srl15_n_4\,
      Q => \dout_reg[67]_0\(28),
      R => \^sr\(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][31]_srl15_n_4\,
      Q => \dout_reg[67]_0\(29),
      R => \^sr\(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][32]_srl15_n_4\,
      Q => \dout_reg[67]_0\(30),
      R => \^sr\(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][33]_srl15_n_4\,
      Q => \dout_reg[67]_0\(31),
      R => \^sr\(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][34]_srl15_n_4\,
      Q => \dout_reg[67]_0\(32),
      R => \^sr\(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][35]_srl15_n_4\,
      Q => \dout_reg[67]_0\(33),
      R => \^sr\(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][36]_srl15_n_4\,
      Q => \dout_reg[67]_0\(34),
      R => \^sr\(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][37]_srl15_n_4\,
      Q => \dout_reg[67]_0\(35),
      R => \^sr\(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][38]_srl15_n_4\,
      Q => \dout_reg[67]_0\(36),
      R => \^sr\(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][39]_srl15_n_4\,
      Q => \dout_reg[67]_0\(37),
      R => \^sr\(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][3]_srl15_n_4\,
      Q => \dout_reg[67]_0\(1),
      R => \^sr\(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][40]_srl15_n_4\,
      Q => \dout_reg[67]_0\(38),
      R => \^sr\(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][41]_srl15_n_4\,
      Q => \dout_reg[67]_0\(39),
      R => \^sr\(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][42]_srl15_n_4\,
      Q => \dout_reg[67]_0\(40),
      R => \^sr\(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][43]_srl15_n_4\,
      Q => \dout_reg[67]_0\(41),
      R => \^sr\(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][44]_srl15_n_4\,
      Q => \dout_reg[67]_0\(42),
      R => \^sr\(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][45]_srl15_n_4\,
      Q => \dout_reg[67]_0\(43),
      R => \^sr\(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][46]_srl15_n_4\,
      Q => \dout_reg[67]_0\(44),
      R => \^sr\(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][47]_srl15_n_4\,
      Q => \dout_reg[67]_0\(45),
      R => \^sr\(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][48]_srl15_n_4\,
      Q => \dout_reg[67]_0\(46),
      R => \^sr\(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][49]_srl15_n_4\,
      Q => \dout_reg[67]_0\(47),
      R => \^sr\(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][4]_srl15_n_4\,
      Q => \dout_reg[67]_0\(2),
      R => \^sr\(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][50]_srl15_n_4\,
      Q => \dout_reg[67]_0\(48),
      R => \^sr\(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][51]_srl15_n_4\,
      Q => \dout_reg[67]_0\(49),
      R => \^sr\(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][52]_srl15_n_4\,
      Q => \dout_reg[67]_0\(50),
      R => \^sr\(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][53]_srl15_n_4\,
      Q => \dout_reg[67]_0\(51),
      R => \^sr\(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][54]_srl15_n_4\,
      Q => \dout_reg[67]_0\(52),
      R => \^sr\(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][55]_srl15_n_4\,
      Q => \dout_reg[67]_0\(53),
      R => \^sr\(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][56]_srl15_n_4\,
      Q => \dout_reg[67]_0\(54),
      R => \^sr\(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][57]_srl15_n_4\,
      Q => \dout_reg[67]_0\(55),
      R => \^sr\(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][58]_srl15_n_4\,
      Q => \dout_reg[67]_0\(56),
      R => \^sr\(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][59]_srl15_n_4\,
      Q => \dout_reg[67]_0\(57),
      R => \^sr\(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][5]_srl15_n_4\,
      Q => \dout_reg[67]_0\(3),
      R => \^sr\(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][60]_srl15_n_4\,
      Q => \dout_reg[67]_0\(58),
      R => \^sr\(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][61]_srl15_n_4\,
      Q => \dout_reg[67]_0\(59),
      R => \^sr\(0)
    );
\dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][62]_srl15_n_4\,
      Q => \dout_reg[67]_0\(60),
      R => \^sr\(0)
    );
\dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][63]_srl15_n_4\,
      Q => \dout_reg[67]_0\(61),
      R => \^sr\(0)
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][64]_srl15_n_4\,
      Q => \dout_reg[67]_0\(62),
      R => \^sr\(0)
    );
\dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][65]_srl15_n_4\,
      Q => \dout_reg[67]_0\(63),
      R => \^sr\(0)
    );
\dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][66]_srl15_n_4\,
      Q => \dout_reg[67]_0\(64),
      R => \^sr\(0)
    );
\dout_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][67]_srl15_n_4\,
      Q => \dout_reg[67]_0\(65),
      R => \^sr\(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][6]_srl15_n_4\,
      Q => \dout_reg[67]_0\(4),
      R => \^sr\(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][7]_srl15_n_4\,
      Q => \dout_reg[67]_0\(5),
      R => \^sr\(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][8]_srl15_n_4\,
      Q => \dout_reg[67]_0\(6),
      R => \^sr\(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][9]_srl15_n_4\,
      Q => \dout_reg[67]_0\(7),
      R => \^sr\(0)
    );
\mem_reg[14][0]_srl15_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => \dout_reg[0]\,
      I1 => \dout_reg[0]_0\,
      I2 => \dout_reg[0]_1\,
      I3 => fifo_resp_ready,
      I4 => fifo_burst_ready,
      O => sel
    );
\mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[14][10]_srl15_n_4\
    );
\mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[14][11]_srl15_n_4\
    );
\mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[14][12]_srl15_n_4\
    );
\mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[14][13]_srl15_n_4\
    );
\mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[14][14]_srl15_n_4\
    );
\mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[14][15]_srl15_n_4\
    );
\mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[14][16]_srl15_n_4\
    );
\mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[14][17]_srl15_n_4\
    );
\mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[14][18]_srl15_n_4\
    );
\mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[14][19]_srl15_n_4\
    );
\mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[14][20]_srl15_n_4\
    );
\mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[14][21]_srl15_n_4\
    );
\mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[14][22]_srl15_n_4\
    );
\mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[14][23]_srl15_n_4\
    );
\mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[14][24]_srl15_n_4\
    );
\mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[14][25]_srl15_n_4\
    );
\mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[14][26]_srl15_n_4\
    );
\mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[14][27]_srl15_n_4\
    );
\mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[14][28]_srl15_n_4\
    );
\mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[14][29]_srl15_n_4\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][2]_srl15_n_4\
    );
\mem_reg[14][2]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[0]\,
      I1 => \dout_reg[0]_0\,
      O => \^push\
    );
\mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[14][30]_srl15_n_4\
    );
\mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[14][31]_srl15_n_4\
    );
\mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \mem_reg[14][32]_srl15_n_4\
    );
\mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \mem_reg[14][33]_srl15_n_4\
    );
\mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \mem_reg[14][34]_srl15_n_4\
    );
\mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \mem_reg[14][35]_srl15_n_4\
    );
\mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \mem_reg[14][36]_srl15_n_4\
    );
\mem_reg[14][37]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \mem_reg[14][37]_srl15_n_4\
    );
\mem_reg[14][38]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(36),
      Q => \mem_reg[14][38]_srl15_n_4\
    );
\mem_reg[14][39]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(37),
      Q => \mem_reg[14][39]_srl15_n_4\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[14][3]_srl15_n_4\
    );
\mem_reg[14][40]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(38),
      Q => \mem_reg[14][40]_srl15_n_4\
    );
\mem_reg[14][41]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(39),
      Q => \mem_reg[14][41]_srl15_n_4\
    );
\mem_reg[14][42]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(40),
      Q => \mem_reg[14][42]_srl15_n_4\
    );
\mem_reg[14][43]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(41),
      Q => \mem_reg[14][43]_srl15_n_4\
    );
\mem_reg[14][44]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(42),
      Q => \mem_reg[14][44]_srl15_n_4\
    );
\mem_reg[14][45]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(43),
      Q => \mem_reg[14][45]_srl15_n_4\
    );
\mem_reg[14][46]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(44),
      Q => \mem_reg[14][46]_srl15_n_4\
    );
\mem_reg[14][47]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(45),
      Q => \mem_reg[14][47]_srl15_n_4\
    );
\mem_reg[14][48]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(46),
      Q => \mem_reg[14][48]_srl15_n_4\
    );
\mem_reg[14][49]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(47),
      Q => \mem_reg[14][49]_srl15_n_4\
    );
\mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[14][4]_srl15_n_4\
    );
\mem_reg[14][50]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(48),
      Q => \mem_reg[14][50]_srl15_n_4\
    );
\mem_reg[14][51]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(49),
      Q => \mem_reg[14][51]_srl15_n_4\
    );
\mem_reg[14][52]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(50),
      Q => \mem_reg[14][52]_srl15_n_4\
    );
\mem_reg[14][53]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(51),
      Q => \mem_reg[14][53]_srl15_n_4\
    );
\mem_reg[14][54]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(52),
      Q => \mem_reg[14][54]_srl15_n_4\
    );
\mem_reg[14][55]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(53),
      Q => \mem_reg[14][55]_srl15_n_4\
    );
\mem_reg[14][56]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(54),
      Q => \mem_reg[14][56]_srl15_n_4\
    );
\mem_reg[14][57]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(55),
      Q => \mem_reg[14][57]_srl15_n_4\
    );
\mem_reg[14][58]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(56),
      Q => \mem_reg[14][58]_srl15_n_4\
    );
\mem_reg[14][59]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(57),
      Q => \mem_reg[14][59]_srl15_n_4\
    );
\mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[14][5]_srl15_n_4\
    );
\mem_reg[14][60]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(58),
      Q => \mem_reg[14][60]_srl15_n_4\
    );
\mem_reg[14][61]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(59),
      Q => \mem_reg[14][61]_srl15_n_4\
    );
\mem_reg[14][62]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(60),
      Q => \mem_reg[14][62]_srl15_n_4\
    );
\mem_reg[14][63]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(61),
      Q => \mem_reg[14][63]_srl15_n_4\
    );
\mem_reg[14][64]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(62),
      Q => \mem_reg[14][64]_srl15_n_4\
    );
\mem_reg[14][65]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(63),
      Q => \mem_reg[14][65]_srl15_n_4\
    );
\mem_reg[14][66]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(64),
      Q => \mem_reg[14][66]_srl15_n_4\
    );
\mem_reg[14][67]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(65),
      Q => \mem_reg[14][67]_srl15_n_4\
    );
\mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[14][6]_srl15_n_4\
    );
\mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[14][7]_srl15_n_4\
    );
\mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[14][8]_srl15_n_4\
    );
\mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[14][9]_srl15_n_4\
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \req_en__0\ : out STD_LOGIC;
    \dout_reg[36]_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \data_en__3\ : out STD_LOGIC;
    pop : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    fifo_valid : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    flying_req_reg : in STD_LOGIC;
    flying_req_reg_0 : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \last_cnt_reg[0]\ : in STD_LOGIC;
    \last_cnt_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    req_fifo_valid : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC;
    \dout_reg[36]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \dout_reg[36]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized4\ : entity is "sw_compute_gmem_m_axi_srl";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized4\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized4\ is
  signal \^data_en__3\ : STD_LOGIC;
  signal \^dout_reg[36]_0\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \last_cnt[4]_i_4_n_4\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][11]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][12]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][13]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][15]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][16]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][17]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][19]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][20]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][21]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][23]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][24]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][25]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][27]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][28]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][29]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][30]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][32]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][33]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][34]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][35]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][36]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][4]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][5]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][7]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][8]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][9]_srl15_n_4\ : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \^req_en__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[67]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of flying_req_i_1 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \last_cnt[3]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \last_cnt[4]_i_2\ : label is "soft_lutpair222";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 ";
begin
  \data_en__3\ <= \^data_en__3\;
  \dout_reg[36]_0\(36 downto 0) <= \^dout_reg[36]_0\(36 downto 0);
  pop <= \^pop\;
  push <= \^push\;
  \req_en__0\ <= \^req_en__0\;
\data_p2[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^req_en__0\,
      I1 => req_fifo_valid,
      I2 => rs_req_ready,
      O => dout_vld_reg(0)
    );
\dout[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => m_axi_gmem_WREADY,
      I1 => flying_req_reg_0,
      I2 => \^data_en__3\,
      I3 => fifo_valid,
      I4 => \dout_reg[0]_0\,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][0]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(0),
      R => \dout_reg[36]_2\
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][10]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(10),
      R => \dout_reg[36]_2\
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][11]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(11),
      R => \dout_reg[36]_2\
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][12]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(12),
      R => \dout_reg[36]_2\
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][13]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(13),
      R => \dout_reg[36]_2\
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][14]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(14),
      R => \dout_reg[36]_2\
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][15]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(15),
      R => \dout_reg[36]_2\
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][16]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(16),
      R => \dout_reg[36]_2\
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][17]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(17),
      R => \dout_reg[36]_2\
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][18]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(18),
      R => \dout_reg[36]_2\
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][19]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(19),
      R => \dout_reg[36]_2\
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][1]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(1),
      R => \dout_reg[36]_2\
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][20]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(20),
      R => \dout_reg[36]_2\
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][21]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(21),
      R => \dout_reg[36]_2\
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][22]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(22),
      R => \dout_reg[36]_2\
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][23]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(23),
      R => \dout_reg[36]_2\
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][24]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(24),
      R => \dout_reg[36]_2\
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][25]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(25),
      R => \dout_reg[36]_2\
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][26]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(26),
      R => \dout_reg[36]_2\
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][27]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(27),
      R => \dout_reg[36]_2\
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][28]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(28),
      R => \dout_reg[36]_2\
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][29]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(29),
      R => \dout_reg[36]_2\
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][2]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(2),
      R => \dout_reg[36]_2\
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][30]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(30),
      R => \dout_reg[36]_2\
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][31]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(31),
      R => \dout_reg[36]_2\
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][32]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(32),
      R => \dout_reg[36]_2\
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][33]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(33),
      R => \dout_reg[36]_2\
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][34]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(34),
      R => \dout_reg[36]_2\
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][35]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(35),
      R => \dout_reg[36]_2\
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][36]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(36),
      R => \dout_reg[36]_2\
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][3]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(3),
      R => \dout_reg[36]_2\
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][4]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(4),
      R => \dout_reg[36]_2\
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][5]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(5),
      R => \dout_reg[36]_2\
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][6]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(6),
      R => \dout_reg[36]_2\
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][7]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(7),
      R => \dout_reg[36]_2\
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][8]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(8),
      R => \dout_reg[36]_2\
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][9]_srl15_n_4\,
      Q => \^dout_reg[36]_0\(9),
      R => \dout_reg[36]_2\
    );
flying_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^req_en__0\,
      I1 => req_fifo_valid,
      I2 => rs_req_ready,
      I3 => p_8_in,
      I4 => flying_req_reg_0,
      O => dout_vld_reg_0
    );
\last_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => Q(0),
      I1 => p_8_in,
      I2 => \last_cnt_reg[0]\,
      I3 => \last_cnt_reg[0]_0\,
      I4 => \in\(36),
      I5 => Q(1),
      O => D(0)
    );
\last_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \in\(36),
      I1 => \^push\,
      I2 => p_8_in,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => D(1)
    );
\last_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => Q(1),
      I1 => \last_cnt[4]_i_4_n_4\,
      I2 => Q(3),
      I3 => Q(2),
      O => D(2)
    );
\last_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_8_in,
      I1 => \last_cnt_reg[0]\,
      I2 => \last_cnt_reg[0]_0\,
      I3 => \in\(36),
      O => WVALID_Dummy_reg(0)
    );
\last_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => Q(1),
      I1 => \last_cnt[4]_i_4_n_4\,
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => D(3)
    );
\last_cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fifo_valid,
      I1 => \^dout_reg[36]_0\(36),
      I2 => \^data_en__3\,
      I3 => flying_req_reg_0,
      I4 => m_axi_gmem_WREADY,
      O => p_8_in
    );
\last_cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000BAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => p_8_in,
      I2 => \last_cnt_reg[0]\,
      I3 => \last_cnt_reg[0]_0\,
      I4 => \in\(36),
      I5 => Q(1),
      O => \last_cnt[4]_i_4_n_4\
    );
m_axi_gmem_WVALID_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(4),
      O => \^data_en__3\
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_4\
    );
\mem_reg[14][0]_srl15_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \last_cnt_reg[0]_0\,
      I1 => \last_cnt_reg[0]\,
      O => \^push\
    );
\mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[14][10]_srl15_n_4\
    );
\mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[14][11]_srl15_n_4\
    );
\mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[14][12]_srl15_n_4\
    );
\mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[14][13]_srl15_n_4\
    );
\mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[14][14]_srl15_n_4\
    );
\mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[14][15]_srl15_n_4\
    );
\mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[14][16]_srl15_n_4\
    );
\mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[14][17]_srl15_n_4\
    );
\mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[14][18]_srl15_n_4\
    );
\mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[14][19]_srl15_n_4\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[14][1]_srl15_n_4\
    );
\mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[14][20]_srl15_n_4\
    );
\mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[14][21]_srl15_n_4\
    );
\mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[14][22]_srl15_n_4\
    );
\mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[14][23]_srl15_n_4\
    );
\mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[14][24]_srl15_n_4\
    );
\mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[14][25]_srl15_n_4\
    );
\mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[14][26]_srl15_n_4\
    );
\mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[14][27]_srl15_n_4\
    );
\mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[14][28]_srl15_n_4\
    );
\mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[14][29]_srl15_n_4\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[14][2]_srl15_n_4\
    );
\mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \mem_reg[14][30]_srl15_n_4\
    );
\mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \mem_reg[14][31]_srl15_n_4\
    );
\mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \mem_reg[14][32]_srl15_n_4\
    );
\mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \mem_reg[14][33]_srl15_n_4\
    );
\mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \mem_reg[14][34]_srl15_n_4\
    );
\mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \mem_reg[14][35]_srl15_n_4\
    );
\mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(36),
      Q => \mem_reg[14][36]_srl15_n_4\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[14][3]_srl15_n_4\
    );
\mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[14][4]_srl15_n_4\
    );
\mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[14][5]_srl15_n_4\
    );
\mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[14][6]_srl15_n_4\
    );
\mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[14][7]_srl15_n_4\
    );
\mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[14][8]_srl15_n_4\
    );
\mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[14][9]_srl15_n_4\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF00000000"
    )
        port map (
      I0 => fifo_valid,
      I1 => \^dout_reg[36]_0\(36),
      I2 => m_axi_gmem_WREADY,
      I3 => flying_req_reg,
      I4 => flying_req_reg_0,
      I5 => \^data_en__3\,
      O => \^req_en__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_mul_32s_10ns_32_2_1 is
  port (
    \dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_mul_32s_10ns_32_2_1 : entity is "sw_compute_mul_32s_10ns_32_2_1";
end design_2_sw_compute_0_0_sw_compute_mul_32s_10ns_32_2_1;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_mul_32s_10ns_32_2_1 is
  signal \dout[11]_i_11_n_4\ : STD_LOGIC;
  signal \dout[11]_i_12_n_4\ : STD_LOGIC;
  signal \dout[11]_i_13_n_4\ : STD_LOGIC;
  signal \dout[11]_i_2_n_4\ : STD_LOGIC;
  signal \dout[11]_i_3_n_4\ : STD_LOGIC;
  signal \dout[11]_i_4_n_4\ : STD_LOGIC;
  signal \dout[11]_i_5_n_4\ : STD_LOGIC;
  signal \dout[11]_i_6_n_4\ : STD_LOGIC;
  signal \dout[11]_i_7_n_4\ : STD_LOGIC;
  signal \dout[11]_i_8_n_4\ : STD_LOGIC;
  signal \dout[11]_i_9_n_4\ : STD_LOGIC;
  signal \dout[15]_i_11_n_4\ : STD_LOGIC;
  signal \dout[15]_i_12_n_4\ : STD_LOGIC;
  signal \dout[15]_i_13_n_4\ : STD_LOGIC;
  signal \dout[15]_i_14_n_4\ : STD_LOGIC;
  signal \dout[15]_i_2_n_4\ : STD_LOGIC;
  signal \dout[15]_i_3_n_4\ : STD_LOGIC;
  signal \dout[15]_i_4_n_4\ : STD_LOGIC;
  signal \dout[15]_i_5_n_4\ : STD_LOGIC;
  signal \dout[15]_i_6_n_4\ : STD_LOGIC;
  signal \dout[15]_i_7_n_4\ : STD_LOGIC;
  signal \dout[15]_i_8_n_4\ : STD_LOGIC;
  signal \dout[15]_i_9_n_4\ : STD_LOGIC;
  signal \dout[19]_i_11_n_4\ : STD_LOGIC;
  signal \dout[19]_i_12_n_4\ : STD_LOGIC;
  signal \dout[19]_i_13_n_4\ : STD_LOGIC;
  signal \dout[19]_i_14_n_4\ : STD_LOGIC;
  signal \dout[19]_i_2_n_4\ : STD_LOGIC;
  signal \dout[19]_i_3_n_4\ : STD_LOGIC;
  signal \dout[19]_i_4_n_4\ : STD_LOGIC;
  signal \dout[19]_i_5_n_4\ : STD_LOGIC;
  signal \dout[19]_i_6_n_4\ : STD_LOGIC;
  signal \dout[19]_i_7_n_4\ : STD_LOGIC;
  signal \dout[19]_i_8_n_4\ : STD_LOGIC;
  signal \dout[19]_i_9_n_4\ : STD_LOGIC;
  signal \dout[23]_i_11_n_4\ : STD_LOGIC;
  signal \dout[23]_i_12_n_4\ : STD_LOGIC;
  signal \dout[23]_i_13_n_4\ : STD_LOGIC;
  signal \dout[23]_i_14_n_4\ : STD_LOGIC;
  signal \dout[23]_i_2_n_4\ : STD_LOGIC;
  signal \dout[23]_i_3_n_4\ : STD_LOGIC;
  signal \dout[23]_i_4_n_4\ : STD_LOGIC;
  signal \dout[23]_i_5_n_4\ : STD_LOGIC;
  signal \dout[23]_i_6_n_4\ : STD_LOGIC;
  signal \dout[23]_i_7_n_4\ : STD_LOGIC;
  signal \dout[23]_i_8_n_4\ : STD_LOGIC;
  signal \dout[23]_i_9_n_4\ : STD_LOGIC;
  signal \dout[27]_i_11_n_4\ : STD_LOGIC;
  signal \dout[27]_i_12_n_4\ : STD_LOGIC;
  signal \dout[27]_i_13_n_4\ : STD_LOGIC;
  signal \dout[27]_i_14_n_4\ : STD_LOGIC;
  signal \dout[27]_i_2_n_4\ : STD_LOGIC;
  signal \dout[27]_i_3_n_4\ : STD_LOGIC;
  signal \dout[27]_i_4_n_4\ : STD_LOGIC;
  signal \dout[27]_i_5_n_4\ : STD_LOGIC;
  signal \dout[27]_i_6_n_4\ : STD_LOGIC;
  signal \dout[27]_i_7_n_4\ : STD_LOGIC;
  signal \dout[27]_i_8_n_4\ : STD_LOGIC;
  signal \dout[27]_i_9_n_4\ : STD_LOGIC;
  signal \dout[31]_i_11_n_4\ : STD_LOGIC;
  signal \dout[31]_i_12_n_4\ : STD_LOGIC;
  signal \dout[31]_i_13_n_4\ : STD_LOGIC;
  signal \dout[31]_i_14_n_4\ : STD_LOGIC;
  signal \dout[31]_i_15_n_4\ : STD_LOGIC;
  signal \dout[31]_i_2_n_4\ : STD_LOGIC;
  signal \dout[31]_i_3_n_4\ : STD_LOGIC;
  signal \dout[31]_i_4_n_4\ : STD_LOGIC;
  signal \dout[31]_i_5_n_4\ : STD_LOGIC;
  signal \dout[31]_i_6_n_4\ : STD_LOGIC;
  signal \dout[31]_i_7_n_4\ : STD_LOGIC;
  signal \dout[31]_i_8_n_4\ : STD_LOGIC;
  signal \dout[7]_i_2_n_4\ : STD_LOGIC;
  signal \dout[7]_i_3_n_4\ : STD_LOGIC;
  signal \dout[7]_i_4_n_4\ : STD_LOGIC;
  signal \dout[7]_i_5_n_4\ : STD_LOGIC;
  signal \dout[7]_i_6_n_4\ : STD_LOGIC;
  signal \dout[7]_i_7_n_4\ : STD_LOGIC;
  signal \dout[7]_i_8_n_4\ : STD_LOGIC;
  signal \dout_reg[11]_i_10_n_10\ : STD_LOGIC;
  signal \dout_reg[11]_i_10_n_11\ : STD_LOGIC;
  signal \dout_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \dout_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \dout_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \dout_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \dout_reg[11]_i_10_n_8\ : STD_LOGIC;
  signal \dout_reg[11]_i_10_n_9\ : STD_LOGIC;
  signal \dout_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \dout_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \dout_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \dout_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \dout_reg[15]_i_10_n_10\ : STD_LOGIC;
  signal \dout_reg[15]_i_10_n_11\ : STD_LOGIC;
  signal \dout_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \dout_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \dout_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \dout_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \dout_reg[15]_i_10_n_8\ : STD_LOGIC;
  signal \dout_reg[15]_i_10_n_9\ : STD_LOGIC;
  signal \dout_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \dout_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \dout_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \dout_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \dout_reg[19]_i_10_n_10\ : STD_LOGIC;
  signal \dout_reg[19]_i_10_n_11\ : STD_LOGIC;
  signal \dout_reg[19]_i_10_n_4\ : STD_LOGIC;
  signal \dout_reg[19]_i_10_n_5\ : STD_LOGIC;
  signal \dout_reg[19]_i_10_n_6\ : STD_LOGIC;
  signal \dout_reg[19]_i_10_n_7\ : STD_LOGIC;
  signal \dout_reg[19]_i_10_n_8\ : STD_LOGIC;
  signal \dout_reg[19]_i_10_n_9\ : STD_LOGIC;
  signal \dout_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \dout_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \dout_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \dout_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \dout_reg[23]_i_10_n_10\ : STD_LOGIC;
  signal \dout_reg[23]_i_10_n_11\ : STD_LOGIC;
  signal \dout_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \dout_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \dout_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \dout_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \dout_reg[23]_i_10_n_8\ : STD_LOGIC;
  signal \dout_reg[23]_i_10_n_9\ : STD_LOGIC;
  signal \dout_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \dout_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \dout_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \dout_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \dout_reg[27]_i_10_n_10\ : STD_LOGIC;
  signal \dout_reg[27]_i_10_n_11\ : STD_LOGIC;
  signal \dout_reg[27]_i_10_n_4\ : STD_LOGIC;
  signal \dout_reg[27]_i_10_n_5\ : STD_LOGIC;
  signal \dout_reg[27]_i_10_n_6\ : STD_LOGIC;
  signal \dout_reg[27]_i_10_n_7\ : STD_LOGIC;
  signal \dout_reg[27]_i_10_n_8\ : STD_LOGIC;
  signal \dout_reg[27]_i_10_n_9\ : STD_LOGIC;
  signal \dout_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \dout_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \dout_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \dout_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \dout_reg[31]_i_10_n_11\ : STD_LOGIC;
  signal \dout_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \dout_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \dout_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \dout_reg[31]_i_9_n_10\ : STD_LOGIC;
  signal \dout_reg[31]_i_9_n_11\ : STD_LOGIC;
  signal \dout_reg[31]_i_9_n_4\ : STD_LOGIC;
  signal \dout_reg[31]_i_9_n_5\ : STD_LOGIC;
  signal \dout_reg[31]_i_9_n_6\ : STD_LOGIC;
  signal \dout_reg[31]_i_9_n_7\ : STD_LOGIC;
  signal \dout_reg[31]_i_9_n_8\ : STD_LOGIC;
  signal \dout_reg[31]_i_9_n_9\ : STD_LOGIC;
  signal \dout_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \dout_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \dout_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \dout_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp_product : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_dout_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dout_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dout_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \dout[11]_i_4\ : label is "lutpair1";
  attribute HLUTNM of \dout[11]_i_5\ : label is "lutpair0";
  attribute HLUTNM of \dout[11]_i_9\ : label is "lutpair1";
  attribute HLUTNM of \dout[7]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \dout[7]_i_5\ : label is "lutpair0";
  attribute HLUTNM of \dout[7]_i_6\ : label is "lutpair2";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dout_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg[11]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg[15]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg[19]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg[23]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg[27]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg[31]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg[31]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg[7]_i_1\ : label is 35;
begin
\dout[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => \dout[11]_i_11_n_4\
    );
\dout[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \dout[11]_i_12_n_4\
    );
\dout[11]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \dout[11]_i_13_n_4\
    );
\dout[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(9),
      I1 => \dout_reg[11]_i_10_n_8\,
      I2 => Q(6),
      O => \dout[11]_i_2_n_4\
    );
\dout[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(8),
      I1 => \dout_reg[11]_i_10_n_9\,
      I2 => Q(5),
      O => \dout[11]_i_3_n_4\
    );
\dout[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(7),
      I1 => \dout_reg[11]_i_10_n_10\,
      I2 => Q(4),
      O => \dout[11]_i_4_n_4\
    );
\dout[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(6),
      I1 => \dout_reg[11]_i_10_n_11\,
      I2 => Q(3),
      O => \dout[11]_i_5_n_4\
    );
\dout[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(10),
      I1 => \dout_reg[15]_i_10_n_11\,
      I2 => Q(7),
      I3 => \dout[11]_i_2_n_4\,
      O => \dout[11]_i_6_n_4\
    );
\dout[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(9),
      I1 => \dout_reg[11]_i_10_n_8\,
      I2 => Q(6),
      I3 => \dout[11]_i_3_n_4\,
      O => \dout[11]_i_7_n_4\
    );
\dout[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(8),
      I1 => \dout_reg[11]_i_10_n_9\,
      I2 => Q(5),
      I3 => \dout[11]_i_4_n_4\,
      O => \dout[11]_i_8_n_4\
    );
\dout[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(7),
      I1 => \dout_reg[11]_i_10_n_10\,
      I2 => Q(4),
      I3 => \dout[11]_i_5_n_4\,
      O => \dout[11]_i_9_n_4\
    );
\dout[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      O => \dout[15]_i_11_n_4\
    );
\dout[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      O => \dout[15]_i_12_n_4\
    );
\dout[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      O => \dout[15]_i_13_n_4\
    );
\dout[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \dout[15]_i_14_n_4\
    );
\dout[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(13),
      I1 => \dout_reg[15]_i_10_n_8\,
      I2 => Q(10),
      O => \dout[15]_i_2_n_4\
    );
\dout[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(12),
      I1 => \dout_reg[15]_i_10_n_9\,
      I2 => Q(9),
      O => \dout[15]_i_3_n_4\
    );
\dout[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(11),
      I1 => \dout_reg[15]_i_10_n_10\,
      I2 => Q(8),
      O => \dout[15]_i_4_n_4\
    );
\dout[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(10),
      I1 => \dout_reg[15]_i_10_n_11\,
      I2 => Q(7),
      O => \dout[15]_i_5_n_4\
    );
\dout[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(14),
      I1 => \dout_reg[19]_i_10_n_11\,
      I2 => Q(11),
      I3 => \dout[15]_i_2_n_4\,
      O => \dout[15]_i_6_n_4\
    );
\dout[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(13),
      I1 => \dout_reg[15]_i_10_n_8\,
      I2 => Q(10),
      I3 => \dout[15]_i_3_n_4\,
      O => \dout[15]_i_7_n_4\
    );
\dout[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(12),
      I1 => \dout_reg[15]_i_10_n_9\,
      I2 => Q(9),
      I3 => \dout[15]_i_4_n_4\,
      O => \dout[15]_i_8_n_4\
    );
\dout[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(11),
      I1 => \dout_reg[15]_i_10_n_10\,
      I2 => Q(8),
      I3 => \dout[15]_i_5_n_4\,
      O => \dout[15]_i_9_n_4\
    );
\dout[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => Q(11),
      O => \dout[19]_i_11_n_4\
    );
\dout[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => Q(10),
      O => \dout[19]_i_12_n_4\
    );
\dout[19]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => Q(9),
      O => \dout[19]_i_13_n_4\
    );
\dout[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      O => \dout[19]_i_14_n_4\
    );
\dout[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(17),
      I1 => \dout_reg[19]_i_10_n_8\,
      I2 => Q(14),
      O => \dout[19]_i_2_n_4\
    );
\dout[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \dout_reg[19]_i_10_n_9\,
      I2 => Q(13),
      O => \dout[19]_i_3_n_4\
    );
\dout[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(15),
      I1 => \dout_reg[19]_i_10_n_10\,
      I2 => Q(12),
      O => \dout[19]_i_4_n_4\
    );
\dout[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(14),
      I1 => \dout_reg[19]_i_10_n_11\,
      I2 => Q(11),
      O => \dout[19]_i_5_n_4\
    );
\dout[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(18),
      I1 => \dout_reg[23]_i_10_n_11\,
      I2 => Q(15),
      I3 => \dout[19]_i_2_n_4\,
      O => \dout[19]_i_6_n_4\
    );
\dout[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(17),
      I1 => \dout_reg[19]_i_10_n_8\,
      I2 => Q(14),
      I3 => \dout[19]_i_3_n_4\,
      O => \dout[19]_i_7_n_4\
    );
\dout[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \dout_reg[19]_i_10_n_9\,
      I2 => Q(13),
      I3 => \dout[19]_i_4_n_4\,
      O => \dout[19]_i_8_n_4\
    );
\dout[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(15),
      I1 => \dout_reg[19]_i_10_n_10\,
      I2 => Q(12),
      I3 => \dout[19]_i_5_n_4\,
      O => \dout[19]_i_9_n_4\
    );
\dout[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => Q(15),
      O => \dout[23]_i_11_n_4\
    );
\dout[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => Q(14),
      O => \dout[23]_i_12_n_4\
    );
\dout[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => Q(13),
      O => \dout[23]_i_13_n_4\
    );
\dout[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => Q(12),
      O => \dout[23]_i_14_n_4\
    );
\dout[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(21),
      I1 => \dout_reg[23]_i_10_n_8\,
      I2 => Q(18),
      O => \dout[23]_i_2_n_4\
    );
\dout[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(20),
      I1 => \dout_reg[23]_i_10_n_9\,
      I2 => Q(17),
      O => \dout[23]_i_3_n_4\
    );
\dout[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(19),
      I1 => \dout_reg[23]_i_10_n_10\,
      I2 => Q(16),
      O => \dout[23]_i_4_n_4\
    );
\dout[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(18),
      I1 => \dout_reg[23]_i_10_n_11\,
      I2 => Q(15),
      O => \dout[23]_i_5_n_4\
    );
\dout[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(22),
      I1 => \dout_reg[27]_i_10_n_11\,
      I2 => Q(19),
      I3 => \dout[23]_i_2_n_4\,
      O => \dout[23]_i_6_n_4\
    );
\dout[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(21),
      I1 => \dout_reg[23]_i_10_n_8\,
      I2 => Q(18),
      I3 => \dout[23]_i_3_n_4\,
      O => \dout[23]_i_7_n_4\
    );
\dout[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(20),
      I1 => \dout_reg[23]_i_10_n_9\,
      I2 => Q(17),
      I3 => \dout[23]_i_4_n_4\,
      O => \dout[23]_i_8_n_4\
    );
\dout[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(19),
      I1 => \dout_reg[23]_i_10_n_10\,
      I2 => Q(16),
      I3 => \dout[23]_i_5_n_4\,
      O => \dout[23]_i_9_n_4\
    );
\dout[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \dout[27]_i_11_n_4\
    );
\dout[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \dout[27]_i_12_n_4\
    );
\dout[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => Q(17),
      O => \dout[27]_i_13_n_4\
    );
\dout[27]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => Q(16),
      O => \dout[27]_i_14_n_4\
    );
\dout[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(25),
      I1 => \dout_reg[27]_i_10_n_8\,
      I2 => Q(22),
      O => \dout[27]_i_2_n_4\
    );
\dout[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(24),
      I1 => \dout_reg[27]_i_10_n_9\,
      I2 => Q(21),
      O => \dout[27]_i_3_n_4\
    );
\dout[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(23),
      I1 => \dout_reg[27]_i_10_n_10\,
      I2 => Q(20),
      O => \dout[27]_i_4_n_4\
    );
\dout[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(22),
      I1 => \dout_reg[27]_i_10_n_11\,
      I2 => Q(19),
      O => \dout[27]_i_5_n_4\
    );
\dout[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(26),
      I1 => \dout_reg[31]_i_9_n_11\,
      I2 => Q(23),
      I3 => \dout[27]_i_2_n_4\,
      O => \dout[27]_i_6_n_4\
    );
\dout[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(25),
      I1 => \dout_reg[27]_i_10_n_8\,
      I2 => Q(22),
      I3 => \dout[27]_i_3_n_4\,
      O => \dout[27]_i_7_n_4\
    );
\dout[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(24),
      I1 => \dout_reg[27]_i_10_n_9\,
      I2 => Q(21),
      I3 => \dout[27]_i_4_n_4\,
      O => \dout[27]_i_8_n_4\
    );
\dout[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(23),
      I1 => \dout_reg[27]_i_10_n_10\,
      I2 => Q(20),
      I3 => \dout[27]_i_5_n_4\,
      O => \dout[27]_i_9_n_4\
    );
\dout[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \dout[31]_i_11_n_4\
    );
\dout[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \dout[31]_i_12_n_4\
    );
\dout[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \dout[31]_i_13_n_4\
    );
\dout[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \dout[31]_i_14_n_4\
    );
\dout[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => Q(24),
      O => \dout[31]_i_15_n_4\
    );
\dout[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(28),
      I1 => \dout_reg[31]_i_9_n_9\,
      I2 => Q(25),
      O => \dout[31]_i_2_n_4\
    );
\dout[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(27),
      I1 => \dout_reg[31]_i_9_n_10\,
      I2 => Q(24),
      O => \dout[31]_i_3_n_4\
    );
\dout[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(26),
      I1 => \dout_reg[31]_i_9_n_11\,
      I2 => Q(23),
      O => \dout[31]_i_4_n_4\
    );
\dout[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => Q(26),
      I1 => \dout_reg[31]_i_9_n_8\,
      I2 => Q(29),
      I3 => \dout_reg[31]_i_10_n_11\,
      I4 => Q(30),
      I5 => Q(27),
      O => \dout[31]_i_5_n_4\
    );
\dout[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dout[31]_i_2_n_4\,
      I1 => \dout_reg[31]_i_9_n_8\,
      I2 => Q(29),
      I3 => Q(26),
      O => \dout[31]_i_6_n_4\
    );
\dout[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(28),
      I1 => \dout_reg[31]_i_9_n_9\,
      I2 => Q(25),
      I3 => \dout[31]_i_3_n_4\,
      O => \dout[31]_i_7_n_4\
    );
\dout[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(27),
      I1 => \dout_reg[31]_i_9_n_10\,
      I2 => Q(24),
      I3 => \dout[31]_i_4_n_4\,
      O => \dout[31]_i_8_n_4\
    );
\dout[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      O => \dout[7]_i_2_n_4\
    );
\dout[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => \dout[7]_i_3_n_4\
    );
\dout[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => \dout[7]_i_4_n_4\
    );
\dout[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(6),
      I1 => \dout_reg[11]_i_10_n_11\,
      I2 => Q(3),
      I3 => \dout[7]_i_2_n_4\,
      O => \dout[7]_i_5_n_4\
    );
\dout[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(4),
      O => \dout[7]_i_6_n_4\
    );
\dout[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(1),
      O => \dout[7]_i_7_n_4\
    );
\dout[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => \dout[7]_i_8_n_4\
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(10),
      Q => \dout_reg[31]_0\(9),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(11),
      Q => \dout_reg[31]_0\(10),
      R => '0'
    );
\dout_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg[7]_i_1_n_4\,
      CO(3) => \dout_reg[11]_i_1_n_4\,
      CO(2) => \dout_reg[11]_i_1_n_5\,
      CO(1) => \dout_reg[11]_i_1_n_6\,
      CO(0) => \dout_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \dout[11]_i_2_n_4\,
      DI(2) => \dout[11]_i_3_n_4\,
      DI(1) => \dout[11]_i_4_n_4\,
      DI(0) => \dout[11]_i_5_n_4\,
      O(3 downto 0) => tmp_product(11 downto 8),
      S(3) => \dout[11]_i_6_n_4\,
      S(2) => \dout[11]_i_7_n_4\,
      S(1) => \dout[11]_i_8_n_4\,
      S(0) => \dout[11]_i_9_n_4\
    );
\dout_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dout_reg[11]_i_10_n_4\,
      CO(2) => \dout_reg[11]_i_10_n_5\,
      CO(1) => \dout_reg[11]_i_10_n_6\,
      CO(0) => \dout_reg[11]_i_10_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => Q(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \dout_reg[11]_i_10_n_8\,
      O(2) => \dout_reg[11]_i_10_n_9\,
      O(1) => \dout_reg[11]_i_10_n_10\,
      O(0) => \dout_reg[11]_i_10_n_11\,
      S(3) => \dout[11]_i_11_n_4\,
      S(2) => \dout[11]_i_12_n_4\,
      S(1) => \dout[11]_i_13_n_4\,
      S(0) => Q(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(12),
      Q => \dout_reg[31]_0\(11),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(13),
      Q => \dout_reg[31]_0\(12),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(14),
      Q => \dout_reg[31]_0\(13),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(15),
      Q => \dout_reg[31]_0\(14),
      R => '0'
    );
\dout_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg[11]_i_1_n_4\,
      CO(3) => \dout_reg[15]_i_1_n_4\,
      CO(2) => \dout_reg[15]_i_1_n_5\,
      CO(1) => \dout_reg[15]_i_1_n_6\,
      CO(0) => \dout_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \dout[15]_i_2_n_4\,
      DI(2) => \dout[15]_i_3_n_4\,
      DI(1) => \dout[15]_i_4_n_4\,
      DI(0) => \dout[15]_i_5_n_4\,
      O(3 downto 0) => tmp_product(15 downto 12),
      S(3) => \dout[15]_i_6_n_4\,
      S(2) => \dout[15]_i_7_n_4\,
      S(1) => \dout[15]_i_8_n_4\,
      S(0) => \dout[15]_i_9_n_4\
    );
\dout_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg[11]_i_10_n_4\,
      CO(3) => \dout_reg[15]_i_10_n_4\,
      CO(2) => \dout_reg[15]_i_10_n_5\,
      CO(1) => \dout_reg[15]_i_10_n_6\,
      CO(0) => \dout_reg[15]_i_10_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => Q(5 downto 2),
      O(3) => \dout_reg[15]_i_10_n_8\,
      O(2) => \dout_reg[15]_i_10_n_9\,
      O(1) => \dout_reg[15]_i_10_n_10\,
      O(0) => \dout_reg[15]_i_10_n_11\,
      S(3) => \dout[15]_i_11_n_4\,
      S(2) => \dout[15]_i_12_n_4\,
      S(1) => \dout[15]_i_13_n_4\,
      S(0) => \dout[15]_i_14_n_4\
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(16),
      Q => \dout_reg[31]_0\(15),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(17),
      Q => \dout_reg[31]_0\(16),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(18),
      Q => \dout_reg[31]_0\(17),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(19),
      Q => \dout_reg[31]_0\(18),
      R => '0'
    );
\dout_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg[15]_i_1_n_4\,
      CO(3) => \dout_reg[19]_i_1_n_4\,
      CO(2) => \dout_reg[19]_i_1_n_5\,
      CO(1) => \dout_reg[19]_i_1_n_6\,
      CO(0) => \dout_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \dout[19]_i_2_n_4\,
      DI(2) => \dout[19]_i_3_n_4\,
      DI(1) => \dout[19]_i_4_n_4\,
      DI(0) => \dout[19]_i_5_n_4\,
      O(3 downto 0) => tmp_product(19 downto 16),
      S(3) => \dout[19]_i_6_n_4\,
      S(2) => \dout[19]_i_7_n_4\,
      S(1) => \dout[19]_i_8_n_4\,
      S(0) => \dout[19]_i_9_n_4\
    );
\dout_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg[15]_i_10_n_4\,
      CO(3) => \dout_reg[19]_i_10_n_4\,
      CO(2) => \dout_reg[19]_i_10_n_5\,
      CO(1) => \dout_reg[19]_i_10_n_6\,
      CO(0) => \dout_reg[19]_i_10_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => Q(9 downto 6),
      O(3) => \dout_reg[19]_i_10_n_8\,
      O(2) => \dout_reg[19]_i_10_n_9\,
      O(1) => \dout_reg[19]_i_10_n_10\,
      O(0) => \dout_reg[19]_i_10_n_11\,
      S(3) => \dout[19]_i_11_n_4\,
      S(2) => \dout[19]_i_12_n_4\,
      S(1) => \dout[19]_i_13_n_4\,
      S(0) => \dout[19]_i_14_n_4\
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \dout_reg[31]_0\(0),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(20),
      Q => \dout_reg[31]_0\(19),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(21),
      Q => \dout_reg[31]_0\(20),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(22),
      Q => \dout_reg[31]_0\(21),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(23),
      Q => \dout_reg[31]_0\(22),
      R => '0'
    );
\dout_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg[19]_i_1_n_4\,
      CO(3) => \dout_reg[23]_i_1_n_4\,
      CO(2) => \dout_reg[23]_i_1_n_5\,
      CO(1) => \dout_reg[23]_i_1_n_6\,
      CO(0) => \dout_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \dout[23]_i_2_n_4\,
      DI(2) => \dout[23]_i_3_n_4\,
      DI(1) => \dout[23]_i_4_n_4\,
      DI(0) => \dout[23]_i_5_n_4\,
      O(3 downto 0) => tmp_product(23 downto 20),
      S(3) => \dout[23]_i_6_n_4\,
      S(2) => \dout[23]_i_7_n_4\,
      S(1) => \dout[23]_i_8_n_4\,
      S(0) => \dout[23]_i_9_n_4\
    );
\dout_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg[19]_i_10_n_4\,
      CO(3) => \dout_reg[23]_i_10_n_4\,
      CO(2) => \dout_reg[23]_i_10_n_5\,
      CO(1) => \dout_reg[23]_i_10_n_6\,
      CO(0) => \dout_reg[23]_i_10_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => Q(13 downto 10),
      O(3) => \dout_reg[23]_i_10_n_8\,
      O(2) => \dout_reg[23]_i_10_n_9\,
      O(1) => \dout_reg[23]_i_10_n_10\,
      O(0) => \dout_reg[23]_i_10_n_11\,
      S(3) => \dout[23]_i_11_n_4\,
      S(2) => \dout[23]_i_12_n_4\,
      S(1) => \dout[23]_i_13_n_4\,
      S(0) => \dout[23]_i_14_n_4\
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(24),
      Q => \dout_reg[31]_0\(23),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(25),
      Q => \dout_reg[31]_0\(24),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(26),
      Q => \dout_reg[31]_0\(25),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(27),
      Q => \dout_reg[31]_0\(26),
      R => '0'
    );
\dout_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg[23]_i_1_n_4\,
      CO(3) => \dout_reg[27]_i_1_n_4\,
      CO(2) => \dout_reg[27]_i_1_n_5\,
      CO(1) => \dout_reg[27]_i_1_n_6\,
      CO(0) => \dout_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \dout[27]_i_2_n_4\,
      DI(2) => \dout[27]_i_3_n_4\,
      DI(1) => \dout[27]_i_4_n_4\,
      DI(0) => \dout[27]_i_5_n_4\,
      O(3 downto 0) => tmp_product(27 downto 24),
      S(3) => \dout[27]_i_6_n_4\,
      S(2) => \dout[27]_i_7_n_4\,
      S(1) => \dout[27]_i_8_n_4\,
      S(0) => \dout[27]_i_9_n_4\
    );
\dout_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg[23]_i_10_n_4\,
      CO(3) => \dout_reg[27]_i_10_n_4\,
      CO(2) => \dout_reg[27]_i_10_n_5\,
      CO(1) => \dout_reg[27]_i_10_n_6\,
      CO(0) => \dout_reg[27]_i_10_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => Q(17 downto 14),
      O(3) => \dout_reg[27]_i_10_n_8\,
      O(2) => \dout_reg[27]_i_10_n_9\,
      O(1) => \dout_reg[27]_i_10_n_10\,
      O(0) => \dout_reg[27]_i_10_n_11\,
      S(3) => \dout[27]_i_11_n_4\,
      S(2) => \dout[27]_i_12_n_4\,
      S(1) => \dout[27]_i_13_n_4\,
      S(0) => \dout[27]_i_14_n_4\
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(28),
      Q => \dout_reg[31]_0\(27),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(29),
      Q => \dout_reg[31]_0\(28),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => \dout_reg[31]_0\(1),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(30),
      Q => \dout_reg[31]_0\(29),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(31),
      Q => \dout_reg[31]_0\(30),
      R => '0'
    );
\dout_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg[27]_i_1_n_4\,
      CO(3) => \NLW_dout_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dout_reg[31]_i_1_n_5\,
      CO(1) => \dout_reg[31]_i_1_n_6\,
      CO(0) => \dout_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dout[31]_i_2_n_4\,
      DI(1) => \dout[31]_i_3_n_4\,
      DI(0) => \dout[31]_i_4_n_4\,
      O(3 downto 0) => tmp_product(31 downto 28),
      S(3) => \dout[31]_i_5_n_4\,
      S(2) => \dout[31]_i_6_n_4\,
      S(1) => \dout[31]_i_7_n_4\,
      S(0) => \dout[31]_i_8_n_4\
    );
\dout_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg[31]_i_9_n_4\,
      CO(3 downto 0) => \NLW_dout_reg[31]_i_10_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_dout_reg[31]_i_10_O_UNCONNECTED\(3 downto 1),
      O(0) => \dout_reg[31]_i_10_n_11\,
      S(3 downto 1) => B"000",
      S(0) => \dout[31]_i_15_n_4\
    );
\dout_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg[27]_i_10_n_4\,
      CO(3) => \dout_reg[31]_i_9_n_4\,
      CO(2) => \dout_reg[31]_i_9_n_5\,
      CO(1) => \dout_reg[31]_i_9_n_6\,
      CO(0) => \dout_reg[31]_i_9_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \dout_reg[31]_i_9_n_8\,
      O(2) => \dout_reg[31]_i_9_n_9\,
      O(1) => \dout_reg[31]_i_9_n_10\,
      O(0) => \dout_reg[31]_i_9_n_11\,
      S(3) => \dout[31]_i_11_n_4\,
      S(2) => \dout[31]_i_12_n_4\,
      S(1) => \dout[31]_i_13_n_4\,
      S(0) => \dout[31]_i_14_n_4\
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => \dout_reg[31]_0\(2),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(4),
      Q => \dout_reg[31]_0\(3),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(5),
      Q => \dout_reg[31]_0\(4),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(6),
      Q => \dout_reg[31]_0\(5),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(7),
      Q => \dout_reg[31]_0\(6),
      R => '0'
    );
\dout_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dout_reg[7]_i_1_n_4\,
      CO(2) => \dout_reg[7]_i_1_n_5\,
      CO(1) => \dout_reg[7]_i_1_n_6\,
      CO(0) => \dout_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \dout[7]_i_2_n_4\,
      DI(2) => \dout[7]_i_3_n_4\,
      DI(1) => \dout[7]_i_4_n_4\,
      DI(0) => '0',
      O(3 downto 0) => tmp_product(7 downto 4),
      S(3) => \dout[7]_i_5_n_4\,
      S(2) => \dout[7]_i_6_n_4\,
      S(1) => \dout[7]_i_7_n_4\,
      S(0) => \dout[7]_i_8_n_4\
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(8),
      Q => \dout_reg[31]_0\(7),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product(9),
      Q => \dout_reg[31]_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1 is
  port (
    grp_fu_157_p_dout0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    B : in STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_fu_157_p0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1 : entity is "sw_compute_mul_32s_11s_32_2_1";
end design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1 is
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal dout_reg_n_94 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => grp_fu_157_p0(31),
      A(28) => grp_fu_157_p0(31),
      A(27) => grp_fu_157_p0(31),
      A(26) => grp_fu_157_p0(31),
      A(25) => grp_fu_157_p0(31),
      A(24) => grp_fu_157_p0(31),
      A(23) => grp_fu_157_p0(31),
      A(22) => grp_fu_157_p0(31),
      A(21) => grp_fu_157_p0(31),
      A(20) => grp_fu_157_p0(31),
      A(19) => grp_fu_157_p0(31),
      A(18) => grp_fu_157_p0(31),
      A(17) => grp_fu_157_p0(31),
      A(16) => grp_fu_157_p0(31),
      A(15) => grp_fu_157_p0(31),
      A(14 downto 0) => grp_fu_157_p0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(10),
      B(16) => B(10),
      B(15) => B(10),
      B(14) => B(10),
      B(13) => B(10),
      B(12) => B(10),
      B(11) => B(10),
      B(10 downto 0) => B(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_62,
      P(46) => dout_reg_n_63,
      P(45) => dout_reg_n_64,
      P(44) => dout_reg_n_65,
      P(43) => dout_reg_n_66,
      P(42) => dout_reg_n_67,
      P(41) => dout_reg_n_68,
      P(40) => dout_reg_n_69,
      P(39) => dout_reg_n_70,
      P(38) => dout_reg_n_71,
      P(37) => dout_reg_n_72,
      P(36) => dout_reg_n_73,
      P(35) => dout_reg_n_74,
      P(34) => dout_reg_n_75,
      P(33) => dout_reg_n_76,
      P(32) => dout_reg_n_77,
      P(31) => dout_reg_n_78,
      P(30) => dout_reg_n_79,
      P(29) => dout_reg_n_80,
      P(28) => dout_reg_n_81,
      P(27) => dout_reg_n_82,
      P(26) => dout_reg_n_83,
      P(25) => dout_reg_n_84,
      P(24) => dout_reg_n_85,
      P(23) => dout_reg_n_86,
      P(22) => dout_reg_n_87,
      P(21) => dout_reg_n_88,
      P(20) => dout_reg_n_89,
      P(19) => dout_reg_n_90,
      P(18) => dout_reg_n_91,
      P(17) => dout_reg_n_92,
      P(16) => dout_reg_n_93,
      P(15) => dout_reg_n_94,
      P(14 downto 0) => grp_fu_157_p_dout0(31 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_110,
      PCIN(46) => tmp_product_n_111,
      PCIN(45) => tmp_product_n_112,
      PCIN(44) => tmp_product_n_113,
      PCIN(43) => tmp_product_n_114,
      PCIN(42) => tmp_product_n_115,
      PCIN(41) => tmp_product_n_116,
      PCIN(40) => tmp_product_n_117,
      PCIN(39) => tmp_product_n_118,
      PCIN(38) => tmp_product_n_119,
      PCIN(37) => tmp_product_n_120,
      PCIN(36) => tmp_product_n_121,
      PCIN(35) => tmp_product_n_122,
      PCIN(34) => tmp_product_n_123,
      PCIN(33) => tmp_product_n_124,
      PCIN(32) => tmp_product_n_125,
      PCIN(31) => tmp_product_n_126,
      PCIN(30) => tmp_product_n_127,
      PCIN(29) => tmp_product_n_128,
      PCIN(28) => tmp_product_n_129,
      PCIN(27) => tmp_product_n_130,
      PCIN(26) => tmp_product_n_131,
      PCIN(25) => tmp_product_n_132,
      PCIN(24) => tmp_product_n_133,
      PCIN(23) => tmp_product_n_134,
      PCIN(22) => tmp_product_n_135,
      PCIN(21) => tmp_product_n_136,
      PCIN(20) => tmp_product_n_137,
      PCIN(19) => tmp_product_n_138,
      PCIN(18) => tmp_product_n_139,
      PCIN(17) => tmp_product_n_140,
      PCIN(16) => tmp_product_n_141,
      PCIN(15) => tmp_product_n_142,
      PCIN(14) => tmp_product_n_143,
      PCIN(13) => tmp_product_n_144,
      PCIN(12) => tmp_product_n_145,
      PCIN(11) => tmp_product_n_146,
      PCIN(10) => tmp_product_n_147,
      PCIN(9) => tmp_product_n_148,
      PCIN(8) => tmp_product_n_149,
      PCIN(7) => tmp_product_n_150,
      PCIN(6) => tmp_product_n_151,
      PCIN(5) => tmp_product_n_152,
      PCIN(4) => tmp_product_n_153,
      PCIN(3) => tmp_product_n_154,
      PCIN(2) => tmp_product_n_155,
      PCIN(1) => tmp_product_n_156,
      PCIN(0) => tmp_product_n_157,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => grp_fu_157_p_dout0(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => grp_fu_157_p_dout0(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => grp_fu_157_p_dout0(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => grp_fu_157_p_dout0(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => grp_fu_157_p_dout0(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => grp_fu_157_p_dout0(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => grp_fu_157_p_dout0(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => grp_fu_157_p_dout0(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => grp_fu_157_p_dout0(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => grp_fu_157_p_dout0(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => grp_fu_157_p_dout0(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => grp_fu_157_p_dout0(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => grp_fu_157_p_dout0(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => grp_fu_157_p_dout0(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => grp_fu_157_p_dout0(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => grp_fu_157_p_dout0(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => grp_fu_157_p_dout0(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_157_p0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(10),
      B(16) => B(10),
      B(15) => B(10),
      B(14) => B(10),
      B(13) => B(10),
      B(12) => B(10),
      B(11) => B(10),
      B(10 downto 0) => B(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_62,
      P(46) => tmp_product_n_63,
      P(45) => tmp_product_n_64,
      P(44) => tmp_product_n_65,
      P(43) => tmp_product_n_66,
      P(42) => tmp_product_n_67,
      P(41) => tmp_product_n_68,
      P(40) => tmp_product_n_69,
      P(39) => tmp_product_n_70,
      P(38) => tmp_product_n_71,
      P(37) => tmp_product_n_72,
      P(36) => tmp_product_n_73,
      P(35) => tmp_product_n_74,
      P(34) => tmp_product_n_75,
      P(33) => tmp_product_n_76,
      P(32) => tmp_product_n_77,
      P(31) => tmp_product_n_78,
      P(30) => tmp_product_n_79,
      P(29) => tmp_product_n_80,
      P(28) => tmp_product_n_81,
      P(27) => tmp_product_n_82,
      P(26) => tmp_product_n_83,
      P(25) => tmp_product_n_84,
      P(24) => tmp_product_n_85,
      P(23) => tmp_product_n_86,
      P(22) => tmp_product_n_87,
      P(21) => tmp_product_n_88,
      P(20) => tmp_product_n_89,
      P(19) => tmp_product_n_90,
      P(18) => tmp_product_n_91,
      P(17) => tmp_product_n_92,
      P(16) => tmp_product_n_93,
      P(15) => tmp_product_n_94,
      P(14) => tmp_product_n_95,
      P(13) => tmp_product_n_96,
      P(12) => tmp_product_n_97,
      P(11) => tmp_product_n_98,
      P(10) => tmp_product_n_99,
      P(9) => tmp_product_n_100,
      P(8) => tmp_product_n_101,
      P(7) => tmp_product_n_102,
      P(6) => tmp_product_n_103,
      P(5) => tmp_product_n_104,
      P(4) => tmp_product_n_105,
      P(3) => tmp_product_n_106,
      P(2) => tmp_product_n_107,
      P(1) => tmp_product_n_108,
      P(0) => tmp_product_n_109,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_110,
      PCOUT(46) => tmp_product_n_111,
      PCOUT(45) => tmp_product_n_112,
      PCOUT(44) => tmp_product_n_113,
      PCOUT(43) => tmp_product_n_114,
      PCOUT(42) => tmp_product_n_115,
      PCOUT(41) => tmp_product_n_116,
      PCOUT(40) => tmp_product_n_117,
      PCOUT(39) => tmp_product_n_118,
      PCOUT(38) => tmp_product_n_119,
      PCOUT(37) => tmp_product_n_120,
      PCOUT(36) => tmp_product_n_121,
      PCOUT(35) => tmp_product_n_122,
      PCOUT(34) => tmp_product_n_123,
      PCOUT(33) => tmp_product_n_124,
      PCOUT(32) => tmp_product_n_125,
      PCOUT(31) => tmp_product_n_126,
      PCOUT(30) => tmp_product_n_127,
      PCOUT(29) => tmp_product_n_128,
      PCOUT(28) => tmp_product_n_129,
      PCOUT(27) => tmp_product_n_130,
      PCOUT(26) => tmp_product_n_131,
      PCOUT(25) => tmp_product_n_132,
      PCOUT(24) => tmp_product_n_133,
      PCOUT(23) => tmp_product_n_134,
      PCOUT(22) => tmp_product_n_135,
      PCOUT(21) => tmp_product_n_136,
      PCOUT(20) => tmp_product_n_137,
      PCOUT(19) => tmp_product_n_138,
      PCOUT(18) => tmp_product_n_139,
      PCOUT(17) => tmp_product_n_140,
      PCOUT(16) => tmp_product_n_141,
      PCOUT(15) => tmp_product_n_142,
      PCOUT(14) => tmp_product_n_143,
      PCOUT(13) => tmp_product_n_144,
      PCOUT(12) => tmp_product_n_145,
      PCOUT(11) => tmp_product_n_146,
      PCOUT(10) => tmp_product_n_147,
      PCOUT(9) => tmp_product_n_148,
      PCOUT(8) => tmp_product_n_149,
      PCOUT(7) => tmp_product_n_150,
      PCOUT(6) => tmp_product_n_151,
      PCOUT(5) => tmp_product_n_152,
      PCOUT(4) => tmp_product_n_153,
      PCOUT(3) => tmp_product_n_154,
      PCOUT(2) => tmp_product_n_155,
      PCOUT(1) => tmp_product_n_156,
      PCOUT(0) => tmp_product_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_0 is
  port (
    reg_2620 : out STD_LOGIC;
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    sel : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dout_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_reg_2 : in STD_LOGIC;
    dout_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dout_reg_4 : in STD_LOGIC;
    dout_reg_5 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_reg_6 : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_0 : entity is "sw_compute_mul_32s_11s_32_2_1";
end design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_0;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_0 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC;
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal dout_reg_n_94 : STD_LOGIC;
  signal g0_b0_i_10_n_4 : STD_LOGIC;
  signal \^grp_sw_compute_pipeline_vitis_loop_98_6_vitis_loop_99_7_fu_101_ap_start_reg_reg\ : STD_LOGIC;
  signal \^reg_2620\ : STD_LOGIC;
  signal \reg_262[31]_i_3_n_4\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b0_i_10 : label is "soft_lutpair400";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of tmp_product_i_3 : label is "soft_lutpair400";
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  \ap_CS_fsm_reg[3]\ <= \^ap_cs_fsm_reg[3]\;
  grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_reg <= \^grp_sw_compute_pipeline_vitis_loop_98_6_vitis_loop_99_7_fu_101_ap_start_reg_reg\;
  reg_2620 <= \^reg_2620\;
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_reg_0(31),
      A(28) => dout_reg_0(31),
      A(27) => dout_reg_0(31),
      A(26) => dout_reg_0(31),
      A(25) => dout_reg_0(31),
      A(24) => dout_reg_0(31),
      A(23) => dout_reg_0(31),
      A(22) => dout_reg_0(31),
      A(21) => dout_reg_0(31),
      A(20) => dout_reg_0(31),
      A(19) => dout_reg_0(31),
      A(18) => dout_reg_0(31),
      A(17) => dout_reg_0(31),
      A(16) => dout_reg_0(31),
      A(15) => dout_reg_0(31),
      A(14 downto 0) => dout_reg_0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(11),
      B(16) => B(11),
      B(15) => B(11),
      B(14) => B(11),
      B(13) => B(11),
      B(12) => B(11),
      B(11) => B(11),
      B(10) => B(11),
      B(9 downto 0) => B(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^reg_2620\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^grp_sw_compute_pipeline_vitis_loop_98_6_vitis_loop_99_7_fu_101_ap_start_reg_reg\,
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_62,
      P(46) => dout_reg_n_63,
      P(45) => dout_reg_n_64,
      P(44) => dout_reg_n_65,
      P(43) => dout_reg_n_66,
      P(42) => dout_reg_n_67,
      P(41) => dout_reg_n_68,
      P(40) => dout_reg_n_69,
      P(39) => dout_reg_n_70,
      P(38) => dout_reg_n_71,
      P(37) => dout_reg_n_72,
      P(36) => dout_reg_n_73,
      P(35) => dout_reg_n_74,
      P(34) => dout_reg_n_75,
      P(33) => dout_reg_n_76,
      P(32) => dout_reg_n_77,
      P(31) => dout_reg_n_78,
      P(30) => dout_reg_n_79,
      P(29) => dout_reg_n_80,
      P(28) => dout_reg_n_81,
      P(27) => dout_reg_n_82,
      P(26) => dout_reg_n_83,
      P(25) => dout_reg_n_84,
      P(24) => dout_reg_n_85,
      P(23) => dout_reg_n_86,
      P(22) => dout_reg_n_87,
      P(21) => dout_reg_n_88,
      P(20) => dout_reg_n_89,
      P(19) => dout_reg_n_90,
      P(18) => dout_reg_n_91,
      P(17) => dout_reg_n_92,
      P(16) => dout_reg_n_93,
      P(15) => dout_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_110,
      PCIN(46) => tmp_product_n_111,
      PCIN(45) => tmp_product_n_112,
      PCIN(44) => tmp_product_n_113,
      PCIN(43) => tmp_product_n_114,
      PCIN(42) => tmp_product_n_115,
      PCIN(41) => tmp_product_n_116,
      PCIN(40) => tmp_product_n_117,
      PCIN(39) => tmp_product_n_118,
      PCIN(38) => tmp_product_n_119,
      PCIN(37) => tmp_product_n_120,
      PCIN(36) => tmp_product_n_121,
      PCIN(35) => tmp_product_n_122,
      PCIN(34) => tmp_product_n_123,
      PCIN(33) => tmp_product_n_124,
      PCIN(32) => tmp_product_n_125,
      PCIN(31) => tmp_product_n_126,
      PCIN(30) => tmp_product_n_127,
      PCIN(29) => tmp_product_n_128,
      PCIN(28) => tmp_product_n_129,
      PCIN(27) => tmp_product_n_130,
      PCIN(26) => tmp_product_n_131,
      PCIN(25) => tmp_product_n_132,
      PCIN(24) => tmp_product_n_133,
      PCIN(23) => tmp_product_n_134,
      PCIN(22) => tmp_product_n_135,
      PCIN(21) => tmp_product_n_136,
      PCIN(20) => tmp_product_n_137,
      PCIN(19) => tmp_product_n_138,
      PCIN(18) => tmp_product_n_139,
      PCIN(17) => tmp_product_n_140,
      PCIN(16) => tmp_product_n_141,
      PCIN(15) => tmp_product_n_142,
      PCIN(14) => tmp_product_n_143,
      PCIN(13) => tmp_product_n_144,
      PCIN(12) => tmp_product_n_145,
      PCIN(11) => tmp_product_n_146,
      PCIN(10) => tmp_product_n_147,
      PCIN(9) => tmp_product_n_148,
      PCIN(8) => tmp_product_n_149,
      PCIN(7) => tmp_product_n_150,
      PCIN(6) => tmp_product_n_151,
      PCIN(5) => tmp_product_n_152,
      PCIN(4) => tmp_product_n_153,
      PCIN(3) => tmp_product_n_154,
      PCIN(2) => tmp_product_n_155,
      PCIN(1) => tmp_product_n_156,
      PCIN(0) => tmp_product_n_157,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => D(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => D(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => D(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => D(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => D(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => D(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => D(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => D(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => D(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => D(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => D(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => D(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => D(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => D(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => D(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => D(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => D(9),
      R => '0'
    );
g0_b0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => g0_b0_i_10_n_4
    );
g0_b0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => Q(6),
      I3 => Q(8),
      I4 => dout_reg_1(0),
      I5 => dout_reg_5(0),
      O => sel(0)
    );
g0_b0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => dout_reg_3(0),
      I1 => g0_b0_i_10_n_4,
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => dout_reg_4,
      I4 => dout_reg_1(0),
      I5 => dout_reg_5(1),
      O => sel(1)
    );
g0_b0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => dout_reg_3(1),
      I1 => g0_b0_i_10_n_4,
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => dout_reg_6,
      I4 => dout_reg_1(0),
      I5 => dout_reg_5(2),
      O => sel(2)
    );
g0_b0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(8),
      I3 => Q(6),
      I4 => Q(7),
      I5 => Q(5),
      O => \^ap_cs_fsm_reg[3]\
    );
g0_b0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF31FF30"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => Q(6),
      I3 => Q(8),
      I4 => Q(4),
      O => \ap_CS_fsm_reg[5]_0\
    );
g0_b0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCDFFCDFFCDFFCC"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => Q(6),
      I3 => Q(8),
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[5]\
    );
\reg_262[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => tmp_product_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \reg_262[31]_i_3_n_4\,
      I3 => Q(2),
      I4 => Q(12),
      I5 => Q(10),
      O => \^reg_2620\
    );
\reg_262[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      I2 => Q(5),
      I3 => Q(14),
      I4 => Q(13),
      I5 => Q(15),
      O => \reg_262[31]_i_3_n_4\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => dout_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(11),
      B(16 downto 15) => B(11 downto 10),
      B(14) => B(10),
      B(13) => B(10),
      B(12) => B(10),
      B(11) => B(10),
      B(10 downto 0) => B(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^reg_2620\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^grp_sw_compute_pipeline_vitis_loop_98_6_vitis_loop_99_7_fu_101_ap_start_reg_reg\,
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_62,
      P(46) => tmp_product_n_63,
      P(45) => tmp_product_n_64,
      P(44) => tmp_product_n_65,
      P(43) => tmp_product_n_66,
      P(42) => tmp_product_n_67,
      P(41) => tmp_product_n_68,
      P(40) => tmp_product_n_69,
      P(39) => tmp_product_n_70,
      P(38) => tmp_product_n_71,
      P(37) => tmp_product_n_72,
      P(36) => tmp_product_n_73,
      P(35) => tmp_product_n_74,
      P(34) => tmp_product_n_75,
      P(33) => tmp_product_n_76,
      P(32) => tmp_product_n_77,
      P(31) => tmp_product_n_78,
      P(30) => tmp_product_n_79,
      P(29) => tmp_product_n_80,
      P(28) => tmp_product_n_81,
      P(27) => tmp_product_n_82,
      P(26) => tmp_product_n_83,
      P(25) => tmp_product_n_84,
      P(24) => tmp_product_n_85,
      P(23) => tmp_product_n_86,
      P(22) => tmp_product_n_87,
      P(21) => tmp_product_n_88,
      P(20) => tmp_product_n_89,
      P(19) => tmp_product_n_90,
      P(18) => tmp_product_n_91,
      P(17) => tmp_product_n_92,
      P(16) => tmp_product_n_93,
      P(15) => tmp_product_n_94,
      P(14) => tmp_product_n_95,
      P(13) => tmp_product_n_96,
      P(12) => tmp_product_n_97,
      P(11) => tmp_product_n_98,
      P(10) => tmp_product_n_99,
      P(9) => tmp_product_n_100,
      P(8) => tmp_product_n_101,
      P(7) => tmp_product_n_102,
      P(6) => tmp_product_n_103,
      P(5) => tmp_product_n_104,
      P(4) => tmp_product_n_105,
      P(3) => tmp_product_n_106,
      P(2) => tmp_product_n_107,
      P(1) => tmp_product_n_108,
      P(0) => tmp_product_n_109,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_110,
      PCOUT(46) => tmp_product_n_111,
      PCOUT(45) => tmp_product_n_112,
      PCOUT(44) => tmp_product_n_113,
      PCOUT(43) => tmp_product_n_114,
      PCOUT(42) => tmp_product_n_115,
      PCOUT(41) => tmp_product_n_116,
      PCOUT(40) => tmp_product_n_117,
      PCOUT(39) => tmp_product_n_118,
      PCOUT(38) => tmp_product_n_119,
      PCOUT(37) => tmp_product_n_120,
      PCOUT(36) => tmp_product_n_121,
      PCOUT(35) => tmp_product_n_122,
      PCOUT(34) => tmp_product_n_123,
      PCOUT(33) => tmp_product_n_124,
      PCOUT(32) => tmp_product_n_125,
      PCOUT(31) => tmp_product_n_126,
      PCOUT(30) => tmp_product_n_127,
      PCOUT(29) => tmp_product_n_128,
      PCOUT(28) => tmp_product_n_129,
      PCOUT(27) => tmp_product_n_130,
      PCOUT(26) => tmp_product_n_131,
      PCOUT(25) => tmp_product_n_132,
      PCOUT(24) => tmp_product_n_133,
      PCOUT(23) => tmp_product_n_134,
      PCOUT(22) => tmp_product_n_135,
      PCOUT(21) => tmp_product_n_136,
      PCOUT(20) => tmp_product_n_137,
      PCOUT(19) => tmp_product_n_138,
      PCOUT(18) => tmp_product_n_139,
      PCOUT(17) => tmp_product_n_140,
      PCOUT(16) => tmp_product_n_141,
      PCOUT(15) => tmp_product_n_142,
      PCOUT(14) => tmp_product_n_143,
      PCOUT(13) => tmp_product_n_144,
      PCOUT(12) => tmp_product_n_145,
      PCOUT(11) => tmp_product_n_146,
      PCOUT(10) => tmp_product_n_147,
      PCOUT(9) => tmp_product_n_148,
      PCOUT(8) => tmp_product_n_149,
      PCOUT(7) => tmp_product_n_150,
      PCOUT(6) => tmp_product_n_151,
      PCOUT(5) => tmp_product_n_152,
      PCOUT(4) => tmp_product_n_153,
      PCOUT(3) => tmp_product_n_154,
      PCOUT(2) => tmp_product_n_155,
      PCOUT(1) => tmp_product_n_156,
      PCOUT(0) => tmp_product_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404540454040000"
    )
        port map (
      I0 => tmp_product_0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => Q(3),
      I5 => Q(1),
      O => \^e\(0)
    );
\tmp_product_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA30FFFFAA300000"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I1 => \^ap_cs_fsm_reg[2]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => Q(0),
      I4 => dout_reg_1(0),
      I5 => dout_reg_2,
      O => \^grp_sw_compute_pipeline_vitis_loop_98_6_vitis_loop_99_7_fu_101_ap_start_reg_reg\
    );
tmp_product_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => Q(2),
      I2 => Q(1),
      O => \^ap_cs_fsm_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_2620 : in STD_LOGIC;
    dout_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dout_reg_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    dout_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_1 : entity is "sw_compute_mul_32s_11s_32_2_1";
end design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_1;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_1 is
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal dout_reg_n_94 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal w_load_3_reg_9450 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_reg_1(31),
      A(28) => dout_reg_1(31),
      A(27) => dout_reg_1(31),
      A(26) => dout_reg_1(31),
      A(25) => dout_reg_1(31),
      A(24) => dout_reg_1(31),
      A(23) => dout_reg_1(31),
      A(22) => dout_reg_1(31),
      A(21) => dout_reg_1(31),
      A(20) => dout_reg_1(31),
      A(19) => dout_reg_1(31),
      A(18) => dout_reg_1(31),
      A(17) => dout_reg_1(31),
      A(16) => dout_reg_1(31),
      A(15) => dout_reg_1(31),
      A(14 downto 0) => dout_reg_1(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout_reg_2(0),
      B(16) => dout_reg_2(0),
      B(15) => dout_reg_2(0),
      B(14) => dout_reg_2(0),
      B(13) => B(11),
      B(12) => B(11),
      B(11) => B(11),
      B(10) => B(11),
      B(9 downto 0) => B(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => reg_2620,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => dout_reg_0,
      CEB2 => w_load_3_reg_9450,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_62,
      P(46) => dout_reg_n_63,
      P(45) => dout_reg_n_64,
      P(44) => dout_reg_n_65,
      P(43) => dout_reg_n_66,
      P(42) => dout_reg_n_67,
      P(41) => dout_reg_n_68,
      P(40) => dout_reg_n_69,
      P(39) => dout_reg_n_70,
      P(38) => dout_reg_n_71,
      P(37) => dout_reg_n_72,
      P(36) => dout_reg_n_73,
      P(35) => dout_reg_n_74,
      P(34) => dout_reg_n_75,
      P(33) => dout_reg_n_76,
      P(32) => dout_reg_n_77,
      P(31) => dout_reg_n_78,
      P(30) => dout_reg_n_79,
      P(29) => dout_reg_n_80,
      P(28) => dout_reg_n_81,
      P(27) => dout_reg_n_82,
      P(26) => dout_reg_n_83,
      P(25) => dout_reg_n_84,
      P(24) => dout_reg_n_85,
      P(23) => dout_reg_n_86,
      P(22) => dout_reg_n_87,
      P(21) => dout_reg_n_88,
      P(20) => dout_reg_n_89,
      P(19) => dout_reg_n_90,
      P(18) => dout_reg_n_91,
      P(17) => dout_reg_n_92,
      P(16) => dout_reg_n_93,
      P(15) => dout_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_110,
      PCIN(46) => tmp_product_n_111,
      PCIN(45) => tmp_product_n_112,
      PCIN(44) => tmp_product_n_113,
      PCIN(43) => tmp_product_n_114,
      PCIN(42) => tmp_product_n_115,
      PCIN(41) => tmp_product_n_116,
      PCIN(40) => tmp_product_n_117,
      PCIN(39) => tmp_product_n_118,
      PCIN(38) => tmp_product_n_119,
      PCIN(37) => tmp_product_n_120,
      PCIN(36) => tmp_product_n_121,
      PCIN(35) => tmp_product_n_122,
      PCIN(34) => tmp_product_n_123,
      PCIN(33) => tmp_product_n_124,
      PCIN(32) => tmp_product_n_125,
      PCIN(31) => tmp_product_n_126,
      PCIN(30) => tmp_product_n_127,
      PCIN(29) => tmp_product_n_128,
      PCIN(28) => tmp_product_n_129,
      PCIN(27) => tmp_product_n_130,
      PCIN(26) => tmp_product_n_131,
      PCIN(25) => tmp_product_n_132,
      PCIN(24) => tmp_product_n_133,
      PCIN(23) => tmp_product_n_134,
      PCIN(22) => tmp_product_n_135,
      PCIN(21) => tmp_product_n_136,
      PCIN(20) => tmp_product_n_137,
      PCIN(19) => tmp_product_n_138,
      PCIN(18) => tmp_product_n_139,
      PCIN(17) => tmp_product_n_140,
      PCIN(16) => tmp_product_n_141,
      PCIN(15) => tmp_product_n_142,
      PCIN(14) => tmp_product_n_143,
      PCIN(13) => tmp_product_n_144,
      PCIN(12) => tmp_product_n_145,
      PCIN(11) => tmp_product_n_146,
      PCIN(10) => tmp_product_n_147,
      PCIN(9) => tmp_product_n_148,
      PCIN(8) => tmp_product_n_149,
      PCIN(7) => tmp_product_n_150,
      PCIN(6) => tmp_product_n_151,
      PCIN(5) => tmp_product_n_152,
      PCIN(4) => tmp_product_n_153,
      PCIN(3) => tmp_product_n_154,
      PCIN(2) => tmp_product_n_155,
      PCIN(1) => tmp_product_n_156,
      PCIN(0) => tmp_product_n_157,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => D(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => D(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => D(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => D(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => D(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => D(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => D(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => D(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => D(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => D(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => D(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => D(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => D(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => D(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => D(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => D(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => D(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => dout_reg_1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(11),
      B(16) => B(11),
      B(15) => B(11),
      B(14) => B(11),
      B(13) => B(11),
      B(12 downto 11) => B(11 downto 10),
      B(10 downto 0) => B(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => reg_2620,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => dout_reg_0,
      CEB2 => w_load_3_reg_9450,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_62,
      P(46) => tmp_product_n_63,
      P(45) => tmp_product_n_64,
      P(44) => tmp_product_n_65,
      P(43) => tmp_product_n_66,
      P(42) => tmp_product_n_67,
      P(41) => tmp_product_n_68,
      P(40) => tmp_product_n_69,
      P(39) => tmp_product_n_70,
      P(38) => tmp_product_n_71,
      P(37) => tmp_product_n_72,
      P(36) => tmp_product_n_73,
      P(35) => tmp_product_n_74,
      P(34) => tmp_product_n_75,
      P(33) => tmp_product_n_76,
      P(32) => tmp_product_n_77,
      P(31) => tmp_product_n_78,
      P(30) => tmp_product_n_79,
      P(29) => tmp_product_n_80,
      P(28) => tmp_product_n_81,
      P(27) => tmp_product_n_82,
      P(26) => tmp_product_n_83,
      P(25) => tmp_product_n_84,
      P(24) => tmp_product_n_85,
      P(23) => tmp_product_n_86,
      P(22) => tmp_product_n_87,
      P(21) => tmp_product_n_88,
      P(20) => tmp_product_n_89,
      P(19) => tmp_product_n_90,
      P(18) => tmp_product_n_91,
      P(17) => tmp_product_n_92,
      P(16) => tmp_product_n_93,
      P(15) => tmp_product_n_94,
      P(14) => tmp_product_n_95,
      P(13) => tmp_product_n_96,
      P(12) => tmp_product_n_97,
      P(11) => tmp_product_n_98,
      P(10) => tmp_product_n_99,
      P(9) => tmp_product_n_100,
      P(8) => tmp_product_n_101,
      P(7) => tmp_product_n_102,
      P(6) => tmp_product_n_103,
      P(5) => tmp_product_n_104,
      P(4) => tmp_product_n_105,
      P(3) => tmp_product_n_106,
      P(2) => tmp_product_n_107,
      P(1) => tmp_product_n_108,
      P(0) => tmp_product_n_109,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_110,
      PCOUT(46) => tmp_product_n_111,
      PCOUT(45) => tmp_product_n_112,
      PCOUT(44) => tmp_product_n_113,
      PCOUT(43) => tmp_product_n_114,
      PCOUT(42) => tmp_product_n_115,
      PCOUT(41) => tmp_product_n_116,
      PCOUT(40) => tmp_product_n_117,
      PCOUT(39) => tmp_product_n_118,
      PCOUT(38) => tmp_product_n_119,
      PCOUT(37) => tmp_product_n_120,
      PCOUT(36) => tmp_product_n_121,
      PCOUT(35) => tmp_product_n_122,
      PCOUT(34) => tmp_product_n_123,
      PCOUT(33) => tmp_product_n_124,
      PCOUT(32) => tmp_product_n_125,
      PCOUT(31) => tmp_product_n_126,
      PCOUT(30) => tmp_product_n_127,
      PCOUT(29) => tmp_product_n_128,
      PCOUT(28) => tmp_product_n_129,
      PCOUT(27) => tmp_product_n_130,
      PCOUT(26) => tmp_product_n_131,
      PCOUT(25) => tmp_product_n_132,
      PCOUT(24) => tmp_product_n_133,
      PCOUT(23) => tmp_product_n_134,
      PCOUT(22) => tmp_product_n_135,
      PCOUT(21) => tmp_product_n_136,
      PCOUT(20) => tmp_product_n_137,
      PCOUT(19) => tmp_product_n_138,
      PCOUT(18) => tmp_product_n_139,
      PCOUT(17) => tmp_product_n_140,
      PCOUT(16) => tmp_product_n_141,
      PCOUT(15) => tmp_product_n_142,
      PCOUT(14) => tmp_product_n_143,
      PCOUT(13) => tmp_product_n_144,
      PCOUT(12) => tmp_product_n_145,
      PCOUT(11) => tmp_product_n_146,
      PCOUT(10) => tmp_product_n_147,
      PCOUT(9) => tmp_product_n_148,
      PCOUT(8) => tmp_product_n_149,
      PCOUT(7) => tmp_product_n_150,
      PCOUT(6) => tmp_product_n_151,
      PCOUT(5) => tmp_product_n_152,
      PCOUT(4) => tmp_product_n_153,
      PCOUT(3) => tmp_product_n_154,
      PCOUT(2) => tmp_product_n_155,
      PCOUT(1) => tmp_product_n_156,
      PCOUT(0) => tmp_product_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => dout_reg_3,
      I4 => Q(1),
      O => w_load_3_reg_9450
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_2620 : in STD_LOGIC;
    dout_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dout_reg_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dout_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_2 : entity is "sw_compute_mul_32s_11s_32_2_1";
end design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_2;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_2 is
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal dout_reg_n_94 : STD_LOGIC;
  signal reg_2622 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_reg_1(31),
      A(28) => dout_reg_1(31),
      A(27) => dout_reg_1(31),
      A(26) => dout_reg_1(31),
      A(25) => dout_reg_1(31),
      A(24) => dout_reg_1(31),
      A(23) => dout_reg_1(31),
      A(22) => dout_reg_1(31),
      A(21) => dout_reg_1(31),
      A(20) => dout_reg_1(31),
      A(19) => dout_reg_1(31),
      A(18) => dout_reg_1(31),
      A(17) => dout_reg_1(31),
      A(16) => dout_reg_1(31),
      A(15) => dout_reg_1(31),
      A(14 downto 0) => dout_reg_1(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout_reg_2(0),
      B(16) => dout_reg_2(0),
      B(15) => dout_reg_2(0),
      B(14) => dout_reg_2(0),
      B(13) => dout_reg_2(0),
      B(12) => dout_reg_2(0),
      B(11) => dout_reg_2(0),
      B(10) => dout_reg_2(0),
      B(9 downto 0) => B(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => reg_2620,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => dout_reg_0,
      CEB2 => reg_2622,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_62,
      P(46) => dout_reg_n_63,
      P(45) => dout_reg_n_64,
      P(44) => dout_reg_n_65,
      P(43) => dout_reg_n_66,
      P(42) => dout_reg_n_67,
      P(41) => dout_reg_n_68,
      P(40) => dout_reg_n_69,
      P(39) => dout_reg_n_70,
      P(38) => dout_reg_n_71,
      P(37) => dout_reg_n_72,
      P(36) => dout_reg_n_73,
      P(35) => dout_reg_n_74,
      P(34) => dout_reg_n_75,
      P(33) => dout_reg_n_76,
      P(32) => dout_reg_n_77,
      P(31) => dout_reg_n_78,
      P(30) => dout_reg_n_79,
      P(29) => dout_reg_n_80,
      P(28) => dout_reg_n_81,
      P(27) => dout_reg_n_82,
      P(26) => dout_reg_n_83,
      P(25) => dout_reg_n_84,
      P(24) => dout_reg_n_85,
      P(23) => dout_reg_n_86,
      P(22) => dout_reg_n_87,
      P(21) => dout_reg_n_88,
      P(20) => dout_reg_n_89,
      P(19) => dout_reg_n_90,
      P(18) => dout_reg_n_91,
      P(17) => dout_reg_n_92,
      P(16) => dout_reg_n_93,
      P(15) => dout_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_110,
      PCIN(46) => tmp_product_n_111,
      PCIN(45) => tmp_product_n_112,
      PCIN(44) => tmp_product_n_113,
      PCIN(43) => tmp_product_n_114,
      PCIN(42) => tmp_product_n_115,
      PCIN(41) => tmp_product_n_116,
      PCIN(40) => tmp_product_n_117,
      PCIN(39) => tmp_product_n_118,
      PCIN(38) => tmp_product_n_119,
      PCIN(37) => tmp_product_n_120,
      PCIN(36) => tmp_product_n_121,
      PCIN(35) => tmp_product_n_122,
      PCIN(34) => tmp_product_n_123,
      PCIN(33) => tmp_product_n_124,
      PCIN(32) => tmp_product_n_125,
      PCIN(31) => tmp_product_n_126,
      PCIN(30) => tmp_product_n_127,
      PCIN(29) => tmp_product_n_128,
      PCIN(28) => tmp_product_n_129,
      PCIN(27) => tmp_product_n_130,
      PCIN(26) => tmp_product_n_131,
      PCIN(25) => tmp_product_n_132,
      PCIN(24) => tmp_product_n_133,
      PCIN(23) => tmp_product_n_134,
      PCIN(22) => tmp_product_n_135,
      PCIN(21) => tmp_product_n_136,
      PCIN(20) => tmp_product_n_137,
      PCIN(19) => tmp_product_n_138,
      PCIN(18) => tmp_product_n_139,
      PCIN(17) => tmp_product_n_140,
      PCIN(16) => tmp_product_n_141,
      PCIN(15) => tmp_product_n_142,
      PCIN(14) => tmp_product_n_143,
      PCIN(13) => tmp_product_n_144,
      PCIN(12) => tmp_product_n_145,
      PCIN(11) => tmp_product_n_146,
      PCIN(10) => tmp_product_n_147,
      PCIN(9) => tmp_product_n_148,
      PCIN(8) => tmp_product_n_149,
      PCIN(7) => tmp_product_n_150,
      PCIN(6) => tmp_product_n_151,
      PCIN(5) => tmp_product_n_152,
      PCIN(4) => tmp_product_n_153,
      PCIN(3) => tmp_product_n_154,
      PCIN(2) => tmp_product_n_155,
      PCIN(1) => tmp_product_n_156,
      PCIN(0) => tmp_product_n_157,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => D(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => D(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => D(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => D(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => D(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => D(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => D(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => D(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => D(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => D(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => D(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => D(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => D(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => D(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => D(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => D(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => D(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => dout_reg_1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(10),
      B(16) => B(10),
      B(15) => B(10),
      B(14) => B(10),
      B(13) => B(10),
      B(12) => B(10),
      B(11) => B(10),
      B(10 downto 0) => B(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => reg_2620,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => dout_reg_0,
      CEB2 => reg_2622,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_62,
      P(46) => tmp_product_n_63,
      P(45) => tmp_product_n_64,
      P(44) => tmp_product_n_65,
      P(43) => tmp_product_n_66,
      P(42) => tmp_product_n_67,
      P(41) => tmp_product_n_68,
      P(40) => tmp_product_n_69,
      P(39) => tmp_product_n_70,
      P(38) => tmp_product_n_71,
      P(37) => tmp_product_n_72,
      P(36) => tmp_product_n_73,
      P(35) => tmp_product_n_74,
      P(34) => tmp_product_n_75,
      P(33) => tmp_product_n_76,
      P(32) => tmp_product_n_77,
      P(31) => tmp_product_n_78,
      P(30) => tmp_product_n_79,
      P(29) => tmp_product_n_80,
      P(28) => tmp_product_n_81,
      P(27) => tmp_product_n_82,
      P(26) => tmp_product_n_83,
      P(25) => tmp_product_n_84,
      P(24) => tmp_product_n_85,
      P(23) => tmp_product_n_86,
      P(22) => tmp_product_n_87,
      P(21) => tmp_product_n_88,
      P(20) => tmp_product_n_89,
      P(19) => tmp_product_n_90,
      P(18) => tmp_product_n_91,
      P(17) => tmp_product_n_92,
      P(16) => tmp_product_n_93,
      P(15) => tmp_product_n_94,
      P(14) => tmp_product_n_95,
      P(13) => tmp_product_n_96,
      P(12) => tmp_product_n_97,
      P(11) => tmp_product_n_98,
      P(10) => tmp_product_n_99,
      P(9) => tmp_product_n_100,
      P(8) => tmp_product_n_101,
      P(7) => tmp_product_n_102,
      P(6) => tmp_product_n_103,
      P(5) => tmp_product_n_104,
      P(4) => tmp_product_n_105,
      P(3) => tmp_product_n_106,
      P(2) => tmp_product_n_107,
      P(1) => tmp_product_n_108,
      P(0) => tmp_product_n_109,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_110,
      PCOUT(46) => tmp_product_n_111,
      PCOUT(45) => tmp_product_n_112,
      PCOUT(44) => tmp_product_n_113,
      PCOUT(43) => tmp_product_n_114,
      PCOUT(42) => tmp_product_n_115,
      PCOUT(41) => tmp_product_n_116,
      PCOUT(40) => tmp_product_n_117,
      PCOUT(39) => tmp_product_n_118,
      PCOUT(38) => tmp_product_n_119,
      PCOUT(37) => tmp_product_n_120,
      PCOUT(36) => tmp_product_n_121,
      PCOUT(35) => tmp_product_n_122,
      PCOUT(34) => tmp_product_n_123,
      PCOUT(33) => tmp_product_n_124,
      PCOUT(32) => tmp_product_n_125,
      PCOUT(31) => tmp_product_n_126,
      PCOUT(30) => tmp_product_n_127,
      PCOUT(29) => tmp_product_n_128,
      PCOUT(28) => tmp_product_n_129,
      PCOUT(27) => tmp_product_n_130,
      PCOUT(26) => tmp_product_n_131,
      PCOUT(25) => tmp_product_n_132,
      PCOUT(24) => tmp_product_n_133,
      PCOUT(23) => tmp_product_n_134,
      PCOUT(22) => tmp_product_n_135,
      PCOUT(21) => tmp_product_n_136,
      PCOUT(20) => tmp_product_n_137,
      PCOUT(19) => tmp_product_n_138,
      PCOUT(18) => tmp_product_n_139,
      PCOUT(17) => tmp_product_n_140,
      PCOUT(16) => tmp_product_n_141,
      PCOUT(15) => tmp_product_n_142,
      PCOUT(14) => tmp_product_n_143,
      PCOUT(13) => tmp_product_n_144,
      PCOUT(12) => tmp_product_n_145,
      PCOUT(11) => tmp_product_n_146,
      PCOUT(10) => tmp_product_n_147,
      PCOUT(9) => tmp_product_n_148,
      PCOUT(8) => tmp_product_n_149,
      PCOUT(7) => tmp_product_n_150,
      PCOUT(6) => tmp_product_n_151,
      PCOUT(5) => tmp_product_n_152,
      PCOUT(4) => tmp_product_n_153,
      PCOUT(3) => tmp_product_n_154,
      PCOUT(2) => tmp_product_n_155,
      PCOUT(1) => tmp_product_n_156,
      PCOUT(0) => tmp_product_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200020"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg_3,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => Q(0),
      I4 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      O => reg_2622
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_3 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_2620 : in STD_LOGIC;
    dout_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dout_reg_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_product_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_3 : entity is "sw_compute_mul_32s_11s_32_2_1";
end design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_3;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_3 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal dout_reg_n_94 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_reg_1(31),
      A(28) => dout_reg_1(31),
      A(27) => dout_reg_1(31),
      A(26) => dout_reg_1(31),
      A(25) => dout_reg_1(31),
      A(24) => dout_reg_1(31),
      A(23) => dout_reg_1(31),
      A(22) => dout_reg_1(31),
      A(21) => dout_reg_1(31),
      A(20) => dout_reg_1(31),
      A(19) => dout_reg_1(31),
      A(18) => dout_reg_1(31),
      A(17) => dout_reg_1(31),
      A(16) => dout_reg_1(31),
      A(15) => dout_reg_1(31),
      A(14 downto 0) => dout_reg_1(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout_reg_2(0),
      B(16) => dout_reg_2(0),
      B(15) => B(11),
      B(14) => B(11),
      B(13) => B(11),
      B(12) => B(11),
      B(11) => B(11),
      B(10) => B(11),
      B(9 downto 0) => B(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => reg_2620,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => dout_reg_0,
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_62,
      P(46) => dout_reg_n_63,
      P(45) => dout_reg_n_64,
      P(44) => dout_reg_n_65,
      P(43) => dout_reg_n_66,
      P(42) => dout_reg_n_67,
      P(41) => dout_reg_n_68,
      P(40) => dout_reg_n_69,
      P(39) => dout_reg_n_70,
      P(38) => dout_reg_n_71,
      P(37) => dout_reg_n_72,
      P(36) => dout_reg_n_73,
      P(35) => dout_reg_n_74,
      P(34) => dout_reg_n_75,
      P(33) => dout_reg_n_76,
      P(32) => dout_reg_n_77,
      P(31) => dout_reg_n_78,
      P(30) => dout_reg_n_79,
      P(29) => dout_reg_n_80,
      P(28) => dout_reg_n_81,
      P(27) => dout_reg_n_82,
      P(26) => dout_reg_n_83,
      P(25) => dout_reg_n_84,
      P(24) => dout_reg_n_85,
      P(23) => dout_reg_n_86,
      P(22) => dout_reg_n_87,
      P(21) => dout_reg_n_88,
      P(20) => dout_reg_n_89,
      P(19) => dout_reg_n_90,
      P(18) => dout_reg_n_91,
      P(17) => dout_reg_n_92,
      P(16) => dout_reg_n_93,
      P(15) => dout_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_110,
      PCIN(46) => tmp_product_n_111,
      PCIN(45) => tmp_product_n_112,
      PCIN(44) => tmp_product_n_113,
      PCIN(43) => tmp_product_n_114,
      PCIN(42) => tmp_product_n_115,
      PCIN(41) => tmp_product_n_116,
      PCIN(40) => tmp_product_n_117,
      PCIN(39) => tmp_product_n_118,
      PCIN(38) => tmp_product_n_119,
      PCIN(37) => tmp_product_n_120,
      PCIN(36) => tmp_product_n_121,
      PCIN(35) => tmp_product_n_122,
      PCIN(34) => tmp_product_n_123,
      PCIN(33) => tmp_product_n_124,
      PCIN(32) => tmp_product_n_125,
      PCIN(31) => tmp_product_n_126,
      PCIN(30) => tmp_product_n_127,
      PCIN(29) => tmp_product_n_128,
      PCIN(28) => tmp_product_n_129,
      PCIN(27) => tmp_product_n_130,
      PCIN(26) => tmp_product_n_131,
      PCIN(25) => tmp_product_n_132,
      PCIN(24) => tmp_product_n_133,
      PCIN(23) => tmp_product_n_134,
      PCIN(22) => tmp_product_n_135,
      PCIN(21) => tmp_product_n_136,
      PCIN(20) => tmp_product_n_137,
      PCIN(19) => tmp_product_n_138,
      PCIN(18) => tmp_product_n_139,
      PCIN(17) => tmp_product_n_140,
      PCIN(16) => tmp_product_n_141,
      PCIN(15) => tmp_product_n_142,
      PCIN(14) => tmp_product_n_143,
      PCIN(13) => tmp_product_n_144,
      PCIN(12) => tmp_product_n_145,
      PCIN(11) => tmp_product_n_146,
      PCIN(10) => tmp_product_n_147,
      PCIN(9) => tmp_product_n_148,
      PCIN(8) => tmp_product_n_149,
      PCIN(7) => tmp_product_n_150,
      PCIN(6) => tmp_product_n_151,
      PCIN(5) => tmp_product_n_152,
      PCIN(4) => tmp_product_n_153,
      PCIN(3) => tmp_product_n_154,
      PCIN(2) => tmp_product_n_155,
      PCIN(1) => tmp_product_n_156,
      PCIN(0) => tmp_product_n_157,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => D(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => D(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => D(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => D(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => D(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => D(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => D(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => D(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => D(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => D(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => D(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => D(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => D(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => D(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => D(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => D(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => D(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => dout_reg_1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(11),
      B(16) => B(11),
      B(15) => B(11),
      B(14 downto 13) => B(11 downto 10),
      B(12) => B(10),
      B(11) => B(10),
      B(10 downto 0) => B(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => reg_2620,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => dout_reg_0,
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_62,
      P(46) => tmp_product_n_63,
      P(45) => tmp_product_n_64,
      P(44) => tmp_product_n_65,
      P(43) => tmp_product_n_66,
      P(42) => tmp_product_n_67,
      P(41) => tmp_product_n_68,
      P(40) => tmp_product_n_69,
      P(39) => tmp_product_n_70,
      P(38) => tmp_product_n_71,
      P(37) => tmp_product_n_72,
      P(36) => tmp_product_n_73,
      P(35) => tmp_product_n_74,
      P(34) => tmp_product_n_75,
      P(33) => tmp_product_n_76,
      P(32) => tmp_product_n_77,
      P(31) => tmp_product_n_78,
      P(30) => tmp_product_n_79,
      P(29) => tmp_product_n_80,
      P(28) => tmp_product_n_81,
      P(27) => tmp_product_n_82,
      P(26) => tmp_product_n_83,
      P(25) => tmp_product_n_84,
      P(24) => tmp_product_n_85,
      P(23) => tmp_product_n_86,
      P(22) => tmp_product_n_87,
      P(21) => tmp_product_n_88,
      P(20) => tmp_product_n_89,
      P(19) => tmp_product_n_90,
      P(18) => tmp_product_n_91,
      P(17) => tmp_product_n_92,
      P(16) => tmp_product_n_93,
      P(15) => tmp_product_n_94,
      P(14) => tmp_product_n_95,
      P(13) => tmp_product_n_96,
      P(12) => tmp_product_n_97,
      P(11) => tmp_product_n_98,
      P(10) => tmp_product_n_99,
      P(9) => tmp_product_n_100,
      P(8) => tmp_product_n_101,
      P(7) => tmp_product_n_102,
      P(6) => tmp_product_n_103,
      P(5) => tmp_product_n_104,
      P(4) => tmp_product_n_105,
      P(3) => tmp_product_n_106,
      P(2) => tmp_product_n_107,
      P(1) => tmp_product_n_108,
      P(0) => tmp_product_n_109,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_110,
      PCOUT(46) => tmp_product_n_111,
      PCOUT(45) => tmp_product_n_112,
      PCOUT(44) => tmp_product_n_113,
      PCOUT(43) => tmp_product_n_114,
      PCOUT(42) => tmp_product_n_115,
      PCOUT(41) => tmp_product_n_116,
      PCOUT(40) => tmp_product_n_117,
      PCOUT(39) => tmp_product_n_118,
      PCOUT(38) => tmp_product_n_119,
      PCOUT(37) => tmp_product_n_120,
      PCOUT(36) => tmp_product_n_121,
      PCOUT(35) => tmp_product_n_122,
      PCOUT(34) => tmp_product_n_123,
      PCOUT(33) => tmp_product_n_124,
      PCOUT(32) => tmp_product_n_125,
      PCOUT(31) => tmp_product_n_126,
      PCOUT(30) => tmp_product_n_127,
      PCOUT(29) => tmp_product_n_128,
      PCOUT(28) => tmp_product_n_129,
      PCOUT(27) => tmp_product_n_130,
      PCOUT(26) => tmp_product_n_131,
      PCOUT(25) => tmp_product_n_132,
      PCOUT(24) => tmp_product_n_133,
      PCOUT(23) => tmp_product_n_134,
      PCOUT(22) => tmp_product_n_135,
      PCOUT(21) => tmp_product_n_136,
      PCOUT(20) => tmp_product_n_137,
      PCOUT(19) => tmp_product_n_138,
      PCOUT(18) => tmp_product_n_139,
      PCOUT(17) => tmp_product_n_140,
      PCOUT(16) => tmp_product_n_141,
      PCOUT(15) => tmp_product_n_142,
      PCOUT(14) => tmp_product_n_143,
      PCOUT(13) => tmp_product_n_144,
      PCOUT(12) => tmp_product_n_145,
      PCOUT(11) => tmp_product_n_146,
      PCOUT(10) => tmp_product_n_147,
      PCOUT(9) => tmp_product_n_148,
      PCOUT(8) => tmp_product_n_149,
      PCOUT(7) => tmp_product_n_150,
      PCOUT(6) => tmp_product_n_151,
      PCOUT(5) => tmp_product_n_152,
      PCOUT(4) => tmp_product_n_153,
      PCOUT(3) => tmp_product_n_154,
      PCOUT(2) => tmp_product_n_155,
      PCOUT(1) => tmp_product_n_156,
      PCOUT(0) => tmp_product_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404540454040000"
    )
        port map (
      I0 => tmp_product_0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => Q(2),
      I5 => Q(1),
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_2620 : in STD_LOGIC;
    dout_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dout_reg_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    dout_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_4 : entity is "sw_compute_mul_32s_11s_32_2_1";
end design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_4;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_4 is
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal dout_reg_n_94 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal w_load_6_reg_9800 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_reg_1(31),
      A(28) => dout_reg_1(31),
      A(27) => dout_reg_1(31),
      A(26) => dout_reg_1(31),
      A(25) => dout_reg_1(31),
      A(24) => dout_reg_1(31),
      A(23) => dout_reg_1(31),
      A(22) => dout_reg_1(31),
      A(21) => dout_reg_1(31),
      A(20) => dout_reg_1(31),
      A(19) => dout_reg_1(31),
      A(18) => dout_reg_1(31),
      A(17) => dout_reg_1(31),
      A(16) => dout_reg_1(31),
      A(15) => dout_reg_1(31),
      A(14 downto 0) => dout_reg_1(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout_reg_2(0),
      B(16) => dout_reg_2(0),
      B(15) => dout_reg_2(0),
      B(14) => dout_reg_2(0),
      B(13) => dout_reg_2(0),
      B(12) => dout_reg_2(0),
      B(11) => B(10),
      B(10 downto 0) => B(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => reg_2620,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => dout_reg_0,
      CEB2 => w_load_6_reg_9800,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_62,
      P(46) => dout_reg_n_63,
      P(45) => dout_reg_n_64,
      P(44) => dout_reg_n_65,
      P(43) => dout_reg_n_66,
      P(42) => dout_reg_n_67,
      P(41) => dout_reg_n_68,
      P(40) => dout_reg_n_69,
      P(39) => dout_reg_n_70,
      P(38) => dout_reg_n_71,
      P(37) => dout_reg_n_72,
      P(36) => dout_reg_n_73,
      P(35) => dout_reg_n_74,
      P(34) => dout_reg_n_75,
      P(33) => dout_reg_n_76,
      P(32) => dout_reg_n_77,
      P(31) => dout_reg_n_78,
      P(30) => dout_reg_n_79,
      P(29) => dout_reg_n_80,
      P(28) => dout_reg_n_81,
      P(27) => dout_reg_n_82,
      P(26) => dout_reg_n_83,
      P(25) => dout_reg_n_84,
      P(24) => dout_reg_n_85,
      P(23) => dout_reg_n_86,
      P(22) => dout_reg_n_87,
      P(21) => dout_reg_n_88,
      P(20) => dout_reg_n_89,
      P(19) => dout_reg_n_90,
      P(18) => dout_reg_n_91,
      P(17) => dout_reg_n_92,
      P(16) => dout_reg_n_93,
      P(15) => dout_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_110,
      PCIN(46) => tmp_product_n_111,
      PCIN(45) => tmp_product_n_112,
      PCIN(44) => tmp_product_n_113,
      PCIN(43) => tmp_product_n_114,
      PCIN(42) => tmp_product_n_115,
      PCIN(41) => tmp_product_n_116,
      PCIN(40) => tmp_product_n_117,
      PCIN(39) => tmp_product_n_118,
      PCIN(38) => tmp_product_n_119,
      PCIN(37) => tmp_product_n_120,
      PCIN(36) => tmp_product_n_121,
      PCIN(35) => tmp_product_n_122,
      PCIN(34) => tmp_product_n_123,
      PCIN(33) => tmp_product_n_124,
      PCIN(32) => tmp_product_n_125,
      PCIN(31) => tmp_product_n_126,
      PCIN(30) => tmp_product_n_127,
      PCIN(29) => tmp_product_n_128,
      PCIN(28) => tmp_product_n_129,
      PCIN(27) => tmp_product_n_130,
      PCIN(26) => tmp_product_n_131,
      PCIN(25) => tmp_product_n_132,
      PCIN(24) => tmp_product_n_133,
      PCIN(23) => tmp_product_n_134,
      PCIN(22) => tmp_product_n_135,
      PCIN(21) => tmp_product_n_136,
      PCIN(20) => tmp_product_n_137,
      PCIN(19) => tmp_product_n_138,
      PCIN(18) => tmp_product_n_139,
      PCIN(17) => tmp_product_n_140,
      PCIN(16) => tmp_product_n_141,
      PCIN(15) => tmp_product_n_142,
      PCIN(14) => tmp_product_n_143,
      PCIN(13) => tmp_product_n_144,
      PCIN(12) => tmp_product_n_145,
      PCIN(11) => tmp_product_n_146,
      PCIN(10) => tmp_product_n_147,
      PCIN(9) => tmp_product_n_148,
      PCIN(8) => tmp_product_n_149,
      PCIN(7) => tmp_product_n_150,
      PCIN(6) => tmp_product_n_151,
      PCIN(5) => tmp_product_n_152,
      PCIN(4) => tmp_product_n_153,
      PCIN(3) => tmp_product_n_154,
      PCIN(2) => tmp_product_n_155,
      PCIN(1) => tmp_product_n_156,
      PCIN(0) => tmp_product_n_157,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => D(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => D(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => D(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => D(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => D(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => D(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => D(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => D(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => D(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => D(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => D(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => D(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => D(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => D(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => D(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => D(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => D(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => dout_reg_1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(10),
      B(16) => B(10),
      B(15) => B(10),
      B(14) => B(10),
      B(13) => B(10),
      B(12) => B(10),
      B(11) => B(10),
      B(10 downto 0) => B(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => reg_2620,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => dout_reg_0,
      CEB2 => w_load_6_reg_9800,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_62,
      P(46) => tmp_product_n_63,
      P(45) => tmp_product_n_64,
      P(44) => tmp_product_n_65,
      P(43) => tmp_product_n_66,
      P(42) => tmp_product_n_67,
      P(41) => tmp_product_n_68,
      P(40) => tmp_product_n_69,
      P(39) => tmp_product_n_70,
      P(38) => tmp_product_n_71,
      P(37) => tmp_product_n_72,
      P(36) => tmp_product_n_73,
      P(35) => tmp_product_n_74,
      P(34) => tmp_product_n_75,
      P(33) => tmp_product_n_76,
      P(32) => tmp_product_n_77,
      P(31) => tmp_product_n_78,
      P(30) => tmp_product_n_79,
      P(29) => tmp_product_n_80,
      P(28) => tmp_product_n_81,
      P(27) => tmp_product_n_82,
      P(26) => tmp_product_n_83,
      P(25) => tmp_product_n_84,
      P(24) => tmp_product_n_85,
      P(23) => tmp_product_n_86,
      P(22) => tmp_product_n_87,
      P(21) => tmp_product_n_88,
      P(20) => tmp_product_n_89,
      P(19) => tmp_product_n_90,
      P(18) => tmp_product_n_91,
      P(17) => tmp_product_n_92,
      P(16) => tmp_product_n_93,
      P(15) => tmp_product_n_94,
      P(14) => tmp_product_n_95,
      P(13) => tmp_product_n_96,
      P(12) => tmp_product_n_97,
      P(11) => tmp_product_n_98,
      P(10) => tmp_product_n_99,
      P(9) => tmp_product_n_100,
      P(8) => tmp_product_n_101,
      P(7) => tmp_product_n_102,
      P(6) => tmp_product_n_103,
      P(5) => tmp_product_n_104,
      P(4) => tmp_product_n_105,
      P(3) => tmp_product_n_106,
      P(2) => tmp_product_n_107,
      P(1) => tmp_product_n_108,
      P(0) => tmp_product_n_109,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_110,
      PCOUT(46) => tmp_product_n_111,
      PCOUT(45) => tmp_product_n_112,
      PCOUT(44) => tmp_product_n_113,
      PCOUT(43) => tmp_product_n_114,
      PCOUT(42) => tmp_product_n_115,
      PCOUT(41) => tmp_product_n_116,
      PCOUT(40) => tmp_product_n_117,
      PCOUT(39) => tmp_product_n_118,
      PCOUT(38) => tmp_product_n_119,
      PCOUT(37) => tmp_product_n_120,
      PCOUT(36) => tmp_product_n_121,
      PCOUT(35) => tmp_product_n_122,
      PCOUT(34) => tmp_product_n_123,
      PCOUT(33) => tmp_product_n_124,
      PCOUT(32) => tmp_product_n_125,
      PCOUT(31) => tmp_product_n_126,
      PCOUT(30) => tmp_product_n_127,
      PCOUT(29) => tmp_product_n_128,
      PCOUT(28) => tmp_product_n_129,
      PCOUT(27) => tmp_product_n_130,
      PCOUT(26) => tmp_product_n_131,
      PCOUT(25) => tmp_product_n_132,
      PCOUT(24) => tmp_product_n_133,
      PCOUT(23) => tmp_product_n_134,
      PCOUT(22) => tmp_product_n_135,
      PCOUT(21) => tmp_product_n_136,
      PCOUT(20) => tmp_product_n_137,
      PCOUT(19) => tmp_product_n_138,
      PCOUT(18) => tmp_product_n_139,
      PCOUT(17) => tmp_product_n_140,
      PCOUT(16) => tmp_product_n_141,
      PCOUT(15) => tmp_product_n_142,
      PCOUT(14) => tmp_product_n_143,
      PCOUT(13) => tmp_product_n_144,
      PCOUT(12) => tmp_product_n_145,
      PCOUT(11) => tmp_product_n_146,
      PCOUT(10) => tmp_product_n_147,
      PCOUT(9) => tmp_product_n_148,
      PCOUT(8) => tmp_product_n_149,
      PCOUT(7) => tmp_product_n_150,
      PCOUT(6) => tmp_product_n_151,
      PCOUT(5) => tmp_product_n_152,
      PCOUT(4) => tmp_product_n_153,
      PCOUT(3) => tmp_product_n_154,
      PCOUT(2) => tmp_product_n_155,
      PCOUT(1) => tmp_product_n_156,
      PCOUT(0) => tmp_product_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => dout_reg_3,
      I4 => Q(1),
      O => w_load_6_reg_9800
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_2620 : in STD_LOGIC;
    dout_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dout_reg_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    dout_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_5 : entity is "sw_compute_mul_32s_11s_32_2_1";
end design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_5;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_5 is
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal dout_reg_n_94 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal w_load_7_reg_9950 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_reg_1(31),
      A(28) => dout_reg_1(31),
      A(27) => dout_reg_1(31),
      A(26) => dout_reg_1(31),
      A(25) => dout_reg_1(31),
      A(24) => dout_reg_1(31),
      A(23) => dout_reg_1(31),
      A(22) => dout_reg_1(31),
      A(21) => dout_reg_1(31),
      A(20) => dout_reg_1(31),
      A(19) => dout_reg_1(31),
      A(18) => dout_reg_1(31),
      A(17) => dout_reg_1(31),
      A(16) => dout_reg_1(31),
      A(15) => dout_reg_1(31),
      A(14 downto 0) => dout_reg_1(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(11),
      B(16) => B(11),
      B(15) => B(11),
      B(14) => B(11),
      B(13) => B(11),
      B(12) => B(11),
      B(11) => B(11),
      B(10) => B(11),
      B(9 downto 0) => B(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => reg_2620,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => dout_reg_0,
      CEB2 => w_load_7_reg_9950,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_62,
      P(46) => dout_reg_n_63,
      P(45) => dout_reg_n_64,
      P(44) => dout_reg_n_65,
      P(43) => dout_reg_n_66,
      P(42) => dout_reg_n_67,
      P(41) => dout_reg_n_68,
      P(40) => dout_reg_n_69,
      P(39) => dout_reg_n_70,
      P(38) => dout_reg_n_71,
      P(37) => dout_reg_n_72,
      P(36) => dout_reg_n_73,
      P(35) => dout_reg_n_74,
      P(34) => dout_reg_n_75,
      P(33) => dout_reg_n_76,
      P(32) => dout_reg_n_77,
      P(31) => dout_reg_n_78,
      P(30) => dout_reg_n_79,
      P(29) => dout_reg_n_80,
      P(28) => dout_reg_n_81,
      P(27) => dout_reg_n_82,
      P(26) => dout_reg_n_83,
      P(25) => dout_reg_n_84,
      P(24) => dout_reg_n_85,
      P(23) => dout_reg_n_86,
      P(22) => dout_reg_n_87,
      P(21) => dout_reg_n_88,
      P(20) => dout_reg_n_89,
      P(19) => dout_reg_n_90,
      P(18) => dout_reg_n_91,
      P(17) => dout_reg_n_92,
      P(16) => dout_reg_n_93,
      P(15) => dout_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_110,
      PCIN(46) => tmp_product_n_111,
      PCIN(45) => tmp_product_n_112,
      PCIN(44) => tmp_product_n_113,
      PCIN(43) => tmp_product_n_114,
      PCIN(42) => tmp_product_n_115,
      PCIN(41) => tmp_product_n_116,
      PCIN(40) => tmp_product_n_117,
      PCIN(39) => tmp_product_n_118,
      PCIN(38) => tmp_product_n_119,
      PCIN(37) => tmp_product_n_120,
      PCIN(36) => tmp_product_n_121,
      PCIN(35) => tmp_product_n_122,
      PCIN(34) => tmp_product_n_123,
      PCIN(33) => tmp_product_n_124,
      PCIN(32) => tmp_product_n_125,
      PCIN(31) => tmp_product_n_126,
      PCIN(30) => tmp_product_n_127,
      PCIN(29) => tmp_product_n_128,
      PCIN(28) => tmp_product_n_129,
      PCIN(27) => tmp_product_n_130,
      PCIN(26) => tmp_product_n_131,
      PCIN(25) => tmp_product_n_132,
      PCIN(24) => tmp_product_n_133,
      PCIN(23) => tmp_product_n_134,
      PCIN(22) => tmp_product_n_135,
      PCIN(21) => tmp_product_n_136,
      PCIN(20) => tmp_product_n_137,
      PCIN(19) => tmp_product_n_138,
      PCIN(18) => tmp_product_n_139,
      PCIN(17) => tmp_product_n_140,
      PCIN(16) => tmp_product_n_141,
      PCIN(15) => tmp_product_n_142,
      PCIN(14) => tmp_product_n_143,
      PCIN(13) => tmp_product_n_144,
      PCIN(12) => tmp_product_n_145,
      PCIN(11) => tmp_product_n_146,
      PCIN(10) => tmp_product_n_147,
      PCIN(9) => tmp_product_n_148,
      PCIN(8) => tmp_product_n_149,
      PCIN(7) => tmp_product_n_150,
      PCIN(6) => tmp_product_n_151,
      PCIN(5) => tmp_product_n_152,
      PCIN(4) => tmp_product_n_153,
      PCIN(3) => tmp_product_n_154,
      PCIN(2) => tmp_product_n_155,
      PCIN(1) => tmp_product_n_156,
      PCIN(0) => tmp_product_n_157,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => D(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => D(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => D(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => D(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => D(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => D(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => D(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => D(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => D(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => D(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => D(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => D(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => D(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => D(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => D(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => D(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => D(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => dout_reg_1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(11),
      B(16 downto 15) => B(11 downto 10),
      B(14) => B(10),
      B(13) => B(10),
      B(12) => B(10),
      B(11) => B(10),
      B(10 downto 0) => B(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => reg_2620,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => dout_reg_0,
      CEB2 => w_load_7_reg_9950,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_62,
      P(46) => tmp_product_n_63,
      P(45) => tmp_product_n_64,
      P(44) => tmp_product_n_65,
      P(43) => tmp_product_n_66,
      P(42) => tmp_product_n_67,
      P(41) => tmp_product_n_68,
      P(40) => tmp_product_n_69,
      P(39) => tmp_product_n_70,
      P(38) => tmp_product_n_71,
      P(37) => tmp_product_n_72,
      P(36) => tmp_product_n_73,
      P(35) => tmp_product_n_74,
      P(34) => tmp_product_n_75,
      P(33) => tmp_product_n_76,
      P(32) => tmp_product_n_77,
      P(31) => tmp_product_n_78,
      P(30) => tmp_product_n_79,
      P(29) => tmp_product_n_80,
      P(28) => tmp_product_n_81,
      P(27) => tmp_product_n_82,
      P(26) => tmp_product_n_83,
      P(25) => tmp_product_n_84,
      P(24) => tmp_product_n_85,
      P(23) => tmp_product_n_86,
      P(22) => tmp_product_n_87,
      P(21) => tmp_product_n_88,
      P(20) => tmp_product_n_89,
      P(19) => tmp_product_n_90,
      P(18) => tmp_product_n_91,
      P(17) => tmp_product_n_92,
      P(16) => tmp_product_n_93,
      P(15) => tmp_product_n_94,
      P(14) => tmp_product_n_95,
      P(13) => tmp_product_n_96,
      P(12) => tmp_product_n_97,
      P(11) => tmp_product_n_98,
      P(10) => tmp_product_n_99,
      P(9) => tmp_product_n_100,
      P(8) => tmp_product_n_101,
      P(7) => tmp_product_n_102,
      P(6) => tmp_product_n_103,
      P(5) => tmp_product_n_104,
      P(4) => tmp_product_n_105,
      P(3) => tmp_product_n_106,
      P(2) => tmp_product_n_107,
      P(1) => tmp_product_n_108,
      P(0) => tmp_product_n_109,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_110,
      PCOUT(46) => tmp_product_n_111,
      PCOUT(45) => tmp_product_n_112,
      PCOUT(44) => tmp_product_n_113,
      PCOUT(43) => tmp_product_n_114,
      PCOUT(42) => tmp_product_n_115,
      PCOUT(41) => tmp_product_n_116,
      PCOUT(40) => tmp_product_n_117,
      PCOUT(39) => tmp_product_n_118,
      PCOUT(38) => tmp_product_n_119,
      PCOUT(37) => tmp_product_n_120,
      PCOUT(36) => tmp_product_n_121,
      PCOUT(35) => tmp_product_n_122,
      PCOUT(34) => tmp_product_n_123,
      PCOUT(33) => tmp_product_n_124,
      PCOUT(32) => tmp_product_n_125,
      PCOUT(31) => tmp_product_n_126,
      PCOUT(30) => tmp_product_n_127,
      PCOUT(29) => tmp_product_n_128,
      PCOUT(28) => tmp_product_n_129,
      PCOUT(27) => tmp_product_n_130,
      PCOUT(26) => tmp_product_n_131,
      PCOUT(25) => tmp_product_n_132,
      PCOUT(24) => tmp_product_n_133,
      PCOUT(23) => tmp_product_n_134,
      PCOUT(22) => tmp_product_n_135,
      PCOUT(21) => tmp_product_n_136,
      PCOUT(20) => tmp_product_n_137,
      PCOUT(19) => tmp_product_n_138,
      PCOUT(18) => tmp_product_n_139,
      PCOUT(17) => tmp_product_n_140,
      PCOUT(16) => tmp_product_n_141,
      PCOUT(15) => tmp_product_n_142,
      PCOUT(14) => tmp_product_n_143,
      PCOUT(13) => tmp_product_n_144,
      PCOUT(12) => tmp_product_n_145,
      PCOUT(11) => tmp_product_n_146,
      PCOUT(10) => tmp_product_n_147,
      PCOUT(9) => tmp_product_n_148,
      PCOUT(8) => tmp_product_n_149,
      PCOUT(7) => tmp_product_n_150,
      PCOUT(6) => tmp_product_n_151,
      PCOUT(5) => tmp_product_n_152,
      PCOUT(4) => tmp_product_n_153,
      PCOUT(3) => tmp_product_n_154,
      PCOUT(2) => tmp_product_n_155,
      PCOUT(1) => tmp_product_n_156,
      PCOUT(0) => tmp_product_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
tmp_product_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => dout_reg_2,
      I4 => Q(1),
      O => w_load_7_reg_9950
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_2620 : in STD_LOGIC;
    dout_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dout_reg_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dout_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_6 : entity is "sw_compute_mul_32s_11s_32_2_1";
end design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_6;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_6 is
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal dout_reg_n_94 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal w_load_8_reg_10100 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_reg_1(31),
      A(28) => dout_reg_1(31),
      A(27) => dout_reg_1(31),
      A(26) => dout_reg_1(31),
      A(25) => dout_reg_1(31),
      A(24) => dout_reg_1(31),
      A(23) => dout_reg_1(31),
      A(22) => dout_reg_1(31),
      A(21) => dout_reg_1(31),
      A(20) => dout_reg_1(31),
      A(19) => dout_reg_1(31),
      A(18) => dout_reg_1(31),
      A(17) => dout_reg_1(31),
      A(16) => dout_reg_1(31),
      A(15) => dout_reg_1(31),
      A(14 downto 0) => dout_reg_1(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(10),
      B(16) => B(10),
      B(15) => B(10),
      B(14) => B(10),
      B(13) => B(10),
      B(12) => B(10),
      B(11) => B(10),
      B(10 downto 0) => B(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => reg_2620,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => dout_reg_0,
      CEB2 => w_load_8_reg_10100,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_62,
      P(46) => dout_reg_n_63,
      P(45) => dout_reg_n_64,
      P(44) => dout_reg_n_65,
      P(43) => dout_reg_n_66,
      P(42) => dout_reg_n_67,
      P(41) => dout_reg_n_68,
      P(40) => dout_reg_n_69,
      P(39) => dout_reg_n_70,
      P(38) => dout_reg_n_71,
      P(37) => dout_reg_n_72,
      P(36) => dout_reg_n_73,
      P(35) => dout_reg_n_74,
      P(34) => dout_reg_n_75,
      P(33) => dout_reg_n_76,
      P(32) => dout_reg_n_77,
      P(31) => dout_reg_n_78,
      P(30) => dout_reg_n_79,
      P(29) => dout_reg_n_80,
      P(28) => dout_reg_n_81,
      P(27) => dout_reg_n_82,
      P(26) => dout_reg_n_83,
      P(25) => dout_reg_n_84,
      P(24) => dout_reg_n_85,
      P(23) => dout_reg_n_86,
      P(22) => dout_reg_n_87,
      P(21) => dout_reg_n_88,
      P(20) => dout_reg_n_89,
      P(19) => dout_reg_n_90,
      P(18) => dout_reg_n_91,
      P(17) => dout_reg_n_92,
      P(16) => dout_reg_n_93,
      P(15) => dout_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_110,
      PCIN(46) => tmp_product_n_111,
      PCIN(45) => tmp_product_n_112,
      PCIN(44) => tmp_product_n_113,
      PCIN(43) => tmp_product_n_114,
      PCIN(42) => tmp_product_n_115,
      PCIN(41) => tmp_product_n_116,
      PCIN(40) => tmp_product_n_117,
      PCIN(39) => tmp_product_n_118,
      PCIN(38) => tmp_product_n_119,
      PCIN(37) => tmp_product_n_120,
      PCIN(36) => tmp_product_n_121,
      PCIN(35) => tmp_product_n_122,
      PCIN(34) => tmp_product_n_123,
      PCIN(33) => tmp_product_n_124,
      PCIN(32) => tmp_product_n_125,
      PCIN(31) => tmp_product_n_126,
      PCIN(30) => tmp_product_n_127,
      PCIN(29) => tmp_product_n_128,
      PCIN(28) => tmp_product_n_129,
      PCIN(27) => tmp_product_n_130,
      PCIN(26) => tmp_product_n_131,
      PCIN(25) => tmp_product_n_132,
      PCIN(24) => tmp_product_n_133,
      PCIN(23) => tmp_product_n_134,
      PCIN(22) => tmp_product_n_135,
      PCIN(21) => tmp_product_n_136,
      PCIN(20) => tmp_product_n_137,
      PCIN(19) => tmp_product_n_138,
      PCIN(18) => tmp_product_n_139,
      PCIN(17) => tmp_product_n_140,
      PCIN(16) => tmp_product_n_141,
      PCIN(15) => tmp_product_n_142,
      PCIN(14) => tmp_product_n_143,
      PCIN(13) => tmp_product_n_144,
      PCIN(12) => tmp_product_n_145,
      PCIN(11) => tmp_product_n_146,
      PCIN(10) => tmp_product_n_147,
      PCIN(9) => tmp_product_n_148,
      PCIN(8) => tmp_product_n_149,
      PCIN(7) => tmp_product_n_150,
      PCIN(6) => tmp_product_n_151,
      PCIN(5) => tmp_product_n_152,
      PCIN(4) => tmp_product_n_153,
      PCIN(3) => tmp_product_n_154,
      PCIN(2) => tmp_product_n_155,
      PCIN(1) => tmp_product_n_156,
      PCIN(0) => tmp_product_n_157,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => D(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => D(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => D(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => D(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => D(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => D(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => D(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => D(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => D(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => D(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => D(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => D(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => D(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => D(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => D(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => D(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => D(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => dout_reg_1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(10),
      B(16) => B(10),
      B(15) => B(10),
      B(14) => B(10),
      B(13) => B(10),
      B(12) => B(10),
      B(11) => B(10),
      B(10 downto 0) => B(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => reg_2620,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => dout_reg_0,
      CEB2 => w_load_8_reg_10100,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_62,
      P(46) => tmp_product_n_63,
      P(45) => tmp_product_n_64,
      P(44) => tmp_product_n_65,
      P(43) => tmp_product_n_66,
      P(42) => tmp_product_n_67,
      P(41) => tmp_product_n_68,
      P(40) => tmp_product_n_69,
      P(39) => tmp_product_n_70,
      P(38) => tmp_product_n_71,
      P(37) => tmp_product_n_72,
      P(36) => tmp_product_n_73,
      P(35) => tmp_product_n_74,
      P(34) => tmp_product_n_75,
      P(33) => tmp_product_n_76,
      P(32) => tmp_product_n_77,
      P(31) => tmp_product_n_78,
      P(30) => tmp_product_n_79,
      P(29) => tmp_product_n_80,
      P(28) => tmp_product_n_81,
      P(27) => tmp_product_n_82,
      P(26) => tmp_product_n_83,
      P(25) => tmp_product_n_84,
      P(24) => tmp_product_n_85,
      P(23) => tmp_product_n_86,
      P(22) => tmp_product_n_87,
      P(21) => tmp_product_n_88,
      P(20) => tmp_product_n_89,
      P(19) => tmp_product_n_90,
      P(18) => tmp_product_n_91,
      P(17) => tmp_product_n_92,
      P(16) => tmp_product_n_93,
      P(15) => tmp_product_n_94,
      P(14) => tmp_product_n_95,
      P(13) => tmp_product_n_96,
      P(12) => tmp_product_n_97,
      P(11) => tmp_product_n_98,
      P(10) => tmp_product_n_99,
      P(9) => tmp_product_n_100,
      P(8) => tmp_product_n_101,
      P(7) => tmp_product_n_102,
      P(6) => tmp_product_n_103,
      P(5) => tmp_product_n_104,
      P(4) => tmp_product_n_105,
      P(3) => tmp_product_n_106,
      P(2) => tmp_product_n_107,
      P(1) => tmp_product_n_108,
      P(0) => tmp_product_n_109,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_110,
      PCOUT(46) => tmp_product_n_111,
      PCOUT(45) => tmp_product_n_112,
      PCOUT(44) => tmp_product_n_113,
      PCOUT(43) => tmp_product_n_114,
      PCOUT(42) => tmp_product_n_115,
      PCOUT(41) => tmp_product_n_116,
      PCOUT(40) => tmp_product_n_117,
      PCOUT(39) => tmp_product_n_118,
      PCOUT(38) => tmp_product_n_119,
      PCOUT(37) => tmp_product_n_120,
      PCOUT(36) => tmp_product_n_121,
      PCOUT(35) => tmp_product_n_122,
      PCOUT(34) => tmp_product_n_123,
      PCOUT(33) => tmp_product_n_124,
      PCOUT(32) => tmp_product_n_125,
      PCOUT(31) => tmp_product_n_126,
      PCOUT(30) => tmp_product_n_127,
      PCOUT(29) => tmp_product_n_128,
      PCOUT(28) => tmp_product_n_129,
      PCOUT(27) => tmp_product_n_130,
      PCOUT(26) => tmp_product_n_131,
      PCOUT(25) => tmp_product_n_132,
      PCOUT(24) => tmp_product_n_133,
      PCOUT(23) => tmp_product_n_134,
      PCOUT(22) => tmp_product_n_135,
      PCOUT(21) => tmp_product_n_136,
      PCOUT(20) => tmp_product_n_137,
      PCOUT(19) => tmp_product_n_138,
      PCOUT(18) => tmp_product_n_139,
      PCOUT(17) => tmp_product_n_140,
      PCOUT(16) => tmp_product_n_141,
      PCOUT(15) => tmp_product_n_142,
      PCOUT(14) => tmp_product_n_143,
      PCOUT(13) => tmp_product_n_144,
      PCOUT(12) => tmp_product_n_145,
      PCOUT(11) => tmp_product_n_146,
      PCOUT(10) => tmp_product_n_147,
      PCOUT(9) => tmp_product_n_148,
      PCOUT(8) => tmp_product_n_149,
      PCOUT(7) => tmp_product_n_150,
      PCOUT(6) => tmp_product_n_151,
      PCOUT(5) => tmp_product_n_152,
      PCOUT(4) => tmp_product_n_153,
      PCOUT(3) => tmp_product_n_154,
      PCOUT(2) => tmp_product_n_155,
      PCOUT(1) => tmp_product_n_156,
      PCOUT(0) => tmp_product_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
tmp_product_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200020"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg_2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => Q(0),
      I4 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      O => w_load_8_reg_10100
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is
  port (
    i_fu_64_reg : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    \acc_load_4_reg_171_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg : in STD_LOGIC;
    gmem_AWREADY : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0 : in STD_LOGIC;
    gmem_WREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmem_BVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_load_4_reg_171_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 : entity is "sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9";
end design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is
  signal acc_load_4_reg_1710 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__1_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__0_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_4\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_4_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[5]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_2_n_4 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_4 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_4\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID : STD_LOGIC;
  signal \i_fu_64[0]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_64[1]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_64[2]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_64[2]_i_2_n_4\ : STD_LOGIC;
  signal \i_fu_64[3]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_64[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_64[5]_i_2_n_4\ : STD_LOGIC;
  signal \i_fu_64[6]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_64[6]_i_2_n_4\ : STD_LOGIC;
  signal \^i_fu_64_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ram_reg_i_54_n_4 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair334";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \i_fu_64[0]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \i_fu_64[2]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \i_fu_64[3]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \i_fu_64[5]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of ram_reg_i_54 : label is "soft_lutpair332";
begin
  \ap_CS_fsm_reg[6]_0\(1 downto 0) <= \^ap_cs_fsm_reg[6]_0\(1 downto 0);
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
  i_fu_64_reg(6 downto 0) <= \^i_fu_64_reg\(6 downto 0);
\acc_load_4_reg_171[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I2 => gmem_WREADY,
      O => acc_load_4_reg_1710
    );
\acc_load_4_reg_171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(0),
      Q => \acc_load_4_reg_171_reg[31]_0\(0),
      R => '0'
    );
\acc_load_4_reg_171_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(10),
      Q => \acc_load_4_reg_171_reg[31]_0\(10),
      R => '0'
    );
\acc_load_4_reg_171_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(11),
      Q => \acc_load_4_reg_171_reg[31]_0\(11),
      R => '0'
    );
\acc_load_4_reg_171_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(12),
      Q => \acc_load_4_reg_171_reg[31]_0\(12),
      R => '0'
    );
\acc_load_4_reg_171_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(13),
      Q => \acc_load_4_reg_171_reg[31]_0\(13),
      R => '0'
    );
\acc_load_4_reg_171_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(14),
      Q => \acc_load_4_reg_171_reg[31]_0\(14),
      R => '0'
    );
\acc_load_4_reg_171_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(15),
      Q => \acc_load_4_reg_171_reg[31]_0\(15),
      R => '0'
    );
\acc_load_4_reg_171_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(16),
      Q => \acc_load_4_reg_171_reg[31]_0\(16),
      R => '0'
    );
\acc_load_4_reg_171_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(17),
      Q => \acc_load_4_reg_171_reg[31]_0\(17),
      R => '0'
    );
\acc_load_4_reg_171_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(18),
      Q => \acc_load_4_reg_171_reg[31]_0\(18),
      R => '0'
    );
\acc_load_4_reg_171_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(19),
      Q => \acc_load_4_reg_171_reg[31]_0\(19),
      R => '0'
    );
\acc_load_4_reg_171_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(1),
      Q => \acc_load_4_reg_171_reg[31]_0\(1),
      R => '0'
    );
\acc_load_4_reg_171_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(20),
      Q => \acc_load_4_reg_171_reg[31]_0\(20),
      R => '0'
    );
\acc_load_4_reg_171_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(21),
      Q => \acc_load_4_reg_171_reg[31]_0\(21),
      R => '0'
    );
\acc_load_4_reg_171_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(22),
      Q => \acc_load_4_reg_171_reg[31]_0\(22),
      R => '0'
    );
\acc_load_4_reg_171_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(23),
      Q => \acc_load_4_reg_171_reg[31]_0\(23),
      R => '0'
    );
\acc_load_4_reg_171_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(24),
      Q => \acc_load_4_reg_171_reg[31]_0\(24),
      R => '0'
    );
\acc_load_4_reg_171_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(25),
      Q => \acc_load_4_reg_171_reg[31]_0\(25),
      R => '0'
    );
\acc_load_4_reg_171_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(26),
      Q => \acc_load_4_reg_171_reg[31]_0\(26),
      R => '0'
    );
\acc_load_4_reg_171_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(27),
      Q => \acc_load_4_reg_171_reg[31]_0\(27),
      R => '0'
    );
\acc_load_4_reg_171_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(28),
      Q => \acc_load_4_reg_171_reg[31]_0\(28),
      R => '0'
    );
\acc_load_4_reg_171_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(29),
      Q => \acc_load_4_reg_171_reg[31]_0\(29),
      R => '0'
    );
\acc_load_4_reg_171_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(2),
      Q => \acc_load_4_reg_171_reg[31]_0\(2),
      R => '0'
    );
\acc_load_4_reg_171_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(30),
      Q => \acc_load_4_reg_171_reg[31]_0\(30),
      R => '0'
    );
\acc_load_4_reg_171_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(31),
      Q => \acc_load_4_reg_171_reg[31]_0\(31),
      R => '0'
    );
\acc_load_4_reg_171_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(3),
      Q => \acc_load_4_reg_171_reg[31]_0\(3),
      R => '0'
    );
\acc_load_4_reg_171_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(4),
      Q => \acc_load_4_reg_171_reg[31]_0\(4),
      R => '0'
    );
\acc_load_4_reg_171_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(5),
      Q => \acc_load_4_reg_171_reg[31]_0\(5),
      R => '0'
    );
\acc_load_4_reg_171_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(6),
      Q => \acc_load_4_reg_171_reg[31]_0\(6),
      R => '0'
    );
\acc_load_4_reg_171_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(7),
      Q => \acc_load_4_reg_171_reg[31]_0\(7),
      R => '0'
    );
\acc_load_4_reg_171_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(8),
      Q => \acc_load_4_reg_171_reg[31]_0\(8),
      R => '0'
    );
\acc_load_4_reg_171_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_4_reg_1710,
      D => \acc_load_4_reg_171_reg[31]_1\(9),
      Q => \acc_load_4_reg_171_reg[31]_0\(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080AA80"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => gmem_BVALID,
      I3 => \^ap_cs_fsm_reg[6]_0\(0),
      I4 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      O => ap_done
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFEFEFAAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      I2 => \^ap_cs_fsm_reg[6]_0\(0),
      I3 => gmem_BVALID,
      I4 => \^ap_cs_fsm_reg[6]_0\(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[9]\(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => gmem_AWREADY,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      I2 => \^ap_cs_fsm_reg[6]_0\(0),
      I3 => \ap_CS_fsm[1]_i_2__1_n_4\,
      I4 => \ap_CS_fsm[1]_i_3__0_n_4\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[4]\,
      I1 => \ap_CS_fsm_reg_n_4_[2]\,
      I2 => \^ap_cs_fsm_reg[6]_0\(0),
      I3 => \ap_CS_fsm_reg_n_4_[3]\,
      I4 => \^ap_cs_fsm_reg[6]_0\(1),
      I5 => \ap_CS_fsm_reg_n_4_[5]\,
      O => \ap_CS_fsm[1]_i_2__1_n_4\
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBFFFB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_4,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_2_n_4\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => gmem_WREADY,
      O => \ap_CS_fsm[1]_i_3__0_n_4\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000808A8080"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => gmem_WREADY,
      I2 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I3 => \ap_CS_fsm[2]_i_2_n_4\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_enable_reg_pp0_iter1_reg_n_4,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^i_fu_64_reg\(5),
      I1 => \^i_fu_64_reg\(4),
      I2 => \^i_fu_64_reg\(3),
      I3 => \ap_CS_fsm[2]_i_3_n_4\,
      O => \ap_CS_fsm[2]_i_2_n_4\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^i_fu_64_reg\(1),
      I1 => \^i_fu_64_reg\(0),
      I2 => \^i_fu_64_reg\(6),
      I3 => \^i_fu_64_reg\(2),
      O => \ap_CS_fsm[2]_i_3_n_4\
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[5]\,
      I1 => gmem_BVALID,
      I2 => \^ap_cs_fsm_reg[6]_0\(1),
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^ap_cs_fsm_reg[6]_0\(0),
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_4_[2]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[2]\,
      Q => \ap_CS_fsm_reg_n_4_[3]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[3]\,
      Q => \ap_CS_fsm_reg_n_4_[4]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[4]\,
      Q => \ap_CS_fsm_reg_n_4_[5]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^ap_cs_fsm_reg[6]_0\(1),
      R => SR(0)
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEF0000000000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_4\,
      I1 => ap_enable_reg_pp0_iter0_i_2_n_4,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_4\
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I1 => gmem_WREADY,
      O => ap_enable_reg_pp0_iter0_i_2_n_4
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_4\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACA00C000000000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_4\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I3 => gmem_WREADY,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_4\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_4\,
      Q => ap_enable_reg_pp0_iter1_reg_n_4,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7040000"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID,
      I1 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I2 => gmem_WREADY,
      I3 => ap_enable_reg_pp0_iter1_reg_n_4,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_4\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_4\,
      Q => \^ap_enable_reg_pp0_iter2_reg_0\,
      R => '0'
    );
\i_fu_64[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^i_fu_64_reg\(0),
      I1 => \i_fu_64[2]_i_2_n_4\,
      O => \i_fu_64[0]_i_1_n_4\
    );
\i_fu_64[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A6A6A6A6A6A6A6"
    )
        port map (
      I0 => \^i_fu_64_reg\(1),
      I1 => \^i_fu_64_reg\(0),
      I2 => \i_fu_64[2]_i_2_n_4\,
      I3 => gmem_AWREADY,
      I4 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      I5 => \^ap_cs_fsm_reg[6]_0\(0),
      O => \i_fu_64[1]_i_1_n_4\
    );
\i_fu_64[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44441444"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID,
      I1 => \^i_fu_64_reg\(2),
      I2 => \^i_fu_64_reg\(0),
      I3 => \^i_fu_64_reg\(1),
      I4 => \i_fu_64[2]_i_2_n_4\,
      O => \i_fu_64[2]_i_1_n_4\
    );
\i_fu_64[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75FFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => gmem_WREADY,
      I2 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \ap_CS_fsm[2]_i_2_n_4\,
      O => \i_fu_64[2]_i_2_n_4\
    );
\i_fu_64[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \^i_fu_64_reg\(3),
      I1 => \i_fu_64[2]_i_2_n_4\,
      I2 => \^i_fu_64_reg\(1),
      I3 => \^i_fu_64_reg\(0),
      I4 => \^i_fu_64_reg\(2),
      O => \i_fu_64[3]_i_1_n_4\
    );
\i_fu_64[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => \^i_fu_64_reg\(4),
      I1 => \^i_fu_64_reg\(3),
      I2 => \^i_fu_64_reg\(2),
      I3 => \^i_fu_64_reg\(0),
      I4 => \^i_fu_64_reg\(1),
      I5 => \i_fu_64[2]_i_2_n_4\,
      O => \i_fu_64[4]_i_1_n_4\
    );
\i_fu_64[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]_0\(0),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      I2 => gmem_AWREADY,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID
    );
\i_fu_64[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \^i_fu_64_reg\(5),
      I1 => \i_fu_64[6]_i_2_n_4\,
      I2 => \^i_fu_64_reg\(3),
      I3 => \^i_fu_64_reg\(4),
      O => \i_fu_64[5]_i_2_n_4\
    );
\i_fu_64[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFF4000"
    )
        port map (
      I0 => \i_fu_64[6]_i_2_n_4\,
      I1 => \^i_fu_64_reg\(3),
      I2 => \^i_fu_64_reg\(4),
      I3 => \^i_fu_64_reg\(5),
      I4 => \^i_fu_64_reg\(6),
      I5 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID,
      O => \i_fu_64[6]_i_1_n_4\
    );
\i_fu_64[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \^i_fu_64_reg\(2),
      I1 => \^i_fu_64_reg\(0),
      I2 => \^i_fu_64_reg\(1),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ram_reg_i_54_n_4,
      I5 => \ap_CS_fsm[2]_i_2_n_4\,
      O => \i_fu_64[6]_i_2_n_4\
    );
\i_fu_64_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_64[0]_i_1_n_4\,
      Q => \^i_fu_64_reg\(0),
      R => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID
    );
\i_fu_64_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_64[1]_i_1_n_4\,
      Q => \^i_fu_64_reg\(1),
      R => '0'
    );
\i_fu_64_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_64[2]_i_1_n_4\,
      Q => \^i_fu_64_reg\(2),
      R => '0'
    );
\i_fu_64_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_64[3]_i_1_n_4\,
      Q => \^i_fu_64_reg\(3),
      R => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID
    );
\i_fu_64_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_64[4]_i_1_n_4\,
      Q => \^i_fu_64_reg\(4),
      R => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID
    );
\i_fu_64_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_64[5]_i_2_n_4\,
      Q => \^i_fu_64_reg\(5),
      R => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID
    );
\i_fu_64_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_64[6]_i_1_n_4\,
      Q => \^i_fu_64_reg\(6),
      R => '0'
    );
\mem_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \^ap_cs_fsm_reg[6]_0\(0),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      I4 => gmem_AWREADY,
      O => push
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C500C5FFC500C5"
    )
        port map (
      I0 => ram_reg,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0,
      I2 => Q(0),
      I3 => Q(2),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_i_54_n_4,
      O => \ap_CS_fsm_reg[8]\
    );
ram_reg_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => gmem_WREADY,
      I1 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_i_54_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1 is
  port (
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \i_3_reg_152_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gmem_addr_read_reg_160_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg : in STD_LOGIC;
    gmem_ARREADY : in STD_LOGIC;
    gmem_RVALID : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1 : entity is "sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1";
end design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1 is
  signal add_ln75_fu_124_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ap_CS_fsm[1]_i_2__0_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_3_n_4\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_4_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[5]\ : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_4 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_4\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_4 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_ready : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID : STD_LOGIC;
  signal i_3_reg_152 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_fu_580 : STD_LOGIC;
  signal \i_fu_58[6]_i_4_n_4\ : STD_LOGIC;
  signal i_fu_58_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_7_in : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2\ : label is "soft_lutpair337";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg_i_1 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \i_fu_58[1]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \i_fu_58[2]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \i_fu_58[3]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \i_fu_58[4]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \i_fu_58[6]_i_4\ : label is "soft_lutpair337";
begin
  \ap_CS_fsm_reg[7]_0\(0) <= \^ap_cs_fsm_reg[7]_0\(0);
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
  pop <= \^pop\;
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_ready,
      I1 => gmem_ARREADY,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_4_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID,
      I1 => \ap_CS_fsm[1]_i_2__0_n_4\,
      I2 => \ap_CS_fsm_reg_n_4_[3]\,
      I3 => \ap_CS_fsm_reg_n_4_[4]\,
      I4 => \ap_CS_fsm_reg_n_4_[2]\,
      I5 => \ap_CS_fsm_reg_n_4_[5]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => \ap_CS_fsm_reg_n_4_[1]\,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_ready,
      O => \ap_CS_fsm[1]_i_2__0_n_4\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_ready,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_4_[0]\,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_4_[0]\,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_ready,
      O => D(1)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEFAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I3 => \ap_CS_fsm[8]_i_2_n_4\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \^ap_cs_fsm_reg[7]_0\(0),
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA08"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[8]_i_2_n_4\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => \^ap_enable_reg_pp0_iter1_reg_0\,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_3_n_4\,
      I1 => i_fu_58_reg(0),
      I2 => i_fu_58_reg(1),
      I3 => i_fu_58_reg(6),
      O => \ap_CS_fsm[8]_i_2_n_4\
    );
\ap_CS_fsm[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => i_fu_58_reg(2),
      I1 => i_fu_58_reg(3),
      I2 => i_fu_58_reg(4),
      I3 => i_fu_58_reg(5),
      O => \ap_CS_fsm[8]_i_3_n_4\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_4_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_4_[1]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[1]\,
      Q => \ap_CS_fsm_reg_n_4_[2]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[2]\,
      Q => \ap_CS_fsm_reg_n_4_[3]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[3]\,
      Q => \ap_CS_fsm_reg_n_4_[4]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[4]\,
      Q => \ap_CS_fsm_reg_n_4_[5]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[5]\,
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => \^ap_cs_fsm_reg[7]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_ready,
      R => SR(0)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD00000"
    )
        port map (
      I0 => p_7_in,
      I1 => \ap_CS_fsm[8]_i_2_n_4\,
      I2 => ap_CS_fsm_state7,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_i_1_n_4
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_4,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2_n_4\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_4\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_4\,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0C00000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => gmem_RVALID,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter2_i_1_n_4
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_4,
      Q => \^ap_enable_reg_pp0_iter2_reg_0\,
      R => '0'
    );
\gmem_addr_read_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(0),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(0),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(10),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(10),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(11),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(11),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(12),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(12),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(13),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(13),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(14),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(14),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(15),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(15),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(16),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(16),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(17),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(17),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(18),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(18),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(19),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(19),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(1),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(1),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(20),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(20),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(21),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(21),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(22),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(22),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(23),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(23),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(24),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(24),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(25),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(25),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(26),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(26),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(27),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(27),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(28),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(28),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(29),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(29),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(2),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(2),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(30),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(30),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(31),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(31),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(3),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(3),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(4),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(4),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(5),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(5),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(6),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(6),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(7),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(7),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(8),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(8),
      R => '0'
    );
\gmem_addr_read_reg_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => dout(9),
      Q => \gmem_addr_read_reg_160_reg[31]_0\(9),
      R => '0'
    );
grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_ready,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\
    );
\i_3_reg_152[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => gmem_RVALID,
      O => p_7_in
    );
\i_3_reg_152_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => i_3_reg_152(0),
      Q => \i_3_reg_152_pp0_iter1_reg_reg[6]_0\(0),
      R => '0'
    );
\i_3_reg_152_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => i_3_reg_152(1),
      Q => \i_3_reg_152_pp0_iter1_reg_reg[6]_0\(1),
      R => '0'
    );
\i_3_reg_152_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => i_3_reg_152(2),
      Q => \i_3_reg_152_pp0_iter1_reg_reg[6]_0\(2),
      R => '0'
    );
\i_3_reg_152_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => i_3_reg_152(3),
      Q => \i_3_reg_152_pp0_iter1_reg_reg[6]_0\(3),
      R => '0'
    );
\i_3_reg_152_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => i_3_reg_152(4),
      Q => \i_3_reg_152_pp0_iter1_reg_reg[6]_0\(4),
      R => '0'
    );
\i_3_reg_152_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => i_3_reg_152(5),
      Q => \i_3_reg_152_pp0_iter1_reg_reg[6]_0\(5),
      R => '0'
    );
\i_3_reg_152_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => i_3_reg_152(6),
      Q => \i_3_reg_152_pp0_iter1_reg_reg[6]_0\(6),
      R => '0'
    );
\i_3_reg_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => i_fu_58_reg(0),
      Q => i_3_reg_152(0),
      R => '0'
    );
\i_3_reg_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => i_fu_58_reg(1),
      Q => i_3_reg_152(1),
      R => '0'
    );
\i_3_reg_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => i_fu_58_reg(2),
      Q => i_3_reg_152(2),
      R => '0'
    );
\i_3_reg_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => i_fu_58_reg(3),
      Q => i_3_reg_152(3),
      R => '0'
    );
\i_3_reg_152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => i_fu_58_reg(4),
      Q => i_3_reg_152(4),
      R => '0'
    );
\i_3_reg_152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => i_fu_58_reg(5),
      Q => i_3_reg_152(5),
      R => '0'
    );
\i_3_reg_152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => i_fu_58_reg(6),
      Q => i_3_reg_152(6),
      R => '0'
    );
\i_fu_58[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_58_reg(0),
      O => add_ln75_fu_124_p2(0)
    );
\i_fu_58[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_58_reg(1),
      I1 => i_fu_58_reg(0),
      O => add_ln75_fu_124_p2(1)
    );
\i_fu_58[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_58_reg(2),
      I1 => i_fu_58_reg(0),
      I2 => i_fu_58_reg(1),
      O => add_ln75_fu_124_p2(2)
    );
\i_fu_58[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_58_reg(3),
      I1 => i_fu_58_reg(1),
      I2 => i_fu_58_reg(0),
      I3 => i_fu_58_reg(2),
      O => add_ln75_fu_124_p2(3)
    );
\i_fu_58[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_fu_58_reg(4),
      I1 => i_fu_58_reg(3),
      I2 => i_fu_58_reg(2),
      I3 => i_fu_58_reg(1),
      I4 => i_fu_58_reg(0),
      O => add_ln75_fu_124_p2(4)
    );
\i_fu_58[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_fu_58_reg(5),
      I1 => i_fu_58_reg(0),
      I2 => i_fu_58_reg(1),
      I3 => i_fu_58_reg(2),
      I4 => i_fu_58_reg(3),
      I5 => i_fu_58_reg(4),
      O => add_ln75_fu_124_p2(5)
    );
\i_fu_58[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[0]\,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg,
      I2 => gmem_ARREADY,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID
    );
\i_fu_58[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080000"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2_n_4\,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => gmem_RVALID,
      I4 => ap_enable_reg_pp0_iter0,
      O => i_fu_580
    );
\i_fu_58[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_fu_58_reg(6),
      I1 => i_fu_58_reg(2),
      I2 => i_fu_58_reg(3),
      I3 => i_fu_58_reg(4),
      I4 => i_fu_58_reg(5),
      I5 => \i_fu_58[6]_i_4_n_4\,
      O => add_ln75_fu_124_p2(6)
    );
\i_fu_58[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_fu_58_reg(1),
      I1 => i_fu_58_reg(0),
      O => \i_fu_58[6]_i_4_n_4\
    );
\i_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln75_fu_124_p2(0),
      Q => i_fu_58_reg(0),
      R => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID
    );
\i_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln75_fu_124_p2(1),
      Q => i_fu_58_reg(1),
      R => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID
    );
\i_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln75_fu_124_p2(2),
      Q => i_fu_58_reg(2),
      R => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID
    );
\i_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln75_fu_124_p2(3),
      Q => i_fu_58_reg(3),
      R => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID
    );
\i_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln75_fu_124_p2(4),
      Q => i_fu_58_reg(4),
      R => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID
    );
\i_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln75_fu_124_p2(5),
      Q => i_fu_58_reg(5),
      R => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID
    );
\i_fu_58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln75_fu_124_p2(6),
      Q => i_fu_58_reg(6),
      R => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID
    );
\mem_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \ap_CS_fsm_reg_n_4_[0]\,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg,
      I4 => gmem_ARREADY,
      O => push
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^pop\,
      I1 => ap_rst_n,
      O => ap_rst_n_0
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880FFFF00000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => gmem_RVALID,
      I5 => mem_reg,
      O => \^pop\
    );
ready_for_outstanding_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => \^ap_cs_fsm_reg[7]_0\(0),
      I4 => gmem_RVALID,
      I5 => dout(32),
      O => ready_for_outstanding
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_w_ROM_AUTO_1R is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_w_ROM_AUTO_1R : entity is "sw_compute_w_ROM_AUTO_1R";
end design_2_sw_compute_0_0_sw_compute_w_ROM_AUTO_1R;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_w_ROM_AUTO_1R is
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo is
  port (
    wreq_valid : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    valid_length : out STD_LOGIC;
    \dout_reg[70]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo : entity is "sw_compute_gmem_m_axi_fifo";
end design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo is
  signal dout_vld_i_1_n_4 : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal empty_n_i_2_n_4 : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal full_n_i_1_n_4 : STD_LOGIC;
  signal full_n_i_2_n_4 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1_n_4\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_4\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_4\ : STD_LOGIC;
  signal \raddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[2]\ : STD_LOGIC;
  signal \^wreq_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair321";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
  wreq_valid <= \^wreq_valid\;
U_fifo_srl: entity work.design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => D(0),
      S(2 downto 0) => S(2 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => \^wreq_valid\,
      \dout_reg[0]_1\ => empty_n_reg_n_4,
      \dout_reg[61]_0\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[70]_0\(65 downto 0) => \dout_reg[70]\(65 downto 0),
      \dout_reg[70]_1\ => \raddr_reg_n_4_[0]\,
      \dout_reg[70]_2\ => \raddr_reg_n_4_[1]\,
      full_n_reg => full_n_reg_1,
      pop => pop,
      push => push,
      push_0 => push_0,
      tmp_valid_reg => tmp_valid_reg,
      valid_length => valid_length,
      wrsp_ready => wrsp_ready
    );
dout_vld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFFAA"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => AWREADY_Dummy,
      I2 => tmp_valid_reg,
      I3 => \^wreq_valid\,
      I4 => wrsp_ready,
      O => dout_vld_i_1_n_4
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_i_1_n_4,
      Q => \^wreq_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FFFB00"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => empty_n_i_2_n_4,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_4,
      O => empty_n_i_1_n_4
    );
empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[3]\,
      I1 => \mOutPtr_reg_n_4_[2]\,
      O => empty_n_i_2_n_4
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FFFFFDFDFF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => empty_n_i_2_n_4,
      I2 => full_n_i_2_n_4,
      I3 => \^full_n_reg_0\,
      I4 => push,
      I5 => pop,
      O => full_n_i_1_n_4
    );
full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      O => full_n_i_2_n_4
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_4,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1_n_4\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1_n_4\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7EE1811"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => pop,
      I3 => push,
      I4 => \mOutPtr_reg_n_4_[2]\,
      O => \mOutPtr[2]_i_1_n_4\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFE0000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \mOutPtr_reg[0]_0\(0),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      I4 => \^full_n_reg_0\,
      I5 => pop,
      O => \mOutPtr[3]_i_1_n_4\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[2]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[1]\,
      I3 => pop,
      I4 => push,
      I5 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[3]_i_2_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_4\,
      D => \mOutPtr[0]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_4\,
      D => \mOutPtr[1]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_4\,
      D => \mOutPtr[2]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_4\,
      D => \mOutPtr[3]_i_2_n_4\,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => SR(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D9D9D9D62626240"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => empty_n_reg_n_4,
      I3 => \raddr_reg_n_4_[2]\,
      I4 => \raddr_reg_n_4_[1]\,
      I5 => \raddr_reg_n_4_[0]\,
      O => \raddr[0]_i_1_n_4\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC989866CCCCCC"
    )
        port map (
      I0 => \raddr_reg_n_4_[0]\,
      I1 => \raddr_reg_n_4_[1]\,
      I2 => \raddr_reg_n_4_[2]\,
      I3 => empty_n_reg_n_4,
      I4 => push,
      I5 => pop,
      O => \raddr[1]_i_1_n_4\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0E078F0F0F0"
    )
        port map (
      I0 => \raddr_reg_n_4_[0]\,
      I1 => \raddr_reg_n_4_[1]\,
      I2 => \raddr_reg_n_4_[2]\,
      I3 => empty_n_reg_n_4,
      I4 => push,
      I5 => pop,
      O => \raddr[2]_i_1_n_4\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[0]_i_1_n_4\,
      Q => \raddr_reg_n_4_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[1]_i_1_n_4\,
      Q => \raddr_reg_n_4_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[2]_i_1_n_4\,
      Q => \raddr_reg_n_4_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo_9 is
  port (
    gmem_ARREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 67 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[66]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_valid_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo_9 : entity is "sw_compute_gmem_m_axi_fifo";
end design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo_9;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo_9 is
  signal \dout_vld_i_1__3_n_4\ : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__3_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \full_n_i_1__3_n_4\ : STD_LOGIC;
  signal \full_n_i_2__3_n_4\ : STD_LOGIC;
  signal \^gmem_arready\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__4_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__1_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1_n_4\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_4\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_4\ : STD_LOGIC;
  signal \raddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[2]\ : STD_LOGIC;
  signal rreq_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \full_n_i_2__3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__4\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \tmp_addr[63]_i_1__0\ : label is "soft_lutpair310";
begin
  gmem_ARREADY <= \^gmem_arready\;
U_fifo_srl: entity work.design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl_10
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      Q(67 downto 0) => Q(67 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => empty_n_reg_n_4,
      \dout_reg[61]_0\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[66]_0\(1 downto 0) => \dout_reg[66]\(1 downto 0),
      \dout_reg[70]_0\ => \raddr_reg_n_4_[0]\,
      \dout_reg[70]_1\ => \raddr_reg_n_4_[1]\,
      pop => pop,
      push_0 => push_0,
      rreq_valid => rreq_valid,
      tmp_valid_reg => tmp_valid_reg,
      tmp_valid_reg_0 => tmp_valid_reg_0
    );
\dout_vld_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => rreq_valid,
      I2 => ARREADY_Dummy,
      I3 => tmp_valid_reg_0,
      O => \dout_vld_i_1__3_n_4\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__3_n_4\,
      Q => rreq_valid,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FFFB00"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \empty_n_i_2__3_n_4\,
      I3 => pop,
      I4 => push_0,
      I5 => empty_n_reg_n_4,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[3]\,
      I1 => \mOutPtr_reg_n_4_[2]\,
      O => \empty_n_i_2__3_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FFFFFDFDFF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \empty_n_i_2__3_n_4\,
      I2 => \full_n_i_2__3_n_4\,
      I3 => \^gmem_arready\,
      I4 => push_0,
      I5 => pop,
      O => \full_n_i_1__3_n_4\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      O => \full_n_i_2__3_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_4\,
      Q => \^gmem_arready\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__3_n_4\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => pop,
      I1 => push_0,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1__4_n_4\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7EE1811"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => pop,
      I3 => push_0,
      I4 => \mOutPtr_reg_n_4_[2]\,
      O => \mOutPtr[2]_i_1__4_n_4\
    );
\mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955AAAA"
    )
        port map (
      I0 => push_0,
      I1 => tmp_valid_reg_0,
      I2 => ARREADY_Dummy,
      I3 => rreq_valid,
      I4 => empty_n_reg_n_4,
      O => \mOutPtr[3]_i_1__4_n_4\
    );
\mOutPtr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[2]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[1]\,
      I3 => pop,
      I4 => push_0,
      I5 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[3]_i_2__1_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_4\,
      D => \mOutPtr[0]_i_1__3_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_4\,
      D => \mOutPtr[1]_i_1__4_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_4\,
      D => \mOutPtr[2]_i_1__4_n_4\,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_4\,
      D => \mOutPtr[3]_i_2__1_n_4\,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => SR(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D9D9D9D62626240"
    )
        port map (
      I0 => pop,
      I1 => push_0,
      I2 => empty_n_reg_n_4,
      I3 => \raddr_reg_n_4_[2]\,
      I4 => \raddr_reg_n_4_[1]\,
      I5 => \raddr_reg_n_4_[0]\,
      O => \raddr[0]_i_1_n_4\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC989866CCCCCC"
    )
        port map (
      I0 => \raddr_reg_n_4_[0]\,
      I1 => \raddr_reg_n_4_[1]\,
      I2 => \raddr_reg_n_4_[2]\,
      I3 => empty_n_reg_n_4,
      I4 => push_0,
      I5 => pop,
      O => \raddr[1]_i_1_n_4\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0E078F0F0F0"
    )
        port map (
      I0 => \raddr_reg_n_4_[0]\,
      I1 => \raddr_reg_n_4_[1]\,
      I2 => \raddr_reg_n_4_[2]\,
      I3 => empty_n_reg_n_4,
      I4 => push_0,
      I5 => pop,
      O => \raddr[2]_i_1_n_4\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[0]_i_1_n_4\,
      Q => \raddr_reg_n_4_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[1]_i_1_n_4\,
      Q => \raddr_reg_n_4_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[2]_i_1_n_4\,
      Q => \raddr_reg_n_4_[2]\,
      R => SR(0)
    );
\tmp_addr[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => tmp_valid_reg_0,
      I1 => ARREADY_Dummy,
      I2 => rreq_valid,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized0\ is
  port (
    WVALID_Dummy : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    pop : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized0\ : entity is "sw_compute_gmem_m_axi_fifo";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized0\ is
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__0_n_4\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__0_n_4\ : STD_LOGIC;
  signal \full_n_i_2__1_n_4\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr18_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__1_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[4]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \waddr[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_4\ : STD_LOGIC;
  signal \waddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair317";
begin
  empty_n_reg_0 <= \^empty_n_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_mem: entity work.design_2_sw_compute_0_0_sw_compute_gmem_m_axi_mem
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      WEBWE(0) => push,
      ap_clk => ap_clk,
      dout(35 downto 0) => dout(35 downto 0),
      mem_reg_0 => \^full_n_reg_0\,
      mem_reg_1 => mem_reg,
      mem_reg_2 => mem_reg_0,
      mem_reg_3 => mem_reg_1,
      mem_reg_4 => mem_reg_2,
      mem_reg_5(3) => \waddr_reg_n_4_[3]\,
      mem_reg_5(2) => \waddr_reg_n_4_[2]\,
      mem_reg_5(1) => \waddr_reg_n_4_[1]\,
      mem_reg_5(0) => \waddr_reg_n_4_[0]\,
      mem_reg_6(31 downto 0) => mem_reg_3(31 downto 0),
      pop => pop,
      raddr(3 downto 0) => raddr(3 downto 0),
      rnext(3 downto 0) => rnext(3 downto 0)
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_reg_0,
      Q => WVALID_Dummy,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB38"
    )
        port map (
      I0 => \empty_n_i_2__0_n_4\,
      I1 => pop,
      I2 => push,
      I3 => \^empty_n_reg_0\,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \empty_n_i_2__0_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5FFDDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__1_n_4\,
      I2 => \^full_n_reg_0\,
      I3 => push,
      I4 => pop,
      O => \full_n_i_1__0_n_4\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => \mOutPtr_reg_n_4_[3]\,
      I4 => \mOutPtr_reg_n_4_[4]\,
      O => \full_n_i_2__1_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_4\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__0_n_4\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[1]_i_1__2_n_4\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_4_[2]\,
      O => \mOutPtr[2]_i_1__2_n_4\
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => mOutPtr18_out,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[3]_i_1__2_n_4\
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F8880"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => mem_reg,
      I2 => Q(1),
      I3 => Q(0),
      I4 => pop,
      O => \mOutPtr[4]_i_1__1_n_4\
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[3]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => mOutPtr18_out,
      I5 => \mOutPtr_reg_n_4_[4]\,
      O => \mOutPtr[4]_i_2__1_n_4\
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => mem_reg,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => mOutPtr18_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_4\,
      D => \mOutPtr[0]_i_1__0_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_4\,
      D => \mOutPtr[1]_i_1__2_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_4\,
      D => \mOutPtr[2]_i_1__2_n_4\,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_4\,
      D => \mOutPtr[3]_i_1__2_n_4\,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_4\,
      D => \mOutPtr[4]_i_2__1_n_4\,
      Q => \mOutPtr_reg_n_4_[4]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => SR(0)
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \waddr_reg_n_4_[1]\,
      I1 => \waddr_reg_n_4_[3]\,
      I2 => \waddr_reg_n_4_[2]\,
      I3 => \waddr_reg_n_4_[0]\,
      O => \waddr[0]_i_1__0_n_4\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"552A"
    )
        port map (
      I0 => \waddr_reg_n_4_[1]\,
      I1 => \waddr_reg_n_4_[3]\,
      I2 => \waddr_reg_n_4_[2]\,
      I3 => \waddr_reg_n_4_[0]\,
      O => \waddr[1]_i_1_n_4\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5A70"
    )
        port map (
      I0 => \waddr_reg_n_4_[1]\,
      I1 => \waddr_reg_n_4_[3]\,
      I2 => \waddr_reg_n_4_[2]\,
      I3 => \waddr_reg_n_4_[0]\,
      O => \waddr[2]_i_1_n_4\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6C4C"
    )
        port map (
      I0 => \waddr_reg_n_4_[1]\,
      I1 => \waddr_reg_n_4_[3]\,
      I2 => \waddr_reg_n_4_[2]\,
      I3 => \waddr_reg_n_4_[0]\,
      O => \waddr[3]_i_1_n_4\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_4\,
      Q => \waddr_reg_n_4_[0]\,
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_4\,
      Q => \waddr_reg_n_4_[1]\,
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_4\,
      Q => \waddr_reg_n_4_[2]\,
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_4\,
      Q => \waddr_reg_n_4_[3]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1\ is
  port (
    \dout_reg[0]\ : out STD_LOGIC;
    wrsp_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_in : out STD_LOGIC;
    \push__0\ : out STD_LOGIC;
    \resp_ready__1\ : out STD_LOGIC;
    push : in STD_LOGIC;
    valid_length : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    wreq_valid : in STD_LOGIC;
    last_resp : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC;
    pop : in STD_LOGIC;
    need_wrsp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1\ : entity is "sw_compute_gmem_m_axi_fifo";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal U_fifo_srl_n_10 : STD_LOGIC;
  signal U_fifo_srl_n_11 : STD_LOGIC;
  signal U_fifo_srl_n_12 : STD_LOGIC;
  signal U_fifo_srl_n_13 : STD_LOGIC;
  signal U_fifo_srl_n_14 : STD_LOGIC;
  signal U_fifo_srl_n_15 : STD_LOGIC;
  signal U_fifo_srl_n_19 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal U_fifo_srl_n_9 : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__1_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \full_n_i_2__2_n_4\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[4]\ : STD_LOGIC;
  signal pop_1 : STD_LOGIC;
  signal \raddr[0]_i_1_n_4\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wrsp_ready\ : STD_LOGIC;
  signal wrsp_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair327";
begin
  E(0) <= \^e\(0);
  wrsp_ready <= \^wrsp_ready\;
U_fifo_srl: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(2) => U_fifo_srl_n_9,
      D(1) => U_fifo_srl_n_10,
      D(0) => U_fifo_srl_n_11,
      E(0) => \^e\(0),
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => U_fifo_srl_n_6,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      dout_vld_reg => empty_n_reg_n_4,
      dout_vld_reg_0(0) => dout_vld_reg_0(0),
      dout_vld_reg_1 => dout_vld_reg_1,
      empty_n_reg => U_fifo_srl_n_19,
      full_n_reg => \full_n_i_2__2_n_4\,
      last_resp => last_resp,
      \mOutPtr_reg[0]\ => \^wrsp_ready\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[3]\(3) => U_fifo_srl_n_12,
      \mOutPtr_reg[3]\(2) => U_fifo_srl_n_13,
      \mOutPtr_reg[3]\(1) => U_fifo_srl_n_14,
      \mOutPtr_reg[3]\(0) => U_fifo_srl_n_15,
      \mOutPtr_reg[4]\(4) => \mOutPtr_reg_n_4_[4]\,
      \mOutPtr_reg[4]\(3) => \mOutPtr_reg_n_4_[3]\,
      \mOutPtr_reg[4]\(2) => \mOutPtr_reg_n_4_[2]\,
      \mOutPtr_reg[4]\(1) => \mOutPtr_reg_n_4_[1]\,
      \mOutPtr_reg[4]\(0) => \mOutPtr_reg_n_4_[0]\,
      need_wrsp => need_wrsp,
      p_12_in => p_12_in,
      pop => pop,
      pop_1 => pop_1,
      push => push,
      \push__0\ => \push__0\,
      \raddr_reg[0]\(0) => U_fifo_srl_n_8,
      \resp_ready__1\ => \resp_ready__1\,
      s_ready_t_reg(0) => U_fifo_srl_n_7,
      valid_length => valid_length,
      wreq_valid => wreq_valid,
      wrsp_valid => wrsp_valid
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_19,
      Q => wrsp_valid,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__1_n_4\,
      I1 => pop_1,
      I2 => \^wrsp_ready\,
      I3 => \^e\(0),
      I4 => empty_n_reg_n_4,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \empty_n_i_2__1_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => SR(0)
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => \mOutPtr_reg_n_4_[3]\,
      I4 => \mOutPtr_reg_n_4_[4]\,
      O => \full_n_i_2__2_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_6,
      Q => \^wrsp_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__1_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => \mOutPtr[0]_i_1__1_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_15,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_14,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_13,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_12,
      Q => \mOutPtr_reg_n_4_[4]\,
      R => SR(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1_n_4\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_8,
      D => \raddr[0]_i_1_n_4\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_8,
      D => U_fifo_srl_n_11,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_8,
      D => U_fifo_srl_n_10,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_8,
      D => U_fifo_srl_n_9,
      Q => raddr_reg(3),
      R => SR(0)
    );
\tmp_addr[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^wrsp_ready\,
      I1 => wreq_valid,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => AWREADY_Dummy,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_11\ is
  port (
    last_resp : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    fifo_resp_ready : out STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    sel : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    \resp_ready__1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg_0\ : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg_1\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    AWREADY_Dummy_0 : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_11\ : entity is "sw_compute_gmem_m_axi_fifo";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_11\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_11\ is
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__8_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \^fifo_resp_ready\ : STD_LOGIC;
  signal \full_n_i_2__8_n_4\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__7_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__7_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__3_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal raddr113_out : STD_LOGIC;
  signal \raddr[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \raddr[1]_i_1__2_n_4\ : STD_LOGIC;
  signal \raddr[2]_i_1__2_n_4\ : STD_LOGIC;
  signal \raddr[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \raddr[3]_i_2__2_n_4\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__8\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \full_n_i_2__8\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \raddr[3]_i_4__1\ : label is "soft_lutpair192";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  fifo_resp_ready <= \^fifo_resp_ready\;
U_fifo_srl: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0_12\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => U_fifo_srl_n_6,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\ => \dout_reg[0]_0\,
      \dout_reg[0]_2\ => \dout_reg[0]_1\,
      dout_vld_reg(0) => Q(0),
      dout_vld_reg_0 => \^dout_vld_reg_0\,
      dout_vld_reg_1 => empty_n_reg_n_4,
      empty_n_reg => U_fifo_srl_n_7,
      full_n_reg => \full_n_i_2__8_n_4\,
      full_n_reg_0 => \^fifo_resp_ready\,
      last_resp => last_resp,
      pop => pop,
      sel => sel,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000EAAA"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      I1 => \could_multi_bursts.AWVALID_Dummy_reg_1\,
      I2 => \^fifo_resp_ready\,
      I3 => fifo_burst_ready,
      I4 => AWREADY_Dummy_0,
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_7,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__8_n_4\,
      I1 => pop,
      I2 => \^fifo_resp_ready\,
      I3 => \could_multi_bursts.next_loop\,
      I4 => empty_n_reg_n_4,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \empty_n_i_2__8_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => SR(0)
    );
\full_n_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => \mOutPtr_reg_n_4_[3]\,
      I4 => \mOutPtr_reg_n_4_[4]\,
      O => \full_n_i_2__8_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_6,
      Q => \^fifo_resp_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__8_n_4\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[1]_i_1__7_n_4\
    );
\mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_4_[2]\,
      O => \mOutPtr[2]_i_1__7_n_4\
    );
\mOutPtr[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => p_12_in,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[3]_i_1__7_n_4\
    );
\mOutPtr[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888777788888888"
    )
        port map (
      I0 => \^fifo_resp_ready\,
      I1 => \could_multi_bursts.next_loop\,
      I2 => \resp_ready__1\,
      I3 => Q(0),
      I4 => \^dout_vld_reg_0\,
      I5 => empty_n_reg_n_4,
      O => \mOutPtr[4]_i_1__4_n_4\
    );
\mOutPtr[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[3]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => p_12_in,
      I5 => \mOutPtr_reg_n_4_[4]\,
      O => \mOutPtr[4]_i_2__3_n_4\
    );
\mOutPtr[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \^fifo_resp_ready\,
      I2 => empty_n_reg_n_4,
      I3 => \^dout_vld_reg_0\,
      I4 => Q(0),
      I5 => \resp_ready__1\,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_4\,
      D => \mOutPtr[0]_i_1__8_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_4\,
      D => \mOutPtr[1]_i_1__7_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_4\,
      D => \mOutPtr[2]_i_1__7_n_4\,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_4\,
      D => \mOutPtr[3]_i_1__7_n_4\,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_4\,
      D => \mOutPtr[4]_i_2__3_n_4\,
      Q => \mOutPtr_reg_n_4_[4]\,
      R => SR(0)
    );
\raddr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__3_n_4\
    );
\raddr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => empty_n_reg_n_4,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      O => \raddr[1]_i_1__2_n_4\
    );
\raddr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => p_12_in,
      I1 => empty_n_reg_n_4,
      I2 => raddr_reg(0),
      I3 => raddr_reg(2),
      I4 => raddr_reg(1),
      O => \raddr[2]_i_1__2_n_4\
    );
\raddr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => raddr_reg(3),
      I3 => raddr_reg(2),
      I4 => p_8_in,
      I5 => raddr113_out,
      O => \raddr[3]_i_1__2_n_4\
    );
\raddr[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => p_12_in,
      I2 => empty_n_reg_n_4,
      I3 => raddr_reg(0),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__2_n_4\
    );
\raddr[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A222A222A222"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => \resp_ready__1\,
      I4 => \could_multi_bursts.next_loop\,
      I5 => \^fifo_resp_ready\,
      O => p_8_in
    );
\raddr[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_12_in,
      I1 => empty_n_reg_n_4,
      O => raddr113_out
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_4\,
      D => \raddr[0]_i_1__3_n_4\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_4\,
      D => \raddr[1]_i_1__2_n_4\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_4\,
      D => \raddr[2]_i_1__2_n_4\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_4\,
      D => \raddr[3]_i_2__2_n_4\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_13\ is
  port (
    burst_valid : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \could_multi_bursts.last_loop__10\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_13_in : in STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]\ : in STD_LOGIC;
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RREADY_Dummy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_13\ : entity is "sw_compute_gmem_m_axi_fifo";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_13\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_13\ is
  signal \^burst_valid\ : STD_LOGIC;
  signal \dout_vld_i_1__10_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_4\ : STD_LOGIC;
  signal \empty_n_i_2__10_n_4\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__10_n_4\ : STD_LOGIC;
  signal \full_n_i_2__10_n_4\ : STD_LOGIC;
  signal full_n_reg_n_4 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__6_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__6_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__2_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal raddr113_out : STD_LOGIC;
  signal \raddr[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \raddr[1]_i_1__1_n_4\ : STD_LOGIC;
  signal \raddr[2]_i_1__1_n_4\ : STD_LOGIC;
  signal \raddr[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \raddr[3]_i_2__1_n_4\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__10\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \full_n_i_2__10\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__1\ : label is "soft_lutpair73";
begin
  burst_valid <= \^burst_valid\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
U_fifo_srl: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0_16\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \could_multi_bursts.last_loop__10\ => \could_multi_bursts.last_loop__10\,
      din(0) => din(0),
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\ => full_n_reg_n_4,
      \dout_reg[0]_2\ => \dout_reg[0]_0\,
      \dout_reg[0]_3\ => \dout_reg[0]_1\,
      fifo_rctl_ready => fifo_rctl_ready,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      mem_reg => \^burst_valid\,
      mem_reg_0(0) => Q(0),
      pop => pop,
      \sect_len_buf_reg[5]\ => \sect_len_buf_reg[5]\,
      \sect_len_buf_reg[8]\ => \sect_len_buf_reg[8]\,
      \sect_len_buf_reg[9]\(5 downto 0) => \sect_len_buf_reg[9]\(5 downto 0),
      \sect_len_buf_reg[9]_0\(5 downto 0) => \sect_len_buf_reg[9]_0\(5 downto 0)
    );
\dout_vld_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => \^burst_valid\,
      I2 => Q(0),
      I3 => dout_vld_reg_0(0),
      I4 => RREADY_Dummy,
      O => \dout_vld_i_1__10_n_4\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__10_n_4\,
      Q => \^burst_valid\,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__10_n_4\,
      I1 => pop,
      I2 => full_n_reg_n_4,
      I3 => p_13_in,
      I4 => \^empty_n_reg_0\,
      O => \empty_n_i_1__0_n_4\
    );
\empty_n_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \empty_n_i_2__10_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_4\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__10_n_4\,
      I2 => p_13_in,
      I3 => full_n_reg_n_4,
      I4 => pop,
      O => \full_n_i_1__10_n_4\
    );
\full_n_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => \mOutPtr_reg_n_4_[3]\,
      I4 => \mOutPtr_reg_n_4_[4]\,
      O => \full_n_i_2__10_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_4\,
      Q => full_n_reg_n_4,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__10_n_4\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[1]_i_1__6_n_4\
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_4_[2]\,
      O => \mOutPtr[2]_i_1__6_n_4\
    );
\mOutPtr[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => p_12_in,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[3]_i_1__6_n_4\
    );
\mOutPtr[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888777788888888"
    )
        port map (
      I0 => full_n_reg_n_4,
      I1 => p_13_in,
      I2 => push,
      I3 => Q(0),
      I4 => \^burst_valid\,
      I5 => \^empty_n_reg_0\,
      O => \mOutPtr[4]_i_1__3_n_4\
    );
\mOutPtr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[3]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => p_12_in,
      I5 => \mOutPtr_reg_n_4_[4]\,
      O => \mOutPtr[4]_i_2__2_n_4\
    );
\mOutPtr[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => p_13_in,
      I1 => full_n_reg_n_4,
      I2 => \^empty_n_reg_0\,
      I3 => \^burst_valid\,
      I4 => Q(0),
      I5 => push,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_4\,
      D => \mOutPtr[0]_i_1__10_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_4\,
      D => \mOutPtr[1]_i_1__6_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_4\,
      D => \mOutPtr[2]_i_1__6_n_4\,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_4\,
      D => \mOutPtr[3]_i_1__6_n_4\,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_4\,
      D => \mOutPtr[4]_i_2__2_n_4\,
      Q => \mOutPtr_reg_n_4_[4]\,
      R => SR(0)
    );
\raddr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__4_n_4\
    );
\raddr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => \^empty_n_reg_0\,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      O => \raddr[1]_i_1__1_n_4\
    );
\raddr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => p_12_in,
      I1 => \^empty_n_reg_0\,
      I2 => raddr_reg(0),
      I3 => raddr_reg(2),
      I4 => raddr_reg(1),
      O => \raddr[2]_i_1__1_n_4\
    );
\raddr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => raddr_reg(3),
      I3 => raddr_reg(2),
      I4 => p_8_in,
      I5 => raddr113_out,
      O => \raddr[3]_i_1__1_n_4\
    );
\raddr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => p_12_in,
      I2 => \^empty_n_reg_0\,
      I3 => raddr_reg(0),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__1_n_4\
    );
\raddr[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A222A222A222"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => \^burst_valid\,
      I2 => Q(0),
      I3 => push,
      I4 => p_13_in,
      I5 => full_n_reg_n_4,
      O => p_8_in
    );
\raddr[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
        port map (
      I0 => push,
      I1 => Q(0),
      I2 => \^burst_valid\,
      I3 => full_n_reg_n_4,
      I4 => p_13_in,
      I5 => \^empty_n_reg_0\,
      O => raddr113_out
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_4\,
      D => \raddr[0]_i_1__4_n_4\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_4\,
      D => \raddr[1]_i_1__1_n_4\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_4\,
      D => \raddr[2]_i_1__1_n_4\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_4\,
      D => \raddr[3]_i_2__1_n_4\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized3\ is
  port (
    gmem_RVALID : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized3\ : entity is "sw_compute_gmem_m_axi_fifo";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized3\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized3\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dout_vld_i_1__4_n_4\ : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__4_n_4\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_4\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__4_n_4\ : STD_LOGIC;
  signal \full_n_i_2__4_n_4\ : STD_LOGIC;
  signal \full_n_i_3__0_n_4\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \^gmem_rvalid\ : STD_LOGIC;
  signal \grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80/ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__5_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \mOutPtr[5]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[5]_i_2_n_4\ : STD_LOGIC;
  signal \mOutPtr[5]_i_3_n_4\ : STD_LOGIC;
  signal \mOutPtr[6]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[8]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[8]_i_2_n_4\ : STD_LOGIC;
  signal \mOutPtr[8]_i_3_n_4\ : STD_LOGIC;
  signal \mOutPtr[8]_i_5_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[4]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[5]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[6]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[7]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[8]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[1]_i_2_n_4\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[3]_i_2_n_4\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_4\ : STD_LOGIC;
  signal \waddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__4\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__5\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_3\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \waddr[7]_i_2\ : label is "soft_lutpair307";
begin
  E(0) <= \^e\(0);
  empty_n_reg_0 <= \^empty_n_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  gmem_RVALID <= \^gmem_rvalid\;
U_fifo_mem: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_mem__parameterized0\
     port map (
      Q(0) => Q(0),
      SR(0) => SR(0),
      WEBWE(0) => \^e\(0),
      ap_clk => ap_clk,
      din(33 downto 0) => din(33 downto 0),
      dout(32 downto 0) => dout(32 downto 0),
      mem_reg_0 => \^full_n_reg_0\,
      mem_reg_1 => mem_reg,
      mem_reg_2(7) => \waddr_reg_n_4_[7]\,
      mem_reg_2(6) => \waddr_reg_n_4_[6]\,
      mem_reg_2(5) => \waddr_reg_n_4_[5]\,
      mem_reg_2(4) => \waddr_reg_n_4_[4]\,
      mem_reg_2(3) => \waddr_reg_n_4_[3]\,
      mem_reg_2(2) => \waddr_reg_n_4_[2]\,
      mem_reg_2(1) => \waddr_reg_n_4_[1]\,
      mem_reg_2(0) => \waddr_reg_n_4_[0]\,
      pop => pop,
      \raddr_reg_reg[0]_0\ => \raddr_reg_n_4_[0]\,
      \raddr_reg_reg[1]_0\ => \raddr_reg_n_4_[1]\,
      \raddr_reg_reg[2]_0\ => \raddr_reg_n_4_[2]\,
      \raddr_reg_reg[3]_0\ => \raddr_reg_n_4_[3]\,
      \raddr_reg_reg[4]_0\ => \raddr_reg_n_4_[4]\,
      \raddr_reg_reg[5]_0\ => \raddr_reg_n_4_[5]\,
      \raddr_reg_reg[6]_0\ => \raddr_reg_n_4_[6]\,
      \raddr_reg_reg[7]_0\ => \raddr_reg_n_4_[7]\,
      rnext(7 downto 0) => rnext(7 downto 0)
    );
\dout_vld_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => ram_reg(1),
      I2 => ram_reg(0),
      I3 => dout_vld_reg_0,
      I4 => dout_vld_reg_1(0),
      I5 => \^gmem_rvalid\,
      O => \dout_vld_i_1__4_n_4\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__4_n_4\,
      Q => \^gmem_rvalid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0FE0E0E0"
    )
        port map (
      I0 => \empty_n_i_2__4_n_4\,
      I1 => \empty_n_i_3__0_n_4\,
      I2 => pop,
      I3 => \^full_n_reg_0\,
      I4 => Q(0),
      I5 => \^empty_n_reg_0\,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[2]\,
      I1 => \mOutPtr_reg_n_4_[7]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      O => \empty_n_i_2__4_n_4\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[5]\,
      I1 => \mOutPtr_reg_n_4_[3]\,
      I2 => \mOutPtr_reg_n_4_[4]\,
      I3 => \mOutPtr_reg_n_4_[8]\,
      I4 => \mOutPtr_reg_n_4_[6]\,
      O => \empty_n_i_3__0_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__4_n_4\,
      I2 => \full_n_i_3__0_n_4\,
      I3 => Q(0),
      I4 => \^full_n_reg_0\,
      I5 => pop,
      O => \full_n_i_1__4_n_4\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[6]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => \mOutPtr_reg_n_4_[7]\,
      I4 => \mOutPtr_reg_n_4_[0]\,
      O => \full_n_i_2__4_n_4\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[8]\,
      I2 => \mOutPtr_reg_n_4_[3]\,
      I3 => \mOutPtr_reg_n_4_[5]\,
      O => \full_n_i_3__0_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_4\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__4_n_4\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999999"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => pop,
      I3 => \^full_n_reg_0\,
      I4 => Q(0),
      O => \mOutPtr[1]_i_1__5_n_4\
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7EEEEEE18111111"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => pop,
      I3 => \^full_n_reg_0\,
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_4_[2]\,
      O => \mOutPtr[2]_i_1__5_n_4\
    );
\mOutPtr[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => mOutPtr18_out,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[3]_i_1__5_n_4\
    );
\mOutPtr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[2]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[1]\,
      I3 => \mOutPtr_reg_n_4_[3]\,
      I4 => mOutPtr18_out,
      I5 => \mOutPtr_reg_n_4_[4]\,
      O => \mOutPtr[4]_i_1__2_n_4\
    );
\mOutPtr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAABAAA75554555"
    )
        port map (
      I0 => \mOutPtr[5]_i_2_n_4\,
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => Q(0),
      I4 => \mOutPtr[5]_i_3_n_4\,
      I5 => \mOutPtr_reg_n_4_[5]\,
      O => \mOutPtr[5]_i_1_n_4\
    );
\mOutPtr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[3]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => \mOutPtr_reg_n_4_[4]\,
      O => \mOutPtr[5]_i_2_n_4\
    );
\mOutPtr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[2]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[5]_i_3_n_4\
    );
\mOutPtr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAABAAA75554555"
    )
        port map (
      I0 => \mOutPtr[8]_i_3_n_4\,
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => Q(0),
      I4 => \mOutPtr[8]_i_5_n_4\,
      I5 => \mOutPtr_reg_n_4_[6]\,
      O => \mOutPtr[6]_i_1_n_4\
    );
\mOutPtr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3EFEC101"
    )
        port map (
      I0 => \mOutPtr[8]_i_3_n_4\,
      I1 => \mOutPtr_reg_n_4_[6]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr[8]_i_5_n_4\,
      I4 => \mOutPtr_reg_n_4_[7]\,
      O => \mOutPtr[7]_i_1_n_4\
    );
\mOutPtr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => Q(0),
      I2 => pop,
      O => \mOutPtr[8]_i_1_n_4\
    );
\mOutPtr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFEFFFEA0010001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[7]\,
      I1 => \mOutPtr[8]_i_3_n_4\,
      I2 => \mOutPtr_reg_n_4_[6]\,
      I3 => mOutPtr18_out,
      I4 => \mOutPtr[8]_i_5_n_4\,
      I5 => \mOutPtr_reg_n_4_[8]\,
      O => \mOutPtr[8]_i_2_n_4\
    );
\mOutPtr[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[2]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      I5 => \mOutPtr_reg_n_4_[5]\,
      O => \mOutPtr[8]_i_3_n_4\
    );
\mOutPtr[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[5]\,
      I1 => \mOutPtr_reg_n_4_[3]\,
      I2 => \mOutPtr_reg_n_4_[1]\,
      I3 => \mOutPtr_reg_n_4_[0]\,
      I4 => \mOutPtr_reg_n_4_[2]\,
      I5 => \mOutPtr_reg_n_4_[4]\,
      O => \mOutPtr[8]_i_5_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[0]_i_1__4_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[1]_i_1__5_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[2]_i_1__5_n_4\,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[3]_i_1__5_n_4\,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[4]_i_1__2_n_4\,
      Q => \mOutPtr_reg_n_4_[4]\,
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[5]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[5]\,
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[6]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[6]\,
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[7]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[7]\,
      R => SR(0)
    );
\mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[8]_i_2_n_4\,
      Q => \mOutPtr_reg_n_4_[8]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => \raddr_reg_n_4_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_4_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_4_[2]\,
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_4_[3]\,
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_4_[4]\,
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_4_[5]\,
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_4_[6]\,
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_4_[7]\,
      R => SR(0)
    );
ram_reg_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800080"
    )
        port map (
      I0 => \grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80/ap_block_pp0_stage0_subdone\,
      I1 => ram_reg_0,
      I2 => ram_reg(1),
      I3 => ram_reg(2),
      I4 => ram_reg_1,
      I5 => ram_reg(3),
      O => ap_enable_reg_pp0_iter2_reg
    );
ram_reg_i_331: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gmem_rvalid\,
      I1 => dout_vld_reg_0,
      O => \grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80/ap_block_pp0_stage0_subdone\
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \waddr[7]_i_2_n_4\,
      I1 => \waddr_reg_n_4_[0]\,
      I2 => \waddr_reg_n_4_[5]\,
      I3 => \waddr_reg_n_4_[4]\,
      I4 => \waddr_reg_n_4_[7]\,
      I5 => \waddr_reg_n_4_[6]\,
      O => \waddr[0]_i_1_n_4\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \waddr[1]_i_2_n_4\,
      I1 => \waddr_reg_n_4_[3]\,
      I2 => \waddr_reg_n_4_[2]\,
      I3 => \waddr_reg_n_4_[1]\,
      I4 => \waddr_reg_n_4_[0]\,
      O => \waddr[1]_i_1_n_4\
    );
\waddr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \waddr_reg_n_4_[5]\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \waddr_reg_n_4_[7]\,
      I3 => \waddr_reg_n_4_[6]\,
      O => \waddr[1]_i_2_n_4\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \waddr_reg_n_4_[0]\,
      I2 => \waddr_reg_n_4_[1]\,
      I3 => \waddr_reg_n_4_[2]\,
      I4 => \waddr[3]_i_2_n_4\,
      O => \waddr[2]_i_1_n_4\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => \waddr_reg_n_4_[2]\,
      I1 => \waddr_reg_n_4_[1]\,
      I2 => \waddr_reg_n_4_[0]\,
      I3 => \waddr_reg_n_4_[3]\,
      I4 => \waddr[3]_i_2_n_4\,
      O => \waddr[3]_i_1_n_4\
    );
\waddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_4_[0]\,
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \waddr_reg_n_4_[4]\,
      I3 => \waddr_reg_n_4_[7]\,
      I4 => \waddr_reg_n_4_[6]\,
      I5 => \waddr_reg_n_4_[1]\,
      O => \waddr[3]_i_2_n_4\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => \waddr_reg_n_4_[7]\,
      I1 => \waddr_reg_n_4_[6]\,
      I2 => \waddr_reg_n_4_[5]\,
      I3 => \waddr[7]_i_2_n_4\,
      I4 => \waddr_reg_n_4_[0]\,
      I5 => \waddr_reg_n_4_[4]\,
      O => \waddr[4]_i_1_n_4\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \waddr[7]_i_2_n_4\,
      I1 => \waddr_reg_n_4_[7]\,
      I2 => \waddr_reg_n_4_[6]\,
      I3 => \waddr_reg_n_4_[0]\,
      I4 => \waddr_reg_n_4_[4]\,
      I5 => \waddr_reg_n_4_[5]\,
      O => \waddr[5]_i_1_n_4\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => \waddr_reg_n_4_[7]\,
      I1 => \waddr_reg_n_4_[0]\,
      I2 => \waddr_reg_n_4_[6]\,
      I3 => \waddr[7]_i_2_n_4\,
      I4 => \waddr_reg_n_4_[5]\,
      I5 => \waddr_reg_n_4_[4]\,
      O => \waddr[6]_i_1_n_4\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \waddr_reg_n_4_[4]\,
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \waddr[7]_i_2_n_4\,
      I3 => \waddr_reg_n_4_[6]\,
      I4 => \waddr_reg_n_4_[0]\,
      I5 => \waddr_reg_n_4_[7]\,
      O => \waddr[7]_i_1_n_4\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \waddr_reg_n_4_[2]\,
      I2 => \waddr_reg_n_4_[1]\,
      O => \waddr[7]_i_2_n_4\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[0]_i_1_n_4\,
      Q => \waddr_reg_n_4_[0]\,
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[1]_i_1_n_4\,
      Q => \waddr_reg_n_4_[1]\,
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[2]_i_1_n_4\,
      Q => \waddr_reg_n_4_[2]\,
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[3]_i_1_n_4\,
      Q => \waddr_reg_n_4_[3]\,
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[4]_i_1_n_4\,
      Q => \waddr_reg_n_4_[4]\,
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[5]_i_1_n_4\,
      Q => \waddr_reg_n_4_[5]\,
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[6]_i_1_n_4\,
      Q => \waddr_reg_n_4_[6]\,
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[7]_i_1_n_4\,
      Q => \waddr_reg_n_4_[7]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized4\ is
  port (
    burst_valid : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    pop : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_wreq : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AWREADY_Dummy_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WVALID_Dummy : in STD_LOGIC;
    WLAST_Dummy_reg : in STD_LOGIC;
    WREADY_Dummy : in STD_LOGIC;
    \raddr_reg_reg[3]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_0 : in STD_LOGIC;
    wreq_handling_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.awlen_buf_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.awlen_buf_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WLAST_Dummy_reg_0 : in STD_LOGIC;
    \sect_addr_buf_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized4\ : entity is "sw_compute_gmem_m_axi_fifo";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized4\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized4\ is
  signal U_fifo_srl_n_10 : STD_LOGIC;
  signal U_fifo_srl_n_11 : STD_LOGIC;
  signal U_fifo_srl_n_12 : STD_LOGIC;
  signal U_fifo_srl_n_13 : STD_LOGIC;
  signal U_fifo_srl_n_14 : STD_LOGIC;
  signal U_fifo_srl_n_17 : STD_LOGIC;
  signal U_fifo_srl_n_4 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal U_fifo_srl_n_9 : STD_LOGIC;
  signal \^burst_valid\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__5_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_2__5_n_4\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[4]\ : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal \^p_14_in\ : STD_LOGIC;
  signal pop_0 : STD_LOGIC;
  signal \raddr17_in__2\ : STD_LOGIC;
  signal \raddr[0]_i_1__0_n_4\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sect_len_buf_reg[5]\ : STD_LOGIC;
  signal \^sect_len_buf_reg[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of WVALID_Dummy_i_1 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \empty_n_i_2__5\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \full_n_i_2__5\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \raddr_reg[3]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \start_addr[63]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair186";
begin
  burst_valid <= \^burst_valid\;
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  next_wreq <= \^next_wreq\;
  p_14_in <= \^p_14_in\;
  \sect_len_buf_reg[5]\ <= \^sect_len_buf_reg[5]\;
  \sect_len_buf_reg[8]\ <= \^sect_len_buf_reg[8]\;
U_fifo_srl: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized2\
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      D(2) => U_fifo_srl_n_8,
      D(1) => U_fifo_srl_n_9,
      D(0) => U_fifo_srl_n_10,
      E(0) => U_fifo_srl_n_6,
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      WLAST_Dummy_reg => WLAST_Dummy_reg,
      WLAST_Dummy_reg_0 => WLAST_Dummy_reg_0,
      WREADY_Dummy => WREADY_Dummy,
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg => WVALID_Dummy_reg,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => U_fifo_srl_n_4,
      ap_rst_n_1(0) => ap_rst_n_1(0),
      \could_multi_bursts.awlen_buf_reg[0]\(9 downto 0) => \could_multi_bursts.awlen_buf_reg[0]\(9 downto 0),
      \could_multi_bursts.awlen_buf_reg[0]_0\(5 downto 0) => \could_multi_bursts.awlen_buf_reg[0]_0\(5 downto 0),
      \dout[3]_i_2_0\(7 downto 0) => Q(7 downto 0),
      \dout_reg[0]_0\ => \^burst_valid\,
      dout_vld_reg => empty_n_reg_n_4,
      empty_n_reg(0) => U_fifo_srl_n_7,
      empty_n_reg_0 => U_fifo_srl_n_17,
      fifo_resp_ready => fifo_resp_ready,
      full_n_reg => \full_n_i_2__5_n_4\,
      \in\(3 downto 0) => \in\(3 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_1\,
      \mOutPtr_reg[3]\(3) => U_fifo_srl_n_11,
      \mOutPtr_reg[3]\(2) => U_fifo_srl_n_12,
      \mOutPtr_reg[3]\(1) => U_fifo_srl_n_13,
      \mOutPtr_reg[3]\(0) => U_fifo_srl_n_14,
      \mOutPtr_reg[4]\(4) => \mOutPtr_reg_n_4_[4]\,
      \mOutPtr_reg[4]\(3) => \mOutPtr_reg_n_4_[3]\,
      \mOutPtr_reg[4]\(2) => \mOutPtr_reg_n_4_[2]\,
      \mOutPtr_reg[4]\(1) => \mOutPtr_reg_n_4_[1]\,
      \mOutPtr_reg[4]\(0) => \mOutPtr_reg_n_4_[0]\,
      pop_0 => pop_0,
      \raddr17_in__2\ => \raddr17_in__2\,
      \raddr_reg[0]\ => \^could_multi_bursts.next_loop\,
      \raddr_reg[0]_0\ => \^fifo_burst_ready\,
      \sect_len_buf_reg[5]\ => \^sect_len_buf_reg[5]\,
      \sect_len_buf_reg[8]\ => \^sect_len_buf_reg[8]\,
      sel => sel
    );
WVALID_Dummy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \^burst_valid\,
      I2 => WLAST_Dummy_reg,
      I3 => WREADY_Dummy,
      O => dout_vld_reg_0
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \^fifo_burst_ready\,
      I1 => fifo_resp_ready,
      I2 => \mOutPtr_reg[0]_1\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => AWREADY_Dummy_0,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_14_in\,
      I1 => ap_rst_n,
      O => ap_rst_n_2(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \mOutPtr_reg[0]_1\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => wreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_17,
      Q => \^burst_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__5_n_4\,
      I1 => pop_0,
      I2 => \^fifo_burst_ready\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => empty_n_reg_n_4,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \empty_n_i_2__5_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => SR(0)
    );
\full_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => \mOutPtr_reg_n_4_[3]\,
      I4 => \mOutPtr_reg_n_4_[4]\,
      O => \full_n_i_2__5_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_4,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__5_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => \mOutPtr[0]_i_1__5_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => U_fifo_srl_n_14,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => U_fifo_srl_n_13,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => U_fifo_srl_n_12,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => U_fifo_srl_n_11,
      Q => \mOutPtr_reg_n_4_[4]\,
      R => SR(0)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8808FFFF"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \^burst_valid\,
      I2 => WLAST_Dummy_reg,
      I3 => WREADY_Dummy,
      I4 => ap_rst_n,
      O => dout_vld_reg_1
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15155515"
    )
        port map (
      I0 => ap_rst_n,
      I1 => WVALID_Dummy,
      I2 => \^burst_valid\,
      I3 => WLAST_Dummy_reg,
      I4 => WREADY_Dummy,
      O => ap_rst_n_0
    );
\raddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__0_n_4\
    );
\raddr[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => raddr_reg(3),
      I3 => raddr_reg(2),
      O => \raddr17_in__2\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => \raddr[0]_i_1__0_n_4\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_10,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_9,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_8,
      Q => raddr_reg(3),
      R => SR(0)
    );
\raddr_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2FF0000"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => WLAST_Dummy_reg,
      I2 => WREADY_Dummy,
      I3 => WVALID_Dummy,
      I4 => \raddr_reg_reg[3]\,
      O => pop
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_addr_buf_reg[2]\(0),
      I1 => \^p_14_in\,
      I2 => ap_rst_n,
      O => ap_rst_n_3(0)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_wreq\,
      I1 => \^p_14_in\,
      O => E(0)
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \mOutPtr_reg[0]_1\,
      I4 => wreq_handling_reg_0,
      O => \^p_14_in\
    );
\start_addr[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^p_14_in\,
      I1 => CO(0),
      I2 => wreq_handling_reg_0,
      I3 => wreq_handling_reg_1(0),
      O => \^next_wreq\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^p_14_in\,
      I2 => CO(0),
      I3 => wreq_handling_reg_1(0),
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized5\ is
  port (
    req_fifo_valid : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    sel : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC;
    \req_en__0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized5\ : entity is "sw_compute_gmem_m_axi_fifo";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized5\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized5\ is
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal \dout_vld_i_1__6_n_4\ : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__6_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \full_n_i_1__6_n_4\ : STD_LOGIC;
  signal \full_n_i_2__6_n_4\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__8_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__8_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__4_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr17_in__3\ : STD_LOGIC;
  signal \raddr[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \raddr[1]_i_1__3_n_4\ : STD_LOGIC;
  signal \raddr[2]_i_1__3_n_4\ : STD_LOGIC;
  signal \raddr[3]_i_1__3_n_4\ : STD_LOGIC;
  signal \raddr[3]_i_2__3_n_4\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^req_fifo_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__6\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \full_n_i_2__6\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__4\ : label is "soft_lutpair231";
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  req_fifo_valid <= \^req_fifo_valid\;
U_fifo_srl: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized3\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => \^ap_rst_n_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \dout_reg[0]\ => \^full_n_reg_0\,
      \dout_reg[0]_0\ => \mOutPtr_reg[1]_0\,
      \dout_reg[0]_1\ => \dout_reg[0]\,
      \dout_reg[2]_0\ => \^req_fifo_valid\,
      \dout_reg[2]_1\ => empty_n_reg_n_4,
      \dout_reg[67]_0\(65 downto 0) => Q(65 downto 0),
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      \in\(65 downto 0) => \in\(65 downto 0),
      pop => pop,
      push => push,
      \req_en__0\ => \req_en__0\,
      rs_req_ready => rs_req_ready,
      sel => sel
    );
\dout_vld_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^req_fifo_valid\,
      I2 => rs_req_ready,
      I3 => \req_en__0\,
      O => \dout_vld_i_1__6_n_4\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__6_n_4\,
      Q => \^req_fifo_valid\,
      R => \^ap_rst_n_0\
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__6_n_4\,
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => empty_n_reg_n_4,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \empty_n_i_2__6_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => \^ap_rst_n_0\
    );
\full_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__6_n_4\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => \full_n_i_1__6_n_4\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => \mOutPtr_reg_n_4_[3]\,
      I4 => \mOutPtr_reg_n_4_[4]\,
      O => \full_n_i_2__6_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_4\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__6_n_4\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      I4 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[1]_i_1__8_n_4\
    );
\mOutPtr[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7EEEEEE18111111"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => pop,
      I3 => \^full_n_reg_0\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg_n_4_[2]\,
      O => \mOutPtr[2]_i_1__8_n_4\
    );
\mOutPtr[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => pop,
      I4 => push,
      I5 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[3]_i_1__8_n_4\
    );
\mOutPtr[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => pop,
      O => \mOutPtr[4]_i_1__5_n_4\
    );
\mOutPtr[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[3]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => p_12_in,
      I5 => \mOutPtr_reg_n_4_[4]\,
      O => \mOutPtr[4]_i_2__4_n_4\
    );
\mOutPtr[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^full_n_reg_0\,
      I2 => empty_n_reg_n_4,
      I3 => \^req_fifo_valid\,
      I4 => rs_req_ready,
      I5 => \req_en__0\,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_4\,
      D => \mOutPtr[0]_i_1__6_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => \^ap_rst_n_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_4\,
      D => \mOutPtr[1]_i_1__8_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => \^ap_rst_n_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_4\,
      D => \mOutPtr[2]_i_1__8_n_4\,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => \^ap_rst_n_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_4\,
      D => \mOutPtr[3]_i_1__8_n_4\,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => \^ap_rst_n_0\
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_4\,
      D => \mOutPtr[4]_i_2__4_n_4\,
      Q => \mOutPtr_reg_n_4_[4]\,
      R => \^ap_rst_n_0\
    );
\raddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__1_n_4\
    );
\raddr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => empty_n_reg_n_4,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      I5 => raddr_reg(1),
      O => \raddr[1]_i_1__3_n_4\
    );
\raddr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => empty_n_reg_n_4,
      I3 => raddr_reg(0),
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[2]_i_1__3_n_4\
    );
\raddr[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => \raddr17_in__3\,
      I1 => empty_n_reg_n_4,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => \raddr[3]_i_1__3_n_4\
    );
\raddr[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => p_12_in,
      I2 => empty_n_reg_n_4,
      I3 => raddr_reg(0),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__3_n_4\
    );
\raddr[3]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => raddr_reg(3),
      I3 => raddr_reg(2),
      O => \raddr17_in__3\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_4\,
      D => \raddr[0]_i_1__1_n_4\,
      Q => raddr_reg(0),
      R => \^ap_rst_n_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_4\,
      D => \raddr[1]_i_1__3_n_4\,
      Q => raddr_reg(1),
      R => \^ap_rst_n_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_4\,
      D => \raddr[2]_i_1__3_n_4\,
      Q => raddr_reg(2),
      R => \^ap_rst_n_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_4\,
      D => \raddr[3]_i_2__3_n_4\,
      Q => raddr_reg(3),
      R => \^ap_rst_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized6\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \req_en__0\ : out STD_LOGIC;
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC;
    empty_n_reg_1 : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : out STD_LOGIC;
    \dout_reg[36]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \last_cnt_reg[0]\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_gmem_WREADY : in STD_LOGIC;
    flying_req_reg : in STD_LOGIC;
    flying_req_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    dout_vld_reg_2 : in STD_LOGIC;
    req_fifo_valid : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized6\ : entity is "sw_compute_gmem_m_axi_fifo";
end \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized6\;

architecture STRUCTURE of \design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized6\ is
  signal \data_en__3\ : STD_LOGIC;
  signal \dout_vld_i_1__7_n_4\ : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__7_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal \full_n_i_1__7_n_4\ : STD_LOGIC;
  signal \full_n_i_2__7_n_4\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__9_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__9_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__5_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in_0 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal raddr113_out : STD_LOGIC;
  signal \raddr[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \raddr[1]_i_1__4_n_4\ : STD_LOGIC;
  signal \raddr[2]_i_1__4_n_4\ : STD_LOGIC;
  signal \raddr[3]_i_1__4_n_4\ : STD_LOGIC;
  signal \raddr[3]_i_2__4_n_4\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \dout_vld_i_1__7\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \empty_n_i_2__7\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \full_n_i_1__7\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \full_n_i_2__7\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__5\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of m_axi_gmem_WVALID_INST_0 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \raddr[3]_i_4__2\ : label is "soft_lutpair225";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_srl: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized4\
     port map (
      D(3 downto 0) => D(3 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      WVALID_Dummy_reg(0) => WVALID_Dummy_reg(0),
      ap_clk => ap_clk,
      \data_en__3\ => \data_en__3\,
      \dout_reg[0]_0\ => empty_n_reg_n_4,
      \dout_reg[36]_0\(36 downto 0) => \dout_reg[36]\(36 downto 0),
      \dout_reg[36]_1\(3 downto 0) => raddr_reg(3 downto 0),
      \dout_reg[36]_2\ => \dout_reg[36]_0\,
      dout_vld_reg(0) => dout_vld_reg_0(0),
      dout_vld_reg_0 => dout_vld_reg_1,
      fifo_valid => fifo_valid,
      flying_req_reg => flying_req_reg,
      flying_req_reg_0 => flying_req_reg_0,
      \in\(36 downto 0) => \in\(36 downto 0),
      \last_cnt_reg[0]\ => \last_cnt_reg[0]\,
      \last_cnt_reg[0]_0\ => \^full_n_reg_0\,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      pop => pop,
      push => push,
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready
    );
\dout_vld_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAEEEE"
    )
        port map (
      I0 => dout_vld_reg_2,
      I1 => WVALID_Dummy,
      I2 => \^full_n_reg_0\,
      I3 => \last_cnt_reg[0]\,
      I4 => burst_valid,
      O => empty_n_reg_0
    );
\dout_vld_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => fifo_valid,
      I2 => \data_en__3\,
      I3 => flying_req_reg_0,
      I4 => m_axi_gmem_WREADY,
      O => \dout_vld_i_1__7_n_4\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__7_n_4\,
      Q => fifo_valid,
      R => \dout_reg[36]_0\
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__7_n_4\,
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => \last_cnt_reg[0]\,
      I4 => empty_n_reg_n_4,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \empty_n_i_2__7_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => \dout_reg[36]_0\
    );
\full_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__7_n_4\,
      I2 => \last_cnt_reg[0]\,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => \full_n_i_1__7_n_4\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => \mOutPtr_reg_n_4_[3]\,
      I4 => \mOutPtr_reg_n_4_[4]\,
      O => \full_n_i_2__7_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_4\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\len_cnt[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \last_cnt_reg[0]\,
      I2 => burst_valid,
      I3 => WVALID_Dummy,
      O => E(0)
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__7_n_4\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => \last_cnt_reg[0]\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      I4 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[1]_i_1__9_n_4\
    );
\mOutPtr[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7EEEEEE18111111"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => pop,
      I3 => \^full_n_reg_0\,
      I4 => \last_cnt_reg[0]\,
      I5 => \mOutPtr_reg_n_4_[2]\,
      O => \mOutPtr[2]_i_1__9_n_4\
    );
\mOutPtr[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => pop,
      I4 => push,
      I5 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[3]_i_1__9_n_4\
    );
\mOutPtr[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \last_cnt_reg[0]\,
      I2 => pop,
      O => \mOutPtr[4]_i_1__6_n_4\
    );
\mOutPtr[4]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[3]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => p_12_in,
      I5 => \mOutPtr_reg_n_4_[4]\,
      O => \mOutPtr[4]_i_2__5_n_4\
    );
\mOutPtr[4]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \last_cnt_reg[0]\,
      I1 => \^full_n_reg_0\,
      I2 => pop,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_4\,
      D => \mOutPtr[0]_i_1__7_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => \dout_reg[36]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_4\,
      D => \mOutPtr[1]_i_1__9_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => \dout_reg[36]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_4\,
      D => \mOutPtr[2]_i_1__9_n_4\,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => \dout_reg[36]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_4\,
      D => \mOutPtr[3]_i_1__9_n_4\,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => \dout_reg[36]_0\
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_4\,
      D => \mOutPtr[4]_i_2__5_n_4\,
      Q => \mOutPtr_reg_n_4_[4]\,
      R => \dout_reg[36]_0\
    );
m_axi_gmem_WVALID_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => flying_req_reg_0,
      I1 => fifo_valid,
      I2 => \data_en__3\,
      O => m_axi_gmem_WVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AA2222FFFFFFFF"
    )
        port map (
      I0 => dout_vld_reg_2,
      I1 => WVALID_Dummy,
      I2 => \^full_n_reg_0\,
      I3 => \last_cnt_reg[0]\,
      I4 => burst_valid,
      I5 => ap_rst_n,
      O => empty_n_reg_1
    );
\raddr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__2_n_4\
    );
\raddr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => empty_n_reg_n_4,
      I2 => \last_cnt_reg[0]\,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      I5 => raddr_reg(1),
      O => \raddr[1]_i_1__4_n_4\
    );
\raddr[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => empty_n_reg_n_4,
      I3 => raddr_reg(0),
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[2]_i_1__4_n_4\
    );
\raddr[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => raddr_reg(3),
      I3 => raddr_reg(2),
      I4 => p_8_in_0,
      I5 => raddr113_out,
      O => \raddr[3]_i_1__4_n_4\
    );
\raddr[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => p_12_in,
      I2 => empty_n_reg_n_4,
      I3 => raddr_reg(0),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__4_n_4\
    );
\raddr[3]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => pop,
      I1 => \last_cnt_reg[0]\,
      I2 => \^full_n_reg_0\,
      O => p_8_in_0
    );
\raddr[3]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => \last_cnt_reg[0]\,
      I3 => empty_n_reg_n_4,
      O => raddr113_out
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_4\,
      D => \raddr[0]_i_1__2_n_4\,
      Q => raddr_reg(0),
      R => \dout_reg[36]_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_4\,
      D => \raddr[1]_i_1__4_n_4\,
      Q => raddr_reg(1),
      R => \dout_reg[36]_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_4\,
      D => \raddr[2]_i_1__4_n_4\,
      Q => raddr_reg(2),
      R => \dout_reg[36]_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_4\,
      D => \raddr[3]_i_2__4_n_4\,
      Q => raddr_reg(3),
      R => \dout_reg[36]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 is
  port (
    k_cast_reg_656 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \add_ln79_1_reg_629_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_597_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \i_reg_597_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \reuse_select_reg_691_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \w_load_reg_696_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \add_ln82_1_reg_661_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC;
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    i_fu_64_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \acc_load_3_reg_701_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \w_load_reg_696_reg[10]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \mul_ln82_reg_711_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 : entity is "sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4";
end design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 is
  signal acc_addr_3_reg_681 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal acc_addr_3_reg_6810 : STD_LOGIC;
  signal \acc_addr_3_reg_681[4]_i_2_n_4\ : STD_LOGIC;
  signal \acc_addr_3_reg_681[5]_i_2_n_4\ : STD_LOGIC;
  signal \acc_addr_3_reg_681[5]_i_3_n_4\ : STD_LOGIC;
  signal \acc_addr_3_reg_681[6]_i_3_n_4\ : STD_LOGIC;
  signal \acc_addr_3_reg_681[6]_i_4_n_4\ : STD_LOGIC;
  signal acc_addr_3_reg_681_pp0_iter1_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \acc_d0_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__0_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__0_n_5\ : STD_LOGIC;
  signal \acc_d0_carry__0_n_6\ : STD_LOGIC;
  signal \acc_d0_carry__0_n_7\ : STD_LOGIC;
  signal \acc_d0_carry__1_i_1_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__1_i_2_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__1_i_3_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__1_i_4_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__1_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__1_n_5\ : STD_LOGIC;
  signal \acc_d0_carry__1_n_6\ : STD_LOGIC;
  signal \acc_d0_carry__1_n_7\ : STD_LOGIC;
  signal \acc_d0_carry__2_i_1_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__2_i_2_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__2_i_3_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__2_i_4_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__2_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__2_n_5\ : STD_LOGIC;
  signal \acc_d0_carry__2_n_6\ : STD_LOGIC;
  signal \acc_d0_carry__2_n_7\ : STD_LOGIC;
  signal \acc_d0_carry__3_i_1_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__3_i_2_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__3_i_3_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__3_i_4_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__3_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__3_n_5\ : STD_LOGIC;
  signal \acc_d0_carry__3_n_6\ : STD_LOGIC;
  signal \acc_d0_carry__3_n_7\ : STD_LOGIC;
  signal \acc_d0_carry__4_i_1_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__4_i_2_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__4_i_3_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__4_i_4_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__4_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__4_n_5\ : STD_LOGIC;
  signal \acc_d0_carry__4_n_6\ : STD_LOGIC;
  signal \acc_d0_carry__4_n_7\ : STD_LOGIC;
  signal \acc_d0_carry__5_i_1_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__5_i_2_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__5_i_3_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__5_i_4_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__5_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__5_n_5\ : STD_LOGIC;
  signal \acc_d0_carry__5_n_6\ : STD_LOGIC;
  signal \acc_d0_carry__5_n_7\ : STD_LOGIC;
  signal \acc_d0_carry__6_i_1_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__6_i_2_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__6_i_3_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__6_i_4_n_4\ : STD_LOGIC;
  signal \acc_d0_carry__6_n_5\ : STD_LOGIC;
  signal \acc_d0_carry__6_n_6\ : STD_LOGIC;
  signal \acc_d0_carry__6_n_7\ : STD_LOGIC;
  signal acc_d0_carry_i_1_n_4 : STD_LOGIC;
  signal acc_d0_carry_i_2_n_4 : STD_LOGIC;
  signal acc_d0_carry_i_3_n_4 : STD_LOGIC;
  signal acc_d0_carry_i_4_n_4 : STD_LOGIC;
  signal acc_d0_carry_n_4 : STD_LOGIC;
  signal acc_d0_carry_n_5 : STD_LOGIC;
  signal acc_d0_carry_n_6 : STD_LOGIC;
  signal acc_d0_carry_n_7 : STD_LOGIC;
  signal acc_load_3_reg_701 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln79_1_reg_629 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln79_1_reg_6290 : STD_LOGIC;
  signal \^add_ln79_1_reg_629_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln79_fu_198_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln80_1_fu_486_p2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal add_ln81_fu_481_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln82_1_fu_304_p2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal addr_cmp4_fu_450_p2 : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__0_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__0_n_5\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__0_n_6\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__0_n_7\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__1_i_1_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__1_i_2_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__1_i_3_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__1_i_4_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__1_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__1_n_5\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__1_n_6\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__1_n_7\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__2_i_1_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__2_i_2_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__2_i_3_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__2_i_4_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__2_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__2_n_5\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__2_n_6\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__2_n_7\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__3_i_1_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__3_i_2_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__3_i_3_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__3_i_4_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__3_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__3_n_5\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__3_n_6\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__3_n_7\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__4_i_1_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__4_i_2_n_4\ : STD_LOGIC;
  signal \addr_cmp4_fu_450_p2_carry__4_n_7\ : STD_LOGIC;
  signal addr_cmp4_fu_450_p2_carry_i_1_n_4 : STD_LOGIC;
  signal addr_cmp4_fu_450_p2_carry_i_2_n_4 : STD_LOGIC;
  signal addr_cmp4_fu_450_p2_carry_i_3_n_4 : STD_LOGIC;
  signal addr_cmp4_fu_450_p2_carry_i_4_n_4 : STD_LOGIC;
  signal addr_cmp4_fu_450_p2_carry_i_5_n_4 : STD_LOGIC;
  signal addr_cmp4_fu_450_p2_carry_i_6_n_4 : STD_LOGIC;
  signal addr_cmp4_fu_450_p2_carry_i_7_n_4 : STD_LOGIC;
  signal addr_cmp4_fu_450_p2_carry_n_4 : STD_LOGIC;
  signal addr_cmp4_fu_450_p2_carry_n_5 : STD_LOGIC;
  signal addr_cmp4_fu_450_p2_carry_n_6 : STD_LOGIC;
  signal addr_cmp4_fu_450_p2_carry_n_7 : STD_LOGIC;
  signal addr_cmp4_reg_686 : STD_LOGIC;
  signal addr_cmp4_reg_686_pp0_iter1_reg : STD_LOGIC;
  signal addr_cmp_fu_437_p2 : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__0_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__0_n_5\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__0_n_6\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__0_n_7\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__1_i_1_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__1_i_2_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__1_i_3_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__1_i_4_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__1_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__1_n_5\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__1_n_6\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__1_n_7\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__2_i_1_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__2_i_2_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__2_i_3_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__2_i_4_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__2_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__2_n_5\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__2_n_6\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__2_n_7\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__3_i_1_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__3_i_2_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__3_i_3_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__3_i_4_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__3_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__3_n_5\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__3_n_6\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__3_n_7\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__4_i_1_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__4_i_2_n_4\ : STD_LOGIC;
  signal \addr_cmp_fu_437_p2_carry__4_n_7\ : STD_LOGIC;
  signal addr_cmp_fu_437_p2_carry_i_1_n_4 : STD_LOGIC;
  signal addr_cmp_fu_437_p2_carry_i_2_n_4 : STD_LOGIC;
  signal addr_cmp_fu_437_p2_carry_i_3_n_4 : STD_LOGIC;
  signal addr_cmp_fu_437_p2_carry_i_4_n_4 : STD_LOGIC;
  signal addr_cmp_fu_437_p2_carry_i_5_n_4 : STD_LOGIC;
  signal addr_cmp_fu_437_p2_carry_i_6_n_4 : STD_LOGIC;
  signal addr_cmp_fu_437_p2_carry_n_4 : STD_LOGIC;
  signal addr_cmp_fu_437_p2_carry_n_5 : STD_LOGIC;
  signal addr_cmp_fu_437_p2_carry_n_6 : STD_LOGIC;
  signal addr_cmp_fu_437_p2_carry_n_7 : STD_LOGIC;
  signal addr_cmp_reg_671 : STD_LOGIC;
  signal and_ln79_reg_639 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_4\ : STD_LOGIC;
  signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal empty_31_fu_280_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_1_fu_86 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_1_fu_860 : STD_LOGIC;
  signal i_1_fu_8603_out : STD_LOGIC;
  signal i_reg_597 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal icmp_ln79_fu_192_p2 : STD_LOGIC;
  signal \icmp_ln79_reg_607[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln79_reg_607_reg_n_4_[0]\ : STD_LOGIC;
  signal icmp_ln80_fu_210_p2 : STD_LOGIC;
  signal icmp_ln80_reg_616 : STD_LOGIC;
  signal indvar_flatten37_fu_90 : STD_LOGIC;
  signal \indvar_flatten37_fu_90_reg_n_4_[0]\ : STD_LOGIC;
  signal \indvar_flatten37_fu_90_reg_n_4_[1]\ : STD_LOGIC;
  signal \indvar_flatten37_fu_90_reg_n_4_[2]\ : STD_LOGIC;
  signal \indvar_flatten37_fu_90_reg_n_4_[3]\ : STD_LOGIC;
  signal \indvar_flatten37_fu_90_reg_n_4_[4]\ : STD_LOGIC;
  signal \indvar_flatten37_fu_90_reg_n_4_[5]\ : STD_LOGIC;
  signal \indvar_flatten37_fu_90_reg_n_4_[6]\ : STD_LOGIC;
  signal \indvar_flatten37_fu_90_reg_n_4_[7]\ : STD_LOGIC;
  signal \indvar_flatten37_fu_90_reg_n_4_[8]\ : STD_LOGIC;
  signal indvar_flatten_fu_82 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal indvar_flatten_fu_820 : STD_LOGIC;
  signal \indvar_flatten_fu_82[0]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_82[6]_i_4_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_82_reg_n_4_[0]\ : STD_LOGIC;
  signal \indvar_flatten_fu_82_reg_n_4_[1]\ : STD_LOGIC;
  signal \indvar_flatten_fu_82_reg_n_4_[2]\ : STD_LOGIC;
  signal \indvar_flatten_fu_82_reg_n_4_[3]\ : STD_LOGIC;
  signal \indvar_flatten_fu_82_reg_n_4_[4]\ : STD_LOGIC;
  signal \indvar_flatten_fu_82_reg_n_4_[5]\ : STD_LOGIC;
  signal \indvar_flatten_fu_82_reg_n_4_[6]\ : STD_LOGIC;
  signal indvar_flatten_load_reg_611 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal j_fu_78 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^k_cast_reg_656\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal k_fu_74 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mul_ln82_reg_711 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal ram_reg_i_153_n_4 : STD_LOGIC;
  signal ram_reg_i_57_n_4 : STD_LOGIC;
  signal reuse_addr_reg_fu_66 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal reuse_reg_fu_70 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reuse_reg_fu_70[11]_i_2_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[11]_i_3_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[11]_i_4_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[11]_i_5_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[11]_i_6_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[11]_i_7_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[11]_i_8_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[11]_i_9_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[15]_i_2_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[15]_i_3_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[15]_i_4_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[15]_i_5_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[15]_i_6_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[15]_i_7_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[15]_i_8_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[15]_i_9_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[19]_i_2_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[19]_i_3_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[19]_i_4_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[19]_i_5_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[19]_i_6_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[19]_i_7_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[19]_i_8_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[19]_i_9_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[23]_i_2_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[23]_i_3_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[23]_i_4_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[23]_i_5_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[23]_i_6_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[23]_i_7_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[23]_i_8_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[23]_i_9_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[27]_i_2_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[27]_i_3_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[27]_i_4_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[27]_i_5_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[27]_i_6_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[27]_i_7_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[27]_i_8_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[27]_i_9_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[31]_i_2_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[31]_i_3_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[31]_i_4_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[31]_i_5_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[31]_i_6_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[31]_i_7_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[31]_i_8_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[3]_i_2_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[3]_i_3_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[3]_i_4_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[3]_i_5_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[3]_i_6_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[3]_i_7_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[3]_i_8_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[3]_i_9_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[7]_i_2_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[7]_i_3_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[7]_i_4_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[7]_i_5_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[7]_i_6_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[7]_i_7_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[7]_i_8_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70[7]_i_9_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \reuse_reg_fu_70_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal reuse_select_fu_474_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reuse_select_reg_6910 : STD_LOGIC;
  signal select_ln79_fu_216_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln79_reg_624 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln80_3_fu_466_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln80_fu_272_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_cast_cast_cast_fu_333_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_cast_mid1_cast_cast_fu_402_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln79_fu_348_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal zext_ln80_2_fu_419_p1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_acc_d0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_addr_cmp4_fu_450_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp4_fu_450_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp4_fu_450_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp4_fu_450_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp4_fu_450_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp4_fu_450_p2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_cmp4_fu_450_p2_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_addr_cmp_fu_437_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_437_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_437_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_437_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_437_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_437_p2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_cmp_fu_437_p2_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reuse_reg_fu_70_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_addr_3_reg_681[0]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \acc_addr_3_reg_681[1]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \acc_addr_3_reg_681[2]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \acc_addr_3_reg_681[4]_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \acc_addr_3_reg_681[6]_i_4\ : label is "soft_lutpair360";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of acc_d0_carry : label is 35;
  attribute ADDER_THRESHOLD of \acc_d0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \acc_d0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \acc_d0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \acc_d0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \acc_d0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \acc_d0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \acc_d0_carry__6\ : label is 35;
  attribute SOFT_HLUTNM of addr_cmp4_fu_450_p2_carry_i_5 : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of addr_cmp4_fu_450_p2_carry_i_6 : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of addr_cmp4_fu_450_p2_carry_i_7 : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of addr_cmp_fu_437_p2_carry_i_5 : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of addr_cmp_fu_437_p2_carry_i_6 : label is "soft_lutpair364";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \i_1_fu_86[0]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \i_1_fu_86[1]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_82[2]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_82[3]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_82[4]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_82[6]_i_4\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \j_fu_78[0]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \j_fu_78[1]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \j_fu_78[2]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \j_fu_78[3]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \k_fu_74[1]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \k_fu_74[2]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of ram_reg_i_147 : label is "soft_lutpair358";
begin
  \add_ln79_1_reg_629_reg[0]_0\(0) <= \^add_ln79_1_reg_629_reg[0]_0\(0);
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
  grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(31 downto 0) <= \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(31 downto 0);
  k_cast_reg_656(2 downto 0) <= \^k_cast_reg_656\(2 downto 0);
\acc_addr_3_reg_681[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE04"
    )
        port map (
      I0 => and_ln79_reg_639,
      I1 => tmp_cast_cast_cast_fu_333_p1(0),
      I2 => icmp_ln80_reg_616,
      I3 => tmp_cast_mid1_cast_cast_fu_402_p1(0),
      O => zext_ln80_2_fu_419_p1(0)
    );
\acc_addr_3_reg_681[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE04"
    )
        port map (
      I0 => and_ln79_reg_639,
      I1 => tmp_cast_cast_cast_fu_333_p1(1),
      I2 => icmp_ln80_reg_616,
      I3 => tmp_cast_mid1_cast_cast_fu_402_p1(1),
      O => zext_ln80_2_fu_419_p1(1)
    );
\acc_addr_3_reg_681[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE04"
    )
        port map (
      I0 => and_ln79_reg_639,
      I1 => tmp_cast_cast_cast_fu_333_p1(2),
      I2 => icmp_ln80_reg_616,
      I3 => tmp_cast_mid1_cast_cast_fu_402_p1(2),
      O => zext_ln80_2_fu_419_p1(2)
    );
\acc_addr_3_reg_681[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"784478BB78777888"
    )
        port map (
      I0 => tmp_cast_mid1_cast_cast_fu_402_p1(3),
      I1 => and_ln79_reg_639,
      I2 => add_ln79_1_reg_629(0),
      I3 => icmp_ln80_reg_616,
      I4 => i_reg_597(0),
      I5 => tmp_cast_cast_cast_fu_333_p1(3),
      O => zext_ln80_2_fu_419_p1(3)
    );
\acc_addr_3_reg_681[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F8080707F808F"
    )
        port map (
      I0 => \^add_ln79_1_reg_629_reg[0]_0\(0),
      I1 => tmp_cast_mid1_cast_cast_fu_402_p1(3),
      I2 => and_ln79_reg_639,
      I3 => i_reg_597(1),
      I4 => trunc_ln79_fu_348_p1(1),
      I5 => \acc_addr_3_reg_681[4]_i_2_n_4\,
      O => zext_ln80_2_fu_419_p1(4)
    );
\acc_addr_3_reg_681[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => icmp_ln80_reg_616,
      I1 => tmp_cast_cast_cast_fu_333_p1(3),
      I2 => i_reg_597(0),
      O => \acc_addr_3_reg_681[4]_i_2_n_4\
    );
\acc_addr_3_reg_681[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDD1DDDD111D1"
    )
        port map (
      I0 => \acc_addr_3_reg_681[5]_i_2_n_4\,
      I1 => and_ln79_reg_639,
      I2 => i_reg_597(2),
      I3 => icmp_ln80_reg_616,
      I4 => add_ln79_1_reg_629(2),
      I5 => \acc_addr_3_reg_681[5]_i_3_n_4\,
      O => zext_ln80_2_fu_419_p1(5)
    );
\acc_addr_3_reg_681[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => add_ln79_1_reg_629(2),
      I1 => icmp_ln80_reg_616,
      I2 => i_reg_597(2),
      I3 => i_reg_597(0),
      I4 => tmp_cast_cast_cast_fu_333_p1(3),
      I5 => i_reg_597(1),
      O => \acc_addr_3_reg_681[5]_i_2_n_4\
    );
\acc_addr_3_reg_681[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FFFFFFF3FFF"
    )
        port map (
      I0 => add_ln79_1_reg_629(0),
      I1 => i_reg_597(0),
      I2 => tmp_cast_mid1_cast_cast_fu_402_p1(3),
      I3 => i_reg_597(1),
      I4 => icmp_ln80_reg_616,
      I5 => add_ln79_1_reg_629(1),
      O => \acc_addr_3_reg_681[5]_i_3_n_4\
    );
\acc_addr_3_reg_681[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln79_reg_607_reg_n_4_[0]\,
      O => acc_addr_3_reg_6810
    );
\acc_addr_3_reg_681[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_addr_3_reg_681[6]_i_3_n_4\,
      O => zext_ln80_2_fu_419_p1(6)
    );
\acc_addr_3_reg_681[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \acc_addr_3_reg_681[6]_i_4_n_4\,
      I1 => and_ln79_reg_639,
      I2 => \acc_addr_3_reg_681[5]_i_3_n_4\,
      I3 => i_reg_597(2),
      I4 => icmp_ln80_reg_616,
      I5 => add_ln79_1_reg_629(2),
      O => \acc_addr_3_reg_681[6]_i_3_n_4\
    );
\acc_addr_3_reg_681[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => i_reg_597(0),
      I1 => tmp_cast_cast_cast_fu_333_p1(3),
      I2 => icmp_ln80_reg_616,
      I3 => i_reg_597(1),
      O => \acc_addr_3_reg_681[6]_i_4_n_4\
    );
\acc_addr_3_reg_681_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => acc_addr_3_reg_681(0),
      Q => acc_addr_3_reg_681_pp0_iter1_reg(0),
      R => '0'
    );
\acc_addr_3_reg_681_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => acc_addr_3_reg_681(1),
      Q => acc_addr_3_reg_681_pp0_iter1_reg(1),
      R => '0'
    );
\acc_addr_3_reg_681_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => acc_addr_3_reg_681(2),
      Q => acc_addr_3_reg_681_pp0_iter1_reg(2),
      R => '0'
    );
\acc_addr_3_reg_681_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => acc_addr_3_reg_681(3),
      Q => acc_addr_3_reg_681_pp0_iter1_reg(3),
      R => '0'
    );
\acc_addr_3_reg_681_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => acc_addr_3_reg_681(4),
      Q => acc_addr_3_reg_681_pp0_iter1_reg(4),
      R => '0'
    );
\acc_addr_3_reg_681_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => acc_addr_3_reg_681(5),
      Q => acc_addr_3_reg_681_pp0_iter1_reg(5),
      R => '0'
    );
\acc_addr_3_reg_681_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => acc_addr_3_reg_681(6),
      Q => acc_addr_3_reg_681_pp0_iter1_reg(6),
      R => '0'
    );
\acc_addr_3_reg_681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_3_reg_6810,
      D => zext_ln80_2_fu_419_p1(0),
      Q => acc_addr_3_reg_681(0),
      R => '0'
    );
\acc_addr_3_reg_681_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_3_reg_6810,
      D => zext_ln80_2_fu_419_p1(1),
      Q => acc_addr_3_reg_681(1),
      R => '0'
    );
\acc_addr_3_reg_681_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_3_reg_6810,
      D => zext_ln80_2_fu_419_p1(2),
      Q => acc_addr_3_reg_681(2),
      R => '0'
    );
\acc_addr_3_reg_681_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_3_reg_6810,
      D => zext_ln80_2_fu_419_p1(3),
      Q => acc_addr_3_reg_681(3),
      R => '0'
    );
\acc_addr_3_reg_681_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_3_reg_6810,
      D => zext_ln80_2_fu_419_p1(4),
      Q => acc_addr_3_reg_681(4),
      R => '0'
    );
\acc_addr_3_reg_681_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_3_reg_6810,
      D => zext_ln80_2_fu_419_p1(5),
      Q => acc_addr_3_reg_681(5),
      R => '0'
    );
\acc_addr_3_reg_681_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_3_reg_6810,
      D => zext_ln80_2_fu_419_p1(6),
      Q => acc_addr_3_reg_681(6),
      R => '0'
    );
acc_d0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => acc_d0_carry_n_4,
      CO(2) => acc_d0_carry_n_5,
      CO(1) => acc_d0_carry_n_6,
      CO(0) => acc_d0_carry_n_7,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln82_reg_711(3 downto 0),
      O(3 downto 0) => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(3 downto 0),
      S(3) => acc_d0_carry_i_1_n_4,
      S(2) => acc_d0_carry_i_2_n_4,
      S(1) => acc_d0_carry_i_3_n_4,
      S(0) => acc_d0_carry_i_4_n_4
    );
\acc_d0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => acc_d0_carry_n_4,
      CO(3) => \acc_d0_carry__0_n_4\,
      CO(2) => \acc_d0_carry__0_n_5\,
      CO(1) => \acc_d0_carry__0_n_6\,
      CO(0) => \acc_d0_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln82_reg_711(7 downto 4),
      O(3 downto 0) => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(7 downto 4),
      S(3) => \acc_d0_carry__0_i_1_n_4\,
      S(2) => \acc_d0_carry__0_i_2_n_4\,
      S(1) => \acc_d0_carry__0_i_3_n_4\,
      S(0) => \acc_d0_carry__0_i_4_n_4\
    );
\acc_d0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(7),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(7),
      I3 => mul_ln82_reg_711(7),
      O => \acc_d0_carry__0_i_1_n_4\
    );
\acc_d0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(6),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(6),
      I3 => mul_ln82_reg_711(6),
      O => \acc_d0_carry__0_i_2_n_4\
    );
\acc_d0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(5),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(5),
      I3 => mul_ln82_reg_711(5),
      O => \acc_d0_carry__0_i_3_n_4\
    );
\acc_d0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(4),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(4),
      I3 => mul_ln82_reg_711(4),
      O => \acc_d0_carry__0_i_4_n_4\
    );
\acc_d0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_d0_carry__0_n_4\,
      CO(3) => \acc_d0_carry__1_n_4\,
      CO(2) => \acc_d0_carry__1_n_5\,
      CO(1) => \acc_d0_carry__1_n_6\,
      CO(0) => \acc_d0_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln82_reg_711(11 downto 8),
      O(3 downto 0) => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(11 downto 8),
      S(3) => \acc_d0_carry__1_i_1_n_4\,
      S(2) => \acc_d0_carry__1_i_2_n_4\,
      S(1) => \acc_d0_carry__1_i_3_n_4\,
      S(0) => \acc_d0_carry__1_i_4_n_4\
    );
\acc_d0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(11),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(11),
      I3 => mul_ln82_reg_711(11),
      O => \acc_d0_carry__1_i_1_n_4\
    );
\acc_d0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(10),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(10),
      I3 => mul_ln82_reg_711(10),
      O => \acc_d0_carry__1_i_2_n_4\
    );
\acc_d0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(9),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(9),
      I3 => mul_ln82_reg_711(9),
      O => \acc_d0_carry__1_i_3_n_4\
    );
\acc_d0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(8),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(8),
      I3 => mul_ln82_reg_711(8),
      O => \acc_d0_carry__1_i_4_n_4\
    );
\acc_d0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_d0_carry__1_n_4\,
      CO(3) => \acc_d0_carry__2_n_4\,
      CO(2) => \acc_d0_carry__2_n_5\,
      CO(1) => \acc_d0_carry__2_n_6\,
      CO(0) => \acc_d0_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln82_reg_711(15 downto 12),
      O(3 downto 0) => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(15 downto 12),
      S(3) => \acc_d0_carry__2_i_1_n_4\,
      S(2) => \acc_d0_carry__2_i_2_n_4\,
      S(1) => \acc_d0_carry__2_i_3_n_4\,
      S(0) => \acc_d0_carry__2_i_4_n_4\
    );
\acc_d0_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(15),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(15),
      I3 => mul_ln82_reg_711(15),
      O => \acc_d0_carry__2_i_1_n_4\
    );
\acc_d0_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(14),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(14),
      I3 => mul_ln82_reg_711(14),
      O => \acc_d0_carry__2_i_2_n_4\
    );
\acc_d0_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(13),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(13),
      I3 => mul_ln82_reg_711(13),
      O => \acc_d0_carry__2_i_3_n_4\
    );
\acc_d0_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(12),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(12),
      I3 => mul_ln82_reg_711(12),
      O => \acc_d0_carry__2_i_4_n_4\
    );
\acc_d0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_d0_carry__2_n_4\,
      CO(3) => \acc_d0_carry__3_n_4\,
      CO(2) => \acc_d0_carry__3_n_5\,
      CO(1) => \acc_d0_carry__3_n_6\,
      CO(0) => \acc_d0_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln82_reg_711(19 downto 16),
      O(3 downto 0) => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(19 downto 16),
      S(3) => \acc_d0_carry__3_i_1_n_4\,
      S(2) => \acc_d0_carry__3_i_2_n_4\,
      S(1) => \acc_d0_carry__3_i_3_n_4\,
      S(0) => \acc_d0_carry__3_i_4_n_4\
    );
\acc_d0_carry__3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(19),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(19),
      I3 => mul_ln82_reg_711(19),
      O => \acc_d0_carry__3_i_1_n_4\
    );
\acc_d0_carry__3_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(18),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(18),
      I3 => mul_ln82_reg_711(18),
      O => \acc_d0_carry__3_i_2_n_4\
    );
\acc_d0_carry__3_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(17),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(17),
      I3 => mul_ln82_reg_711(17),
      O => \acc_d0_carry__3_i_3_n_4\
    );
\acc_d0_carry__3_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(16),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(16),
      I3 => mul_ln82_reg_711(16),
      O => \acc_d0_carry__3_i_4_n_4\
    );
\acc_d0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_d0_carry__3_n_4\,
      CO(3) => \acc_d0_carry__4_n_4\,
      CO(2) => \acc_d0_carry__4_n_5\,
      CO(1) => \acc_d0_carry__4_n_6\,
      CO(0) => \acc_d0_carry__4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln82_reg_711(23 downto 20),
      O(3 downto 0) => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(23 downto 20),
      S(3) => \acc_d0_carry__4_i_1_n_4\,
      S(2) => \acc_d0_carry__4_i_2_n_4\,
      S(1) => \acc_d0_carry__4_i_3_n_4\,
      S(0) => \acc_d0_carry__4_i_4_n_4\
    );
\acc_d0_carry__4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(23),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(23),
      I3 => mul_ln82_reg_711(23),
      O => \acc_d0_carry__4_i_1_n_4\
    );
\acc_d0_carry__4_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(22),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(22),
      I3 => mul_ln82_reg_711(22),
      O => \acc_d0_carry__4_i_2_n_4\
    );
\acc_d0_carry__4_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(21),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(21),
      I3 => mul_ln82_reg_711(21),
      O => \acc_d0_carry__4_i_3_n_4\
    );
\acc_d0_carry__4_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(20),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(20),
      I3 => mul_ln82_reg_711(20),
      O => \acc_d0_carry__4_i_4_n_4\
    );
\acc_d0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_d0_carry__4_n_4\,
      CO(3) => \acc_d0_carry__5_n_4\,
      CO(2) => \acc_d0_carry__5_n_5\,
      CO(1) => \acc_d0_carry__5_n_6\,
      CO(0) => \acc_d0_carry__5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln82_reg_711(27 downto 24),
      O(3 downto 0) => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(27 downto 24),
      S(3) => \acc_d0_carry__5_i_1_n_4\,
      S(2) => \acc_d0_carry__5_i_2_n_4\,
      S(1) => \acc_d0_carry__5_i_3_n_4\,
      S(0) => \acc_d0_carry__5_i_4_n_4\
    );
\acc_d0_carry__5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(27),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(27),
      I3 => mul_ln82_reg_711(27),
      O => \acc_d0_carry__5_i_1_n_4\
    );
\acc_d0_carry__5_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(26),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(26),
      I3 => mul_ln82_reg_711(26),
      O => \acc_d0_carry__5_i_2_n_4\
    );
\acc_d0_carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(25),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(25),
      I3 => mul_ln82_reg_711(25),
      O => \acc_d0_carry__5_i_3_n_4\
    );
\acc_d0_carry__5_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(24),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(24),
      I3 => mul_ln82_reg_711(24),
      O => \acc_d0_carry__5_i_4_n_4\
    );
\acc_d0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_d0_carry__5_n_4\,
      CO(3) => \NLW_acc_d0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \acc_d0_carry__6_n_5\,
      CO(1) => \acc_d0_carry__6_n_6\,
      CO(0) => \acc_d0_carry__6_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => mul_ln82_reg_711(30 downto 28),
      O(3 downto 0) => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(31 downto 28),
      S(3) => \acc_d0_carry__6_i_1_n_4\,
      S(2) => \acc_d0_carry__6_i_2_n_4\,
      S(1) => \acc_d0_carry__6_i_3_n_4\,
      S(0) => \acc_d0_carry__6_i_4_n_4\
    );
\acc_d0_carry__6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => mul_ln82_reg_711(31),
      I1 => acc_load_3_reg_701(31),
      I2 => addr_cmp4_reg_686_pp0_iter1_reg,
      I3 => reuse_reg_fu_70(31),
      O => \acc_d0_carry__6_i_1_n_4\
    );
\acc_d0_carry__6_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(30),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(30),
      I3 => mul_ln82_reg_711(30),
      O => \acc_d0_carry__6_i_2_n_4\
    );
\acc_d0_carry__6_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(29),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(29),
      I3 => mul_ln82_reg_711(29),
      O => \acc_d0_carry__6_i_3_n_4\
    );
\acc_d0_carry__6_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(28),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(28),
      I3 => mul_ln82_reg_711(28),
      O => \acc_d0_carry__6_i_4_n_4\
    );
acc_d0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(3),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(3),
      I3 => mul_ln82_reg_711(3),
      O => acc_d0_carry_i_1_n_4
    );
acc_d0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(2),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(2),
      I3 => mul_ln82_reg_711(2),
      O => acc_d0_carry_i_2_n_4
    );
acc_d0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(1),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(1),
      I3 => mul_ln82_reg_711(1),
      O => acc_d0_carry_i_3_n_4
    );
acc_d0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => acc_load_3_reg_701(0),
      I1 => addr_cmp4_reg_686_pp0_iter1_reg,
      I2 => reuse_reg_fu_70(0),
      I3 => mul_ln82_reg_711(0),
      O => acc_d0_carry_i_4_n_4
    );
\acc_load_3_reg_701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(0),
      Q => acc_load_3_reg_701(0),
      R => '0'
    );
\acc_load_3_reg_701_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(10),
      Q => acc_load_3_reg_701(10),
      R => '0'
    );
\acc_load_3_reg_701_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(11),
      Q => acc_load_3_reg_701(11),
      R => '0'
    );
\acc_load_3_reg_701_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(12),
      Q => acc_load_3_reg_701(12),
      R => '0'
    );
\acc_load_3_reg_701_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(13),
      Q => acc_load_3_reg_701(13),
      R => '0'
    );
\acc_load_3_reg_701_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(14),
      Q => acc_load_3_reg_701(14),
      R => '0'
    );
\acc_load_3_reg_701_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(15),
      Q => acc_load_3_reg_701(15),
      R => '0'
    );
\acc_load_3_reg_701_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(16),
      Q => acc_load_3_reg_701(16),
      R => '0'
    );
\acc_load_3_reg_701_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(17),
      Q => acc_load_3_reg_701(17),
      R => '0'
    );
\acc_load_3_reg_701_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(18),
      Q => acc_load_3_reg_701(18),
      R => '0'
    );
\acc_load_3_reg_701_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(19),
      Q => acc_load_3_reg_701(19),
      R => '0'
    );
\acc_load_3_reg_701_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(1),
      Q => acc_load_3_reg_701(1),
      R => '0'
    );
\acc_load_3_reg_701_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(20),
      Q => acc_load_3_reg_701(20),
      R => '0'
    );
\acc_load_3_reg_701_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(21),
      Q => acc_load_3_reg_701(21),
      R => '0'
    );
\acc_load_3_reg_701_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(22),
      Q => acc_load_3_reg_701(22),
      R => '0'
    );
\acc_load_3_reg_701_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(23),
      Q => acc_load_3_reg_701(23),
      R => '0'
    );
\acc_load_3_reg_701_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(24),
      Q => acc_load_3_reg_701(24),
      R => '0'
    );
\acc_load_3_reg_701_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(25),
      Q => acc_load_3_reg_701(25),
      R => '0'
    );
\acc_load_3_reg_701_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(26),
      Q => acc_load_3_reg_701(26),
      R => '0'
    );
\acc_load_3_reg_701_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(27),
      Q => acc_load_3_reg_701(27),
      R => '0'
    );
\acc_load_3_reg_701_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(28),
      Q => acc_load_3_reg_701(28),
      R => '0'
    );
\acc_load_3_reg_701_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(29),
      Q => acc_load_3_reg_701(29),
      R => '0'
    );
\acc_load_3_reg_701_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(2),
      Q => acc_load_3_reg_701(2),
      R => '0'
    );
\acc_load_3_reg_701_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(30),
      Q => acc_load_3_reg_701(30),
      R => '0'
    );
\acc_load_3_reg_701_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(31),
      Q => acc_load_3_reg_701(31),
      R => '0'
    );
\acc_load_3_reg_701_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(3),
      Q => acc_load_3_reg_701(3),
      R => '0'
    );
\acc_load_3_reg_701_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(4),
      Q => acc_load_3_reg_701(4),
      R => '0'
    );
\acc_load_3_reg_701_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(5),
      Q => acc_load_3_reg_701(5),
      R => '0'
    );
\acc_load_3_reg_701_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(6),
      Q => acc_load_3_reg_701(6),
      R => '0'
    );
\acc_load_3_reg_701_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(7),
      Q => acc_load_3_reg_701(7),
      R => '0'
    );
\acc_load_3_reg_701_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(8),
      Q => acc_load_3_reg_701(8),
      R => '0'
    );
\acc_load_3_reg_701_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => \acc_load_3_reg_701_reg[31]_0\(9),
      Q => acc_load_3_reg_701(9),
      R => '0'
    );
\add_ln79_1_reg_629_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => add_ln79_1_reg_629(0),
      R => '0'
    );
\add_ln79_1_reg_629_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => add_ln79_1_reg_629(1),
      R => '0'
    );
\add_ln79_1_reg_629_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => add_ln79_1_reg_629(2),
      R => '0'
    );
\add_ln80_reg_645_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => empty_31_fu_280_p1(0),
      Q => tmp_cast_mid1_cast_cast_fu_402_p1(0),
      R => '0'
    );
\add_ln80_reg_645_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => empty_31_fu_280_p1(1),
      Q => tmp_cast_mid1_cast_cast_fu_402_p1(1),
      R => '0'
    );
\add_ln80_reg_645_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => empty_31_fu_280_p1(2),
      Q => tmp_cast_mid1_cast_cast_fu_402_p1(2),
      R => '0'
    );
\add_ln80_reg_645_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => empty_31_fu_280_p1(3),
      Q => tmp_cast_mid1_cast_cast_fu_402_p1(3),
      R => '0'
    );
\add_ln82_1_reg_661_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => add_ln82_1_fu_304_p2(2),
      Q => \add_ln82_1_reg_661_reg[4]_0\(0),
      R => '0'
    );
\add_ln82_1_reg_661_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => add_ln82_1_fu_304_p2(3),
      Q => \add_ln82_1_reg_661_reg[4]_0\(1),
      R => '0'
    );
\add_ln82_1_reg_661_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => add_ln82_1_fu_304_p2(4),
      Q => \add_ln82_1_reg_661_reg[4]_0\(2),
      R => '0'
    );
addr_cmp4_fu_450_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addr_cmp4_fu_450_p2_carry_n_4,
      CO(2) => addr_cmp4_fu_450_p2_carry_n_5,
      CO(1) => addr_cmp4_fu_450_p2_carry_n_6,
      CO(0) => addr_cmp4_fu_450_p2_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_addr_cmp4_fu_450_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => addr_cmp4_fu_450_p2_carry_i_1_n_4,
      S(2) => addr_cmp4_fu_450_p2_carry_i_2_n_4,
      S(1) => addr_cmp4_fu_450_p2_carry_i_3_n_4,
      S(0) => addr_cmp4_fu_450_p2_carry_i_4_n_4
    );
\addr_cmp4_fu_450_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addr_cmp4_fu_450_p2_carry_n_4,
      CO(3) => \addr_cmp4_fu_450_p2_carry__0_n_4\,
      CO(2) => \addr_cmp4_fu_450_p2_carry__0_n_5\,
      CO(1) => \addr_cmp4_fu_450_p2_carry__0_n_6\,
      CO(0) => \addr_cmp4_fu_450_p2_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp4_fu_450_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp4_fu_450_p2_carry__0_i_1_n_4\,
      S(2) => \addr_cmp4_fu_450_p2_carry__0_i_2_n_4\,
      S(1) => \addr_cmp4_fu_450_p2_carry__0_i_3_n_4\,
      S(0) => \addr_cmp4_fu_450_p2_carry__0_i_4_n_4\
    );
\addr_cmp4_fu_450_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__0_i_1_n_4\
    );
\addr_cmp4_fu_450_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__0_i_2_n_4\
    );
\addr_cmp4_fu_450_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__0_i_3_n_4\
    );
\addr_cmp4_fu_450_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__0_i_4_n_4\
    );
\addr_cmp4_fu_450_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp4_fu_450_p2_carry__0_n_4\,
      CO(3) => \addr_cmp4_fu_450_p2_carry__1_n_4\,
      CO(2) => \addr_cmp4_fu_450_p2_carry__1_n_5\,
      CO(1) => \addr_cmp4_fu_450_p2_carry__1_n_6\,
      CO(0) => \addr_cmp4_fu_450_p2_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp4_fu_450_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp4_fu_450_p2_carry__1_i_1_n_4\,
      S(2) => \addr_cmp4_fu_450_p2_carry__1_i_2_n_4\,
      S(1) => \addr_cmp4_fu_450_p2_carry__1_i_3_n_4\,
      S(0) => \addr_cmp4_fu_450_p2_carry__1_i_4_n_4\
    );
\addr_cmp4_fu_450_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__1_i_1_n_4\
    );
\addr_cmp4_fu_450_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__1_i_2_n_4\
    );
\addr_cmp4_fu_450_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__1_i_3_n_4\
    );
\addr_cmp4_fu_450_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__1_i_4_n_4\
    );
\addr_cmp4_fu_450_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp4_fu_450_p2_carry__1_n_4\,
      CO(3) => \addr_cmp4_fu_450_p2_carry__2_n_4\,
      CO(2) => \addr_cmp4_fu_450_p2_carry__2_n_5\,
      CO(1) => \addr_cmp4_fu_450_p2_carry__2_n_6\,
      CO(0) => \addr_cmp4_fu_450_p2_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp4_fu_450_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp4_fu_450_p2_carry__2_i_1_n_4\,
      S(2) => \addr_cmp4_fu_450_p2_carry__2_i_2_n_4\,
      S(1) => \addr_cmp4_fu_450_p2_carry__2_i_3_n_4\,
      S(0) => \addr_cmp4_fu_450_p2_carry__2_i_4_n_4\
    );
\addr_cmp4_fu_450_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__2_i_1_n_4\
    );
\addr_cmp4_fu_450_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__2_i_2_n_4\
    );
\addr_cmp4_fu_450_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__2_i_3_n_4\
    );
\addr_cmp4_fu_450_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__2_i_4_n_4\
    );
\addr_cmp4_fu_450_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp4_fu_450_p2_carry__2_n_4\,
      CO(3) => \addr_cmp4_fu_450_p2_carry__3_n_4\,
      CO(2) => \addr_cmp4_fu_450_p2_carry__3_n_5\,
      CO(1) => \addr_cmp4_fu_450_p2_carry__3_n_6\,
      CO(0) => \addr_cmp4_fu_450_p2_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp4_fu_450_p2_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp4_fu_450_p2_carry__3_i_1_n_4\,
      S(2) => \addr_cmp4_fu_450_p2_carry__3_i_2_n_4\,
      S(1) => \addr_cmp4_fu_450_p2_carry__3_i_3_n_4\,
      S(0) => \addr_cmp4_fu_450_p2_carry__3_i_4_n_4\
    );
\addr_cmp4_fu_450_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__3_i_1_n_4\
    );
\addr_cmp4_fu_450_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__3_i_2_n_4\
    );
\addr_cmp4_fu_450_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__3_i_3_n_4\
    );
\addr_cmp4_fu_450_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__3_i_4_n_4\
    );
\addr_cmp4_fu_450_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp4_fu_450_p2_carry__3_n_4\,
      CO(3 downto 2) => \NLW_addr_cmp4_fu_450_p2_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => addr_cmp4_fu_450_p2,
      CO(0) => \addr_cmp4_fu_450_p2_carry__4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp4_fu_450_p2_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \addr_cmp4_fu_450_p2_carry__4_i_1_n_4\,
      S(0) => \addr_cmp4_fu_450_p2_carry__4_i_2_n_4\
    );
\addr_cmp4_fu_450_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__4_i_1_n_4\
    );
\addr_cmp4_fu_450_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp4_fu_450_p2_carry__4_i_2_n_4\
    );
addr_cmp4_fu_450_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => addr_cmp4_fu_450_p2_carry_i_1_n_4
    );
addr_cmp4_fu_450_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \acc_addr_3_reg_681[6]_i_3_n_4\,
      I1 => reuse_addr_reg_fu_66(6),
      I2 => reuse_addr_reg_fu_66(8),
      O => addr_cmp4_fu_450_p2_carry_i_2_n_4
    );
addr_cmp4_fu_450_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(3),
      I1 => zext_ln80_2_fu_419_p1(3),
      I2 => reuse_addr_reg_fu_66(4),
      I3 => zext_ln80_2_fu_419_p1(4),
      I4 => zext_ln80_2_fu_419_p1(5),
      I5 => reuse_addr_reg_fu_66(5),
      O => addr_cmp4_fu_450_p2_carry_i_3_n_4
    );
addr_cmp4_fu_450_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => addr_cmp4_fu_450_p2_carry_i_5_n_4,
      I1 => reuse_addr_reg_fu_66(0),
      I2 => reuse_addr_reg_fu_66(2),
      I3 => addr_cmp4_fu_450_p2_carry_i_6_n_4,
      I4 => reuse_addr_reg_fu_66(1),
      I5 => addr_cmp4_fu_450_p2_carry_i_7_n_4,
      O => addr_cmp4_fu_450_p2_carry_i_4_n_4
    );
addr_cmp4_fu_450_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55CF"
    )
        port map (
      I0 => tmp_cast_mid1_cast_cast_fu_402_p1(0),
      I1 => icmp_ln80_reg_616,
      I2 => tmp_cast_cast_cast_fu_333_p1(0),
      I3 => and_ln79_reg_639,
      O => addr_cmp4_fu_450_p2_carry_i_5_n_4
    );
addr_cmp4_fu_450_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55CF"
    )
        port map (
      I0 => tmp_cast_mid1_cast_cast_fu_402_p1(2),
      I1 => icmp_ln80_reg_616,
      I2 => tmp_cast_cast_cast_fu_333_p1(2),
      I3 => and_ln79_reg_639,
      O => addr_cmp4_fu_450_p2_carry_i_6_n_4
    );
addr_cmp4_fu_450_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55CF"
    )
        port map (
      I0 => tmp_cast_mid1_cast_cast_fu_402_p1(1),
      I1 => icmp_ln80_reg_616,
      I2 => tmp_cast_cast_cast_fu_333_p1(1),
      I3 => and_ln79_reg_639,
      O => addr_cmp4_fu_450_p2_carry_i_7_n_4
    );
\addr_cmp4_reg_686_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => addr_cmp4_reg_686,
      Q => addr_cmp4_reg_686_pp0_iter1_reg,
      R => '0'
    );
\addr_cmp4_reg_686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_3_reg_6810,
      D => addr_cmp4_fu_450_p2,
      Q => addr_cmp4_reg_686,
      R => '0'
    );
addr_cmp_fu_437_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addr_cmp_fu_437_p2_carry_n_4,
      CO(2) => addr_cmp_fu_437_p2_carry_n_5,
      CO(1) => addr_cmp_fu_437_p2_carry_n_6,
      CO(0) => addr_cmp_fu_437_p2_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_addr_cmp_fu_437_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => addr_cmp_fu_437_p2_carry_i_1_n_4,
      S(2) => addr_cmp_fu_437_p2_carry_i_2_n_4,
      S(1) => addr_cmp_fu_437_p2_carry_i_3_n_4,
      S(0) => addr_cmp_fu_437_p2_carry_i_4_n_4
    );
\addr_cmp_fu_437_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addr_cmp_fu_437_p2_carry_n_4,
      CO(3) => \addr_cmp_fu_437_p2_carry__0_n_4\,
      CO(2) => \addr_cmp_fu_437_p2_carry__0_n_5\,
      CO(1) => \addr_cmp_fu_437_p2_carry__0_n_6\,
      CO(0) => \addr_cmp_fu_437_p2_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_437_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_437_p2_carry__0_i_1_n_4\,
      S(2) => \addr_cmp_fu_437_p2_carry__0_i_2_n_4\,
      S(1) => \addr_cmp_fu_437_p2_carry__0_i_3_n_4\,
      S(0) => \addr_cmp_fu_437_p2_carry__0_i_4_n_4\
    );
\addr_cmp_fu_437_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__0_i_1_n_4\
    );
\addr_cmp_fu_437_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__0_i_2_n_4\
    );
\addr_cmp_fu_437_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__0_i_3_n_4\
    );
\addr_cmp_fu_437_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__0_i_4_n_4\
    );
\addr_cmp_fu_437_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_437_p2_carry__0_n_4\,
      CO(3) => \addr_cmp_fu_437_p2_carry__1_n_4\,
      CO(2) => \addr_cmp_fu_437_p2_carry__1_n_5\,
      CO(1) => \addr_cmp_fu_437_p2_carry__1_n_6\,
      CO(0) => \addr_cmp_fu_437_p2_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_437_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_437_p2_carry__1_i_1_n_4\,
      S(2) => \addr_cmp_fu_437_p2_carry__1_i_2_n_4\,
      S(1) => \addr_cmp_fu_437_p2_carry__1_i_3_n_4\,
      S(0) => \addr_cmp_fu_437_p2_carry__1_i_4_n_4\
    );
\addr_cmp_fu_437_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__1_i_1_n_4\
    );
\addr_cmp_fu_437_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__1_i_2_n_4\
    );
\addr_cmp_fu_437_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__1_i_3_n_4\
    );
\addr_cmp_fu_437_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__1_i_4_n_4\
    );
\addr_cmp_fu_437_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_437_p2_carry__1_n_4\,
      CO(3) => \addr_cmp_fu_437_p2_carry__2_n_4\,
      CO(2) => \addr_cmp_fu_437_p2_carry__2_n_5\,
      CO(1) => \addr_cmp_fu_437_p2_carry__2_n_6\,
      CO(0) => \addr_cmp_fu_437_p2_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_437_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_437_p2_carry__2_i_1_n_4\,
      S(2) => \addr_cmp_fu_437_p2_carry__2_i_2_n_4\,
      S(1) => \addr_cmp_fu_437_p2_carry__2_i_3_n_4\,
      S(0) => \addr_cmp_fu_437_p2_carry__2_i_4_n_4\
    );
\addr_cmp_fu_437_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__2_i_1_n_4\
    );
\addr_cmp_fu_437_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__2_i_2_n_4\
    );
\addr_cmp_fu_437_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__2_i_3_n_4\
    );
\addr_cmp_fu_437_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__2_i_4_n_4\
    );
\addr_cmp_fu_437_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_437_p2_carry__2_n_4\,
      CO(3) => \addr_cmp_fu_437_p2_carry__3_n_4\,
      CO(2) => \addr_cmp_fu_437_p2_carry__3_n_5\,
      CO(1) => \addr_cmp_fu_437_p2_carry__3_n_6\,
      CO(0) => \addr_cmp_fu_437_p2_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_437_p2_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_437_p2_carry__3_i_1_n_4\,
      S(2) => \addr_cmp_fu_437_p2_carry__3_i_2_n_4\,
      S(1) => \addr_cmp_fu_437_p2_carry__3_i_3_n_4\,
      S(0) => \addr_cmp_fu_437_p2_carry__3_i_4_n_4\
    );
\addr_cmp_fu_437_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__3_i_1_n_4\
    );
\addr_cmp_fu_437_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__3_i_2_n_4\
    );
\addr_cmp_fu_437_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__3_i_3_n_4\
    );
\addr_cmp_fu_437_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__3_i_4_n_4\
    );
\addr_cmp_fu_437_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_437_p2_carry__3_n_4\,
      CO(3 downto 2) => \NLW_addr_cmp_fu_437_p2_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => addr_cmp_fu_437_p2,
      CO(0) => \addr_cmp_fu_437_p2_carry__4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_437_p2_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \addr_cmp_fu_437_p2_carry__4_i_1_n_4\,
      S(0) => \addr_cmp_fu_437_p2_carry__4_i_2_n_4\
    );
\addr_cmp_fu_437_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__4_i_1_n_4\
    );
\addr_cmp_fu_437_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => \addr_cmp_fu_437_p2_carry__4_i_2_n_4\
    );
addr_cmp_fu_437_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(8),
      O => addr_cmp_fu_437_p2_carry_i_1_n_4
    );
addr_cmp_fu_437_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(6),
      I1 => reuse_addr_reg_fu_66(8),
      O => addr_cmp_fu_437_p2_carry_i_2_n_4
    );
addr_cmp_fu_437_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006909009"
    )
        port map (
      I0 => trunc_ln79_fu_348_p1(2),
      I1 => reuse_addr_reg_fu_66(4),
      I2 => reuse_addr_reg_fu_66(3),
      I3 => addr_cmp_fu_437_p2_carry_i_5_n_4,
      I4 => trunc_ln79_fu_348_p1(1),
      I5 => reuse_addr_reg_fu_66(5),
      O => addr_cmp_fu_437_p2_carry_i_3_n_4
    );
addr_cmp_fu_437_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => reuse_addr_reg_fu_66(1),
      I1 => \^k_cast_reg_656\(1),
      I2 => reuse_addr_reg_fu_66(0),
      I3 => \^k_cast_reg_656\(0),
      I4 => addr_cmp_fu_437_p2_carry_i_6_n_4,
      I5 => reuse_addr_reg_fu_66(2),
      O => addr_cmp_fu_437_p2_carry_i_4_n_4
    );
addr_cmp_fu_437_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^k_cast_reg_656\(2),
      I1 => i_reg_597(0),
      I2 => icmp_ln80_reg_616,
      I3 => add_ln79_1_reg_629(0),
      O => addr_cmp_fu_437_p2_carry_i_5_n_4
    );
addr_cmp_fu_437_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^k_cast_reg_656\(2),
      I1 => i_reg_597(0),
      I2 => icmp_ln80_reg_616,
      I3 => add_ln79_1_reg_629(0),
      O => addr_cmp_fu_437_p2_carry_i_6_n_4
    );
\addr_cmp_reg_671_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_3_reg_6810,
      D => addr_cmp_fu_437_p2,
      Q => addr_cmp_reg_671,
      R => '0'
    );
\and_ln79_reg_639_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => p_1_in,
      Q => and_ln79_reg_639,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5501"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage1,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => \icmp_ln79_reg_607_reg_n_4_[0]\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => ap_done_reg1
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => SR(0)
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => SR(0)
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C880088"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => \icmp_ln79_reg_607_reg_n_4_[0]\,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_4\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_4\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init_8
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => indvar_flatten_fu_820,
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => SR(0),
      add_ln79_fu_198_p2(7 downto 2) => add_ln79_fu_198_p2(8 downto 3),
      add_ln79_fu_198_p2(1 downto 0) => add_ln79_fu_198_p2(1 downto 0),
      \add_ln80_reg_645_reg[3]\(3 downto 0) => j_fu_78(3 downto 0),
      \ap_CS_fsm_reg[0]\(0) => indvar_flatten_fu_82(1),
      \ap_CS_fsm_reg[0]_0\(0) => add_ln79_1_reg_6290,
      \ap_CS_fsm_reg[5]\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \icmp_ln79_reg_607_reg_n_4_[0]\,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_loop_init_int_reg_0(3 downto 0) => select_ln79_fu_216_p3(3 downto 0),
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_50,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_i(2 downto 0) => ap_sig_allocacmp_i(2 downto 0),
      grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      i_1_fu_860 => i_1_fu_860,
      \i_1_fu_86_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_49,
      \i_1_fu_86_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_51,
      \i_reg_597_reg[2]\(2 downto 0) => i_1_fu_86(2 downto 0),
      icmp_ln79_fu_192_p2 => icmp_ln79_fu_192_p2,
      \icmp_ln79_reg_607_reg[0]\ => \indvar_flatten37_fu_90_reg_n_4_[5]\,
      \icmp_ln79_reg_607_reg[0]_0\ => \icmp_ln79_reg_607[0]_i_2_n_4\,
      \icmp_ln79_reg_607_reg[0]_1\ => \indvar_flatten37_fu_90_reg_n_4_[3]\,
      \icmp_ln79_reg_607_reg[0]_2\ => \indvar_flatten37_fu_90_reg_n_4_[2]\,
      \icmp_ln79_reg_607_reg[0]_3\ => \indvar_flatten37_fu_90_reg_n_4_[8]\,
      icmp_ln80_fu_210_p2 => icmp_ln80_fu_210_p2,
      icmp_ln80_reg_616 => icmp_ln80_reg_616,
      indvar_flatten37_fu_90 => indvar_flatten37_fu_90,
      \indvar_flatten37_fu_90_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_53,
      \indvar_flatten37_fu_90_reg[3]\ => \indvar_flatten37_fu_90_reg_n_4_[0]\,
      \indvar_flatten37_fu_90_reg[3]_0\ => \indvar_flatten37_fu_90_reg_n_4_[1]\,
      \indvar_flatten37_fu_90_reg[4]\ => \indvar_flatten37_fu_90_reg_n_4_[4]\,
      \indvar_flatten37_fu_90_reg[7]\ => \indvar_flatten37_fu_90_reg_n_4_[7]\,
      \indvar_flatten37_fu_90_reg[7]_0\ => \indvar_flatten37_fu_90_reg_n_4_[6]\,
      \indvar_flatten_fu_82_reg[6]\(6 downto 0) => ap_sig_allocacmp_indvar_flatten_load(6 downto 0),
      \indvar_flatten_load_reg_611_reg[0]\ => \indvar_flatten_fu_82_reg_n_4_[0]\,
      \indvar_flatten_load_reg_611_reg[6]\(5) => \indvar_flatten_fu_82_reg_n_4_[6]\,
      \indvar_flatten_load_reg_611_reg[6]\(4) => \indvar_flatten_fu_82_reg_n_4_[5]\,
      \indvar_flatten_load_reg_611_reg[6]\(3) => \indvar_flatten_fu_82_reg_n_4_[4]\,
      \indvar_flatten_load_reg_611_reg[6]\(2) => \indvar_flatten_fu_82_reg_n_4_[3]\,
      \indvar_flatten_load_reg_611_reg[6]\(1) => \indvar_flatten_fu_82_reg_n_4_[2]\,
      \indvar_flatten_load_reg_611_reg[6]\(0) => \indvar_flatten_fu_82_reg_n_4_[1]\,
      \j_fu_78_reg[1]\(2 downto 0) => add_ln82_1_fu_304_p2(4 downto 2),
      \j_fu_78_reg[3]\(3 downto 0) => empty_31_fu_280_p1(3 downto 0),
      \j_fu_78_reg[3]_0\(3 downto 0) => ap_sig_allocacmp_j_1(3 downto 0),
      \k_cast_reg_656_reg[2]\(2 downto 0) => k_fu_74(2 downto 0),
      \k_fu_74_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_52,
      p_1_in => p_1_in,
      select_ln80_fu_272_p3(1 downto 0) => select_ln80_fu_272_p3(1 downto 0)
    );
grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFAAFFAAFFAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \icmp_ln79_reg_607_reg_n_4_[0]\,
      O => \ap_CS_fsm_reg[3]\
    );
\i_1_fu_86[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln79_1_reg_629(0),
      I1 => icmp_ln80_reg_616,
      I2 => i_reg_597(0),
      O => \^add_ln79_1_reg_629_reg[0]_0\(0)
    );
\i_1_fu_86[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln79_1_reg_629(1),
      I1 => icmp_ln80_reg_616,
      I2 => i_reg_597(1),
      O => trunc_ln79_fu_348_p1(1)
    );
\i_1_fu_86[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => \icmp_ln79_reg_607_reg_n_4_[0]\,
      I4 => ap_CS_fsm_pp0_stage1,
      O => i_1_fu_8603_out
    );
\i_1_fu_86[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln79_1_reg_629(2),
      I1 => icmp_ln80_reg_616,
      I2 => i_reg_597(2),
      O => trunc_ln79_fu_348_p1(2)
    );
\i_1_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_8603_out,
      D => \^add_ln79_1_reg_629_reg[0]_0\(0),
      Q => i_1_fu_86(0),
      R => i_1_fu_860
    );
\i_1_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_8603_out,
      D => trunc_ln79_fu_348_p1(1),
      Q => i_1_fu_86(1),
      R => i_1_fu_860
    );
\i_1_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_8603_out,
      D => trunc_ln79_fu_348_p1(2),
      Q => i_1_fu_86(2),
      R => i_1_fu_860
    );
\i_reg_597_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_i(0),
      Q => i_reg_597(0),
      R => '0'
    );
\i_reg_597_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_i(1),
      Q => i_reg_597(1),
      R => '0'
    );
\i_reg_597_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_i(2),
      Q => i_reg_597(2),
      R => '0'
    );
\icmp_ln79_reg_607[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \indvar_flatten37_fu_90_reg_n_4_[1]\,
      I1 => \indvar_flatten37_fu_90_reg_n_4_[0]\,
      I2 => \indvar_flatten37_fu_90_reg_n_4_[7]\,
      I3 => \indvar_flatten37_fu_90_reg_n_4_[4]\,
      I4 => \indvar_flatten37_fu_90_reg_n_4_[6]\,
      O => \icmp_ln79_reg_607[0]_i_2_n_4\
    );
\icmp_ln79_reg_607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln79_fu_192_p2,
      Q => \icmp_ln79_reg_607_reg_n_4_[0]\,
      R => '0'
    );
\icmp_ln80_reg_616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => icmp_ln80_fu_210_p2,
      Q => icmp_ln80_reg_616,
      R => '0'
    );
\indvar_flatten37_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten37_fu_90,
      D => add_ln79_fu_198_p2(0),
      Q => \indvar_flatten37_fu_90_reg_n_4_[0]\,
      R => '0'
    );
\indvar_flatten37_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten37_fu_90,
      D => add_ln79_fu_198_p2(1),
      Q => \indvar_flatten37_fu_90_reg_n_4_[1]\,
      R => '0'
    );
\indvar_flatten37_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten37_fu_90,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \indvar_flatten37_fu_90_reg_n_4_[2]\,
      R => '0'
    );
\indvar_flatten37_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten37_fu_90,
      D => add_ln79_fu_198_p2(3),
      Q => \indvar_flatten37_fu_90_reg_n_4_[3]\,
      R => '0'
    );
\indvar_flatten37_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten37_fu_90,
      D => add_ln79_fu_198_p2(4),
      Q => \indvar_flatten37_fu_90_reg_n_4_[4]\,
      R => '0'
    );
\indvar_flatten37_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten37_fu_90,
      D => add_ln79_fu_198_p2(5),
      Q => \indvar_flatten37_fu_90_reg_n_4_[5]\,
      R => '0'
    );
\indvar_flatten37_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten37_fu_90,
      D => add_ln79_fu_198_p2(6),
      Q => \indvar_flatten37_fu_90_reg_n_4_[6]\,
      R => '0'
    );
\indvar_flatten37_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten37_fu_90,
      D => add_ln79_fu_198_p2(7),
      Q => \indvar_flatten37_fu_90_reg_n_4_[7]\,
      R => '0'
    );
\indvar_flatten37_fu_90_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten37_fu_90,
      D => add_ln79_fu_198_p2(8),
      Q => \indvar_flatten37_fu_90_reg_n_4_[8]\,
      R => '0'
    );
\indvar_flatten_fu_82[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFD0"
    )
        port map (
      I0 => indvar_flatten_load_reg_611(0),
      I1 => icmp_ln80_reg_616,
      I2 => indvar_flatten_fu_820,
      I3 => \indvar_flatten_fu_82_reg_n_4_[0]\,
      O => \indvar_flatten_fu_82[0]_i_2_n_4\
    );
\indvar_flatten_fu_82[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_load_reg_611(0),
      I1 => indvar_flatten_load_reg_611(1),
      O => add_ln80_1_fu_486_p2(1)
    );
\indvar_flatten_fu_82[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => indvar_flatten_load_reg_611(0),
      I1 => indvar_flatten_load_reg_611(1),
      I2 => indvar_flatten_load_reg_611(2),
      O => add_ln80_1_fu_486_p2(2)
    );
\indvar_flatten_fu_82[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => indvar_flatten_load_reg_611(1),
      I1 => indvar_flatten_load_reg_611(0),
      I2 => indvar_flatten_load_reg_611(2),
      I3 => indvar_flatten_load_reg_611(3),
      O => add_ln80_1_fu_486_p2(3)
    );
\indvar_flatten_fu_82[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => indvar_flatten_load_reg_611(2),
      I1 => indvar_flatten_load_reg_611(0),
      I2 => indvar_flatten_load_reg_611(1),
      I3 => indvar_flatten_load_reg_611(3),
      I4 => indvar_flatten_load_reg_611(4),
      O => add_ln80_1_fu_486_p2(4)
    );
\indvar_flatten_fu_82[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => indvar_flatten_load_reg_611(3),
      I1 => indvar_flatten_load_reg_611(1),
      I2 => indvar_flatten_load_reg_611(0),
      I3 => indvar_flatten_load_reg_611(2),
      I4 => indvar_flatten_load_reg_611(4),
      I5 => indvar_flatten_load_reg_611(5),
      O => add_ln80_1_fu_486_p2(5)
    );
\indvar_flatten_fu_82[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => \icmp_ln79_reg_607_reg_n_4_[0]\,
      I4 => ap_CS_fsm_pp0_stage2,
      O => indvar_flatten_fu_820
    );
\indvar_flatten_fu_82[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_fu_82[6]_i_4_n_4\,
      I1 => indvar_flatten_load_reg_611(5),
      I2 => indvar_flatten_load_reg_611(6),
      O => add_ln80_1_fu_486_p2(6)
    );
\indvar_flatten_fu_82[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => indvar_flatten_load_reg_611(4),
      I1 => indvar_flatten_load_reg_611(2),
      I2 => indvar_flatten_load_reg_611(0),
      I3 => indvar_flatten_load_reg_611(1),
      I4 => indvar_flatten_load_reg_611(3),
      O => \indvar_flatten_fu_82[6]_i_4_n_4\
    );
\indvar_flatten_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \indvar_flatten_fu_82[0]_i_2_n_4\,
      Q => \indvar_flatten_fu_82_reg_n_4_[0]\,
      R => i_1_fu_860
    );
\indvar_flatten_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => add_ln80_1_fu_486_p2(1),
      Q => \indvar_flatten_fu_82_reg_n_4_[1]\,
      R => indvar_flatten_fu_82(1)
    );
\indvar_flatten_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => add_ln80_1_fu_486_p2(2),
      Q => \indvar_flatten_fu_82_reg_n_4_[2]\,
      R => indvar_flatten_fu_82(1)
    );
\indvar_flatten_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => add_ln80_1_fu_486_p2(3),
      Q => \indvar_flatten_fu_82_reg_n_4_[3]\,
      R => indvar_flatten_fu_82(1)
    );
\indvar_flatten_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => add_ln80_1_fu_486_p2(4),
      Q => \indvar_flatten_fu_82_reg_n_4_[4]\,
      R => indvar_flatten_fu_82(1)
    );
\indvar_flatten_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => add_ln80_1_fu_486_p2(5),
      Q => \indvar_flatten_fu_82_reg_n_4_[5]\,
      R => indvar_flatten_fu_82(1)
    );
\indvar_flatten_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => add_ln80_1_fu_486_p2(6),
      Q => \indvar_flatten_fu_82_reg_n_4_[6]\,
      R => indvar_flatten_fu_82(1)
    );
\indvar_flatten_load_reg_611_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => ap_sig_allocacmp_indvar_flatten_load(0),
      Q => indvar_flatten_load_reg_611(0),
      R => '0'
    );
\indvar_flatten_load_reg_611_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => ap_sig_allocacmp_indvar_flatten_load(1),
      Q => indvar_flatten_load_reg_611(1),
      R => '0'
    );
\indvar_flatten_load_reg_611_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => ap_sig_allocacmp_indvar_flatten_load(2),
      Q => indvar_flatten_load_reg_611(2),
      R => '0'
    );
\indvar_flatten_load_reg_611_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => ap_sig_allocacmp_indvar_flatten_load(3),
      Q => indvar_flatten_load_reg_611(3),
      R => '0'
    );
\indvar_flatten_load_reg_611_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => ap_sig_allocacmp_indvar_flatten_load(4),
      Q => indvar_flatten_load_reg_611(4),
      R => '0'
    );
\indvar_flatten_load_reg_611_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => ap_sig_allocacmp_indvar_flatten_load(5),
      Q => indvar_flatten_load_reg_611(5),
      R => '0'
    );
\indvar_flatten_load_reg_611_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => ap_sig_allocacmp_indvar_flatten_load(6),
      Q => indvar_flatten_load_reg_611(6),
      R => '0'
    );
\j_1_reg_592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_1(0),
      Q => tmp_cast_cast_cast_fu_333_p1(0),
      R => '0'
    );
\j_1_reg_592_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_1(1),
      Q => tmp_cast_cast_cast_fu_333_p1(1),
      R => '0'
    );
\j_1_reg_592_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_1(2),
      Q => tmp_cast_cast_cast_fu_333_p1(2),
      R => '0'
    );
\j_1_reg_592_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_j_1(3),
      Q => tmp_cast_cast_cast_fu_333_p1(3),
      R => '0'
    );
\j_fu_78[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cast_mid1_cast_cast_fu_402_p1(0),
      I1 => and_ln79_reg_639,
      I2 => select_ln79_reg_624(0),
      O => select_ln80_3_fu_466_p3(0)
    );
\j_fu_78[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cast_mid1_cast_cast_fu_402_p1(1),
      I1 => and_ln79_reg_639,
      I2 => select_ln79_reg_624(1),
      O => select_ln80_3_fu_466_p3(1)
    );
\j_fu_78[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cast_mid1_cast_cast_fu_402_p1(2),
      I1 => and_ln79_reg_639,
      I2 => select_ln79_reg_624(2),
      O => select_ln80_3_fu_466_p3(2)
    );
\j_fu_78[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cast_mid1_cast_cast_fu_402_p1(3),
      I1 => and_ln79_reg_639,
      I2 => select_ln79_reg_624(3),
      O => select_ln80_3_fu_466_p3(3)
    );
\j_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => select_ln80_3_fu_466_p3(0),
      Q => j_fu_78(0),
      R => i_1_fu_860
    );
\j_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => select_ln80_3_fu_466_p3(1),
      Q => j_fu_78(1),
      R => i_1_fu_860
    );
\j_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => select_ln80_3_fu_466_p3(2),
      Q => j_fu_78(2),
      R => i_1_fu_860
    );
\j_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => select_ln80_3_fu_466_p3(3),
      Q => j_fu_78(3),
      R => i_1_fu_860
    );
\k_cast_reg_656_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => select_ln80_fu_272_p3(0),
      Q => \^k_cast_reg_656\(0),
      R => '0'
    );
\k_cast_reg_656_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => select_ln80_fu_272_p3(1),
      Q => \^k_cast_reg_656\(1),
      R => '0'
    );
\k_cast_reg_656_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \^k_cast_reg_656\(2),
      R => '0'
    );
\k_fu_74[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^k_cast_reg_656\(0),
      O => add_ln81_fu_481_p2(0)
    );
\k_fu_74[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^k_cast_reg_656\(0),
      I1 => \^k_cast_reg_656\(1),
      O => add_ln81_fu_481_p2(1)
    );
\k_fu_74[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^k_cast_reg_656\(2),
      I1 => \^k_cast_reg_656\(1),
      I2 => \^k_cast_reg_656\(0),
      O => add_ln81_fu_481_p2(2)
    );
\k_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => add_ln81_fu_481_p2(0),
      Q => k_fu_74(0),
      R => i_1_fu_860
    );
\k_fu_74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => add_ln81_fu_481_p2(1),
      Q => k_fu_74(1),
      R => i_1_fu_860
    );
\k_fu_74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_820,
      D => add_ln81_fu_481_p2(2),
      Q => k_fu_74(2),
      R => i_1_fu_860
    );
\mul_ln82_reg_711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(0),
      Q => mul_ln82_reg_711(0),
      R => '0'
    );
\mul_ln82_reg_711_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(10),
      Q => mul_ln82_reg_711(10),
      R => '0'
    );
\mul_ln82_reg_711_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(11),
      Q => mul_ln82_reg_711(11),
      R => '0'
    );
\mul_ln82_reg_711_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(12),
      Q => mul_ln82_reg_711(12),
      R => '0'
    );
\mul_ln82_reg_711_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(13),
      Q => mul_ln82_reg_711(13),
      R => '0'
    );
\mul_ln82_reg_711_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(14),
      Q => mul_ln82_reg_711(14),
      R => '0'
    );
\mul_ln82_reg_711_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(15),
      Q => mul_ln82_reg_711(15),
      R => '0'
    );
\mul_ln82_reg_711_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(16),
      Q => mul_ln82_reg_711(16),
      R => '0'
    );
\mul_ln82_reg_711_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(17),
      Q => mul_ln82_reg_711(17),
      R => '0'
    );
\mul_ln82_reg_711_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(18),
      Q => mul_ln82_reg_711(18),
      R => '0'
    );
\mul_ln82_reg_711_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(19),
      Q => mul_ln82_reg_711(19),
      R => '0'
    );
\mul_ln82_reg_711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(1),
      Q => mul_ln82_reg_711(1),
      R => '0'
    );
\mul_ln82_reg_711_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(20),
      Q => mul_ln82_reg_711(20),
      R => '0'
    );
\mul_ln82_reg_711_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(21),
      Q => mul_ln82_reg_711(21),
      R => '0'
    );
\mul_ln82_reg_711_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(22),
      Q => mul_ln82_reg_711(22),
      R => '0'
    );
\mul_ln82_reg_711_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(23),
      Q => mul_ln82_reg_711(23),
      R => '0'
    );
\mul_ln82_reg_711_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(24),
      Q => mul_ln82_reg_711(24),
      R => '0'
    );
\mul_ln82_reg_711_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(25),
      Q => mul_ln82_reg_711(25),
      R => '0'
    );
\mul_ln82_reg_711_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(26),
      Q => mul_ln82_reg_711(26),
      R => '0'
    );
\mul_ln82_reg_711_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(27),
      Q => mul_ln82_reg_711(27),
      R => '0'
    );
\mul_ln82_reg_711_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(28),
      Q => mul_ln82_reg_711(28),
      R => '0'
    );
\mul_ln82_reg_711_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(29),
      Q => mul_ln82_reg_711(29),
      R => '0'
    );
\mul_ln82_reg_711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(2),
      Q => mul_ln82_reg_711(2),
      R => '0'
    );
\mul_ln82_reg_711_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(30),
      Q => mul_ln82_reg_711(30),
      R => '0'
    );
\mul_ln82_reg_711_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(31),
      Q => mul_ln82_reg_711(31),
      R => '0'
    );
\mul_ln82_reg_711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(3),
      Q => mul_ln82_reg_711(3),
      R => '0'
    );
\mul_ln82_reg_711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(4),
      Q => mul_ln82_reg_711(4),
      R => '0'
    );
\mul_ln82_reg_711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(5),
      Q => mul_ln82_reg_711(5),
      R => '0'
    );
\mul_ln82_reg_711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(6),
      Q => mul_ln82_reg_711(6),
      R => '0'
    );
\mul_ln82_reg_711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(7),
      Q => mul_ln82_reg_711(7),
      R => '0'
    );
\mul_ln82_reg_711_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(8),
      Q => mul_ln82_reg_711(8),
      R => '0'
    );
\mul_ln82_reg_711_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \mul_ln82_reg_711_reg[31]_0\(9),
      Q => mul_ln82_reg_711(9),
      R => '0'
    );
ram_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0DD0000F0DD"
    )
        port map (
      I0 => ram_reg_i_57_n_4,
      I1 => ram_reg,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0(0),
      I3 => Q(3),
      I4 => Q(4),
      I5 => i_fu_64_reg(0),
      O => ADDRBWRADDR(0)
    );
ram_reg_i_147: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1,
      O => \^ap_cs_fsm_reg[2]_0\
    );
ram_reg_i_152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003022302230"
    )
        port map (
      I0 => zext_ln80_2_fu_419_p1(5),
      I1 => Q(2),
      I2 => ram_reg_0(5),
      I3 => Q(1),
      I4 => acc_addr_3_reg_681_pp0_iter1_reg(5),
      I5 => \^ap_cs_fsm_reg[2]_0\,
      O => \ap_CS_fsm_reg[6]\
    );
ram_reg_i_153: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF080008FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => acc_addr_3_reg_681_pp0_iter1_reg(4),
      I3 => Q(1),
      I4 => ram_reg_0(4),
      I5 => Q(2),
      O => ram_reg_i_153_n_4
    );
ram_reg_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFFFCFDDCFDDCF"
    )
        port map (
      I0 => zext_ln80_2_fu_419_p1(3),
      I1 => Q(2),
      I2 => ram_reg_0(3),
      I3 => Q(1),
      I4 => acc_addr_3_reg_681_pp0_iter1_reg(3),
      I5 => \^ap_cs_fsm_reg[2]_0\,
      O => \ap_CS_fsm_reg[6]_0\
    );
ram_reg_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFFFCFEECFEECF"
    )
        port map (
      I0 => addr_cmp4_fu_450_p2_carry_i_6_n_4,
      I1 => Q(2),
      I2 => ram_reg_0(2),
      I3 => Q(1),
      I4 => acc_addr_3_reg_681_pp0_iter1_reg(2),
      I5 => \^ap_cs_fsm_reg[2]_0\,
      O => \ap_CS_fsm_reg[6]_1\
    );
ram_reg_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFFFCFEECFEECF"
    )
        port map (
      I0 => addr_cmp4_fu_450_p2_carry_i_7_n_4,
      I1 => Q(2),
      I2 => ram_reg_0(1),
      I3 => Q(1),
      I4 => acc_addr_3_reg_681_pp0_iter1_reg(1),
      I5 => \^ap_cs_fsm_reg[2]_0\,
      O => \ap_CS_fsm_reg[6]_2\
    );
ram_reg_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFFFCFEECFEECF"
    )
        port map (
      I0 => addr_cmp4_fu_450_p2_carry_i_5_n_4,
      I1 => Q(2),
      I2 => ram_reg_0(0),
      I3 => Q(1),
      I4 => acc_addr_3_reg_681_pp0_iter1_reg(0),
      I5 => \^ap_cs_fsm_reg[2]_0\,
      O => \ap_CS_fsm_reg[6]_3\
    );
ram_reg_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      I3 => Q(1),
      I4 => ap_CS_fsm_pp0_stage1,
      O => ap_enable_reg_pp0_iter0_reg_reg_0
    );
ram_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E2E2E2E2E2"
    )
        port map (
      I0 => i_reg_597(2),
      I1 => icmp_ln80_reg_616,
      I2 => add_ln79_1_reg_629(2),
      I3 => \^k_cast_reg_656\(2),
      I4 => \^add_ln79_1_reg_629_reg[0]_0\(0),
      I5 => trunc_ln79_fu_348_p1(1),
      O => \i_reg_597_reg[2]_0\
    );
ram_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAACCAACCAA"
    )
        port map (
      I0 => i_reg_597(1),
      I1 => add_ln79_1_reg_629(1),
      I2 => add_ln79_1_reg_629(0),
      I3 => icmp_ln80_reg_616,
      I4 => i_reg_597(0),
      I5 => \^k_cast_reg_656\(2),
      O => \i_reg_597_reg[1]_0\
    );
ram_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFFFCFEECFEECF"
    )
        port map (
      I0 => \acc_addr_3_reg_681[6]_i_3_n_4\,
      I1 => Q(2),
      I2 => ram_reg_0(6),
      I3 => Q(1),
      I4 => acc_addr_3_reg_681_pp0_iter1_reg(6),
      I5 => \^ap_cs_fsm_reg[2]_0\,
      O => ram_reg_i_57_n_4
    );
ram_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABFAA"
    )
        port map (
      I0 => ram_reg_i_153_n_4,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(1),
      I4 => zext_ln80_2_fu_419_p1(4),
      I5 => ram_reg_1,
      O => \ap_CS_fsm_reg[2]_1\
    );
\reuse_addr_reg_fu_66_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i_1_fu_8603_out,
      D => zext_ln80_2_fu_419_p1(0),
      Q => reuse_addr_reg_fu_66(0),
      S => i_1_fu_860
    );
\reuse_addr_reg_fu_66_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i_1_fu_8603_out,
      D => zext_ln80_2_fu_419_p1(1),
      Q => reuse_addr_reg_fu_66(1),
      S => i_1_fu_860
    );
\reuse_addr_reg_fu_66_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i_1_fu_8603_out,
      D => zext_ln80_2_fu_419_p1(2),
      Q => reuse_addr_reg_fu_66(2),
      S => i_1_fu_860
    );
\reuse_addr_reg_fu_66_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i_1_fu_8603_out,
      D => zext_ln80_2_fu_419_p1(3),
      Q => reuse_addr_reg_fu_66(3),
      S => i_1_fu_860
    );
\reuse_addr_reg_fu_66_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i_1_fu_8603_out,
      D => zext_ln80_2_fu_419_p1(4),
      Q => reuse_addr_reg_fu_66(4),
      S => i_1_fu_860
    );
\reuse_addr_reg_fu_66_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i_1_fu_8603_out,
      D => zext_ln80_2_fu_419_p1(5),
      Q => reuse_addr_reg_fu_66(5),
      S => i_1_fu_860
    );
\reuse_addr_reg_fu_66_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i_1_fu_8603_out,
      D => zext_ln80_2_fu_419_p1(6),
      Q => reuse_addr_reg_fu_66(6),
      S => i_1_fu_860
    );
\reuse_addr_reg_fu_66_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i_1_fu_8603_out,
      D => '0',
      Q => reuse_addr_reg_fu_66(8),
      S => i_1_fu_860
    );
\reuse_reg_fu_70[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(11),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[11]_i_2_n_4\
    );
\reuse_reg_fu_70[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(10),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[11]_i_3_n_4\
    );
\reuse_reg_fu_70[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(9),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[11]_i_4_n_4\
    );
\reuse_reg_fu_70[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(8),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[11]_i_5_n_4\
    );
\reuse_reg_fu_70[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(11),
      I1 => reuse_reg_fu_70(11),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(11),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[11]_i_6_n_4\
    );
\reuse_reg_fu_70[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(10),
      I1 => reuse_reg_fu_70(10),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(10),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[11]_i_7_n_4\
    );
\reuse_reg_fu_70[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(9),
      I1 => reuse_reg_fu_70(9),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(9),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[11]_i_8_n_4\
    );
\reuse_reg_fu_70[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(8),
      I1 => reuse_reg_fu_70(8),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(8),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[11]_i_9_n_4\
    );
\reuse_reg_fu_70[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(15),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[15]_i_2_n_4\
    );
\reuse_reg_fu_70[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(14),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[15]_i_3_n_4\
    );
\reuse_reg_fu_70[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(13),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[15]_i_4_n_4\
    );
\reuse_reg_fu_70[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(12),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[15]_i_5_n_4\
    );
\reuse_reg_fu_70[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(15),
      I1 => reuse_reg_fu_70(15),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(15),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[15]_i_6_n_4\
    );
\reuse_reg_fu_70[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(14),
      I1 => reuse_reg_fu_70(14),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(14),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[15]_i_7_n_4\
    );
\reuse_reg_fu_70[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(13),
      I1 => reuse_reg_fu_70(13),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(13),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[15]_i_8_n_4\
    );
\reuse_reg_fu_70[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(12),
      I1 => reuse_reg_fu_70(12),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(12),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[15]_i_9_n_4\
    );
\reuse_reg_fu_70[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(19),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[19]_i_2_n_4\
    );
\reuse_reg_fu_70[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(18),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[19]_i_3_n_4\
    );
\reuse_reg_fu_70[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(17),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[19]_i_4_n_4\
    );
\reuse_reg_fu_70[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(16),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[19]_i_5_n_4\
    );
\reuse_reg_fu_70[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(19),
      I1 => reuse_reg_fu_70(19),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(19),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[19]_i_6_n_4\
    );
\reuse_reg_fu_70[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(18),
      I1 => reuse_reg_fu_70(18),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(18),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[19]_i_7_n_4\
    );
\reuse_reg_fu_70[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(17),
      I1 => reuse_reg_fu_70(17),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(17),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[19]_i_8_n_4\
    );
\reuse_reg_fu_70[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(16),
      I1 => reuse_reg_fu_70(16),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(16),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[19]_i_9_n_4\
    );
\reuse_reg_fu_70[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(23),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[23]_i_2_n_4\
    );
\reuse_reg_fu_70[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(22),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[23]_i_3_n_4\
    );
\reuse_reg_fu_70[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(21),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[23]_i_4_n_4\
    );
\reuse_reg_fu_70[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(20),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[23]_i_5_n_4\
    );
\reuse_reg_fu_70[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(23),
      I1 => reuse_reg_fu_70(23),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(23),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[23]_i_6_n_4\
    );
\reuse_reg_fu_70[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(22),
      I1 => reuse_reg_fu_70(22),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(22),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[23]_i_7_n_4\
    );
\reuse_reg_fu_70[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(21),
      I1 => reuse_reg_fu_70(21),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(21),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[23]_i_8_n_4\
    );
\reuse_reg_fu_70[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(20),
      I1 => reuse_reg_fu_70(20),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(20),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[23]_i_9_n_4\
    );
\reuse_reg_fu_70[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(27),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[27]_i_2_n_4\
    );
\reuse_reg_fu_70[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(26),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[27]_i_3_n_4\
    );
\reuse_reg_fu_70[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(25),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[27]_i_4_n_4\
    );
\reuse_reg_fu_70[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(24),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[27]_i_5_n_4\
    );
\reuse_reg_fu_70[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(27),
      I1 => reuse_reg_fu_70(27),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(27),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[27]_i_6_n_4\
    );
\reuse_reg_fu_70[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(26),
      I1 => reuse_reg_fu_70(26),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(26),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[27]_i_7_n_4\
    );
\reuse_reg_fu_70[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(25),
      I1 => reuse_reg_fu_70(25),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(25),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[27]_i_8_n_4\
    );
\reuse_reg_fu_70[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(24),
      I1 => reuse_reg_fu_70(24),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(24),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[27]_i_9_n_4\
    );
\reuse_reg_fu_70[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(30),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[31]_i_2_n_4\
    );
\reuse_reg_fu_70[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(29),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[31]_i_3_n_4\
    );
\reuse_reg_fu_70[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(28),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[31]_i_4_n_4\
    );
\reuse_reg_fu_70[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(31),
      I1 => reuse_reg_fu_70(31),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(31),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[31]_i_5_n_4\
    );
\reuse_reg_fu_70[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(30),
      I1 => reuse_reg_fu_70(30),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(30),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[31]_i_6_n_4\
    );
\reuse_reg_fu_70[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(29),
      I1 => reuse_reg_fu_70(29),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(29),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[31]_i_7_n_4\
    );
\reuse_reg_fu_70[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(28),
      I1 => reuse_reg_fu_70(28),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(28),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[31]_i_8_n_4\
    );
\reuse_reg_fu_70[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[3]_i_2_n_4\
    );
\reuse_reg_fu_70[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[3]_i_3_n_4\
    );
\reuse_reg_fu_70[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[3]_i_4_n_4\
    );
\reuse_reg_fu_70[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[3]_i_5_n_4\
    );
\reuse_reg_fu_70[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(3),
      I1 => reuse_reg_fu_70(3),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(3),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[3]_i_6_n_4\
    );
\reuse_reg_fu_70[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(2),
      I1 => reuse_reg_fu_70(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(2),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[3]_i_7_n_4\
    );
\reuse_reg_fu_70[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(1),
      I1 => reuse_reg_fu_70(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(1),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[3]_i_8_n_4\
    );
\reuse_reg_fu_70[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(0),
      I1 => reuse_reg_fu_70(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(0),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[3]_i_9_n_4\
    );
\reuse_reg_fu_70[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[7]_i_2_n_4\
    );
\reuse_reg_fu_70[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[7]_i_3_n_4\
    );
\reuse_reg_fu_70[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[7]_i_4_n_4\
    );
\reuse_reg_fu_70[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mul_ln82_reg_711(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \reuse_reg_fu_70[7]_i_5_n_4\
    );
\reuse_reg_fu_70[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(7),
      I1 => reuse_reg_fu_70(7),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(7),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[7]_i_6_n_4\
    );
\reuse_reg_fu_70[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(6),
      I1 => reuse_reg_fu_70(6),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(6),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[7]_i_7_n_4\
    );
\reuse_reg_fu_70[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(5),
      I1 => reuse_reg_fu_70(5),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(5),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[7]_i_8_n_4\
    );
\reuse_reg_fu_70[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC6CCC5CCCACCC"
    )
        port map (
      I0 => mul_ln82_reg_711(4),
      I1 => reuse_reg_fu_70(4),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => acc_load_3_reg_701(4),
      I5 => addr_cmp4_reg_686_pp0_iter1_reg,
      O => \reuse_reg_fu_70[7]_i_9_n_4\
    );
\reuse_reg_fu_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[3]_i_1_n_11\,
      Q => reuse_reg_fu_70(0),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[11]_i_1_n_9\,
      Q => reuse_reg_fu_70(10),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[11]_i_1_n_8\,
      Q => reuse_reg_fu_70(11),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reuse_reg_fu_70_reg[7]_i_1_n_4\,
      CO(3) => \reuse_reg_fu_70_reg[11]_i_1_n_4\,
      CO(2) => \reuse_reg_fu_70_reg[11]_i_1_n_5\,
      CO(1) => \reuse_reg_fu_70_reg[11]_i_1_n_6\,
      CO(0) => \reuse_reg_fu_70_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \reuse_reg_fu_70[11]_i_2_n_4\,
      DI(2) => \reuse_reg_fu_70[11]_i_3_n_4\,
      DI(1) => \reuse_reg_fu_70[11]_i_4_n_4\,
      DI(0) => \reuse_reg_fu_70[11]_i_5_n_4\,
      O(3) => \reuse_reg_fu_70_reg[11]_i_1_n_8\,
      O(2) => \reuse_reg_fu_70_reg[11]_i_1_n_9\,
      O(1) => \reuse_reg_fu_70_reg[11]_i_1_n_10\,
      O(0) => \reuse_reg_fu_70_reg[11]_i_1_n_11\,
      S(3) => \reuse_reg_fu_70[11]_i_6_n_4\,
      S(2) => \reuse_reg_fu_70[11]_i_7_n_4\,
      S(1) => \reuse_reg_fu_70[11]_i_8_n_4\,
      S(0) => \reuse_reg_fu_70[11]_i_9_n_4\
    );
\reuse_reg_fu_70_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[15]_i_1_n_11\,
      Q => reuse_reg_fu_70(12),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[15]_i_1_n_10\,
      Q => reuse_reg_fu_70(13),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[15]_i_1_n_9\,
      Q => reuse_reg_fu_70(14),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[15]_i_1_n_8\,
      Q => reuse_reg_fu_70(15),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reuse_reg_fu_70_reg[11]_i_1_n_4\,
      CO(3) => \reuse_reg_fu_70_reg[15]_i_1_n_4\,
      CO(2) => \reuse_reg_fu_70_reg[15]_i_1_n_5\,
      CO(1) => \reuse_reg_fu_70_reg[15]_i_1_n_6\,
      CO(0) => \reuse_reg_fu_70_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \reuse_reg_fu_70[15]_i_2_n_4\,
      DI(2) => \reuse_reg_fu_70[15]_i_3_n_4\,
      DI(1) => \reuse_reg_fu_70[15]_i_4_n_4\,
      DI(0) => \reuse_reg_fu_70[15]_i_5_n_4\,
      O(3) => \reuse_reg_fu_70_reg[15]_i_1_n_8\,
      O(2) => \reuse_reg_fu_70_reg[15]_i_1_n_9\,
      O(1) => \reuse_reg_fu_70_reg[15]_i_1_n_10\,
      O(0) => \reuse_reg_fu_70_reg[15]_i_1_n_11\,
      S(3) => \reuse_reg_fu_70[15]_i_6_n_4\,
      S(2) => \reuse_reg_fu_70[15]_i_7_n_4\,
      S(1) => \reuse_reg_fu_70[15]_i_8_n_4\,
      S(0) => \reuse_reg_fu_70[15]_i_9_n_4\
    );
\reuse_reg_fu_70_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[19]_i_1_n_11\,
      Q => reuse_reg_fu_70(16),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[19]_i_1_n_10\,
      Q => reuse_reg_fu_70(17),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[19]_i_1_n_9\,
      Q => reuse_reg_fu_70(18),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[19]_i_1_n_8\,
      Q => reuse_reg_fu_70(19),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reuse_reg_fu_70_reg[15]_i_1_n_4\,
      CO(3) => \reuse_reg_fu_70_reg[19]_i_1_n_4\,
      CO(2) => \reuse_reg_fu_70_reg[19]_i_1_n_5\,
      CO(1) => \reuse_reg_fu_70_reg[19]_i_1_n_6\,
      CO(0) => \reuse_reg_fu_70_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \reuse_reg_fu_70[19]_i_2_n_4\,
      DI(2) => \reuse_reg_fu_70[19]_i_3_n_4\,
      DI(1) => \reuse_reg_fu_70[19]_i_4_n_4\,
      DI(0) => \reuse_reg_fu_70[19]_i_5_n_4\,
      O(3) => \reuse_reg_fu_70_reg[19]_i_1_n_8\,
      O(2) => \reuse_reg_fu_70_reg[19]_i_1_n_9\,
      O(1) => \reuse_reg_fu_70_reg[19]_i_1_n_10\,
      O(0) => \reuse_reg_fu_70_reg[19]_i_1_n_11\,
      S(3) => \reuse_reg_fu_70[19]_i_6_n_4\,
      S(2) => \reuse_reg_fu_70[19]_i_7_n_4\,
      S(1) => \reuse_reg_fu_70[19]_i_8_n_4\,
      S(0) => \reuse_reg_fu_70[19]_i_9_n_4\
    );
\reuse_reg_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[3]_i_1_n_10\,
      Q => reuse_reg_fu_70(1),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[23]_i_1_n_11\,
      Q => reuse_reg_fu_70(20),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[23]_i_1_n_10\,
      Q => reuse_reg_fu_70(21),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[23]_i_1_n_9\,
      Q => reuse_reg_fu_70(22),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[23]_i_1_n_8\,
      Q => reuse_reg_fu_70(23),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reuse_reg_fu_70_reg[19]_i_1_n_4\,
      CO(3) => \reuse_reg_fu_70_reg[23]_i_1_n_4\,
      CO(2) => \reuse_reg_fu_70_reg[23]_i_1_n_5\,
      CO(1) => \reuse_reg_fu_70_reg[23]_i_1_n_6\,
      CO(0) => \reuse_reg_fu_70_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \reuse_reg_fu_70[23]_i_2_n_4\,
      DI(2) => \reuse_reg_fu_70[23]_i_3_n_4\,
      DI(1) => \reuse_reg_fu_70[23]_i_4_n_4\,
      DI(0) => \reuse_reg_fu_70[23]_i_5_n_4\,
      O(3) => \reuse_reg_fu_70_reg[23]_i_1_n_8\,
      O(2) => \reuse_reg_fu_70_reg[23]_i_1_n_9\,
      O(1) => \reuse_reg_fu_70_reg[23]_i_1_n_10\,
      O(0) => \reuse_reg_fu_70_reg[23]_i_1_n_11\,
      S(3) => \reuse_reg_fu_70[23]_i_6_n_4\,
      S(2) => \reuse_reg_fu_70[23]_i_7_n_4\,
      S(1) => \reuse_reg_fu_70[23]_i_8_n_4\,
      S(0) => \reuse_reg_fu_70[23]_i_9_n_4\
    );
\reuse_reg_fu_70_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[27]_i_1_n_11\,
      Q => reuse_reg_fu_70(24),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[27]_i_1_n_10\,
      Q => reuse_reg_fu_70(25),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[27]_i_1_n_9\,
      Q => reuse_reg_fu_70(26),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[27]_i_1_n_8\,
      Q => reuse_reg_fu_70(27),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reuse_reg_fu_70_reg[23]_i_1_n_4\,
      CO(3) => \reuse_reg_fu_70_reg[27]_i_1_n_4\,
      CO(2) => \reuse_reg_fu_70_reg[27]_i_1_n_5\,
      CO(1) => \reuse_reg_fu_70_reg[27]_i_1_n_6\,
      CO(0) => \reuse_reg_fu_70_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \reuse_reg_fu_70[27]_i_2_n_4\,
      DI(2) => \reuse_reg_fu_70[27]_i_3_n_4\,
      DI(1) => \reuse_reg_fu_70[27]_i_4_n_4\,
      DI(0) => \reuse_reg_fu_70[27]_i_5_n_4\,
      O(3) => \reuse_reg_fu_70_reg[27]_i_1_n_8\,
      O(2) => \reuse_reg_fu_70_reg[27]_i_1_n_9\,
      O(1) => \reuse_reg_fu_70_reg[27]_i_1_n_10\,
      O(0) => \reuse_reg_fu_70_reg[27]_i_1_n_11\,
      S(3) => \reuse_reg_fu_70[27]_i_6_n_4\,
      S(2) => \reuse_reg_fu_70[27]_i_7_n_4\,
      S(1) => \reuse_reg_fu_70[27]_i_8_n_4\,
      S(0) => \reuse_reg_fu_70[27]_i_9_n_4\
    );
\reuse_reg_fu_70_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[31]_i_1_n_11\,
      Q => reuse_reg_fu_70(28),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[31]_i_1_n_10\,
      Q => reuse_reg_fu_70(29),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[3]_i_1_n_9\,
      Q => reuse_reg_fu_70(2),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[31]_i_1_n_9\,
      Q => reuse_reg_fu_70(30),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[31]_i_1_n_8\,
      Q => reuse_reg_fu_70(31),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reuse_reg_fu_70_reg[27]_i_1_n_4\,
      CO(3) => \NLW_reuse_reg_fu_70_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \reuse_reg_fu_70_reg[31]_i_1_n_5\,
      CO(1) => \reuse_reg_fu_70_reg[31]_i_1_n_6\,
      CO(0) => \reuse_reg_fu_70_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \reuse_reg_fu_70[31]_i_2_n_4\,
      DI(1) => \reuse_reg_fu_70[31]_i_3_n_4\,
      DI(0) => \reuse_reg_fu_70[31]_i_4_n_4\,
      O(3) => \reuse_reg_fu_70_reg[31]_i_1_n_8\,
      O(2) => \reuse_reg_fu_70_reg[31]_i_1_n_9\,
      O(1) => \reuse_reg_fu_70_reg[31]_i_1_n_10\,
      O(0) => \reuse_reg_fu_70_reg[31]_i_1_n_11\,
      S(3) => \reuse_reg_fu_70[31]_i_5_n_4\,
      S(2) => \reuse_reg_fu_70[31]_i_6_n_4\,
      S(1) => \reuse_reg_fu_70[31]_i_7_n_4\,
      S(0) => \reuse_reg_fu_70[31]_i_8_n_4\
    );
\reuse_reg_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[3]_i_1_n_8\,
      Q => reuse_reg_fu_70(3),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reuse_reg_fu_70_reg[3]_i_1_n_4\,
      CO(2) => \reuse_reg_fu_70_reg[3]_i_1_n_5\,
      CO(1) => \reuse_reg_fu_70_reg[3]_i_1_n_6\,
      CO(0) => \reuse_reg_fu_70_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \reuse_reg_fu_70[3]_i_2_n_4\,
      DI(2) => \reuse_reg_fu_70[3]_i_3_n_4\,
      DI(1) => \reuse_reg_fu_70[3]_i_4_n_4\,
      DI(0) => \reuse_reg_fu_70[3]_i_5_n_4\,
      O(3) => \reuse_reg_fu_70_reg[3]_i_1_n_8\,
      O(2) => \reuse_reg_fu_70_reg[3]_i_1_n_9\,
      O(1) => \reuse_reg_fu_70_reg[3]_i_1_n_10\,
      O(0) => \reuse_reg_fu_70_reg[3]_i_1_n_11\,
      S(3) => \reuse_reg_fu_70[3]_i_6_n_4\,
      S(2) => \reuse_reg_fu_70[3]_i_7_n_4\,
      S(1) => \reuse_reg_fu_70[3]_i_8_n_4\,
      S(0) => \reuse_reg_fu_70[3]_i_9_n_4\
    );
\reuse_reg_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[7]_i_1_n_11\,
      Q => reuse_reg_fu_70(4),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[7]_i_1_n_10\,
      Q => reuse_reg_fu_70(5),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[7]_i_1_n_9\,
      Q => reuse_reg_fu_70(6),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[7]_i_1_n_8\,
      Q => reuse_reg_fu_70(7),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reuse_reg_fu_70_reg[3]_i_1_n_4\,
      CO(3) => \reuse_reg_fu_70_reg[7]_i_1_n_4\,
      CO(2) => \reuse_reg_fu_70_reg[7]_i_1_n_5\,
      CO(1) => \reuse_reg_fu_70_reg[7]_i_1_n_6\,
      CO(0) => \reuse_reg_fu_70_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \reuse_reg_fu_70[7]_i_2_n_4\,
      DI(2) => \reuse_reg_fu_70[7]_i_3_n_4\,
      DI(1) => \reuse_reg_fu_70[7]_i_4_n_4\,
      DI(0) => \reuse_reg_fu_70[7]_i_5_n_4\,
      O(3) => \reuse_reg_fu_70_reg[7]_i_1_n_8\,
      O(2) => \reuse_reg_fu_70_reg[7]_i_1_n_9\,
      O(1) => \reuse_reg_fu_70_reg[7]_i_1_n_10\,
      O(0) => \reuse_reg_fu_70_reg[7]_i_1_n_11\,
      S(3) => \reuse_reg_fu_70[7]_i_6_n_4\,
      S(2) => \reuse_reg_fu_70[7]_i_7_n_4\,
      S(1) => \reuse_reg_fu_70[7]_i_8_n_4\,
      S(0) => \reuse_reg_fu_70[7]_i_9_n_4\
    );
\reuse_reg_fu_70_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[11]_i_1_n_11\,
      Q => reuse_reg_fu_70(8),
      R => i_1_fu_860
    );
\reuse_reg_fu_70_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reuse_reg_fu_70_reg[11]_i_1_n_10\,
      Q => reuse_reg_fu_70(9),
      R => i_1_fu_860
    );
\reuse_select_reg_691[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(0),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(0),
      O => reuse_select_fu_474_p3(0)
    );
\reuse_select_reg_691[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(10),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(10),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(10),
      O => reuse_select_fu_474_p3(10)
    );
\reuse_select_reg_691[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(11),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(11),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(11),
      O => reuse_select_fu_474_p3(11)
    );
\reuse_select_reg_691[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(12),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(12),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(12),
      O => reuse_select_fu_474_p3(12)
    );
\reuse_select_reg_691[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(13),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(13),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(13),
      O => reuse_select_fu_474_p3(13)
    );
\reuse_select_reg_691[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(14),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(14),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(14),
      O => reuse_select_fu_474_p3(14)
    );
\reuse_select_reg_691[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(15),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(15),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(15),
      O => reuse_select_fu_474_p3(15)
    );
\reuse_select_reg_691[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(16),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(16),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(16),
      O => reuse_select_fu_474_p3(16)
    );
\reuse_select_reg_691[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(17),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(17),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(17),
      O => reuse_select_fu_474_p3(17)
    );
\reuse_select_reg_691[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(18),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(18),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(18),
      O => reuse_select_fu_474_p3(18)
    );
\reuse_select_reg_691[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(19),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(19),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(19),
      O => reuse_select_fu_474_p3(19)
    );
\reuse_select_reg_691[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(1),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(1),
      O => reuse_select_fu_474_p3(1)
    );
\reuse_select_reg_691[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(20),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(20),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(20),
      O => reuse_select_fu_474_p3(20)
    );
\reuse_select_reg_691[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(21),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(21),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(21),
      O => reuse_select_fu_474_p3(21)
    );
\reuse_select_reg_691[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(22),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(22),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(22),
      O => reuse_select_fu_474_p3(22)
    );
\reuse_select_reg_691[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(23),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(23),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(23),
      O => reuse_select_fu_474_p3(23)
    );
\reuse_select_reg_691[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(24),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(24),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(24),
      O => reuse_select_fu_474_p3(24)
    );
\reuse_select_reg_691[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(25),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(25),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(25),
      O => reuse_select_fu_474_p3(25)
    );
\reuse_select_reg_691[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(26),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(26),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(26),
      O => reuse_select_fu_474_p3(26)
    );
\reuse_select_reg_691[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(27),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(27),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(27),
      O => reuse_select_fu_474_p3(27)
    );
\reuse_select_reg_691[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(28),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(28),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(28),
      O => reuse_select_fu_474_p3(28)
    );
\reuse_select_reg_691[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(29),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(29),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(29),
      O => reuse_select_fu_474_p3(29)
    );
\reuse_select_reg_691[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(2),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(2),
      O => reuse_select_fu_474_p3(2)
    );
\reuse_select_reg_691[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(30),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(30),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(30),
      O => reuse_select_fu_474_p3(30)
    );
\reuse_select_reg_691[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln79_reg_607_reg_n_4_[0]\,
      O => reuse_select_reg_6910
    );
\reuse_select_reg_691[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(31),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(31),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(31),
      O => reuse_select_fu_474_p3(31)
    );
\reuse_select_reg_691[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(3),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(3),
      O => reuse_select_fu_474_p3(3)
    );
\reuse_select_reg_691[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(4),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(4),
      O => reuse_select_fu_474_p3(4)
    );
\reuse_select_reg_691[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(5),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(5),
      O => reuse_select_fu_474_p3(5)
    );
\reuse_select_reg_691[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(6),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(6),
      O => reuse_select_fu_474_p3(6)
    );
\reuse_select_reg_691[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(7),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(7),
      O => reuse_select_fu_474_p3(7)
    );
\reuse_select_reg_691[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(8),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(8),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(8),
      O => reuse_select_fu_474_p3(8)
    );
\reuse_select_reg_691[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_sw_compute_pipeline_vitis_loop_79_2_vitis_loop_80_3_vitis_loop_81_4_fu_89_acc_d0\(9),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => reuse_reg_fu_70(9),
      I3 => addr_cmp_reg_671,
      I4 => DOADO(9),
      O => reuse_select_fu_474_p3(9)
    );
\reuse_select_reg_691_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(0),
      Q => \reuse_select_reg_691_reg[31]_0\(0),
      R => '0'
    );
\reuse_select_reg_691_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(10),
      Q => \reuse_select_reg_691_reg[31]_0\(10),
      R => '0'
    );
\reuse_select_reg_691_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(11),
      Q => \reuse_select_reg_691_reg[31]_0\(11),
      R => '0'
    );
\reuse_select_reg_691_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(12),
      Q => \reuse_select_reg_691_reg[31]_0\(12),
      R => '0'
    );
\reuse_select_reg_691_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(13),
      Q => \reuse_select_reg_691_reg[31]_0\(13),
      R => '0'
    );
\reuse_select_reg_691_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(14),
      Q => \reuse_select_reg_691_reg[31]_0\(14),
      R => '0'
    );
\reuse_select_reg_691_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(15),
      Q => \reuse_select_reg_691_reg[31]_0\(15),
      R => '0'
    );
\reuse_select_reg_691_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(16),
      Q => \reuse_select_reg_691_reg[31]_0\(16),
      R => '0'
    );
\reuse_select_reg_691_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(17),
      Q => \reuse_select_reg_691_reg[31]_0\(17),
      R => '0'
    );
\reuse_select_reg_691_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(18),
      Q => \reuse_select_reg_691_reg[31]_0\(18),
      R => '0'
    );
\reuse_select_reg_691_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(19),
      Q => \reuse_select_reg_691_reg[31]_0\(19),
      R => '0'
    );
\reuse_select_reg_691_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(1),
      Q => \reuse_select_reg_691_reg[31]_0\(1),
      R => '0'
    );
\reuse_select_reg_691_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(20),
      Q => \reuse_select_reg_691_reg[31]_0\(20),
      R => '0'
    );
\reuse_select_reg_691_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(21),
      Q => \reuse_select_reg_691_reg[31]_0\(21),
      R => '0'
    );
\reuse_select_reg_691_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(22),
      Q => \reuse_select_reg_691_reg[31]_0\(22),
      R => '0'
    );
\reuse_select_reg_691_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(23),
      Q => \reuse_select_reg_691_reg[31]_0\(23),
      R => '0'
    );
\reuse_select_reg_691_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(24),
      Q => \reuse_select_reg_691_reg[31]_0\(24),
      R => '0'
    );
\reuse_select_reg_691_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(25),
      Q => \reuse_select_reg_691_reg[31]_0\(25),
      R => '0'
    );
\reuse_select_reg_691_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(26),
      Q => \reuse_select_reg_691_reg[31]_0\(26),
      R => '0'
    );
\reuse_select_reg_691_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(27),
      Q => \reuse_select_reg_691_reg[31]_0\(27),
      R => '0'
    );
\reuse_select_reg_691_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(28),
      Q => \reuse_select_reg_691_reg[31]_0\(28),
      R => '0'
    );
\reuse_select_reg_691_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(29),
      Q => \reuse_select_reg_691_reg[31]_0\(29),
      R => '0'
    );
\reuse_select_reg_691_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(2),
      Q => \reuse_select_reg_691_reg[31]_0\(2),
      R => '0'
    );
\reuse_select_reg_691_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(30),
      Q => \reuse_select_reg_691_reg[31]_0\(30),
      R => '0'
    );
\reuse_select_reg_691_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(31),
      Q => \reuse_select_reg_691_reg[31]_0\(31),
      R => '0'
    );
\reuse_select_reg_691_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(3),
      Q => \reuse_select_reg_691_reg[31]_0\(3),
      R => '0'
    );
\reuse_select_reg_691_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(4),
      Q => \reuse_select_reg_691_reg[31]_0\(4),
      R => '0'
    );
\reuse_select_reg_691_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(5),
      Q => \reuse_select_reg_691_reg[31]_0\(5),
      R => '0'
    );
\reuse_select_reg_691_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(6),
      Q => \reuse_select_reg_691_reg[31]_0\(6),
      R => '0'
    );
\reuse_select_reg_691_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(7),
      Q => \reuse_select_reg_691_reg[31]_0\(7),
      R => '0'
    );
\reuse_select_reg_691_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(8),
      Q => \reuse_select_reg_691_reg[31]_0\(8),
      R => '0'
    );
\reuse_select_reg_691_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => reuse_select_fu_474_p3(9),
      Q => \reuse_select_reg_691_reg[31]_0\(9),
      R => '0'
    );
\select_ln79_reg_624_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => select_ln79_fu_216_p3(0),
      Q => select_ln79_reg_624(0),
      R => '0'
    );
\select_ln79_reg_624_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => select_ln79_fu_216_p3(1),
      Q => select_ln79_reg_624(1),
      R => '0'
    );
\select_ln79_reg_624_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => select_ln79_fu_216_p3(2),
      Q => select_ln79_reg_624(2),
      R => '0'
    );
\select_ln79_reg_624_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_1_reg_6290,
      D => select_ln79_fu_216_p3(3),
      Q => select_ln79_reg_624(3),
      R => '0'
    );
\w_load_reg_696_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => \w_load_reg_696_reg[10]_1\(0),
      Q => \w_load_reg_696_reg[10]_0\(0),
      R => '0'
    );
\w_load_reg_696_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => \w_load_reg_696_reg[10]_1\(10),
      Q => \w_load_reg_696_reg[10]_0\(10),
      R => '0'
    );
\w_load_reg_696_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => \w_load_reg_696_reg[10]_1\(1),
      Q => \w_load_reg_696_reg[10]_0\(1),
      R => '0'
    );
\w_load_reg_696_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => \w_load_reg_696_reg[10]_1\(2),
      Q => \w_load_reg_696_reg[10]_0\(2),
      R => '0'
    );
\w_load_reg_696_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => \w_load_reg_696_reg[10]_1\(3),
      Q => \w_load_reg_696_reg[10]_0\(3),
      R => '0'
    );
\w_load_reg_696_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => \w_load_reg_696_reg[10]_1\(4),
      Q => \w_load_reg_696_reg[10]_0\(4),
      R => '0'
    );
\w_load_reg_696_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => \w_load_reg_696_reg[10]_1\(5),
      Q => \w_load_reg_696_reg[10]_0\(5),
      R => '0'
    );
\w_load_reg_696_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => \w_load_reg_696_reg[10]_1\(6),
      Q => \w_load_reg_696_reg[10]_0\(6),
      R => '0'
    );
\w_load_reg_696_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => \w_load_reg_696_reg[10]_1\(7),
      Q => \w_load_reg_696_reg[10]_0\(7),
      R => '0'
    );
\w_load_reg_696_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => \w_load_reg_696_reg[10]_1\(8),
      Q => \w_load_reg_696_reg[10]_0\(8),
      R => '0'
    );
\w_load_reg_696_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reuse_select_reg_6910,
      D => \w_load_reg_696_reg[10]_1\(9),
      Q => \w_load_reg_696_reg[10]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5 is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    acc_ce1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \acc_addr_1_reg_208_pp0_iter3_reg_reg[4]__0_0\ : out STD_LOGIC;
    \acc_addr_1_reg_208_pp0_iter3_reg_reg[6]__0_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg : in STD_LOGIC;
    i_fu_64_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    k_cast_reg_656 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \acc_load_1_reg_217_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5 : entity is "sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5";
end design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5 is
  signal acc_addr_1_reg_208 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal acc_addr_1_reg_2080 : STD_LOGIC;
  signal \acc_addr_1_reg_208_pp0_iter2_reg_reg[0]_srl2_n_4\ : STD_LOGIC;
  signal \acc_addr_1_reg_208_pp0_iter2_reg_reg[1]_srl2_n_4\ : STD_LOGIC;
  signal \acc_addr_1_reg_208_pp0_iter2_reg_reg[2]_srl2_n_4\ : STD_LOGIC;
  signal \acc_addr_1_reg_208_pp0_iter2_reg_reg[3]_srl2_n_4\ : STD_LOGIC;
  signal \acc_addr_1_reg_208_pp0_iter2_reg_reg[4]_srl2_n_4\ : STD_LOGIC;
  signal \acc_addr_1_reg_208_pp0_iter2_reg_reg[5]_srl2_n_4\ : STD_LOGIC;
  signal \acc_addr_1_reg_208_pp0_iter2_reg_reg[6]_srl2_n_4\ : STD_LOGIC;
  signal acc_addr_1_reg_208_pp0_iter3_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal acc_load_1_reg_217 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal acc_load_1_reg_2170 : STD_LOGIC;
  signal add_ln89_fu_97_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ap_CS_fsm[1]_i_1__4_n_4\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_4 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_sig_allocacmp_i_2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_ready : STD_LOGIC;
  signal i_2_reg_199 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_fu_48 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_fu_4802_out : STD_LOGIC;
  signal \i_fu_48[6]_i_4_n_4\ : STD_LOGIC;
  signal icmp_ln89_fu_78_p2 : STD_LOGIC;
  signal icmp_ln89_reg_204 : STD_LOGIC;
  signal icmp_ln95_fu_175_p2 : STD_LOGIC;
  signal icmp_ln95_reg_242 : STD_LOGIC;
  signal \icmp_ln95_reg_242[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln95_reg_242[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln95_reg_242[0]_i_5_n_4\ : STD_LOGIC;
  signal \icmp_ln95_reg_242[0]_i_6_n_4\ : STD_LOGIC;
  signal \icmp_ln95_reg_242[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln95_reg_242[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln95_reg_242[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln95_reg_242_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln95_reg_242_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln95_reg_242_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_10 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_11 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_12 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_13 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_14 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_15 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_16 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_17 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_18 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_19 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_20 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_21 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_22 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_23 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_24 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_25 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_26 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_27 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_28 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_29 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_30 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_31 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_32 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_33 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_34 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_4 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_5 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_6 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_7 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_8 : STD_LOGIC;
  signal mul_32s_10ns_32_2_1_U8_n_9 : STD_LOGIC;
  signal mul_ln93_reg_222 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal ram_reg_i_101_n_4 : STD_LOGIC;
  signal ram_reg_i_103_n_4 : STD_LOGIC;
  signal ram_reg_i_105_n_4 : STD_LOGIC;
  signal ram_reg_i_107_n_4 : STD_LOGIC;
  signal ram_reg_i_109_n_4 : STD_LOGIC;
  signal ram_reg_i_111_n_4 : STD_LOGIC;
  signal ram_reg_i_113_n_4 : STD_LOGIC;
  signal ram_reg_i_115_n_4 : STD_LOGIC;
  signal ram_reg_i_117_n_4 : STD_LOGIC;
  signal ram_reg_i_119_n_4 : STD_LOGIC;
  signal ram_reg_i_121_n_4 : STD_LOGIC;
  signal ram_reg_i_123_n_4 : STD_LOGIC;
  signal ram_reg_i_125_n_4 : STD_LOGIC;
  signal ram_reg_i_127_n_4 : STD_LOGIC;
  signal ram_reg_i_129_n_4 : STD_LOGIC;
  signal ram_reg_i_131_n_4 : STD_LOGIC;
  signal ram_reg_i_133_n_4 : STD_LOGIC;
  signal ram_reg_i_135_n_4 : STD_LOGIC;
  signal ram_reg_i_137_n_4 : STD_LOGIC;
  signal ram_reg_i_139_n_4 : STD_LOGIC;
  signal ram_reg_i_69_n_4 : STD_LOGIC;
  signal ram_reg_i_77_n_4 : STD_LOGIC;
  signal ram_reg_i_79_n_4 : STD_LOGIC;
  signal ram_reg_i_81_n_4 : STD_LOGIC;
  signal ram_reg_i_83_n_4 : STD_LOGIC;
  signal ram_reg_i_85_n_4 : STD_LOGIC;
  signal ram_reg_i_87_n_4 : STD_LOGIC;
  signal ram_reg_i_89_n_4 : STD_LOGIC;
  signal ram_reg_i_91_n_4 : STD_LOGIC;
  signal ram_reg_i_93_n_4 : STD_LOGIC;
  signal ram_reg_i_95_n_4 : STD_LOGIC;
  signal ram_reg_i_97_n_4 : STD_LOGIC;
  signal ram_reg_i_99_n_4 : STD_LOGIC;
  signal select_ln93_reg_237 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \select_ln93_reg_237[0]_i_1_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[12]_i_3_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[12]_i_4_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[12]_i_5_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[12]_i_6_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[1]_i_1_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[2]_i_1_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[3]_i_1_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[4]_i_1_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[4]_i_3_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[4]_i_4_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[4]_i_5_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[4]_i_6_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[4]_i_7_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[5]_i_1_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[6]_i_1_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[8]_i_3_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[8]_i_4_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[8]_i_5_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237[8]_i_6_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln93_reg_237_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \select_ln93_reg_237_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \select_ln93_reg_237_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln93_reg_237_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \select_ln93_reg_237_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \select_ln93_reg_237_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln93_reg_237_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln93_reg_237_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \select_ln93_reg_237_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal sub_ln93_1_fu_149_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal sub_ln93_fu_130_p2 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \sub_ln93_fu_130_p2_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__0_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__0_n_5\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__0_n_6\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__0_n_7\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__1_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__1_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__1_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__1_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__1_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__1_n_5\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__1_n_6\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__1_n_7\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__2_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__2_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__2_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__2_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__2_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__2_n_5\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__2_n_6\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__2_n_7\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__3_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__3_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__3_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__3_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__3_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__3_n_5\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__3_n_6\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__3_n_7\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__4_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__4_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__4_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__4_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__4_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__4_n_5\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__4_n_6\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__4_n_7\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__5_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__5_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__5_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__5_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__5_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__5_n_5\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__5_n_6\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__5_n_7\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__6_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__6_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln93_fu_130_p2_carry__6_n_7\ : STD_LOGIC;
  signal sub_ln93_fu_130_p2_carry_i_1_n_4 : STD_LOGIC;
  signal sub_ln93_fu_130_p2_carry_i_2_n_4 : STD_LOGIC;
  signal sub_ln93_fu_130_p2_carry_i_3_n_4 : STD_LOGIC;
  signal sub_ln93_fu_130_p2_carry_i_4_n_4 : STD_LOGIC;
  signal sub_ln93_fu_130_p2_carry_i_5_n_4 : STD_LOGIC;
  signal sub_ln93_fu_130_p2_carry_n_4 : STD_LOGIC;
  signal sub_ln93_fu_130_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln93_fu_130_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln93_fu_130_p2_carry_n_7 : STD_LOGIC;
  signal tmp_2_fu_165_p4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_icmp_ln95_reg_242_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_icmp_ln95_reg_242_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sub_ln93_fu_130_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_ln93_fu_130_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_ln93_fu_130_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_ln93_fu_130_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sub_ln93_fu_130_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_ln93_fu_130_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \acc_addr_1_reg_208_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \acc_addr_1_reg_208_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \acc_addr_1_reg_208_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg ";
  attribute srl_name of \acc_addr_1_reg_208_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \acc_addr_1_reg_208_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg ";
  attribute srl_name of \acc_addr_1_reg_208_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \acc_addr_1_reg_208_pp0_iter2_reg_reg[3]_srl2\ : label is "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg ";
  attribute srl_name of \acc_addr_1_reg_208_pp0_iter2_reg_reg[3]_srl2\ : label is "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \acc_addr_1_reg_208_pp0_iter2_reg_reg[4]_srl2\ : label is "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg ";
  attribute srl_name of \acc_addr_1_reg_208_pp0_iter2_reg_reg[4]_srl2\ : label is "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \acc_addr_1_reg_208_pp0_iter2_reg_reg[5]_srl2\ : label is "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg ";
  attribute srl_name of \acc_addr_1_reg_208_pp0_iter2_reg_reg[5]_srl2\ : label is "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \acc_addr_1_reg_208_pp0_iter2_reg_reg[6]_srl2\ : label is "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg ";
  attribute srl_name of \acc_addr_1_reg_208_pp0_iter2_reg_reg[6]_srl2\ : label is "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg[6]_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__4\ : label is "soft_lutpair381";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \i_fu_48[0]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \i_fu_48[1]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \i_fu_48[2]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \i_fu_48[3]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \i_fu_48[4]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \i_fu_48[6]_i_4\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \icmp_ln95_reg_242[0]_i_3\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \icmp_ln95_reg_242[0]_i_4\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \icmp_ln95_reg_242[0]_i_6\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of ram_reg_i_144 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of ram_reg_i_154 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[0]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[10]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[11]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[12]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[13]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[14]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[15]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[16]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[1]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[2]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[3]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[4]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[5]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[6]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[7]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[8]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \select_ln93_reg_237[9]_i_1\ : label is "soft_lutpair385";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sub_ln93_fu_130_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln93_fu_130_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln93_fu_130_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln93_fu_130_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln93_fu_130_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln93_fu_130_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln93_fu_130_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln93_fu_130_p2_carry__6\ : label is 35;
begin
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
\acc_addr_1_reg_208_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage0,
      CLK => ap_clk,
      D => acc_addr_1_reg_208(0),
      Q => \acc_addr_1_reg_208_pp0_iter2_reg_reg[0]_srl2_n_4\
    );
\acc_addr_1_reg_208_pp0_iter2_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage0,
      CLK => ap_clk,
      D => acc_addr_1_reg_208(1),
      Q => \acc_addr_1_reg_208_pp0_iter2_reg_reg[1]_srl2_n_4\
    );
\acc_addr_1_reg_208_pp0_iter2_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage0,
      CLK => ap_clk,
      D => acc_addr_1_reg_208(2),
      Q => \acc_addr_1_reg_208_pp0_iter2_reg_reg[2]_srl2_n_4\
    );
\acc_addr_1_reg_208_pp0_iter2_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage0,
      CLK => ap_clk,
      D => acc_addr_1_reg_208(3),
      Q => \acc_addr_1_reg_208_pp0_iter2_reg_reg[3]_srl2_n_4\
    );
\acc_addr_1_reg_208_pp0_iter2_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage0,
      CLK => ap_clk,
      D => acc_addr_1_reg_208(4),
      Q => \acc_addr_1_reg_208_pp0_iter2_reg_reg[4]_srl2_n_4\
    );
\acc_addr_1_reg_208_pp0_iter2_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage0,
      CLK => ap_clk,
      D => acc_addr_1_reg_208(5),
      Q => \acc_addr_1_reg_208_pp0_iter2_reg_reg[5]_srl2_n_4\
    );
\acc_addr_1_reg_208_pp0_iter2_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage0,
      CLK => ap_clk,
      D => acc_addr_1_reg_208(6),
      Q => \acc_addr_1_reg_208_pp0_iter2_reg_reg[6]_srl2_n_4\
    );
\acc_addr_1_reg_208_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \acc_addr_1_reg_208_pp0_iter2_reg_reg[0]_srl2_n_4\,
      Q => acc_addr_1_reg_208_pp0_iter3_reg(0),
      R => '0'
    );
\acc_addr_1_reg_208_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \acc_addr_1_reg_208_pp0_iter2_reg_reg[1]_srl2_n_4\,
      Q => acc_addr_1_reg_208_pp0_iter3_reg(1),
      R => '0'
    );
\acc_addr_1_reg_208_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \acc_addr_1_reg_208_pp0_iter2_reg_reg[2]_srl2_n_4\,
      Q => acc_addr_1_reg_208_pp0_iter3_reg(2),
      R => '0'
    );
\acc_addr_1_reg_208_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \acc_addr_1_reg_208_pp0_iter2_reg_reg[3]_srl2_n_4\,
      Q => acc_addr_1_reg_208_pp0_iter3_reg(3),
      R => '0'
    );
\acc_addr_1_reg_208_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \acc_addr_1_reg_208_pp0_iter2_reg_reg[4]_srl2_n_4\,
      Q => acc_addr_1_reg_208_pp0_iter3_reg(4),
      R => '0'
    );
\acc_addr_1_reg_208_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \acc_addr_1_reg_208_pp0_iter2_reg_reg[5]_srl2_n_4\,
      Q => acc_addr_1_reg_208_pp0_iter3_reg(5),
      R => '0'
    );
\acc_addr_1_reg_208_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \acc_addr_1_reg_208_pp0_iter2_reg_reg[6]_srl2_n_4\,
      Q => acc_addr_1_reg_208_pp0_iter3_reg(6),
      R => '0'
    );
\acc_addr_1_reg_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_1_reg_2080,
      D => ap_sig_allocacmp_i_2(0),
      Q => acc_addr_1_reg_208(0),
      R => '0'
    );
\acc_addr_1_reg_208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_1_reg_2080,
      D => ap_sig_allocacmp_i_2(1),
      Q => acc_addr_1_reg_208(1),
      R => '0'
    );
\acc_addr_1_reg_208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_1_reg_2080,
      D => ap_sig_allocacmp_i_2(2),
      Q => acc_addr_1_reg_208(2),
      R => '0'
    );
\acc_addr_1_reg_208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_1_reg_2080,
      D => ap_sig_allocacmp_i_2(3),
      Q => acc_addr_1_reg_208(3),
      R => '0'
    );
\acc_addr_1_reg_208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_1_reg_2080,
      D => ap_sig_allocacmp_i_2(4),
      Q => acc_addr_1_reg_208(4),
      R => '0'
    );
\acc_addr_1_reg_208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_1_reg_2080,
      D => ap_sig_allocacmp_i_2(5),
      Q => acc_addr_1_reg_208(5),
      R => '0'
    );
\acc_addr_1_reg_208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_1_reg_2080,
      D => ap_sig_allocacmp_i_2(6),
      Q => acc_addr_1_reg_208(6),
      R => '0'
    );
\acc_load_1_reg_217[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter1,
      O => acc_load_1_reg_2170
    );
\acc_load_1_reg_217_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(0),
      Q => acc_load_1_reg_217(0),
      R => '0'
    );
\acc_load_1_reg_217_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(10),
      Q => acc_load_1_reg_217(10),
      R => '0'
    );
\acc_load_1_reg_217_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(11),
      Q => acc_load_1_reg_217(11),
      R => '0'
    );
\acc_load_1_reg_217_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(12),
      Q => acc_load_1_reg_217(12),
      R => '0'
    );
\acc_load_1_reg_217_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(13),
      Q => acc_load_1_reg_217(13),
      R => '0'
    );
\acc_load_1_reg_217_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(14),
      Q => acc_load_1_reg_217(14),
      R => '0'
    );
\acc_load_1_reg_217_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(15),
      Q => acc_load_1_reg_217(15),
      R => '0'
    );
\acc_load_1_reg_217_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(16),
      Q => acc_load_1_reg_217(16),
      R => '0'
    );
\acc_load_1_reg_217_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(17),
      Q => acc_load_1_reg_217(17),
      R => '0'
    );
\acc_load_1_reg_217_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(18),
      Q => acc_load_1_reg_217(18),
      R => '0'
    );
\acc_load_1_reg_217_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(19),
      Q => acc_load_1_reg_217(19),
      R => '0'
    );
\acc_load_1_reg_217_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(1),
      Q => acc_load_1_reg_217(1),
      R => '0'
    );
\acc_load_1_reg_217_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(20),
      Q => acc_load_1_reg_217(20),
      R => '0'
    );
\acc_load_1_reg_217_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(21),
      Q => acc_load_1_reg_217(21),
      R => '0'
    );
\acc_load_1_reg_217_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(22),
      Q => acc_load_1_reg_217(22),
      R => '0'
    );
\acc_load_1_reg_217_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(23),
      Q => acc_load_1_reg_217(23),
      R => '0'
    );
\acc_load_1_reg_217_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(24),
      Q => acc_load_1_reg_217(24),
      R => '0'
    );
\acc_load_1_reg_217_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(25),
      Q => acc_load_1_reg_217(25),
      R => '0'
    );
\acc_load_1_reg_217_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(26),
      Q => acc_load_1_reg_217(26),
      R => '0'
    );
\acc_load_1_reg_217_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(27),
      Q => acc_load_1_reg_217(27),
      R => '0'
    );
\acc_load_1_reg_217_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(28),
      Q => acc_load_1_reg_217(28),
      R => '0'
    );
\acc_load_1_reg_217_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(29),
      Q => acc_load_1_reg_217(29),
      R => '0'
    );
\acc_load_1_reg_217_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(2),
      Q => acc_load_1_reg_217(2),
      R => '0'
    );
\acc_load_1_reg_217_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(30),
      Q => acc_load_1_reg_217(30),
      R => '0'
    );
\acc_load_1_reg_217_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(3),
      Q => acc_load_1_reg_217(3),
      R => '0'
    );
\acc_load_1_reg_217_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(4),
      Q => acc_load_1_reg_217(4),
      R => '0'
    );
\acc_load_1_reg_217_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(5),
      Q => acc_load_1_reg_217(5),
      R => '0'
    );
\acc_load_1_reg_217_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(6),
      Q => acc_load_1_reg_217(6),
      R => '0'
    );
\acc_load_1_reg_217_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(7),
      Q => acc_load_1_reg_217(7),
      R => '0'
    );
\acc_load_1_reg_217_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(8),
      Q => acc_load_1_reg_217(8),
      R => '0'
    );
\acc_load_1_reg_217_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_load_1_reg_2170,
      D => \acc_load_1_reg_217_reg[30]_0\(9),
      Q => acc_load_1_reg_217(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_CS_fsm[1]_i_1__4_n_4\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__4_n_4\,
      Q => ap_CS_fsm_pp0_stage1,
      R => SR(0)
    );
\ap_enable_reg_pp0_iter0_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => SR(0)
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => icmp_ln89_reg_204,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_4\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_4\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_4\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_4\,
      Q => ap_enable_reg_pp0_iter2,
      R => SR(0)
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter3,
      O => ap_enable_reg_pp0_iter3_i_1_n_4
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_4,
      Q => ap_enable_reg_pp0_iter3,
      R => SR(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => icmp_ln89_reg_204,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_ready
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init_7
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => acc_addr_1_reg_2080,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      i_fu_4802_out => i_fu_4802_out,
      \i_fu_48_reg[6]\(6 downto 0) => ap_sig_allocacmp_i_2(6 downto 0),
      icmp_ln89_fu_78_p2 => icmp_ln89_fu_78_p2,
      \icmp_ln89_reg_204_reg[0]\(6 downto 0) => i_fu_48(6 downto 0),
      k_cast_reg_656(2 downto 0) => k_cast_reg_656(2 downto 0),
      ram_reg(1 downto 0) => Q(2 downto 1),
      ram_reg_0(6 downto 0) => acc_addr_1_reg_208(6 downto 0),
      ram_reg_1 => ram_reg_2,
      ram_reg_2 => ram_reg_3,
      ram_reg_3(0) => ram_reg_4(0)
    );
grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFAAFFAAFFAA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => icmp_ln89_reg_204,
      O => \ap_CS_fsm_reg[5]\
    );
\i_2_reg_199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_i_2(0),
      Q => i_2_reg_199(0),
      R => '0'
    );
\i_2_reg_199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_i_2(1),
      Q => i_2_reg_199(1),
      R => '0'
    );
\i_2_reg_199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_i_2(2),
      Q => i_2_reg_199(2),
      R => '0'
    );
\i_2_reg_199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_i_2(3),
      Q => i_2_reg_199(3),
      R => '0'
    );
\i_2_reg_199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_i_2(4),
      Q => i_2_reg_199(4),
      R => '0'
    );
\i_2_reg_199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_i_2(5),
      Q => i_2_reg_199(5),
      R => '0'
    );
\i_2_reg_199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_i_2(6),
      Q => i_2_reg_199(6),
      R => '0'
    );
\i_fu_48[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_2_reg_199(0),
      O => add_ln89_fu_97_p2(0)
    );
\i_fu_48[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_2_reg_199(0),
      I1 => i_2_reg_199(1),
      O => add_ln89_fu_97_p2(1)
    );
\i_fu_48[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_2_reg_199(0),
      I1 => i_2_reg_199(1),
      I2 => i_2_reg_199(2),
      O => add_ln89_fu_97_p2(2)
    );
\i_fu_48[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_2_reg_199(1),
      I1 => i_2_reg_199(0),
      I2 => i_2_reg_199(2),
      I3 => i_2_reg_199(3),
      O => add_ln89_fu_97_p2(3)
    );
\i_fu_48[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_2_reg_199(2),
      I1 => i_2_reg_199(0),
      I2 => i_2_reg_199(1),
      I3 => i_2_reg_199(3),
      I4 => i_2_reg_199(4),
      O => add_ln89_fu_97_p2(4)
    );
\i_fu_48[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_2_reg_199(3),
      I1 => i_2_reg_199(1),
      I2 => i_2_reg_199(0),
      I3 => i_2_reg_199(2),
      I4 => i_2_reg_199(4),
      I5 => i_2_reg_199(5),
      O => add_ln89_fu_97_p2(5)
    );
\i_fu_48[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => icmp_ln89_reg_204,
      O => p_1_in
    );
\i_fu_48[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_fu_48[6]_i_4_n_4\,
      I1 => i_2_reg_199(5),
      I2 => i_2_reg_199(6),
      O => add_ln89_fu_97_p2(6)
    );
\i_fu_48[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => i_2_reg_199(4),
      I1 => i_2_reg_199(2),
      I2 => i_2_reg_199(0),
      I3 => i_2_reg_199(1),
      I4 => i_2_reg_199(3),
      O => \i_fu_48[6]_i_4_n_4\
    );
\i_fu_48_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => add_ln89_fu_97_p2(0),
      Q => i_fu_48(0),
      R => i_fu_4802_out
    );
\i_fu_48_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => add_ln89_fu_97_p2(1),
      Q => i_fu_48(1),
      R => i_fu_4802_out
    );
\i_fu_48_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => add_ln89_fu_97_p2(2),
      Q => i_fu_48(2),
      R => i_fu_4802_out
    );
\i_fu_48_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => add_ln89_fu_97_p2(3),
      Q => i_fu_48(3),
      R => i_fu_4802_out
    );
\i_fu_48_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => add_ln89_fu_97_p2(4),
      Q => i_fu_48(4),
      R => i_fu_4802_out
    );
\i_fu_48_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => add_ln89_fu_97_p2(5),
      Q => i_fu_48(5),
      S => i_fu_4802_out
    );
\i_fu_48_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => add_ln89_fu_97_p2(6),
      Q => i_fu_48(6),
      R => i_fu_4802_out
    );
\icmp_ln89_reg_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln89_fu_78_p2,
      Q => icmp_ln89_reg_204,
      R => '0'
    );
\icmp_ln95_reg_242[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDDD0"
    )
        port map (
      I0 => mul_ln93_reg_222(31),
      I1 => \icmp_ln95_reg_242_reg[0]_i_2_n_4\,
      I2 => \icmp_ln95_reg_242[0]_i_3_n_4\,
      I3 => \icmp_ln95_reg_242[0]_i_4_n_4\,
      I4 => \icmp_ln95_reg_242[0]_i_5_n_4\,
      I5 => \icmp_ln95_reg_242[0]_i_6_n_4\,
      O => icmp_ln95_fu_175_p2
    );
\icmp_ln95_reg_242[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => mul_ln93_reg_222(28),
      I1 => sub_ln93_1_fu_149_p2(12),
      I2 => mul_ln93_reg_222(27),
      I3 => mul_ln93_reg_222(31),
      I4 => sub_ln93_1_fu_149_p2(11),
      O => \icmp_ln95_reg_242[0]_i_3_n_4\
    );
\icmp_ln95_reg_242[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => mul_ln93_reg_222(26),
      I1 => sub_ln93_1_fu_149_p2(10),
      I2 => mul_ln93_reg_222(25),
      I3 => mul_ln93_reg_222(31),
      I4 => sub_ln93_1_fu_149_p2(9),
      O => \icmp_ln95_reg_242[0]_i_4_n_4\
    );
\icmp_ln95_reg_242[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCCFAFAFFCC"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(7),
      I1 => mul_ln93_reg_222(23),
      I2 => sub_ln93_1_fu_149_p2(8),
      I3 => mul_ln93_reg_222(24),
      I4 => mul_ln93_reg_222(31),
      I5 => sub_ln93_1_fu_149_p2(15),
      O => \icmp_ln95_reg_242[0]_i_5_n_4\
    );
\icmp_ln95_reg_242[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => mul_ln93_reg_222(30),
      I1 => sub_ln93_1_fu_149_p2(14),
      I2 => mul_ln93_reg_222(29),
      I3 => mul_ln93_reg_222(31),
      I4 => sub_ln93_1_fu_149_p2(13),
      O => \icmp_ln95_reg_242[0]_i_6_n_4\
    );
\icmp_ln95_reg_242[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(31),
      O => \icmp_ln95_reg_242[0]_i_7_n_4\
    );
\icmp_ln95_reg_242[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(30),
      O => \icmp_ln95_reg_242[0]_i_8_n_4\
    );
\icmp_ln95_reg_242[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(29),
      O => \icmp_ln95_reg_242[0]_i_9_n_4\
    );
\icmp_ln95_reg_242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln95_fu_175_p2,
      Q => icmp_ln95_reg_242,
      R => '0'
    );
\icmp_ln95_reg_242_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln93_reg_237_reg[12]_i_2_n_4\,
      CO(3) => \icmp_ln95_reg_242_reg[0]_i_2_n_4\,
      CO(2) => \NLW_icmp_ln95_reg_242_reg[0]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \icmp_ln95_reg_242_reg[0]_i_2_n_6\,
      CO(0) => \icmp_ln95_reg_242_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_icmp_ln95_reg_242_reg[0]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_ln93_1_fu_149_p2(15 downto 13),
      S(3) => '1',
      S(2) => \icmp_ln95_reg_242[0]_i_7_n_4\,
      S(1) => \icmp_ln95_reg_242[0]_i_8_n_4\,
      S(0) => \icmp_ln95_reg_242[0]_i_9_n_4\
    );
mul_32s_10ns_32_2_1_U8: entity work.design_2_sw_compute_0_0_sw_compute_mul_32s_10ns_32_2_1
     port map (
      Q(30 downto 0) => acc_load_1_reg_217(30 downto 0),
      ap_clk => ap_clk,
      \dout_reg[31]_0\(30) => mul_32s_10ns_32_2_1_U8_n_4,
      \dout_reg[31]_0\(29) => mul_32s_10ns_32_2_1_U8_n_5,
      \dout_reg[31]_0\(28) => mul_32s_10ns_32_2_1_U8_n_6,
      \dout_reg[31]_0\(27) => mul_32s_10ns_32_2_1_U8_n_7,
      \dout_reg[31]_0\(26) => mul_32s_10ns_32_2_1_U8_n_8,
      \dout_reg[31]_0\(25) => mul_32s_10ns_32_2_1_U8_n_9,
      \dout_reg[31]_0\(24) => mul_32s_10ns_32_2_1_U8_n_10,
      \dout_reg[31]_0\(23) => mul_32s_10ns_32_2_1_U8_n_11,
      \dout_reg[31]_0\(22) => mul_32s_10ns_32_2_1_U8_n_12,
      \dout_reg[31]_0\(21) => mul_32s_10ns_32_2_1_U8_n_13,
      \dout_reg[31]_0\(20) => mul_32s_10ns_32_2_1_U8_n_14,
      \dout_reg[31]_0\(19) => mul_32s_10ns_32_2_1_U8_n_15,
      \dout_reg[31]_0\(18) => mul_32s_10ns_32_2_1_U8_n_16,
      \dout_reg[31]_0\(17) => mul_32s_10ns_32_2_1_U8_n_17,
      \dout_reg[31]_0\(16) => mul_32s_10ns_32_2_1_U8_n_18,
      \dout_reg[31]_0\(15) => mul_32s_10ns_32_2_1_U8_n_19,
      \dout_reg[31]_0\(14) => mul_32s_10ns_32_2_1_U8_n_20,
      \dout_reg[31]_0\(13) => mul_32s_10ns_32_2_1_U8_n_21,
      \dout_reg[31]_0\(12) => mul_32s_10ns_32_2_1_U8_n_22,
      \dout_reg[31]_0\(11) => mul_32s_10ns_32_2_1_U8_n_23,
      \dout_reg[31]_0\(10) => mul_32s_10ns_32_2_1_U8_n_24,
      \dout_reg[31]_0\(9) => mul_32s_10ns_32_2_1_U8_n_25,
      \dout_reg[31]_0\(8) => mul_32s_10ns_32_2_1_U8_n_26,
      \dout_reg[31]_0\(7) => mul_32s_10ns_32_2_1_U8_n_27,
      \dout_reg[31]_0\(6) => mul_32s_10ns_32_2_1_U8_n_28,
      \dout_reg[31]_0\(5) => mul_32s_10ns_32_2_1_U8_n_29,
      \dout_reg[31]_0\(4) => mul_32s_10ns_32_2_1_U8_n_30,
      \dout_reg[31]_0\(3) => mul_32s_10ns_32_2_1_U8_n_31,
      \dout_reg[31]_0\(2) => mul_32s_10ns_32_2_1_U8_n_32,
      \dout_reg[31]_0\(1) => mul_32s_10ns_32_2_1_U8_n_33,
      \dout_reg[31]_0\(0) => mul_32s_10ns_32_2_1_U8_n_34
    );
\mul_ln93_reg_222_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_25,
      Q => mul_ln93_reg_222(10),
      R => '0'
    );
\mul_ln93_reg_222_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_24,
      Q => mul_ln93_reg_222(11),
      R => '0'
    );
\mul_ln93_reg_222_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_23,
      Q => mul_ln93_reg_222(12),
      R => '0'
    );
\mul_ln93_reg_222_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_22,
      Q => mul_ln93_reg_222(13),
      R => '0'
    );
\mul_ln93_reg_222_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_21,
      Q => mul_ln93_reg_222(14),
      R => '0'
    );
\mul_ln93_reg_222_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_20,
      Q => mul_ln93_reg_222(15),
      R => '0'
    );
\mul_ln93_reg_222_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_19,
      Q => mul_ln93_reg_222(16),
      R => '0'
    );
\mul_ln93_reg_222_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_18,
      Q => mul_ln93_reg_222(17),
      R => '0'
    );
\mul_ln93_reg_222_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_17,
      Q => mul_ln93_reg_222(18),
      R => '0'
    );
\mul_ln93_reg_222_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_16,
      Q => mul_ln93_reg_222(19),
      R => '0'
    );
\mul_ln93_reg_222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_34,
      Q => mul_ln93_reg_222(1),
      R => '0'
    );
\mul_ln93_reg_222_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_15,
      Q => mul_ln93_reg_222(20),
      R => '0'
    );
\mul_ln93_reg_222_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_14,
      Q => mul_ln93_reg_222(21),
      R => '0'
    );
\mul_ln93_reg_222_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_13,
      Q => mul_ln93_reg_222(22),
      R => '0'
    );
\mul_ln93_reg_222_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_12,
      Q => mul_ln93_reg_222(23),
      R => '0'
    );
\mul_ln93_reg_222_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_11,
      Q => mul_ln93_reg_222(24),
      R => '0'
    );
\mul_ln93_reg_222_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_10,
      Q => mul_ln93_reg_222(25),
      R => '0'
    );
\mul_ln93_reg_222_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_9,
      Q => mul_ln93_reg_222(26),
      R => '0'
    );
\mul_ln93_reg_222_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_8,
      Q => mul_ln93_reg_222(27),
      R => '0'
    );
\mul_ln93_reg_222_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_7,
      Q => mul_ln93_reg_222(28),
      R => '0'
    );
\mul_ln93_reg_222_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_6,
      Q => mul_ln93_reg_222(29),
      R => '0'
    );
\mul_ln93_reg_222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_33,
      Q => mul_ln93_reg_222(2),
      R => '0'
    );
\mul_ln93_reg_222_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_5,
      Q => mul_ln93_reg_222(30),
      R => '0'
    );
\mul_ln93_reg_222_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_4,
      Q => mul_ln93_reg_222(31),
      R => '0'
    );
\mul_ln93_reg_222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_32,
      Q => mul_ln93_reg_222(3),
      R => '0'
    );
\mul_ln93_reg_222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_31,
      Q => mul_ln93_reg_222(4),
      R => '0'
    );
\mul_ln93_reg_222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_30,
      Q => mul_ln93_reg_222(5),
      R => '0'
    );
\mul_ln93_reg_222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_29,
      Q => mul_ln93_reg_222(6),
      R => '0'
    );
\mul_ln93_reg_222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_28,
      Q => mul_ln93_reg_222(7),
      R => '0'
    );
\mul_ln93_reg_222_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_27,
      Q => mul_ln93_reg_222(8),
      R => '0'
    );
\mul_ln93_reg_222_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_32s_10ns_32_2_1_U8_n_26,
      Q => mul_ln93_reg_222(9),
      R => '0'
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF8080000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      I4 => Q(2),
      I5 => ram_reg_0,
      O => acc_ce1
    );
ram_reg_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(19),
      I4 => Q(0),
      I5 => ram_reg_10(19),
      O => ram_reg_i_101_n_4
    );
ram_reg_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(18),
      I4 => Q(0),
      I5 => ram_reg_10(18),
      O => ram_reg_i_103_n_4
    );
ram_reg_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(17),
      I4 => Q(0),
      I5 => ram_reg_10(17),
      O => ram_reg_i_105_n_4
    );
ram_reg_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(16),
      I4 => Q(0),
      I5 => ram_reg_10(16),
      O => ram_reg_i_107_n_4
    );
ram_reg_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => select_ln93_reg_237(15),
      I1 => icmp_ln95_reg_242,
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(15),
      I4 => Q(0),
      I5 => ram_reg_10(15),
      O => ram_reg_i_109_n_4
    );
ram_reg_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => select_ln93_reg_237(14),
      I1 => icmp_ln95_reg_242,
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(14),
      I4 => Q(0),
      I5 => ram_reg_10(14),
      O => ram_reg_i_111_n_4
    );
ram_reg_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => select_ln93_reg_237(13),
      I1 => icmp_ln95_reg_242,
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(13),
      I4 => Q(0),
      I5 => ram_reg_10(13),
      O => ram_reg_i_113_n_4
    );
ram_reg_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => select_ln93_reg_237(12),
      I1 => icmp_ln95_reg_242,
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(12),
      I4 => Q(0),
      I5 => ram_reg_10(12),
      O => ram_reg_i_115_n_4
    );
ram_reg_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => select_ln93_reg_237(11),
      I1 => icmp_ln95_reg_242,
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(11),
      I4 => Q(0),
      I5 => ram_reg_10(11),
      O => ram_reg_i_117_n_4
    );
ram_reg_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => select_ln93_reg_237(10),
      I1 => icmp_ln95_reg_242,
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(10),
      I4 => Q(0),
      I5 => ram_reg_10(10),
      O => ram_reg_i_119_n_4
    );
ram_reg_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => select_ln93_reg_237(9),
      I1 => icmp_ln95_reg_242,
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(9),
      I4 => Q(0),
      I5 => ram_reg_10(9),
      O => ram_reg_i_121_n_4
    );
ram_reg_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => select_ln93_reg_237(8),
      I1 => icmp_ln95_reg_242,
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(8),
      I4 => Q(0),
      I5 => ram_reg_10(8),
      O => ram_reg_i_123_n_4
    );
ram_reg_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => select_ln93_reg_237(7),
      I1 => icmp_ln95_reg_242,
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(7),
      I4 => Q(0),
      I5 => ram_reg_10(7),
      O => ram_reg_i_125_n_4
    );
ram_reg_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(6),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(6),
      I4 => Q(0),
      I5 => ram_reg_10(6),
      O => ram_reg_i_127_n_4
    );
ram_reg_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(5),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(5),
      I4 => Q(0),
      I5 => ram_reg_10(5),
      O => ram_reg_i_129_n_4
    );
ram_reg_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(4),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(4),
      I4 => Q(0),
      I5 => ram_reg_10(4),
      O => ram_reg_i_131_n_4
    );
ram_reg_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(3),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(3),
      I4 => Q(0),
      I5 => ram_reg_10(3),
      O => ram_reg_i_133_n_4
    );
ram_reg_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(2),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(2),
      I4 => Q(0),
      I5 => ram_reg_10(2),
      O => ram_reg_i_135_n_4
    );
ram_reg_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(1),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(1),
      I4 => Q(0),
      I5 => ram_reg_10(1),
      O => ram_reg_i_137_n_4
    );
ram_reg_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(0),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(0),
      I4 => Q(0),
      I5 => ram_reg_10(0),
      O => ram_reg_i_139_n_4
    );
ram_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF100F1"
    )
        port map (
      I0 => ram_reg_i_69_n_4,
      I1 => Q(3),
      I2 => ram_reg,
      I3 => Q(4),
      I4 => i_fu_64_reg(0),
      O => ADDRBWRADDR(0)
    );
ram_reg_i_144: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter3,
      O => \^ap_cs_fsm_reg[1]_0\
    );
ram_reg_i_154: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => acc_addr_1_reg_208_pp0_iter3_reg(4),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => acc_addr_1_reg_208(4),
      I4 => Q(2),
      O => \acc_addr_1_reg_208_pp0_iter3_reg_reg[4]__0_0\
    );
ram_reg_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_77_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(31),
      O => DIBDI(31),
      S => Q(3)
    );
ram_reg_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_79_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(30),
      O => DIBDI(30),
      S => Q(3)
    );
ram_reg_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_81_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(29),
      O => DIBDI(29),
      S => Q(3)
    );
ram_reg_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_83_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(28),
      O => DIBDI(28),
      S => Q(3)
    );
ram_reg_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_85_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(27),
      O => DIBDI(27),
      S => Q(3)
    );
ram_reg_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_87_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(26),
      O => DIBDI(26),
      S => Q(3)
    );
ram_reg_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_89_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(25),
      O => DIBDI(25),
      S => Q(3)
    );
ram_reg_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_91_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(24),
      O => DIBDI(24),
      S => Q(3)
    );
ram_reg_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_93_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(23),
      O => DIBDI(23),
      S => Q(3)
    );
ram_reg_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_95_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(22),
      O => DIBDI(22),
      S => Q(3)
    );
ram_reg_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_97_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(21),
      O => DIBDI(21),
      S => Q(3)
    );
ram_reg_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_99_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(20),
      O => DIBDI(20),
      S => Q(3)
    );
ram_reg_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_101_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(19),
      O => DIBDI(19),
      S => Q(3)
    );
ram_reg_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_103_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(18),
      O => DIBDI(18),
      S => Q(3)
    );
ram_reg_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_105_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(17),
      O => DIBDI(17),
      S => Q(3)
    );
ram_reg_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_107_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(16),
      O => DIBDI(16),
      S => Q(3)
    );
ram_reg_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_109_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(15),
      O => DIBDI(15),
      S => Q(3)
    );
ram_reg_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_111_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(14),
      O => DIBDI(14),
      S => Q(3)
    );
ram_reg_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_113_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(13),
      O => DIBDI(13),
      S => Q(3)
    );
ram_reg_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_115_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(12),
      O => DIBDI(12),
      S => Q(3)
    );
ram_reg_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_117_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(11),
      O => DIBDI(11),
      S => Q(3)
    );
ram_reg_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_119_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(10),
      O => DIBDI(10),
      S => Q(3)
    );
ram_reg_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_121_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(9),
      O => DIBDI(9),
      S => Q(3)
    );
ram_reg_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_123_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(8),
      O => DIBDI(8),
      S => Q(3)
    );
ram_reg_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_125_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(7),
      O => DIBDI(7),
      S => Q(3)
    );
ram_reg_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_127_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(6),
      O => DIBDI(6),
      S => Q(3)
    );
ram_reg_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_129_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(5),
      O => DIBDI(5),
      S => Q(3)
    );
ram_reg_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_131_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(4),
      O => DIBDI(4),
      S => Q(3)
    );
ram_reg_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_133_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(3),
      O => DIBDI(3),
      S => Q(3)
    );
ram_reg_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_135_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(2),
      O => DIBDI(2),
      S => Q(3)
    );
ram_reg_i_47: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_137_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(1),
      O => DIBDI(1),
      S => Q(3)
    );
ram_reg_i_48: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_139_n_4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(0),
      O => DIBDI(0),
      S => Q(3)
    );
ram_reg_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_1_in,
      I1 => DOADO(0),
      I2 => Q(2),
      O => WEA(0)
    );
ram_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001DDD1111"
    )
        port map (
      I0 => ram_reg_0,
      I1 => Q(2),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => ram_reg_1,
      O => \ap_CS_fsm_reg[6]\
    );
ram_reg_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => acc_addr_1_reg_208_pp0_iter3_reg(6),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => acc_addr_1_reg_208(6),
      I4 => Q(2),
      O => \acc_addr_1_reg_208_pp0_iter3_reg_reg[6]__0_0\
    );
ram_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEAEAAAEAEAEA"
    )
        port map (
      I0 => ram_reg_5,
      I1 => Q(2),
      I2 => acc_addr_1_reg_208(5),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => acc_addr_1_reg_208_pp0_iter3_reg(5),
      O => \ap_CS_fsm_reg[6]_0\
    );
ram_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A2A2AAA2A2A2A"
    )
        port map (
      I0 => ram_reg_6,
      I1 => Q(2),
      I2 => acc_addr_1_reg_208(3),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => acc_addr_1_reg_208_pp0_iter3_reg(3),
      O => \ap_CS_fsm_reg[6]_1\
    );
ram_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A2A2AAA2A2A2A"
    )
        port map (
      I0 => ram_reg_7,
      I1 => Q(2),
      I2 => acc_addr_1_reg_208(2),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => acc_addr_1_reg_208_pp0_iter3_reg(2),
      O => ram_reg_i_69_n_4
    );
ram_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A2A2AAA2A2A2A"
    )
        port map (
      I0 => ram_reg_8,
      I1 => Q(2),
      I2 => acc_addr_1_reg_208(1),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => acc_addr_1_reg_208_pp0_iter3_reg(1),
      O => \ap_CS_fsm_reg[6]_2\
    );
ram_reg_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A2A2AAA2A2A2A"
    )
        port map (
      I0 => ram_reg_9,
      I1 => Q(2),
      I2 => acc_addr_1_reg_208(0),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => acc_addr_1_reg_208_pp0_iter3_reg(0),
      O => \ap_CS_fsm_reg[6]_3\
    );
ram_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(31),
      I1 => Q(0),
      I2 => ram_reg_10(31),
      I3 => icmp_ln95_reg_242,
      I4 => Q(2),
      I5 => select_ln93_reg_237(16),
      O => ram_reg_i_77_n_4
    );
ram_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(30),
      I4 => Q(0),
      I5 => ram_reg_10(30),
      O => ram_reg_i_79_n_4
    );
ram_reg_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(29),
      I4 => Q(0),
      I5 => ram_reg_10(29),
      O => ram_reg_i_81_n_4
    );
ram_reg_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(28),
      I4 => Q(0),
      I5 => ram_reg_10(28),
      O => ram_reg_i_83_n_4
    );
ram_reg_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(27),
      I4 => Q(0),
      I5 => ram_reg_10(27),
      O => ram_reg_i_85_n_4
    );
ram_reg_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(26),
      I4 => Q(0),
      I5 => ram_reg_10(26),
      O => ram_reg_i_87_n_4
    );
ram_reg_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(25),
      I4 => Q(0),
      I5 => ram_reg_10(25),
      O => ram_reg_i_89_n_4
    );
ram_reg_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(24),
      I4 => Q(0),
      I5 => ram_reg_10(24),
      O => ram_reg_i_91_n_4
    );
ram_reg_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(23),
      I4 => Q(0),
      I5 => ram_reg_10(23),
      O => ram_reg_i_93_n_4
    );
ram_reg_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(22),
      I4 => Q(0),
      I5 => ram_reg_10(22),
      O => ram_reg_i_95_n_4
    );
ram_reg_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(21),
      I4 => Q(0),
      I5 => ram_reg_10(21),
      O => ram_reg_i_97_n_4
    );
ram_reg_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => icmp_ln95_reg_242,
      I1 => select_ln93_reg_237(16),
      I2 => Q(2),
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(20),
      I4 => Q(0),
      I5 => ram_reg_10(20),
      O => ram_reg_i_99_n_4
    );
\select_ln93_reg_237[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(16),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(16),
      O => \select_ln93_reg_237[0]_i_1_n_4\
    );
\select_ln93_reg_237[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(10),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(26),
      O => tmp_2_fu_165_p4(3)
    );
\select_ln93_reg_237[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(11),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(27),
      O => tmp_2_fu_165_p4(4)
    );
\select_ln93_reg_237[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(12),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(28),
      O => tmp_2_fu_165_p4(5)
    );
\select_ln93_reg_237[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(28),
      O => \select_ln93_reg_237[12]_i_3_n_4\
    );
\select_ln93_reg_237[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(27),
      O => \select_ln93_reg_237[12]_i_4_n_4\
    );
\select_ln93_reg_237[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(26),
      O => \select_ln93_reg_237[12]_i_5_n_4\
    );
\select_ln93_reg_237[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(25),
      O => \select_ln93_reg_237[12]_i_6_n_4\
    );
\select_ln93_reg_237[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(13),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(29),
      O => tmp_2_fu_165_p4(6)
    );
\select_ln93_reg_237[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(14),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(30),
      O => tmp_2_fu_165_p4(7)
    );
\select_ln93_reg_237[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(15),
      I1 => mul_ln93_reg_222(31),
      O => tmp_2_fu_165_p4(8)
    );
\select_ln93_reg_237[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mul_ln93_reg_222(31),
      I1 => \icmp_ln95_reg_242_reg[0]_i_2_n_4\,
      O => tmp_2_fu_165_p4(9)
    );
\select_ln93_reg_237[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(1),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(17),
      O => \select_ln93_reg_237[1]_i_1_n_4\
    );
\select_ln93_reg_237[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(2),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(18),
      O => \select_ln93_reg_237[2]_i_1_n_4\
    );
\select_ln93_reg_237[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(3),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(19),
      O => \select_ln93_reg_237[3]_i_1_n_4\
    );
\select_ln93_reg_237[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(4),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(20),
      O => \select_ln93_reg_237[4]_i_1_n_4\
    );
\select_ln93_reg_237[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(16),
      O => \select_ln93_reg_237[4]_i_3_n_4\
    );
\select_ln93_reg_237[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(20),
      O => \select_ln93_reg_237[4]_i_4_n_4\
    );
\select_ln93_reg_237[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(19),
      O => \select_ln93_reg_237[4]_i_5_n_4\
    );
\select_ln93_reg_237[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(18),
      O => \select_ln93_reg_237[4]_i_6_n_4\
    );
\select_ln93_reg_237[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(17),
      O => \select_ln93_reg_237[4]_i_7_n_4\
    );
\select_ln93_reg_237[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(5),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(21),
      O => \select_ln93_reg_237[5]_i_1_n_4\
    );
\select_ln93_reg_237[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(6),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(22),
      O => \select_ln93_reg_237[6]_i_1_n_4\
    );
\select_ln93_reg_237[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(7),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(23),
      O => tmp_2_fu_165_p4(0)
    );
\select_ln93_reg_237[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(8),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(24),
      O => tmp_2_fu_165_p4(1)
    );
\select_ln93_reg_237[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(24),
      O => \select_ln93_reg_237[8]_i_3_n_4\
    );
\select_ln93_reg_237[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(23),
      O => \select_ln93_reg_237[8]_i_4_n_4\
    );
\select_ln93_reg_237[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(22),
      O => \select_ln93_reg_237[8]_i_5_n_4\
    );
\select_ln93_reg_237[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln93_fu_130_p2(21),
      O => \select_ln93_reg_237[8]_i_6_n_4\
    );
\select_ln93_reg_237[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln93_1_fu_149_p2(9),
      I1 => mul_ln93_reg_222(31),
      I2 => mul_ln93_reg_222(25),
      O => tmp_2_fu_165_p4(2)
    );
\select_ln93_reg_237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \select_ln93_reg_237[0]_i_1_n_4\,
      Q => select_ln93_reg_237(0),
      R => '0'
    );
\select_ln93_reg_237_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_2_fu_165_p4(3),
      Q => select_ln93_reg_237(10),
      R => '0'
    );
\select_ln93_reg_237_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_2_fu_165_p4(4),
      Q => select_ln93_reg_237(11),
      R => '0'
    );
\select_ln93_reg_237_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_2_fu_165_p4(5),
      Q => select_ln93_reg_237(12),
      R => '0'
    );
\select_ln93_reg_237_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln93_reg_237_reg[8]_i_2_n_4\,
      CO(3) => \select_ln93_reg_237_reg[12]_i_2_n_4\,
      CO(2) => \select_ln93_reg_237_reg[12]_i_2_n_5\,
      CO(1) => \select_ln93_reg_237_reg[12]_i_2_n_6\,
      CO(0) => \select_ln93_reg_237_reg[12]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln93_1_fu_149_p2(12 downto 9),
      S(3) => \select_ln93_reg_237[12]_i_3_n_4\,
      S(2) => \select_ln93_reg_237[12]_i_4_n_4\,
      S(1) => \select_ln93_reg_237[12]_i_5_n_4\,
      S(0) => \select_ln93_reg_237[12]_i_6_n_4\
    );
\select_ln93_reg_237_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_2_fu_165_p4(6),
      Q => select_ln93_reg_237(13),
      R => '0'
    );
\select_ln93_reg_237_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_2_fu_165_p4(7),
      Q => select_ln93_reg_237(14),
      R => '0'
    );
\select_ln93_reg_237_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_2_fu_165_p4(8),
      Q => select_ln93_reg_237(15),
      R => '0'
    );
\select_ln93_reg_237_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_2_fu_165_p4(9),
      Q => select_ln93_reg_237(16),
      R => '0'
    );
\select_ln93_reg_237_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \select_ln93_reg_237[1]_i_1_n_4\,
      Q => select_ln93_reg_237(1),
      R => '0'
    );
\select_ln93_reg_237_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \select_ln93_reg_237[2]_i_1_n_4\,
      Q => select_ln93_reg_237(2),
      R => '0'
    );
\select_ln93_reg_237_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \select_ln93_reg_237[3]_i_1_n_4\,
      Q => select_ln93_reg_237(3),
      R => '0'
    );
\select_ln93_reg_237_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \select_ln93_reg_237[4]_i_1_n_4\,
      Q => select_ln93_reg_237(4),
      R => '0'
    );
\select_ln93_reg_237_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln93_reg_237_reg[4]_i_2_n_4\,
      CO(2) => \select_ln93_reg_237_reg[4]_i_2_n_5\,
      CO(1) => \select_ln93_reg_237_reg[4]_i_2_n_6\,
      CO(0) => \select_ln93_reg_237_reg[4]_i_2_n_7\,
      CYINIT => \select_ln93_reg_237[4]_i_3_n_4\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln93_1_fu_149_p2(4 downto 1),
      S(3) => \select_ln93_reg_237[4]_i_4_n_4\,
      S(2) => \select_ln93_reg_237[4]_i_5_n_4\,
      S(1) => \select_ln93_reg_237[4]_i_6_n_4\,
      S(0) => \select_ln93_reg_237[4]_i_7_n_4\
    );
\select_ln93_reg_237_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \select_ln93_reg_237[5]_i_1_n_4\,
      Q => select_ln93_reg_237(5),
      R => '0'
    );
\select_ln93_reg_237_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \select_ln93_reg_237[6]_i_1_n_4\,
      Q => select_ln93_reg_237(6),
      R => '0'
    );
\select_ln93_reg_237_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_2_fu_165_p4(0),
      Q => select_ln93_reg_237(7),
      R => '0'
    );
\select_ln93_reg_237_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_2_fu_165_p4(1),
      Q => select_ln93_reg_237(8),
      R => '0'
    );
\select_ln93_reg_237_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln93_reg_237_reg[4]_i_2_n_4\,
      CO(3) => \select_ln93_reg_237_reg[8]_i_2_n_4\,
      CO(2) => \select_ln93_reg_237_reg[8]_i_2_n_5\,
      CO(1) => \select_ln93_reg_237_reg[8]_i_2_n_6\,
      CO(0) => \select_ln93_reg_237_reg[8]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln93_1_fu_149_p2(8 downto 5),
      S(3) => \select_ln93_reg_237[8]_i_3_n_4\,
      S(2) => \select_ln93_reg_237[8]_i_4_n_4\,
      S(1) => \select_ln93_reg_237[8]_i_5_n_4\,
      S(0) => \select_ln93_reg_237[8]_i_6_n_4\
    );
\select_ln93_reg_237_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_2_fu_165_p4(2),
      Q => select_ln93_reg_237(9),
      R => '0'
    );
sub_ln93_fu_130_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln93_fu_130_p2_carry_n_4,
      CO(2) => sub_ln93_fu_130_p2_carry_n_5,
      CO(1) => sub_ln93_fu_130_p2_carry_n_6,
      CO(0) => sub_ln93_fu_130_p2_carry_n_7,
      CYINIT => sub_ln93_fu_130_p2_carry_i_1_n_4,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_sub_ln93_fu_130_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sub_ln93_fu_130_p2_carry_i_2_n_4,
      S(2) => sub_ln93_fu_130_p2_carry_i_3_n_4,
      S(1) => sub_ln93_fu_130_p2_carry_i_4_n_4,
      S(0) => sub_ln93_fu_130_p2_carry_i_5_n_4
    );
\sub_ln93_fu_130_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln93_fu_130_p2_carry_n_4,
      CO(3) => \sub_ln93_fu_130_p2_carry__0_n_4\,
      CO(2) => \sub_ln93_fu_130_p2_carry__0_n_5\,
      CO(1) => \sub_ln93_fu_130_p2_carry__0_n_6\,
      CO(0) => \sub_ln93_fu_130_p2_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sub_ln93_fu_130_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sub_ln93_fu_130_p2_carry__0_i_1_n_4\,
      S(2) => \sub_ln93_fu_130_p2_carry__0_i_2_n_4\,
      S(1) => \sub_ln93_fu_130_p2_carry__0_i_3_n_4\,
      S(0) => \sub_ln93_fu_130_p2_carry__0_i_4_n_4\
    );
\sub_ln93_fu_130_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(9),
      O => \sub_ln93_fu_130_p2_carry__0_i_1_n_4\
    );
\sub_ln93_fu_130_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(8),
      O => \sub_ln93_fu_130_p2_carry__0_i_2_n_4\
    );
\sub_ln93_fu_130_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(7),
      O => \sub_ln93_fu_130_p2_carry__0_i_3_n_4\
    );
\sub_ln93_fu_130_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(6),
      O => \sub_ln93_fu_130_p2_carry__0_i_4_n_4\
    );
\sub_ln93_fu_130_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln93_fu_130_p2_carry__0_n_4\,
      CO(3) => \sub_ln93_fu_130_p2_carry__1_n_4\,
      CO(2) => \sub_ln93_fu_130_p2_carry__1_n_5\,
      CO(1) => \sub_ln93_fu_130_p2_carry__1_n_6\,
      CO(0) => \sub_ln93_fu_130_p2_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sub_ln93_fu_130_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \sub_ln93_fu_130_p2_carry__1_i_1_n_4\,
      S(2) => \sub_ln93_fu_130_p2_carry__1_i_2_n_4\,
      S(1) => \sub_ln93_fu_130_p2_carry__1_i_3_n_4\,
      S(0) => \sub_ln93_fu_130_p2_carry__1_i_4_n_4\
    );
\sub_ln93_fu_130_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(13),
      O => \sub_ln93_fu_130_p2_carry__1_i_1_n_4\
    );
\sub_ln93_fu_130_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(12),
      O => \sub_ln93_fu_130_p2_carry__1_i_2_n_4\
    );
\sub_ln93_fu_130_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(11),
      O => \sub_ln93_fu_130_p2_carry__1_i_3_n_4\
    );
\sub_ln93_fu_130_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(10),
      O => \sub_ln93_fu_130_p2_carry__1_i_4_n_4\
    );
\sub_ln93_fu_130_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln93_fu_130_p2_carry__1_n_4\,
      CO(3) => \sub_ln93_fu_130_p2_carry__2_n_4\,
      CO(2) => \sub_ln93_fu_130_p2_carry__2_n_5\,
      CO(1) => \sub_ln93_fu_130_p2_carry__2_n_6\,
      CO(0) => \sub_ln93_fu_130_p2_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => sub_ln93_fu_130_p2(17 downto 16),
      O(1 downto 0) => \NLW_sub_ln93_fu_130_p2_carry__2_O_UNCONNECTED\(1 downto 0),
      S(3) => \sub_ln93_fu_130_p2_carry__2_i_1_n_4\,
      S(2) => \sub_ln93_fu_130_p2_carry__2_i_2_n_4\,
      S(1) => \sub_ln93_fu_130_p2_carry__2_i_3_n_4\,
      S(0) => \sub_ln93_fu_130_p2_carry__2_i_4_n_4\
    );
\sub_ln93_fu_130_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(17),
      O => \sub_ln93_fu_130_p2_carry__2_i_1_n_4\
    );
\sub_ln93_fu_130_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(16),
      O => \sub_ln93_fu_130_p2_carry__2_i_2_n_4\
    );
\sub_ln93_fu_130_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(15),
      O => \sub_ln93_fu_130_p2_carry__2_i_3_n_4\
    );
\sub_ln93_fu_130_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(14),
      O => \sub_ln93_fu_130_p2_carry__2_i_4_n_4\
    );
\sub_ln93_fu_130_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln93_fu_130_p2_carry__2_n_4\,
      CO(3) => \sub_ln93_fu_130_p2_carry__3_n_4\,
      CO(2) => \sub_ln93_fu_130_p2_carry__3_n_5\,
      CO(1) => \sub_ln93_fu_130_p2_carry__3_n_6\,
      CO(0) => \sub_ln93_fu_130_p2_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln93_fu_130_p2(21 downto 18),
      S(3) => \sub_ln93_fu_130_p2_carry__3_i_1_n_4\,
      S(2) => \sub_ln93_fu_130_p2_carry__3_i_2_n_4\,
      S(1) => \sub_ln93_fu_130_p2_carry__3_i_3_n_4\,
      S(0) => \sub_ln93_fu_130_p2_carry__3_i_4_n_4\
    );
\sub_ln93_fu_130_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(21),
      O => \sub_ln93_fu_130_p2_carry__3_i_1_n_4\
    );
\sub_ln93_fu_130_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(20),
      O => \sub_ln93_fu_130_p2_carry__3_i_2_n_4\
    );
\sub_ln93_fu_130_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(19),
      O => \sub_ln93_fu_130_p2_carry__3_i_3_n_4\
    );
\sub_ln93_fu_130_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(18),
      O => \sub_ln93_fu_130_p2_carry__3_i_4_n_4\
    );
\sub_ln93_fu_130_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln93_fu_130_p2_carry__3_n_4\,
      CO(3) => \sub_ln93_fu_130_p2_carry__4_n_4\,
      CO(2) => \sub_ln93_fu_130_p2_carry__4_n_5\,
      CO(1) => \sub_ln93_fu_130_p2_carry__4_n_6\,
      CO(0) => \sub_ln93_fu_130_p2_carry__4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln93_fu_130_p2(25 downto 22),
      S(3) => \sub_ln93_fu_130_p2_carry__4_i_1_n_4\,
      S(2) => \sub_ln93_fu_130_p2_carry__4_i_2_n_4\,
      S(1) => \sub_ln93_fu_130_p2_carry__4_i_3_n_4\,
      S(0) => \sub_ln93_fu_130_p2_carry__4_i_4_n_4\
    );
\sub_ln93_fu_130_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(25),
      O => \sub_ln93_fu_130_p2_carry__4_i_1_n_4\
    );
\sub_ln93_fu_130_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(24),
      O => \sub_ln93_fu_130_p2_carry__4_i_2_n_4\
    );
\sub_ln93_fu_130_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(23),
      O => \sub_ln93_fu_130_p2_carry__4_i_3_n_4\
    );
\sub_ln93_fu_130_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(22),
      O => \sub_ln93_fu_130_p2_carry__4_i_4_n_4\
    );
\sub_ln93_fu_130_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln93_fu_130_p2_carry__4_n_4\,
      CO(3) => \sub_ln93_fu_130_p2_carry__5_n_4\,
      CO(2) => \sub_ln93_fu_130_p2_carry__5_n_5\,
      CO(1) => \sub_ln93_fu_130_p2_carry__5_n_6\,
      CO(0) => \sub_ln93_fu_130_p2_carry__5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln93_fu_130_p2(29 downto 26),
      S(3) => \sub_ln93_fu_130_p2_carry__5_i_1_n_4\,
      S(2) => \sub_ln93_fu_130_p2_carry__5_i_2_n_4\,
      S(1) => \sub_ln93_fu_130_p2_carry__5_i_3_n_4\,
      S(0) => \sub_ln93_fu_130_p2_carry__5_i_4_n_4\
    );
\sub_ln93_fu_130_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(29),
      O => \sub_ln93_fu_130_p2_carry__5_i_1_n_4\
    );
\sub_ln93_fu_130_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(28),
      O => \sub_ln93_fu_130_p2_carry__5_i_2_n_4\
    );
\sub_ln93_fu_130_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(27),
      O => \sub_ln93_fu_130_p2_carry__5_i_3_n_4\
    );
\sub_ln93_fu_130_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(26),
      O => \sub_ln93_fu_130_p2_carry__5_i_4_n_4\
    );
\sub_ln93_fu_130_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln93_fu_130_p2_carry__5_n_4\,
      CO(3 downto 1) => \NLW_sub_ln93_fu_130_p2_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sub_ln93_fu_130_p2_carry__6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sub_ln93_fu_130_p2_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sub_ln93_fu_130_p2(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => \sub_ln93_fu_130_p2_carry__6_i_1_n_4\,
      S(0) => \sub_ln93_fu_130_p2_carry__6_i_2_n_4\
    );
\sub_ln93_fu_130_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(31),
      O => \sub_ln93_fu_130_p2_carry__6_i_1_n_4\
    );
\sub_ln93_fu_130_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(30),
      O => \sub_ln93_fu_130_p2_carry__6_i_2_n_4\
    );
sub_ln93_fu_130_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(1),
      O => sub_ln93_fu_130_p2_carry_i_1_n_4
    );
sub_ln93_fu_130_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(5),
      O => sub_ln93_fu_130_p2_carry_i_2_n_4
    );
sub_ln93_fu_130_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(4),
      O => sub_ln93_fu_130_p2_carry_i_3_n_4
    );
sub_ln93_fu_130_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(3),
      O => sub_ln93_fu_130_p2_carry_i_4_n_4
    );
sub_ln93_fu_130_p2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln93_reg_222(2),
      O => sub_ln93_fu_130_p2_carry_i_5_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    w_ce0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_157_p0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    B : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0 : out STD_LOGIC;
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg : in STD_LOGIC;
    dout_reg : in STD_LOGIC;
    k_cast_reg_656 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    i_fu_64_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    dout_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_reg_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_product : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_reg_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_fu_157_p_dout0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_258_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 : entity is "sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7";
end design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 is
  signal acc_addr_reg_894 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal acc_addr_reg_8940 : STD_LOGIC;
  signal \acc_addr_reg_894[1]_i_2_n_4\ : STD_LOGIC;
  signal \acc_addr_reg_894[2]_i_2_n_4\ : STD_LOGIC;
  signal \acc_addr_reg_894[3]_i_2_n_4\ : STD_LOGIC;
  signal \acc_addr_reg_894[4]_i_2_n_4\ : STD_LOGIC;
  signal \acc_addr_reg_894[5]_i_10_n_4\ : STD_LOGIC;
  signal \acc_addr_reg_894[5]_i_11_n_4\ : STD_LOGIC;
  signal \acc_addr_reg_894[5]_i_12_n_4\ : STD_LOGIC;
  signal \acc_addr_reg_894[5]_i_2_n_4\ : STD_LOGIC;
  signal \acc_addr_reg_894[5]_i_3_n_4\ : STD_LOGIC;
  signal \acc_addr_reg_894[5]_i_5_n_4\ : STD_LOGIC;
  signal \acc_addr_reg_894[5]_i_7_n_4\ : STD_LOGIC;
  signal \acc_addr_reg_894[5]_i_8_n_4\ : STD_LOGIC;
  signal \acc_addr_reg_894[5]_i_9_n_4\ : STD_LOGIC;
  signal \acc_addr_reg_894_reg[5]_i_4_n_4\ : STD_LOGIC;
  signal \acc_addr_reg_894_reg[5]_i_6_n_4\ : STD_LOGIC;
  signal add_ln100_1_reg_919 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln100_1_reg_9190 : STD_LOGIC;
  signal \add_ln100_1_reg_919[11]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[11]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[11]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[11]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[15]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[15]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[15]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[15]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[19]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[19]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[19]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[19]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[23]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[23]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[23]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[23]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[27]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[27]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[27]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[27]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[31]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[31]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[31]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[31]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[3]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[3]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[7]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919[7]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln100_1_reg_919_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal add_ln102_1_reg_1025 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln102_1_reg_10250 : STD_LOGIC;
  signal \add_ln102_1_reg_1025[11]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[11]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[11]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[15]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[15]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[15]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[15]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[19]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[19]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[19]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[19]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[23]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[23]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[23]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[23]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[27]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[27]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[27]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[27]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[31]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[31]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[31]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[31]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[3]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[3]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[7]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025[7]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_1_reg_1025_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln102_2_reg_1045 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln102_2_reg_10450 : STD_LOGIC;
  signal \add_ln102_2_reg_1045[11]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[11]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[11]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[15]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[15]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[15]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[15]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[19]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[19]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[19]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[19]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[23]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[23]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[23]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[23]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[27]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[27]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[27]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[27]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[31]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[31]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[31]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[31]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[3]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[3]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[7]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045[7]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_2_reg_1045_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln102_3_reg_1065 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln102_3_reg_10650 : STD_LOGIC;
  signal \add_ln102_3_reg_1065[11]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[11]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[11]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[15]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[15]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[15]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[15]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[19]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[19]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[19]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[19]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[23]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[23]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[23]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[23]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[27]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[27]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[27]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[27]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[31]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[31]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[31]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[31]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[3]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[3]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[7]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065[7]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_3_reg_1065_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln102_4_reg_1085 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln102_4_reg_10850 : STD_LOGIC;
  signal \add_ln102_4_reg_1085[11]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[11]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[11]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[15]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[15]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[15]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[15]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[19]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[19]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[19]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[19]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[23]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[23]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[23]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[23]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[27]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[27]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[27]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[27]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[31]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[31]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[31]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[31]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[3]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[3]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[7]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085[7]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_4_reg_1085_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln102_5_reg_1105 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln102_5_reg_11050 : STD_LOGIC;
  signal \add_ln102_5_reg_1105[11]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[11]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[11]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[15]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[15]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[15]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[15]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[19]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[19]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[19]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[19]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[23]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[23]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[23]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[23]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[27]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[27]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[27]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[27]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[31]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[31]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[31]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[31]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[3]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[3]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[7]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105[7]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_5_reg_1105_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln102_6_reg_1125 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln102_6_reg_11250 : STD_LOGIC;
  signal \add_ln102_6_reg_1125[11]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[11]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[11]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[15]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[15]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[15]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[15]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[19]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[19]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[19]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[19]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[23]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[23]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[23]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[23]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[27]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[27]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[27]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[27]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[31]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[31]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[31]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[31]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[3]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[3]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[7]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125[7]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln102_6_reg_1125_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln102_reg_990 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln102_reg_9900 : STD_LOGIC;
  signal \add_ln102_reg_990[11]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[11]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[11]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[15]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[15]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[15]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[15]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[19]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[19]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[19]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[19]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[23]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[23]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[23]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[23]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[27]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[27]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[27]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[27]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[31]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[31]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[31]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[31]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[3]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[3]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[7]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990[7]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln102_reg_990_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal add_ln98_9_reg_872 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal add_ln98_9_reg_8720 : STD_LOGIC;
  signal add_ln98_fu_301_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln99_fu_800_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[1]_i_10_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9_n_4\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage30 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage32 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage33 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage34 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage35 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage37 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage38 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage39 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage40 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage42 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[41]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_reg_i_1__1_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_4 : STD_LOGIC;
  signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data9 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dout_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dout_reg__0_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dout_reg__0_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dout_reg__0_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dout_reg__0_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dout_reg__0_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dout_reg__0_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_1_reg_841 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal i_fu_96 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_960 : STD_LOGIC;
  signal i_fu_96016_out : STD_LOGIC;
  signal icmp_ln98_fu_295_p2 : STD_LOGIC;
  signal \icmp_ln98_reg_853_reg_n_4_[0]\ : STD_LOGIC;
  signal icmp_ln99_reg_857 : STD_LOGIC;
  signal indvar_flatten58_fu_100 : STD_LOGIC;
  signal \indvar_flatten58_fu_100_reg_n_4_[0]\ : STD_LOGIC;
  signal \indvar_flatten58_fu_100_reg_n_4_[1]\ : STD_LOGIC;
  signal \indvar_flatten58_fu_100_reg_n_4_[2]\ : STD_LOGIC;
  signal \indvar_flatten58_fu_100_reg_n_4_[3]\ : STD_LOGIC;
  signal \indvar_flatten58_fu_100_reg_n_4_[4]\ : STD_LOGIC;
  signal j_fu_92 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mul_32s_11s_32_2_1_U12_n_39 : STD_LOGIC;
  signal mul_32s_11s_32_2_1_U12_n_43 : STD_LOGIC;
  signal mul_32s_11s_32_2_1_U12_n_44 : STD_LOGIC;
  signal mul_32s_11s_32_2_1_U12_n_45 : STD_LOGIC;
  signal mul_ln102_1_reg_1020 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln102_1_reg_10200 : STD_LOGIC;
  signal mul_ln102_2_reg_1040 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln102_2_reg_10400 : STD_LOGIC;
  signal mul_ln102_3_reg_1060 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln102_3_reg_10600 : STD_LOGIC;
  signal mul_ln102_4_reg_1080 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln102_4_reg_10800 : STD_LOGIC;
  signal mul_ln102_5_reg_1100 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln102_5_reg_11000 : STD_LOGIC;
  signal mul_ln102_6_reg_1120 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln102_6_reg_11200 : STD_LOGIC;
  signal mul_ln102_7_reg_1140 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln102_7_reg_11400 : STD_LOGIC;
  signal mul_ln102_reg_975 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln102_reg_9750 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_shl_cast_fu_366_p1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_shl_cast_mid1_fu_386_p1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_reg_i_141_n_4 : STD_LOGIC;
  signal ram_reg_i_142_n_4 : STD_LOGIC;
  signal ram_reg_i_145_n_4 : STD_LOGIC;
  signal ram_reg_i_146_n_4 : STD_LOGIC;
  signal ram_reg_i_148_n_4 : STD_LOGIC;
  signal ram_reg_i_149_n_4 : STD_LOGIC;
  signal ram_reg_i_150_n_4 : STD_LOGIC;
  signal ram_reg_i_151_n_4 : STD_LOGIC;
  signal ram_reg_i_155_n_4 : STD_LOGIC;
  signal ram_reg_i_156_n_4 : STD_LOGIC;
  signal ram_reg_i_157_n_4 : STD_LOGIC;
  signal ram_reg_i_159_n_4 : STD_LOGIC;
  signal ram_reg_i_161_n_4 : STD_LOGIC;
  signal ram_reg_i_162_n_4 : STD_LOGIC;
  signal ram_reg_i_164_n_4 : STD_LOGIC;
  signal ram_reg_i_165_n_4 : STD_LOGIC;
  signal ram_reg_i_166_n_4 : STD_LOGIC;
  signal ram_reg_i_168_n_4 : STD_LOGIC;
  signal ram_reg_i_169_n_4 : STD_LOGIC;
  signal ram_reg_i_170_n_4 : STD_LOGIC;
  signal ram_reg_i_171_n_4 : STD_LOGIC;
  signal ram_reg_i_172_n_4 : STD_LOGIC;
  signal ram_reg_i_173_n_4 : STD_LOGIC;
  signal ram_reg_i_174_n_4 : STD_LOGIC;
  signal ram_reg_i_175_n_4 : STD_LOGIC;
  signal ram_reg_i_176_n_4 : STD_LOGIC;
  signal ram_reg_i_177_n_4 : STD_LOGIC;
  signal ram_reg_i_178_n_4 : STD_LOGIC;
  signal ram_reg_i_179_n_4 : STD_LOGIC;
  signal ram_reg_i_180_n_4 : STD_LOGIC;
  signal ram_reg_i_181_n_4 : STD_LOGIC;
  signal ram_reg_i_182_n_4 : STD_LOGIC;
  signal ram_reg_i_183_n_4 : STD_LOGIC;
  signal ram_reg_i_184_n_4 : STD_LOGIC;
  signal ram_reg_i_185_n_4 : STD_LOGIC;
  signal ram_reg_i_186_n_4 : STD_LOGIC;
  signal ram_reg_i_187_n_4 : STD_LOGIC;
  signal ram_reg_i_188_n_4 : STD_LOGIC;
  signal ram_reg_i_189_n_4 : STD_LOGIC;
  signal ram_reg_i_190_n_4 : STD_LOGIC;
  signal ram_reg_i_191_n_4 : STD_LOGIC;
  signal ram_reg_i_192_n_4 : STD_LOGIC;
  signal ram_reg_i_193_n_4 : STD_LOGIC;
  signal ram_reg_i_194_n_4 : STD_LOGIC;
  signal ram_reg_i_195_n_4 : STD_LOGIC;
  signal ram_reg_i_196_n_4 : STD_LOGIC;
  signal ram_reg_i_197_n_4 : STD_LOGIC;
  signal ram_reg_i_198_n_4 : STD_LOGIC;
  signal ram_reg_i_199_n_4 : STD_LOGIC;
  signal ram_reg_i_200_n_4 : STD_LOGIC;
  signal ram_reg_i_201_n_4 : STD_LOGIC;
  signal ram_reg_i_202_n_4 : STD_LOGIC;
  signal ram_reg_i_203_n_4 : STD_LOGIC;
  signal ram_reg_i_204_n_4 : STD_LOGIC;
  signal ram_reg_i_205_n_4 : STD_LOGIC;
  signal ram_reg_i_206_n_4 : STD_LOGIC;
  signal ram_reg_i_207_n_4 : STD_LOGIC;
  signal ram_reg_i_208_n_4 : STD_LOGIC;
  signal ram_reg_i_209_n_4 : STD_LOGIC;
  signal ram_reg_i_210_n_4 : STD_LOGIC;
  signal ram_reg_i_211_n_4 : STD_LOGIC;
  signal ram_reg_i_212_n_4 : STD_LOGIC;
  signal ram_reg_i_213_n_4 : STD_LOGIC;
  signal ram_reg_i_214_n_4 : STD_LOGIC;
  signal ram_reg_i_215_n_4 : STD_LOGIC;
  signal ram_reg_i_216_n_4 : STD_LOGIC;
  signal ram_reg_i_217_n_4 : STD_LOGIC;
  signal ram_reg_i_218_n_4 : STD_LOGIC;
  signal ram_reg_i_219_n_4 : STD_LOGIC;
  signal ram_reg_i_220_n_4 : STD_LOGIC;
  signal ram_reg_i_221_n_4 : STD_LOGIC;
  signal ram_reg_i_222_n_4 : STD_LOGIC;
  signal ram_reg_i_223_n_4 : STD_LOGIC;
  signal ram_reg_i_224_n_4 : STD_LOGIC;
  signal ram_reg_i_225_n_4 : STD_LOGIC;
  signal ram_reg_i_226_n_4 : STD_LOGIC;
  signal ram_reg_i_227_n_4 : STD_LOGIC;
  signal ram_reg_i_228_n_4 : STD_LOGIC;
  signal ram_reg_i_229_n_4 : STD_LOGIC;
  signal ram_reg_i_230_n_4 : STD_LOGIC;
  signal ram_reg_i_231_n_4 : STD_LOGIC;
  signal ram_reg_i_232_n_4 : STD_LOGIC;
  signal ram_reg_i_233_n_4 : STD_LOGIC;
  signal ram_reg_i_234_n_4 : STD_LOGIC;
  signal ram_reg_i_235_n_4 : STD_LOGIC;
  signal ram_reg_i_236_n_4 : STD_LOGIC;
  signal ram_reg_i_237_n_4 : STD_LOGIC;
  signal ram_reg_i_238_n_4 : STD_LOGIC;
  signal ram_reg_i_239_n_4 : STD_LOGIC;
  signal ram_reg_i_240_n_4 : STD_LOGIC;
  signal ram_reg_i_241_n_4 : STD_LOGIC;
  signal ram_reg_i_242_n_4 : STD_LOGIC;
  signal ram_reg_i_243_n_4 : STD_LOGIC;
  signal ram_reg_i_244_n_4 : STD_LOGIC;
  signal ram_reg_i_245_n_4 : STD_LOGIC;
  signal ram_reg_i_246_n_4 : STD_LOGIC;
  signal ram_reg_i_247_n_4 : STD_LOGIC;
  signal ram_reg_i_248_n_4 : STD_LOGIC;
  signal ram_reg_i_249_n_4 : STD_LOGIC;
  signal ram_reg_i_250_n_4 : STD_LOGIC;
  signal ram_reg_i_251_n_4 : STD_LOGIC;
  signal ram_reg_i_252_n_4 : STD_LOGIC;
  signal ram_reg_i_253_n_4 : STD_LOGIC;
  signal ram_reg_i_254_n_4 : STD_LOGIC;
  signal ram_reg_i_255_n_4 : STD_LOGIC;
  signal ram_reg_i_256_n_4 : STD_LOGIC;
  signal ram_reg_i_257_n_4 : STD_LOGIC;
  signal ram_reg_i_258_n_4 : STD_LOGIC;
  signal ram_reg_i_259_n_4 : STD_LOGIC;
  signal ram_reg_i_260_n_4 : STD_LOGIC;
  signal ram_reg_i_261_n_4 : STD_LOGIC;
  signal ram_reg_i_262_n_4 : STD_LOGIC;
  signal ram_reg_i_263_n_4 : STD_LOGIC;
  signal ram_reg_i_264_n_4 : STD_LOGIC;
  signal ram_reg_i_265_n_4 : STD_LOGIC;
  signal ram_reg_i_266_n_4 : STD_LOGIC;
  signal ram_reg_i_267_n_4 : STD_LOGIC;
  signal ram_reg_i_268_n_4 : STD_LOGIC;
  signal ram_reg_i_269_n_4 : STD_LOGIC;
  signal ram_reg_i_270_n_4 : STD_LOGIC;
  signal ram_reg_i_271_n_4 : STD_LOGIC;
  signal ram_reg_i_272_n_4 : STD_LOGIC;
  signal ram_reg_i_273_n_4 : STD_LOGIC;
  signal ram_reg_i_274_n_4 : STD_LOGIC;
  signal ram_reg_i_275_n_4 : STD_LOGIC;
  signal ram_reg_i_276_n_4 : STD_LOGIC;
  signal ram_reg_i_277_n_4 : STD_LOGIC;
  signal ram_reg_i_278_n_4 : STD_LOGIC;
  signal ram_reg_i_279_n_4 : STD_LOGIC;
  signal ram_reg_i_280_n_4 : STD_LOGIC;
  signal ram_reg_i_281_n_4 : STD_LOGIC;
  signal ram_reg_i_282_n_4 : STD_LOGIC;
  signal ram_reg_i_283_n_4 : STD_LOGIC;
  signal ram_reg_i_284_n_4 : STD_LOGIC;
  signal ram_reg_i_285_n_4 : STD_LOGIC;
  signal ram_reg_i_286_n_4 : STD_LOGIC;
  signal ram_reg_i_287_n_4 : STD_LOGIC;
  signal ram_reg_i_288_n_4 : STD_LOGIC;
  signal ram_reg_i_289_n_4 : STD_LOGIC;
  signal ram_reg_i_290_n_4 : STD_LOGIC;
  signal ram_reg_i_291_n_4 : STD_LOGIC;
  signal ram_reg_i_292_n_4 : STD_LOGIC;
  signal ram_reg_i_293_n_4 : STD_LOGIC;
  signal ram_reg_i_294_n_4 : STD_LOGIC;
  signal ram_reg_i_295_n_4 : STD_LOGIC;
  signal ram_reg_i_296_n_4 : STD_LOGIC;
  signal ram_reg_i_297_n_4 : STD_LOGIC;
  signal ram_reg_i_298_n_4 : STD_LOGIC;
  signal ram_reg_i_299_n_4 : STD_LOGIC;
  signal ram_reg_i_300_n_4 : STD_LOGIC;
  signal ram_reg_i_301_n_4 : STD_LOGIC;
  signal ram_reg_i_302_n_4 : STD_LOGIC;
  signal ram_reg_i_303_n_4 : STD_LOGIC;
  signal ram_reg_i_304_n_4 : STD_LOGIC;
  signal ram_reg_i_305_n_4 : STD_LOGIC;
  signal ram_reg_i_306_n_4 : STD_LOGIC;
  signal ram_reg_i_307_n_4 : STD_LOGIC;
  signal ram_reg_i_308_n_4 : STD_LOGIC;
  signal ram_reg_i_309_n_4 : STD_LOGIC;
  signal ram_reg_i_310_n_4 : STD_LOGIC;
  signal ram_reg_i_311_n_4 : STD_LOGIC;
  signal ram_reg_i_312_n_4 : STD_LOGIC;
  signal ram_reg_i_313_n_4 : STD_LOGIC;
  signal ram_reg_i_314_n_4 : STD_LOGIC;
  signal ram_reg_i_315_n_4 : STD_LOGIC;
  signal ram_reg_i_316_n_4 : STD_LOGIC;
  signal ram_reg_i_317_n_4 : STD_LOGIC;
  signal ram_reg_i_318_n_4 : STD_LOGIC;
  signal ram_reg_i_319_n_4 : STD_LOGIC;
  signal ram_reg_i_320_n_4 : STD_LOGIC;
  signal ram_reg_i_321_n_4 : STD_LOGIC;
  signal ram_reg_i_322_n_4 : STD_LOGIC;
  signal ram_reg_i_323_n_4 : STD_LOGIC;
  signal ram_reg_i_324_n_4 : STD_LOGIC;
  signal ram_reg_i_325_n_4 : STD_LOGIC;
  signal ram_reg_i_326_n_4 : STD_LOGIC;
  signal ram_reg_i_327_n_4 : STD_LOGIC;
  signal ram_reg_i_328_n_4 : STD_LOGIC;
  signal ram_reg_i_329_n_4 : STD_LOGIC;
  signal ram_reg_i_330_n_4 : STD_LOGIC;
  signal ram_reg_i_332_n_4 : STD_LOGIC;
  signal ram_reg_i_333_n_4 : STD_LOGIC;
  signal ram_reg_i_334_n_4 : STD_LOGIC;
  signal ram_reg_i_335_n_4 : STD_LOGIC;
  signal ram_reg_i_336_n_4 : STD_LOGIC;
  signal ram_reg_i_337_n_4 : STD_LOGIC;
  signal ram_reg_i_338_n_4 : STD_LOGIC;
  signal ram_reg_i_339_n_4 : STD_LOGIC;
  signal ram_reg_i_340_n_4 : STD_LOGIC;
  signal ram_reg_i_341_n_10 : STD_LOGIC;
  signal ram_reg_i_341_n_11 : STD_LOGIC;
  signal ram_reg_i_341_n_5 : STD_LOGIC;
  signal ram_reg_i_341_n_6 : STD_LOGIC;
  signal ram_reg_i_341_n_7 : STD_LOGIC;
  signal ram_reg_i_341_n_8 : STD_LOGIC;
  signal ram_reg_i_341_n_9 : STD_LOGIC;
  signal ram_reg_i_342_n_4 : STD_LOGIC;
  signal ram_reg_i_343_n_4 : STD_LOGIC;
  signal ram_reg_i_344_n_4 : STD_LOGIC;
  signal ram_reg_i_345_n_10 : STD_LOGIC;
  signal ram_reg_i_345_n_11 : STD_LOGIC;
  signal ram_reg_i_345_n_4 : STD_LOGIC;
  signal ram_reg_i_345_n_5 : STD_LOGIC;
  signal ram_reg_i_345_n_6 : STD_LOGIC;
  signal ram_reg_i_345_n_7 : STD_LOGIC;
  signal ram_reg_i_345_n_8 : STD_LOGIC;
  signal ram_reg_i_345_n_9 : STD_LOGIC;
  signal ram_reg_i_346_n_10 : STD_LOGIC;
  signal ram_reg_i_346_n_11 : STD_LOGIC;
  signal ram_reg_i_346_n_4 : STD_LOGIC;
  signal ram_reg_i_346_n_5 : STD_LOGIC;
  signal ram_reg_i_346_n_6 : STD_LOGIC;
  signal ram_reg_i_346_n_7 : STD_LOGIC;
  signal ram_reg_i_346_n_8 : STD_LOGIC;
  signal ram_reg_i_346_n_9 : STD_LOGIC;
  signal ram_reg_i_347_n_10 : STD_LOGIC;
  signal ram_reg_i_347_n_11 : STD_LOGIC;
  signal ram_reg_i_347_n_4 : STD_LOGIC;
  signal ram_reg_i_347_n_5 : STD_LOGIC;
  signal ram_reg_i_347_n_6 : STD_LOGIC;
  signal ram_reg_i_347_n_7 : STD_LOGIC;
  signal ram_reg_i_347_n_8 : STD_LOGIC;
  signal ram_reg_i_347_n_9 : STD_LOGIC;
  signal ram_reg_i_348_n_10 : STD_LOGIC;
  signal ram_reg_i_348_n_11 : STD_LOGIC;
  signal ram_reg_i_348_n_4 : STD_LOGIC;
  signal ram_reg_i_348_n_5 : STD_LOGIC;
  signal ram_reg_i_348_n_6 : STD_LOGIC;
  signal ram_reg_i_348_n_7 : STD_LOGIC;
  signal ram_reg_i_348_n_8 : STD_LOGIC;
  signal ram_reg_i_348_n_9 : STD_LOGIC;
  signal ram_reg_i_349_n_10 : STD_LOGIC;
  signal ram_reg_i_349_n_11 : STD_LOGIC;
  signal ram_reg_i_349_n_4 : STD_LOGIC;
  signal ram_reg_i_349_n_5 : STD_LOGIC;
  signal ram_reg_i_349_n_6 : STD_LOGIC;
  signal ram_reg_i_349_n_7 : STD_LOGIC;
  signal ram_reg_i_349_n_8 : STD_LOGIC;
  signal ram_reg_i_349_n_9 : STD_LOGIC;
  signal ram_reg_i_350_n_10 : STD_LOGIC;
  signal ram_reg_i_350_n_11 : STD_LOGIC;
  signal ram_reg_i_350_n_4 : STD_LOGIC;
  signal ram_reg_i_350_n_5 : STD_LOGIC;
  signal ram_reg_i_350_n_6 : STD_LOGIC;
  signal ram_reg_i_350_n_7 : STD_LOGIC;
  signal ram_reg_i_350_n_8 : STD_LOGIC;
  signal ram_reg_i_350_n_9 : STD_LOGIC;
  signal ram_reg_i_351_n_10 : STD_LOGIC;
  signal ram_reg_i_351_n_11 : STD_LOGIC;
  signal ram_reg_i_351_n_4 : STD_LOGIC;
  signal ram_reg_i_351_n_5 : STD_LOGIC;
  signal ram_reg_i_351_n_6 : STD_LOGIC;
  signal ram_reg_i_351_n_7 : STD_LOGIC;
  signal ram_reg_i_351_n_8 : STD_LOGIC;
  signal ram_reg_i_351_n_9 : STD_LOGIC;
  signal ram_reg_i_352_n_4 : STD_LOGIC;
  signal ram_reg_i_353_n_4 : STD_LOGIC;
  signal ram_reg_i_354_n_4 : STD_LOGIC;
  signal ram_reg_i_355_n_4 : STD_LOGIC;
  signal ram_reg_i_356_n_4 : STD_LOGIC;
  signal ram_reg_i_357_n_4 : STD_LOGIC;
  signal ram_reg_i_358_n_4 : STD_LOGIC;
  signal ram_reg_i_359_n_4 : STD_LOGIC;
  signal ram_reg_i_360_n_4 : STD_LOGIC;
  signal ram_reg_i_361_n_4 : STD_LOGIC;
  signal ram_reg_i_362_n_4 : STD_LOGIC;
  signal ram_reg_i_363_n_4 : STD_LOGIC;
  signal ram_reg_i_364_n_4 : STD_LOGIC;
  signal ram_reg_i_365_n_4 : STD_LOGIC;
  signal ram_reg_i_366_n_4 : STD_LOGIC;
  signal ram_reg_i_367_n_4 : STD_LOGIC;
  signal ram_reg_i_368_n_4 : STD_LOGIC;
  signal ram_reg_i_369_n_4 : STD_LOGIC;
  signal ram_reg_i_370_n_4 : STD_LOGIC;
  signal ram_reg_i_371_n_4 : STD_LOGIC;
  signal ram_reg_i_372_n_4 : STD_LOGIC;
  signal ram_reg_i_373_n_4 : STD_LOGIC;
  signal ram_reg_i_374_n_4 : STD_LOGIC;
  signal ram_reg_i_375_n_4 : STD_LOGIC;
  signal ram_reg_i_376_n_4 : STD_LOGIC;
  signal ram_reg_i_377_n_4 : STD_LOGIC;
  signal ram_reg_i_378_n_4 : STD_LOGIC;
  signal ram_reg_i_379_n_4 : STD_LOGIC;
  signal ram_reg_i_380_n_4 : STD_LOGIC;
  signal ram_reg_i_381_n_4 : STD_LOGIC;
  signal ram_reg_i_382_n_4 : STD_LOGIC;
  signal ram_reg_i_383_n_4 : STD_LOGIC;
  signal ram_reg_i_61_n_4 : STD_LOGIC;
  signal ram_reg_i_64_n_4 : STD_LOGIC;
  signal ram_reg_i_65_n_4 : STD_LOGIC;
  signal ram_reg_i_67_n_4 : STD_LOGIC;
  signal ram_reg_i_68_n_4 : STD_LOGIC;
  signal ram_reg_i_72_n_4 : STD_LOGIC;
  signal ram_reg_i_73_n_4 : STD_LOGIC;
  signal ram_reg_i_75_n_4 : STD_LOGIC;
  signal ram_reg_i_76_n_4 : STD_LOGIC;
  signal reg_258 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal reg_2580 : STD_LOGIC;
  signal reg_2620 : STD_LOGIC;
  signal reg_2660 : STD_LOGIC;
  signal select_ln98_2_fu_407_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln98_3_fu_795_p3 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sext_ln100_1_fu_419_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sext_ln100_fu_342_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_s_reg_904[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_s_reg_904[4]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_s_reg_904_reg_n_4_[3]\ : STD_LOGIC;
  signal \tmp_s_reg_904_reg_n_4_[4]\ : STD_LOGIC;
  signal w_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^w_ce0\ : STD_LOGIC;
  signal zext_ln102_1_mid2_v_v_v_fu_503_p3 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal zext_ln98_2_reg_929 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \zext_ln98_2_reg_929[3]_i_1_n_4\ : STD_LOGIC;
  signal \zext_ln98_2_reg_929[4]_i_1_n_4\ : STD_LOGIC;
  signal \zext_ln98_2_reg_929[5]_i_1_n_4\ : STD_LOGIC;
  signal \NLW_add_ln100_1_reg_919_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln102_1_reg_1025_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln102_2_reg_1045_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln102_3_reg_1065_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln102_4_reg_1085_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln102_5_reg_1105_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln102_6_reg_1125_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln102_reg_990_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_341_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_addr_reg_894[0]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \acc_addr_reg_894[1]_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \acc_addr_reg_894[2]_i_2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \acc_addr_reg_894[3]_i_2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \acc_addr_reg_894[5]_i_7\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \acc_addr_reg_894[5]_i_8\ : label is "soft_lutpair405";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln100_1_reg_919_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln100_1_reg_919_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln100_1_reg_919_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln100_1_reg_919_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln100_1_reg_919_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln100_1_reg_919_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln100_1_reg_919_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln100_1_reg_919_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_1_reg_1025_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_1_reg_1025_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_1_reg_1025_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_1_reg_1025_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_1_reg_1025_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_1_reg_1025_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_1_reg_1025_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_1_reg_1025_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_2_reg_1045_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_2_reg_1045_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_2_reg_1045_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_2_reg_1045_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_2_reg_1045_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_2_reg_1045_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_2_reg_1045_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_2_reg_1045_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_3_reg_1065_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_3_reg_1065_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_3_reg_1065_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_3_reg_1065_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_3_reg_1065_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_3_reg_1065_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_3_reg_1065_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_3_reg_1065_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_4_reg_1085_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_4_reg_1085_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_4_reg_1085_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_4_reg_1085_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_4_reg_1085_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_4_reg_1085_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_4_reg_1085_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_4_reg_1085_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_5_reg_1105_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_5_reg_1105_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_5_reg_1105_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_5_reg_1105_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_5_reg_1105_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_5_reg_1105_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_5_reg_1105_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_5_reg_1105_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_6_reg_1125_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_6_reg_1125_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_6_reg_1125_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_6_reg_1125_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_6_reg_1125_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_6_reg_1125_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_6_reg_1125_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_6_reg_1125_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_reg_990_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_reg_990_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_reg_990_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_reg_990_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_reg_990_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_reg_990_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_reg_990_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln102_reg_990_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair407";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \i_fu_96[0]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \i_fu_96[1]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \i_fu_96[2]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \i_fu_96[3]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \j_fu_92[0]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \j_fu_92[1]_i_3\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of ram_reg_i_151 : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of ram_reg_i_161 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of ram_reg_i_184 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of ram_reg_i_336 : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of ram_reg_i_339 : label is "soft_lutpair408";
  attribute ADDER_THRESHOLD of ram_reg_i_341 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_345 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_346 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_347 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_348 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_349 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_350 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_351 : label is 35;
  attribute SOFT_HLUTNM of ram_reg_i_59 : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of ram_reg_i_64 : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of ram_reg_i_68 : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \reg_262[31]_i_2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \zext_ln98_2_reg_929[3]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \zext_ln98_2_reg_929[4]_i_1\ : label is "soft_lutpair410";
begin
  \out\(10 downto 0) <= \^out\(10 downto 0);
  w_ce0 <= \^w_ce0\;
\acc_addr_reg_894[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => sext_ln100_1_fu_419_p1(0),
      I1 => p_shl_cast_fu_366_p1(2),
      I2 => icmp_ln99_reg_857,
      I3 => p_shl_cast_mid1_fu_386_p1(2),
      O => data9(0)
    );
\acc_addr_reg_894[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666666666"
    )
        port map (
      I0 => sext_ln100_1_fu_419_p1(1),
      I1 => \acc_addr_reg_894[1]_i_2_n_4\,
      I2 => p_shl_cast_fu_366_p1(2),
      I3 => icmp_ln99_reg_857,
      I4 => p_shl_cast_mid1_fu_386_p1(2),
      I5 => sext_ln100_1_fu_419_p1(0),
      O => data9(1)
    );
\acc_addr_reg_894[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => p_shl_cast_mid1_fu_386_p1(3),
      I1 => p_shl_cast_mid1_fu_386_p1(2),
      I2 => icmp_ln99_reg_857,
      I3 => p_shl_cast_fu_366_p1(3),
      I4 => p_shl_cast_fu_366_p1(2),
      O => \acc_addr_reg_894[1]_i_2_n_4\
    );
\acc_addr_reg_894[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_addr_reg_894[2]_i_2_n_4\,
      O => data9(2)
    );
\acc_addr_reg_894[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"137FEC80"
    )
        port map (
      I0 => sext_ln100_1_fu_419_p1(0),
      I1 => sext_ln100_1_fu_419_p1(1),
      I2 => select_ln98_2_fu_407_p3(0),
      I3 => \acc_addr_reg_894[1]_i_2_n_4\,
      I4 => \acc_addr_reg_894_reg[5]_i_4_n_4\,
      O => \acc_addr_reg_894[2]_i_2_n_4\
    );
\acc_addr_reg_894[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \acc_addr_reg_894[3]_i_2_n_4\,
      I1 => \acc_addr_reg_894_reg[5]_i_6_n_4\,
      O => data9(3)
    );
\acc_addr_reg_894[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF137F"
    )
        port map (
      I0 => sext_ln100_1_fu_419_p1(0),
      I1 => sext_ln100_1_fu_419_p1(1),
      I2 => select_ln98_2_fu_407_p3(0),
      I3 => \acc_addr_reg_894[1]_i_2_n_4\,
      I4 => \acc_addr_reg_894_reg[5]_i_4_n_4\,
      O => \acc_addr_reg_894[3]_i_2_n_4\
    );
\acc_addr_reg_894[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \acc_addr_reg_894[4]_i_2_n_4\,
      I1 => \acc_addr_reg_894[5]_i_3_n_4\,
      O => data9(4)
    );
\acc_addr_reg_894[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054404400"
    )
        port map (
      I0 => \acc_addr_reg_894_reg[5]_i_4_n_4\,
      I1 => \acc_addr_reg_894[1]_i_2_n_4\,
      I2 => select_ln98_2_fu_407_p3(0),
      I3 => sext_ln100_1_fu_419_p1(1),
      I4 => sext_ln100_1_fu_419_p1(0),
      I5 => \acc_addr_reg_894_reg[5]_i_6_n_4\,
      O => \acc_addr_reg_894[4]_i_2_n_4\
    );
\acc_addr_reg_894[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \acc_addr_reg_894[5]_i_2_n_4\,
      I1 => \acc_addr_reg_894[5]_i_3_n_4\,
      I2 => \acc_addr_reg_894_reg[5]_i_4_n_4\,
      I3 => \acc_addr_reg_894[5]_i_5_n_4\,
      I4 => \acc_addr_reg_894_reg[5]_i_6_n_4\,
      O => data9(5)
    );
\acc_addr_reg_894[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => p_shl_cast_mid1_fu_386_p1(4),
      I1 => p_shl_cast_mid1_fu_386_p1(2),
      I2 => p_shl_cast_mid1_fu_386_p1(3),
      O => \acc_addr_reg_894[5]_i_10_n_4\
    );
\acc_addr_reg_894[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DC3"
    )
        port map (
      I0 => p_shl_cast_fu_366_p1(2),
      I1 => p_shl_cast_fu_366_p1(4),
      I2 => i_1_reg_841(3),
      I3 => p_shl_cast_fu_366_p1(3),
      O => \acc_addr_reg_894[5]_i_11_n_4\
    );
\acc_addr_reg_894[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DC3"
    )
        port map (
      I0 => p_shl_cast_mid1_fu_386_p1(2),
      I1 => p_shl_cast_mid1_fu_386_p1(4),
      I2 => add_ln98_9_reg_872(3),
      I3 => p_shl_cast_mid1_fu_386_p1(3),
      O => \acc_addr_reg_894[5]_i_12_n_4\
    );
\acc_addr_reg_894[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDDDFFFF"
    )
        port map (
      I0 => add_ln98_9_reg_872(3),
      I1 => p_shl_cast_mid1_fu_386_p1(4),
      I2 => p_shl_cast_mid1_fu_386_p1(2),
      I3 => p_shl_cast_mid1_fu_386_p1(3),
      I4 => icmp_ln99_reg_857,
      I5 => \acc_addr_reg_894[5]_i_7_n_4\,
      O => \acc_addr_reg_894[5]_i_2_n_4\
    );
\acc_addr_reg_894[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DF9FBFBF"
    )
        port map (
      I0 => p_shl_cast_mid1_fu_386_p1(4),
      I1 => add_ln98_9_reg_872(3),
      I2 => icmp_ln99_reg_857,
      I3 => p_shl_cast_mid1_fu_386_p1(2),
      I4 => p_shl_cast_mid1_fu_386_p1(3),
      I5 => \acc_addr_reg_894[5]_i_8_n_4\,
      O => \acc_addr_reg_894[5]_i_3_n_4\
    );
\acc_addr_reg_894[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"015157F75555FFFF"
    )
        port map (
      I0 => \acc_addr_reg_894[1]_i_2_n_4\,
      I1 => p_shl_cast_fu_366_p1(2),
      I2 => icmp_ln99_reg_857,
      I3 => p_shl_cast_mid1_fu_386_p1(2),
      I4 => sext_ln100_1_fu_419_p1(1),
      I5 => sext_ln100_1_fu_419_p1(0),
      O => \acc_addr_reg_894[5]_i_5_n_4\
    );
\acc_addr_reg_894[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => p_shl_cast_fu_366_p1(2),
      I1 => p_shl_cast_fu_366_p1(3),
      I2 => i_1_reg_841(3),
      I3 => icmp_ln99_reg_857,
      I4 => p_shl_cast_fu_366_p1(4),
      O => \acc_addr_reg_894[5]_i_7_n_4\
    );
\acc_addr_reg_894[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000340C"
    )
        port map (
      I0 => p_shl_cast_fu_366_p1(2),
      I1 => i_1_reg_841(3),
      I2 => p_shl_cast_fu_366_p1(4),
      I3 => p_shl_cast_fu_366_p1(3),
      I4 => icmp_ln99_reg_857,
      O => \acc_addr_reg_894[5]_i_8_n_4\
    );
\acc_addr_reg_894[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => p_shl_cast_fu_366_p1(4),
      I1 => p_shl_cast_fu_366_p1(2),
      I2 => p_shl_cast_fu_366_p1(3),
      O => \acc_addr_reg_894[5]_i_9_n_4\
    );
\acc_addr_reg_894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_reg_8940,
      D => data9(0),
      Q => acc_addr_reg_894(0),
      R => '0'
    );
\acc_addr_reg_894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_reg_8940,
      D => data9(1),
      Q => acc_addr_reg_894(1),
      R => '0'
    );
\acc_addr_reg_894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_reg_8940,
      D => data9(2),
      Q => acc_addr_reg_894(2),
      R => '0'
    );
\acc_addr_reg_894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_reg_8940,
      D => data9(3),
      Q => acc_addr_reg_894(3),
      R => '0'
    );
\acc_addr_reg_894_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_reg_8940,
      D => data9(4),
      Q => acc_addr_reg_894(4),
      R => '0'
    );
\acc_addr_reg_894_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_reg_8940,
      D => data9(5),
      Q => acc_addr_reg_894(5),
      R => '0'
    );
\acc_addr_reg_894_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \acc_addr_reg_894[5]_i_9_n_4\,
      I1 => \acc_addr_reg_894[5]_i_10_n_4\,
      O => \acc_addr_reg_894_reg[5]_i_4_n_4\,
      S => icmp_ln99_reg_857
    );
\acc_addr_reg_894_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \acc_addr_reg_894[5]_i_11_n_4\,
      I1 => \acc_addr_reg_894[5]_i_12_n_4\,
      O => \acc_addr_reg_894_reg[5]_i_6_n_4\,
      S => icmp_ln99_reg_857
    );
\add_ln100_1_reg_919[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_258(10),
      O => \add_ln100_1_reg_919[11]_i_2_n_4\
    );
\add_ln100_1_reg_919[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_258(10),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(11),
      O => \add_ln100_1_reg_919[11]_i_3_n_4\
    );
\add_ln100_1_reg_919[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_258(10),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(10),
      O => \add_ln100_1_reg_919[11]_i_4_n_4\
    );
\add_ln100_1_reg_919[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(9),
      I1 => reg_258(9),
      O => \add_ln100_1_reg_919[11]_i_5_n_4\
    );
\add_ln100_1_reg_919[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(8),
      I1 => reg_258(8),
      O => \add_ln100_1_reg_919[11]_i_6_n_4\
    );
\add_ln100_1_reg_919[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(14),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(15),
      O => \add_ln100_1_reg_919[15]_i_2_n_4\
    );
\add_ln100_1_reg_919[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(13),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(14),
      O => \add_ln100_1_reg_919[15]_i_3_n_4\
    );
\add_ln100_1_reg_919[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(12),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(13),
      O => \add_ln100_1_reg_919[15]_i_4_n_4\
    );
\add_ln100_1_reg_919[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(11),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(12),
      O => \add_ln100_1_reg_919[15]_i_5_n_4\
    );
\add_ln100_1_reg_919[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(18),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(19),
      O => \add_ln100_1_reg_919[19]_i_2_n_4\
    );
\add_ln100_1_reg_919[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(17),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(18),
      O => \add_ln100_1_reg_919[19]_i_3_n_4\
    );
\add_ln100_1_reg_919[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(16),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(17),
      O => \add_ln100_1_reg_919[19]_i_4_n_4\
    );
\add_ln100_1_reg_919[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(15),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(16),
      O => \add_ln100_1_reg_919[19]_i_5_n_4\
    );
\add_ln100_1_reg_919[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(22),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(23),
      O => \add_ln100_1_reg_919[23]_i_2_n_4\
    );
\add_ln100_1_reg_919[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(21),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(22),
      O => \add_ln100_1_reg_919[23]_i_3_n_4\
    );
\add_ln100_1_reg_919[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(20),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(21),
      O => \add_ln100_1_reg_919[23]_i_4_n_4\
    );
\add_ln100_1_reg_919[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(19),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(20),
      O => \add_ln100_1_reg_919[23]_i_5_n_4\
    );
\add_ln100_1_reg_919[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(26),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(27),
      O => \add_ln100_1_reg_919[27]_i_2_n_4\
    );
\add_ln100_1_reg_919[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(25),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(26),
      O => \add_ln100_1_reg_919[27]_i_3_n_4\
    );
\add_ln100_1_reg_919[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(24),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(25),
      O => \add_ln100_1_reg_919[27]_i_4_n_4\
    );
\add_ln100_1_reg_919[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(23),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(24),
      O => \add_ln100_1_reg_919[27]_i_5_n_4\
    );
\add_ln100_1_reg_919[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => add_ln100_1_reg_9190
    );
\add_ln100_1_reg_919[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(30),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(31),
      O => \add_ln100_1_reg_919[31]_i_3_n_4\
    );
\add_ln100_1_reg_919[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(29),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(30),
      O => \add_ln100_1_reg_919[31]_i_4_n_4\
    );
\add_ln100_1_reg_919[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(28),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(29),
      O => \add_ln100_1_reg_919[31]_i_5_n_4\
    );
\add_ln100_1_reg_919[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(27),
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(28),
      O => \add_ln100_1_reg_919[31]_i_6_n_4\
    );
\add_ln100_1_reg_919[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(3),
      I1 => reg_258(3),
      O => \add_ln100_1_reg_919[3]_i_2_n_4\
    );
\add_ln100_1_reg_919[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(2),
      I1 => reg_258(2),
      O => \add_ln100_1_reg_919[3]_i_3_n_4\
    );
\add_ln100_1_reg_919[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(1),
      I1 => reg_258(1),
      O => \add_ln100_1_reg_919[3]_i_4_n_4\
    );
\add_ln100_1_reg_919[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(0),
      I1 => reg_258(0),
      O => \add_ln100_1_reg_919[3]_i_5_n_4\
    );
\add_ln100_1_reg_919[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(7),
      I1 => reg_258(7),
      O => \add_ln100_1_reg_919[7]_i_2_n_4\
    );
\add_ln100_1_reg_919[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(6),
      I1 => reg_258(6),
      O => \add_ln100_1_reg_919[7]_i_3_n_4\
    );
\add_ln100_1_reg_919[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(5),
      I1 => reg_258(5),
      O => \add_ln100_1_reg_919[7]_i_4_n_4\
    );
\add_ln100_1_reg_919[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(4),
      I1 => reg_258(4),
      O => \add_ln100_1_reg_919[7]_i_5_n_4\
    );
\add_ln100_1_reg_919_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(0),
      Q => add_ln100_1_reg_919(0),
      R => '0'
    );
\add_ln100_1_reg_919_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(10),
      Q => add_ln100_1_reg_919(10),
      R => '0'
    );
\add_ln100_1_reg_919_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(11),
      Q => add_ln100_1_reg_919(11),
      R => '0'
    );
\add_ln100_1_reg_919_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln100_1_reg_919_reg[7]_i_1_n_4\,
      CO(3) => \add_ln100_1_reg_919_reg[11]_i_1_n_4\,
      CO(2) => \add_ln100_1_reg_919_reg[11]_i_1_n_5\,
      CO(1) => \add_ln100_1_reg_919_reg[11]_i_1_n_6\,
      CO(0) => \add_ln100_1_reg_919_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \add_ln100_1_reg_919[11]_i_2_n_4\,
      DI(2) => reg_258(10),
      DI(1 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(9 downto 8),
      O(3 downto 0) => data8(11 downto 8),
      S(3) => \add_ln100_1_reg_919[11]_i_3_n_4\,
      S(2) => \add_ln100_1_reg_919[11]_i_4_n_4\,
      S(1) => \add_ln100_1_reg_919[11]_i_5_n_4\,
      S(0) => \add_ln100_1_reg_919[11]_i_6_n_4\
    );
\add_ln100_1_reg_919_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(12),
      Q => add_ln100_1_reg_919(12),
      R => '0'
    );
\add_ln100_1_reg_919_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(13),
      Q => add_ln100_1_reg_919(13),
      R => '0'
    );
\add_ln100_1_reg_919_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(14),
      Q => add_ln100_1_reg_919(14),
      R => '0'
    );
\add_ln100_1_reg_919_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(15),
      Q => add_ln100_1_reg_919(15),
      R => '0'
    );
\add_ln100_1_reg_919_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln100_1_reg_919_reg[11]_i_1_n_4\,
      CO(3) => \add_ln100_1_reg_919_reg[15]_i_1_n_4\,
      CO(2) => \add_ln100_1_reg_919_reg[15]_i_1_n_5\,
      CO(1) => \add_ln100_1_reg_919_reg[15]_i_1_n_6\,
      CO(0) => \add_ln100_1_reg_919_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(14 downto 11),
      O(3 downto 0) => data8(15 downto 12),
      S(3) => \add_ln100_1_reg_919[15]_i_2_n_4\,
      S(2) => \add_ln100_1_reg_919[15]_i_3_n_4\,
      S(1) => \add_ln100_1_reg_919[15]_i_4_n_4\,
      S(0) => \add_ln100_1_reg_919[15]_i_5_n_4\
    );
\add_ln100_1_reg_919_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(16),
      Q => add_ln100_1_reg_919(16),
      R => '0'
    );
\add_ln100_1_reg_919_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(17),
      Q => add_ln100_1_reg_919(17),
      R => '0'
    );
\add_ln100_1_reg_919_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(18),
      Q => add_ln100_1_reg_919(18),
      R => '0'
    );
\add_ln100_1_reg_919_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(19),
      Q => add_ln100_1_reg_919(19),
      R => '0'
    );
\add_ln100_1_reg_919_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln100_1_reg_919_reg[15]_i_1_n_4\,
      CO(3) => \add_ln100_1_reg_919_reg[19]_i_1_n_4\,
      CO(2) => \add_ln100_1_reg_919_reg[19]_i_1_n_5\,
      CO(1) => \add_ln100_1_reg_919_reg[19]_i_1_n_6\,
      CO(0) => \add_ln100_1_reg_919_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(18 downto 15),
      O(3 downto 0) => data8(19 downto 16),
      S(3) => \add_ln100_1_reg_919[19]_i_2_n_4\,
      S(2) => \add_ln100_1_reg_919[19]_i_3_n_4\,
      S(1) => \add_ln100_1_reg_919[19]_i_4_n_4\,
      S(0) => \add_ln100_1_reg_919[19]_i_5_n_4\
    );
\add_ln100_1_reg_919_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(1),
      Q => add_ln100_1_reg_919(1),
      R => '0'
    );
\add_ln100_1_reg_919_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(20),
      Q => add_ln100_1_reg_919(20),
      R => '0'
    );
\add_ln100_1_reg_919_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(21),
      Q => add_ln100_1_reg_919(21),
      R => '0'
    );
\add_ln100_1_reg_919_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(22),
      Q => add_ln100_1_reg_919(22),
      R => '0'
    );
\add_ln100_1_reg_919_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(23),
      Q => add_ln100_1_reg_919(23),
      R => '0'
    );
\add_ln100_1_reg_919_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln100_1_reg_919_reg[19]_i_1_n_4\,
      CO(3) => \add_ln100_1_reg_919_reg[23]_i_1_n_4\,
      CO(2) => \add_ln100_1_reg_919_reg[23]_i_1_n_5\,
      CO(1) => \add_ln100_1_reg_919_reg[23]_i_1_n_6\,
      CO(0) => \add_ln100_1_reg_919_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(22 downto 19),
      O(3 downto 0) => data8(23 downto 20),
      S(3) => \add_ln100_1_reg_919[23]_i_2_n_4\,
      S(2) => \add_ln100_1_reg_919[23]_i_3_n_4\,
      S(1) => \add_ln100_1_reg_919[23]_i_4_n_4\,
      S(0) => \add_ln100_1_reg_919[23]_i_5_n_4\
    );
\add_ln100_1_reg_919_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(24),
      Q => add_ln100_1_reg_919(24),
      R => '0'
    );
\add_ln100_1_reg_919_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(25),
      Q => add_ln100_1_reg_919(25),
      R => '0'
    );
\add_ln100_1_reg_919_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(26),
      Q => add_ln100_1_reg_919(26),
      R => '0'
    );
\add_ln100_1_reg_919_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(27),
      Q => add_ln100_1_reg_919(27),
      R => '0'
    );
\add_ln100_1_reg_919_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln100_1_reg_919_reg[23]_i_1_n_4\,
      CO(3) => \add_ln100_1_reg_919_reg[27]_i_1_n_4\,
      CO(2) => \add_ln100_1_reg_919_reg[27]_i_1_n_5\,
      CO(1) => \add_ln100_1_reg_919_reg[27]_i_1_n_6\,
      CO(0) => \add_ln100_1_reg_919_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(26 downto 23),
      O(3 downto 0) => data8(27 downto 24),
      S(3) => \add_ln100_1_reg_919[27]_i_2_n_4\,
      S(2) => \add_ln100_1_reg_919[27]_i_3_n_4\,
      S(1) => \add_ln100_1_reg_919[27]_i_4_n_4\,
      S(0) => \add_ln100_1_reg_919[27]_i_5_n_4\
    );
\add_ln100_1_reg_919_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(28),
      Q => add_ln100_1_reg_919(28),
      R => '0'
    );
\add_ln100_1_reg_919_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(29),
      Q => add_ln100_1_reg_919(29),
      R => '0'
    );
\add_ln100_1_reg_919_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(2),
      Q => add_ln100_1_reg_919(2),
      R => '0'
    );
\add_ln100_1_reg_919_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(30),
      Q => add_ln100_1_reg_919(30),
      R => '0'
    );
\add_ln100_1_reg_919_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(31),
      Q => add_ln100_1_reg_919(31),
      R => '0'
    );
\add_ln100_1_reg_919_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln100_1_reg_919_reg[27]_i_1_n_4\,
      CO(3) => \NLW_add_ln100_1_reg_919_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln100_1_reg_919_reg[31]_i_2_n_5\,
      CO(1) => \add_ln100_1_reg_919_reg[31]_i_2_n_6\,
      CO(0) => \add_ln100_1_reg_919_reg[31]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(29 downto 27),
      O(3 downto 0) => data8(31 downto 28),
      S(3) => \add_ln100_1_reg_919[31]_i_3_n_4\,
      S(2) => \add_ln100_1_reg_919[31]_i_4_n_4\,
      S(1) => \add_ln100_1_reg_919[31]_i_5_n_4\,
      S(0) => \add_ln100_1_reg_919[31]_i_6_n_4\
    );
\add_ln100_1_reg_919_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(3),
      Q => add_ln100_1_reg_919(3),
      R => '0'
    );
\add_ln100_1_reg_919_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln100_1_reg_919_reg[3]_i_1_n_4\,
      CO(2) => \add_ln100_1_reg_919_reg[3]_i_1_n_5\,
      CO(1) => \add_ln100_1_reg_919_reg[3]_i_1_n_6\,
      CO(0) => \add_ln100_1_reg_919_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(3 downto 0),
      O(3 downto 0) => data8(3 downto 0),
      S(3) => \add_ln100_1_reg_919[3]_i_2_n_4\,
      S(2) => \add_ln100_1_reg_919[3]_i_3_n_4\,
      S(1) => \add_ln100_1_reg_919[3]_i_4_n_4\,
      S(0) => \add_ln100_1_reg_919[3]_i_5_n_4\
    );
\add_ln100_1_reg_919_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(4),
      Q => add_ln100_1_reg_919(4),
      R => '0'
    );
\add_ln100_1_reg_919_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(5),
      Q => add_ln100_1_reg_919(5),
      R => '0'
    );
\add_ln100_1_reg_919_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(6),
      Q => add_ln100_1_reg_919(6),
      R => '0'
    );
\add_ln100_1_reg_919_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(7),
      Q => add_ln100_1_reg_919(7),
      R => '0'
    );
\add_ln100_1_reg_919_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln100_1_reg_919_reg[3]_i_1_n_4\,
      CO(3) => \add_ln100_1_reg_919_reg[7]_i_1_n_4\,
      CO(2) => \add_ln100_1_reg_919_reg[7]_i_1_n_5\,
      CO(1) => \add_ln100_1_reg_919_reg[7]_i_1_n_6\,
      CO(0) => \add_ln100_1_reg_919_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(7 downto 4),
      O(3 downto 0) => data8(7 downto 4),
      S(3) => \add_ln100_1_reg_919[7]_i_2_n_4\,
      S(2) => \add_ln100_1_reg_919[7]_i_3_n_4\,
      S(1) => \add_ln100_1_reg_919[7]_i_4_n_4\,
      S(0) => \add_ln100_1_reg_919[7]_i_5_n_4\
    );
\add_ln100_1_reg_919_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(8),
      Q => add_ln100_1_reg_919(8),
      R => '0'
    );
\add_ln100_1_reg_919_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln100_1_reg_9190,
      D => data8(9),
      Q => add_ln100_1_reg_919(9),
      R => '0'
    );
\add_ln102_1_reg_1025[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(11),
      I1 => mul_ln102_1_reg_1020(11),
      O => \add_ln102_1_reg_1025[11]_i_2_n_4\
    );
\add_ln102_1_reg_1025[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(10),
      I1 => mul_ln102_1_reg_1020(10),
      O => \add_ln102_1_reg_1025[11]_i_3_n_4\
    );
\add_ln102_1_reg_1025[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(9),
      I1 => mul_ln102_1_reg_1020(9),
      O => \add_ln102_1_reg_1025[11]_i_4_n_4\
    );
\add_ln102_1_reg_1025[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(8),
      I1 => mul_ln102_1_reg_1020(8),
      O => \add_ln102_1_reg_1025[11]_i_5_n_4\
    );
\add_ln102_1_reg_1025[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(15),
      I1 => mul_ln102_1_reg_1020(15),
      O => \add_ln102_1_reg_1025[15]_i_2_n_4\
    );
\add_ln102_1_reg_1025[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(14),
      I1 => mul_ln102_1_reg_1020(14),
      O => \add_ln102_1_reg_1025[15]_i_3_n_4\
    );
\add_ln102_1_reg_1025[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(13),
      I1 => mul_ln102_1_reg_1020(13),
      O => \add_ln102_1_reg_1025[15]_i_4_n_4\
    );
\add_ln102_1_reg_1025[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(12),
      I1 => mul_ln102_1_reg_1020(12),
      O => \add_ln102_1_reg_1025[15]_i_5_n_4\
    );
\add_ln102_1_reg_1025[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(19),
      I1 => mul_ln102_1_reg_1020(19),
      O => \add_ln102_1_reg_1025[19]_i_2_n_4\
    );
\add_ln102_1_reg_1025[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(18),
      I1 => mul_ln102_1_reg_1020(18),
      O => \add_ln102_1_reg_1025[19]_i_3_n_4\
    );
\add_ln102_1_reg_1025[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(17),
      I1 => mul_ln102_1_reg_1020(17),
      O => \add_ln102_1_reg_1025[19]_i_4_n_4\
    );
\add_ln102_1_reg_1025[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(16),
      I1 => mul_ln102_1_reg_1020(16),
      O => \add_ln102_1_reg_1025[19]_i_5_n_4\
    );
\add_ln102_1_reg_1025[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(23),
      I1 => mul_ln102_1_reg_1020(23),
      O => \add_ln102_1_reg_1025[23]_i_2_n_4\
    );
\add_ln102_1_reg_1025[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(22),
      I1 => mul_ln102_1_reg_1020(22),
      O => \add_ln102_1_reg_1025[23]_i_3_n_4\
    );
\add_ln102_1_reg_1025[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(21),
      I1 => mul_ln102_1_reg_1020(21),
      O => \add_ln102_1_reg_1025[23]_i_4_n_4\
    );
\add_ln102_1_reg_1025[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(20),
      I1 => mul_ln102_1_reg_1020(20),
      O => \add_ln102_1_reg_1025[23]_i_5_n_4\
    );
\add_ln102_1_reg_1025[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(27),
      I1 => mul_ln102_1_reg_1020(27),
      O => \add_ln102_1_reg_1025[27]_i_2_n_4\
    );
\add_ln102_1_reg_1025[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(26),
      I1 => mul_ln102_1_reg_1020(26),
      O => \add_ln102_1_reg_1025[27]_i_3_n_4\
    );
\add_ln102_1_reg_1025[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(25),
      I1 => mul_ln102_1_reg_1020(25),
      O => \add_ln102_1_reg_1025[27]_i_4_n_4\
    );
\add_ln102_1_reg_1025[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(24),
      I1 => mul_ln102_1_reg_1020(24),
      O => \add_ln102_1_reg_1025[27]_i_5_n_4\
    );
\add_ln102_1_reg_1025[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => add_ln102_1_reg_10250
    );
\add_ln102_1_reg_1025[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln102_1_reg_1020(31),
      I1 => add_ln102_reg_990(31),
      O => \add_ln102_1_reg_1025[31]_i_3_n_4\
    );
\add_ln102_1_reg_1025[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(30),
      I1 => mul_ln102_1_reg_1020(30),
      O => \add_ln102_1_reg_1025[31]_i_4_n_4\
    );
\add_ln102_1_reg_1025[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(29),
      I1 => mul_ln102_1_reg_1020(29),
      O => \add_ln102_1_reg_1025[31]_i_5_n_4\
    );
\add_ln102_1_reg_1025[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(28),
      I1 => mul_ln102_1_reg_1020(28),
      O => \add_ln102_1_reg_1025[31]_i_6_n_4\
    );
\add_ln102_1_reg_1025[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(3),
      I1 => mul_ln102_1_reg_1020(3),
      O => \add_ln102_1_reg_1025[3]_i_2_n_4\
    );
\add_ln102_1_reg_1025[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(2),
      I1 => mul_ln102_1_reg_1020(2),
      O => \add_ln102_1_reg_1025[3]_i_3_n_4\
    );
\add_ln102_1_reg_1025[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(1),
      I1 => mul_ln102_1_reg_1020(1),
      O => \add_ln102_1_reg_1025[3]_i_4_n_4\
    );
\add_ln102_1_reg_1025[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(0),
      I1 => mul_ln102_1_reg_1020(0),
      O => \add_ln102_1_reg_1025[3]_i_5_n_4\
    );
\add_ln102_1_reg_1025[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(7),
      I1 => mul_ln102_1_reg_1020(7),
      O => \add_ln102_1_reg_1025[7]_i_2_n_4\
    );
\add_ln102_1_reg_1025[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(6),
      I1 => mul_ln102_1_reg_1020(6),
      O => \add_ln102_1_reg_1025[7]_i_3_n_4\
    );
\add_ln102_1_reg_1025[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(5),
      I1 => mul_ln102_1_reg_1020(5),
      O => \add_ln102_1_reg_1025[7]_i_4_n_4\
    );
\add_ln102_1_reg_1025[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_reg_990(4),
      I1 => mul_ln102_1_reg_1020(4),
      O => \add_ln102_1_reg_1025[7]_i_5_n_4\
    );
\add_ln102_1_reg_1025_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[3]_i_1_n_11\,
      Q => add_ln102_1_reg_1025(0),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[11]_i_1_n_9\,
      Q => add_ln102_1_reg_1025(10),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[11]_i_1_n_8\,
      Q => add_ln102_1_reg_1025(11),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_1_reg_1025_reg[7]_i_1_n_4\,
      CO(3) => \add_ln102_1_reg_1025_reg[11]_i_1_n_4\,
      CO(2) => \add_ln102_1_reg_1025_reg[11]_i_1_n_5\,
      CO(1) => \add_ln102_1_reg_1025_reg[11]_i_1_n_6\,
      CO(0) => \add_ln102_1_reg_1025_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_reg_990(11 downto 8),
      O(3) => \add_ln102_1_reg_1025_reg[11]_i_1_n_8\,
      O(2) => \add_ln102_1_reg_1025_reg[11]_i_1_n_9\,
      O(1) => \add_ln102_1_reg_1025_reg[11]_i_1_n_10\,
      O(0) => \add_ln102_1_reg_1025_reg[11]_i_1_n_11\,
      S(3) => \add_ln102_1_reg_1025[11]_i_2_n_4\,
      S(2) => \add_ln102_1_reg_1025[11]_i_3_n_4\,
      S(1) => \add_ln102_1_reg_1025[11]_i_4_n_4\,
      S(0) => \add_ln102_1_reg_1025[11]_i_5_n_4\
    );
\add_ln102_1_reg_1025_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[15]_i_1_n_11\,
      Q => add_ln102_1_reg_1025(12),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[15]_i_1_n_10\,
      Q => add_ln102_1_reg_1025(13),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[15]_i_1_n_9\,
      Q => add_ln102_1_reg_1025(14),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[15]_i_1_n_8\,
      Q => add_ln102_1_reg_1025(15),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_1_reg_1025_reg[11]_i_1_n_4\,
      CO(3) => \add_ln102_1_reg_1025_reg[15]_i_1_n_4\,
      CO(2) => \add_ln102_1_reg_1025_reg[15]_i_1_n_5\,
      CO(1) => \add_ln102_1_reg_1025_reg[15]_i_1_n_6\,
      CO(0) => \add_ln102_1_reg_1025_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_reg_990(15 downto 12),
      O(3) => \add_ln102_1_reg_1025_reg[15]_i_1_n_8\,
      O(2) => \add_ln102_1_reg_1025_reg[15]_i_1_n_9\,
      O(1) => \add_ln102_1_reg_1025_reg[15]_i_1_n_10\,
      O(0) => \add_ln102_1_reg_1025_reg[15]_i_1_n_11\,
      S(3) => \add_ln102_1_reg_1025[15]_i_2_n_4\,
      S(2) => \add_ln102_1_reg_1025[15]_i_3_n_4\,
      S(1) => \add_ln102_1_reg_1025[15]_i_4_n_4\,
      S(0) => \add_ln102_1_reg_1025[15]_i_5_n_4\
    );
\add_ln102_1_reg_1025_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[19]_i_1_n_11\,
      Q => add_ln102_1_reg_1025(16),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[19]_i_1_n_10\,
      Q => add_ln102_1_reg_1025(17),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[19]_i_1_n_9\,
      Q => add_ln102_1_reg_1025(18),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[19]_i_1_n_8\,
      Q => add_ln102_1_reg_1025(19),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_1_reg_1025_reg[15]_i_1_n_4\,
      CO(3) => \add_ln102_1_reg_1025_reg[19]_i_1_n_4\,
      CO(2) => \add_ln102_1_reg_1025_reg[19]_i_1_n_5\,
      CO(1) => \add_ln102_1_reg_1025_reg[19]_i_1_n_6\,
      CO(0) => \add_ln102_1_reg_1025_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_reg_990(19 downto 16),
      O(3) => \add_ln102_1_reg_1025_reg[19]_i_1_n_8\,
      O(2) => \add_ln102_1_reg_1025_reg[19]_i_1_n_9\,
      O(1) => \add_ln102_1_reg_1025_reg[19]_i_1_n_10\,
      O(0) => \add_ln102_1_reg_1025_reg[19]_i_1_n_11\,
      S(3) => \add_ln102_1_reg_1025[19]_i_2_n_4\,
      S(2) => \add_ln102_1_reg_1025[19]_i_3_n_4\,
      S(1) => \add_ln102_1_reg_1025[19]_i_4_n_4\,
      S(0) => \add_ln102_1_reg_1025[19]_i_5_n_4\
    );
\add_ln102_1_reg_1025_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[3]_i_1_n_10\,
      Q => add_ln102_1_reg_1025(1),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[23]_i_1_n_11\,
      Q => add_ln102_1_reg_1025(20),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[23]_i_1_n_10\,
      Q => add_ln102_1_reg_1025(21),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[23]_i_1_n_9\,
      Q => add_ln102_1_reg_1025(22),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[23]_i_1_n_8\,
      Q => add_ln102_1_reg_1025(23),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_1_reg_1025_reg[19]_i_1_n_4\,
      CO(3) => \add_ln102_1_reg_1025_reg[23]_i_1_n_4\,
      CO(2) => \add_ln102_1_reg_1025_reg[23]_i_1_n_5\,
      CO(1) => \add_ln102_1_reg_1025_reg[23]_i_1_n_6\,
      CO(0) => \add_ln102_1_reg_1025_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_reg_990(23 downto 20),
      O(3) => \add_ln102_1_reg_1025_reg[23]_i_1_n_8\,
      O(2) => \add_ln102_1_reg_1025_reg[23]_i_1_n_9\,
      O(1) => \add_ln102_1_reg_1025_reg[23]_i_1_n_10\,
      O(0) => \add_ln102_1_reg_1025_reg[23]_i_1_n_11\,
      S(3) => \add_ln102_1_reg_1025[23]_i_2_n_4\,
      S(2) => \add_ln102_1_reg_1025[23]_i_3_n_4\,
      S(1) => \add_ln102_1_reg_1025[23]_i_4_n_4\,
      S(0) => \add_ln102_1_reg_1025[23]_i_5_n_4\
    );
\add_ln102_1_reg_1025_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[27]_i_1_n_11\,
      Q => add_ln102_1_reg_1025(24),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[27]_i_1_n_10\,
      Q => add_ln102_1_reg_1025(25),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[27]_i_1_n_9\,
      Q => add_ln102_1_reg_1025(26),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[27]_i_1_n_8\,
      Q => add_ln102_1_reg_1025(27),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_1_reg_1025_reg[23]_i_1_n_4\,
      CO(3) => \add_ln102_1_reg_1025_reg[27]_i_1_n_4\,
      CO(2) => \add_ln102_1_reg_1025_reg[27]_i_1_n_5\,
      CO(1) => \add_ln102_1_reg_1025_reg[27]_i_1_n_6\,
      CO(0) => \add_ln102_1_reg_1025_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_reg_990(27 downto 24),
      O(3) => \add_ln102_1_reg_1025_reg[27]_i_1_n_8\,
      O(2) => \add_ln102_1_reg_1025_reg[27]_i_1_n_9\,
      O(1) => \add_ln102_1_reg_1025_reg[27]_i_1_n_10\,
      O(0) => \add_ln102_1_reg_1025_reg[27]_i_1_n_11\,
      S(3) => \add_ln102_1_reg_1025[27]_i_2_n_4\,
      S(2) => \add_ln102_1_reg_1025[27]_i_3_n_4\,
      S(1) => \add_ln102_1_reg_1025[27]_i_4_n_4\,
      S(0) => \add_ln102_1_reg_1025[27]_i_5_n_4\
    );
\add_ln102_1_reg_1025_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[31]_i_2_n_11\,
      Q => add_ln102_1_reg_1025(28),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[31]_i_2_n_10\,
      Q => add_ln102_1_reg_1025(29),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[3]_i_1_n_9\,
      Q => add_ln102_1_reg_1025(2),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[31]_i_2_n_9\,
      Q => add_ln102_1_reg_1025(30),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[31]_i_2_n_8\,
      Q => add_ln102_1_reg_1025(31),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_1_reg_1025_reg[27]_i_1_n_4\,
      CO(3) => \NLW_add_ln102_1_reg_1025_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln102_1_reg_1025_reg[31]_i_2_n_5\,
      CO(1) => \add_ln102_1_reg_1025_reg[31]_i_2_n_6\,
      CO(0) => \add_ln102_1_reg_1025_reg[31]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln102_reg_990(30 downto 28),
      O(3) => \add_ln102_1_reg_1025_reg[31]_i_2_n_8\,
      O(2) => \add_ln102_1_reg_1025_reg[31]_i_2_n_9\,
      O(1) => \add_ln102_1_reg_1025_reg[31]_i_2_n_10\,
      O(0) => \add_ln102_1_reg_1025_reg[31]_i_2_n_11\,
      S(3) => \add_ln102_1_reg_1025[31]_i_3_n_4\,
      S(2) => \add_ln102_1_reg_1025[31]_i_4_n_4\,
      S(1) => \add_ln102_1_reg_1025[31]_i_5_n_4\,
      S(0) => \add_ln102_1_reg_1025[31]_i_6_n_4\
    );
\add_ln102_1_reg_1025_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[3]_i_1_n_8\,
      Q => add_ln102_1_reg_1025(3),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln102_1_reg_1025_reg[3]_i_1_n_4\,
      CO(2) => \add_ln102_1_reg_1025_reg[3]_i_1_n_5\,
      CO(1) => \add_ln102_1_reg_1025_reg[3]_i_1_n_6\,
      CO(0) => \add_ln102_1_reg_1025_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_reg_990(3 downto 0),
      O(3) => \add_ln102_1_reg_1025_reg[3]_i_1_n_8\,
      O(2) => \add_ln102_1_reg_1025_reg[3]_i_1_n_9\,
      O(1) => \add_ln102_1_reg_1025_reg[3]_i_1_n_10\,
      O(0) => \add_ln102_1_reg_1025_reg[3]_i_1_n_11\,
      S(3) => \add_ln102_1_reg_1025[3]_i_2_n_4\,
      S(2) => \add_ln102_1_reg_1025[3]_i_3_n_4\,
      S(1) => \add_ln102_1_reg_1025[3]_i_4_n_4\,
      S(0) => \add_ln102_1_reg_1025[3]_i_5_n_4\
    );
\add_ln102_1_reg_1025_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[7]_i_1_n_11\,
      Q => add_ln102_1_reg_1025(4),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[7]_i_1_n_10\,
      Q => add_ln102_1_reg_1025(5),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[7]_i_1_n_9\,
      Q => add_ln102_1_reg_1025(6),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[7]_i_1_n_8\,
      Q => add_ln102_1_reg_1025(7),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_1_reg_1025_reg[3]_i_1_n_4\,
      CO(3) => \add_ln102_1_reg_1025_reg[7]_i_1_n_4\,
      CO(2) => \add_ln102_1_reg_1025_reg[7]_i_1_n_5\,
      CO(1) => \add_ln102_1_reg_1025_reg[7]_i_1_n_6\,
      CO(0) => \add_ln102_1_reg_1025_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_reg_990(7 downto 4),
      O(3) => \add_ln102_1_reg_1025_reg[7]_i_1_n_8\,
      O(2) => \add_ln102_1_reg_1025_reg[7]_i_1_n_9\,
      O(1) => \add_ln102_1_reg_1025_reg[7]_i_1_n_10\,
      O(0) => \add_ln102_1_reg_1025_reg[7]_i_1_n_11\,
      S(3) => \add_ln102_1_reg_1025[7]_i_2_n_4\,
      S(2) => \add_ln102_1_reg_1025[7]_i_3_n_4\,
      S(1) => \add_ln102_1_reg_1025[7]_i_4_n_4\,
      S(0) => \add_ln102_1_reg_1025[7]_i_5_n_4\
    );
\add_ln102_1_reg_1025_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[11]_i_1_n_11\,
      Q => add_ln102_1_reg_1025(8),
      R => '0'
    );
\add_ln102_1_reg_1025_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_1_reg_10250,
      D => \add_ln102_1_reg_1025_reg[11]_i_1_n_10\,
      Q => add_ln102_1_reg_1025(9),
      R => '0'
    );
\add_ln102_2_reg_1045[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(11),
      I1 => mul_ln102_2_reg_1040(11),
      O => \add_ln102_2_reg_1045[11]_i_2_n_4\
    );
\add_ln102_2_reg_1045[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(10),
      I1 => mul_ln102_2_reg_1040(10),
      O => \add_ln102_2_reg_1045[11]_i_3_n_4\
    );
\add_ln102_2_reg_1045[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(9),
      I1 => mul_ln102_2_reg_1040(9),
      O => \add_ln102_2_reg_1045[11]_i_4_n_4\
    );
\add_ln102_2_reg_1045[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(8),
      I1 => mul_ln102_2_reg_1040(8),
      O => \add_ln102_2_reg_1045[11]_i_5_n_4\
    );
\add_ln102_2_reg_1045[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(15),
      I1 => mul_ln102_2_reg_1040(15),
      O => \add_ln102_2_reg_1045[15]_i_2_n_4\
    );
\add_ln102_2_reg_1045[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(14),
      I1 => mul_ln102_2_reg_1040(14),
      O => \add_ln102_2_reg_1045[15]_i_3_n_4\
    );
\add_ln102_2_reg_1045[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(13),
      I1 => mul_ln102_2_reg_1040(13),
      O => \add_ln102_2_reg_1045[15]_i_4_n_4\
    );
\add_ln102_2_reg_1045[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(12),
      I1 => mul_ln102_2_reg_1040(12),
      O => \add_ln102_2_reg_1045[15]_i_5_n_4\
    );
\add_ln102_2_reg_1045[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(19),
      I1 => mul_ln102_2_reg_1040(19),
      O => \add_ln102_2_reg_1045[19]_i_2_n_4\
    );
\add_ln102_2_reg_1045[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(18),
      I1 => mul_ln102_2_reg_1040(18),
      O => \add_ln102_2_reg_1045[19]_i_3_n_4\
    );
\add_ln102_2_reg_1045[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(17),
      I1 => mul_ln102_2_reg_1040(17),
      O => \add_ln102_2_reg_1045[19]_i_4_n_4\
    );
\add_ln102_2_reg_1045[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(16),
      I1 => mul_ln102_2_reg_1040(16),
      O => \add_ln102_2_reg_1045[19]_i_5_n_4\
    );
\add_ln102_2_reg_1045[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(23),
      I1 => mul_ln102_2_reg_1040(23),
      O => \add_ln102_2_reg_1045[23]_i_2_n_4\
    );
\add_ln102_2_reg_1045[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(22),
      I1 => mul_ln102_2_reg_1040(22),
      O => \add_ln102_2_reg_1045[23]_i_3_n_4\
    );
\add_ln102_2_reg_1045[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(21),
      I1 => mul_ln102_2_reg_1040(21),
      O => \add_ln102_2_reg_1045[23]_i_4_n_4\
    );
\add_ln102_2_reg_1045[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(20),
      I1 => mul_ln102_2_reg_1040(20),
      O => \add_ln102_2_reg_1045[23]_i_5_n_4\
    );
\add_ln102_2_reg_1045[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(27),
      I1 => mul_ln102_2_reg_1040(27),
      O => \add_ln102_2_reg_1045[27]_i_2_n_4\
    );
\add_ln102_2_reg_1045[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(26),
      I1 => mul_ln102_2_reg_1040(26),
      O => \add_ln102_2_reg_1045[27]_i_3_n_4\
    );
\add_ln102_2_reg_1045[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(25),
      I1 => mul_ln102_2_reg_1040(25),
      O => \add_ln102_2_reg_1045[27]_i_4_n_4\
    );
\add_ln102_2_reg_1045[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(24),
      I1 => mul_ln102_2_reg_1040(24),
      O => \add_ln102_2_reg_1045[27]_i_5_n_4\
    );
\add_ln102_2_reg_1045[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage18,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => add_ln102_2_reg_10450
    );
\add_ln102_2_reg_1045[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln102_2_reg_1040(31),
      I1 => add_ln102_1_reg_1025(31),
      O => \add_ln102_2_reg_1045[31]_i_3_n_4\
    );
\add_ln102_2_reg_1045[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(30),
      I1 => mul_ln102_2_reg_1040(30),
      O => \add_ln102_2_reg_1045[31]_i_4_n_4\
    );
\add_ln102_2_reg_1045[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(29),
      I1 => mul_ln102_2_reg_1040(29),
      O => \add_ln102_2_reg_1045[31]_i_5_n_4\
    );
\add_ln102_2_reg_1045[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(28),
      I1 => mul_ln102_2_reg_1040(28),
      O => \add_ln102_2_reg_1045[31]_i_6_n_4\
    );
\add_ln102_2_reg_1045[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(3),
      I1 => mul_ln102_2_reg_1040(3),
      O => \add_ln102_2_reg_1045[3]_i_2_n_4\
    );
\add_ln102_2_reg_1045[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(2),
      I1 => mul_ln102_2_reg_1040(2),
      O => \add_ln102_2_reg_1045[3]_i_3_n_4\
    );
\add_ln102_2_reg_1045[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(1),
      I1 => mul_ln102_2_reg_1040(1),
      O => \add_ln102_2_reg_1045[3]_i_4_n_4\
    );
\add_ln102_2_reg_1045[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(0),
      I1 => mul_ln102_2_reg_1040(0),
      O => \add_ln102_2_reg_1045[3]_i_5_n_4\
    );
\add_ln102_2_reg_1045[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(7),
      I1 => mul_ln102_2_reg_1040(7),
      O => \add_ln102_2_reg_1045[7]_i_2_n_4\
    );
\add_ln102_2_reg_1045[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(6),
      I1 => mul_ln102_2_reg_1040(6),
      O => \add_ln102_2_reg_1045[7]_i_3_n_4\
    );
\add_ln102_2_reg_1045[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(5),
      I1 => mul_ln102_2_reg_1040(5),
      O => \add_ln102_2_reg_1045[7]_i_4_n_4\
    );
\add_ln102_2_reg_1045[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_1_reg_1025(4),
      I1 => mul_ln102_2_reg_1040(4),
      O => \add_ln102_2_reg_1045[7]_i_5_n_4\
    );
\add_ln102_2_reg_1045_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[3]_i_1_n_11\,
      Q => add_ln102_2_reg_1045(0),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[11]_i_1_n_9\,
      Q => add_ln102_2_reg_1045(10),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[11]_i_1_n_8\,
      Q => add_ln102_2_reg_1045(11),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_2_reg_1045_reg[7]_i_1_n_4\,
      CO(3) => \add_ln102_2_reg_1045_reg[11]_i_1_n_4\,
      CO(2) => \add_ln102_2_reg_1045_reg[11]_i_1_n_5\,
      CO(1) => \add_ln102_2_reg_1045_reg[11]_i_1_n_6\,
      CO(0) => \add_ln102_2_reg_1045_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_1_reg_1025(11 downto 8),
      O(3) => \add_ln102_2_reg_1045_reg[11]_i_1_n_8\,
      O(2) => \add_ln102_2_reg_1045_reg[11]_i_1_n_9\,
      O(1) => \add_ln102_2_reg_1045_reg[11]_i_1_n_10\,
      O(0) => \add_ln102_2_reg_1045_reg[11]_i_1_n_11\,
      S(3) => \add_ln102_2_reg_1045[11]_i_2_n_4\,
      S(2) => \add_ln102_2_reg_1045[11]_i_3_n_4\,
      S(1) => \add_ln102_2_reg_1045[11]_i_4_n_4\,
      S(0) => \add_ln102_2_reg_1045[11]_i_5_n_4\
    );
\add_ln102_2_reg_1045_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[15]_i_1_n_11\,
      Q => add_ln102_2_reg_1045(12),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[15]_i_1_n_10\,
      Q => add_ln102_2_reg_1045(13),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[15]_i_1_n_9\,
      Q => add_ln102_2_reg_1045(14),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[15]_i_1_n_8\,
      Q => add_ln102_2_reg_1045(15),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_2_reg_1045_reg[11]_i_1_n_4\,
      CO(3) => \add_ln102_2_reg_1045_reg[15]_i_1_n_4\,
      CO(2) => \add_ln102_2_reg_1045_reg[15]_i_1_n_5\,
      CO(1) => \add_ln102_2_reg_1045_reg[15]_i_1_n_6\,
      CO(0) => \add_ln102_2_reg_1045_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_1_reg_1025(15 downto 12),
      O(3) => \add_ln102_2_reg_1045_reg[15]_i_1_n_8\,
      O(2) => \add_ln102_2_reg_1045_reg[15]_i_1_n_9\,
      O(1) => \add_ln102_2_reg_1045_reg[15]_i_1_n_10\,
      O(0) => \add_ln102_2_reg_1045_reg[15]_i_1_n_11\,
      S(3) => \add_ln102_2_reg_1045[15]_i_2_n_4\,
      S(2) => \add_ln102_2_reg_1045[15]_i_3_n_4\,
      S(1) => \add_ln102_2_reg_1045[15]_i_4_n_4\,
      S(0) => \add_ln102_2_reg_1045[15]_i_5_n_4\
    );
\add_ln102_2_reg_1045_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[19]_i_1_n_11\,
      Q => add_ln102_2_reg_1045(16),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[19]_i_1_n_10\,
      Q => add_ln102_2_reg_1045(17),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[19]_i_1_n_9\,
      Q => add_ln102_2_reg_1045(18),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[19]_i_1_n_8\,
      Q => add_ln102_2_reg_1045(19),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_2_reg_1045_reg[15]_i_1_n_4\,
      CO(3) => \add_ln102_2_reg_1045_reg[19]_i_1_n_4\,
      CO(2) => \add_ln102_2_reg_1045_reg[19]_i_1_n_5\,
      CO(1) => \add_ln102_2_reg_1045_reg[19]_i_1_n_6\,
      CO(0) => \add_ln102_2_reg_1045_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_1_reg_1025(19 downto 16),
      O(3) => \add_ln102_2_reg_1045_reg[19]_i_1_n_8\,
      O(2) => \add_ln102_2_reg_1045_reg[19]_i_1_n_9\,
      O(1) => \add_ln102_2_reg_1045_reg[19]_i_1_n_10\,
      O(0) => \add_ln102_2_reg_1045_reg[19]_i_1_n_11\,
      S(3) => \add_ln102_2_reg_1045[19]_i_2_n_4\,
      S(2) => \add_ln102_2_reg_1045[19]_i_3_n_4\,
      S(1) => \add_ln102_2_reg_1045[19]_i_4_n_4\,
      S(0) => \add_ln102_2_reg_1045[19]_i_5_n_4\
    );
\add_ln102_2_reg_1045_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[3]_i_1_n_10\,
      Q => add_ln102_2_reg_1045(1),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[23]_i_1_n_11\,
      Q => add_ln102_2_reg_1045(20),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[23]_i_1_n_10\,
      Q => add_ln102_2_reg_1045(21),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[23]_i_1_n_9\,
      Q => add_ln102_2_reg_1045(22),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[23]_i_1_n_8\,
      Q => add_ln102_2_reg_1045(23),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_2_reg_1045_reg[19]_i_1_n_4\,
      CO(3) => \add_ln102_2_reg_1045_reg[23]_i_1_n_4\,
      CO(2) => \add_ln102_2_reg_1045_reg[23]_i_1_n_5\,
      CO(1) => \add_ln102_2_reg_1045_reg[23]_i_1_n_6\,
      CO(0) => \add_ln102_2_reg_1045_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_1_reg_1025(23 downto 20),
      O(3) => \add_ln102_2_reg_1045_reg[23]_i_1_n_8\,
      O(2) => \add_ln102_2_reg_1045_reg[23]_i_1_n_9\,
      O(1) => \add_ln102_2_reg_1045_reg[23]_i_1_n_10\,
      O(0) => \add_ln102_2_reg_1045_reg[23]_i_1_n_11\,
      S(3) => \add_ln102_2_reg_1045[23]_i_2_n_4\,
      S(2) => \add_ln102_2_reg_1045[23]_i_3_n_4\,
      S(1) => \add_ln102_2_reg_1045[23]_i_4_n_4\,
      S(0) => \add_ln102_2_reg_1045[23]_i_5_n_4\
    );
\add_ln102_2_reg_1045_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[27]_i_1_n_11\,
      Q => add_ln102_2_reg_1045(24),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[27]_i_1_n_10\,
      Q => add_ln102_2_reg_1045(25),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[27]_i_1_n_9\,
      Q => add_ln102_2_reg_1045(26),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[27]_i_1_n_8\,
      Q => add_ln102_2_reg_1045(27),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_2_reg_1045_reg[23]_i_1_n_4\,
      CO(3) => \add_ln102_2_reg_1045_reg[27]_i_1_n_4\,
      CO(2) => \add_ln102_2_reg_1045_reg[27]_i_1_n_5\,
      CO(1) => \add_ln102_2_reg_1045_reg[27]_i_1_n_6\,
      CO(0) => \add_ln102_2_reg_1045_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_1_reg_1025(27 downto 24),
      O(3) => \add_ln102_2_reg_1045_reg[27]_i_1_n_8\,
      O(2) => \add_ln102_2_reg_1045_reg[27]_i_1_n_9\,
      O(1) => \add_ln102_2_reg_1045_reg[27]_i_1_n_10\,
      O(0) => \add_ln102_2_reg_1045_reg[27]_i_1_n_11\,
      S(3) => \add_ln102_2_reg_1045[27]_i_2_n_4\,
      S(2) => \add_ln102_2_reg_1045[27]_i_3_n_4\,
      S(1) => \add_ln102_2_reg_1045[27]_i_4_n_4\,
      S(0) => \add_ln102_2_reg_1045[27]_i_5_n_4\
    );
\add_ln102_2_reg_1045_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[31]_i_2_n_11\,
      Q => add_ln102_2_reg_1045(28),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[31]_i_2_n_10\,
      Q => add_ln102_2_reg_1045(29),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[3]_i_1_n_9\,
      Q => add_ln102_2_reg_1045(2),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[31]_i_2_n_9\,
      Q => add_ln102_2_reg_1045(30),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[31]_i_2_n_8\,
      Q => add_ln102_2_reg_1045(31),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_2_reg_1045_reg[27]_i_1_n_4\,
      CO(3) => \NLW_add_ln102_2_reg_1045_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln102_2_reg_1045_reg[31]_i_2_n_5\,
      CO(1) => \add_ln102_2_reg_1045_reg[31]_i_2_n_6\,
      CO(0) => \add_ln102_2_reg_1045_reg[31]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln102_1_reg_1025(30 downto 28),
      O(3) => \add_ln102_2_reg_1045_reg[31]_i_2_n_8\,
      O(2) => \add_ln102_2_reg_1045_reg[31]_i_2_n_9\,
      O(1) => \add_ln102_2_reg_1045_reg[31]_i_2_n_10\,
      O(0) => \add_ln102_2_reg_1045_reg[31]_i_2_n_11\,
      S(3) => \add_ln102_2_reg_1045[31]_i_3_n_4\,
      S(2) => \add_ln102_2_reg_1045[31]_i_4_n_4\,
      S(1) => \add_ln102_2_reg_1045[31]_i_5_n_4\,
      S(0) => \add_ln102_2_reg_1045[31]_i_6_n_4\
    );
\add_ln102_2_reg_1045_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[3]_i_1_n_8\,
      Q => add_ln102_2_reg_1045(3),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln102_2_reg_1045_reg[3]_i_1_n_4\,
      CO(2) => \add_ln102_2_reg_1045_reg[3]_i_1_n_5\,
      CO(1) => \add_ln102_2_reg_1045_reg[3]_i_1_n_6\,
      CO(0) => \add_ln102_2_reg_1045_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_1_reg_1025(3 downto 0),
      O(3) => \add_ln102_2_reg_1045_reg[3]_i_1_n_8\,
      O(2) => \add_ln102_2_reg_1045_reg[3]_i_1_n_9\,
      O(1) => \add_ln102_2_reg_1045_reg[3]_i_1_n_10\,
      O(0) => \add_ln102_2_reg_1045_reg[3]_i_1_n_11\,
      S(3) => \add_ln102_2_reg_1045[3]_i_2_n_4\,
      S(2) => \add_ln102_2_reg_1045[3]_i_3_n_4\,
      S(1) => \add_ln102_2_reg_1045[3]_i_4_n_4\,
      S(0) => \add_ln102_2_reg_1045[3]_i_5_n_4\
    );
\add_ln102_2_reg_1045_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[7]_i_1_n_11\,
      Q => add_ln102_2_reg_1045(4),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[7]_i_1_n_10\,
      Q => add_ln102_2_reg_1045(5),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[7]_i_1_n_9\,
      Q => add_ln102_2_reg_1045(6),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[7]_i_1_n_8\,
      Q => add_ln102_2_reg_1045(7),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_2_reg_1045_reg[3]_i_1_n_4\,
      CO(3) => \add_ln102_2_reg_1045_reg[7]_i_1_n_4\,
      CO(2) => \add_ln102_2_reg_1045_reg[7]_i_1_n_5\,
      CO(1) => \add_ln102_2_reg_1045_reg[7]_i_1_n_6\,
      CO(0) => \add_ln102_2_reg_1045_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_1_reg_1025(7 downto 4),
      O(3) => \add_ln102_2_reg_1045_reg[7]_i_1_n_8\,
      O(2) => \add_ln102_2_reg_1045_reg[7]_i_1_n_9\,
      O(1) => \add_ln102_2_reg_1045_reg[7]_i_1_n_10\,
      O(0) => \add_ln102_2_reg_1045_reg[7]_i_1_n_11\,
      S(3) => \add_ln102_2_reg_1045[7]_i_2_n_4\,
      S(2) => \add_ln102_2_reg_1045[7]_i_3_n_4\,
      S(1) => \add_ln102_2_reg_1045[7]_i_4_n_4\,
      S(0) => \add_ln102_2_reg_1045[7]_i_5_n_4\
    );
\add_ln102_2_reg_1045_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[11]_i_1_n_11\,
      Q => add_ln102_2_reg_1045(8),
      R => '0'
    );
\add_ln102_2_reg_1045_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_2_reg_10450,
      D => \add_ln102_2_reg_1045_reg[11]_i_1_n_10\,
      Q => add_ln102_2_reg_1045(9),
      R => '0'
    );
\add_ln102_3_reg_1065[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(11),
      I1 => mul_ln102_3_reg_1060(11),
      O => \add_ln102_3_reg_1065[11]_i_2_n_4\
    );
\add_ln102_3_reg_1065[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(10),
      I1 => mul_ln102_3_reg_1060(10),
      O => \add_ln102_3_reg_1065[11]_i_3_n_4\
    );
\add_ln102_3_reg_1065[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(9),
      I1 => mul_ln102_3_reg_1060(9),
      O => \add_ln102_3_reg_1065[11]_i_4_n_4\
    );
\add_ln102_3_reg_1065[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(8),
      I1 => mul_ln102_3_reg_1060(8),
      O => \add_ln102_3_reg_1065[11]_i_5_n_4\
    );
\add_ln102_3_reg_1065[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(15),
      I1 => mul_ln102_3_reg_1060(15),
      O => \add_ln102_3_reg_1065[15]_i_2_n_4\
    );
\add_ln102_3_reg_1065[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(14),
      I1 => mul_ln102_3_reg_1060(14),
      O => \add_ln102_3_reg_1065[15]_i_3_n_4\
    );
\add_ln102_3_reg_1065[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(13),
      I1 => mul_ln102_3_reg_1060(13),
      O => \add_ln102_3_reg_1065[15]_i_4_n_4\
    );
\add_ln102_3_reg_1065[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(12),
      I1 => mul_ln102_3_reg_1060(12),
      O => \add_ln102_3_reg_1065[15]_i_5_n_4\
    );
\add_ln102_3_reg_1065[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(19),
      I1 => mul_ln102_3_reg_1060(19),
      O => \add_ln102_3_reg_1065[19]_i_2_n_4\
    );
\add_ln102_3_reg_1065[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(18),
      I1 => mul_ln102_3_reg_1060(18),
      O => \add_ln102_3_reg_1065[19]_i_3_n_4\
    );
\add_ln102_3_reg_1065[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(17),
      I1 => mul_ln102_3_reg_1060(17),
      O => \add_ln102_3_reg_1065[19]_i_4_n_4\
    );
\add_ln102_3_reg_1065[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(16),
      I1 => mul_ln102_3_reg_1060(16),
      O => \add_ln102_3_reg_1065[19]_i_5_n_4\
    );
\add_ln102_3_reg_1065[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(23),
      I1 => mul_ln102_3_reg_1060(23),
      O => \add_ln102_3_reg_1065[23]_i_2_n_4\
    );
\add_ln102_3_reg_1065[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(22),
      I1 => mul_ln102_3_reg_1060(22),
      O => \add_ln102_3_reg_1065[23]_i_3_n_4\
    );
\add_ln102_3_reg_1065[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(21),
      I1 => mul_ln102_3_reg_1060(21),
      O => \add_ln102_3_reg_1065[23]_i_4_n_4\
    );
\add_ln102_3_reg_1065[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(20),
      I1 => mul_ln102_3_reg_1060(20),
      O => \add_ln102_3_reg_1065[23]_i_5_n_4\
    );
\add_ln102_3_reg_1065[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(27),
      I1 => mul_ln102_3_reg_1060(27),
      O => \add_ln102_3_reg_1065[27]_i_2_n_4\
    );
\add_ln102_3_reg_1065[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(26),
      I1 => mul_ln102_3_reg_1060(26),
      O => \add_ln102_3_reg_1065[27]_i_3_n_4\
    );
\add_ln102_3_reg_1065[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(25),
      I1 => mul_ln102_3_reg_1060(25),
      O => \add_ln102_3_reg_1065[27]_i_4_n_4\
    );
\add_ln102_3_reg_1065[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(24),
      I1 => mul_ln102_3_reg_1060(24),
      O => \add_ln102_3_reg_1065[27]_i_5_n_4\
    );
\add_ln102_3_reg_1065[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => add_ln102_3_reg_10650
    );
\add_ln102_3_reg_1065[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln102_3_reg_1060(31),
      I1 => add_ln102_2_reg_1045(31),
      O => \add_ln102_3_reg_1065[31]_i_3_n_4\
    );
\add_ln102_3_reg_1065[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(30),
      I1 => mul_ln102_3_reg_1060(30),
      O => \add_ln102_3_reg_1065[31]_i_4_n_4\
    );
\add_ln102_3_reg_1065[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(29),
      I1 => mul_ln102_3_reg_1060(29),
      O => \add_ln102_3_reg_1065[31]_i_5_n_4\
    );
\add_ln102_3_reg_1065[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(28),
      I1 => mul_ln102_3_reg_1060(28),
      O => \add_ln102_3_reg_1065[31]_i_6_n_4\
    );
\add_ln102_3_reg_1065[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(3),
      I1 => mul_ln102_3_reg_1060(3),
      O => \add_ln102_3_reg_1065[3]_i_2_n_4\
    );
\add_ln102_3_reg_1065[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(2),
      I1 => mul_ln102_3_reg_1060(2),
      O => \add_ln102_3_reg_1065[3]_i_3_n_4\
    );
\add_ln102_3_reg_1065[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(1),
      I1 => mul_ln102_3_reg_1060(1),
      O => \add_ln102_3_reg_1065[3]_i_4_n_4\
    );
\add_ln102_3_reg_1065[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(0),
      I1 => mul_ln102_3_reg_1060(0),
      O => \add_ln102_3_reg_1065[3]_i_5_n_4\
    );
\add_ln102_3_reg_1065[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(7),
      I1 => mul_ln102_3_reg_1060(7),
      O => \add_ln102_3_reg_1065[7]_i_2_n_4\
    );
\add_ln102_3_reg_1065[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(6),
      I1 => mul_ln102_3_reg_1060(6),
      O => \add_ln102_3_reg_1065[7]_i_3_n_4\
    );
\add_ln102_3_reg_1065[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(5),
      I1 => mul_ln102_3_reg_1060(5),
      O => \add_ln102_3_reg_1065[7]_i_4_n_4\
    );
\add_ln102_3_reg_1065[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_2_reg_1045(4),
      I1 => mul_ln102_3_reg_1060(4),
      O => \add_ln102_3_reg_1065[7]_i_5_n_4\
    );
\add_ln102_3_reg_1065_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[3]_i_1_n_11\,
      Q => add_ln102_3_reg_1065(0),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[11]_i_1_n_9\,
      Q => add_ln102_3_reg_1065(10),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[11]_i_1_n_8\,
      Q => add_ln102_3_reg_1065(11),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_3_reg_1065_reg[7]_i_1_n_4\,
      CO(3) => \add_ln102_3_reg_1065_reg[11]_i_1_n_4\,
      CO(2) => \add_ln102_3_reg_1065_reg[11]_i_1_n_5\,
      CO(1) => \add_ln102_3_reg_1065_reg[11]_i_1_n_6\,
      CO(0) => \add_ln102_3_reg_1065_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_2_reg_1045(11 downto 8),
      O(3) => \add_ln102_3_reg_1065_reg[11]_i_1_n_8\,
      O(2) => \add_ln102_3_reg_1065_reg[11]_i_1_n_9\,
      O(1) => \add_ln102_3_reg_1065_reg[11]_i_1_n_10\,
      O(0) => \add_ln102_3_reg_1065_reg[11]_i_1_n_11\,
      S(3) => \add_ln102_3_reg_1065[11]_i_2_n_4\,
      S(2) => \add_ln102_3_reg_1065[11]_i_3_n_4\,
      S(1) => \add_ln102_3_reg_1065[11]_i_4_n_4\,
      S(0) => \add_ln102_3_reg_1065[11]_i_5_n_4\
    );
\add_ln102_3_reg_1065_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[15]_i_1_n_11\,
      Q => add_ln102_3_reg_1065(12),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[15]_i_1_n_10\,
      Q => add_ln102_3_reg_1065(13),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[15]_i_1_n_9\,
      Q => add_ln102_3_reg_1065(14),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[15]_i_1_n_8\,
      Q => add_ln102_3_reg_1065(15),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_3_reg_1065_reg[11]_i_1_n_4\,
      CO(3) => \add_ln102_3_reg_1065_reg[15]_i_1_n_4\,
      CO(2) => \add_ln102_3_reg_1065_reg[15]_i_1_n_5\,
      CO(1) => \add_ln102_3_reg_1065_reg[15]_i_1_n_6\,
      CO(0) => \add_ln102_3_reg_1065_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_2_reg_1045(15 downto 12),
      O(3) => \add_ln102_3_reg_1065_reg[15]_i_1_n_8\,
      O(2) => \add_ln102_3_reg_1065_reg[15]_i_1_n_9\,
      O(1) => \add_ln102_3_reg_1065_reg[15]_i_1_n_10\,
      O(0) => \add_ln102_3_reg_1065_reg[15]_i_1_n_11\,
      S(3) => \add_ln102_3_reg_1065[15]_i_2_n_4\,
      S(2) => \add_ln102_3_reg_1065[15]_i_3_n_4\,
      S(1) => \add_ln102_3_reg_1065[15]_i_4_n_4\,
      S(0) => \add_ln102_3_reg_1065[15]_i_5_n_4\
    );
\add_ln102_3_reg_1065_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[19]_i_1_n_11\,
      Q => add_ln102_3_reg_1065(16),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[19]_i_1_n_10\,
      Q => add_ln102_3_reg_1065(17),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[19]_i_1_n_9\,
      Q => add_ln102_3_reg_1065(18),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[19]_i_1_n_8\,
      Q => add_ln102_3_reg_1065(19),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_3_reg_1065_reg[15]_i_1_n_4\,
      CO(3) => \add_ln102_3_reg_1065_reg[19]_i_1_n_4\,
      CO(2) => \add_ln102_3_reg_1065_reg[19]_i_1_n_5\,
      CO(1) => \add_ln102_3_reg_1065_reg[19]_i_1_n_6\,
      CO(0) => \add_ln102_3_reg_1065_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_2_reg_1045(19 downto 16),
      O(3) => \add_ln102_3_reg_1065_reg[19]_i_1_n_8\,
      O(2) => \add_ln102_3_reg_1065_reg[19]_i_1_n_9\,
      O(1) => \add_ln102_3_reg_1065_reg[19]_i_1_n_10\,
      O(0) => \add_ln102_3_reg_1065_reg[19]_i_1_n_11\,
      S(3) => \add_ln102_3_reg_1065[19]_i_2_n_4\,
      S(2) => \add_ln102_3_reg_1065[19]_i_3_n_4\,
      S(1) => \add_ln102_3_reg_1065[19]_i_4_n_4\,
      S(0) => \add_ln102_3_reg_1065[19]_i_5_n_4\
    );
\add_ln102_3_reg_1065_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[3]_i_1_n_10\,
      Q => add_ln102_3_reg_1065(1),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[23]_i_1_n_11\,
      Q => add_ln102_3_reg_1065(20),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[23]_i_1_n_10\,
      Q => add_ln102_3_reg_1065(21),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[23]_i_1_n_9\,
      Q => add_ln102_3_reg_1065(22),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[23]_i_1_n_8\,
      Q => add_ln102_3_reg_1065(23),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_3_reg_1065_reg[19]_i_1_n_4\,
      CO(3) => \add_ln102_3_reg_1065_reg[23]_i_1_n_4\,
      CO(2) => \add_ln102_3_reg_1065_reg[23]_i_1_n_5\,
      CO(1) => \add_ln102_3_reg_1065_reg[23]_i_1_n_6\,
      CO(0) => \add_ln102_3_reg_1065_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_2_reg_1045(23 downto 20),
      O(3) => \add_ln102_3_reg_1065_reg[23]_i_1_n_8\,
      O(2) => \add_ln102_3_reg_1065_reg[23]_i_1_n_9\,
      O(1) => \add_ln102_3_reg_1065_reg[23]_i_1_n_10\,
      O(0) => \add_ln102_3_reg_1065_reg[23]_i_1_n_11\,
      S(3) => \add_ln102_3_reg_1065[23]_i_2_n_4\,
      S(2) => \add_ln102_3_reg_1065[23]_i_3_n_4\,
      S(1) => \add_ln102_3_reg_1065[23]_i_4_n_4\,
      S(0) => \add_ln102_3_reg_1065[23]_i_5_n_4\
    );
\add_ln102_3_reg_1065_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[27]_i_1_n_11\,
      Q => add_ln102_3_reg_1065(24),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[27]_i_1_n_10\,
      Q => add_ln102_3_reg_1065(25),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[27]_i_1_n_9\,
      Q => add_ln102_3_reg_1065(26),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[27]_i_1_n_8\,
      Q => add_ln102_3_reg_1065(27),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_3_reg_1065_reg[23]_i_1_n_4\,
      CO(3) => \add_ln102_3_reg_1065_reg[27]_i_1_n_4\,
      CO(2) => \add_ln102_3_reg_1065_reg[27]_i_1_n_5\,
      CO(1) => \add_ln102_3_reg_1065_reg[27]_i_1_n_6\,
      CO(0) => \add_ln102_3_reg_1065_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_2_reg_1045(27 downto 24),
      O(3) => \add_ln102_3_reg_1065_reg[27]_i_1_n_8\,
      O(2) => \add_ln102_3_reg_1065_reg[27]_i_1_n_9\,
      O(1) => \add_ln102_3_reg_1065_reg[27]_i_1_n_10\,
      O(0) => \add_ln102_3_reg_1065_reg[27]_i_1_n_11\,
      S(3) => \add_ln102_3_reg_1065[27]_i_2_n_4\,
      S(2) => \add_ln102_3_reg_1065[27]_i_3_n_4\,
      S(1) => \add_ln102_3_reg_1065[27]_i_4_n_4\,
      S(0) => \add_ln102_3_reg_1065[27]_i_5_n_4\
    );
\add_ln102_3_reg_1065_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[31]_i_2_n_11\,
      Q => add_ln102_3_reg_1065(28),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[31]_i_2_n_10\,
      Q => add_ln102_3_reg_1065(29),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[3]_i_1_n_9\,
      Q => add_ln102_3_reg_1065(2),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[31]_i_2_n_9\,
      Q => add_ln102_3_reg_1065(30),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[31]_i_2_n_8\,
      Q => add_ln102_3_reg_1065(31),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_3_reg_1065_reg[27]_i_1_n_4\,
      CO(3) => \NLW_add_ln102_3_reg_1065_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln102_3_reg_1065_reg[31]_i_2_n_5\,
      CO(1) => \add_ln102_3_reg_1065_reg[31]_i_2_n_6\,
      CO(0) => \add_ln102_3_reg_1065_reg[31]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln102_2_reg_1045(30 downto 28),
      O(3) => \add_ln102_3_reg_1065_reg[31]_i_2_n_8\,
      O(2) => \add_ln102_3_reg_1065_reg[31]_i_2_n_9\,
      O(1) => \add_ln102_3_reg_1065_reg[31]_i_2_n_10\,
      O(0) => \add_ln102_3_reg_1065_reg[31]_i_2_n_11\,
      S(3) => \add_ln102_3_reg_1065[31]_i_3_n_4\,
      S(2) => \add_ln102_3_reg_1065[31]_i_4_n_4\,
      S(1) => \add_ln102_3_reg_1065[31]_i_5_n_4\,
      S(0) => \add_ln102_3_reg_1065[31]_i_6_n_4\
    );
\add_ln102_3_reg_1065_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[3]_i_1_n_8\,
      Q => add_ln102_3_reg_1065(3),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln102_3_reg_1065_reg[3]_i_1_n_4\,
      CO(2) => \add_ln102_3_reg_1065_reg[3]_i_1_n_5\,
      CO(1) => \add_ln102_3_reg_1065_reg[3]_i_1_n_6\,
      CO(0) => \add_ln102_3_reg_1065_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_2_reg_1045(3 downto 0),
      O(3) => \add_ln102_3_reg_1065_reg[3]_i_1_n_8\,
      O(2) => \add_ln102_3_reg_1065_reg[3]_i_1_n_9\,
      O(1) => \add_ln102_3_reg_1065_reg[3]_i_1_n_10\,
      O(0) => \add_ln102_3_reg_1065_reg[3]_i_1_n_11\,
      S(3) => \add_ln102_3_reg_1065[3]_i_2_n_4\,
      S(2) => \add_ln102_3_reg_1065[3]_i_3_n_4\,
      S(1) => \add_ln102_3_reg_1065[3]_i_4_n_4\,
      S(0) => \add_ln102_3_reg_1065[3]_i_5_n_4\
    );
\add_ln102_3_reg_1065_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[7]_i_1_n_11\,
      Q => add_ln102_3_reg_1065(4),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[7]_i_1_n_10\,
      Q => add_ln102_3_reg_1065(5),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[7]_i_1_n_9\,
      Q => add_ln102_3_reg_1065(6),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[7]_i_1_n_8\,
      Q => add_ln102_3_reg_1065(7),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_3_reg_1065_reg[3]_i_1_n_4\,
      CO(3) => \add_ln102_3_reg_1065_reg[7]_i_1_n_4\,
      CO(2) => \add_ln102_3_reg_1065_reg[7]_i_1_n_5\,
      CO(1) => \add_ln102_3_reg_1065_reg[7]_i_1_n_6\,
      CO(0) => \add_ln102_3_reg_1065_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_2_reg_1045(7 downto 4),
      O(3) => \add_ln102_3_reg_1065_reg[7]_i_1_n_8\,
      O(2) => \add_ln102_3_reg_1065_reg[7]_i_1_n_9\,
      O(1) => \add_ln102_3_reg_1065_reg[7]_i_1_n_10\,
      O(0) => \add_ln102_3_reg_1065_reg[7]_i_1_n_11\,
      S(3) => \add_ln102_3_reg_1065[7]_i_2_n_4\,
      S(2) => \add_ln102_3_reg_1065[7]_i_3_n_4\,
      S(1) => \add_ln102_3_reg_1065[7]_i_4_n_4\,
      S(0) => \add_ln102_3_reg_1065[7]_i_5_n_4\
    );
\add_ln102_3_reg_1065_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[11]_i_1_n_11\,
      Q => add_ln102_3_reg_1065(8),
      R => '0'
    );
\add_ln102_3_reg_1065_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_3_reg_10650,
      D => \add_ln102_3_reg_1065_reg[11]_i_1_n_10\,
      Q => add_ln102_3_reg_1065(9),
      R => '0'
    );
\add_ln102_4_reg_1085[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(11),
      I1 => mul_ln102_4_reg_1080(11),
      O => \add_ln102_4_reg_1085[11]_i_2_n_4\
    );
\add_ln102_4_reg_1085[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(10),
      I1 => mul_ln102_4_reg_1080(10),
      O => \add_ln102_4_reg_1085[11]_i_3_n_4\
    );
\add_ln102_4_reg_1085[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(9),
      I1 => mul_ln102_4_reg_1080(9),
      O => \add_ln102_4_reg_1085[11]_i_4_n_4\
    );
\add_ln102_4_reg_1085[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(8),
      I1 => mul_ln102_4_reg_1080(8),
      O => \add_ln102_4_reg_1085[11]_i_5_n_4\
    );
\add_ln102_4_reg_1085[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(15),
      I1 => mul_ln102_4_reg_1080(15),
      O => \add_ln102_4_reg_1085[15]_i_2_n_4\
    );
\add_ln102_4_reg_1085[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(14),
      I1 => mul_ln102_4_reg_1080(14),
      O => \add_ln102_4_reg_1085[15]_i_3_n_4\
    );
\add_ln102_4_reg_1085[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(13),
      I1 => mul_ln102_4_reg_1080(13),
      O => \add_ln102_4_reg_1085[15]_i_4_n_4\
    );
\add_ln102_4_reg_1085[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(12),
      I1 => mul_ln102_4_reg_1080(12),
      O => \add_ln102_4_reg_1085[15]_i_5_n_4\
    );
\add_ln102_4_reg_1085[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(19),
      I1 => mul_ln102_4_reg_1080(19),
      O => \add_ln102_4_reg_1085[19]_i_2_n_4\
    );
\add_ln102_4_reg_1085[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(18),
      I1 => mul_ln102_4_reg_1080(18),
      O => \add_ln102_4_reg_1085[19]_i_3_n_4\
    );
\add_ln102_4_reg_1085[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(17),
      I1 => mul_ln102_4_reg_1080(17),
      O => \add_ln102_4_reg_1085[19]_i_4_n_4\
    );
\add_ln102_4_reg_1085[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(16),
      I1 => mul_ln102_4_reg_1080(16),
      O => \add_ln102_4_reg_1085[19]_i_5_n_4\
    );
\add_ln102_4_reg_1085[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(23),
      I1 => mul_ln102_4_reg_1080(23),
      O => \add_ln102_4_reg_1085[23]_i_2_n_4\
    );
\add_ln102_4_reg_1085[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(22),
      I1 => mul_ln102_4_reg_1080(22),
      O => \add_ln102_4_reg_1085[23]_i_3_n_4\
    );
\add_ln102_4_reg_1085[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(21),
      I1 => mul_ln102_4_reg_1080(21),
      O => \add_ln102_4_reg_1085[23]_i_4_n_4\
    );
\add_ln102_4_reg_1085[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(20),
      I1 => mul_ln102_4_reg_1080(20),
      O => \add_ln102_4_reg_1085[23]_i_5_n_4\
    );
\add_ln102_4_reg_1085[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(27),
      I1 => mul_ln102_4_reg_1080(27),
      O => \add_ln102_4_reg_1085[27]_i_2_n_4\
    );
\add_ln102_4_reg_1085[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(26),
      I1 => mul_ln102_4_reg_1080(26),
      O => \add_ln102_4_reg_1085[27]_i_3_n_4\
    );
\add_ln102_4_reg_1085[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(25),
      I1 => mul_ln102_4_reg_1080(25),
      O => \add_ln102_4_reg_1085[27]_i_4_n_4\
    );
\add_ln102_4_reg_1085[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(24),
      I1 => mul_ln102_4_reg_1080(24),
      O => \add_ln102_4_reg_1085[27]_i_5_n_4\
    );
\add_ln102_4_reg_1085[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => add_ln102_4_reg_10850
    );
\add_ln102_4_reg_1085[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln102_4_reg_1080(31),
      I1 => add_ln102_3_reg_1065(31),
      O => \add_ln102_4_reg_1085[31]_i_3_n_4\
    );
\add_ln102_4_reg_1085[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(30),
      I1 => mul_ln102_4_reg_1080(30),
      O => \add_ln102_4_reg_1085[31]_i_4_n_4\
    );
\add_ln102_4_reg_1085[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(29),
      I1 => mul_ln102_4_reg_1080(29),
      O => \add_ln102_4_reg_1085[31]_i_5_n_4\
    );
\add_ln102_4_reg_1085[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(28),
      I1 => mul_ln102_4_reg_1080(28),
      O => \add_ln102_4_reg_1085[31]_i_6_n_4\
    );
\add_ln102_4_reg_1085[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(3),
      I1 => mul_ln102_4_reg_1080(3),
      O => \add_ln102_4_reg_1085[3]_i_2_n_4\
    );
\add_ln102_4_reg_1085[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(2),
      I1 => mul_ln102_4_reg_1080(2),
      O => \add_ln102_4_reg_1085[3]_i_3_n_4\
    );
\add_ln102_4_reg_1085[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(1),
      I1 => mul_ln102_4_reg_1080(1),
      O => \add_ln102_4_reg_1085[3]_i_4_n_4\
    );
\add_ln102_4_reg_1085[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(0),
      I1 => mul_ln102_4_reg_1080(0),
      O => \add_ln102_4_reg_1085[3]_i_5_n_4\
    );
\add_ln102_4_reg_1085[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(7),
      I1 => mul_ln102_4_reg_1080(7),
      O => \add_ln102_4_reg_1085[7]_i_2_n_4\
    );
\add_ln102_4_reg_1085[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(6),
      I1 => mul_ln102_4_reg_1080(6),
      O => \add_ln102_4_reg_1085[7]_i_3_n_4\
    );
\add_ln102_4_reg_1085[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(5),
      I1 => mul_ln102_4_reg_1080(5),
      O => \add_ln102_4_reg_1085[7]_i_4_n_4\
    );
\add_ln102_4_reg_1085[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_3_reg_1065(4),
      I1 => mul_ln102_4_reg_1080(4),
      O => \add_ln102_4_reg_1085[7]_i_5_n_4\
    );
\add_ln102_4_reg_1085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[3]_i_1_n_11\,
      Q => add_ln102_4_reg_1085(0),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[11]_i_1_n_9\,
      Q => add_ln102_4_reg_1085(10),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[11]_i_1_n_8\,
      Q => add_ln102_4_reg_1085(11),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_4_reg_1085_reg[7]_i_1_n_4\,
      CO(3) => \add_ln102_4_reg_1085_reg[11]_i_1_n_4\,
      CO(2) => \add_ln102_4_reg_1085_reg[11]_i_1_n_5\,
      CO(1) => \add_ln102_4_reg_1085_reg[11]_i_1_n_6\,
      CO(0) => \add_ln102_4_reg_1085_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_3_reg_1065(11 downto 8),
      O(3) => \add_ln102_4_reg_1085_reg[11]_i_1_n_8\,
      O(2) => \add_ln102_4_reg_1085_reg[11]_i_1_n_9\,
      O(1) => \add_ln102_4_reg_1085_reg[11]_i_1_n_10\,
      O(0) => \add_ln102_4_reg_1085_reg[11]_i_1_n_11\,
      S(3) => \add_ln102_4_reg_1085[11]_i_2_n_4\,
      S(2) => \add_ln102_4_reg_1085[11]_i_3_n_4\,
      S(1) => \add_ln102_4_reg_1085[11]_i_4_n_4\,
      S(0) => \add_ln102_4_reg_1085[11]_i_5_n_4\
    );
\add_ln102_4_reg_1085_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[15]_i_1_n_11\,
      Q => add_ln102_4_reg_1085(12),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[15]_i_1_n_10\,
      Q => add_ln102_4_reg_1085(13),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[15]_i_1_n_9\,
      Q => add_ln102_4_reg_1085(14),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[15]_i_1_n_8\,
      Q => add_ln102_4_reg_1085(15),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_4_reg_1085_reg[11]_i_1_n_4\,
      CO(3) => \add_ln102_4_reg_1085_reg[15]_i_1_n_4\,
      CO(2) => \add_ln102_4_reg_1085_reg[15]_i_1_n_5\,
      CO(1) => \add_ln102_4_reg_1085_reg[15]_i_1_n_6\,
      CO(0) => \add_ln102_4_reg_1085_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_3_reg_1065(15 downto 12),
      O(3) => \add_ln102_4_reg_1085_reg[15]_i_1_n_8\,
      O(2) => \add_ln102_4_reg_1085_reg[15]_i_1_n_9\,
      O(1) => \add_ln102_4_reg_1085_reg[15]_i_1_n_10\,
      O(0) => \add_ln102_4_reg_1085_reg[15]_i_1_n_11\,
      S(3) => \add_ln102_4_reg_1085[15]_i_2_n_4\,
      S(2) => \add_ln102_4_reg_1085[15]_i_3_n_4\,
      S(1) => \add_ln102_4_reg_1085[15]_i_4_n_4\,
      S(0) => \add_ln102_4_reg_1085[15]_i_5_n_4\
    );
\add_ln102_4_reg_1085_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[19]_i_1_n_11\,
      Q => add_ln102_4_reg_1085(16),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[19]_i_1_n_10\,
      Q => add_ln102_4_reg_1085(17),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[19]_i_1_n_9\,
      Q => add_ln102_4_reg_1085(18),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[19]_i_1_n_8\,
      Q => add_ln102_4_reg_1085(19),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_4_reg_1085_reg[15]_i_1_n_4\,
      CO(3) => \add_ln102_4_reg_1085_reg[19]_i_1_n_4\,
      CO(2) => \add_ln102_4_reg_1085_reg[19]_i_1_n_5\,
      CO(1) => \add_ln102_4_reg_1085_reg[19]_i_1_n_6\,
      CO(0) => \add_ln102_4_reg_1085_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_3_reg_1065(19 downto 16),
      O(3) => \add_ln102_4_reg_1085_reg[19]_i_1_n_8\,
      O(2) => \add_ln102_4_reg_1085_reg[19]_i_1_n_9\,
      O(1) => \add_ln102_4_reg_1085_reg[19]_i_1_n_10\,
      O(0) => \add_ln102_4_reg_1085_reg[19]_i_1_n_11\,
      S(3) => \add_ln102_4_reg_1085[19]_i_2_n_4\,
      S(2) => \add_ln102_4_reg_1085[19]_i_3_n_4\,
      S(1) => \add_ln102_4_reg_1085[19]_i_4_n_4\,
      S(0) => \add_ln102_4_reg_1085[19]_i_5_n_4\
    );
\add_ln102_4_reg_1085_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[3]_i_1_n_10\,
      Q => add_ln102_4_reg_1085(1),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[23]_i_1_n_11\,
      Q => add_ln102_4_reg_1085(20),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[23]_i_1_n_10\,
      Q => add_ln102_4_reg_1085(21),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[23]_i_1_n_9\,
      Q => add_ln102_4_reg_1085(22),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[23]_i_1_n_8\,
      Q => add_ln102_4_reg_1085(23),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_4_reg_1085_reg[19]_i_1_n_4\,
      CO(3) => \add_ln102_4_reg_1085_reg[23]_i_1_n_4\,
      CO(2) => \add_ln102_4_reg_1085_reg[23]_i_1_n_5\,
      CO(1) => \add_ln102_4_reg_1085_reg[23]_i_1_n_6\,
      CO(0) => \add_ln102_4_reg_1085_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_3_reg_1065(23 downto 20),
      O(3) => \add_ln102_4_reg_1085_reg[23]_i_1_n_8\,
      O(2) => \add_ln102_4_reg_1085_reg[23]_i_1_n_9\,
      O(1) => \add_ln102_4_reg_1085_reg[23]_i_1_n_10\,
      O(0) => \add_ln102_4_reg_1085_reg[23]_i_1_n_11\,
      S(3) => \add_ln102_4_reg_1085[23]_i_2_n_4\,
      S(2) => \add_ln102_4_reg_1085[23]_i_3_n_4\,
      S(1) => \add_ln102_4_reg_1085[23]_i_4_n_4\,
      S(0) => \add_ln102_4_reg_1085[23]_i_5_n_4\
    );
\add_ln102_4_reg_1085_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[27]_i_1_n_11\,
      Q => add_ln102_4_reg_1085(24),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[27]_i_1_n_10\,
      Q => add_ln102_4_reg_1085(25),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[27]_i_1_n_9\,
      Q => add_ln102_4_reg_1085(26),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[27]_i_1_n_8\,
      Q => add_ln102_4_reg_1085(27),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_4_reg_1085_reg[23]_i_1_n_4\,
      CO(3) => \add_ln102_4_reg_1085_reg[27]_i_1_n_4\,
      CO(2) => \add_ln102_4_reg_1085_reg[27]_i_1_n_5\,
      CO(1) => \add_ln102_4_reg_1085_reg[27]_i_1_n_6\,
      CO(0) => \add_ln102_4_reg_1085_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_3_reg_1065(27 downto 24),
      O(3) => \add_ln102_4_reg_1085_reg[27]_i_1_n_8\,
      O(2) => \add_ln102_4_reg_1085_reg[27]_i_1_n_9\,
      O(1) => \add_ln102_4_reg_1085_reg[27]_i_1_n_10\,
      O(0) => \add_ln102_4_reg_1085_reg[27]_i_1_n_11\,
      S(3) => \add_ln102_4_reg_1085[27]_i_2_n_4\,
      S(2) => \add_ln102_4_reg_1085[27]_i_3_n_4\,
      S(1) => \add_ln102_4_reg_1085[27]_i_4_n_4\,
      S(0) => \add_ln102_4_reg_1085[27]_i_5_n_4\
    );
\add_ln102_4_reg_1085_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[31]_i_2_n_11\,
      Q => add_ln102_4_reg_1085(28),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[31]_i_2_n_10\,
      Q => add_ln102_4_reg_1085(29),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[3]_i_1_n_9\,
      Q => add_ln102_4_reg_1085(2),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[31]_i_2_n_9\,
      Q => add_ln102_4_reg_1085(30),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[31]_i_2_n_8\,
      Q => add_ln102_4_reg_1085(31),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_4_reg_1085_reg[27]_i_1_n_4\,
      CO(3) => \NLW_add_ln102_4_reg_1085_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln102_4_reg_1085_reg[31]_i_2_n_5\,
      CO(1) => \add_ln102_4_reg_1085_reg[31]_i_2_n_6\,
      CO(0) => \add_ln102_4_reg_1085_reg[31]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln102_3_reg_1065(30 downto 28),
      O(3) => \add_ln102_4_reg_1085_reg[31]_i_2_n_8\,
      O(2) => \add_ln102_4_reg_1085_reg[31]_i_2_n_9\,
      O(1) => \add_ln102_4_reg_1085_reg[31]_i_2_n_10\,
      O(0) => \add_ln102_4_reg_1085_reg[31]_i_2_n_11\,
      S(3) => \add_ln102_4_reg_1085[31]_i_3_n_4\,
      S(2) => \add_ln102_4_reg_1085[31]_i_4_n_4\,
      S(1) => \add_ln102_4_reg_1085[31]_i_5_n_4\,
      S(0) => \add_ln102_4_reg_1085[31]_i_6_n_4\
    );
\add_ln102_4_reg_1085_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[3]_i_1_n_8\,
      Q => add_ln102_4_reg_1085(3),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln102_4_reg_1085_reg[3]_i_1_n_4\,
      CO(2) => \add_ln102_4_reg_1085_reg[3]_i_1_n_5\,
      CO(1) => \add_ln102_4_reg_1085_reg[3]_i_1_n_6\,
      CO(0) => \add_ln102_4_reg_1085_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_3_reg_1065(3 downto 0),
      O(3) => \add_ln102_4_reg_1085_reg[3]_i_1_n_8\,
      O(2) => \add_ln102_4_reg_1085_reg[3]_i_1_n_9\,
      O(1) => \add_ln102_4_reg_1085_reg[3]_i_1_n_10\,
      O(0) => \add_ln102_4_reg_1085_reg[3]_i_1_n_11\,
      S(3) => \add_ln102_4_reg_1085[3]_i_2_n_4\,
      S(2) => \add_ln102_4_reg_1085[3]_i_3_n_4\,
      S(1) => \add_ln102_4_reg_1085[3]_i_4_n_4\,
      S(0) => \add_ln102_4_reg_1085[3]_i_5_n_4\
    );
\add_ln102_4_reg_1085_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[7]_i_1_n_11\,
      Q => add_ln102_4_reg_1085(4),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[7]_i_1_n_10\,
      Q => add_ln102_4_reg_1085(5),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[7]_i_1_n_9\,
      Q => add_ln102_4_reg_1085(6),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[7]_i_1_n_8\,
      Q => add_ln102_4_reg_1085(7),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_4_reg_1085_reg[3]_i_1_n_4\,
      CO(3) => \add_ln102_4_reg_1085_reg[7]_i_1_n_4\,
      CO(2) => \add_ln102_4_reg_1085_reg[7]_i_1_n_5\,
      CO(1) => \add_ln102_4_reg_1085_reg[7]_i_1_n_6\,
      CO(0) => \add_ln102_4_reg_1085_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_3_reg_1065(7 downto 4),
      O(3) => \add_ln102_4_reg_1085_reg[7]_i_1_n_8\,
      O(2) => \add_ln102_4_reg_1085_reg[7]_i_1_n_9\,
      O(1) => \add_ln102_4_reg_1085_reg[7]_i_1_n_10\,
      O(0) => \add_ln102_4_reg_1085_reg[7]_i_1_n_11\,
      S(3) => \add_ln102_4_reg_1085[7]_i_2_n_4\,
      S(2) => \add_ln102_4_reg_1085[7]_i_3_n_4\,
      S(1) => \add_ln102_4_reg_1085[7]_i_4_n_4\,
      S(0) => \add_ln102_4_reg_1085[7]_i_5_n_4\
    );
\add_ln102_4_reg_1085_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[11]_i_1_n_11\,
      Q => add_ln102_4_reg_1085(8),
      R => '0'
    );
\add_ln102_4_reg_1085_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_4_reg_10850,
      D => \add_ln102_4_reg_1085_reg[11]_i_1_n_10\,
      Q => add_ln102_4_reg_1085(9),
      R => '0'
    );
\add_ln102_5_reg_1105[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(11),
      I1 => mul_ln102_5_reg_1100(11),
      O => \add_ln102_5_reg_1105[11]_i_2_n_4\
    );
\add_ln102_5_reg_1105[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(10),
      I1 => mul_ln102_5_reg_1100(10),
      O => \add_ln102_5_reg_1105[11]_i_3_n_4\
    );
\add_ln102_5_reg_1105[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(9),
      I1 => mul_ln102_5_reg_1100(9),
      O => \add_ln102_5_reg_1105[11]_i_4_n_4\
    );
\add_ln102_5_reg_1105[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(8),
      I1 => mul_ln102_5_reg_1100(8),
      O => \add_ln102_5_reg_1105[11]_i_5_n_4\
    );
\add_ln102_5_reg_1105[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(15),
      I1 => mul_ln102_5_reg_1100(15),
      O => \add_ln102_5_reg_1105[15]_i_2_n_4\
    );
\add_ln102_5_reg_1105[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(14),
      I1 => mul_ln102_5_reg_1100(14),
      O => \add_ln102_5_reg_1105[15]_i_3_n_4\
    );
\add_ln102_5_reg_1105[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(13),
      I1 => mul_ln102_5_reg_1100(13),
      O => \add_ln102_5_reg_1105[15]_i_4_n_4\
    );
\add_ln102_5_reg_1105[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(12),
      I1 => mul_ln102_5_reg_1100(12),
      O => \add_ln102_5_reg_1105[15]_i_5_n_4\
    );
\add_ln102_5_reg_1105[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(19),
      I1 => mul_ln102_5_reg_1100(19),
      O => \add_ln102_5_reg_1105[19]_i_2_n_4\
    );
\add_ln102_5_reg_1105[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(18),
      I1 => mul_ln102_5_reg_1100(18),
      O => \add_ln102_5_reg_1105[19]_i_3_n_4\
    );
\add_ln102_5_reg_1105[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(17),
      I1 => mul_ln102_5_reg_1100(17),
      O => \add_ln102_5_reg_1105[19]_i_4_n_4\
    );
\add_ln102_5_reg_1105[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(16),
      I1 => mul_ln102_5_reg_1100(16),
      O => \add_ln102_5_reg_1105[19]_i_5_n_4\
    );
\add_ln102_5_reg_1105[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(23),
      I1 => mul_ln102_5_reg_1100(23),
      O => \add_ln102_5_reg_1105[23]_i_2_n_4\
    );
\add_ln102_5_reg_1105[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(22),
      I1 => mul_ln102_5_reg_1100(22),
      O => \add_ln102_5_reg_1105[23]_i_3_n_4\
    );
\add_ln102_5_reg_1105[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(21),
      I1 => mul_ln102_5_reg_1100(21),
      O => \add_ln102_5_reg_1105[23]_i_4_n_4\
    );
\add_ln102_5_reg_1105[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(20),
      I1 => mul_ln102_5_reg_1100(20),
      O => \add_ln102_5_reg_1105[23]_i_5_n_4\
    );
\add_ln102_5_reg_1105[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(27),
      I1 => mul_ln102_5_reg_1100(27),
      O => \add_ln102_5_reg_1105[27]_i_2_n_4\
    );
\add_ln102_5_reg_1105[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(26),
      I1 => mul_ln102_5_reg_1100(26),
      O => \add_ln102_5_reg_1105[27]_i_3_n_4\
    );
\add_ln102_5_reg_1105[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(25),
      I1 => mul_ln102_5_reg_1100(25),
      O => \add_ln102_5_reg_1105[27]_i_4_n_4\
    );
\add_ln102_5_reg_1105[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(24),
      I1 => mul_ln102_5_reg_1100(24),
      O => \add_ln102_5_reg_1105[27]_i_5_n_4\
    );
\add_ln102_5_reg_1105[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage33,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => add_ln102_5_reg_11050
    );
\add_ln102_5_reg_1105[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln102_5_reg_1100(31),
      I1 => add_ln102_4_reg_1085(31),
      O => \add_ln102_5_reg_1105[31]_i_3_n_4\
    );
\add_ln102_5_reg_1105[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(30),
      I1 => mul_ln102_5_reg_1100(30),
      O => \add_ln102_5_reg_1105[31]_i_4_n_4\
    );
\add_ln102_5_reg_1105[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(29),
      I1 => mul_ln102_5_reg_1100(29),
      O => \add_ln102_5_reg_1105[31]_i_5_n_4\
    );
\add_ln102_5_reg_1105[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(28),
      I1 => mul_ln102_5_reg_1100(28),
      O => \add_ln102_5_reg_1105[31]_i_6_n_4\
    );
\add_ln102_5_reg_1105[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(3),
      I1 => mul_ln102_5_reg_1100(3),
      O => \add_ln102_5_reg_1105[3]_i_2_n_4\
    );
\add_ln102_5_reg_1105[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(2),
      I1 => mul_ln102_5_reg_1100(2),
      O => \add_ln102_5_reg_1105[3]_i_3_n_4\
    );
\add_ln102_5_reg_1105[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(1),
      I1 => mul_ln102_5_reg_1100(1),
      O => \add_ln102_5_reg_1105[3]_i_4_n_4\
    );
\add_ln102_5_reg_1105[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(0),
      I1 => mul_ln102_5_reg_1100(0),
      O => \add_ln102_5_reg_1105[3]_i_5_n_4\
    );
\add_ln102_5_reg_1105[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(7),
      I1 => mul_ln102_5_reg_1100(7),
      O => \add_ln102_5_reg_1105[7]_i_2_n_4\
    );
\add_ln102_5_reg_1105[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(6),
      I1 => mul_ln102_5_reg_1100(6),
      O => \add_ln102_5_reg_1105[7]_i_3_n_4\
    );
\add_ln102_5_reg_1105[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(5),
      I1 => mul_ln102_5_reg_1100(5),
      O => \add_ln102_5_reg_1105[7]_i_4_n_4\
    );
\add_ln102_5_reg_1105[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_4_reg_1085(4),
      I1 => mul_ln102_5_reg_1100(4),
      O => \add_ln102_5_reg_1105[7]_i_5_n_4\
    );
\add_ln102_5_reg_1105_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[3]_i_1_n_11\,
      Q => add_ln102_5_reg_1105(0),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[11]_i_1_n_9\,
      Q => add_ln102_5_reg_1105(10),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[11]_i_1_n_8\,
      Q => add_ln102_5_reg_1105(11),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_5_reg_1105_reg[7]_i_1_n_4\,
      CO(3) => \add_ln102_5_reg_1105_reg[11]_i_1_n_4\,
      CO(2) => \add_ln102_5_reg_1105_reg[11]_i_1_n_5\,
      CO(1) => \add_ln102_5_reg_1105_reg[11]_i_1_n_6\,
      CO(0) => \add_ln102_5_reg_1105_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_4_reg_1085(11 downto 8),
      O(3) => \add_ln102_5_reg_1105_reg[11]_i_1_n_8\,
      O(2) => \add_ln102_5_reg_1105_reg[11]_i_1_n_9\,
      O(1) => \add_ln102_5_reg_1105_reg[11]_i_1_n_10\,
      O(0) => \add_ln102_5_reg_1105_reg[11]_i_1_n_11\,
      S(3) => \add_ln102_5_reg_1105[11]_i_2_n_4\,
      S(2) => \add_ln102_5_reg_1105[11]_i_3_n_4\,
      S(1) => \add_ln102_5_reg_1105[11]_i_4_n_4\,
      S(0) => \add_ln102_5_reg_1105[11]_i_5_n_4\
    );
\add_ln102_5_reg_1105_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[15]_i_1_n_11\,
      Q => add_ln102_5_reg_1105(12),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[15]_i_1_n_10\,
      Q => add_ln102_5_reg_1105(13),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[15]_i_1_n_9\,
      Q => add_ln102_5_reg_1105(14),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[15]_i_1_n_8\,
      Q => add_ln102_5_reg_1105(15),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_5_reg_1105_reg[11]_i_1_n_4\,
      CO(3) => \add_ln102_5_reg_1105_reg[15]_i_1_n_4\,
      CO(2) => \add_ln102_5_reg_1105_reg[15]_i_1_n_5\,
      CO(1) => \add_ln102_5_reg_1105_reg[15]_i_1_n_6\,
      CO(0) => \add_ln102_5_reg_1105_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_4_reg_1085(15 downto 12),
      O(3) => \add_ln102_5_reg_1105_reg[15]_i_1_n_8\,
      O(2) => \add_ln102_5_reg_1105_reg[15]_i_1_n_9\,
      O(1) => \add_ln102_5_reg_1105_reg[15]_i_1_n_10\,
      O(0) => \add_ln102_5_reg_1105_reg[15]_i_1_n_11\,
      S(3) => \add_ln102_5_reg_1105[15]_i_2_n_4\,
      S(2) => \add_ln102_5_reg_1105[15]_i_3_n_4\,
      S(1) => \add_ln102_5_reg_1105[15]_i_4_n_4\,
      S(0) => \add_ln102_5_reg_1105[15]_i_5_n_4\
    );
\add_ln102_5_reg_1105_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[19]_i_1_n_11\,
      Q => add_ln102_5_reg_1105(16),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[19]_i_1_n_10\,
      Q => add_ln102_5_reg_1105(17),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[19]_i_1_n_9\,
      Q => add_ln102_5_reg_1105(18),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[19]_i_1_n_8\,
      Q => add_ln102_5_reg_1105(19),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_5_reg_1105_reg[15]_i_1_n_4\,
      CO(3) => \add_ln102_5_reg_1105_reg[19]_i_1_n_4\,
      CO(2) => \add_ln102_5_reg_1105_reg[19]_i_1_n_5\,
      CO(1) => \add_ln102_5_reg_1105_reg[19]_i_1_n_6\,
      CO(0) => \add_ln102_5_reg_1105_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_4_reg_1085(19 downto 16),
      O(3) => \add_ln102_5_reg_1105_reg[19]_i_1_n_8\,
      O(2) => \add_ln102_5_reg_1105_reg[19]_i_1_n_9\,
      O(1) => \add_ln102_5_reg_1105_reg[19]_i_1_n_10\,
      O(0) => \add_ln102_5_reg_1105_reg[19]_i_1_n_11\,
      S(3) => \add_ln102_5_reg_1105[19]_i_2_n_4\,
      S(2) => \add_ln102_5_reg_1105[19]_i_3_n_4\,
      S(1) => \add_ln102_5_reg_1105[19]_i_4_n_4\,
      S(0) => \add_ln102_5_reg_1105[19]_i_5_n_4\
    );
\add_ln102_5_reg_1105_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[3]_i_1_n_10\,
      Q => add_ln102_5_reg_1105(1),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[23]_i_1_n_11\,
      Q => add_ln102_5_reg_1105(20),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[23]_i_1_n_10\,
      Q => add_ln102_5_reg_1105(21),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[23]_i_1_n_9\,
      Q => add_ln102_5_reg_1105(22),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[23]_i_1_n_8\,
      Q => add_ln102_5_reg_1105(23),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_5_reg_1105_reg[19]_i_1_n_4\,
      CO(3) => \add_ln102_5_reg_1105_reg[23]_i_1_n_4\,
      CO(2) => \add_ln102_5_reg_1105_reg[23]_i_1_n_5\,
      CO(1) => \add_ln102_5_reg_1105_reg[23]_i_1_n_6\,
      CO(0) => \add_ln102_5_reg_1105_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_4_reg_1085(23 downto 20),
      O(3) => \add_ln102_5_reg_1105_reg[23]_i_1_n_8\,
      O(2) => \add_ln102_5_reg_1105_reg[23]_i_1_n_9\,
      O(1) => \add_ln102_5_reg_1105_reg[23]_i_1_n_10\,
      O(0) => \add_ln102_5_reg_1105_reg[23]_i_1_n_11\,
      S(3) => \add_ln102_5_reg_1105[23]_i_2_n_4\,
      S(2) => \add_ln102_5_reg_1105[23]_i_3_n_4\,
      S(1) => \add_ln102_5_reg_1105[23]_i_4_n_4\,
      S(0) => \add_ln102_5_reg_1105[23]_i_5_n_4\
    );
\add_ln102_5_reg_1105_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[27]_i_1_n_11\,
      Q => add_ln102_5_reg_1105(24),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[27]_i_1_n_10\,
      Q => add_ln102_5_reg_1105(25),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[27]_i_1_n_9\,
      Q => add_ln102_5_reg_1105(26),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[27]_i_1_n_8\,
      Q => add_ln102_5_reg_1105(27),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_5_reg_1105_reg[23]_i_1_n_4\,
      CO(3) => \add_ln102_5_reg_1105_reg[27]_i_1_n_4\,
      CO(2) => \add_ln102_5_reg_1105_reg[27]_i_1_n_5\,
      CO(1) => \add_ln102_5_reg_1105_reg[27]_i_1_n_6\,
      CO(0) => \add_ln102_5_reg_1105_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_4_reg_1085(27 downto 24),
      O(3) => \add_ln102_5_reg_1105_reg[27]_i_1_n_8\,
      O(2) => \add_ln102_5_reg_1105_reg[27]_i_1_n_9\,
      O(1) => \add_ln102_5_reg_1105_reg[27]_i_1_n_10\,
      O(0) => \add_ln102_5_reg_1105_reg[27]_i_1_n_11\,
      S(3) => \add_ln102_5_reg_1105[27]_i_2_n_4\,
      S(2) => \add_ln102_5_reg_1105[27]_i_3_n_4\,
      S(1) => \add_ln102_5_reg_1105[27]_i_4_n_4\,
      S(0) => \add_ln102_5_reg_1105[27]_i_5_n_4\
    );
\add_ln102_5_reg_1105_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[31]_i_2_n_11\,
      Q => add_ln102_5_reg_1105(28),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[31]_i_2_n_10\,
      Q => add_ln102_5_reg_1105(29),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[3]_i_1_n_9\,
      Q => add_ln102_5_reg_1105(2),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[31]_i_2_n_9\,
      Q => add_ln102_5_reg_1105(30),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[31]_i_2_n_8\,
      Q => add_ln102_5_reg_1105(31),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_5_reg_1105_reg[27]_i_1_n_4\,
      CO(3) => \NLW_add_ln102_5_reg_1105_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln102_5_reg_1105_reg[31]_i_2_n_5\,
      CO(1) => \add_ln102_5_reg_1105_reg[31]_i_2_n_6\,
      CO(0) => \add_ln102_5_reg_1105_reg[31]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln102_4_reg_1085(30 downto 28),
      O(3) => \add_ln102_5_reg_1105_reg[31]_i_2_n_8\,
      O(2) => \add_ln102_5_reg_1105_reg[31]_i_2_n_9\,
      O(1) => \add_ln102_5_reg_1105_reg[31]_i_2_n_10\,
      O(0) => \add_ln102_5_reg_1105_reg[31]_i_2_n_11\,
      S(3) => \add_ln102_5_reg_1105[31]_i_3_n_4\,
      S(2) => \add_ln102_5_reg_1105[31]_i_4_n_4\,
      S(1) => \add_ln102_5_reg_1105[31]_i_5_n_4\,
      S(0) => \add_ln102_5_reg_1105[31]_i_6_n_4\
    );
\add_ln102_5_reg_1105_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[3]_i_1_n_8\,
      Q => add_ln102_5_reg_1105(3),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln102_5_reg_1105_reg[3]_i_1_n_4\,
      CO(2) => \add_ln102_5_reg_1105_reg[3]_i_1_n_5\,
      CO(1) => \add_ln102_5_reg_1105_reg[3]_i_1_n_6\,
      CO(0) => \add_ln102_5_reg_1105_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_4_reg_1085(3 downto 0),
      O(3) => \add_ln102_5_reg_1105_reg[3]_i_1_n_8\,
      O(2) => \add_ln102_5_reg_1105_reg[3]_i_1_n_9\,
      O(1) => \add_ln102_5_reg_1105_reg[3]_i_1_n_10\,
      O(0) => \add_ln102_5_reg_1105_reg[3]_i_1_n_11\,
      S(3) => \add_ln102_5_reg_1105[3]_i_2_n_4\,
      S(2) => \add_ln102_5_reg_1105[3]_i_3_n_4\,
      S(1) => \add_ln102_5_reg_1105[3]_i_4_n_4\,
      S(0) => \add_ln102_5_reg_1105[3]_i_5_n_4\
    );
\add_ln102_5_reg_1105_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[7]_i_1_n_11\,
      Q => add_ln102_5_reg_1105(4),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[7]_i_1_n_10\,
      Q => add_ln102_5_reg_1105(5),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[7]_i_1_n_9\,
      Q => add_ln102_5_reg_1105(6),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[7]_i_1_n_8\,
      Q => add_ln102_5_reg_1105(7),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_5_reg_1105_reg[3]_i_1_n_4\,
      CO(3) => \add_ln102_5_reg_1105_reg[7]_i_1_n_4\,
      CO(2) => \add_ln102_5_reg_1105_reg[7]_i_1_n_5\,
      CO(1) => \add_ln102_5_reg_1105_reg[7]_i_1_n_6\,
      CO(0) => \add_ln102_5_reg_1105_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_4_reg_1085(7 downto 4),
      O(3) => \add_ln102_5_reg_1105_reg[7]_i_1_n_8\,
      O(2) => \add_ln102_5_reg_1105_reg[7]_i_1_n_9\,
      O(1) => \add_ln102_5_reg_1105_reg[7]_i_1_n_10\,
      O(0) => \add_ln102_5_reg_1105_reg[7]_i_1_n_11\,
      S(3) => \add_ln102_5_reg_1105[7]_i_2_n_4\,
      S(2) => \add_ln102_5_reg_1105[7]_i_3_n_4\,
      S(1) => \add_ln102_5_reg_1105[7]_i_4_n_4\,
      S(0) => \add_ln102_5_reg_1105[7]_i_5_n_4\
    );
\add_ln102_5_reg_1105_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[11]_i_1_n_11\,
      Q => add_ln102_5_reg_1105(8),
      R => '0'
    );
\add_ln102_5_reg_1105_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_5_reg_11050,
      D => \add_ln102_5_reg_1105_reg[11]_i_1_n_10\,
      Q => add_ln102_5_reg_1105(9),
      R => '0'
    );
\add_ln102_6_reg_1125[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(11),
      I1 => mul_ln102_6_reg_1120(11),
      O => \add_ln102_6_reg_1125[11]_i_2_n_4\
    );
\add_ln102_6_reg_1125[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(10),
      I1 => mul_ln102_6_reg_1120(10),
      O => \add_ln102_6_reg_1125[11]_i_3_n_4\
    );
\add_ln102_6_reg_1125[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(9),
      I1 => mul_ln102_6_reg_1120(9),
      O => \add_ln102_6_reg_1125[11]_i_4_n_4\
    );
\add_ln102_6_reg_1125[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(8),
      I1 => mul_ln102_6_reg_1120(8),
      O => \add_ln102_6_reg_1125[11]_i_5_n_4\
    );
\add_ln102_6_reg_1125[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(15),
      I1 => mul_ln102_6_reg_1120(15),
      O => \add_ln102_6_reg_1125[15]_i_2_n_4\
    );
\add_ln102_6_reg_1125[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(14),
      I1 => mul_ln102_6_reg_1120(14),
      O => \add_ln102_6_reg_1125[15]_i_3_n_4\
    );
\add_ln102_6_reg_1125[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(13),
      I1 => mul_ln102_6_reg_1120(13),
      O => \add_ln102_6_reg_1125[15]_i_4_n_4\
    );
\add_ln102_6_reg_1125[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(12),
      I1 => mul_ln102_6_reg_1120(12),
      O => \add_ln102_6_reg_1125[15]_i_5_n_4\
    );
\add_ln102_6_reg_1125[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(19),
      I1 => mul_ln102_6_reg_1120(19),
      O => \add_ln102_6_reg_1125[19]_i_2_n_4\
    );
\add_ln102_6_reg_1125[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(18),
      I1 => mul_ln102_6_reg_1120(18),
      O => \add_ln102_6_reg_1125[19]_i_3_n_4\
    );
\add_ln102_6_reg_1125[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(17),
      I1 => mul_ln102_6_reg_1120(17),
      O => \add_ln102_6_reg_1125[19]_i_4_n_4\
    );
\add_ln102_6_reg_1125[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(16),
      I1 => mul_ln102_6_reg_1120(16),
      O => \add_ln102_6_reg_1125[19]_i_5_n_4\
    );
\add_ln102_6_reg_1125[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(23),
      I1 => mul_ln102_6_reg_1120(23),
      O => \add_ln102_6_reg_1125[23]_i_2_n_4\
    );
\add_ln102_6_reg_1125[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(22),
      I1 => mul_ln102_6_reg_1120(22),
      O => \add_ln102_6_reg_1125[23]_i_3_n_4\
    );
\add_ln102_6_reg_1125[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(21),
      I1 => mul_ln102_6_reg_1120(21),
      O => \add_ln102_6_reg_1125[23]_i_4_n_4\
    );
\add_ln102_6_reg_1125[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(20),
      I1 => mul_ln102_6_reg_1120(20),
      O => \add_ln102_6_reg_1125[23]_i_5_n_4\
    );
\add_ln102_6_reg_1125[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(27),
      I1 => mul_ln102_6_reg_1120(27),
      O => \add_ln102_6_reg_1125[27]_i_2_n_4\
    );
\add_ln102_6_reg_1125[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(26),
      I1 => mul_ln102_6_reg_1120(26),
      O => \add_ln102_6_reg_1125[27]_i_3_n_4\
    );
\add_ln102_6_reg_1125[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(25),
      I1 => mul_ln102_6_reg_1120(25),
      O => \add_ln102_6_reg_1125[27]_i_4_n_4\
    );
\add_ln102_6_reg_1125[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(24),
      I1 => mul_ln102_6_reg_1120(24),
      O => \add_ln102_6_reg_1125[27]_i_5_n_4\
    );
\add_ln102_6_reg_1125[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage38,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => add_ln102_6_reg_11250
    );
\add_ln102_6_reg_1125[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln102_6_reg_1120(31),
      I1 => add_ln102_5_reg_1105(31),
      O => \add_ln102_6_reg_1125[31]_i_3_n_4\
    );
\add_ln102_6_reg_1125[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(30),
      I1 => mul_ln102_6_reg_1120(30),
      O => \add_ln102_6_reg_1125[31]_i_4_n_4\
    );
\add_ln102_6_reg_1125[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(29),
      I1 => mul_ln102_6_reg_1120(29),
      O => \add_ln102_6_reg_1125[31]_i_5_n_4\
    );
\add_ln102_6_reg_1125[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(28),
      I1 => mul_ln102_6_reg_1120(28),
      O => \add_ln102_6_reg_1125[31]_i_6_n_4\
    );
\add_ln102_6_reg_1125[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(3),
      I1 => mul_ln102_6_reg_1120(3),
      O => \add_ln102_6_reg_1125[3]_i_2_n_4\
    );
\add_ln102_6_reg_1125[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(2),
      I1 => mul_ln102_6_reg_1120(2),
      O => \add_ln102_6_reg_1125[3]_i_3_n_4\
    );
\add_ln102_6_reg_1125[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(1),
      I1 => mul_ln102_6_reg_1120(1),
      O => \add_ln102_6_reg_1125[3]_i_4_n_4\
    );
\add_ln102_6_reg_1125[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(0),
      I1 => mul_ln102_6_reg_1120(0),
      O => \add_ln102_6_reg_1125[3]_i_5_n_4\
    );
\add_ln102_6_reg_1125[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(7),
      I1 => mul_ln102_6_reg_1120(7),
      O => \add_ln102_6_reg_1125[7]_i_2_n_4\
    );
\add_ln102_6_reg_1125[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(6),
      I1 => mul_ln102_6_reg_1120(6),
      O => \add_ln102_6_reg_1125[7]_i_3_n_4\
    );
\add_ln102_6_reg_1125[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(5),
      I1 => mul_ln102_6_reg_1120(5),
      O => \add_ln102_6_reg_1125[7]_i_4_n_4\
    );
\add_ln102_6_reg_1125[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_5_reg_1105(4),
      I1 => mul_ln102_6_reg_1120(4),
      O => \add_ln102_6_reg_1125[7]_i_5_n_4\
    );
\add_ln102_6_reg_1125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[3]_i_1_n_11\,
      Q => add_ln102_6_reg_1125(0),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[11]_i_1_n_9\,
      Q => add_ln102_6_reg_1125(10),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[11]_i_1_n_8\,
      Q => add_ln102_6_reg_1125(11),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_6_reg_1125_reg[7]_i_1_n_4\,
      CO(3) => \add_ln102_6_reg_1125_reg[11]_i_1_n_4\,
      CO(2) => \add_ln102_6_reg_1125_reg[11]_i_1_n_5\,
      CO(1) => \add_ln102_6_reg_1125_reg[11]_i_1_n_6\,
      CO(0) => \add_ln102_6_reg_1125_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_5_reg_1105(11 downto 8),
      O(3) => \add_ln102_6_reg_1125_reg[11]_i_1_n_8\,
      O(2) => \add_ln102_6_reg_1125_reg[11]_i_1_n_9\,
      O(1) => \add_ln102_6_reg_1125_reg[11]_i_1_n_10\,
      O(0) => \add_ln102_6_reg_1125_reg[11]_i_1_n_11\,
      S(3) => \add_ln102_6_reg_1125[11]_i_2_n_4\,
      S(2) => \add_ln102_6_reg_1125[11]_i_3_n_4\,
      S(1) => \add_ln102_6_reg_1125[11]_i_4_n_4\,
      S(0) => \add_ln102_6_reg_1125[11]_i_5_n_4\
    );
\add_ln102_6_reg_1125_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[15]_i_1_n_11\,
      Q => add_ln102_6_reg_1125(12),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[15]_i_1_n_10\,
      Q => add_ln102_6_reg_1125(13),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[15]_i_1_n_9\,
      Q => add_ln102_6_reg_1125(14),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[15]_i_1_n_8\,
      Q => add_ln102_6_reg_1125(15),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_6_reg_1125_reg[11]_i_1_n_4\,
      CO(3) => \add_ln102_6_reg_1125_reg[15]_i_1_n_4\,
      CO(2) => \add_ln102_6_reg_1125_reg[15]_i_1_n_5\,
      CO(1) => \add_ln102_6_reg_1125_reg[15]_i_1_n_6\,
      CO(0) => \add_ln102_6_reg_1125_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_5_reg_1105(15 downto 12),
      O(3) => \add_ln102_6_reg_1125_reg[15]_i_1_n_8\,
      O(2) => \add_ln102_6_reg_1125_reg[15]_i_1_n_9\,
      O(1) => \add_ln102_6_reg_1125_reg[15]_i_1_n_10\,
      O(0) => \add_ln102_6_reg_1125_reg[15]_i_1_n_11\,
      S(3) => \add_ln102_6_reg_1125[15]_i_2_n_4\,
      S(2) => \add_ln102_6_reg_1125[15]_i_3_n_4\,
      S(1) => \add_ln102_6_reg_1125[15]_i_4_n_4\,
      S(0) => \add_ln102_6_reg_1125[15]_i_5_n_4\
    );
\add_ln102_6_reg_1125_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[19]_i_1_n_11\,
      Q => add_ln102_6_reg_1125(16),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[19]_i_1_n_10\,
      Q => add_ln102_6_reg_1125(17),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[19]_i_1_n_9\,
      Q => add_ln102_6_reg_1125(18),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[19]_i_1_n_8\,
      Q => add_ln102_6_reg_1125(19),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_6_reg_1125_reg[15]_i_1_n_4\,
      CO(3) => \add_ln102_6_reg_1125_reg[19]_i_1_n_4\,
      CO(2) => \add_ln102_6_reg_1125_reg[19]_i_1_n_5\,
      CO(1) => \add_ln102_6_reg_1125_reg[19]_i_1_n_6\,
      CO(0) => \add_ln102_6_reg_1125_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_5_reg_1105(19 downto 16),
      O(3) => \add_ln102_6_reg_1125_reg[19]_i_1_n_8\,
      O(2) => \add_ln102_6_reg_1125_reg[19]_i_1_n_9\,
      O(1) => \add_ln102_6_reg_1125_reg[19]_i_1_n_10\,
      O(0) => \add_ln102_6_reg_1125_reg[19]_i_1_n_11\,
      S(3) => \add_ln102_6_reg_1125[19]_i_2_n_4\,
      S(2) => \add_ln102_6_reg_1125[19]_i_3_n_4\,
      S(1) => \add_ln102_6_reg_1125[19]_i_4_n_4\,
      S(0) => \add_ln102_6_reg_1125[19]_i_5_n_4\
    );
\add_ln102_6_reg_1125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[3]_i_1_n_10\,
      Q => add_ln102_6_reg_1125(1),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[23]_i_1_n_11\,
      Q => add_ln102_6_reg_1125(20),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[23]_i_1_n_10\,
      Q => add_ln102_6_reg_1125(21),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[23]_i_1_n_9\,
      Q => add_ln102_6_reg_1125(22),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[23]_i_1_n_8\,
      Q => add_ln102_6_reg_1125(23),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_6_reg_1125_reg[19]_i_1_n_4\,
      CO(3) => \add_ln102_6_reg_1125_reg[23]_i_1_n_4\,
      CO(2) => \add_ln102_6_reg_1125_reg[23]_i_1_n_5\,
      CO(1) => \add_ln102_6_reg_1125_reg[23]_i_1_n_6\,
      CO(0) => \add_ln102_6_reg_1125_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_5_reg_1105(23 downto 20),
      O(3) => \add_ln102_6_reg_1125_reg[23]_i_1_n_8\,
      O(2) => \add_ln102_6_reg_1125_reg[23]_i_1_n_9\,
      O(1) => \add_ln102_6_reg_1125_reg[23]_i_1_n_10\,
      O(0) => \add_ln102_6_reg_1125_reg[23]_i_1_n_11\,
      S(3) => \add_ln102_6_reg_1125[23]_i_2_n_4\,
      S(2) => \add_ln102_6_reg_1125[23]_i_3_n_4\,
      S(1) => \add_ln102_6_reg_1125[23]_i_4_n_4\,
      S(0) => \add_ln102_6_reg_1125[23]_i_5_n_4\
    );
\add_ln102_6_reg_1125_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[27]_i_1_n_11\,
      Q => add_ln102_6_reg_1125(24),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[27]_i_1_n_10\,
      Q => add_ln102_6_reg_1125(25),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[27]_i_1_n_9\,
      Q => add_ln102_6_reg_1125(26),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[27]_i_1_n_8\,
      Q => add_ln102_6_reg_1125(27),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_6_reg_1125_reg[23]_i_1_n_4\,
      CO(3) => \add_ln102_6_reg_1125_reg[27]_i_1_n_4\,
      CO(2) => \add_ln102_6_reg_1125_reg[27]_i_1_n_5\,
      CO(1) => \add_ln102_6_reg_1125_reg[27]_i_1_n_6\,
      CO(0) => \add_ln102_6_reg_1125_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_5_reg_1105(27 downto 24),
      O(3) => \add_ln102_6_reg_1125_reg[27]_i_1_n_8\,
      O(2) => \add_ln102_6_reg_1125_reg[27]_i_1_n_9\,
      O(1) => \add_ln102_6_reg_1125_reg[27]_i_1_n_10\,
      O(0) => \add_ln102_6_reg_1125_reg[27]_i_1_n_11\,
      S(3) => \add_ln102_6_reg_1125[27]_i_2_n_4\,
      S(2) => \add_ln102_6_reg_1125[27]_i_3_n_4\,
      S(1) => \add_ln102_6_reg_1125[27]_i_4_n_4\,
      S(0) => \add_ln102_6_reg_1125[27]_i_5_n_4\
    );
\add_ln102_6_reg_1125_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[31]_i_2_n_11\,
      Q => add_ln102_6_reg_1125(28),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[31]_i_2_n_10\,
      Q => add_ln102_6_reg_1125(29),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[3]_i_1_n_9\,
      Q => add_ln102_6_reg_1125(2),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[31]_i_2_n_9\,
      Q => add_ln102_6_reg_1125(30),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[31]_i_2_n_8\,
      Q => add_ln102_6_reg_1125(31),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_6_reg_1125_reg[27]_i_1_n_4\,
      CO(3) => \NLW_add_ln102_6_reg_1125_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln102_6_reg_1125_reg[31]_i_2_n_5\,
      CO(1) => \add_ln102_6_reg_1125_reg[31]_i_2_n_6\,
      CO(0) => \add_ln102_6_reg_1125_reg[31]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln102_5_reg_1105(30 downto 28),
      O(3) => \add_ln102_6_reg_1125_reg[31]_i_2_n_8\,
      O(2) => \add_ln102_6_reg_1125_reg[31]_i_2_n_9\,
      O(1) => \add_ln102_6_reg_1125_reg[31]_i_2_n_10\,
      O(0) => \add_ln102_6_reg_1125_reg[31]_i_2_n_11\,
      S(3) => \add_ln102_6_reg_1125[31]_i_3_n_4\,
      S(2) => \add_ln102_6_reg_1125[31]_i_4_n_4\,
      S(1) => \add_ln102_6_reg_1125[31]_i_5_n_4\,
      S(0) => \add_ln102_6_reg_1125[31]_i_6_n_4\
    );
\add_ln102_6_reg_1125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[3]_i_1_n_8\,
      Q => add_ln102_6_reg_1125(3),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln102_6_reg_1125_reg[3]_i_1_n_4\,
      CO(2) => \add_ln102_6_reg_1125_reg[3]_i_1_n_5\,
      CO(1) => \add_ln102_6_reg_1125_reg[3]_i_1_n_6\,
      CO(0) => \add_ln102_6_reg_1125_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_5_reg_1105(3 downto 0),
      O(3) => \add_ln102_6_reg_1125_reg[3]_i_1_n_8\,
      O(2) => \add_ln102_6_reg_1125_reg[3]_i_1_n_9\,
      O(1) => \add_ln102_6_reg_1125_reg[3]_i_1_n_10\,
      O(0) => \add_ln102_6_reg_1125_reg[3]_i_1_n_11\,
      S(3) => \add_ln102_6_reg_1125[3]_i_2_n_4\,
      S(2) => \add_ln102_6_reg_1125[3]_i_3_n_4\,
      S(1) => \add_ln102_6_reg_1125[3]_i_4_n_4\,
      S(0) => \add_ln102_6_reg_1125[3]_i_5_n_4\
    );
\add_ln102_6_reg_1125_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[7]_i_1_n_11\,
      Q => add_ln102_6_reg_1125(4),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[7]_i_1_n_10\,
      Q => add_ln102_6_reg_1125(5),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[7]_i_1_n_9\,
      Q => add_ln102_6_reg_1125(6),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[7]_i_1_n_8\,
      Q => add_ln102_6_reg_1125(7),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_6_reg_1125_reg[3]_i_1_n_4\,
      CO(3) => \add_ln102_6_reg_1125_reg[7]_i_1_n_4\,
      CO(2) => \add_ln102_6_reg_1125_reg[7]_i_1_n_5\,
      CO(1) => \add_ln102_6_reg_1125_reg[7]_i_1_n_6\,
      CO(0) => \add_ln102_6_reg_1125_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_5_reg_1105(7 downto 4),
      O(3) => \add_ln102_6_reg_1125_reg[7]_i_1_n_8\,
      O(2) => \add_ln102_6_reg_1125_reg[7]_i_1_n_9\,
      O(1) => \add_ln102_6_reg_1125_reg[7]_i_1_n_10\,
      O(0) => \add_ln102_6_reg_1125_reg[7]_i_1_n_11\,
      S(3) => \add_ln102_6_reg_1125[7]_i_2_n_4\,
      S(2) => \add_ln102_6_reg_1125[7]_i_3_n_4\,
      S(1) => \add_ln102_6_reg_1125[7]_i_4_n_4\,
      S(0) => \add_ln102_6_reg_1125[7]_i_5_n_4\
    );
\add_ln102_6_reg_1125_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[11]_i_1_n_11\,
      Q => add_ln102_6_reg_1125(8),
      R => '0'
    );
\add_ln102_6_reg_1125_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_6_reg_11250,
      D => \add_ln102_6_reg_1125_reg[11]_i_1_n_10\,
      Q => add_ln102_6_reg_1125(9),
      R => '0'
    );
\add_ln102_reg_990[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(11),
      I1 => mul_ln102_reg_975(11),
      O => \add_ln102_reg_990[11]_i_2_n_4\
    );
\add_ln102_reg_990[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(10),
      I1 => mul_ln102_reg_975(10),
      O => \add_ln102_reg_990[11]_i_3_n_4\
    );
\add_ln102_reg_990[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(9),
      I1 => mul_ln102_reg_975(9),
      O => \add_ln102_reg_990[11]_i_4_n_4\
    );
\add_ln102_reg_990[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(8),
      I1 => mul_ln102_reg_975(8),
      O => \add_ln102_reg_990[11]_i_5_n_4\
    );
\add_ln102_reg_990[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(15),
      I1 => mul_ln102_reg_975(15),
      O => \add_ln102_reg_990[15]_i_2_n_4\
    );
\add_ln102_reg_990[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(14),
      I1 => mul_ln102_reg_975(14),
      O => \add_ln102_reg_990[15]_i_3_n_4\
    );
\add_ln102_reg_990[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(13),
      I1 => mul_ln102_reg_975(13),
      O => \add_ln102_reg_990[15]_i_4_n_4\
    );
\add_ln102_reg_990[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(12),
      I1 => mul_ln102_reg_975(12),
      O => \add_ln102_reg_990[15]_i_5_n_4\
    );
\add_ln102_reg_990[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(19),
      I1 => mul_ln102_reg_975(19),
      O => \add_ln102_reg_990[19]_i_2_n_4\
    );
\add_ln102_reg_990[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(18),
      I1 => mul_ln102_reg_975(18),
      O => \add_ln102_reg_990[19]_i_3_n_4\
    );
\add_ln102_reg_990[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(17),
      I1 => mul_ln102_reg_975(17),
      O => \add_ln102_reg_990[19]_i_4_n_4\
    );
\add_ln102_reg_990[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(16),
      I1 => mul_ln102_reg_975(16),
      O => \add_ln102_reg_990[19]_i_5_n_4\
    );
\add_ln102_reg_990[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(23),
      I1 => mul_ln102_reg_975(23),
      O => \add_ln102_reg_990[23]_i_2_n_4\
    );
\add_ln102_reg_990[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(22),
      I1 => mul_ln102_reg_975(22),
      O => \add_ln102_reg_990[23]_i_3_n_4\
    );
\add_ln102_reg_990[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(21),
      I1 => mul_ln102_reg_975(21),
      O => \add_ln102_reg_990[23]_i_4_n_4\
    );
\add_ln102_reg_990[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(20),
      I1 => mul_ln102_reg_975(20),
      O => \add_ln102_reg_990[23]_i_5_n_4\
    );
\add_ln102_reg_990[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(27),
      I1 => mul_ln102_reg_975(27),
      O => \add_ln102_reg_990[27]_i_2_n_4\
    );
\add_ln102_reg_990[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(26),
      I1 => mul_ln102_reg_975(26),
      O => \add_ln102_reg_990[27]_i_3_n_4\
    );
\add_ln102_reg_990[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(25),
      I1 => mul_ln102_reg_975(25),
      O => \add_ln102_reg_990[27]_i_4_n_4\
    );
\add_ln102_reg_990[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(24),
      I1 => mul_ln102_reg_975(24),
      O => \add_ln102_reg_990[27]_i_5_n_4\
    );
\add_ln102_reg_990[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage8,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => add_ln102_reg_9900
    );
\add_ln102_reg_990[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln102_reg_975(31),
      I1 => add_ln100_1_reg_919(31),
      O => \add_ln102_reg_990[31]_i_3_n_4\
    );
\add_ln102_reg_990[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(30),
      I1 => mul_ln102_reg_975(30),
      O => \add_ln102_reg_990[31]_i_4_n_4\
    );
\add_ln102_reg_990[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(29),
      I1 => mul_ln102_reg_975(29),
      O => \add_ln102_reg_990[31]_i_5_n_4\
    );
\add_ln102_reg_990[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(28),
      I1 => mul_ln102_reg_975(28),
      O => \add_ln102_reg_990[31]_i_6_n_4\
    );
\add_ln102_reg_990[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(3),
      I1 => mul_ln102_reg_975(3),
      O => \add_ln102_reg_990[3]_i_2_n_4\
    );
\add_ln102_reg_990[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(2),
      I1 => mul_ln102_reg_975(2),
      O => \add_ln102_reg_990[3]_i_3_n_4\
    );
\add_ln102_reg_990[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(1),
      I1 => mul_ln102_reg_975(1),
      O => \add_ln102_reg_990[3]_i_4_n_4\
    );
\add_ln102_reg_990[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(0),
      I1 => mul_ln102_reg_975(0),
      O => \add_ln102_reg_990[3]_i_5_n_4\
    );
\add_ln102_reg_990[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(7),
      I1 => mul_ln102_reg_975(7),
      O => \add_ln102_reg_990[7]_i_2_n_4\
    );
\add_ln102_reg_990[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(6),
      I1 => mul_ln102_reg_975(6),
      O => \add_ln102_reg_990[7]_i_3_n_4\
    );
\add_ln102_reg_990[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(5),
      I1 => mul_ln102_reg_975(5),
      O => \add_ln102_reg_990[7]_i_4_n_4\
    );
\add_ln102_reg_990[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln100_1_reg_919(4),
      I1 => mul_ln102_reg_975(4),
      O => \add_ln102_reg_990[7]_i_5_n_4\
    );
\add_ln102_reg_990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(0),
      Q => add_ln102_reg_990(0),
      R => '0'
    );
\add_ln102_reg_990_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(10),
      Q => add_ln102_reg_990(10),
      R => '0'
    );
\add_ln102_reg_990_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(11),
      Q => add_ln102_reg_990(11),
      R => '0'
    );
\add_ln102_reg_990_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_reg_990_reg[7]_i_1_n_4\,
      CO(3) => \add_ln102_reg_990_reg[11]_i_1_n_4\,
      CO(2) => \add_ln102_reg_990_reg[11]_i_1_n_5\,
      CO(1) => \add_ln102_reg_990_reg[11]_i_1_n_6\,
      CO(0) => \add_ln102_reg_990_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln100_1_reg_919(11 downto 8),
      O(3 downto 0) => data7(11 downto 8),
      S(3) => \add_ln102_reg_990[11]_i_2_n_4\,
      S(2) => \add_ln102_reg_990[11]_i_3_n_4\,
      S(1) => \add_ln102_reg_990[11]_i_4_n_4\,
      S(0) => \add_ln102_reg_990[11]_i_5_n_4\
    );
\add_ln102_reg_990_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(12),
      Q => add_ln102_reg_990(12),
      R => '0'
    );
\add_ln102_reg_990_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(13),
      Q => add_ln102_reg_990(13),
      R => '0'
    );
\add_ln102_reg_990_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(14),
      Q => add_ln102_reg_990(14),
      R => '0'
    );
\add_ln102_reg_990_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(15),
      Q => add_ln102_reg_990(15),
      R => '0'
    );
\add_ln102_reg_990_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_reg_990_reg[11]_i_1_n_4\,
      CO(3) => \add_ln102_reg_990_reg[15]_i_1_n_4\,
      CO(2) => \add_ln102_reg_990_reg[15]_i_1_n_5\,
      CO(1) => \add_ln102_reg_990_reg[15]_i_1_n_6\,
      CO(0) => \add_ln102_reg_990_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln100_1_reg_919(15 downto 12),
      O(3 downto 0) => data7(15 downto 12),
      S(3) => \add_ln102_reg_990[15]_i_2_n_4\,
      S(2) => \add_ln102_reg_990[15]_i_3_n_4\,
      S(1) => \add_ln102_reg_990[15]_i_4_n_4\,
      S(0) => \add_ln102_reg_990[15]_i_5_n_4\
    );
\add_ln102_reg_990_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(16),
      Q => add_ln102_reg_990(16),
      R => '0'
    );
\add_ln102_reg_990_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(17),
      Q => add_ln102_reg_990(17),
      R => '0'
    );
\add_ln102_reg_990_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(18),
      Q => add_ln102_reg_990(18),
      R => '0'
    );
\add_ln102_reg_990_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(19),
      Q => add_ln102_reg_990(19),
      R => '0'
    );
\add_ln102_reg_990_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_reg_990_reg[15]_i_1_n_4\,
      CO(3) => \add_ln102_reg_990_reg[19]_i_1_n_4\,
      CO(2) => \add_ln102_reg_990_reg[19]_i_1_n_5\,
      CO(1) => \add_ln102_reg_990_reg[19]_i_1_n_6\,
      CO(0) => \add_ln102_reg_990_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln100_1_reg_919(19 downto 16),
      O(3 downto 0) => data7(19 downto 16),
      S(3) => \add_ln102_reg_990[19]_i_2_n_4\,
      S(2) => \add_ln102_reg_990[19]_i_3_n_4\,
      S(1) => \add_ln102_reg_990[19]_i_4_n_4\,
      S(0) => \add_ln102_reg_990[19]_i_5_n_4\
    );
\add_ln102_reg_990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(1),
      Q => add_ln102_reg_990(1),
      R => '0'
    );
\add_ln102_reg_990_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(20),
      Q => add_ln102_reg_990(20),
      R => '0'
    );
\add_ln102_reg_990_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(21),
      Q => add_ln102_reg_990(21),
      R => '0'
    );
\add_ln102_reg_990_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(22),
      Q => add_ln102_reg_990(22),
      R => '0'
    );
\add_ln102_reg_990_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(23),
      Q => add_ln102_reg_990(23),
      R => '0'
    );
\add_ln102_reg_990_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_reg_990_reg[19]_i_1_n_4\,
      CO(3) => \add_ln102_reg_990_reg[23]_i_1_n_4\,
      CO(2) => \add_ln102_reg_990_reg[23]_i_1_n_5\,
      CO(1) => \add_ln102_reg_990_reg[23]_i_1_n_6\,
      CO(0) => \add_ln102_reg_990_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln100_1_reg_919(23 downto 20),
      O(3 downto 0) => data7(23 downto 20),
      S(3) => \add_ln102_reg_990[23]_i_2_n_4\,
      S(2) => \add_ln102_reg_990[23]_i_3_n_4\,
      S(1) => \add_ln102_reg_990[23]_i_4_n_4\,
      S(0) => \add_ln102_reg_990[23]_i_5_n_4\
    );
\add_ln102_reg_990_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(24),
      Q => add_ln102_reg_990(24),
      R => '0'
    );
\add_ln102_reg_990_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(25),
      Q => add_ln102_reg_990(25),
      R => '0'
    );
\add_ln102_reg_990_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(26),
      Q => add_ln102_reg_990(26),
      R => '0'
    );
\add_ln102_reg_990_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(27),
      Q => add_ln102_reg_990(27),
      R => '0'
    );
\add_ln102_reg_990_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_reg_990_reg[23]_i_1_n_4\,
      CO(3) => \add_ln102_reg_990_reg[27]_i_1_n_4\,
      CO(2) => \add_ln102_reg_990_reg[27]_i_1_n_5\,
      CO(1) => \add_ln102_reg_990_reg[27]_i_1_n_6\,
      CO(0) => \add_ln102_reg_990_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln100_1_reg_919(27 downto 24),
      O(3 downto 0) => data7(27 downto 24),
      S(3) => \add_ln102_reg_990[27]_i_2_n_4\,
      S(2) => \add_ln102_reg_990[27]_i_3_n_4\,
      S(1) => \add_ln102_reg_990[27]_i_4_n_4\,
      S(0) => \add_ln102_reg_990[27]_i_5_n_4\
    );
\add_ln102_reg_990_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(28),
      Q => add_ln102_reg_990(28),
      R => '0'
    );
\add_ln102_reg_990_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(29),
      Q => add_ln102_reg_990(29),
      R => '0'
    );
\add_ln102_reg_990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(2),
      Q => add_ln102_reg_990(2),
      R => '0'
    );
\add_ln102_reg_990_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(30),
      Q => add_ln102_reg_990(30),
      R => '0'
    );
\add_ln102_reg_990_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(31),
      Q => add_ln102_reg_990(31),
      R => '0'
    );
\add_ln102_reg_990_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_reg_990_reg[27]_i_1_n_4\,
      CO(3) => \NLW_add_ln102_reg_990_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln102_reg_990_reg[31]_i_2_n_5\,
      CO(1) => \add_ln102_reg_990_reg[31]_i_2_n_6\,
      CO(0) => \add_ln102_reg_990_reg[31]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln100_1_reg_919(30 downto 28),
      O(3 downto 0) => data7(31 downto 28),
      S(3) => \add_ln102_reg_990[31]_i_3_n_4\,
      S(2) => \add_ln102_reg_990[31]_i_4_n_4\,
      S(1) => \add_ln102_reg_990[31]_i_5_n_4\,
      S(0) => \add_ln102_reg_990[31]_i_6_n_4\
    );
\add_ln102_reg_990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(3),
      Q => add_ln102_reg_990(3),
      R => '0'
    );
\add_ln102_reg_990_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln102_reg_990_reg[3]_i_1_n_4\,
      CO(2) => \add_ln102_reg_990_reg[3]_i_1_n_5\,
      CO(1) => \add_ln102_reg_990_reg[3]_i_1_n_6\,
      CO(0) => \add_ln102_reg_990_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln100_1_reg_919(3 downto 0),
      O(3 downto 0) => data7(3 downto 0),
      S(3) => \add_ln102_reg_990[3]_i_2_n_4\,
      S(2) => \add_ln102_reg_990[3]_i_3_n_4\,
      S(1) => \add_ln102_reg_990[3]_i_4_n_4\,
      S(0) => \add_ln102_reg_990[3]_i_5_n_4\
    );
\add_ln102_reg_990_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(4),
      Q => add_ln102_reg_990(4),
      R => '0'
    );
\add_ln102_reg_990_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(5),
      Q => add_ln102_reg_990(5),
      R => '0'
    );
\add_ln102_reg_990_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(6),
      Q => add_ln102_reg_990(6),
      R => '0'
    );
\add_ln102_reg_990_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(7),
      Q => add_ln102_reg_990(7),
      R => '0'
    );
\add_ln102_reg_990_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln102_reg_990_reg[3]_i_1_n_4\,
      CO(3) => \add_ln102_reg_990_reg[7]_i_1_n_4\,
      CO(2) => \add_ln102_reg_990_reg[7]_i_1_n_5\,
      CO(1) => \add_ln102_reg_990_reg[7]_i_1_n_6\,
      CO(0) => \add_ln102_reg_990_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln100_1_reg_919(7 downto 4),
      O(3 downto 0) => data7(7 downto 4),
      S(3) => \add_ln102_reg_990[7]_i_2_n_4\,
      S(2) => \add_ln102_reg_990[7]_i_3_n_4\,
      S(1) => \add_ln102_reg_990[7]_i_4_n_4\,
      S(0) => \add_ln102_reg_990[7]_i_5_n_4\
    );
\add_ln102_reg_990_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(8),
      Q => add_ln102_reg_990(8),
      R => '0'
    );
\add_ln102_reg_990_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln102_reg_9900,
      D => data7(9),
      Q => add_ln102_reg_990(9),
      R => '0'
    );
\add_ln98_9_reg_872_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln98_9_reg_8720,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => add_ln98_9_reg_872(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAE"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage42,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      I4 => ap_CS_fsm_pp0_stage1,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_4\,
      I1 => \ap_CS_fsm[1]_i_3_n_4\,
      I2 => ap_CS_fsm_pp0_stage24,
      I3 => ap_CS_fsm_pp0_stage29,
      I4 => \ap_CS_fsm[1]_i_4_n_4\,
      I5 => \ap_CS_fsm[1]_i_5_n_4\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[11]\,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => \ap_CS_fsm_reg_n_4_[36]\,
      I3 => ap_CS_fsm_pp0_stage28,
      O => \ap_CS_fsm[1]_i_10_n_4\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6_n_4\,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => ap_CS_fsm_pp0_stage32,
      I3 => ap_CS_fsm_pp0_stage37,
      I4 => ap_CS_fsm_pp0_stage9,
      I5 => \ap_CS_fsm[1]_i_7_n_4\,
      O => \ap_CS_fsm[1]_i_2_n_4\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage14,
      I1 => ap_CS_fsm_pp0_stage19,
      O => \ap_CS_fsm[1]_i_3_n_4\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[20]\,
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_CS_fsm_pp0_stage18,
      I3 => ap_CS_fsm_pp0_stage33,
      O => \ap_CS_fsm[1]_i_4_n_4\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => mul_32s_11s_32_2_1_U12_n_39,
      I1 => \ap_CS_fsm[1]_i_8_n_4\,
      I2 => \ap_CS_fsm_reg_n_4_[26]\,
      I3 => ap_CS_fsm_pp0_stage38,
      I4 => ap_CS_fsm_pp0_stage22,
      I5 => ap_CS_fsm_pp0_stage27,
      O => \ap_CS_fsm[1]_i_5_n_4\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage40,
      I1 => ap_CS_fsm_pp0_stage30,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      O => \ap_CS_fsm[1]_i_6_n_4\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage42,
      I1 => ap_CS_fsm_pp0_stage34,
      I2 => ap_CS_fsm_pp0_stage15,
      I3 => ap_CS_fsm_pp0_stage25,
      I4 => \ap_CS_fsm[1]_i_9_n_4\,
      O => \ap_CS_fsm[1]_i_7_n_4\
    );
\ap_CS_fsm[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[21]\,
      I1 => \ap_CS_fsm_reg_n_4_[41]\,
      I2 => \ap_CS_fsm_reg_n_4_[16]\,
      I3 => \ap_CS_fsm_reg_n_4_[31]\,
      I4 => \ap_CS_fsm[1]_i_10_n_4\,
      O => \ap_CS_fsm[1]_i_8_n_4\
    );
\ap_CS_fsm[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage35,
      I1 => ap_CS_fsm_pp0_stage13,
      I2 => ap_CS_fsm_pp0_stage17,
      I3 => ap_CS_fsm_pp0_stage39,
      O => \ap_CS_fsm[1]_i_9_n_4\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAA2A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => SR(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => SR(0)
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => \ap_CS_fsm_reg_n_4_[11]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[11]\,
      Q => ap_CS_fsm_pp0_stage12,
      R => SR(0)
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage12,
      Q => ap_CS_fsm_pp0_stage13,
      R => SR(0)
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage13,
      Q => ap_CS_fsm_pp0_stage14,
      R => SR(0)
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage14,
      Q => ap_CS_fsm_pp0_stage15,
      R => SR(0)
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage15,
      Q => \ap_CS_fsm_reg_n_4_[16]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[16]\,
      Q => ap_CS_fsm_pp0_stage17,
      R => SR(0)
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage17,
      Q => ap_CS_fsm_pp0_stage18,
      R => SR(0)
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage18,
      Q => ap_CS_fsm_pp0_stage19,
      R => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => SR(0)
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage19,
      Q => \ap_CS_fsm_reg_n_4_[20]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[20]\,
      Q => \ap_CS_fsm_reg_n_4_[21]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[21]\,
      Q => ap_CS_fsm_pp0_stage22,
      R => SR(0)
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage22,
      Q => ap_CS_fsm_pp0_stage23,
      R => SR(0)
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage23,
      Q => ap_CS_fsm_pp0_stage24,
      R => SR(0)
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage24,
      Q => ap_CS_fsm_pp0_stage25,
      R => SR(0)
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage25,
      Q => \ap_CS_fsm_reg_n_4_[26]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[26]\,
      Q => ap_CS_fsm_pp0_stage27,
      R => SR(0)
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage27,
      Q => ap_CS_fsm_pp0_stage28,
      R => SR(0)
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage28,
      Q => ap_CS_fsm_pp0_stage29,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage2,
      R => SR(0)
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage29,
      Q => ap_CS_fsm_pp0_stage30,
      R => SR(0)
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage30,
      Q => \ap_CS_fsm_reg_n_4_[31]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[31]\,
      Q => ap_CS_fsm_pp0_stage32,
      R => SR(0)
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage32,
      Q => ap_CS_fsm_pp0_stage33,
      R => SR(0)
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage33,
      Q => ap_CS_fsm_pp0_stage34,
      R => SR(0)
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage34,
      Q => ap_CS_fsm_pp0_stage35,
      R => SR(0)
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage35,
      Q => \ap_CS_fsm_reg_n_4_[36]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[36]\,
      Q => ap_CS_fsm_pp0_stage37,
      R => SR(0)
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage37,
      Q => ap_CS_fsm_pp0_stage38,
      R => SR(0)
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage38,
      Q => ap_CS_fsm_pp0_stage39,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => SR(0)
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage39,
      Q => ap_CS_fsm_pp0_stage40,
      R => SR(0)
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage40,
      Q => \ap_CS_fsm_reg_n_4_[41]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[41]\,
      Q => ap_CS_fsm_pp0_stage42,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => ap_CS_fsm_pp0_stage4,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage4,
      Q => ap_CS_fsm_pp0_stage5,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage5,
      Q => ap_CS_fsm_pp0_stage6,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage6,
      Q => ap_CS_fsm_pp0_stage7,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage7,
      Q => ap_CS_fsm_pp0_stage8,
      R => SR(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => SR(0)
    );
\ap_enable_reg_pp0_iter0_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000707070000000"
    )
        port map (
      I0 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_rst_n,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => \ap_enable_reg_pp0_iter0_reg_i_1__1_n_4\
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_reg_i_1__1_n_4\,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088AAA0008800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage42,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter1_i_1_n_4
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_4,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
dout_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(31),
      I1 => Q(2),
      I2 => dout_reg_1(31),
      O => grp_fu_157_p0(31)
    );
dout_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(22),
      I1 => Q(2),
      I2 => dout_reg_1(22),
      O => grp_fu_157_p0(22)
    );
dout_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(21),
      I1 => Q(2),
      I2 => dout_reg_1(21),
      O => grp_fu_157_p0(21)
    );
dout_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(20),
      I1 => Q(2),
      I2 => dout_reg_1(20),
      O => grp_fu_157_p0(20)
    );
dout_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(19),
      I1 => Q(2),
      I2 => dout_reg_1(19),
      O => grp_fu_157_p0(19)
    );
dout_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(18),
      I1 => Q(2),
      I2 => dout_reg_1(18),
      O => grp_fu_157_p0(18)
    );
dout_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(17),
      I1 => Q(2),
      I2 => dout_reg_1(17),
      O => grp_fu_157_p0(17)
    );
dout_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(30),
      I1 => Q(2),
      I2 => dout_reg_1(30),
      O => grp_fu_157_p0(30)
    );
dout_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(29),
      I1 => Q(2),
      I2 => dout_reg_1(29),
      O => grp_fu_157_p0(29)
    );
dout_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(28),
      I1 => Q(2),
      I2 => dout_reg_1(28),
      O => grp_fu_157_p0(28)
    );
dout_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(27),
      I1 => Q(2),
      I2 => dout_reg_1(27),
      O => grp_fu_157_p0(27)
    );
dout_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(26),
      I1 => Q(2),
      I2 => dout_reg_1(26),
      O => grp_fu_157_p0(26)
    );
dout_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(25),
      I1 => Q(2),
      I2 => dout_reg_1(25),
      O => grp_fu_157_p0(25)
    );
dout_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(24),
      I1 => Q(2),
      I2 => dout_reg_1(24),
      O => grp_fu_157_p0(24)
    );
dout_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(23),
      I1 => Q(2),
      I2 => dout_reg_1(23),
      O => grp_fu_157_p0(23)
    );
\empty_26_reg_878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln98_9_reg_8720,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => p_shl_cast_mid1_fu_386_p1(2),
      R => '0'
    );
\empty_26_reg_878_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln98_9_reg_8720,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => p_shl_cast_mid1_fu_386_p1(3),
      R => '0'
    );
\empty_26_reg_878_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln98_9_reg_8720,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => p_shl_cast_mid1_fu_386_p1(4),
      R => '0'
    );
\empty_reg_847_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_i_1(0),
      Q => p_shl_cast_fu_366_p1(2),
      R => '0'
    );
\empty_reg_847_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_i_1(1),
      Q => p_shl_cast_fu_366_p1(3),
      R => '0'
    );
\empty_reg_847_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_i_1(2),
      Q => p_shl_cast_fu_366_p1(4),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init
     port map (
      B(11) => flow_control_loop_pipe_sequential_init_U_n_26,
      B(10) => flow_control_loop_pipe_sequential_init_U_n_27,
      B(9 downto 0) => \^out\(9 downto 0),
      D(1 downto 0) => D(1 downto 0),
      Q(3) => ap_CS_fsm_pp0_stage42,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SR(0) => SR(0),
      add_ln98_9_reg_8720 => add_ln98_9_reg_8720,
      \add_ln98_9_reg_872_reg[3]\(3 downto 0) => i_fu_96(3 downto 0),
      add_ln98_fu_301_p2(4 downto 0) => add_ln98_fu_301_p2(4 downto 0),
      \ap_CS_fsm_reg[8]\(0) => flow_control_loop_pipe_sequential_init_U_n_39,
      \ap_CS_fsm_reg[8]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_40,
      \ap_CS_fsm_reg[8]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_41,
      \ap_CS_fsm_reg[8]_1\(1) => flow_control_loop_pipe_sequential_init_U_n_42,
      \ap_CS_fsm_reg[8]_1\(0) => flow_control_loop_pipe_sequential_init_U_n_43,
      \ap_CS_fsm_reg[8]_2\(1) => flow_control_loop_pipe_sequential_init_U_n_44,
      \ap_CS_fsm_reg[8]_2\(0) => flow_control_loop_pipe_sequential_init_U_n_45,
      \ap_CS_fsm_reg[8]_3\(1) => flow_control_loop_pipe_sequential_init_U_n_46,
      \ap_CS_fsm_reg[8]_3\(0) => flow_control_loop_pipe_sequential_init_U_n_47,
      \ap_CS_fsm_reg[8]_4\(0) => Q(1),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_i_1(3 downto 0) => ap_sig_allocacmp_i_1(3 downto 0),
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready,
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      i_fu_96016_out => i_fu_96016_out,
      \i_fu_96_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_23,
      \i_fu_96_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_25,
      \i_fu_96_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_17,
      icmp_ln98_fu_295_p2 => icmp_ln98_fu_295_p2,
      \icmp_ln98_reg_853_reg[0]\ => \indvar_flatten58_fu_100_reg_n_4_[2]\,
      \icmp_ln98_reg_853_reg[0]_0\ => \indvar_flatten58_fu_100_reg_n_4_[4]\,
      \icmp_ln98_reg_853_reg[0]_1\ => \indvar_flatten58_fu_100_reg_n_4_[0]\,
      \icmp_ln98_reg_853_reg[0]_2\ => \indvar_flatten58_fu_100_reg_n_4_[3]\,
      \icmp_ln98_reg_853_reg[0]_3\ => \indvar_flatten58_fu_100_reg_n_4_[1]\,
      indvar_flatten58_fu_100 => indvar_flatten58_fu_100,
      \j_fu_92_reg[0]\(1 downto 0) => sext_ln100_fu_342_p1(1 downto 0),
      k_cast_reg_656(1 downto 0) => k_cast_reg_656(1 downto 0),
      \out\(0) => \^out\(10),
      p_0_in => p_0_in,
      sel(3) => Q(2),
      sel(2 downto 0) => w_address0(4 downto 2),
      \select_ln98_reg_864_reg[1]\(1 downto 0) => j_fu_92(1 downto 0),
      tmp_product => mul_32s_11s_32_2_1_U12_n_43,
      tmp_product_0 => mul_32s_11s_32_2_1_U12_n_45,
      tmp_product_1 => mul_32s_11s_32_2_1_U12_n_44,
      tmp_product_2 => mul_32s_11s_32_2_1_U12_n_39
    );
grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFAAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      O => \ap_CS_fsm_reg[7]_0\
    );
\i_1_reg_841_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_i_1(3),
      Q => i_1_reg_841(3),
      R => '0'
    );
\i_fu_96[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_shl_cast_mid1_fu_386_p1(2),
      I1 => icmp_ln99_reg_857,
      I2 => p_shl_cast_fu_366_p1(2),
      O => select_ln98_2_fu_407_p3(0)
    );
\i_fu_96[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_shl_cast_mid1_fu_386_p1(3),
      I1 => icmp_ln99_reg_857,
      I2 => p_shl_cast_fu_366_p1(3),
      O => select_ln98_2_fu_407_p3(1)
    );
\i_fu_96[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => p_shl_cast_fu_366_p1(4),
      I1 => icmp_ln99_reg_857,
      I2 => p_shl_cast_mid1_fu_386_p1(4),
      O => select_ln98_2_fu_407_p3(2)
    );
\i_fu_96[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln98_9_reg_872(3),
      I1 => icmp_ln99_reg_857,
      I2 => i_1_reg_841(3),
      O => select_ln98_3_fu_795_p3(3)
    );
\i_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_960,
      D => select_ln98_2_fu_407_p3(0),
      Q => i_fu_96(0),
      R => i_fu_96016_out
    );
\i_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_960,
      D => select_ln98_2_fu_407_p3(1),
      Q => i_fu_96(1),
      R => i_fu_96016_out
    );
\i_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_960,
      D => select_ln98_2_fu_407_p3(2),
      Q => i_fu_96(2),
      R => i_fu_96016_out
    );
\i_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_960,
      D => select_ln98_3_fu_795_p3(3),
      Q => i_fu_96(3),
      R => i_fu_96016_out
    );
\icmp_ln98_reg_853_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln98_fu_295_p2,
      Q => \icmp_ln98_reg_853_reg_n_4_[0]\,
      R => '0'
    );
\icmp_ln99_reg_857_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln98_9_reg_8720,
      D => p_0_in,
      Q => icmp_ln99_reg_857,
      R => '0'
    );
\indvar_flatten58_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten58_fu_100,
      D => add_ln98_fu_301_p2(0),
      Q => \indvar_flatten58_fu_100_reg_n_4_[0]\,
      R => '0'
    );
\indvar_flatten58_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten58_fu_100,
      D => add_ln98_fu_301_p2(1),
      Q => \indvar_flatten58_fu_100_reg_n_4_[1]\,
      R => '0'
    );
\indvar_flatten58_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten58_fu_100,
      D => add_ln98_fu_301_p2(2),
      Q => \indvar_flatten58_fu_100_reg_n_4_[2]\,
      R => '0'
    );
\indvar_flatten58_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten58_fu_100,
      D => add_ln98_fu_301_p2(3),
      Q => \indvar_flatten58_fu_100_reg_n_4_[3]\,
      R => '0'
    );
\indvar_flatten58_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten58_fu_100,
      D => add_ln98_fu_301_p2(4),
      Q => \indvar_flatten58_fu_100_reg_n_4_[4]\,
      R => '0'
    );
\j_fu_92[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln100_1_fu_419_p1(0),
      O => add_ln99_fu_800_p2(0)
    );
\j_fu_92[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      I4 => ap_CS_fsm_pp0_stage42,
      O => i_fu_960
    );
\j_fu_92[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln100_1_fu_419_p1(0),
      I1 => sext_ln100_1_fu_419_p1(1),
      O => add_ln99_fu_800_p2(1)
    );
\j_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_960,
      D => add_ln99_fu_800_p2(0),
      Q => j_fu_92(0),
      R => i_fu_96016_out
    );
\j_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_960,
      D => add_ln99_fu_800_p2(1),
      Q => j_fu_92(1),
      R => i_fu_96016_out
    );
mul_32s_11s_32_2_1_U12: entity work.design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_0
     port map (
      B(11) => flow_control_loop_pipe_sequential_init_U_n_40,
      B(10) => flow_control_loop_pipe_sequential_init_U_n_41,
      B(9 downto 0) => \^out\(9 downto 0),
      D(31 downto 0) => \dout_reg__0\(31 downto 0),
      E(0) => reg_2580,
      Q(15) => ap_CS_fsm_pp0_stage40,
      Q(14) => ap_CS_fsm_pp0_stage35,
      Q(13) => ap_CS_fsm_pp0_stage30,
      Q(12) => ap_CS_fsm_pp0_stage25,
      Q(11) => \ap_CS_fsm_reg_n_4_[20]\,
      Q(10) => ap_CS_fsm_pp0_stage15,
      Q(9) => ap_CS_fsm_pp0_stage10,
      Q(8) => ap_CS_fsm_pp0_stage8,
      Q(7) => ap_CS_fsm_pp0_stage7,
      Q(6) => ap_CS_fsm_pp0_stage6,
      Q(5) => ap_CS_fsm_pp0_stage5,
      Q(4) => ap_CS_fsm_pp0_stage4,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[2]\ => mul_32s_11s_32_2_1_U12_n_39,
      \ap_CS_fsm_reg[3]\ => mul_32s_11s_32_2_1_U12_n_43,
      \ap_CS_fsm_reg[5]\ => mul_32s_11s_32_2_1_U12_n_44,
      \ap_CS_fsm_reg[5]_0\ => mul_32s_11s_32_2_1_U12_n_45,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      dout_reg_0(31 downto 0) => dout_reg_2(31 downto 0),
      dout_reg_1(0) => Q(2),
      dout_reg_2 => dout_reg,
      dout_reg_3(1 downto 0) => sext_ln100_1_fu_419_p1(1 downto 0),
      dout_reg_4 => \tmp_s_reg_904_reg_n_4_[3]\,
      dout_reg_5(2 downto 0) => dout_reg_0(2 downto 0),
      dout_reg_6 => \tmp_s_reg_904_reg_n_4_[4]\,
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_reg => \^w_ce0\,
      reg_2620 => reg_2620,
      sel(2 downto 0) => w_address0(4 downto 2),
      tmp_product_0 => \icmp_ln98_reg_853_reg_n_4_[0]\
    );
mul_32s_11s_32_2_1_U13: entity work.design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_1
     port map (
      B(11) => flow_control_loop_pipe_sequential_init_U_n_42,
      B(10) => flow_control_loop_pipe_sequential_init_U_n_43,
      B(9 downto 0) => \^out\(9 downto 0),
      D(31 downto 0) => \dout_reg__0_0\(31 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage4,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      dout_reg_0 => \^w_ce0\,
      dout_reg_1(31 downto 0) => dout_reg_2(31 downto 0),
      dout_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_41,
      dout_reg_3 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      reg_2620 => reg_2620
    );
mul_32s_11s_32_2_1_U14: entity work.design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_2
     port map (
      B(10) => flow_control_loop_pipe_sequential_init_U_n_44,
      B(9 downto 0) => \^out\(9 downto 0),
      D(31 downto 0) => \dout_reg__0_1\(31 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage5,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      dout_reg_0 => \^w_ce0\,
      dout_reg_1(31 downto 0) => dout_reg_2(31 downto 0),
      dout_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_43,
      dout_reg_3 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      reg_2620 => reg_2620
    );
mul_32s_11s_32_2_1_U15: entity work.design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_3
     port map (
      B(11) => flow_control_loop_pipe_sequential_init_U_n_45,
      B(10) => flow_control_loop_pipe_sequential_init_U_n_46,
      B(9 downto 0) => \^out\(9 downto 0),
      D(31 downto 0) => \dout_reg__0_2\(31 downto 0),
      E(0) => reg_2660,
      Q(2) => ap_CS_fsm_pp0_stage6,
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      dout_reg_0 => \^w_ce0\,
      dout_reg_1(31 downto 0) => dout_reg_2(31 downto 0),
      dout_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_44,
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      reg_2620 => reg_2620,
      tmp_product_0 => \icmp_ln98_reg_853_reg_n_4_[0]\
    );
mul_32s_11s_32_2_1_U16: entity work.design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_4
     port map (
      B(10) => flow_control_loop_pipe_sequential_init_U_n_47,
      B(9 downto 0) => \^out\(9 downto 0),
      D(31 downto 0) => \dout_reg__0_3\(31 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage7,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      dout_reg_0 => \^w_ce0\,
      dout_reg_1(31 downto 0) => dout_reg_2(31 downto 0),
      dout_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_46,
      dout_reg_3 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      reg_2620 => reg_2620
    );
mul_32s_11s_32_2_1_U17: entity work.design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_5
     port map (
      B(11) => flow_control_loop_pipe_sequential_init_U_n_26,
      B(10) => flow_control_loop_pipe_sequential_init_U_n_27,
      B(9 downto 0) => \^out\(9 downto 0),
      D(31 downto 0) => \dout_reg__0_4\(31 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage8,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      dout_reg_0 => \^w_ce0\,
      dout_reg_1(31 downto 0) => dout_reg_2(31 downto 0),
      dout_reg_2 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      reg_2620 => reg_2620
    );
mul_32s_11s_32_2_1_U18: entity work.design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_6
     port map (
      B(10) => flow_control_loop_pipe_sequential_init_U_n_39,
      B(9 downto 0) => \^out\(9 downto 0),
      D(31 downto 0) => \dout_reg__0_5\(31 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage9,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      dout_reg_0 => \^w_ce0\,
      dout_reg_1(31 downto 0) => dout_reg_2(31 downto 0),
      dout_reg_2 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      reg_2620 => reg_2620
    );
\mul_ln102_1_reg_1020[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => mul_ln102_1_reg_10200
    );
\mul_ln102_1_reg_1020_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(0),
      Q => mul_ln102_1_reg_1020(0),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(10),
      Q => mul_ln102_1_reg_1020(10),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(11),
      Q => mul_ln102_1_reg_1020(11),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(12),
      Q => mul_ln102_1_reg_1020(12),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(13),
      Q => mul_ln102_1_reg_1020(13),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(14),
      Q => mul_ln102_1_reg_1020(14),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(15),
      Q => mul_ln102_1_reg_1020(15),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(16),
      Q => mul_ln102_1_reg_1020(16),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(17),
      Q => mul_ln102_1_reg_1020(17),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(18),
      Q => mul_ln102_1_reg_1020(18),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(19),
      Q => mul_ln102_1_reg_1020(19),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(1),
      Q => mul_ln102_1_reg_1020(1),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(20),
      Q => mul_ln102_1_reg_1020(20),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(21),
      Q => mul_ln102_1_reg_1020(21),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(22),
      Q => mul_ln102_1_reg_1020(22),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(23),
      Q => mul_ln102_1_reg_1020(23),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(24),
      Q => mul_ln102_1_reg_1020(24),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(25),
      Q => mul_ln102_1_reg_1020(25),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(26),
      Q => mul_ln102_1_reg_1020(26),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(27),
      Q => mul_ln102_1_reg_1020(27),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(28),
      Q => mul_ln102_1_reg_1020(28),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(29),
      Q => mul_ln102_1_reg_1020(29),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(2),
      Q => mul_ln102_1_reg_1020(2),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(30),
      Q => mul_ln102_1_reg_1020(30),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(31),
      Q => mul_ln102_1_reg_1020(31),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(3),
      Q => mul_ln102_1_reg_1020(3),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(4),
      Q => mul_ln102_1_reg_1020(4),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(5),
      Q => mul_ln102_1_reg_1020(5),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(6),
      Q => mul_ln102_1_reg_1020(6),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(7),
      Q => mul_ln102_1_reg_1020(7),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(8),
      Q => mul_ln102_1_reg_1020(8),
      R => '0'
    );
\mul_ln102_1_reg_1020_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_1_reg_10200,
      D => \dout_reg__0\(9),
      Q => mul_ln102_1_reg_1020(9),
      R => '0'
    );
\mul_ln102_2_reg_1040[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage17,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => mul_ln102_2_reg_10400
    );
\mul_ln102_2_reg_1040_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(0),
      Q => mul_ln102_2_reg_1040(0),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(10),
      Q => mul_ln102_2_reg_1040(10),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(11),
      Q => mul_ln102_2_reg_1040(11),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(12),
      Q => mul_ln102_2_reg_1040(12),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(13),
      Q => mul_ln102_2_reg_1040(13),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(14),
      Q => mul_ln102_2_reg_1040(14),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(15),
      Q => mul_ln102_2_reg_1040(15),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(16),
      Q => mul_ln102_2_reg_1040(16),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(17),
      Q => mul_ln102_2_reg_1040(17),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(18),
      Q => mul_ln102_2_reg_1040(18),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(19),
      Q => mul_ln102_2_reg_1040(19),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(1),
      Q => mul_ln102_2_reg_1040(1),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(20),
      Q => mul_ln102_2_reg_1040(20),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(21),
      Q => mul_ln102_2_reg_1040(21),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(22),
      Q => mul_ln102_2_reg_1040(22),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(23),
      Q => mul_ln102_2_reg_1040(23),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(24),
      Q => mul_ln102_2_reg_1040(24),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(25),
      Q => mul_ln102_2_reg_1040(25),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(26),
      Q => mul_ln102_2_reg_1040(26),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(27),
      Q => mul_ln102_2_reg_1040(27),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(28),
      Q => mul_ln102_2_reg_1040(28),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(29),
      Q => mul_ln102_2_reg_1040(29),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(2),
      Q => mul_ln102_2_reg_1040(2),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(30),
      Q => mul_ln102_2_reg_1040(30),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(31),
      Q => mul_ln102_2_reg_1040(31),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(3),
      Q => mul_ln102_2_reg_1040(3),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(4),
      Q => mul_ln102_2_reg_1040(4),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(5),
      Q => mul_ln102_2_reg_1040(5),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(6),
      Q => mul_ln102_2_reg_1040(6),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(7),
      Q => mul_ln102_2_reg_1040(7),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(8),
      Q => mul_ln102_2_reg_1040(8),
      R => '0'
    );
\mul_ln102_2_reg_1040_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_2_reg_10400,
      D => \dout_reg__0_0\(9),
      Q => mul_ln102_2_reg_1040(9),
      R => '0'
    );
\mul_ln102_3_reg_1060[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage22,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => mul_ln102_3_reg_10600
    );
\mul_ln102_3_reg_1060_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(0),
      Q => mul_ln102_3_reg_1060(0),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(10),
      Q => mul_ln102_3_reg_1060(10),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(11),
      Q => mul_ln102_3_reg_1060(11),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(12),
      Q => mul_ln102_3_reg_1060(12),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(13),
      Q => mul_ln102_3_reg_1060(13),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(14),
      Q => mul_ln102_3_reg_1060(14),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(15),
      Q => mul_ln102_3_reg_1060(15),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(16),
      Q => mul_ln102_3_reg_1060(16),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(17),
      Q => mul_ln102_3_reg_1060(17),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(18),
      Q => mul_ln102_3_reg_1060(18),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(19),
      Q => mul_ln102_3_reg_1060(19),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(1),
      Q => mul_ln102_3_reg_1060(1),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(20),
      Q => mul_ln102_3_reg_1060(20),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(21),
      Q => mul_ln102_3_reg_1060(21),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(22),
      Q => mul_ln102_3_reg_1060(22),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(23),
      Q => mul_ln102_3_reg_1060(23),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(24),
      Q => mul_ln102_3_reg_1060(24),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(25),
      Q => mul_ln102_3_reg_1060(25),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(26),
      Q => mul_ln102_3_reg_1060(26),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(27),
      Q => mul_ln102_3_reg_1060(27),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(28),
      Q => mul_ln102_3_reg_1060(28),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(29),
      Q => mul_ln102_3_reg_1060(29),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(2),
      Q => mul_ln102_3_reg_1060(2),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(30),
      Q => mul_ln102_3_reg_1060(30),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(31),
      Q => mul_ln102_3_reg_1060(31),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(3),
      Q => mul_ln102_3_reg_1060(3),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(4),
      Q => mul_ln102_3_reg_1060(4),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(5),
      Q => mul_ln102_3_reg_1060(5),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(6),
      Q => mul_ln102_3_reg_1060(6),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(7),
      Q => mul_ln102_3_reg_1060(7),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(8),
      Q => mul_ln102_3_reg_1060(8),
      R => '0'
    );
\mul_ln102_3_reg_1060_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_3_reg_10600,
      D => \dout_reg__0_1\(9),
      Q => mul_ln102_3_reg_1060(9),
      R => '0'
    );
\mul_ln102_4_reg_1080[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage27,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => mul_ln102_4_reg_10800
    );
\mul_ln102_4_reg_1080_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(0),
      Q => mul_ln102_4_reg_1080(0),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(10),
      Q => mul_ln102_4_reg_1080(10),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(11),
      Q => mul_ln102_4_reg_1080(11),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(12),
      Q => mul_ln102_4_reg_1080(12),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(13),
      Q => mul_ln102_4_reg_1080(13),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(14),
      Q => mul_ln102_4_reg_1080(14),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(15),
      Q => mul_ln102_4_reg_1080(15),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(16),
      Q => mul_ln102_4_reg_1080(16),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(17),
      Q => mul_ln102_4_reg_1080(17),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(18),
      Q => mul_ln102_4_reg_1080(18),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(19),
      Q => mul_ln102_4_reg_1080(19),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(1),
      Q => mul_ln102_4_reg_1080(1),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(20),
      Q => mul_ln102_4_reg_1080(20),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(21),
      Q => mul_ln102_4_reg_1080(21),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(22),
      Q => mul_ln102_4_reg_1080(22),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(23),
      Q => mul_ln102_4_reg_1080(23),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(24),
      Q => mul_ln102_4_reg_1080(24),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(25),
      Q => mul_ln102_4_reg_1080(25),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(26),
      Q => mul_ln102_4_reg_1080(26),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(27),
      Q => mul_ln102_4_reg_1080(27),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(28),
      Q => mul_ln102_4_reg_1080(28),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(29),
      Q => mul_ln102_4_reg_1080(29),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(2),
      Q => mul_ln102_4_reg_1080(2),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(30),
      Q => mul_ln102_4_reg_1080(30),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(31),
      Q => mul_ln102_4_reg_1080(31),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(3),
      Q => mul_ln102_4_reg_1080(3),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(4),
      Q => mul_ln102_4_reg_1080(4),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(5),
      Q => mul_ln102_4_reg_1080(5),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(6),
      Q => mul_ln102_4_reg_1080(6),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(7),
      Q => mul_ln102_4_reg_1080(7),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(8),
      Q => mul_ln102_4_reg_1080(8),
      R => '0'
    );
\mul_ln102_4_reg_1080_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_4_reg_10800,
      D => \dout_reg__0_2\(9),
      Q => mul_ln102_4_reg_1080(9),
      R => '0'
    );
\mul_ln102_5_reg_1100[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage32,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => mul_ln102_5_reg_11000
    );
\mul_ln102_5_reg_1100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(0),
      Q => mul_ln102_5_reg_1100(0),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(10),
      Q => mul_ln102_5_reg_1100(10),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(11),
      Q => mul_ln102_5_reg_1100(11),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(12),
      Q => mul_ln102_5_reg_1100(12),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(13),
      Q => mul_ln102_5_reg_1100(13),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(14),
      Q => mul_ln102_5_reg_1100(14),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(15),
      Q => mul_ln102_5_reg_1100(15),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(16),
      Q => mul_ln102_5_reg_1100(16),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(17),
      Q => mul_ln102_5_reg_1100(17),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(18),
      Q => mul_ln102_5_reg_1100(18),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(19),
      Q => mul_ln102_5_reg_1100(19),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(1),
      Q => mul_ln102_5_reg_1100(1),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(20),
      Q => mul_ln102_5_reg_1100(20),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(21),
      Q => mul_ln102_5_reg_1100(21),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(22),
      Q => mul_ln102_5_reg_1100(22),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(23),
      Q => mul_ln102_5_reg_1100(23),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(24),
      Q => mul_ln102_5_reg_1100(24),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(25),
      Q => mul_ln102_5_reg_1100(25),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(26),
      Q => mul_ln102_5_reg_1100(26),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(27),
      Q => mul_ln102_5_reg_1100(27),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(28),
      Q => mul_ln102_5_reg_1100(28),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(29),
      Q => mul_ln102_5_reg_1100(29),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(2),
      Q => mul_ln102_5_reg_1100(2),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(30),
      Q => mul_ln102_5_reg_1100(30),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(31),
      Q => mul_ln102_5_reg_1100(31),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(3),
      Q => mul_ln102_5_reg_1100(3),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(4),
      Q => mul_ln102_5_reg_1100(4),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(5),
      Q => mul_ln102_5_reg_1100(5),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(6),
      Q => mul_ln102_5_reg_1100(6),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(7),
      Q => mul_ln102_5_reg_1100(7),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(8),
      Q => mul_ln102_5_reg_1100(8),
      R => '0'
    );
\mul_ln102_5_reg_1100_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_5_reg_11000,
      D => \dout_reg__0_3\(9),
      Q => mul_ln102_5_reg_1100(9),
      R => '0'
    );
\mul_ln102_6_reg_1120[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage37,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => mul_ln102_6_reg_11200
    );
\mul_ln102_6_reg_1120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(0),
      Q => mul_ln102_6_reg_1120(0),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(10),
      Q => mul_ln102_6_reg_1120(10),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(11),
      Q => mul_ln102_6_reg_1120(11),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(12),
      Q => mul_ln102_6_reg_1120(12),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(13),
      Q => mul_ln102_6_reg_1120(13),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(14),
      Q => mul_ln102_6_reg_1120(14),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(15),
      Q => mul_ln102_6_reg_1120(15),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(16),
      Q => mul_ln102_6_reg_1120(16),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(17),
      Q => mul_ln102_6_reg_1120(17),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(18),
      Q => mul_ln102_6_reg_1120(18),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(19),
      Q => mul_ln102_6_reg_1120(19),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(1),
      Q => mul_ln102_6_reg_1120(1),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(20),
      Q => mul_ln102_6_reg_1120(20),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(21),
      Q => mul_ln102_6_reg_1120(21),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(22),
      Q => mul_ln102_6_reg_1120(22),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(23),
      Q => mul_ln102_6_reg_1120(23),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(24),
      Q => mul_ln102_6_reg_1120(24),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(25),
      Q => mul_ln102_6_reg_1120(25),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(26),
      Q => mul_ln102_6_reg_1120(26),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(27),
      Q => mul_ln102_6_reg_1120(27),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(28),
      Q => mul_ln102_6_reg_1120(28),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(29),
      Q => mul_ln102_6_reg_1120(29),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(2),
      Q => mul_ln102_6_reg_1120(2),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(30),
      Q => mul_ln102_6_reg_1120(30),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(31),
      Q => mul_ln102_6_reg_1120(31),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(3),
      Q => mul_ln102_6_reg_1120(3),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(4),
      Q => mul_ln102_6_reg_1120(4),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(5),
      Q => mul_ln102_6_reg_1120(5),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(6),
      Q => mul_ln102_6_reg_1120(6),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(7),
      Q => mul_ln102_6_reg_1120(7),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(8),
      Q => mul_ln102_6_reg_1120(8),
      R => '0'
    );
\mul_ln102_6_reg_1120_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_6_reg_11200,
      D => \dout_reg__0_4\(9),
      Q => mul_ln102_6_reg_1120(9),
      R => '0'
    );
\mul_ln102_7_reg_1140[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage42,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => mul_ln102_7_reg_11400
    );
\mul_ln102_7_reg_1140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(0),
      Q => mul_ln102_7_reg_1140(0),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(10),
      Q => mul_ln102_7_reg_1140(10),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(11),
      Q => mul_ln102_7_reg_1140(11),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(12),
      Q => mul_ln102_7_reg_1140(12),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(13),
      Q => mul_ln102_7_reg_1140(13),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(14),
      Q => mul_ln102_7_reg_1140(14),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(15),
      Q => mul_ln102_7_reg_1140(15),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(16),
      Q => mul_ln102_7_reg_1140(16),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(17),
      Q => mul_ln102_7_reg_1140(17),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(18),
      Q => mul_ln102_7_reg_1140(18),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(19),
      Q => mul_ln102_7_reg_1140(19),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(1),
      Q => mul_ln102_7_reg_1140(1),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(20),
      Q => mul_ln102_7_reg_1140(20),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(21),
      Q => mul_ln102_7_reg_1140(21),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(22),
      Q => mul_ln102_7_reg_1140(22),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(23),
      Q => mul_ln102_7_reg_1140(23),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(24),
      Q => mul_ln102_7_reg_1140(24),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(25),
      Q => mul_ln102_7_reg_1140(25),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(26),
      Q => mul_ln102_7_reg_1140(26),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(27),
      Q => mul_ln102_7_reg_1140(27),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(28),
      Q => mul_ln102_7_reg_1140(28),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(29),
      Q => mul_ln102_7_reg_1140(29),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(2),
      Q => mul_ln102_7_reg_1140(2),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(30),
      Q => mul_ln102_7_reg_1140(30),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(31),
      Q => mul_ln102_7_reg_1140(31),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(3),
      Q => mul_ln102_7_reg_1140(3),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(4),
      Q => mul_ln102_7_reg_1140(4),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(5),
      Q => mul_ln102_7_reg_1140(5),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(6),
      Q => mul_ln102_7_reg_1140(6),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(7),
      Q => mul_ln102_7_reg_1140(7),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(8),
      Q => mul_ln102_7_reg_1140(8),
      R => '0'
    );
\mul_ln102_7_reg_1140_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_7_reg_11400,
      D => \dout_reg__0_5\(9),
      Q => mul_ln102_7_reg_1140(9),
      R => '0'
    );
\mul_ln102_reg_975[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => mul_ln102_reg_9750
    );
\mul_ln102_reg_975_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(0),
      Q => mul_ln102_reg_975(0),
      R => '0'
    );
\mul_ln102_reg_975_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(10),
      Q => mul_ln102_reg_975(10),
      R => '0'
    );
\mul_ln102_reg_975_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(11),
      Q => mul_ln102_reg_975(11),
      R => '0'
    );
\mul_ln102_reg_975_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(12),
      Q => mul_ln102_reg_975(12),
      R => '0'
    );
\mul_ln102_reg_975_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(13),
      Q => mul_ln102_reg_975(13),
      R => '0'
    );
\mul_ln102_reg_975_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(14),
      Q => mul_ln102_reg_975(14),
      R => '0'
    );
\mul_ln102_reg_975_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(15),
      Q => mul_ln102_reg_975(15),
      R => '0'
    );
\mul_ln102_reg_975_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(16),
      Q => mul_ln102_reg_975(16),
      R => '0'
    );
\mul_ln102_reg_975_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(17),
      Q => mul_ln102_reg_975(17),
      R => '0'
    );
\mul_ln102_reg_975_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(18),
      Q => mul_ln102_reg_975(18),
      R => '0'
    );
\mul_ln102_reg_975_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(19),
      Q => mul_ln102_reg_975(19),
      R => '0'
    );
\mul_ln102_reg_975_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(1),
      Q => mul_ln102_reg_975(1),
      R => '0'
    );
\mul_ln102_reg_975_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(20),
      Q => mul_ln102_reg_975(20),
      R => '0'
    );
\mul_ln102_reg_975_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(21),
      Q => mul_ln102_reg_975(21),
      R => '0'
    );
\mul_ln102_reg_975_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(22),
      Q => mul_ln102_reg_975(22),
      R => '0'
    );
\mul_ln102_reg_975_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(23),
      Q => mul_ln102_reg_975(23),
      R => '0'
    );
\mul_ln102_reg_975_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(24),
      Q => mul_ln102_reg_975(24),
      R => '0'
    );
\mul_ln102_reg_975_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(25),
      Q => mul_ln102_reg_975(25),
      R => '0'
    );
\mul_ln102_reg_975_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(26),
      Q => mul_ln102_reg_975(26),
      R => '0'
    );
\mul_ln102_reg_975_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(27),
      Q => mul_ln102_reg_975(27),
      R => '0'
    );
\mul_ln102_reg_975_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(28),
      Q => mul_ln102_reg_975(28),
      R => '0'
    );
\mul_ln102_reg_975_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(29),
      Q => mul_ln102_reg_975(29),
      R => '0'
    );
\mul_ln102_reg_975_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(2),
      Q => mul_ln102_reg_975(2),
      R => '0'
    );
\mul_ln102_reg_975_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(30),
      Q => mul_ln102_reg_975(30),
      R => '0'
    );
\mul_ln102_reg_975_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(31),
      Q => mul_ln102_reg_975(31),
      R => '0'
    );
\mul_ln102_reg_975_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(3),
      Q => mul_ln102_reg_975(3),
      R => '0'
    );
\mul_ln102_reg_975_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(4),
      Q => mul_ln102_reg_975(4),
      R => '0'
    );
\mul_ln102_reg_975_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(5),
      Q => mul_ln102_reg_975(5),
      R => '0'
    );
\mul_ln102_reg_975_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(6),
      Q => mul_ln102_reg_975(6),
      R => '0'
    );
\mul_ln102_reg_975_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(7),
      Q => mul_ln102_reg_975(7),
      R => '0'
    );
\mul_ln102_reg_975_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(8),
      Q => mul_ln102_reg_975(8),
      R => '0'
    );
\mul_ln102_reg_975_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln102_reg_9750,
      D => grp_fu_157_p_dout0(9),
      Q => mul_ln102_reg_975(9),
      R => '0'
    );
ram_reg_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_225_n_4,
      I1 => ram_reg_i_226_n_4,
      I2 => ram_reg_i_227_n_4,
      I3 => ram_reg_i_228_n_4,
      I4 => ram_reg_i_229_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(20)
    );
ram_reg_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_230_n_4,
      I1 => ram_reg_i_231_n_4,
      I2 => ram_reg_i_232_n_4,
      I3 => ram_reg_i_233_n_4,
      I4 => ram_reg_i_234_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(19)
    );
ram_reg_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_235_n_4,
      I1 => ram_reg_i_236_n_4,
      I2 => ram_reg_i_237_n_4,
      I3 => ram_reg_i_238_n_4,
      I4 => ram_reg_i_239_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(18)
    );
ram_reg_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_240_n_4,
      I1 => ram_reg_i_241_n_4,
      I2 => ram_reg_i_242_n_4,
      I3 => ram_reg_i_243_n_4,
      I4 => ram_reg_i_244_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(17)
    );
ram_reg_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_245_n_4,
      I1 => ram_reg_i_246_n_4,
      I2 => ram_reg_i_247_n_4,
      I3 => ram_reg_i_248_n_4,
      I4 => ram_reg_i_249_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(16)
    );
ram_reg_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_61_n_4,
      I1 => ram_reg_0,
      O => ADDRBWRADDR(4),
      S => ram_reg
    );
ram_reg_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_250_n_4,
      I1 => ram_reg_i_251_n_4,
      I2 => ram_reg_i_252_n_4,
      I3 => ram_reg_i_253_n_4,
      I4 => ram_reg_i_254_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(15)
    );
ram_reg_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_255_n_4,
      I1 => ram_reg_i_256_n_4,
      I2 => ram_reg_i_257_n_4,
      I3 => ram_reg_i_258_n_4,
      I4 => ram_reg_i_259_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(14)
    );
ram_reg_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_260_n_4,
      I1 => ram_reg_i_261_n_4,
      I2 => ram_reg_i_262_n_4,
      I3 => ram_reg_i_263_n_4,
      I4 => ram_reg_i_264_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(13)
    );
ram_reg_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_265_n_4,
      I1 => ram_reg_i_266_n_4,
      I2 => ram_reg_i_267_n_4,
      I3 => ram_reg_i_268_n_4,
      I4 => ram_reg_i_269_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(12)
    );
ram_reg_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_270_n_4,
      I1 => ram_reg_i_271_n_4,
      I2 => ram_reg_i_272_n_4,
      I3 => ram_reg_i_273_n_4,
      I4 => ram_reg_i_274_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(11)
    );
ram_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0C5500000C55"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg_i_64_n_4,
      I2 => ram_reg_i_65_n_4,
      I3 => Q(2),
      I4 => Q(3),
      I5 => i_fu_64_reg(3),
      O => ADDRBWRADDR(3)
    );
ram_reg_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_275_n_4,
      I1 => ram_reg_i_276_n_4,
      I2 => ram_reg_i_277_n_4,
      I3 => ram_reg_i_278_n_4,
      I4 => ram_reg_i_279_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(10)
    );
ram_reg_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBBBA"
    )
        port map (
      I0 => ram_reg_i_280_n_4,
      I1 => ram_reg_i_281_n_4,
      I2 => ram_reg_i_282_n_4,
      I3 => ram_reg_i_283_n_4,
      I4 => ram_reg_i_284_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(9)
    );
ram_reg_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBBBA"
    )
        port map (
      I0 => ram_reg_i_285_n_4,
      I1 => ram_reg_i_286_n_4,
      I2 => ram_reg_i_287_n_4,
      I3 => ram_reg_i_288_n_4,
      I4 => ram_reg_i_289_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(8)
    );
ram_reg_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_290_n_4,
      I1 => ram_reg_i_291_n_4,
      I2 => ram_reg_i_292_n_4,
      I3 => ram_reg_i_293_n_4,
      I4 => ram_reg_i_294_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(7)
    );
ram_reg_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_295_n_4,
      I1 => ram_reg_i_296_n_4,
      I2 => ram_reg_i_297_n_4,
      I3 => ram_reg_i_298_n_4,
      I4 => ram_reg_i_299_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(6)
    );
ram_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0C5500000C55"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_i_67_n_4,
      I2 => ram_reg_i_68_n_4,
      I3 => Q(2),
      I4 => Q(3),
      I5 => i_fu_64_reg(2),
      O => ADDRBWRADDR(2)
    );
ram_reg_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_300_n_4,
      I1 => ram_reg_i_301_n_4,
      I2 => ram_reg_i_302_n_4,
      I3 => ram_reg_i_303_n_4,
      I4 => ram_reg_i_304_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(5)
    );
ram_reg_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_305_n_4,
      I1 => ram_reg_i_306_n_4,
      I2 => ram_reg_i_307_n_4,
      I3 => ram_reg_i_308_n_4,
      I4 => ram_reg_i_309_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(4)
    );
ram_reg_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_310_n_4,
      I1 => ram_reg_i_311_n_4,
      I2 => ram_reg_i_312_n_4,
      I3 => ram_reg_i_313_n_4,
      I4 => ram_reg_i_314_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(3)
    );
ram_reg_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_315_n_4,
      I1 => ram_reg_i_316_n_4,
      I2 => ram_reg_i_317_n_4,
      I3 => ram_reg_i_318_n_4,
      I4 => ram_reg_i_319_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(2)
    );
ram_reg_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_320_n_4,
      I1 => ram_reg_i_321_n_4,
      I2 => ram_reg_i_322_n_4,
      I3 => ram_reg_i_323_n_4,
      I4 => ram_reg_i_324_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(1)
    );
ram_reg_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBBBA"
    )
        port map (
      I0 => ram_reg_i_325_n_4,
      I1 => ram_reg_i_326_n_4,
      I2 => ram_reg_i_327_n_4,
      I3 => ram_reg_i_328_n_4,
      I4 => ram_reg_i_329_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(0)
    );
ram_reg_i_141: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_i_141_n_4
    );
ram_reg_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => ram_reg_i_330_n_4,
      I1 => add_ln102_1_reg_10250,
      I2 => add_ln102_4_reg_10850,
      I3 => add_ln102_3_reg_10650,
      I4 => add_ln102_6_reg_11250,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_i_142_n_4
    );
ram_reg_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ram_reg_i_332_n_4,
      I1 => ram_reg_i_333_n_4,
      I2 => ram_reg_i_334_n_4,
      I3 => ram_reg_i_335_n_4,
      I4 => ram_reg_i_336_n_4,
      I5 => ram_reg_i_337_n_4,
      O => ram_reg_i_145_n_4
    );
ram_reg_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505050515"
    )
        port map (
      I0 => ram_reg_i_164_n_4,
      I1 => ap_CS_fsm_pp0_stage39,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage19,
      I4 => ap_CS_fsm_pp0_stage14,
      I5 => ap_CS_fsm_pp0_stage9,
      O => ram_reg_i_146_n_4
    );
ram_reg_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8A8A8AAAAAAA"
    )
        port map (
      I0 => ram_reg_i_146_n_4,
      I1 => zext_ln102_1_mid2_v_v_v_fu_503_p3(5),
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => ram_reg_i_148_n_4
    );
ram_reg_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0001FFFFFFFF"
    )
        port map (
      I0 => \acc_addr_reg_894_reg[5]_i_6_n_4\,
      I1 => \acc_addr_reg_894[5]_i_5_n_4\,
      I2 => \acc_addr_reg_894_reg[5]_i_4_n_4\,
      I3 => \acc_addr_reg_894[5]_i_3_n_4\,
      I4 => \acc_addr_reg_894[5]_i_2_n_4\,
      I5 => ram_reg_i_156_n_4,
      O => ram_reg_i_149_n_4
    );
ram_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC550000FC55"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_i_72_n_4,
      I2 => ram_reg_i_73_n_4,
      I3 => Q(2),
      I4 => Q(3),
      I5 => i_fu_64_reg(1),
      O => ADDRBWRADDR(1)
    );
ram_reg_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E200E200FFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => acc_addr_reg_894(5),
      I5 => ram_reg_i_156_n_4,
      O => ram_reg_i_150_n_4
    );
ram_reg_i_151: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln98_2_reg_929(5),
      I1 => ram_reg_i_146_n_4,
      O => ram_reg_i_151_n_4
    );
ram_reg_i_155: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      O => ram_reg_i_155_n_4
    );
ram_reg_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ram_reg_i_337_n_4,
      I1 => ram_reg_i_336_n_4,
      I2 => ram_reg_i_338_n_4,
      I3 => ram_reg_i_333_n_4,
      I4 => ram_reg_i_332_n_4,
      I5 => ram_reg_i_339_n_4,
      O => ram_reg_i_156_n_4
    );
ram_reg_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFAFAFEFEFAFA"
    )
        port map (
      I0 => ram_reg_i_340_n_4,
      I1 => ap_CS_fsm_pp0_stage39,
      I2 => ram_reg_i_164_n_4,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => zext_ln102_1_mid2_v_v_v_fu_503_p3(4),
      O => ram_reg_i_157_n_4
    );
ram_reg_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFAFAFEFEFAFA"
    )
        port map (
      I0 => ram_reg_i_340_n_4,
      I1 => ap_CS_fsm_pp0_stage39,
      I2 => ram_reg_i_164_n_4,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => zext_ln102_1_mid2_v_v_v_fu_503_p3(3),
      O => ram_reg_i_159_n_4
    );
ram_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC550000FC55"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_i_75_n_4,
      I2 => ram_reg_i_76_n_4,
      I3 => Q(2),
      I4 => Q(3),
      I5 => i_fu_64_reg(0),
      O => ADDRBWRADDR(0)
    );
ram_reg_i_161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage19,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage4,
      O => ram_reg_i_161_n_4
    );
ram_reg_i_162: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage39,
      I1 => ap_CS_fsm_pp0_stage29,
      I2 => ap_CS_fsm_pp0_stage24,
      I3 => ap_CS_fsm_pp0_stage34,
      I4 => ap_enable_reg_pp0_iter0,
      O => ram_reg_i_162_n_4
    );
ram_reg_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B800"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage34,
      I4 => ap_CS_fsm_pp0_stage24,
      I5 => ap_CS_fsm_pp0_stage29,
      O => ram_reg_i_164_n_4
    );
ram_reg_i_165: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B800"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage19,
      I4 => ap_CS_fsm_pp0_stage14,
      O => ram_reg_i_165_n_4
    );
ram_reg_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757F8A808A80757F"
    )
        port map (
      I0 => sext_ln100_1_fu_419_p1(0),
      I1 => p_shl_cast_mid1_fu_386_p1(2),
      I2 => icmp_ln99_reg_857,
      I3 => p_shl_cast_fu_366_p1(2),
      I4 => \acc_addr_reg_894[1]_i_2_n_4\,
      I5 => sext_ln100_1_fu_419_p1(1),
      O => ram_reg_i_166_n_4
    );
ram_reg_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF454545FFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage19,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => ram_reg_i_168_n_4
    );
ram_reg_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_341_n_8,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[31]_i_2_n_8\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[31]_i_2_n_8\,
      O => ram_reg_i_169_n_4
    );
ram_reg_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40444000FFFFFFFF"
    )
        port map (
      I0 => \add_ln102_4_reg_1085_reg[31]_i_2_n_8\,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ram_reg_i_344_n_4,
      O => ram_reg_i_170_n_4
    );
ram_reg_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[31]_i_2_n_8\,
      O => ram_reg_i_171_n_4
    );
ram_reg_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554445411100010"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(31),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(31),
      I5 => \add_ln102_1_reg_1025_reg[31]_i_2_n_8\,
      O => ram_reg_i_172_n_4
    );
ram_reg_i_173: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[31]_i_2_n_8\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_173_n_4
    );
ram_reg_i_174: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      O => ram_reg_i_174_n_4
    );
ram_reg_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_341_n_9,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[31]_i_2_n_9\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[31]_i_2_n_9\,
      O => ram_reg_i_175_n_4
    );
ram_reg_i_176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[31]_i_2_n_9\,
      O => ram_reg_i_176_n_4
    );
ram_reg_i_177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[31]_i_2_n_9\,
      O => ram_reg_i_177_n_4
    );
ram_reg_i_178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(30),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(30),
      I5 => \add_ln102_1_reg_1025_reg[31]_i_2_n_9\,
      O => ram_reg_i_178_n_4
    );
ram_reg_i_179: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[31]_i_2_n_9\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_179_n_4
    );
ram_reg_i_180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_341_n_10,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[31]_i_2_n_10\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[31]_i_2_n_10\,
      O => ram_reg_i_180_n_4
    );
ram_reg_i_181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[31]_i_2_n_10\,
      O => ram_reg_i_181_n_4
    );
ram_reg_i_182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[31]_i_2_n_10\,
      O => ram_reg_i_182_n_4
    );
ram_reg_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(29),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(29),
      I5 => \add_ln102_1_reg_1025_reg[31]_i_2_n_10\,
      O => ram_reg_i_183_n_4
    );
ram_reg_i_184: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[31]_i_2_n_10\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_184_n_4
    );
ram_reg_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_341_n_11,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[31]_i_2_n_11\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[31]_i_2_n_11\,
      O => ram_reg_i_185_n_4
    );
ram_reg_i_186: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[31]_i_2_n_11\,
      O => ram_reg_i_186_n_4
    );
ram_reg_i_187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[31]_i_2_n_11\,
      O => ram_reg_i_187_n_4
    );
ram_reg_i_188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(28),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(28),
      I5 => \add_ln102_1_reg_1025_reg[31]_i_2_n_11\,
      O => ram_reg_i_188_n_4
    );
ram_reg_i_189: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[31]_i_2_n_11\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_189_n_4
    );
ram_reg_i_190: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_345_n_8,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[27]_i_1_n_8\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[27]_i_1_n_8\,
      O => ram_reg_i_190_n_4
    );
ram_reg_i_191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[27]_i_1_n_8\,
      O => ram_reg_i_191_n_4
    );
ram_reg_i_192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[27]_i_1_n_8\,
      O => ram_reg_i_192_n_4
    );
ram_reg_i_193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(27),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(27),
      I5 => \add_ln102_1_reg_1025_reg[27]_i_1_n_8\,
      O => ram_reg_i_193_n_4
    );
ram_reg_i_194: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[27]_i_1_n_8\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_194_n_4
    );
ram_reg_i_195: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_345_n_9,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[27]_i_1_n_9\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[27]_i_1_n_9\,
      O => ram_reg_i_195_n_4
    );
ram_reg_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[27]_i_1_n_9\,
      O => ram_reg_i_196_n_4
    );
ram_reg_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[27]_i_1_n_9\,
      O => ram_reg_i_197_n_4
    );
ram_reg_i_198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(26),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(26),
      I5 => \add_ln102_1_reg_1025_reg[27]_i_1_n_9\,
      O => ram_reg_i_198_n_4
    );
ram_reg_i_199: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[27]_i_1_n_9\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_199_n_4
    );
ram_reg_i_200: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_345_n_10,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[27]_i_1_n_10\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[27]_i_1_n_10\,
      O => ram_reg_i_200_n_4
    );
ram_reg_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[27]_i_1_n_10\,
      O => ram_reg_i_201_n_4
    );
ram_reg_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[27]_i_1_n_10\,
      O => ram_reg_i_202_n_4
    );
ram_reg_i_203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(25),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(25),
      I5 => \add_ln102_1_reg_1025_reg[27]_i_1_n_10\,
      O => ram_reg_i_203_n_4
    );
ram_reg_i_204: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[27]_i_1_n_10\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_204_n_4
    );
ram_reg_i_205: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_345_n_11,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[27]_i_1_n_11\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[27]_i_1_n_11\,
      O => ram_reg_i_205_n_4
    );
ram_reg_i_206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[27]_i_1_n_11\,
      O => ram_reg_i_206_n_4
    );
ram_reg_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[27]_i_1_n_11\,
      O => ram_reg_i_207_n_4
    );
ram_reg_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(24),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(24),
      I5 => \add_ln102_1_reg_1025_reg[27]_i_1_n_11\,
      O => ram_reg_i_208_n_4
    );
ram_reg_i_209: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[27]_i_1_n_11\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_209_n_4
    );
ram_reg_i_210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_346_n_8,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[23]_i_1_n_8\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[23]_i_1_n_8\,
      O => ram_reg_i_210_n_4
    );
ram_reg_i_211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[23]_i_1_n_8\,
      O => ram_reg_i_211_n_4
    );
ram_reg_i_212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[23]_i_1_n_8\,
      O => ram_reg_i_212_n_4
    );
ram_reg_i_213: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(23),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(23),
      I5 => \add_ln102_1_reg_1025_reg[23]_i_1_n_8\,
      O => ram_reg_i_213_n_4
    );
ram_reg_i_214: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[23]_i_1_n_8\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_214_n_4
    );
ram_reg_i_215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_346_n_9,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[23]_i_1_n_9\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[23]_i_1_n_9\,
      O => ram_reg_i_215_n_4
    );
ram_reg_i_216: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[23]_i_1_n_9\,
      O => ram_reg_i_216_n_4
    );
ram_reg_i_217: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[23]_i_1_n_9\,
      O => ram_reg_i_217_n_4
    );
ram_reg_i_218: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(22),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(22),
      I5 => \add_ln102_1_reg_1025_reg[23]_i_1_n_9\,
      O => ram_reg_i_218_n_4
    );
ram_reg_i_219: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[23]_i_1_n_9\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_219_n_4
    );
ram_reg_i_220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_346_n_10,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[23]_i_1_n_10\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[23]_i_1_n_10\,
      O => ram_reg_i_220_n_4
    );
ram_reg_i_221: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[23]_i_1_n_10\,
      O => ram_reg_i_221_n_4
    );
ram_reg_i_222: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[23]_i_1_n_10\,
      O => ram_reg_i_222_n_4
    );
ram_reg_i_223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(21),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(21),
      I5 => \add_ln102_1_reg_1025_reg[23]_i_1_n_10\,
      O => ram_reg_i_223_n_4
    );
ram_reg_i_224: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[23]_i_1_n_10\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_224_n_4
    );
ram_reg_i_225: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_346_n_11,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[23]_i_1_n_11\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[23]_i_1_n_11\,
      O => ram_reg_i_225_n_4
    );
ram_reg_i_226: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[23]_i_1_n_11\,
      O => ram_reg_i_226_n_4
    );
ram_reg_i_227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[23]_i_1_n_11\,
      O => ram_reg_i_227_n_4
    );
ram_reg_i_228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(20),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(20),
      I5 => \add_ln102_1_reg_1025_reg[23]_i_1_n_11\,
      O => ram_reg_i_228_n_4
    );
ram_reg_i_229: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[23]_i_1_n_11\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_229_n_4
    );
ram_reg_i_230: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_347_n_8,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[19]_i_1_n_8\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[19]_i_1_n_8\,
      O => ram_reg_i_230_n_4
    );
ram_reg_i_231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[19]_i_1_n_8\,
      O => ram_reg_i_231_n_4
    );
ram_reg_i_232: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[19]_i_1_n_8\,
      O => ram_reg_i_232_n_4
    );
ram_reg_i_233: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(19),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(19),
      I5 => \add_ln102_1_reg_1025_reg[19]_i_1_n_8\,
      O => ram_reg_i_233_n_4
    );
ram_reg_i_234: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[19]_i_1_n_8\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_234_n_4
    );
ram_reg_i_235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_347_n_9,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[19]_i_1_n_9\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[19]_i_1_n_9\,
      O => ram_reg_i_235_n_4
    );
ram_reg_i_236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[19]_i_1_n_9\,
      O => ram_reg_i_236_n_4
    );
ram_reg_i_237: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[19]_i_1_n_9\,
      O => ram_reg_i_237_n_4
    );
ram_reg_i_238: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(18),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(18),
      I5 => \add_ln102_1_reg_1025_reg[19]_i_1_n_9\,
      O => ram_reg_i_238_n_4
    );
ram_reg_i_239: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[19]_i_1_n_9\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_239_n_4
    );
ram_reg_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_347_n_10,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[19]_i_1_n_10\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[19]_i_1_n_10\,
      O => ram_reg_i_240_n_4
    );
ram_reg_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[19]_i_1_n_10\,
      O => ram_reg_i_241_n_4
    );
ram_reg_i_242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[19]_i_1_n_10\,
      O => ram_reg_i_242_n_4
    );
ram_reg_i_243: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(17),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(17),
      I5 => \add_ln102_1_reg_1025_reg[19]_i_1_n_10\,
      O => ram_reg_i_243_n_4
    );
ram_reg_i_244: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[19]_i_1_n_10\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_244_n_4
    );
ram_reg_i_245: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_347_n_11,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[19]_i_1_n_11\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[19]_i_1_n_11\,
      O => ram_reg_i_245_n_4
    );
ram_reg_i_246: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[19]_i_1_n_11\,
      O => ram_reg_i_246_n_4
    );
ram_reg_i_247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[19]_i_1_n_11\,
      O => ram_reg_i_247_n_4
    );
ram_reg_i_248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(16),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(16),
      I5 => \add_ln102_1_reg_1025_reg[19]_i_1_n_11\,
      O => ram_reg_i_248_n_4
    );
ram_reg_i_249: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[19]_i_1_n_11\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_249_n_4
    );
ram_reg_i_250: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_348_n_8,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[15]_i_1_n_8\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[15]_i_1_n_8\,
      O => ram_reg_i_250_n_4
    );
ram_reg_i_251: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[15]_i_1_n_8\,
      O => ram_reg_i_251_n_4
    );
ram_reg_i_252: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[15]_i_1_n_8\,
      O => ram_reg_i_252_n_4
    );
ram_reg_i_253: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(15),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(15),
      I5 => \add_ln102_1_reg_1025_reg[15]_i_1_n_8\,
      O => ram_reg_i_253_n_4
    );
ram_reg_i_254: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[15]_i_1_n_8\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_254_n_4
    );
ram_reg_i_255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_348_n_9,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[15]_i_1_n_9\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[15]_i_1_n_9\,
      O => ram_reg_i_255_n_4
    );
ram_reg_i_256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[15]_i_1_n_9\,
      O => ram_reg_i_256_n_4
    );
ram_reg_i_257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[15]_i_1_n_9\,
      O => ram_reg_i_257_n_4
    );
ram_reg_i_258: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(14),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(14),
      I5 => \add_ln102_1_reg_1025_reg[15]_i_1_n_9\,
      O => ram_reg_i_258_n_4
    );
ram_reg_i_259: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[15]_i_1_n_9\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_259_n_4
    );
ram_reg_i_260: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_348_n_10,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[15]_i_1_n_10\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[15]_i_1_n_10\,
      O => ram_reg_i_260_n_4
    );
ram_reg_i_261: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[15]_i_1_n_10\,
      O => ram_reg_i_261_n_4
    );
ram_reg_i_262: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[15]_i_1_n_10\,
      O => ram_reg_i_262_n_4
    );
ram_reg_i_263: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(13),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(13),
      I5 => \add_ln102_1_reg_1025_reg[15]_i_1_n_10\,
      O => ram_reg_i_263_n_4
    );
ram_reg_i_264: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[15]_i_1_n_10\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_264_n_4
    );
ram_reg_i_265: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_348_n_11,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[15]_i_1_n_11\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[15]_i_1_n_11\,
      O => ram_reg_i_265_n_4
    );
ram_reg_i_266: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[15]_i_1_n_11\,
      O => ram_reg_i_266_n_4
    );
ram_reg_i_267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[15]_i_1_n_11\,
      O => ram_reg_i_267_n_4
    );
ram_reg_i_268: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(12),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(12),
      I5 => \add_ln102_1_reg_1025_reg[15]_i_1_n_11\,
      O => ram_reg_i_268_n_4
    );
ram_reg_i_269: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[15]_i_1_n_11\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_269_n_4
    );
ram_reg_i_270: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_349_n_8,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[11]_i_1_n_8\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[11]_i_1_n_8\,
      O => ram_reg_i_270_n_4
    );
ram_reg_i_271: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[11]_i_1_n_8\,
      O => ram_reg_i_271_n_4
    );
ram_reg_i_272: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[11]_i_1_n_8\,
      O => ram_reg_i_272_n_4
    );
ram_reg_i_273: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(11),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(11),
      I5 => \add_ln102_1_reg_1025_reg[11]_i_1_n_8\,
      O => ram_reg_i_273_n_4
    );
ram_reg_i_274: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[11]_i_1_n_8\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_274_n_4
    );
ram_reg_i_275: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_349_n_9,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[11]_i_1_n_9\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[11]_i_1_n_9\,
      O => ram_reg_i_275_n_4
    );
ram_reg_i_276: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[11]_i_1_n_9\,
      O => ram_reg_i_276_n_4
    );
ram_reg_i_277: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[11]_i_1_n_9\,
      O => ram_reg_i_277_n_4
    );
ram_reg_i_278: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(10),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(10),
      I5 => \add_ln102_1_reg_1025_reg[11]_i_1_n_9\,
      O => ram_reg_i_278_n_4
    );
ram_reg_i_279: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[11]_i_1_n_9\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_279_n_4
    );
ram_reg_i_280: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_349_n_10,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[11]_i_1_n_10\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[11]_i_1_n_10\,
      O => ram_reg_i_280_n_4
    );
ram_reg_i_281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[11]_i_1_n_10\,
      O => ram_reg_i_281_n_4
    );
ram_reg_i_282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[11]_i_1_n_10\,
      O => ram_reg_i_282_n_4
    );
ram_reg_i_283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554445411100010"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(9),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(9),
      I5 => \add_ln102_1_reg_1025_reg[11]_i_1_n_10\,
      O => ram_reg_i_283_n_4
    );
ram_reg_i_284: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[11]_i_1_n_10\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_284_n_4
    );
ram_reg_i_285: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_349_n_11,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[11]_i_1_n_11\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[11]_i_1_n_11\,
      O => ram_reg_i_285_n_4
    );
ram_reg_i_286: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[11]_i_1_n_11\,
      O => ram_reg_i_286_n_4
    );
ram_reg_i_287: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[11]_i_1_n_11\,
      O => ram_reg_i_287_n_4
    );
ram_reg_i_288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554445411100010"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(8),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(8),
      I5 => \add_ln102_1_reg_1025_reg[11]_i_1_n_11\,
      O => ram_reg_i_288_n_4
    );
ram_reg_i_289: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[11]_i_1_n_11\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_289_n_4
    );
ram_reg_i_290: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_350_n_8,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[7]_i_1_n_8\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[7]_i_1_n_8\,
      O => ram_reg_i_290_n_4
    );
ram_reg_i_291: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[7]_i_1_n_8\,
      O => ram_reg_i_291_n_4
    );
ram_reg_i_292: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[7]_i_1_n_8\,
      O => ram_reg_i_292_n_4
    );
ram_reg_i_293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(7),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(7),
      I5 => \add_ln102_1_reg_1025_reg[7]_i_1_n_8\,
      O => ram_reg_i_293_n_4
    );
ram_reg_i_294: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[7]_i_1_n_8\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_294_n_4
    );
ram_reg_i_295: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_350_n_9,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[7]_i_1_n_9\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[7]_i_1_n_9\,
      O => ram_reg_i_295_n_4
    );
ram_reg_i_296: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[7]_i_1_n_9\,
      O => ram_reg_i_296_n_4
    );
ram_reg_i_297: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[7]_i_1_n_9\,
      O => ram_reg_i_297_n_4
    );
ram_reg_i_298: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(6),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(6),
      I5 => \add_ln102_1_reg_1025_reg[7]_i_1_n_9\,
      O => ram_reg_i_298_n_4
    );
ram_reg_i_299: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[7]_i_1_n_9\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_299_n_4
    );
ram_reg_i_300: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_350_n_10,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[7]_i_1_n_10\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[7]_i_1_n_10\,
      O => ram_reg_i_300_n_4
    );
ram_reg_i_301: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[7]_i_1_n_10\,
      O => ram_reg_i_301_n_4
    );
ram_reg_i_302: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[7]_i_1_n_10\,
      O => ram_reg_i_302_n_4
    );
ram_reg_i_303: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(5),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(5),
      I5 => \add_ln102_1_reg_1025_reg[7]_i_1_n_10\,
      O => ram_reg_i_303_n_4
    );
ram_reg_i_304: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[7]_i_1_n_10\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_304_n_4
    );
ram_reg_i_305: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_350_n_11,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[7]_i_1_n_11\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[7]_i_1_n_11\,
      O => ram_reg_i_305_n_4
    );
ram_reg_i_306: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[7]_i_1_n_11\,
      O => ram_reg_i_306_n_4
    );
ram_reg_i_307: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[7]_i_1_n_11\,
      O => ram_reg_i_307_n_4
    );
ram_reg_i_308: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(4),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(4),
      I5 => \add_ln102_1_reg_1025_reg[7]_i_1_n_11\,
      O => ram_reg_i_308_n_4
    );
ram_reg_i_309: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[7]_i_1_n_11\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_309_n_4
    );
ram_reg_i_310: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_351_n_8,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[3]_i_1_n_8\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[3]_i_1_n_8\,
      O => ram_reg_i_310_n_4
    );
ram_reg_i_311: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[3]_i_1_n_8\,
      O => ram_reg_i_311_n_4
    );
ram_reg_i_312: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[3]_i_1_n_8\,
      O => ram_reg_i_312_n_4
    );
ram_reg_i_313: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(3),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(3),
      I5 => \add_ln102_1_reg_1025_reg[3]_i_1_n_8\,
      O => ram_reg_i_313_n_4
    );
ram_reg_i_314: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[3]_i_1_n_8\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_314_n_4
    );
ram_reg_i_315: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_351_n_9,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[3]_i_1_n_9\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[3]_i_1_n_9\,
      O => ram_reg_i_315_n_4
    );
ram_reg_i_316: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[3]_i_1_n_9\,
      O => ram_reg_i_316_n_4
    );
ram_reg_i_317: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[3]_i_1_n_9\,
      O => ram_reg_i_317_n_4
    );
ram_reg_i_318: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(2),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(2),
      I5 => \add_ln102_1_reg_1025_reg[3]_i_1_n_9\,
      O => ram_reg_i_318_n_4
    );
ram_reg_i_319: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[3]_i_1_n_9\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_319_n_4
    );
ram_reg_i_320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_351_n_10,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[3]_i_1_n_10\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[3]_i_1_n_10\,
      O => ram_reg_i_320_n_4
    );
ram_reg_i_321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[3]_i_1_n_10\,
      O => ram_reg_i_321_n_4
    );
ram_reg_i_322: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[3]_i_1_n_10\,
      O => ram_reg_i_322_n_4
    );
ram_reg_i_323: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABEEEFFFEF"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(1),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(1),
      I5 => \add_ln102_1_reg_1025_reg[3]_i_1_n_10\,
      O => ram_reg_i_323_n_4
    );
ram_reg_i_324: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[3]_i_1_n_10\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_324_n_4
    );
ram_reg_i_325: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8888888B88"
    )
        port map (
      I0 => ram_reg_i_351_n_11,
      I1 => ram_reg_i_141_n_4,
      I2 => ram_reg_i_342_n_4,
      I3 => \add_ln102_5_reg_1105_reg[3]_i_1_n_11\,
      I4 => ram_reg_i_343_n_4,
      I5 => \add_ln102_6_reg_1125_reg[3]_i_1_n_11\,
      O => ram_reg_i_325_n_4
    );
ram_reg_i_326: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5DDD555"
    )
        port map (
      I0 => ram_reg_i_344_n_4,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_4_reg_1085_reg[3]_i_1_n_11\,
      O => ram_reg_i_326_n_4
    );
ram_reg_i_327: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000A0AAA000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \add_ln102_3_reg_1065_reg[3]_i_1_n_11\,
      O => ram_reg_i_327_n_4
    );
ram_reg_i_328: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554445411100010"
    )
        port map (
      I0 => ram_reg_i_334_n_4,
      I1 => ram_reg_i_337_n_4,
      I2 => data8(0),
      I3 => ram_reg_i_335_n_4,
      I4 => data7(0),
      I5 => \add_ln102_1_reg_1025_reg[3]_i_1_n_11\,
      O => ram_reg_i_328_n_4
    );
ram_reg_i_329: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => \add_ln102_2_reg_1045_reg[3]_i_1_n_11\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage18,
      O => ram_reg_i_329_n_4
    );
ram_reg_i_330: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage33,
      I1 => ap_CS_fsm_pp0_stage18,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => ram_reg_i_330_n_4
    );
ram_reg_i_332: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage33,
      O => ram_reg_i_332_n_4
    );
ram_reg_i_333: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCACA0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage38,
      O => ram_reg_i_333_n_4
    );
ram_reg_i_334: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage18,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      O => ram_reg_i_334_n_4
    );
ram_reg_i_335: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage8,
      O => ram_reg_i_335_n_4
    );
ram_reg_i_336: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      O => ram_reg_i_336_n_4
    );
ram_reg_i_337: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      O => ram_reg_i_337_n_4
    );
ram_reg_i_338: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage18,
      I1 => ap_CS_fsm_pp0_stage8,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      O => ram_reg_i_338_n_4
    );
ram_reg_i_339: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      O => ram_reg_i_339_n_4
    );
ram_reg_i_340: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE000000FE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => ap_CS_fsm_pp0_stage19,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      O => ram_reg_i_340_n_4
    );
ram_reg_i_341: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_345_n_4,
      CO(3) => NLW_ram_reg_i_341_CO_UNCONNECTED(3),
      CO(2) => ram_reg_i_341_n_5,
      CO(1) => ram_reg_i_341_n_6,
      CO(0) => ram_reg_i_341_n_7,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln102_6_reg_1125(30 downto 28),
      O(3) => ram_reg_i_341_n_8,
      O(2) => ram_reg_i_341_n_9,
      O(1) => ram_reg_i_341_n_10,
      O(0) => ram_reg_i_341_n_11,
      S(3) => ram_reg_i_352_n_4,
      S(2) => ram_reg_i_353_n_4,
      S(1) => ram_reg_i_354_n_4,
      S(0) => ram_reg_i_355_n_4
    );
ram_reg_i_342: unisim.vcomponents.LUT4
    generic map(
      INIT => X"757F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage33,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      O => ram_reg_i_342_n_4
    );
ram_reg_i_343: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage38,
      I1 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      O => ram_reg_i_343_n_4
    );
ram_reg_i_344: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001100FF1F111FFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage33,
      I1 => ap_CS_fsm_pp0_stage38,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_enable_reg_pp0_iter1,
      O => ram_reg_i_344_n_4
    );
ram_reg_i_345: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_346_n_4,
      CO(3) => ram_reg_i_345_n_4,
      CO(2) => ram_reg_i_345_n_5,
      CO(1) => ram_reg_i_345_n_6,
      CO(0) => ram_reg_i_345_n_7,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_6_reg_1125(27 downto 24),
      O(3) => ram_reg_i_345_n_8,
      O(2) => ram_reg_i_345_n_9,
      O(1) => ram_reg_i_345_n_10,
      O(0) => ram_reg_i_345_n_11,
      S(3) => ram_reg_i_356_n_4,
      S(2) => ram_reg_i_357_n_4,
      S(1) => ram_reg_i_358_n_4,
      S(0) => ram_reg_i_359_n_4
    );
ram_reg_i_346: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_347_n_4,
      CO(3) => ram_reg_i_346_n_4,
      CO(2) => ram_reg_i_346_n_5,
      CO(1) => ram_reg_i_346_n_6,
      CO(0) => ram_reg_i_346_n_7,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_6_reg_1125(23 downto 20),
      O(3) => ram_reg_i_346_n_8,
      O(2) => ram_reg_i_346_n_9,
      O(1) => ram_reg_i_346_n_10,
      O(0) => ram_reg_i_346_n_11,
      S(3) => ram_reg_i_360_n_4,
      S(2) => ram_reg_i_361_n_4,
      S(1) => ram_reg_i_362_n_4,
      S(0) => ram_reg_i_363_n_4
    );
ram_reg_i_347: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_348_n_4,
      CO(3) => ram_reg_i_347_n_4,
      CO(2) => ram_reg_i_347_n_5,
      CO(1) => ram_reg_i_347_n_6,
      CO(0) => ram_reg_i_347_n_7,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_6_reg_1125(19 downto 16),
      O(3) => ram_reg_i_347_n_8,
      O(2) => ram_reg_i_347_n_9,
      O(1) => ram_reg_i_347_n_10,
      O(0) => ram_reg_i_347_n_11,
      S(3) => ram_reg_i_364_n_4,
      S(2) => ram_reg_i_365_n_4,
      S(1) => ram_reg_i_366_n_4,
      S(0) => ram_reg_i_367_n_4
    );
ram_reg_i_348: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_349_n_4,
      CO(3) => ram_reg_i_348_n_4,
      CO(2) => ram_reg_i_348_n_5,
      CO(1) => ram_reg_i_348_n_6,
      CO(0) => ram_reg_i_348_n_7,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_6_reg_1125(15 downto 12),
      O(3) => ram_reg_i_348_n_8,
      O(2) => ram_reg_i_348_n_9,
      O(1) => ram_reg_i_348_n_10,
      O(0) => ram_reg_i_348_n_11,
      S(3) => ram_reg_i_368_n_4,
      S(2) => ram_reg_i_369_n_4,
      S(1) => ram_reg_i_370_n_4,
      S(0) => ram_reg_i_371_n_4
    );
ram_reg_i_349: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_350_n_4,
      CO(3) => ram_reg_i_349_n_4,
      CO(2) => ram_reg_i_349_n_5,
      CO(1) => ram_reg_i_349_n_6,
      CO(0) => ram_reg_i_349_n_7,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_6_reg_1125(11 downto 8),
      O(3) => ram_reg_i_349_n_8,
      O(2) => ram_reg_i_349_n_9,
      O(1) => ram_reg_i_349_n_10,
      O(0) => ram_reg_i_349_n_11,
      S(3) => ram_reg_i_372_n_4,
      S(2) => ram_reg_i_373_n_4,
      S(1) => ram_reg_i_374_n_4,
      S(0) => ram_reg_i_375_n_4
    );
ram_reg_i_350: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_351_n_4,
      CO(3) => ram_reg_i_350_n_4,
      CO(2) => ram_reg_i_350_n_5,
      CO(1) => ram_reg_i_350_n_6,
      CO(0) => ram_reg_i_350_n_7,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_6_reg_1125(7 downto 4),
      O(3) => ram_reg_i_350_n_8,
      O(2) => ram_reg_i_350_n_9,
      O(1) => ram_reg_i_350_n_10,
      O(0) => ram_reg_i_350_n_11,
      S(3) => ram_reg_i_376_n_4,
      S(2) => ram_reg_i_377_n_4,
      S(1) => ram_reg_i_378_n_4,
      S(0) => ram_reg_i_379_n_4
    );
ram_reg_i_351: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_351_n_4,
      CO(2) => ram_reg_i_351_n_5,
      CO(1) => ram_reg_i_351_n_6,
      CO(0) => ram_reg_i_351_n_7,
      CYINIT => '0',
      DI(3 downto 0) => add_ln102_6_reg_1125(3 downto 0),
      O(3) => ram_reg_i_351_n_8,
      O(2) => ram_reg_i_351_n_9,
      O(1) => ram_reg_i_351_n_10,
      O(0) => ram_reg_i_351_n_11,
      S(3) => ram_reg_i_380_n_4,
      S(2) => ram_reg_i_381_n_4,
      S(1) => ram_reg_i_382_n_4,
      S(0) => ram_reg_i_383_n_4
    );
ram_reg_i_352: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln102_7_reg_1140(31),
      I1 => add_ln102_6_reg_1125(31),
      O => ram_reg_i_352_n_4
    );
ram_reg_i_353: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(30),
      I1 => mul_ln102_7_reg_1140(30),
      O => ram_reg_i_353_n_4
    );
ram_reg_i_354: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(29),
      I1 => mul_ln102_7_reg_1140(29),
      O => ram_reg_i_354_n_4
    );
ram_reg_i_355: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(28),
      I1 => mul_ln102_7_reg_1140(28),
      O => ram_reg_i_355_n_4
    );
ram_reg_i_356: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(27),
      I1 => mul_ln102_7_reg_1140(27),
      O => ram_reg_i_356_n_4
    );
ram_reg_i_357: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(26),
      I1 => mul_ln102_7_reg_1140(26),
      O => ram_reg_i_357_n_4
    );
ram_reg_i_358: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(25),
      I1 => mul_ln102_7_reg_1140(25),
      O => ram_reg_i_358_n_4
    );
ram_reg_i_359: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(24),
      I1 => mul_ln102_7_reg_1140(24),
      O => ram_reg_i_359_n_4
    );
ram_reg_i_360: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(23),
      I1 => mul_ln102_7_reg_1140(23),
      O => ram_reg_i_360_n_4
    );
ram_reg_i_361: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(22),
      I1 => mul_ln102_7_reg_1140(22),
      O => ram_reg_i_361_n_4
    );
ram_reg_i_362: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(21),
      I1 => mul_ln102_7_reg_1140(21),
      O => ram_reg_i_362_n_4
    );
ram_reg_i_363: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(20),
      I1 => mul_ln102_7_reg_1140(20),
      O => ram_reg_i_363_n_4
    );
ram_reg_i_364: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(19),
      I1 => mul_ln102_7_reg_1140(19),
      O => ram_reg_i_364_n_4
    );
ram_reg_i_365: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(18),
      I1 => mul_ln102_7_reg_1140(18),
      O => ram_reg_i_365_n_4
    );
ram_reg_i_366: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(17),
      I1 => mul_ln102_7_reg_1140(17),
      O => ram_reg_i_366_n_4
    );
ram_reg_i_367: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(16),
      I1 => mul_ln102_7_reg_1140(16),
      O => ram_reg_i_367_n_4
    );
ram_reg_i_368: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(15),
      I1 => mul_ln102_7_reg_1140(15),
      O => ram_reg_i_368_n_4
    );
ram_reg_i_369: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(14),
      I1 => mul_ln102_7_reg_1140(14),
      O => ram_reg_i_369_n_4
    );
ram_reg_i_370: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(13),
      I1 => mul_ln102_7_reg_1140(13),
      O => ram_reg_i_370_n_4
    );
ram_reg_i_371: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(12),
      I1 => mul_ln102_7_reg_1140(12),
      O => ram_reg_i_371_n_4
    );
ram_reg_i_372: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(11),
      I1 => mul_ln102_7_reg_1140(11),
      O => ram_reg_i_372_n_4
    );
ram_reg_i_373: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(10),
      I1 => mul_ln102_7_reg_1140(10),
      O => ram_reg_i_373_n_4
    );
ram_reg_i_374: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(9),
      I1 => mul_ln102_7_reg_1140(9),
      O => ram_reg_i_374_n_4
    );
ram_reg_i_375: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(8),
      I1 => mul_ln102_7_reg_1140(8),
      O => ram_reg_i_375_n_4
    );
ram_reg_i_376: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(7),
      I1 => mul_ln102_7_reg_1140(7),
      O => ram_reg_i_376_n_4
    );
ram_reg_i_377: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(6),
      I1 => mul_ln102_7_reg_1140(6),
      O => ram_reg_i_377_n_4
    );
ram_reg_i_378: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(5),
      I1 => mul_ln102_7_reg_1140(5),
      O => ram_reg_i_378_n_4
    );
ram_reg_i_379: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(4),
      I1 => mul_ln102_7_reg_1140(4),
      O => ram_reg_i_379_n_4
    );
ram_reg_i_380: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(3),
      I1 => mul_ln102_7_reg_1140(3),
      O => ram_reg_i_380_n_4
    );
ram_reg_i_381: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(2),
      I1 => mul_ln102_7_reg_1140(2),
      O => ram_reg_i_381_n_4
    );
ram_reg_i_382: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(1),
      I1 => mul_ln102_7_reg_1140(1),
      O => ram_reg_i_382_n_4
    );
ram_reg_i_383: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln102_6_reg_1125(0),
      I1 => mul_ln102_7_reg_1140(0),
      O => ram_reg_i_383_n_4
    );
ram_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0EFE0"
    )
        port map (
      I0 => ram_reg_i_141_n_4,
      I1 => ram_reg_i_142_n_4,
      I2 => Q(2),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => Q(0),
      O => WEBWE(0)
    );
ram_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFBBB"
    )
        port map (
      I0 => ram_reg_i_145_n_4,
      I1 => ram_reg_i_146_n_4,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_CS_fsm_pp0_stage1,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0
    );
ram_reg_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEEEEE"
    )
        port map (
      I0 => zext_ln98_2_reg_929(5),
      I1 => ram_reg_i_146_n_4,
      I2 => zext_ln102_1_mid2_v_v_v_fu_503_p3(5),
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter0,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0(0)
    );
ram_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888B8BBB8B"
    )
        port map (
      I0 => i_fu_64_reg(4),
      I1 => Q(3),
      I2 => ram_reg_i_148_n_4,
      I3 => ram_reg_i_149_n_4,
      I4 => ram_reg_i_150_n_4,
      I5 => ram_reg_i_151_n_4,
      O => ram_reg_i_61_n_4
    );
ram_reg_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => zext_ln98_2_reg_929(4),
      I1 => ram_reg_i_146_n_4,
      O => ram_reg_i_64_n_4
    );
ram_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABFBFBAB"
    )
        port map (
      I0 => ram_reg_i_155_n_4,
      I1 => acc_addr_reg_894(4),
      I2 => ram_reg_i_156_n_4,
      I3 => \acc_addr_reg_894[5]_i_3_n_4\,
      I4 => \acc_addr_reg_894[4]_i_2_n_4\,
      I5 => ram_reg_i_157_n_4,
      O => ram_reg_i_65_n_4
    );
ram_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04545404"
    )
        port map (
      I0 => ram_reg_i_155_n_4,
      I1 => acc_addr_reg_894(3),
      I2 => ram_reg_i_156_n_4,
      I3 => \acc_addr_reg_894_reg[5]_i_6_n_4\,
      I4 => \acc_addr_reg_894[3]_i_2_n_4\,
      I5 => ram_reg_i_159_n_4,
      O => ram_reg_i_67_n_4
    );
ram_reg_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln98_2_reg_929(3),
      I1 => ram_reg_i_146_n_4,
      O => ram_reg_i_68_n_4
    );
ram_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02220200AAAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_i_161_n_4,
      I2 => \acc_addr_reg_894[2]_i_2_n_4\,
      I3 => ram_reg_i_156_n_4,
      I4 => acc_addr_reg_894(2),
      I5 => ram_reg_i_162_n_4,
      O => \ap_CS_fsm_reg[8]_0\
    );
ram_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4445445544454444"
    )
        port map (
      I0 => ram_reg_i_164_n_4,
      I1 => ram_reg_i_165_n_4,
      I2 => ram_reg_i_166_n_4,
      I3 => ram_reg_i_161_n_4,
      I4 => ram_reg_i_156_n_4,
      I5 => acc_addr_reg_894(1),
      O => ram_reg_i_72_n_4
    );
ram_reg_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B800"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage39,
      I4 => ap_CS_fsm_pp0_stage34,
      O => ram_reg_i_73_n_4
    );
ram_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455555555"
    )
        port map (
      I0 => ram_reg_i_164_n_4,
      I1 => acc_addr_reg_894(0),
      I2 => ram_reg_i_156_n_4,
      I3 => data9(0),
      I4 => ram_reg_i_161_n_4,
      I5 => ram_reg_i_168_n_4,
      O => ram_reg_i_75_n_4
    );
ram_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA000000BA00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage39,
      I1 => ap_CS_fsm_pp0_stage34,
      I2 => ap_CS_fsm_pp0_stage29,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      O => ram_reg_i_76_n_4
    );
ram_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBBBA"
    )
        port map (
      I0 => ram_reg_i_169_n_4,
      I1 => ram_reg_i_170_n_4,
      I2 => ram_reg_i_171_n_4,
      I3 => ram_reg_i_172_n_4,
      I4 => ram_reg_i_173_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(31)
    );
ram_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_175_n_4,
      I1 => ram_reg_i_176_n_4,
      I2 => ram_reg_i_177_n_4,
      I3 => ram_reg_i_178_n_4,
      I4 => ram_reg_i_179_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(30)
    );
ram_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_180_n_4,
      I1 => ram_reg_i_181_n_4,
      I2 => ram_reg_i_182_n_4,
      I3 => ram_reg_i_183_n_4,
      I4 => ram_reg_i_184_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(29)
    );
ram_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_185_n_4,
      I1 => ram_reg_i_186_n_4,
      I2 => ram_reg_i_187_n_4,
      I3 => ram_reg_i_188_n_4,
      I4 => ram_reg_i_189_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(28)
    );
ram_reg_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_190_n_4,
      I1 => ram_reg_i_191_n_4,
      I2 => ram_reg_i_192_n_4,
      I3 => ram_reg_i_193_n_4,
      I4 => ram_reg_i_194_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(27)
    );
ram_reg_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_195_n_4,
      I1 => ram_reg_i_196_n_4,
      I2 => ram_reg_i_197_n_4,
      I3 => ram_reg_i_198_n_4,
      I4 => ram_reg_i_199_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(26)
    );
ram_reg_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_200_n_4,
      I1 => ram_reg_i_201_n_4,
      I2 => ram_reg_i_202_n_4,
      I3 => ram_reg_i_203_n_4,
      I4 => ram_reg_i_204_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(25)
    );
ram_reg_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_205_n_4,
      I1 => ram_reg_i_206_n_4,
      I2 => ram_reg_i_207_n_4,
      I3 => ram_reg_i_208_n_4,
      I4 => ram_reg_i_209_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(24)
    );
ram_reg_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_210_n_4,
      I1 => ram_reg_i_211_n_4,
      I2 => ram_reg_i_212_n_4,
      I3 => ram_reg_i_213_n_4,
      I4 => ram_reg_i_214_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(23)
    );
ram_reg_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_215_n_4,
      I1 => ram_reg_i_216_n_4,
      I2 => ram_reg_i_217_n_4,
      I3 => ram_reg_i_218_n_4,
      I4 => ram_reg_i_219_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(22)
    );
ram_reg_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
        port map (
      I0 => ram_reg_i_220_n_4,
      I1 => ram_reg_i_221_n_4,
      I2 => ram_reg_i_222_n_4,
      I3 => ram_reg_i_223_n_4,
      I4 => ram_reg_i_224_n_4,
      I5 => ram_reg_i_174_n_4,
      O => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(21)
    );
\reg_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2580,
      D => \reg_258_reg[10]_0\(0),
      Q => reg_258(0),
      R => '0'
    );
\reg_258_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2580,
      D => \reg_258_reg[10]_0\(10),
      Q => reg_258(10),
      R => '0'
    );
\reg_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2580,
      D => \reg_258_reg[10]_0\(1),
      Q => reg_258(1),
      R => '0'
    );
\reg_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2580,
      D => \reg_258_reg[10]_0\(2),
      Q => reg_258(2),
      R => '0'
    );
\reg_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2580,
      D => \reg_258_reg[10]_0\(3),
      Q => reg_258(3),
      R => '0'
    );
\reg_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2580,
      D => \reg_258_reg[10]_0\(4),
      Q => reg_258(4),
      R => '0'
    );
\reg_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2580,
      D => \reg_258_reg[10]_0\(5),
      Q => reg_258(5),
      R => '0'
    );
\reg_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2580,
      D => \reg_258_reg[10]_0\(6),
      Q => reg_258(6),
      R => '0'
    );
\reg_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2580,
      D => \reg_258_reg[10]_0\(7),
      Q => reg_258(7),
      R => '0'
    );
\reg_258_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2580,
      D => \reg_258_reg[10]_0\(8),
      Q => reg_258(8),
      R => '0'
    );
\reg_258_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2580,
      D => \reg_258_reg[10]_0\(9),
      Q => reg_258(9),
      R => '0'
    );
\reg_262[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      O => ap_enable_reg_pp0_iter0
    );
\reg_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(0),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(0),
      R => '0'
    );
\reg_262_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(10),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(10),
      R => '0'
    );
\reg_262_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(11),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(11),
      R => '0'
    );
\reg_262_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(12),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(12),
      R => '0'
    );
\reg_262_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(13),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(13),
      R => '0'
    );
\reg_262_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(14),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(14),
      R => '0'
    );
\reg_262_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(15),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(15),
      R => '0'
    );
\reg_262_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(16),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(16),
      R => '0'
    );
\reg_262_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(17),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(17),
      R => '0'
    );
\reg_262_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(18),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(18),
      R => '0'
    );
\reg_262_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(19),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(19),
      R => '0'
    );
\reg_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(1),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(1),
      R => '0'
    );
\reg_262_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(20),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(20),
      R => '0'
    );
\reg_262_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(21),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(21),
      R => '0'
    );
\reg_262_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(22),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(22),
      R => '0'
    );
\reg_262_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(23),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(23),
      R => '0'
    );
\reg_262_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(24),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(24),
      R => '0'
    );
\reg_262_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(25),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(25),
      R => '0'
    );
\reg_262_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(26),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(26),
      R => '0'
    );
\reg_262_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(27),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(27),
      R => '0'
    );
\reg_262_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(28),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(28),
      R => '0'
    );
\reg_262_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(29),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(29),
      R => '0'
    );
\reg_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(2),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(2),
      R => '0'
    );
\reg_262_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(30),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(30),
      R => '0'
    );
\reg_262_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(31),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(31),
      R => '0'
    );
\reg_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(3),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(3),
      R => '0'
    );
\reg_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(4),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(4),
      R => '0'
    );
\reg_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(5),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(5),
      R => '0'
    );
\reg_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(6),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(6),
      R => '0'
    );
\reg_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(7),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(7),
      R => '0'
    );
\reg_262_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(8),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(8),
      R => '0'
    );
\reg_262_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2620,
      D => dout_reg_2(9),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(9),
      R => '0'
    );
\reg_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2660,
      D => \reg_258_reg[10]_0\(0),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(0),
      R => '0'
    );
\reg_266_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2660,
      D => \reg_258_reg[10]_0\(10),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(10),
      R => '0'
    );
\reg_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2660,
      D => \reg_258_reg[10]_0\(1),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(1),
      R => '0'
    );
\reg_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2660,
      D => \reg_258_reg[10]_0\(2),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(2),
      R => '0'
    );
\reg_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2660,
      D => \reg_258_reg[10]_0\(3),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(3),
      R => '0'
    );
\reg_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2660,
      D => \reg_258_reg[10]_0\(4),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(4),
      R => '0'
    );
\reg_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2660,
      D => \reg_258_reg[10]_0\(5),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(5),
      R => '0'
    );
\reg_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2660,
      D => \reg_258_reg[10]_0\(6),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(6),
      R => '0'
    );
\reg_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2660,
      D => \reg_258_reg[10]_0\(7),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(7),
      R => '0'
    );
\reg_266_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2660,
      D => \reg_258_reg[10]_0\(8),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(8),
      R => '0'
    );
\reg_266_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2660,
      D => \reg_258_reg[10]_0\(9),
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(9),
      R => '0'
    );
\select_ln98_2_reg_889[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      O => acc_addr_reg_8940
    );
\select_ln98_2_reg_889_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_reg_8940,
      D => select_ln98_2_fu_407_p3(0),
      Q => zext_ln102_1_mid2_v_v_v_fu_503_p3(3),
      R => '0'
    );
\select_ln98_2_reg_889_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_reg_8940,
      D => select_ln98_2_fu_407_p3(1),
      Q => zext_ln102_1_mid2_v_v_v_fu_503_p3(4),
      R => '0'
    );
\select_ln98_2_reg_889_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => acc_addr_reg_8940,
      D => select_ln98_2_fu_407_p3(2),
      Q => zext_ln102_1_mid2_v_v_v_fu_503_p3(5),
      R => '0'
    );
\select_ln98_reg_864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln98_9_reg_8720,
      D => sext_ln100_fu_342_p1(0),
      Q => sext_ln100_1_fu_419_p1(0),
      R => '0'
    );
\select_ln98_reg_864_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln98_9_reg_8720,
      D => sext_ln100_fu_342_p1(1),
      Q => sext_ln100_1_fu_419_p1(1),
      R => '0'
    );
tmp_product_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(1),
      I1 => Q(2),
      I2 => tmp_product(1),
      O => B(1)
    );
tmp_product_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(0),
      I1 => Q(2),
      I2 => tmp_product(0),
      O => B(0)
    );
tmp_product_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(16),
      I1 => Q(2),
      I2 => dout_reg_1(16),
      O => grp_fu_157_p0(16)
    );
tmp_product_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(15),
      I1 => Q(2),
      I2 => dout_reg_1(15),
      O => grp_fu_157_p0(15)
    );
tmp_product_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(14),
      I1 => Q(2),
      I2 => dout_reg_1(14),
      O => grp_fu_157_p0(14)
    );
tmp_product_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(13),
      I1 => Q(2),
      I2 => dout_reg_1(13),
      O => grp_fu_157_p0(13)
    );
tmp_product_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(12),
      I1 => Q(2),
      I2 => dout_reg_1(12),
      O => grp_fu_157_p0(12)
    );
tmp_product_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(11),
      I1 => Q(2),
      I2 => dout_reg_1(11),
      O => grp_fu_157_p0(11)
    );
tmp_product_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(10),
      I1 => Q(2),
      I2 => dout_reg_1(10),
      O => grp_fu_157_p0(10)
    );
tmp_product_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(9),
      I1 => Q(2),
      I2 => dout_reg_1(9),
      O => grp_fu_157_p0(9)
    );
\tmp_product_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(10),
      I1 => Q(2),
      I2 => tmp_product(10),
      O => B(10)
    );
tmp_product_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(8),
      I1 => Q(2),
      I2 => dout_reg_1(8),
      O => grp_fu_157_p0(8)
    );
tmp_product_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(7),
      I1 => Q(2),
      I2 => dout_reg_1(7),
      O => grp_fu_157_p0(7)
    );
tmp_product_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(6),
      I1 => Q(2),
      I2 => dout_reg_1(6),
      O => grp_fu_157_p0(6)
    );
tmp_product_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(5),
      I1 => Q(2),
      I2 => dout_reg_1(5),
      O => grp_fu_157_p0(5)
    );
tmp_product_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(4),
      I1 => Q(2),
      I2 => dout_reg_1(4),
      O => grp_fu_157_p0(4)
    );
tmp_product_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(3),
      I1 => Q(2),
      I2 => dout_reg_1(3),
      O => grp_fu_157_p0(3)
    );
tmp_product_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(2),
      I1 => Q(2),
      I2 => dout_reg_1(2),
      O => grp_fu_157_p0(2)
    );
tmp_product_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(1),
      I1 => Q(2),
      I2 => dout_reg_1(1),
      O => grp_fu_157_p0(1)
    );
tmp_product_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0(0),
      I1 => Q(2),
      I2 => dout_reg_1(0),
      O => grp_fu_157_p0(0)
    );
\tmp_product_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(9),
      I1 => Q(2),
      I2 => tmp_product(9),
      O => B(9)
    );
\tmp_product_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(8),
      I1 => Q(2),
      I2 => tmp_product(8),
      O => B(8)
    );
tmp_product_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(7),
      I1 => Q(2),
      I2 => tmp_product(7),
      O => B(7)
    );
tmp_product_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(6),
      I1 => Q(2),
      I2 => tmp_product(6),
      O => B(6)
    );
tmp_product_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(5),
      I1 => Q(2),
      I2 => tmp_product(5),
      O => B(5)
    );
tmp_product_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(4),
      I1 => Q(2),
      I2 => tmp_product(4),
      O => B(4)
    );
tmp_product_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(3),
      I1 => Q(2),
      I2 => tmp_product(3),
      O => B(3)
    );
tmp_product_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1(2),
      I1 => Q(2),
      I2 => tmp_product(2),
      O => B(2)
    );
\tmp_s_reg_904[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sext_ln100_1_fu_419_p1(0),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      I3 => \tmp_s_reg_904_reg_n_4_[3]\,
      O => \tmp_s_reg_904[3]_i_1_n_4\
    );
\tmp_s_reg_904[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sext_ln100_1_fu_419_p1(1),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      I3 => \tmp_s_reg_904_reg_n_4_[4]\,
      O => \tmp_s_reg_904[4]_i_1_n_4\
    );
\tmp_s_reg_904_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_s_reg_904[3]_i_1_n_4\,
      Q => \tmp_s_reg_904_reg_n_4_[3]\,
      R => '0'
    );
\tmp_s_reg_904_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_s_reg_904[4]_i_1_n_4\,
      Q => \tmp_s_reg_904_reg_n_4_[4]\,
      R => '0'
    );
\zext_ln98_2_reg_929[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => zext_ln102_1_mid2_v_v_v_fu_503_p3(3),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      I3 => zext_ln98_2_reg_929(3),
      O => \zext_ln98_2_reg_929[3]_i_1_n_4\
    );
\zext_ln98_2_reg_929[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => zext_ln102_1_mid2_v_v_v_fu_503_p3(4),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      I3 => zext_ln98_2_reg_929(4),
      O => \zext_ln98_2_reg_929[4]_i_1_n_4\
    );
\zext_ln98_2_reg_929[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => zext_ln102_1_mid2_v_v_v_fu_503_p3(5),
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => \icmp_ln98_reg_853_reg_n_4_[0]\,
      I3 => zext_ln98_2_reg_929(5),
      O => \zext_ln98_2_reg_929[5]_i_1_n_4\
    );
\zext_ln98_2_reg_929_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln98_2_reg_929[3]_i_1_n_4\,
      Q => zext_ln98_2_reg_929(3),
      R => '0'
    );
\zext_ln98_2_reg_929_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln98_2_reg_929[4]_i_1_n_4\,
      Q => zext_ln98_2_reg_929(4),
      R => '0'
    );
\zext_ln98_2_reg_929_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln98_2_reg_929[5]_i_1_n_4\,
      Q => zext_ln98_2_reg_929(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_gmem_m_axi_load is
  port (
    gmem_ARREADY : out STD_LOGIC;
    gmem_RVALID : out STD_LOGIC;
    RREADY_Dummy : out STD_LOGIC;
    ARVALID_Dummy : out STD_LOGIC;
    RBURST_READY_Dummy : out STD_LOGIC;
    push : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 69 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ready_for_outstanding : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dout_vld_reg : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    mem_reg : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_load : entity is "sw_compute_gmem_m_axi_load";
end design_2_sw_compute_0_0_sw_compute_gmem_m_axi_load;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_load is
  signal \^arvalid_dummy\ : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_73 : STD_LOGIC;
  signal fifo_rreq_n_74 : STD_LOGIC;
  signal fifo_rreq_n_75 : STD_LOGIC;
  signal fifo_rreq_n_76 : STD_LOGIC;
  signal fifo_rreq_n_77 : STD_LOGIC;
  signal fifo_rreq_n_78 : STD_LOGIC;
  signal fifo_rreq_n_79 : STD_LOGIC;
  signal fifo_rreq_n_80 : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal rreq_len : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_len0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \tmp_len0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_len0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_len0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_len0_carry__0_n_7\ : STD_LOGIC;
  signal tmp_len0_carry_n_4 : STD_LOGIC;
  signal tmp_len0_carry_n_5 : STD_LOGIC;
  signal tmp_len0_carry_n_6 : STD_LOGIC;
  signal tmp_len0_carry_n_7 : STD_LOGIC;
  signal NLW_tmp_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_len0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_len0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  ARVALID_Dummy <= \^arvalid_dummy\;
buff_rdata: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized3\
     port map (
      E(0) => push,
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      din(33 downto 0) => din(33 downto 0),
      dout(32 downto 0) => dout(32 downto 0),
      dout_vld_reg_0 => dout_vld_reg,
      dout_vld_reg_1(0) => dout_vld_reg_0(0),
      empty_n_reg_0 => empty_n_reg,
      full_n_reg_0 => RREADY_Dummy,
      gmem_RVALID => gmem_RVALID,
      mOutPtr18_out => mOutPtr18_out,
      mem_reg => mem_reg,
      pop => pop,
      ram_reg(3 downto 0) => ram_reg(3 downto 0),
      ram_reg_0 => ram_reg_0,
      ram_reg_1 => ram_reg_1
    );
\data_p2[73]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^arvalid_dummy\,
      I1 => ARREADY_Dummy,
      O => E(0)
    );
fifo_rreq: entity work.design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo_9
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      E(0) => next_rreq,
      Q(67 downto 63) => rreq_len(6 downto 2),
      Q(62) => rreq_len(0),
      Q(61) => fifo_rreq_n_12,
      Q(60) => fifo_rreq_n_13,
      Q(59) => fifo_rreq_n_14,
      Q(58) => fifo_rreq_n_15,
      Q(57) => fifo_rreq_n_16,
      Q(56) => fifo_rreq_n_17,
      Q(55) => fifo_rreq_n_18,
      Q(54) => fifo_rreq_n_19,
      Q(53) => fifo_rreq_n_20,
      Q(52) => fifo_rreq_n_21,
      Q(51) => fifo_rreq_n_22,
      Q(50) => fifo_rreq_n_23,
      Q(49) => fifo_rreq_n_24,
      Q(48) => fifo_rreq_n_25,
      Q(47) => fifo_rreq_n_26,
      Q(46) => fifo_rreq_n_27,
      Q(45) => fifo_rreq_n_28,
      Q(44) => fifo_rreq_n_29,
      Q(43) => fifo_rreq_n_30,
      Q(42) => fifo_rreq_n_31,
      Q(41) => fifo_rreq_n_32,
      Q(40) => fifo_rreq_n_33,
      Q(39) => fifo_rreq_n_34,
      Q(38) => fifo_rreq_n_35,
      Q(37) => fifo_rreq_n_36,
      Q(36) => fifo_rreq_n_37,
      Q(35) => fifo_rreq_n_38,
      Q(34) => fifo_rreq_n_39,
      Q(33) => fifo_rreq_n_40,
      Q(32) => fifo_rreq_n_41,
      Q(31) => fifo_rreq_n_42,
      Q(30) => fifo_rreq_n_43,
      Q(29) => fifo_rreq_n_44,
      Q(28) => fifo_rreq_n_45,
      Q(27) => fifo_rreq_n_46,
      Q(26) => fifo_rreq_n_47,
      Q(25) => fifo_rreq_n_48,
      Q(24) => fifo_rreq_n_49,
      Q(23) => fifo_rreq_n_50,
      Q(22) => fifo_rreq_n_51,
      Q(21) => fifo_rreq_n_52,
      Q(20) => fifo_rreq_n_53,
      Q(19) => fifo_rreq_n_54,
      Q(18) => fifo_rreq_n_55,
      Q(17) => fifo_rreq_n_56,
      Q(16) => fifo_rreq_n_57,
      Q(15) => fifo_rreq_n_58,
      Q(14) => fifo_rreq_n_59,
      Q(13) => fifo_rreq_n_60,
      Q(12) => fifo_rreq_n_61,
      Q(11) => fifo_rreq_n_62,
      Q(10) => fifo_rreq_n_63,
      Q(9) => fifo_rreq_n_64,
      Q(8) => fifo_rreq_n_65,
      Q(7) => fifo_rreq_n_66,
      Q(6) => fifo_rreq_n_67,
      Q(5) => fifo_rreq_n_68,
      Q(4) => fifo_rreq_n_69,
      Q(3) => fifo_rreq_n_70,
      Q(2) => fifo_rreq_n_71,
      Q(1) => fifo_rreq_n_72,
      Q(0) => fifo_rreq_n_73,
      S(3) => fifo_rreq_n_74,
      S(2) => fifo_rreq_n_75,
      S(1) => fifo_rreq_n_76,
      S(0) => fifo_rreq_n_77,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[66]\(1) => fifo_rreq_n_78,
      \dout_reg[66]\(0) => fifo_rreq_n_79,
      gmem_ARREADY => gmem_ARREADY,
      push_0 => push_0,
      tmp_valid_reg => fifo_rreq_n_80,
      tmp_valid_reg_0 => \^arvalid_dummy\
    );
ready_for_outstanding_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ready_for_outstanding,
      Q => RBURST_READY_Dummy,
      R => SR(0)
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_65,
      Q => D(8),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_64,
      Q => D(9),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_63,
      Q => D(10),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_62,
      Q => D(11),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_61,
      Q => D(12),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_60,
      Q => D(13),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_59,
      Q => D(14),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_58,
      Q => D(15),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_57,
      Q => D(16),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_56,
      Q => D(17),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_55,
      Q => D(18),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_54,
      Q => D(19),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_53,
      Q => D(20),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_52,
      Q => D(21),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_51,
      Q => D(22),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_50,
      Q => D(23),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_49,
      Q => D(24),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_48,
      Q => D(25),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_47,
      Q => D(26),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_46,
      Q => D(27),
      R => SR(0)
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_73,
      Q => D(0),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_45,
      Q => D(28),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_44,
      Q => D(29),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_43,
      Q => D(30),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_42,
      Q => D(31),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_41,
      Q => D(32),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_40,
      Q => D(33),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_39,
      Q => D(34),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_38,
      Q => D(35),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_37,
      Q => D(36),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_36,
      Q => D(37),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_72,
      Q => D(1),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_35,
      Q => D(38),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_34,
      Q => D(39),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_33,
      Q => D(40),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_32,
      Q => D(41),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_31,
      Q => D(42),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_30,
      Q => D(43),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_29,
      Q => D(44),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_28,
      Q => D(45),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_27,
      Q => D(46),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_26,
      Q => D(47),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_71,
      Q => D(2),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_25,
      Q => D(48),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_24,
      Q => D(49),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_23,
      Q => D(50),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_22,
      Q => D(51),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_21,
      Q => D(52),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_20,
      Q => D(53),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_19,
      Q => D(54),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_18,
      Q => D(55),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_17,
      Q => D(56),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_16,
      Q => D(57),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_70,
      Q => D(3),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_15,
      Q => D(58),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_14,
      Q => D(59),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_13,
      Q => D(60),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_12,
      Q => D(61),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_69,
      Q => D(4),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_68,
      Q => D(5),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_67,
      Q => D(6),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_66,
      Q => D(7),
      R => SR(0)
    );
tmp_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_len0_carry_n_4,
      CO(2) => tmp_len0_carry_n_5,
      CO(1) => tmp_len0_carry_n_6,
      CO(0) => tmp_len0_carry_n_7,
      CYINIT => '0',
      DI(3) => rreq_len(2),
      DI(2) => '0',
      DI(1) => rreq_len(0),
      DI(0) => '0',
      O(3 downto 1) => tmp_len0(4 downto 2),
      O(0) => NLW_tmp_len0_carry_O_UNCONNECTED(0),
      S(3) => fifo_rreq_n_78,
      S(2) => '1',
      S(1) => fifo_rreq_n_79,
      S(0) => '1'
    );
\tmp_len0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_len0_carry_n_4,
      CO(3) => \tmp_len0_carry__0_n_4\,
      CO(2) => \tmp_len0_carry__0_n_5\,
      CO(1) => \tmp_len0_carry__0_n_6\,
      CO(0) => \tmp_len0_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => rreq_len(6 downto 3),
      O(3 downto 0) => tmp_len0(8 downto 5),
      S(3) => fifo_rreq_n_74,
      S(2) => fifo_rreq_n_75,
      S(1) => fifo_rreq_n_76,
      S(0) => fifo_rreq_n_77
    );
\tmp_len0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__0_n_4\,
      CO(3 downto 0) => \NLW_tmp_len0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_len0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_len0(31),
      S(3 downto 0) => B"0001"
    );
\tmp_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(2),
      Q => D(62),
      R => SR(0)
    );
\tmp_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(31),
      Q => D(69),
      R => SR(0)
    );
\tmp_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(3),
      Q => D(63),
      R => SR(0)
    );
\tmp_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(4),
      Q => D(64),
      R => SR(0)
    );
\tmp_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(5),
      Q => D(65),
      R => SR(0)
    );
\tmp_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(6),
      Q => D(66),
      R => SR(0)
    );
\tmp_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(7),
      Q => D(67),
      R => SR(0)
    );
\tmp_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(8),
      Q => D(68),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_80,
      Q => \^arvalid_dummy\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_gmem_m_axi_read is
  port (
    ARREADY_Dummy : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    pop : in STD_LOGIC;
    push : in STD_LOGIC;
    ARVALID_Dummy : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \data_p2_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_read : entity is "sw_compute_gmem_m_axi_read";
end design_2_sw_compute_0_0_sw_compute_gmem_m_axi_read;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal araddr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal burst_valid : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[63]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.last_loop__10\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_4\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^data_p1_reg[32]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \end_addr[13]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[13]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[13]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr[13]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr[17]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[17]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[17]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr[17]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr[21]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[21]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[21]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr[21]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr[25]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[25]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[25]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr[25]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr[29]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[29]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[29]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr[29]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr[33]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[33]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[5]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[5]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[5]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr[5]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr[9]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[9]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[9]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr[9]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[10]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[11]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[2]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[3]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[4]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[5]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[6]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[7]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[8]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[9]\ : STD_LOGIC;
  signal fifo_burst_n_5 : STD_LOGIC;
  signal fifo_burst_n_7 : STD_LOGIC;
  signal fifo_burst_n_8 : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_n_7\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_5\ : STD_LOGIC;
  signal \first_sect_carry__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__1_n_7\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_5\ : STD_LOGIC;
  signal \first_sect_carry__2_n_6\ : STD_LOGIC;
  signal \first_sect_carry__2_n_7\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__3_n_7\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_4\ : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf_reg_n_4 : STD_LOGIC;
  signal \last_sect_carry__0_i_1__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__0_n_7\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_5\ : STD_LOGIC;
  signal \last_sect_carry__1_n_6\ : STD_LOGIC;
  signal \last_sect_carry__1_n_7\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_5\ : STD_LOGIC;
  signal \last_sect_carry__2_n_6\ : STD_LOGIC;
  signal \last_sect_carry__2_n_7\ : STD_LOGIC;
  signal \last_sect_carry__3_n_7\ : STD_LOGIC;
  signal \last_sect_carry_i_1__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry_i_2__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry_i_3__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry_i_4__0_n_4\ : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal pop_0 : STD_LOGIC;
  signal rreq_handling_reg_n_4 : STD_LOGIC;
  signal rreq_valid : STD_LOGIC;
  signal rs_rreq_n_10 : STD_LOGIC;
  signal rs_rreq_n_100 : STD_LOGIC;
  signal rs_rreq_n_101 : STD_LOGIC;
  signal rs_rreq_n_102 : STD_LOGIC;
  signal rs_rreq_n_103 : STD_LOGIC;
  signal rs_rreq_n_104 : STD_LOGIC;
  signal rs_rreq_n_105 : STD_LOGIC;
  signal rs_rreq_n_106 : STD_LOGIC;
  signal rs_rreq_n_107 : STD_LOGIC;
  signal rs_rreq_n_108 : STD_LOGIC;
  signal rs_rreq_n_109 : STD_LOGIC;
  signal rs_rreq_n_11 : STD_LOGIC;
  signal rs_rreq_n_110 : STD_LOGIC;
  signal rs_rreq_n_111 : STD_LOGIC;
  signal rs_rreq_n_112 : STD_LOGIC;
  signal rs_rreq_n_113 : STD_LOGIC;
  signal rs_rreq_n_114 : STD_LOGIC;
  signal rs_rreq_n_115 : STD_LOGIC;
  signal rs_rreq_n_116 : STD_LOGIC;
  signal rs_rreq_n_117 : STD_LOGIC;
  signal rs_rreq_n_118 : STD_LOGIC;
  signal rs_rreq_n_119 : STD_LOGIC;
  signal rs_rreq_n_12 : STD_LOGIC;
  signal rs_rreq_n_120 : STD_LOGIC;
  signal rs_rreq_n_121 : STD_LOGIC;
  signal rs_rreq_n_122 : STD_LOGIC;
  signal rs_rreq_n_123 : STD_LOGIC;
  signal rs_rreq_n_124 : STD_LOGIC;
  signal rs_rreq_n_125 : STD_LOGIC;
  signal rs_rreq_n_126 : STD_LOGIC;
  signal rs_rreq_n_127 : STD_LOGIC;
  signal rs_rreq_n_128 : STD_LOGIC;
  signal rs_rreq_n_129 : STD_LOGIC;
  signal rs_rreq_n_13 : STD_LOGIC;
  signal rs_rreq_n_130 : STD_LOGIC;
  signal rs_rreq_n_131 : STD_LOGIC;
  signal rs_rreq_n_132 : STD_LOGIC;
  signal rs_rreq_n_133 : STD_LOGIC;
  signal rs_rreq_n_134 : STD_LOGIC;
  signal rs_rreq_n_135 : STD_LOGIC;
  signal rs_rreq_n_136 : STD_LOGIC;
  signal rs_rreq_n_137 : STD_LOGIC;
  signal rs_rreq_n_138 : STD_LOGIC;
  signal rs_rreq_n_139 : STD_LOGIC;
  signal rs_rreq_n_14 : STD_LOGIC;
  signal rs_rreq_n_140 : STD_LOGIC;
  signal rs_rreq_n_141 : STD_LOGIC;
  signal rs_rreq_n_142 : STD_LOGIC;
  signal rs_rreq_n_143 : STD_LOGIC;
  signal rs_rreq_n_144 : STD_LOGIC;
  signal rs_rreq_n_145 : STD_LOGIC;
  signal rs_rreq_n_146 : STD_LOGIC;
  signal rs_rreq_n_147 : STD_LOGIC;
  signal rs_rreq_n_148 : STD_LOGIC;
  signal rs_rreq_n_149 : STD_LOGIC;
  signal rs_rreq_n_15 : STD_LOGIC;
  signal rs_rreq_n_150 : STD_LOGIC;
  signal rs_rreq_n_151 : STD_LOGIC;
  signal rs_rreq_n_152 : STD_LOGIC;
  signal rs_rreq_n_153 : STD_LOGIC;
  signal rs_rreq_n_154 : STD_LOGIC;
  signal rs_rreq_n_155 : STD_LOGIC;
  signal rs_rreq_n_156 : STD_LOGIC;
  signal rs_rreq_n_157 : STD_LOGIC;
  signal rs_rreq_n_158 : STD_LOGIC;
  signal rs_rreq_n_159 : STD_LOGIC;
  signal rs_rreq_n_16 : STD_LOGIC;
  signal rs_rreq_n_160 : STD_LOGIC;
  signal rs_rreq_n_161 : STD_LOGIC;
  signal rs_rreq_n_162 : STD_LOGIC;
  signal rs_rreq_n_163 : STD_LOGIC;
  signal rs_rreq_n_164 : STD_LOGIC;
  signal rs_rreq_n_165 : STD_LOGIC;
  signal rs_rreq_n_166 : STD_LOGIC;
  signal rs_rreq_n_167 : STD_LOGIC;
  signal rs_rreq_n_168 : STD_LOGIC;
  signal rs_rreq_n_169 : STD_LOGIC;
  signal rs_rreq_n_17 : STD_LOGIC;
  signal rs_rreq_n_170 : STD_LOGIC;
  signal rs_rreq_n_171 : STD_LOGIC;
  signal rs_rreq_n_172 : STD_LOGIC;
  signal rs_rreq_n_173 : STD_LOGIC;
  signal rs_rreq_n_174 : STD_LOGIC;
  signal rs_rreq_n_175 : STD_LOGIC;
  signal rs_rreq_n_176 : STD_LOGIC;
  signal rs_rreq_n_177 : STD_LOGIC;
  signal rs_rreq_n_178 : STD_LOGIC;
  signal rs_rreq_n_179 : STD_LOGIC;
  signal rs_rreq_n_18 : STD_LOGIC;
  signal rs_rreq_n_180 : STD_LOGIC;
  signal rs_rreq_n_181 : STD_LOGIC;
  signal rs_rreq_n_182 : STD_LOGIC;
  signal rs_rreq_n_183 : STD_LOGIC;
  signal rs_rreq_n_184 : STD_LOGIC;
  signal rs_rreq_n_185 : STD_LOGIC;
  signal rs_rreq_n_186 : STD_LOGIC;
  signal rs_rreq_n_187 : STD_LOGIC;
  signal rs_rreq_n_188 : STD_LOGIC;
  signal rs_rreq_n_189 : STD_LOGIC;
  signal rs_rreq_n_19 : STD_LOGIC;
  signal rs_rreq_n_190 : STD_LOGIC;
  signal rs_rreq_n_191 : STD_LOGIC;
  signal rs_rreq_n_20 : STD_LOGIC;
  signal rs_rreq_n_21 : STD_LOGIC;
  signal rs_rreq_n_22 : STD_LOGIC;
  signal rs_rreq_n_23 : STD_LOGIC;
  signal rs_rreq_n_24 : STD_LOGIC;
  signal rs_rreq_n_25 : STD_LOGIC;
  signal rs_rreq_n_26 : STD_LOGIC;
  signal rs_rreq_n_27 : STD_LOGIC;
  signal rs_rreq_n_28 : STD_LOGIC;
  signal rs_rreq_n_29 : STD_LOGIC;
  signal rs_rreq_n_30 : STD_LOGIC;
  signal rs_rreq_n_31 : STD_LOGIC;
  signal rs_rreq_n_32 : STD_LOGIC;
  signal rs_rreq_n_33 : STD_LOGIC;
  signal rs_rreq_n_34 : STD_LOGIC;
  signal rs_rreq_n_35 : STD_LOGIC;
  signal rs_rreq_n_36 : STD_LOGIC;
  signal rs_rreq_n_37 : STD_LOGIC;
  signal rs_rreq_n_38 : STD_LOGIC;
  signal rs_rreq_n_39 : STD_LOGIC;
  signal rs_rreq_n_40 : STD_LOGIC;
  signal rs_rreq_n_41 : STD_LOGIC;
  signal rs_rreq_n_42 : STD_LOGIC;
  signal rs_rreq_n_43 : STD_LOGIC;
  signal rs_rreq_n_44 : STD_LOGIC;
  signal rs_rreq_n_45 : STD_LOGIC;
  signal rs_rreq_n_46 : STD_LOGIC;
  signal rs_rreq_n_47 : STD_LOGIC;
  signal rs_rreq_n_48 : STD_LOGIC;
  signal rs_rreq_n_49 : STD_LOGIC;
  signal rs_rreq_n_50 : STD_LOGIC;
  signal rs_rreq_n_51 : STD_LOGIC;
  signal rs_rreq_n_52 : STD_LOGIC;
  signal rs_rreq_n_53 : STD_LOGIC;
  signal rs_rreq_n_54 : STD_LOGIC;
  signal rs_rreq_n_55 : STD_LOGIC;
  signal rs_rreq_n_56 : STD_LOGIC;
  signal rs_rreq_n_57 : STD_LOGIC;
  signal rs_rreq_n_58 : STD_LOGIC;
  signal rs_rreq_n_6 : STD_LOGIC;
  signal rs_rreq_n_66 : STD_LOGIC;
  signal rs_rreq_n_67 : STD_LOGIC;
  signal rs_rreq_n_68 : STD_LOGIC;
  signal rs_rreq_n_69 : STD_LOGIC;
  signal rs_rreq_n_7 : STD_LOGIC;
  signal rs_rreq_n_70 : STD_LOGIC;
  signal rs_rreq_n_71 : STD_LOGIC;
  signal rs_rreq_n_72 : STD_LOGIC;
  signal rs_rreq_n_73 : STD_LOGIC;
  signal rs_rreq_n_74 : STD_LOGIC;
  signal rs_rreq_n_75 : STD_LOGIC;
  signal rs_rreq_n_76 : STD_LOGIC;
  signal rs_rreq_n_77 : STD_LOGIC;
  signal rs_rreq_n_78 : STD_LOGIC;
  signal rs_rreq_n_79 : STD_LOGIC;
  signal rs_rreq_n_8 : STD_LOGIC;
  signal rs_rreq_n_80 : STD_LOGIC;
  signal rs_rreq_n_81 : STD_LOGIC;
  signal rs_rreq_n_82 : STD_LOGIC;
  signal rs_rreq_n_83 : STD_LOGIC;
  signal rs_rreq_n_84 : STD_LOGIC;
  signal rs_rreq_n_85 : STD_LOGIC;
  signal rs_rreq_n_86 : STD_LOGIC;
  signal rs_rreq_n_87 : STD_LOGIC;
  signal rs_rreq_n_88 : STD_LOGIC;
  signal rs_rreq_n_89 : STD_LOGIC;
  signal rs_rreq_n_9 : STD_LOGIC;
  signal rs_rreq_n_90 : STD_LOGIC;
  signal rs_rreq_n_91 : STD_LOGIC;
  signal rs_rreq_n_92 : STD_LOGIC;
  signal rs_rreq_n_93 : STD_LOGIC;
  signal rs_rreq_n_94 : STD_LOGIC;
  signal rs_rreq_n_95 : STD_LOGIC;
  signal rs_rreq_n_96 : STD_LOGIC;
  signal rs_rreq_n_97 : STD_LOGIC;
  signal rs_rreq_n_98 : STD_LOGIC;
  signal rs_rreq_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[63]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_7\ : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[9]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[9]\ : STD_LOGIC;
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[32]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[33]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[34]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[35]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[36]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[37]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[38]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[39]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[40]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[41]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[42]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[43]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[44]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[45]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[46]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[47]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[48]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[49]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[50]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[51]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[52]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[53]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[54]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[55]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[56]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[57]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[58]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[59]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[60]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[61]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[62]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair167";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[32]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[36]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[40]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[44]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[48]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[52]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[56]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[60]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[63]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair173";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
begin
  Q(0) <= \^q\(0);
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0);
  \data_p1_reg[32]\(32 downto 0) <= \^data_p1_reg[32]\(32 downto 0);
  m_axi_gmem_ARADDR(61 downto 0) <= \^m_axi_gmem_araddr\(61 downto 0);
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => p_1_in(2),
      Q => beat_len(0),
      R => SR(0)
    );
\beat_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => p_1_in(3),
      Q => beat_len(1),
      R => SR(0)
    );
\beat_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => p_1_in(4),
      Q => beat_len(2),
      R => SR(0)
    );
\beat_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => p_1_in(5),
      Q => beat_len(3),
      R => SR(0)
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => p_1_in(6),
      Q => beat_len(4),
      R => SR(0)
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => p_1_in(7),
      Q => beat_len(5),
      R => SR(0)
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => p_1_in(8),
      Q => beat_len(6),
      R => SR(0)
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_58,
      Q => beat_len(9),
      R => SR(0)
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_9,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => SR(0)
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[10]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[11]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[12]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[13]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[14]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[15]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[16]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[17]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[18]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[19]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[20]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[21]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[22]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[23]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[24]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[25]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[26]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[27]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[28]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[29]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[2]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[30]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[31]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[32]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(32),
      O => araddr_tmp(32)
    );
\could_multi_bursts.araddr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[33]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(33),
      O => araddr_tmp(33)
    );
\could_multi_bursts.araddr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[34]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(34),
      O => araddr_tmp(34)
    );
\could_multi_bursts.araddr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[35]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(35),
      O => araddr_tmp(35)
    );
\could_multi_bursts.araddr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[36]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(36),
      O => araddr_tmp(36)
    );
\could_multi_bursts.araddr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[37]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(37),
      O => araddr_tmp(37)
    );
\could_multi_bursts.araddr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[38]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(38),
      O => araddr_tmp(38)
    );
\could_multi_bursts.araddr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[39]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(39),
      O => araddr_tmp(39)
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[3]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[40]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(40),
      O => araddr_tmp(40)
    );
\could_multi_bursts.araddr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[41]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(41),
      O => araddr_tmp(41)
    );
\could_multi_bursts.araddr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[42]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(42),
      O => araddr_tmp(42)
    );
\could_multi_bursts.araddr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[43]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(43),
      O => araddr_tmp(43)
    );
\could_multi_bursts.araddr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[44]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(44),
      O => araddr_tmp(44)
    );
\could_multi_bursts.araddr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[45]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(45),
      O => araddr_tmp(45)
    );
\could_multi_bursts.araddr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[46]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(46),
      O => araddr_tmp(46)
    );
\could_multi_bursts.araddr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[47]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(47),
      O => araddr_tmp(47)
    );
\could_multi_bursts.araddr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[48]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(48),
      O => araddr_tmp(48)
    );
\could_multi_bursts.araddr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[49]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(49),
      O => araddr_tmp(49)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[4]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(2),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_4\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(1),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_4\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(0),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_4\
    );
\could_multi_bursts.araddr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[50]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(50),
      O => araddr_tmp(50)
    );
\could_multi_bursts.araddr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[51]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(51),
      O => araddr_tmp(51)
    );
\could_multi_bursts.araddr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[52]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(52),
      O => araddr_tmp(52)
    );
\could_multi_bursts.araddr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[53]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(53),
      O => araddr_tmp(53)
    );
\could_multi_bursts.araddr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[54]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(54),
      O => araddr_tmp(54)
    );
\could_multi_bursts.araddr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[55]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(55),
      O => araddr_tmp(55)
    );
\could_multi_bursts.araddr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[56]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(56),
      O => araddr_tmp(56)
    );
\could_multi_bursts.araddr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[57]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(57),
      O => araddr_tmp(57)
    );
\could_multi_bursts.araddr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[58]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(58),
      O => araddr_tmp(58)
    );
\could_multi_bursts.araddr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[59]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(59),
      O => araddr_tmp(59)
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[5]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[60]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(60),
      O => araddr_tmp(60)
    );
\could_multi_bursts.araddr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[61]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(61),
      O => araddr_tmp(61)
    );
\could_multi_bursts.araddr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[62]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(62),
      O => araddr_tmp(62)
    );
\could_multi_bursts.araddr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[63]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(63),
      O => araddr_tmp(63)
    );
\could_multi_bursts.araddr_buf[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(5),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \could_multi_bursts.araddr_buf[63]_i_3_n_4\
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[6]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[7]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[8]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(4),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_4\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(3),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_4\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[9]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem_araddr\(8),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem_araddr\(9),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem_araddr\(10),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem_araddr\(11),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem_araddr\(12),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem_araddr\(13),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem_araddr\(14),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem_araddr\(15),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem_araddr\(16),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem_araddr\(17),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem_araddr\(18),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem_araddr\(19),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem_araddr\(20),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem_araddr\(21),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem_araddr\(22),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem_araddr\(23),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem_araddr\(24),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem_araddr\(25),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem_araddr\(26),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem_araddr\(27),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem_araddr\(0),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem_araddr\(28),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem_araddr\(29),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(32),
      Q => \^m_axi_gmem_araddr\(30),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(32 downto 29),
      S(3 downto 0) => \^m_axi_gmem_araddr\(30 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(33),
      Q => \^m_axi_gmem_araddr\(31),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(34),
      Q => \^m_axi_gmem_araddr\(32),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(35),
      Q => \^m_axi_gmem_araddr\(33),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(36),
      Q => \^m_axi_gmem_araddr\(34),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(36 downto 33),
      S(3 downto 0) => \^m_axi_gmem_araddr\(34 downto 31)
    );
\could_multi_bursts.araddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(37),
      Q => \^m_axi_gmem_araddr\(35),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(38),
      Q => \^m_axi_gmem_araddr\(36),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(39),
      Q => \^m_axi_gmem_araddr\(37),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem_araddr\(1),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(40),
      Q => \^m_axi_gmem_araddr\(38),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(40 downto 37),
      S(3 downto 0) => \^m_axi_gmem_araddr\(38 downto 35)
    );
\could_multi_bursts.araddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(41),
      Q => \^m_axi_gmem_araddr\(39),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(42),
      Q => \^m_axi_gmem_araddr\(40),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(43),
      Q => \^m_axi_gmem_araddr\(41),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(44),
      Q => \^m_axi_gmem_araddr\(42),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(44 downto 41),
      S(3 downto 0) => \^m_axi_gmem_araddr\(42 downto 39)
    );
\could_multi_bursts.araddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(45),
      Q => \^m_axi_gmem_araddr\(43),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(46),
      Q => \^m_axi_gmem_araddr\(44),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(47),
      Q => \^m_axi_gmem_araddr\(45),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(48),
      Q => \^m_axi_gmem_araddr\(46),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(48 downto 45),
      S(3 downto 0) => \^m_axi_gmem_araddr\(46 downto 43)
    );
\could_multi_bursts.araddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(49),
      Q => \^m_axi_gmem_araddr\(47),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem_araddr\(2),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_4\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_4\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_4\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(50),
      Q => \^m_axi_gmem_araddr\(48),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(51),
      Q => \^m_axi_gmem_araddr\(49),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(52),
      Q => \^m_axi_gmem_araddr\(50),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[52]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(52 downto 49),
      S(3 downto 0) => \^m_axi_gmem_araddr\(50 downto 47)
    );
\could_multi_bursts.araddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(53),
      Q => \^m_axi_gmem_araddr\(51),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(54),
      Q => \^m_axi_gmem_araddr\(52),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(55),
      Q => \^m_axi_gmem_araddr\(53),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(56),
      Q => \^m_axi_gmem_araddr\(54),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[56]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(56 downto 53),
      S(3 downto 0) => \^m_axi_gmem_araddr\(54 downto 51)
    );
\could_multi_bursts.araddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(57),
      Q => \^m_axi_gmem_araddr\(55),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(58),
      Q => \^m_axi_gmem_araddr\(56),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(59),
      Q => \^m_axi_gmem_araddr\(57),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem_araddr\(3),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(60),
      Q => \^m_axi_gmem_araddr\(58),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[60]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(60 downto 57),
      S(3 downto 0) => \^m_axi_gmem_araddr\(58 downto 55)
    );
\could_multi_bursts.araddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(61),
      Q => \^m_axi_gmem_araddr\(59),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(62),
      Q => \^m_axi_gmem_araddr\(60),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(63),
      Q => \^m_axi_gmem_araddr\(61),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[63]_i_4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem_araddr\(61 downto 59)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem_araddr\(4),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem_araddr\(5),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem_araddr\(6),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_4\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_4\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem_araddr\(7),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_17,
      D => fifo_rctl_n_14,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_17,
      D => fifo_rctl_n_15,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_17,
      D => fifo_rctl_n_16,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_17,
      D => fifo_rctl_n_18,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__1\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => \p_0_in__1\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      O => \p_0_in__1\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      O => \p_0_in__1\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \p_0_in__1\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => \p_0_in__1\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \p_0_in__1\(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \p_0_in__1\(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \p_0_in__1\(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \p_0_in__1\(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \p_0_in__1\(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \p_0_in__1\(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_11,
      Q => \could_multi_bursts.sect_handling_reg_n_4\,
      R => SR(0)
    );
\end_addr[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_116,
      I1 => rs_rreq_n_58,
      O => \end_addr[13]_i_2_n_4\
    );
\end_addr[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_117,
      I1 => rs_rreq_n_58,
      O => \end_addr[13]_i_3_n_4\
    );
\end_addr[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_118,
      I1 => rs_rreq_n_58,
      O => \end_addr[13]_i_4_n_4\
    );
\end_addr[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_119,
      I1 => rs_rreq_n_58,
      O => \end_addr[13]_i_5_n_4\
    );
\end_addr[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_112,
      I1 => rs_rreq_n_58,
      O => \end_addr[17]_i_2_n_4\
    );
\end_addr[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_113,
      I1 => rs_rreq_n_58,
      O => \end_addr[17]_i_3_n_4\
    );
\end_addr[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_114,
      I1 => rs_rreq_n_58,
      O => \end_addr[17]_i_4_n_4\
    );
\end_addr[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_115,
      I1 => rs_rreq_n_58,
      O => \end_addr[17]_i_5_n_4\
    );
\end_addr[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_108,
      I1 => rs_rreq_n_58,
      O => \end_addr[21]_i_2_n_4\
    );
\end_addr[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_109,
      I1 => rs_rreq_n_58,
      O => \end_addr[21]_i_3_n_4\
    );
\end_addr[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_110,
      I1 => rs_rreq_n_58,
      O => \end_addr[21]_i_4_n_4\
    );
\end_addr[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_111,
      I1 => rs_rreq_n_58,
      O => \end_addr[21]_i_5_n_4\
    );
\end_addr[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_104,
      I1 => rs_rreq_n_58,
      O => \end_addr[25]_i_2_n_4\
    );
\end_addr[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_105,
      I1 => rs_rreq_n_58,
      O => \end_addr[25]_i_3_n_4\
    );
\end_addr[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_106,
      I1 => rs_rreq_n_58,
      O => \end_addr[25]_i_4_n_4\
    );
\end_addr[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_107,
      I1 => rs_rreq_n_58,
      O => \end_addr[25]_i_5_n_4\
    );
\end_addr[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_100,
      I1 => rs_rreq_n_58,
      O => \end_addr[29]_i_2_n_4\
    );
\end_addr[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_101,
      I1 => rs_rreq_n_58,
      O => \end_addr[29]_i_3_n_4\
    );
\end_addr[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_102,
      I1 => rs_rreq_n_58,
      O => \end_addr[29]_i_4_n_4\
    );
\end_addr[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_103,
      I1 => rs_rreq_n_58,
      O => \end_addr[29]_i_5_n_4\
    );
\end_addr[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_98,
      I1 => rs_rreq_n_58,
      O => \end_addr[33]_i_2_n_4\
    );
\end_addr[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_99,
      I1 => rs_rreq_n_58,
      O => \end_addr[33]_i_3_n_4\
    );
\end_addr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_124,
      I1 => p_1_in(5),
      O => \end_addr[5]_i_2_n_4\
    );
\end_addr[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_125,
      I1 => p_1_in(4),
      O => \end_addr[5]_i_3_n_4\
    );
\end_addr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_126,
      I1 => p_1_in(3),
      O => \end_addr[5]_i_4_n_4\
    );
\end_addr[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_127,
      I1 => p_1_in(2),
      O => \end_addr[5]_i_5_n_4\
    );
\end_addr[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_120,
      I1 => rs_rreq_n_58,
      O => \end_addr[9]_i_2_n_4\
    );
\end_addr[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_121,
      I1 => p_1_in(8),
      O => \end_addr[9]_i_3_n_4\
    );
\end_addr[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_122,
      I1 => p_1_in(7),
      O => \end_addr[9]_i_4_n_4\
    );
\end_addr[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_123,
      I1 => p_1_in(6),
      O => \end_addr[9]_i_5_n_4\
    );
\end_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_183,
      Q => \end_addr_reg_n_4_[10]\,
      R => SR(0)
    );
\end_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_182,
      Q => \end_addr_reg_n_4_[11]\,
      R => SR(0)
    );
\end_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_181,
      Q => p_0_in0_in(0),
      R => SR(0)
    );
\end_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_180,
      Q => p_0_in0_in(1),
      R => SR(0)
    );
\end_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_179,
      Q => p_0_in0_in(2),
      R => SR(0)
    );
\end_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_178,
      Q => p_0_in0_in(3),
      R => SR(0)
    );
\end_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_177,
      Q => p_0_in0_in(4),
      R => SR(0)
    );
\end_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_176,
      Q => p_0_in0_in(5),
      R => SR(0)
    );
\end_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_175,
      Q => p_0_in0_in(6),
      R => SR(0)
    );
\end_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_174,
      Q => p_0_in0_in(7),
      R => SR(0)
    );
\end_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_173,
      Q => p_0_in0_in(8),
      R => SR(0)
    );
\end_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_172,
      Q => p_0_in0_in(9),
      R => SR(0)
    );
\end_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_171,
      Q => p_0_in0_in(10),
      R => SR(0)
    );
\end_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_170,
      Q => p_0_in0_in(11),
      R => SR(0)
    );
\end_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_169,
      Q => p_0_in0_in(12),
      R => SR(0)
    );
\end_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_168,
      Q => p_0_in0_in(13),
      R => SR(0)
    );
\end_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_167,
      Q => p_0_in0_in(14),
      R => SR(0)
    );
\end_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_166,
      Q => p_0_in0_in(15),
      R => SR(0)
    );
\end_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_165,
      Q => p_0_in0_in(16),
      R => SR(0)
    );
\end_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_164,
      Q => p_0_in0_in(17),
      R => SR(0)
    );
\end_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_191,
      Q => \end_addr_reg_n_4_[2]\,
      R => SR(0)
    );
\end_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_163,
      Q => p_0_in0_in(18),
      R => SR(0)
    );
\end_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_162,
      Q => p_0_in0_in(19),
      R => SR(0)
    );
\end_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_161,
      Q => p_0_in0_in(20),
      R => SR(0)
    );
\end_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_160,
      Q => p_0_in0_in(21),
      R => SR(0)
    );
\end_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_159,
      Q => p_0_in0_in(22),
      R => SR(0)
    );
\end_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_158,
      Q => p_0_in0_in(23),
      R => SR(0)
    );
\end_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_157,
      Q => p_0_in0_in(24),
      R => SR(0)
    );
\end_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_156,
      Q => p_0_in0_in(25),
      R => SR(0)
    );
\end_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_155,
      Q => p_0_in0_in(26),
      R => SR(0)
    );
\end_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_154,
      Q => p_0_in0_in(27),
      R => SR(0)
    );
\end_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_190,
      Q => \end_addr_reg_n_4_[3]\,
      R => SR(0)
    );
\end_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_153,
      Q => p_0_in0_in(28),
      R => SR(0)
    );
\end_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_152,
      Q => p_0_in0_in(29),
      R => SR(0)
    );
\end_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_151,
      Q => p_0_in0_in(30),
      R => SR(0)
    );
\end_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_150,
      Q => p_0_in0_in(31),
      R => SR(0)
    );
\end_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_149,
      Q => p_0_in0_in(32),
      R => SR(0)
    );
\end_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_148,
      Q => p_0_in0_in(33),
      R => SR(0)
    );
\end_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_147,
      Q => p_0_in0_in(34),
      R => SR(0)
    );
\end_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_146,
      Q => p_0_in0_in(35),
      R => SR(0)
    );
\end_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_145,
      Q => p_0_in0_in(36),
      R => SR(0)
    );
\end_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_144,
      Q => p_0_in0_in(37),
      R => SR(0)
    );
\end_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_189,
      Q => \end_addr_reg_n_4_[4]\,
      R => SR(0)
    );
\end_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_143,
      Q => p_0_in0_in(38),
      R => SR(0)
    );
\end_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_142,
      Q => p_0_in0_in(39),
      R => SR(0)
    );
\end_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_141,
      Q => p_0_in0_in(40),
      R => SR(0)
    );
\end_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_140,
      Q => p_0_in0_in(41),
      R => SR(0)
    );
\end_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_139,
      Q => p_0_in0_in(42),
      R => SR(0)
    );
\end_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_138,
      Q => p_0_in0_in(43),
      R => SR(0)
    );
\end_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_137,
      Q => p_0_in0_in(44),
      R => SR(0)
    );
\end_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_136,
      Q => p_0_in0_in(45),
      R => SR(0)
    );
\end_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_135,
      Q => p_0_in0_in(46),
      R => SR(0)
    );
\end_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_134,
      Q => p_0_in0_in(47),
      R => SR(0)
    );
\end_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_188,
      Q => \end_addr_reg_n_4_[5]\,
      R => SR(0)
    );
\end_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_133,
      Q => p_0_in0_in(48),
      R => SR(0)
    );
\end_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_132,
      Q => p_0_in0_in(49),
      R => SR(0)
    );
\end_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_131,
      Q => p_0_in0_in(50),
      R => SR(0)
    );
\end_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_130,
      Q => p_0_in0_in(51),
      R => SR(0)
    );
\end_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_187,
      Q => \end_addr_reg_n_4_[6]\,
      R => SR(0)
    );
\end_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_186,
      Q => \end_addr_reg_n_4_[7]\,
      R => SR(0)
    );
\end_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_185,
      Q => \end_addr_reg_n_4_[8]\,
      R => SR(0)
    );
\end_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_184,
      Q => \end_addr_reg_n_4_[9]\,
      R => SR(0)
    );
fifo_burst: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_13\
     port map (
      Q(0) => \^data_p1_reg[32]\(32),
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \could_multi_bursts.last_loop__10\ => \could_multi_bursts.last_loop__10\,
      din(0) => din(0),
      \dout_reg[0]\ => last_sect_buf_reg_n_4,
      \dout_reg[0]_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \dout_reg[0]_1\ => \could_multi_bursts.sect_handling_reg_n_4\,
      dout_vld_reg_0(0) => \^q\(0),
      empty_n_reg_0 => fifo_burst_n_5,
      fifo_rctl_ready => fifo_rctl_ready,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      p_13_in => p_13_in,
      pop => pop_0,
      push => push,
      \sect_len_buf_reg[5]\ => fifo_burst_n_8,
      \sect_len_buf_reg[8]\ => fifo_burst_n_7,
      \sect_len_buf_reg[9]\(5) => \sect_len_buf_reg_n_4_[9]\,
      \sect_len_buf_reg[9]\(4) => \sect_len_buf_reg_n_4_[8]\,
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_4_[7]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_4_[6]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_4_[5]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_4_[4]\,
      \sect_len_buf_reg[9]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0)
    );
fifo_rctl: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_14\
     port map (
      CO(0) => last_sect,
      E(0) => fifo_rctl_n_6,
      Q(0) => rreq_valid,
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_rctl_n_12,
      ap_rst_n_1(0) => fifo_rctl_n_13,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_9,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.sect_handling_reg_n_4\,
      \could_multi_bursts.ARVALID_Dummy_reg_1\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.arlen_buf_reg[3]\(3) => \sect_len_buf_reg_n_4_[3]\,
      \could_multi_bursts.arlen_buf_reg[3]\(2) => \sect_len_buf_reg_n_4_[2]\,
      \could_multi_bursts.arlen_buf_reg[3]\(1) => \sect_len_buf_reg_n_4_[1]\,
      \could_multi_bursts.arlen_buf_reg[3]\(0) => \sect_len_buf_reg_n_4_[0]\,
      \could_multi_bursts.last_loop__10\ => \could_multi_bursts.last_loop__10\,
      fifo_rctl_ready => fifo_rctl_ready,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREADY_0 => fifo_rctl_n_11,
      m_axi_gmem_ARREADY_1 => fifo_rctl_n_14,
      m_axi_gmem_ARREADY_2 => fifo_rctl_n_15,
      m_axi_gmem_ARREADY_3 => fifo_rctl_n_16,
      m_axi_gmem_ARREADY_4 => fifo_rctl_n_17,
      m_axi_gmem_ARREADY_5 => fifo_rctl_n_18,
      next_rreq => next_rreq,
      p_13_in => p_13_in,
      p_14_in => p_14_in,
      rreq_handling_reg => fifo_rctl_n_10,
      rreq_handling_reg_0 => rreq_handling_reg_n_4,
      \sect_addr_buf_reg[2]\(0) => first_sect,
      \sect_len_buf_reg[9]\ => fifo_burst_n_7,
      \sect_len_buf_reg[9]_0\ => fifo_burst_n_8
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_4,
      CO(2) => first_sect_carry_n_5,
      CO(1) => first_sect_carry_n_6,
      CO(0) => first_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_4\,
      S(2) => \first_sect_carry_i_2__0_n_4\,
      S(1) => \first_sect_carry_i_3__0_n_4\,
      S(0) => \first_sect_carry_i_4__0_n_4\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_4,
      CO(3) => \first_sect_carry__0_n_4\,
      CO(2) => \first_sect_carry__0_n_5\,
      CO(1) => \first_sect_carry__0_n_6\,
      CO(0) => \first_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1__0_n_4\,
      S(2) => \first_sect_carry__0_i_2__0_n_4\,
      S(1) => \first_sect_carry__0_i_3__0_n_4\,
      S(0) => \first_sect_carry__0_i_4__0_n_4\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[22]\,
      I1 => p_0_in(22),
      I2 => \sect_cnt_reg_n_4_[21]\,
      I3 => p_0_in(21),
      I4 => p_0_in(23),
      I5 => \sect_cnt_reg_n_4_[23]\,
      O => \first_sect_carry__0_i_1__0_n_4\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[19]\,
      I1 => p_0_in(19),
      I2 => \sect_cnt_reg_n_4_[18]\,
      I3 => p_0_in(18),
      I4 => p_0_in(20),
      I5 => \sect_cnt_reg_n_4_[20]\,
      O => \first_sect_carry__0_i_2__0_n_4\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[16]\,
      I1 => p_0_in(16),
      I2 => \sect_cnt_reg_n_4_[15]\,
      I3 => p_0_in(15),
      I4 => p_0_in(17),
      I5 => \sect_cnt_reg_n_4_[17]\,
      O => \first_sect_carry__0_i_3__0_n_4\
    );
\first_sect_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[13]\,
      I1 => p_0_in(13),
      I2 => \sect_cnt_reg_n_4_[12]\,
      I3 => p_0_in(12),
      I4 => p_0_in(14),
      I5 => \sect_cnt_reg_n_4_[14]\,
      O => \first_sect_carry__0_i_4__0_n_4\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_4\,
      CO(3) => \first_sect_carry__1_n_4\,
      CO(2) => \first_sect_carry__1_n_5\,
      CO(1) => \first_sect_carry__1_n_6\,
      CO(0) => \first_sect_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1__0_n_4\,
      S(2) => \first_sect_carry__1_i_2__0_n_4\,
      S(1) => \first_sect_carry__1_i_3__0_n_4\,
      S(0) => \first_sect_carry__1_i_4__0_n_4\
    );
\first_sect_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[34]\,
      I1 => p_0_in(34),
      I2 => \sect_cnt_reg_n_4_[33]\,
      I3 => p_0_in(33),
      I4 => p_0_in(35),
      I5 => \sect_cnt_reg_n_4_[35]\,
      O => \first_sect_carry__1_i_1__0_n_4\
    );
\first_sect_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[31]\,
      I1 => p_0_in(31),
      I2 => \sect_cnt_reg_n_4_[30]\,
      I3 => p_0_in(30),
      I4 => p_0_in(32),
      I5 => \sect_cnt_reg_n_4_[32]\,
      O => \first_sect_carry__1_i_2__0_n_4\
    );
\first_sect_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[28]\,
      I1 => p_0_in(28),
      I2 => \sect_cnt_reg_n_4_[27]\,
      I3 => p_0_in(27),
      I4 => p_0_in(29),
      I5 => \sect_cnt_reg_n_4_[29]\,
      O => \first_sect_carry__1_i_3__0_n_4\
    );
\first_sect_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[25]\,
      I1 => p_0_in(25),
      I2 => \sect_cnt_reg_n_4_[24]\,
      I3 => p_0_in(24),
      I4 => p_0_in(26),
      I5 => \sect_cnt_reg_n_4_[26]\,
      O => \first_sect_carry__1_i_4__0_n_4\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_4\,
      CO(3) => \first_sect_carry__2_n_4\,
      CO(2) => \first_sect_carry__2_n_5\,
      CO(1) => \first_sect_carry__2_n_6\,
      CO(0) => \first_sect_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1__0_n_4\,
      S(2) => \first_sect_carry__2_i_2__0_n_4\,
      S(1) => \first_sect_carry__2_i_3__0_n_4\,
      S(0) => \first_sect_carry__2_i_4__0_n_4\
    );
\first_sect_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[46]\,
      I1 => p_0_in(46),
      I2 => \sect_cnt_reg_n_4_[45]\,
      I3 => p_0_in(45),
      I4 => p_0_in(47),
      I5 => \sect_cnt_reg_n_4_[47]\,
      O => \first_sect_carry__2_i_1__0_n_4\
    );
\first_sect_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[43]\,
      I1 => p_0_in(43),
      I2 => \sect_cnt_reg_n_4_[42]\,
      I3 => p_0_in(42),
      I4 => p_0_in(44),
      I5 => \sect_cnt_reg_n_4_[44]\,
      O => \first_sect_carry__2_i_2__0_n_4\
    );
\first_sect_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[40]\,
      I1 => p_0_in(40),
      I2 => \sect_cnt_reg_n_4_[39]\,
      I3 => p_0_in(39),
      I4 => p_0_in(41),
      I5 => \sect_cnt_reg_n_4_[41]\,
      O => \first_sect_carry__2_i_3__0_n_4\
    );
\first_sect_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[37]\,
      I1 => p_0_in(37),
      I2 => \sect_cnt_reg_n_4_[36]\,
      I3 => p_0_in(36),
      I4 => p_0_in(38),
      I5 => \sect_cnt_reg_n_4_[38]\,
      O => \first_sect_carry__2_i_4__0_n_4\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_4\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1__0_n_4\,
      S(0) => \first_sect_carry__3_i_2__0_n_4\
    );
\first_sect_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(51),
      I1 => \sect_cnt_reg_n_4_[51]\,
      O => \first_sect_carry__3_i_1__0_n_4\
    );
\first_sect_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[49]\,
      I1 => p_0_in(49),
      I2 => \sect_cnt_reg_n_4_[48]\,
      I3 => p_0_in(48),
      I4 => p_0_in(50),
      I5 => \sect_cnt_reg_n_4_[50]\,
      O => \first_sect_carry__3_i_2__0_n_4\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[10]\,
      I1 => p_0_in(10),
      I2 => \sect_cnt_reg_n_4_[9]\,
      I3 => p_0_in(9),
      I4 => p_0_in(11),
      I5 => \sect_cnt_reg_n_4_[11]\,
      O => \first_sect_carry_i_1__0_n_4\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[7]\,
      I1 => p_0_in(7),
      I2 => \sect_cnt_reg_n_4_[6]\,
      I3 => p_0_in(6),
      I4 => p_0_in(8),
      I5 => \sect_cnt_reg_n_4_[8]\,
      O => \first_sect_carry_i_2__0_n_4\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[4]\,
      I1 => p_0_in(4),
      I2 => \sect_cnt_reg_n_4_[3]\,
      I3 => p_0_in(3),
      I4 => p_0_in(5),
      I5 => \sect_cnt_reg_n_4_[5]\,
      O => \first_sect_carry_i_3__0_n_4\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[1]\,
      I1 => p_0_in(1),
      I2 => \sect_cnt_reg_n_4_[0]\,
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => \sect_cnt_reg_n_4_[2]\,
      O => \first_sect_carry_i_4__0_n_4\
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => last_sect,
      Q => last_sect_buf_reg_n_4,
      R => SR(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_4,
      CO(2) => last_sect_carry_n_5,
      CO(1) => last_sect_carry_n_6,
      CO(0) => last_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \last_sect_carry_i_1__0_n_4\,
      S(2) => \last_sect_carry_i_2__0_n_4\,
      S(1) => \last_sect_carry_i_3__0_n_4\,
      S(0) => \last_sect_carry_i_4__0_n_4\
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_4,
      CO(3) => \last_sect_carry__0_n_4\,
      CO(2) => \last_sect_carry__0_n_5\,
      CO(1) => \last_sect_carry__0_n_6\,
      CO(0) => \last_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1__0_n_4\,
      S(2) => \last_sect_carry__0_i_2__0_n_4\,
      S(1) => \last_sect_carry__0_i_3__0_n_4\,
      S(0) => \last_sect_carry__0_i_4__0_n_4\
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[22]\,
      I1 => p_0_in0_in(22),
      I2 => \sect_cnt_reg_n_4_[21]\,
      I3 => p_0_in0_in(21),
      I4 => \sect_cnt_reg_n_4_[23]\,
      I5 => p_0_in0_in(23),
      O => \last_sect_carry__0_i_1__0_n_4\
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[19]\,
      I1 => p_0_in0_in(19),
      I2 => \sect_cnt_reg_n_4_[18]\,
      I3 => p_0_in0_in(18),
      I4 => \sect_cnt_reg_n_4_[20]\,
      I5 => p_0_in0_in(20),
      O => \last_sect_carry__0_i_2__0_n_4\
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[16]\,
      I1 => p_0_in0_in(16),
      I2 => \sect_cnt_reg_n_4_[15]\,
      I3 => p_0_in0_in(15),
      I4 => \sect_cnt_reg_n_4_[17]\,
      I5 => p_0_in0_in(17),
      O => \last_sect_carry__0_i_3__0_n_4\
    );
\last_sect_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[13]\,
      I1 => p_0_in0_in(13),
      I2 => \sect_cnt_reg_n_4_[12]\,
      I3 => p_0_in0_in(12),
      I4 => \sect_cnt_reg_n_4_[14]\,
      I5 => p_0_in0_in(14),
      O => \last_sect_carry__0_i_4__0_n_4\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_4\,
      CO(3) => \last_sect_carry__1_n_4\,
      CO(2) => \last_sect_carry__1_n_5\,
      CO(1) => \last_sect_carry__1_n_6\,
      CO(0) => \last_sect_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1__0_n_4\,
      S(2) => \last_sect_carry__1_i_2__0_n_4\,
      S(1) => \last_sect_carry__1_i_3__0_n_4\,
      S(0) => \last_sect_carry__1_i_4__0_n_4\
    );
\last_sect_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[34]\,
      I1 => p_0_in0_in(34),
      I2 => \sect_cnt_reg_n_4_[33]\,
      I3 => p_0_in0_in(33),
      I4 => \sect_cnt_reg_n_4_[35]\,
      I5 => p_0_in0_in(35),
      O => \last_sect_carry__1_i_1__0_n_4\
    );
\last_sect_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[31]\,
      I1 => p_0_in0_in(31),
      I2 => \sect_cnt_reg_n_4_[30]\,
      I3 => p_0_in0_in(30),
      I4 => \sect_cnt_reg_n_4_[32]\,
      I5 => p_0_in0_in(32),
      O => \last_sect_carry__1_i_2__0_n_4\
    );
\last_sect_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[28]\,
      I1 => p_0_in0_in(28),
      I2 => \sect_cnt_reg_n_4_[27]\,
      I3 => p_0_in0_in(27),
      I4 => \sect_cnt_reg_n_4_[29]\,
      I5 => p_0_in0_in(29),
      O => \last_sect_carry__1_i_3__0_n_4\
    );
\last_sect_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[25]\,
      I1 => p_0_in0_in(25),
      I2 => \sect_cnt_reg_n_4_[24]\,
      I3 => p_0_in0_in(24),
      I4 => \sect_cnt_reg_n_4_[26]\,
      I5 => p_0_in0_in(26),
      O => \last_sect_carry__1_i_4__0_n_4\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_4\,
      CO(3) => \last_sect_carry__2_n_4\,
      CO(2) => \last_sect_carry__2_n_5\,
      CO(1) => \last_sect_carry__2_n_6\,
      CO(0) => \last_sect_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1__0_n_4\,
      S(2) => \last_sect_carry__2_i_2__0_n_4\,
      S(1) => \last_sect_carry__2_i_3__0_n_4\,
      S(0) => \last_sect_carry__2_i_4__0_n_4\
    );
\last_sect_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[46]\,
      I1 => p_0_in0_in(46),
      I2 => \sect_cnt_reg_n_4_[45]\,
      I3 => p_0_in0_in(45),
      I4 => \sect_cnt_reg_n_4_[47]\,
      I5 => p_0_in0_in(47),
      O => \last_sect_carry__2_i_1__0_n_4\
    );
\last_sect_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[43]\,
      I1 => p_0_in0_in(43),
      I2 => \sect_cnt_reg_n_4_[42]\,
      I3 => p_0_in0_in(42),
      I4 => \sect_cnt_reg_n_4_[44]\,
      I5 => p_0_in0_in(44),
      O => \last_sect_carry__2_i_2__0_n_4\
    );
\last_sect_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[40]\,
      I1 => p_0_in0_in(40),
      I2 => \sect_cnt_reg_n_4_[39]\,
      I3 => p_0_in0_in(39),
      I4 => \sect_cnt_reg_n_4_[41]\,
      I5 => p_0_in0_in(41),
      O => \last_sect_carry__2_i_3__0_n_4\
    );
\last_sect_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[37]\,
      I1 => p_0_in0_in(37),
      I2 => \sect_cnt_reg_n_4_[36]\,
      I3 => p_0_in0_in(36),
      I4 => \sect_cnt_reg_n_4_[38]\,
      I5 => p_0_in0_in(38),
      O => \last_sect_carry__2_i_4__0_n_4\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_4\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => rs_rreq_n_128,
      S(0) => rs_rreq_n_129
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[10]\,
      I1 => p_0_in0_in(10),
      I2 => \sect_cnt_reg_n_4_[9]\,
      I3 => p_0_in0_in(9),
      I4 => \sect_cnt_reg_n_4_[11]\,
      I5 => p_0_in0_in(11),
      O => \last_sect_carry_i_1__0_n_4\
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[7]\,
      I1 => p_0_in0_in(7),
      I2 => \sect_cnt_reg_n_4_[6]\,
      I3 => p_0_in0_in(6),
      I4 => \sect_cnt_reg_n_4_[8]\,
      I5 => p_0_in0_in(8),
      O => \last_sect_carry_i_2__0_n_4\
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[4]\,
      I1 => p_0_in0_in(4),
      I2 => \sect_cnt_reg_n_4_[3]\,
      I3 => p_0_in0_in(3),
      I4 => \sect_cnt_reg_n_4_[5]\,
      I5 => p_0_in0_in(5),
      O => \last_sect_carry_i_3__0_n_4\
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[1]\,
      I1 => p_0_in0_in(1),
      I2 => \sect_cnt_reg_n_4_[0]\,
      I3 => p_0_in0_in(0),
      I4 => \sect_cnt_reg_n_4_[2]\,
      I5 => p_0_in0_in(2),
      O => \last_sect_carry_i_4__0_n_4\
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_10,
      Q => rreq_handling_reg_n_4,
      R => SR(0)
    );
rs_rdata: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized2\
     port map (
      Q(0) => \^q\(0),
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      burst_valid => burst_valid,
      \data_p1_reg[32]_0\(32 downto 0) => \^data_p1_reg[32]\(32 downto 0),
      \data_p2_reg[32]_0\(32 downto 0) => \data_p2_reg[32]\(32 downto 0),
      \dout_reg[0]\ => fifo_burst_n_5,
      mOutPtr18_out => mOutPtr18_out,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      pop => pop,
      pop_0 => pop_0,
      s_ready_t_reg_0 => s_ready_t_reg
    );
rs_rreq: entity work.design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice_15
     port map (
      ARVALID_Dummy => ARVALID_Dummy,
      D(51) => rs_rreq_n_6,
      D(50) => rs_rreq_n_7,
      D(49) => rs_rreq_n_8,
      D(48) => rs_rreq_n_9,
      D(47) => rs_rreq_n_10,
      D(46) => rs_rreq_n_11,
      D(45) => rs_rreq_n_12,
      D(44) => rs_rreq_n_13,
      D(43) => rs_rreq_n_14,
      D(42) => rs_rreq_n_15,
      D(41) => rs_rreq_n_16,
      D(40) => rs_rreq_n_17,
      D(39) => rs_rreq_n_18,
      D(38) => rs_rreq_n_19,
      D(37) => rs_rreq_n_20,
      D(36) => rs_rreq_n_21,
      D(35) => rs_rreq_n_22,
      D(34) => rs_rreq_n_23,
      D(33) => rs_rreq_n_24,
      D(32) => rs_rreq_n_25,
      D(31) => rs_rreq_n_26,
      D(30) => rs_rreq_n_27,
      D(29) => rs_rreq_n_28,
      D(28) => rs_rreq_n_29,
      D(27) => rs_rreq_n_30,
      D(26) => rs_rreq_n_31,
      D(25) => rs_rreq_n_32,
      D(24) => rs_rreq_n_33,
      D(23) => rs_rreq_n_34,
      D(22) => rs_rreq_n_35,
      D(21) => rs_rreq_n_36,
      D(20) => rs_rreq_n_37,
      D(19) => rs_rreq_n_38,
      D(18) => rs_rreq_n_39,
      D(17) => rs_rreq_n_40,
      D(16) => rs_rreq_n_41,
      D(15) => rs_rreq_n_42,
      D(14) => rs_rreq_n_43,
      D(13) => rs_rreq_n_44,
      D(12) => rs_rreq_n_45,
      D(11) => rs_rreq_n_46,
      D(10) => rs_rreq_n_47,
      D(9) => rs_rreq_n_48,
      D(8) => rs_rreq_n_49,
      D(7) => rs_rreq_n_50,
      D(6) => rs_rreq_n_51,
      D(5) => rs_rreq_n_52,
      D(4) => rs_rreq_n_53,
      D(3) => rs_rreq_n_54,
      D(2) => rs_rreq_n_55,
      D(1) => rs_rreq_n_56,
      D(0) => rs_rreq_n_57,
      E(0) => E(0),
      Q(0) => rreq_valid,
      S(1) => rs_rreq_n_128,
      S(0) => rs_rreq_n_129,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \data_p1_reg[63]_0\(61) => rs_rreq_n_130,
      \data_p1_reg[63]_0\(60) => rs_rreq_n_131,
      \data_p1_reg[63]_0\(59) => rs_rreq_n_132,
      \data_p1_reg[63]_0\(58) => rs_rreq_n_133,
      \data_p1_reg[63]_0\(57) => rs_rreq_n_134,
      \data_p1_reg[63]_0\(56) => rs_rreq_n_135,
      \data_p1_reg[63]_0\(55) => rs_rreq_n_136,
      \data_p1_reg[63]_0\(54) => rs_rreq_n_137,
      \data_p1_reg[63]_0\(53) => rs_rreq_n_138,
      \data_p1_reg[63]_0\(52) => rs_rreq_n_139,
      \data_p1_reg[63]_0\(51) => rs_rreq_n_140,
      \data_p1_reg[63]_0\(50) => rs_rreq_n_141,
      \data_p1_reg[63]_0\(49) => rs_rreq_n_142,
      \data_p1_reg[63]_0\(48) => rs_rreq_n_143,
      \data_p1_reg[63]_0\(47) => rs_rreq_n_144,
      \data_p1_reg[63]_0\(46) => rs_rreq_n_145,
      \data_p1_reg[63]_0\(45) => rs_rreq_n_146,
      \data_p1_reg[63]_0\(44) => rs_rreq_n_147,
      \data_p1_reg[63]_0\(43) => rs_rreq_n_148,
      \data_p1_reg[63]_0\(42) => rs_rreq_n_149,
      \data_p1_reg[63]_0\(41) => rs_rreq_n_150,
      \data_p1_reg[63]_0\(40) => rs_rreq_n_151,
      \data_p1_reg[63]_0\(39) => rs_rreq_n_152,
      \data_p1_reg[63]_0\(38) => rs_rreq_n_153,
      \data_p1_reg[63]_0\(37) => rs_rreq_n_154,
      \data_p1_reg[63]_0\(36) => rs_rreq_n_155,
      \data_p1_reg[63]_0\(35) => rs_rreq_n_156,
      \data_p1_reg[63]_0\(34) => rs_rreq_n_157,
      \data_p1_reg[63]_0\(33) => rs_rreq_n_158,
      \data_p1_reg[63]_0\(32) => rs_rreq_n_159,
      \data_p1_reg[63]_0\(31) => rs_rreq_n_160,
      \data_p1_reg[63]_0\(30) => rs_rreq_n_161,
      \data_p1_reg[63]_0\(29) => rs_rreq_n_162,
      \data_p1_reg[63]_0\(28) => rs_rreq_n_163,
      \data_p1_reg[63]_0\(27) => rs_rreq_n_164,
      \data_p1_reg[63]_0\(26) => rs_rreq_n_165,
      \data_p1_reg[63]_0\(25) => rs_rreq_n_166,
      \data_p1_reg[63]_0\(24) => rs_rreq_n_167,
      \data_p1_reg[63]_0\(23) => rs_rreq_n_168,
      \data_p1_reg[63]_0\(22) => rs_rreq_n_169,
      \data_p1_reg[63]_0\(21) => rs_rreq_n_170,
      \data_p1_reg[63]_0\(20) => rs_rreq_n_171,
      \data_p1_reg[63]_0\(19) => rs_rreq_n_172,
      \data_p1_reg[63]_0\(18) => rs_rreq_n_173,
      \data_p1_reg[63]_0\(17) => rs_rreq_n_174,
      \data_p1_reg[63]_0\(16) => rs_rreq_n_175,
      \data_p1_reg[63]_0\(15) => rs_rreq_n_176,
      \data_p1_reg[63]_0\(14) => rs_rreq_n_177,
      \data_p1_reg[63]_0\(13) => rs_rreq_n_178,
      \data_p1_reg[63]_0\(12) => rs_rreq_n_179,
      \data_p1_reg[63]_0\(11) => rs_rreq_n_180,
      \data_p1_reg[63]_0\(10) => rs_rreq_n_181,
      \data_p1_reg[63]_0\(9) => rs_rreq_n_182,
      \data_p1_reg[63]_0\(8) => rs_rreq_n_183,
      \data_p1_reg[63]_0\(7) => rs_rreq_n_184,
      \data_p1_reg[63]_0\(6) => rs_rreq_n_185,
      \data_p1_reg[63]_0\(5) => rs_rreq_n_186,
      \data_p1_reg[63]_0\(4) => rs_rreq_n_187,
      \data_p1_reg[63]_0\(3) => rs_rreq_n_188,
      \data_p1_reg[63]_0\(2) => rs_rreq_n_189,
      \data_p1_reg[63]_0\(1) => rs_rreq_n_190,
      \data_p1_reg[63]_0\(0) => rs_rreq_n_191,
      \data_p1_reg[95]_0\(69) => rs_rreq_n_58,
      \data_p1_reg[95]_0\(68 downto 62) => p_1_in(8 downto 2),
      \data_p1_reg[95]_0\(61) => rs_rreq_n_66,
      \data_p1_reg[95]_0\(60) => rs_rreq_n_67,
      \data_p1_reg[95]_0\(59) => rs_rreq_n_68,
      \data_p1_reg[95]_0\(58) => rs_rreq_n_69,
      \data_p1_reg[95]_0\(57) => rs_rreq_n_70,
      \data_p1_reg[95]_0\(56) => rs_rreq_n_71,
      \data_p1_reg[95]_0\(55) => rs_rreq_n_72,
      \data_p1_reg[95]_0\(54) => rs_rreq_n_73,
      \data_p1_reg[95]_0\(53) => rs_rreq_n_74,
      \data_p1_reg[95]_0\(52) => rs_rreq_n_75,
      \data_p1_reg[95]_0\(51) => rs_rreq_n_76,
      \data_p1_reg[95]_0\(50) => rs_rreq_n_77,
      \data_p1_reg[95]_0\(49) => rs_rreq_n_78,
      \data_p1_reg[95]_0\(48) => rs_rreq_n_79,
      \data_p1_reg[95]_0\(47) => rs_rreq_n_80,
      \data_p1_reg[95]_0\(46) => rs_rreq_n_81,
      \data_p1_reg[95]_0\(45) => rs_rreq_n_82,
      \data_p1_reg[95]_0\(44) => rs_rreq_n_83,
      \data_p1_reg[95]_0\(43) => rs_rreq_n_84,
      \data_p1_reg[95]_0\(42) => rs_rreq_n_85,
      \data_p1_reg[95]_0\(41) => rs_rreq_n_86,
      \data_p1_reg[95]_0\(40) => rs_rreq_n_87,
      \data_p1_reg[95]_0\(39) => rs_rreq_n_88,
      \data_p1_reg[95]_0\(38) => rs_rreq_n_89,
      \data_p1_reg[95]_0\(37) => rs_rreq_n_90,
      \data_p1_reg[95]_0\(36) => rs_rreq_n_91,
      \data_p1_reg[95]_0\(35) => rs_rreq_n_92,
      \data_p1_reg[95]_0\(34) => rs_rreq_n_93,
      \data_p1_reg[95]_0\(33) => rs_rreq_n_94,
      \data_p1_reg[95]_0\(32) => rs_rreq_n_95,
      \data_p1_reg[95]_0\(31) => rs_rreq_n_96,
      \data_p1_reg[95]_0\(30) => rs_rreq_n_97,
      \data_p1_reg[95]_0\(29) => rs_rreq_n_98,
      \data_p1_reg[95]_0\(28) => rs_rreq_n_99,
      \data_p1_reg[95]_0\(27) => rs_rreq_n_100,
      \data_p1_reg[95]_0\(26) => rs_rreq_n_101,
      \data_p1_reg[95]_0\(25) => rs_rreq_n_102,
      \data_p1_reg[95]_0\(24) => rs_rreq_n_103,
      \data_p1_reg[95]_0\(23) => rs_rreq_n_104,
      \data_p1_reg[95]_0\(22) => rs_rreq_n_105,
      \data_p1_reg[95]_0\(21) => rs_rreq_n_106,
      \data_p1_reg[95]_0\(20) => rs_rreq_n_107,
      \data_p1_reg[95]_0\(19) => rs_rreq_n_108,
      \data_p1_reg[95]_0\(18) => rs_rreq_n_109,
      \data_p1_reg[95]_0\(17) => rs_rreq_n_110,
      \data_p1_reg[95]_0\(16) => rs_rreq_n_111,
      \data_p1_reg[95]_0\(15) => rs_rreq_n_112,
      \data_p1_reg[95]_0\(14) => rs_rreq_n_113,
      \data_p1_reg[95]_0\(13) => rs_rreq_n_114,
      \data_p1_reg[95]_0\(12) => rs_rreq_n_115,
      \data_p1_reg[95]_0\(11) => rs_rreq_n_116,
      \data_p1_reg[95]_0\(10) => rs_rreq_n_117,
      \data_p1_reg[95]_0\(9) => rs_rreq_n_118,
      \data_p1_reg[95]_0\(8) => rs_rreq_n_119,
      \data_p1_reg[95]_0\(7) => rs_rreq_n_120,
      \data_p1_reg[95]_0\(6) => rs_rreq_n_121,
      \data_p1_reg[95]_0\(5) => rs_rreq_n_122,
      \data_p1_reg[95]_0\(4) => rs_rreq_n_123,
      \data_p1_reg[95]_0\(3) => rs_rreq_n_124,
      \data_p1_reg[95]_0\(2) => rs_rreq_n_125,
      \data_p1_reg[95]_0\(1) => rs_rreq_n_126,
      \data_p1_reg[95]_0\(0) => rs_rreq_n_127,
      \data_p2_reg[73]_0\(69 downto 0) => D(69 downto 0),
      \end_addr_reg[13]\(3) => \end_addr[13]_i_2_n_4\,
      \end_addr_reg[13]\(2) => \end_addr[13]_i_3_n_4\,
      \end_addr_reg[13]\(1) => \end_addr[13]_i_4_n_4\,
      \end_addr_reg[13]\(0) => \end_addr[13]_i_5_n_4\,
      \end_addr_reg[17]\(3) => \end_addr[17]_i_2_n_4\,
      \end_addr_reg[17]\(2) => \end_addr[17]_i_3_n_4\,
      \end_addr_reg[17]\(1) => \end_addr[17]_i_4_n_4\,
      \end_addr_reg[17]\(0) => \end_addr[17]_i_5_n_4\,
      \end_addr_reg[21]\(3) => \end_addr[21]_i_2_n_4\,
      \end_addr_reg[21]\(2) => \end_addr[21]_i_3_n_4\,
      \end_addr_reg[21]\(1) => \end_addr[21]_i_4_n_4\,
      \end_addr_reg[21]\(0) => \end_addr[21]_i_5_n_4\,
      \end_addr_reg[25]\(3) => \end_addr[25]_i_2_n_4\,
      \end_addr_reg[25]\(2) => \end_addr[25]_i_3_n_4\,
      \end_addr_reg[25]\(1) => \end_addr[25]_i_4_n_4\,
      \end_addr_reg[25]\(0) => \end_addr[25]_i_5_n_4\,
      \end_addr_reg[29]\(3) => \end_addr[29]_i_2_n_4\,
      \end_addr_reg[29]\(2) => \end_addr[29]_i_3_n_4\,
      \end_addr_reg[29]\(1) => \end_addr[29]_i_4_n_4\,
      \end_addr_reg[29]\(0) => \end_addr[29]_i_5_n_4\,
      \end_addr_reg[33]\(1) => \end_addr[33]_i_2_n_4\,
      \end_addr_reg[33]\(0) => \end_addr[33]_i_3_n_4\,
      \end_addr_reg[5]\(3) => \end_addr[5]_i_2_n_4\,
      \end_addr_reg[5]\(2) => \end_addr[5]_i_3_n_4\,
      \end_addr_reg[5]\(1) => \end_addr[5]_i_4_n_4\,
      \end_addr_reg[5]\(0) => \end_addr[5]_i_5_n_4\,
      \end_addr_reg[9]\(3) => \end_addr[9]_i_2_n_4\,
      \end_addr_reg[9]\(2) => \end_addr[9]_i_3_n_4\,
      \end_addr_reg[9]\(1) => \end_addr[9]_i_4_n_4\,
      \end_addr_reg[9]\(0) => \end_addr[9]_i_5_n_4\,
      last_sect_buf_reg(4) => \sect_cnt_reg_n_4_[51]\,
      last_sect_buf_reg(3) => \sect_cnt_reg_n_4_[50]\,
      last_sect_buf_reg(2) => \sect_cnt_reg_n_4_[49]\,
      last_sect_buf_reg(1) => \sect_cnt_reg_n_4_[48]\,
      last_sect_buf_reg(0) => \sect_cnt_reg_n_4_[0]\,
      last_sect_buf_reg_0(3 downto 0) => p_0_in0_in(51 downto 48),
      next_rreq => next_rreq,
      s_ready_t_reg_0 => ARREADY_Dummy,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1)
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(20),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[20]\,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(21),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[21]\,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(22),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[22]\,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(23),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[23]\,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(24),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[24]\,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(25),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[25]\,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(26),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[26]\,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(27),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[27]\,
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(28),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[28]\,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(29),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[29]\,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(30),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[30]\,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(31),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[31]\,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(32),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[32]\,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(33),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[33]\,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(34),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[34]\,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(35),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[35]\,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(36),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[36]\,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(37),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[37]\,
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(38),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[38]\,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(39),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[39]\,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(40),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[40]\,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(41),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[41]\,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(42),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[42]\,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(43),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[43]\,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(44),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[44]\,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(45),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[45]\,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(46),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[46]\,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(47),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[47]\,
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(48),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[48]\,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(49),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[49]\,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(50),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[50]\,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(51),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[51]\,
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_4_[10]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_4_[11]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_4_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_4_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_4_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_4_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_4_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_4_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_4_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_4_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_4_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_4_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_4_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_4_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_4_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_4_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_4_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_4_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_4_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_4_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_4_[2]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_4_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_4_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_4_[32]\,
      R => SR(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_4_[33]\,
      R => SR(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_4_[34]\,
      R => SR(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_4_[35]\,
      R => SR(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_4_[36]\,
      R => SR(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_4_[37]\,
      R => SR(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_4_[38]\,
      R => SR(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_4_[39]\,
      R => SR(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_4_[3]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_4_[40]\,
      R => SR(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_4_[41]\,
      R => SR(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_4_[42]\,
      R => SR(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_4_[43]\,
      R => SR(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_4_[44]\,
      R => SR(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_4_[45]\,
      R => SR(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_4_[46]\,
      R => SR(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_4_[47]\,
      R => SR(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_4_[48]\,
      R => SR(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_4_[49]\,
      R => SR(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_4_[4]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_4_[50]\,
      R => SR(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_4_[51]\,
      R => SR(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_4_[52]\,
      R => SR(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_4_[53]\,
      R => SR(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_4_[54]\,
      R => SR(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_4_[55]\,
      R => SR(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_4_[56]\,
      R => SR(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_4_[57]\,
      R => SR(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_4_[58]\,
      R => SR(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_4_[59]\,
      R => SR(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_4_[5]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_4_[60]\,
      R => SR(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_4_[61]\,
      R => SR(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_4_[62]\,
      R => SR(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_4_[63]\,
      R => SR(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_4_[6]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_4_[7]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_4_[8]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_4_[9]\,
      R => fifo_rctl_n_13
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      CYINIT => \sect_cnt_reg_n_4_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_4_[4]\,
      S(2) => \sect_cnt_reg_n_4_[3]\,
      S(1) => \sect_cnt_reg_n_4_[2]\,
      S(0) => \sect_cnt_reg_n_4_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_4,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_4_[8]\,
      S(2) => \sect_cnt_reg_n_4_[7]\,
      S(1) => \sect_cnt_reg_n_4_[6]\,
      S(0) => \sect_cnt_reg_n_4_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_4\,
      CO(3) => \sect_cnt0_carry__1_n_4\,
      CO(2) => \sect_cnt0_carry__1_n_5\,
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_4_[12]\,
      S(2) => \sect_cnt_reg_n_4_[11]\,
      S(1) => \sect_cnt_reg_n_4_[10]\,
      S(0) => \sect_cnt_reg_n_4_[9]\
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_4\,
      CO(3) => \sect_cnt0_carry__10_n_4\,
      CO(2) => \sect_cnt0_carry__10_n_5\,
      CO(1) => \sect_cnt0_carry__10_n_6\,
      CO(0) => \sect_cnt0_carry__10_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_4_[48]\,
      S(2) => \sect_cnt_reg_n_4_[47]\,
      S(1) => \sect_cnt_reg_n_4_[46]\,
      S(0) => \sect_cnt_reg_n_4_[45]\
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_4\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_6\,
      CO(0) => \sect_cnt0_carry__11_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_4_[51]\,
      S(1) => \sect_cnt_reg_n_4_[50]\,
      S(0) => \sect_cnt_reg_n_4_[49]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_4\,
      CO(3) => \sect_cnt0_carry__2_n_4\,
      CO(2) => \sect_cnt0_carry__2_n_5\,
      CO(1) => \sect_cnt0_carry__2_n_6\,
      CO(0) => \sect_cnt0_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_4_[16]\,
      S(2) => \sect_cnt_reg_n_4_[15]\,
      S(1) => \sect_cnt_reg_n_4_[14]\,
      S(0) => \sect_cnt_reg_n_4_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_4\,
      CO(3) => \sect_cnt0_carry__3_n_4\,
      CO(2) => \sect_cnt0_carry__3_n_5\,
      CO(1) => \sect_cnt0_carry__3_n_6\,
      CO(0) => \sect_cnt0_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_4_[20]\,
      S(2) => \sect_cnt_reg_n_4_[19]\,
      S(1) => \sect_cnt_reg_n_4_[18]\,
      S(0) => \sect_cnt_reg_n_4_[17]\
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_4\,
      CO(3) => \sect_cnt0_carry__4_n_4\,
      CO(2) => \sect_cnt0_carry__4_n_5\,
      CO(1) => \sect_cnt0_carry__4_n_6\,
      CO(0) => \sect_cnt0_carry__4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_4_[24]\,
      S(2) => \sect_cnt_reg_n_4_[23]\,
      S(1) => \sect_cnt_reg_n_4_[22]\,
      S(0) => \sect_cnt_reg_n_4_[21]\
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_4\,
      CO(3) => \sect_cnt0_carry__5_n_4\,
      CO(2) => \sect_cnt0_carry__5_n_5\,
      CO(1) => \sect_cnt0_carry__5_n_6\,
      CO(0) => \sect_cnt0_carry__5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_4_[28]\,
      S(2) => \sect_cnt_reg_n_4_[27]\,
      S(1) => \sect_cnt_reg_n_4_[26]\,
      S(0) => \sect_cnt_reg_n_4_[25]\
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_4\,
      CO(3) => \sect_cnt0_carry__6_n_4\,
      CO(2) => \sect_cnt0_carry__6_n_5\,
      CO(1) => \sect_cnt0_carry__6_n_6\,
      CO(0) => \sect_cnt0_carry__6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_4_[32]\,
      S(2) => \sect_cnt_reg_n_4_[31]\,
      S(1) => \sect_cnt_reg_n_4_[30]\,
      S(0) => \sect_cnt_reg_n_4_[29]\
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_4\,
      CO(3) => \sect_cnt0_carry__7_n_4\,
      CO(2) => \sect_cnt0_carry__7_n_5\,
      CO(1) => \sect_cnt0_carry__7_n_6\,
      CO(0) => \sect_cnt0_carry__7_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_4_[36]\,
      S(2) => \sect_cnt_reg_n_4_[35]\,
      S(1) => \sect_cnt_reg_n_4_[34]\,
      S(0) => \sect_cnt_reg_n_4_[33]\
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_4\,
      CO(3) => \sect_cnt0_carry__8_n_4\,
      CO(2) => \sect_cnt0_carry__8_n_5\,
      CO(1) => \sect_cnt0_carry__8_n_6\,
      CO(0) => \sect_cnt0_carry__8_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_4_[40]\,
      S(2) => \sect_cnt_reg_n_4_[39]\,
      S(1) => \sect_cnt_reg_n_4_[38]\,
      S(0) => \sect_cnt_reg_n_4_[37]\
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_4\,
      CO(3) => \sect_cnt0_carry__9_n_4\,
      CO(2) => \sect_cnt0_carry__9_n_5\,
      CO(1) => \sect_cnt0_carry__9_n_6\,
      CO(0) => \sect_cnt0_carry__9_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_4_[44]\,
      S(2) => \sect_cnt_reg_n_4_[43]\,
      S(1) => \sect_cnt_reg_n_4_[42]\,
      S(0) => \sect_cnt_reg_n_4_[41]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_57,
      Q => \sect_cnt_reg_n_4_[0]\,
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_47,
      Q => \sect_cnt_reg_n_4_[10]\,
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_46,
      Q => \sect_cnt_reg_n_4_[11]\,
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_45,
      Q => \sect_cnt_reg_n_4_[12]\,
      R => SR(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_44,
      Q => \sect_cnt_reg_n_4_[13]\,
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_43,
      Q => \sect_cnt_reg_n_4_[14]\,
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_42,
      Q => \sect_cnt_reg_n_4_[15]\,
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_41,
      Q => \sect_cnt_reg_n_4_[16]\,
      R => SR(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_40,
      Q => \sect_cnt_reg_n_4_[17]\,
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_39,
      Q => \sect_cnt_reg_n_4_[18]\,
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_38,
      Q => \sect_cnt_reg_n_4_[19]\,
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_56,
      Q => \sect_cnt_reg_n_4_[1]\,
      R => SR(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_37,
      Q => \sect_cnt_reg_n_4_[20]\,
      R => SR(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_36,
      Q => \sect_cnt_reg_n_4_[21]\,
      R => SR(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_35,
      Q => \sect_cnt_reg_n_4_[22]\,
      R => SR(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_34,
      Q => \sect_cnt_reg_n_4_[23]\,
      R => SR(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_33,
      Q => \sect_cnt_reg_n_4_[24]\,
      R => SR(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_32,
      Q => \sect_cnt_reg_n_4_[25]\,
      R => SR(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_31,
      Q => \sect_cnt_reg_n_4_[26]\,
      R => SR(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_30,
      Q => \sect_cnt_reg_n_4_[27]\,
      R => SR(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_29,
      Q => \sect_cnt_reg_n_4_[28]\,
      R => SR(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_28,
      Q => \sect_cnt_reg_n_4_[29]\,
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_55,
      Q => \sect_cnt_reg_n_4_[2]\,
      R => SR(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_27,
      Q => \sect_cnt_reg_n_4_[30]\,
      R => SR(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_26,
      Q => \sect_cnt_reg_n_4_[31]\,
      R => SR(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_25,
      Q => \sect_cnt_reg_n_4_[32]\,
      R => SR(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_24,
      Q => \sect_cnt_reg_n_4_[33]\,
      R => SR(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_23,
      Q => \sect_cnt_reg_n_4_[34]\,
      R => SR(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_22,
      Q => \sect_cnt_reg_n_4_[35]\,
      R => SR(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_21,
      Q => \sect_cnt_reg_n_4_[36]\,
      R => SR(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_20,
      Q => \sect_cnt_reg_n_4_[37]\,
      R => SR(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_19,
      Q => \sect_cnt_reg_n_4_[38]\,
      R => SR(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_18,
      Q => \sect_cnt_reg_n_4_[39]\,
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_54,
      Q => \sect_cnt_reg_n_4_[3]\,
      R => SR(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_17,
      Q => \sect_cnt_reg_n_4_[40]\,
      R => SR(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_16,
      Q => \sect_cnt_reg_n_4_[41]\,
      R => SR(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_15,
      Q => \sect_cnt_reg_n_4_[42]\,
      R => SR(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_14,
      Q => \sect_cnt_reg_n_4_[43]\,
      R => SR(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_13,
      Q => \sect_cnt_reg_n_4_[44]\,
      R => SR(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_12,
      Q => \sect_cnt_reg_n_4_[45]\,
      R => SR(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_11,
      Q => \sect_cnt_reg_n_4_[46]\,
      R => SR(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_10,
      Q => \sect_cnt_reg_n_4_[47]\,
      R => SR(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_9,
      Q => \sect_cnt_reg_n_4_[48]\,
      R => SR(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_8,
      Q => \sect_cnt_reg_n_4_[49]\,
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_53,
      Q => \sect_cnt_reg_n_4_[4]\,
      R => SR(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_7,
      Q => \sect_cnt_reg_n_4_[50]\,
      R => SR(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_6,
      Q => \sect_cnt_reg_n_4_[51]\,
      R => SR(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_52,
      Q => \sect_cnt_reg_n_4_[5]\,
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_51,
      Q => \sect_cnt_reg_n_4_[6]\,
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_50,
      Q => \sect_cnt_reg_n_4_[7]\,
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_49,
      Q => \sect_cnt_reg_n_4_[8]\,
      R => SR(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => rs_rreq_n_48,
      Q => \sect_cnt_reg_n_4_[9]\,
      R => SR(0)
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(0),
      I1 => \start_addr_reg_n_4_[2]\,
      I2 => \end_addr_reg_n_4_[2]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[0]_i_1__0_n_4\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(1),
      I1 => \start_addr_reg_n_4_[3]\,
      I2 => \end_addr_reg_n_4_[3]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1__0_n_4\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(2),
      I1 => \start_addr_reg_n_4_[4]\,
      I2 => \end_addr_reg_n_4_[4]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1__0_n_4\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(3),
      I1 => \start_addr_reg_n_4_[5]\,
      I2 => \end_addr_reg_n_4_[5]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1__0_n_4\
    );
\sect_len_buf[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(4),
      I1 => \start_addr_reg_n_4_[6]\,
      I2 => \end_addr_reg_n_4_[6]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1__0_n_4\
    );
\sect_len_buf[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(5),
      I1 => \start_addr_reg_n_4_[7]\,
      I2 => \end_addr_reg_n_4_[7]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1__0_n_4\
    );
\sect_len_buf[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(6),
      I1 => \start_addr_reg_n_4_[8]\,
      I2 => \end_addr_reg_n_4_[8]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1__0_n_4\
    );
\sect_len_buf[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(9),
      I1 => \start_addr_reg_n_4_[9]\,
      I2 => \end_addr_reg_n_4_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1__0_n_4\
    );
\sect_len_buf[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(9),
      I1 => \start_addr_reg_n_4_[10]\,
      I2 => \end_addr_reg_n_4_[10]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1__0_n_4\
    );
\sect_len_buf[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(9),
      I1 => \start_addr_reg_n_4_[11]\,
      I2 => \end_addr_reg_n_4_[11]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2__0_n_4\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[0]_i_1__0_n_4\,
      Q => \sect_len_buf_reg_n_4_[0]\,
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[1]_i_1__0_n_4\,
      Q => \sect_len_buf_reg_n_4_[1]\,
      R => SR(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[2]_i_1__0_n_4\,
      Q => \sect_len_buf_reg_n_4_[2]\,
      R => SR(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[3]_i_1__0_n_4\,
      Q => \sect_len_buf_reg_n_4_[3]\,
      R => SR(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[4]_i_1__0_n_4\,
      Q => \sect_len_buf_reg_n_4_[4]\,
      R => SR(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[5]_i_1__0_n_4\,
      Q => \sect_len_buf_reg_n_4_[5]\,
      R => SR(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[6]_i_1__0_n_4\,
      Q => \sect_len_buf_reg_n_4_[6]\,
      R => SR(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[7]_i_1__0_n_4\,
      Q => \sect_len_buf_reg_n_4_[7]\,
      R => SR(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[8]_i_1__0_n_4\,
      Q => \sect_len_buf_reg_n_4_[8]\,
      R => SR(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[9]_i_2__0_n_4\,
      Q => \sect_len_buf_reg_n_4_[9]\,
      R => SR(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_119,
      Q => \start_addr_reg_n_4_[10]\,
      R => SR(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_118,
      Q => \start_addr_reg_n_4_[11]\,
      R => SR(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_117,
      Q => p_0_in(0),
      R => SR(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_116,
      Q => p_0_in(1),
      R => SR(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_115,
      Q => p_0_in(2),
      R => SR(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_114,
      Q => p_0_in(3),
      R => SR(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_113,
      Q => p_0_in(4),
      R => SR(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_112,
      Q => p_0_in(5),
      R => SR(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_111,
      Q => p_0_in(6),
      R => SR(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_110,
      Q => p_0_in(7),
      R => SR(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_109,
      Q => p_0_in(8),
      R => SR(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_108,
      Q => p_0_in(9),
      R => SR(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_107,
      Q => p_0_in(10),
      R => SR(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_106,
      Q => p_0_in(11),
      R => SR(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_105,
      Q => p_0_in(12),
      R => SR(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_104,
      Q => p_0_in(13),
      R => SR(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_103,
      Q => p_0_in(14),
      R => SR(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_102,
      Q => p_0_in(15),
      R => SR(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_101,
      Q => p_0_in(16),
      R => SR(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_100,
      Q => p_0_in(17),
      R => SR(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_127,
      Q => \start_addr_reg_n_4_[2]\,
      R => SR(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_99,
      Q => p_0_in(18),
      R => SR(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_98,
      Q => p_0_in(19),
      R => SR(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_97,
      Q => p_0_in(20),
      R => SR(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_96,
      Q => p_0_in(21),
      R => SR(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_95,
      Q => p_0_in(22),
      R => SR(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_94,
      Q => p_0_in(23),
      R => SR(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_93,
      Q => p_0_in(24),
      R => SR(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_92,
      Q => p_0_in(25),
      R => SR(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_91,
      Q => p_0_in(26),
      R => SR(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_90,
      Q => p_0_in(27),
      R => SR(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_126,
      Q => \start_addr_reg_n_4_[3]\,
      R => SR(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_89,
      Q => p_0_in(28),
      R => SR(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_88,
      Q => p_0_in(29),
      R => SR(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_87,
      Q => p_0_in(30),
      R => SR(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_86,
      Q => p_0_in(31),
      R => SR(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_85,
      Q => p_0_in(32),
      R => SR(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_84,
      Q => p_0_in(33),
      R => SR(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_83,
      Q => p_0_in(34),
      R => SR(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_82,
      Q => p_0_in(35),
      R => SR(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_81,
      Q => p_0_in(36),
      R => SR(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_80,
      Q => p_0_in(37),
      R => SR(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_125,
      Q => \start_addr_reg_n_4_[4]\,
      R => SR(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_79,
      Q => p_0_in(38),
      R => SR(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_78,
      Q => p_0_in(39),
      R => SR(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_77,
      Q => p_0_in(40),
      R => SR(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_76,
      Q => p_0_in(41),
      R => SR(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_75,
      Q => p_0_in(42),
      R => SR(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_74,
      Q => p_0_in(43),
      R => SR(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_73,
      Q => p_0_in(44),
      R => SR(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_72,
      Q => p_0_in(45),
      R => SR(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_71,
      Q => p_0_in(46),
      R => SR(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_70,
      Q => p_0_in(47),
      R => SR(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_124,
      Q => \start_addr_reg_n_4_[5]\,
      R => SR(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_69,
      Q => p_0_in(48),
      R => SR(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_68,
      Q => p_0_in(49),
      R => SR(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_67,
      Q => p_0_in(50),
      R => SR(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_66,
      Q => p_0_in(51),
      R => SR(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_123,
      Q => \start_addr_reg_n_4_[6]\,
      R => SR(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_122,
      Q => \start_addr_reg_n_4_[7]\,
      R => SR(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_121,
      Q => \start_addr_reg_n_4_[8]\,
      R => SR(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_120,
      Q => \start_addr_reg_n_4_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_gmem_m_axi_store is
  port (
    wrsp_type : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    WVALID_Dummy : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    ursp_ready : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \resp_ready__1\ : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 67 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    pop : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dout_vld_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    last_resp : in STD_LOGIC;
    dout_vld_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    need_wrsp : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_store : entity is "sw_compute_gmem_m_axi_store";
end design_2_sw_compute_0_0_sw_compute_gmem_m_axi_store;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_store is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_70 : STD_LOGIC;
  signal fifo_wreq_n_71 : STD_LOGIC;
  signal fifo_wreq_n_72 : STD_LOGIC;
  signal fifo_wreq_n_73 : STD_LOGIC;
  signal fifo_wreq_n_74 : STD_LOGIC;
  signal fifo_wreq_n_75 : STD_LOGIC;
  signal fifo_wreq_n_76 : STD_LOGIC;
  signal fifo_wreq_n_78 : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal pop_1 : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal \push__0\ : STD_LOGIC;
  signal tmp_len0 : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal tmp_len0_carry_n_5 : STD_LOGIC;
  signal tmp_len0_carry_n_6 : STD_LOGIC;
  signal tmp_len0_carry_n_7 : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  signal valid_length : STD_LOGIC;
  signal wreq_len : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal wreq_valid : STD_LOGIC;
  signal wrsp_ready : STD_LOGIC;
  signal NLW_tmp_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  full_n_reg <= \^full_n_reg\;
  ursp_ready <= \^ursp_ready\;
buff_wdata: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized0\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      WVALID_Dummy => WVALID_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout(35 downto 0) => dout(35 downto 0),
      dout_vld_reg_0 => dout_vld_reg_1,
      empty_n_reg_0 => empty_n_reg,
      full_n_reg_0 => full_n_reg_0,
      mem_reg => mem_reg,
      mem_reg_0 => mem_reg_0,
      mem_reg_1 => mem_reg_1,
      mem_reg_2 => mem_reg_2,
      mem_reg_3(31 downto 0) => mem_reg_3(31 downto 0),
      pop => pop
    );
\data_p2[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^awvalid_dummy\,
      I1 => AWREADY_Dummy,
      O => E(0)
    );
fifo_wreq: entity work.design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => tmp_len0(5),
      Q(1 downto 0) => Q(1 downto 0),
      S(2) => fifo_wreq_n_74,
      S(1) => fifo_wreq_n_75,
      S(0) => fifo_wreq_n_76,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[70]\(65 downto 62) => wreq_len(6 downto 3),
      \dout_reg[70]\(61) => fifo_wreq_n_12,
      \dout_reg[70]\(60) => fifo_wreq_n_13,
      \dout_reg[70]\(59) => fifo_wreq_n_14,
      \dout_reg[70]\(58) => fifo_wreq_n_15,
      \dout_reg[70]\(57) => fifo_wreq_n_16,
      \dout_reg[70]\(56) => fifo_wreq_n_17,
      \dout_reg[70]\(55) => fifo_wreq_n_18,
      \dout_reg[70]\(54) => fifo_wreq_n_19,
      \dout_reg[70]\(53) => fifo_wreq_n_20,
      \dout_reg[70]\(52) => fifo_wreq_n_21,
      \dout_reg[70]\(51) => fifo_wreq_n_22,
      \dout_reg[70]\(50) => fifo_wreq_n_23,
      \dout_reg[70]\(49) => fifo_wreq_n_24,
      \dout_reg[70]\(48) => fifo_wreq_n_25,
      \dout_reg[70]\(47) => fifo_wreq_n_26,
      \dout_reg[70]\(46) => fifo_wreq_n_27,
      \dout_reg[70]\(45) => fifo_wreq_n_28,
      \dout_reg[70]\(44) => fifo_wreq_n_29,
      \dout_reg[70]\(43) => fifo_wreq_n_30,
      \dout_reg[70]\(42) => fifo_wreq_n_31,
      \dout_reg[70]\(41) => fifo_wreq_n_32,
      \dout_reg[70]\(40) => fifo_wreq_n_33,
      \dout_reg[70]\(39) => fifo_wreq_n_34,
      \dout_reg[70]\(38) => fifo_wreq_n_35,
      \dout_reg[70]\(37) => fifo_wreq_n_36,
      \dout_reg[70]\(36) => fifo_wreq_n_37,
      \dout_reg[70]\(35) => fifo_wreq_n_38,
      \dout_reg[70]\(34) => fifo_wreq_n_39,
      \dout_reg[70]\(33) => fifo_wreq_n_40,
      \dout_reg[70]\(32) => fifo_wreq_n_41,
      \dout_reg[70]\(31) => fifo_wreq_n_42,
      \dout_reg[70]\(30) => fifo_wreq_n_43,
      \dout_reg[70]\(29) => fifo_wreq_n_44,
      \dout_reg[70]\(28) => fifo_wreq_n_45,
      \dout_reg[70]\(27) => fifo_wreq_n_46,
      \dout_reg[70]\(26) => fifo_wreq_n_47,
      \dout_reg[70]\(25) => fifo_wreq_n_48,
      \dout_reg[70]\(24) => fifo_wreq_n_49,
      \dout_reg[70]\(23) => fifo_wreq_n_50,
      \dout_reg[70]\(22) => fifo_wreq_n_51,
      \dout_reg[70]\(21) => fifo_wreq_n_52,
      \dout_reg[70]\(20) => fifo_wreq_n_53,
      \dout_reg[70]\(19) => fifo_wreq_n_54,
      \dout_reg[70]\(18) => fifo_wreq_n_55,
      \dout_reg[70]\(17) => fifo_wreq_n_56,
      \dout_reg[70]\(16) => fifo_wreq_n_57,
      \dout_reg[70]\(15) => fifo_wreq_n_58,
      \dout_reg[70]\(14) => fifo_wreq_n_59,
      \dout_reg[70]\(13) => fifo_wreq_n_60,
      \dout_reg[70]\(12) => fifo_wreq_n_61,
      \dout_reg[70]\(11) => fifo_wreq_n_62,
      \dout_reg[70]\(10) => fifo_wreq_n_63,
      \dout_reg[70]\(9) => fifo_wreq_n_64,
      \dout_reg[70]\(8) => fifo_wreq_n_65,
      \dout_reg[70]\(7) => fifo_wreq_n_66,
      \dout_reg[70]\(6) => fifo_wreq_n_67,
      \dout_reg[70]\(5) => fifo_wreq_n_68,
      \dout_reg[70]\(4) => fifo_wreq_n_69,
      \dout_reg[70]\(3) => fifo_wreq_n_70,
      \dout_reg[70]\(2) => fifo_wreq_n_71,
      \dout_reg[70]\(1) => fifo_wreq_n_72,
      \dout_reg[70]\(0) => fifo_wreq_n_73,
      full_n_reg_0 => \^full_n_reg\,
      full_n_reg_1 => fifo_wreq_n_78,
      grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      \mOutPtr_reg[0]_0\(0) => dout_vld_reg_2(0),
      push => push,
      push_0 => push_0,
      tmp_valid_reg => \^awvalid_dummy\,
      valid_length => valid_length,
      wreq_valid => wreq_valid,
      wrsp_ready => wrsp_ready
    );
fifo_wrsp: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      E(0) => next_wreq,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \dout_reg[0]\ => wrsp_type,
      dout_vld_reg_0(0) => dout_vld_reg_3(0),
      dout_vld_reg_1 => \^ursp_ready\,
      last_resp => last_resp,
      \mOutPtr_reg[0]_0\ => \^awvalid_dummy\,
      need_wrsp => need_wrsp,
      p_12_in => p_12_in,
      pop => pop_1,
      push => push_0,
      \push__0\ => \push__0\,
      \resp_ready__1\ => \resp_ready__1\,
      valid_length => valid_length,
      wreq_valid => wreq_valid,
      wrsp_ready => wrsp_ready
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_65,
      Q => D(8),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_64,
      Q => D(9),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_63,
      Q => D(10),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_62,
      Q => D(11),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_61,
      Q => D(12),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_60,
      Q => D(13),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_59,
      Q => D(14),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_58,
      Q => D(15),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_57,
      Q => D(16),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_56,
      Q => D(17),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_55,
      Q => D(18),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_54,
      Q => D(19),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_53,
      Q => D(20),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_52,
      Q => D(21),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_51,
      Q => D(22),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_50,
      Q => D(23),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_49,
      Q => D(24),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_48,
      Q => D(25),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_47,
      Q => D(26),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_46,
      Q => D(27),
      R => SR(0)
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_73,
      Q => D(0),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_45,
      Q => D(28),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_44,
      Q => D(29),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_43,
      Q => D(30),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_42,
      Q => D(31),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_41,
      Q => D(32),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_40,
      Q => D(33),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_39,
      Q => D(34),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_38,
      Q => D(35),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_37,
      Q => D(36),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_36,
      Q => D(37),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_72,
      Q => D(1),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_35,
      Q => D(38),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_34,
      Q => D(39),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_33,
      Q => D(40),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_32,
      Q => D(41),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_31,
      Q => D(42),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_30,
      Q => D(43),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_29,
      Q => D(44),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_28,
      Q => D(45),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_27,
      Q => D(46),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_26,
      Q => D(47),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_71,
      Q => D(2),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_25,
      Q => D(48),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_24,
      Q => D(49),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_23,
      Q => D(50),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_22,
      Q => D(51),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_21,
      Q => D(52),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_20,
      Q => D(53),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_19,
      Q => D(54),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_18,
      Q => D(55),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_17,
      Q => D(56),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_16,
      Q => D(57),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_70,
      Q => D(3),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_15,
      Q => D(58),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_14,
      Q => D(59),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_13,
      Q => D(60),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_12,
      Q => D(61),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_69,
      Q => D(4),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_68,
      Q => D(5),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_67,
      Q => D(6),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_66,
      Q => D(7),
      R => SR(0)
    );
tmp_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_tmp_len0_carry_CO_UNCONNECTED(3),
      CO(2) => tmp_len0_carry_n_5,
      CO(1) => tmp_len0_carry_n_6,
      CO(0) => tmp_len0_carry_n_7,
      CYINIT => wreq_len(3),
      DI(3) => '0',
      DI(2 downto 0) => wreq_len(6 downto 4),
      O(3) => tmp_len0(31),
      O(2 downto 0) => tmp_len0(8 downto 6),
      S(3) => '1',
      S(2) => fifo_wreq_n_74,
      S(1) => fifo_wreq_n_75,
      S(0) => fifo_wreq_n_76
    );
\tmp_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(31),
      Q => D(67),
      R => SR(0)
    );
\tmp_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => '1',
      Q => D(62),
      R => SR(0)
    );
\tmp_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(5),
      Q => D(63),
      R => SR(0)
    );
\tmp_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(6),
      Q => D(64),
      R => SR(0)
    );
\tmp_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(7),
      Q => D(65),
      R => SR(0)
    );
\tmp_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(8),
      Q => D(66),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_wreq_n_78,
      Q => \^awvalid_dummy\,
      R => SR(0)
    );
user_resp: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized2\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[0]\ => \^full_n_reg\,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout_vld_reg_0 => dout_vld_reg,
      dout_vld_reg_1(0) => dout_vld_reg_0(0),
      dout_vld_reg_2(1 downto 0) => dout_vld_reg_2(1 downto 0),
      grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      p_12_in => p_12_in,
      pop => pop_1,
      \push__0\ => \push__0\,
      ursp_ready => \^ursp_ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_gmem_m_axi_throttle is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWREADY_Dummy_0 : out STD_LOGIC;
    WREADY_Dummy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC;
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \last_cnt_reg[0]_0\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    \dout_reg[36]_0\ : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_throttle : entity is "sw_compute_gmem_m_axi_throttle";
end design_2_sw_compute_0_0_sw_compute_gmem_m_axi_throttle;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_throttle is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_fifo_n_49 : STD_LOGIC;
  signal data_fifo_n_53 : STD_LOGIC;
  signal data_fifo_n_6 : STD_LOGIC;
  signal data_fifo_n_7 : STD_LOGIC;
  signal data_fifo_n_8 : STD_LOGIC;
  signal data_fifo_n_9 : STD_LOGIC;
  signal flying_req_reg_n_4 : STD_LOGIC;
  signal \last_cnt[0]_i_1_n_4\ : STD_LOGIC;
  signal last_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \last_cnt_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal load_p2 : STD_LOGIC;
  signal \req_en__0\ : STD_LOGIC;
  signal req_fifo_n_10 : STD_LOGIC;
  signal req_fifo_n_11 : STD_LOGIC;
  signal req_fifo_n_12 : STD_LOGIC;
  signal req_fifo_n_13 : STD_LOGIC;
  signal req_fifo_n_14 : STD_LOGIC;
  signal req_fifo_n_15 : STD_LOGIC;
  signal req_fifo_n_16 : STD_LOGIC;
  signal req_fifo_n_17 : STD_LOGIC;
  signal req_fifo_n_18 : STD_LOGIC;
  signal req_fifo_n_19 : STD_LOGIC;
  signal req_fifo_n_20 : STD_LOGIC;
  signal req_fifo_n_21 : STD_LOGIC;
  signal req_fifo_n_22 : STD_LOGIC;
  signal req_fifo_n_23 : STD_LOGIC;
  signal req_fifo_n_24 : STD_LOGIC;
  signal req_fifo_n_25 : STD_LOGIC;
  signal req_fifo_n_26 : STD_LOGIC;
  signal req_fifo_n_27 : STD_LOGIC;
  signal req_fifo_n_28 : STD_LOGIC;
  signal req_fifo_n_29 : STD_LOGIC;
  signal req_fifo_n_30 : STD_LOGIC;
  signal req_fifo_n_31 : STD_LOGIC;
  signal req_fifo_n_32 : STD_LOGIC;
  signal req_fifo_n_33 : STD_LOGIC;
  signal req_fifo_n_34 : STD_LOGIC;
  signal req_fifo_n_35 : STD_LOGIC;
  signal req_fifo_n_36 : STD_LOGIC;
  signal req_fifo_n_37 : STD_LOGIC;
  signal req_fifo_n_38 : STD_LOGIC;
  signal req_fifo_n_39 : STD_LOGIC;
  signal req_fifo_n_40 : STD_LOGIC;
  signal req_fifo_n_41 : STD_LOGIC;
  signal req_fifo_n_42 : STD_LOGIC;
  signal req_fifo_n_43 : STD_LOGIC;
  signal req_fifo_n_44 : STD_LOGIC;
  signal req_fifo_n_45 : STD_LOGIC;
  signal req_fifo_n_46 : STD_LOGIC;
  signal req_fifo_n_47 : STD_LOGIC;
  signal req_fifo_n_48 : STD_LOGIC;
  signal req_fifo_n_49 : STD_LOGIC;
  signal req_fifo_n_50 : STD_LOGIC;
  signal req_fifo_n_51 : STD_LOGIC;
  signal req_fifo_n_52 : STD_LOGIC;
  signal req_fifo_n_53 : STD_LOGIC;
  signal req_fifo_n_54 : STD_LOGIC;
  signal req_fifo_n_55 : STD_LOGIC;
  signal req_fifo_n_56 : STD_LOGIC;
  signal req_fifo_n_57 : STD_LOGIC;
  signal req_fifo_n_58 : STD_LOGIC;
  signal req_fifo_n_59 : STD_LOGIC;
  signal req_fifo_n_60 : STD_LOGIC;
  signal req_fifo_n_61 : STD_LOGIC;
  signal req_fifo_n_62 : STD_LOGIC;
  signal req_fifo_n_63 : STD_LOGIC;
  signal req_fifo_n_64 : STD_LOGIC;
  signal req_fifo_n_65 : STD_LOGIC;
  signal req_fifo_n_66 : STD_LOGIC;
  signal req_fifo_n_67 : STD_LOGIC;
  signal req_fifo_n_68 : STD_LOGIC;
  signal req_fifo_n_69 : STD_LOGIC;
  signal req_fifo_n_70 : STD_LOGIC;
  signal req_fifo_n_71 : STD_LOGIC;
  signal req_fifo_n_72 : STD_LOGIC;
  signal req_fifo_n_73 : STD_LOGIC;
  signal req_fifo_n_8 : STD_LOGIC;
  signal req_fifo_n_9 : STD_LOGIC;
  signal req_fifo_valid : STD_LOGIC;
  signal rs_req_n_5 : STD_LOGIC;
  signal rs_req_ready : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
data_fifo: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized6\
     port map (
      D(3) => data_fifo_n_6,
      D(2) => data_fifo_n_7,
      D(1) => data_fifo_n_8,
      D(0) => data_fifo_n_9,
      E(0) => E(0),
      Q(4 downto 1) => last_cnt_reg(4 downto 1),
      Q(0) => \last_cnt_reg__0\(0),
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg(0) => data_fifo_n_49,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \dout_reg[36]\(36 downto 0) => \dout_reg[36]\(36 downto 0),
      \dout_reg[36]_0\ => \^sr\(0),
      dout_vld_reg_0(0) => load_p2,
      dout_vld_reg_1 => data_fifo_n_53,
      dout_vld_reg_2 => dout_vld_reg,
      empty_n_reg_0 => empty_n_reg,
      empty_n_reg_1 => empty_n_reg_0,
      flying_req_reg => rs_req_n_5,
      flying_req_reg_0 => flying_req_reg_n_4,
      full_n_reg_0 => WREADY_Dummy,
      \in\(36) => \dout_reg[36]_0\,
      \in\(35 downto 0) => dout(35 downto 0),
      \last_cnt_reg[0]\ => \last_cnt_reg[0]_0\,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready
    );
flying_req_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_fifo_n_53,
      Q => flying_req_reg_n_4,
      R => \^sr\(0)
    );
\last_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \last_cnt_reg__0\(0),
      O => \last_cnt[0]_i_1_n_4\
    );
\last_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_49,
      D => \last_cnt[0]_i_1_n_4\,
      Q => \last_cnt_reg__0\(0),
      R => \^sr\(0)
    );
\last_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_49,
      D => data_fifo_n_9,
      Q => last_cnt_reg(1),
      R => \^sr\(0)
    );
\last_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_49,
      D => data_fifo_n_8,
      Q => last_cnt_reg(2),
      R => \^sr\(0)
    );
\last_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_49,
      D => data_fifo_n_7,
      Q => last_cnt_reg(3),
      R => \^sr\(0)
    );
\last_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_49,
      D => data_fifo_n_6,
      Q => last_cnt_reg(4),
      R => \^sr\(0)
    );
req_fifo: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized5\
     port map (
      Q(65) => req_fifo_n_8,
      Q(64) => req_fifo_n_9,
      Q(63) => req_fifo_n_10,
      Q(62) => req_fifo_n_11,
      Q(61) => req_fifo_n_12,
      Q(60) => req_fifo_n_13,
      Q(59) => req_fifo_n_14,
      Q(58) => req_fifo_n_15,
      Q(57) => req_fifo_n_16,
      Q(56) => req_fifo_n_17,
      Q(55) => req_fifo_n_18,
      Q(54) => req_fifo_n_19,
      Q(53) => req_fifo_n_20,
      Q(52) => req_fifo_n_21,
      Q(51) => req_fifo_n_22,
      Q(50) => req_fifo_n_23,
      Q(49) => req_fifo_n_24,
      Q(48) => req_fifo_n_25,
      Q(47) => req_fifo_n_26,
      Q(46) => req_fifo_n_27,
      Q(45) => req_fifo_n_28,
      Q(44) => req_fifo_n_29,
      Q(43) => req_fifo_n_30,
      Q(42) => req_fifo_n_31,
      Q(41) => req_fifo_n_32,
      Q(40) => req_fifo_n_33,
      Q(39) => req_fifo_n_34,
      Q(38) => req_fifo_n_35,
      Q(37) => req_fifo_n_36,
      Q(36) => req_fifo_n_37,
      Q(35) => req_fifo_n_38,
      Q(34) => req_fifo_n_39,
      Q(33) => req_fifo_n_40,
      Q(32) => req_fifo_n_41,
      Q(31) => req_fifo_n_42,
      Q(30) => req_fifo_n_43,
      Q(29) => req_fifo_n_44,
      Q(28) => req_fifo_n_45,
      Q(27) => req_fifo_n_46,
      Q(26) => req_fifo_n_47,
      Q(25) => req_fifo_n_48,
      Q(24) => req_fifo_n_49,
      Q(23) => req_fifo_n_50,
      Q(22) => req_fifo_n_51,
      Q(21) => req_fifo_n_52,
      Q(20) => req_fifo_n_53,
      Q(19) => req_fifo_n_54,
      Q(18) => req_fifo_n_55,
      Q(17) => req_fifo_n_56,
      Q(16) => req_fifo_n_57,
      Q(15) => req_fifo_n_58,
      Q(14) => req_fifo_n_59,
      Q(13) => req_fifo_n_60,
      Q(12) => req_fifo_n_61,
      Q(11) => req_fifo_n_62,
      Q(10) => req_fifo_n_63,
      Q(9) => req_fifo_n_64,
      Q(8) => req_fifo_n_65,
      Q(7) => req_fifo_n_66,
      Q(6) => req_fifo_n_67,
      Q(5) => req_fifo_n_68,
      Q(4) => req_fifo_n_69,
      Q(3) => req_fifo_n_70,
      Q(2) => req_fifo_n_71,
      Q(1) => req_fifo_n_72,
      Q(0) => req_fifo_n_73,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      \dout_reg[0]\ => \dout_reg[0]\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      full_n_reg_0 => AWREADY_Dummy_0,
      \in\(65 downto 0) => \in\(65 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]\,
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready,
      sel => sel
    );
rs_req: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized0\
     port map (
      D(65) => req_fifo_n_8,
      D(64) => req_fifo_n_9,
      D(63) => req_fifo_n_10,
      D(62) => req_fifo_n_11,
      D(61) => req_fifo_n_12,
      D(60) => req_fifo_n_13,
      D(59) => req_fifo_n_14,
      D(58) => req_fifo_n_15,
      D(57) => req_fifo_n_16,
      D(56) => req_fifo_n_17,
      D(55) => req_fifo_n_18,
      D(54) => req_fifo_n_19,
      D(53) => req_fifo_n_20,
      D(52) => req_fifo_n_21,
      D(51) => req_fifo_n_22,
      D(50) => req_fifo_n_23,
      D(49) => req_fifo_n_24,
      D(48) => req_fifo_n_25,
      D(47) => req_fifo_n_26,
      D(46) => req_fifo_n_27,
      D(45) => req_fifo_n_28,
      D(44) => req_fifo_n_29,
      D(43) => req_fifo_n_30,
      D(42) => req_fifo_n_31,
      D(41) => req_fifo_n_32,
      D(40) => req_fifo_n_33,
      D(39) => req_fifo_n_34,
      D(38) => req_fifo_n_35,
      D(37) => req_fifo_n_36,
      D(36) => req_fifo_n_37,
      D(35) => req_fifo_n_38,
      D(34) => req_fifo_n_39,
      D(33) => req_fifo_n_40,
      D(32) => req_fifo_n_41,
      D(31) => req_fifo_n_42,
      D(30) => req_fifo_n_43,
      D(29) => req_fifo_n_44,
      D(28) => req_fifo_n_45,
      D(27) => req_fifo_n_46,
      D(26) => req_fifo_n_47,
      D(25) => req_fifo_n_48,
      D(24) => req_fifo_n_49,
      D(23) => req_fifo_n_50,
      D(22) => req_fifo_n_51,
      D(21) => req_fifo_n_52,
      D(20) => req_fifo_n_53,
      D(19) => req_fifo_n_54,
      D(18) => req_fifo_n_55,
      D(17) => req_fifo_n_56,
      D(16) => req_fifo_n_57,
      D(15) => req_fifo_n_58,
      D(14) => req_fifo_n_59,
      D(13) => req_fifo_n_60,
      D(12) => req_fifo_n_61,
      D(11) => req_fifo_n_62,
      D(10) => req_fifo_n_63,
      D(9) => req_fifo_n_64,
      D(8) => req_fifo_n_65,
      D(7) => req_fifo_n_66,
      D(6) => req_fifo_n_67,
      D(5) => req_fifo_n_68,
      D(4) => req_fifo_n_69,
      D(3) => req_fifo_n_70,
      D(2) => req_fifo_n_71,
      D(1) => req_fifo_n_72,
      D(0) => req_fifo_n_73,
      E(0) => load_p2,
      Q(3 downto 0) => last_cnt_reg(4 downto 1),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      \data_p1_reg[67]_0\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \last_cnt_reg[2]\ => rs_req_n_5,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready,
      \state[0]_i_3\ => flying_req_reg_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_gmem_m_axi_write is
  port (
    last_resp : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWREADY_Dummy : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    need_wrsp : out STD_LOGIC;
    pop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \resp_ready__1\ : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 67 downto 0 );
    m_axi_gmem_AWREADY : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 35 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_write : entity is "sw_compute_gmem_m_axi_write";
end design_2_sw_compute_0_0_sw_compute_gmem_m_axi_write;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_gmem_m_axi_write is
  signal AWREADY_Dummy_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WLAST_Dummy_reg_n_4 : STD_LOGIC;
  signal WREADY_Dummy : STD_LOGIC;
  signal WVALID_Dummy_reg_n_4 : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal burst_valid : STD_LOGIC;
  signal \could_multi_bursts.AWVALID_Dummy_reg_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[63]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_4\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \end_addr[13]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[13]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[13]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr[13]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr[17]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[17]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[17]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr[17]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr[21]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[21]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[21]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr[21]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr[25]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[25]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[25]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr[25]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr[29]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[29]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[29]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr[29]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr[33]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[33]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[5]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[5]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[5]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr[5]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr[9]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr[9]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr[9]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr[9]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[10]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[11]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[2]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[3]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[4]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[5]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[6]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[7]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[8]\ : STD_LOGIC;
  signal \end_addr_reg_n_4_[9]\ : STD_LOGIC;
  signal fifo_burst_n_11 : STD_LOGIC;
  signal fifo_burst_n_12 : STD_LOGIC;
  signal fifo_burst_n_13 : STD_LOGIC;
  signal fifo_burst_n_14 : STD_LOGIC;
  signal fifo_burst_n_15 : STD_LOGIC;
  signal fifo_burst_n_18 : STD_LOGIC;
  signal fifo_burst_n_19 : STD_LOGIC;
  signal fifo_burst_n_20 : STD_LOGIC;
  signal fifo_burst_n_25 : STD_LOGIC;
  signal fifo_burst_n_8 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_resp_n_7 : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_n_7\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_5\ : STD_LOGIC;
  signal \first_sect_carry__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__1_n_7\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_5\ : STD_LOGIC;
  signal \first_sect_carry__2_n_6\ : STD_LOGIC;
  signal \first_sect_carry__2_n_7\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__3_n_7\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_4 : STD_LOGIC;
  signal first_sect_carry_i_2_n_4 : STD_LOGIC;
  signal first_sect_carry_i_3_n_4 : STD_LOGIC;
  signal first_sect_carry_i_4_n_4 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf_reg_n_4 : STD_LOGIC;
  signal \last_sect_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__0_n_7\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_5\ : STD_LOGIC;
  signal \last_sect_carry__1_n_6\ : STD_LOGIC;
  signal \last_sect_carry__1_n_7\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_5\ : STD_LOGIC;
  signal \last_sect_carry__2_n_6\ : STD_LOGIC;
  signal \last_sect_carry__2_n_7\ : STD_LOGIC;
  signal \last_sect_carry__3_n_7\ : STD_LOGIC;
  signal last_sect_carry_i_1_n_4 : STD_LOGIC;
  signal last_sect_carry_i_2_n_4 : STD_LOGIC;
  signal last_sect_carry_i_3_n_4 : STD_LOGIC;
  signal last_sect_carry_i_4_n_4 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal \len_cnt[7]_i_4_n_4\ : STD_LOGIC;
  signal len_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal next_wreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_0_in_1 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_14_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal push : STD_LOGIC;
  signal rs_wreq_n_10 : STD_LOGIC;
  signal rs_wreq_n_100 : STD_LOGIC;
  signal rs_wreq_n_101 : STD_LOGIC;
  signal rs_wreq_n_102 : STD_LOGIC;
  signal rs_wreq_n_103 : STD_LOGIC;
  signal rs_wreq_n_104 : STD_LOGIC;
  signal rs_wreq_n_105 : STD_LOGIC;
  signal rs_wreq_n_106 : STD_LOGIC;
  signal rs_wreq_n_107 : STD_LOGIC;
  signal rs_wreq_n_108 : STD_LOGIC;
  signal rs_wreq_n_109 : STD_LOGIC;
  signal rs_wreq_n_11 : STD_LOGIC;
  signal rs_wreq_n_110 : STD_LOGIC;
  signal rs_wreq_n_111 : STD_LOGIC;
  signal rs_wreq_n_112 : STD_LOGIC;
  signal rs_wreq_n_113 : STD_LOGIC;
  signal rs_wreq_n_114 : STD_LOGIC;
  signal rs_wreq_n_115 : STD_LOGIC;
  signal rs_wreq_n_116 : STD_LOGIC;
  signal rs_wreq_n_117 : STD_LOGIC;
  signal rs_wreq_n_118 : STD_LOGIC;
  signal rs_wreq_n_119 : STD_LOGIC;
  signal rs_wreq_n_12 : STD_LOGIC;
  signal rs_wreq_n_120 : STD_LOGIC;
  signal rs_wreq_n_121 : STD_LOGIC;
  signal rs_wreq_n_122 : STD_LOGIC;
  signal rs_wreq_n_123 : STD_LOGIC;
  signal rs_wreq_n_124 : STD_LOGIC;
  signal rs_wreq_n_125 : STD_LOGIC;
  signal rs_wreq_n_126 : STD_LOGIC;
  signal rs_wreq_n_127 : STD_LOGIC;
  signal rs_wreq_n_128 : STD_LOGIC;
  signal rs_wreq_n_129 : STD_LOGIC;
  signal rs_wreq_n_13 : STD_LOGIC;
  signal rs_wreq_n_130 : STD_LOGIC;
  signal rs_wreq_n_131 : STD_LOGIC;
  signal rs_wreq_n_132 : STD_LOGIC;
  signal rs_wreq_n_133 : STD_LOGIC;
  signal rs_wreq_n_134 : STD_LOGIC;
  signal rs_wreq_n_135 : STD_LOGIC;
  signal rs_wreq_n_136 : STD_LOGIC;
  signal rs_wreq_n_137 : STD_LOGIC;
  signal rs_wreq_n_138 : STD_LOGIC;
  signal rs_wreq_n_139 : STD_LOGIC;
  signal rs_wreq_n_14 : STD_LOGIC;
  signal rs_wreq_n_140 : STD_LOGIC;
  signal rs_wreq_n_141 : STD_LOGIC;
  signal rs_wreq_n_142 : STD_LOGIC;
  signal rs_wreq_n_143 : STD_LOGIC;
  signal rs_wreq_n_144 : STD_LOGIC;
  signal rs_wreq_n_145 : STD_LOGIC;
  signal rs_wreq_n_146 : STD_LOGIC;
  signal rs_wreq_n_147 : STD_LOGIC;
  signal rs_wreq_n_148 : STD_LOGIC;
  signal rs_wreq_n_149 : STD_LOGIC;
  signal rs_wreq_n_15 : STD_LOGIC;
  signal rs_wreq_n_150 : STD_LOGIC;
  signal rs_wreq_n_151 : STD_LOGIC;
  signal rs_wreq_n_152 : STD_LOGIC;
  signal rs_wreq_n_153 : STD_LOGIC;
  signal rs_wreq_n_154 : STD_LOGIC;
  signal rs_wreq_n_155 : STD_LOGIC;
  signal rs_wreq_n_156 : STD_LOGIC;
  signal rs_wreq_n_157 : STD_LOGIC;
  signal rs_wreq_n_158 : STD_LOGIC;
  signal rs_wreq_n_159 : STD_LOGIC;
  signal rs_wreq_n_16 : STD_LOGIC;
  signal rs_wreq_n_160 : STD_LOGIC;
  signal rs_wreq_n_161 : STD_LOGIC;
  signal rs_wreq_n_162 : STD_LOGIC;
  signal rs_wreq_n_163 : STD_LOGIC;
  signal rs_wreq_n_164 : STD_LOGIC;
  signal rs_wreq_n_165 : STD_LOGIC;
  signal rs_wreq_n_166 : STD_LOGIC;
  signal rs_wreq_n_167 : STD_LOGIC;
  signal rs_wreq_n_168 : STD_LOGIC;
  signal rs_wreq_n_169 : STD_LOGIC;
  signal rs_wreq_n_17 : STD_LOGIC;
  signal rs_wreq_n_170 : STD_LOGIC;
  signal rs_wreq_n_171 : STD_LOGIC;
  signal rs_wreq_n_172 : STD_LOGIC;
  signal rs_wreq_n_173 : STD_LOGIC;
  signal rs_wreq_n_174 : STD_LOGIC;
  signal rs_wreq_n_175 : STD_LOGIC;
  signal rs_wreq_n_176 : STD_LOGIC;
  signal rs_wreq_n_177 : STD_LOGIC;
  signal rs_wreq_n_178 : STD_LOGIC;
  signal rs_wreq_n_179 : STD_LOGIC;
  signal rs_wreq_n_18 : STD_LOGIC;
  signal rs_wreq_n_180 : STD_LOGIC;
  signal rs_wreq_n_181 : STD_LOGIC;
  signal rs_wreq_n_182 : STD_LOGIC;
  signal rs_wreq_n_183 : STD_LOGIC;
  signal rs_wreq_n_184 : STD_LOGIC;
  signal rs_wreq_n_185 : STD_LOGIC;
  signal rs_wreq_n_186 : STD_LOGIC;
  signal rs_wreq_n_187 : STD_LOGIC;
  signal rs_wreq_n_188 : STD_LOGIC;
  signal rs_wreq_n_189 : STD_LOGIC;
  signal rs_wreq_n_19 : STD_LOGIC;
  signal rs_wreq_n_20 : STD_LOGIC;
  signal rs_wreq_n_21 : STD_LOGIC;
  signal rs_wreq_n_22 : STD_LOGIC;
  signal rs_wreq_n_23 : STD_LOGIC;
  signal rs_wreq_n_24 : STD_LOGIC;
  signal rs_wreq_n_25 : STD_LOGIC;
  signal rs_wreq_n_26 : STD_LOGIC;
  signal rs_wreq_n_27 : STD_LOGIC;
  signal rs_wreq_n_28 : STD_LOGIC;
  signal rs_wreq_n_29 : STD_LOGIC;
  signal rs_wreq_n_30 : STD_LOGIC;
  signal rs_wreq_n_31 : STD_LOGIC;
  signal rs_wreq_n_32 : STD_LOGIC;
  signal rs_wreq_n_33 : STD_LOGIC;
  signal rs_wreq_n_34 : STD_LOGIC;
  signal rs_wreq_n_35 : STD_LOGIC;
  signal rs_wreq_n_36 : STD_LOGIC;
  signal rs_wreq_n_37 : STD_LOGIC;
  signal rs_wreq_n_38 : STD_LOGIC;
  signal rs_wreq_n_39 : STD_LOGIC;
  signal rs_wreq_n_40 : STD_LOGIC;
  signal rs_wreq_n_41 : STD_LOGIC;
  signal rs_wreq_n_42 : STD_LOGIC;
  signal rs_wreq_n_43 : STD_LOGIC;
  signal rs_wreq_n_44 : STD_LOGIC;
  signal rs_wreq_n_45 : STD_LOGIC;
  signal rs_wreq_n_46 : STD_LOGIC;
  signal rs_wreq_n_47 : STD_LOGIC;
  signal rs_wreq_n_48 : STD_LOGIC;
  signal rs_wreq_n_49 : STD_LOGIC;
  signal rs_wreq_n_50 : STD_LOGIC;
  signal rs_wreq_n_51 : STD_LOGIC;
  signal rs_wreq_n_52 : STD_LOGIC;
  signal rs_wreq_n_53 : STD_LOGIC;
  signal rs_wreq_n_54 : STD_LOGIC;
  signal rs_wreq_n_55 : STD_LOGIC;
  signal rs_wreq_n_56 : STD_LOGIC;
  signal rs_wreq_n_57 : STD_LOGIC;
  signal rs_wreq_n_58 : STD_LOGIC;
  signal rs_wreq_n_6 : STD_LOGIC;
  signal rs_wreq_n_64 : STD_LOGIC;
  signal rs_wreq_n_65 : STD_LOGIC;
  signal rs_wreq_n_66 : STD_LOGIC;
  signal rs_wreq_n_67 : STD_LOGIC;
  signal rs_wreq_n_68 : STD_LOGIC;
  signal rs_wreq_n_69 : STD_LOGIC;
  signal rs_wreq_n_7 : STD_LOGIC;
  signal rs_wreq_n_70 : STD_LOGIC;
  signal rs_wreq_n_71 : STD_LOGIC;
  signal rs_wreq_n_72 : STD_LOGIC;
  signal rs_wreq_n_73 : STD_LOGIC;
  signal rs_wreq_n_74 : STD_LOGIC;
  signal rs_wreq_n_75 : STD_LOGIC;
  signal rs_wreq_n_76 : STD_LOGIC;
  signal rs_wreq_n_77 : STD_LOGIC;
  signal rs_wreq_n_78 : STD_LOGIC;
  signal rs_wreq_n_79 : STD_LOGIC;
  signal rs_wreq_n_8 : STD_LOGIC;
  signal rs_wreq_n_80 : STD_LOGIC;
  signal rs_wreq_n_81 : STD_LOGIC;
  signal rs_wreq_n_82 : STD_LOGIC;
  signal rs_wreq_n_83 : STD_LOGIC;
  signal rs_wreq_n_84 : STD_LOGIC;
  signal rs_wreq_n_85 : STD_LOGIC;
  signal rs_wreq_n_86 : STD_LOGIC;
  signal rs_wreq_n_87 : STD_LOGIC;
  signal rs_wreq_n_88 : STD_LOGIC;
  signal rs_wreq_n_89 : STD_LOGIC;
  signal rs_wreq_n_9 : STD_LOGIC;
  signal rs_wreq_n_90 : STD_LOGIC;
  signal rs_wreq_n_91 : STD_LOGIC;
  signal rs_wreq_n_92 : STD_LOGIC;
  signal rs_wreq_n_93 : STD_LOGIC;
  signal rs_wreq_n_94 : STD_LOGIC;
  signal rs_wreq_n_95 : STD_LOGIC;
  signal rs_wreq_n_96 : STD_LOGIC;
  signal rs_wreq_n_97 : STD_LOGIC;
  signal rs_wreq_n_98 : STD_LOGIC;
  signal rs_wreq_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[63]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_7\ : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[9]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_4\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[9]\ : STD_LOGIC;
  signal wreq_handling_reg_n_4 : STD_LOGIC;
  signal wreq_valid : STD_LOGIC;
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[32]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[33]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[34]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[35]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[36]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[37]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[38]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[39]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[40]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[41]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[42]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[43]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[44]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[45]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[46]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[47]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[48]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[49]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[50]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[51]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[52]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[53]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[54]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[55]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[56]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[57]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[58]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[59]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[60]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[61]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[62]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[63]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair287";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[32]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[36]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[40]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[44]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[48]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[52]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[56]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[60]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[63]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \len_cnt[1]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \len_cnt[2]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \len_cnt[3]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \len_cnt[4]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \len_cnt[6]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_3\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair295";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
begin
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
WLAST_Dummy_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_burst_n_15,
      Q => WLAST_Dummy_reg_n_4,
      R => \^sr\(0)
    );
WVALID_Dummy_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_burst_n_13,
      Q => WVALID_Dummy_reg_n_4,
      R => \^sr\(0)
    );
\beat_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => p_1_in(4),
      Q => beat_len(2),
      R => \^sr\(0)
    );
\beat_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => p_1_in(5),
      Q => beat_len(3),
      R => \^sr\(0)
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => p_1_in(6),
      Q => beat_len(4),
      R => \^sr\(0)
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => p_1_in(7),
      Q => beat_len(5),
      R => \^sr\(0)
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => p_1_in(8),
      Q => beat_len(6),
      R => \^sr\(0)
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_58,
      Q => beat_len(9),
      R => \^sr\(0)
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_7,
      Q => \could_multi_bursts.AWVALID_Dummy_reg_n_4\,
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[10]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[11]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[12]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[13]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[14]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[15]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[16]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[17]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[18]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[19]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[20]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[21]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[22]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[23]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[24]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[25]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[26]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[27]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[28]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[29]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[2]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(2),
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[30]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[31]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[32]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(32),
      O => awaddr_tmp(32)
    );
\could_multi_bursts.awaddr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[33]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(33),
      O => awaddr_tmp(33)
    );
\could_multi_bursts.awaddr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[34]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(34),
      O => awaddr_tmp(34)
    );
\could_multi_bursts.awaddr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[35]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(35),
      O => awaddr_tmp(35)
    );
\could_multi_bursts.awaddr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[36]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(36),
      O => awaddr_tmp(36)
    );
\could_multi_bursts.awaddr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[37]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(37),
      O => awaddr_tmp(37)
    );
\could_multi_bursts.awaddr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[38]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(38),
      O => awaddr_tmp(38)
    );
\could_multi_bursts.awaddr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[39]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(39),
      O => awaddr_tmp(39)
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[3]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[40]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(40),
      O => awaddr_tmp(40)
    );
\could_multi_bursts.awaddr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[41]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(41),
      O => awaddr_tmp(41)
    );
\could_multi_bursts.awaddr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[42]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(42),
      O => awaddr_tmp(42)
    );
\could_multi_bursts.awaddr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[43]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(43),
      O => awaddr_tmp(43)
    );
\could_multi_bursts.awaddr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[44]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(44),
      O => awaddr_tmp(44)
    );
\could_multi_bursts.awaddr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[45]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(45),
      O => awaddr_tmp(45)
    );
\could_multi_bursts.awaddr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[46]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(46),
      O => awaddr_tmp(46)
    );
\could_multi_bursts.awaddr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[47]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(47),
      O => awaddr_tmp(47)
    );
\could_multi_bursts.awaddr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[48]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(48),
      O => awaddr_tmp(48)
    );
\could_multi_bursts.awaddr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[49]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(49),
      O => awaddr_tmp(49)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[4]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(4),
      I1 => \could_multi_bursts.awlen_buf\(2),
      I2 => \could_multi_bursts.awlen_buf\(1),
      I3 => \could_multi_bursts.awlen_buf\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_4\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(3),
      I1 => \could_multi_bursts.awlen_buf\(1),
      I2 => \could_multi_bursts.awlen_buf\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_4\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(2),
      I1 => \could_multi_bursts.awlen_buf\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_4\
    );
\could_multi_bursts.awaddr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[50]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(50),
      O => awaddr_tmp(50)
    );
\could_multi_bursts.awaddr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[51]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(51),
      O => awaddr_tmp(51)
    );
\could_multi_bursts.awaddr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[52]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(52),
      O => awaddr_tmp(52)
    );
\could_multi_bursts.awaddr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[53]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(53),
      O => awaddr_tmp(53)
    );
\could_multi_bursts.awaddr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[54]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(54),
      O => awaddr_tmp(54)
    );
\could_multi_bursts.awaddr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[55]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(55),
      O => awaddr_tmp(55)
    );
\could_multi_bursts.awaddr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[56]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(56),
      O => awaddr_tmp(56)
    );
\could_multi_bursts.awaddr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[57]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(57),
      O => awaddr_tmp(57)
    );
\could_multi_bursts.awaddr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[58]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(58),
      O => awaddr_tmp(58)
    );
\could_multi_bursts.awaddr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[59]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(59),
      O => awaddr_tmp(59)
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[5]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[60]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(60),
      O => awaddr_tmp(60)
    );
\could_multi_bursts.awaddr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[61]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(61),
      O => awaddr_tmp(61)
    );
\could_multi_bursts.awaddr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[62]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(62),
      O => awaddr_tmp(62)
    );
\could_multi_bursts.awaddr_buf[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[63]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(63),
      O => awaddr_tmp(63)
    );
\could_multi_bursts.awaddr_buf[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(5),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[6]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[7]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[8]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(6),
      I1 => \could_multi_bursts.awlen_buf\(2),
      I2 => \could_multi_bursts.awlen_buf\(0),
      I3 => \could_multi_bursts.awlen_buf\(1),
      I4 => \could_multi_bursts.awlen_buf\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_4\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(5),
      I1 => \could_multi_bursts.awlen_buf\(3),
      I2 => \could_multi_bursts.awlen_buf\(2),
      I3 => \could_multi_bursts.awlen_buf\(0),
      I4 => \could_multi_bursts.awlen_buf\(1),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_4\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[9]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_4\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(10),
      Q => \could_multi_bursts.awaddr_buf\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(11),
      Q => \could_multi_bursts.awaddr_buf\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \could_multi_bursts.awaddr_buf\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \could_multi_bursts.awaddr_buf\(10 downto 9),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(12 downto 9)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \could_multi_bursts.awaddr_buf\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \could_multi_bursts.awaddr_buf\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \could_multi_bursts.awaddr_buf\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \could_multi_bursts.awaddr_buf\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(16 downto 13)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \could_multi_bursts.awaddr_buf\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \could_multi_bursts.awaddr_buf\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \could_multi_bursts.awaddr_buf\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \could_multi_bursts.awaddr_buf\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(20 downto 17)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \could_multi_bursts.awaddr_buf\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \could_multi_bursts.awaddr_buf\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \could_multi_bursts.awaddr_buf\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \could_multi_bursts.awaddr_buf\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(24 downto 21)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \could_multi_bursts.awaddr_buf\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \could_multi_bursts.awaddr_buf\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \could_multi_bursts.awaddr_buf\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \could_multi_bursts.awaddr_buf\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(28 downto 25)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \could_multi_bursts.awaddr_buf\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(2),
      Q => \could_multi_bursts.awaddr_buf\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \could_multi_bursts.awaddr_buf\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \could_multi_bursts.awaddr_buf\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(32),
      Q => \could_multi_bursts.awaddr_buf\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(32 downto 29),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(32 downto 29)
    );
\could_multi_bursts.awaddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(33),
      Q => \could_multi_bursts.awaddr_buf\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(34),
      Q => \could_multi_bursts.awaddr_buf\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(35),
      Q => \could_multi_bursts.awaddr_buf\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(36),
      Q => \could_multi_bursts.awaddr_buf\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(36 downto 33),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(36 downto 33)
    );
\could_multi_bursts.awaddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(37),
      Q => \could_multi_bursts.awaddr_buf\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(38),
      Q => \could_multi_bursts.awaddr_buf\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(39),
      Q => \could_multi_bursts.awaddr_buf\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(3),
      Q => \could_multi_bursts.awaddr_buf\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(40),
      Q => \could_multi_bursts.awaddr_buf\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(40 downto 37),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(40 downto 37)
    );
\could_multi_bursts.awaddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(41),
      Q => \could_multi_bursts.awaddr_buf\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(42),
      Q => \could_multi_bursts.awaddr_buf\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(43),
      Q => \could_multi_bursts.awaddr_buf\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(44),
      Q => \could_multi_bursts.awaddr_buf\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(44 downto 41),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(44 downto 41)
    );
\could_multi_bursts.awaddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(45),
      Q => \could_multi_bursts.awaddr_buf\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(46),
      Q => \could_multi_bursts.awaddr_buf\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(47),
      Q => \could_multi_bursts.awaddr_buf\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(48),
      Q => \could_multi_bursts.awaddr_buf\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(48 downto 45),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(48 downto 45)
    );
\could_multi_bursts.awaddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(49),
      Q => \could_multi_bursts.awaddr_buf\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(4),
      Q => \could_multi_bursts.awaddr_buf\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => \could_multi_bursts.awaddr_buf\(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_4\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_4\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_4\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(50),
      Q => \could_multi_bursts.awaddr_buf\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(51),
      Q => \could_multi_bursts.awaddr_buf\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(52),
      Q => \could_multi_bursts.awaddr_buf\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[52]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(52 downto 49),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(52 downto 49)
    );
\could_multi_bursts.awaddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(53),
      Q => \could_multi_bursts.awaddr_buf\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(54),
      Q => \could_multi_bursts.awaddr_buf\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(55),
      Q => \could_multi_bursts.awaddr_buf\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(56),
      Q => \could_multi_bursts.awaddr_buf\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[56]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(56 downto 53),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(56 downto 53)
    );
\could_multi_bursts.awaddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(57),
      Q => \could_multi_bursts.awaddr_buf\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(58),
      Q => \could_multi_bursts.awaddr_buf\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(59),
      Q => \could_multi_bursts.awaddr_buf\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(5),
      Q => \could_multi_bursts.awaddr_buf\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(60),
      Q => \could_multi_bursts.awaddr_buf\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[60]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(60 downto 57),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(60 downto 57)
    );
\could_multi_bursts.awaddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(61),
      Q => \could_multi_bursts.awaddr_buf\(61),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(62),
      Q => \could_multi_bursts.awaddr_buf\(62),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(63),
      Q => \could_multi_bursts.awaddr_buf\(63),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[63]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \could_multi_bursts.awaddr_buf\(63 downto 61)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(6),
      Q => \could_multi_bursts.awaddr_buf\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(7),
      Q => \could_multi_bursts.awaddr_buf\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(8),
      Q => \could_multi_bursts.awaddr_buf\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \could_multi_bursts.awaddr_buf\(8 downto 5),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \could_multi_bursts.awaddr_buf\(8 downto 7),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_4\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_4\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(9),
      Q => \could_multi_bursts.awaddr_buf\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \could_multi_bursts.awlen_buf\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \could_multi_bursts.awlen_buf\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(2),
      Q => \could_multi_bursts.awlen_buf\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \could_multi_bursts.awlen_buf\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_burst_n_19
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_burst_n_19
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_burst_n_19
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_burst_n_19
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_burst_n_19
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_burst_n_19
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_burst_n_25,
      Q => \could_multi_bursts.sect_handling_reg_n_4\,
      R => \^sr\(0)
    );
\end_addr[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_114,
      I1 => rs_wreq_n_58,
      O => \end_addr[13]_i_2_n_4\
    );
\end_addr[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_115,
      I1 => rs_wreq_n_58,
      O => \end_addr[13]_i_3_n_4\
    );
\end_addr[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_116,
      I1 => rs_wreq_n_58,
      O => \end_addr[13]_i_4_n_4\
    );
\end_addr[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_117,
      I1 => rs_wreq_n_58,
      O => \end_addr[13]_i_5_n_4\
    );
\end_addr[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_110,
      I1 => rs_wreq_n_58,
      O => \end_addr[17]_i_2_n_4\
    );
\end_addr[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_111,
      I1 => rs_wreq_n_58,
      O => \end_addr[17]_i_3_n_4\
    );
\end_addr[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_112,
      I1 => rs_wreq_n_58,
      O => \end_addr[17]_i_4_n_4\
    );
\end_addr[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_113,
      I1 => rs_wreq_n_58,
      O => \end_addr[17]_i_5_n_4\
    );
\end_addr[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_106,
      I1 => rs_wreq_n_58,
      O => \end_addr[21]_i_2_n_4\
    );
\end_addr[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_107,
      I1 => rs_wreq_n_58,
      O => \end_addr[21]_i_3_n_4\
    );
\end_addr[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_108,
      I1 => rs_wreq_n_58,
      O => \end_addr[21]_i_4_n_4\
    );
\end_addr[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_109,
      I1 => rs_wreq_n_58,
      O => \end_addr[21]_i_5_n_4\
    );
\end_addr[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_102,
      I1 => rs_wreq_n_58,
      O => \end_addr[25]_i_2_n_4\
    );
\end_addr[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_103,
      I1 => rs_wreq_n_58,
      O => \end_addr[25]_i_3_n_4\
    );
\end_addr[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_104,
      I1 => rs_wreq_n_58,
      O => \end_addr[25]_i_4_n_4\
    );
\end_addr[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_105,
      I1 => rs_wreq_n_58,
      O => \end_addr[25]_i_5_n_4\
    );
\end_addr[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_98,
      I1 => rs_wreq_n_58,
      O => \end_addr[29]_i_2_n_4\
    );
\end_addr[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_99,
      I1 => rs_wreq_n_58,
      O => \end_addr[29]_i_3_n_4\
    );
\end_addr[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_100,
      I1 => rs_wreq_n_58,
      O => \end_addr[29]_i_4_n_4\
    );
\end_addr[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_101,
      I1 => rs_wreq_n_58,
      O => \end_addr[29]_i_5_n_4\
    );
\end_addr[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_96,
      I1 => rs_wreq_n_58,
      O => \end_addr[33]_i_2_n_4\
    );
\end_addr[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_97,
      I1 => rs_wreq_n_58,
      O => \end_addr[33]_i_3_n_4\
    );
\end_addr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_122,
      I1 => p_1_in(5),
      O => \end_addr[5]_i_2_n_4\
    );
\end_addr[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_123,
      I1 => p_1_in(4),
      O => \end_addr[5]_i_3_n_4\
    );
\end_addr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_124,
      I1 => p_1_in(4),
      O => \end_addr[5]_i_4_n_4\
    );
\end_addr[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_125,
      I1 => p_1_in(4),
      O => \end_addr[5]_i_5_n_4\
    );
\end_addr[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_118,
      I1 => rs_wreq_n_58,
      O => \end_addr[9]_i_2_n_4\
    );
\end_addr[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_119,
      I1 => p_1_in(8),
      O => \end_addr[9]_i_3_n_4\
    );
\end_addr[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_120,
      I1 => p_1_in(7),
      O => \end_addr[9]_i_4_n_4\
    );
\end_addr[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_121,
      I1 => p_1_in(6),
      O => \end_addr[9]_i_5_n_4\
    );
\end_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_181,
      Q => \end_addr_reg_n_4_[10]\,
      R => \^sr\(0)
    );
\end_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_180,
      Q => \end_addr_reg_n_4_[11]\,
      R => \^sr\(0)
    );
\end_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_179,
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_178,
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_177,
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_176,
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_175,
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_174,
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_173,
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_172,
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_171,
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_170,
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_169,
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_168,
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_167,
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_166,
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_165,
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_164,
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_163,
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_162,
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_189,
      Q => \end_addr_reg_n_4_[2]\,
      R => \^sr\(0)
    );
\end_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_161,
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_160,
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_159,
      Q => p_0_in0_in(20),
      R => \^sr\(0)
    );
\end_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_158,
      Q => p_0_in0_in(21),
      R => \^sr\(0)
    );
\end_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_157,
      Q => p_0_in0_in(22),
      R => \^sr\(0)
    );
\end_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_156,
      Q => p_0_in0_in(23),
      R => \^sr\(0)
    );
\end_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_155,
      Q => p_0_in0_in(24),
      R => \^sr\(0)
    );
\end_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_154,
      Q => p_0_in0_in(25),
      R => \^sr\(0)
    );
\end_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_153,
      Q => p_0_in0_in(26),
      R => \^sr\(0)
    );
\end_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_152,
      Q => p_0_in0_in(27),
      R => \^sr\(0)
    );
\end_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_188,
      Q => \end_addr_reg_n_4_[3]\,
      R => \^sr\(0)
    );
\end_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_151,
      Q => p_0_in0_in(28),
      R => \^sr\(0)
    );
\end_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_150,
      Q => p_0_in0_in(29),
      R => \^sr\(0)
    );
\end_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_149,
      Q => p_0_in0_in(30),
      R => \^sr\(0)
    );
\end_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_148,
      Q => p_0_in0_in(31),
      R => \^sr\(0)
    );
\end_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_147,
      Q => p_0_in0_in(32),
      R => \^sr\(0)
    );
\end_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_146,
      Q => p_0_in0_in(33),
      R => \^sr\(0)
    );
\end_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_145,
      Q => p_0_in0_in(34),
      R => \^sr\(0)
    );
\end_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_144,
      Q => p_0_in0_in(35),
      R => \^sr\(0)
    );
\end_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_143,
      Q => p_0_in0_in(36),
      R => \^sr\(0)
    );
\end_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_142,
      Q => p_0_in0_in(37),
      R => \^sr\(0)
    );
\end_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_187,
      Q => \end_addr_reg_n_4_[4]\,
      R => \^sr\(0)
    );
\end_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_141,
      Q => p_0_in0_in(38),
      R => \^sr\(0)
    );
\end_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_140,
      Q => p_0_in0_in(39),
      R => \^sr\(0)
    );
\end_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_139,
      Q => p_0_in0_in(40),
      R => \^sr\(0)
    );
\end_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_138,
      Q => p_0_in0_in(41),
      R => \^sr\(0)
    );
\end_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_137,
      Q => p_0_in0_in(42),
      R => \^sr\(0)
    );
\end_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_136,
      Q => p_0_in0_in(43),
      R => \^sr\(0)
    );
\end_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_135,
      Q => p_0_in0_in(44),
      R => \^sr\(0)
    );
\end_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_134,
      Q => p_0_in0_in(45),
      R => \^sr\(0)
    );
\end_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_133,
      Q => p_0_in0_in(46),
      R => \^sr\(0)
    );
\end_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_132,
      Q => p_0_in0_in(47),
      R => \^sr\(0)
    );
\end_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_186,
      Q => \end_addr_reg_n_4_[5]\,
      R => \^sr\(0)
    );
\end_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_131,
      Q => p_0_in0_in(48),
      R => \^sr\(0)
    );
\end_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_130,
      Q => p_0_in0_in(49),
      R => \^sr\(0)
    );
\end_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_129,
      Q => p_0_in0_in(50),
      R => \^sr\(0)
    );
\end_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_128,
      Q => p_0_in0_in(51),
      R => \^sr\(0)
    );
\end_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_185,
      Q => \end_addr_reg_n_4_[6]\,
      R => \^sr\(0)
    );
\end_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_184,
      Q => \end_addr_reg_n_4_[7]\,
      R => \^sr\(0)
    );
\end_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_183,
      Q => \end_addr_reg_n_4_[8]\,
      R => \^sr\(0)
    );
\end_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_182,
      Q => \end_addr_reg_n_4_[9]\,
      R => \^sr\(0)
    );
fifo_burst: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized4\
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      CO(0) => last_sect,
      E(0) => fifo_burst_n_8,
      Q(7 downto 0) => len_cnt_reg(7 downto 0),
      SR(0) => \^sr\(0),
      WLAST_Dummy_reg => WVALID_Dummy_reg_n_4,
      WLAST_Dummy_reg_0 => WLAST_Dummy_reg_n_4,
      WREADY_Dummy => WREADY_Dummy,
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg => fifo_burst_n_15,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_1(0) => fifo_burst_n_18,
      ap_rst_n_2(0) => fifo_burst_n_19,
      ap_rst_n_3(0) => fifo_burst_n_20,
      burst_valid => burst_valid,
      \could_multi_bursts.awlen_buf_reg[0]\(9) => \sect_len_buf_reg_n_4_[9]\,
      \could_multi_bursts.awlen_buf_reg[0]\(8) => \sect_len_buf_reg_n_4_[8]\,
      \could_multi_bursts.awlen_buf_reg[0]\(7) => \sect_len_buf_reg_n_4_[7]\,
      \could_multi_bursts.awlen_buf_reg[0]\(6) => \sect_len_buf_reg_n_4_[6]\,
      \could_multi_bursts.awlen_buf_reg[0]\(5) => \sect_len_buf_reg_n_4_[5]\,
      \could_multi_bursts.awlen_buf_reg[0]\(4) => \sect_len_buf_reg_n_4_[4]\,
      \could_multi_bursts.awlen_buf_reg[0]\(3) => \sect_len_buf_reg_n_4_[3]\,
      \could_multi_bursts.awlen_buf_reg[0]\(2) => \sect_len_buf_reg_n_4_[2]\,
      \could_multi_bursts.awlen_buf_reg[0]\(1) => \sect_len_buf_reg_n_4_[1]\,
      \could_multi_bursts.awlen_buf_reg[0]\(0) => \sect_len_buf_reg_n_4_[0]\,
      \could_multi_bursts.awlen_buf_reg[0]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_burst_n_25,
      dout_vld_reg_0 => fifo_burst_n_13,
      dout_vld_reg_1 => dout_vld_reg,
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      \in\(3 downto 0) => awlen_tmp(3 downto 0),
      \mOutPtr_reg[0]_0\ => \could_multi_bursts.AWVALID_Dummy_reg_n_4\,
      \mOutPtr_reg[0]_1\ => \could_multi_bursts.sect_handling_reg_n_4\,
      next_wreq => next_wreq,
      p_14_in => p_14_in,
      pop => pop,
      \raddr_reg_reg[3]\ => dout_vld_reg_0,
      \sect_addr_buf_reg[2]\(0) => first_sect,
      \sect_len_buf_reg[5]\ => fifo_burst_n_12,
      \sect_len_buf_reg[8]\ => fifo_burst_n_11,
      sel => push,
      wreq_handling_reg => fifo_burst_n_14,
      wreq_handling_reg_0 => wreq_handling_reg_n_4,
      wreq_handling_reg_1(0) => wreq_valid
    );
fifo_resp: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_11\
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.AWVALID_Dummy_reg\ => fifo_resp_n_7,
      \could_multi_bursts.AWVALID_Dummy_reg_0\ => \could_multi_bursts.AWVALID_Dummy_reg_n_4\,
      \could_multi_bursts.AWVALID_Dummy_reg_1\ => \could_multi_bursts.sect_handling_reg_n_4\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \dout_reg[0]\ => fifo_burst_n_11,
      \dout_reg[0]_0\ => fifo_burst_n_12,
      \dout_reg[0]_1\ => last_sect_buf_reg_n_4,
      dout_vld_reg_0 => need_wrsp,
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      last_resp => last_resp,
      \resp_ready__1\ => \resp_ready__1\,
      sel => push,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_4,
      CO(2) => first_sect_carry_n_5,
      CO(1) => first_sect_carry_n_6,
      CO(0) => first_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_4,
      S(2) => first_sect_carry_i_2_n_4,
      S(1) => first_sect_carry_i_3_n_4,
      S(0) => first_sect_carry_i_4_n_4
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_4,
      CO(3) => \first_sect_carry__0_n_4\,
      CO(2) => \first_sect_carry__0_n_5\,
      CO(1) => \first_sect_carry__0_n_6\,
      CO(0) => \first_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1_n_4\,
      S(2) => \first_sect_carry__0_i_2_n_4\,
      S(1) => \first_sect_carry__0_i_3_n_4\,
      S(0) => \first_sect_carry__0_i_4_n_4\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[22]\,
      I1 => p_0_in_1(22),
      I2 => \sect_cnt_reg_n_4_[21]\,
      I3 => p_0_in_1(21),
      I4 => p_0_in_1(23),
      I5 => \sect_cnt_reg_n_4_[23]\,
      O => \first_sect_carry__0_i_1_n_4\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[19]\,
      I1 => p_0_in_1(19),
      I2 => \sect_cnt_reg_n_4_[18]\,
      I3 => p_0_in_1(18),
      I4 => p_0_in_1(20),
      I5 => \sect_cnt_reg_n_4_[20]\,
      O => \first_sect_carry__0_i_2_n_4\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[16]\,
      I1 => p_0_in_1(16),
      I2 => \sect_cnt_reg_n_4_[15]\,
      I3 => p_0_in_1(15),
      I4 => p_0_in_1(17),
      I5 => \sect_cnt_reg_n_4_[17]\,
      O => \first_sect_carry__0_i_3_n_4\
    );
\first_sect_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[13]\,
      I1 => p_0_in_1(13),
      I2 => \sect_cnt_reg_n_4_[12]\,
      I3 => p_0_in_1(12),
      I4 => p_0_in_1(14),
      I5 => \sect_cnt_reg_n_4_[14]\,
      O => \first_sect_carry__0_i_4_n_4\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_4\,
      CO(3) => \first_sect_carry__1_n_4\,
      CO(2) => \first_sect_carry__1_n_5\,
      CO(1) => \first_sect_carry__1_n_6\,
      CO(0) => \first_sect_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1_n_4\,
      S(2) => \first_sect_carry__1_i_2_n_4\,
      S(1) => \first_sect_carry__1_i_3_n_4\,
      S(0) => \first_sect_carry__1_i_4_n_4\
    );
\first_sect_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[34]\,
      I1 => p_0_in_1(34),
      I2 => \sect_cnt_reg_n_4_[33]\,
      I3 => p_0_in_1(33),
      I4 => p_0_in_1(35),
      I5 => \sect_cnt_reg_n_4_[35]\,
      O => \first_sect_carry__1_i_1_n_4\
    );
\first_sect_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[31]\,
      I1 => p_0_in_1(31),
      I2 => \sect_cnt_reg_n_4_[30]\,
      I3 => p_0_in_1(30),
      I4 => p_0_in_1(32),
      I5 => \sect_cnt_reg_n_4_[32]\,
      O => \first_sect_carry__1_i_2_n_4\
    );
\first_sect_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[28]\,
      I1 => p_0_in_1(28),
      I2 => \sect_cnt_reg_n_4_[27]\,
      I3 => p_0_in_1(27),
      I4 => p_0_in_1(29),
      I5 => \sect_cnt_reg_n_4_[29]\,
      O => \first_sect_carry__1_i_3_n_4\
    );
\first_sect_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[25]\,
      I1 => p_0_in_1(25),
      I2 => \sect_cnt_reg_n_4_[24]\,
      I3 => p_0_in_1(24),
      I4 => p_0_in_1(26),
      I5 => \sect_cnt_reg_n_4_[26]\,
      O => \first_sect_carry__1_i_4_n_4\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_4\,
      CO(3) => \first_sect_carry__2_n_4\,
      CO(2) => \first_sect_carry__2_n_5\,
      CO(1) => \first_sect_carry__2_n_6\,
      CO(0) => \first_sect_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1_n_4\,
      S(2) => \first_sect_carry__2_i_2_n_4\,
      S(1) => \first_sect_carry__2_i_3_n_4\,
      S(0) => \first_sect_carry__2_i_4_n_4\
    );
\first_sect_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[46]\,
      I1 => p_0_in_1(46),
      I2 => \sect_cnt_reg_n_4_[45]\,
      I3 => p_0_in_1(45),
      I4 => p_0_in_1(47),
      I5 => \sect_cnt_reg_n_4_[47]\,
      O => \first_sect_carry__2_i_1_n_4\
    );
\first_sect_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[43]\,
      I1 => p_0_in_1(43),
      I2 => \sect_cnt_reg_n_4_[42]\,
      I3 => p_0_in_1(42),
      I4 => p_0_in_1(44),
      I5 => \sect_cnt_reg_n_4_[44]\,
      O => \first_sect_carry__2_i_2_n_4\
    );
\first_sect_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[40]\,
      I1 => p_0_in_1(40),
      I2 => \sect_cnt_reg_n_4_[39]\,
      I3 => p_0_in_1(39),
      I4 => p_0_in_1(41),
      I5 => \sect_cnt_reg_n_4_[41]\,
      O => \first_sect_carry__2_i_3_n_4\
    );
\first_sect_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[37]\,
      I1 => p_0_in_1(37),
      I2 => \sect_cnt_reg_n_4_[36]\,
      I3 => p_0_in_1(36),
      I4 => p_0_in_1(38),
      I5 => \sect_cnt_reg_n_4_[38]\,
      O => \first_sect_carry__2_i_4_n_4\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_4\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1_n_4\,
      S(0) => \first_sect_carry__3_i_2_n_4\
    );
\first_sect_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in_1(51),
      I1 => \sect_cnt_reg_n_4_[51]\,
      O => \first_sect_carry__3_i_1_n_4\
    );
\first_sect_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[49]\,
      I1 => p_0_in_1(49),
      I2 => \sect_cnt_reg_n_4_[48]\,
      I3 => p_0_in_1(48),
      I4 => p_0_in_1(50),
      I5 => \sect_cnt_reg_n_4_[50]\,
      O => \first_sect_carry__3_i_2_n_4\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[10]\,
      I1 => p_0_in_1(10),
      I2 => \sect_cnt_reg_n_4_[9]\,
      I3 => p_0_in_1(9),
      I4 => p_0_in_1(11),
      I5 => \sect_cnt_reg_n_4_[11]\,
      O => first_sect_carry_i_1_n_4
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[7]\,
      I1 => p_0_in_1(7),
      I2 => \sect_cnt_reg_n_4_[6]\,
      I3 => p_0_in_1(6),
      I4 => p_0_in_1(8),
      I5 => \sect_cnt_reg_n_4_[8]\,
      O => first_sect_carry_i_2_n_4
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[4]\,
      I1 => p_0_in_1(4),
      I2 => \sect_cnt_reg_n_4_[3]\,
      I3 => p_0_in_1(3),
      I4 => p_0_in_1(5),
      I5 => \sect_cnt_reg_n_4_[5]\,
      O => first_sect_carry_i_3_n_4
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[1]\,
      I1 => p_0_in_1(1),
      I2 => \sect_cnt_reg_n_4_[0]\,
      I3 => p_0_in_1(0),
      I4 => p_0_in_1(2),
      I5 => \sect_cnt_reg_n_4_[2]\,
      O => first_sect_carry_i_4_n_4
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => last_sect,
      Q => last_sect_buf_reg_n_4,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_4,
      CO(2) => last_sect_carry_n_5,
      CO(1) => last_sect_carry_n_6,
      CO(0) => last_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => last_sect_carry_i_1_n_4,
      S(2) => last_sect_carry_i_2_n_4,
      S(1) => last_sect_carry_i_3_n_4,
      S(0) => last_sect_carry_i_4_n_4
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_4,
      CO(3) => \last_sect_carry__0_n_4\,
      CO(2) => \last_sect_carry__0_n_5\,
      CO(1) => \last_sect_carry__0_n_6\,
      CO(0) => \last_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1_n_4\,
      S(2) => \last_sect_carry__0_i_2_n_4\,
      S(1) => \last_sect_carry__0_i_3_n_4\,
      S(0) => \last_sect_carry__0_i_4_n_4\
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[22]\,
      I1 => p_0_in0_in(22),
      I2 => \sect_cnt_reg_n_4_[21]\,
      I3 => p_0_in0_in(21),
      I4 => \sect_cnt_reg_n_4_[23]\,
      I5 => p_0_in0_in(23),
      O => \last_sect_carry__0_i_1_n_4\
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[19]\,
      I1 => p_0_in0_in(19),
      I2 => \sect_cnt_reg_n_4_[18]\,
      I3 => p_0_in0_in(18),
      I4 => \sect_cnt_reg_n_4_[20]\,
      I5 => p_0_in0_in(20),
      O => \last_sect_carry__0_i_2_n_4\
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[16]\,
      I1 => p_0_in0_in(16),
      I2 => \sect_cnt_reg_n_4_[15]\,
      I3 => p_0_in0_in(15),
      I4 => \sect_cnt_reg_n_4_[17]\,
      I5 => p_0_in0_in(17),
      O => \last_sect_carry__0_i_3_n_4\
    );
\last_sect_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[13]\,
      I1 => p_0_in0_in(13),
      I2 => \sect_cnt_reg_n_4_[12]\,
      I3 => p_0_in0_in(12),
      I4 => \sect_cnt_reg_n_4_[14]\,
      I5 => p_0_in0_in(14),
      O => \last_sect_carry__0_i_4_n_4\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_4\,
      CO(3) => \last_sect_carry__1_n_4\,
      CO(2) => \last_sect_carry__1_n_5\,
      CO(1) => \last_sect_carry__1_n_6\,
      CO(0) => \last_sect_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1_n_4\,
      S(2) => \last_sect_carry__1_i_2_n_4\,
      S(1) => \last_sect_carry__1_i_3_n_4\,
      S(0) => \last_sect_carry__1_i_4_n_4\
    );
\last_sect_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[34]\,
      I1 => p_0_in0_in(34),
      I2 => \sect_cnt_reg_n_4_[33]\,
      I3 => p_0_in0_in(33),
      I4 => \sect_cnt_reg_n_4_[35]\,
      I5 => p_0_in0_in(35),
      O => \last_sect_carry__1_i_1_n_4\
    );
\last_sect_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[31]\,
      I1 => p_0_in0_in(31),
      I2 => \sect_cnt_reg_n_4_[30]\,
      I3 => p_0_in0_in(30),
      I4 => \sect_cnt_reg_n_4_[32]\,
      I5 => p_0_in0_in(32),
      O => \last_sect_carry__1_i_2_n_4\
    );
\last_sect_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[28]\,
      I1 => p_0_in0_in(28),
      I2 => \sect_cnt_reg_n_4_[27]\,
      I3 => p_0_in0_in(27),
      I4 => \sect_cnt_reg_n_4_[29]\,
      I5 => p_0_in0_in(29),
      O => \last_sect_carry__1_i_3_n_4\
    );
\last_sect_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[25]\,
      I1 => p_0_in0_in(25),
      I2 => \sect_cnt_reg_n_4_[24]\,
      I3 => p_0_in0_in(24),
      I4 => \sect_cnt_reg_n_4_[26]\,
      I5 => p_0_in0_in(26),
      O => \last_sect_carry__1_i_4_n_4\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_4\,
      CO(3) => \last_sect_carry__2_n_4\,
      CO(2) => \last_sect_carry__2_n_5\,
      CO(1) => \last_sect_carry__2_n_6\,
      CO(0) => \last_sect_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1_n_4\,
      S(2) => \last_sect_carry__2_i_2_n_4\,
      S(1) => \last_sect_carry__2_i_3_n_4\,
      S(0) => \last_sect_carry__2_i_4_n_4\
    );
\last_sect_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[46]\,
      I1 => p_0_in0_in(46),
      I2 => \sect_cnt_reg_n_4_[45]\,
      I3 => p_0_in0_in(45),
      I4 => \sect_cnt_reg_n_4_[47]\,
      I5 => p_0_in0_in(47),
      O => \last_sect_carry__2_i_1_n_4\
    );
\last_sect_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[43]\,
      I1 => p_0_in0_in(43),
      I2 => \sect_cnt_reg_n_4_[42]\,
      I3 => p_0_in0_in(42),
      I4 => \sect_cnt_reg_n_4_[44]\,
      I5 => p_0_in0_in(44),
      O => \last_sect_carry__2_i_2_n_4\
    );
\last_sect_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[40]\,
      I1 => p_0_in0_in(40),
      I2 => \sect_cnt_reg_n_4_[39]\,
      I3 => p_0_in0_in(39),
      I4 => \sect_cnt_reg_n_4_[41]\,
      I5 => p_0_in0_in(41),
      O => \last_sect_carry__2_i_3_n_4\
    );
\last_sect_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[37]\,
      I1 => p_0_in0_in(37),
      I2 => \sect_cnt_reg_n_4_[36]\,
      I3 => p_0_in0_in(36),
      I4 => \sect_cnt_reg_n_4_[38]\,
      I5 => p_0_in0_in(38),
      O => \last_sect_carry__2_i_4_n_4\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_4\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => rs_wreq_n_126,
      S(0) => rs_wreq_n_127
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[10]\,
      I1 => p_0_in0_in(10),
      I2 => \sect_cnt_reg_n_4_[9]\,
      I3 => p_0_in0_in(9),
      I4 => \sect_cnt_reg_n_4_[11]\,
      I5 => p_0_in0_in(11),
      O => last_sect_carry_i_1_n_4
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[7]\,
      I1 => p_0_in0_in(7),
      I2 => \sect_cnt_reg_n_4_[6]\,
      I3 => p_0_in0_in(6),
      I4 => \sect_cnt_reg_n_4_[8]\,
      I5 => p_0_in0_in(8),
      O => last_sect_carry_i_2_n_4
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[4]\,
      I1 => p_0_in0_in(4),
      I2 => \sect_cnt_reg_n_4_[3]\,
      I3 => p_0_in0_in(3),
      I4 => \sect_cnt_reg_n_4_[5]\,
      I5 => p_0_in0_in(5),
      O => last_sect_carry_i_3_n_4
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[1]\,
      I1 => p_0_in0_in(1),
      I2 => \sect_cnt_reg_n_4_[0]\,
      I3 => p_0_in0_in(0),
      I4 => \sect_cnt_reg_n_4_[2]\,
      I5 => p_0_in0_in(2),
      O => last_sect_carry_i_4_n_4
    );
\len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => len_cnt_reg(0),
      O => \p_0_in__0\(0)
    );
\len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => len_cnt_reg(0),
      I1 => len_cnt_reg(1),
      O => \p_0_in__0\(1)
    );
\len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => len_cnt_reg(0),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(2),
      O => \p_0_in__0\(2)
    );
\len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => len_cnt_reg(1),
      I1 => len_cnt_reg(0),
      I2 => len_cnt_reg(2),
      I3 => len_cnt_reg(3),
      O => \p_0_in__0\(3)
    );
\len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => len_cnt_reg(2),
      I1 => len_cnt_reg(0),
      I2 => len_cnt_reg(1),
      I3 => len_cnt_reg(3),
      I4 => len_cnt_reg(4),
      O => \p_0_in__0\(4)
    );
\len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => len_cnt_reg(3),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(0),
      I3 => len_cnt_reg(2),
      I4 => len_cnt_reg(4),
      I5 => len_cnt_reg(5),
      O => \p_0_in__0\(5)
    );
\len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \len_cnt[7]_i_4_n_4\,
      I1 => len_cnt_reg(6),
      O => \p_0_in__0\(6)
    );
\len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \len_cnt[7]_i_4_n_4\,
      I1 => len_cnt_reg(6),
      I2 => len_cnt_reg(7),
      O => \p_0_in__0\(7)
    );
\len_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => len_cnt_reg(5),
      I1 => len_cnt_reg(3),
      I2 => len_cnt_reg(1),
      I3 => len_cnt_reg(0),
      I4 => len_cnt_reg(2),
      I5 => len_cnt_reg(4),
      O => \len_cnt[7]_i_4_n_4\
    );
\len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(0),
      Q => len_cnt_reg(0),
      R => fifo_burst_n_18
    );
\len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(1),
      Q => len_cnt_reg(1),
      R => fifo_burst_n_18
    );
\len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(2),
      Q => len_cnt_reg(2),
      R => fifo_burst_n_18
    );
\len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(3),
      Q => len_cnt_reg(3),
      R => fifo_burst_n_18
    );
\len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(4),
      Q => len_cnt_reg(4),
      R => fifo_burst_n_18
    );
\len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(5),
      Q => len_cnt_reg(5),
      R => fifo_burst_n_18
    );
\len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(6),
      Q => len_cnt_reg(6),
      R => fifo_burst_n_18
    );
\len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(7),
      Q => len_cnt_reg(7),
      R => fifo_burst_n_18
    );
rs_resp: entity work.\design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized1\
     port map (
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      \resp_ready__1\ => \resp_ready__1\,
      s_ready_t_reg_0 => s_ready_t_reg
    );
rs_wreq: entity work.design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(51) => rs_wreq_n_6,
      D(50) => rs_wreq_n_7,
      D(49) => rs_wreq_n_8,
      D(48) => rs_wreq_n_9,
      D(47) => rs_wreq_n_10,
      D(46) => rs_wreq_n_11,
      D(45) => rs_wreq_n_12,
      D(44) => rs_wreq_n_13,
      D(43) => rs_wreq_n_14,
      D(42) => rs_wreq_n_15,
      D(41) => rs_wreq_n_16,
      D(40) => rs_wreq_n_17,
      D(39) => rs_wreq_n_18,
      D(38) => rs_wreq_n_19,
      D(37) => rs_wreq_n_20,
      D(36) => rs_wreq_n_21,
      D(35) => rs_wreq_n_22,
      D(34) => rs_wreq_n_23,
      D(33) => rs_wreq_n_24,
      D(32) => rs_wreq_n_25,
      D(31) => rs_wreq_n_26,
      D(30) => rs_wreq_n_27,
      D(29) => rs_wreq_n_28,
      D(28) => rs_wreq_n_29,
      D(27) => rs_wreq_n_30,
      D(26) => rs_wreq_n_31,
      D(25) => rs_wreq_n_32,
      D(24) => rs_wreq_n_33,
      D(23) => rs_wreq_n_34,
      D(22) => rs_wreq_n_35,
      D(21) => rs_wreq_n_36,
      D(20) => rs_wreq_n_37,
      D(19) => rs_wreq_n_38,
      D(18) => rs_wreq_n_39,
      D(17) => rs_wreq_n_40,
      D(16) => rs_wreq_n_41,
      D(15) => rs_wreq_n_42,
      D(14) => rs_wreq_n_43,
      D(13) => rs_wreq_n_44,
      D(12) => rs_wreq_n_45,
      D(11) => rs_wreq_n_46,
      D(10) => rs_wreq_n_47,
      D(9) => rs_wreq_n_48,
      D(8) => rs_wreq_n_49,
      D(7) => rs_wreq_n_50,
      D(6) => rs_wreq_n_51,
      D(5) => rs_wreq_n_52,
      D(4) => rs_wreq_n_53,
      D(3) => rs_wreq_n_54,
      D(2) => rs_wreq_n_55,
      D(1) => rs_wreq_n_56,
      D(0) => rs_wreq_n_57,
      E(0) => E(0),
      Q(0) => wreq_valid,
      S(1) => rs_wreq_n_126,
      S(0) => rs_wreq_n_127,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      \data_p1_reg[63]_0\(61) => rs_wreq_n_128,
      \data_p1_reg[63]_0\(60) => rs_wreq_n_129,
      \data_p1_reg[63]_0\(59) => rs_wreq_n_130,
      \data_p1_reg[63]_0\(58) => rs_wreq_n_131,
      \data_p1_reg[63]_0\(57) => rs_wreq_n_132,
      \data_p1_reg[63]_0\(56) => rs_wreq_n_133,
      \data_p1_reg[63]_0\(55) => rs_wreq_n_134,
      \data_p1_reg[63]_0\(54) => rs_wreq_n_135,
      \data_p1_reg[63]_0\(53) => rs_wreq_n_136,
      \data_p1_reg[63]_0\(52) => rs_wreq_n_137,
      \data_p1_reg[63]_0\(51) => rs_wreq_n_138,
      \data_p1_reg[63]_0\(50) => rs_wreq_n_139,
      \data_p1_reg[63]_0\(49) => rs_wreq_n_140,
      \data_p1_reg[63]_0\(48) => rs_wreq_n_141,
      \data_p1_reg[63]_0\(47) => rs_wreq_n_142,
      \data_p1_reg[63]_0\(46) => rs_wreq_n_143,
      \data_p1_reg[63]_0\(45) => rs_wreq_n_144,
      \data_p1_reg[63]_0\(44) => rs_wreq_n_145,
      \data_p1_reg[63]_0\(43) => rs_wreq_n_146,
      \data_p1_reg[63]_0\(42) => rs_wreq_n_147,
      \data_p1_reg[63]_0\(41) => rs_wreq_n_148,
      \data_p1_reg[63]_0\(40) => rs_wreq_n_149,
      \data_p1_reg[63]_0\(39) => rs_wreq_n_150,
      \data_p1_reg[63]_0\(38) => rs_wreq_n_151,
      \data_p1_reg[63]_0\(37) => rs_wreq_n_152,
      \data_p1_reg[63]_0\(36) => rs_wreq_n_153,
      \data_p1_reg[63]_0\(35) => rs_wreq_n_154,
      \data_p1_reg[63]_0\(34) => rs_wreq_n_155,
      \data_p1_reg[63]_0\(33) => rs_wreq_n_156,
      \data_p1_reg[63]_0\(32) => rs_wreq_n_157,
      \data_p1_reg[63]_0\(31) => rs_wreq_n_158,
      \data_p1_reg[63]_0\(30) => rs_wreq_n_159,
      \data_p1_reg[63]_0\(29) => rs_wreq_n_160,
      \data_p1_reg[63]_0\(28) => rs_wreq_n_161,
      \data_p1_reg[63]_0\(27) => rs_wreq_n_162,
      \data_p1_reg[63]_0\(26) => rs_wreq_n_163,
      \data_p1_reg[63]_0\(25) => rs_wreq_n_164,
      \data_p1_reg[63]_0\(24) => rs_wreq_n_165,
      \data_p1_reg[63]_0\(23) => rs_wreq_n_166,
      \data_p1_reg[63]_0\(22) => rs_wreq_n_167,
      \data_p1_reg[63]_0\(21) => rs_wreq_n_168,
      \data_p1_reg[63]_0\(20) => rs_wreq_n_169,
      \data_p1_reg[63]_0\(19) => rs_wreq_n_170,
      \data_p1_reg[63]_0\(18) => rs_wreq_n_171,
      \data_p1_reg[63]_0\(17) => rs_wreq_n_172,
      \data_p1_reg[63]_0\(16) => rs_wreq_n_173,
      \data_p1_reg[63]_0\(15) => rs_wreq_n_174,
      \data_p1_reg[63]_0\(14) => rs_wreq_n_175,
      \data_p1_reg[63]_0\(13) => rs_wreq_n_176,
      \data_p1_reg[63]_0\(12) => rs_wreq_n_177,
      \data_p1_reg[63]_0\(11) => rs_wreq_n_178,
      \data_p1_reg[63]_0\(10) => rs_wreq_n_179,
      \data_p1_reg[63]_0\(9) => rs_wreq_n_180,
      \data_p1_reg[63]_0\(8) => rs_wreq_n_181,
      \data_p1_reg[63]_0\(7) => rs_wreq_n_182,
      \data_p1_reg[63]_0\(6) => rs_wreq_n_183,
      \data_p1_reg[63]_0\(5) => rs_wreq_n_184,
      \data_p1_reg[63]_0\(4) => rs_wreq_n_185,
      \data_p1_reg[63]_0\(3) => rs_wreq_n_186,
      \data_p1_reg[63]_0\(2) => rs_wreq_n_187,
      \data_p1_reg[63]_0\(1) => rs_wreq_n_188,
      \data_p1_reg[63]_0\(0) => rs_wreq_n_189,
      \data_p1_reg[95]_0\(67) => rs_wreq_n_58,
      \data_p1_reg[95]_0\(66 downto 62) => p_1_in(8 downto 4),
      \data_p1_reg[95]_0\(61) => rs_wreq_n_64,
      \data_p1_reg[95]_0\(60) => rs_wreq_n_65,
      \data_p1_reg[95]_0\(59) => rs_wreq_n_66,
      \data_p1_reg[95]_0\(58) => rs_wreq_n_67,
      \data_p1_reg[95]_0\(57) => rs_wreq_n_68,
      \data_p1_reg[95]_0\(56) => rs_wreq_n_69,
      \data_p1_reg[95]_0\(55) => rs_wreq_n_70,
      \data_p1_reg[95]_0\(54) => rs_wreq_n_71,
      \data_p1_reg[95]_0\(53) => rs_wreq_n_72,
      \data_p1_reg[95]_0\(52) => rs_wreq_n_73,
      \data_p1_reg[95]_0\(51) => rs_wreq_n_74,
      \data_p1_reg[95]_0\(50) => rs_wreq_n_75,
      \data_p1_reg[95]_0\(49) => rs_wreq_n_76,
      \data_p1_reg[95]_0\(48) => rs_wreq_n_77,
      \data_p1_reg[95]_0\(47) => rs_wreq_n_78,
      \data_p1_reg[95]_0\(46) => rs_wreq_n_79,
      \data_p1_reg[95]_0\(45) => rs_wreq_n_80,
      \data_p1_reg[95]_0\(44) => rs_wreq_n_81,
      \data_p1_reg[95]_0\(43) => rs_wreq_n_82,
      \data_p1_reg[95]_0\(42) => rs_wreq_n_83,
      \data_p1_reg[95]_0\(41) => rs_wreq_n_84,
      \data_p1_reg[95]_0\(40) => rs_wreq_n_85,
      \data_p1_reg[95]_0\(39) => rs_wreq_n_86,
      \data_p1_reg[95]_0\(38) => rs_wreq_n_87,
      \data_p1_reg[95]_0\(37) => rs_wreq_n_88,
      \data_p1_reg[95]_0\(36) => rs_wreq_n_89,
      \data_p1_reg[95]_0\(35) => rs_wreq_n_90,
      \data_p1_reg[95]_0\(34) => rs_wreq_n_91,
      \data_p1_reg[95]_0\(33) => rs_wreq_n_92,
      \data_p1_reg[95]_0\(32) => rs_wreq_n_93,
      \data_p1_reg[95]_0\(31) => rs_wreq_n_94,
      \data_p1_reg[95]_0\(30) => rs_wreq_n_95,
      \data_p1_reg[95]_0\(29) => rs_wreq_n_96,
      \data_p1_reg[95]_0\(28) => rs_wreq_n_97,
      \data_p1_reg[95]_0\(27) => rs_wreq_n_98,
      \data_p1_reg[95]_0\(26) => rs_wreq_n_99,
      \data_p1_reg[95]_0\(25) => rs_wreq_n_100,
      \data_p1_reg[95]_0\(24) => rs_wreq_n_101,
      \data_p1_reg[95]_0\(23) => rs_wreq_n_102,
      \data_p1_reg[95]_0\(22) => rs_wreq_n_103,
      \data_p1_reg[95]_0\(21) => rs_wreq_n_104,
      \data_p1_reg[95]_0\(20) => rs_wreq_n_105,
      \data_p1_reg[95]_0\(19) => rs_wreq_n_106,
      \data_p1_reg[95]_0\(18) => rs_wreq_n_107,
      \data_p1_reg[95]_0\(17) => rs_wreq_n_108,
      \data_p1_reg[95]_0\(16) => rs_wreq_n_109,
      \data_p1_reg[95]_0\(15) => rs_wreq_n_110,
      \data_p1_reg[95]_0\(14) => rs_wreq_n_111,
      \data_p1_reg[95]_0\(13) => rs_wreq_n_112,
      \data_p1_reg[95]_0\(12) => rs_wreq_n_113,
      \data_p1_reg[95]_0\(11) => rs_wreq_n_114,
      \data_p1_reg[95]_0\(10) => rs_wreq_n_115,
      \data_p1_reg[95]_0\(9) => rs_wreq_n_116,
      \data_p1_reg[95]_0\(8) => rs_wreq_n_117,
      \data_p1_reg[95]_0\(7) => rs_wreq_n_118,
      \data_p1_reg[95]_0\(6) => rs_wreq_n_119,
      \data_p1_reg[95]_0\(5) => rs_wreq_n_120,
      \data_p1_reg[95]_0\(4) => rs_wreq_n_121,
      \data_p1_reg[95]_0\(3) => rs_wreq_n_122,
      \data_p1_reg[95]_0\(2) => rs_wreq_n_123,
      \data_p1_reg[95]_0\(1) => rs_wreq_n_124,
      \data_p1_reg[95]_0\(0) => rs_wreq_n_125,
      \data_p2_reg[73]_0\(67 downto 0) => D(67 downto 0),
      \end_addr_reg[13]\(3) => \end_addr[13]_i_2_n_4\,
      \end_addr_reg[13]\(2) => \end_addr[13]_i_3_n_4\,
      \end_addr_reg[13]\(1) => \end_addr[13]_i_4_n_4\,
      \end_addr_reg[13]\(0) => \end_addr[13]_i_5_n_4\,
      \end_addr_reg[17]\(3) => \end_addr[17]_i_2_n_4\,
      \end_addr_reg[17]\(2) => \end_addr[17]_i_3_n_4\,
      \end_addr_reg[17]\(1) => \end_addr[17]_i_4_n_4\,
      \end_addr_reg[17]\(0) => \end_addr[17]_i_5_n_4\,
      \end_addr_reg[21]\(3) => \end_addr[21]_i_2_n_4\,
      \end_addr_reg[21]\(2) => \end_addr[21]_i_3_n_4\,
      \end_addr_reg[21]\(1) => \end_addr[21]_i_4_n_4\,
      \end_addr_reg[21]\(0) => \end_addr[21]_i_5_n_4\,
      \end_addr_reg[25]\(3) => \end_addr[25]_i_2_n_4\,
      \end_addr_reg[25]\(2) => \end_addr[25]_i_3_n_4\,
      \end_addr_reg[25]\(1) => \end_addr[25]_i_4_n_4\,
      \end_addr_reg[25]\(0) => \end_addr[25]_i_5_n_4\,
      \end_addr_reg[29]\(3) => \end_addr[29]_i_2_n_4\,
      \end_addr_reg[29]\(2) => \end_addr[29]_i_3_n_4\,
      \end_addr_reg[29]\(1) => \end_addr[29]_i_4_n_4\,
      \end_addr_reg[29]\(0) => \end_addr[29]_i_5_n_4\,
      \end_addr_reg[33]\(1) => \end_addr[33]_i_2_n_4\,
      \end_addr_reg[33]\(0) => \end_addr[33]_i_3_n_4\,
      \end_addr_reg[5]\(3) => \end_addr[5]_i_2_n_4\,
      \end_addr_reg[5]\(2) => \end_addr[5]_i_3_n_4\,
      \end_addr_reg[5]\(1) => \end_addr[5]_i_4_n_4\,
      \end_addr_reg[5]\(0) => \end_addr[5]_i_5_n_4\,
      \end_addr_reg[9]\(3) => \end_addr[9]_i_2_n_4\,
      \end_addr_reg[9]\(2) => \end_addr[9]_i_3_n_4\,
      \end_addr_reg[9]\(1) => \end_addr[9]_i_4_n_4\,
      \end_addr_reg[9]\(0) => \end_addr[9]_i_5_n_4\,
      last_sect_buf_reg(4) => \sect_cnt_reg_n_4_[51]\,
      last_sect_buf_reg(3) => \sect_cnt_reg_n_4_[50]\,
      last_sect_buf_reg(2) => \sect_cnt_reg_n_4_[49]\,
      last_sect_buf_reg(1) => \sect_cnt_reg_n_4_[48]\,
      last_sect_buf_reg(0) => \sect_cnt_reg_n_4_[0]\,
      last_sect_buf_reg_0(3 downto 0) => p_0_in0_in(51 downto 48),
      next_wreq => next_wreq,
      s_ready_t_reg_0 => AWREADY_Dummy,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1)
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(20),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[20]\,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(21),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[21]\,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(22),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[22]\,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(23),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[23]\,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(24),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[24]\,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(25),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[25]\,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(26),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[26]\,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(27),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[27]\,
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(28),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[28]\,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(29),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[29]\,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(30),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[30]\,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(31),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[31]\,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(32),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[32]\,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(33),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[33]\,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(34),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[34]\,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(35),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[35]\,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(36),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[36]\,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(37),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[37]\,
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(38),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[38]\,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(39),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[39]\,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(40),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[40]\,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(41),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[41]\,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(42),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[42]\,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(43),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[43]\,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(44),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[44]\,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(45),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[45]\,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(46),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[46]\,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(47),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[47]\,
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(48),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[48]\,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(49),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[49]\,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(50),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[50]\,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(51),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[51]\,
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_4_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_4_[10]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_4_[11]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_4_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_4_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_4_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_4_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_4_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_4_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_4_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_4_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_4_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_4_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_4_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_4_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_4_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_4_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_4_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_4_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_4_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_4_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_4_[2]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_4_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_4_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_4_[32]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_4_[33]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_4_[34]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_4_[35]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_4_[36]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_4_[37]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_4_[38]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_4_[39]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_4_[3]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_4_[40]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_4_[41]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_4_[42]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_4_[43]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_4_[44]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_4_[45]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_4_[46]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_4_[47]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_4_[48]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_4_[49]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_4_[4]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_4_[50]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_4_[51]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_4_[52]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_4_[53]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_4_[54]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_4_[55]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_4_[56]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_4_[57]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_4_[58]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_4_[59]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_4_[5]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_4_[60]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_4_[61]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_4_[62]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_4_[63]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_4_[6]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_4_[7]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_4_[8]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_4_[9]\,
      R => fifo_burst_n_20
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      CYINIT => \sect_cnt_reg_n_4_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_4_[4]\,
      S(2) => \sect_cnt_reg_n_4_[3]\,
      S(1) => \sect_cnt_reg_n_4_[2]\,
      S(0) => \sect_cnt_reg_n_4_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_4,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_4_[8]\,
      S(2) => \sect_cnt_reg_n_4_[7]\,
      S(1) => \sect_cnt_reg_n_4_[6]\,
      S(0) => \sect_cnt_reg_n_4_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_4\,
      CO(3) => \sect_cnt0_carry__1_n_4\,
      CO(2) => \sect_cnt0_carry__1_n_5\,
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_4_[12]\,
      S(2) => \sect_cnt_reg_n_4_[11]\,
      S(1) => \sect_cnt_reg_n_4_[10]\,
      S(0) => \sect_cnt_reg_n_4_[9]\
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_4\,
      CO(3) => \sect_cnt0_carry__10_n_4\,
      CO(2) => \sect_cnt0_carry__10_n_5\,
      CO(1) => \sect_cnt0_carry__10_n_6\,
      CO(0) => \sect_cnt0_carry__10_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_4_[48]\,
      S(2) => \sect_cnt_reg_n_4_[47]\,
      S(1) => \sect_cnt_reg_n_4_[46]\,
      S(0) => \sect_cnt_reg_n_4_[45]\
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_4\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_6\,
      CO(0) => \sect_cnt0_carry__11_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_4_[51]\,
      S(1) => \sect_cnt_reg_n_4_[50]\,
      S(0) => \sect_cnt_reg_n_4_[49]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_4\,
      CO(3) => \sect_cnt0_carry__2_n_4\,
      CO(2) => \sect_cnt0_carry__2_n_5\,
      CO(1) => \sect_cnt0_carry__2_n_6\,
      CO(0) => \sect_cnt0_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_4_[16]\,
      S(2) => \sect_cnt_reg_n_4_[15]\,
      S(1) => \sect_cnt_reg_n_4_[14]\,
      S(0) => \sect_cnt_reg_n_4_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_4\,
      CO(3) => \sect_cnt0_carry__3_n_4\,
      CO(2) => \sect_cnt0_carry__3_n_5\,
      CO(1) => \sect_cnt0_carry__3_n_6\,
      CO(0) => \sect_cnt0_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_4_[20]\,
      S(2) => \sect_cnt_reg_n_4_[19]\,
      S(1) => \sect_cnt_reg_n_4_[18]\,
      S(0) => \sect_cnt_reg_n_4_[17]\
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_4\,
      CO(3) => \sect_cnt0_carry__4_n_4\,
      CO(2) => \sect_cnt0_carry__4_n_5\,
      CO(1) => \sect_cnt0_carry__4_n_6\,
      CO(0) => \sect_cnt0_carry__4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_4_[24]\,
      S(2) => \sect_cnt_reg_n_4_[23]\,
      S(1) => \sect_cnt_reg_n_4_[22]\,
      S(0) => \sect_cnt_reg_n_4_[21]\
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_4\,
      CO(3) => \sect_cnt0_carry__5_n_4\,
      CO(2) => \sect_cnt0_carry__5_n_5\,
      CO(1) => \sect_cnt0_carry__5_n_6\,
      CO(0) => \sect_cnt0_carry__5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_4_[28]\,
      S(2) => \sect_cnt_reg_n_4_[27]\,
      S(1) => \sect_cnt_reg_n_4_[26]\,
      S(0) => \sect_cnt_reg_n_4_[25]\
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_4\,
      CO(3) => \sect_cnt0_carry__6_n_4\,
      CO(2) => \sect_cnt0_carry__6_n_5\,
      CO(1) => \sect_cnt0_carry__6_n_6\,
      CO(0) => \sect_cnt0_carry__6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_4_[32]\,
      S(2) => \sect_cnt_reg_n_4_[31]\,
      S(1) => \sect_cnt_reg_n_4_[30]\,
      S(0) => \sect_cnt_reg_n_4_[29]\
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_4\,
      CO(3) => \sect_cnt0_carry__7_n_4\,
      CO(2) => \sect_cnt0_carry__7_n_5\,
      CO(1) => \sect_cnt0_carry__7_n_6\,
      CO(0) => \sect_cnt0_carry__7_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_4_[36]\,
      S(2) => \sect_cnt_reg_n_4_[35]\,
      S(1) => \sect_cnt_reg_n_4_[34]\,
      S(0) => \sect_cnt_reg_n_4_[33]\
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_4\,
      CO(3) => \sect_cnt0_carry__8_n_4\,
      CO(2) => \sect_cnt0_carry__8_n_5\,
      CO(1) => \sect_cnt0_carry__8_n_6\,
      CO(0) => \sect_cnt0_carry__8_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_4_[40]\,
      S(2) => \sect_cnt_reg_n_4_[39]\,
      S(1) => \sect_cnt_reg_n_4_[38]\,
      S(0) => \sect_cnt_reg_n_4_[37]\
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_4\,
      CO(3) => \sect_cnt0_carry__9_n_4\,
      CO(2) => \sect_cnt0_carry__9_n_5\,
      CO(1) => \sect_cnt0_carry__9_n_6\,
      CO(0) => \sect_cnt0_carry__9_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_4_[44]\,
      S(2) => \sect_cnt_reg_n_4_[43]\,
      S(1) => \sect_cnt_reg_n_4_[42]\,
      S(0) => \sect_cnt_reg_n_4_[41]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_57,
      Q => \sect_cnt_reg_n_4_[0]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_47,
      Q => \sect_cnt_reg_n_4_[10]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_46,
      Q => \sect_cnt_reg_n_4_[11]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_45,
      Q => \sect_cnt_reg_n_4_[12]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_44,
      Q => \sect_cnt_reg_n_4_[13]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_43,
      Q => \sect_cnt_reg_n_4_[14]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_42,
      Q => \sect_cnt_reg_n_4_[15]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_41,
      Q => \sect_cnt_reg_n_4_[16]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_40,
      Q => \sect_cnt_reg_n_4_[17]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_39,
      Q => \sect_cnt_reg_n_4_[18]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_38,
      Q => \sect_cnt_reg_n_4_[19]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_56,
      Q => \sect_cnt_reg_n_4_[1]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_37,
      Q => \sect_cnt_reg_n_4_[20]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_36,
      Q => \sect_cnt_reg_n_4_[21]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_35,
      Q => \sect_cnt_reg_n_4_[22]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_34,
      Q => \sect_cnt_reg_n_4_[23]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_33,
      Q => \sect_cnt_reg_n_4_[24]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_32,
      Q => \sect_cnt_reg_n_4_[25]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_31,
      Q => \sect_cnt_reg_n_4_[26]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_30,
      Q => \sect_cnt_reg_n_4_[27]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_29,
      Q => \sect_cnt_reg_n_4_[28]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_28,
      Q => \sect_cnt_reg_n_4_[29]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_55,
      Q => \sect_cnt_reg_n_4_[2]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_27,
      Q => \sect_cnt_reg_n_4_[30]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_26,
      Q => \sect_cnt_reg_n_4_[31]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_25,
      Q => \sect_cnt_reg_n_4_[32]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_24,
      Q => \sect_cnt_reg_n_4_[33]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_23,
      Q => \sect_cnt_reg_n_4_[34]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_22,
      Q => \sect_cnt_reg_n_4_[35]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_21,
      Q => \sect_cnt_reg_n_4_[36]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_20,
      Q => \sect_cnt_reg_n_4_[37]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_19,
      Q => \sect_cnt_reg_n_4_[38]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_18,
      Q => \sect_cnt_reg_n_4_[39]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_54,
      Q => \sect_cnt_reg_n_4_[3]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_17,
      Q => \sect_cnt_reg_n_4_[40]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_16,
      Q => \sect_cnt_reg_n_4_[41]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_15,
      Q => \sect_cnt_reg_n_4_[42]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_14,
      Q => \sect_cnt_reg_n_4_[43]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_13,
      Q => \sect_cnt_reg_n_4_[44]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_12,
      Q => \sect_cnt_reg_n_4_[45]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_11,
      Q => \sect_cnt_reg_n_4_[46]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_10,
      Q => \sect_cnt_reg_n_4_[47]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_9,
      Q => \sect_cnt_reg_n_4_[48]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_8,
      Q => \sect_cnt_reg_n_4_[49]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_53,
      Q => \sect_cnt_reg_n_4_[4]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_7,
      Q => \sect_cnt_reg_n_4_[50]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_6,
      Q => \sect_cnt_reg_n_4_[51]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_52,
      Q => \sect_cnt_reg_n_4_[5]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_51,
      Q => \sect_cnt_reg_n_4_[6]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_50,
      Q => \sect_cnt_reg_n_4_[7]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_49,
      Q => \sect_cnt_reg_n_4_[8]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_48,
      Q => \sect_cnt_reg_n_4_[9]\,
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(2),
      I1 => \start_addr_reg_n_4_[2]\,
      I2 => \end_addr_reg_n_4_[2]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[0]_i_1_n_4\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(2),
      I1 => \start_addr_reg_n_4_[3]\,
      I2 => \end_addr_reg_n_4_[3]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1_n_4\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(2),
      I1 => \start_addr_reg_n_4_[4]\,
      I2 => \end_addr_reg_n_4_[4]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1_n_4\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(3),
      I1 => \start_addr_reg_n_4_[5]\,
      I2 => \end_addr_reg_n_4_[5]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1_n_4\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(4),
      I1 => \start_addr_reg_n_4_[6]\,
      I2 => \end_addr_reg_n_4_[6]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1_n_4\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(5),
      I1 => \start_addr_reg_n_4_[7]\,
      I2 => \end_addr_reg_n_4_[7]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1_n_4\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(6),
      I1 => \start_addr_reg_n_4_[8]\,
      I2 => \end_addr_reg_n_4_[8]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1_n_4\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(9),
      I1 => \start_addr_reg_n_4_[9]\,
      I2 => \end_addr_reg_n_4_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1_n_4\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(9),
      I1 => \start_addr_reg_n_4_[10]\,
      I2 => \end_addr_reg_n_4_[10]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1_n_4\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(9),
      I1 => \start_addr_reg_n_4_[11]\,
      I2 => \end_addr_reg_n_4_[11]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2_n_4\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[0]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[1]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[2]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[3]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[4]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[5]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[6]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[7]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[8]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[9]_i_2_n_4\,
      Q => \sect_len_buf_reg_n_4_[9]\,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_117,
      Q => \start_addr_reg_n_4_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_116,
      Q => \start_addr_reg_n_4_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_115,
      Q => p_0_in_1(0),
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_114,
      Q => p_0_in_1(1),
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_113,
      Q => p_0_in_1(2),
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_112,
      Q => p_0_in_1(3),
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_111,
      Q => p_0_in_1(4),
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_110,
      Q => p_0_in_1(5),
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_109,
      Q => p_0_in_1(6),
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_108,
      Q => p_0_in_1(7),
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_107,
      Q => p_0_in_1(8),
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_106,
      Q => p_0_in_1(9),
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_105,
      Q => p_0_in_1(10),
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_104,
      Q => p_0_in_1(11),
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_103,
      Q => p_0_in_1(12),
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_102,
      Q => p_0_in_1(13),
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_101,
      Q => p_0_in_1(14),
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_100,
      Q => p_0_in_1(15),
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_99,
      Q => p_0_in_1(16),
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_98,
      Q => p_0_in_1(17),
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_125,
      Q => \start_addr_reg_n_4_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_97,
      Q => p_0_in_1(18),
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_96,
      Q => p_0_in_1(19),
      R => \^sr\(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_95,
      Q => p_0_in_1(20),
      R => \^sr\(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_94,
      Q => p_0_in_1(21),
      R => \^sr\(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_93,
      Q => p_0_in_1(22),
      R => \^sr\(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_92,
      Q => p_0_in_1(23),
      R => \^sr\(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_91,
      Q => p_0_in_1(24),
      R => \^sr\(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_90,
      Q => p_0_in_1(25),
      R => \^sr\(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_89,
      Q => p_0_in_1(26),
      R => \^sr\(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_88,
      Q => p_0_in_1(27),
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_124,
      Q => \start_addr_reg_n_4_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_87,
      Q => p_0_in_1(28),
      R => \^sr\(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_86,
      Q => p_0_in_1(29),
      R => \^sr\(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_85,
      Q => p_0_in_1(30),
      R => \^sr\(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_84,
      Q => p_0_in_1(31),
      R => \^sr\(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_83,
      Q => p_0_in_1(32),
      R => \^sr\(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_82,
      Q => p_0_in_1(33),
      R => \^sr\(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_81,
      Q => p_0_in_1(34),
      R => \^sr\(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_80,
      Q => p_0_in_1(35),
      R => \^sr\(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_79,
      Q => p_0_in_1(36),
      R => \^sr\(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_78,
      Q => p_0_in_1(37),
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_123,
      Q => \start_addr_reg_n_4_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_77,
      Q => p_0_in_1(38),
      R => \^sr\(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_76,
      Q => p_0_in_1(39),
      R => \^sr\(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_75,
      Q => p_0_in_1(40),
      R => \^sr\(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_74,
      Q => p_0_in_1(41),
      R => \^sr\(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_73,
      Q => p_0_in_1(42),
      R => \^sr\(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_72,
      Q => p_0_in_1(43),
      R => \^sr\(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_71,
      Q => p_0_in_1(44),
      R => \^sr\(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_70,
      Q => p_0_in_1(45),
      R => \^sr\(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_69,
      Q => p_0_in_1(46),
      R => \^sr\(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_68,
      Q => p_0_in_1(47),
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_122,
      Q => \start_addr_reg_n_4_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_67,
      Q => p_0_in_1(48),
      R => \^sr\(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_66,
      Q => p_0_in_1(49),
      R => \^sr\(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_65,
      Q => p_0_in_1(50),
      R => \^sr\(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_64,
      Q => p_0_in_1(51),
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_121,
      Q => \start_addr_reg_n_4_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_120,
      Q => \start_addr_reg_n_4_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_119,
      Q => \start_addr_reg_n_4_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_118,
      Q => \start_addr_reg_n_4_[9]\,
      R => \^sr\(0)
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_burst_n_14,
      Q => wreq_handling_reg_n_4,
      R => \^sr\(0)
    );
wreq_throttle: entity work.design_2_sw_compute_0_0_sw_compute_gmem_m_axi_throttle
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      E(0) => p_18_in,
      SR(0) => \^sr\(0),
      WREADY_Dummy => WREADY_Dummy,
      WVALID_Dummy => WVALID_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      \dout_reg[0]\ => \could_multi_bursts.sect_handling_reg_n_4\,
      \dout_reg[36]\(36 downto 0) => \dout_reg[36]\(36 downto 0),
      \dout_reg[36]_0\ => WLAST_Dummy_reg_n_4,
      dout_vld_reg => dout_vld_reg_0,
      empty_n_reg => empty_n_reg,
      empty_n_reg_0 => empty_n_reg_0,
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      \in\(65 downto 62) => \could_multi_bursts.awlen_buf\(3 downto 0),
      \in\(61 downto 0) => \could_multi_bursts.awaddr_buf\(63 downto 2),
      \last_cnt_reg[0]_0\ => WVALID_Dummy_reg_n_4,
      \mOutPtr_reg[1]\ => \could_multi_bursts.AWVALID_Dummy_reg_n_4\,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      sel => push
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute_gmem_m_axi is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmem_AWREADY : out STD_LOGIC;
    gmem_WREADY : out STD_LOGIC;
    gmem_BVALID : out STD_LOGIC;
    gmem_ARREADY : out STD_LOGIC;
    gmem_RVALID : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    empty_n_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ready_for_outstanding : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    pop : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    dout_vld_reg_1 : in STD_LOGIC;
    dout_vld_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute_gmem_m_axi : entity is "sw_compute_gmem_m_axi";
end design_2_sw_compute_0_0_sw_compute_gmem_m_axi;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute_gmem_m_axi is
  signal ARADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal ARLEN_Dummy : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal ARREADY_Dummy : STD_LOGIC;
  signal ARVALID_Dummy : STD_LOGIC;
  signal AWADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal AWLEN_Dummy : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal AWREADY_Dummy : STD_LOGIC;
  signal AWVALID_Dummy : STD_LOGIC;
  signal RBURST_READY_Dummy : STD_LOGIC;
  signal RDATA_Dummy : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal RLAST_Dummy : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RREADY_Dummy : STD_LOGIC;
  signal RVALID_Dummy : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WDATA_Dummy : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WVALID_Dummy : STD_LOGIC;
  signal \buff_rdata/mOutPtr18_out\ : STD_LOGIC;
  signal \buff_rdata/push\ : STD_LOGIC;
  signal \buff_wdata/pop\ : STD_LOGIC;
  signal burst_end : STD_LOGIC;
  signal bus_write_n_49 : STD_LOGIC;
  signal bus_write_n_50 : STD_LOGIC;
  signal bus_write_n_51 : STD_LOGIC;
  signal bus_write_n_52 : STD_LOGIC;
  signal last_resp : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal \resp_ready__1\ : STD_LOGIC;
  signal resp_valid : STD_LOGIC;
  signal \rs_rreq/load_p2\ : STD_LOGIC;
  signal \rs_wreq/load_p2\ : STD_LOGIC;
  signal store_unit_n_15 : STD_LOGIC;
  signal strb_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ursp_ready : STD_LOGIC;
  signal wrsp_type : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
bus_read: entity work.design_2_sw_compute_0_0_sw_compute_gmem_m_axi_read
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      ARVALID_Dummy => ARVALID_Dummy,
      D(69) => ARLEN_Dummy(31),
      D(68 downto 62) => ARLEN_Dummy(8 downto 2),
      D(61 downto 0) => ARADDR_Dummy(63 downto 2),
      E(0) => \rs_rreq/load_p2\,
      Q(0) => RVALID_Dummy,
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) => \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0),
      \data_p1_reg[32]\(32) => burst_end,
      \data_p1_reg[32]\(31 downto 0) => RDATA_Dummy(31 downto 0),
      \data_p2_reg[32]\(32 downto 0) => D(32 downto 0),
      din(0) => RLAST_Dummy(0),
      mOutPtr18_out => \buff_rdata/mOutPtr18_out\,
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(61 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      pop => pop,
      push => \buff_rdata/push\,
      s_ready_t_reg => s_ready_t_reg_0
    );
bus_write: entity work.design_2_sw_compute_0_0_sw_compute_gmem_m_axi_write
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      AWVALID_Dummy => AWVALID_Dummy,
      D(67) => AWLEN_Dummy(31),
      D(66 downto 62) => AWLEN_Dummy(8 downto 4),
      D(61 downto 0) => AWADDR_Dummy(63 downto 2),
      E(0) => \rs_wreq/load_p2\,
      Q(0) => resp_valid,
      SR(0) => \^sr\(0),
      WVALID_Dummy => WVALID_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => bus_write_n_50,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      dout(35 downto 32) => strb_buf(3 downto 0),
      dout(31 downto 0) => WDATA_Dummy(31 downto 0),
      \dout_reg[36]\(36 downto 0) => \dout_reg[36]\(36 downto 0),
      dout_vld_reg => bus_write_n_51,
      dout_vld_reg_0 => store_unit_n_15,
      empty_n_reg => bus_write_n_49,
      empty_n_reg_0 => bus_write_n_52,
      last_resp => last_resp,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      need_wrsp => need_wrsp,
      pop => \buff_wdata/pop\,
      \resp_ready__1\ => \resp_ready__1\,
      s_ready_t_reg => s_ready_t_reg,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
load_unit: entity work.design_2_sw_compute_0_0_sw_compute_gmem_m_axi_load
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      ARVALID_Dummy => ARVALID_Dummy,
      D(69) => ARLEN_Dummy(31),
      D(68 downto 62) => ARLEN_Dummy(8 downto 2),
      D(61 downto 0) => ARADDR_Dummy(63 downto 2),
      E(0) => \rs_rreq/load_p2\,
      Q(0) => RVALID_Dummy,
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      din(33) => burst_end,
      din(32) => RLAST_Dummy(0),
      din(31 downto 0) => RDATA_Dummy(31 downto 0),
      dout(32 downto 0) => dout(32 downto 0),
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]_0\(61 downto 0),
      dout_vld_reg => dout_vld_reg_1,
      dout_vld_reg_0(0) => dout_vld_reg_2(0),
      empty_n_reg => empty_n_reg,
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      mOutPtr18_out => \buff_rdata/mOutPtr18_out\,
      mem_reg => mem_reg_1,
      pop => pop,
      push => \buff_rdata/push\,
      push_0 => push_0,
      ram_reg(3 downto 0) => Q(3 downto 0),
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ready_for_outstanding => ready_for_outstanding
    );
store_unit: entity work.design_2_sw_compute_0_0_sw_compute_gmem_m_axi_store
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      AWVALID_Dummy => AWVALID_Dummy,
      D(67) => AWLEN_Dummy(31),
      D(66 downto 62) => AWLEN_Dummy(8 downto 4),
      D(61 downto 0) => AWADDR_Dummy(63 downto 2),
      E(0) => \rs_wreq/load_p2\,
      Q(1 downto 0) => Q(5 downto 4),
      SR(0) => \^sr\(0),
      WVALID_Dummy => WVALID_Dummy,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout(35 downto 32) => strb_buf(3 downto 0),
      dout(31 downto 0) => WDATA_Dummy(31 downto 0),
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      dout_vld_reg => gmem_BVALID,
      dout_vld_reg_0(0) => dout_vld_reg(0),
      dout_vld_reg_1 => bus_write_n_49,
      dout_vld_reg_2(1 downto 0) => dout_vld_reg_0(1 downto 0),
      dout_vld_reg_3(0) => resp_valid,
      empty_n_reg => store_unit_n_15,
      full_n_reg => gmem_AWREADY,
      full_n_reg_0 => gmem_WREADY,
      grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      last_resp => last_resp,
      mem_reg => mem_reg,
      mem_reg_0 => bus_write_n_52,
      mem_reg_1 => bus_write_n_51,
      mem_reg_2 => bus_write_n_50,
      mem_reg_3(31 downto 0) => mem_reg_0(31 downto 0),
      need_wrsp => need_wrsp,
      pop => \buff_wdata/pop\,
      push => push,
      \resp_ready__1\ => \resp_ready__1\,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0_sw_compute is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM_CACHE_VALUE of design_2_sw_compute_0_0_sw_compute : entity is "4'b0011";
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : string;
  attribute C_M_AXI_GMEM_PROT_VALUE of design_2_sw_compute_0_0_sw_compute : entity is "3'b000";
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of design_2_sw_compute_0_0_sw_compute : entity is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_2_sw_compute_0_0_sw_compute : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_sw_compute_0_0_sw_compute : entity is "sw_compute";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of design_2_sw_compute_0_0_sw_compute : entity is "11'b00000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of design_2_sw_compute_0_0_sw_compute : entity is "11'b01000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of design_2_sw_compute_0_0_sw_compute : entity is "11'b10000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of design_2_sw_compute_0_0_sw_compute : entity is "11'b00000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of design_2_sw_compute_0_0_sw_compute : entity is "11'b00000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of design_2_sw_compute_0_0_sw_compute : entity is "11'b00000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of design_2_sw_compute_0_0_sw_compute : entity is "11'b00000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of design_2_sw_compute_0_0_sw_compute : entity is "11'b00000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of design_2_sw_compute_0_0_sw_compute : entity is "11'b00001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of design_2_sw_compute_0_0_sw_compute : entity is "11'b00010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of design_2_sw_compute_0_0_sw_compute : entity is "11'b00100000000";
  attribute hls_module : string;
  attribute hls_module of design_2_sw_compute_0_0_sw_compute : entity is "yes";
end design_2_sw_compute_0_0_sw_compute;

architecture STRUCTURE of design_2_sw_compute_0_0_sw_compute is
  signal \<const0>\ : STD_LOGIC;
  signal acc_U_n_68 : STD_LOGIC;
  signal acc_address1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal acc_ce1 : STD_LOGIC;
  signal acc_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal acc_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal acc_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal acc_we0 : STD_LOGIC;
  signal acc_we1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_CS_fsm_state9_1 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_NS_fsm_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal gmem_ARREADY : STD_LOGIC;
  signal gmem_AWREADY : STD_LOGIC;
  signal gmem_BVALID : STD_LOGIC;
  signal gmem_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_RVALID : STD_LOGIC;
  signal gmem_WREADY : STD_LOGIC;
  signal gmem_addr_read_reg_160 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_m_axi_U_n_113 : STD_LOGIC;
  signal gmem_m_axi_U_n_114 : STD_LOGIC;
  signal gmem_m_axi_U_n_116 : STD_LOGIC;
  signal grp_fu_157_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_157_p1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_fu_157_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_11 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_14 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_15 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_12 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_13 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_4 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_5 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_39 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_42 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_43 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_44 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_46 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_47 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_48 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_49 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_50 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_51 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_52 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_53 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_w_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_37 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_38 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_4 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_42 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_43 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_50 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_51 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_52 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_53 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_54 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_55 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_56 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_10 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_11 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_12 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_57 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_58 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_59 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_60 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_61 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_62 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_63 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_64 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_65 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_66 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_67 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_68 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_7 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_8 : STD_LOGIC;
  signal grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_9 : STD_LOGIC;
  signal i_3_reg_152_pp0_iter1_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_fu_64_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal im : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal k_cast_reg_656 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \load_unit/buff_rdata/pop\ : STD_LOGIC;
  signal \load_unit/burst_ready\ : STD_LOGIC;
  signal \load_unit/fifo_rreq/push\ : STD_LOGIC;
  signal \load_unit/ready_for_outstanding\ : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_r : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal reuse_select_reg_691 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \store_unit/fifo_wreq/push\ : STD_LOGIC;
  signal trunc_ln108_1_reg_152 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal trunc_ln76_1_reg_147 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal trunc_ln79_fu_348_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal w_ce0 : STD_LOGIC;
  signal w_load_reg_696 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal w_q0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const0>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const0>\;
  m_axi_gmem_ARCACHE(0) <= \<const0>\;
  m_axi_gmem_ARID(0) <= \<const0>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const0>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_ARUSER(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63 downto 2) <= \^m_axi_gmem_awaddr\(63 downto 2);
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const0>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const0>\;
  m_axi_gmem_AWCACHE(0) <= \<const0>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3 downto 0) <= \^m_axi_gmem_awlen\(3 downto 0);
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const0>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_AWUSER(0) <= \<const0>\;
  m_axi_gmem_WID(0) <= \<const0>\;
  m_axi_gmem_WUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
acc_U: entity work.design_2_sw_compute_0_0_sw_compute_acc_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(6) => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_42,
      ADDRARDADDR(5) => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_43,
      ADDRARDADDR(4 downto 0) => acc_address1(4 downto 0),
      ADDRBWRADDR(6) => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_39,
      ADDRBWRADDR(5) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_7,
      ADDRBWRADDR(4) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_8,
      ADDRBWRADDR(3) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_9,
      ADDRBWRADDR(2) => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_4,
      ADDRBWRADDR(1) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_10,
      ADDRBWRADDR(0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_11,
      D(31 downto 0) => acc_q0(31 downto 0),
      DIBDI(31 downto 0) => acc_d0(31 downto 0),
      DOADO(31 downto 0) => acc_q1(31 downto 0),
      Q(1) => ap_CS_fsm_state11,
      Q(0) => ap_CS_fsm_state9,
      WEA(0) => acc_we1,
      WEBWE(0) => acc_we0,
      acc_ce1 => acc_ce1,
      \ap_CS_fsm_reg[10]\ => acc_U_n_68,
      ap_clk => ap_clk,
      ram_reg_0 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_15
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
control_s_axi_U: entity work.design_2_sw_compute_0_0_sw_compute_control_s_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(0) => ap_CS_fsm_state1,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done => ap_done,
      \int_im_reg[63]_0\(61 downto 0) => im(63 downto 2),
      \int_out_r_reg[63]_0\(61 downto 0) => out_r(63 downto 2),
      interrupt => interrupt,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
gmem_m_axi_U: entity work.design_2_sw_compute_0_0_sw_compute_gmem_m_axi
     port map (
      D(32) => m_axi_gmem_RLAST,
      D(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      Q(5) => ap_CS_fsm_state11,
      Q(4) => ap_CS_fsm_state10,
      Q(3) => ap_CS_fsm_state7,
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[9]\ => gmem_m_axi_U_n_116,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => gmem_m_axi_U_n_114,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_gmem_ARVALID,
      \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      \data_p1_reg[67]\(65 downto 62) => \^m_axi_gmem_awlen\(3 downto 0),
      \data_p1_reg[67]\(61 downto 0) => \^m_axi_gmem_awaddr\(63 downto 2),
      dout(32) => \load_unit/burst_ready\,
      dout(31 downto 0) => gmem_RDATA(31 downto 0),
      \dout_reg[36]\(36) => m_axi_gmem_WLAST,
      \dout_reg[36]\(35 downto 32) => m_axi_gmem_WSTRB(3 downto 0),
      \dout_reg[36]\(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      \dout_reg[61]\(61 downto 0) => trunc_ln108_1_reg_152(61 downto 0),
      \dout_reg[61]_0\(61 downto 0) => trunc_ln76_1_reg_147(61 downto 0),
      dout_vld_reg(0) => ap_NS_fsm_0(0),
      dout_vld_reg_0(1) => ap_CS_fsm_state9_1,
      dout_vld_reg_0(0) => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_14,
      dout_vld_reg_1 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_4,
      dout_vld_reg_2(0) => ap_CS_fsm_pp0_stage0,
      empty_n_reg => gmem_m_axi_U_n_113,
      gmem_ARREADY => gmem_ARREADY,
      gmem_AWREADY => gmem_AWREADY,
      gmem_BVALID => gmem_BVALID,
      gmem_RVALID => gmem_RVALID,
      gmem_WREADY => gmem_WREADY,
      grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      m_axi_gmem_ARADDR(61 downto 0) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      mem_reg => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_11,
      mem_reg_0(31 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_WDATA(31 downto 0),
      mem_reg_1 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_12,
      pop => \load_unit/buff_rdata/pop\,
      push => \store_unit/fifo_wreq/push\,
      push_0 => \load_unit/fifo_rreq/push\,
      ram_reg => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_5,
      ram_reg_0 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_43,
      ready_for_outstanding => \load_unit/ready_for_outstanding\,
      s_ready_t_reg => m_axi_gmem_BREADY,
      s_ready_t_reg_0 => m_axi_gmem_RREADY
    );
grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108: entity work.design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9
     port map (
      D(0) => ap_NS_fsm_0(0),
      Q(2) => ap_CS_fsm_state11,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state9,
      SR(0) => ap_rst_n_inv,
      \acc_load_4_reg_171_reg[31]_0\(31 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_WDATA(31 downto 0),
      \acc_load_4_reg_171_reg[31]_1\(31 downto 0) => acc_q0(31 downto 0),
      \ap_CS_fsm_reg[6]_0\(1) => ap_CS_fsm_state9_1,
      \ap_CS_fsm_reg[6]_0\(0) => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_14,
      \ap_CS_fsm_reg[8]\ => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_15,
      \ap_CS_fsm_reg[9]\(0) => ap_NS_fsm(10),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter2_reg_0 => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_11,
      ap_rst_n => ap_rst_n,
      gmem_AWREADY => gmem_AWREADY,
      gmem_BVALID => gmem_BVALID,
      gmem_WREADY => gmem_WREADY,
      grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0,
      i_fu_64_reg(6 downto 0) => i_fu_64_reg(6 downto 0),
      push => \store_unit/fifo_wreq/push\,
      ram_reg => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_37
    );
grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => gmem_m_axi_U_n_116,
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80: entity work.design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]_0\ => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_13,
      \ap_CS_fsm_reg[7]_0\(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_4,
      ap_enable_reg_pp0_iter2_reg_0 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_12,
      dout(32) => \load_unit/burst_ready\,
      dout(31 downto 0) => gmem_RDATA(31 downto 0),
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      \gmem_addr_read_reg_160_reg[31]_0\(31 downto 0) => gmem_addr_read_reg_160(31 downto 0),
      grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg,
      \i_3_reg_152_pp0_iter1_reg_reg[6]_0\(6 downto 0) => i_3_reg_152_pp0_iter1_reg(6 downto 0),
      mem_reg => gmem_m_axi_U_n_113,
      pop => \load_unit/buff_rdata/pop\,
      push => \load_unit/fifo_rreq/push\,
      ready_for_outstanding => \load_unit/ready_for_outstanding\
    );
grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_13,
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89: entity work.design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4
     port map (
      ADDRBWRADDR(0) => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_39,
      D(1 downto 0) => ap_NS_fsm(5 downto 4),
      DOADO(31 downto 0) => acc_q1(31 downto 0),
      Q(4) => ap_CS_fsm_state11,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state4,
      SR(0) => ap_rst_n_inv,
      \acc_load_3_reg_701_reg[31]_0\(31 downto 0) => acc_q0(31 downto 0),
      \add_ln79_1_reg_629_reg[0]_0\(0) => trunc_ln79_fu_348_p1(0),
      \add_ln82_1_reg_661_reg[4]_0\(2 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_w_address0(4 downto 2),
      \ap_CS_fsm_reg[2]_0\ => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_43,
      \ap_CS_fsm_reg[2]_1\ => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_47,
      \ap_CS_fsm_reg[3]\ => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_53,
      \ap_CS_fsm_reg[6]\ => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_44,
      \ap_CS_fsm_reg[6]_0\ => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_49,
      \ap_CS_fsm_reg[6]_1\ => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_50,
      \ap_CS_fsm_reg[6]_2\ => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_51,
      \ap_CS_fsm_reg[6]_3\ => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_52,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg_reg_0 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_42,
      ap_rst_n => ap_rst_n,
      grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(31 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(31 downto 0),
      grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0(0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0(6),
      i_fu_64_reg(0) => i_fu_64_reg(6),
      \i_reg_597_reg[1]_0\ => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_48,
      \i_reg_597_reg[2]_0\ => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_46,
      k_cast_reg_656(2 downto 0) => k_cast_reg_656(2 downto 0),
      \mul_ln82_reg_711_reg[31]_0\(31 downto 0) => grp_fu_157_p2(31 downto 0),
      ram_reg => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_56,
      ram_reg_0(6 downto 0) => i_3_reg_152_pp0_iter1_reg(6 downto 0),
      ram_reg_1 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_55,
      \reuse_select_reg_691_reg[31]_0\(31 downto 0) => reuse_select_reg_691(31 downto 0),
      \w_load_reg_696_reg[10]_0\(10 downto 0) => w_load_reg_696(10 downto 0),
      \w_load_reg_696_reg[10]_1\(10 downto 0) => w_q0(10 downto 0)
    );
grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_53,
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96: entity work.design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5
     port map (
      ADDRARDADDR(6) => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_42,
      ADDRARDADDR(5) => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_43,
      ADDRARDADDR(4 downto 0) => acc_address1(4 downto 0),
      ADDRBWRADDR(0) => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_4,
      D(1 downto 0) => ap_NS_fsm(7 downto 6),
      DIBDI(31 downto 0) => acc_d0(31 downto 0),
      DOADO(0) => acc_q1(31),
      Q(4) => ap_CS_fsm_state11,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      SR(0) => ap_rst_n_inv,
      WEA(0) => acc_we1,
      \acc_addr_1_reg_208_pp0_iter3_reg_reg[4]__0_0\ => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_55,
      \acc_addr_1_reg_208_pp0_iter3_reg_reg[6]__0_0\ => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_56,
      acc_ce1 => acc_ce1,
      \acc_load_1_reg_217_reg[30]_0\(30 downto 0) => acc_q0(30 downto 0),
      \ap_CS_fsm_reg[1]_0\ => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_38,
      \ap_CS_fsm_reg[5]\ => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_54,
      \ap_CS_fsm_reg[6]\ => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_37,
      \ap_CS_fsm_reg[6]_0\ => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_50,
      \ap_CS_fsm_reg[6]_1\ => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_51,
      \ap_CS_fsm_reg[6]_2\ => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_52,
      \ap_CS_fsm_reg[6]_3\ => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_53,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(31 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(31 downto 0),
      grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(31 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(31 downto 0),
      i_fu_64_reg(0) => i_fu_64_reg(2),
      k_cast_reg_656(2 downto 0) => k_cast_reg_656(2 downto 0),
      ram_reg => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_12,
      ram_reg_0 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_42,
      ram_reg_1 => gmem_m_axi_U_n_114,
      ram_reg_10(31 downto 0) => gmem_addr_read_reg_160(31 downto 0),
      ram_reg_2 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_48,
      ram_reg_3 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_46,
      ram_reg_4(0) => trunc_ln79_fu_348_p1(0),
      ram_reg_5 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_44,
      ram_reg_6 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_49,
      ram_reg_7 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_50,
      ram_reg_8 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_51,
      ram_reg_9 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_52
    );
grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_54,
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101: entity work.design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7
     port map (
      ADDRBWRADDR(4) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_7,
      ADDRBWRADDR(3) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_8,
      ADDRBWRADDR(2) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_9,
      ADDRBWRADDR(1) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_10,
      ADDRBWRADDR(0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_11,
      B(10 downto 0) => grp_fu_157_p1(10 downto 0),
      D(1 downto 0) => ap_NS_fsm(9 downto 8),
      Q(3) => ap_CS_fsm_state11,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state7,
      SR(0) => ap_rst_n_inv,
      WEBWE(0) => acc_we0,
      \ap_CS_fsm_reg[7]_0\ => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_57,
      \ap_CS_fsm_reg[8]_0\ => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout_reg => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_42,
      dout_reg_0(2 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_w_address0(4 downto 2),
      dout_reg_1(31 downto 0) => reuse_select_reg_691(31 downto 0),
      dout_reg_2(31 downto 0) => acc_q0(31 downto 0),
      grp_fu_157_p0(31 downto 0) => grp_fu_157_p0(31 downto 0),
      grp_fu_157_p_dout0(31 downto 0) => grp_fu_157_p2(31 downto 0),
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0(0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0(6),
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0 => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0,
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(31 downto 0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(31 downto 0),
      grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      i_fu_64_reg(4 downto 2) => i_fu_64_reg(5 downto 3),
      i_fu_64_reg(1 downto 0) => i_fu_64_reg(1 downto 0),
      k_cast_reg_656(1 downto 0) => k_cast_reg_656(1 downto 0),
      \out\(10) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_58,
      \out\(9) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_59,
      \out\(8) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_60,
      \out\(7) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_61,
      \out\(6) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_62,
      \out\(5) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_63,
      \out\(4) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_64,
      \out\(3) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_65,
      \out\(2) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_66,
      \out\(1) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_67,
      \out\(0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_68,
      ram_reg => acc_U_n_68,
      ram_reg_0 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_50,
      ram_reg_1 => grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_47,
      ram_reg_2 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_51,
      ram_reg_3 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_52,
      ram_reg_4 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_53,
      ram_reg_5 => gmem_m_axi_U_n_114,
      ram_reg_6 => grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_38,
      \reg_258_reg[10]_0\(10 downto 0) => w_q0(10 downto 0),
      tmp_product(10 downto 0) => w_load_reg_696(10 downto 0),
      w_ce0 => w_ce0
    );
grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_57,
      Q => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
      R => ap_rst_n_inv
    );
mul_32s_11s_32_2_1_U25: entity work.design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1
     port map (
      B(10 downto 0) => grp_fu_157_p1(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_157_p0(31 downto 0) => grp_fu_157_p0(31 downto 0),
      grp_fu_157_p_dout0(31 downto 0) => grp_fu_157_p2(31 downto 0)
    );
\trunc_ln108_1_reg_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(2),
      Q => trunc_ln108_1_reg_152(0),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(12),
      Q => trunc_ln108_1_reg_152(10),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(13),
      Q => trunc_ln108_1_reg_152(11),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(14),
      Q => trunc_ln108_1_reg_152(12),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(15),
      Q => trunc_ln108_1_reg_152(13),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(16),
      Q => trunc_ln108_1_reg_152(14),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(17),
      Q => trunc_ln108_1_reg_152(15),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(18),
      Q => trunc_ln108_1_reg_152(16),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(19),
      Q => trunc_ln108_1_reg_152(17),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(20),
      Q => trunc_ln108_1_reg_152(18),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(21),
      Q => trunc_ln108_1_reg_152(19),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(3),
      Q => trunc_ln108_1_reg_152(1),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(22),
      Q => trunc_ln108_1_reg_152(20),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(23),
      Q => trunc_ln108_1_reg_152(21),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(24),
      Q => trunc_ln108_1_reg_152(22),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(25),
      Q => trunc_ln108_1_reg_152(23),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(26),
      Q => trunc_ln108_1_reg_152(24),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(27),
      Q => trunc_ln108_1_reg_152(25),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(28),
      Q => trunc_ln108_1_reg_152(26),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(29),
      Q => trunc_ln108_1_reg_152(27),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(30),
      Q => trunc_ln108_1_reg_152(28),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(31),
      Q => trunc_ln108_1_reg_152(29),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(4),
      Q => trunc_ln108_1_reg_152(2),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(32),
      Q => trunc_ln108_1_reg_152(30),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(33),
      Q => trunc_ln108_1_reg_152(31),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(34),
      Q => trunc_ln108_1_reg_152(32),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(35),
      Q => trunc_ln108_1_reg_152(33),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(36),
      Q => trunc_ln108_1_reg_152(34),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(37),
      Q => trunc_ln108_1_reg_152(35),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(38),
      Q => trunc_ln108_1_reg_152(36),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(39),
      Q => trunc_ln108_1_reg_152(37),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(40),
      Q => trunc_ln108_1_reg_152(38),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(41),
      Q => trunc_ln108_1_reg_152(39),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(5),
      Q => trunc_ln108_1_reg_152(3),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(42),
      Q => trunc_ln108_1_reg_152(40),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(43),
      Q => trunc_ln108_1_reg_152(41),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(44),
      Q => trunc_ln108_1_reg_152(42),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(45),
      Q => trunc_ln108_1_reg_152(43),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(46),
      Q => trunc_ln108_1_reg_152(44),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(47),
      Q => trunc_ln108_1_reg_152(45),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(48),
      Q => trunc_ln108_1_reg_152(46),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(49),
      Q => trunc_ln108_1_reg_152(47),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(50),
      Q => trunc_ln108_1_reg_152(48),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(51),
      Q => trunc_ln108_1_reg_152(49),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(6),
      Q => trunc_ln108_1_reg_152(4),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(52),
      Q => trunc_ln108_1_reg_152(50),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(53),
      Q => trunc_ln108_1_reg_152(51),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(54),
      Q => trunc_ln108_1_reg_152(52),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(55),
      Q => trunc_ln108_1_reg_152(53),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(56),
      Q => trunc_ln108_1_reg_152(54),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(57),
      Q => trunc_ln108_1_reg_152(55),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(58),
      Q => trunc_ln108_1_reg_152(56),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(59),
      Q => trunc_ln108_1_reg_152(57),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(60),
      Q => trunc_ln108_1_reg_152(58),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(61),
      Q => trunc_ln108_1_reg_152(59),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(7),
      Q => trunc_ln108_1_reg_152(5),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(62),
      Q => trunc_ln108_1_reg_152(60),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(63),
      Q => trunc_ln108_1_reg_152(61),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(8),
      Q => trunc_ln108_1_reg_152(6),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(9),
      Q => trunc_ln108_1_reg_152(7),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(10),
      Q => trunc_ln108_1_reg_152(8),
      R => '0'
    );
\trunc_ln108_1_reg_152_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => out_r(11),
      Q => trunc_ln108_1_reg_152(9),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(2),
      Q => trunc_ln76_1_reg_147(0),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(12),
      Q => trunc_ln76_1_reg_147(10),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(13),
      Q => trunc_ln76_1_reg_147(11),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(14),
      Q => trunc_ln76_1_reg_147(12),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(15),
      Q => trunc_ln76_1_reg_147(13),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(16),
      Q => trunc_ln76_1_reg_147(14),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(17),
      Q => trunc_ln76_1_reg_147(15),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(18),
      Q => trunc_ln76_1_reg_147(16),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(19),
      Q => trunc_ln76_1_reg_147(17),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(20),
      Q => trunc_ln76_1_reg_147(18),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(21),
      Q => trunc_ln76_1_reg_147(19),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(3),
      Q => trunc_ln76_1_reg_147(1),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(22),
      Q => trunc_ln76_1_reg_147(20),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(23),
      Q => trunc_ln76_1_reg_147(21),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(24),
      Q => trunc_ln76_1_reg_147(22),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(25),
      Q => trunc_ln76_1_reg_147(23),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(26),
      Q => trunc_ln76_1_reg_147(24),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(27),
      Q => trunc_ln76_1_reg_147(25),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(28),
      Q => trunc_ln76_1_reg_147(26),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(29),
      Q => trunc_ln76_1_reg_147(27),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(30),
      Q => trunc_ln76_1_reg_147(28),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(31),
      Q => trunc_ln76_1_reg_147(29),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(4),
      Q => trunc_ln76_1_reg_147(2),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(32),
      Q => trunc_ln76_1_reg_147(30),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(33),
      Q => trunc_ln76_1_reg_147(31),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(34),
      Q => trunc_ln76_1_reg_147(32),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(35),
      Q => trunc_ln76_1_reg_147(33),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(36),
      Q => trunc_ln76_1_reg_147(34),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(37),
      Q => trunc_ln76_1_reg_147(35),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(38),
      Q => trunc_ln76_1_reg_147(36),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(39),
      Q => trunc_ln76_1_reg_147(37),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(40),
      Q => trunc_ln76_1_reg_147(38),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(41),
      Q => trunc_ln76_1_reg_147(39),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(5),
      Q => trunc_ln76_1_reg_147(3),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(42),
      Q => trunc_ln76_1_reg_147(40),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(43),
      Q => trunc_ln76_1_reg_147(41),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(44),
      Q => trunc_ln76_1_reg_147(42),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(45),
      Q => trunc_ln76_1_reg_147(43),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(46),
      Q => trunc_ln76_1_reg_147(44),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(47),
      Q => trunc_ln76_1_reg_147(45),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(48),
      Q => trunc_ln76_1_reg_147(46),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(49),
      Q => trunc_ln76_1_reg_147(47),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(50),
      Q => trunc_ln76_1_reg_147(48),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(51),
      Q => trunc_ln76_1_reg_147(49),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(6),
      Q => trunc_ln76_1_reg_147(4),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(52),
      Q => trunc_ln76_1_reg_147(50),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(53),
      Q => trunc_ln76_1_reg_147(51),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(54),
      Q => trunc_ln76_1_reg_147(52),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(55),
      Q => trunc_ln76_1_reg_147(53),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(56),
      Q => trunc_ln76_1_reg_147(54),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(57),
      Q => trunc_ln76_1_reg_147(55),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(58),
      Q => trunc_ln76_1_reg_147(56),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(59),
      Q => trunc_ln76_1_reg_147(57),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(60),
      Q => trunc_ln76_1_reg_147(58),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(61),
      Q => trunc_ln76_1_reg_147(59),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(7),
      Q => trunc_ln76_1_reg_147(5),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(62),
      Q => trunc_ln76_1_reg_147(60),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(63),
      Q => trunc_ln76_1_reg_147(61),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(8),
      Q => trunc_ln76_1_reg_147(6),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(9),
      Q => trunc_ln76_1_reg_147(7),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(10),
      Q => trunc_ln76_1_reg_147(8),
      R => '0'
    );
\trunc_ln76_1_reg_147_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => im(11),
      Q => trunc_ln76_1_reg_147(9),
      R => '0'
    );
w_U: entity work.design_2_sw_compute_0_0_sw_compute_w_ROM_AUTO_1R
     port map (
      D(10) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_58,
      D(9) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_59,
      D(8) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_60,
      D(7) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_61,
      D(6) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_62,
      D(5) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_63,
      D(4) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_64,
      D(3) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_65,
      D(2) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_66,
      D(1) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_67,
      D(0) => grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_68,
      E(0) => w_ce0,
      Q(10 downto 0) => w_q0(10 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_sw_compute_0_0 is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_2_sw_compute_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_2_sw_compute_0_0 : entity is "design_2_sw_compute_0_0,sw_compute,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_2_sw_compute_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_2_sw_compute_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_2_sw_compute_0_0 : entity is "sw_compute,Vivado 2022.1";
  attribute hls_module : string;
  attribute hls_module of design_2_sw_compute_0_0 : entity is "yes";
end design_2_sw_compute_0_0;

architecture STRUCTURE of design_2_sw_compute_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : string;
  attribute C_M_AXI_GMEM_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "11'b00000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "11'b01000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "11'b10000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "11'b00000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "11'b00000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "11'b00000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "11'b00000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "11'b00000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "11'b00001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "11'b00010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "11'b00100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_2_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_2_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_2_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const1>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const1>\;
  m_axi_gmem_ARCACHE(0) <= \<const1>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const1>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63 downto 2) <= \^m_axi_gmem_awaddr\(63 downto 2);
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const1>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const1>\;
  m_axi_gmem_AWCACHE(0) <= \<const1>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3 downto 0) <= \^m_axi_gmem_awlen\(3 downto 0);
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const1>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.design_2_sw_compute_0_0_sw_compute
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_gmem_ARADDR(63 downto 2) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARADDR(1 downto 0) => NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARBURST(1 downto 0) => NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARCACHE(3 downto 0) => NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARID(0) => NLW_inst_m_axi_gmem_ARID_UNCONNECTED(0),
      m_axi_gmem_ARLEN(7 downto 4) => NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem_ARLEN(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      m_axi_gmem_ARLOCK(1 downto 0) => NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARPROT(2 downto 0) => NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARQOS(3 downto 0) => NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREGION(3 downto 0) => NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARSIZE(2 downto 0) => NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARUSER(0) => NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED(0),
      m_axi_gmem_ARVALID => m_axi_gmem_ARVALID,
      m_axi_gmem_AWADDR(63 downto 2) => \^m_axi_gmem_awaddr\(63 downto 2),
      m_axi_gmem_AWADDR(1 downto 0) => NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWBURST(1 downto 0) => NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWCACHE(3 downto 0) => NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWID(0) => NLW_inst_m_axi_gmem_AWID_UNCONNECTED(0),
      m_axi_gmem_AWLEN(7 downto 4) => NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem_AWLEN(3 downto 0) => \^m_axi_gmem_awlen\(3 downto 0),
      m_axi_gmem_AWLOCK(1 downto 0) => NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWPROT(2 downto 0) => NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWQOS(3 downto 0) => NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWREGION(3 downto 0) => NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWSIZE(2 downto 0) => NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWUSER(0) => NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED(0),
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BID(0) => '0',
      m_axi_gmem_BREADY => m_axi_gmem_BREADY,
      m_axi_gmem_BRESP(1 downto 0) => B"00",
      m_axi_gmem_BUSER(0) => '0',
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RDATA(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      m_axi_gmem_RID(0) => '0',
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RREADY => m_axi_gmem_RREADY,
      m_axi_gmem_RRESP(1 downto 0) => B"00",
      m_axi_gmem_RUSER(0) => '0',
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WID(0) => NLW_inst_m_axi_gmem_WID_UNCONNECTED(0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      m_axi_gmem_WUSER(0) => NLW_inst_m_axi_gmem_WUSER_UNCONNECTED(0),
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
