/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.10
Hash     : 029fec1
Date     : Mar 11 2024
Type     : Engineering
Log Time   : Mon Mar 11 13:00:07 2024 GMT
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_project/cxl/DV/bilal_malik/Validation/RTL_testcases/Benchmarking_QoR_testcases/ch_intrinsics/results_dir/.././sim/co_sim_tb/co_sim_memset.v:3: warning: macro MEMORY_CONTROLLER_ADDR_SIZE undefined (and assumed null) at this point.
/nfs_project/cxl/DV/bilal_malik/Validation/RTL_testcases/Benchmarking_QoR_testcases/ch_intrinsics/results_dir/.././sim/co_sim_tb/co_sim_memset.v:8: warning: macro MEMORY_CONTROLLER_ADDR_SIZE undefined (and assumed null) at this point.
/nfs_project/cxl/DV/bilal_malik/Validation/RTL_testcases/Benchmarking_QoR_testcases/ch_intrinsics/results_dir/.././sim/co_sim_tb/co_sim_memset.v:11: warning: macro MEMORY_CONTROLLER_ADDR_SIZE undefined (and assumed null) at this point.
/nfs_project/cxl/DV/bilal_malik/Validation/RTL_testcases/Benchmarking_QoR_testcases/ch_intrinsics/results_dir/.././sim/co_sim_tb/co_sim_memset.v:13: warning: macro MEMORY_CONTROLLER_DATA_SIZE undefined (and assumed null) at this point.
/nfs_project/cxl/DV/bilal_malik/Validation/RTL_testcases/Benchmarking_QoR_testcases/ch_intrinsics/results_dir/.././sim/co_sim_tb/co_sim_memset.v:14: warning: macro MEMORY_CONTROLLER_DATA_SIZE undefined (and assumed null) at this point.
 ... done, ELABORATING DESIGN
0.03 seconds.
/nfs_project/cxl/DV/bilal_malik/Validation/RTL_testcases/Benchmarking_QoR_testcases/ch_intrinsics/results_dir/.././sim/co_sim_tb/co_sim_memset.v:17: error: Unknown module type: memset
2 error(s) during elaboration.
*** These modules were missing:
        memset referenced 1 times.
***
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/03_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg226823ee" -f"/tmp/ivrlg26823ee" -p"/tmp/ivrli26823ee" |/nfs_eda_sw/softwares/Raptor/instl_dir/03_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh26823ee" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/03_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
