 1 
 
新型高密度接觸點電阻式記憶體陣列開發－子計畫二： 
高密度接觸點電阻式記憶胞設計及驅動電晶體開發(I) 
期末成果報告 
計畫編號：NSC 99-2221-E-007 -104 
主持人：金雅琴  清華大學電子工程研究所
 
一、中文摘要 
本計畫旨在開發新型雙極性電晶體，結合接
觸點電阻式記憶層達成另一種新的電阻式
記憶胞架構。為利用模擬軟體進行新型邏輯
相容垂直雙極性電晶體之結構模擬，並在
0.18μm CMOS 製程技術下，設計元件之佈
局並進行製程的下線，並做佈局設計的變
化，量測及分析其直流特性及高頻反應，以
尋求結構設計與操作條件最佳化。 
 
關鍵字：雙極性電晶體、電阻式記憶體 
 
二、英文摘要 
The goal of this project is to develop a new 
transistor to drive CRRAM. This collaborative 
project, “Development of new high density 
CRRAM array＂, contains three sub-projects, 
which focus on analysis of RRAM film, driver 
and circuit, respectively. The first-year goal of 
this sub-project is the structure simulation of 
logic-compatible vertical bipolar junction 
transistors by TCAD, and design layout to tape 
out for realization in 0.18μm CMOS process. 
To alter the layout and measure the device for 
optimization. 
 
三、研究成果 
本年度主要工作內容與目標為開發新
型邏輯相容垂直雙極性電晶體，步驟如下： 
首先在 P 型基板上定義 N-Well 作為集
極，省略製作閘極的步驟，再以反態 Core 
N-LDD 與 P-Pocket 佈植作為射極與基極，
然後利用 P+源極、汲極佈植把基極連接出
來，接著沉積 RPO 於射極防止反態 N-LDD
層之金屬矽化層(Silicide)擴散太深使得基極
與射極短路，最後再定義金屬接點，新型
NPN 雙極性電晶體就已經完成，圖 1(a)為此
電晶體的剖面示意圖，圖 1(b) 為使用
Tsuprem4 製程模擬軟體所得到的剖面圖。 
 
N‐Well
NLDD(core)
P‐pocketP+ P+ N+N+ STI STI
RPO RPOCo Co Co Co Co
 
(a) 
 
(b) 
圖 1 NPN 雙極性電晶體剖面圖 
(a)剖面示意圖(b)模擬剖面圖 
 
 圖 2 為在 0.18μm CMOS 製程技術下所
設計的元件佈局圖，圖 3 為實際的佈局圖。
此新型垂直雙極性電晶體完全不需要增加
光罩，就可以在邏輯製程上實現，只需要更
動一些光罩製作的邏輯運算法。將原本金氧
半電晶體的 Core LDD 與 Pocket 取消，再植
入反態的 Core LDD 與 Pocket。在佈局上，
必須增加一些自行定義的 Dummy Layer，才
能在製作晶片時，分辨出光罩需要更動邏輯
運算的位置。 
 3 
 
0.0 0.5 1.0 1.5 2.0 2.5 3.0
-0.2
0.0
0.2
0.4
0.6
0.8
 IC
 IB
IC
 (m
A
)
VC (V)  
(a)  
0.0 0.5 1.0 1.5 2.0 2.5
0.0
0.5
1.0
1.5
2.0
2.5
3.0
 IE
 IB
IE
 (m
A
)
VE (V)  
(b) 
圖 6 NPN 雙極性電晶體輸出電流特性基極
電壓為 0.7V~0.95V，間隔 0.05V(a)順向輸出
電流(b)逆向輸出電流 
 
 以下比較不同的結構變因對特性的影
響，量測元件的射極大小為 5.2umx5.2um 與
其探討結構變數之對照組。 
 
(1) 改變 RPO 覆蓋區域： 
 因為基極的接點須避開 RPO 的覆蓋以
減少基極的阻值，所以 RPO 覆蓋的區域如
果可以縮小，便可以縮小單顆新型雙極性電
晶體的面積，如圖 7(a)。從圖 7(b)的量測結
果發現，即使 Core N-LDD 與 P+重疊摻雜的
部分(X<0)沒有覆蓋 RPO，特性也沒有改
變，表示 Core N-LDD 與 P+重疊摻雜的區域
仍維持 P 型，所以在此區域鋪金屬矽化層，
也不會造成基射短路。了解到 Core N-LDD
與 P+重疊摻雜的區域維持 P 型，可以讓之
後陣列的設計中使用覆蓋式 N-LDD 摻雜來
減少面積，而不需要保留 Core N-LDD 與 P+
重疊的面積。 
N‐Well
NLDD(core)
P‐pocketP+ P+
RPO RPO
4um (P+ and Core NLDD overlap region)
X=0
+
X
_
 
(a) 
0.0 0.5 1.0 1.5 2.010
-14
10-12
10-10
10-8
10-6
10-4
10-2
100
IC
/IB
 (A
)
VB (V)
 IB-X=2um
 IB-X=1um
 IB-X=0um
 IB-X=-2um
 IC-X=2um
 IC-X=1um
 IC-X=0um
 IC-X=-2um
 
(b) 
圖 7 射極覆蓋 RPO 範圍之比較(a)射極覆蓋
RPO 範圍剖面示意圖(b)覆蓋不同 RPO 範圍
之集極電流與基極電流圖 
 
(2) 保護環影響因素分析： 
 為了測試保護環對元件特性的影響，圖
8(a)比較保護環的有無以及圖 8(b)保護環跟
集極接點的距離之順向 Gummel Plot 的比
較，結果顯示以上改變並不會造成量測上的
差異，可以在未來減少量測時的變數。 
 
0.0 0.5 1.0 1.5 2.010
-14
10-12
10-10
10-8
10-6
10-4
10-2
100
IC
/IB
 (A
)
VB (V)
 IB-w/o Guard ring
 IB-w/ Guard ring X=1um
 IB-w/ Guard ring X=2um
 IC-w/o Guard ring
 IC-w/ Guard ring X=1um
 IC-w/ Guard ring X=2um
 
圖 8 有無保護環及保護環在不同距離之比
較 
 
  
電子元件技術國際會議 
2010 IEEE International Electron Devices Meeting (IEDM) 
參加國際會議心得報告 
 
清華大學電子所 金雅琴 
 
本次會議名稱為電子元件技術國際會議“2010 IEEE International Electron Devices Meeting (IEDM) 
2010。此會議由 IEEE Electron Device Society所主辦，今年舉行於美國舊金山，十二月六日至八日為
期三天。有一千五百位以上來自世界各個重要電子元件之產業界專家、研究人員及學者與會。本人
於十二月五日赴美國參加此電子元件領域中最頂尖的國際會議，此行除了與電子科技最頂尖之研究
團隊學術交流外，與我同行參加這個會議者之博士班研究生曾元亨與碩士班學生王淨樺，將在會議
中發表本團隊在先進記憶體方面的研究成果。 
 
十二月六日之 Plenary Session 中，全球最大的記憶體廠商南韓三星電子 之副總以“From The Future 
Si Technology Perspective : Challenges and Opportunities＂為題發表了特邀演講。Kinam Kim博士在演
講中談及矽基元件及製程技術的未來發展方向。在 20 奈米以下的電子元件將朝向提供創新及整合型
產品為主。新的電子產品研發方向包括生醫感測裝置(Biosensors)、太陽電池(Solar Cells)、及 GaN/Si
為基礎的 LED 照明元件。在各層面，不同的研究方向及問題，將會是電子元件研發人員在未來幾年
將會面臨的挑戰。 
 
在系統設計上，元件設計及電路規劃將面臨的最大問題是 IC 電路消耗與操作速度上的平衡；同時劇
烈上升的功率消耗亦導致電路過熱及元件穩定度等問題，需要研究單位提出改善方法。在 20 奈米之
下的記憶體技術上，近幾年在非揮發性記憶體的(non-volatile memory)突破，使得 3D NAND Flash與
電阻式記憶體 (RRAM)有機會成為最有前景及競爭力之固態記憶技術 (solid State Memory 
Technology)。 
 
在 Plenary Session中，本次會議同時邀請到 Infineon Technology的研發專家介紹電力電子元件在目前
的能源供應系統上的角色。Dr. Mittal以“Energy Efficiency Enabled by Power Electronics＂為題，分析
電子元件，電路在 PowerGrid 中重要地位。在節能減碳的共同目標下，如何有效的利用再生能源或
綠能發電系統的效率提升是能源系統革命的重要問題。Dr. Mittal 提出了電力電子元件在風力發電系
統(Wind Mill Power Grid)的重要性，創新的 Power Device 設計可以大大提升電力轉輸的效率。另外
一場特邀演講則是由加州大學的 Luke Lee 教授以“Bionano Science and Technology for Innovative 
Medicine＂為題介紹電子元件在生醫領域的相關應用及最新的研究方向。本次 Plenary Session 討論指
出了未來電子元件研究領域不應只停留在傳統的 3C應用，Bio sensing, green energy 等應用需求將會
使電子科技及矽基製程技術推展到更廣的整合領域。 
 
在十二月六日下午所舉行的 Process Technology Session針對 Advance 3D Integration技術進行討論。
在此一 Session中，有來自世界各地知名電子大廠研發團隊 TSMC、IMEC、IBM、CEA/LETI所發表
的頂尖論文，分別討論高密度 3D 整合的技術在 28nm 的應用，TVS 對 HKMG 元件特性的影響、
Local stram/stress在 3DIC中所引發的問題及以 Wafer-Level 3D Integration對 IC可靠度的影響。這些
論文同時指出 3DIC 之整合技術不只要提供穩定可靠的垂直連結，Wafer Thinning 及 Bonding、TSV
等製程步驟所引發對元件特性及可靠度的改變，將對 3DIC技術之成敗有決定性的影響。 
 
會議的第二天，在低功率奈米元件會場，世界知名的前瞻元件實驗室包括加州大學柏克萊分校、史
但福大學、NEC 公司等分別發表他們在創新低功率元件的研究。首先，加州大學的研究人員報告了
一種能以 0.1V 操作的低電壓綠能電晶體；採用穿透式電晶體結構，藉由閘極控制 band-to-band 
tunneling 的電流突破傳統元件 60mv/decade 的開關比例限制。為了要達成 step-switching 的電流電壓
特性，源極的滲雜必須經過特別的設計，加入一個 n+ pocket 區的源極，可以有效的降低導通電壓。
這樣的低電低功率元件，green FET or gFET，需要一個非常 sharp的 n+/ p+介面，研究報告中指出，
這樣的 n+/ p+結構可由 insitu doped Ge下的 dopant segregation來達成，並能有效縮小源極的穿透區，
  
3-Dimensional 4F2 ReRAM Cell with CMOS Logic Compatible Process 
Ching-Hua Wang, Yi-Hung Tsai, Kai-Chun Lin, Meng-Fan Chang, Ya-Chin King, and Chrong Jung Lin 
Shyh-Shyuan Sheu*, Yu-Sheng Chen*, Heng-Yuan Lee*, Frederick T. Chen*, and Ming-Jinn Tsai* Microelectronics Laboratory, 
Institute of Electronics Engineering, National Tsing-Hua University (NTHU), Hsinchu 300, Taiwan, 
* Electronics and Optoelectronics Research Laboratory, Industrial Technology Research Institute, Hsinchu, Taiwan 
Phone/Fax: +886-3-5162182/+886-3-5721804, E-mail: cjlin@ee.nthu.edu.tw 
ABSTRACT- A new three dimensional vertical bipolar junction
transistor (BJT) ReRAM cell with CMOS compatible process is
reported. A new logic compatible BJT is vertically formed
underneath the resistive stacked film of TiN/Ti/HfO2/TiN as a high
performance current driver and bit-cell selector. Using a shallow
and tiny NLDD to be an emitter connects with ReRAM film as the
bitline, a very thin and self-aligned P-pocket implant to be the
wordline, and the N-well is the collector of cells. As a result, the
new 3D vertical ReRAM cell is very area-saving and efficiently
operated by the high gain (β>50) BJT with a low voltage of 2V
for reset and 1.5V for set. By adapting the highly shrinkable 3D
BJT current driver in ReRAM, the cell is decoupled with gate
length and oxide thickness of logic MOSFETs so that it can be
using the vertical BJT in the 3D cell structure, the new ReRAM
cell is entirely decoupled with logic transistor gate length and 
oxide thickness, as a result, the cell layout can be easily arranged
2and scaled down to 4F  based on the lithographic limitation of
ReRAM film with F2 area as depicted in Fig.2(a) and (b). Besides,
in comparison with the conventional MOSFET, as shown in Fig.3,
the new vertical BJT performs much higher current drivability in
different CMOS technologies, especially for 90nm and beyond. 
3. Characterization Results 
The DC characterization of 3D RRAM shows the two memory
states can be switched by BL = 1.5V or SL=1.5V with WL = 0.7
or 2V for set and reset operations, as shown in Fig. 4. The
distribution of the BL or SL voltages during set and reset in DC
sweep is summarized in Fig. 5, For same ReRAM film area, Fig.6
shows that the set voltage is increased to get higher current
drivability in smaller BJT, that is, the vertical BJT current
drivability can be adjusted accordingly to fit the current demands
of set/reset operations by an appropriate and optimized size ratio
of BJT and ReRAM film. The resistive switching characteristic
is further investigated by monitoring the resistance levels of
the 3D ReRAM cell for few cycles in Fig.7. The read stability
of High Resistance State (HRS) and Low Resistance State (LRS)
at forward and reverse read directions is characterized and shown
in Fig. 8 and Fig. 9. Reverse read is chosen to avoid the possible
state change of forward read at HRS. The On/Off current and read
disturb window are optimized by a range of WL voltages as
exhibited in Fig.10 and 11, higher WL voltage can result a larger
read window but more read disturb will be introduced. The
optimization of source line voltages to balance the read current
and WL current is characterized and shown in Fig.12. The HRS
read current at reset state is optimized at SL=1.5V and WL=2V as
shown in Fig.13, and the LRS read current at set state is optimized
at BL=1.5V and WL=0.7V as shown in Fig.14. Moreover, Fig.15
shows both of the set and reset operations can be finished within
50nsec for this high speed 3D ReRAM. In addition, this cell is
entirely immune to the serial set and reset overwriting operations
for both of LRS and HRS as shown in Fig.16. In terms of
reliability, Figure 17 shows the vertical BJT driven 3D ReRAM is
able to sustain more than 106  cycling stresses without significant
degradation. Fig.18 and Fig.19 show there is not observable
window narrowing after more than 105  times of disturb stresses
for both of set and reset states. Furthermore, the vertical BJT
behaves very uniform and reliable characteristics in 3D ReRAM,
more than 17X on/off read margin in the cumulative distribution
of LRS and HRS is shown in Fig.20. 
4. Conclusion 
A new 3D vertical bipolar junction transistor (BJT) ReRAM with
CMOS compatible process is demonstrated. The high density 3D
ReRAM cell can operate with superior set/reset efficiency and
good  reliability  by  a  novel  small  size  and  high  performance
vertical BJT. For the ultra-high density nonvolatile memories with
low  voltage,  high  scalability,  and  wide  and  uniform  on/off
window, the cell is a very promising solution for future mass
storage and low power NVM applications. 
easily  scaled  down  to  4F2   by  the 
defining ReRAM film with F2 area. 
1.   Introduction 
Currently,  resistive  RAM  (ReRAM) 
lithographic limitation of
have  become  a  public
research area by its superior characteristics of high set/reset speed,
low voltage operations, and remarkable reliability[1-5]. As the 
demand  for  mass  storage  and  low  power  demands  in  many 
portable   consumer   products,   the   ReRAM   becomes   more 
promising to be a candidate of the best solution for those issues. 
Due to the limitations of CMOS processes and planer structure of 
transistors, it is difficult to utilize the conventional transistors to 
satisfy  the  all  requirements  of  low  voltage  operations,  high 
scalability, and large current drivability with one single cell. In 
this paper, a new 3D vertical bipolar junction transistor (BJT) 
ReRAM cell with CMOS compatible process is presented and 
demonstrated. A very small 3D npn BJT is vertically formed just 
underneath  the  resistive  stacked  films  of  ReRAM  cell  for 
minimizing the Si-surface area as shown in Fig.1. By using a 
shallow  and  small  area  NLDD  as  an  emitter to  connect  with 
resistive stacked film of TiN/Ti/HfO2/TiN for the bitline (BL), a 
very thin and self-aligned P-pocket implant to be the wordline 
(WL), and the collector is formed by the N-well in CMOS logic 
process. By adapting the ultra-small and high performance (β>50) 
vertical BJT to be a current driver, the cell can be very efficiently 
working  at  low  voltages  of  2V  and  1.5V  for  reset  and  set 
operations as summarized in Table.1[6,7]. Since the resistive film 
is placed on top of vertical BJT in the 3D structure, which made 
the  new  cell  scalability  and  performance  independent  to  the 
constraints of logic gate length and oxide thickness. Because of 
the features, the new 3D ReRAM cell can be easily implemented 
in advanced CMOS logic platforms for the ultra high density and 
very low voltage NVM applications. 
2. 3D ReRAM Cell Structure and Operation Principle
The novel 3D ReRAM cell was fabricated by TSMC 0.18um 
CMOS logic processes for demonstration. A resistive stacked film 
of TiN/Ti/HfO2/TiN is straightly deposited, defined, and aligned 
with the logic process compatible vertical BJT to form a 3D 
structure for minimizing the cell size, the emitter of the vertical 
BJT is formed by the logic process layer of NLDD implant as 
depicted in Fig.1, and the base is figured by P-pocket implant by 
the same masking step of NLDD for wordline (WL) definition. 
The collector is established by the N-well of logic process. By
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
  
  
70 
60 
50 
40 
30 
20 
10 
0 
-10 
80 
120
60 VWL=0.7 V 
WL 
80
40 
40Reverse Read 20 
1
00 
1.0 0.5 0.0 
VSL (V) 
0.5 1.0 
VBL (V) 
0 200 400 600 800 10000.4 0.5 0.6 0.7 0.8 0.9 1.0
Read Time (S)Wordline Voltage (V)
Figure 9  Forward  and  reverse  read  in Figure 10 On/Off current characterization
by a range of WL voltages. 
Figure 11  Read  disturb characterization
for different WL voltages. LRS, and no state switch in both reads. 
250 15 
10 
5 
0 
25 
10
 
1
200 
20 WL current 
150 0.1 0.2 Read curr 0.4   0.6   0.8  1.0  1.2  1.4  1.6
Sourceline Voltage (V) 
0.4 0.6  0.8  1.0  1.2 1.4  1.6  1.815 Sourceline Voltage (V)100 15 
10 
5 
0 
10 10
 
1
50 
VSL=1.5 V
5 0 
0.00 0.25 0.50 0.75 1.00 1.2 1.3  1.4  1.5  1.6  1.7  1.8  1.9  2.0
Wordline Voltage (V) 
0.6 0.7 0.8
Source Line Voltage (V) Wordline Voltage (V)
Figure 12 The optimization of source line 
voltages to balance the read current and 
WL current. 
Figure 13 Minimized HRS read current by
SL=1.5V and WL=2V at reset operation.
Figure 14 Maximized LRS read current
by   BL=1.5V   and   WL=0.7V   at   set 
operation. 
1010 10 
Reset: Set: 
VWL=0.7 V 
VBL=1.5 V
Set @ VWL=0.7V VBL=1.5V
VWL=2 V Reset @ 
VSL=1.5 V 
11 1 
0.10.1 0.1 
100 101 102 103 104 105 106-10 0 10  20  30  40  50  60  70
Pulse Numbers 
0.0 -8 -7 -6 -5 -4 -3 -2 10   10   10 10   10   10   10 Set/Reset CycleSet/Reset Time (S)
Figure 17  the  3D  ReRAM  can  sustainFigure 15 Set and reset can be achieved 
within 50ns. 
Figure 16 Overwriting immunity of the
repeating pulse at HRS or LRS. more than 106 cycling stresses.
100
8010 10 HRS V
Current of
Min LRS/ Max
HRS> 17 
60
40
1 1 
20
100 101 102 103 104 105 100 101 102 103 104 105 0.1 1 10
Read Current (uA)Pulse Numbers Pulse Numbers
Figure 18  Reset  disturb  tests  for  the Figure 19 Set disturb tests for the unselect
cells at WL= floating, SL= floating, and
BL= 1.5. 
Figure 20 Read current cumulative plot of
LRS  and  HRS  with  one-pulse  set/reset 
operation conditions for different chips. 
unselect cells at WL= floating, SL= 1.5, 
and BL= floating. 
R
ea
d 
C
ur
re
nt
 (u
A
) 
R
ea
d 
C
ur
re
nt
 (u
A
) 
LR
S 
R
ea
d 
C
ur
re
nt
 (u
A
) 
R
ea
d 
C
ur
re
nt
 (u
A
) 
W
or
dl
in
e 
C
ur
re
nt
 (u
A
) 
H
R
S 
R
ea
d 
C
ur
re
nt
 (u
A
) 
R
ea
d 
C
ur
re
nt
 (u
A
) 
R
ea
d 
C
ur
re
nt
 (u
A
) 
LR
S/
H
R
S 
C
ur
re
nt
 R
at
io
 
LR
S 
R
ea
d 
C
ur
re
nt
 (u
A
) 
C
um
ul
at
iv
e 
Pr
ob
ab
ili
ty
 (%
) 
R
ea
d 
C
ur
re
nt
 (u
A
) 
R
ea
d 
C
ur
re
nt
 (u
A
) 
         
     
   
   
 
     
    
  
 
LRS 
HRS 
 
 
5V 
 
0 V 
 
Select  2 V Unselect 
 
 
 
 
 1. 
    
 
 
LRS 
 
 
1.5 V 
 
Select 0.7 V Unselect 
 
0
  
 
           
          
 
 
 
 
Set 
Reset 
 
 
 
 
 
 
VWL=2V VSL=1.5V
 
    
   
 
 
VSL=1.5 V 
 
 
 
VWL=2 V 
 
 
 
VWL=0.7 V 
 
  
 
 
 
ent 
 
 
 
 
Forward Read  
  
 
 
 
V  =1.2V @LRS 
VWL=0.8V @HRS 
VWL=1.2V @LRS 
VWL=0.8V @HRS 
  
 
 
 
 
 
 
 
 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：金雅琴 計畫編號：99-2221-E-007-104- 
計畫名稱：新型高密度接觸點電阻式記憶體陣列開發--子計畫二：高密度接觸點電阻式記憶胞設計及
驅動電晶體開發(I) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 4 4 100%  
博士生 1 2 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 2 1 100%  
研究報告/技術報告 0 0 100%  
研討會論文 2 1 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
