{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1485986339865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485986339868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  1 21:58:59 2017 " "Processing started: Wed Feb  1 21:58:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485986339868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1485986339868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tty_state_gen -c tty_state_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off tty_state_gen -c tty_state_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1485986339869 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1485986340155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ms_jk_ff-gates " "Found design unit 1: ms_jk_ff-gates" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340717 ""} { "Info" "ISGN_ENTITY_NAME" "1 ms_jk_ff " "Found entity 1: ms_jk_ff" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485986340717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 22 11 " "Found 22 design units, including 11 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-rtl " "Found design unit 1: NOT_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_3_gate-rtl " "Found design unit 2: NAND_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NAND_gate-rtl " "Found design unit 3: NAND_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_gate-rtl " "Found design unit 4: AND_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_3_gate-rtl " "Found design unit 5: AND_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_5_gate-rtl " "Found design unit 6: OR_5_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_4_gate-rtl " "Found design unit 7: OR_4_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NOR_4_gate-rtl " "Found design unit 8: NOR_4_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_3_gate-rtl " "Found design unit 9: OR_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 OR_gate-rtl " "Found design unit 10: OR_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 177 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 XOR_gate-rtl " "Found design unit 11: XOR_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 193 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_3_gate " "Found entity 2: NAND_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_gate " "Found entity 3: NAND_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_gate " "Found entity 4: AND_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_ENTITY_NAME" "5 AND_3_gate " "Found entity 5: AND_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_5_gate " "Found entity 6: OR_5_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_ENTITY_NAME" "7 OR_4_gate " "Found entity 7: OR_4_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_ENTITY_NAME" "8 NOR_4_gate " "Found entity 8: NOR_4_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_ENTITY_NAME" "9 OR_3_gate " "Found entity 9: OR_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_ENTITY_NAME" "10 OR_gate " "Found entity 10: OR_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""} { "Info" "ISGN_ENTITY_NAME" "11 XOR_gate " "Found entity 11: XOR_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485986340719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4_bit-rtl " "Found design unit 1: counter_4_bit-rtl" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340722 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4_bit " "Found entity 1: counter_4_bit" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485986340722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tty_state_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tty_state_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tty_state_gen-rtl " "Found design unit 1: tty_state_gen-rtl" {  } { { "tty_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340727 ""} { "Info" "ISGN_ENTITY_NAME" "1 tty_state_gen " "Found entity 1: tty_state_gen" {  } { { "tty_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485986340727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485986340727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tty_state_gen " "Elaborating entity \"tty_state_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1485986340845 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_2_output tty_state_gen.vhd(75) " "Verilog HDL or VHDL warning at tty_state_gen.vhd(75): object \"not_2_output\" assigned a value but never read" {  } { { "tty_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485986340848 "|tty_state_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ms_jk_ff_2_not_q tty_state_gen.vhd(101) " "Verilog HDL or VHDL warning at tty_state_gen.vhd(101): object \"ms_jk_ff_2_not_q\" assigned a value but never read" {  } { { "tty_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485986340848 "|tty_state_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_gate NOT_gate:not_0 " "Elaborating entity \"NOT_gate\" for hierarchy \"NOT_gate:not_0\"" {  } { { "tty_state_gen.vhd" "not_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485986340874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate OR_gate:or_0 " "Elaborating entity \"OR_gate\" for hierarchy \"OR_gate:or_0\"" {  } { { "tty_state_gen.vhd" "or_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485986340879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate AND_gate:and_0 " "Elaborating entity \"AND_gate\" for hierarchy \"AND_gate:and_0\"" {  } { { "tty_state_gen.vhd" "and_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485986340882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate NAND_gate:nand_0 " "Elaborating entity \"NAND_gate\" for hierarchy \"NAND_gate:nand_0\"" {  } { { "tty_state_gen.vhd" "nand_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485986340884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_4_gate NOR_4_gate:nor_0 " "Elaborating entity \"NOR_4_gate\" for hierarchy \"NOR_4_gate:nor_0\"" {  } { { "tty_state_gen.vhd" "nor_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485986340886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4_bit counter_4_bit:tty_output_counter " "Elaborating entity \"counter_4_bit\" for hierarchy \"counter_4_bit:tty_output_counter\"" {  } { { "tty_state_gen.vhd" "tty_output_counter" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485986340888 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q counter_4_bit.vhd(43) " "Verilog HDL or VHDL warning at counter_4_bit.vhd(43): object \"not_q\" assigned a value but never read" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485986340889 "|tty_state_gen|counter_4_bit:tty_output_counter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_0 counter_4_bit.vhd(47) " "Verilog HDL or VHDL warning at counter_4_bit.vhd(47): object \"not_ff_output_0\" assigned a value but never read" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485986340890 "|tty_state_gen|counter_4_bit:tty_output_counter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_1 counter_4_bit.vhd(48) " "Verilog HDL or VHDL warning at counter_4_bit.vhd(48): object \"not_ff_output_1\" assigned a value but never read" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485986340890 "|tty_state_gen|counter_4_bit:tty_output_counter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_2 counter_4_bit.vhd(49) " "Verilog HDL or VHDL warning at counter_4_bit.vhd(49): object \"not_ff_output_2\" assigned a value but never read" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485986340890 "|tty_state_gen|counter_4_bit:tty_output_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3_gate counter_4_bit:tty_output_counter\|AND_3_gate:and_2_0 " "Elaborating entity \"AND_3_gate\" for hierarchy \"counter_4_bit:tty_output_counter\|AND_3_gate:and_2_0\"" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "and_2_0" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485986340895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms_jk_ff counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_0 " "Elaborating entity \"ms_jk_ff\" for hierarchy \"counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_0\"" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485986340898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_3_gate counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1 " "Elaborating entity \"NAND_3_gate\" for hierarchy \"counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1\"" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "nand_3_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485986340901 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1485986341702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986341702 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1485986341779 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1485986341779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1485986341779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1485986341779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485986341792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  1 21:59:01 2017 " "Processing ended: Wed Feb  1 21:59:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485986341792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485986341792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485986341792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1485986341792 ""}
