Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\work\Robocup\phoenix-firmware\FPGA\spislave.qsys --synthesis=VERILOG --output-directory=C:\work\Robocup\phoenix-firmware\FPGA\spislave\synthesis --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading FPGA/spislave.qsys
Progress: Reading input file
Progress: Adding avalon_st_byte_converter_0 [avalon_st_byte_converter 1.0]
Progress: Parameterizing module avalon_st_byte_converter_0
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [clock_source 20.1]
Progress: Parameterizing module clk_1
Progress: Adding dc_fifo_0 [altera_avalon_dc_fifo 20.1]
Progress: Parameterizing module dc_fifo_0
Progress: Adding spislave_0 [spislave 20.1]
Progress: Parameterizing module spislave_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spislave: Generating spislave "spislave" for QUARTUS_SYNTH
Info: avalon_st_byte_converter_0: "spislave" instantiated avalon_st_byte_converter "avalon_st_byte_converter_0"
Info: dc_fifo_0: "spislave" instantiated altera_avalon_dc_fifo "dc_fifo_0"
Info: spislave_0: "spislave" instantiated spislave "spislave_0"
Info: rst_controller: "spislave" instantiated altera_reset_controller "rst_controller"
Info: spislave: Done "spislave" with 5 modules, 10 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
