Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\joaod\Documents\2024.2\phi\Atividade 5\ativiade5.qsys" --synthesis=VHDL --output-directory="C:\Users\joaod\Documents\2024.2\phi\Atividade 5\atividade5\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Atividade 5/ativiade5.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding eth_tse_0 [altera_eth_tse 17.0]
Progress: Parameterizing module eth_tse_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_0
Progress: Adding reset_controller_0 [altera_reset_controller 17.0]
Progress: Parameterizing module reset_controller_0
Progress: Adding spi_0 [altera_avalon_spi 17.0]
Progress: Parameterizing module spi_0
Progress: Adding st_sink_bfm_0 [altera_avalon_st_sink_bfm 17.0]
Info: altera_avalon_st_sink_bfm: Preferred Simulation Language is set to None.
Progress: Parameterizing module st_sink_bfm_0
Progress: Adding st_source_bfm_0 [altera_avalon_st_source_bfm 17.0]
Info: altera_avalon_st_source_bfm: Preferred Simulation Language is set to None.
Progress: Parameterizing module st_source_bfm_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 17.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ativiade5.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: ativiade5.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ativiade5.st_sink_bfm_0: Use Valid set to zero - omitting sink_valid port
Info: ativiade5.st_sink_bfm_0: Use Ready set to zero - omitting sink_ready port
Info: ativiade5.st_sink_bfm_0: Use Error set to zero - omitting sink_error port
Info: ativiade5.st_source_bfm_0: Use Valid set to zero - omitting src_valid port
Info: ativiade5.st_source_bfm_0: Use Ready set to zero - omitting src_ready port
Info: ativiade5.st_source_bfm_0: Use Error set to zero - omitting src_error port
Info: ativiade5.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: ativiade5.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ativiade5.eth_tse_0.receive/st_sink_bfm_0.sink: Max channel is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: ativiade5.eth_tse_0.receive/st_sink_bfm_0.sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: ativiade5.eth_tse_0.receive/st_sink_bfm_0.sink: The sink has a channel signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: ativiade5.eth_tse_0.receive/st_sink_bfm_0.sink: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: ativiade5.eth_tse_0.receive/st_sink_bfm_0.sink: The source has a valid signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: ativiade5.eth_tse_0.receive/st_sink_bfm_0.sink: The source has a error signal of 6 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: ativiade5.st_source_bfm_0.src/eth_tse_0.transmit: Max channel is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: ativiade5.st_source_bfm_0.src/eth_tse_0.transmit: The source has a channel signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: ativiade5.st_source_bfm_0.src/eth_tse_0.transmit: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: ativiade5.st_source_bfm_0.src/eth_tse_0.transmit: The sink has a valid signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: ativiade5.st_source_bfm_0.src/eth_tse_0.transmit: The sink has a error signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: ativiade5: Generating ativiade5 "ativiade5" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_1
Info: eth_tse_0: "ativiade5" instantiated altera_eth_tse "eth_tse_0"
Info: jtag_uart_0: Starting RTL generation for module 'ativiade5_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ativiade5_jtag_uart_0 --dir=C:/Users/joaod/AppData/Local/Temp/alt0018_2504635786389993794.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/joaod/AppData/Local/Temp/alt0018_2504635786389993794.dir/0001_jtag_uart_0_gen//ativiade5_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'ativiade5_jtag_uart_0'
Info: jtag_uart_0: "ativiade5" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "ativiade5" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'ativiade5_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ativiade5_onchip_memory2_0 --dir=C:/Users/joaod/AppData/Local/Temp/alt0018_2504635786389993794.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/joaod/AppData/Local/Temp/alt0018_2504635786389993794.dir/0002_onchip_memory2_0_gen//ativiade5_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'ativiade5_onchip_memory2_0'
Info: onchip_memory2_0: "ativiade5" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'ativiade5_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ativiade5_pio_0 --dir=C:/Users/joaod/AppData/Local/Temp/alt0018_2504635786389993794.dir/0003_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/joaod/AppData/Local/Temp/alt0018_2504635786389993794.dir/0003_pio_0_gen//ativiade5_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'ativiade5_pio_0'
Info: pio_0: "ativiade5" instantiated altera_avalon_pio "pio_0"
Info: reset_controller_0: "ativiade5" instantiated altera_reset_controller "reset_controller_0"
Info: spi_0: Starting RTL generation for module 'ativiade5_spi_0'
Info: spi_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=ativiade5_spi_0 --dir=C:/Users/joaod/AppData/Local/Temp/alt0018_2504635786389993794.dir/0005_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/joaod/AppData/Local/Temp/alt0018_2504635786389993794.dir/0005_spi_0_gen//ativiade5_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'ativiade5_spi_0'
Info: spi_0: "ativiade5" instantiated altera_avalon_spi "spi_0"
Info: st_sink_bfm_0: "ativiade5" instantiated altera_avalon_st_sink_bfm "st_sink_bfm_0"
Info: st_source_bfm_0: "ativiade5" instantiated altera_avalon_st_source_bfm "st_source_bfm_0"
Info: Reusing file C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/verbosity_pkg.sv
Info: Reusing file C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/avalon_utilities_pkg.sv
Info: sysid_qsys_0: "ativiade5" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'ativiade5_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ativiade5_timer_0 --dir=C:/Users/joaod/AppData/Local/Temp/alt0018_2504635786389993794.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/joaod/AppData/Local/Temp/alt0018_2504635786389993794.dir/0009_timer_0_gen//ativiade5_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'ativiade5_timer_0'
Info: timer_0: "ativiade5" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "ativiade5" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "ativiade5" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "ativiade5" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "ativiade5" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: i_tse_mac: "eth_tse_0" instantiated altera_eth_tse_mac "i_tse_mac"
Info: cpu: Starting RTL generation for module 'ativiade5_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ativiade5_nios2_gen2_0_cpu --dir=C:/Users/joaod/AppData/Local/Temp/alt0018_2504635786389993794.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/joaod/AppData/Local/Temp/alt0018_2504635786389993794.dir/0012_cpu_gen//ativiade5_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.10.22 15:39:45 (*) Starting Nios II generation
Info: cpu: # 2024.10.22 15:39:45 (*)   Checking for plaintext license.
Info: cpu: # 2024.10.22 15:39:46 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2024.10.22 15:39:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.10.22 15:39:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.10.22 15:39:46 (*)   Plaintext license not found.
Info: cpu: # 2024.10.22 15:39:46 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.10.22 15:39:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.10.22 15:39:46 (*)   Creating all objects for CPU
Info: cpu: # 2024.10.22 15:39:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.10.22 15:39:46 (*)   Creating plain-text RTL
Info: cpu: # 2024.10.22 15:39:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'ativiade5_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: channel_adapter_0: "avalon_st_adapter_001" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_0"
Info: timing_adapter_1: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_1"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: ativiade5: Done "ativiade5" with 44 modules, 177 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
