{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735163463157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735163463158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 05:51:03 2024 " "Processing started: Thu Dec 26 05:51:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735163463158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163463158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163463158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735163463482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735163463483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/sim/tb_snake_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/sim/tb_snake_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_snake_top " "Found entity 1: tb_snake_top" {  } { { "../sim/tb_snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/sim/tb_snake_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../rtl/hc595_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/hc595_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/seg_595_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/seg_595_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_595_dynamic " "Found entity 1: seg_595_dynamic" {  } { { "../rtl/seg_595_dynamic.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/seg_595_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471922 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_control.v(168) " "Verilog HDL information at VGA_control.v(168): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 168 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735163471928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_control " "Found entity 1: VGA_control" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/top_seg_595.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/top_seg_595.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_595 " "Found entity 1: top_seg_595" {  } { { "../rtl/top_seg_595.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/top_seg_595.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/snake_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/snake_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_top " "Found entity 1: snake_top" {  } { { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/snake.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/seg_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/score_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/score_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_ctrl " "Found entity 1: score_ctrl" {  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/game_ctrl_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/game_ctrl_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_ctrl_unit " "Found entity 1: game_ctrl_unit" {  } { { "../rtl/game_ctrl_unit.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/game_ctrl_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_gen " "Found entity 1: data_gen" {  } { { "../rtl/data_gen.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/data_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "../rtl/bcd_8421.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/bcd_8421.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/app_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/app_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 apple_generate " "Found entity 1: apple_generate" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/sim/tb_top_seg_595.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/sim/tb_top_seg_595.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_seg_595 " "Found entity 1: tb_top_seg_595" {  } { { "../sim/tb_top_seg_595.v" "" { Text "D:/FPGA/SNAKEPRO/snake/sim/tb_top_seg_595.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/sim/tb_key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/sim/tb_key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_key_filter " "Found entity 1: tb_key_filter" {  } { { "../sim/tb_key_filter.v" "" { Text "D:/FPGA/SNAKEPRO/snake/sim/tb_key_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163471946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163471946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake_top " "Elaborating entity \"snake_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735163472038 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_clk snake_top.v(74) " "Verilog HDL or VHDL warning at snake_top.v(74): object \"vga_clk\" assigned a value but never read" {  } { { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735163472043 "|snake_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_sync_n snake_top.v(76) " "Verilog HDL or VHDL warning at snake_top.v(76): object \"vga_sync_n\" assigned a value but never read" {  } { { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735163472043 "|snake_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../rtl/snake_top.v" "pll_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472110 ""}  } { { "pll.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735163472110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163472156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163472156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst1 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst1\"" {  } { { "../rtl/snake_top.v" "key_filter_inst1" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_ctrl_unit game_ctrl_unit:game_ctrl_unit_inst " "Elaborating entity \"game_ctrl_unit\" for hierarchy \"game_ctrl_unit:game_ctrl_unit_inst\"" {  } { { "../rtl/snake_top.v" "game_ctrl_unit_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472164 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "game_ctrl_unit.v(73) " "Verilog HDL Case Statement warning at game_ctrl_unit.v(73): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/game_ctrl_unit.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/game_ctrl_unit.v" 73 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1735163472166 "|snake_top|game_ctrl_unit:game_ctrl_unit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apple_generate apple_generate:apple_generate_inst " "Elaborating entity \"apple_generate\" for hierarchy \"apple_generate:apple_generate_inst\"" {  } { { "../rtl/snake_top.v" "apple_generate_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472166 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_cnt app_generate.v(17) " "Verilog HDL or VHDL warning at app_generate.v(17): object \"clk_cnt\" assigned a value but never read" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735163472168 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(38) " "Verilog HDL assignment warning at app_generate.v(38): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472168 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(39) " "Verilog HDL assignment warning at app_generate.v(39): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472168 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(44) " "Verilog HDL assignment warning at app_generate.v(44): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472168 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(46) " "Verilog HDL assignment warning at app_generate.v(46): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472168 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(48) " "Verilog HDL assignment warning at app_generate.v(48): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472168 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(50) " "Verilog HDL assignment warning at app_generate.v(50): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472168 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(69) " "Verilog HDL assignment warning at app_generate.v(69): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472168 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(71) " "Verilog HDL assignment warning at app_generate.v(71): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472168 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(73) " "Verilog HDL assignment warning at app_generate.v(73): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472168 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(75) " "Verilog HDL assignment warning at app_generate.v(75): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472168 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(77) " "Verilog HDL assignment warning at app_generate.v(77): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472168 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(79) " "Verilog HDL assignment warning at app_generate.v(79): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472168 "|snake_top|apple_generate:apple_generate_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake snake:snake_inst " "Elaborating entity \"snake\" for hierarchy \"snake:snake_inst\"" {  } { { "../rtl/snake_top.v" "snake_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake.v(211) " "Verilog HDL assignment warning at snake.v(211): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake.v(246) " "Verilog HDL assignment warning at snake.v(246): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake.v(252) " "Verilog HDL assignment warning at snake.v(252): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake.v(258) " "Verilog HDL assignment warning at snake.v(258): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake.v(264) " "Verilog HDL assignment warning at snake.v(264): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 snake.v(149) " "Verilog HDL assignment warning at snake.v(149): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 snake.v(195) " "Verilog HDL assignment warning at snake.v(195): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "is_exist snake.v(171) " "Verilog HDL Always Construct warning at snake.v(171): variable \"is_exist\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "snake_display snake.v(172) " "Verilog HDL Always Construct warning at snake.v(172): variable \"snake_display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "is_exist snake.v(178) " "Verilog HDL Always Construct warning at snake.v(178): variable \"is_exist\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "snake_display snake.v(179) " "Verilog HDL Always Construct warning at snake.v(179): variable \"snake_display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "snake_show snake.v(164) " "Verilog HDL Always Construct warning at snake.v(164): inferring latch(es) for variable \"snake_show\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i1 snake.v(164) " "Verilog HDL Always Construct warning at snake.v(164): inferring latch(es) for variable \"i1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake_show\[0\] snake.v(165) " "Inferred latch for \"snake_show\[0\]\" at snake.v(165)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake_show\[1\] snake.v(165) " "Inferred latch for \"snake_show\[1\]\" at snake.v(165)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163472172 "|snake_top|snake:snake_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_control VGA_control:VGA_control_inst " "Elaborating entity \"VGA_control\" for hierarchy \"VGA_control:VGA_control_inst\"" {  } { { "../rtl/snake_top.v" "VGA_control_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(165) " "Verilog HDL assignment warning at VGA_control.v(165): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472277 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(166) " "Verilog HDL assignment warning at VGA_control.v(166): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472277 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 VGA_control.v(178) " "Verilog HDL assignment warning at VGA_control.v(178): truncated value with size 32 to match size of target (29)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472277 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 VGA_control.v(187) " "Verilog HDL assignment warning at VGA_control.v(187): truncated value with size 32 to match size of target (29)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472277 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 VGA_control.v(198) " "Verilog HDL assignment warning at VGA_control.v(198): truncated value with size 32 to match size of target (29)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472277 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 VGA_control.v(772) " "Verilog HDL assignment warning at VGA_control.v(772): truncated value with size 32 to match size of target (28)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472277 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 VGA_control.v(1293) " "Verilog HDL assignment warning at VGA_control.v(1293): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472277 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1306) " "Verilog HDL assignment warning at VGA_control.v(1306): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472277 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1307) " "Verilog HDL assignment warning at VGA_control.v(1307): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472277 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1309) " "Verilog HDL assignment warning at VGA_control.v(1309): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472277 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1310) " "Verilog HDL assignment warning at VGA_control.v(1310): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472277 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1312) " "Verilog HDL assignment warning at VGA_control.v(1312): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472278 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1313) " "Verilog HDL assignment warning at VGA_control.v(1313): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472278 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1315) " "Verilog HDL assignment warning at VGA_control.v(1315): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472278 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1316) " "Verilog HDL assignment warning at VGA_control.v(1316): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472278 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1318) " "Verilog HDL assignment warning at VGA_control.v(1318): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472278 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1319) " "Verilog HDL assignment warning at VGA_control.v(1319): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472278 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1321) " "Verilog HDL assignment warning at VGA_control.v(1321): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472278 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1322) " "Verilog HDL assignment warning at VGA_control.v(1322): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472278 "|snake_top|VGA_control:VGA_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom VGA_control:VGA_control_inst\|rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"VGA_control:VGA_control_inst\|rom:rom_inst\"" {  } { { "../rtl/VGA_control.v" "rom_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../matlab/image.mif " "Parameter \"init_file\" = \"../../matlab/image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163472335 ""}  } { { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735163472335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t7a1 " "Found entity 1: altsyncram_t7a1" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163472371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163472371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t7a1 VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated " "Elaborating entity \"altsyncram_t7a1\" for hierarchy \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163472406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163472406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_t7a1.tdf" "rden_decode" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hob " "Found entity 1: mux_hob" {  } { { "db/mux_hob.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/mux_hob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163472439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163472439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hob VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|mux_hob:mux2 " "Elaborating entity \"mux_hob\" for hierarchy \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|mux_hob:mux2\"" {  } { { "db/altsyncram_t7a1.tdf" "mux2" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_ctrl score_ctrl:score_ctrl_inst " "Elaborating entity \"score_ctrl\" for hierarchy \"score_ctrl:score_ctrl_inst\"" {  } { { "../rtl/snake_top.v" "score_ctrl_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_ctrl.v(45) " "Verilog HDL assignment warning at score_ctrl.v(45): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472450 "|snake_top|score_ctrl:score_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_ctrl.v(46) " "Verilog HDL assignment warning at score_ctrl.v(46): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472450 "|snake_top|score_ctrl:score_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_ctrl.v(47) " "Verilog HDL assignment warning at score_ctrl.v(47): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163472450 "|snake_top|score_ctrl:score_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_seg_595 top_seg_595:top_seg_595_inst " "Elaborating entity \"top_seg_595\" for hierarchy \"top_seg_595:top_seg_595_inst\"" {  } { { "../rtl/snake_top.v" "top_seg_595_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_gen top_seg_595:top_seg_595_inst\|data_gen:data_gen_inst " "Elaborating entity \"data_gen\" for hierarchy \"top_seg_595:top_seg_595_inst\|data_gen:data_gen_inst\"" {  } { { "../rtl/top_seg_595.v" "data_gen_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/top_seg_595.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_595_dynamic top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst " "Elaborating entity \"seg_595_dynamic\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\"" {  } { { "../rtl/top_seg_595.v" "seg_595_dynamic_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/top_seg_595.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst " "Elaborating entity \"seg_dynamic\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\"" {  } { { "../rtl/seg_595_dynamic.v" "seg_dynamic_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/seg_595_dynamic.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8421 top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst1 " "Elaborating entity \"bcd_8421\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst1\"" {  } { { "../rtl/seg_dynamic.v" "bcd_8421_inst1" { Text "D:/FPGA/SNAKEPRO/snake/rtl/seg_dynamic.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst\"" {  } { { "../rtl/seg_595_dynamic.v" "hc595_ctrl_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/seg_595_dynamic.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163472498 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a0 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a1 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a2 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a8 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a9 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a16 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a17 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a18 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a24 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 571 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a25 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 593 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a26 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a32 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a33 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a40 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a41 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a42 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163476675 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a42"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1735163476675 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1735163476675 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Mod3\"" {  } { { "../rtl/score_ctrl.v" "Mod3" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163483911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Div2\"" {  } { { "../rtl/score_ctrl.v" "Div2" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163483911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Mod4\"" {  } { { "../rtl/score_ctrl.v" "Mod4" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163483911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Div3\"" {  } { { "../rtl/score_ctrl.v" "Div3" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163483911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Mod5\"" {  } { { "../rtl/score_ctrl.v" "Mod5" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163483911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Mod0\"" {  } { { "../rtl/score_ctrl.v" "Mod0" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163483911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Div0\"" {  } { { "../rtl/score_ctrl.v" "Div0" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163483911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Mod1\"" {  } { { "../rtl/score_ctrl.v" "Mod1" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163483911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Div1\"" {  } { { "../rtl/score_ctrl.v" "Div1" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163483911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Mod2\"" {  } { { "../rtl/score_ctrl.v" "Mod2" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163483911 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1735163483911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_ctrl:score_ctrl_inst\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"score_ctrl:score_ctrl_inst\|lpm_divide:Mod3\"" {  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163483947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_ctrl:score_ctrl_inst\|lpm_divide:Mod3 " "Instantiated megafunction \"score_ctrl:score_ctrl_inst\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163483947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163483947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163483947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163483947 ""}  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735163483947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163483981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163483981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163483996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163483996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163484019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163484019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163484073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163484073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163484116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163484116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_ctrl:score_ctrl_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"score_ctrl:score_ctrl_inst\|lpm_divide:Div2\"" {  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163484126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_ctrl:score_ctrl_inst\|lpm_divide:Div2 " "Instantiated megafunction \"score_ctrl:score_ctrl_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163484126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163484126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163484126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163484126 ""}  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735163484126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163484168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163484168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_ctrl:score_ctrl_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"score_ctrl:score_ctrl_inst\|lpm_divide:Div3\"" {  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163484179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_ctrl:score_ctrl_inst\|lpm_divide:Div3 " "Instantiated megafunction \"score_ctrl:score_ctrl_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163484180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163484180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163484180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163484180 ""}  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735163484180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163484209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163484209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163484219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163484219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163484232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163484232 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1735163484671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "snake:snake_inst\|snake_show\[0\] " "Latch snake:snake_inst\|snake_show\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_control:VGA_control_inst\|vga_blank_n " "Ports D and ENA on the latch are fed by the same signal VGA_control:VGA_control_inst\|vga_blank_n" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735163484702 ""}  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735163484702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "snake:snake_inst\|snake_show\[1\] " "Latch snake:snake_inst\|snake_show\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_control:VGA_control_inst\|vga_blank_n " "Ports D and ENA on the latch are fed by the same signal VGA_control:VGA_control_inst\|vga_blank_n" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735163484702 ""}  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735163484702 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 18 -1 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 19 -1 0 } } { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 90 -1 0 } } { "../rtl/seg_dynamic.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/seg_dynamic.v" 122 -1 0 } } { "../rtl/game_ctrl_unit.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/game_ctrl_unit.v" 13 -1 0 } } { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 68 -1 0 } } { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 24 -1 0 } } { "../rtl/seg_dynamic.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/seg_dynamic.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1735163484708 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1735163484708 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735163486246 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735163490400 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "score_ctrl:score_ctrl_inst\|lpm_divide:Mod4\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"score_ctrl:score_ctrl_inst\|lpm_divide:Mod4\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/alt_u_div_a4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163490425 ""} { "Info" "ISCL_SCL_CELL_NAME" "score_ctrl:score_ctrl_inst\|lpm_divide:Mod4\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"score_ctrl:score_ctrl_inst\|lpm_divide:Mod4\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/alt_u_div_a4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163490425 ""} { "Info" "ISCL_SCL_CELL_NAME" "score_ctrl:score_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"score_ctrl:score_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/alt_u_div_a4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163490425 ""} { "Info" "ISCL_SCL_CELL_NAME" "score_ctrl:score_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"score_ctrl:score_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/alt_u_div_a4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163490425 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1735163490425 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/SNAKEPRO/snake/quartus_prj/output_files/snake.map.smsg " "Generated suppressed messages file D:/FPGA/SNAKEPRO/snake/quartus_prj/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163490862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735163491142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163491142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2993 " "Implemented 2993 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735163491754 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735163491754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2931 " "Implemented 2931 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735163491754 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1735163491754 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1735163491754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735163491754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735163491811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 05:51:31 2024 " "Processing ended: Thu Dec 26 05:51:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735163491811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735163491811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735163491811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163491811 ""}
