# This is a comment in the makefile

# Define variables
SOURCES = main.c functions.c
OBJS = $(SOURCES:.c=.o)
CC = gcc
CFLAGS = -Wall -g

# Rule to link the objects and create executable
main: $(OBJS)
	$(CC) $(OBJS) -o main

# Rule to compile source files
%.o: %.c
	$(CC) $(CFLAGS) -c $<

# Clean rule to remove compiled objects and executable
clean:
	rm -rf $(OBJS) main

# Phony target that doesn't correspond to a file name
.PHONY: clean