module mod(
    input clk,
    input reset,
    input start,
    input [31:0] A,
    input [31:0] B,
    output [31:0] RESULT,
    output done
);

    wire subtract_enable, TEMP_lt_B;
    wire [31:0] TEMP;

    mod_dp datapath (
        .clk(clk),
        .reset(reset),
        .start(start),
        .A(A),
        .B(B),
        .subtract_enable(subtract_enable),
        .TEMP(TEMP),
        .TEMP_lt_B(TEMP_lt_B)
    );

    mod_cu control_unit (
        .clk(clk),
        .reset(reset),
        .start(start),
        .TEMP_lt_B(TEMP_lt_B),
        .subtract_enable(subtract_enable),
        .done(done)
    );

    assign RESULT = TEMP;

endmodule
