<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='219' type='456'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='217'>// Vector across-lanes addition
  // Only the lower result lane is defined.</doc>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='2063' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='2063' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='2339' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='2339' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='108819' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='108819' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='108964' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='108964' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='152750' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='152750' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='1836' c='_ZNK4llvm21AArch64TargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='13568' u='r' c='_ZL23performIntrinsicCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16195' c='_ZNK4llvm21AArch64TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16196' u='r' c='_ZNK4llvm21AArch64TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
