20 [TEST] Reset released
20 [TEST] CPU read @0x0b5
25 [L1] Cache miss: addr = 0b5
125 [L2] Cache miss: addr = 0b5
1125 [MEM] Mem hit: addr = 0a0, data = a0
1135 [L2] Cache Allocate: addr = 0b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1145 [L1] Cache Allocate: addr = 0b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1145 [L1] Cache hit from L2: addr = 0b5, data = b5
1145 [TEST] CPU read @0x694
1155 [L1] Cache miss: addr = 694
1235 [L2] Cache miss: addr = 694
2125 [MEM] Mem hit: addr = 0b5, data = a0
2135 [L2] Cache Allocate: addr = 694 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2145 [L1] Cache Allocate: addr = 694 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2145 [L1] Cache hit from L2: addr = 694, data = b4
2145 [TEST] CPU read @0x4e6
2155 [L1] Cache miss: addr = 4e6
2235 [L2] Cache miss: addr = 4e6
3125 [MEM] Mem hit: addr = 694, data = 80
3135 [L2] Cache Allocate: addr = 4e6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3145 [L1] Cache Allocate: addr = 4e6 data = 8f8e8d8c8b8a89888786858483828180
3145 [L1] Cache hit from L2: addr = 4e6, data = 86
3145 [TEST] CPU read @0x4c4
3155 [L1] Cache miss: addr = 4c4
3235 [L2] Cache miss: addr = 4c4
4125 [MEM] Mem hit: addr = 4e6, data = e0
4135 [L2] Cache Allocate: addr = 4c4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4145 [L1] Cache Allocate: addr = 4c4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4145 [L1] Cache hit from L2: addr = 4c4, data = e4
4145 [TEST] CPU read @0x36a
4155 [L1] Cache miss: addr = 36a
4235 [L2] Cache miss: addr = 36a
5125 [MEM] Mem hit: addr = 4c4, data = c0
5135 [L2] Cache Allocate: addr = 36a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5145 [L1] Cache Allocate: addr = 36a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5145 [L1] Cache hit from L2: addr = 36a, data = ca
5145 [TEST] CPU read @0x3fe
5155 [L1] Cache miss: addr = 3fe
5235 [L2] Cache miss: addr = 3fe
6125 [MEM] Mem hit: addr = 36a, data = 60
6135 [L2] Cache Allocate: addr = 3fe data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6145 [L1] Cache Allocate: addr = 3fe data = 7f7e7d7c7b7a79787776757473727170
6145 [L1] Cache hit from L2: addr = 3fe, data = 7e
6145 [TEST] CPU read @0x22b
6155 [L1] Cache miss: addr = 22b
6235 [L2] Cache miss: addr = 22b
7125 [MEM] Mem hit: addr = 3fe, data = e0
7135 [L2] Cache Allocate: addr = 22b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7145 [L1] Cache Allocate: addr = 22b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7145 [L1] Cache hit from L2: addr = 22b, data = eb
7145 [TEST] CPU read @0x370
7155 [L1] Cache miss: addr = 370
7235 [L2] Cache hit: addr = 370, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7245 [L1] Cache Allocate: addr = 370 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7245 [L1] Cache hit from L2: addr = 370, data = c0
7245 [TEST] CPU read @0x48d
7255 [L1] Cache miss: addr = 48d
7335 [L2] Cache miss: addr = 48d
8125 [MEM] Mem hit: addr = 22b, data = 20
8135 [L2] Cache Allocate: addr = 48d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
8145 [L1] Cache Allocate: addr = 48d data = 2f2e2d2c2b2a29282726252423222120
8145 [L1] Cache hit from L2: addr = 48d, data = 2d
8145 [TEST] CPU read @0x5b3
8155 [L1] Cache miss: addr = 5b3
8235 [L2] Cache miss: addr = 5b3
9125 [MEM] Mem hit: addr = 48d, data = 80
9135 [L2] Cache Allocate: addr = 5b3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
9145 [L1] Cache Allocate: addr = 5b3 data = 9f9e9d9c9b9a99989796959493929190
9145 [L1] Cache hit from L2: addr = 5b3, data = 93
9145 [TEST] CPU read @0x6d7
9155 [L1] Cache miss: addr = 6d7
9235 [L2] Cache miss: addr = 6d7
10125 [MEM] Mem hit: addr = 5b3, data = a0
10135 [L2] Cache Allocate: addr = 6d7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
10145 [L1] Cache Allocate: addr = 6d7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
10145 [L1] Cache hit from L2: addr = 6d7, data = b7
10145 [TEST] CPU read @0x2ef
10155 [L1] Cache miss: addr = 2ef
10235 [L2] Cache miss: addr = 2ef
11125 [MEM] Mem hit: addr = 6d7, data = c0
11135 [L2] Cache Allocate: addr = 2ef data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
11145 [L1] Cache Allocate: addr = 2ef data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
11145 [L1] Cache hit from L2: addr = 2ef, data = cf
11145 [TEST] CPU read @0x249
11155 [L1] Cache miss: addr = 249
11235 [L2] Cache miss: addr = 249
12125 [MEM] Mem hit: addr = 2ef, data = e0
12135 [L2] Cache Allocate: addr = 249 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
12145 [L1] Cache Allocate: addr = 249 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
12145 [L1] Cache hit from L2: addr = 249, data = e9
12145 [TEST] CPU read @0x7c5
12155 [L1] Cache miss: addr = 7c5
12235 [L2] Cache miss: addr = 7c5
13125 [MEM] Mem hit: addr = 249, data = 40
13135 [L2] Cache Allocate: addr = 7c5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
13145 [L1] Cache Allocate: addr = 7c5 data = 4f4e4d4c4b4a49484746454443424140
13145 [L1] Cache hit from L2: addr = 7c5, data = 45
13145 [TEST] CPU read @0x55f
13155 [L1] Cache miss: addr = 55f
13235 [L2] Cache miss: addr = 55f
14125 [MEM] Mem hit: addr = 7c5, data = c0
14135 [L2] Cache Allocate: addr = 55f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
14145 [L1] Cache Allocate: addr = 55f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
14145 [L1] Cache hit from L2: addr = 55f, data = df
14145 [TEST] CPU read @0x174
14155 [L1] Cache miss: addr = 174
14235 [L2] Cache miss: addr = 174
15125 [MEM] Mem hit: addr = 55f, data = 40
15135 [L2] Cache Allocate: addr = 174 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
15145 [L1] Cache Allocate: addr = 174 data = 5f5e5d5c5b5a59585756555453525150
15145 [L1] Cache hit from L2: addr = 174, data = 54
15145 [TEST] CPU read @0x6aa
15155 [L1] Cache miss: addr = 6aa
15235 [L2] Cache miss: addr = 6aa
16125 [MEM] Mem hit: addr = 174, data = 60
16135 [L2] Cache Allocate: addr = 6aa data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
16145 [L1] Cache Allocate: addr = 6aa data = 6f6e6d6c6b6a69686766656463626160
16145 [L1] Cache hit from L2: addr = 6aa, data = 6a
16145 [TEST] CPU read @0x5c0
16155 [L1] Cache miss: addr = 5c0
16235 [L2] Cache miss: addr = 5c0
17125 [MEM] Mem hit: addr = 6aa, data = a0
17135 [L2] Cache Allocate: addr = 5c0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
17145 [L1] Cache Allocate: addr = 5c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
17145 [L1] Cache hit from L2: addr = 5c0, data = a0
17145 [TEST] CPU read @0x133
17155 [L1] Cache miss: addr = 133
17235 [L2] Cache miss: addr = 133
18125 [MEM] Mem hit: addr = 5c0, data = c0
18135 [L2] Cache Allocate: addr = 133 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
18145 [L1] Cache Allocate: addr = 133 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
18145 [L1] Cache hit from L2: addr = 133, data = d3
18145 [TEST] CPU read @0x3ac
18155 [L1] Cache miss: addr = 3ac
18235 [L2] Cache miss: addr = 3ac
19125 [MEM] Mem hit: addr = 133, data = 20
19135 [L2] Cache Allocate: addr = 3ac data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
19145 [L1] Cache Allocate: addr = 3ac data = 2f2e2d2c2b2a29282726252423222120
19145 [L1] Cache hit from L2: addr = 3ac, data = 2c
19145 [TEST] CPU read @0x18e
19155 [L1] Cache miss: addr = 18e
19235 [L2] Cache miss: addr = 18e
20125 [MEM] Mem hit: addr = 3ac, data = a0
20135 [L2] Cache Allocate: addr = 18e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
20145 [L1] Cache Allocate: addr = 18e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
20145 [L1] Cache hit from L2: addr = 18e, data = ae
20145 [TEST] CPU read @0x5de
20155 [L1] Cache miss: addr = 5de
20235 [L2] Cache hit: addr = 5de, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
20245 [L1] Cache Allocate: addr = 5de data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
20245 [L1] Cache hit from L2: addr = 5de, data = ae
20245 [TEST] CPU read @0x738
20255 [L1] Cache miss: addr = 738
20335 [L2] Cache miss: addr = 738
21125 [MEM] Mem hit: addr = 18e, data = 80
21135 [L2] Cache Allocate: addr = 738 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
21145 [L1] Cache Allocate: addr = 738 data = 9f9e9d9c9b9a99989796959493929190
21145 [L1] Cache hit from L2: addr = 738, data = 98
21145 [TEST] CPU read @0x39c
21155 [L1] Cache miss: addr = 39c
21235 [L2] Cache miss: addr = 39c
22125 [MEM] Mem hit: addr = 738, data = 20
22135 [L2] Cache Allocate: addr = 39c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
22145 [L1] Cache Allocate: addr = 39c data = 3f3e3d3c3b3a39383736353433323130
22145 [L1] Cache hit from L2: addr = 39c, data = 3c
22145 [TEST] CPU read @0x0ca
22155 [L1] Cache miss: addr = 0ca
22235 [L2] Cache miss: addr = 0ca
23125 [MEM] Mem hit: addr = 39c, data = 80
23135 [L2] Cache Allocate: addr = 0ca data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
23145 [L1] Cache Allocate: addr = 0ca data = 8f8e8d8c8b8a89888786858483828180
23145 [L1] Cache hit from L2: addr = 0ca, data = 8a
23145 [TEST] CPU read @0x098
23155 [L1] Cache miss: addr = 098
23235 [L2] Cache miss: addr = 098
24125 [MEM] Mem hit: addr = 0ca, data = c0
24135 [L2] Cache Allocate: addr = 098 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
24145 [L1] Cache Allocate: addr = 098 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
24145 [L1] Cache hit from L2: addr = 098, data = d8
24145 [TEST] CPU read @0x371
24155 [L1] Cache hit: addr = 371, data = c1
24165 [TEST] CPU read @0x6cf
24175 [L1] Cache miss: addr = 6cf
24235 [L2] Cache hit: addr = 6cf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
24245 [L1] Cache Allocate: addr = 6cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
24245 [L1] Cache hit from L2: addr = 6cf, data = af
24245 [TEST] CPU read @0x752
24255 [L1] Cache miss: addr = 752
24335 [L2] Cache miss: addr = 752
25125 [MEM] Mem hit: addr = 098, data = 80
25135 [L2] Cache Allocate: addr = 752 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
25145 [L1] Cache Allocate: addr = 752 data = 9f9e9d9c9b9a99989796959493929190
25145 [L1] Cache hit from L2: addr = 752, data = 92
25145 [TEST] CPU read @0x5e1
25155 [L1] Cache miss: addr = 5e1
25235 [L2] Cache miss: addr = 5e1
26125 [MEM] Mem hit: addr = 752, data = 40
26135 [L2] Cache Allocate: addr = 5e1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
26145 [L1] Cache Allocate: addr = 5e1 data = 4f4e4d4c4b4a49484746454443424140
26145 [L1] Cache hit from L2: addr = 5e1, data = 41
26145 [TEST] CPU read @0x74b
26155 [L1] Cache miss: addr = 74b
26235 [L2] Cache hit: addr = 74b, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
26245 [L1] Cache Allocate: addr = 74b data = 8f8e8d8c8b8a89888786858483828180
26245 [L1] Cache hit from L2: addr = 74b, data = 8b
26245 [TEST] CPU read @0x0fd
26255 [L1] Cache miss: addr = 0fd
26335 [L2] Cache miss: addr = 0fd
27125 [MEM] Mem hit: addr = 5e1, data = e0
27135 [L2] Cache Allocate: addr = 0fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
27145 [L1] Cache Allocate: addr = 0fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
27145 [L1] Cache hit from L2: addr = 0fd, data = fd
27145 [TEST] CPU read @0x386
27155 [L1] Cache miss: addr = 386
27235 [L2] Cache miss: addr = 386
28125 [MEM] Mem hit: addr = 0fd, data = e0
28135 [L2] Cache Allocate: addr = 386 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
28145 [L1] Cache Allocate: addr = 386 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
28145 [L1] Cache hit from L2: addr = 386, data = e6
28145 [TEST] CPU read @0x6f0
28155 [L1] Cache miss: addr = 6f0
28235 [L2] Cache miss: addr = 6f0
29125 [MEM] Mem hit: addr = 386, data = 80
29135 [L2] Cache Allocate: addr = 6f0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
29145 [L1] Cache Allocate: addr = 6f0 data = 9f9e9d9c9b9a99989796959493929190
29145 [L1] Cache hit from L2: addr = 6f0, data = 90
29145 [TEST] CPU read @0x180
29155 [L1] Cache miss: addr = 180
29235 [L2] Cache miss: addr = 180
30125 [MEM] Mem hit: addr = 6f0, data = e0
30135 [L2] Cache Allocate: addr = 180 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
30145 [L1] Cache Allocate: addr = 180 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
30145 [L1] Cache hit from L2: addr = 180, data = e0
30145 [TEST] CPU read @0x5ac
30155 [L1] Cache miss: addr = 5ac
30235 [L2] Cache hit: addr = 5ac, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
30245 [L1] Cache Allocate: addr = 5ac data = 8f8e8d8c8b8a89888786858483828180
30245 [L1] Cache hit from L2: addr = 5ac, data = 8c
30245 [TEST] CPU read @0x26e
30255 [L1] Cache miss: addr = 26e
30335 [L2] Cache miss: addr = 26e
31125 [MEM] Mem hit: addr = 180, data = 80
31135 [L2] Cache Allocate: addr = 26e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
31145 [L1] Cache Allocate: addr = 26e data = 8f8e8d8c8b8a89888786858483828180
31145 [L1] Cache hit from L2: addr = 26e, data = 8e
31145 [TEST] CPU read @0x0eb
31155 [L1] Cache miss: addr = 0eb
31235 [L2] Cache miss: addr = 0eb
32125 [MEM] Mem hit: addr = 26e, data = 60
32135 [L2] Cache Allocate: addr = 0eb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
32145 [L1] Cache Allocate: addr = 0eb data = 6f6e6d6c6b6a69686766656463626160
32145 [L1] Cache hit from L2: addr = 0eb, data = 6b
32145 [TEST] CPU read @0x614
32155 [L1] Cache miss: addr = 614
32235 [L2] Cache miss: addr = 614
33125 [MEM] Mem hit: addr = 0eb, data = e0
33135 [L2] Cache Allocate: addr = 614 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
33145 [L1] Cache Allocate: addr = 614 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
33145 [L1] Cache hit from L2: addr = 614, data = f4
33145 [TEST] CPU read @0x0f8
33155 [L1] Cache miss: addr = 0f8
33235 [L2] Cache hit: addr = 0f8, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
33245 [L1] Cache Allocate: addr = 0f8 data = 6f6e6d6c6b6a69686766656463626160
33245 [L1] Cache hit from L2: addr = 0f8, data = 68
33245 [TEST] CPU read @0x312
33255 [L1] Cache miss: addr = 312
33335 [L2] Cache miss: addr = 312
34125 [MEM] Mem hit: addr = 614, data = 00
34135 [L2] Cache Allocate: addr = 312 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
34145 [L1] Cache Allocate: addr = 312 data = 1f1e1d1c1b1a19181716151413121110
34145 [L1] Cache hit from L2: addr = 312, data = 12
34145 [TEST] CPU read @0x048
34155 [L1] Cache miss: addr = 048
34235 [L2] Cache miss: addr = 048
35125 [MEM] Mem hit: addr = 312, data = 00
35135 [L2] Cache Allocate: addr = 048 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
35145 [L1] Cache Allocate: addr = 048 data = 0f0e0d0c0b0a09080706050403020100
35145 [L1] Cache hit from L2: addr = 048, data = 08
35145 [TEST] CPU read @0x05a
35155 [L1] Cache miss: addr = 05a
35235 [L2] Cache hit: addr = 05a, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
35245 [L1] Cache Allocate: addr = 05a data = 0f0e0d0c0b0a09080706050403020100
35245 [L1] Cache hit from L2: addr = 05a, data = 0a
35245 [TEST] CPU read @0x707
35255 [L1] Cache miss: addr = 707
35335 [L2] Cache miss: addr = 707
36125 [MEM] Mem hit: addr = 048, data = 40
36135 [L2] Cache Allocate: addr = 707 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
36145 [L1] Cache Allocate: addr = 707 data = 4f4e4d4c4b4a49484746454443424140
36145 [L1] Cache hit from L2: addr = 707, data = 47
36145 [TEST] CPU read @0x6a9
36155 [L1] Cache miss: addr = 6a9
36235 [L2] Cache miss: addr = 6a9
37125 [MEM] Mem hit: addr = 707, data = 00
37135 [L2] Cache Allocate: addr = 6a9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
37145 [L1] Cache Allocate: addr = 6a9 data = 0f0e0d0c0b0a09080706050403020100
37145 [L1] Cache hit from L2: addr = 6a9, data = 09
37145 [TEST] CPU read @0x042
37155 [L1] Cache miss: addr = 042
37235 [L2] Cache miss: addr = 042
38125 [MEM] Mem hit: addr = 6a9, data = a0
38135 [L2] Cache Allocate: addr = 042 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
38145 [L1] Cache Allocate: addr = 042 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
38145 [L1] Cache hit from L2: addr = 042, data = a2
38145 [TEST] CPU read @0x47b
38155 [L1] Cache miss: addr = 47b
38235 [L2] Cache miss: addr = 47b
39125 [MEM] Mem hit: addr = 042, data = 40
39135 [L2] Cache Allocate: addr = 47b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
39145 [L1] Cache Allocate: addr = 47b data = 5f5e5d5c5b5a59585756555453525150
39145 [L1] Cache hit from L2: addr = 47b, data = 5b
39145 [TEST] CPU read @0x355
39155 [L1] Cache miss: addr = 355
39235 [L2] Cache miss: addr = 355
40125 [MEM] Mem hit: addr = 47b, data = 60
40135 [L2] Cache Allocate: addr = 355 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
40145 [L1] Cache Allocate: addr = 355 data = 7f7e7d7c7b7a79787776757473727170
40145 [L1] Cache hit from L2: addr = 355, data = 75
40145 [TEST] CPU read @0x1db
40155 [L1] Cache miss: addr = 1db
40235 [L2] Cache miss: addr = 1db
41125 [MEM] Mem hit: addr = 355, data = 40
41135 [L2] Cache Allocate: addr = 1db data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
41145 [L1] Cache Allocate: addr = 1db data = 5f5e5d5c5b5a59585756555453525150
41145 [L1] Cache hit from L2: addr = 1db, data = 5b
41145 [TEST] CPU read @0x53a
41155 [L1] Cache miss: addr = 53a
41235 [L2] Cache miss: addr = 53a
42125 [MEM] Mem hit: addr = 1db, data = c0
42135 [L2] Cache Allocate: addr = 53a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
42145 [L1] Cache Allocate: addr = 53a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
42145 [L1] Cache hit from L2: addr = 53a, data = da
42145 [TEST] CPU read @0x77e
42155 [L1] Cache miss: addr = 77e
42235 [L2] Cache miss: addr = 77e
43125 [MEM] Mem hit: addr = 53a, data = 20
43135 [L2] Cache Allocate: addr = 77e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
43145 [L1] Cache Allocate: addr = 77e data = 3f3e3d3c3b3a39383736353433323130
43145 [L1] Cache hit from L2: addr = 77e, data = 3e
43145 [TEST] CPU read @0x25c
43155 [L1] Cache miss: addr = 25c
43235 [L2] Cache hit: addr = 25c, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
43245 [L1] Cache Allocate: addr = 25c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
43245 [L1] Cache hit from L2: addr = 25c, data = ec
43245 [TEST] CPU read @0x0c6
43255 [L1] Cache miss: addr = 0c6
43335 [L2] Cache miss: addr = 0c6
44125 [MEM] Mem hit: addr = 77e, data = 60
44135 [L2] Cache Allocate: addr = 0c6 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
44145 [L1] Cache Allocate: addr = 0c6 data = 6f6e6d6c6b6a69686766656463626160
44145 [L1] Cache hit from L2: addr = 0c6, data = 66
44145 [TEST] CPU read @0x255
44155 [L1] Cache hit: addr = 255, data = e5
44165 [TEST] CPU read @0x03c
44175 [L1] Cache miss: addr = 03c
44235 [L2] Cache miss: addr = 03c
45125 [MEM] Mem hit: addr = 0c6, data = c0
45135 [L2] Cache Allocate: addr = 03c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
45145 [L1] Cache Allocate: addr = 03c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
45145 [L1] Cache hit from L2: addr = 03c, data = dc
45145 [TEST] CPU read @0x1bf
45155 [L1] Cache miss: addr = 1bf
45235 [L2] Cache miss: addr = 1bf
46125 [MEM] Mem hit: addr = 03c, data = 20
46135 [L2] Cache Allocate: addr = 1bf data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
46145 [L1] Cache Allocate: addr = 1bf data = 3f3e3d3c3b3a39383736353433323130
46145 [L1] Cache hit from L2: addr = 1bf, data = 3f
46145 [TEST] CPU read @0x706
46155 [L1] Cache miss: addr = 706
46235 [L2] Cache miss: addr = 706
47125 [MEM] Mem hit: addr = 1bf, data = a0
47135 [L2] Cache Allocate: addr = 706 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
47145 [L1] Cache Allocate: addr = 706 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
47145 [L1] Cache hit from L2: addr = 706, data = a6
47145 [TEST] CPU read @0x434
47155 [L1] Cache miss: addr = 434
47235 [L2] Cache miss: addr = 434
48125 [MEM] Mem hit: addr = 706, data = 00
48135 [L2] Cache Allocate: addr = 434 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
48145 [L1] Cache Allocate: addr = 434 data = 1f1e1d1c1b1a19181716151413121110
48145 [L1] Cache hit from L2: addr = 434, data = 14
48145 [TEST] CPU read @0x347
48155 [L1] Cache miss: addr = 347
48235 [L2] Cache miss: addr = 347
49125 [MEM] Mem hit: addr = 434, data = 20
49135 [L2] Cache Allocate: addr = 347 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
49145 [L1] Cache Allocate: addr = 347 data = 2f2e2d2c2b2a29282726252423222120
49145 [L1] Cache hit from L2: addr = 347, data = 27
49145 [TEST] CPU read @0x28a
49155 [L1] Cache miss: addr = 28a
49235 [L2] Cache miss: addr = 28a
50125 [MEM] Mem hit: addr = 347, data = 40
50135 [L2] Cache Allocate: addr = 28a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
50145 [L1] Cache Allocate: addr = 28a data = 4f4e4d4c4b4a49484746454443424140
50145 [L1] Cache hit from L2: addr = 28a, data = 4a
50145 [TEST] CPU read @0x274
50155 [L1] Cache miss: addr = 274
50235 [L2] Cache miss: addr = 274
51125 [MEM] Mem hit: addr = 28a, data = 80
51135 [L2] Cache Allocate: addr = 274 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
51145 [L1] Cache Allocate: addr = 274 data = 9f9e9d9c9b9a99989796959493929190
51145 [L1] Cache hit from L2: addr = 274, data = 94
51145 [TEST] CPU read @0x622
51155 [L1] Cache miss: addr = 622
51235 [L2] Cache miss: addr = 622
52125 [MEM] Mem hit: addr = 274, data = 60
52135 [L2] Cache Allocate: addr = 622 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
52145 [L1] Cache Allocate: addr = 622 data = 6f6e6d6c6b6a69686766656463626160
52145 [L1] Cache hit from L2: addr = 622, data = 62
52145 [TEST] CPU read @0x52d
52155 [L1] Cache miss: addr = 52d
52235 [L2] Cache miss: addr = 52d
53125 [MEM] Mem hit: addr = 622, data = 20
53135 [L2] Cache Allocate: addr = 52d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
53145 [L1] Cache Allocate: addr = 52d data = 2f2e2d2c2b2a29282726252423222120
53145 [L1] Cache hit from L2: addr = 52d, data = 2d
53145 [TEST] CPU read @0x09d
53155 [L1] Cache miss: addr = 09d
53235 [L2] Cache miss: addr = 09d
54125 [MEM] Mem hit: addr = 52d, data = 20
54135 [L2] Cache Allocate: addr = 09d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
54145 [L1] Cache Allocate: addr = 09d data = 3f3e3d3c3b3a39383736353433323130
54145 [L1] Cache hit from L2: addr = 09d, data = 3d
54145 [TEST] CPU read @0x4d1
54155 [L1] Cache miss: addr = 4d1
54235 [L2] Cache hit: addr = 4d1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
54245 [L1] Cache Allocate: addr = 4d1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
54245 [L1] Cache hit from L2: addr = 4d1, data = e1
54245 [TEST] CPU read @0x684
54255 [L1] Cache miss: addr = 684
54335 [L2] Cache miss: addr = 684
55125 [MEM] Mem hit: addr = 09d, data = 80
55135 [L2] Cache Allocate: addr = 684 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
55145 [L1] Cache Allocate: addr = 684 data = 8f8e8d8c8b8a89888786858483828180
55145 [L1] Cache hit from L2: addr = 684, data = 84
55145 [TEST] CPU read @0x621
55155 [L1] Cache miss: addr = 621
55235 [L2] Cache miss: addr = 621
56125 [MEM] Mem hit: addr = 684, data = 80
56135 [L2] Cache Allocate: addr = 621 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
56145 [L1] Cache Allocate: addr = 621 data = 8f8e8d8c8b8a89888786858483828180
56145 [L1] Cache hit from L2: addr = 621, data = 81
56145 [TEST] CPU read @0x5e0
56155 [L1] Cache miss: addr = 5e0
56235 [L2] Cache miss: addr = 5e0
57125 [MEM] Mem hit: addr = 621, data = 20
57135 [L2] Cache Allocate: addr = 5e0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
57145 [L1] Cache Allocate: addr = 5e0 data = 2f2e2d2c2b2a29282726252423222120
57145 [L1] Cache hit from L2: addr = 5e0, data = 20
57145 [TEST] CPU read @0x21f
57155 [L1] Cache miss: addr = 21f
57235 [L2] Cache miss: addr = 21f
58125 [MEM] Mem hit: addr = 5e0, data = e0
58135 [L2] Cache Allocate: addr = 21f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
58145 [L1] Cache Allocate: addr = 21f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
58145 [L1] Cache hit from L2: addr = 21f, data = ff
58145 [TEST] CPU read @0x6f5
58155 [L1] Cache miss: addr = 6f5
58235 [L2] Cache miss: addr = 6f5
59125 [MEM] Mem hit: addr = 21f, data = 00
59135 [L2] Cache Allocate: addr = 6f5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
59145 [L1] Cache Allocate: addr = 6f5 data = 1f1e1d1c1b1a19181716151413121110
59145 [L1] Cache hit from L2: addr = 6f5, data = 15
59145 [TEST] CPU read @0x167
59155 [L1] Cache miss: addr = 167
59235 [L2] Cache hit: addr = 167, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
59245 [L1] Cache Allocate: addr = 167 data = 4f4e4d4c4b4a49484746454443424140
59245 [L1] Cache hit from L2: addr = 167, data = 47
59245 [TEST] CPU read @0x550
59255 [L1] Cache hit: addr = 550, data = d0
59265 [TEST] CPU read @0x0d0
59275 [L1] Cache miss: addr = 0d0
59335 [L2] Cache miss: addr = 0d0
60125 [MEM] Mem hit: addr = 6f5, data = e0
60135 [L2] Cache Allocate: addr = 0d0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
60145 [L1] Cache Allocate: addr = 0d0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
60145 [L1] Cache hit from L2: addr = 0d0, data = f0
60145 [TEST] CPU read @0x5d0
60155 [L1] Cache miss: addr = 5d0
60235 [L2] Cache hit: addr = 5d0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
60245 [L1] Cache Allocate: addr = 5d0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
60245 [L1] Cache hit from L2: addr = 5d0, data = a0
60245 [TEST] CPU read @0x0a1
60255 [L1] Cache miss: addr = 0a1
60335 [L2] Cache miss: addr = 0a1
61125 [MEM] Mem hit: addr = 0d0, data = c0
61135 [L2] Cache Allocate: addr = 0a1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
61145 [L1] Cache Allocate: addr = 0a1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
61145 [L1] Cache hit from L2: addr = 0a1, data = c1
61145 [TEST] CPU read @0x187
61155 [L1] Cache miss: addr = 187
61235 [L2] Cache miss: addr = 187
62125 [MEM] Mem hit: addr = 0a1, data = a0
62135 [L2] Cache Allocate: addr = 187 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
62145 [L1] Cache Allocate: addr = 187 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
62145 [L1] Cache hit from L2: addr = 187, data = a7
62145 [TEST] CPU read @0x09a
62155 [L1] Cache miss: addr = 09a
62235 [L2] Cache miss: addr = 09a
63125 [MEM] Mem hit: addr = 187, data = 80
63135 [L2] Cache Allocate: addr = 09a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
63145 [L1] Cache Allocate: addr = 09a data = 9f9e9d9c9b9a99989796959493929190
63145 [L1] Cache hit from L2: addr = 09a, data = 9a
63145 [TEST] CPU read @0x292
63155 [L1] Cache miss: addr = 292
63235 [L2] Cache miss: addr = 292
64125 [MEM] Mem hit: addr = 09a, data = 80
64135 [L2] Cache Allocate: addr = 292 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
64145 [L1] Cache Allocate: addr = 292 data = 9f9e9d9c9b9a99989796959493929190
64145 [L1] Cache hit from L2: addr = 292, data = 92
64145 [TEST] CPU read @0x24b
64155 [L1] Cache hit: addr = 24b, data = eb
64165 [TEST] CPU read @0x5cc
64175 [L1] Cache miss: addr = 5cc
64235 [L2] Cache hit: addr = 5cc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
64245 [L1] Cache Allocate: addr = 5cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
64245 [L1] Cache hit from L2: addr = 5cc, data = ac
64245 [TEST] CPU read @0x20b
64255 [L1] Cache miss: addr = 20b
64335 [L2] Cache miss: addr = 20b
65125 [MEM] Mem hit: addr = 292, data = 80
65135 [L2] Cache Allocate: addr = 20b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
65145 [L1] Cache Allocate: addr = 20b data = 8f8e8d8c8b8a89888786858483828180
65145 [L1] Cache hit from L2: addr = 20b, data = 8b
65145 [TEST] CPU read @0x5e6
65155 [L1] Cache miss: addr = 5e6
65235 [L2] Cache miss: addr = 5e6
66125 [MEM] Mem hit: addr = 20b, data = 00
66135 [L2] Cache Allocate: addr = 5e6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
66145 [L1] Cache Allocate: addr = 5e6 data = 0f0e0d0c0b0a09080706050403020100
66145 [L1] Cache hit from L2: addr = 5e6, data = 06
66145 [TEST] CPU read @0x27f
66155 [L1] Cache miss: addr = 27f
66235 [L2] Cache miss: addr = 27f
67125 [MEM] Mem hit: addr = 5e6, data = e0
67135 [L2] Cache Allocate: addr = 27f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
67145 [L1] Cache Allocate: addr = 27f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
67145 [L1] Cache hit from L2: addr = 27f, data = ff
67145 [TEST] CPU read @0x24c
67155 [L1] Cache hit: addr = 24c, data = ec
67165 [TEST] CPU read @0x0b3
67175 [L1] Cache miss: addr = 0b3
67235 [L2] Cache miss: addr = 0b3
68125 [MEM] Mem hit: addr = 27f, data = 60
68135 [L2] Cache Allocate: addr = 0b3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
68145 [L1] Cache Allocate: addr = 0b3 data = 7f7e7d7c7b7a79787776757473727170
68145 [L1] Cache hit from L2: addr = 0b3, data = 73
68145 [TEST] CPU read @0x1af
68155 [L1] Cache miss: addr = 1af
68235 [L2] Cache miss: addr = 1af
69125 [MEM] Mem hit: addr = 0b3, data = a0
69135 [L2] Cache Allocate: addr = 1af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
69145 [L1] Cache Allocate: addr = 1af data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
69145 [L1] Cache hit from L2: addr = 1af, data = af
69145 [TEST] CPU read @0x46a
69155 [L1] Cache miss: addr = 46a
69235 [L2] Cache miss: addr = 46a
70125 [MEM] Mem hit: addr = 1af, data = a0
70135 [L2] Cache Allocate: addr = 46a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
70145 [L1] Cache Allocate: addr = 46a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
70145 [L1] Cache hit from L2: addr = 46a, data = aa
70145 [TEST] CPU read @0x791
70155 [L1] Cache miss: addr = 791
70235 [L2] Cache miss: addr = 791
71125 [MEM] Mem hit: addr = 46a, data = 60
71135 [L2] Cache Allocate: addr = 791 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
71145 [L1] Cache Allocate: addr = 791 data = 7f7e7d7c7b7a79787776757473727170
71145 [L1] Cache hit from L2: addr = 791, data = 71
71145 [TEST] CPU read @0x500
71155 [L1] Cache miss: addr = 500
71235 [L2] Cache miss: addr = 500
72125 [MEM] Mem hit: addr = 791, data = 80
72135 [L2] Cache Allocate: addr = 500 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
72145 [L1] Cache Allocate: addr = 500 data = 8f8e8d8c8b8a89888786858483828180
72145 [L1] Cache hit from L2: addr = 500, data = 80
72145 [TEST] CPU read @0x0f0
72155 [L1] Cache miss: addr = 0f0
72235 [L2] Cache miss: addr = 0f0
73125 [MEM] Mem hit: addr = 500, data = 00
73135 [L2] Cache Allocate: addr = 0f0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
73145 [L1] Cache Allocate: addr = 0f0 data = 1f1e1d1c1b1a19181716151413121110
73145 [L1] Cache hit from L2: addr = 0f0, data = 10
73145 [TEST] CPU read @0x267
73155 [L1] Cache miss: addr = 267
73235 [L2] Cache miss: addr = 267
74125 [MEM] Mem hit: addr = 0f0, data = e0
74135 [L2] Cache Allocate: addr = 267 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
74145 [L1] Cache Allocate: addr = 267 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
74145 [L1] Cache hit from L2: addr = 267, data = e7
74145 [TEST] CPU read @0x4cc
74155 [L1] Cache hit: addr = 4cc, data = ec
74165 [TEST] CPU read @0x49f
74175 [L1] Cache miss: addr = 49f
74235 [L2] Cache hit: addr = 49f, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
74245 [L1] Cache Allocate: addr = 49f data = 2f2e2d2c2b2a29282726252423222120
74245 [L1] Cache hit from L2: addr = 49f, data = 2f
74245 [TEST] CPU read @0x2df
74255 [L1] Cache miss: addr = 2df
74335 [L2] Cache miss: addr = 2df
75125 [MEM] Mem hit: addr = 267, data = 60
75135 [L2] Cache Allocate: addr = 2df data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
75145 [L1] Cache Allocate: addr = 2df data = 7f7e7d7c7b7a79787776757473727170
75145 [L1] Cache hit from L2: addr = 2df, data = 7f
75145 [TEST] CPU read @0x44a
75155 [L1] Cache miss: addr = 44a
75235 [L2] Cache miss: addr = 44a
76125 [MEM] Mem hit: addr = 2df, data = c0
76135 [L2] Cache Allocate: addr = 44a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
76145 [L1] Cache Allocate: addr = 44a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
76145 [L1] Cache hit from L2: addr = 44a, data = ca
76145 [TEST] CPU read @0x20c
76155 [L1] Cache miss: addr = 20c
76235 [L2] Cache miss: addr = 20c
77125 [MEM] Mem hit: addr = 44a, data = 40
77135 [L2] Cache Allocate: addr = 20c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
77145 [L1] Cache Allocate: addr = 20c data = 4f4e4d4c4b4a49484746454443424140
77145 [L1] Cache hit from L2: addr = 20c, data = 4c
77145 [TEST] CPU read @0x780
77155 [L1] Cache miss: addr = 780
77235 [L2] Cache miss: addr = 780
78125 [MEM] Mem hit: addr = 20c, data = 00
78135 [L2] Cache Allocate: addr = 780 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
78145 [L1] Cache Allocate: addr = 780 data = 0f0e0d0c0b0a09080706050403020100
78145 [L1] Cache hit from L2: addr = 780, data = 00
78145 [TEST] CPU read @0x609
78155 [L1] Cache miss: addr = 609
78235 [L2] Cache miss: addr = 609
79125 [MEM] Mem hit: addr = 780, data = 80
79135 [L2] Cache Allocate: addr = 609 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
79145 [L1] Cache Allocate: addr = 609 data = 8f8e8d8c8b8a89888786858483828180
79145 [L1] Cache hit from L2: addr = 609, data = 89
79145 [TEST] CPU read @0x2b5
79155 [L1] Cache miss: addr = 2b5
79235 [L2] Cache miss: addr = 2b5
80125 [MEM] Mem hit: addr = 609, data = 00
80135 [L2] Cache Allocate: addr = 2b5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
80145 [L1] Cache Allocate: addr = 2b5 data = 1f1e1d1c1b1a19181716151413121110
80145 [L1] Cache hit from L2: addr = 2b5, data = 15
80145 [TEST] CPU read @0x300
80155 [L1] Cache miss: addr = 300
80235 [L2] Cache miss: addr = 300
81125 [MEM] Mem hit: addr = 2b5, data = a0
81135 [L2] Cache Allocate: addr = 300 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
81145 [L1] Cache Allocate: addr = 300 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
81145 [L1] Cache hit from L2: addr = 300, data = a0
81145 [TEST] CPU read @0x34b
81155 [L1] Cache miss: addr = 34b
81235 [L2] Cache miss: addr = 34b
82125 [MEM] Mem hit: addr = 300, data = 00
82135 [L2] Cache Allocate: addr = 34b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
82145 [L1] Cache Allocate: addr = 34b data = 0f0e0d0c0b0a09080706050403020100
82145 [L1] Cache hit from L2: addr = 34b, data = 0b
82145 [TEST] CPU read @0x7d0
82155 [L1] Cache miss: addr = 7d0
82235 [L2] Cache hit: addr = 7d0, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
82245 [L1] Cache Allocate: addr = 7d0 data = 4f4e4d4c4b4a49484746454443424140
82245 [L1] Cache hit from L2: addr = 7d0, data = 40
82245 [TEST] CPU read @0x412
82255 [L1] Cache miss: addr = 412
82335 [L2] Cache miss: addr = 412
83125 [MEM] Mem hit: addr = 34b, data = 40
83135 [L2] Cache Allocate: addr = 412 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
83145 [L1] Cache Allocate: addr = 412 data = 5f5e5d5c5b5a59585756555453525150
83145 [L1] Cache hit from L2: addr = 412, data = 52
83145 [TEST] CPU read @0x24c
83155 [L1] Cache hit: addr = 24c, data = ec
83165 [TEST] CPU read @0x66f
83175 [L1] Cache miss: addr = 66f
83235 [L2] Cache miss: addr = 66f
84125 [MEM] Mem hit: addr = 412, data = 00
84135 [L2] Cache Allocate: addr = 66f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
84145 [L1] Cache Allocate: addr = 66f data = 0f0e0d0c0b0a09080706050403020100
84145 [L1] Cache hit from L2: addr = 66f, data = 0f
84145 [TEST] CPU read @0x02a
84155 [L1] Cache miss: addr = 02a
84235 [L2] Cache miss: addr = 02a
85125 [MEM] Mem hit: addr = 66f, data = 60
85135 [L2] Cache Allocate: addr = 02a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
85145 [L1] Cache Allocate: addr = 02a data = 6f6e6d6c6b6a69686766656463626160
85145 [L1] Cache hit from L2: addr = 02a, data = 6a
85145 [TEST] CPU read @0x30a
85155 [L1] Cache miss: addr = 30a
85235 [L2] Cache miss: addr = 30a
86125 [MEM] Mem hit: addr = 02a, data = 20
86135 [L2] Cache Allocate: addr = 30a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
86145 [L1] Cache Allocate: addr = 30a data = 2f2e2d2c2b2a29282726252423222120
86145 [L1] Cache hit from L2: addr = 30a, data = 2a
86145 [TEST] CPU read @0x524
86155 [L1] Cache miss: addr = 524
86235 [L2] Cache miss: addr = 524
87125 [MEM] Mem hit: addr = 30a, data = 00
87135 [L2] Cache Allocate: addr = 524 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
87145 [L1] Cache Allocate: addr = 524 data = 0f0e0d0c0b0a09080706050403020100
87145 [L1] Cache hit from L2: addr = 524, data = 04
87145 [TEST] CPU read @0x589
87155 [L1] Cache miss: addr = 589
87235 [L2] Cache miss: addr = 589
88125 [MEM] Mem hit: addr = 524, data = 20
88135 [L2] Cache Allocate: addr = 589 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
88145 [L1] Cache Allocate: addr = 589 data = 2f2e2d2c2b2a29282726252423222120
88145 [L1] Cache hit from L2: addr = 589, data = 29
88145 [TEST] CPU read @0x4ee
88155 [L1] Cache miss: addr = 4ee
88235 [L2] Cache hit: addr = 4ee, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
88245 [L1] Cache Allocate: addr = 4ee data = 8f8e8d8c8b8a89888786858483828180
88245 [L1] Cache hit from L2: addr = 4ee, data = 8e
88245 [TEST] CPU read @0x20b
88255 [L1] Cache miss: addr = 20b
88335 [L2] Cache miss: addr = 20b
89125 [MEM] Mem hit: addr = 589, data = 80
89135 [L2] Cache Allocate: addr = 20b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
89145 [L1] Cache Allocate: addr = 20b data = 8f8e8d8c8b8a89888786858483828180
89145 [L1] Cache hit from L2: addr = 20b, data = 8b
89145 [TEST] CPU read @0x420
89155 [L1] Cache miss: addr = 420
89235 [L2] Cache miss: addr = 420
90125 [MEM] Mem hit: addr = 20b, data = 00
90135 [L2] Cache Allocate: addr = 420 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
90145 [L1] Cache Allocate: addr = 420 data = 0f0e0d0c0b0a09080706050403020100
90145 [L1] Cache hit from L2: addr = 420, data = 00
90145 [TEST] CPU read @0x561
90155 [L1] Cache miss: addr = 561
90235 [L2] Cache miss: addr = 561
91125 [MEM] Mem hit: addr = 420, data = 20
91135 [L2] Cache Allocate: addr = 561 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
91145 [L1] Cache Allocate: addr = 561 data = 2f2e2d2c2b2a29282726252423222120
91145 [L1] Cache hit from L2: addr = 561, data = 21
91145 [TEST] CPU read @0x787
91155 [L1] Cache miss: addr = 787
91235 [L2] Cache miss: addr = 787
92125 [MEM] Mem hit: addr = 561, data = 60
92135 [L2] Cache Allocate: addr = 787 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
92145 [L1] Cache Allocate: addr = 787 data = 6f6e6d6c6b6a69686766656463626160
92145 [L1] Cache hit from L2: addr = 787, data = 67
92145 [TEST] CPU read @0x0c1
92155 [L1] Cache miss: addr = 0c1
92235 [L2] Cache miss: addr = 0c1
93125 [MEM] Mem hit: addr = 787, data = 80
93135 [L2] Cache Allocate: addr = 0c1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
93145 [L1] Cache Allocate: addr = 0c1 data = 8f8e8d8c8b8a89888786858483828180
93145 [L1] Cache hit from L2: addr = 0c1, data = 81
93145 [TEST] CPU read @0x008
93155 [L1] Cache miss: addr = 008
93235 [L2] Cache miss: addr = 008
94125 [MEM] Mem hit: addr = 0c1, data = c0
94135 [L2] Cache Allocate: addr = 008 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
94145 [L1] Cache Allocate: addr = 008 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
94145 [L1] Cache hit from L2: addr = 008, data = c8
94145 [TEST] CPU read @0x121
94155 [L1] Cache miss: addr = 121
94235 [L2] Cache miss: addr = 121
95125 [MEM] Mem hit: addr = 008, data = 00
95135 [L2] Cache Allocate: addr = 121 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
95145 [L1] Cache Allocate: addr = 121 data = 0f0e0d0c0b0a09080706050403020100
95145 [L1] Cache hit from L2: addr = 121, data = 01
95145 [TEST] CPU read @0x76c
95155 [L1] Cache miss: addr = 76c
95235 [L2] Cache miss: addr = 76c
96125 [MEM] Mem hit: addr = 121, data = 20
96135 [L2] Cache Allocate: addr = 76c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
96145 [L1] Cache Allocate: addr = 76c data = 2f2e2d2c2b2a29282726252423222120
96145 [L1] Cache hit from L2: addr = 76c, data = 2c
96145 [TEST] CPU read @0x60a
96155 [L1] Cache miss: addr = 60a
96235 [L2] Cache miss: addr = 60a
97125 [MEM] Mem hit: addr = 76c, data = 60
97135 [L2] Cache Allocate: addr = 60a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
97145 [L1] Cache Allocate: addr = 60a data = 6f6e6d6c6b6a69686766656463626160
97145 [L1] Cache hit from L2: addr = 60a, data = 6a
97145 [TEST] CPU read @0x292
97155 [L1] Cache miss: addr = 292
97235 [L2] Cache miss: addr = 292
98125 [MEM] Mem hit: addr = 60a, data = 00
98135 [L2] Cache Allocate: addr = 292 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
98145 [L1] Cache Allocate: addr = 292 data = 1f1e1d1c1b1a19181716151413121110
98145 [L1] Cache hit from L2: addr = 292, data = 12
98145 [TEST] CPU read @0x21b
98155 [L1] Cache miss: addr = 21b
98235 [L2] Cache miss: addr = 21b
99125 [MEM] Mem hit: addr = 292, data = 80
99135 [L2] Cache Allocate: addr = 21b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
99145 [L1] Cache Allocate: addr = 21b data = 9f9e9d9c9b9a99989796959493929190
99145 [L1] Cache hit from L2: addr = 21b, data = 9b
99145 [TEST] CPU read @0x536
99155 [L1] Cache miss: addr = 536
99235 [L2] Cache miss: addr = 536
100125 [MEM] Mem hit: addr = 21b, data = 00
100135 [L2] Cache Allocate: addr = 536 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
100145 [L1] Cache Allocate: addr = 536 data = 1f1e1d1c1b1a19181716151413121110
100145 [L1] Cache hit from L2: addr = 536, data = 16
100145 [TEST] CPU read @0x44c
100155 [L1] Cache miss: addr = 44c
100235 [L2] Cache miss: addr = 44c
101125 [MEM] Mem hit: addr = 536, data = 20
101135 [L2] Cache Allocate: addr = 44c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
101145 [L1] Cache Allocate: addr = 44c data = 2f2e2d2c2b2a29282726252423222120
101145 [L1] Cache hit from L2: addr = 44c, data = 2c
101145 [TEST] CPU read @0x0b7
101155 [L1] Cache miss: addr = 0b7
101235 [L2] Cache miss: addr = 0b7
102125 [MEM] Mem hit: addr = 44c, data = 40
102135 [L2] Cache Allocate: addr = 0b7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
102145 [L1] Cache Allocate: addr = 0b7 data = 5f5e5d5c5b5a59585756555453525150
102145 [L1] Cache hit from L2: addr = 0b7, data = 57
102145 [TEST] CPU read @0x1bd
102155 [L1] Cache miss: addr = 1bd
102235 [L2] Cache miss: addr = 1bd
103125 [MEM] Mem hit: addr = 0b7, data = a0
103135 [L2] Cache Allocate: addr = 1bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
103145 [L1] Cache Allocate: addr = 1bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
103145 [L1] Cache hit from L2: addr = 1bd, data = bd
103145 [TEST] CPU read @0x59f
103155 [L1] Cache miss: addr = 59f
103235 [L2] Cache miss: addr = 59f
104125 [MEM] Mem hit: addr = 1bd, data = a0
104135 [L2] Cache Allocate: addr = 59f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
104145 [L1] Cache Allocate: addr = 59f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
104145 [L1] Cache hit from L2: addr = 59f, data = bf
104145 [TEST] CPU read @0x3b9
104155 [L1] Cache miss: addr = 3b9
104235 [L2] Cache miss: addr = 3b9
105125 [MEM] Mem hit: addr = 59f, data = 80
105135 [L2] Cache Allocate: addr = 3b9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
105145 [L1] Cache Allocate: addr = 3b9 data = 9f9e9d9c9b9a99989796959493929190
105145 [L1] Cache hit from L2: addr = 3b9, data = 99
105145 [TEST] CPU read @0x5bf
105155 [L1] Cache hit: addr = 5bf, data = 9f
105165 [TEST] CPU read @0x1f3
105175 [L1] Cache miss: addr = 1f3
105235 [L2] Cache miss: addr = 1f3
106125 [MEM] Mem hit: addr = 3b9, data = a0
106135 [L2] Cache Allocate: addr = 1f3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
106145 [L1] Cache Allocate: addr = 1f3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
106145 [L1] Cache hit from L2: addr = 1f3, data = b3
106145 [TEST] CPU read @0x14d
106155 [L1] Cache miss: addr = 14d
106235 [L2] Cache miss: addr = 14d
107125 [MEM] Mem hit: addr = 1f3, data = e0
107135 [L2] Cache Allocate: addr = 14d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
107145 [L1] Cache Allocate: addr = 14d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
107145 [L1] Cache hit from L2: addr = 14d, data = ed
107145 [TEST] CPU read @0x165
107155 [L1] Cache miss: addr = 165
107235 [L2] Cache hit: addr = 165, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
107245 [L1] Cache Allocate: addr = 165 data = 4f4e4d4c4b4a49484746454443424140
107245 [L1] Cache hit from L2: addr = 165, data = 45
107245 [TEST] CPU read @0x382
107255 [L1] Cache miss: addr = 382
107335 [L2] Cache miss: addr = 382
108125 [MEM] Mem hit: addr = 14d, data = 40
108135 [L2] Cache Allocate: addr = 382 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
108145 [L1] Cache Allocate: addr = 382 data = 4f4e4d4c4b4a49484746454443424140
108145 [L1] Cache hit from L2: addr = 382, data = 42
108145 [TEST] CPU read @0x3bc
108155 [L1] Cache miss: addr = 3bc
108235 [L2] Cache miss: addr = 3bc
109125 [MEM] Mem hit: addr = 382, data = 80
109135 [L2] Cache Allocate: addr = 3bc data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
109145 [L1] Cache Allocate: addr = 3bc data = 9f9e9d9c9b9a99989796959493929190
109145 [L1] Cache hit from L2: addr = 3bc, data = 9c
109145 [TEST] CPU read @0x5c5
109155 [L1] Cache miss: addr = 5c5
109235 [L2] Cache hit: addr = 5c5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
109245 [L1] Cache Allocate: addr = 5c5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
109245 [L1] Cache hit from L2: addr = 5c5, data = a5
109245 [TEST] CPU read @0x7b9
109255 [L1] Cache miss: addr = 7b9
109335 [L2] Cache miss: addr = 7b9
110125 [MEM] Mem hit: addr = 3bc, data = a0
110135 [L2] Cache Allocate: addr = 7b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
110145 [L1] Cache Allocate: addr = 7b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
110145 [L1] Cache hit from L2: addr = 7b9, data = b9
110145 [TEST] CPU read @0x017
110155 [L1] Cache miss: addr = 017
110235 [L2] Cache miss: addr = 017
111125 [MEM] Mem hit: addr = 7b9, data = a0
111135 [L2] Cache Allocate: addr = 017 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
111145 [L1] Cache Allocate: addr = 017 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
111145 [L1] Cache hit from L2: addr = 017, data = b7
111145 [TEST] CPU read @0x50d
111155 [L1] Cache miss: addr = 50d
111235 [L2] Cache miss: addr = 50d
112125 [MEM] Mem hit: addr = 017, data = 00
112135 [L2] Cache Allocate: addr = 50d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
112145 [L1] Cache Allocate: addr = 50d data = 0f0e0d0c0b0a09080706050403020100
112145 [L1] Cache hit from L2: addr = 50d, data = 0d
112145 [TEST] CPU read @0x54d
112155 [L1] Cache miss: addr = 54d
112235 [L2] Cache hit: addr = 54d, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
112245 [L1] Cache Allocate: addr = 54d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
112245 [L1] Cache hit from L2: addr = 54d, data = cd
112245 [TEST] CPU read @0x227
112255 [L1] Cache hit: addr = 227, data = e7
112265 [TEST] CPU read @0x06c
112275 [L1] Cache miss: addr = 06c
112335 [L2] Cache miss: addr = 06c
113125 [MEM] Mem hit: addr = 50d, data = 00
113135 [L2] Cache Allocate: addr = 06c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
113145 [L1] Cache Allocate: addr = 06c data = 0f0e0d0c0b0a09080706050403020100
113145 [L1] Cache hit from L2: addr = 06c, data = 0c
113145 [TEST] CPU read @0x0de
113155 [L1] Cache miss: addr = 0de
113235 [L2] Cache miss: addr = 0de
114125 [MEM] Mem hit: addr = 06c, data = 60
114135 [L2] Cache Allocate: addr = 0de data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
114145 [L1] Cache Allocate: addr = 0de data = 7f7e7d7c7b7a79787776757473727170
114145 [L1] Cache hit from L2: addr = 0de, data = 7e
114145 [TEST] CPU read @0x729
114155 [L1] Cache miss: addr = 729
114235 [L2] Cache miss: addr = 729
115125 [MEM] Mem hit: addr = 0de, data = c0
115135 [L2] Cache Allocate: addr = 729 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
115145 [L1] Cache Allocate: addr = 729 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
115145 [L1] Cache hit from L2: addr = 729, data = c9
115145 [TEST] CPU read @0x1ad
115155 [L1] Cache miss: addr = 1ad
115235 [L2] Cache miss: addr = 1ad
116125 [MEM] Mem hit: addr = 729, data = 20
116135 [L2] Cache Allocate: addr = 1ad data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
116145 [L1] Cache Allocate: addr = 1ad data = 2f2e2d2c2b2a29282726252423222120
116145 [L1] Cache hit from L2: addr = 1ad, data = 2d
116145 [TEST] CPU read @0x6f4
116155 [L1] Cache miss: addr = 6f4
116235 [L2] Cache miss: addr = 6f4
117125 [MEM] Mem hit: addr = 1ad, data = a0
117135 [L2] Cache Allocate: addr = 6f4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
117145 [L1] Cache Allocate: addr = 6f4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
117145 [L1] Cache hit from L2: addr = 6f4, data = b4
117145 [TEST] CPU read @0x778
117155 [L1] Cache miss: addr = 778
117235 [L2] Cache miss: addr = 778
118125 [MEM] Mem hit: addr = 6f4, data = e0
118135 [L2] Cache Allocate: addr = 778 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
118145 [L1] Cache Allocate: addr = 778 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
118145 [L1] Cache hit from L2: addr = 778, data = f8
118145 [TEST] CPU read @0x6f9
118155 [L1] Cache miss: addr = 6f9
118235 [L2] Cache miss: addr = 6f9
119125 [MEM] Mem hit: addr = 778, data = 60
119135 [L2] Cache Allocate: addr = 6f9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
119145 [L1] Cache Allocate: addr = 6f9 data = 7f7e7d7c7b7a79787776757473727170
119145 [L1] Cache hit from L2: addr = 6f9, data = 79
119145 [TEST] CPU read @0x506
119155 [L1] Cache miss: addr = 506
119235 [L2] Cache miss: addr = 506
120125 [MEM] Mem hit: addr = 6f9, data = e0
120135 [L2] Cache Allocate: addr = 506 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
120145 [L1] Cache Allocate: addr = 506 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
120145 [L1] Cache hit from L2: addr = 506, data = e6
120145 [TEST] CPU read @0x0f5
120155 [L1] Cache miss: addr = 0f5
120235 [L2] Cache miss: addr = 0f5
121125 [MEM] Mem hit: addr = 506, data = 00
121135 [L2] Cache Allocate: addr = 0f5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
121145 [L1] Cache Allocate: addr = 0f5 data = 1f1e1d1c1b1a19181716151413121110
121145 [L1] Cache hit from L2: addr = 0f5, data = 15
121145 [TEST] CPU read @0x0d4
121155 [L1] Cache miss: addr = 0d4
121235 [L2] Cache miss: addr = 0d4
122125 [MEM] Mem hit: addr = 0f5, data = e0
122135 [L2] Cache Allocate: addr = 0d4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
122145 [L1] Cache Allocate: addr = 0d4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
122145 [L1] Cache hit from L2: addr = 0d4, data = f4
122145 [TEST] CPU read @0x5a3
122155 [L1] Cache miss: addr = 5a3
122235 [L2] Cache hit: addr = 5a3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
122245 [L1] Cache Allocate: addr = 5a3 data = 8f8e8d8c8b8a89888786858483828180
122245 [L1] Cache hit from L2: addr = 5a3, data = 83
122245 [TEST] CPU read @0x31f
122255 [L1] Cache miss: addr = 31f
122335 [L2] Cache miss: addr = 31f
123125 [MEM] Mem hit: addr = 0d4, data = c0
123135 [L2] Cache Allocate: addr = 31f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
123145 [L1] Cache Allocate: addr = 31f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
123145 [L1] Cache hit from L2: addr = 31f, data = df
123145 [TEST] CPU read @0x096
123155 [L1] Cache miss: addr = 096
123235 [L2] Cache miss: addr = 096
124125 [MEM] Mem hit: addr = 31f, data = 00
124135 [L2] Cache Allocate: addr = 096 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
124145 [L1] Cache Allocate: addr = 096 data = 1f1e1d1c1b1a19181716151413121110
124145 [L1] Cache hit from L2: addr = 096, data = 16
124145 [TEST] CPU read @0x032
124155 [L1] Cache miss: addr = 032
124235 [L2] Cache miss: addr = 032
125125 [MEM] Mem hit: addr = 096, data = 80
125135 [L2] Cache Allocate: addr = 032 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
125145 [L1] Cache Allocate: addr = 032 data = 9f9e9d9c9b9a99989796959493929190
125145 [L1] Cache hit from L2: addr = 032, data = 92
125145 [TEST] CPU read @0x389
125155 [L1] Cache miss: addr = 389
125235 [L2] Cache miss: addr = 389
126125 [MEM] Mem hit: addr = 032, data = 20
126135 [L2] Cache Allocate: addr = 389 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
126145 [L1] Cache Allocate: addr = 389 data = 2f2e2d2c2b2a29282726252423222120
126145 [L1] Cache hit from L2: addr = 389, data = 29
126145 [TEST] CPU read @0x5a6
126155 [L1] Cache miss: addr = 5a6
126235 [L2] Cache hit: addr = 5a6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
126245 [L1] Cache Allocate: addr = 5a6 data = 8f8e8d8c8b8a89888786858483828180
126245 [L1] Cache hit from L2: addr = 5a6, data = 86
126245 [TEST] CPU read @0x545
126255 [L1] Cache miss: addr = 545
126335 [L2] Cache hit: addr = 545, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
126345 [L1] Cache Allocate: addr = 545 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
126345 [L1] Cache hit from L2: addr = 545, data = c5
126345 [TEST] CPU read @0x5af
126355 [L1] Cache miss: addr = 5af
126435 [L2] Cache hit: addr = 5af, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
126445 [L1] Cache Allocate: addr = 5af data = 8f8e8d8c8b8a89888786858483828180
126445 [L1] Cache hit from L2: addr = 5af, data = 8f
126445 [TEST] CPU read @0x77e
126455 [L1] Cache miss: addr = 77e
126535 [L2] Cache miss: addr = 77e
127125 [MEM] Mem hit: addr = 389, data = 80
127135 [L2] Cache Allocate: addr = 77e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
127145 [L1] Cache Allocate: addr = 77e data = 9f9e9d9c9b9a99989796959493929190
127145 [L1] Cache hit from L2: addr = 77e, data = 9e
127145 [TEST] CPU read @0x349
127155 [L1] Cache miss: addr = 349
127235 [L2] Cache miss: addr = 349
128125 [MEM] Mem hit: addr = 77e, data = 60
128135 [L2] Cache Allocate: addr = 349 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
128145 [L1] Cache Allocate: addr = 349 data = 6f6e6d6c6b6a69686766656463626160
128145 [L1] Cache hit from L2: addr = 349, data = 69
128145 [TEST] CPU read @0x581
128155 [L1] Cache miss: addr = 581
128235 [L2] Cache miss: addr = 581
129125 [MEM] Mem hit: addr = 349, data = 40
129135 [L2] Cache Allocate: addr = 581 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
129145 [L1] Cache Allocate: addr = 581 data = 4f4e4d4c4b4a49484746454443424140
129145 [L1] Cache hit from L2: addr = 581, data = 41
129145 [TEST] CPU read @0x004
129155 [L1] Cache miss: addr = 004
129235 [L2] Cache miss: addr = 004
130125 [MEM] Mem hit: addr = 581, data = 80
130135 [L2] Cache Allocate: addr = 004 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
130145 [L1] Cache Allocate: addr = 004 data = 8f8e8d8c8b8a89888786858483828180
130145 [L1] Cache hit from L2: addr = 004, data = 84
130145 [TEST] CPU read @0x13a
130155 [L1] Cache miss: addr = 13a
130235 [L2] Cache miss: addr = 13a
131125 [MEM] Mem hit: addr = 004, data = 00
131135 [L2] Cache Allocate: addr = 13a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
131145 [L1] Cache Allocate: addr = 13a data = 1f1e1d1c1b1a19181716151413121110
131145 [L1] Cache hit from L2: addr = 13a, data = 1a
131145 [TEST] CPU read @0x48e
131155 [L1] Cache hit: addr = 48e, data = 2e
131165 [TEST] CPU read @0x2b7
131175 [L1] Cache miss: addr = 2b7
131235 [L2] Cache miss: addr = 2b7
132125 [MEM] Mem hit: addr = 13a, data = 20
132135 [L2] Cache Allocate: addr = 2b7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
132145 [L1] Cache Allocate: addr = 2b7 data = 3f3e3d3c3b3a39383736353433323130
132145 [L1] Cache hit from L2: addr = 2b7, data = 37
132145 [TEST] CPU read @0x230
132155 [L1] Cache miss: addr = 230
132235 [L2] Cache hit: addr = 230, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
132245 [L1] Cache Allocate: addr = 230 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
132245 [L1] Cache hit from L2: addr = 230, data = e0
132245 [TEST] CPU read @0x3b8
132255 [L1] Cache miss: addr = 3b8
132335 [L2] Cache miss: addr = 3b8
133125 [MEM] Mem hit: addr = 2b7, data = a0
133135 [L2] Cache Allocate: addr = 3b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
133145 [L1] Cache Allocate: addr = 3b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
133145 [L1] Cache hit from L2: addr = 3b8, data = b8
133145 [TEST] CPU read @0x1ba
133155 [L1] Cache miss: addr = 1ba
133235 [L2] Cache miss: addr = 1ba
134125 [MEM] Mem hit: addr = 3b8, data = a0
134135 [L2] Cache Allocate: addr = 1ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
134145 [L1] Cache Allocate: addr = 1ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
134145 [L1] Cache hit from L2: addr = 1ba, data = ba
134145 [TEST] CPU read @0x532
134155 [L1] Cache miss: addr = 532
134235 [L2] Cache miss: addr = 532
135125 [MEM] Mem hit: addr = 1ba, data = a0
135135 [L2] Cache Allocate: addr = 532 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
135145 [L1] Cache Allocate: addr = 532 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
135145 [L1] Cache hit from L2: addr = 532, data = b2
135145 [TEST] CPU read @0x041
135155 [L1] Cache miss: addr = 041
135235 [L2] Cache miss: addr = 041
136125 [MEM] Mem hit: addr = 532, data = 20
136135 [L2] Cache Allocate: addr = 041 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
136145 [L1] Cache Allocate: addr = 041 data = 2f2e2d2c2b2a29282726252423222120
136145 [L1] Cache hit from L2: addr = 041, data = 21
136145 [TEST] CPU read @0x346
136155 [L1] Cache miss: addr = 346
136235 [L2] Cache miss: addr = 346
137125 [MEM] Mem hit: addr = 041, data = 40
137135 [L2] Cache Allocate: addr = 346 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
137145 [L1] Cache Allocate: addr = 346 data = 4f4e4d4c4b4a49484746454443424140
137145 [L1] Cache hit from L2: addr = 346, data = 46
137145 [TEST] CPU read @0x5c6
137155 [L1] Cache miss: addr = 5c6
137235 [L2] Cache hit: addr = 5c6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
137245 [L1] Cache Allocate: addr = 5c6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
137245 [L1] Cache hit from L2: addr = 5c6, data = a6
137245 [TEST] CPU read @0x3c4
137255 [L1] Cache miss: addr = 3c4
137335 [L2] Cache miss: addr = 3c4
138125 [MEM] Mem hit: addr = 346, data = 40
138135 [L2] Cache Allocate: addr = 3c4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
138145 [L1] Cache Allocate: addr = 3c4 data = 4f4e4d4c4b4a49484746454443424140
138145 [L1] Cache hit from L2: addr = 3c4, data = 44
138145 [TEST] CPU read @0x5f4
138155 [L1] Cache miss: addr = 5f4
138235 [L2] Cache miss: addr = 5f4
139125 [MEM] Mem hit: addr = 3c4, data = c0
139135 [L2] Cache Allocate: addr = 5f4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
139145 [L1] Cache Allocate: addr = 5f4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
139145 [L1] Cache hit from L2: addr = 5f4, data = d4
139145 [TEST] CPU read @0x2a9
139155 [L1] Cache miss: addr = 2a9
139235 [L2] Cache miss: addr = 2a9
140125 [MEM] Mem hit: addr = 5f4, data = e0
140135 [L2] Cache Allocate: addr = 2a9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
140145 [L1] Cache Allocate: addr = 2a9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
140145 [L1] Cache hit from L2: addr = 2a9, data = e9
140145 [TEST] CPU read @0x1dd
140155 [L1] Cache miss: addr = 1dd
140235 [L2] Cache miss: addr = 1dd
141125 [MEM] Mem hit: addr = 2a9, data = a0
141135 [L2] Cache Allocate: addr = 1dd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
141145 [L1] Cache Allocate: addr = 1dd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
141145 [L1] Cache hit from L2: addr = 1dd, data = bd
141145 [TEST] CPU read @0x03e
141155 [L1] Cache miss: addr = 03e
141235 [L2] Cache miss: addr = 03e
142125 [MEM] Mem hit: addr = 1dd, data = c0
142135 [L2] Cache Allocate: addr = 03e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
142145 [L1] Cache Allocate: addr = 03e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
142145 [L1] Cache hit from L2: addr = 03e, data = de
142145 [TEST] CPU read @0x166
142155 [L1] Cache miss: addr = 166
142235 [L2] Cache hit: addr = 166, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
142245 [L1] Cache Allocate: addr = 166 data = 4f4e4d4c4b4a49484746454443424140
142245 [L1] Cache hit from L2: addr = 166, data = 46
142245 [TEST] CPU read @0x631
142255 [L1] Cache miss: addr = 631
142335 [L2] Cache miss: addr = 631
143125 [MEM] Mem hit: addr = 03e, data = 20
143135 [L2] Cache Allocate: addr = 631 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
143145 [L1] Cache Allocate: addr = 631 data = 3f3e3d3c3b3a39383736353433323130
143145 [L1] Cache hit from L2: addr = 631, data = 31
143145 [TEST] CPU read @0x049
143155 [L1] Cache miss: addr = 049
143235 [L2] Cache miss: addr = 049
144125 [MEM] Mem hit: addr = 631, data = 20
144135 [L2] Cache Allocate: addr = 049 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
144145 [L1] Cache Allocate: addr = 049 data = 2f2e2d2c2b2a29282726252423222120
144145 [L1] Cache hit from L2: addr = 049, data = 29
144145 [TEST] CPU read @0x14d
144155 [L1] Cache miss: addr = 14d
144235 [L2] Cache miss: addr = 14d
145125 [MEM] Mem hit: addr = 049, data = 40
145135 [L2] Cache Allocate: addr = 14d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
145145 [L1] Cache Allocate: addr = 14d data = 4f4e4d4c4b4a49484746454443424140
145145 [L1] Cache hit from L2: addr = 14d, data = 4d
145145 [TEST] CPU read @0x188
145155 [L1] Cache miss: addr = 188
145235 [L2] Cache miss: addr = 188
146125 [MEM] Mem hit: addr = 14d, data = 40
146135 [L2] Cache Allocate: addr = 188 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
146145 [L1] Cache Allocate: addr = 188 data = 4f4e4d4c4b4a49484746454443424140
146145 [L1] Cache hit from L2: addr = 188, data = 48
146145 [TEST] CPU read @0x502
146155 [L1] Cache miss: addr = 502
146235 [L2] Cache miss: addr = 502
147125 [MEM] Mem hit: addr = 188, data = 80
147135 [L2] Cache Allocate: addr = 502 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
147145 [L1] Cache Allocate: addr = 502 data = 8f8e8d8c8b8a89888786858483828180
147145 [L1] Cache hit from L2: addr = 502, data = 82
147145 [TEST] CPU read @0x561
147155 [L1] Cache miss: addr = 561
147235 [L2] Cache miss: addr = 561
148125 [MEM] Mem hit: addr = 502, data = 00
148135 [L2] Cache Allocate: addr = 561 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
148145 [L1] Cache Allocate: addr = 561 data = 0f0e0d0c0b0a09080706050403020100
148145 [L1] Cache hit from L2: addr = 561, data = 01
148145 [TEST] CPU read @0x7ce
148155 [L1] Cache miss: addr = 7ce
148235 [L2] Cache hit: addr = 7ce, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
148245 [L1] Cache Allocate: addr = 7ce data = 4f4e4d4c4b4a49484746454443424140
148245 [L1] Cache hit from L2: addr = 7ce, data = 4e
148245 [TEST] CPU read @0x798
148255 [L1] Cache miss: addr = 798
148335 [L2] Cache miss: addr = 798
149125 [MEM] Mem hit: addr = 561, data = 60
149135 [L2] Cache Allocate: addr = 798 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
149145 [L1] Cache Allocate: addr = 798 data = 7f7e7d7c7b7a79787776757473727170
149145 [L1] Cache hit from L2: addr = 798, data = 78
149145 [TEST] CPU read @0x682
149155 [L1] Cache miss: addr = 682
149235 [L2] Cache miss: addr = 682
150125 [MEM] Mem hit: addr = 798, data = 80
150135 [L2] Cache Allocate: addr = 682 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
150145 [L1] Cache Allocate: addr = 682 data = 8f8e8d8c8b8a89888786858483828180
150145 [L1] Cache hit from L2: addr = 682, data = 82
150145 [TEST] CPU read @0x65c
150155 [L1] Cache miss: addr = 65c
150235 [L2] Cache miss: addr = 65c
151125 [MEM] Mem hit: addr = 682, data = 80
151135 [L2] Cache Allocate: addr = 65c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
151145 [L1] Cache Allocate: addr = 65c data = 9f9e9d9c9b9a99989796959493929190
151145 [L1] Cache hit from L2: addr = 65c, data = 9c
151145 [TEST] CPU read @0x747
151155 [L1] Cache miss: addr = 747
151235 [L2] Cache miss: addr = 747
152125 [MEM] Mem hit: addr = 65c, data = 40
152135 [L2] Cache Allocate: addr = 747 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
152145 [L1] Cache Allocate: addr = 747 data = 4f4e4d4c4b4a49484746454443424140
152145 [L1] Cache hit from L2: addr = 747, data = 47
152145 [TEST] CPU read @0x050
152155 [L1] Cache miss: addr = 050
152235 [L2] Cache miss: addr = 050
153125 [MEM] Mem hit: addr = 747, data = 40
153135 [L2] Cache Allocate: addr = 050 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
153145 [L1] Cache Allocate: addr = 050 data = 5f5e5d5c5b5a59585756555453525150
153145 [L1] Cache hit from L2: addr = 050, data = 50
153145 [TEST] CPU read @0x131
153155 [L1] Cache miss: addr = 131
153235 [L2] Cache miss: addr = 131
154125 [MEM] Mem hit: addr = 050, data = 40
154135 [L2] Cache Allocate: addr = 131 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
154145 [L1] Cache Allocate: addr = 131 data = 5f5e5d5c5b5a59585756555453525150
154145 [L1] Cache hit from L2: addr = 131, data = 51
154145 [TEST] CPU read @0x182
154155 [L1] Cache miss: addr = 182
154235 [L2] Cache miss: addr = 182
155125 [MEM] Mem hit: addr = 131, data = 20
155135 [L2] Cache Allocate: addr = 182 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
155145 [L1] Cache Allocate: addr = 182 data = 2f2e2d2c2b2a29282726252423222120
155145 [L1] Cache hit from L2: addr = 182, data = 22
155145 [TEST] CPU read @0x678
155155 [L1] Cache miss: addr = 678
155235 [L2] Cache miss: addr = 678
156125 [MEM] Mem hit: addr = 182, data = 80
156135 [L2] Cache Allocate: addr = 678 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
156145 [L1] Cache Allocate: addr = 678 data = 9f9e9d9c9b9a99989796959493929190
156145 [L1] Cache hit from L2: addr = 678, data = 98
156145 [TEST] CPU read @0x303
156155 [L1] Cache miss: addr = 303
156235 [L2] Cache miss: addr = 303
157125 [MEM] Mem hit: addr = 678, data = 60
157135 [L2] Cache Allocate: addr = 303 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
157145 [L1] Cache Allocate: addr = 303 data = 6f6e6d6c6b6a69686766656463626160
157145 [L1] Cache hit from L2: addr = 303, data = 63
157145 [TEST] CPU read @0x1d0
157155 [L1] Cache miss: addr = 1d0
157235 [L2] Cache miss: addr = 1d0
158125 [MEM] Mem hit: addr = 303, data = 00
158135 [L2] Cache Allocate: addr = 1d0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
158145 [L1] Cache Allocate: addr = 1d0 data = 1f1e1d1c1b1a19181716151413121110
158145 [L1] Cache hit from L2: addr = 1d0, data = 10
158145 [TEST] CPU read @0x2c7
158155 [L1] Cache miss: addr = 2c7
158235 [L2] Cache miss: addr = 2c7
159125 [MEM] Mem hit: addr = 1d0, data = c0
159135 [L2] Cache Allocate: addr = 2c7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
159145 [L1] Cache Allocate: addr = 2c7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
159145 [L1] Cache hit from L2: addr = 2c7, data = c7
159145 [TEST] CPU read @0x0c6
159155 [L1] Cache miss: addr = 0c6
159235 [L2] Cache miss: addr = 0c6
160125 [MEM] Mem hit: addr = 2c7, data = c0
160135 [L2] Cache Allocate: addr = 0c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
160145 [L1] Cache Allocate: addr = 0c6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
160145 [L1] Cache hit from L2: addr = 0c6, data = c6
160145 [TEST] CPU read @0x060
160155 [L1] Cache miss: addr = 060
160235 [L2] Cache miss: addr = 060
161125 [MEM] Mem hit: addr = 0c6, data = c0
161135 [L2] Cache Allocate: addr = 060 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
161145 [L1] Cache Allocate: addr = 060 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
161145 [L1] Cache hit from L2: addr = 060, data = c0
161145 [TEST] CPU read @0x125
161155 [L1] Cache miss: addr = 125
161235 [L2] Cache miss: addr = 125
162125 [MEM] Mem hit: addr = 060, data = 60
162135 [L2] Cache Allocate: addr = 125 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
162145 [L1] Cache Allocate: addr = 125 data = 6f6e6d6c6b6a69686766656463626160
162145 [L1] Cache hit from L2: addr = 125, data = 65
162145 [TEST] CPU read @0x52a
162155 [L1] Cache miss: addr = 52a
162235 [L2] Cache miss: addr = 52a
163125 [MEM] Mem hit: addr = 125, data = 20
163135 [L2] Cache Allocate: addr = 52a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
163145 [L1] Cache Allocate: addr = 52a data = 2f2e2d2c2b2a29282726252423222120
163145 [L1] Cache hit from L2: addr = 52a, data = 2a
163145 [TEST] CPU read @0x278
163155 [L1] Cache miss: addr = 278
163235 [L2] Cache miss: addr = 278
164125 [MEM] Mem hit: addr = 52a, data = 20
164135 [L2] Cache Allocate: addr = 278 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
164145 [L1] Cache Allocate: addr = 278 data = 3f3e3d3c3b3a39383736353433323130
164145 [L1] Cache hit from L2: addr = 278, data = 38
164145 [TEST] CPU read @0x61b
164155 [L1] Cache miss: addr = 61b
164235 [L2] Cache miss: addr = 61b
165125 [MEM] Mem hit: addr = 278, data = 60
165135 [L2] Cache Allocate: addr = 61b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
165145 [L1] Cache Allocate: addr = 61b data = 7f7e7d7c7b7a79787776757473727170
165145 [L1] Cache hit from L2: addr = 61b, data = 7b
165145 [TEST] CPU read @0x63b
165155 [L1] Cache miss: addr = 63b
165235 [L2] Cache miss: addr = 63b
166125 [MEM] Mem hit: addr = 61b, data = 00
166135 [L2] Cache Allocate: addr = 63b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
166145 [L1] Cache Allocate: addr = 63b data = 1f1e1d1c1b1a19181716151413121110
166145 [L1] Cache hit from L2: addr = 63b, data = 1b
166145 [TEST] CPU read @0x4eb
166155 [L1] Cache miss: addr = 4eb
166235 [L2] Cache hit: addr = 4eb, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
166245 [L1] Cache Allocate: addr = 4eb data = 8f8e8d8c8b8a89888786858483828180
166245 [L1] Cache hit from L2: addr = 4eb, data = 8b
166245 [TEST] CPU read @0x76a
166255 [L1] Cache miss: addr = 76a
166335 [L2] Cache miss: addr = 76a
167125 [MEM] Mem hit: addr = 63b, data = 20
167135 [L2] Cache Allocate: addr = 76a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
167145 [L1] Cache Allocate: addr = 76a data = 2f2e2d2c2b2a29282726252423222120
167145 [L1] Cache hit from L2: addr = 76a, data = 2a
167145 [TEST] CPU read @0x024
167155 [L1] Cache miss: addr = 024
167235 [L2] Cache miss: addr = 024
168125 [MEM] Mem hit: addr = 76a, data = 60
168135 [L2] Cache Allocate: addr = 024 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
168145 [L1] Cache Allocate: addr = 024 data = 6f6e6d6c6b6a69686766656463626160
168145 [L1] Cache hit from L2: addr = 024, data = 64
168145 [TEST] CPU read @0x472
168155 [L1] Cache miss: addr = 472
168235 [L2] Cache miss: addr = 472
169125 [MEM] Mem hit: addr = 024, data = 20
169135 [L2] Cache Allocate: addr = 472 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
169145 [L1] Cache Allocate: addr = 472 data = 3f3e3d3c3b3a39383736353433323130
169145 [L1] Cache hit from L2: addr = 472, data = 32
169145 [TEST] CPU read @0x7fe
169155 [L1] Cache miss: addr = 7fe
169235 [L2] Cache miss: addr = 7fe
170125 [MEM] Mem hit: addr = 472, data = 60
170135 [L2] Cache Allocate: addr = 7fe data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
170145 [L1] Cache Allocate: addr = 7fe data = 7f7e7d7c7b7a79787776757473727170
170145 [L1] Cache hit from L2: addr = 7fe, data = 7e
170145 [TEST] CPU read @0x151
170155 [L1] Cache miss: addr = 151
170235 [L2] Cache miss: addr = 151
171125 [MEM] Mem hit: addr = 7fe, data = e0
171135 [L2] Cache Allocate: addr = 151 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
171145 [L1] Cache Allocate: addr = 151 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
171145 [L1] Cache hit from L2: addr = 151, data = f1
171145 [TEST] CPU read @0x3b8
171155 [L1] Cache miss: addr = 3b8
171235 [L2] Cache miss: addr = 3b8
172125 [MEM] Mem hit: addr = 151, data = 40
172135 [L2] Cache Allocate: addr = 3b8 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
172145 [L1] Cache Allocate: addr = 3b8 data = 5f5e5d5c5b5a59585756555453525150
172145 [L1] Cache hit from L2: addr = 3b8, data = 58
172145 [TEST] CPU read @0x63b
172155 [L1] Cache miss: addr = 63b
172235 [L2] Cache miss: addr = 63b
173125 [MEM] Mem hit: addr = 3b8, data = a0
173135 [L2] Cache Allocate: addr = 63b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
173145 [L1] Cache Allocate: addr = 63b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
173145 [L1] Cache hit from L2: addr = 63b, data = bb
173145 [TEST] CPU read @0x7bb
173155 [L1] Cache miss: addr = 7bb
173235 [L2] Cache miss: addr = 7bb
174125 [MEM] Mem hit: addr = 63b, data = 20
174135 [L2] Cache Allocate: addr = 7bb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
174145 [L1] Cache Allocate: addr = 7bb data = 3f3e3d3c3b3a39383736353433323130
174145 [L1] Cache hit from L2: addr = 7bb, data = 3b
174145 [TEST] CPU read @0x624
174155 [L1] Cache miss: addr = 624
174235 [L2] Cache miss: addr = 624
175125 [MEM] Mem hit: addr = 7bb, data = a0
175135 [L2] Cache Allocate: addr = 624 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
175145 [L1] Cache Allocate: addr = 624 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
175145 [L1] Cache hit from L2: addr = 624, data = a4
175145 [TEST] CPU read @0x7f0
175155 [L1] Cache miss: addr = 7f0
175235 [L2] Cache miss: addr = 7f0
176125 [MEM] Mem hit: addr = 624, data = 20
176135 [L2] Cache Allocate: addr = 7f0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
176145 [L1] Cache Allocate: addr = 7f0 data = 3f3e3d3c3b3a39383736353433323130
176145 [L1] Cache hit from L2: addr = 7f0, data = 30
176145 [TEST] CPU read @0x2d1
176155 [L1] Cache miss: addr = 2d1
176235 [L2] Cache miss: addr = 2d1
177125 [MEM] Mem hit: addr = 7f0, data = e0
177135 [L2] Cache Allocate: addr = 2d1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
177145 [L1] Cache Allocate: addr = 2d1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
177145 [L1] Cache hit from L2: addr = 2d1, data = f1
177145 [TEST] CPU read @0x043
177155 [L1] Cache miss: addr = 043
177235 [L2] Cache miss: addr = 043
178125 [MEM] Mem hit: addr = 2d1, data = c0
178135 [L2] Cache Allocate: addr = 043 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
178145 [L1] Cache Allocate: addr = 043 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
178145 [L1] Cache hit from L2: addr = 043, data = c3
178145 [TEST] CPU read @0x2c0
178155 [L1] Cache miss: addr = 2c0
178235 [L2] Cache miss: addr = 2c0
179125 [MEM] Mem hit: addr = 043, data = 40
179135 [L2] Cache Allocate: addr = 2c0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
179145 [L1] Cache Allocate: addr = 2c0 data = 4f4e4d4c4b4a49484746454443424140
179145 [L1] Cache hit from L2: addr = 2c0, data = 40
179145 [TEST] CPU read @0x517
179155 [L1] Cache miss: addr = 517
179235 [L2] Cache miss: addr = 517
180125 [MEM] Mem hit: addr = 2c0, data = c0
180135 [L2] Cache Allocate: addr = 517 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
180145 [L1] Cache Allocate: addr = 517 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
180145 [L1] Cache hit from L2: addr = 517, data = d7
180145 [TEST] CPU read @0x2d3
180155 [L1] Cache miss: addr = 2d3
180235 [L2] Cache miss: addr = 2d3
181125 [MEM] Mem hit: addr = 517, data = 00
181135 [L2] Cache Allocate: addr = 2d3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
181145 [L1] Cache Allocate: addr = 2d3 data = 1f1e1d1c1b1a19181716151413121110
181145 [L1] Cache hit from L2: addr = 2d3, data = 13
181145 [TEST] CPU read @0x78f
181155 [L1] Cache miss: addr = 78f
181235 [L2] Cache miss: addr = 78f
182125 [MEM] Mem hit: addr = 2d3, data = c0
182135 [L2] Cache Allocate: addr = 78f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
182145 [L1] Cache Allocate: addr = 78f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
182145 [L1] Cache hit from L2: addr = 78f, data = cf
182145 [TEST] CPU read @0x367
182155 [L1] Cache hit: addr = 367, data = c7
182165 [TEST] CPU read @0x572
182175 [L1] Cache miss: addr = 572
182235 [L2] Cache miss: addr = 572
183125 [MEM] Mem hit: addr = 78f, data = 80
183135 [L2] Cache Allocate: addr = 572 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
183145 [L1] Cache Allocate: addr = 572 data = 9f9e9d9c9b9a99989796959493929190
183145 [L1] Cache hit from L2: addr = 572, data = 92
183145 [TEST] CPU read @0x306
183155 [L1] Cache miss: addr = 306
183235 [L2] Cache miss: addr = 306
184125 [MEM] Mem hit: addr = 572, data = 60
184135 [L2] Cache Allocate: addr = 306 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
184145 [L1] Cache Allocate: addr = 306 data = 6f6e6d6c6b6a69686766656463626160
184145 [L1] Cache hit from L2: addr = 306, data = 66
184145 [TEST] CPU read @0x1a3
184155 [L1] Cache miss: addr = 1a3
184235 [L2] Cache miss: addr = 1a3
185125 [MEM] Mem hit: addr = 306, data = 00
185135 [L2] Cache Allocate: addr = 1a3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
185145 [L1] Cache Allocate: addr = 1a3 data = 0f0e0d0c0b0a09080706050403020100
185145 [L1] Cache hit from L2: addr = 1a3, data = 03
185145 [TEST] CPU read @0x120
185155 [L1] Cache miss: addr = 120
185235 [L2] Cache miss: addr = 120
186125 [MEM] Mem hit: addr = 1a3, data = a0
186135 [L2] Cache Allocate: addr = 120 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
186145 [L1] Cache Allocate: addr = 120 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
186145 [L1] Cache hit from L2: addr = 120, data = a0
186145 [TEST] CPU read @0x5b9
186155 [L1] Cache hit: addr = 5b9, data = 99
186165 [TEST] CPU read @0x027
186175 [L1] Cache miss: addr = 027
186235 [L2] Cache miss: addr = 027
187125 [MEM] Mem hit: addr = 120, data = 20
187135 [L2] Cache Allocate: addr = 027 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
187145 [L1] Cache Allocate: addr = 027 data = 2f2e2d2c2b2a29282726252423222120
187145 [L1] Cache hit from L2: addr = 027, data = 27
187145 [TEST] CPU read @0x6de
187155 [L1] Cache hit: addr = 6de, data = be
187165 [TEST] CPU read @0x0b0
187175 [L1] Cache miss: addr = 0b0
187235 [L2] Cache miss: addr = 0b0
188125 [MEM] Mem hit: addr = 027, data = 20
188135 [L2] Cache Allocate: addr = 0b0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
188145 [L1] Cache Allocate: addr = 0b0 data = 3f3e3d3c3b3a39383736353433323130
188145 [L1] Cache hit from L2: addr = 0b0, data = 30
188145 [TEST] CPU read @0x0fc
188155 [L1] Cache miss: addr = 0fc
188235 [L2] Cache miss: addr = 0fc
189125 [MEM] Mem hit: addr = 0b0, data = a0
189135 [L2] Cache Allocate: addr = 0fc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
189145 [L1] Cache Allocate: addr = 0fc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
189145 [L1] Cache hit from L2: addr = 0fc, data = bc
189145 [TEST] CPU read @0x61f
189155 [L1] Cache miss: addr = 61f
189235 [L2] Cache miss: addr = 61f
190125 [MEM] Mem hit: addr = 0fc, data = e0
190135 [L2] Cache Allocate: addr = 61f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
190145 [L1] Cache Allocate: addr = 61f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
190145 [L1] Cache hit from L2: addr = 61f, data = ff
190145 [TEST] CPU read @0x6d7
190155 [L1] Cache hit: addr = 6d7, data = b7
190165 [TEST] CPU read @0x11d
190175 [L1] Cache miss: addr = 11d
190235 [L2] Cache miss: addr = 11d
191125 [MEM] Mem hit: addr = 61f, data = 00
191135 [L2] Cache Allocate: addr = 11d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
191145 [L1] Cache Allocate: addr = 11d data = 1f1e1d1c1b1a19181716151413121110
191145 [L1] Cache hit from L2: addr = 11d, data = 1d
191145 [TEST] CPU read @0x521
191155 [L1] Cache miss: addr = 521
191235 [L2] Cache miss: addr = 521
192125 [MEM] Mem hit: addr = 11d, data = 00
192135 [L2] Cache Allocate: addr = 521 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
192145 [L1] Cache Allocate: addr = 521 data = 0f0e0d0c0b0a09080706050403020100
192145 [L1] Cache hit from L2: addr = 521, data = 01
192145 [TEST] CPU read @0x26b
192155 [L1] Cache miss: addr = 26b
192235 [L2] Cache miss: addr = 26b
193125 [MEM] Mem hit: addr = 521, data = 20
193135 [L2] Cache Allocate: addr = 26b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
193145 [L1] Cache Allocate: addr = 26b data = 2f2e2d2c2b2a29282726252423222120
193145 [L1] Cache hit from L2: addr = 26b, data = 2b
193145 [TEST] CPU read @0x5d3
193155 [L1] Cache miss: addr = 5d3
193235 [L2] Cache hit: addr = 5d3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
193245 [L1] Cache Allocate: addr = 5d3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
193245 [L1] Cache hit from L2: addr = 5d3, data = a3
193245 [TEST] CPU read @0x374
193255 [L1] Cache hit: addr = 374, data = c4
193265 [TEST] CPU read @0x4ba
193275 [L1] Cache miss: addr = 4ba
193335 [L2] Cache miss: addr = 4ba
194125 [MEM] Mem hit: addr = 26b, data = 60
194135 [L2] Cache Allocate: addr = 4ba data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
194145 [L1] Cache Allocate: addr = 4ba data = 7f7e7d7c7b7a79787776757473727170
194145 [L1] Cache hit from L2: addr = 4ba, data = 7a
194145 [TEST] CPU read @0x71c
194155 [L1] Cache miss: addr = 71c
194235 [L2] Cache miss: addr = 71c
195125 [MEM] Mem hit: addr = 4ba, data = a0
195135 [L2] Cache Allocate: addr = 71c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
195145 [L1] Cache Allocate: addr = 71c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
195145 [L1] Cache hit from L2: addr = 71c, data = bc
195145 [TEST] CPU read @0x42d
195155 [L1] Cache miss: addr = 42d
195235 [L2] Cache miss: addr = 42d
196125 [MEM] Mem hit: addr = 71c, data = 00
196135 [L2] Cache Allocate: addr = 42d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
196145 [L1] Cache Allocate: addr = 42d data = 0f0e0d0c0b0a09080706050403020100
196145 [L1] Cache hit from L2: addr = 42d, data = 0d
196145 [TEST] CPU read @0x2d4
196155 [L1] Cache miss: addr = 2d4
196235 [L2] Cache miss: addr = 2d4
197125 [MEM] Mem hit: addr = 42d, data = 20
197135 [L2] Cache Allocate: addr = 2d4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
197145 [L1] Cache Allocate: addr = 2d4 data = 3f3e3d3c3b3a39383736353433323130
197145 [L1] Cache hit from L2: addr = 2d4, data = 34
197145 [TEST] CPU read @0x472
197155 [L1] Cache miss: addr = 472
197235 [L2] Cache miss: addr = 472
198125 [MEM] Mem hit: addr = 2d4, data = c0
198135 [L2] Cache Allocate: addr = 472 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
198145 [L1] Cache Allocate: addr = 472 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
198145 [L1] Cache hit from L2: addr = 472, data = d2
198145 [TEST] CPU read @0x73b
198155 [L1] Cache miss: addr = 73b
198235 [L2] Cache miss: addr = 73b
199125 [MEM] Mem hit: addr = 472, data = 60
199135 [L2] Cache Allocate: addr = 73b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
199145 [L1] Cache Allocate: addr = 73b data = 7f7e7d7c7b7a79787776757473727170
199145 [L1] Cache hit from L2: addr = 73b, data = 7b
199145 [TEST] CPU read @0x2c8
199155 [L1] Cache miss: addr = 2c8
199235 [L2] Cache hit: addr = 2c8, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
199245 [L1] Cache Allocate: addr = 2c8 data = 2f2e2d2c2b2a29282726252423222120
199245 [L1] Cache hit from L2: addr = 2c8, data = 28
199245 [TEST] CPU read @0x766
199255 [L1] Cache miss: addr = 766
199335 [L2] Cache miss: addr = 766
200125 [MEM] Mem hit: addr = 73b, data = 20
200135 [L2] Cache Allocate: addr = 766 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
200145 [L1] Cache Allocate: addr = 766 data = 2f2e2d2c2b2a29282726252423222120
200145 [L1] Cache hit from L2: addr = 766, data = 26
200145 [TEST] CPU read @0x7ba
200155 [L1] Cache miss: addr = 7ba
200235 [L2] Cache miss: addr = 7ba
201125 [MEM] Mem hit: addr = 766, data = 60
201135 [L2] Cache Allocate: addr = 7ba data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
201145 [L1] Cache Allocate: addr = 7ba data = 7f7e7d7c7b7a79787776757473727170
201145 [L1] Cache hit from L2: addr = 7ba, data = 7a
201145 [TEST] CPU read @0x0f0
201155 [L1] Cache miss: addr = 0f0
201235 [L2] Cache miss: addr = 0f0
202125 [MEM] Mem hit: addr = 7ba, data = a0
202135 [L2] Cache Allocate: addr = 0f0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
202145 [L1] Cache Allocate: addr = 0f0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
202145 [L1] Cache hit from L2: addr = 0f0, data = b0
202145 [TEST] CPU read @0x2ed
202155 [L1] Cache hit: addr = 2ed, data = cd
202165 [TEST] CPU read @0x04b
202175 [L1] Cache miss: addr = 04b
202235 [L2] Cache miss: addr = 04b
203125 [MEM] Mem hit: addr = 0f0, data = e0
203135 [L2] Cache Allocate: addr = 04b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
203145 [L1] Cache Allocate: addr = 04b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
203145 [L1] Cache hit from L2: addr = 04b, data = eb
203145 [TEST] CPU read @0x3f3
203155 [L1] Cache hit: addr = 3f3, data = 73
203165 [TEST] CPU read @0x747
203175 [L1] Cache miss: addr = 747
203235 [L2] Cache miss: addr = 747
204125 [MEM] Mem hit: addr = 04b, data = 40
204135 [L2] Cache Allocate: addr = 747 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
204145 [L1] Cache Allocate: addr = 747 data = 4f4e4d4c4b4a49484746454443424140
204145 [L1] Cache hit from L2: addr = 747, data = 47
204145 [TEST] CPU read @0x198
204155 [L1] Cache miss: addr = 198
204235 [L2] Cache miss: addr = 198
205125 [MEM] Mem hit: addr = 747, data = 40
205135 [L2] Cache Allocate: addr = 198 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
205145 [L1] Cache Allocate: addr = 198 data = 5f5e5d5c5b5a59585756555453525150
205145 [L1] Cache hit from L2: addr = 198, data = 58
205145 [TEST] CPU read @0x626
205155 [L1] Cache miss: addr = 626
205235 [L2] Cache miss: addr = 626
206125 [MEM] Mem hit: addr = 198, data = 80
206135 [L2] Cache Allocate: addr = 626 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
206145 [L1] Cache Allocate: addr = 626 data = 8f8e8d8c8b8a89888786858483828180
206145 [L1] Cache hit from L2: addr = 626, data = 86
206145 [TEST] CPU read @0x0de
206155 [L1] Cache miss: addr = 0de
206235 [L2] Cache miss: addr = 0de
207125 [MEM] Mem hit: addr = 626, data = 20
207135 [L2] Cache Allocate: addr = 0de data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
207145 [L1] Cache Allocate: addr = 0de data = 3f3e3d3c3b3a39383736353433323130
207145 [L1] Cache hit from L2: addr = 0de, data = 3e
207145 [TEST] CPU read @0x6e1
207155 [L1] Cache miss: addr = 6e1
207235 [L2] Cache miss: addr = 6e1
208125 [MEM] Mem hit: addr = 0de, data = c0
208135 [L2] Cache Allocate: addr = 6e1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
208145 [L1] Cache Allocate: addr = 6e1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
208145 [L1] Cache hit from L2: addr = 6e1, data = c1
208145 [TEST] CPU read @0x7a4
208155 [L1] Cache miss: addr = 7a4
208235 [L2] Cache miss: addr = 7a4
209125 [MEM] Mem hit: addr = 6e1, data = e0
209135 [L2] Cache Allocate: addr = 7a4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
209145 [L1] Cache Allocate: addr = 7a4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
209145 [L1] Cache hit from L2: addr = 7a4, data = e4
209145 [TEST] CPU read @0x34e
209155 [L1] Cache miss: addr = 34e
209235 [L2] Cache miss: addr = 34e
210125 [MEM] Mem hit: addr = 7a4, data = a0
210135 [L2] Cache Allocate: addr = 34e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
210145 [L1] Cache Allocate: addr = 34e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
210145 [L1] Cache hit from L2: addr = 34e, data = ae
210145 [TEST] CPU read @0x667
210155 [L1] Cache miss: addr = 667
210235 [L2] Cache miss: addr = 667
211125 [MEM] Mem hit: addr = 34e, data = 40
211135 [L2] Cache Allocate: addr = 667 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
211145 [L1] Cache Allocate: addr = 667 data = 4f4e4d4c4b4a49484746454443424140
211145 [L1] Cache hit from L2: addr = 667, data = 47
211145 [TEST] CPU read @0x06f
211155 [L1] Cache miss: addr = 06f
211235 [L2] Cache miss: addr = 06f
212125 [MEM] Mem hit: addr = 667, data = 60
212135 [L2] Cache Allocate: addr = 06f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
212145 [L1] Cache Allocate: addr = 06f data = 6f6e6d6c6b6a69686766656463626160
212145 [L1] Cache hit from L2: addr = 06f, data = 6f
212145 [TEST] CPU read @0x3d9
212155 [L1] Cache miss: addr = 3d9
212235 [L2] Cache miss: addr = 3d9
213125 [MEM] Mem hit: addr = 06f, data = 60
213135 [L2] Cache Allocate: addr = 3d9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
213145 [L1] Cache Allocate: addr = 3d9 data = 7f7e7d7c7b7a79787776757473727170
213145 [L1] Cache hit from L2: addr = 3d9, data = 79
213145 [TEST] CPU read @0x04c
213155 [L1] Cache miss: addr = 04c
213235 [L2] Cache miss: addr = 04c
214125 [MEM] Mem hit: addr = 3d9, data = c0
214135 [L2] Cache Allocate: addr = 04c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
214145 [L1] Cache Allocate: addr = 04c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
214145 [L1] Cache hit from L2: addr = 04c, data = cc
214145 [TEST] CPU read @0x1ac
214155 [L1] Cache miss: addr = 1ac
214235 [L2] Cache miss: addr = 1ac
215125 [MEM] Mem hit: addr = 04c, data = 40
215135 [L2] Cache Allocate: addr = 1ac data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
215145 [L1] Cache Allocate: addr = 1ac data = 4f4e4d4c4b4a49484746454443424140
215145 [L1] Cache hit from L2: addr = 1ac, data = 4c
215145 [TEST] CPU read @0x750
215155 [L1] Cache miss: addr = 750
215235 [L2] Cache miss: addr = 750
216125 [MEM] Mem hit: addr = 1ac, data = a0
216135 [L2] Cache Allocate: addr = 750 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
216145 [L1] Cache Allocate: addr = 750 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
216145 [L1] Cache hit from L2: addr = 750, data = b0
216145 [TEST] CPU read @0x347
216155 [L1] Cache miss: addr = 347
216235 [L2] Cache miss: addr = 347
217125 [MEM] Mem hit: addr = 750, data = 40
217135 [L2] Cache Allocate: addr = 347 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
217145 [L1] Cache Allocate: addr = 347 data = 4f4e4d4c4b4a49484746454443424140
217145 [L1] Cache hit from L2: addr = 347, data = 47
217145 [TEST] CPU read @0x4ab
217155 [L1] Cache miss: addr = 4ab
217235 [L2] Cache miss: addr = 4ab
218125 [MEM] Mem hit: addr = 347, data = 40
218135 [L2] Cache Allocate: addr = 4ab data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
218145 [L1] Cache Allocate: addr = 4ab data = 4f4e4d4c4b4a49484746454443424140
218145 [L1] Cache hit from L2: addr = 4ab, data = 4b
218145 [TEST] CPU read @0x252
218155 [L1] Cache miss: addr = 252
218235 [L2] Cache hit: addr = 252, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
218245 [L1] Cache Allocate: addr = 252 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
218245 [L1] Cache hit from L2: addr = 252, data = e2
218245 [TEST] CPU read @0x62c
218255 [L1] Cache miss: addr = 62c
218335 [L2] Cache miss: addr = 62c
219125 [MEM] Mem hit: addr = 4ab, data = a0
219135 [L2] Cache Allocate: addr = 62c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
219145 [L1] Cache Allocate: addr = 62c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
219145 [L1] Cache hit from L2: addr = 62c, data = ac
219145 [TEST] CPU read @0x7f2
219155 [L1] Cache miss: addr = 7f2
219235 [L2] Cache miss: addr = 7f2
220125 [MEM] Mem hit: addr = 62c, data = 20
220135 [L2] Cache Allocate: addr = 7f2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
220145 [L1] Cache Allocate: addr = 7f2 data = 3f3e3d3c3b3a39383736353433323130
220145 [L1] Cache hit from L2: addr = 7f2, data = 32
220145 [TEST] CPU read @0x5cf
220155 [L1] Cache miss: addr = 5cf
220235 [L2] Cache hit: addr = 5cf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
220245 [L1] Cache Allocate: addr = 5cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
220245 [L1] Cache hit from L2: addr = 5cf, data = af
220245 [TEST] CPU read @0x0fd
220255 [L1] Cache miss: addr = 0fd
220335 [L2] Cache miss: addr = 0fd
221125 [MEM] Mem hit: addr = 7f2, data = e0
221135 [L2] Cache Allocate: addr = 0fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
221145 [L1] Cache Allocate: addr = 0fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
221145 [L1] Cache hit from L2: addr = 0fd, data = fd
221145 [TEST] CPU read @0x0d9
221155 [L1] Cache miss: addr = 0d9
221235 [L2] Cache miss: addr = 0d9
222125 [MEM] Mem hit: addr = 0fd, data = e0
222135 [L2] Cache Allocate: addr = 0d9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
222145 [L1] Cache Allocate: addr = 0d9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
222145 [L1] Cache hit from L2: addr = 0d9, data = f9
222145 [TEST] CPU read @0x53c
222155 [L1] Cache miss: addr = 53c
222235 [L2] Cache miss: addr = 53c
223125 [MEM] Mem hit: addr = 0d9, data = c0
223135 [L2] Cache Allocate: addr = 53c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
223145 [L1] Cache Allocate: addr = 53c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
223145 [L1] Cache hit from L2: addr = 53c, data = dc
223145 [TEST] CPU read @0x4c8
223155 [L1] Cache hit: addr = 4c8, data = e8
223165 [TEST] CPU read @0x713
223175 [L1] Cache miss: addr = 713
223235 [L2] Cache miss: addr = 713
224125 [MEM] Mem hit: addr = 53c, data = 20
224135 [L2] Cache Allocate: addr = 713 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
224145 [L1] Cache Allocate: addr = 713 data = 3f3e3d3c3b3a39383736353433323130
224145 [L1] Cache hit from L2: addr = 713, data = 33
224145 [TEST] CPU read @0x66d
224155 [L1] Cache miss: addr = 66d
224235 [L2] Cache miss: addr = 66d
225125 [MEM] Mem hit: addr = 713, data = 00
225135 [L2] Cache Allocate: addr = 66d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
225145 [L1] Cache Allocate: addr = 66d data = 0f0e0d0c0b0a09080706050403020100
225145 [L1] Cache hit from L2: addr = 66d, data = 0d
225145 [TEST] CPU read @0x112
225155 [L1] Cache miss: addr = 112
225235 [L2] Cache miss: addr = 112
226125 [MEM] Mem hit: addr = 66d, data = 60
226135 [L2] Cache Allocate: addr = 112 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
226145 [L1] Cache Allocate: addr = 112 data = 7f7e7d7c7b7a79787776757473727170
226145 [L1] Cache hit from L2: addr = 112, data = 72
226145 [TEST] CPU read @0x7d6
226155 [L1] Cache miss: addr = 7d6
226235 [L2] Cache hit: addr = 7d6, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
226245 [L1] Cache Allocate: addr = 7d6 data = 4f4e4d4c4b4a49484746454443424140
226245 [L1] Cache hit from L2: addr = 7d6, data = 46
226245 [TEST] CPU read @0x788
226255 [L1] Cache miss: addr = 788
226335 [L2] Cache miss: addr = 788
227125 [MEM] Mem hit: addr = 112, data = 00
227135 [L2] Cache Allocate: addr = 788 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
227145 [L1] Cache Allocate: addr = 788 data = 0f0e0d0c0b0a09080706050403020100
227145 [L1] Cache hit from L2: addr = 788, data = 08
227145 [TEST] CPU read @0x7d5
227155 [L1] Cache hit: addr = 7d5, data = 45
227165 [TEST] CPU read @0x442
227175 [L1] Cache miss: addr = 442
227235 [L2] Cache miss: addr = 442
228125 [MEM] Mem hit: addr = 788, data = 80
228135 [L2] Cache Allocate: addr = 442 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
228145 [L1] Cache Allocate: addr = 442 data = 8f8e8d8c8b8a89888786858483828180
228145 [L1] Cache hit from L2: addr = 442, data = 82
228145 [TEST] CPU read @0x7a5
228155 [L1] Cache miss: addr = 7a5
228235 [L2] Cache miss: addr = 7a5
229125 [MEM] Mem hit: addr = 442, data = 40
229135 [L2] Cache Allocate: addr = 7a5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
229145 [L1] Cache Allocate: addr = 7a5 data = 4f4e4d4c4b4a49484746454443424140
229145 [L1] Cache hit from L2: addr = 7a5, data = 45
229145 [TEST] CPU read @0x1e7
229155 [L1] Cache miss: addr = 1e7
229235 [L2] Cache miss: addr = 1e7
230125 [MEM] Mem hit: addr = 7a5, data = a0
230135 [L2] Cache Allocate: addr = 1e7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
230145 [L1] Cache Allocate: addr = 1e7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
230145 [L1] Cache hit from L2: addr = 1e7, data = a7
230145 [TEST] CPU read @0x2c1
230155 [L1] Cache miss: addr = 2c1
230235 [L2] Cache miss: addr = 2c1
231125 [MEM] Mem hit: addr = 1e7, data = e0
231135 [L2] Cache Allocate: addr = 2c1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
231145 [L1] Cache Allocate: addr = 2c1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
231145 [L1] Cache hit from L2: addr = 2c1, data = e1
231145 [TEST] CPU read @0x007
231155 [L1] Cache miss: addr = 007
231235 [L2] Cache miss: addr = 007
232125 [MEM] Mem hit: addr = 2c1, data = c0
232135 [L2] Cache Allocate: addr = 007 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
232145 [L1] Cache Allocate: addr = 007 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
232145 [L1] Cache hit from L2: addr = 007, data = c7
232145 [TEST] CPU read @0x1df
232155 [L1] Cache miss: addr = 1df
232235 [L2] Cache miss: addr = 1df
233125 [MEM] Mem hit: addr = 007, data = 00
233135 [L2] Cache Allocate: addr = 1df data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
233145 [L1] Cache Allocate: addr = 1df data = 1f1e1d1c1b1a19181716151413121110
233145 [L1] Cache hit from L2: addr = 1df, data = 1f
233145 [TEST] CPU read @0x456
233155 [L1] Cache miss: addr = 456
233235 [L2] Cache miss: addr = 456
234125 [MEM] Mem hit: addr = 1df, data = c0
234135 [L2] Cache Allocate: addr = 456 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
234145 [L1] Cache Allocate: addr = 456 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
234145 [L1] Cache hit from L2: addr = 456, data = d6
234145 [TEST] CPU read @0x041
234155 [L1] Cache miss: addr = 041
234235 [L2] Cache miss: addr = 041
235125 [MEM] Mem hit: addr = 456, data = 40
235135 [L2] Cache Allocate: addr = 041 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
235145 [L1] Cache Allocate: addr = 041 data = 4f4e4d4c4b4a49484746454443424140
235145 [L1] Cache hit from L2: addr = 041, data = 41
235145 [TEST] CPU read @0x634
235155 [L1] Cache miss: addr = 634
235235 [L2] Cache miss: addr = 634
236125 [MEM] Mem hit: addr = 041, data = 40
236135 [L2] Cache Allocate: addr = 634 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
236145 [L1] Cache Allocate: addr = 634 data = 5f5e5d5c5b5a59585756555453525150
236145 [L1] Cache hit from L2: addr = 634, data = 54
236145 [TEST] CPU read @0x230
236155 [L1] Cache miss: addr = 230
236235 [L2] Cache hit: addr = 230, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
236245 [L1] Cache Allocate: addr = 230 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
236245 [L1] Cache hit from L2: addr = 230, data = e0
236245 [TEST] CPU read @0x0c7
236255 [L1] Cache miss: addr = 0c7
236335 [L2] Cache miss: addr = 0c7
237125 [MEM] Mem hit: addr = 634, data = 20
237135 [L2] Cache Allocate: addr = 0c7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
237145 [L1] Cache Allocate: addr = 0c7 data = 2f2e2d2c2b2a29282726252423222120
237145 [L1] Cache hit from L2: addr = 0c7, data = 27
237145 [TEST] CPU read @0x3f0
237155 [L1] Cache hit: addr = 3f0, data = 70
237165 [TEST] CPU read @0x0f8
237175 [L1] Cache miss: addr = 0f8
237235 [L2] Cache miss: addr = 0f8
238125 [MEM] Mem hit: addr = 0c7, data = c0
238135 [L2] Cache Allocate: addr = 0f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
238145 [L1] Cache Allocate: addr = 0f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
238145 [L1] Cache hit from L2: addr = 0f8, data = d8
238145 [TEST] CPU read @0x648
238155 [L1] Cache miss: addr = 648
238235 [L2] Cache miss: addr = 648
239125 [MEM] Mem hit: addr = 0f8, data = e0
239135 [L2] Cache Allocate: addr = 648 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
239145 [L1] Cache Allocate: addr = 648 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
239145 [L1] Cache hit from L2: addr = 648, data = e8
239145 [TEST] CPU read @0x110
239155 [L1] Cache miss: addr = 110
239235 [L2] Cache miss: addr = 110
240125 [MEM] Mem hit: addr = 648, data = 40
240135 [L2] Cache Allocate: addr = 110 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
240145 [L1] Cache Allocate: addr = 110 data = 5f5e5d5c5b5a59585756555453525150
240145 [L1] Cache hit from L2: addr = 110, data = 50
240145 [TEST] CPU read @0x5fd
240155 [L1] Cache miss: addr = 5fd
240235 [L2] Cache miss: addr = 5fd
241125 [MEM] Mem hit: addr = 110, data = 00
241135 [L2] Cache Allocate: addr = 5fd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
241145 [L1] Cache Allocate: addr = 5fd data = 1f1e1d1c1b1a19181716151413121110
241145 [L1] Cache hit from L2: addr = 5fd, data = 1d
241145 [TEST] CPU read @0x4b7
241155 [L1] Cache miss: addr = 4b7
241235 [L2] Cache miss: addr = 4b7
242125 [MEM] Mem hit: addr = 5fd, data = e0
242135 [L2] Cache Allocate: addr = 4b7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
242145 [L1] Cache Allocate: addr = 4b7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
242145 [L1] Cache hit from L2: addr = 4b7, data = f7
242145 [TEST] CPU read @0x305
242155 [L1] Cache miss: addr = 305
242235 [L2] Cache miss: addr = 305
243125 [MEM] Mem hit: addr = 4b7, data = a0
243135 [L2] Cache Allocate: addr = 305 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
243145 [L1] Cache Allocate: addr = 305 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
243145 [L1] Cache hit from L2: addr = 305, data = a5
243145 [TEST] CPU read @0x125
243155 [L1] Cache miss: addr = 125
243235 [L2] Cache miss: addr = 125
244125 [MEM] Mem hit: addr = 305, data = 00
244135 [L2] Cache Allocate: addr = 125 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
244145 [L1] Cache Allocate: addr = 125 data = 0f0e0d0c0b0a09080706050403020100
244145 [L1] Cache hit from L2: addr = 125, data = 05
244145 [TEST] CPU read @0x3ec
244155 [L1] Cache miss: addr = 3ec
244235 [L2] Cache hit: addr = 3ec, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
244245 [L1] Cache Allocate: addr = 3ec data = 6f6e6d6c6b6a69686766656463626160
244245 [L1] Cache hit from L2: addr = 3ec, data = 6c
244245 [TEST] CPU read @0x7f4
244255 [L1] Cache miss: addr = 7f4
244335 [L2] Cache miss: addr = 7f4
245125 [MEM] Mem hit: addr = 125, data = 20
245135 [L2] Cache Allocate: addr = 7f4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
245145 [L1] Cache Allocate: addr = 7f4 data = 3f3e3d3c3b3a39383736353433323130
245145 [L1] Cache hit from L2: addr = 7f4, data = 34
245145 [TEST] CPU read @0x042
245155 [L1] Cache miss: addr = 042
245235 [L2] Cache miss: addr = 042
246125 [MEM] Mem hit: addr = 7f4, data = e0
246135 [L2] Cache Allocate: addr = 042 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
246145 [L1] Cache Allocate: addr = 042 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
246145 [L1] Cache hit from L2: addr = 042, data = e2
246145 [TEST] CPU read @0x429
246155 [L1] Cache miss: addr = 429
246235 [L2] Cache miss: addr = 429
247125 [MEM] Mem hit: addr = 042, data = 40
247135 [L2] Cache Allocate: addr = 429 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
247145 [L1] Cache Allocate: addr = 429 data = 4f4e4d4c4b4a49484746454443424140
247145 [L1] Cache hit from L2: addr = 429, data = 49
247145 [TEST] CPU read @0x371
247155 [L1] Cache hit: addr = 371, data = c1
247165 [TEST] CPU read @0x2b7
247175 [L1] Cache miss: addr = 2b7
247235 [L2] Cache miss: addr = 2b7
248125 [MEM] Mem hit: addr = 429, data = 20
248135 [L2] Cache Allocate: addr = 2b7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
248145 [L1] Cache Allocate: addr = 2b7 data = 3f3e3d3c3b3a39383736353433323130
248145 [L1] Cache hit from L2: addr = 2b7, data = 37
248145 [TEST] CPU read @0x687
248155 [L1] Cache miss: addr = 687
248235 [L2] Cache miss: addr = 687
249125 [MEM] Mem hit: addr = 2b7, data = a0
249135 [L2] Cache Allocate: addr = 687 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
249145 [L1] Cache Allocate: addr = 687 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
249145 [L1] Cache hit from L2: addr = 687, data = a7
249145 [TEST] CPU read @0x08e
249155 [L1] Cache miss: addr = 08e
249235 [L2] Cache miss: addr = 08e
250125 [MEM] Mem hit: addr = 687, data = 80
250135 [L2] Cache Allocate: addr = 08e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
250145 [L1] Cache Allocate: addr = 08e data = 8f8e8d8c8b8a89888786858483828180
250145 [L1] Cache hit from L2: addr = 08e, data = 8e
250145 [TEST] CPU read @0x025
250155 [L1] Cache miss: addr = 025
250235 [L2] Cache miss: addr = 025
251125 [MEM] Mem hit: addr = 08e, data = 80
251135 [L2] Cache Allocate: addr = 025 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
251145 [L1] Cache Allocate: addr = 025 data = 8f8e8d8c8b8a89888786858483828180
251145 [L1] Cache hit from L2: addr = 025, data = 85
251145 [TEST] CPU read @0x473
251155 [L1] Cache miss: addr = 473
251235 [L2] Cache miss: addr = 473
252125 [MEM] Mem hit: addr = 025, data = 20
252135 [L2] Cache Allocate: addr = 473 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
252145 [L1] Cache Allocate: addr = 473 data = 3f3e3d3c3b3a39383736353433323130
252145 [L1] Cache hit from L2: addr = 473, data = 33
252145 [TEST] CPU read @0x511
252155 [L1] Cache miss: addr = 511
252235 [L2] Cache miss: addr = 511
253125 [MEM] Mem hit: addr = 473, data = 60
253135 [L2] Cache Allocate: addr = 511 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
253145 [L1] Cache Allocate: addr = 511 data = 7f7e7d7c7b7a79787776757473727170
253145 [L1] Cache hit from L2: addr = 511, data = 71
253145 [TEST] CPU read @0x6f6
253155 [L1] Cache miss: addr = 6f6
253235 [L2] Cache miss: addr = 6f6
254125 [MEM] Mem hit: addr = 511, data = 00
254135 [L2] Cache Allocate: addr = 6f6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
254145 [L1] Cache Allocate: addr = 6f6 data = 1f1e1d1c1b1a19181716151413121110
254145 [L1] Cache hit from L2: addr = 6f6, data = 16
254145 [TEST] CPU read @0x490
254155 [L1] Cache miss: addr = 490
254235 [L2] Cache hit: addr = 490, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
254245 [L1] Cache Allocate: addr = 490 data = 2f2e2d2c2b2a29282726252423222120
254245 [L1] Cache hit from L2: addr = 490, data = 20
254245 [TEST] CPU read @0x0da
254255 [L1] Cache miss: addr = 0da
254335 [L2] Cache miss: addr = 0da
255125 [MEM] Mem hit: addr = 6f6, data = e0
255135 [L2] Cache Allocate: addr = 0da data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
255145 [L1] Cache Allocate: addr = 0da data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
255145 [L1] Cache hit from L2: addr = 0da, data = fa
255145 [TEST] CPU read @0x25d
255155 [L1] Cache miss: addr = 25d
255235 [L2] Cache hit: addr = 25d, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
255245 [L1] Cache Allocate: addr = 25d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
255245 [L1] Cache hit from L2: addr = 25d, data = ed
255245 [TEST] CPU read @0x725
255255 [L1] Cache miss: addr = 725
255335 [L2] Cache miss: addr = 725
256125 [MEM] Mem hit: addr = 0da, data = c0
256135 [L2] Cache Allocate: addr = 725 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
256145 [L1] Cache Allocate: addr = 725 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
256145 [L1] Cache hit from L2: addr = 725, data = c5
256145 [TEST] CPU read @0x639
256155 [L1] Cache miss: addr = 639
256235 [L2] Cache miss: addr = 639
257125 [MEM] Mem hit: addr = 725, data = 20
257135 [L2] Cache Allocate: addr = 639 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
257145 [L1] Cache Allocate: addr = 639 data = 3f3e3d3c3b3a39383736353433323130
257145 [L1] Cache hit from L2: addr = 639, data = 39
257145 [TEST] CPU read @0x1a5
257155 [L1] Cache miss: addr = 1a5
257235 [L2] Cache miss: addr = 1a5
258125 [MEM] Mem hit: addr = 639, data = 20
258135 [L2] Cache Allocate: addr = 1a5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
258145 [L1] Cache Allocate: addr = 1a5 data = 2f2e2d2c2b2a29282726252423222120
258145 [L1] Cache hit from L2: addr = 1a5, data = 25
258145 [TEST] CPU read @0x4c2
258155 [L1] Cache hit: addr = 4c2, data = e2
258165 [TEST] CPU read @0x195
258175 [L1] Cache miss: addr = 195
258235 [L2] Cache miss: addr = 195
259125 [MEM] Mem hit: addr = 1a5, data = a0
259135 [L2] Cache Allocate: addr = 195 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
259145 [L1] Cache Allocate: addr = 195 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
259145 [L1] Cache hit from L2: addr = 195, data = b5
259145 [TEST] CPU read @0x23a
259155 [L1] Cache miss: addr = 23a
259235 [L2] Cache hit: addr = 23a, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
259245 [L1] Cache Allocate: addr = 23a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
259245 [L1] Cache hit from L2: addr = 23a, data = ea
259245 [TEST] CPU read @0x4bb
259255 [L1] Cache miss: addr = 4bb
259335 [L2] Cache miss: addr = 4bb
260125 [MEM] Mem hit: addr = 195, data = 80
260135 [L2] Cache Allocate: addr = 4bb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
260145 [L1] Cache Allocate: addr = 4bb data = 9f9e9d9c9b9a99989796959493929190
260145 [L1] Cache hit from L2: addr = 4bb, data = 9b
260145 [TEST] CPU read @0x448
260155 [L1] Cache miss: addr = 448
260235 [L2] Cache miss: addr = 448
261125 [MEM] Mem hit: addr = 4bb, data = a0
261135 [L2] Cache Allocate: addr = 448 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
261145 [L1] Cache Allocate: addr = 448 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
261145 [L1] Cache hit from L2: addr = 448, data = a8
261145 [TEST] CPU read @0x208
261155 [L1] Cache miss: addr = 208
261235 [L2] Cache miss: addr = 208
262125 [MEM] Mem hit: addr = 448, data = 40
262135 [L2] Cache Allocate: addr = 208 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
262145 [L1] Cache Allocate: addr = 208 data = 4f4e4d4c4b4a49484746454443424140
262145 [L1] Cache hit from L2: addr = 208, data = 48
262145 [TEST] CPU read @0x30b
262155 [L1] Cache miss: addr = 30b
262235 [L2] Cache miss: addr = 30b
263125 [MEM] Mem hit: addr = 208, data = 00
263135 [L2] Cache Allocate: addr = 30b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
263145 [L1] Cache Allocate: addr = 30b data = 0f0e0d0c0b0a09080706050403020100
263145 [L1] Cache hit from L2: addr = 30b, data = 0b
263145 [TEST] CPU read @0x5b0
263155 [L1] Cache hit: addr = 5b0, data = 90
263165 [TEST] CPU read @0x62f
263175 [L1] Cache miss: addr = 62f
263235 [L2] Cache miss: addr = 62f
264125 [MEM] Mem hit: addr = 30b, data = 00
264135 [L2] Cache Allocate: addr = 62f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
264145 [L1] Cache Allocate: addr = 62f data = 0f0e0d0c0b0a09080706050403020100
264145 [L1] Cache hit from L2: addr = 62f, data = 0f
264145 [TEST] CPU read @0x0bf
264155 [L1] Cache miss: addr = 0bf
264235 [L2] Cache miss: addr = 0bf
265125 [MEM] Mem hit: addr = 62f, data = 20
265135 [L2] Cache Allocate: addr = 0bf data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
265145 [L1] Cache Allocate: addr = 0bf data = 3f3e3d3c3b3a39383736353433323130
265145 [L1] Cache hit from L2: addr = 0bf, data = 3f
265145 [TEST] CPU read @0x3ff
265155 [L1] Cache hit: addr = 3ff, data = 7f
265165 [TEST] CPU read @0x11b
265175 [L1] Cache miss: addr = 11b
265235 [L2] Cache miss: addr = 11b
266125 [MEM] Mem hit: addr = 0bf, data = a0
266135 [L2] Cache Allocate: addr = 11b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
266145 [L1] Cache Allocate: addr = 11b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
266145 [L1] Cache hit from L2: addr = 11b, data = bb
266145 [TEST] CPU read @0x064
266155 [L1] Cache miss: addr = 064
266235 [L2] Cache miss: addr = 064
267125 [MEM] Mem hit: addr = 11b, data = 00
267135 [L2] Cache Allocate: addr = 064 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
267145 [L1] Cache Allocate: addr = 064 data = 0f0e0d0c0b0a09080706050403020100
267145 [L1] Cache hit from L2: addr = 064, data = 04
267145 [TEST] CPU read @0x789
267155 [L1] Cache miss: addr = 789
267235 [L2] Cache miss: addr = 789
268125 [MEM] Mem hit: addr = 064, data = 60
268135 [L2] Cache Allocate: addr = 789 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
268145 [L1] Cache Allocate: addr = 789 data = 6f6e6d6c6b6a69686766656463626160
268145 [L1] Cache hit from L2: addr = 789, data = 69
268145 [TEST] CPU read @0x032
268155 [L1] Cache miss: addr = 032
268235 [L2] Cache miss: addr = 032
269125 [MEM] Mem hit: addr = 789, data = 80
269135 [L2] Cache Allocate: addr = 032 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
269145 [L1] Cache Allocate: addr = 032 data = 9f9e9d9c9b9a99989796959493929190
269145 [L1] Cache hit from L2: addr = 032, data = 92
269145 [TEST] CPU read @0x1be
269155 [L1] Cache miss: addr = 1be
269235 [L2] Cache miss: addr = 1be
270125 [MEM] Mem hit: addr = 032, data = 20
270135 [L2] Cache Allocate: addr = 1be data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
270145 [L1] Cache Allocate: addr = 1be data = 3f3e3d3c3b3a39383736353433323130
270145 [L1] Cache hit from L2: addr = 1be, data = 3e
270145 [TEST] CPU read @0x469
270155 [L1] Cache miss: addr = 469
270235 [L2] Cache miss: addr = 469
271125 [MEM] Mem hit: addr = 1be, data = a0
271135 [L2] Cache Allocate: addr = 469 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
271145 [L1] Cache Allocate: addr = 469 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
271145 [L1] Cache hit from L2: addr = 469, data = a9
271145 [TEST] CPU read @0x177
271155 [L1] Cache miss: addr = 177
271235 [L2] Cache hit: addr = 177, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
271245 [L1] Cache Allocate: addr = 177 data = 4f4e4d4c4b4a49484746454443424140
271245 [L1] Cache hit from L2: addr = 177, data = 47
271245 [TEST] CPU read @0x445
271255 [L1] Cache miss: addr = 445
271335 [L2] Cache miss: addr = 445
272125 [MEM] Mem hit: addr = 469, data = 60
272135 [L2] Cache Allocate: addr = 445 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
272145 [L1] Cache Allocate: addr = 445 data = 6f6e6d6c6b6a69686766656463626160
272145 [L1] Cache hit from L2: addr = 445, data = 65
272145 [TEST] CPU read @0x2e2
272155 [L1] Cache hit: addr = 2e2, data = c2
272165 [TEST] CPU read @0x6c0
272175 [L1] Cache miss: addr = 6c0
272235 [L2] Cache hit: addr = 6c0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
272245 [L1] Cache Allocate: addr = 6c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
272245 [L1] Cache hit from L2: addr = 6c0, data = a0
272245 [TEST] CPU read @0x350
272255 [L1] Cache miss: addr = 350
272335 [L2] Cache miss: addr = 350
273125 [MEM] Mem hit: addr = 445, data = 40
273135 [L2] Cache Allocate: addr = 350 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
273145 [L1] Cache Allocate: addr = 350 data = 5f5e5d5c5b5a59585756555453525150
273145 [L1] Cache hit from L2: addr = 350, data = 50
273145 [TEST] CPU read @0x1d0
273155 [L1] Cache miss: addr = 1d0
273235 [L2] Cache miss: addr = 1d0
274125 [MEM] Mem hit: addr = 350, data = 40
274135 [L2] Cache Allocate: addr = 1d0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
274145 [L1] Cache Allocate: addr = 1d0 data = 5f5e5d5c5b5a59585756555453525150
274145 [L1] Cache hit from L2: addr = 1d0, data = 50
274145 [TEST] CPU read @0x2fd
274155 [L1] Cache miss: addr = 2fd
274235 [L2] Cache hit: addr = 2fd, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
274245 [L1] Cache Allocate: addr = 2fd data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
274245 [L1] Cache hit from L2: addr = 2fd, data = cd
274245 [TEST] CPU read @0x58a
274255 [L1] Cache miss: addr = 58a
274335 [L2] Cache miss: addr = 58a
275125 [MEM] Mem hit: addr = 1d0, data = c0
275135 [L2] Cache Allocate: addr = 58a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
275145 [L1] Cache Allocate: addr = 58a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
275145 [L1] Cache hit from L2: addr = 58a, data = ca
275145 [TEST] CPU read @0x69a
275155 [L1] Cache hit: addr = 69a, data = ba
275165 [TEST] CPU read @0x4c7
275175 [L1] Cache hit: addr = 4c7, data = e7
275185 [TEST] CPU read @0x307
275195 [L1] Cache miss: addr = 307
275235 [L2] Cache miss: addr = 307
276125 [MEM] Mem hit: addr = 58a, data = 80
276135 [L2] Cache Allocate: addr = 307 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
276145 [L1] Cache Allocate: addr = 307 data = 8f8e8d8c8b8a89888786858483828180
276145 [L1] Cache hit from L2: addr = 307, data = 87
276145 [TEST] CPU read @0x059
276155 [L1] Cache miss: addr = 059
276235 [L2] Cache miss: addr = 059
277125 [MEM] Mem hit: addr = 307, data = 00
277135 [L2] Cache Allocate: addr = 059 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
277145 [L1] Cache Allocate: addr = 059 data = 1f1e1d1c1b1a19181716151413121110
277145 [L1] Cache hit from L2: addr = 059, data = 19
277145 [TEST] CPU read @0x459
277155 [L1] Cache miss: addr = 459
277235 [L2] Cache miss: addr = 459
278125 [MEM] Mem hit: addr = 059, data = 40
278135 [L2] Cache Allocate: addr = 459 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
278145 [L1] Cache Allocate: addr = 459 data = 5f5e5d5c5b5a59585756555453525150
278145 [L1] Cache hit from L2: addr = 459, data = 59
278145 [TEST] CPU read @0x4c3
278155 [L1] Cache hit: addr = 4c3, data = e3
278165 [TEST] CPU read @0x272
278175 [L1] Cache miss: addr = 272
278235 [L2] Cache miss: addr = 272
279125 [MEM] Mem hit: addr = 459, data = 40
279135 [L2] Cache Allocate: addr = 272 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
279145 [L1] Cache Allocate: addr = 272 data = 5f5e5d5c5b5a59585756555453525150
279145 [L1] Cache hit from L2: addr = 272, data = 52
279145 [TEST] CPU read @0x0db
279155 [L1] Cache miss: addr = 0db
279235 [L2] Cache miss: addr = 0db
280125 [MEM] Mem hit: addr = 272, data = 60
280135 [L2] Cache Allocate: addr = 0db data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
280145 [L1] Cache Allocate: addr = 0db data = 7f7e7d7c7b7a79787776757473727170
280145 [L1] Cache hit from L2: addr = 0db, data = 7b
280145 [TEST] CPU read @0x44c
280155 [L1] Cache miss: addr = 44c
280235 [L2] Cache miss: addr = 44c
281125 [MEM] Mem hit: addr = 0db, data = c0
281135 [L2] Cache Allocate: addr = 44c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
281145 [L1] Cache Allocate: addr = 44c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
281145 [L1] Cache hit from L2: addr = 44c, data = cc
281145 [TEST] CPU read @0x579
281155 [L1] Cache miss: addr = 579
281235 [L2] Cache miss: addr = 579
282125 [MEM] Mem hit: addr = 44c, data = 40
282135 [L2] Cache Allocate: addr = 579 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
282145 [L1] Cache Allocate: addr = 579 data = 5f5e5d5c5b5a59585756555453525150
282145 [L1] Cache hit from L2: addr = 579, data = 59
282145 [TEST] CPU read @0x358
282155 [L1] Cache miss: addr = 358
282235 [L2] Cache miss: addr = 358
283125 [MEM] Mem hit: addr = 579, data = 60
283135 [L2] Cache Allocate: addr = 358 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
283145 [L1] Cache Allocate: addr = 358 data = 7f7e7d7c7b7a79787776757473727170
283145 [L1] Cache hit from L2: addr = 358, data = 78
283145 [TEST] CPU read @0x774
283155 [L1] Cache miss: addr = 774
283235 [L2] Cache miss: addr = 774
284125 [MEM] Mem hit: addr = 358, data = 40
284135 [L2] Cache Allocate: addr = 774 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
284145 [L1] Cache Allocate: addr = 774 data = 5f5e5d5c5b5a59585756555453525150
284145 [L1] Cache hit from L2: addr = 774, data = 54
284145 [TEST] CPU read @0x4d5
284155 [L1] Cache miss: addr = 4d5
284235 [L2] Cache hit: addr = 4d5, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
284245 [L1] Cache Allocate: addr = 4d5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
284245 [L1] Cache hit from L2: addr = 4d5, data = e5
284245 [TEST] CPU read @0x337
284255 [L1] Cache miss: addr = 337
284335 [L2] Cache miss: addr = 337
285125 [MEM] Mem hit: addr = 774, data = 60
285135 [L2] Cache Allocate: addr = 337 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
285145 [L1] Cache Allocate: addr = 337 data = 7f7e7d7c7b7a79787776757473727170
285145 [L1] Cache hit from L2: addr = 337, data = 77
285145 [TEST] CPU read @0x3af
285155 [L1] Cache miss: addr = 3af
285235 [L2] Cache miss: addr = 3af
286125 [MEM] Mem hit: addr = 337, data = 20
286135 [L2] Cache Allocate: addr = 3af data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
286145 [L1] Cache Allocate: addr = 3af data = 2f2e2d2c2b2a29282726252423222120
286145 [L1] Cache hit from L2: addr = 3af, data = 2f
286145 [TEST] CPU read @0x65d
286155 [L1] Cache miss: addr = 65d
286235 [L2] Cache miss: addr = 65d
287125 [MEM] Mem hit: addr = 3af, data = a0
287135 [L2] Cache Allocate: addr = 65d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
287145 [L1] Cache Allocate: addr = 65d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
287145 [L1] Cache hit from L2: addr = 65d, data = bd
287145 [TEST] CPU read @0x149
287155 [L1] Cache miss: addr = 149
287235 [L2] Cache miss: addr = 149
288125 [MEM] Mem hit: addr = 65d, data = 40
288135 [L2] Cache Allocate: addr = 149 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
288145 [L1] Cache Allocate: addr = 149 data = 4f4e4d4c4b4a49484746454443424140
288145 [L1] Cache hit from L2: addr = 149, data = 49
288145 [TEST] CPU read @0x1cb
288155 [L1] Cache miss: addr = 1cb
288235 [L2] Cache miss: addr = 1cb
289125 [MEM] Mem hit: addr = 149, data = 40
289135 [L2] Cache Allocate: addr = 1cb data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
289145 [L1] Cache Allocate: addr = 1cb data = 4f4e4d4c4b4a49484746454443424140
289145 [L1] Cache hit from L2: addr = 1cb, data = 4b
289145 [TEST] CPU read @0x223
289155 [L1] Cache hit: addr = 223, data = e3
289165 [TEST] CPU read @0x75d
289175 [L1] Cache miss: addr = 75d
289235 [L2] Cache miss: addr = 75d
290125 [MEM] Mem hit: addr = 1cb, data = c0
290135 [L2] Cache Allocate: addr = 75d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
290145 [L1] Cache Allocate: addr = 75d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
290145 [L1] Cache hit from L2: addr = 75d, data = dd
290145 [TEST] CPU read @0x5e5
290155 [L1] Cache miss: addr = 5e5
290235 [L2] Cache miss: addr = 5e5
291125 [MEM] Mem hit: addr = 75d, data = 40
291135 [L2] Cache Allocate: addr = 5e5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
291145 [L1] Cache Allocate: addr = 5e5 data = 4f4e4d4c4b4a49484746454443424140
291145 [L1] Cache hit from L2: addr = 5e5, data = 45
291145 [TEST] CPU read @0x59b
291155 [L1] Cache miss: addr = 59b
291235 [L2] Cache miss: addr = 59b
292125 [MEM] Mem hit: addr = 5e5, data = e0
292135 [L2] Cache Allocate: addr = 59b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
292145 [L1] Cache Allocate: addr = 59b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
292145 [L1] Cache hit from L2: addr = 59b, data = fb
292145 [TEST] CPU read @0x06c
292155 [L1] Cache miss: addr = 06c
292235 [L2] Cache miss: addr = 06c
293125 [MEM] Mem hit: addr = 59b, data = 80
293135 [L2] Cache Allocate: addr = 06c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
293145 [L1] Cache Allocate: addr = 06c data = 8f8e8d8c8b8a89888786858483828180
293145 [L1] Cache hit from L2: addr = 06c, data = 8c
293145 [TEST] CPU read @0x1bb
293155 [L1] Cache miss: addr = 1bb
293235 [L2] Cache miss: addr = 1bb
294125 [MEM] Mem hit: addr = 06c, data = 60
294135 [L2] Cache Allocate: addr = 1bb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
294145 [L1] Cache Allocate: addr = 1bb data = 7f7e7d7c7b7a79787776757473727170
294145 [L1] Cache hit from L2: addr = 1bb, data = 7b
294145 [TEST] CPU read @0x412
294155 [L1] Cache miss: addr = 412
294235 [L2] Cache miss: addr = 412
295125 [MEM] Mem hit: addr = 1bb, data = a0
295135 [L2] Cache Allocate: addr = 412 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
295145 [L1] Cache Allocate: addr = 412 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
295145 [L1] Cache hit from L2: addr = 412, data = b2
295145 [TEST] CPU read @0x050
295155 [L1] Cache miss: addr = 050
295235 [L2] Cache miss: addr = 050
296125 [MEM] Mem hit: addr = 412, data = 00
296135 [L2] Cache Allocate: addr = 050 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
296145 [L1] Cache Allocate: addr = 050 data = 1f1e1d1c1b1a19181716151413121110
296145 [L1] Cache hit from L2: addr = 050, data = 10
296145 [TEST] CPU read @0x0b7
296155 [L1] Cache miss: addr = 0b7
296235 [L2] Cache miss: addr = 0b7
297125 [MEM] Mem hit: addr = 050, data = 40
297135 [L2] Cache Allocate: addr = 0b7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
297145 [L1] Cache Allocate: addr = 0b7 data = 5f5e5d5c5b5a59585756555453525150
297145 [L1] Cache hit from L2: addr = 0b7, data = 57
297145 [TEST] CPU read @0x17d
297155 [L1] Cache miss: addr = 17d
297235 [L2] Cache hit: addr = 17d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
297245 [L1] Cache Allocate: addr = 17d data = 4f4e4d4c4b4a49484746454443424140
297245 [L1] Cache hit from L2: addr = 17d, data = 4d
297245 [TEST] CPU read @0x53f
297255 [L1] Cache miss: addr = 53f
297335 [L2] Cache miss: addr = 53f
298125 [MEM] Mem hit: addr = 0b7, data = a0
298135 [L2] Cache Allocate: addr = 53f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
298145 [L1] Cache Allocate: addr = 53f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
298145 [L1] Cache hit from L2: addr = 53f, data = bf
298145 [TEST] CPU read @0x1f2
298155 [L1] Cache miss: addr = 1f2
298235 [L2] Cache miss: addr = 1f2
299125 [MEM] Mem hit: addr = 53f, data = 20
299135 [L2] Cache Allocate: addr = 1f2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
299145 [L1] Cache Allocate: addr = 1f2 data = 3f3e3d3c3b3a39383736353433323130
299145 [L1] Cache hit from L2: addr = 1f2, data = 32
299145 [TEST] CPU read @0x6fc
299155 [L1] Cache miss: addr = 6fc
299235 [L2] Cache miss: addr = 6fc
300125 [MEM] Mem hit: addr = 1f2, data = e0
300135 [L2] Cache Allocate: addr = 6fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
300145 [L1] Cache Allocate: addr = 6fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
300145 [L1] Cache hit from L2: addr = 6fc, data = fc
300145 [TEST] CPU read @0x48d
300155 [L1] Cache hit: addr = 48d, data = 2d
300165 [TEST] CPU read @0x7fe
300175 [L1] Cache miss: addr = 7fe
300235 [L2] Cache miss: addr = 7fe
301125 [MEM] Mem hit: addr = 6fc, data = e0
301135 [L2] Cache Allocate: addr = 7fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
301145 [L1] Cache Allocate: addr = 7fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
301145 [L1] Cache hit from L2: addr = 7fe, data = fe
301145 [TEST] CPU read @0x2ba
301155 [L1] Cache miss: addr = 2ba
301235 [L2] Cache miss: addr = 2ba
302125 [MEM] Mem hit: addr = 7fe, data = e0
302135 [L2] Cache Allocate: addr = 2ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
302145 [L1] Cache Allocate: addr = 2ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
302145 [L1] Cache hit from L2: addr = 2ba, data = fa
302145 [TEST] CPU read @0x6d2
302155 [L1] Cache hit: addr = 6d2, data = b2
302165 [TEST] CPU read @0x7d9
302175 [L1] Cache miss: addr = 7d9
302235 [L2] Cache hit: addr = 7d9, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
302245 [L1] Cache Allocate: addr = 7d9 data = 4f4e4d4c4b4a49484746454443424140
302245 [L1] Cache hit from L2: addr = 7d9, data = 49
302245 [TEST] CPU read @0x2a5
302255 [L1] Cache miss: addr = 2a5
302335 [L2] Cache hit: addr = 2a5, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
302345 [L1] Cache Allocate: addr = 2a5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
302345 [L1] Cache hit from L2: addr = 2a5, data = e5
302345 [TEST] CPU read @0x188
302355 [L1] Cache miss: addr = 188
302435 [L2] Cache miss: addr = 188
303125 [MEM] Mem hit: addr = 2ba, data = a0
303135 [L2] Cache Allocate: addr = 188 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
303145 [L1] Cache Allocate: addr = 188 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
303145 [L1] Cache hit from L2: addr = 188, data = a8
303145 [TEST] CPU read @0x3a7
303155 [L1] Cache miss: addr = 3a7
303235 [L2] Cache miss: addr = 3a7
304125 [MEM] Mem hit: addr = 188, data = 80
304135 [L2] Cache Allocate: addr = 3a7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
304145 [L1] Cache Allocate: addr = 3a7 data = 8f8e8d8c8b8a89888786858483828180
304145 [L1] Cache hit from L2: addr = 3a7, data = 87
304145 [TEST] CPU read @0x20a
304155 [L1] Cache miss: addr = 20a
304235 [L2] Cache miss: addr = 20a
305125 [MEM] Mem hit: addr = 3a7, data = a0
305135 [L2] Cache Allocate: addr = 20a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
305145 [L1] Cache Allocate: addr = 20a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
305145 [L1] Cache hit from L2: addr = 20a, data = aa
305145 [TEST] CPU read @0x026
305155 [L1] Cache miss: addr = 026
305235 [L2] Cache miss: addr = 026
306125 [MEM] Mem hit: addr = 20a, data = 00
306135 [L2] Cache Allocate: addr = 026 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
306145 [L1] Cache Allocate: addr = 026 data = 0f0e0d0c0b0a09080706050403020100
306145 [L1] Cache hit from L2: addr = 026, data = 06
306145 [TEST] CPU read @0x643
306155 [L1] Cache miss: addr = 643
306235 [L2] Cache miss: addr = 643
307125 [MEM] Mem hit: addr = 026, data = 20
307135 [L2] Cache Allocate: addr = 643 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
307145 [L1] Cache Allocate: addr = 643 data = 2f2e2d2c2b2a29282726252423222120
307145 [L1] Cache hit from L2: addr = 643, data = 23
307145 [TEST] CPU read @0x2e2
307155 [L1] Cache hit: addr = 2e2, data = c2
307165 [TEST] CPU read @0x6ea
307175 [L1] Cache miss: addr = 6ea
307235 [L2] Cache miss: addr = 6ea
308125 [MEM] Mem hit: addr = 643, data = 40
308135 [L2] Cache Allocate: addr = 6ea data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
308145 [L1] Cache Allocate: addr = 6ea data = 4f4e4d4c4b4a49484746454443424140
308145 [L1] Cache hit from L2: addr = 6ea, data = 4a
308145 [TEST] CPU read @0x74d
308155 [L1] Cache miss: addr = 74d
308235 [L2] Cache miss: addr = 74d
309125 [MEM] Mem hit: addr = 6ea, data = e0
309135 [L2] Cache Allocate: addr = 74d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
309145 [L1] Cache Allocate: addr = 74d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
309145 [L1] Cache hit from L2: addr = 74d, data = ed
309145 [TEST] CPU read @0x305
309155 [L1] Cache miss: addr = 305
309235 [L2] Cache miss: addr = 305
310125 [MEM] Mem hit: addr = 74d, data = 40
310135 [L2] Cache Allocate: addr = 305 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
310145 [L1] Cache Allocate: addr = 305 data = 4f4e4d4c4b4a49484746454443424140
310145 [L1] Cache hit from L2: addr = 305, data = 45
310145 [TEST] CPU read @0x6de
310155 [L1] Cache hit: addr = 6de, data = be
310165 [TEST] CPU read @0x60d
310175 [L1] Cache miss: addr = 60d
310235 [L2] Cache miss: addr = 60d
311125 [MEM] Mem hit: addr = 305, data = 00
311135 [L2] Cache Allocate: addr = 60d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
311145 [L1] Cache Allocate: addr = 60d data = 0f0e0d0c0b0a09080706050403020100
311145 [L1] Cache hit from L2: addr = 60d, data = 0d
311145 [TEST] CPU read @0x037
311155 [L1] Cache miss: addr = 037
311235 [L2] Cache miss: addr = 037
312125 [MEM] Mem hit: addr = 60d, data = 00
312135 [L2] Cache Allocate: addr = 037 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
312145 [L1] Cache Allocate: addr = 037 data = 1f1e1d1c1b1a19181716151413121110
312145 [L1] Cache hit from L2: addr = 037, data = 17
312145 [TEST] CPU read @0x66c
312155 [L1] Cache miss: addr = 66c
312235 [L2] Cache miss: addr = 66c
313125 [MEM] Mem hit: addr = 037, data = 20
313135 [L2] Cache Allocate: addr = 66c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
313145 [L1] Cache Allocate: addr = 66c data = 2f2e2d2c2b2a29282726252423222120
313145 [L1] Cache hit from L2: addr = 66c, data = 2c
313145 [TEST] CPU read @0x532
313155 [L1] Cache miss: addr = 532
313235 [L2] Cache miss: addr = 532
314125 [MEM] Mem hit: addr = 66c, data = 60
314135 [L2] Cache Allocate: addr = 532 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
314145 [L1] Cache Allocate: addr = 532 data = 7f7e7d7c7b7a79787776757473727170
314145 [L1] Cache hit from L2: addr = 532, data = 72
314145 [TEST] CPU read @0x2da
314155 [L1] Cache miss: addr = 2da
314235 [L2] Cache miss: addr = 2da
315125 [MEM] Mem hit: addr = 532, data = 20
315135 [L2] Cache Allocate: addr = 2da data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
315145 [L1] Cache Allocate: addr = 2da data = 3f3e3d3c3b3a39383736353433323130
315145 [L1] Cache hit from L2: addr = 2da, data = 3a
315145 [TEST] CPU read @0x318
315155 [L1] Cache miss: addr = 318
315235 [L2] Cache miss: addr = 318
316125 [MEM] Mem hit: addr = 2da, data = c0
316135 [L2] Cache Allocate: addr = 318 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
316145 [L1] Cache Allocate: addr = 318 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
316145 [L1] Cache hit from L2: addr = 318, data = d8
316145 [TEST] CPU read @0x0dd
316155 [L1] Cache miss: addr = 0dd
316235 [L2] Cache miss: addr = 0dd
317125 [MEM] Mem hit: addr = 318, data = 00
317135 [L2] Cache Allocate: addr = 0dd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
317145 [L1] Cache Allocate: addr = 0dd data = 1f1e1d1c1b1a19181716151413121110
317145 [L1] Cache hit from L2: addr = 0dd, data = 1d
317145 [TEST] CPU read @0x253
317155 [L1] Cache miss: addr = 253
317235 [L2] Cache hit: addr = 253, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
317245 [L1] Cache Allocate: addr = 253 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
317245 [L1] Cache hit from L2: addr = 253, data = e3
317245 [TEST] CPU read @0x385
317255 [L1] Cache miss: addr = 385
317335 [L2] Cache miss: addr = 385
318125 [MEM] Mem hit: addr = 0dd, data = c0
318135 [L2] Cache Allocate: addr = 385 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
318145 [L1] Cache Allocate: addr = 385 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
318145 [L1] Cache hit from L2: addr = 385, data = c5
318145 [TEST] CPU read @0x122
318155 [L1] Cache miss: addr = 122
318235 [L2] Cache miss: addr = 122
319125 [MEM] Mem hit: addr = 385, data = 80
319135 [L2] Cache Allocate: addr = 122 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
319145 [L1] Cache Allocate: addr = 122 data = 8f8e8d8c8b8a89888786858483828180
319145 [L1] Cache hit from L2: addr = 122, data = 82
319145 [TEST] CPU read @0x222
319155 [L1] Cache hit: addr = 222, data = e2
319165 [TEST] CPU read @0x1ea
319175 [L1] Cache miss: addr = 1ea
319235 [L2] Cache miss: addr = 1ea
320125 [MEM] Mem hit: addr = 122, data = 20
320135 [L2] Cache Allocate: addr = 1ea data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
320145 [L1] Cache Allocate: addr = 1ea data = 2f2e2d2c2b2a29282726252423222120
320145 [L1] Cache hit from L2: addr = 1ea, data = 2a
320145 [TEST] CPU read @0x21e
320155 [L1] Cache miss: addr = 21e
320235 [L2] Cache miss: addr = 21e
321125 [MEM] Mem hit: addr = 1ea, data = e0
321135 [L2] Cache Allocate: addr = 21e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
321145 [L1] Cache Allocate: addr = 21e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
321145 [L1] Cache hit from L2: addr = 21e, data = fe
321145 [TEST] CPU read @0x7b7
321155 [L1] Cache miss: addr = 7b7
321235 [L2] Cache miss: addr = 7b7
322125 [MEM] Mem hit: addr = 21e, data = 00
322135 [L2] Cache Allocate: addr = 7b7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
322145 [L1] Cache Allocate: addr = 7b7 data = 1f1e1d1c1b1a19181716151413121110
322145 [L1] Cache hit from L2: addr = 7b7, data = 17
322145 [TEST] CPU read @0x027
322155 [L1] Cache miss: addr = 027
322235 [L2] Cache miss: addr = 027
323125 [MEM] Mem hit: addr = 7b7, data = a0
323135 [L2] Cache Allocate: addr = 027 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
323145 [L1] Cache Allocate: addr = 027 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
323145 [L1] Cache hit from L2: addr = 027, data = a7
323145 [TEST] CPU read @0x2f1
323155 [L1] Cache miss: addr = 2f1
323235 [L2] Cache hit: addr = 2f1, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
323245 [L1] Cache Allocate: addr = 2f1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
323245 [L1] Cache hit from L2: addr = 2f1, data = c1
323245 [TEST] CPU read @0x23d
323255 [L1] Cache miss: addr = 23d
323335 [L2] Cache hit: addr = 23d, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
323345 [L1] Cache Allocate: addr = 23d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
323345 [L1] Cache hit from L2: addr = 23d, data = ed
323345 [TEST] CPU read @0x7a6
323355 [L1] Cache miss: addr = 7a6
323435 [L2] Cache miss: addr = 7a6
324125 [MEM] Mem hit: addr = 027, data = 20
324135 [L2] Cache Allocate: addr = 7a6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
324145 [L1] Cache Allocate: addr = 7a6 data = 2f2e2d2c2b2a29282726252423222120
324145 [L1] Cache hit from L2: addr = 7a6, data = 26
324145 [TEST] CPU read @0x141
324155 [L1] Cache miss: addr = 141
324235 [L2] Cache miss: addr = 141
325125 [MEM] Mem hit: addr = 7a6, data = a0
325135 [L2] Cache Allocate: addr = 141 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
325145 [L1] Cache Allocate: addr = 141 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
325145 [L1] Cache hit from L2: addr = 141, data = a1
325145 [TEST] CPU read @0x1fd
325155 [L1] Cache miss: addr = 1fd
325235 [L2] Cache miss: addr = 1fd
326125 [MEM] Mem hit: addr = 141, data = 40
326135 [L2] Cache Allocate: addr = 1fd data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
326145 [L1] Cache Allocate: addr = 1fd data = 5f5e5d5c5b5a59585756555453525150
326145 [L1] Cache hit from L2: addr = 1fd, data = 5d
326145 [TEST] CPU read @0x573
326155 [L1] Cache miss: addr = 573
326235 [L2] Cache miss: addr = 573
327125 [MEM] Mem hit: addr = 1fd, data = e0
327135 [L2] Cache Allocate: addr = 573 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
327145 [L1] Cache Allocate: addr = 573 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
327145 [L1] Cache hit from L2: addr = 573, data = f3
327145 [TEST] CPU read @0x1a5
327155 [L1] Cache miss: addr = 1a5
327235 [L2] Cache miss: addr = 1a5
328125 [MEM] Mem hit: addr = 573, data = 60
328135 [L2] Cache Allocate: addr = 1a5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
328145 [L1] Cache Allocate: addr = 1a5 data = 6f6e6d6c6b6a69686766656463626160
328145 [L1] Cache hit from L2: addr = 1a5, data = 65
328145 [TEST] CPU read @0x5cc
328155 [L1] Cache miss: addr = 5cc
328235 [L2] Cache hit: addr = 5cc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
328245 [L1] Cache Allocate: addr = 5cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
328245 [L1] Cache hit from L2: addr = 5cc, data = ac
328245 [TEST] CPU read @0x5b3
328255 [L1] Cache hit: addr = 5b3, data = 93
328265 [TEST] CPU read @0x609
328275 [L1] Cache miss: addr = 609
328335 [L2] Cache miss: addr = 609
329125 [MEM] Mem hit: addr = 1a5, data = a0
329135 [L2] Cache Allocate: addr = 609 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
329145 [L1] Cache Allocate: addr = 609 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
329145 [L1] Cache hit from L2: addr = 609, data = a9
329145 [TEST] CPU read @0x4c3
329155 [L1] Cache hit: addr = 4c3, data = e3
329165 [TEST] CPU read @0x076
329175 [L1] Cache miss: addr = 076
329235 [L2] Cache miss: addr = 076
330125 [MEM] Mem hit: addr = 609, data = 00
330135 [L2] Cache Allocate: addr = 076 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
330145 [L1] Cache Allocate: addr = 076 data = 1f1e1d1c1b1a19181716151413121110
330145 [L1] Cache hit from L2: addr = 076, data = 16
330145 [TEST] CPU read @0x0ea
330155 [L1] Cache miss: addr = 0ea
330235 [L2] Cache miss: addr = 0ea
331125 [MEM] Mem hit: addr = 076, data = 60
331135 [L2] Cache Allocate: addr = 0ea data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
331145 [L1] Cache Allocate: addr = 0ea data = 6f6e6d6c6b6a69686766656463626160
331145 [L1] Cache hit from L2: addr = 0ea, data = 6a
331145 [TEST] CPU read @0x134
331155 [L1] Cache miss: addr = 134
331235 [L2] Cache miss: addr = 134
332125 [MEM] Mem hit: addr = 0ea, data = e0
332135 [L2] Cache Allocate: addr = 134 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
332145 [L1] Cache Allocate: addr = 134 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
332145 [L1] Cache hit from L2: addr = 134, data = f4
332145 [TEST] CPU read @0x10a
332155 [L1] Cache miss: addr = 10a
332235 [L2] Cache miss: addr = 10a
333125 [MEM] Mem hit: addr = 134, data = 20
333135 [L2] Cache Allocate: addr = 10a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
333145 [L1] Cache Allocate: addr = 10a data = 2f2e2d2c2b2a29282726252423222120
333145 [L1] Cache hit from L2: addr = 10a, data = 2a
333145 [TEST] CPU read @0x21e
333155 [L1] Cache miss: addr = 21e
333235 [L2] Cache miss: addr = 21e
334125 [MEM] Mem hit: addr = 10a, data = 00
334135 [L2] Cache Allocate: addr = 21e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
334145 [L1] Cache Allocate: addr = 21e data = 1f1e1d1c1b1a19181716151413121110
334145 [L1] Cache hit from L2: addr = 21e, data = 1e
334145 [TEST] CPU read @0x559
334155 [L1] Cache hit: addr = 559, data = d9
334165 [TEST] CPU read @0x54d
334175 [L1] Cache miss: addr = 54d
334235 [L2] Cache hit: addr = 54d, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
334245 [L1] Cache Allocate: addr = 54d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
334245 [L1] Cache hit from L2: addr = 54d, data = cd
334245 [TEST] CPU read @0x009
334255 [L1] Cache miss: addr = 009
334335 [L2] Cache miss: addr = 009
335125 [MEM] Mem hit: addr = 21e, data = 00
335135 [L2] Cache Allocate: addr = 009 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
335145 [L1] Cache Allocate: addr = 009 data = 0f0e0d0c0b0a09080706050403020100
335145 [L1] Cache hit from L2: addr = 009, data = 09
335145 [TEST] CPU read @0x784
335155 [L1] Cache miss: addr = 784
335235 [L2] Cache miss: addr = 784
336125 [MEM] Mem hit: addr = 009, data = 00
336135 [L2] Cache Allocate: addr = 784 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
336145 [L1] Cache Allocate: addr = 784 data = 0f0e0d0c0b0a09080706050403020100
336145 [L1] Cache hit from L2: addr = 784, data = 04
336145 [TEST] CPU read @0x167
336155 [L1] Cache miss: addr = 167
336235 [L2] Cache hit: addr = 167, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
336245 [L1] Cache Allocate: addr = 167 data = 4f4e4d4c4b4a49484746454443424140
336245 [L1] Cache hit from L2: addr = 167, data = 47
336245 [TEST] CPU read @0x01d
336255 [L1] Cache miss: addr = 01d
336335 [L2] Cache miss: addr = 01d
337125 [MEM] Mem hit: addr = 784, data = 80
337135 [L2] Cache Allocate: addr = 01d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
337145 [L1] Cache Allocate: addr = 01d data = 9f9e9d9c9b9a99989796959493929190
337145 [L1] Cache hit from L2: addr = 01d, data = 9d
337145 [TEST] CPU read @0x079
337155 [L1] Cache miss: addr = 079
337235 [L2] Cache miss: addr = 079
338125 [MEM] Mem hit: addr = 01d, data = 00
338135 [L2] Cache Allocate: addr = 079 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
338145 [L1] Cache Allocate: addr = 079 data = 1f1e1d1c1b1a19181716151413121110
338145 [L1] Cache hit from L2: addr = 079, data = 19
338145 [TEST] CPU read @0x4c8
338155 [L1] Cache hit: addr = 4c8, data = e8
338165 [TEST] CPU read @0x2ff
338175 [L1] Cache miss: addr = 2ff
338235 [L2] Cache hit: addr = 2ff, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
338245 [L1] Cache Allocate: addr = 2ff data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
338245 [L1] Cache hit from L2: addr = 2ff, data = cf
338245 [TEST] CPU read @0x6ed
338255 [L1] Cache miss: addr = 6ed
338335 [L2] Cache miss: addr = 6ed
339125 [MEM] Mem hit: addr = 079, data = 60
339135 [L2] Cache Allocate: addr = 6ed data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
339145 [L1] Cache Allocate: addr = 6ed data = 6f6e6d6c6b6a69686766656463626160
339145 [L1] Cache hit from L2: addr = 6ed, data = 6d
339145 [TEST] CPU read @0x5c4
339155 [L1] Cache miss: addr = 5c4
339235 [L2] Cache hit: addr = 5c4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
339245 [L1] Cache Allocate: addr = 5c4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
339245 [L1] Cache hit from L2: addr = 5c4, data = a4
339245 [TEST] CPU read @0x5e4
339255 [L1] Cache miss: addr = 5e4
339335 [L2] Cache miss: addr = 5e4
340125 [MEM] Mem hit: addr = 6ed, data = e0
340135 [L2] Cache Allocate: addr = 5e4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
340145 [L1] Cache Allocate: addr = 5e4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
340145 [L1] Cache hit from L2: addr = 5e4, data = e4
340145 [TEST] CPU read @0x6e7
340155 [L1] Cache miss: addr = 6e7
340235 [L2] Cache miss: addr = 6e7
341125 [MEM] Mem hit: addr = 5e4, data = e0
341135 [L2] Cache Allocate: addr = 6e7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
341145 [L1] Cache Allocate: addr = 6e7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
341145 [L1] Cache hit from L2: addr = 6e7, data = e7
341145 [TEST] CPU read @0x35c
341155 [L1] Cache miss: addr = 35c
341235 [L2] Cache miss: addr = 35c
342125 [MEM] Mem hit: addr = 6e7, data = e0
342135 [L2] Cache Allocate: addr = 35c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
342145 [L1] Cache Allocate: addr = 35c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
342145 [L1] Cache hit from L2: addr = 35c, data = fc
342145 [TEST] CPU read @0x78d
342155 [L1] Cache miss: addr = 78d
342235 [L2] Cache miss: addr = 78d
343125 [MEM] Mem hit: addr = 35c, data = 40
343135 [L2] Cache Allocate: addr = 78d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
343145 [L1] Cache Allocate: addr = 78d data = 4f4e4d4c4b4a49484746454443424140
343145 [L1] Cache hit from L2: addr = 78d, data = 4d
343145 [TEST] CPU read @0x123
343155 [L1] Cache miss: addr = 123
343235 [L2] Cache miss: addr = 123
344125 [MEM] Mem hit: addr = 78d, data = 80
344135 [L2] Cache Allocate: addr = 123 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
344145 [L1] Cache Allocate: addr = 123 data = 8f8e8d8c8b8a89888786858483828180
344145 [L1] Cache hit from L2: addr = 123, data = 83
344145 [TEST] CPU read @0x198
344155 [L1] Cache miss: addr = 198
344235 [L2] Cache miss: addr = 198
345125 [MEM] Mem hit: addr = 123, data = 20
345135 [L2] Cache Allocate: addr = 198 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
345145 [L1] Cache Allocate: addr = 198 data = 3f3e3d3c3b3a39383736353433323130
345145 [L1] Cache hit from L2: addr = 198, data = 38
345145 [TEST] CPU read @0x397
345155 [L1] Cache miss: addr = 397
345235 [L2] Cache miss: addr = 397
346125 [MEM] Mem hit: addr = 198, data = 80
346135 [L2] Cache Allocate: addr = 397 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
346145 [L1] Cache Allocate: addr = 397 data = 9f9e9d9c9b9a99989796959493929190
346145 [L1] Cache hit from L2: addr = 397, data = 97
346145 [TEST] CPU read @0x70f
346155 [L1] Cache miss: addr = 70f
346235 [L2] Cache miss: addr = 70f
347125 [MEM] Mem hit: addr = 397, data = 80
347135 [L2] Cache Allocate: addr = 70f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
347145 [L1] Cache Allocate: addr = 70f data = 8f8e8d8c8b8a89888786858483828180
347145 [L1] Cache hit from L2: addr = 70f, data = 8f
347145 [TEST] CPU read @0x7ca
347155 [L1] Cache miss: addr = 7ca
347235 [L2] Cache hit: addr = 7ca, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
347245 [L1] Cache Allocate: addr = 7ca data = 4f4e4d4c4b4a49484746454443424140
347245 [L1] Cache hit from L2: addr = 7ca, data = 4a
347245 [TEST] CPU read @0x401
347255 [L1] Cache miss: addr = 401
347335 [L2] Cache miss: addr = 401
348125 [MEM] Mem hit: addr = 70f, data = 00
348135 [L2] Cache Allocate: addr = 401 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
348145 [L1] Cache Allocate: addr = 401 data = 0f0e0d0c0b0a09080706050403020100
348145 [L1] Cache hit from L2: addr = 401, data = 01
348145 [TEST] CPU read @0x015
348155 [L1] Cache miss: addr = 015
348235 [L2] Cache miss: addr = 015
349125 [MEM] Mem hit: addr = 401, data = 00
349135 [L2] Cache Allocate: addr = 015 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
349145 [L1] Cache Allocate: addr = 015 data = 1f1e1d1c1b1a19181716151413121110
349145 [L1] Cache hit from L2: addr = 015, data = 15
349145 [TEST] CPU read @0x56b
349155 [L1] Cache miss: addr = 56b
349235 [L2] Cache miss: addr = 56b
350125 [MEM] Mem hit: addr = 015, data = 00
350135 [L2] Cache Allocate: addr = 56b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
350145 [L1] Cache Allocate: addr = 56b data = 0f0e0d0c0b0a09080706050403020100
350145 [L1] Cache hit from L2: addr = 56b, data = 0b
350145 [TEST] CPU read @0x0e7
350155 [L1] Cache miss: addr = 0e7
350235 [L2] Cache miss: addr = 0e7
351125 [MEM] Mem hit: addr = 56b, data = 60
351135 [L2] Cache Allocate: addr = 0e7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
351145 [L1] Cache Allocate: addr = 0e7 data = 6f6e6d6c6b6a69686766656463626160
351145 [L1] Cache hit from L2: addr = 0e7, data = 67
351145 [TEST] CPU read @0x440
351155 [L1] Cache miss: addr = 440
351235 [L2] Cache miss: addr = 440
352125 [MEM] Mem hit: addr = 0e7, data = e0
352135 [L2] Cache Allocate: addr = 440 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
352145 [L1] Cache Allocate: addr = 440 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
352145 [L1] Cache hit from L2: addr = 440, data = e0
352145 [TEST] CPU read @0x269
352155 [L1] Cache miss: addr = 269
352235 [L2] Cache miss: addr = 269
353125 [MEM] Mem hit: addr = 440, data = 40
353135 [L2] Cache Allocate: addr = 269 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
353145 [L1] Cache Allocate: addr = 269 data = 4f4e4d4c4b4a49484746454443424140
353145 [L1] Cache hit from L2: addr = 269, data = 49
353145 [TEST] CPU read @0x1bf
353155 [L1] Cache miss: addr = 1bf
353235 [L2] Cache miss: addr = 1bf
354125 [MEM] Mem hit: addr = 269, data = 60
354135 [L2] Cache Allocate: addr = 1bf data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
354145 [L1] Cache Allocate: addr = 1bf data = 7f7e7d7c7b7a79787776757473727170
354145 [L1] Cache hit from L2: addr = 1bf, data = 7f
354145 [TEST] CPU read @0x588
354155 [L1] Cache miss: addr = 588
354235 [L2] Cache miss: addr = 588
355125 [MEM] Mem hit: addr = 1bf, data = a0
355135 [L2] Cache Allocate: addr = 588 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
355145 [L1] Cache Allocate: addr = 588 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
355145 [L1] Cache hit from L2: addr = 588, data = a8
355145 [TEST] CPU read @0x1b5
355155 [L1] Cache hit: addr = 1b5, data = 75
355165 [TEST] CPU read @0x239
355175 [L1] Cache miss: addr = 239
355235 [L2] Cache hit: addr = 239, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
355245 [L1] Cache Allocate: addr = 239 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
355245 [L1] Cache hit from L2: addr = 239, data = e9
355245 [TEST] CPU read @0x31d
355255 [L1] Cache miss: addr = 31d
355335 [L2] Cache miss: addr = 31d
356125 [MEM] Mem hit: addr = 588, data = 80
356135 [L2] Cache Allocate: addr = 31d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
356145 [L1] Cache Allocate: addr = 31d data = 9f9e9d9c9b9a99989796959493929190
356145 [L1] Cache hit from L2: addr = 31d, data = 9d
356145 [TEST] CPU read @0x340
356155 [L1] Cache miss: addr = 340
356235 [L2] Cache miss: addr = 340
357125 [MEM] Mem hit: addr = 31d, data = 00
357135 [L2] Cache Allocate: addr = 340 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
357145 [L1] Cache Allocate: addr = 340 data = 0f0e0d0c0b0a09080706050403020100
357145 [L1] Cache hit from L2: addr = 340, data = 00
357145 [TEST] CPU read @0x177
357155 [L1] Cache miss: addr = 177
357235 [L2] Cache hit: addr = 177, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
357245 [L1] Cache Allocate: addr = 177 data = 4f4e4d4c4b4a49484746454443424140
357245 [L1] Cache hit from L2: addr = 177, data = 47
357245 [TEST] CPU read @0x504
357255 [L1] Cache miss: addr = 504
357335 [L2] Cache miss: addr = 504
358125 [MEM] Mem hit: addr = 340, data = 40
358135 [L2] Cache Allocate: addr = 504 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
358145 [L1] Cache Allocate: addr = 504 data = 4f4e4d4c4b4a49484746454443424140
358145 [L1] Cache hit from L2: addr = 504, data = 44
358145 [TEST] CPU read @0x036
358155 [L1] Cache miss: addr = 036
358235 [L2] Cache miss: addr = 036
359125 [MEM] Mem hit: addr = 504, data = 00
359135 [L2] Cache Allocate: addr = 036 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
359145 [L1] Cache Allocate: addr = 036 data = 1f1e1d1c1b1a19181716151413121110
359145 [L1] Cache hit from L2: addr = 036, data = 16
359145 [TEST] CPU read @0x54f
359155 [L1] Cache miss: addr = 54f
359235 [L2] Cache hit: addr = 54f, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
359245 [L1] Cache Allocate: addr = 54f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
359245 [L1] Cache hit from L2: addr = 54f, data = cf
359245 [TEST] CPU read @0x397
359255 [L1] Cache miss: addr = 397
359335 [L2] Cache miss: addr = 397
360125 [MEM] Mem hit: addr = 036, data = 20
360135 [L2] Cache Allocate: addr = 397 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
360145 [L1] Cache Allocate: addr = 397 data = 3f3e3d3c3b3a39383736353433323130
360145 [L1] Cache hit from L2: addr = 397, data = 37
360145 [TEST] CPU read @0x6c0
360155 [L1] Cache miss: addr = 6c0
360235 [L2] Cache hit: addr = 6c0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
360245 [L1] Cache Allocate: addr = 6c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
360245 [L1] Cache hit from L2: addr = 6c0, data = a0
360245 [TEST] CPU read @0x7d7
360255 [L1] Cache miss: addr = 7d7
360335 [L2] Cache hit: addr = 7d7, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
360345 [L1] Cache Allocate: addr = 7d7 data = 4f4e4d4c4b4a49484746454443424140
360345 [L1] Cache hit from L2: addr = 7d7, data = 47
360345 [TEST] CPU read @0x040
360355 [L1] Cache miss: addr = 040
360435 [L2] Cache miss: addr = 040
361125 [MEM] Mem hit: addr = 397, data = 80
361135 [L2] Cache Allocate: addr = 040 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
361145 [L1] Cache Allocate: addr = 040 data = 8f8e8d8c8b8a89888786858483828180
361145 [L1] Cache hit from L2: addr = 040, data = 80
361145 [TEST] CPU read @0x334
361155 [L1] Cache miss: addr = 334
361235 [L2] Cache miss: addr = 334
362125 [MEM] Mem hit: addr = 040, data = 40
362135 [L2] Cache Allocate: addr = 334 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
362145 [L1] Cache Allocate: addr = 334 data = 5f5e5d5c5b5a59585756555453525150
362145 [L1] Cache hit from L2: addr = 334, data = 54
362145 [TEST] CPU read @0x2f1
362155 [L1] Cache miss: addr = 2f1
362235 [L2] Cache hit: addr = 2f1, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
362245 [L1] Cache Allocate: addr = 2f1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
362245 [L1] Cache hit from L2: addr = 2f1, data = c1
362245 [TEST] CPU read @0x10e
362255 [L1] Cache miss: addr = 10e
362335 [L2] Cache miss: addr = 10e
363125 [MEM] Mem hit: addr = 334, data = 20
363135 [L2] Cache Allocate: addr = 10e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
363145 [L1] Cache Allocate: addr = 10e data = 2f2e2d2c2b2a29282726252423222120
363145 [L1] Cache hit from L2: addr = 10e, data = 2e
363145 [TEST] CPU read @0x758
363155 [L1] Cache miss: addr = 758
363235 [L2] Cache miss: addr = 758
364125 [MEM] Mem hit: addr = 10e, data = 00
364135 [L2] Cache Allocate: addr = 758 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
364145 [L1] Cache Allocate: addr = 758 data = 1f1e1d1c1b1a19181716151413121110
364145 [L1] Cache hit from L2: addr = 758, data = 18
364145 [TEST] CPU read @0x4d1
364155 [L1] Cache miss: addr = 4d1
364235 [L2] Cache hit: addr = 4d1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
364245 [L1] Cache Allocate: addr = 4d1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
364245 [L1] Cache hit from L2: addr = 4d1, data = e1
364245 [TEST] CPU read @0x547
364255 [L1] Cache miss: addr = 547
364335 [L2] Cache hit: addr = 547, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
364345 [L1] Cache Allocate: addr = 547 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
364345 [L1] Cache hit from L2: addr = 547, data = c7
364345 [TEST] CPU read @0x10f
364355 [L1] Cache miss: addr = 10f
364435 [L2] Cache miss: addr = 10f
365125 [MEM] Mem hit: addr = 758, data = 40
365135 [L2] Cache Allocate: addr = 10f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
365145 [L1] Cache Allocate: addr = 10f data = 4f4e4d4c4b4a49484746454443424140
365145 [L1] Cache hit from L2: addr = 10f, data = 4f
365145 [TEST] CPU read @0x2b2
365155 [L1] Cache miss: addr = 2b2
365235 [L2] Cache miss: addr = 2b2
366125 [MEM] Mem hit: addr = 10f, data = 00
366135 [L2] Cache Allocate: addr = 2b2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
366145 [L1] Cache Allocate: addr = 2b2 data = 1f1e1d1c1b1a19181716151413121110
366145 [L1] Cache hit from L2: addr = 2b2, data = 12
366145 [TEST] CPU read @0x5e1
366155 [L1] Cache miss: addr = 5e1
366235 [L2] Cache miss: addr = 5e1
367125 [MEM] Mem hit: addr = 2b2, data = a0
367135 [L2] Cache Allocate: addr = 5e1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
367145 [L1] Cache Allocate: addr = 5e1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
367145 [L1] Cache hit from L2: addr = 5e1, data = a1
367145 [TEST] CPU read @0x26c
367155 [L1] Cache miss: addr = 26c
367235 [L2] Cache miss: addr = 26c
368125 [MEM] Mem hit: addr = 5e1, data = e0
368135 [L2] Cache Allocate: addr = 26c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
368145 [L1] Cache Allocate: addr = 26c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
368145 [L1] Cache hit from L2: addr = 26c, data = ec
368145 [TEST] CPU read @0x6ac
368155 [L1] Cache miss: addr = 6ac
368235 [L2] Cache miss: addr = 6ac
369125 [MEM] Mem hit: addr = 26c, data = 60
369135 [L2] Cache Allocate: addr = 6ac data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
369145 [L1] Cache Allocate: addr = 6ac data = 6f6e6d6c6b6a69686766656463626160
369145 [L1] Cache hit from L2: addr = 6ac, data = 6c
369145 [TEST] CPU read @0x45c
369155 [L1] Cache miss: addr = 45c
369235 [L2] Cache miss: addr = 45c
370125 [MEM] Mem hit: addr = 6ac, data = a0
370135 [L2] Cache Allocate: addr = 45c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
370145 [L1] Cache Allocate: addr = 45c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
370145 [L1] Cache hit from L2: addr = 45c, data = bc
370145 [TEST] CPU read @0x610
370155 [L1] Cache miss: addr = 610
370235 [L2] Cache miss: addr = 610
371125 [MEM] Mem hit: addr = 45c, data = 40
371135 [L2] Cache Allocate: addr = 610 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
371145 [L1] Cache Allocate: addr = 610 data = 5f5e5d5c5b5a59585756555453525150
371145 [L1] Cache hit from L2: addr = 610, data = 50
371145 [TEST] CPU read @0x707
371155 [L1] Cache miss: addr = 707
371235 [L2] Cache miss: addr = 707
372125 [MEM] Mem hit: addr = 610, data = 00
372135 [L2] Cache Allocate: addr = 707 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
372145 [L1] Cache Allocate: addr = 707 data = 0f0e0d0c0b0a09080706050403020100
372145 [L1] Cache hit from L2: addr = 707, data = 07
372145 [TEST] CPU read @0x282
372155 [L1] Cache miss: addr = 282
372235 [L2] Cache miss: addr = 282
373125 [MEM] Mem hit: addr = 707, data = 00
373135 [L2] Cache Allocate: addr = 282 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
373145 [L1] Cache Allocate: addr = 282 data = 0f0e0d0c0b0a09080706050403020100
373145 [L1] Cache hit from L2: addr = 282, data = 02
373145 [TEST] CPU read @0x44c
373155 [L1] Cache miss: addr = 44c
373235 [L2] Cache miss: addr = 44c
374125 [MEM] Mem hit: addr = 282, data = 80
374135 [L2] Cache Allocate: addr = 44c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
374145 [L1] Cache Allocate: addr = 44c data = 8f8e8d8c8b8a89888786858483828180
374145 [L1] Cache hit from L2: addr = 44c, data = 8c
374145 [TEST] CPU read @0x62e
374155 [L1] Cache miss: addr = 62e
374235 [L2] Cache miss: addr = 62e
375125 [MEM] Mem hit: addr = 44c, data = 40
375135 [L2] Cache Allocate: addr = 62e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
375145 [L1] Cache Allocate: addr = 62e data = 4f4e4d4c4b4a49484746454443424140
375145 [L1] Cache hit from L2: addr = 62e, data = 4e
375145 [TEST] CPU read @0x495
375155 [L1] Cache miss: addr = 495
375235 [L2] Cache hit: addr = 495, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
375245 [L1] Cache Allocate: addr = 495 data = 2f2e2d2c2b2a29282726252423222120
375245 [L1] Cache hit from L2: addr = 495, data = 25
375245 [TEST] CPU read @0x4ab
375255 [L1] Cache miss: addr = 4ab
375335 [L2] Cache miss: addr = 4ab
376125 [MEM] Mem hit: addr = 62e, data = 20
376135 [L2] Cache Allocate: addr = 4ab data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
376145 [L1] Cache Allocate: addr = 4ab data = 2f2e2d2c2b2a29282726252423222120
376145 [L1] Cache hit from L2: addr = 4ab, data = 2b
376145 [TEST] CPU read @0x684
376155 [L1] Cache miss: addr = 684
376235 [L2] Cache miss: addr = 684
377125 [MEM] Mem hit: addr = 4ab, data = a0
377135 [L2] Cache Allocate: addr = 684 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
377145 [L1] Cache Allocate: addr = 684 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
377145 [L1] Cache hit from L2: addr = 684, data = a4
377145 [TEST] CPU read @0x645
377155 [L1] Cache miss: addr = 645
377235 [L2] Cache miss: addr = 645
378125 [MEM] Mem hit: addr = 684, data = 80
378135 [L2] Cache Allocate: addr = 645 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
378145 [L1] Cache Allocate: addr = 645 data = 8f8e8d8c8b8a89888786858483828180
378145 [L1] Cache hit from L2: addr = 645, data = 85
378145 [TEST] CPU read @0x335
378155 [L1] Cache miss: addr = 335
378235 [L2] Cache miss: addr = 335
379125 [MEM] Mem hit: addr = 645, data = 40
379135 [L2] Cache Allocate: addr = 335 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
379145 [L1] Cache Allocate: addr = 335 data = 5f5e5d5c5b5a59585756555453525150
379145 [L1] Cache hit from L2: addr = 335, data = 55
379145 [TEST] CPU read @0x40f
379155 [L1] Cache miss: addr = 40f
379235 [L2] Cache miss: addr = 40f
380125 [MEM] Mem hit: addr = 335, data = 20
380135 [L2] Cache Allocate: addr = 40f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
380145 [L1] Cache Allocate: addr = 40f data = 2f2e2d2c2b2a29282726252423222120
380145 [L1] Cache hit from L2: addr = 40f, data = 2f
380145 [TEST] CPU read @0x445
380155 [L1] Cache miss: addr = 445
380235 [L2] Cache miss: addr = 445
381125 [MEM] Mem hit: addr = 40f, data = 00
381135 [L2] Cache Allocate: addr = 445 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
381145 [L1] Cache Allocate: addr = 445 data = 0f0e0d0c0b0a09080706050403020100
381145 [L1] Cache hit from L2: addr = 445, data = 05
381145 [TEST] CPU read @0x7c7
381155 [L1] Cache miss: addr = 7c7
381235 [L2] Cache hit: addr = 7c7, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
381245 [L1] Cache Allocate: addr = 7c7 data = 4f4e4d4c4b4a49484746454443424140
381245 [L1] Cache hit from L2: addr = 7c7, data = 47
381245 [TEST] CPU read @0x4f3
381255 [L1] Cache miss: addr = 4f3
381335 [L2] Cache hit: addr = 4f3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
381345 [L1] Cache Allocate: addr = 4f3 data = 8f8e8d8c8b8a89888786858483828180
381345 [L1] Cache hit from L2: addr = 4f3, data = 83
381345 [TEST] CPU read @0x12e
381355 [L1] Cache miss: addr = 12e
381435 [L2] Cache miss: addr = 12e
382125 [MEM] Mem hit: addr = 445, data = 40
382135 [L2] Cache Allocate: addr = 12e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
382145 [L1] Cache Allocate: addr = 12e data = 4f4e4d4c4b4a49484746454443424140
382145 [L1] Cache hit from L2: addr = 12e, data = 4e
382145 [TEST] CPU read @0x2a1
382155 [L1] Cache miss: addr = 2a1
382235 [L2] Cache miss: addr = 2a1
383125 [MEM] Mem hit: addr = 12e, data = 20
383135 [L2] Cache Allocate: addr = 2a1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
383145 [L1] Cache Allocate: addr = 2a1 data = 2f2e2d2c2b2a29282726252423222120
383145 [L1] Cache hit from L2: addr = 2a1, data = 21
383145 [TEST] CPU read @0x64f
383155 [L1] Cache miss: addr = 64f
383235 [L2] Cache miss: addr = 64f
384125 [MEM] Mem hit: addr = 2a1, data = a0
384135 [L2] Cache Allocate: addr = 64f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
384145 [L1] Cache Allocate: addr = 64f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
384145 [L1] Cache hit from L2: addr = 64f, data = af
384145 [TEST] CPU read @0x2b8
384155 [L1] Cache miss: addr = 2b8
384235 [L2] Cache hit: addr = 2b8, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
384245 [L1] Cache Allocate: addr = 2b8 data = 2f2e2d2c2b2a29282726252423222120
384245 [L1] Cache hit from L2: addr = 2b8, data = 28
384245 [TEST] CPU read @0x579
384255 [L1] Cache miss: addr = 579
384335 [L2] Cache miss: addr = 579
385125 [MEM] Mem hit: addr = 64f, data = 40
385135 [L2] Cache Allocate: addr = 579 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
385145 [L1] Cache Allocate: addr = 579 data = 5f5e5d5c5b5a59585756555453525150
385145 [L1] Cache hit from L2: addr = 579, data = 59
385145 [TEST] CPU read @0x445
385155 [L1] Cache miss: addr = 445
385235 [L2] Cache miss: addr = 445
386125 [MEM] Mem hit: addr = 579, data = 60
386135 [L2] Cache Allocate: addr = 445 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
386145 [L1] Cache Allocate: addr = 445 data = 6f6e6d6c6b6a69686766656463626160
386145 [L1] Cache hit from L2: addr = 445, data = 65
386145 [TEST] CPU read @0x4f0
386155 [L1] Cache miss: addr = 4f0
386235 [L2] Cache hit: addr = 4f0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
386245 [L1] Cache Allocate: addr = 4f0 data = 8f8e8d8c8b8a89888786858483828180
386245 [L1] Cache hit from L2: addr = 4f0, data = 80
386245 [TEST] CPU read @0x466
386255 [L1] Cache miss: addr = 466
386335 [L2] Cache miss: addr = 466
387125 [MEM] Mem hit: addr = 445, data = 40
387135 [L2] Cache Allocate: addr = 466 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
387145 [L1] Cache Allocate: addr = 466 data = 4f4e4d4c4b4a49484746454443424140
387145 [L1] Cache hit from L2: addr = 466, data = 46
387145 [TEST] CPU read @0x40e
387155 [L1] Cache miss: addr = 40e
387235 [L2] Cache miss: addr = 40e
388125 [MEM] Mem hit: addr = 466, data = 60
388135 [L2] Cache Allocate: addr = 40e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
388145 [L1] Cache Allocate: addr = 40e data = 6f6e6d6c6b6a69686766656463626160
388145 [L1] Cache hit from L2: addr = 40e, data = 6e
388145 [TEST] CPU read @0x1d6
388155 [L1] Cache miss: addr = 1d6
388235 [L2] Cache miss: addr = 1d6
389125 [MEM] Mem hit: addr = 40e, data = 00
389135 [L2] Cache Allocate: addr = 1d6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
389145 [L1] Cache Allocate: addr = 1d6 data = 1f1e1d1c1b1a19181716151413121110
389145 [L1] Cache hit from L2: addr = 1d6, data = 16
389145 [TEST] CPU read @0x584
389155 [L1] Cache miss: addr = 584
389235 [L2] Cache miss: addr = 584
390125 [MEM] Mem hit: addr = 1d6, data = c0
390135 [L2] Cache Allocate: addr = 584 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
390145 [L1] Cache Allocate: addr = 584 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
390145 [L1] Cache hit from L2: addr = 584, data = c4
390145 [TEST] CPU read @0x748
390155 [L1] Cache miss: addr = 748
390235 [L2] Cache miss: addr = 748
391125 [MEM] Mem hit: addr = 584, data = 80
391135 [L2] Cache Allocate: addr = 748 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
391145 [L1] Cache Allocate: addr = 748 data = 8f8e8d8c8b8a89888786858483828180
391145 [L1] Cache hit from L2: addr = 748, data = 88
391145 [TEST] CPU read @0x201
391155 [L1] Cache miss: addr = 201
391235 [L2] Cache miss: addr = 201
392125 [MEM] Mem hit: addr = 748, data = 40
392135 [L2] Cache Allocate: addr = 201 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
392145 [L1] Cache Allocate: addr = 201 data = 4f4e4d4c4b4a49484746454443424140
392145 [L1] Cache hit from L2: addr = 201, data = 41
392145 [TEST] CPU read @0x3b8
392155 [L1] Cache miss: addr = 3b8
392235 [L2] Cache miss: addr = 3b8
393125 [MEM] Mem hit: addr = 201, data = 00
393135 [L2] Cache Allocate: addr = 3b8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
393145 [L1] Cache Allocate: addr = 3b8 data = 1f1e1d1c1b1a19181716151413121110
393145 [L1] Cache hit from L2: addr = 3b8, data = 18
393145 [TEST] CPU read @0x2f9
393155 [L1] Cache miss: addr = 2f9
393235 [L2] Cache hit: addr = 2f9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
393245 [L1] Cache Allocate: addr = 2f9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
393245 [L1] Cache hit from L2: addr = 2f9, data = c9
393245 [TEST] CPU read @0x16b
393255 [L1] Cache miss: addr = 16b
393335 [L2] Cache hit: addr = 16b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
393345 [L1] Cache Allocate: addr = 16b data = 4f4e4d4c4b4a49484746454443424140
393345 [L1] Cache hit from L2: addr = 16b, data = 4b
393345 [TEST] CPU read @0x7e9
393355 [L1] Cache miss: addr = 7e9
393435 [L2] Cache miss: addr = 7e9
394125 [MEM] Mem hit: addr = 3b8, data = a0
394135 [L2] Cache Allocate: addr = 7e9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
394145 [L1] Cache Allocate: addr = 7e9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
394145 [L1] Cache hit from L2: addr = 7e9, data = a9
394145 [TEST] CPU read @0x397
394155 [L1] Cache miss: addr = 397
394235 [L2] Cache miss: addr = 397
395125 [MEM] Mem hit: addr = 7e9, data = e0
395135 [L2] Cache Allocate: addr = 397 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
395145 [L1] Cache Allocate: addr = 397 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
395145 [L1] Cache hit from L2: addr = 397, data = f7
395145 [TEST] CPU read @0x113
395155 [L1] Cache miss: addr = 113
395235 [L2] Cache miss: addr = 113
396125 [MEM] Mem hit: addr = 397, data = 80
396135 [L2] Cache Allocate: addr = 113 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
396145 [L1] Cache Allocate: addr = 113 data = 9f9e9d9c9b9a99989796959493929190
396145 [L1] Cache hit from L2: addr = 113, data = 93
396145 [TEST] CPU read @0x5e7
396155 [L1] Cache miss: addr = 5e7
396235 [L2] Cache miss: addr = 5e7
397125 [MEM] Mem hit: addr = 113, data = 00
397135 [L2] Cache Allocate: addr = 5e7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
397145 [L1] Cache Allocate: addr = 5e7 data = 0f0e0d0c0b0a09080706050403020100
397145 [L1] Cache hit from L2: addr = 5e7, data = 07
397145 [TEST] CPU read @0x1ee
397155 [L1] Cache miss: addr = 1ee
397235 [L2] Cache miss: addr = 1ee
398125 [MEM] Mem hit: addr = 5e7, data = e0
398135 [L2] Cache Allocate: addr = 1ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
398145 [L1] Cache Allocate: addr = 1ee data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
398145 [L1] Cache hit from L2: addr = 1ee, data = ee
398145 [TEST] CPU read @0x386
398155 [L1] Cache miss: addr = 386
398235 [L2] Cache miss: addr = 386
399125 [MEM] Mem hit: addr = 1ee, data = e0
399135 [L2] Cache Allocate: addr = 386 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
399145 [L1] Cache Allocate: addr = 386 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
399145 [L1] Cache hit from L2: addr = 386, data = e6
399145 [TEST] CPU read @0x794
399155 [L1] Cache miss: addr = 794
399235 [L2] Cache miss: addr = 794
400125 [MEM] Mem hit: addr = 386, data = 80
400135 [L2] Cache Allocate: addr = 794 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
400145 [L1] Cache Allocate: addr = 794 data = 9f9e9d9c9b9a99989796959493929190
400145 [L1] Cache hit from L2: addr = 794, data = 94
400145 [TEST] CPU read @0x1ce
400155 [L1] Cache miss: addr = 1ce
400235 [L2] Cache miss: addr = 1ce
401125 [MEM] Mem hit: addr = 794, data = 80
401135 [L2] Cache Allocate: addr = 1ce data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
401145 [L1] Cache Allocate: addr = 1ce data = 8f8e8d8c8b8a89888786858483828180
401145 [L1] Cache hit from L2: addr = 1ce, data = 8e
401145 [TEST] CPU read @0x110
401155 [L1] Cache miss: addr = 110
401235 [L2] Cache miss: addr = 110
402125 [MEM] Mem hit: addr = 1ce, data = c0
402135 [L2] Cache Allocate: addr = 110 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
402145 [L1] Cache Allocate: addr = 110 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
402145 [L1] Cache hit from L2: addr = 110, data = d0
402145 [TEST] CPU read @0x010
402155 [L1] Cache miss: addr = 010
402235 [L2] Cache miss: addr = 010
403125 [MEM] Mem hit: addr = 110, data = 00
403135 [L2] Cache Allocate: addr = 010 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
403145 [L1] Cache Allocate: addr = 010 data = 1f1e1d1c1b1a19181716151413121110
403145 [L1] Cache hit from L2: addr = 010, data = 10
403145 [TEST] CPU read @0x64f
403155 [L1] Cache miss: addr = 64f
403235 [L2] Cache miss: addr = 64f
404125 [MEM] Mem hit: addr = 010, data = 00
404135 [L2] Cache Allocate: addr = 64f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
404145 [L1] Cache Allocate: addr = 64f data = 0f0e0d0c0b0a09080706050403020100
404145 [L1] Cache hit from L2: addr = 64f, data = 0f
404145 [TEST] CPU read @0x4bc
404155 [L1] Cache miss: addr = 4bc
404235 [L2] Cache miss: addr = 4bc
405125 [MEM] Mem hit: addr = 64f, data = 40
405135 [L2] Cache Allocate: addr = 4bc data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
405145 [L1] Cache Allocate: addr = 4bc data = 5f5e5d5c5b5a59585756555453525150
405145 [L1] Cache hit from L2: addr = 4bc, data = 5c
405145 [TEST] CPU read @0x7e1
405155 [L1] Cache miss: addr = 7e1
405235 [L2] Cache miss: addr = 7e1
406125 [MEM] Mem hit: addr = 4bc, data = a0
406135 [L2] Cache Allocate: addr = 7e1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
406145 [L1] Cache Allocate: addr = 7e1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
406145 [L1] Cache hit from L2: addr = 7e1, data = a1
406145 [TEST] CPU read @0x41c
406155 [L1] Cache miss: addr = 41c
406235 [L2] Cache miss: addr = 41c
407125 [MEM] Mem hit: addr = 7e1, data = e0
407135 [L2] Cache Allocate: addr = 41c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
407145 [L1] Cache Allocate: addr = 41c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
407145 [L1] Cache hit from L2: addr = 41c, data = fc
407145 [TEST] CPU read @0x30f
407155 [L1] Cache miss: addr = 30f
407235 [L2] Cache miss: addr = 30f
408125 [MEM] Mem hit: addr = 41c, data = 00
408135 [L2] Cache Allocate: addr = 30f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
408145 [L1] Cache Allocate: addr = 30f data = 0f0e0d0c0b0a09080706050403020100
408145 [L1] Cache hit from L2: addr = 30f, data = 0f
408145 [TEST] CPU read @0x3b2
408155 [L1] Cache miss: addr = 3b2
408235 [L2] Cache miss: addr = 3b2
409125 [MEM] Mem hit: addr = 30f, data = 00
409135 [L2] Cache Allocate: addr = 3b2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
409145 [L1] Cache Allocate: addr = 3b2 data = 1f1e1d1c1b1a19181716151413121110
409145 [L1] Cache hit from L2: addr = 3b2, data = 12
409145 [TEST] CPU read @0x059
409155 [L1] Cache miss: addr = 059
409235 [L2] Cache miss: addr = 059
410125 [MEM] Mem hit: addr = 3b2, data = a0
410135 [L2] Cache Allocate: addr = 059 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
410145 [L1] Cache Allocate: addr = 059 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
410145 [L1] Cache hit from L2: addr = 059, data = b9
410145 [TEST] CPU read @0x0e4
410155 [L1] Cache miss: addr = 0e4
410235 [L2] Cache miss: addr = 0e4
411125 [MEM] Mem hit: addr = 059, data = 40
411135 [L2] Cache Allocate: addr = 0e4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
411145 [L1] Cache Allocate: addr = 0e4 data = 4f4e4d4c4b4a49484746454443424140
411145 [L1] Cache hit from L2: addr = 0e4, data = 44
411145 [TEST] CPU read @0x1d5
411155 [L1] Cache miss: addr = 1d5
411235 [L2] Cache miss: addr = 1d5
412125 [MEM] Mem hit: addr = 0e4, data = e0
412135 [L2] Cache Allocate: addr = 1d5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
412145 [L1] Cache Allocate: addr = 1d5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
412145 [L1] Cache hit from L2: addr = 1d5, data = f5
412145 [TEST] CPU read @0x04e
412155 [L1] Cache miss: addr = 04e
412235 [L2] Cache miss: addr = 04e
413125 [MEM] Mem hit: addr = 1d5, data = c0
413135 [L2] Cache Allocate: addr = 04e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
413145 [L1] Cache Allocate: addr = 04e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
413145 [L1] Cache hit from L2: addr = 04e, data = ce
413145 [TEST] CPU read @0x21d
413155 [L1] Cache miss: addr = 21d
413235 [L2] Cache miss: addr = 21d
414125 [MEM] Mem hit: addr = 04e, data = 40
414135 [L2] Cache Allocate: addr = 21d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
414145 [L1] Cache Allocate: addr = 21d data = 5f5e5d5c5b5a59585756555453525150
414145 [L1] Cache hit from L2: addr = 21d, data = 5d
414145 [TEST] CPU read @0x3ec
414155 [L1] Cache miss: addr = 3ec
414235 [L2] Cache hit: addr = 3ec, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
414245 [L1] Cache Allocate: addr = 3ec data = 6f6e6d6c6b6a69686766656463626160
414245 [L1] Cache hit from L2: addr = 3ec, data = 6c
414245 [TEST] CPU read @0x566
414255 [L1] Cache miss: addr = 566
414335 [L2] Cache miss: addr = 566
415125 [MEM] Mem hit: addr = 21d, data = 00
415135 [L2] Cache Allocate: addr = 566 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
415145 [L1] Cache Allocate: addr = 566 data = 0f0e0d0c0b0a09080706050403020100
415145 [L1] Cache hit from L2: addr = 566, data = 06
415145 [TEST] CPU read @0x1f9
415155 [L1] Cache miss: addr = 1f9
415235 [L2] Cache miss: addr = 1f9
416125 [MEM] Mem hit: addr = 566, data = 60
416135 [L2] Cache Allocate: addr = 1f9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
416145 [L1] Cache Allocate: addr = 1f9 data = 7f7e7d7c7b7a79787776757473727170
416145 [L1] Cache hit from L2: addr = 1f9, data = 79
416145 [TEST] CPU read @0x1ca
416155 [L1] Cache miss: addr = 1ca
416235 [L2] Cache miss: addr = 1ca
417125 [MEM] Mem hit: addr = 1f9, data = e0
417135 [L2] Cache Allocate: addr = 1ca data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
417145 [L1] Cache Allocate: addr = 1ca data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
417145 [L1] Cache hit from L2: addr = 1ca, data = ea
417145 [TEST] CPU read @0x450
417155 [L1] Cache miss: addr = 450
417235 [L2] Cache miss: addr = 450
418125 [MEM] Mem hit: addr = 1ca, data = c0
418135 [L2] Cache Allocate: addr = 450 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
418145 [L1] Cache Allocate: addr = 450 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
418145 [L1] Cache hit from L2: addr = 450, data = d0
418145 [TEST] CPU read @0x392
418155 [L1] Cache miss: addr = 392
418235 [L2] Cache miss: addr = 392
419125 [MEM] Mem hit: addr = 450, data = 40
419135 [L2] Cache Allocate: addr = 392 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
419145 [L1] Cache Allocate: addr = 392 data = 5f5e5d5c5b5a59585756555453525150
419145 [L1] Cache hit from L2: addr = 392, data = 52
419145 [TEST] CPU read @0x621
419155 [L1] Cache miss: addr = 621
419235 [L2] Cache miss: addr = 621
420125 [MEM] Mem hit: addr = 392, data = 80
420135 [L2] Cache Allocate: addr = 621 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
420145 [L1] Cache Allocate: addr = 621 data = 8f8e8d8c8b8a89888786858483828180
420145 [L1] Cache hit from L2: addr = 621, data = 81
420145 [TEST] CPU read @0x5a1
420155 [L1] Cache miss: addr = 5a1
420235 [L2] Cache hit: addr = 5a1, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
420245 [L1] Cache Allocate: addr = 5a1 data = 8f8e8d8c8b8a89888786858483828180
420245 [L1] Cache hit from L2: addr = 5a1, data = 81
420245 [TEST] CPU read @0x233
420255 [L1] Cache miss: addr = 233
420335 [L2] Cache hit: addr = 233, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
420345 [L1] Cache Allocate: addr = 233 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
420345 [L1] Cache hit from L2: addr = 233, data = e3
420345 [TEST] CPU read @0x641
420355 [L1] Cache miss: addr = 641
420435 [L2] Cache miss: addr = 641
421125 [MEM] Mem hit: addr = 621, data = 20
421135 [L2] Cache Allocate: addr = 641 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
421145 [L1] Cache Allocate: addr = 641 data = 2f2e2d2c2b2a29282726252423222120
421145 [L1] Cache hit from L2: addr = 641, data = 21
421145 [TEST] CPU read @0x015
421155 [L1] Cache miss: addr = 015
421235 [L2] Cache miss: addr = 015
422125 [MEM] Mem hit: addr = 641, data = 40
422135 [L2] Cache Allocate: addr = 015 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
422145 [L1] Cache Allocate: addr = 015 data = 5f5e5d5c5b5a59585756555453525150
422145 [L1] Cache hit from L2: addr = 015, data = 55
422145 [TEST] CPU read @0x72a
422155 [L1] Cache miss: addr = 72a
422235 [L2] Cache miss: addr = 72a
423125 [MEM] Mem hit: addr = 015, data = 00
423135 [L2] Cache Allocate: addr = 72a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
423145 [L1] Cache Allocate: addr = 72a data = 0f0e0d0c0b0a09080706050403020100
423145 [L1] Cache hit from L2: addr = 72a, data = 0a
423145 [TEST] CPU read @0x2b3
423155 [L1] Cache miss: addr = 2b3
423235 [L2] Cache miss: addr = 2b3
424125 [MEM] Mem hit: addr = 72a, data = 20
424135 [L2] Cache Allocate: addr = 2b3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
424145 [L1] Cache Allocate: addr = 2b3 data = 3f3e3d3c3b3a39383736353433323130
424145 [L1] Cache hit from L2: addr = 2b3, data = 33
424145 [TEST] CPU read @0x5ac
424155 [L1] Cache miss: addr = 5ac
424235 [L2] Cache hit: addr = 5ac, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
424245 [L1] Cache Allocate: addr = 5ac data = 8f8e8d8c8b8a89888786858483828180
424245 [L1] Cache hit from L2: addr = 5ac, data = 8c
424245 [TEST] CPU read @0x0ac
424255 [L1] Cache miss: addr = 0ac
424335 [L2] Cache miss: addr = 0ac
425125 [MEM] Mem hit: addr = 2b3, data = a0
425135 [L2] Cache Allocate: addr = 0ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
425145 [L1] Cache Allocate: addr = 0ac data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
425145 [L1] Cache hit from L2: addr = 0ac, data = ac
425145 [TEST] CPU read @0x728
425155 [L1] Cache miss: addr = 728
425235 [L2] Cache miss: addr = 728
426125 [MEM] Mem hit: addr = 0ac, data = a0
426135 [L2] Cache Allocate: addr = 728 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
426145 [L1] Cache Allocate: addr = 728 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
426145 [L1] Cache hit from L2: addr = 728, data = a8
426145 [TEST] CPU read @0x636
426155 [L1] Cache miss: addr = 636
426235 [L2] Cache miss: addr = 636
427125 [MEM] Mem hit: addr = 728, data = 20
427135 [L2] Cache Allocate: addr = 636 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
427145 [L1] Cache Allocate: addr = 636 data = 3f3e3d3c3b3a39383736353433323130
427145 [L1] Cache hit from L2: addr = 636, data = 36
427145 [TEST] CPU read @0x1c5
427155 [L1] Cache miss: addr = 1c5
427235 [L2] Cache miss: addr = 1c5
428125 [MEM] Mem hit: addr = 636, data = 20
428135 [L2] Cache Allocate: addr = 1c5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
428145 [L1] Cache Allocate: addr = 1c5 data = 2f2e2d2c2b2a29282726252423222120
428145 [L1] Cache hit from L2: addr = 1c5, data = 25
428145 [TEST] CPU read @0x52e
428155 [L1] Cache miss: addr = 52e
428235 [L2] Cache miss: addr = 52e
429125 [MEM] Mem hit: addr = 1c5, data = c0
429135 [L2] Cache Allocate: addr = 52e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
429145 [L1] Cache Allocate: addr = 52e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
429145 [L1] Cache hit from L2: addr = 52e, data = ce
429145 [TEST] CPU read @0x472
429155 [L1] Cache miss: addr = 472
429235 [L2] Cache miss: addr = 472
430125 [MEM] Mem hit: addr = 52e, data = 20
430135 [L2] Cache Allocate: addr = 472 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
430145 [L1] Cache Allocate: addr = 472 data = 3f3e3d3c3b3a39383736353433323130
430145 [L1] Cache hit from L2: addr = 472, data = 32
430145 [TEST] CPU read @0x26a
430155 [L1] Cache miss: addr = 26a
430235 [L2] Cache miss: addr = 26a
431125 [MEM] Mem hit: addr = 472, data = 60
431135 [L2] Cache Allocate: addr = 26a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
431145 [L1] Cache Allocate: addr = 26a data = 6f6e6d6c6b6a69686766656463626160
431145 [L1] Cache hit from L2: addr = 26a, data = 6a
431145 [TEST] CPU read @0x445
431155 [L1] Cache miss: addr = 445
431235 [L2] Cache miss: addr = 445
432125 [MEM] Mem hit: addr = 26a, data = 60
432135 [L2] Cache Allocate: addr = 445 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
432145 [L1] Cache Allocate: addr = 445 data = 6f6e6d6c6b6a69686766656463626160
432145 [L1] Cache hit from L2: addr = 445, data = 65
432145 [TEST] CPU read @0x6bc
432155 [L1] Cache miss: addr = 6bc
432235 [L2] Cache miss: addr = 6bc
433125 [MEM] Mem hit: addr = 445, data = 40
433135 [L2] Cache Allocate: addr = 6bc data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
433145 [L1] Cache Allocate: addr = 6bc data = 5f5e5d5c5b5a59585756555453525150
433145 [L1] Cache hit from L2: addr = 6bc, data = 5c
433145 [TEST] CPU read @0x00b
433155 [L1] Cache miss: addr = 00b
433235 [L2] Cache miss: addr = 00b
434125 [MEM] Mem hit: addr = 6bc, data = a0
434135 [L2] Cache Allocate: addr = 00b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
434145 [L1] Cache Allocate: addr = 00b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
434145 [L1] Cache hit from L2: addr = 00b, data = ab
434145 [TEST] CPU read @0x4cf
434155 [L1] Cache hit: addr = 4cf, data = ef
434165 [TEST] CPU read @0x64d
434175 [L1] Cache miss: addr = 64d
434235 [L2] Cache miss: addr = 64d
435125 [MEM] Mem hit: addr = 00b, data = 00
435135 [L2] Cache Allocate: addr = 64d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
435145 [L1] Cache Allocate: addr = 64d data = 0f0e0d0c0b0a09080706050403020100
435145 [L1] Cache hit from L2: addr = 64d, data = 0d
435145 [TEST] CPU read @0x2af
435155 [L1] Cache miss: addr = 2af
435235 [L2] Cache miss: addr = 2af
436125 [MEM] Mem hit: addr = 64d, data = 40
436135 [L2] Cache Allocate: addr = 2af data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
436145 [L1] Cache Allocate: addr = 2af data = 4f4e4d4c4b4a49484746454443424140
436145 [L1] Cache hit from L2: addr = 2af, data = 4f
436145 [TEST] CPU read @0x018
436155 [L1] Cache miss: addr = 018
436235 [L2] Cache miss: addr = 018
437125 [MEM] Mem hit: addr = 2af, data = a0
437135 [L2] Cache Allocate: addr = 018 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
437145 [L1] Cache Allocate: addr = 018 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
437145 [L1] Cache hit from L2: addr = 018, data = b8
437145 [TEST] CPU read @0x61b
437155 [L1] Cache miss: addr = 61b
437235 [L2] Cache miss: addr = 61b
438125 [MEM] Mem hit: addr = 018, data = 00
438135 [L2] Cache Allocate: addr = 61b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
438145 [L1] Cache Allocate: addr = 61b data = 1f1e1d1c1b1a19181716151413121110
438145 [L1] Cache hit from L2: addr = 61b, data = 1b
438145 [TEST] CPU read @0x427
438155 [L1] Cache miss: addr = 427
438235 [L2] Cache miss: addr = 427
439125 [MEM] Mem hit: addr = 61b, data = 00
439135 [L2] Cache Allocate: addr = 427 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
439145 [L1] Cache Allocate: addr = 427 data = 0f0e0d0c0b0a09080706050403020100
439145 [L1] Cache hit from L2: addr = 427, data = 07
439145 [TEST] CPU read @0x626
439155 [L1] Cache miss: addr = 626
439235 [L2] Cache miss: addr = 626
440125 [MEM] Mem hit: addr = 427, data = 20
440135 [L2] Cache Allocate: addr = 626 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
440145 [L1] Cache Allocate: addr = 626 data = 2f2e2d2c2b2a29282726252423222120
440145 [L1] Cache hit from L2: addr = 626, data = 26
440145 [TEST] CPU read @0x0fa
440155 [L1] Cache miss: addr = 0fa
440235 [L2] Cache miss: addr = 0fa
441125 [MEM] Mem hit: addr = 626, data = 20
441135 [L2] Cache Allocate: addr = 0fa data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
441145 [L1] Cache Allocate: addr = 0fa data = 3f3e3d3c3b3a39383736353433323130
441145 [L1] Cache hit from L2: addr = 0fa, data = 3a
441145 [TEST] CPU read @0x663
441155 [L1] Cache miss: addr = 663
441235 [L2] Cache miss: addr = 663
442125 [MEM] Mem hit: addr = 0fa, data = e0
442135 [L2] Cache Allocate: addr = 663 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
442145 [L1] Cache Allocate: addr = 663 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
442145 [L1] Cache hit from L2: addr = 663, data = e3
442145 [TEST] CPU read @0x703
442155 [L1] Cache miss: addr = 703
442235 [L2] Cache miss: addr = 703
443125 [MEM] Mem hit: addr = 663, data = 60
443135 [L2] Cache Allocate: addr = 703 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
443145 [L1] Cache Allocate: addr = 703 data = 6f6e6d6c6b6a69686766656463626160
443145 [L1] Cache hit from L2: addr = 703, data = 63
443145 [TEST] CPU read @0x432
443155 [L1] Cache miss: addr = 432
443235 [L2] Cache miss: addr = 432
444125 [MEM] Mem hit: addr = 703, data = 00
444135 [L2] Cache Allocate: addr = 432 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
444145 [L1] Cache Allocate: addr = 432 data = 1f1e1d1c1b1a19181716151413121110
444145 [L1] Cache hit from L2: addr = 432, data = 12
444145 [TEST] CPU read @0x540
444155 [L1] Cache miss: addr = 540
444235 [L2] Cache hit: addr = 540, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
444245 [L1] Cache Allocate: addr = 540 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
444245 [L1] Cache hit from L2: addr = 540, data = c0
444245 [TEST] CPU read @0x74f
444255 [L1] Cache miss: addr = 74f
444335 [L2] Cache miss: addr = 74f
445125 [MEM] Mem hit: addr = 432, data = 20
445135 [L2] Cache Allocate: addr = 74f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
445145 [L1] Cache Allocate: addr = 74f data = 2f2e2d2c2b2a29282726252423222120
445145 [L1] Cache hit from L2: addr = 74f, data = 2f
445145 [TEST] CPU read @0x248
445155 [L1] Cache hit: addr = 248, data = e8
445165 [TEST] CPU read @0x1e8
445175 [L1] Cache miss: addr = 1e8
445235 [L2] Cache miss: addr = 1e8
446125 [MEM] Mem hit: addr = 74f, data = 40
446135 [L2] Cache Allocate: addr = 1e8 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
446145 [L1] Cache Allocate: addr = 1e8 data = 4f4e4d4c4b4a49484746454443424140
446145 [L1] Cache hit from L2: addr = 1e8, data = 48
446145 [TEST] CPU read @0x6a2
446155 [L1] Cache miss: addr = 6a2
446235 [L2] Cache miss: addr = 6a2
447125 [MEM] Mem hit: addr = 1e8, data = e0
447135 [L2] Cache Allocate: addr = 6a2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
447145 [L1] Cache Allocate: addr = 6a2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
447145 [L1] Cache hit from L2: addr = 6a2, data = e2
447145 [TEST] CPU read @0x335
447155 [L1] Cache miss: addr = 335
447235 [L2] Cache miss: addr = 335
448125 [MEM] Mem hit: addr = 6a2, data = a0
448135 [L2] Cache Allocate: addr = 335 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
448145 [L1] Cache Allocate: addr = 335 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
448145 [L1] Cache hit from L2: addr = 335, data = b5
448145 [TEST] CPU read @0x554
448155 [L1] Cache hit: addr = 554, data = d4
448165 [TEST] CPU read @0x0c8
448175 [L1] Cache miss: addr = 0c8
448235 [L2] Cache miss: addr = 0c8
449125 [MEM] Mem hit: addr = 335, data = 20
449135 [L2] Cache Allocate: addr = 0c8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
449145 [L1] Cache Allocate: addr = 0c8 data = 2f2e2d2c2b2a29282726252423222120
449145 [L1] Cache hit from L2: addr = 0c8, data = 28
449145 [TEST] CPU read @0x7cc
449155 [L1] Cache miss: addr = 7cc
449235 [L2] Cache hit: addr = 7cc, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
449245 [L1] Cache Allocate: addr = 7cc data = 4f4e4d4c4b4a49484746454443424140
449245 [L1] Cache hit from L2: addr = 7cc, data = 4c
449245 [TEST] CPU read @0x17d
449255 [L1] Cache miss: addr = 17d
449335 [L2] Cache hit: addr = 17d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
449345 [L1] Cache Allocate: addr = 17d data = 4f4e4d4c4b4a49484746454443424140
449345 [L1] Cache hit from L2: addr = 17d, data = 4d
449345 [TEST] CPU read @0x633
449355 [L1] Cache miss: addr = 633
449435 [L2] Cache miss: addr = 633
450125 [MEM] Mem hit: addr = 0c8, data = c0
450135 [L2] Cache Allocate: addr = 633 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
450145 [L1] Cache Allocate: addr = 633 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
450145 [L1] Cache hit from L2: addr = 633, data = d3
450145 [TEST] CPU read @0x7a5
450155 [L1] Cache miss: addr = 7a5
450235 [L2] Cache miss: addr = 7a5
451125 [MEM] Mem hit: addr = 633, data = 20
451135 [L2] Cache Allocate: addr = 7a5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
451145 [L1] Cache Allocate: addr = 7a5 data = 2f2e2d2c2b2a29282726252423222120
451145 [L1] Cache hit from L2: addr = 7a5, data = 25
451145 [TEST] CPU read @0x425
451155 [L1] Cache miss: addr = 425
451235 [L2] Cache miss: addr = 425
452125 [MEM] Mem hit: addr = 7a5, data = a0
452135 [L2] Cache Allocate: addr = 425 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
452145 [L1] Cache Allocate: addr = 425 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
452145 [L1] Cache hit from L2: addr = 425, data = a5
452145 [TEST] CPU read @0x216
452155 [L1] Cache miss: addr = 216
452235 [L2] Cache miss: addr = 216
453125 [MEM] Mem hit: addr = 425, data = 20
453135 [L2] Cache Allocate: addr = 216 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
453145 [L1] Cache Allocate: addr = 216 data = 3f3e3d3c3b3a39383736353433323130
453145 [L1] Cache hit from L2: addr = 216, data = 36
453145 [TEST] CPU read @0x147
453155 [L1] Cache miss: addr = 147
453235 [L2] Cache miss: addr = 147
454125 [MEM] Mem hit: addr = 216, data = 00
454135 [L2] Cache Allocate: addr = 147 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
454145 [L1] Cache Allocate: addr = 147 data = 0f0e0d0c0b0a09080706050403020100
454145 [L1] Cache hit from L2: addr = 147, data = 07
454145 [TEST] CPU read @0x1a7
454155 [L1] Cache miss: addr = 1a7
454235 [L2] Cache miss: addr = 1a7
455125 [MEM] Mem hit: addr = 147, data = 40
455135 [L2] Cache Allocate: addr = 1a7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
455145 [L1] Cache Allocate: addr = 1a7 data = 4f4e4d4c4b4a49484746454443424140
455145 [L1] Cache hit from L2: addr = 1a7, data = 47
455145 [TEST] CPU read @0x04a
455155 [L1] Cache miss: addr = 04a
455235 [L2] Cache miss: addr = 04a
456125 [MEM] Mem hit: addr = 1a7, data = a0
456135 [L2] Cache Allocate: addr = 04a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
456145 [L1] Cache Allocate: addr = 04a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
456145 [L1] Cache hit from L2: addr = 04a, data = aa
456145 [TEST] CPU read @0x567
456155 [L1] Cache miss: addr = 567
456235 [L2] Cache miss: addr = 567
457125 [MEM] Mem hit: addr = 04a, data = 40
457135 [L2] Cache Allocate: addr = 567 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
457145 [L1] Cache Allocate: addr = 567 data = 4f4e4d4c4b4a49484746454443424140
457145 [L1] Cache hit from L2: addr = 567, data = 47
457145 [TEST] CPU read @0x34c
457155 [L1] Cache miss: addr = 34c
457235 [L2] Cache miss: addr = 34c
458125 [MEM] Mem hit: addr = 567, data = 60
458135 [L2] Cache Allocate: addr = 34c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
458145 [L1] Cache Allocate: addr = 34c data = 6f6e6d6c6b6a69686766656463626160
458145 [L1] Cache hit from L2: addr = 34c, data = 6c
458145 [TEST] CPU read @0x678
458155 [L1] Cache miss: addr = 678
458235 [L2] Cache miss: addr = 678
459125 [MEM] Mem hit: addr = 34c, data = 40
459135 [L2] Cache Allocate: addr = 678 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
459145 [L1] Cache Allocate: addr = 678 data = 5f5e5d5c5b5a59585756555453525150
459145 [L1] Cache hit from L2: addr = 678, data = 58
459145 [TEST] CPU read @0x37f
459155 [L1] Cache hit: addr = 37f, data = cf
459165 [TEST] CPU read @0x57c
459175 [L1] Cache miss: addr = 57c
459235 [L2] Cache miss: addr = 57c
460125 [MEM] Mem hit: addr = 678, data = 60
460135 [L2] Cache Allocate: addr = 57c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
460145 [L1] Cache Allocate: addr = 57c data = 7f7e7d7c7b7a79787776757473727170
460145 [L1] Cache hit from L2: addr = 57c, data = 7c
460145 [TEST] CPU read @0x4b9
460155 [L1] Cache miss: addr = 4b9
460235 [L2] Cache miss: addr = 4b9
461125 [MEM] Mem hit: addr = 57c, data = 60
461135 [L2] Cache Allocate: addr = 4b9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
461145 [L1] Cache Allocate: addr = 4b9 data = 7f7e7d7c7b7a79787776757473727170
461145 [L1] Cache hit from L2: addr = 4b9, data = 79
461145 [TEST] CPU read @0x234
461155 [L1] Cache miss: addr = 234
461235 [L2] Cache hit: addr = 234, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
461245 [L1] Cache Allocate: addr = 234 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
461245 [L1] Cache hit from L2: addr = 234, data = e4
461245 [TEST] CPU read @0x1c2
461255 [L1] Cache miss: addr = 1c2
461335 [L2] Cache miss: addr = 1c2
462125 [MEM] Mem hit: addr = 4b9, data = a0
462135 [L2] Cache Allocate: addr = 1c2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
462145 [L1] Cache Allocate: addr = 1c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
462145 [L1] Cache hit from L2: addr = 1c2, data = a2
462145 [TEST] CPU read @0x4e2
462155 [L1] Cache miss: addr = 4e2
462235 [L2] Cache hit: addr = 4e2, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
462245 [L1] Cache Allocate: addr = 4e2 data = 8f8e8d8c8b8a89888786858483828180
462245 [L1] Cache hit from L2: addr = 4e2, data = 82
462245 [TEST] CPU read @0x6f9
462255 [L1] Cache miss: addr = 6f9
462335 [L2] Cache miss: addr = 6f9
463125 [MEM] Mem hit: addr = 1c2, data = c0
463135 [L2] Cache Allocate: addr = 6f9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
463145 [L1] Cache Allocate: addr = 6f9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
463145 [L1] Cache hit from L2: addr = 6f9, data = d9
463145 [TEST] CPU read @0x339
463155 [L1] Cache miss: addr = 339
463235 [L2] Cache miss: addr = 339
464125 [MEM] Mem hit: addr = 6f9, data = e0
464135 [L2] Cache Allocate: addr = 339 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
464145 [L1] Cache Allocate: addr = 339 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
464145 [L1] Cache hit from L2: addr = 339, data = f9
464145 [TEST] CPU read @0x7c1
464155 [L1] Cache miss: addr = 7c1
464235 [L2] Cache hit: addr = 7c1, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
464245 [L1] Cache Allocate: addr = 7c1 data = 4f4e4d4c4b4a49484746454443424140
464245 [L1] Cache hit from L2: addr = 7c1, data = 41
464245 [TEST] CPU read @0x2f2
464255 [L1] Cache miss: addr = 2f2
464335 [L2] Cache hit: addr = 2f2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
464345 [L1] Cache Allocate: addr = 2f2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
464345 [L1] Cache hit from L2: addr = 2f2, data = c2
464345 [TEST] CPU read @0x76b
464355 [L1] Cache miss: addr = 76b
464435 [L2] Cache miss: addr = 76b
465125 [MEM] Mem hit: addr = 339, data = 20
465135 [L2] Cache Allocate: addr = 76b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
465145 [L1] Cache Allocate: addr = 76b data = 2f2e2d2c2b2a29282726252423222120
465145 [L1] Cache hit from L2: addr = 76b, data = 2b
465145 [TEST] CPU read @0x76d
465155 [L1] Cache hit: addr = 76d, data = 2d
465165 [TEST] CPU read @0x766
465175 [L1] Cache hit: addr = 766, data = 26
465185 [TEST] CPU read @0x0f5
465195 [L1] Cache miss: addr = 0f5
465235 [L2] Cache miss: addr = 0f5
466125 [MEM] Mem hit: addr = 76b, data = 60
466135 [L2] Cache Allocate: addr = 0f5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
466145 [L1] Cache Allocate: addr = 0f5 data = 7f7e7d7c7b7a79787776757473727170
466145 [L1] Cache hit from L2: addr = 0f5, data = 75
466145 [TEST] CPU read @0x1a9
466155 [L1] Cache miss: addr = 1a9
466235 [L2] Cache miss: addr = 1a9
467125 [MEM] Mem hit: addr = 0f5, data = e0
467135 [L2] Cache Allocate: addr = 1a9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
467145 [L1] Cache Allocate: addr = 1a9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
467145 [L1] Cache hit from L2: addr = 1a9, data = e9
467145 [TEST] CPU read @0x210
467155 [L1] Cache miss: addr = 210
467235 [L2] Cache miss: addr = 210
468125 [MEM] Mem hit: addr = 1a9, data = a0
468135 [L2] Cache Allocate: addr = 210 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
468145 [L1] Cache Allocate: addr = 210 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
468145 [L1] Cache hit from L2: addr = 210, data = b0
468145 [TEST] CPU read @0x132
468155 [L1] Cache miss: addr = 132
468235 [L2] Cache miss: addr = 132
469125 [MEM] Mem hit: addr = 210, data = 00
469135 [L2] Cache Allocate: addr = 132 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
469145 [L1] Cache Allocate: addr = 132 data = 1f1e1d1c1b1a19181716151413121110
469145 [L1] Cache hit from L2: addr = 132, data = 12
469145 [TEST] CPU read @0x2ec
469155 [L1] Cache hit: addr = 2ec, data = cc
469165 [TEST] CPU read @0x004
469175 [L1] Cache miss: addr = 004
469235 [L2] Cache miss: addr = 004
470125 [MEM] Mem hit: addr = 132, data = 20
470135 [L2] Cache Allocate: addr = 004 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
470145 [L1] Cache Allocate: addr = 004 data = 2f2e2d2c2b2a29282726252423222120
470145 [L1] Cache hit from L2: addr = 004, data = 24
470145 [TEST] CPU read @0x0b6
470155 [L1] Cache miss: addr = 0b6
470235 [L2] Cache miss: addr = 0b6
471125 [MEM] Mem hit: addr = 004, data = 00
471135 [L2] Cache Allocate: addr = 0b6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
471145 [L1] Cache Allocate: addr = 0b6 data = 1f1e1d1c1b1a19181716151413121110
471145 [L1] Cache hit from L2: addr = 0b6, data = 16
471145 [TEST] CPU read @0x622
471155 [L1] Cache miss: addr = 622
471235 [L2] Cache miss: addr = 622
472125 [MEM] Mem hit: addr = 0b6, data = a0
472135 [L2] Cache Allocate: addr = 622 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
472145 [L1] Cache Allocate: addr = 622 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
472145 [L1] Cache hit from L2: addr = 622, data = a2
472145 [TEST] CPU read @0x65d
472155 [L1] Cache miss: addr = 65d
472235 [L2] Cache miss: addr = 65d
473125 [MEM] Mem hit: addr = 622, data = 20
473135 [L2] Cache Allocate: addr = 65d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
473145 [L1] Cache Allocate: addr = 65d data = 3f3e3d3c3b3a39383736353433323130
473145 [L1] Cache hit from L2: addr = 65d, data = 3d
473145 [TEST] CPU read @0x2bb
473155 [L1] Cache miss: addr = 2bb
473235 [L2] Cache miss: addr = 2bb
474125 [MEM] Mem hit: addr = 65d, data = 40
474135 [L2] Cache Allocate: addr = 2bb data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
474145 [L1] Cache Allocate: addr = 2bb data = 5f5e5d5c5b5a59585756555453525150
474145 [L1] Cache hit from L2: addr = 2bb, data = 5b
474145 [TEST] CPU read @0x577
474155 [L1] Cache miss: addr = 577
474235 [L2] Cache miss: addr = 577
475125 [MEM] Mem hit: addr = 2bb, data = a0
475135 [L2] Cache Allocate: addr = 577 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
475145 [L1] Cache Allocate: addr = 577 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
475145 [L1] Cache hit from L2: addr = 577, data = b7
475145 [TEST] CPU read @0x34e
475155 [L1] Cache miss: addr = 34e
475235 [L2] Cache miss: addr = 34e
476125 [MEM] Mem hit: addr = 577, data = 60
476135 [L2] Cache Allocate: addr = 34e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
476145 [L1] Cache Allocate: addr = 34e data = 6f6e6d6c6b6a69686766656463626160
476145 [L1] Cache hit from L2: addr = 34e, data = 6e
476145 [TEST] CPU read @0x6fa
476155 [L1] Cache miss: addr = 6fa
476235 [L2] Cache miss: addr = 6fa
477125 [MEM] Mem hit: addr = 34e, data = 40
477135 [L2] Cache Allocate: addr = 6fa data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
477145 [L1] Cache Allocate: addr = 6fa data = 5f5e5d5c5b5a59585756555453525150
477145 [L1] Cache hit from L2: addr = 6fa, data = 5a
477145 [TEST] CPU read @0x1dd
477155 [L1] Cache miss: addr = 1dd
477235 [L2] Cache miss: addr = 1dd
478125 [MEM] Mem hit: addr = 6fa, data = e0
478135 [L2] Cache Allocate: addr = 1dd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
478145 [L1] Cache Allocate: addr = 1dd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
478145 [L1] Cache hit from L2: addr = 1dd, data = fd
478145 [TEST] CPU read @0x201
478155 [L1] Cache miss: addr = 201
478235 [L2] Cache miss: addr = 201
479125 [MEM] Mem hit: addr = 1dd, data = c0
479135 [L2] Cache Allocate: addr = 201 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
479145 [L1] Cache Allocate: addr = 201 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
479145 [L1] Cache hit from L2: addr = 201, data = c1
479145 [TEST] CPU read @0x209
479155 [L1] Cache hit: addr = 209, data = c9
479165 [TEST] CPU read @0x074
479175 [L1] Cache miss: addr = 074
479235 [L2] Cache miss: addr = 074
480125 [MEM] Mem hit: addr = 201, data = 00
480135 [L2] Cache Allocate: addr = 074 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
480145 [L1] Cache Allocate: addr = 074 data = 1f1e1d1c1b1a19181716151413121110
480145 [L1] Cache hit from L2: addr = 074, data = 14
480145 [TEST] CPU read @0x345
480155 [L1] Cache miss: addr = 345
480235 [L2] Cache miss: addr = 345
481125 [MEM] Mem hit: addr = 074, data = 60
481135 [L2] Cache Allocate: addr = 345 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
481145 [L1] Cache Allocate: addr = 345 data = 6f6e6d6c6b6a69686766656463626160
481145 [L1] Cache hit from L2: addr = 345, data = 65
481145 [TEST] CPU read @0x08e
481155 [L1] Cache miss: addr = 08e
481235 [L2] Cache miss: addr = 08e
482125 [MEM] Mem hit: addr = 345, data = 40
482135 [L2] Cache Allocate: addr = 08e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
482145 [L1] Cache Allocate: addr = 08e data = 4f4e4d4c4b4a49484746454443424140
482145 [L1] Cache hit from L2: addr = 08e, data = 4e
482145 [TEST] CPU read @0x4a5
482155 [L1] Cache miss: addr = 4a5
482235 [L2] Cache miss: addr = 4a5
483125 [MEM] Mem hit: addr = 08e, data = 80
483135 [L2] Cache Allocate: addr = 4a5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
483145 [L1] Cache Allocate: addr = 4a5 data = 8f8e8d8c8b8a89888786858483828180
483145 [L1] Cache hit from L2: addr = 4a5, data = 85
483145 [TEST] CPU read @0x45d
483155 [L1] Cache miss: addr = 45d
483235 [L2] Cache miss: addr = 45d
484125 [MEM] Mem hit: addr = 4a5, data = a0
484135 [L2] Cache Allocate: addr = 45d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
484145 [L1] Cache Allocate: addr = 45d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
484145 [L1] Cache hit from L2: addr = 45d, data = bd
484145 [TEST] CPU read @0x1c0
484155 [L1] Cache miss: addr = 1c0
484235 [L2] Cache miss: addr = 1c0
485125 [MEM] Mem hit: addr = 45d, data = 40
485135 [L2] Cache Allocate: addr = 1c0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
485145 [L1] Cache Allocate: addr = 1c0 data = 4f4e4d4c4b4a49484746454443424140
485145 [L1] Cache hit from L2: addr = 1c0, data = 40
485145 [TEST] CPU read @0x15e
485155 [L1] Cache miss: addr = 15e
485235 [L2] Cache miss: addr = 15e
486125 [MEM] Mem hit: addr = 1c0, data = c0
486135 [L2] Cache Allocate: addr = 15e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
486145 [L1] Cache Allocate: addr = 15e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
486145 [L1] Cache hit from L2: addr = 15e, data = de
486145 [TEST] CPU read @0x1a6
486155 [L1] Cache miss: addr = 1a6
486235 [L2] Cache miss: addr = 1a6
487125 [MEM] Mem hit: addr = 15e, data = 40
487135 [L2] Cache Allocate: addr = 1a6 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
487145 [L1] Cache Allocate: addr = 1a6 data = 4f4e4d4c4b4a49484746454443424140
487145 [L1] Cache hit from L2: addr = 1a6, data = 46
487145 [TEST] CPU read @0x46c
487155 [L1] Cache miss: addr = 46c
487235 [L2] Cache miss: addr = 46c
488125 [MEM] Mem hit: addr = 1a6, data = a0
488135 [L2] Cache Allocate: addr = 46c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
488145 [L1] Cache Allocate: addr = 46c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
488145 [L1] Cache hit from L2: addr = 46c, data = ac
488145 [TEST] CPU read @0x3b9
488155 [L1] Cache miss: addr = 3b9
488235 [L2] Cache miss: addr = 3b9
489125 [MEM] Mem hit: addr = 46c, data = 60
489135 [L2] Cache Allocate: addr = 3b9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
489145 [L1] Cache Allocate: addr = 3b9 data = 7f7e7d7c7b7a79787776757473727170
489145 [L1] Cache hit from L2: addr = 3b9, data = 79
489145 [TEST] CPU read @0x0da
489155 [L1] Cache miss: addr = 0da
489235 [L2] Cache miss: addr = 0da
490125 [MEM] Mem hit: addr = 3b9, data = a0
490135 [L2] Cache Allocate: addr = 0da data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
490145 [L1] Cache Allocate: addr = 0da data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
490145 [L1] Cache hit from L2: addr = 0da, data = ba
490145 [TEST] CPU read @0x496
490155 [L1] Cache miss: addr = 496
490235 [L2] Cache hit: addr = 496, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
490245 [L1] Cache Allocate: addr = 496 data = 2f2e2d2c2b2a29282726252423222120
490245 [L1] Cache hit from L2: addr = 496, data = 26
490245 [TEST] CPU read @0x6f5
490255 [L1] Cache miss: addr = 6f5
490335 [L2] Cache miss: addr = 6f5
491125 [MEM] Mem hit: addr = 0da, data = c0
491135 [L2] Cache Allocate: addr = 6f5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
491145 [L1] Cache Allocate: addr = 6f5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
491145 [L1] Cache hit from L2: addr = 6f5, data = d5
491145 [TEST] CPU read @0x17c
491155 [L1] Cache miss: addr = 17c
491235 [L2] Cache hit: addr = 17c, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
491245 [L1] Cache Allocate: addr = 17c data = 4f4e4d4c4b4a49484746454443424140
491245 [L1] Cache hit from L2: addr = 17c, data = 4c
491245 [TEST] CPU read @0x3e0
491255 [L1] Cache miss: addr = 3e0
491335 [L2] Cache hit: addr = 3e0, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
491345 [L1] Cache Allocate: addr = 3e0 data = 6f6e6d6c6b6a69686766656463626160
491345 [L1] Cache hit from L2: addr = 3e0, data = 60
491345 [TEST] CPU read @0x329
491355 [L1] Cache miss: addr = 329
491435 [L2] Cache miss: addr = 329
492125 [MEM] Mem hit: addr = 6f5, data = e0
492135 [L2] Cache Allocate: addr = 329 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
492145 [L1] Cache Allocate: addr = 329 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
492145 [L1] Cache hit from L2: addr = 329, data = e9
492145 [TEST] CPU read @0x2f9
492155 [L1] Cache miss: addr = 2f9
492235 [L2] Cache hit: addr = 2f9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
492245 [L1] Cache Allocate: addr = 2f9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
492245 [L1] Cache hit from L2: addr = 2f9, data = c9
492245 [TEST] CPU read @0x070
492255 [L1] Cache miss: addr = 070
492335 [L2] Cache miss: addr = 070
493125 [MEM] Mem hit: addr = 329, data = 20
493135 [L2] Cache Allocate: addr = 070 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
493145 [L1] Cache Allocate: addr = 070 data = 3f3e3d3c3b3a39383736353433323130
493145 [L1] Cache hit from L2: addr = 070, data = 30
493145 [TEST] CPU read @0x361
493155 [L1] Cache hit: addr = 361, data = c1
493165 [TEST] CPU read @0x2f6
493175 [L1] Cache miss: addr = 2f6
493235 [L2] Cache hit: addr = 2f6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
493245 [L1] Cache Allocate: addr = 2f6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
493245 [L1] Cache hit from L2: addr = 2f6, data = c6
493245 [TEST] CPU read @0x49a
493255 [L1] Cache miss: addr = 49a
493335 [L2] Cache hit: addr = 49a, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
493345 [L1] Cache Allocate: addr = 49a data = 2f2e2d2c2b2a29282726252423222120
493345 [L1] Cache hit from L2: addr = 49a, data = 2a
493345 [TEST] CPU read @0x65b
493355 [L1] Cache miss: addr = 65b
493435 [L2] Cache miss: addr = 65b
494125 [MEM] Mem hit: addr = 070, data = 60
494135 [L2] Cache Allocate: addr = 65b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
494145 [L1] Cache Allocate: addr = 65b data = 7f7e7d7c7b7a79787776757473727170
494145 [L1] Cache hit from L2: addr = 65b, data = 7b
494145 [TEST] CPU read @0x7eb
494155 [L1] Cache miss: addr = 7eb
494235 [L2] Cache miss: addr = 7eb
495125 [MEM] Mem hit: addr = 65b, data = 40
495135 [L2] Cache Allocate: addr = 7eb data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
495145 [L1] Cache Allocate: addr = 7eb data = 4f4e4d4c4b4a49484746454443424140
495145 [L1] Cache hit from L2: addr = 7eb, data = 4b
495145 [TEST] CPU read @0x778
495155 [L1] Cache miss: addr = 778
495235 [L2] Cache miss: addr = 778
496125 [MEM] Mem hit: addr = 7eb, data = e0
496135 [L2] Cache Allocate: addr = 778 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
496145 [L1] Cache Allocate: addr = 778 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
496145 [L1] Cache hit from L2: addr = 778, data = f8
496145 [TEST] CPU read @0x453
496155 [L1] Cache miss: addr = 453
496235 [L2] Cache miss: addr = 453
497125 [MEM] Mem hit: addr = 778, data = 60
497135 [L2] Cache Allocate: addr = 453 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
497145 [L1] Cache Allocate: addr = 453 data = 7f7e7d7c7b7a79787776757473727170
497145 [L1] Cache hit from L2: addr = 453, data = 73
497145 [TEST] CPU read @0x50d
497155 [L1] Cache miss: addr = 50d
497235 [L2] Cache miss: addr = 50d
498125 [MEM] Mem hit: addr = 453, data = 40
498135 [L2] Cache Allocate: addr = 50d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
498145 [L1] Cache Allocate: addr = 50d data = 4f4e4d4c4b4a49484746454443424140
498145 [L1] Cache hit from L2: addr = 50d, data = 4d
498145 [TEST] CPU read @0x122
498155 [L1] Cache miss: addr = 122
498235 [L2] Cache miss: addr = 122
499125 [MEM] Mem hit: addr = 50d, data = 00
499135 [L2] Cache Allocate: addr = 122 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
499145 [L1] Cache Allocate: addr = 122 data = 0f0e0d0c0b0a09080706050403020100
499145 [L1] Cache hit from L2: addr = 122, data = 02
499145 [TEST] CPU read @0x188
499155 [L1] Cache miss: addr = 188
499235 [L2] Cache miss: addr = 188
500125 [MEM] Mem hit: addr = 122, data = 20
500135 [L2] Cache Allocate: addr = 188 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
500145 [L1] Cache Allocate: addr = 188 data = 2f2e2d2c2b2a29282726252423222120
500145 [L1] Cache hit from L2: addr = 188, data = 28
500145 [TEST] CPU read @0x2cb
500155 [L1] Cache miss: addr = 2cb
500235 [L2] Cache miss: addr = 2cb
501125 [MEM] Mem hit: addr = 188, data = 80
501135 [L2] Cache Allocate: addr = 2cb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
501145 [L1] Cache Allocate: addr = 2cb data = 8f8e8d8c8b8a89888786858483828180
501145 [L1] Cache hit from L2: addr = 2cb, data = 8b
501145 [TEST] CPU read @0x27d
501155 [L1] Cache miss: addr = 27d
501235 [L2] Cache miss: addr = 27d
502125 [MEM] Mem hit: addr = 2cb, data = c0
502135 [L2] Cache Allocate: addr = 27d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
502145 [L1] Cache Allocate: addr = 27d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
502145 [L1] Cache hit from L2: addr = 27d, data = dd
502145 [TEST] CPU read @0x6e0
502155 [L1] Cache miss: addr = 6e0
502235 [L2] Cache miss: addr = 6e0
503125 [MEM] Mem hit: addr = 27d, data = 60
503135 [L2] Cache Allocate: addr = 6e0 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
503145 [L1] Cache Allocate: addr = 6e0 data = 6f6e6d6c6b6a69686766656463626160
503145 [L1] Cache hit from L2: addr = 6e0, data = 60
503145 [TEST] CPU read @0x71a
503155 [L1] Cache miss: addr = 71a
503235 [L2] Cache miss: addr = 71a
504125 [MEM] Mem hit: addr = 6e0, data = e0
504135 [L2] Cache Allocate: addr = 71a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
504145 [L1] Cache Allocate: addr = 71a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
504145 [L1] Cache hit from L2: addr = 71a, data = fa
504145 [TEST] CPU read @0x295
504155 [L1] Cache miss: addr = 295
504235 [L2] Cache miss: addr = 295
505125 [MEM] Mem hit: addr = 71a, data = 00
505135 [L2] Cache Allocate: addr = 295 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
505145 [L1] Cache Allocate: addr = 295 data = 1f1e1d1c1b1a19181716151413121110
505145 [L1] Cache hit from L2: addr = 295, data = 15
505145 [TEST] CPU read @0x0c7
505155 [L1] Cache miss: addr = 0c7
505235 [L2] Cache miss: addr = 0c7
506125 [MEM] Mem hit: addr = 295, data = 80
506135 [L2] Cache Allocate: addr = 0c7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
506145 [L1] Cache Allocate: addr = 0c7 data = 8f8e8d8c8b8a89888786858483828180
506145 [L1] Cache hit from L2: addr = 0c7, data = 87
506145 [TEST] CPU read @0x2f2
506155 [L1] Cache miss: addr = 2f2
506235 [L2] Cache hit: addr = 2f2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
506245 [L1] Cache Allocate: addr = 2f2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
506245 [L1] Cache hit from L2: addr = 2f2, data = c2
506245 [TEST] CPU read @0x75e
506255 [L1] Cache miss: addr = 75e
506335 [L2] Cache miss: addr = 75e
507125 [MEM] Mem hit: addr = 0c7, data = c0
507135 [L2] Cache Allocate: addr = 75e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
507145 [L1] Cache Allocate: addr = 75e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
507145 [L1] Cache hit from L2: addr = 75e, data = de
507145 [TEST] CPU read @0x6c1
507155 [L1] Cache miss: addr = 6c1
507235 [L2] Cache hit: addr = 6c1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
507245 [L1] Cache Allocate: addr = 6c1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
507245 [L1] Cache hit from L2: addr = 6c1, data = a1
507245 [TEST] CPU read @0x708
507255 [L1] Cache miss: addr = 708
507335 [L2] Cache miss: addr = 708
508125 [MEM] Mem hit: addr = 75e, data = 40
508135 [L2] Cache Allocate: addr = 708 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
508145 [L1] Cache Allocate: addr = 708 data = 4f4e4d4c4b4a49484746454443424140
508145 [L1] Cache hit from L2: addr = 708, data = 48
508145 [TEST] CPU read @0x027
508155 [L1] Cache miss: addr = 027
508235 [L2] Cache miss: addr = 027
509125 [MEM] Mem hit: addr = 708, data = 00
509135 [L2] Cache Allocate: addr = 027 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
509145 [L1] Cache Allocate: addr = 027 data = 0f0e0d0c0b0a09080706050403020100
509145 [L1] Cache hit from L2: addr = 027, data = 07
509145 [TEST] CPU read @0x10e
509155 [L1] Cache miss: addr = 10e
509235 [L2] Cache miss: addr = 10e
510125 [MEM] Mem hit: addr = 027, data = 20
510135 [L2] Cache Allocate: addr = 10e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
510145 [L1] Cache Allocate: addr = 10e data = 2f2e2d2c2b2a29282726252423222120
510145 [L1] Cache hit from L2: addr = 10e, data = 2e
510145 [TEST] CPU read @0x284
510155 [L1] Cache miss: addr = 284
510235 [L2] Cache miss: addr = 284
511125 [MEM] Mem hit: addr = 10e, data = 00
511135 [L2] Cache Allocate: addr = 284 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
511145 [L1] Cache Allocate: addr = 284 data = 0f0e0d0c0b0a09080706050403020100
511145 [L1] Cache hit from L2: addr = 284, data = 04
511145 [TEST] CPU read @0x58d
511155 [L1] Cache miss: addr = 58d
511235 [L2] Cache miss: addr = 58d
512125 [MEM] Mem hit: addr = 284, data = 80
512135 [L2] Cache Allocate: addr = 58d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
512145 [L1] Cache Allocate: addr = 58d data = 8f8e8d8c8b8a89888786858483828180
512145 [L1] Cache hit from L2: addr = 58d, data = 8d
512145 [TEST] CPU read @0x6b5
512155 [L1] Cache miss: addr = 6b5
512235 [L2] Cache miss: addr = 6b5
513125 [MEM] Mem hit: addr = 58d, data = 80
513135 [L2] Cache Allocate: addr = 6b5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
513145 [L1] Cache Allocate: addr = 6b5 data = 9f9e9d9c9b9a99989796959493929190
513145 [L1] Cache hit from L2: addr = 6b5, data = 95
513145 [TEST] CPU read @0x21b
513155 [L1] Cache miss: addr = 21b
513235 [L2] Cache miss: addr = 21b
514125 [MEM] Mem hit: addr = 6b5, data = a0
514135 [L2] Cache Allocate: addr = 21b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
514145 [L1] Cache Allocate: addr = 21b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
514145 [L1] Cache hit from L2: addr = 21b, data = bb
514145 [TEST] CPU read @0x3e4
514155 [L1] Cache miss: addr = 3e4
514235 [L2] Cache hit: addr = 3e4, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
514245 [L1] Cache Allocate: addr = 3e4 data = 6f6e6d6c6b6a69686766656463626160
514245 [L1] Cache hit from L2: addr = 3e4, data = 64
514245 [TEST] CPU read @0x148
514255 [L1] Cache miss: addr = 148
514335 [L2] Cache miss: addr = 148
515125 [MEM] Mem hit: addr = 21b, data = 00
515135 [L2] Cache Allocate: addr = 148 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
515145 [L1] Cache Allocate: addr = 148 data = 0f0e0d0c0b0a09080706050403020100
515145 [L1] Cache hit from L2: addr = 148, data = 08
515145 [TEST] CPU read @0x798
515155 [L1] Cache miss: addr = 798
515235 [L2] Cache miss: addr = 798
516125 [MEM] Mem hit: addr = 148, data = 40
516135 [L2] Cache Allocate: addr = 798 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
516145 [L1] Cache Allocate: addr = 798 data = 5f5e5d5c5b5a59585756555453525150
516145 [L1] Cache hit from L2: addr = 798, data = 58
516145 [TEST] CPU read @0x771
516155 [L1] Cache miss: addr = 771
516235 [L2] Cache miss: addr = 771
517125 [MEM] Mem hit: addr = 798, data = 80
517135 [L2] Cache Allocate: addr = 771 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
517145 [L1] Cache Allocate: addr = 771 data = 9f9e9d9c9b9a99989796959493929190
517145 [L1] Cache hit from L2: addr = 771, data = 91
517145 [TEST] CPU read @0x4af
517155 [L1] Cache miss: addr = 4af
517235 [L2] Cache miss: addr = 4af
518125 [MEM] Mem hit: addr = 771, data = 60
518135 [L2] Cache Allocate: addr = 4af data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
518145 [L1] Cache Allocate: addr = 4af data = 6f6e6d6c6b6a69686766656463626160
518145 [L1] Cache hit from L2: addr = 4af, data = 6f
518145 [TEST] CPU read @0x611
518155 [L1] Cache miss: addr = 611
518235 [L2] Cache miss: addr = 611
519125 [MEM] Mem hit: addr = 4af, data = a0
519135 [L2] Cache Allocate: addr = 611 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
519145 [L1] Cache Allocate: addr = 611 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
519145 [L1] Cache hit from L2: addr = 611, data = b1
519145 [TEST] CPU read @0x5fc
519155 [L1] Cache miss: addr = 5fc
519235 [L2] Cache miss: addr = 5fc
520125 [MEM] Mem hit: addr = 611, data = 00
520135 [L2] Cache Allocate: addr = 5fc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
520145 [L1] Cache Allocate: addr = 5fc data = 1f1e1d1c1b1a19181716151413121110
520145 [L1] Cache hit from L2: addr = 5fc, data = 1c
520145 [TEST] CPU read @0x50b
520155 [L1] Cache miss: addr = 50b
520235 [L2] Cache miss: addr = 50b
521125 [MEM] Mem hit: addr = 5fc, data = e0
521135 [L2] Cache Allocate: addr = 50b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
521145 [L1] Cache Allocate: addr = 50b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
521145 [L1] Cache hit from L2: addr = 50b, data = eb
521145 [TEST] CPU read @0x49d
521155 [L1] Cache miss: addr = 49d
521235 [L2] Cache hit: addr = 49d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
521245 [L1] Cache Allocate: addr = 49d data = 2f2e2d2c2b2a29282726252423222120
521245 [L1] Cache hit from L2: addr = 49d, data = 2d
521245 [TEST] CPU read @0x29d
521255 [L1] Cache miss: addr = 29d
521335 [L2] Cache miss: addr = 29d
522125 [MEM] Mem hit: addr = 50b, data = 00
522135 [L2] Cache Allocate: addr = 29d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
522145 [L1] Cache Allocate: addr = 29d data = 1f1e1d1c1b1a19181716151413121110
522145 [L1] Cache hit from L2: addr = 29d, data = 1d
522145 [TEST] CPU read @0x74b
522155 [L1] Cache miss: addr = 74b
522235 [L2] Cache miss: addr = 74b
523125 [MEM] Mem hit: addr = 29d, data = 80
523135 [L2] Cache Allocate: addr = 74b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
523145 [L1] Cache Allocate: addr = 74b data = 8f8e8d8c8b8a89888786858483828180
523145 [L1] Cache hit from L2: addr = 74b, data = 8b
523145 [TEST] CPU read @0x611
523155 [L1] Cache miss: addr = 611
523235 [L2] Cache miss: addr = 611
524125 [MEM] Mem hit: addr = 74b, data = 40
524135 [L2] Cache Allocate: addr = 611 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
524145 [L1] Cache Allocate: addr = 611 data = 5f5e5d5c5b5a59585756555453525150
524145 [L1] Cache hit from L2: addr = 611, data = 51
524145 [TEST] CPU read @0x2f6
524155 [L1] Cache miss: addr = 2f6
524235 [L2] Cache hit: addr = 2f6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
524245 [L1] Cache Allocate: addr = 2f6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
524245 [L1] Cache hit from L2: addr = 2f6, data = c6
524245 [TEST] CPU read @0x0aa
524255 [L1] Cache miss: addr = 0aa
524335 [L2] Cache miss: addr = 0aa
525125 [MEM] Mem hit: addr = 611, data = 00
525135 [L2] Cache Allocate: addr = 0aa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
525145 [L1] Cache Allocate: addr = 0aa data = 0f0e0d0c0b0a09080706050403020100
525145 [L1] Cache hit from L2: addr = 0aa, data = 0a
525145 [TEST] CPU read @0x7fd
525155 [L1] Cache miss: addr = 7fd
525235 [L2] Cache miss: addr = 7fd
526125 [MEM] Mem hit: addr = 0aa, data = a0
526135 [L2] Cache Allocate: addr = 7fd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
526145 [L1] Cache Allocate: addr = 7fd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
526145 [L1] Cache hit from L2: addr = 7fd, data = bd
526145 [TEST] CPU read @0x62c
526155 [L1] Cache miss: addr = 62c
526235 [L2] Cache miss: addr = 62c
527125 [MEM] Mem hit: addr = 7fd, data = e0
527135 [L2] Cache Allocate: addr = 62c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
527145 [L1] Cache Allocate: addr = 62c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
527145 [L1] Cache hit from L2: addr = 62c, data = ec
527145 [TEST] CPU read @0x18b
527155 [L1] Cache miss: addr = 18b
527235 [L2] Cache miss: addr = 18b
528125 [MEM] Mem hit: addr = 62c, data = 20
528135 [L2] Cache Allocate: addr = 18b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
528145 [L1] Cache Allocate: addr = 18b data = 2f2e2d2c2b2a29282726252423222120
528145 [L1] Cache hit from L2: addr = 18b, data = 2b
528145 [TEST] CPU read @0x358
528155 [L1] Cache miss: addr = 358
528235 [L2] Cache miss: addr = 358
529125 [MEM] Mem hit: addr = 18b, data = 80
529135 [L2] Cache Allocate: addr = 358 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
529145 [L1] Cache Allocate: addr = 358 data = 9f9e9d9c9b9a99989796959493929190
529145 [L1] Cache hit from L2: addr = 358, data = 98
529145 [TEST] CPU read @0x2bc
529155 [L1] Cache miss: addr = 2bc
529235 [L2] Cache miss: addr = 2bc
530125 [MEM] Mem hit: addr = 358, data = 40
530135 [L2] Cache Allocate: addr = 2bc data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
530145 [L1] Cache Allocate: addr = 2bc data = 5f5e5d5c5b5a59585756555453525150
530145 [L1] Cache hit from L2: addr = 2bc, data = 5c
530145 [TEST] CPU read @0x2df
530155 [L1] Cache miss: addr = 2df
530235 [L2] Cache miss: addr = 2df
531125 [MEM] Mem hit: addr = 2bc, data = a0
531135 [L2] Cache Allocate: addr = 2df data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
531145 [L1] Cache Allocate: addr = 2df data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
531145 [L1] Cache hit from L2: addr = 2df, data = bf
531145 [TEST] CPU read @0x469
531155 [L1] Cache miss: addr = 469
531235 [L2] Cache miss: addr = 469
532125 [MEM] Mem hit: addr = 2df, data = c0
532135 [L2] Cache Allocate: addr = 469 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
532145 [L1] Cache Allocate: addr = 469 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
532145 [L1] Cache hit from L2: addr = 469, data = c9
532145 [TEST] CPU read @0x121
532155 [L1] Cache miss: addr = 121
532235 [L2] Cache miss: addr = 121
533125 [MEM] Mem hit: addr = 469, data = 60
533135 [L2] Cache Allocate: addr = 121 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
533145 [L1] Cache Allocate: addr = 121 data = 6f6e6d6c6b6a69686766656463626160
533145 [L1] Cache hit from L2: addr = 121, data = 61
533145 [TEST] CPU read @0x2f1
533155 [L1] Cache miss: addr = 2f1
533235 [L2] Cache hit: addr = 2f1, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
533245 [L1] Cache Allocate: addr = 2f1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
533245 [L1] Cache hit from L2: addr = 2f1, data = c1
533245 [TEST] CPU read @0x704
533255 [L1] Cache miss: addr = 704
533335 [L2] Cache miss: addr = 704
534125 [MEM] Mem hit: addr = 121, data = 20
534135 [L2] Cache Allocate: addr = 704 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
534145 [L1] Cache Allocate: addr = 704 data = 2f2e2d2c2b2a29282726252423222120
534145 [L1] Cache hit from L2: addr = 704, data = 24
534145 [TEST] CPU read @0x710
534155 [L1] Cache miss: addr = 710
534235 [L2] Cache hit: addr = 710, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
534245 [L1] Cache Allocate: addr = 710 data = 2f2e2d2c2b2a29282726252423222120
534245 [L1] Cache hit from L2: addr = 710, data = 20
534245 [TEST] CPU read @0x271
534255 [L1] Cache miss: addr = 271
534335 [L2] Cache miss: addr = 271
535125 [MEM] Mem hit: addr = 704, data = 00
535135 [L2] Cache Allocate: addr = 271 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
535145 [L1] Cache Allocate: addr = 271 data = 1f1e1d1c1b1a19181716151413121110
535145 [L1] Cache hit from L2: addr = 271, data = 11
535145 [TEST] CPU read @0x15d
535155 [L1] Cache miss: addr = 15d
535235 [L2] Cache miss: addr = 15d
536125 [MEM] Mem hit: addr = 271, data = 60
536135 [L2] Cache Allocate: addr = 15d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
536145 [L1] Cache Allocate: addr = 15d data = 7f7e7d7c7b7a79787776757473727170
536145 [L1] Cache hit from L2: addr = 15d, data = 7d
536145 [TEST] CPU read @0x039
536155 [L1] Cache miss: addr = 039
536235 [L2] Cache miss: addr = 039
537125 [MEM] Mem hit: addr = 15d, data = 40
537135 [L2] Cache Allocate: addr = 039 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
537145 [L1] Cache Allocate: addr = 039 data = 5f5e5d5c5b5a59585756555453525150
537145 [L1] Cache hit from L2: addr = 039, data = 59
537145 [TEST] CPU read @0x18d
537155 [L1] Cache miss: addr = 18d
537235 [L2] Cache miss: addr = 18d
538125 [MEM] Mem hit: addr = 039, data = 20
538135 [L2] Cache Allocate: addr = 18d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
538145 [L1] Cache Allocate: addr = 18d data = 2f2e2d2c2b2a29282726252423222120
538145 [L1] Cache hit from L2: addr = 18d, data = 2d
538145 [TEST] CPU read @0x752
538155 [L1] Cache miss: addr = 752
538235 [L2] Cache miss: addr = 752
539125 [MEM] Mem hit: addr = 18d, data = 80
539135 [L2] Cache Allocate: addr = 752 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
539145 [L1] Cache Allocate: addr = 752 data = 9f9e9d9c9b9a99989796959493929190
539145 [L1] Cache hit from L2: addr = 752, data = 92
539145 [TEST] CPU read @0x2cc
539155 [L1] Cache miss: addr = 2cc
539235 [L2] Cache miss: addr = 2cc
540125 [MEM] Mem hit: addr = 752, data = 40
540135 [L2] Cache Allocate: addr = 2cc data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
540145 [L1] Cache Allocate: addr = 2cc data = 4f4e4d4c4b4a49484746454443424140
540145 [L1] Cache hit from L2: addr = 2cc, data = 4c
540145 [TEST] CPU read @0x764
540155 [L1] Cache miss: addr = 764
540235 [L2] Cache miss: addr = 764
541125 [MEM] Mem hit: addr = 2cc, data = c0
541135 [L2] Cache Allocate: addr = 764 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
541145 [L1] Cache Allocate: addr = 764 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
541145 [L1] Cache hit from L2: addr = 764, data = c4
541145 [TEST] CPU read @0x14c
541155 [L1] Cache miss: addr = 14c
541235 [L2] Cache miss: addr = 14c
542125 [MEM] Mem hit: addr = 764, data = 60
542135 [L2] Cache Allocate: addr = 14c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
542145 [L1] Cache Allocate: addr = 14c data = 6f6e6d6c6b6a69686766656463626160
542145 [L1] Cache hit from L2: addr = 14c, data = 6c
542145 [TEST] CPU read @0x21d
542155 [L1] Cache miss: addr = 21d
542235 [L2] Cache miss: addr = 21d
543125 [MEM] Mem hit: addr = 14c, data = 40
543135 [L2] Cache Allocate: addr = 21d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
543145 [L1] Cache Allocate: addr = 21d data = 5f5e5d5c5b5a59585756555453525150
543145 [L1] Cache hit from L2: addr = 21d, data = 5d
543145 [TEST] CPU read @0x07c
543155 [L1] Cache miss: addr = 07c
543235 [L2] Cache miss: addr = 07c
544125 [MEM] Mem hit: addr = 21d, data = 00
544135 [L2] Cache Allocate: addr = 07c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
544145 [L1] Cache Allocate: addr = 07c data = 1f1e1d1c1b1a19181716151413121110
544145 [L1] Cache hit from L2: addr = 07c, data = 1c
544145 [TEST] CPU read @0x319
544155 [L1] Cache miss: addr = 319
544235 [L2] Cache miss: addr = 319
545125 [MEM] Mem hit: addr = 07c, data = 60
545135 [L2] Cache Allocate: addr = 319 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
545145 [L1] Cache Allocate: addr = 319 data = 7f7e7d7c7b7a79787776757473727170
545145 [L1] Cache hit from L2: addr = 319, data = 79
545145 [TEST] CPU read @0x0fe
545155 [L1] Cache miss: addr = 0fe
545235 [L2] Cache miss: addr = 0fe
546125 [MEM] Mem hit: addr = 319, data = 00
546135 [L2] Cache Allocate: addr = 0fe data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
546145 [L1] Cache Allocate: addr = 0fe data = 1f1e1d1c1b1a19181716151413121110
546145 [L1] Cache hit from L2: addr = 0fe, data = 1e
546145 [TEST] CPU read @0x6b7
546155 [L1] Cache miss: addr = 6b7
546235 [L2] Cache miss: addr = 6b7
547125 [MEM] Mem hit: addr = 0fe, data = e0
547135 [L2] Cache Allocate: addr = 6b7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
547145 [L1] Cache Allocate: addr = 6b7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
547145 [L1] Cache hit from L2: addr = 6b7, data = f7
547145 [TEST] CPU read @0x759
547155 [L1] Cache miss: addr = 759
547235 [L2] Cache miss: addr = 759
548125 [MEM] Mem hit: addr = 6b7, data = a0
548135 [L2] Cache Allocate: addr = 759 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
548145 [L1] Cache Allocate: addr = 759 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
548145 [L1] Cache hit from L2: addr = 759, data = b9
548145 [TEST] CPU read @0x606
548155 [L1] Cache miss: addr = 606
548235 [L2] Cache miss: addr = 606
549125 [MEM] Mem hit: addr = 759, data = 40
549135 [L2] Cache Allocate: addr = 606 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
549145 [L1] Cache Allocate: addr = 606 data = 4f4e4d4c4b4a49484746454443424140
549145 [L1] Cache hit from L2: addr = 606, data = 46
549145 [TEST] CPU read @0x469
549155 [L1] Cache miss: addr = 469
549235 [L2] Cache miss: addr = 469
550125 [MEM] Mem hit: addr = 606, data = 00
550135 [L2] Cache Allocate: addr = 469 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
550145 [L1] Cache Allocate: addr = 469 data = 0f0e0d0c0b0a09080706050403020100
550145 [L1] Cache hit from L2: addr = 469, data = 09
550145 [TEST] CPU read @0x743
550155 [L1] Cache miss: addr = 743
550235 [L2] Cache miss: addr = 743
551125 [MEM] Mem hit: addr = 469, data = 60
551135 [L2] Cache Allocate: addr = 743 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
551145 [L1] Cache Allocate: addr = 743 data = 6f6e6d6c6b6a69686766656463626160
551145 [L1] Cache hit from L2: addr = 743, data = 63
551145 [TEST] CPU read @0x691
551155 [L1] Cache hit: addr = 691, data = b1
551165 [TEST] CPU read @0x72b
551175 [L1] Cache miss: addr = 72b
551235 [L2] Cache miss: addr = 72b
552125 [MEM] Mem hit: addr = 743, data = 40
552135 [L2] Cache Allocate: addr = 72b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
552145 [L1] Cache Allocate: addr = 72b data = 4f4e4d4c4b4a49484746454443424140
552145 [L1] Cache hit from L2: addr = 72b, data = 4b
552145 [TEST] CPU read @0x274
552155 [L1] Cache miss: addr = 274
552235 [L2] Cache miss: addr = 274
553125 [MEM] Mem hit: addr = 72b, data = 20
553135 [L2] Cache Allocate: addr = 274 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
553145 [L1] Cache Allocate: addr = 274 data = 3f3e3d3c3b3a39383736353433323130
553145 [L1] Cache hit from L2: addr = 274, data = 34
553145 [TEST] CPU read @0x2cc
553155 [L1] Cache miss: addr = 2cc
553235 [L2] Cache miss: addr = 2cc
554125 [MEM] Mem hit: addr = 274, data = 60
554135 [L2] Cache Allocate: addr = 2cc data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
554145 [L1] Cache Allocate: addr = 2cc data = 6f6e6d6c6b6a69686766656463626160
554145 [L1] Cache hit from L2: addr = 2cc, data = 6c
554145 [TEST] CPU read @0x5b6
554155 [L1] Cache hit: addr = 5b6, data = 96
554165 [TEST] CPU read @0x50f
554175 [L1] Cache miss: addr = 50f
554235 [L2] Cache miss: addr = 50f
555125 [MEM] Mem hit: addr = 2cc, data = c0
555135 [L2] Cache Allocate: addr = 50f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
555145 [L1] Cache Allocate: addr = 50f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
555145 [L1] Cache hit from L2: addr = 50f, data = cf
555145 [TEST] CPU read @0x554
555155 [L1] Cache hit: addr = 554, data = d4
555165 [TEST] CPU read @0x5d8
555175 [L1] Cache miss: addr = 5d8
555235 [L2] Cache hit: addr = 5d8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
555245 [L1] Cache Allocate: addr = 5d8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
555245 [L1] Cache hit from L2: addr = 5d8, data = a8
555245 [TEST] CPU read @0x5e7
555255 [L1] Cache miss: addr = 5e7
555335 [L2] Cache miss: addr = 5e7
556125 [MEM] Mem hit: addr = 50f, data = 00
556135 [L2] Cache Allocate: addr = 5e7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
556145 [L1] Cache Allocate: addr = 5e7 data = 0f0e0d0c0b0a09080706050403020100
556145 [L1] Cache hit from L2: addr = 5e7, data = 07
556145 [TEST] CPU read @0x6b2
556155 [L1] Cache miss: addr = 6b2
556235 [L2] Cache miss: addr = 6b2
557125 [MEM] Mem hit: addr = 5e7, data = e0
557135 [L2] Cache Allocate: addr = 6b2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
557145 [L1] Cache Allocate: addr = 6b2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
557145 [L1] Cache hit from L2: addr = 6b2, data = f2
557145 [TEST] CPU read @0x624
557155 [L1] Cache miss: addr = 624
557235 [L2] Cache miss: addr = 624
558125 [MEM] Mem hit: addr = 6b2, data = a0
558135 [L2] Cache Allocate: addr = 624 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
558145 [L1] Cache Allocate: addr = 624 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
558145 [L1] Cache hit from L2: addr = 624, data = a4
558145 [TEST] CPU read @0x65b
558155 [L1] Cache miss: addr = 65b
558235 [L2] Cache miss: addr = 65b
559125 [MEM] Mem hit: addr = 624, data = 20
559135 [L2] Cache Allocate: addr = 65b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
559145 [L1] Cache Allocate: addr = 65b data = 3f3e3d3c3b3a39383736353433323130
559145 [L1] Cache hit from L2: addr = 65b, data = 3b
559145 [TEST] CPU read @0x530
559155 [L1] Cache miss: addr = 530
559235 [L2] Cache miss: addr = 530
560125 [MEM] Mem hit: addr = 65b, data = 40
560135 [L2] Cache Allocate: addr = 530 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
560145 [L1] Cache Allocate: addr = 530 data = 5f5e5d5c5b5a59585756555453525150
560145 [L1] Cache hit from L2: addr = 530, data = 50
560145 [TEST] CPU read @0x068
560155 [L1] Cache miss: addr = 068
560235 [L2] Cache miss: addr = 068
561125 [MEM] Mem hit: addr = 530, data = 20
561135 [L2] Cache Allocate: addr = 068 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
561145 [L1] Cache Allocate: addr = 068 data = 2f2e2d2c2b2a29282726252423222120
561145 [L1] Cache hit from L2: addr = 068, data = 28
561145 [TEST] CPU read @0x6cb
561155 [L1] Cache miss: addr = 6cb
561235 [L2] Cache hit: addr = 6cb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
561245 [L1] Cache Allocate: addr = 6cb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
561245 [L1] Cache hit from L2: addr = 6cb, data = ab
561245 [TEST] CPU read @0x011
561255 [L1] Cache miss: addr = 011
561335 [L2] Cache miss: addr = 011
562125 [MEM] Mem hit: addr = 068, data = 60
562135 [L2] Cache Allocate: addr = 011 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
562145 [L1] Cache Allocate: addr = 011 data = 7f7e7d7c7b7a79787776757473727170
562145 [L1] Cache hit from L2: addr = 011, data = 71
562145 [TEST] CPU read @0x6a9
562155 [L1] Cache miss: addr = 6a9
562235 [L2] Cache miss: addr = 6a9
563125 [MEM] Mem hit: addr = 011, data = 00
563135 [L2] Cache Allocate: addr = 6a9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
563145 [L1] Cache Allocate: addr = 6a9 data = 0f0e0d0c0b0a09080706050403020100
563145 [L1] Cache hit from L2: addr = 6a9, data = 09
563145 [TEST] CPU read @0x65e
563155 [L1] Cache miss: addr = 65e
563235 [L2] Cache miss: addr = 65e
564125 [MEM] Mem hit: addr = 6a9, data = a0
564135 [L2] Cache Allocate: addr = 65e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
564145 [L1] Cache Allocate: addr = 65e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
564145 [L1] Cache hit from L2: addr = 65e, data = be
564145 [TEST] CPU read @0x682
564155 [L1] Cache miss: addr = 682
564235 [L2] Cache miss: addr = 682
565125 [MEM] Mem hit: addr = 65e, data = 40
565135 [L2] Cache Allocate: addr = 682 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
565145 [L1] Cache Allocate: addr = 682 data = 4f4e4d4c4b4a49484746454443424140
565145 [L1] Cache hit from L2: addr = 682, data = 42
565145 [TEST] CPU read @0x39d
565155 [L1] Cache miss: addr = 39d
565235 [L2] Cache miss: addr = 39d
566125 [MEM] Mem hit: addr = 682, data = 80
566135 [L2] Cache Allocate: addr = 39d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
566145 [L1] Cache Allocate: addr = 39d data = 9f9e9d9c9b9a99989796959493929190
566145 [L1] Cache hit from L2: addr = 39d, data = 9d
566145 [TEST] CPU read @0x179
566155 [L1] Cache miss: addr = 179
566235 [L2] Cache hit: addr = 179, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
566245 [L1] Cache Allocate: addr = 179 data = 4f4e4d4c4b4a49484746454443424140
566245 [L1] Cache hit from L2: addr = 179, data = 49
566245 [TEST] CPU read @0x402
566255 [L1] Cache miss: addr = 402
566335 [L2] Cache miss: addr = 402
567125 [MEM] Mem hit: addr = 39d, data = 80
567135 [L2] Cache Allocate: addr = 402 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
567145 [L1] Cache Allocate: addr = 402 data = 8f8e8d8c8b8a89888786858483828180
567145 [L1] Cache hit from L2: addr = 402, data = 82
567145 [TEST] CPU read @0x4d3
567155 [L1] Cache miss: addr = 4d3
567235 [L2] Cache hit: addr = 4d3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
567245 [L1] Cache Allocate: addr = 4d3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
567245 [L1] Cache hit from L2: addr = 4d3, data = e3
567245 [TEST] CPU read @0x27f
567255 [L1] Cache miss: addr = 27f
567335 [L2] Cache miss: addr = 27f
568125 [MEM] Mem hit: addr = 402, data = 00
568135 [L2] Cache Allocate: addr = 27f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
568145 [L1] Cache Allocate: addr = 27f data = 1f1e1d1c1b1a19181716151413121110
568145 [L1] Cache hit from L2: addr = 27f, data = 1f
568145 [TEST] CPU read @0x449
568155 [L1] Cache miss: addr = 449
568235 [L2] Cache miss: addr = 449
569125 [MEM] Mem hit: addr = 27f, data = 60
569135 [L2] Cache Allocate: addr = 449 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
569145 [L1] Cache Allocate: addr = 449 data = 6f6e6d6c6b6a69686766656463626160
569145 [L1] Cache hit from L2: addr = 449, data = 69
569145 [TEST] CPU read @0x6fa
569155 [L1] Cache miss: addr = 6fa
569235 [L2] Cache miss: addr = 6fa
570125 [MEM] Mem hit: addr = 449, data = 40
570135 [L2] Cache Allocate: addr = 6fa data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
570145 [L1] Cache Allocate: addr = 6fa data = 5f5e5d5c5b5a59585756555453525150
570145 [L1] Cache hit from L2: addr = 6fa, data = 5a
570145 [TEST] CPU read @0x268
570155 [L1] Cache miss: addr = 268
570235 [L2] Cache miss: addr = 268
571125 [MEM] Mem hit: addr = 6fa, data = e0
571135 [L2] Cache Allocate: addr = 268 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
571145 [L1] Cache Allocate: addr = 268 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
571145 [L1] Cache hit from L2: addr = 268, data = e8
571145 [TEST] CPU read @0x545
571155 [L1] Cache miss: addr = 545
571235 [L2] Cache hit: addr = 545, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
571245 [L1] Cache Allocate: addr = 545 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
571245 [L1] Cache hit from L2: addr = 545, data = c5
571245 [TEST] CPU read @0x649
571255 [L1] Cache miss: addr = 649
571335 [L2] Cache miss: addr = 649
572125 [MEM] Mem hit: addr = 268, data = 60
572135 [L2] Cache Allocate: addr = 649 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
572145 [L1] Cache Allocate: addr = 649 data = 6f6e6d6c6b6a69686766656463626160
572145 [L1] Cache hit from L2: addr = 649, data = 69
572145 [TEST] CPU read @0x1f4
572155 [L1] Cache miss: addr = 1f4
572235 [L2] Cache miss: addr = 1f4
573125 [MEM] Mem hit: addr = 649, data = 40
573135 [L2] Cache Allocate: addr = 1f4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
573145 [L1] Cache Allocate: addr = 1f4 data = 5f5e5d5c5b5a59585756555453525150
573145 [L1] Cache hit from L2: addr = 1f4, data = 54
573145 [TEST] CPU read @0x48a
573155 [L1] Cache hit: addr = 48a, data = 2a
573165 [TEST] CPU read @0x500
573175 [L1] Cache miss: addr = 500
573235 [L2] Cache miss: addr = 500
574125 [MEM] Mem hit: addr = 1f4, data = e0
574135 [L2] Cache Allocate: addr = 500 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
574145 [L1] Cache Allocate: addr = 500 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
574145 [L1] Cache hit from L2: addr = 500, data = e0
574145 [TEST] CPU read @0x452
574155 [L1] Cache miss: addr = 452
574235 [L2] Cache miss: addr = 452
575125 [MEM] Mem hit: addr = 500, data = 00
575135 [L2] Cache Allocate: addr = 452 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
575145 [L1] Cache Allocate: addr = 452 data = 1f1e1d1c1b1a19181716151413121110
575145 [L1] Cache hit from L2: addr = 452, data = 12
575145 [TEST] CPU read @0x4f8
575155 [L1] Cache miss: addr = 4f8
575235 [L2] Cache hit: addr = 4f8, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
575245 [L1] Cache Allocate: addr = 4f8 data = 8f8e8d8c8b8a89888786858483828180
575245 [L1] Cache hit from L2: addr = 4f8, data = 88
575245 [TEST] CPU read @0x196
575255 [L1] Cache miss: addr = 196
575335 [L2] Cache miss: addr = 196
576125 [MEM] Mem hit: addr = 452, data = 40
576135 [L2] Cache Allocate: addr = 196 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
576145 [L1] Cache Allocate: addr = 196 data = 5f5e5d5c5b5a59585756555453525150
576145 [L1] Cache hit from L2: addr = 196, data = 56
576145 [TEST] CPU read @0x664
576155 [L1] Cache miss: addr = 664
576235 [L2] Cache miss: addr = 664
577125 [MEM] Mem hit: addr = 196, data = 80
577135 [L2] Cache Allocate: addr = 664 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
577145 [L1] Cache Allocate: addr = 664 data = 8f8e8d8c8b8a89888786858483828180
577145 [L1] Cache hit from L2: addr = 664, data = 84
577145 [TEST] CPU read @0x054
577155 [L1] Cache miss: addr = 054
577235 [L2] Cache miss: addr = 054
578125 [MEM] Mem hit: addr = 664, data = 60
578135 [L2] Cache Allocate: addr = 054 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
578145 [L1] Cache Allocate: addr = 054 data = 7f7e7d7c7b7a79787776757473727170
578145 [L1] Cache hit from L2: addr = 054, data = 74
578145 [TEST] CPU read @0x27a
578155 [L1] Cache miss: addr = 27a
578235 [L2] Cache miss: addr = 27a
579125 [MEM] Mem hit: addr = 054, data = 40
579135 [L2] Cache Allocate: addr = 27a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
579145 [L1] Cache Allocate: addr = 27a data = 5f5e5d5c5b5a59585756555453525150
579145 [L1] Cache hit from L2: addr = 27a, data = 5a
579145 [TEST] CPU read @0x059
579155 [L1] Cache miss: addr = 059
579235 [L2] Cache hit: addr = 059, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
579245 [L1] Cache Allocate: addr = 059 data = 6f6e6d6c6b6a69686766656463626160
579245 [L1] Cache hit from L2: addr = 059, data = 69
579245 [TEST] CPU read @0x49b
579255 [L1] Cache miss: addr = 49b
579335 [L2] Cache hit: addr = 49b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
579345 [L1] Cache Allocate: addr = 49b data = 2f2e2d2c2b2a29282726252423222120
579345 [L1] Cache hit from L2: addr = 49b, data = 2b
579345 [TEST] CPU read @0x08c
579355 [L1] Cache miss: addr = 08c
579435 [L2] Cache miss: addr = 08c
580125 [MEM] Mem hit: addr = 27a, data = 60
580135 [L2] Cache Allocate: addr = 08c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
580145 [L1] Cache Allocate: addr = 08c data = 6f6e6d6c6b6a69686766656463626160
580145 [L1] Cache hit from L2: addr = 08c, data = 6c
580145 [TEST] CPU read @0x3e4
580155 [L1] Cache miss: addr = 3e4
580235 [L2] Cache hit: addr = 3e4, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
580245 [L1] Cache Allocate: addr = 3e4 data = 6f6e6d6c6b6a69686766656463626160
580245 [L1] Cache hit from L2: addr = 3e4, data = 64
580245 [TEST] CPU read @0x194
580255 [L1] Cache miss: addr = 194
580335 [L2] Cache miss: addr = 194
581125 [MEM] Mem hit: addr = 08c, data = 80
581135 [L2] Cache Allocate: addr = 194 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
581145 [L1] Cache Allocate: addr = 194 data = 9f9e9d9c9b9a99989796959493929190
581145 [L1] Cache hit from L2: addr = 194, data = 94
581145 [TEST] CPU read @0x735
581155 [L1] Cache miss: addr = 735
581235 [L2] Cache miss: addr = 735
582125 [MEM] Mem hit: addr = 194, data = 80
582135 [L2] Cache Allocate: addr = 735 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
582145 [L1] Cache Allocate: addr = 735 data = 9f9e9d9c9b9a99989796959493929190
582145 [L1] Cache hit from L2: addr = 735, data = 95
582145 [TEST] CPU read @0x7ab
582155 [L1] Cache miss: addr = 7ab
582235 [L2] Cache miss: addr = 7ab
583125 [MEM] Mem hit: addr = 735, data = 20
583135 [L2] Cache Allocate: addr = 7ab data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
583145 [L1] Cache Allocate: addr = 7ab data = 2f2e2d2c2b2a29282726252423222120
583145 [L1] Cache hit from L2: addr = 7ab, data = 2b
583145 [TEST] CPU read @0x3d1
583155 [L1] Cache miss: addr = 3d1
583235 [L2] Cache miss: addr = 3d1
584125 [MEM] Mem hit: addr = 7ab, data = a0
584135 [L2] Cache Allocate: addr = 3d1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
584145 [L1] Cache Allocate: addr = 3d1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
584145 [L1] Cache hit from L2: addr = 3d1, data = b1
584145 [TEST] CPU read @0x68a
584155 [L1] Cache miss: addr = 68a
584235 [L2] Cache miss: addr = 68a
585125 [MEM] Mem hit: addr = 3d1, data = c0
585135 [L2] Cache Allocate: addr = 68a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
585145 [L1] Cache Allocate: addr = 68a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
585145 [L1] Cache hit from L2: addr = 68a, data = ca
585145 [TEST] CPU read @0x436
585155 [L1] Cache miss: addr = 436
585235 [L2] Cache miss: addr = 436
586125 [MEM] Mem hit: addr = 68a, data = 80
586135 [L2] Cache Allocate: addr = 436 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
586145 [L1] Cache Allocate: addr = 436 data = 9f9e9d9c9b9a99989796959493929190
586145 [L1] Cache hit from L2: addr = 436, data = 96
586145 [TEST] CPU read @0x68a
586155 [L1] Cache hit: addr = 68a, data = ca
586165 [TEST] CPU read @0x7ae
586175 [L1] Cache miss: addr = 7ae
586235 [L2] Cache miss: addr = 7ae
587125 [MEM] Mem hit: addr = 436, data = 20
587135 [L2] Cache Allocate: addr = 7ae data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
587145 [L1] Cache Allocate: addr = 7ae data = 2f2e2d2c2b2a29282726252423222120
587145 [L1] Cache hit from L2: addr = 7ae, data = 2e
587145 [TEST] CPU read @0x4f7
587155 [L1] Cache miss: addr = 4f7
587235 [L2] Cache hit: addr = 4f7, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
587245 [L1] Cache Allocate: addr = 4f7 data = 8f8e8d8c8b8a89888786858483828180
587245 [L1] Cache hit from L2: addr = 4f7, data = 87
587245 [TEST] CPU read @0x4bd
587255 [L1] Cache miss: addr = 4bd
587335 [L2] Cache miss: addr = 4bd
588125 [MEM] Mem hit: addr = 7ae, data = a0
588135 [L2] Cache Allocate: addr = 4bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
588145 [L1] Cache Allocate: addr = 4bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
588145 [L1] Cache hit from L2: addr = 4bd, data = bd
588145 [TEST] CPU read @0x76f
588155 [L1] Cache miss: addr = 76f
588235 [L2] Cache miss: addr = 76f
589125 [MEM] Mem hit: addr = 4bd, data = a0
589135 [L2] Cache Allocate: addr = 76f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
589145 [L1] Cache Allocate: addr = 76f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
589145 [L1] Cache hit from L2: addr = 76f, data = af
589145 [TEST] CPU read @0x3fb
589155 [L1] Cache hit: addr = 3fb, data = 7b
589165 [TEST] CPU read @0x038
589175 [L1] Cache miss: addr = 038
589235 [L2] Cache miss: addr = 038
590125 [MEM] Mem hit: addr = 76f, data = 60
590135 [L2] Cache Allocate: addr = 038 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
590145 [L1] Cache Allocate: addr = 038 data = 7f7e7d7c7b7a79787776757473727170
590145 [L1] Cache hit from L2: addr = 038, data = 78
590145 [TEST] CPU read @0x22a
590155 [L1] Cache hit: addr = 22a, data = ea
590165 [TEST] CPU read @0x095
590175 [L1] Cache miss: addr = 095
590235 [L2] Cache miss: addr = 095
591125 [MEM] Mem hit: addr = 038, data = 20
591135 [L2] Cache Allocate: addr = 095 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
591145 [L1] Cache Allocate: addr = 095 data = 3f3e3d3c3b3a39383736353433323130
591145 [L1] Cache hit from L2: addr = 095, data = 35
591145 [TEST] CPU read @0x3e0
591155 [L1] Cache miss: addr = 3e0
591235 [L2] Cache hit: addr = 3e0, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
591245 [L1] Cache Allocate: addr = 3e0 data = 6f6e6d6c6b6a69686766656463626160
591245 [L1] Cache hit from L2: addr = 3e0, data = 60
591245 [TEST] CPU read @0x507
591255 [L1] Cache miss: addr = 507
591335 [L2] Cache miss: addr = 507
592125 [MEM] Mem hit: addr = 095, data = 80
592135 [L2] Cache Allocate: addr = 507 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
592145 [L1] Cache Allocate: addr = 507 data = 8f8e8d8c8b8a89888786858483828180
592145 [L1] Cache hit from L2: addr = 507, data = 87
592145 [TEST] CPU read @0x357
592155 [L1] Cache miss: addr = 357
592235 [L2] Cache miss: addr = 357
593125 [MEM] Mem hit: addr = 507, data = 00
593135 [L2] Cache Allocate: addr = 357 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
593145 [L1] Cache Allocate: addr = 357 data = 1f1e1d1c1b1a19181716151413121110
593145 [L1] Cache hit from L2: addr = 357, data = 17
593145 [TEST] CPU read @0x0f4
593155 [L1] Cache miss: addr = 0f4
593235 [L2] Cache miss: addr = 0f4
594125 [MEM] Mem hit: addr = 357, data = 40
594135 [L2] Cache Allocate: addr = 0f4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
594145 [L1] Cache Allocate: addr = 0f4 data = 5f5e5d5c5b5a59585756555453525150
594145 [L1] Cache hit from L2: addr = 0f4, data = 54
594145 [TEST] CPU read @0x25a
594155 [L1] Cache miss: addr = 25a
594235 [L2] Cache hit: addr = 25a, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
594245 [L1] Cache Allocate: addr = 25a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
594245 [L1] Cache hit from L2: addr = 25a, data = ea
594245 [TEST] CPU read @0x4a3
594255 [L1] Cache miss: addr = 4a3
594335 [L2] Cache miss: addr = 4a3
595125 [MEM] Mem hit: addr = 0f4, data = e0
595135 [L2] Cache Allocate: addr = 4a3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
595145 [L1] Cache Allocate: addr = 4a3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
595145 [L1] Cache hit from L2: addr = 4a3, data = e3
595145 [TEST] CPU read @0x0be
595155 [L1] Cache miss: addr = 0be
595235 [L2] Cache miss: addr = 0be
596125 [MEM] Mem hit: addr = 4a3, data = a0
596135 [L2] Cache Allocate: addr = 0be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
596145 [L1] Cache Allocate: addr = 0be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
596145 [L1] Cache hit from L2: addr = 0be, data = be
596145 [TEST] CPU read @0x5f9
596155 [L1] Cache miss: addr = 5f9
596235 [L2] Cache miss: addr = 5f9
597125 [MEM] Mem hit: addr = 0be, data = a0
597135 [L2] Cache Allocate: addr = 5f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
597145 [L1] Cache Allocate: addr = 5f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
597145 [L1] Cache hit from L2: addr = 5f9, data = b9
597145 [TEST] CPU read @0x4a5
597155 [L1] Cache hit: addr = 4a5, data = e5
597165 [TEST] CPU read @0x7ba
597175 [L1] Cache miss: addr = 7ba
597235 [L2] Cache miss: addr = 7ba
598125 [MEM] Mem hit: addr = 5f9, data = e0
598135 [L2] Cache Allocate: addr = 7ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
598145 [L1] Cache Allocate: addr = 7ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
598145 [L1] Cache hit from L2: addr = 7ba, data = fa
598145 [TEST] CPU read @0x01c
598155 [L1] Cache miss: addr = 01c
598235 [L2] Cache miss: addr = 01c
599125 [MEM] Mem hit: addr = 7ba, data = a0
599135 [L2] Cache Allocate: addr = 01c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
599145 [L1] Cache Allocate: addr = 01c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
599145 [L1] Cache hit from L2: addr = 01c, data = bc
599145 [TEST] CPU read @0x636
599155 [L1] Cache miss: addr = 636
599235 [L2] Cache miss: addr = 636
600125 [MEM] Mem hit: addr = 01c, data = 00
600135 [L2] Cache Allocate: addr = 636 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
600145 [L1] Cache Allocate: addr = 636 data = 1f1e1d1c1b1a19181716151413121110
600145 [L1] Cache hit from L2: addr = 636, data = 16
600145 [TEST] CPU read @0x131
600155 [L1] Cache miss: addr = 131
600235 [L2] Cache miss: addr = 131
601125 [MEM] Mem hit: addr = 636, data = 20
601135 [L2] Cache Allocate: addr = 131 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
601145 [L1] Cache Allocate: addr = 131 data = 3f3e3d3c3b3a39383736353433323130
601145 [L1] Cache hit from L2: addr = 131, data = 31
601145 [TEST] CPU read @0x4e4
601155 [L1] Cache miss: addr = 4e4
601235 [L2] Cache hit: addr = 4e4, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
601245 [L1] Cache Allocate: addr = 4e4 data = 8f8e8d8c8b8a89888786858483828180
601245 [L1] Cache hit from L2: addr = 4e4, data = 84
601245 [TEST] CPU read @0x77c
601255 [L1] Cache miss: addr = 77c
601335 [L2] Cache miss: addr = 77c
602125 [MEM] Mem hit: addr = 131, data = 20
602135 [L2] Cache Allocate: addr = 77c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
602145 [L1] Cache Allocate: addr = 77c data = 3f3e3d3c3b3a39383736353433323130
602145 [L1] Cache hit from L2: addr = 77c, data = 3c
602145 [TEST] CPU read @0x4ab
602155 [L1] Cache miss: addr = 4ab
602235 [L2] Cache miss: addr = 4ab
603125 [MEM] Mem hit: addr = 77c, data = 60
603135 [L2] Cache Allocate: addr = 4ab data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
603145 [L1] Cache Allocate: addr = 4ab data = 6f6e6d6c6b6a69686766656463626160
603145 [L1] Cache hit from L2: addr = 4ab, data = 6b
603145 [TEST] CPU read @0x7bf
603155 [L1] Cache miss: addr = 7bf
603235 [L2] Cache miss: addr = 7bf
604125 [MEM] Mem hit: addr = 4ab, data = a0
604135 [L2] Cache Allocate: addr = 7bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
604145 [L1] Cache Allocate: addr = 7bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
604145 [L1] Cache hit from L2: addr = 7bf, data = bf
604145 [TEST] CPU read @0x41d
604155 [L1] Cache miss: addr = 41d
604235 [L2] Cache miss: addr = 41d
605125 [MEM] Mem hit: addr = 7bf, data = a0
605135 [L2] Cache Allocate: addr = 41d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
605145 [L1] Cache Allocate: addr = 41d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
605145 [L1] Cache hit from L2: addr = 41d, data = bd
605145 [TEST] CPU read @0x525
605155 [L1] Cache miss: addr = 525
605235 [L2] Cache miss: addr = 525
606125 [MEM] Mem hit: addr = 41d, data = 00
606135 [L2] Cache Allocate: addr = 525 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
606145 [L1] Cache Allocate: addr = 525 data = 0f0e0d0c0b0a09080706050403020100
606145 [L1] Cache hit from L2: addr = 525, data = 05
606145 [TEST] CPU read @0x1b7
606155 [L1] Cache miss: addr = 1b7
606235 [L2] Cache miss: addr = 1b7
607125 [MEM] Mem hit: addr = 525, data = 20
607135 [L2] Cache Allocate: addr = 1b7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
607145 [L1] Cache Allocate: addr = 1b7 data = 3f3e3d3c3b3a39383736353433323130
607145 [L1] Cache hit from L2: addr = 1b7, data = 37
607145 [TEST] CPU read @0x502
607155 [L1] Cache miss: addr = 502
607235 [L2] Cache miss: addr = 502
608125 [MEM] Mem hit: addr = 1b7, data = a0
608135 [L2] Cache Allocate: addr = 502 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
608145 [L1] Cache Allocate: addr = 502 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
608145 [L1] Cache hit from L2: addr = 502, data = a2
608145 [TEST] CPU read @0x7fd
608155 [L1] Cache miss: addr = 7fd
608235 [L2] Cache miss: addr = 7fd
609125 [MEM] Mem hit: addr = 502, data = 00
609135 [L2] Cache Allocate: addr = 7fd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
609145 [L1] Cache Allocate: addr = 7fd data = 1f1e1d1c1b1a19181716151413121110
609145 [L1] Cache hit from L2: addr = 7fd, data = 1d
609145 [TEST] CPU read @0x167
609155 [L1] Cache miss: addr = 167
609235 [L2] Cache hit: addr = 167, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
609245 [L1] Cache Allocate: addr = 167 data = 4f4e4d4c4b4a49484746454443424140
609245 [L1] Cache hit from L2: addr = 167, data = 47
609245 [TEST] CPU read @0x657
609255 [L1] Cache miss: addr = 657
609335 [L2] Cache miss: addr = 657
610125 [MEM] Mem hit: addr = 7fd, data = e0
610135 [L2] Cache Allocate: addr = 657 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
610145 [L1] Cache Allocate: addr = 657 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
610145 [L1] Cache hit from L2: addr = 657, data = f7
610145 [TEST] CPU read @0x751
610155 [L1] Cache miss: addr = 751
610235 [L2] Cache miss: addr = 751
611125 [MEM] Mem hit: addr = 657, data = 40
611135 [L2] Cache Allocate: addr = 751 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
611145 [L1] Cache Allocate: addr = 751 data = 5f5e5d5c5b5a59585756555453525150
611145 [L1] Cache hit from L2: addr = 751, data = 51
611145 [TEST] CPU read @0x518
611155 [L1] Cache miss: addr = 518
611235 [L2] Cache miss: addr = 518
612125 [MEM] Mem hit: addr = 751, data = 40
612135 [L2] Cache Allocate: addr = 518 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
612145 [L1] Cache Allocate: addr = 518 data = 5f5e5d5c5b5a59585756555453525150
612145 [L1] Cache hit from L2: addr = 518, data = 58
612145 [TEST] CPU read @0x0b5
612155 [L1] Cache miss: addr = 0b5
612235 [L2] Cache miss: addr = 0b5
613125 [MEM] Mem hit: addr = 518, data = 00
613135 [L2] Cache Allocate: addr = 0b5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
613145 [L1] Cache Allocate: addr = 0b5 data = 1f1e1d1c1b1a19181716151413121110
613145 [L1] Cache hit from L2: addr = 0b5, data = 15
613145 [TEST] CPU read @0x3ba
613155 [L1] Cache miss: addr = 3ba
613235 [L2] Cache miss: addr = 3ba
614125 [MEM] Mem hit: addr = 0b5, data = a0
614135 [L2] Cache Allocate: addr = 3ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
614145 [L1] Cache Allocate: addr = 3ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
614145 [L1] Cache hit from L2: addr = 3ba, data = ba
614145 [TEST] CPU read @0x1ce
614155 [L1] Cache miss: addr = 1ce
614235 [L2] Cache miss: addr = 1ce
615125 [MEM] Mem hit: addr = 3ba, data = a0
615135 [L2] Cache Allocate: addr = 1ce data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
615145 [L1] Cache Allocate: addr = 1ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
615145 [L1] Cache hit from L2: addr = 1ce, data = ae
615145 [TEST] CPU read @0x551
615155 [L1] Cache hit: addr = 551, data = d1
615165 [TEST] CPU read @0x414
615175 [L1] Cache miss: addr = 414
615235 [L2] Cache miss: addr = 414
616125 [MEM] Mem hit: addr = 1ce, data = c0
616135 [L2] Cache Allocate: addr = 414 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
616145 [L1] Cache Allocate: addr = 414 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
616145 [L1] Cache hit from L2: addr = 414, data = d4
616145 [TEST] CPU read @0x2ce
616155 [L1] Cache miss: addr = 2ce
616235 [L2] Cache miss: addr = 2ce
617125 [MEM] Mem hit: addr = 414, data = 00
617135 [L2] Cache Allocate: addr = 2ce data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
617145 [L1] Cache Allocate: addr = 2ce data = 0f0e0d0c0b0a09080706050403020100
617145 [L1] Cache hit from L2: addr = 2ce, data = 0e
617145 [TEST] CPU read @0x691
617155 [L1] Cache hit: addr = 691, data = b1
617165 [TEST] CPU read @0x68b
617175 [L1] Cache miss: addr = 68b
617235 [L2] Cache miss: addr = 68b
618125 [MEM] Mem hit: addr = 2ce, data = c0
618135 [L2] Cache Allocate: addr = 68b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
618145 [L1] Cache Allocate: addr = 68b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
618145 [L1] Cache hit from L2: addr = 68b, data = cb
618145 [TEST] CPU read @0x341
618155 [L1] Cache miss: addr = 341
618235 [L2] Cache miss: addr = 341
619125 [MEM] Mem hit: addr = 68b, data = 80
619135 [L2] Cache Allocate: addr = 341 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
619145 [L1] Cache Allocate: addr = 341 data = 8f8e8d8c8b8a89888786858483828180
619145 [L1] Cache hit from L2: addr = 341, data = 81
619145 [TEST] CPU read @0x2dc
619155 [L1] Cache miss: addr = 2dc
619235 [L2] Cache miss: addr = 2dc
620125 [MEM] Mem hit: addr = 341, data = 40
620135 [L2] Cache Allocate: addr = 2dc data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
620145 [L1] Cache Allocate: addr = 2dc data = 5f5e5d5c5b5a59585756555453525150
620145 [L1] Cache hit from L2: addr = 2dc, data = 5c
620145 [TEST] CPU read @0x434
620155 [L1] Cache miss: addr = 434
620235 [L2] Cache miss: addr = 434
621125 [MEM] Mem hit: addr = 2dc, data = c0
621135 [L2] Cache Allocate: addr = 434 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
621145 [L1] Cache Allocate: addr = 434 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
621145 [L1] Cache hit from L2: addr = 434, data = d4
621145 [TEST] CPU read @0x572
621155 [L1] Cache miss: addr = 572
621235 [L2] Cache miss: addr = 572
622125 [MEM] Mem hit: addr = 434, data = 20
622135 [L2] Cache Allocate: addr = 572 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
622145 [L1] Cache Allocate: addr = 572 data = 3f3e3d3c3b3a39383736353433323130
622145 [L1] Cache hit from L2: addr = 572, data = 32
622145 [TEST] CPU read @0x7a1
622155 [L1] Cache miss: addr = 7a1
622235 [L2] Cache miss: addr = 7a1
623125 [MEM] Mem hit: addr = 572, data = 60
623135 [L2] Cache Allocate: addr = 7a1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
623145 [L1] Cache Allocate: addr = 7a1 data = 6f6e6d6c6b6a69686766656463626160
623145 [L1] Cache hit from L2: addr = 7a1, data = 61
623145 [TEST] CPU read @0x5c9
623155 [L1] Cache miss: addr = 5c9
623235 [L2] Cache hit: addr = 5c9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
623245 [L1] Cache Allocate: addr = 5c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
623245 [L1] Cache hit from L2: addr = 5c9, data = a9
623245 [TEST] CPU read @0x456
623255 [L1] Cache miss: addr = 456
623335 [L2] Cache miss: addr = 456
624125 [MEM] Mem hit: addr = 7a1, data = a0
624135 [L2] Cache Allocate: addr = 456 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
624145 [L1] Cache Allocate: addr = 456 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
624145 [L1] Cache hit from L2: addr = 456, data = b6
624145 [TEST] CPU read @0x4d7
624155 [L1] Cache miss: addr = 4d7
624235 [L2] Cache hit: addr = 4d7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
624245 [L1] Cache Allocate: addr = 4d7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
624245 [L1] Cache hit from L2: addr = 4d7, data = e7
624245 [TEST] CPU read @0x255
624255 [L1] Cache miss: addr = 255
624335 [L2] Cache hit: addr = 255, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
624345 [L1] Cache Allocate: addr = 255 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
624345 [L1] Cache hit from L2: addr = 255, data = e5
624345 [TEST] CPU read @0x412
624355 [L1] Cache miss: addr = 412
624435 [L2] Cache miss: addr = 412
625125 [MEM] Mem hit: addr = 456, data = 40
625135 [L2] Cache Allocate: addr = 412 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
625145 [L1] Cache Allocate: addr = 412 data = 5f5e5d5c5b5a59585756555453525150
625145 [L1] Cache hit from L2: addr = 412, data = 52
625145 [TEST] CPU read @0x66e
625155 [L1] Cache miss: addr = 66e
625235 [L2] Cache miss: addr = 66e
626125 [MEM] Mem hit: addr = 412, data = 00
626135 [L2] Cache Allocate: addr = 66e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
626145 [L1] Cache Allocate: addr = 66e data = 0f0e0d0c0b0a09080706050403020100
626145 [L1] Cache hit from L2: addr = 66e, data = 0e
626145 [TEST] CPU read @0x157
626155 [L1] Cache miss: addr = 157
626235 [L2] Cache miss: addr = 157
627125 [MEM] Mem hit: addr = 66e, data = 60
627135 [L2] Cache Allocate: addr = 157 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
627145 [L1] Cache Allocate: addr = 157 data = 7f7e7d7c7b7a79787776757473727170
627145 [L1] Cache hit from L2: addr = 157, data = 77
627145 [TEST] CPU read @0x789
627155 [L1] Cache miss: addr = 789
627235 [L2] Cache miss: addr = 789
628125 [MEM] Mem hit: addr = 157, data = 40
628135 [L2] Cache Allocate: addr = 789 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
628145 [L1] Cache Allocate: addr = 789 data = 4f4e4d4c4b4a49484746454443424140
628145 [L1] Cache hit from L2: addr = 789, data = 49
628145 [TEST] CPU read @0x61e
628155 [L1] Cache miss: addr = 61e
628235 [L2] Cache miss: addr = 61e
629125 [MEM] Mem hit: addr = 789, data = 80
629135 [L2] Cache Allocate: addr = 61e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
629145 [L1] Cache Allocate: addr = 61e data = 9f9e9d9c9b9a99989796959493929190
629145 [L1] Cache hit from L2: addr = 61e, data = 9e
629145 [TEST] CPU read @0x386
629155 [L1] Cache miss: addr = 386
629235 [L2] Cache miss: addr = 386
630125 [MEM] Mem hit: addr = 61e, data = 00
630135 [L2] Cache Allocate: addr = 386 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
630145 [L1] Cache Allocate: addr = 386 data = 0f0e0d0c0b0a09080706050403020100
630145 [L1] Cache hit from L2: addr = 386, data = 06
630145 [TEST] CPU read @0x6be
630155 [L1] Cache miss: addr = 6be
630235 [L2] Cache miss: addr = 6be
631125 [MEM] Mem hit: addr = 386, data = 80
631135 [L2] Cache Allocate: addr = 6be data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
631145 [L1] Cache Allocate: addr = 6be data = 9f9e9d9c9b9a99989796959493929190
631145 [L1] Cache hit from L2: addr = 6be, data = 9e
631145 [TEST] CPU read @0x45b
631155 [L1] Cache miss: addr = 45b
631235 [L2] Cache miss: addr = 45b
632125 [MEM] Mem hit: addr = 6be, data = a0
632135 [L2] Cache Allocate: addr = 45b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
632145 [L1] Cache Allocate: addr = 45b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
632145 [L1] Cache hit from L2: addr = 45b, data = bb
632145 [TEST] CPU read @0x001
632155 [L1] Cache miss: addr = 001
632235 [L2] Cache miss: addr = 001
633125 [MEM] Mem hit: addr = 45b, data = 40
633135 [L2] Cache Allocate: addr = 001 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
633145 [L1] Cache Allocate: addr = 001 data = 4f4e4d4c4b4a49484746454443424140
633145 [L1] Cache hit from L2: addr = 001, data = 41
633145 [TEST] CPU read @0x732
633155 [L1] Cache miss: addr = 732
633235 [L2] Cache miss: addr = 732
634125 [MEM] Mem hit: addr = 001, data = 00
634135 [L2] Cache Allocate: addr = 732 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
634145 [L1] Cache Allocate: addr = 732 data = 1f1e1d1c1b1a19181716151413121110
634145 [L1] Cache hit from L2: addr = 732, data = 12
634145 [TEST] CPU read @0x1ed
634155 [L1] Cache miss: addr = 1ed
634235 [L2] Cache miss: addr = 1ed
635125 [MEM] Mem hit: addr = 732, data = 20
635135 [L2] Cache Allocate: addr = 1ed data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
635145 [L1] Cache Allocate: addr = 1ed data = 2f2e2d2c2b2a29282726252423222120
635145 [L1] Cache hit from L2: addr = 1ed, data = 2d
635145 [TEST] CPU read @0x661
635155 [L1] Cache miss: addr = 661
635235 [L2] Cache miss: addr = 661
636125 [MEM] Mem hit: addr = 1ed, data = e0
636135 [L2] Cache Allocate: addr = 661 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
636145 [L1] Cache Allocate: addr = 661 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
636145 [L1] Cache hit from L2: addr = 661, data = e1
636145 [TEST] CPU read @0x441
636155 [L1] Cache miss: addr = 441
636235 [L2] Cache miss: addr = 441
637125 [MEM] Mem hit: addr = 661, data = 60
637135 [L2] Cache Allocate: addr = 441 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
637145 [L1] Cache Allocate: addr = 441 data = 6f6e6d6c6b6a69686766656463626160
637145 [L1] Cache hit from L2: addr = 441, data = 61
637145 [TEST] CPU read @0x767
637155 [L1] Cache miss: addr = 767
637235 [L2] Cache miss: addr = 767
638125 [MEM] Mem hit: addr = 441, data = 40
638135 [L2] Cache Allocate: addr = 767 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
638145 [L1] Cache Allocate: addr = 767 data = 4f4e4d4c4b4a49484746454443424140
638145 [L1] Cache hit from L2: addr = 767, data = 47
638145 [TEST] CPU read @0x3a6
638155 [L1] Cache miss: addr = 3a6
638235 [L2] Cache miss: addr = 3a6
639125 [MEM] Mem hit: addr = 767, data = 60
639135 [L2] Cache Allocate: addr = 3a6 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
639145 [L1] Cache Allocate: addr = 3a6 data = 6f6e6d6c6b6a69686766656463626160
639145 [L1] Cache hit from L2: addr = 3a6, data = 66
639145 [TEST] CPU read @0x345
639155 [L1] Cache miss: addr = 345
639235 [L2] Cache miss: addr = 345
640125 [MEM] Mem hit: addr = 3a6, data = a0
640135 [L2] Cache Allocate: addr = 345 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
640145 [L1] Cache Allocate: addr = 345 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
640145 [L1] Cache hit from L2: addr = 345, data = a5
640145 [TEST] CPU read @0x1bb
640155 [L1] Cache miss: addr = 1bb
640235 [L2] Cache miss: addr = 1bb
641125 [MEM] Mem hit: addr = 345, data = 40
641135 [L2] Cache Allocate: addr = 1bb data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
641145 [L1] Cache Allocate: addr = 1bb data = 5f5e5d5c5b5a59585756555453525150
641145 [L1] Cache hit from L2: addr = 1bb, data = 5b
641145 [TEST] CPU read @0x672
641155 [L1] Cache miss: addr = 672
641235 [L2] Cache miss: addr = 672
642125 [MEM] Mem hit: addr = 1bb, data = a0
642135 [L2] Cache Allocate: addr = 672 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
642145 [L1] Cache Allocate: addr = 672 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
642145 [L1] Cache hit from L2: addr = 672, data = b2
642145 [TEST] CPU read @0x00c
642155 [L1] Cache miss: addr = 00c
642235 [L2] Cache miss: addr = 00c
643125 [MEM] Mem hit: addr = 672, data = 60
643135 [L2] Cache Allocate: addr = 00c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
643145 [L1] Cache Allocate: addr = 00c data = 6f6e6d6c6b6a69686766656463626160
643145 [L1] Cache hit from L2: addr = 00c, data = 6c
643145 [TEST] CPU read @0x468
643155 [L1] Cache miss: addr = 468
643235 [L2] Cache miss: addr = 468
644125 [MEM] Mem hit: addr = 00c, data = 00
644135 [L2] Cache Allocate: addr = 468 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
644145 [L1] Cache Allocate: addr = 468 data = 0f0e0d0c0b0a09080706050403020100
644145 [L1] Cache hit from L2: addr = 468, data = 08
644145 [TEST] CPU read @0x638
644155 [L1] Cache miss: addr = 638
644235 [L2] Cache miss: addr = 638
645125 [MEM] Mem hit: addr = 468, data = 60
645135 [L2] Cache Allocate: addr = 638 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
645145 [L1] Cache Allocate: addr = 638 data = 7f7e7d7c7b7a79787776757473727170
645145 [L1] Cache hit from L2: addr = 638, data = 78
645145 [TEST] CPU read @0x3cc
645155 [L1] Cache miss: addr = 3cc
645235 [L2] Cache miss: addr = 3cc
646125 [MEM] Mem hit: addr = 638, data = 20
646135 [L2] Cache Allocate: addr = 3cc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
646145 [L1] Cache Allocate: addr = 3cc data = 2f2e2d2c2b2a29282726252423222120
646145 [L1] Cache hit from L2: addr = 3cc, data = 2c
646145 [TEST] CPU read @0x03d
646155 [L1] Cache miss: addr = 03d
646235 [L2] Cache miss: addr = 03d
647125 [MEM] Mem hit: addr = 3cc, data = c0
647135 [L2] Cache Allocate: addr = 03d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
647145 [L1] Cache Allocate: addr = 03d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
647145 [L1] Cache hit from L2: addr = 03d, data = dd
647145 [TEST] CPU read @0x00e
647155 [L1] Cache miss: addr = 00e
647235 [L2] Cache miss: addr = 00e
648125 [MEM] Mem hit: addr = 03d, data = 20
648135 [L2] Cache Allocate: addr = 00e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
648145 [L1] Cache Allocate: addr = 00e data = 2f2e2d2c2b2a29282726252423222120
648145 [L1] Cache hit from L2: addr = 00e, data = 2e
648145 [TEST] CPU read @0x4d9
648155 [L1] Cache miss: addr = 4d9
648235 [L2] Cache hit: addr = 4d9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
648245 [L1] Cache Allocate: addr = 4d9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
648245 [L1] Cache hit from L2: addr = 4d9, data = e9
648245 [TEST] CPU read @0x7f8
648255 [L1] Cache miss: addr = 7f8
648335 [L2] Cache miss: addr = 7f8
649125 [MEM] Mem hit: addr = 00e, data = 00
649135 [L2] Cache Allocate: addr = 7f8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
649145 [L1] Cache Allocate: addr = 7f8 data = 1f1e1d1c1b1a19181716151413121110
649145 [L1] Cache hit from L2: addr = 7f8, data = 18
649145 [TEST] CPU read @0x6ca
649155 [L1] Cache miss: addr = 6ca
649235 [L2] Cache hit: addr = 6ca, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
649245 [L1] Cache Allocate: addr = 6ca data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
649245 [L1] Cache hit from L2: addr = 6ca, data = aa
649245 [TEST] CPU read @0x301
649255 [L1] Cache miss: addr = 301
649335 [L2] Cache miss: addr = 301
650125 [MEM] Mem hit: addr = 7f8, data = e0
650135 [L2] Cache Allocate: addr = 301 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
650145 [L1] Cache Allocate: addr = 301 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
650145 [L1] Cache hit from L2: addr = 301, data = e1
650145 [TEST] CPU read @0x2df
650155 [L1] Cache miss: addr = 2df
650235 [L2] Cache miss: addr = 2df
651125 [MEM] Mem hit: addr = 301, data = 00
651135 [L2] Cache Allocate: addr = 2df data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
651145 [L1] Cache Allocate: addr = 2df data = 1f1e1d1c1b1a19181716151413121110
651145 [L1] Cache hit from L2: addr = 2df, data = 1f
651145 [TEST] CPU read @0x527
651155 [L1] Cache miss: addr = 527
651235 [L2] Cache miss: addr = 527
652125 [MEM] Mem hit: addr = 2df, data = c0
652135 [L2] Cache Allocate: addr = 527 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
652145 [L1] Cache Allocate: addr = 527 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
652145 [L1] Cache hit from L2: addr = 527, data = c7
652145 [TEST] CPU read @0x37c
652155 [L1] Cache hit: addr = 37c, data = cc
652165 [TEST] CPU read @0x728
652175 [L1] Cache miss: addr = 728
652235 [L2] Cache miss: addr = 728
653125 [MEM] Mem hit: addr = 527, data = 20
653135 [L2] Cache Allocate: addr = 728 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
653145 [L1] Cache Allocate: addr = 728 data = 2f2e2d2c2b2a29282726252423222120
653145 [L1] Cache hit from L2: addr = 728, data = 28
653145 [TEST] CPU read @0x0f7
653155 [L1] Cache miss: addr = 0f7
653235 [L2] Cache miss: addr = 0f7
654125 [MEM] Mem hit: addr = 728, data = 20
654135 [L2] Cache Allocate: addr = 0f7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
654145 [L1] Cache Allocate: addr = 0f7 data = 3f3e3d3c3b3a39383736353433323130
654145 [L1] Cache hit from L2: addr = 0f7, data = 37
654145 [TEST] CPU read @0x5e5
654155 [L1] Cache miss: addr = 5e5
654235 [L2] Cache miss: addr = 5e5
655125 [MEM] Mem hit: addr = 0f7, data = e0
655135 [L2] Cache Allocate: addr = 5e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
655145 [L1] Cache Allocate: addr = 5e5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
655145 [L1] Cache hit from L2: addr = 5e5, data = e5
655145 [TEST] CPU read @0x42c
655155 [L1] Cache miss: addr = 42c
655235 [L2] Cache miss: addr = 42c
656125 [MEM] Mem hit: addr = 5e5, data = e0
656135 [L2] Cache Allocate: addr = 42c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
656145 [L1] Cache Allocate: addr = 42c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
656145 [L1] Cache hit from L2: addr = 42c, data = ec
656145 [TEST] CPU read @0x70d
656155 [L1] Cache miss: addr = 70d
656235 [L2] Cache miss: addr = 70d
657125 [MEM] Mem hit: addr = 42c, data = 20
657135 [L2] Cache Allocate: addr = 70d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
657145 [L1] Cache Allocate: addr = 70d data = 2f2e2d2c2b2a29282726252423222120
657145 [L1] Cache hit from L2: addr = 70d, data = 2d
657145 [TEST] CPU read @0x297
657155 [L1] Cache miss: addr = 297
657235 [L2] Cache miss: addr = 297
658125 [MEM] Mem hit: addr = 70d, data = 00
658135 [L2] Cache Allocate: addr = 297 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
658145 [L1] Cache Allocate: addr = 297 data = 1f1e1d1c1b1a19181716151413121110
658145 [L1] Cache hit from L2: addr = 297, data = 17
658145 [TEST] CPU read @0x673
658155 [L1] Cache miss: addr = 673
658235 [L2] Cache miss: addr = 673
659125 [MEM] Mem hit: addr = 297, data = 80
659135 [L2] Cache Allocate: addr = 673 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
659145 [L1] Cache Allocate: addr = 673 data = 9f9e9d9c9b9a99989796959493929190
659145 [L1] Cache hit from L2: addr = 673, data = 93
659145 [TEST] CPU read @0x00a
659155 [L1] Cache miss: addr = 00a
659235 [L2] Cache miss: addr = 00a
660125 [MEM] Mem hit: addr = 673, data = 60
660135 [L2] Cache Allocate: addr = 00a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
660145 [L1] Cache Allocate: addr = 00a data = 6f6e6d6c6b6a69686766656463626160
660145 [L1] Cache hit from L2: addr = 00a, data = 6a
660145 [TEST] CPU read @0x3bf
660155 [L1] Cache miss: addr = 3bf
660235 [L2] Cache miss: addr = 3bf
661125 [MEM] Mem hit: addr = 00a, data = 00
661135 [L2] Cache Allocate: addr = 3bf data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
661145 [L1] Cache Allocate: addr = 3bf data = 1f1e1d1c1b1a19181716151413121110
661145 [L1] Cache hit from L2: addr = 3bf, data = 1f
661145 [TEST] CPU read @0x28d
661155 [L1] Cache miss: addr = 28d
661235 [L2] Cache miss: addr = 28d
662125 [MEM] Mem hit: addr = 3bf, data = a0
662135 [L2] Cache Allocate: addr = 28d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
662145 [L1] Cache Allocate: addr = 28d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
662145 [L1] Cache hit from L2: addr = 28d, data = ad
662145 [TEST] CPU read @0x114
662155 [L1] Cache miss: addr = 114
662235 [L2] Cache miss: addr = 114
663125 [MEM] Mem hit: addr = 28d, data = 80
663135 [L2] Cache Allocate: addr = 114 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
663145 [L1] Cache Allocate: addr = 114 data = 9f9e9d9c9b9a99989796959493929190
663145 [L1] Cache hit from L2: addr = 114, data = 94
663145 [TEST] CPU read @0x039
663155 [L1] Cache miss: addr = 039
663235 [L2] Cache miss: addr = 039
664125 [MEM] Mem hit: addr = 114, data = 00
664135 [L2] Cache Allocate: addr = 039 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
664145 [L1] Cache Allocate: addr = 039 data = 1f1e1d1c1b1a19181716151413121110
664145 [L1] Cache hit from L2: addr = 039, data = 19
664145 [TEST] CPU read @0x21c
664155 [L1] Cache miss: addr = 21c
664235 [L2] Cache miss: addr = 21c
665125 [MEM] Mem hit: addr = 039, data = 20
665135 [L2] Cache Allocate: addr = 21c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
665145 [L1] Cache Allocate: addr = 21c data = 3f3e3d3c3b3a39383736353433323130
665145 [L1] Cache hit from L2: addr = 21c, data = 3c
665145 [TEST] CPU read @0x550
665155 [L1] Cache hit: addr = 550, data = d0
665165 [TEST] CPU read @0x707
665175 [L1] Cache miss: addr = 707
665235 [L2] Cache miss: addr = 707
666125 [MEM] Mem hit: addr = 21c, data = 00
666135 [L2] Cache Allocate: addr = 707 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
666145 [L1] Cache Allocate: addr = 707 data = 0f0e0d0c0b0a09080706050403020100
666145 [L1] Cache hit from L2: addr = 707, data = 07
666145 [TEST] CPU read @0x1fd
666155 [L1] Cache miss: addr = 1fd
666235 [L2] Cache miss: addr = 1fd
667125 [MEM] Mem hit: addr = 707, data = 00
667135 [L2] Cache Allocate: addr = 1fd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
667145 [L1] Cache Allocate: addr = 1fd data = 1f1e1d1c1b1a19181716151413121110
667145 [L1] Cache hit from L2: addr = 1fd, data = 1d
667145 [TEST] CPU read @0x7e0
667155 [L1] Cache miss: addr = 7e0
667235 [L2] Cache miss: addr = 7e0
668125 [MEM] Mem hit: addr = 1fd, data = e0
668135 [L2] Cache Allocate: addr = 7e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
668145 [L1] Cache Allocate: addr = 7e0 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
668145 [L1] Cache hit from L2: addr = 7e0, data = e0
668145 [TEST] CPU read @0x72d
668155 [L1] Cache miss: addr = 72d
668235 [L2] Cache miss: addr = 72d
669125 [MEM] Mem hit: addr = 7e0, data = e0
669135 [L2] Cache Allocate: addr = 72d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
669145 [L1] Cache Allocate: addr = 72d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
669145 [L1] Cache hit from L2: addr = 72d, data = ed
669145 [TEST] CPU read @0x557
669155 [L1] Cache hit: addr = 557, data = d7
669165 [TEST] CPU read @0x670
669175 [L1] Cache miss: addr = 670
669235 [L2] Cache miss: addr = 670
670125 [MEM] Mem hit: addr = 72d, data = 20
670135 [L2] Cache Allocate: addr = 670 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
670145 [L1] Cache Allocate: addr = 670 data = 3f3e3d3c3b3a39383736353433323130
670145 [L1] Cache hit from L2: addr = 670, data = 30
670145 [TEST] CPU read @0x68a
670155 [L1] Cache miss: addr = 68a
670235 [L2] Cache miss: addr = 68a
671125 [MEM] Mem hit: addr = 670, data = 60
671135 [L2] Cache Allocate: addr = 68a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
671145 [L1] Cache Allocate: addr = 68a data = 6f6e6d6c6b6a69686766656463626160
671145 [L1] Cache hit from L2: addr = 68a, data = 6a
671145 [TEST] CPU read @0x3f2
671155 [L1] Cache hit: addr = 3f2, data = 72
671165 [TEST] CPU read @0x647
671175 [L1] Cache miss: addr = 647
671235 [L2] Cache miss: addr = 647
672125 [MEM] Mem hit: addr = 68a, data = 80
672135 [L2] Cache Allocate: addr = 647 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
672145 [L1] Cache Allocate: addr = 647 data = 8f8e8d8c8b8a89888786858483828180
672145 [L1] Cache hit from L2: addr = 647, data = 87
672145 [TEST] CPU read @0x2ff
672155 [L1] Cache miss: addr = 2ff
672235 [L2] Cache hit: addr = 2ff, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
672245 [L1] Cache Allocate: addr = 2ff data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
672245 [L1] Cache hit from L2: addr = 2ff, data = cf
672245 [TEST] CPU read @0x181
672255 [L1] Cache miss: addr = 181
672335 [L2] Cache miss: addr = 181
673125 [MEM] Mem hit: addr = 647, data = 40
673135 [L2] Cache Allocate: addr = 181 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
673145 [L1] Cache Allocate: addr = 181 data = 4f4e4d4c4b4a49484746454443424140
673145 [L1] Cache hit from L2: addr = 181, data = 41
673145 [TEST] CPU read @0x51c
673155 [L1] Cache miss: addr = 51c
673235 [L2] Cache miss: addr = 51c
674125 [MEM] Mem hit: addr = 181, data = 80
674135 [L2] Cache Allocate: addr = 51c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
674145 [L1] Cache Allocate: addr = 51c data = 9f9e9d9c9b9a99989796959493929190
674145 [L1] Cache hit from L2: addr = 51c, data = 9c
674145 [TEST] CPU read @0x192
674155 [L1] Cache miss: addr = 192
674235 [L2] Cache miss: addr = 192
675125 [MEM] Mem hit: addr = 51c, data = 00
675135 [L2] Cache Allocate: addr = 192 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
675145 [L1] Cache Allocate: addr = 192 data = 1f1e1d1c1b1a19181716151413121110
675145 [L1] Cache hit from L2: addr = 192, data = 12
675145 [TEST] CPU read @0x798
675155 [L1] Cache miss: addr = 798
675235 [L2] Cache miss: addr = 798
676125 [MEM] Mem hit: addr = 192, data = 80
676135 [L2] Cache Allocate: addr = 798 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
676145 [L1] Cache Allocate: addr = 798 data = 9f9e9d9c9b9a99989796959493929190
676145 [L1] Cache hit from L2: addr = 798, data = 98
676145 [TEST] CPU read @0x072
676155 [L1] Cache miss: addr = 072
676235 [L2] Cache miss: addr = 072
677125 [MEM] Mem hit: addr = 798, data = 80
677135 [L2] Cache Allocate: addr = 072 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
677145 [L1] Cache Allocate: addr = 072 data = 9f9e9d9c9b9a99989796959493929190
677145 [L1] Cache hit from L2: addr = 072, data = 92
677145 [TEST] CPU read @0x32e
677155 [L1] Cache miss: addr = 32e
677235 [L2] Cache miss: addr = 32e
678125 [MEM] Mem hit: addr = 072, data = 60
678135 [L2] Cache Allocate: addr = 32e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
678145 [L1] Cache Allocate: addr = 32e data = 6f6e6d6c6b6a69686766656463626160
678145 [L1] Cache hit from L2: addr = 32e, data = 6e
678145 [TEST] CPU read @0x52b
678155 [L1] Cache miss: addr = 52b
678235 [L2] Cache miss: addr = 52b
679125 [MEM] Mem hit: addr = 32e, data = 20
679135 [L2] Cache Allocate: addr = 52b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
679145 [L1] Cache Allocate: addr = 52b data = 2f2e2d2c2b2a29282726252423222120
679145 [L1] Cache hit from L2: addr = 52b, data = 2b
679145 [TEST] CPU read @0x2d2
679155 [L1] Cache miss: addr = 2d2
679235 [L2] Cache miss: addr = 2d2
680125 [MEM] Mem hit: addr = 52b, data = 20
680135 [L2] Cache Allocate: addr = 2d2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
680145 [L1] Cache Allocate: addr = 2d2 data = 3f3e3d3c3b3a39383736353433323130
680145 [L1] Cache hit from L2: addr = 2d2, data = 32
680145 [TEST] CPU read @0x068
680155 [L1] Cache miss: addr = 068
680235 [L2] Cache miss: addr = 068
681125 [MEM] Mem hit: addr = 2d2, data = c0
681135 [L2] Cache Allocate: addr = 068 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
681145 [L1] Cache Allocate: addr = 068 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
681145 [L1] Cache hit from L2: addr = 068, data = c8
681145 [TEST] CPU read @0x64b
681155 [L1] Cache miss: addr = 64b
681235 [L2] Cache miss: addr = 64b
682125 [MEM] Mem hit: addr = 068, data = 60
682135 [L2] Cache Allocate: addr = 64b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
682145 [L1] Cache Allocate: addr = 64b data = 6f6e6d6c6b6a69686766656463626160
682145 [L1] Cache hit from L2: addr = 64b, data = 6b
682145 [TEST] CPU read @0x3c0
682155 [L1] Cache miss: addr = 3c0
682235 [L2] Cache miss: addr = 3c0
683125 [MEM] Mem hit: addr = 64b, data = 40
683135 [L2] Cache Allocate: addr = 3c0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
683145 [L1] Cache Allocate: addr = 3c0 data = 4f4e4d4c4b4a49484746454443424140
683145 [L1] Cache hit from L2: addr = 3c0, data = 40
683145 [TEST] CPU read @0x3f5
683155 [L1] Cache hit: addr = 3f5, data = 75
683165 [TEST] CPU read @0x186
683175 [L1] Cache miss: addr = 186
683235 [L2] Cache miss: addr = 186
684125 [MEM] Mem hit: addr = 3c0, data = c0
684135 [L2] Cache Allocate: addr = 186 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
684145 [L1] Cache Allocate: addr = 186 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
684145 [L1] Cache hit from L2: addr = 186, data = c6
684145 [TEST] CPU read @0x7a0
684155 [L1] Cache miss: addr = 7a0
684235 [L2] Cache miss: addr = 7a0
685125 [MEM] Mem hit: addr = 186, data = 80
685135 [L2] Cache Allocate: addr = 7a0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
685145 [L1] Cache Allocate: addr = 7a0 data = 8f8e8d8c8b8a89888786858483828180
685145 [L1] Cache hit from L2: addr = 7a0, data = 80
685145 [TEST] CPU read @0x3b6
685155 [L1] Cache miss: addr = 3b6
685235 [L2] Cache miss: addr = 3b6
686125 [MEM] Mem hit: addr = 7a0, data = a0
686135 [L2] Cache Allocate: addr = 3b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
686145 [L1] Cache Allocate: addr = 3b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
686145 [L1] Cache hit from L2: addr = 3b6, data = b6
686145 [TEST] CPU read @0x230
686155 [L1] Cache miss: addr = 230
686235 [L2] Cache hit: addr = 230, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
686245 [L1] Cache Allocate: addr = 230 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
686245 [L1] Cache hit from L2: addr = 230, data = e0
686245 [TEST] CPU read @0x0f0
686255 [L1] Cache miss: addr = 0f0
686335 [L2] Cache miss: addr = 0f0
687125 [MEM] Mem hit: addr = 3b6, data = a0
687135 [L2] Cache Allocate: addr = 0f0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
687145 [L1] Cache Allocate: addr = 0f0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
687145 [L1] Cache hit from L2: addr = 0f0, data = b0
687145 [TEST] CPU read @0x4b8
687155 [L1] Cache miss: addr = 4b8
687235 [L2] Cache miss: addr = 4b8
688125 [MEM] Mem hit: addr = 0f0, data = e0
688135 [L2] Cache Allocate: addr = 4b8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
688145 [L1] Cache Allocate: addr = 4b8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
688145 [L1] Cache hit from L2: addr = 4b8, data = f8
688145 [TEST] CPU read @0x2d0
688155 [L1] Cache miss: addr = 2d0
688235 [L2] Cache miss: addr = 2d0
689125 [MEM] Mem hit: addr = 4b8, data = a0
689135 [L2] Cache Allocate: addr = 2d0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
689145 [L1] Cache Allocate: addr = 2d0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
689145 [L1] Cache hit from L2: addr = 2d0, data = b0
689145 [TEST] CPU read @0x1d9
689155 [L1] Cache miss: addr = 1d9
689235 [L2] Cache miss: addr = 1d9
690125 [MEM] Mem hit: addr = 2d0, data = c0
690135 [L2] Cache Allocate: addr = 1d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
690145 [L1] Cache Allocate: addr = 1d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
690145 [L1] Cache hit from L2: addr = 1d9, data = d9
690145 [TEST] CPU read @0x1c6
690155 [L1] Cache miss: addr = 1c6
690235 [L2] Cache hit: addr = 1c6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
690245 [L1] Cache Allocate: addr = 1c6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
690245 [L1] Cache hit from L2: addr = 1c6, data = c6
690245 [TEST] CPU read @0x562
690255 [L1] Cache miss: addr = 562
690335 [L2] Cache miss: addr = 562
691125 [MEM] Mem hit: addr = 1d9, data = c0
691135 [L2] Cache Allocate: addr = 562 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
691145 [L1] Cache Allocate: addr = 562 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
691145 [L1] Cache hit from L2: addr = 562, data = c2
691145 [TEST] CPU read @0x642
691155 [L1] Cache miss: addr = 642
691235 [L2] Cache miss: addr = 642
692125 [MEM] Mem hit: addr = 562, data = 60
692135 [L2] Cache Allocate: addr = 642 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
692145 [L1] Cache Allocate: addr = 642 data = 6f6e6d6c6b6a69686766656463626160
692145 [L1] Cache hit from L2: addr = 642, data = 62
692145 [TEST] CPU read @0x611
692155 [L1] Cache miss: addr = 611
692235 [L2] Cache miss: addr = 611
693125 [MEM] Mem hit: addr = 642, data = 40
693135 [L2] Cache Allocate: addr = 611 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
693145 [L1] Cache Allocate: addr = 611 data = 5f5e5d5c5b5a59585756555453525150
693145 [L1] Cache hit from L2: addr = 611, data = 51
693145 [TEST] CPU read @0x1b5
693155 [L1] Cache miss: addr = 1b5
693235 [L2] Cache miss: addr = 1b5
694125 [MEM] Mem hit: addr = 611, data = 00
694135 [L2] Cache Allocate: addr = 1b5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
694145 [L1] Cache Allocate: addr = 1b5 data = 1f1e1d1c1b1a19181716151413121110
694145 [L1] Cache hit from L2: addr = 1b5, data = 15
694145 [TEST] CPU read @0x424
694155 [L1] Cache miss: addr = 424
694235 [L2] Cache miss: addr = 424
695125 [MEM] Mem hit: addr = 1b5, data = a0
695135 [L2] Cache Allocate: addr = 424 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
695145 [L1] Cache Allocate: addr = 424 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
695145 [L1] Cache hit from L2: addr = 424, data = a4
695145 [TEST] CPU read @0x262
695155 [L1] Cache miss: addr = 262
695235 [L2] Cache miss: addr = 262
696125 [MEM] Mem hit: addr = 424, data = 20
696135 [L2] Cache Allocate: addr = 262 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
696145 [L1] Cache Allocate: addr = 262 data = 2f2e2d2c2b2a29282726252423222120
696145 [L1] Cache hit from L2: addr = 262, data = 22
696145 [TEST] CPU read @0x29a
696155 [L1] Cache miss: addr = 29a
696235 [L2] Cache miss: addr = 29a
697125 [MEM] Mem hit: addr = 262, data = 60
697135 [L2] Cache Allocate: addr = 29a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
697145 [L1] Cache Allocate: addr = 29a data = 7f7e7d7c7b7a79787776757473727170
697145 [L1] Cache hit from L2: addr = 29a, data = 7a
697145 [TEST] CPU read @0x718
697155 [L1] Cache miss: addr = 718
697235 [L2] Cache miss: addr = 718
698125 [MEM] Mem hit: addr = 29a, data = 80
698135 [L2] Cache Allocate: addr = 718 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
698145 [L1] Cache Allocate: addr = 718 data = 9f9e9d9c9b9a99989796959493929190
698145 [L1] Cache hit from L2: addr = 718, data = 98
698145 [TEST] CPU read @0x6f2
698155 [L1] Cache miss: addr = 6f2
698235 [L2] Cache miss: addr = 6f2
699125 [MEM] Mem hit: addr = 718, data = 00
699135 [L2] Cache Allocate: addr = 6f2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
699145 [L1] Cache Allocate: addr = 6f2 data = 1f1e1d1c1b1a19181716151413121110
699145 [L1] Cache hit from L2: addr = 6f2, data = 12
699145 [TEST] CPU read @0x2ae
699155 [L1] Cache miss: addr = 2ae
699235 [L2] Cache miss: addr = 2ae
700125 [MEM] Mem hit: addr = 6f2, data = e0
700135 [L2] Cache Allocate: addr = 2ae data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
700145 [L1] Cache Allocate: addr = 2ae data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
700145 [L1] Cache hit from L2: addr = 2ae, data = ee
700145 [TEST] CPU read @0x74a
700155 [L1] Cache miss: addr = 74a
700235 [L2] Cache miss: addr = 74a
701125 [MEM] Mem hit: addr = 2ae, data = a0
701135 [L2] Cache Allocate: addr = 74a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
701145 [L1] Cache Allocate: addr = 74a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
701145 [L1] Cache hit from L2: addr = 74a, data = aa
701145 [TEST] CPU read @0x616
701155 [L1] Cache miss: addr = 616
701235 [L2] Cache miss: addr = 616
702125 [MEM] Mem hit: addr = 74a, data = 40
702135 [L2] Cache Allocate: addr = 616 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
702145 [L1] Cache Allocate: addr = 616 data = 5f5e5d5c5b5a59585756555453525150
702145 [L1] Cache hit from L2: addr = 616, data = 56
702145 [TEST] CPU read @0x72d
702155 [L1] Cache miss: addr = 72d
702235 [L2] Cache miss: addr = 72d
703125 [MEM] Mem hit: addr = 616, data = 00
703135 [L2] Cache Allocate: addr = 72d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
703145 [L1] Cache Allocate: addr = 72d data = 0f0e0d0c0b0a09080706050403020100
703145 [L1] Cache hit from L2: addr = 72d, data = 0d
703145 [TEST] CPU read @0x267
703155 [L1] Cache miss: addr = 267
703235 [L2] Cache miss: addr = 267
704125 [MEM] Mem hit: addr = 72d, data = 20
704135 [L2] Cache Allocate: addr = 267 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
704145 [L1] Cache Allocate: addr = 267 data = 2f2e2d2c2b2a29282726252423222120
704145 [L1] Cache hit from L2: addr = 267, data = 27
704145 [TEST] CPU read @0x7e0
704155 [L1] Cache miss: addr = 7e0
704235 [L2] Cache miss: addr = 7e0
705125 [MEM] Mem hit: addr = 267, data = 60
705135 [L2] Cache Allocate: addr = 7e0 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
705145 [L1] Cache Allocate: addr = 7e0 data = 6f6e6d6c6b6a69686766656463626160
705145 [L1] Cache hit from L2: addr = 7e0, data = 60
705145 [TEST] CPU read @0x5be
705155 [L1] Cache hit: addr = 5be, data = 9e
705165 [TEST] CPU read @0x381
705175 [L1] Cache miss: addr = 381
705235 [L2] Cache miss: addr = 381
706125 [MEM] Mem hit: addr = 7e0, data = e0
706135 [L2] Cache Allocate: addr = 381 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
706145 [L1] Cache Allocate: addr = 381 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
706145 [L1] Cache hit from L2: addr = 381, data = e1
706145 [TEST] CPU read @0x56e
706155 [L1] Cache miss: addr = 56e
706235 [L2] Cache miss: addr = 56e
707125 [MEM] Mem hit: addr = 381, data = 80
707135 [L2] Cache Allocate: addr = 56e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
707145 [L1] Cache Allocate: addr = 56e data = 8f8e8d8c8b8a89888786858483828180
707145 [L1] Cache hit from L2: addr = 56e, data = 8e
707145 [TEST] CPU read @0x097
707155 [L1] Cache miss: addr = 097
707235 [L2] Cache miss: addr = 097
708125 [MEM] Mem hit: addr = 56e, data = 60
708135 [L2] Cache Allocate: addr = 097 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
708145 [L1] Cache Allocate: addr = 097 data = 7f7e7d7c7b7a79787776757473727170
708145 [L1] Cache hit from L2: addr = 097, data = 77
708145 [TEST] CPU read @0x59c
708155 [L1] Cache miss: addr = 59c
708235 [L2] Cache miss: addr = 59c
709125 [MEM] Mem hit: addr = 097, data = 80
709135 [L2] Cache Allocate: addr = 59c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
709145 [L1] Cache Allocate: addr = 59c data = 9f9e9d9c9b9a99989796959493929190
709145 [L1] Cache hit from L2: addr = 59c, data = 9c
709145 [TEST] CPU read @0x5ce
709155 [L1] Cache miss: addr = 5ce
709235 [L2] Cache hit: addr = 5ce, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
709245 [L1] Cache Allocate: addr = 5ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
709245 [L1] Cache hit from L2: addr = 5ce, data = ae
709245 [TEST] CPU read @0x0a3
709255 [L1] Cache miss: addr = 0a3
709335 [L2] Cache miss: addr = 0a3
710125 [MEM] Mem hit: addr = 59c, data = 80
710135 [L2] Cache Allocate: addr = 0a3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
710145 [L1] Cache Allocate: addr = 0a3 data = 8f8e8d8c8b8a89888786858483828180
710145 [L1] Cache hit from L2: addr = 0a3, data = 83
710145 [TEST] CPU read @0x75d
710155 [L1] Cache miss: addr = 75d
710235 [L2] Cache miss: addr = 75d
711125 [MEM] Mem hit: addr = 0a3, data = a0
711135 [L2] Cache Allocate: addr = 75d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
711145 [L1] Cache Allocate: addr = 75d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
711145 [L1] Cache hit from L2: addr = 75d, data = bd
711145 [TEST] CPU read @0x1ae
711155 [L1] Cache miss: addr = 1ae
711235 [L2] Cache miss: addr = 1ae
712125 [MEM] Mem hit: addr = 75d, data = 40
712135 [L2] Cache Allocate: addr = 1ae data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
712145 [L1] Cache Allocate: addr = 1ae data = 4f4e4d4c4b4a49484746454443424140
712145 [L1] Cache hit from L2: addr = 1ae, data = 4e
712145 [TEST] CPU read @0x09a
712155 [L1] Cache miss: addr = 09a
712235 [L2] Cache miss: addr = 09a
713125 [MEM] Mem hit: addr = 1ae, data = a0
713135 [L2] Cache Allocate: addr = 09a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
713145 [L1] Cache Allocate: addr = 09a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
713145 [L1] Cache hit from L2: addr = 09a, data = ba
713145 [TEST] CPU read @0x67b
713155 [L1] Cache miss: addr = 67b
713235 [L2] Cache miss: addr = 67b
714125 [MEM] Mem hit: addr = 09a, data = 80
714135 [L2] Cache Allocate: addr = 67b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
714145 [L1] Cache Allocate: addr = 67b data = 9f9e9d9c9b9a99989796959493929190
714145 [L1] Cache hit from L2: addr = 67b, data = 9b
714145 [TEST] CPU read @0x4f5
714155 [L1] Cache miss: addr = 4f5
714235 [L2] Cache hit: addr = 4f5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
714245 [L1] Cache Allocate: addr = 4f5 data = 8f8e8d8c8b8a89888786858483828180
714245 [L1] Cache hit from L2: addr = 4f5, data = 85
714245 [TEST] CPU read @0x046
714255 [L1] Cache miss: addr = 046
714335 [L2] Cache miss: addr = 046
715125 [MEM] Mem hit: addr = 67b, data = 60
715135 [L2] Cache Allocate: addr = 046 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
715145 [L1] Cache Allocate: addr = 046 data = 6f6e6d6c6b6a69686766656463626160
715145 [L1] Cache hit from L2: addr = 046, data = 66
715145 [TEST] CPU read @0x538
715155 [L1] Cache miss: addr = 538
715235 [L2] Cache miss: addr = 538
716125 [MEM] Mem hit: addr = 046, data = 40
716135 [L2] Cache Allocate: addr = 538 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
716145 [L1] Cache Allocate: addr = 538 data = 5f5e5d5c5b5a59585756555453525150
716145 [L1] Cache hit from L2: addr = 538, data = 58
716145 [TEST] CPU read @0x407
716155 [L1] Cache miss: addr = 407
716235 [L2] Cache miss: addr = 407
717125 [MEM] Mem hit: addr = 538, data = 20
717135 [L2] Cache Allocate: addr = 407 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
717145 [L1] Cache Allocate: addr = 407 data = 2f2e2d2c2b2a29282726252423222120
717145 [L1] Cache hit from L2: addr = 407, data = 27
717145 [TEST] CPU read @0x0df
717155 [L1] Cache miss: addr = 0df
717235 [L2] Cache miss: addr = 0df
718125 [MEM] Mem hit: addr = 407, data = 00
718135 [L2] Cache Allocate: addr = 0df data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
718145 [L1] Cache Allocate: addr = 0df data = 1f1e1d1c1b1a19181716151413121110
718145 [L1] Cache hit from L2: addr = 0df, data = 1f
718145 [TEST] CPU read @0x4c5
718155 [L1] Cache hit: addr = 4c5, data = e5
718165 [TEST] CPU read @0x52f
718175 [L1] Cache miss: addr = 52f
718235 [L2] Cache hit: addr = 52f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
718245 [L1] Cache Allocate: addr = 52f data = 4f4e4d4c4b4a49484746454443424140
718245 [L1] Cache hit from L2: addr = 52f, data = 4f
718245 [TEST] CPU read @0x620
718255 [L1] Cache miss: addr = 620
718335 [L2] Cache miss: addr = 620
719125 [MEM] Mem hit: addr = 0df, data = c0
719135 [L2] Cache Allocate: addr = 620 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
719145 [L1] Cache Allocate: addr = 620 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
719145 [L1] Cache hit from L2: addr = 620, data = c0
719145 [TEST] CPU read @0x46c
719155 [L1] Cache miss: addr = 46c
719235 [L2] Cache miss: addr = 46c
720125 [MEM] Mem hit: addr = 620, data = 20
720135 [L2] Cache Allocate: addr = 46c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
720145 [L1] Cache Allocate: addr = 46c data = 2f2e2d2c2b2a29282726252423222120
720145 [L1] Cache hit from L2: addr = 46c, data = 2c
720145 [TEST] CPU read @0x3aa
720155 [L1] Cache miss: addr = 3aa
720235 [L2] Cache miss: addr = 3aa
721125 [MEM] Mem hit: addr = 46c, data = 60
721135 [L2] Cache Allocate: addr = 3aa data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
721145 [L1] Cache Allocate: addr = 3aa data = 6f6e6d6c6b6a69686766656463626160
721145 [L1] Cache hit from L2: addr = 3aa, data = 6a
721145 [TEST] CPU read @0x109
721155 [L1] Cache miss: addr = 109
721235 [L2] Cache miss: addr = 109
722125 [MEM] Mem hit: addr = 3aa, data = a0
722135 [L2] Cache Allocate: addr = 109 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
722145 [L1] Cache Allocate: addr = 109 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
722145 [L1] Cache hit from L2: addr = 109, data = a9
722145 [TEST] CPU read @0x1f3
722155 [L1] Cache miss: addr = 1f3
722235 [L2] Cache miss: addr = 1f3
723125 [MEM] Mem hit: addr = 109, data = 00
723135 [L2] Cache Allocate: addr = 1f3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
723145 [L1] Cache Allocate: addr = 1f3 data = 1f1e1d1c1b1a19181716151413121110
723145 [L1] Cache hit from L2: addr = 1f3, data = 13
723145 [TEST] CPU read @0x6c0
723155 [L1] Cache miss: addr = 6c0
723235 [L2] Cache hit: addr = 6c0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
723245 [L1] Cache Allocate: addr = 6c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
723245 [L1] Cache hit from L2: addr = 6c0, data = a0
723245 [TEST] CPU read @0x1e6
723255 [L1] Cache miss: addr = 1e6
723335 [L2] Cache hit: addr = 1e6, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
723345 [L1] Cache Allocate: addr = 1e6 data = 0f0e0d0c0b0a09080706050403020100
723345 [L1] Cache hit from L2: addr = 1e6, data = 06
723345 [TEST] CPU read @0x005
723355 [L1] Cache miss: addr = 005
723435 [L2] Cache miss: addr = 005
724125 [MEM] Mem hit: addr = 1f3, data = e0
724135 [L2] Cache Allocate: addr = 005 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
724145 [L1] Cache Allocate: addr = 005 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
724145 [L1] Cache hit from L2: addr = 005, data = e5
724145 [TEST] CPU read @0x7a9
724155 [L1] Cache miss: addr = 7a9
724235 [L2] Cache miss: addr = 7a9
725125 [MEM] Mem hit: addr = 005, data = 00
725135 [L2] Cache Allocate: addr = 7a9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
725145 [L1] Cache Allocate: addr = 7a9 data = 0f0e0d0c0b0a09080706050403020100
725145 [L1] Cache hit from L2: addr = 7a9, data = 09
725145 [TEST] CPU read @0x12f
725155 [L1] Cache miss: addr = 12f
725235 [L2] Cache miss: addr = 12f
726125 [MEM] Mem hit: addr = 7a9, data = a0
726135 [L2] Cache Allocate: addr = 12f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
726145 [L1] Cache Allocate: addr = 12f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
726145 [L1] Cache hit from L2: addr = 12f, data = af
726145 [TEST] CPU read @0x700
726155 [L1] Cache miss: addr = 700
726235 [L2] Cache miss: addr = 700
727125 [MEM] Mem hit: addr = 12f, data = 20
727135 [L2] Cache Allocate: addr = 700 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
727145 [L1] Cache Allocate: addr = 700 data = 2f2e2d2c2b2a29282726252423222120
727145 [L1] Cache hit from L2: addr = 700, data = 20
727145 [TEST] CPU read @0x1ed
727155 [L1] Cache miss: addr = 1ed
727235 [L2] Cache miss: addr = 1ed
728125 [MEM] Mem hit: addr = 700, data = 00
728135 [L2] Cache Allocate: addr = 1ed data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
728145 [L1] Cache Allocate: addr = 1ed data = 0f0e0d0c0b0a09080706050403020100
728145 [L1] Cache hit from L2: addr = 1ed, data = 0d
728145 [TEST] CPU read @0x556
728155 [L1] Cache hit: addr = 556, data = d6
728165 [TEST] CPU read @0x6bd
728175 [L1] Cache miss: addr = 6bd
728235 [L2] Cache miss: addr = 6bd
729125 [MEM] Mem hit: addr = 1ed, data = e0
729135 [L2] Cache Allocate: addr = 6bd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
729145 [L1] Cache Allocate: addr = 6bd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
729145 [L1] Cache hit from L2: addr = 6bd, data = fd
729145 [TEST] CPU read @0x0e8
729155 [L1] Cache miss: addr = 0e8
729235 [L2] Cache miss: addr = 0e8
730125 [MEM] Mem hit: addr = 6bd, data = a0
730135 [L2] Cache Allocate: addr = 0e8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
730145 [L1] Cache Allocate: addr = 0e8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
730145 [L1] Cache hit from L2: addr = 0e8, data = a8
730145 [TEST] CPU read @0x17d
730155 [L1] Cache miss: addr = 17d
730235 [L2] Cache hit: addr = 17d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
730245 [L1] Cache Allocate: addr = 17d data = 4f4e4d4c4b4a49484746454443424140
730245 [L1] Cache hit from L2: addr = 17d, data = 4d
730245 [TEST] CPU read @0x5f5
730255 [L1] Cache miss: addr = 5f5
730335 [L2] Cache miss: addr = 5f5
731125 [MEM] Mem hit: addr = 0e8, data = e0
731135 [L2] Cache Allocate: addr = 5f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
731145 [L1] Cache Allocate: addr = 5f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
731145 [L1] Cache hit from L2: addr = 5f5, data = f5
731145 [TEST] CPU read @0x721
731155 [L1] Cache miss: addr = 721
731235 [L2] Cache miss: addr = 721
732125 [MEM] Mem hit: addr = 5f5, data = e0
732135 [L2] Cache Allocate: addr = 721 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
732145 [L1] Cache Allocate: addr = 721 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
732145 [L1] Cache hit from L2: addr = 721, data = e1
732145 [TEST] CPU read @0x608
732155 [L1] Cache miss: addr = 608
732235 [L2] Cache miss: addr = 608
733125 [MEM] Mem hit: addr = 721, data = 20
733135 [L2] Cache Allocate: addr = 608 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
733145 [L1] Cache Allocate: addr = 608 data = 2f2e2d2c2b2a29282726252423222120
733145 [L1] Cache hit from L2: addr = 608, data = 28
733145 [TEST] CPU read @0x396
733155 [L1] Cache miss: addr = 396
733235 [L2] Cache miss: addr = 396
734125 [MEM] Mem hit: addr = 608, data = 00
734135 [L2] Cache Allocate: addr = 396 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
734145 [L1] Cache Allocate: addr = 396 data = 1f1e1d1c1b1a19181716151413121110
734145 [L1] Cache hit from L2: addr = 396, data = 16
734145 [TEST] CPU read @0x7a8
734155 [L1] Cache miss: addr = 7a8
734235 [L2] Cache miss: addr = 7a8
735125 [MEM] Mem hit: addr = 396, data = 80
735135 [L2] Cache Allocate: addr = 7a8 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
735145 [L1] Cache Allocate: addr = 7a8 data = 8f8e8d8c8b8a89888786858483828180
735145 [L1] Cache hit from L2: addr = 7a8, data = 88
735145 [TEST] CPU read @0x326
735155 [L1] Cache miss: addr = 326
735235 [L2] Cache miss: addr = 326
736125 [MEM] Mem hit: addr = 7a8, data = a0
736135 [L2] Cache Allocate: addr = 326 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
736145 [L1] Cache Allocate: addr = 326 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
736145 [L1] Cache hit from L2: addr = 326, data = a6
736145 [TEST] CPU read @0x374
736155 [L1] Cache hit: addr = 374, data = c4
736165 [TEST] CPU read @0x4bf
736175 [L1] Cache miss: addr = 4bf
736235 [L2] Cache miss: addr = 4bf
737125 [MEM] Mem hit: addr = 326, data = 20
737135 [L2] Cache Allocate: addr = 4bf data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
737145 [L1] Cache Allocate: addr = 4bf data = 3f3e3d3c3b3a39383736353433323130
737145 [L1] Cache hit from L2: addr = 4bf, data = 3f
737145 [TEST] CPU read @0x3e3
737155 [L1] Cache miss: addr = 3e3
737235 [L2] Cache hit: addr = 3e3, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
737245 [L1] Cache Allocate: addr = 3e3 data = 6f6e6d6c6b6a69686766656463626160
737245 [L1] Cache hit from L2: addr = 3e3, data = 63
737245 [TEST] CPU read @0x7b5
737255 [L1] Cache miss: addr = 7b5
737335 [L2] Cache miss: addr = 7b5
738125 [MEM] Mem hit: addr = 4bf, data = a0
738135 [L2] Cache Allocate: addr = 7b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
738145 [L1] Cache Allocate: addr = 7b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
738145 [L1] Cache hit from L2: addr = 7b5, data = b5
738145 [TEST] CPU read @0x6cf
738155 [L1] Cache miss: addr = 6cf
738235 [L2] Cache hit: addr = 6cf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
738245 [L1] Cache Allocate: addr = 6cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
738245 [L1] Cache hit from L2: addr = 6cf, data = af
738245 [TEST] CPU read @0x617
738255 [L1] Cache miss: addr = 617
738335 [L2] Cache miss: addr = 617
739125 [MEM] Mem hit: addr = 7b5, data = a0
739135 [L2] Cache Allocate: addr = 617 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
739145 [L1] Cache Allocate: addr = 617 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
739145 [L1] Cache hit from L2: addr = 617, data = b7
739145 [TEST] CPU read @0x7d2
739155 [L1] Cache miss: addr = 7d2
739235 [L2] Cache hit: addr = 7d2, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
739245 [L1] Cache Allocate: addr = 7d2 data = 4f4e4d4c4b4a49484746454443424140
739245 [L1] Cache hit from L2: addr = 7d2, data = 42
739245 [TEST] CPU read @0x071
739255 [L1] Cache miss: addr = 071
739335 [L2] Cache miss: addr = 071
740125 [MEM] Mem hit: addr = 617, data = 00
740135 [L2] Cache Allocate: addr = 071 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
740145 [L1] Cache Allocate: addr = 071 data = 1f1e1d1c1b1a19181716151413121110
740145 [L1] Cache hit from L2: addr = 071, data = 11
740145 [TEST] CPU read @0x2b8
740155 [L1] Cache miss: addr = 2b8
740235 [L2] Cache miss: addr = 2b8
741125 [MEM] Mem hit: addr = 071, data = 60
741135 [L2] Cache Allocate: addr = 2b8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
741145 [L1] Cache Allocate: addr = 2b8 data = 7f7e7d7c7b7a79787776757473727170
741145 [L1] Cache hit from L2: addr = 2b8, data = 78
741145 [TEST] CPU read @0x248
741155 [L1] Cache hit: addr = 248, data = e8
741165 [TEST] CPU read @0x69f
741175 [L1] Cache hit: addr = 69f, data = bf
741185 [TEST] CPU read @0x432
741195 [L1] Cache miss: addr = 432
741235 [L2] Cache miss: addr = 432
742125 [MEM] Mem hit: addr = 2b8, data = a0
742135 [L2] Cache Allocate: addr = 432 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
742145 [L1] Cache Allocate: addr = 432 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
742145 [L1] Cache hit from L2: addr = 432, data = b2
742145 [TEST] CPU read @0x65b
742155 [L1] Cache miss: addr = 65b
742235 [L2] Cache miss: addr = 65b
743125 [MEM] Mem hit: addr = 432, data = 20
743135 [L2] Cache Allocate: addr = 65b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
743145 [L1] Cache Allocate: addr = 65b data = 3f3e3d3c3b3a39383736353433323130
743145 [L1] Cache hit from L2: addr = 65b, data = 3b
743145 [TEST] CPU read @0x69f
743155 [L1] Cache hit: addr = 69f, data = bf
743165 [TEST] CPU read @0x6e1
743175 [L1] Cache miss: addr = 6e1
743235 [L2] Cache miss: addr = 6e1
744125 [MEM] Mem hit: addr = 65b, data = 40
744135 [L2] Cache Allocate: addr = 6e1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
744145 [L1] Cache Allocate: addr = 6e1 data = 4f4e4d4c4b4a49484746454443424140
744145 [L1] Cache hit from L2: addr = 6e1, data = 41
744145 [TEST] CPU read @0x332
744155 [L1] Cache miss: addr = 332
744235 [L2] Cache miss: addr = 332
745125 [MEM] Mem hit: addr = 6e1, data = e0
745135 [L2] Cache Allocate: addr = 332 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
745145 [L1] Cache Allocate: addr = 332 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
745145 [L1] Cache hit from L2: addr = 332, data = f2
745145 [TEST] CPU read @0x000
745155 [L1] Cache miss: addr = 000
745235 [L2] Cache miss: addr = 000
746125 [MEM] Mem hit: addr = 332, data = 20
746135 [L2] Cache Allocate: addr = 000 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
746145 [L1] Cache Allocate: addr = 000 data = 2f2e2d2c2b2a29282726252423222120
746145 [L1] Cache hit from L2: addr = 000, data = 20
746145 [TEST] CPU read @0x5d1
746155 [L1] Cache miss: addr = 5d1
746235 [L2] Cache hit: addr = 5d1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
746245 [L1] Cache Allocate: addr = 5d1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
746245 [L1] Cache hit from L2: addr = 5d1, data = a1
746245 [TEST] CPU read @0x3d5
746255 [L1] Cache miss: addr = 3d5
746335 [L2] Cache miss: addr = 3d5
747125 [MEM] Mem hit: addr = 000, data = 00
747135 [L2] Cache Allocate: addr = 3d5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
747145 [L1] Cache Allocate: addr = 3d5 data = 1f1e1d1c1b1a19181716151413121110
747145 [L1] Cache hit from L2: addr = 3d5, data = 15
747145 [TEST] CPU read @0x258
747155 [L1] Cache miss: addr = 258
747235 [L2] Cache hit: addr = 258, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
747245 [L1] Cache Allocate: addr = 258 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
747245 [L1] Cache hit from L2: addr = 258, data = e8
747245 [TEST] CPU read @0x42b
747255 [L1] Cache miss: addr = 42b
747335 [L2] Cache miss: addr = 42b
748125 [MEM] Mem hit: addr = 3d5, data = c0
748135 [L2] Cache Allocate: addr = 42b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
748145 [L1] Cache Allocate: addr = 42b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
748145 [L1] Cache hit from L2: addr = 42b, data = cb
748145 [TEST] CPU read @0x195
748155 [L1] Cache miss: addr = 195
748235 [L2] Cache miss: addr = 195
749125 [MEM] Mem hit: addr = 42b, data = 20
749135 [L2] Cache Allocate: addr = 195 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
749145 [L1] Cache Allocate: addr = 195 data = 3f3e3d3c3b3a39383736353433323130
749145 [L1] Cache hit from L2: addr = 195, data = 35
749145 [TEST] CPU read @0x4b1
749155 [L1] Cache miss: addr = 4b1
749235 [L2] Cache miss: addr = 4b1
750125 [MEM] Mem hit: addr = 195, data = 80
750135 [L2] Cache Allocate: addr = 4b1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
750145 [L1] Cache Allocate: addr = 4b1 data = 9f9e9d9c9b9a99989796959493929190
750145 [L1] Cache hit from L2: addr = 4b1, data = 91
750145 [TEST] CPU read @0x665
750155 [L1] Cache miss: addr = 665
750235 [L2] Cache miss: addr = 665
751125 [MEM] Mem hit: addr = 4b1, data = a0
751135 [L2] Cache Allocate: addr = 665 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
751145 [L1] Cache Allocate: addr = 665 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
751145 [L1] Cache hit from L2: addr = 665, data = a5
751145 [TEST] CPU read @0x62a
751155 [L1] Cache miss: addr = 62a
751235 [L2] Cache miss: addr = 62a
752125 [MEM] Mem hit: addr = 665, data = 60
752135 [L2] Cache Allocate: addr = 62a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
752145 [L1] Cache Allocate: addr = 62a data = 6f6e6d6c6b6a69686766656463626160
752145 [L1] Cache hit from L2: addr = 62a, data = 6a
752145 [TEST] CPU read @0x19d
752155 [L1] Cache miss: addr = 19d
752235 [L2] Cache hit: addr = 19d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
752245 [L1] Cache Allocate: addr = 19d data = 2f2e2d2c2b2a29282726252423222120
752245 [L1] Cache hit from L2: addr = 19d, data = 2d
752245 [TEST] CPU read @0x5bc
752255 [L1] Cache hit: addr = 5bc, data = 9c
752265 [TEST] CPU read @0x561
752275 [L1] Cache miss: addr = 561
752335 [L2] Cache miss: addr = 561
753125 [MEM] Mem hit: addr = 62a, data = 20
753135 [L2] Cache Allocate: addr = 561 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
753145 [L1] Cache Allocate: addr = 561 data = 2f2e2d2c2b2a29282726252423222120
753145 [L1] Cache hit from L2: addr = 561, data = 21
753145 [TEST] CPU read @0x2a3
753155 [L1] Cache miss: addr = 2a3
753235 [L2] Cache miss: addr = 2a3
754125 [MEM] Mem hit: addr = 561, data = 60
754135 [L2] Cache Allocate: addr = 2a3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
754145 [L1] Cache Allocate: addr = 2a3 data = 6f6e6d6c6b6a69686766656463626160
754145 [L1] Cache hit from L2: addr = 2a3, data = 63
754145 [TEST] CPU read @0x612
754155 [L1] Cache miss: addr = 612
754235 [L2] Cache miss: addr = 612
755125 [MEM] Mem hit: addr = 2a3, data = a0
755135 [L2] Cache Allocate: addr = 612 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
755145 [L1] Cache Allocate: addr = 612 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
755145 [L1] Cache hit from L2: addr = 612, data = b2
755145 [TEST] CPU read @0x263
755155 [L1] Cache miss: addr = 263
755235 [L2] Cache miss: addr = 263
756125 [MEM] Mem hit: addr = 612, data = 00
756135 [L2] Cache Allocate: addr = 263 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
756145 [L1] Cache Allocate: addr = 263 data = 0f0e0d0c0b0a09080706050403020100
756145 [L1] Cache hit from L2: addr = 263, data = 03
756145 [TEST] CPU read @0x629
756155 [L1] Cache miss: addr = 629
756235 [L2] Cache miss: addr = 629
757125 [MEM] Mem hit: addr = 263, data = 60
757135 [L2] Cache Allocate: addr = 629 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
757145 [L1] Cache Allocate: addr = 629 data = 6f6e6d6c6b6a69686766656463626160
757145 [L1] Cache hit from L2: addr = 629, data = 69
757145 [TEST] CPU read @0x202
757155 [L1] Cache miss: addr = 202
757235 [L2] Cache miss: addr = 202
758125 [MEM] Mem hit: addr = 629, data = 20
758135 [L2] Cache Allocate: addr = 202 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
758145 [L1] Cache Allocate: addr = 202 data = 2f2e2d2c2b2a29282726252423222120
758145 [L1] Cache hit from L2: addr = 202, data = 22
758145 [TEST] CPU read @0x122
758155 [L1] Cache miss: addr = 122
758235 [L2] Cache miss: addr = 122
759125 [MEM] Mem hit: addr = 202, data = 00
759135 [L2] Cache Allocate: addr = 122 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
759145 [L1] Cache Allocate: addr = 122 data = 0f0e0d0c0b0a09080706050403020100
759145 [L1] Cache hit from L2: addr = 122, data = 02
759145 [TEST] CPU read @0x708
759155 [L1] Cache miss: addr = 708
759235 [L2] Cache miss: addr = 708
760125 [MEM] Mem hit: addr = 122, data = 20
760135 [L2] Cache Allocate: addr = 708 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
760145 [L1] Cache Allocate: addr = 708 data = 2f2e2d2c2b2a29282726252423222120
760145 [L1] Cache hit from L2: addr = 708, data = 28
760145 [TEST] CPU read @0x366
760155 [L1] Cache hit: addr = 366, data = c6
760165 [TEST] CPU read @0x654
760175 [L1] Cache miss: addr = 654
760235 [L2] Cache miss: addr = 654
761125 [MEM] Mem hit: addr = 708, data = 00
761135 [L2] Cache Allocate: addr = 654 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
761145 [L1] Cache Allocate: addr = 654 data = 1f1e1d1c1b1a19181716151413121110
761145 [L1] Cache hit from L2: addr = 654, data = 14
761145 [TEST] CPU read @0x0bc
761155 [L1] Cache miss: addr = 0bc
761235 [L2] Cache miss: addr = 0bc
762125 [MEM] Mem hit: addr = 654, data = 40
762135 [L2] Cache Allocate: addr = 0bc data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
762145 [L1] Cache Allocate: addr = 0bc data = 5f5e5d5c5b5a59585756555453525150
762145 [L1] Cache hit from L2: addr = 0bc, data = 5c
762145 [TEST] CPU read @0x0c1
762155 [L1] Cache miss: addr = 0c1
762235 [L2] Cache miss: addr = 0c1
763125 [MEM] Mem hit: addr = 0bc, data = a0
763135 [L2] Cache Allocate: addr = 0c1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
763145 [L1] Cache Allocate: addr = 0c1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
763145 [L1] Cache hit from L2: addr = 0c1, data = a1
763145 [TEST] CPU read @0x0d1
763155 [L1] Cache miss: addr = 0d1
763235 [L2] Cache hit: addr = 0d1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
763245 [L1] Cache Allocate: addr = 0d1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
763245 [L1] Cache hit from L2: addr = 0d1, data = a1
763245 [TEST] CPU read @0x776
763255 [L1] Cache miss: addr = 776
763335 [L2] Cache miss: addr = 776
764125 [MEM] Mem hit: addr = 0c1, data = c0
764135 [L2] Cache Allocate: addr = 776 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
764145 [L1] Cache Allocate: addr = 776 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
764145 [L1] Cache hit from L2: addr = 776, data = d6
764145 [TEST] CPU read @0x314
764155 [L1] Cache miss: addr = 314
764235 [L2] Cache miss: addr = 314
765125 [MEM] Mem hit: addr = 776, data = 60
765135 [L2] Cache Allocate: addr = 314 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
765145 [L1] Cache Allocate: addr = 314 data = 7f7e7d7c7b7a79787776757473727170
765145 [L1] Cache hit from L2: addr = 314, data = 74
765145 [TEST] CPU read @0x6b9
765155 [L1] Cache miss: addr = 6b9
765235 [L2] Cache miss: addr = 6b9
766125 [MEM] Mem hit: addr = 314, data = 00
766135 [L2] Cache Allocate: addr = 6b9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
766145 [L1] Cache Allocate: addr = 6b9 data = 1f1e1d1c1b1a19181716151413121110
766145 [L1] Cache hit from L2: addr = 6b9, data = 19
766145 [TEST] CPU read @0x31e
766155 [L1] Cache miss: addr = 31e
766235 [L2] Cache hit: addr = 31e, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
766245 [L1] Cache Allocate: addr = 31e data = 6f6e6d6c6b6a69686766656463626160
766245 [L1] Cache hit from L2: addr = 31e, data = 6e
766245 [TEST] CPU read @0x01d
766255 [L1] Cache miss: addr = 01d
766335 [L2] Cache miss: addr = 01d
767125 [MEM] Mem hit: addr = 6b9, data = a0
767135 [L2] Cache Allocate: addr = 01d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
767145 [L1] Cache Allocate: addr = 01d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
767145 [L1] Cache hit from L2: addr = 01d, data = bd
767145 [TEST] CPU read @0x402
767155 [L1] Cache miss: addr = 402
767235 [L2] Cache miss: addr = 402
768125 [MEM] Mem hit: addr = 01d, data = 00
768135 [L2] Cache Allocate: addr = 402 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
768145 [L1] Cache Allocate: addr = 402 data = 0f0e0d0c0b0a09080706050403020100
768145 [L1] Cache hit from L2: addr = 402, data = 02
768145 [TEST] CPU read @0x47b
768155 [L1] Cache miss: addr = 47b
768235 [L2] Cache miss: addr = 47b
769125 [MEM] Mem hit: addr = 402, data = 00
769135 [L2] Cache Allocate: addr = 47b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
769145 [L1] Cache Allocate: addr = 47b data = 1f1e1d1c1b1a19181716151413121110
769145 [L1] Cache hit from L2: addr = 47b, data = 1b
769145 [TEST] CPU read @0x654
769155 [L1] Cache miss: addr = 654
769235 [L2] Cache miss: addr = 654
770125 [MEM] Mem hit: addr = 47b, data = 60
770135 [L2] Cache Allocate: addr = 654 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
770145 [L1] Cache Allocate: addr = 654 data = 7f7e7d7c7b7a79787776757473727170
770145 [L1] Cache hit from L2: addr = 654, data = 74
770145 [TEST] CPU read @0x1aa
770155 [L1] Cache miss: addr = 1aa
770235 [L2] Cache miss: addr = 1aa
771125 [MEM] Mem hit: addr = 654, data = 40
771135 [L2] Cache Allocate: addr = 1aa data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
771145 [L1] Cache Allocate: addr = 1aa data = 4f4e4d4c4b4a49484746454443424140
771145 [L1] Cache hit from L2: addr = 1aa, data = 4a
771145 [TEST] CPU read @0x0d4
771155 [L1] Cache miss: addr = 0d4
771235 [L2] Cache miss: addr = 0d4
772125 [MEM] Mem hit: addr = 1aa, data = a0
772135 [L2] Cache Allocate: addr = 0d4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
772145 [L1] Cache Allocate: addr = 0d4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
772145 [L1] Cache hit from L2: addr = 0d4, data = b4
772145 [TEST] CPU read @0x7c8
772155 [L1] Cache miss: addr = 7c8
772235 [L2] Cache hit: addr = 7c8, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
772245 [L1] Cache Allocate: addr = 7c8 data = 4f4e4d4c4b4a49484746454443424140
772245 [L1] Cache hit from L2: addr = 7c8, data = 48
772245 [TEST] CPU read @0x405
772255 [L1] Cache miss: addr = 405
772335 [L2] Cache miss: addr = 405
773125 [MEM] Mem hit: addr = 0d4, data = c0
773135 [L2] Cache Allocate: addr = 405 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
773145 [L1] Cache Allocate: addr = 405 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
773145 [L1] Cache hit from L2: addr = 405, data = c5
773145 [TEST] CPU read @0x239
773155 [L1] Cache miss: addr = 239
773235 [L2] Cache hit: addr = 239, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
773245 [L1] Cache Allocate: addr = 239 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
773245 [L1] Cache hit from L2: addr = 239, data = e9
773245 [TEST] CPU read @0x3b6
773255 [L1] Cache miss: addr = 3b6
773335 [L2] Cache miss: addr = 3b6
774125 [MEM] Mem hit: addr = 405, data = 00
774135 [L2] Cache Allocate: addr = 3b6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
774145 [L1] Cache Allocate: addr = 3b6 data = 1f1e1d1c1b1a19181716151413121110
774145 [L1] Cache hit from L2: addr = 3b6, data = 16
774145 [TEST] CPU read @0x647
774155 [L1] Cache miss: addr = 647
774235 [L2] Cache miss: addr = 647
775125 [MEM] Mem hit: addr = 3b6, data = a0
775135 [L2] Cache Allocate: addr = 647 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
775145 [L1] Cache Allocate: addr = 647 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
775145 [L1] Cache hit from L2: addr = 647, data = a7
775145 [TEST] CPU read @0x023
775155 [L1] Cache miss: addr = 023
775235 [L2] Cache miss: addr = 023
776125 [MEM] Mem hit: addr = 647, data = 40
776135 [L2] Cache Allocate: addr = 023 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
776145 [L1] Cache Allocate: addr = 023 data = 4f4e4d4c4b4a49484746454443424140
776145 [L1] Cache hit from L2: addr = 023, data = 43
776145 [TEST] CPU read @0x3f7
776155 [L1] Cache hit: addr = 3f7, data = 77
776165 [TEST] CPU read @0x135
776175 [L1] Cache miss: addr = 135
776235 [L2] Cache miss: addr = 135
777125 [MEM] Mem hit: addr = 023, data = 20
777135 [L2] Cache Allocate: addr = 135 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
777145 [L1] Cache Allocate: addr = 135 data = 3f3e3d3c3b3a39383736353433323130
777145 [L1] Cache hit from L2: addr = 135, data = 35
777145 [TEST] CPU read @0x4b6
777155 [L1] Cache miss: addr = 4b6
777235 [L2] Cache miss: addr = 4b6
778125 [MEM] Mem hit: addr = 135, data = 20
778135 [L2] Cache Allocate: addr = 4b6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
778145 [L1] Cache Allocate: addr = 4b6 data = 3f3e3d3c3b3a39383736353433323130
778145 [L1] Cache hit from L2: addr = 4b6, data = 36
778145 [TEST] CPU read @0x2de
778155 [L1] Cache miss: addr = 2de
778235 [L2] Cache miss: addr = 2de
779125 [MEM] Mem hit: addr = 4b6, data = a0
779135 [L2] Cache Allocate: addr = 2de data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
779145 [L1] Cache Allocate: addr = 2de data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
779145 [L1] Cache hit from L2: addr = 2de, data = be
779145 [TEST] CPU read @0x421
779155 [L1] Cache miss: addr = 421
779235 [L2] Cache miss: addr = 421
780125 [MEM] Mem hit: addr = 2de, data = c0
780135 [L2] Cache Allocate: addr = 421 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
780145 [L1] Cache Allocate: addr = 421 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
780145 [L1] Cache hit from L2: addr = 421, data = c1
780145 [TEST] CPU read @0x408
780155 [L1] Cache miss: addr = 408
780235 [L2] Cache miss: addr = 408
781125 [MEM] Mem hit: addr = 421, data = 20
781135 [L2] Cache Allocate: addr = 408 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
781145 [L1] Cache Allocate: addr = 408 data = 2f2e2d2c2b2a29282726252423222120
781145 [L1] Cache hit from L2: addr = 408, data = 28
781145 [TEST] CPU read @0x0de
781155 [L1] Cache miss: addr = 0de
781235 [L2] Cache miss: addr = 0de
782125 [MEM] Mem hit: addr = 408, data = 00
782135 [L2] Cache Allocate: addr = 0de data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
782145 [L1] Cache Allocate: addr = 0de data = 1f1e1d1c1b1a19181716151413121110
782145 [L1] Cache hit from L2: addr = 0de, data = 1e
782145 [TEST] CPU read @0x35a
782155 [L1] Cache miss: addr = 35a
782235 [L2] Cache miss: addr = 35a
783125 [MEM] Mem hit: addr = 0de, data = c0
783135 [L2] Cache Allocate: addr = 35a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
783145 [L1] Cache Allocate: addr = 35a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
783145 [L1] Cache hit from L2: addr = 35a, data = da
783145 [TEST] CPU read @0x5b8
783155 [L1] Cache hit: addr = 5b8, data = 98
783165 [TEST] CPU read @0x2aa
783175 [L1] Cache miss: addr = 2aa
783235 [L2] Cache miss: addr = 2aa
784125 [MEM] Mem hit: addr = 35a, data = 40
784135 [L2] Cache Allocate: addr = 2aa data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
784145 [L1] Cache Allocate: addr = 2aa data = 4f4e4d4c4b4a49484746454443424140
784145 [L1] Cache hit from L2: addr = 2aa, data = 4a
784145 [TEST] CPU read @0x2fd
784155 [L1] Cache miss: addr = 2fd
784235 [L2] Cache hit: addr = 2fd, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
784245 [L1] Cache Allocate: addr = 2fd data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
784245 [L1] Cache hit from L2: addr = 2fd, data = cd
784245 [TEST] CPU read @0x495
784255 [L1] Cache miss: addr = 495
784335 [L2] Cache hit: addr = 495, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
784345 [L1] Cache Allocate: addr = 495 data = 2f2e2d2c2b2a29282726252423222120
784345 [L1] Cache hit from L2: addr = 495, data = 25
784345 [TEST] CPU read @0x554
784355 [L1] Cache hit: addr = 554, data = d4
784365 [TEST] CPU read @0x1e2
784375 [L1] Cache miss: addr = 1e2
784435 [L2] Cache miss: addr = 1e2
785125 [MEM] Mem hit: addr = 2aa, data = a0
785135 [L2] Cache Allocate: addr = 1e2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
785145 [L1] Cache Allocate: addr = 1e2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
785145 [L1] Cache hit from L2: addr = 1e2, data = a2
785145 [TEST] CPU read @0x2de
785155 [L1] Cache miss: addr = 2de
785235 [L2] Cache miss: addr = 2de
786125 [MEM] Mem hit: addr = 1e2, data = e0
786135 [L2] Cache Allocate: addr = 2de data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
786145 [L1] Cache Allocate: addr = 2de data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
786145 [L1] Cache hit from L2: addr = 2de, data = fe
786145 [TEST] CPU read @0x356
786155 [L1] Cache miss: addr = 356
786235 [L2] Cache miss: addr = 356
787125 [MEM] Mem hit: addr = 2de, data = c0
787135 [L2] Cache Allocate: addr = 356 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
787145 [L1] Cache Allocate: addr = 356 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
787145 [L1] Cache hit from L2: addr = 356, data = d6
787145 [TEST] CPU read @0x50c
787155 [L1] Cache miss: addr = 50c
787235 [L2] Cache miss: addr = 50c
788125 [MEM] Mem hit: addr = 356, data = 40
788135 [L2] Cache Allocate: addr = 50c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
788145 [L1] Cache Allocate: addr = 50c data = 4f4e4d4c4b4a49484746454443424140
788145 [L1] Cache hit from L2: addr = 50c, data = 4c
788145 [TEST] CPU read @0x2d3
788155 [L1] Cache miss: addr = 2d3
788235 [L2] Cache miss: addr = 2d3
789125 [MEM] Mem hit: addr = 50c, data = 00
789135 [L2] Cache Allocate: addr = 2d3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
789145 [L1] Cache Allocate: addr = 2d3 data = 1f1e1d1c1b1a19181716151413121110
789145 [L1] Cache hit from L2: addr = 2d3, data = 13
789145 [TEST] CPU read @0x65e
789155 [L1] Cache miss: addr = 65e
789235 [L2] Cache miss: addr = 65e
790125 [MEM] Mem hit: addr = 2d3, data = c0
790135 [L2] Cache Allocate: addr = 65e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
790145 [L1] Cache Allocate: addr = 65e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
790145 [L1] Cache hit from L2: addr = 65e, data = de
790145 [TEST] CPU read @0x183
790155 [L1] Cache miss: addr = 183
790235 [L2] Cache miss: addr = 183
791125 [MEM] Mem hit: addr = 65e, data = 40
791135 [L2] Cache Allocate: addr = 183 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
791145 [L1] Cache Allocate: addr = 183 data = 4f4e4d4c4b4a49484746454443424140
791145 [L1] Cache hit from L2: addr = 183, data = 43
791145 [TEST] CPU read @0x500
791155 [L1] Cache miss: addr = 500
791235 [L2] Cache miss: addr = 500
792125 [MEM] Mem hit: addr = 183, data = 80
792135 [L2] Cache Allocate: addr = 500 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
792145 [L1] Cache Allocate: addr = 500 data = 8f8e8d8c8b8a89888786858483828180
792145 [L1] Cache hit from L2: addr = 500, data = 80
792145 [TEST] CPU read @0x0a3
792155 [L1] Cache miss: addr = 0a3
792235 [L2] Cache miss: addr = 0a3
793125 [MEM] Mem hit: addr = 500, data = 00
793135 [L2] Cache Allocate: addr = 0a3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
793145 [L1] Cache Allocate: addr = 0a3 data = 0f0e0d0c0b0a09080706050403020100
793145 [L1] Cache hit from L2: addr = 0a3, data = 03
793145 [TEST] CPU read @0x288
793155 [L1] Cache miss: addr = 288
793235 [L2] Cache miss: addr = 288
794125 [MEM] Mem hit: addr = 0a3, data = a0
794135 [L2] Cache Allocate: addr = 288 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
794145 [L1] Cache Allocate: addr = 288 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
794145 [L1] Cache hit from L2: addr = 288, data = a8
794145 [TEST] CPU read @0x2a6
794155 [L1] Cache miss: addr = 2a6
794235 [L2] Cache miss: addr = 2a6
795125 [MEM] Mem hit: addr = 288, data = 80
795135 [L2] Cache Allocate: addr = 2a6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
795145 [L1] Cache Allocate: addr = 2a6 data = 8f8e8d8c8b8a89888786858483828180
795145 [L1] Cache hit from L2: addr = 2a6, data = 86
795145 [TEST] CPU read @0x262
795155 [L1] Cache miss: addr = 262
795235 [L2] Cache miss: addr = 262
796125 [MEM] Mem hit: addr = 2a6, data = a0
796135 [L2] Cache Allocate: addr = 262 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
796145 [L1] Cache Allocate: addr = 262 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
796145 [L1] Cache hit from L2: addr = 262, data = a2
796145 [TEST] CPU read @0x363
796155 [L1] Cache hit: addr = 363, data = c3
796165 [TEST] CPU read @0x210
796175 [L1] Cache miss: addr = 210
796235 [L2] Cache miss: addr = 210
797125 [MEM] Mem hit: addr = 262, data = 60
797135 [L2] Cache Allocate: addr = 210 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
797145 [L1] Cache Allocate: addr = 210 data = 7f7e7d7c7b7a79787776757473727170
797145 [L1] Cache hit from L2: addr = 210, data = 70
797145 [TEST] CPU read @0x70f
797155 [L1] Cache miss: addr = 70f
797235 [L2] Cache miss: addr = 70f
798125 [MEM] Mem hit: addr = 210, data = 00
798135 [L2] Cache Allocate: addr = 70f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
798145 [L1] Cache Allocate: addr = 70f data = 0f0e0d0c0b0a09080706050403020100
798145 [L1] Cache hit from L2: addr = 70f, data = 0f
798145 [TEST] CPU read @0x288
798155 [L1] Cache miss: addr = 288
798235 [L2] Cache miss: addr = 288
799125 [MEM] Mem hit: addr = 70f, data = 00
799135 [L2] Cache Allocate: addr = 288 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
799145 [L1] Cache Allocate: addr = 288 data = 0f0e0d0c0b0a09080706050403020100
799145 [L1] Cache hit from L2: addr = 288, data = 08
799145 [TEST] CPU read @0x537
799155 [L1] Cache miss: addr = 537
799235 [L2] Cache miss: addr = 537
800125 [MEM] Mem hit: addr = 288, data = 80
800135 [L2] Cache Allocate: addr = 537 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
800145 [L1] Cache Allocate: addr = 537 data = 9f9e9d9c9b9a99989796959493929190
800145 [L1] Cache hit from L2: addr = 537, data = 97
800145 [TEST] CPU read @0x15c
800155 [L1] Cache miss: addr = 15c
800235 [L2] Cache miss: addr = 15c
801125 [MEM] Mem hit: addr = 537, data = 20
801135 [L2] Cache Allocate: addr = 15c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
801145 [L1] Cache Allocate: addr = 15c data = 3f3e3d3c3b3a39383736353433323130
801145 [L1] Cache hit from L2: addr = 15c, data = 3c
801145 [TEST] CPU read @0x05b
801155 [L1] Cache miss: addr = 05b
801235 [L2] Cache miss: addr = 05b
802125 [MEM] Mem hit: addr = 15c, data = 40
802135 [L2] Cache Allocate: addr = 05b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
802145 [L1] Cache Allocate: addr = 05b data = 5f5e5d5c5b5a59585756555453525150
802145 [L1] Cache hit from L2: addr = 05b, data = 5b
802145 [TEST] CPU read @0x0f8
802155 [L1] Cache miss: addr = 0f8
802235 [L2] Cache miss: addr = 0f8
803125 [MEM] Mem hit: addr = 05b, data = 40
803135 [L2] Cache Allocate: addr = 0f8 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
803145 [L1] Cache Allocate: addr = 0f8 data = 5f5e5d5c5b5a59585756555453525150
803145 [L1] Cache hit from L2: addr = 0f8, data = 58
803145 [TEST] CPU read @0x670
803155 [L1] Cache miss: addr = 670
803235 [L2] Cache miss: addr = 670
804125 [MEM] Mem hit: addr = 0f8, data = e0
804135 [L2] Cache Allocate: addr = 670 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
804145 [L1] Cache Allocate: addr = 670 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
804145 [L1] Cache hit from L2: addr = 670, data = f0
804145 [TEST] CPU read @0x5cf
804155 [L1] Cache miss: addr = 5cf
804235 [L2] Cache hit: addr = 5cf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
804245 [L1] Cache Allocate: addr = 5cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
804245 [L1] Cache hit from L2: addr = 5cf, data = af
804245 [TEST] CPU read @0x1b6
804255 [L1] Cache miss: addr = 1b6
804335 [L2] Cache miss: addr = 1b6
805125 [MEM] Mem hit: addr = 670, data = 60
805135 [L2] Cache Allocate: addr = 1b6 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
805145 [L1] Cache Allocate: addr = 1b6 data = 7f7e7d7c7b7a79787776757473727170
805145 [L1] Cache hit from L2: addr = 1b6, data = 76
805145 [TEST] CPU read @0x6e9
805155 [L1] Cache miss: addr = 6e9
805235 [L2] Cache miss: addr = 6e9
806125 [MEM] Mem hit: addr = 1b6, data = a0
806135 [L2] Cache Allocate: addr = 6e9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
806145 [L1] Cache Allocate: addr = 6e9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
806145 [L1] Cache hit from L2: addr = 6e9, data = a9
806145 [TEST] CPU read @0x297
806155 [L1] Cache miss: addr = 297
806235 [L2] Cache miss: addr = 297
807125 [MEM] Mem hit: addr = 6e9, data = e0
807135 [L2] Cache Allocate: addr = 297 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
807145 [L1] Cache Allocate: addr = 297 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
807145 [L1] Cache hit from L2: addr = 297, data = f7
807145 [TEST] CPU read @0x79c
807155 [L1] Cache miss: addr = 79c
807235 [L2] Cache miss: addr = 79c
808125 [MEM] Mem hit: addr = 297, data = 80
808135 [L2] Cache Allocate: addr = 79c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
808145 [L1] Cache Allocate: addr = 79c data = 9f9e9d9c9b9a99989796959493929190
808145 [L1] Cache hit from L2: addr = 79c, data = 9c
808145 [TEST] CPU read @0x1c2
808155 [L1] Cache miss: addr = 1c2
808235 [L2] Cache miss: addr = 1c2
809125 [MEM] Mem hit: addr = 79c, data = 80
809135 [L2] Cache Allocate: addr = 1c2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
809145 [L1] Cache Allocate: addr = 1c2 data = 8f8e8d8c8b8a89888786858483828180
809145 [L1] Cache hit from L2: addr = 1c2, data = 82
809145 [TEST] CPU read @0x42e
809155 [L1] Cache miss: addr = 42e
809235 [L2] Cache miss: addr = 42e
810125 [MEM] Mem hit: addr = 1c2, data = c0
810135 [L2] Cache Allocate: addr = 42e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
810145 [L1] Cache Allocate: addr = 42e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
810145 [L1] Cache hit from L2: addr = 42e, data = ce
810145 [TEST] CPU read @0x61b
810155 [L1] Cache miss: addr = 61b
810235 [L2] Cache miss: addr = 61b
811125 [MEM] Mem hit: addr = 42e, data = 20
811135 [L2] Cache Allocate: addr = 61b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
811145 [L1] Cache Allocate: addr = 61b data = 3f3e3d3c3b3a39383736353433323130
811145 [L1] Cache hit from L2: addr = 61b, data = 3b
811145 [TEST] CPU read @0x6ca
811155 [L1] Cache miss: addr = 6ca
811235 [L2] Cache hit: addr = 6ca, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
811245 [L1] Cache Allocate: addr = 6ca data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
811245 [L1] Cache hit from L2: addr = 6ca, data = aa
811245 [TEST] CPU read @0x767
811255 [L1] Cache miss: addr = 767
811335 [L2] Cache miss: addr = 767
812125 [MEM] Mem hit: addr = 61b, data = 00
812135 [L2] Cache Allocate: addr = 767 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
812145 [L1] Cache Allocate: addr = 767 data = 0f0e0d0c0b0a09080706050403020100
812145 [L1] Cache hit from L2: addr = 767, data = 07
812145 [TEST] CPU read @0x505
812155 [L1] Cache miss: addr = 505
812235 [L2] Cache miss: addr = 505
813125 [MEM] Mem hit: addr = 767, data = 60
813135 [L2] Cache Allocate: addr = 505 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
813145 [L1] Cache Allocate: addr = 505 data = 6f6e6d6c6b6a69686766656463626160
813145 [L1] Cache hit from L2: addr = 505, data = 65
813145 [TEST] CPU read @0x39f
813155 [L1] Cache miss: addr = 39f
813235 [L2] Cache miss: addr = 39f
814125 [MEM] Mem hit: addr = 505, data = 00
814135 [L2] Cache Allocate: addr = 39f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
814145 [L1] Cache Allocate: addr = 39f data = 1f1e1d1c1b1a19181716151413121110
814145 [L1] Cache hit from L2: addr = 39f, data = 1f
814145 [TEST] CPU read @0x5aa
814155 [L1] Cache miss: addr = 5aa
814235 [L2] Cache hit: addr = 5aa, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
814245 [L1] Cache Allocate: addr = 5aa data = 8f8e8d8c8b8a89888786858483828180
814245 [L1] Cache hit from L2: addr = 5aa, data = 8a
814245 [TEST] CPU read @0x271
814255 [L1] Cache miss: addr = 271
814335 [L2] Cache miss: addr = 271
815125 [MEM] Mem hit: addr = 39f, data = 80
815135 [L2] Cache Allocate: addr = 271 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
815145 [L1] Cache Allocate: addr = 271 data = 9f9e9d9c9b9a99989796959493929190
815145 [L1] Cache hit from L2: addr = 271, data = 91
815145 [TEST] CPU read @0x1c1
815155 [L1] Cache miss: addr = 1c1
815235 [L2] Cache miss: addr = 1c1
816125 [MEM] Mem hit: addr = 271, data = 60
816135 [L2] Cache Allocate: addr = 1c1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
816145 [L1] Cache Allocate: addr = 1c1 data = 6f6e6d6c6b6a69686766656463626160
816145 [L1] Cache hit from L2: addr = 1c1, data = 61
816145 [TEST] CPU read @0x19b
816155 [L1] Cache miss: addr = 19b
816235 [L2] Cache miss: addr = 19b
817125 [MEM] Mem hit: addr = 1c1, data = c0
817135 [L2] Cache Allocate: addr = 19b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
817145 [L1] Cache Allocate: addr = 19b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
817145 [L1] Cache hit from L2: addr = 19b, data = db
817145 [TEST] CPU read @0x674
817155 [L1] Cache miss: addr = 674
817235 [L2] Cache miss: addr = 674
818125 [MEM] Mem hit: addr = 19b, data = 80
818135 [L2] Cache Allocate: addr = 674 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
818145 [L1] Cache Allocate: addr = 674 data = 9f9e9d9c9b9a99989796959493929190
818145 [L1] Cache hit from L2: addr = 674, data = 94
818145 [TEST] CPU read @0x64c
818155 [L1] Cache miss: addr = 64c
818235 [L2] Cache miss: addr = 64c
819125 [MEM] Mem hit: addr = 674, data = 60
819135 [L2] Cache Allocate: addr = 64c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
819145 [L1] Cache Allocate: addr = 64c data = 6f6e6d6c6b6a69686766656463626160
819145 [L1] Cache hit from L2: addr = 64c, data = 6c
819145 [TEST] CPU read @0x6c7
819155 [L1] Cache miss: addr = 6c7
819235 [L2] Cache hit: addr = 6c7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
819245 [L1] Cache Allocate: addr = 6c7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
819245 [L1] Cache hit from L2: addr = 6c7, data = a7
819245 [TEST] CPU read @0x64e
819255 [L1] Cache miss: addr = 64e
819335 [L2] Cache hit: addr = 64e, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
819345 [L1] Cache Allocate: addr = 64e data = 6f6e6d6c6b6a69686766656463626160
819345 [L1] Cache hit from L2: addr = 64e, data = 6e
819345 [TEST] CPU read @0x146
819355 [L1] Cache miss: addr = 146
819435 [L2] Cache miss: addr = 146
820125 [MEM] Mem hit: addr = 64c, data = 40
820135 [L2] Cache Allocate: addr = 146 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
820145 [L1] Cache Allocate: addr = 146 data = 4f4e4d4c4b4a49484746454443424140
820145 [L1] Cache hit from L2: addr = 146, data = 46
820145 [TEST] CPU read @0x0bd
820155 [L1] Cache miss: addr = 0bd
820235 [L2] Cache miss: addr = 0bd
821125 [MEM] Mem hit: addr = 146, data = 40
821135 [L2] Cache Allocate: addr = 0bd data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
821145 [L1] Cache Allocate: addr = 0bd data = 5f5e5d5c5b5a59585756555453525150
821145 [L1] Cache hit from L2: addr = 0bd, data = 5d
821145 [TEST] CPU read @0x2db
821155 [L1] Cache miss: addr = 2db
821235 [L2] Cache miss: addr = 2db
822125 [MEM] Mem hit: addr = 0bd, data = a0
822135 [L2] Cache Allocate: addr = 2db data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
822145 [L1] Cache Allocate: addr = 2db data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
822145 [L1] Cache hit from L2: addr = 2db, data = bb
822145 [TEST] CPU read @0x7ac
822155 [L1] Cache miss: addr = 7ac
822235 [L2] Cache miss: addr = 7ac
823125 [MEM] Mem hit: addr = 2db, data = c0
823135 [L2] Cache Allocate: addr = 7ac data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
823145 [L1] Cache Allocate: addr = 7ac data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
823145 [L1] Cache hit from L2: addr = 7ac, data = cc
823145 [TEST] CPU read @0x733
823155 [L1] Cache miss: addr = 733
823235 [L2] Cache miss: addr = 733
824125 [MEM] Mem hit: addr = 7ac, data = a0
824135 [L2] Cache Allocate: addr = 733 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
824145 [L1] Cache Allocate: addr = 733 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
824145 [L1] Cache hit from L2: addr = 733, data = b3
824145 [TEST] CPU read @0x3e9
824155 [L1] Cache miss: addr = 3e9
824235 [L2] Cache hit: addr = 3e9, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
824245 [L1] Cache Allocate: addr = 3e9 data = 6f6e6d6c6b6a69686766656463626160
824245 [L1] Cache hit from L2: addr = 3e9, data = 69
824245 [TEST] CPU read @0x129
824255 [L1] Cache miss: addr = 129
824335 [L2] Cache miss: addr = 129
825125 [MEM] Mem hit: addr = 733, data = 20
825135 [L2] Cache Allocate: addr = 129 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
825145 [L1] Cache Allocate: addr = 129 data = 2f2e2d2c2b2a29282726252423222120
825145 [L1] Cache hit from L2: addr = 129, data = 29
825145 [TEST] CPU read @0x45b
825155 [L1] Cache miss: addr = 45b
825235 [L2] Cache miss: addr = 45b
826125 [MEM] Mem hit: addr = 129, data = 20
826135 [L2] Cache Allocate: addr = 45b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
826145 [L1] Cache Allocate: addr = 45b data = 3f3e3d3c3b3a39383736353433323130
826145 [L1] Cache hit from L2: addr = 45b, data = 3b
826145 [TEST] CPU read @0x2ad
826155 [L1] Cache miss: addr = 2ad
826235 [L2] Cache miss: addr = 2ad
827125 [MEM] Mem hit: addr = 45b, data = 40
827135 [L2] Cache Allocate: addr = 2ad data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
827145 [L1] Cache Allocate: addr = 2ad data = 4f4e4d4c4b4a49484746454443424140
827145 [L1] Cache hit from L2: addr = 2ad, data = 4d
827145 [TEST] CPU read @0x08a
827155 [L1] Cache miss: addr = 08a
827235 [L2] Cache miss: addr = 08a
828125 [MEM] Mem hit: addr = 2ad, data = a0
828135 [L2] Cache Allocate: addr = 08a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
828145 [L1] Cache Allocate: addr = 08a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
828145 [L1] Cache hit from L2: addr = 08a, data = aa
828145 [TEST] CPU read @0x410
828155 [L1] Cache miss: addr = 410
828235 [L2] Cache miss: addr = 410
829125 [MEM] Mem hit: addr = 08a, data = 80
829135 [L2] Cache Allocate: addr = 410 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
829145 [L1] Cache Allocate: addr = 410 data = 9f9e9d9c9b9a99989796959493929190
829145 [L1] Cache hit from L2: addr = 410, data = 90
829145 [TEST] CPU read @0x652
829155 [L1] Cache miss: addr = 652
829235 [L2] Cache miss: addr = 652
830125 [MEM] Mem hit: addr = 410, data = 00
830135 [L2] Cache Allocate: addr = 652 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
830145 [L1] Cache Allocate: addr = 652 data = 1f1e1d1c1b1a19181716151413121110
830145 [L1] Cache hit from L2: addr = 652, data = 12
830145 [TEST] CPU read @0x4eb
830155 [L1] Cache miss: addr = 4eb
830235 [L2] Cache hit: addr = 4eb, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
830245 [L1] Cache Allocate: addr = 4eb data = 8f8e8d8c8b8a89888786858483828180
830245 [L1] Cache hit from L2: addr = 4eb, data = 8b
830245 [TEST] CPU read @0x0a1
830255 [L1] Cache miss: addr = 0a1
830335 [L2] Cache miss: addr = 0a1
831125 [MEM] Mem hit: addr = 652, data = 40
831135 [L2] Cache Allocate: addr = 0a1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
831145 [L1] Cache Allocate: addr = 0a1 data = 4f4e4d4c4b4a49484746454443424140
831145 [L1] Cache hit from L2: addr = 0a1, data = 41
831145 [TEST] CPU read @0x31e
831155 [L1] Cache miss: addr = 31e
831235 [L2] Cache miss: addr = 31e
832125 [MEM] Mem hit: addr = 0a1, data = a0
832135 [L2] Cache Allocate: addr = 31e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
832145 [L1] Cache Allocate: addr = 31e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
832145 [L1] Cache hit from L2: addr = 31e, data = be
832145 [TEST] CPU read @0x736
832155 [L1] Cache miss: addr = 736
832235 [L2] Cache miss: addr = 736
833125 [MEM] Mem hit: addr = 31e, data = 00
833135 [L2] Cache Allocate: addr = 736 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
833145 [L1] Cache Allocate: addr = 736 data = 1f1e1d1c1b1a19181716151413121110
833145 [L1] Cache hit from L2: addr = 736, data = 16
833145 [TEST] CPU read @0x598
833155 [L1] Cache miss: addr = 598
833235 [L2] Cache miss: addr = 598
834125 [MEM] Mem hit: addr = 736, data = 20
834135 [L2] Cache Allocate: addr = 598 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
834145 [L1] Cache Allocate: addr = 598 data = 3f3e3d3c3b3a39383736353433323130
834145 [L1] Cache hit from L2: addr = 598, data = 38
834145 [TEST] CPU read @0x484
834155 [L1] Cache hit: addr = 484, data = 24
834165 [TEST] CPU read @0x635
834175 [L1] Cache miss: addr = 635
834235 [L2] Cache miss: addr = 635
835125 [MEM] Mem hit: addr = 598, data = 80
835135 [L2] Cache Allocate: addr = 635 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
835145 [L1] Cache Allocate: addr = 635 data = 9f9e9d9c9b9a99989796959493929190
835145 [L1] Cache hit from L2: addr = 635, data = 95
835145 [TEST] CPU read @0x20d
835155 [L1] Cache miss: addr = 20d
835235 [L2] Cache miss: addr = 20d
836125 [MEM] Mem hit: addr = 635, data = 20
836135 [L2] Cache Allocate: addr = 20d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
836145 [L1] Cache Allocate: addr = 20d data = 2f2e2d2c2b2a29282726252423222120
836145 [L1] Cache hit from L2: addr = 20d, data = 2d
836145 [TEST] CPU read @0x372
836155 [L1] Cache hit: addr = 372, data = c2
836165 [TEST] CPU read @0x19a
836175 [L1] Cache miss: addr = 19a
836235 [L2] Cache miss: addr = 19a
837125 [MEM] Mem hit: addr = 20d, data = 00
837135 [L2] Cache Allocate: addr = 19a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
837145 [L1] Cache Allocate: addr = 19a data = 1f1e1d1c1b1a19181716151413121110
837145 [L1] Cache hit from L2: addr = 19a, data = 1a
837145 [TEST] CPU read @0x359
837155 [L1] Cache miss: addr = 359
837235 [L2] Cache miss: addr = 359
838125 [MEM] Mem hit: addr = 19a, data = 80
838135 [L2] Cache Allocate: addr = 359 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
838145 [L1] Cache Allocate: addr = 359 data = 9f9e9d9c9b9a99989796959493929190
838145 [L1] Cache hit from L2: addr = 359, data = 99
838145 [TEST] CPU read @0x560
838155 [L1] Cache miss: addr = 560
838235 [L2] Cache miss: addr = 560
839125 [MEM] Mem hit: addr = 359, data = 40
839135 [L2] Cache Allocate: addr = 560 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
839145 [L1] Cache Allocate: addr = 560 data = 4f4e4d4c4b4a49484746454443424140
839145 [L1] Cache hit from L2: addr = 560, data = 40
839145 [TEST] CPU read @0x61d
839155 [L1] Cache miss: addr = 61d
839235 [L2] Cache miss: addr = 61d
840125 [MEM] Mem hit: addr = 560, data = 60
840135 [L2] Cache Allocate: addr = 61d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
840145 [L1] Cache Allocate: addr = 61d data = 7f7e7d7c7b7a79787776757473727170
840145 [L1] Cache hit from L2: addr = 61d, data = 7d
840145 [TEST] CPU read @0x3aa
840155 [L1] Cache miss: addr = 3aa
840235 [L2] Cache miss: addr = 3aa
841125 [MEM] Mem hit: addr = 61d, data = 00
841135 [L2] Cache Allocate: addr = 3aa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
841145 [L1] Cache Allocate: addr = 3aa data = 0f0e0d0c0b0a09080706050403020100
841145 [L1] Cache hit from L2: addr = 3aa, data = 0a
841145 [TEST] CPU read @0x413
841155 [L1] Cache miss: addr = 413
841235 [L2] Cache miss: addr = 413
842125 [MEM] Mem hit: addr = 3aa, data = a0
842135 [L2] Cache Allocate: addr = 413 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
842145 [L1] Cache Allocate: addr = 413 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
842145 [L1] Cache hit from L2: addr = 413, data = b3
842145 [TEST] CPU read @0x05e
842155 [L1] Cache miss: addr = 05e
842235 [L2] Cache miss: addr = 05e
843125 [MEM] Mem hit: addr = 413, data = 00
843135 [L2] Cache Allocate: addr = 05e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
843145 [L1] Cache Allocate: addr = 05e data = 1f1e1d1c1b1a19181716151413121110
843145 [L1] Cache hit from L2: addr = 05e, data = 1e
843145 [TEST] CPU read @0x6dd
843155 [L1] Cache hit: addr = 6dd, data = bd
843165 [TEST] CPU read @0x4fd
843175 [L1] Cache miss: addr = 4fd
843235 [L2] Cache hit: addr = 4fd, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
843245 [L1] Cache Allocate: addr = 4fd data = 8f8e8d8c8b8a89888786858483828180
843245 [L1] Cache hit from L2: addr = 4fd, data = 8d
843245 [TEST] CPU read @0x2f0
843255 [L1] Cache miss: addr = 2f0
843335 [L2] Cache hit: addr = 2f0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
843345 [L1] Cache Allocate: addr = 2f0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
843345 [L1] Cache hit from L2: addr = 2f0, data = c0
843345 [TEST] CPU read @0x525
843355 [L1] Cache miss: addr = 525
843435 [L2] Cache miss: addr = 525
844125 [MEM] Mem hit: addr = 05e, data = 40
844135 [L2] Cache Allocate: addr = 525 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
844145 [L1] Cache Allocate: addr = 525 data = 4f4e4d4c4b4a49484746454443424140
844145 [L1] Cache hit from L2: addr = 525, data = 45
844145 [TEST] CPU read @0x76d
844155 [L1] Cache miss: addr = 76d
844235 [L2] Cache miss: addr = 76d
845125 [MEM] Mem hit: addr = 525, data = 20
845135 [L2] Cache Allocate: addr = 76d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
845145 [L1] Cache Allocate: addr = 76d data = 2f2e2d2c2b2a29282726252423222120
845145 [L1] Cache hit from L2: addr = 76d, data = 2d
845145 [TEST] CPU read @0x547
845155 [L1] Cache miss: addr = 547
845235 [L2] Cache hit: addr = 547, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
845245 [L1] Cache Allocate: addr = 547 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
845245 [L1] Cache hit from L2: addr = 547, data = c7
845245 [TEST] CPU read @0x501
845255 [L1] Cache miss: addr = 501
845335 [L2] Cache miss: addr = 501
846125 [MEM] Mem hit: addr = 76d, data = 60
846135 [L2] Cache Allocate: addr = 501 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
846145 [L1] Cache Allocate: addr = 501 data = 6f6e6d6c6b6a69686766656463626160
846145 [L1] Cache hit from L2: addr = 501, data = 61
846145 [TEST] CPU read @0x3b4
846155 [L1] Cache miss: addr = 3b4
846235 [L2] Cache miss: addr = 3b4
847125 [MEM] Mem hit: addr = 501, data = 00
847135 [L2] Cache Allocate: addr = 3b4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
847145 [L1] Cache Allocate: addr = 3b4 data = 1f1e1d1c1b1a19181716151413121110
847145 [L1] Cache hit from L2: addr = 3b4, data = 14
847145 [TEST] CPU read @0x3af
847155 [L1] Cache miss: addr = 3af
847235 [L2] Cache hit: addr = 3af, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
847245 [L1] Cache Allocate: addr = 3af data = 0f0e0d0c0b0a09080706050403020100
847245 [L1] Cache hit from L2: addr = 3af, data = 0f
847245 [TEST] CPU read @0x49b
847255 [L1] Cache miss: addr = 49b
847335 [L2] Cache hit: addr = 49b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
847345 [L1] Cache Allocate: addr = 49b data = 2f2e2d2c2b2a29282726252423222120
847345 [L1] Cache hit from L2: addr = 49b, data = 2b
847345 [TEST] CPU read @0x0e8
847355 [L1] Cache miss: addr = 0e8
847435 [L2] Cache miss: addr = 0e8
848125 [MEM] Mem hit: addr = 3b4, data = a0
848135 [L2] Cache Allocate: addr = 0e8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
848145 [L1] Cache Allocate: addr = 0e8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
848145 [L1] Cache hit from L2: addr = 0e8, data = a8
848145 [TEST] CPU read @0x6b9
848155 [L1] Cache miss: addr = 6b9
848235 [L2] Cache miss: addr = 6b9
849125 [MEM] Mem hit: addr = 0e8, data = e0
849135 [L2] Cache Allocate: addr = 6b9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
849145 [L1] Cache Allocate: addr = 6b9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
849145 [L1] Cache hit from L2: addr = 6b9, data = f9
849145 [TEST] CPU read @0x46f
849155 [L1] Cache miss: addr = 46f
849235 [L2] Cache miss: addr = 46f
850125 [MEM] Mem hit: addr = 6b9, data = a0
850135 [L2] Cache Allocate: addr = 46f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
850145 [L1] Cache Allocate: addr = 46f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
850145 [L1] Cache hit from L2: addr = 46f, data = af
850145 [TEST] CPU read @0x144
850155 [L1] Cache miss: addr = 144
850235 [L2] Cache miss: addr = 144
851125 [MEM] Mem hit: addr = 46f, data = 60
851135 [L2] Cache Allocate: addr = 144 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
851145 [L1] Cache Allocate: addr = 144 data = 6f6e6d6c6b6a69686766656463626160
851145 [L1] Cache hit from L2: addr = 144, data = 64
851145 [TEST] CPU read @0x25a
851155 [L1] Cache miss: addr = 25a
851235 [L2] Cache hit: addr = 25a, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
851245 [L1] Cache Allocate: addr = 25a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
851245 [L1] Cache hit from L2: addr = 25a, data = ea
851245 [TEST] CPU read @0x6b7
851255 [L1] Cache miss: addr = 6b7
851335 [L2] Cache miss: addr = 6b7
852125 [MEM] Mem hit: addr = 144, data = 40
852135 [L2] Cache Allocate: addr = 6b7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
852145 [L1] Cache Allocate: addr = 6b7 data = 5f5e5d5c5b5a59585756555453525150
852145 [L1] Cache hit from L2: addr = 6b7, data = 57
852145 [TEST] CPU read @0x4e6
852155 [L1] Cache miss: addr = 4e6
852235 [L2] Cache hit: addr = 4e6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
852245 [L1] Cache Allocate: addr = 4e6 data = 8f8e8d8c8b8a89888786858483828180
852245 [L1] Cache hit from L2: addr = 4e6, data = 86
852245 [TEST] CPU read @0x6ef
852255 [L1] Cache miss: addr = 6ef
852335 [L2] Cache miss: addr = 6ef
853125 [MEM] Mem hit: addr = 6b7, data = a0
853135 [L2] Cache Allocate: addr = 6ef data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
853145 [L1] Cache Allocate: addr = 6ef data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
853145 [L1] Cache hit from L2: addr = 6ef, data = af
853145 [TEST] CPU read @0x499
853155 [L1] Cache miss: addr = 499
853235 [L2] Cache hit: addr = 499, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
853245 [L1] Cache Allocate: addr = 499 data = 2f2e2d2c2b2a29282726252423222120
853245 [L1] Cache hit from L2: addr = 499, data = 29
853245 [TEST] CPU read @0x5b3
853255 [L1] Cache hit: addr = 5b3, data = 93
853265 [TEST] CPU read @0x245
853275 [L1] Cache hit: addr = 245, data = e5
853285 [TEST] CPU read @0x0d9
853295 [L1] Cache miss: addr = 0d9
853335 [L2] Cache miss: addr = 0d9
854125 [MEM] Mem hit: addr = 6ef, data = e0
854135 [L2] Cache Allocate: addr = 0d9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
854145 [L1] Cache Allocate: addr = 0d9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
854145 [L1] Cache hit from L2: addr = 0d9, data = f9
854145 [TEST] CPU read @0x7d5
854155 [L1] Cache miss: addr = 7d5
854235 [L2] Cache hit: addr = 7d5, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
854245 [L1] Cache Allocate: addr = 7d5 data = 4f4e4d4c4b4a49484746454443424140
854245 [L1] Cache hit from L2: addr = 7d5, data = 45
854245 [TEST] CPU read @0x6f3
854255 [L1] Cache miss: addr = 6f3
854335 [L2] Cache hit: addr = 6f3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
854345 [L1] Cache Allocate: addr = 6f3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
854345 [L1] Cache hit from L2: addr = 6f3, data = a3
854345 [TEST] CPU read @0x7ef
854355 [L1] Cache miss: addr = 7ef
854435 [L2] Cache miss: addr = 7ef
855125 [MEM] Mem hit: addr = 0d9, data = c0
855135 [L2] Cache Allocate: addr = 7ef data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
855145 [L1] Cache Allocate: addr = 7ef data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
855145 [L1] Cache hit from L2: addr = 7ef, data = cf
855145 [TEST] CPU read @0x283
855155 [L1] Cache miss: addr = 283
855235 [L2] Cache miss: addr = 283
856125 [MEM] Mem hit: addr = 7ef, data = e0
856135 [L2] Cache Allocate: addr = 283 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
856145 [L1] Cache Allocate: addr = 283 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
856145 [L1] Cache hit from L2: addr = 283, data = e3
856145 [TEST] CPU read @0x0f5
856155 [L1] Cache miss: addr = 0f5
856235 [L2] Cache miss: addr = 0f5
857125 [MEM] Mem hit: addr = 283, data = 80
857135 [L2] Cache Allocate: addr = 0f5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
857145 [L1] Cache Allocate: addr = 0f5 data = 9f9e9d9c9b9a99989796959493929190
857145 [L1] Cache hit from L2: addr = 0f5, data = 95
857145 [TEST] CPU read @0x5e8
857155 [L1] Cache miss: addr = 5e8
857235 [L2] Cache miss: addr = 5e8
858125 [MEM] Mem hit: addr = 0f5, data = e0
858135 [L2] Cache Allocate: addr = 5e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
858145 [L1] Cache Allocate: addr = 5e8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
858145 [L1] Cache hit from L2: addr = 5e8, data = e8
858145 [TEST] CPU read @0x0aa
858155 [L1] Cache miss: addr = 0aa
858235 [L2] Cache miss: addr = 0aa
859125 [MEM] Mem hit: addr = 5e8, data = e0
859135 [L2] Cache Allocate: addr = 0aa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
859145 [L1] Cache Allocate: addr = 0aa data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
859145 [L1] Cache hit from L2: addr = 0aa, data = ea
859145 [TEST] CPU read @0x3a0
859155 [L1] Cache miss: addr = 3a0
859235 [L2] Cache miss: addr = 3a0
860125 [MEM] Mem hit: addr = 0aa, data = a0
860135 [L2] Cache Allocate: addr = 3a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
860145 [L1] Cache Allocate: addr = 3a0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
860145 [L1] Cache hit from L2: addr = 3a0, data = a0
860145 [TEST] CPU read @0x2ba
860155 [L1] Cache miss: addr = 2ba
860235 [L2] Cache miss: addr = 2ba
861125 [MEM] Mem hit: addr = 3a0, data = a0
861135 [L2] Cache Allocate: addr = 2ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
861145 [L1] Cache Allocate: addr = 2ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
861145 [L1] Cache hit from L2: addr = 2ba, data = ba
861145 [TEST] CPU read @0x0e2
861155 [L1] Cache miss: addr = 0e2
861235 [L2] Cache miss: addr = 0e2
862125 [MEM] Mem hit: addr = 2ba, data = a0
862135 [L2] Cache Allocate: addr = 0e2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
862145 [L1] Cache Allocate: addr = 0e2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
862145 [L1] Cache hit from L2: addr = 0e2, data = a2
862145 [TEST] CPU read @0x670
862155 [L1] Cache miss: addr = 670
862235 [L2] Cache miss: addr = 670
863125 [MEM] Mem hit: addr = 0e2, data = e0
863135 [L2] Cache Allocate: addr = 670 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
863145 [L1] Cache Allocate: addr = 670 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
863145 [L1] Cache hit from L2: addr = 670, data = f0
863145 [TEST] CPU read @0x3b1
863155 [L1] Cache miss: addr = 3b1
863235 [L2] Cache miss: addr = 3b1
864125 [MEM] Mem hit: addr = 670, data = 60
864135 [L2] Cache Allocate: addr = 3b1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
864145 [L1] Cache Allocate: addr = 3b1 data = 7f7e7d7c7b7a79787776757473727170
864145 [L1] Cache hit from L2: addr = 3b1, data = 71
864145 [TEST] CPU read @0x4b1
864155 [L1] Cache miss: addr = 4b1
864235 [L2] Cache miss: addr = 4b1
865125 [MEM] Mem hit: addr = 3b1, data = a0
865135 [L2] Cache Allocate: addr = 4b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
865145 [L1] Cache Allocate: addr = 4b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
865145 [L1] Cache hit from L2: addr = 4b1, data = b1
865145 [TEST] CPU read @0x1a2
865155 [L1] Cache miss: addr = 1a2
865235 [L2] Cache miss: addr = 1a2
866125 [MEM] Mem hit: addr = 4b1, data = a0
866135 [L2] Cache Allocate: addr = 1a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
866145 [L1] Cache Allocate: addr = 1a2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
866145 [L1] Cache hit from L2: addr = 1a2, data = a2
866145 [TEST] CPU read @0x42b
866155 [L1] Cache miss: addr = 42b
866235 [L2] Cache miss: addr = 42b
867125 [MEM] Mem hit: addr = 1a2, data = a0
867135 [L2] Cache Allocate: addr = 42b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
867145 [L1] Cache Allocate: addr = 42b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
867145 [L1] Cache hit from L2: addr = 42b, data = ab
867145 [TEST] CPU read @0x10c
867155 [L1] Cache miss: addr = 10c
867235 [L2] Cache miss: addr = 10c
868125 [MEM] Mem hit: addr = 42b, data = 20
868135 [L2] Cache Allocate: addr = 10c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
868145 [L1] Cache Allocate: addr = 10c data = 2f2e2d2c2b2a29282726252423222120
868145 [L1] Cache hit from L2: addr = 10c, data = 2c
868145 [TEST] CPU read @0x5fa
868155 [L1] Cache miss: addr = 5fa
868235 [L2] Cache miss: addr = 5fa
869125 [MEM] Mem hit: addr = 10c, data = 00
869135 [L2] Cache Allocate: addr = 5fa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
869145 [L1] Cache Allocate: addr = 5fa data = 1f1e1d1c1b1a19181716151413121110
869145 [L1] Cache hit from L2: addr = 5fa, data = 1a
869145 [TEST] CPU read @0x55a
869155 [L1] Cache hit: addr = 55a, data = da
869165 [TEST] CPU read @0x5fa
869175 [L1] Cache hit: addr = 5fa, data = 1a
869185 [TEST] CPU read @0x6c5
869195 [L1] Cache miss: addr = 6c5
869235 [L2] Cache hit: addr = 6c5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
869245 [L1] Cache Allocate: addr = 6c5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
869245 [L1] Cache hit from L2: addr = 6c5, data = a5
869245 [TEST] CPU read @0x74a
869255 [L1] Cache miss: addr = 74a
869335 [L2] Cache miss: addr = 74a
870125 [MEM] Mem hit: addr = 5fa, data = e0
870135 [L2] Cache Allocate: addr = 74a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
870145 [L1] Cache Allocate: addr = 74a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
870145 [L1] Cache hit from L2: addr = 74a, data = ea
870145 [TEST] CPU read @0x142
870155 [L1] Cache miss: addr = 142
870235 [L2] Cache miss: addr = 142
871125 [MEM] Mem hit: addr = 74a, data = 40
871135 [L2] Cache Allocate: addr = 142 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
871145 [L1] Cache Allocate: addr = 142 data = 4f4e4d4c4b4a49484746454443424140
871145 [L1] Cache hit from L2: addr = 142, data = 42
871145 [TEST] CPU read @0x64f
871155 [L1] Cache miss: addr = 64f
871235 [L2] Cache miss: addr = 64f
872125 [MEM] Mem hit: addr = 142, data = 40
872135 [L2] Cache Allocate: addr = 64f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
872145 [L1] Cache Allocate: addr = 64f data = 4f4e4d4c4b4a49484746454443424140
872145 [L1] Cache hit from L2: addr = 64f, data = 4f
872145 [TEST] CPU read @0x036
872155 [L1] Cache miss: addr = 036
872235 [L2] Cache miss: addr = 036
873125 [MEM] Mem hit: addr = 64f, data = 40
873135 [L2] Cache Allocate: addr = 036 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
873145 [L1] Cache Allocate: addr = 036 data = 5f5e5d5c5b5a59585756555453525150
873145 [L1] Cache hit from L2: addr = 036, data = 56
873145 [TEST] CPU read @0x729
873155 [L1] Cache miss: addr = 729
873235 [L2] Cache miss: addr = 729
874125 [MEM] Mem hit: addr = 036, data = 20
874135 [L2] Cache Allocate: addr = 729 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
874145 [L1] Cache Allocate: addr = 729 data = 2f2e2d2c2b2a29282726252423222120
874145 [L1] Cache hit from L2: addr = 729, data = 29
874145 [TEST] CPU read @0x653
874155 [L1] Cache miss: addr = 653
874235 [L2] Cache hit: addr = 653, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
874245 [L1] Cache Allocate: addr = 653 data = 4f4e4d4c4b4a49484746454443424140
874245 [L1] Cache hit from L2: addr = 653, data = 43
874245 [TEST] CPU read @0x595
874255 [L1] Cache miss: addr = 595
874335 [L2] Cache miss: addr = 595
875125 [MEM] Mem hit: addr = 729, data = 20
875135 [L2] Cache Allocate: addr = 595 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
875145 [L1] Cache Allocate: addr = 595 data = 3f3e3d3c3b3a39383736353433323130
875145 [L1] Cache hit from L2: addr = 595, data = 35
875145 [TEST] CPU read @0x485
875155 [L1] Cache hit: addr = 485, data = 25
875165 [TEST] CPU read @0x0ec
875175 [L1] Cache miss: addr = 0ec
875235 [L2] Cache miss: addr = 0ec
876125 [MEM] Mem hit: addr = 595, data = 80
876135 [L2] Cache Allocate: addr = 0ec data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
876145 [L1] Cache Allocate: addr = 0ec data = 8f8e8d8c8b8a89888786858483828180
876145 [L1] Cache hit from L2: addr = 0ec, data = 8c
876145 [TEST] CPU read @0x236
876155 [L1] Cache miss: addr = 236
876235 [L2] Cache hit: addr = 236, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
876245 [L1] Cache Allocate: addr = 236 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
876245 [L1] Cache hit from L2: addr = 236, data = e6
876245 [TEST] CPU read @0x18f
876255 [L1] Cache miss: addr = 18f
876335 [L2] Cache miss: addr = 18f
877125 [MEM] Mem hit: addr = 0ec, data = e0
877135 [L2] Cache Allocate: addr = 18f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
877145 [L1] Cache Allocate: addr = 18f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
877145 [L1] Cache hit from L2: addr = 18f, data = ef
877145 [TEST] CPU read @0x414
877155 [L1] Cache miss: addr = 414
877235 [L2] Cache miss: addr = 414
878125 [MEM] Mem hit: addr = 18f, data = 80
878135 [L2] Cache Allocate: addr = 414 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
878145 [L1] Cache Allocate: addr = 414 data = 9f9e9d9c9b9a99989796959493929190
878145 [L1] Cache hit from L2: addr = 414, data = 94
878145 [TEST] CPU read @0x64f
878155 [L1] Cache miss: addr = 64f
878235 [L2] Cache miss: addr = 64f
879125 [MEM] Mem hit: addr = 414, data = 00
879135 [L2] Cache Allocate: addr = 64f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
879145 [L1] Cache Allocate: addr = 64f data = 0f0e0d0c0b0a09080706050403020100
879145 [L1] Cache hit from L2: addr = 64f, data = 0f
879145 [TEST] CPU read @0x116
879155 [L1] Cache miss: addr = 116
879235 [L2] Cache miss: addr = 116
880125 [MEM] Mem hit: addr = 64f, data = 40
880135 [L2] Cache Allocate: addr = 116 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
880145 [L1] Cache Allocate: addr = 116 data = 5f5e5d5c5b5a59585756555453525150
880145 [L1] Cache hit from L2: addr = 116, data = 56
880145 [TEST] CPU read @0x133
880155 [L1] Cache miss: addr = 133
880235 [L2] Cache miss: addr = 133
881125 [MEM] Mem hit: addr = 116, data = 00
881135 [L2] Cache Allocate: addr = 133 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
881145 [L1] Cache Allocate: addr = 133 data = 1f1e1d1c1b1a19181716151413121110
881145 [L1] Cache hit from L2: addr = 133, data = 13
881145 [TEST] CPU read @0x70e
881155 [L1] Cache miss: addr = 70e
881235 [L2] Cache miss: addr = 70e
882125 [MEM] Mem hit: addr = 133, data = 20
882135 [L2] Cache Allocate: addr = 70e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
882145 [L1] Cache Allocate: addr = 70e data = 2f2e2d2c2b2a29282726252423222120
882145 [L1] Cache hit from L2: addr = 70e, data = 2e
882145 [TEST] CPU read @0x13a
882155 [L1] Cache hit: addr = 13a, data = 1a
882165 [TEST] CPU read @0x755
882175 [L1] Cache miss: addr = 755
882235 [L2] Cache miss: addr = 755
883125 [MEM] Mem hit: addr = 70e, data = 00
883135 [L2] Cache Allocate: addr = 755 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
883145 [L1] Cache Allocate: addr = 755 data = 1f1e1d1c1b1a19181716151413121110
883145 [L1] Cache hit from L2: addr = 755, data = 15
883145 [TEST] CPU read @0x337
883155 [L1] Cache miss: addr = 337
883235 [L2] Cache miss: addr = 337
884125 [MEM] Mem hit: addr = 755, data = 40
884135 [L2] Cache Allocate: addr = 337 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
884145 [L1] Cache Allocate: addr = 337 data = 5f5e5d5c5b5a59585756555453525150
884145 [L1] Cache hit from L2: addr = 337, data = 57
884145 [TEST] CPU read @0x20d
884155 [L1] Cache miss: addr = 20d
884235 [L2] Cache miss: addr = 20d
885125 [MEM] Mem hit: addr = 337, data = 20
885135 [L2] Cache Allocate: addr = 20d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
885145 [L1] Cache Allocate: addr = 20d data = 2f2e2d2c2b2a29282726252423222120
885145 [L1] Cache hit from L2: addr = 20d, data = 2d
885145 [TEST] CPU read @0x6a3
885155 [L1] Cache miss: addr = 6a3
885235 [L2] Cache miss: addr = 6a3
886125 [MEM] Mem hit: addr = 20d, data = 00
886135 [L2] Cache Allocate: addr = 6a3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
886145 [L1] Cache Allocate: addr = 6a3 data = 0f0e0d0c0b0a09080706050403020100
886145 [L1] Cache hit from L2: addr = 6a3, data = 03
886145 [TEST] CPU read @0x7c8
886155 [L1] Cache miss: addr = 7c8
886235 [L2] Cache hit: addr = 7c8, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
886245 [L1] Cache Allocate: addr = 7c8 data = 4f4e4d4c4b4a49484746454443424140
886245 [L1] Cache hit from L2: addr = 7c8, data = 48
886245 [TEST] CPU read @0x6fd
886255 [L1] Cache miss: addr = 6fd
886335 [L2] Cache miss: addr = 6fd
887125 [MEM] Mem hit: addr = 6a3, data = a0
887135 [L2] Cache Allocate: addr = 6fd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
887145 [L1] Cache Allocate: addr = 6fd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
887145 [L1] Cache hit from L2: addr = 6fd, data = bd
887145 [TEST] CPU read @0x31a
887155 [L1] Cache miss: addr = 31a
887235 [L2] Cache miss: addr = 31a
888125 [MEM] Mem hit: addr = 6fd, data = e0
888135 [L2] Cache Allocate: addr = 31a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
888145 [L1] Cache Allocate: addr = 31a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
888145 [L1] Cache hit from L2: addr = 31a, data = fa
888145 [TEST] CPU read @0x0f7
888155 [L1] Cache miss: addr = 0f7
888235 [L2] Cache miss: addr = 0f7
889125 [MEM] Mem hit: addr = 31a, data = 00
889135 [L2] Cache Allocate: addr = 0f7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
889145 [L1] Cache Allocate: addr = 0f7 data = 1f1e1d1c1b1a19181716151413121110
889145 [L1] Cache hit from L2: addr = 0f7, data = 17
889145 [TEST] CPU read @0x699
889155 [L1] Cache hit: addr = 699, data = b9
889165 [TEST] CPU read @0x328
889175 [L1] Cache miss: addr = 328
889235 [L2] Cache miss: addr = 328
890125 [MEM] Mem hit: addr = 0f7, data = e0
890135 [L2] Cache Allocate: addr = 328 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
890145 [L1] Cache Allocate: addr = 328 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
890145 [L1] Cache hit from L2: addr = 328, data = e8
890145 [TEST] CPU read @0x4e8
890155 [L1] Cache miss: addr = 4e8
890235 [L2] Cache hit: addr = 4e8, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
890245 [L1] Cache Allocate: addr = 4e8 data = 8f8e8d8c8b8a89888786858483828180
890245 [L1] Cache hit from L2: addr = 4e8, data = 88
890245 [TEST] CPU read @0x622
890255 [L1] Cache miss: addr = 622
890335 [L2] Cache miss: addr = 622
891125 [MEM] Mem hit: addr = 328, data = 20
891135 [L2] Cache Allocate: addr = 622 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
891145 [L1] Cache Allocate: addr = 622 data = 2f2e2d2c2b2a29282726252423222120
891145 [L1] Cache hit from L2: addr = 622, data = 22
891145 [TEST] CPU read @0x053
891155 [L1] Cache miss: addr = 053
891235 [L2] Cache miss: addr = 053
892125 [MEM] Mem hit: addr = 622, data = 20
892135 [L2] Cache Allocate: addr = 053 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
892145 [L1] Cache Allocate: addr = 053 data = 3f3e3d3c3b3a39383736353433323130
892145 [L1] Cache hit from L2: addr = 053, data = 33
892145 [TEST] CPU read @0x081
892155 [L1] Cache miss: addr = 081
892235 [L2] Cache miss: addr = 081
893125 [MEM] Mem hit: addr = 053, data = 40
893135 [L2] Cache Allocate: addr = 081 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
893145 [L1] Cache Allocate: addr = 081 data = 4f4e4d4c4b4a49484746454443424140
893145 [L1] Cache hit from L2: addr = 081, data = 41
893145 [TEST] CPU read @0x1a3
893155 [L1] Cache miss: addr = 1a3
893235 [L2] Cache miss: addr = 1a3
894125 [MEM] Mem hit: addr = 081, data = 80
894135 [L2] Cache Allocate: addr = 1a3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
894145 [L1] Cache Allocate: addr = 1a3 data = 8f8e8d8c8b8a89888786858483828180
894145 [L1] Cache hit from L2: addr = 1a3, data = 83
894145 [TEST] CPU read @0x688
894155 [L1] Cache miss: addr = 688
894235 [L2] Cache miss: addr = 688
895125 [MEM] Mem hit: addr = 1a3, data = a0
895135 [L2] Cache Allocate: addr = 688 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
895145 [L1] Cache Allocate: addr = 688 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
895145 [L1] Cache hit from L2: addr = 688, data = a8
895145 [TEST] CPU read @0x040
895155 [L1] Cache miss: addr = 040
895235 [L2] Cache miss: addr = 040
896125 [MEM] Mem hit: addr = 688, data = 80
896135 [L2] Cache Allocate: addr = 040 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
896145 [L1] Cache Allocate: addr = 040 data = 8f8e8d8c8b8a89888786858483828180
896145 [L1] Cache hit from L2: addr = 040, data = 80
896145 [TEST] CPU read @0x172
896155 [L1] Cache miss: addr = 172
896235 [L2] Cache hit: addr = 172, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
896245 [L1] Cache Allocate: addr = 172 data = 4f4e4d4c4b4a49484746454443424140
896245 [L1] Cache hit from L2: addr = 172, data = 42
896245 [TEST] CPU read @0x222
896255 [L1] Cache hit: addr = 222, data = e2
896265 [TEST] CPU read @0x406
896275 [L1] Cache miss: addr = 406
896335 [L2] Cache miss: addr = 406
897125 [MEM] Mem hit: addr = 040, data = 40
897135 [L2] Cache Allocate: addr = 406 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
897145 [L1] Cache Allocate: addr = 406 data = 4f4e4d4c4b4a49484746454443424140
897145 [L1] Cache hit from L2: addr = 406, data = 46
897145 [TEST] CPU read @0x4b1
897155 [L1] Cache miss: addr = 4b1
897235 [L2] Cache miss: addr = 4b1
898125 [MEM] Mem hit: addr = 406, data = 00
898135 [L2] Cache Allocate: addr = 4b1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
898145 [L1] Cache Allocate: addr = 4b1 data = 1f1e1d1c1b1a19181716151413121110
898145 [L1] Cache hit from L2: addr = 4b1, data = 11
898145 [TEST] CPU read @0x5c2
898155 [L1] Cache miss: addr = 5c2
898235 [L2] Cache hit: addr = 5c2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
898245 [L1] Cache Allocate: addr = 5c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
898245 [L1] Cache hit from L2: addr = 5c2, data = a2
898245 [TEST] CPU read @0x3e4
898255 [L1] Cache miss: addr = 3e4
898335 [L2] Cache hit: addr = 3e4, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
898345 [L1] Cache Allocate: addr = 3e4 data = 6f6e6d6c6b6a69686766656463626160
898345 [L1] Cache hit from L2: addr = 3e4, data = 64
898345 [TEST] CPU read @0x35f
898355 [L1] Cache miss: addr = 35f
898435 [L2] Cache miss: addr = 35f
899125 [MEM] Mem hit: addr = 4b1, data = a0
899135 [L2] Cache Allocate: addr = 35f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
899145 [L1] Cache Allocate: addr = 35f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
899145 [L1] Cache hit from L2: addr = 35f, data = bf
899145 [TEST] CPU read @0x73c
899155 [L1] Cache miss: addr = 73c
899235 [L2] Cache miss: addr = 73c
900125 [MEM] Mem hit: addr = 35f, data = 40
900135 [L2] Cache Allocate: addr = 73c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
900145 [L1] Cache Allocate: addr = 73c data = 5f5e5d5c5b5a59585756555453525150
900145 [L1] Cache hit from L2: addr = 73c, data = 5c
900145 [TEST] CPU read @0x7d7
900155 [L1] Cache miss: addr = 7d7
900235 [L2] Cache hit: addr = 7d7, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
900245 [L1] Cache Allocate: addr = 7d7 data = 4f4e4d4c4b4a49484746454443424140
900245 [L1] Cache hit from L2: addr = 7d7, data = 47
900245 [TEST] CPU read @0x19f
900255 [L1] Cache miss: addr = 19f
900335 [L2] Cache miss: addr = 19f
901125 [MEM] Mem hit: addr = 73c, data = 20
901135 [L2] Cache Allocate: addr = 19f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
901145 [L1] Cache Allocate: addr = 19f data = 3f3e3d3c3b3a39383736353433323130
901145 [L1] Cache hit from L2: addr = 19f, data = 3f
901145 [TEST] CPU read @0x01a
901155 [L1] Cache miss: addr = 01a
901235 [L2] Cache miss: addr = 01a
902125 [MEM] Mem hit: addr = 19f, data = 80
902135 [L2] Cache Allocate: addr = 01a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
902145 [L1] Cache Allocate: addr = 01a data = 9f9e9d9c9b9a99989796959493929190
902145 [L1] Cache hit from L2: addr = 01a, data = 9a
902145 [TEST] CPU read @0x498
902155 [L1] Cache miss: addr = 498
902235 [L2] Cache hit: addr = 498, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
902245 [L1] Cache Allocate: addr = 498 data = 2f2e2d2c2b2a29282726252423222120
902245 [L1] Cache hit from L2: addr = 498, data = 28
902245 [TEST] CPU read @0x428
902255 [L1] Cache miss: addr = 428
902335 [L2] Cache miss: addr = 428
903125 [MEM] Mem hit: addr = 01a, data = 00
903135 [L2] Cache Allocate: addr = 428 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
903145 [L1] Cache Allocate: addr = 428 data = 0f0e0d0c0b0a09080706050403020100
903145 [L1] Cache hit from L2: addr = 428, data = 08
903145 [TEST] CPU read @0x1c2
903155 [L1] Cache miss: addr = 1c2
903235 [L2] Cache miss: addr = 1c2
904125 [MEM] Mem hit: addr = 428, data = 20
904135 [L2] Cache Allocate: addr = 1c2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
904145 [L1] Cache Allocate: addr = 1c2 data = 2f2e2d2c2b2a29282726252423222120
904145 [L1] Cache hit from L2: addr = 1c2, data = 22
904145 [TEST] CPU read @0x640
904155 [L1] Cache miss: addr = 640
904235 [L2] Cache miss: addr = 640
905125 [MEM] Mem hit: addr = 1c2, data = c0
905135 [L2] Cache Allocate: addr = 640 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
905145 [L1] Cache Allocate: addr = 640 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
905145 [L1] Cache hit from L2: addr = 640, data = c0
905145 [TEST] CPU read @0x11b
905155 [L1] Cache miss: addr = 11b
905235 [L2] Cache miss: addr = 11b
906125 [MEM] Mem hit: addr = 640, data = 40
906135 [L2] Cache Allocate: addr = 11b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
906145 [L1] Cache Allocate: addr = 11b data = 5f5e5d5c5b5a59585756555453525150
906145 [L1] Cache hit from L2: addr = 11b, data = 5b
906145 [TEST] CPU read @0x527
906155 [L1] Cache miss: addr = 527
906235 [L2] Cache miss: addr = 527
907125 [MEM] Mem hit: addr = 11b, data = 00
907135 [L2] Cache Allocate: addr = 527 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
907145 [L1] Cache Allocate: addr = 527 data = 0f0e0d0c0b0a09080706050403020100
907145 [L1] Cache hit from L2: addr = 527, data = 07
907145 [TEST] CPU read @0x5c0
907155 [L1] Cache miss: addr = 5c0
907235 [L2] Cache hit: addr = 5c0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
907245 [L1] Cache Allocate: addr = 5c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
907245 [L1] Cache hit from L2: addr = 5c0, data = a0
907245 [TEST] CPU read @0x4f5
907255 [L1] Cache miss: addr = 4f5
907335 [L2] Cache hit: addr = 4f5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
907345 [L1] Cache Allocate: addr = 4f5 data = 8f8e8d8c8b8a89888786858483828180
907345 [L1] Cache hit from L2: addr = 4f5, data = 85
907345 [TEST] CPU read @0x687
907355 [L1] Cache miss: addr = 687
907435 [L2] Cache miss: addr = 687
908125 [MEM] Mem hit: addr = 527, data = 20
908135 [L2] Cache Allocate: addr = 687 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
908145 [L1] Cache Allocate: addr = 687 data = 2f2e2d2c2b2a29282726252423222120
908145 [L1] Cache hit from L2: addr = 687, data = 27
908145 [TEST] CPU read @0x74c
908155 [L1] Cache miss: addr = 74c
908235 [L2] Cache miss: addr = 74c
909125 [MEM] Mem hit: addr = 687, data = 80
909135 [L2] Cache Allocate: addr = 74c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
909145 [L1] Cache Allocate: addr = 74c data = 8f8e8d8c8b8a89888786858483828180
909145 [L1] Cache hit from L2: addr = 74c, data = 8c
909145 [TEST] CPU read @0x085
909155 [L1] Cache miss: addr = 085
909235 [L2] Cache miss: addr = 085
910125 [MEM] Mem hit: addr = 74c, data = 40
910135 [L2] Cache Allocate: addr = 085 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
910145 [L1] Cache Allocate: addr = 085 data = 4f4e4d4c4b4a49484746454443424140
910145 [L1] Cache hit from L2: addr = 085, data = 45
910145 [TEST] CPU read @0x268
910155 [L1] Cache miss: addr = 268
910235 [L2] Cache miss: addr = 268
911125 [MEM] Mem hit: addr = 085, data = 80
911135 [L2] Cache Allocate: addr = 268 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
911145 [L1] Cache Allocate: addr = 268 data = 8f8e8d8c8b8a89888786858483828180
911145 [L1] Cache hit from L2: addr = 268, data = 88
911145 [TEST] CPU read @0x535
911155 [L1] Cache miss: addr = 535
911235 [L2] Cache miss: addr = 535
912125 [MEM] Mem hit: addr = 268, data = 60
912135 [L2] Cache Allocate: addr = 535 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
912145 [L1] Cache Allocate: addr = 535 data = 7f7e7d7c7b7a79787776757473727170
912145 [L1] Cache hit from L2: addr = 535, data = 75
912145 [TEST] CPU read @0x082
912155 [L1] Cache miss: addr = 082
912235 [L2] Cache hit: addr = 082, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
912245 [L1] Cache Allocate: addr = 082 data = 4f4e4d4c4b4a49484746454443424140
912245 [L1] Cache hit from L2: addr = 082, data = 42
912245 [TEST] CPU read @0x1d3
912255 [L1] Cache miss: addr = 1d3
912335 [L2] Cache miss: addr = 1d3
913125 [MEM] Mem hit: addr = 535, data = 20
913135 [L2] Cache Allocate: addr = 1d3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
913145 [L1] Cache Allocate: addr = 1d3 data = 3f3e3d3c3b3a39383736353433323130
913145 [L1] Cache hit from L2: addr = 1d3, data = 33
913145 [TEST] CPU read @0x70d
913155 [L1] Cache miss: addr = 70d
913235 [L2] Cache miss: addr = 70d
914125 [MEM] Mem hit: addr = 1d3, data = c0
914135 [L2] Cache Allocate: addr = 70d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
914145 [L1] Cache Allocate: addr = 70d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
914145 [L1] Cache hit from L2: addr = 70d, data = cd
914145 [TEST] CPU read @0x42c
914155 [L1] Cache miss: addr = 42c
914235 [L2] Cache miss: addr = 42c
915125 [MEM] Mem hit: addr = 70d, data = 00
915135 [L2] Cache Allocate: addr = 42c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
915145 [L1] Cache Allocate: addr = 42c data = 0f0e0d0c0b0a09080706050403020100
915145 [L1] Cache hit from L2: addr = 42c, data = 0c
915145 [TEST] CPU read @0x5ab
915155 [L1] Cache miss: addr = 5ab
915235 [L2] Cache hit: addr = 5ab, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
915245 [L1] Cache Allocate: addr = 5ab data = 8f8e8d8c8b8a89888786858483828180
915245 [L1] Cache hit from L2: addr = 5ab, data = 8b
915245 [TEST] CPU read @0x203
915255 [L1] Cache miss: addr = 203
915335 [L2] Cache miss: addr = 203
916125 [MEM] Mem hit: addr = 42c, data = 20
916135 [L2] Cache Allocate: addr = 203 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
916145 [L1] Cache Allocate: addr = 203 data = 2f2e2d2c2b2a29282726252423222120
916145 [L1] Cache hit from L2: addr = 203, data = 23
916145 [TEST] CPU read @0x598
916155 [L1] Cache miss: addr = 598
916235 [L2] Cache miss: addr = 598
917125 [MEM] Mem hit: addr = 203, data = 00
917135 [L2] Cache Allocate: addr = 598 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
917145 [L1] Cache Allocate: addr = 598 data = 1f1e1d1c1b1a19181716151413121110
917145 [L1] Cache hit from L2: addr = 598, data = 18
917145 [TEST] CPU read @0x352
917155 [L1] Cache miss: addr = 352
917235 [L2] Cache miss: addr = 352
918125 [MEM] Mem hit: addr = 598, data = 80
918135 [L2] Cache Allocate: addr = 352 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
918145 [L1] Cache Allocate: addr = 352 data = 9f9e9d9c9b9a99989796959493929190
918145 [L1] Cache hit from L2: addr = 352, data = 92
918145 [TEST] CPU read @0x275
918155 [L1] Cache miss: addr = 275
918235 [L2] Cache miss: addr = 275
919125 [MEM] Mem hit: addr = 352, data = 40
919135 [L2] Cache Allocate: addr = 275 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
919145 [L1] Cache Allocate: addr = 275 data = 5f5e5d5c5b5a59585756555453525150
919145 [L1] Cache hit from L2: addr = 275, data = 55
919145 [TEST] CPU read @0x2e6
919155 [L1] Cache hit: addr = 2e6, data = c6
919165 [TEST] CPU read @0x0b4
919175 [L1] Cache miss: addr = 0b4
919235 [L2] Cache miss: addr = 0b4
920125 [MEM] Mem hit: addr = 275, data = 60
920135 [L2] Cache Allocate: addr = 0b4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
920145 [L1] Cache Allocate: addr = 0b4 data = 7f7e7d7c7b7a79787776757473727170
920145 [L1] Cache hit from L2: addr = 0b4, data = 74
920145 [TEST] CPU read @0x434
920155 [L1] Cache miss: addr = 434
920235 [L2] Cache miss: addr = 434
921125 [MEM] Mem hit: addr = 0b4, data = a0
921135 [L2] Cache Allocate: addr = 434 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
921145 [L1] Cache Allocate: addr = 434 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
921145 [L1] Cache hit from L2: addr = 434, data = b4
921145 [TEST] CPU read @0x533
921155 [L1] Cache miss: addr = 533
921235 [L2] Cache miss: addr = 533
922125 [MEM] Mem hit: addr = 434, data = 20
922135 [L2] Cache Allocate: addr = 533 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
922145 [L1] Cache Allocate: addr = 533 data = 3f3e3d3c3b3a39383736353433323130
922145 [L1] Cache hit from L2: addr = 533, data = 33
922145 [TEST] CPU read @0x023
922155 [L1] Cache miss: addr = 023
922235 [L2] Cache miss: addr = 023
923125 [MEM] Mem hit: addr = 533, data = 20
923135 [L2] Cache Allocate: addr = 023 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
923145 [L1] Cache Allocate: addr = 023 data = 2f2e2d2c2b2a29282726252423222120
923145 [L1] Cache hit from L2: addr = 023, data = 23
923145 [TEST] CPU read @0x6f5
923155 [L1] Cache miss: addr = 6f5
923235 [L2] Cache miss: addr = 6f5
924125 [MEM] Mem hit: addr = 023, data = 20
924135 [L2] Cache Allocate: addr = 6f5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
924145 [L1] Cache Allocate: addr = 6f5 data = 3f3e3d3c3b3a39383736353433323130
924145 [L1] Cache hit from L2: addr = 6f5, data = 35
924145 [TEST] CPU read @0x59d
924155 [L1] Cache miss: addr = 59d
924235 [L2] Cache miss: addr = 59d
925125 [MEM] Mem hit: addr = 6f5, data = e0
925135 [L2] Cache Allocate: addr = 59d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
925145 [L1] Cache Allocate: addr = 59d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
925145 [L1] Cache hit from L2: addr = 59d, data = fd
925145 [TEST] CPU read @0x5f9
925155 [L1] Cache miss: addr = 5f9
925235 [L2] Cache miss: addr = 5f9
926125 [MEM] Mem hit: addr = 59d, data = 80
926135 [L2] Cache Allocate: addr = 5f9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
926145 [L1] Cache Allocate: addr = 5f9 data = 9f9e9d9c9b9a99989796959493929190
926145 [L1] Cache hit from L2: addr = 5f9, data = 99
926145 [TEST] CPU read @0x6fd
926155 [L1] Cache miss: addr = 6fd
926235 [L2] Cache miss: addr = 6fd
927125 [MEM] Mem hit: addr = 5f9, data = e0
927135 [L2] Cache Allocate: addr = 6fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
927145 [L1] Cache Allocate: addr = 6fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
927145 [L1] Cache hit from L2: addr = 6fd, data = fd
927145 [TEST] CPU read @0x0e8
927155 [L1] Cache miss: addr = 0e8
927235 [L2] Cache miss: addr = 0e8
928125 [MEM] Mem hit: addr = 6fd, data = e0
928135 [L2] Cache Allocate: addr = 0e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
928145 [L1] Cache Allocate: addr = 0e8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
928145 [L1] Cache hit from L2: addr = 0e8, data = e8
928145 [TEST] CPU read @0x173
928155 [L1] Cache miss: addr = 173
928235 [L2] Cache hit: addr = 173, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
928245 [L1] Cache Allocate: addr = 173 data = 4f4e4d4c4b4a49484746454443424140
928245 [L1] Cache hit from L2: addr = 173, data = 43
928245 [TEST] CPU read @0x1af
928255 [L1] Cache miss: addr = 1af
928335 [L2] Cache miss: addr = 1af
929125 [MEM] Mem hit: addr = 0e8, data = e0
929135 [L2] Cache Allocate: addr = 1af data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
929145 [L1] Cache Allocate: addr = 1af data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
929145 [L1] Cache hit from L2: addr = 1af, data = ef
929145 [TEST] CPU read @0x2ba
929155 [L1] Cache miss: addr = 2ba
929235 [L2] Cache miss: addr = 2ba
930125 [MEM] Mem hit: addr = 1af, data = a0
930135 [L2] Cache Allocate: addr = 2ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
930145 [L1] Cache Allocate: addr = 2ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
930145 [L1] Cache hit from L2: addr = 2ba, data = ba
930145 [TEST] CPU read @0x6d4
930155 [L1] Cache hit: addr = 6d4, data = b4
930165 [TEST] CPU read @0x007
930175 [L1] Cache miss: addr = 007
930235 [L2] Cache miss: addr = 007
931125 [MEM] Mem hit: addr = 2ba, data = a0
931135 [L2] Cache Allocate: addr = 007 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
931145 [L1] Cache Allocate: addr = 007 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
931145 [L1] Cache hit from L2: addr = 007, data = a7
931145 [TEST] CPU read @0x552
931155 [L1] Cache hit: addr = 552, data = d2
931165 [TEST] CPU read @0x4a2
931175 [L1] Cache miss: addr = 4a2
931235 [L2] Cache miss: addr = 4a2
932125 [MEM] Mem hit: addr = 007, data = 00
932135 [L2] Cache Allocate: addr = 4a2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
932145 [L1] Cache Allocate: addr = 4a2 data = 0f0e0d0c0b0a09080706050403020100
932145 [L1] Cache hit from L2: addr = 4a2, data = 02
932145 [TEST] CPU read @0x10e
932155 [L1] Cache miss: addr = 10e
932235 [L2] Cache miss: addr = 10e
933125 [MEM] Mem hit: addr = 4a2, data = a0
933135 [L2] Cache Allocate: addr = 10e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
933145 [L1] Cache Allocate: addr = 10e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
933145 [L1] Cache hit from L2: addr = 10e, data = ae
933145 [TEST] CPU read @0x76f
933155 [L1] Cache miss: addr = 76f
933235 [L2] Cache miss: addr = 76f
934125 [MEM] Mem hit: addr = 10e, data = 00
934135 [L2] Cache Allocate: addr = 76f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
934145 [L1] Cache Allocate: addr = 76f data = 0f0e0d0c0b0a09080706050403020100
934145 [L1] Cache hit from L2: addr = 76f, data = 0f
934145 [TEST] CPU read @0x71d
934155 [L1] Cache miss: addr = 71d
934235 [L2] Cache miss: addr = 71d
935125 [MEM] Mem hit: addr = 76f, data = 60
935135 [L2] Cache Allocate: addr = 71d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
935145 [L1] Cache Allocate: addr = 71d data = 7f7e7d7c7b7a79787776757473727170
935145 [L1] Cache hit from L2: addr = 71d, data = 7d
935145 [TEST] CPU read @0x7d3
935155 [L1] Cache miss: addr = 7d3
935235 [L2] Cache hit: addr = 7d3, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
935245 [L1] Cache Allocate: addr = 7d3 data = 4f4e4d4c4b4a49484746454443424140
935245 [L1] Cache hit from L2: addr = 7d3, data = 43
935245 [TEST] CPU read @0x561
935255 [L1] Cache miss: addr = 561
935335 [L2] Cache miss: addr = 561
936125 [MEM] Mem hit: addr = 71d, data = 00
936135 [L2] Cache Allocate: addr = 561 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
936145 [L1] Cache Allocate: addr = 561 data = 0f0e0d0c0b0a09080706050403020100
936145 [L1] Cache hit from L2: addr = 561, data = 01
936145 [TEST] CPU read @0x0f7
936155 [L1] Cache miss: addr = 0f7
936235 [L2] Cache miss: addr = 0f7
937125 [MEM] Mem hit: addr = 561, data = 60
937135 [L2] Cache Allocate: addr = 0f7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
937145 [L1] Cache Allocate: addr = 0f7 data = 7f7e7d7c7b7a79787776757473727170
937145 [L1] Cache hit from L2: addr = 0f7, data = 77
937145 [TEST] CPU read @0x4d1
937155 [L1] Cache miss: addr = 4d1
937235 [L2] Cache hit: addr = 4d1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
937245 [L1] Cache Allocate: addr = 4d1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
937245 [L1] Cache hit from L2: addr = 4d1, data = e1
937245 [TEST] CPU read @0x6da
937255 [L1] Cache hit: addr = 6da, data = ba
937265 [TEST] CPU read @0x188
937275 [L1] Cache miss: addr = 188
937335 [L2] Cache miss: addr = 188
938125 [MEM] Mem hit: addr = 0f7, data = e0
938135 [L2] Cache Allocate: addr = 188 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
938145 [L1] Cache Allocate: addr = 188 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
938145 [L1] Cache hit from L2: addr = 188, data = e8
938145 [TEST] CPU read @0x64c
938155 [L1] Cache miss: addr = 64c
938235 [L2] Cache miss: addr = 64c
939125 [MEM] Mem hit: addr = 188, data = 80
939135 [L2] Cache Allocate: addr = 64c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
939145 [L1] Cache Allocate: addr = 64c data = 8f8e8d8c8b8a89888786858483828180
939145 [L1] Cache hit from L2: addr = 64c, data = 8c
939145 [TEST] CPU read @0x1d6
939155 [L1] Cache miss: addr = 1d6
939235 [L2] Cache miss: addr = 1d6
940125 [MEM] Mem hit: addr = 64c, data = 40
940135 [L2] Cache Allocate: addr = 1d6 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
940145 [L1] Cache Allocate: addr = 1d6 data = 5f5e5d5c5b5a59585756555453525150
940145 [L1] Cache hit from L2: addr = 1d6, data = 56
940145 [TEST] CPU read @0x651
940155 [L1] Cache miss: addr = 651
940235 [L2] Cache miss: addr = 651
941125 [MEM] Mem hit: addr = 1d6, data = c0
941135 [L2] Cache Allocate: addr = 651 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
941145 [L1] Cache Allocate: addr = 651 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
941145 [L1] Cache hit from L2: addr = 651, data = d1
941145 [TEST] CPU read @0x423
941155 [L1] Cache miss: addr = 423
941235 [L2] Cache miss: addr = 423
942125 [MEM] Mem hit: addr = 651, data = 40
942135 [L2] Cache Allocate: addr = 423 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
942145 [L1] Cache Allocate: addr = 423 data = 4f4e4d4c4b4a49484746454443424140
942145 [L1] Cache hit from L2: addr = 423, data = 43
942145 [TEST] CPU read @0x571
942155 [L1] Cache miss: addr = 571
942235 [L2] Cache miss: addr = 571
943125 [MEM] Mem hit: addr = 423, data = 20
943135 [L2] Cache Allocate: addr = 571 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
943145 [L1] Cache Allocate: addr = 571 data = 3f3e3d3c3b3a39383736353433323130
943145 [L1] Cache hit from L2: addr = 571, data = 31
943145 [TEST] CPU read @0x56d
943155 [L1] Cache miss: addr = 56d
943235 [L2] Cache hit: addr = 56d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
943245 [L1] Cache Allocate: addr = 56d data = 2f2e2d2c2b2a29282726252423222120
943245 [L1] Cache hit from L2: addr = 56d, data = 2d
943245 [TEST] CPU read @0x375
943255 [L1] Cache hit: addr = 375, data = c5
943265 [TEST] CPU read @0x52e
943275 [L1] Cache miss: addr = 52e
943335 [L2] Cache miss: addr = 52e
944125 [MEM] Mem hit: addr = 571, data = 60
944135 [L2] Cache Allocate: addr = 52e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
944145 [L1] Cache Allocate: addr = 52e data = 6f6e6d6c6b6a69686766656463626160
944145 [L1] Cache hit from L2: addr = 52e, data = 6e
944145 [TEST] CPU read @0x41a
944155 [L1] Cache miss: addr = 41a
944235 [L2] Cache miss: addr = 41a
945125 [MEM] Mem hit: addr = 52e, data = 20
945135 [L2] Cache Allocate: addr = 41a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
945145 [L1] Cache Allocate: addr = 41a data = 3f3e3d3c3b3a39383736353433323130
945145 [L1] Cache hit from L2: addr = 41a, data = 3a
945145 [TEST] CPU read @0x4a2
945155 [L1] Cache miss: addr = 4a2
945235 [L2] Cache miss: addr = 4a2
946125 [MEM] Mem hit: addr = 41a, data = 00
946135 [L2] Cache Allocate: addr = 4a2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
946145 [L1] Cache Allocate: addr = 4a2 data = 0f0e0d0c0b0a09080706050403020100
946145 [L1] Cache hit from L2: addr = 4a2, data = 02
946145 [TEST] CPU read @0x0f1
946155 [L1] Cache miss: addr = 0f1
946235 [L2] Cache miss: addr = 0f1
947125 [MEM] Mem hit: addr = 4a2, data = a0
947135 [L2] Cache Allocate: addr = 0f1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
947145 [L1] Cache Allocate: addr = 0f1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
947145 [L1] Cache hit from L2: addr = 0f1, data = b1
947145 [TEST] CPU read @0x066
947155 [L1] Cache miss: addr = 066
947235 [L2] Cache miss: addr = 066
948125 [MEM] Mem hit: addr = 0f1, data = e0
948135 [L2] Cache Allocate: addr = 066 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
948145 [L1] Cache Allocate: addr = 066 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
948145 [L1] Cache hit from L2: addr = 066, data = e6
948145 [TEST] CPU read @0x288
948155 [L1] Cache miss: addr = 288
948235 [L2] Cache miss: addr = 288
949125 [MEM] Mem hit: addr = 066, data = 60
949135 [L2] Cache Allocate: addr = 288 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
949145 [L1] Cache Allocate: addr = 288 data = 6f6e6d6c6b6a69686766656463626160
949145 [L1] Cache hit from L2: addr = 288, data = 68
949145 [TEST] CPU read @0x348
949155 [L1] Cache miss: addr = 348
949235 [L2] Cache miss: addr = 348
950125 [MEM] Mem hit: addr = 288, data = 80
950135 [L2] Cache Allocate: addr = 348 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
950145 [L1] Cache Allocate: addr = 348 data = 8f8e8d8c8b8a89888786858483828180
950145 [L1] Cache hit from L2: addr = 348, data = 88
950145 [TEST] CPU read @0x3c7
950155 [L1] Cache miss: addr = 3c7
950235 [L2] Cache miss: addr = 3c7
951125 [MEM] Mem hit: addr = 348, data = 40
951135 [L2] Cache Allocate: addr = 3c7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
951145 [L1] Cache Allocate: addr = 3c7 data = 4f4e4d4c4b4a49484746454443424140
951145 [L1] Cache hit from L2: addr = 3c7, data = 47
951145 [TEST] CPU read @0x3a1
951155 [L1] Cache miss: addr = 3a1
951235 [L2] Cache miss: addr = 3a1
952125 [MEM] Mem hit: addr = 3c7, data = c0
952135 [L2] Cache Allocate: addr = 3a1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
952145 [L1] Cache Allocate: addr = 3a1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
952145 [L1] Cache hit from L2: addr = 3a1, data = c1
952145 [TEST] CPU read @0x378
952155 [L1] Cache hit: addr = 378, data = c8
952165 [TEST] CPU read @0x4a3
952175 [L1] Cache miss: addr = 4a3
952235 [L2] Cache miss: addr = 4a3
953125 [MEM] Mem hit: addr = 3a1, data = a0
953135 [L2] Cache Allocate: addr = 4a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
953145 [L1] Cache Allocate: addr = 4a3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
953145 [L1] Cache hit from L2: addr = 4a3, data = a3
953145 [TEST] CPU read @0x5ad
953155 [L1] Cache miss: addr = 5ad
953235 [L2] Cache hit: addr = 5ad, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
953245 [L1] Cache Allocate: addr = 5ad data = 8f8e8d8c8b8a89888786858483828180
953245 [L1] Cache hit from L2: addr = 5ad, data = 8d
953245 [TEST] CPU read @0x47f
953255 [L1] Cache miss: addr = 47f
953335 [L2] Cache miss: addr = 47f
954125 [MEM] Mem hit: addr = 4a3, data = a0
954135 [L2] Cache Allocate: addr = 47f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
954145 [L1] Cache Allocate: addr = 47f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
954145 [L1] Cache hit from L2: addr = 47f, data = bf
954145 [TEST] CPU read @0x23d
954155 [L1] Cache miss: addr = 23d
954235 [L2] Cache hit: addr = 23d, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
954245 [L1] Cache Allocate: addr = 23d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
954245 [L1] Cache hit from L2: addr = 23d, data = ed
954245 [TEST] CPU read @0x60a
954255 [L1] Cache miss: addr = 60a
954335 [L2] Cache miss: addr = 60a
955125 [MEM] Mem hit: addr = 47f, data = 60
955135 [L2] Cache Allocate: addr = 60a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
955145 [L1] Cache Allocate: addr = 60a data = 6f6e6d6c6b6a69686766656463626160
955145 [L1] Cache hit from L2: addr = 60a, data = 6a
955145 [TEST] CPU read @0x5b2
955155 [L1] Cache hit: addr = 5b2, data = 92
955165 [TEST] CPU read @0x684
955175 [L1] Cache miss: addr = 684
955235 [L2] Cache miss: addr = 684
956125 [MEM] Mem hit: addr = 60a, data = 00
956135 [L2] Cache Allocate: addr = 684 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
956145 [L1] Cache Allocate: addr = 684 data = 0f0e0d0c0b0a09080706050403020100
956145 [L1] Cache hit from L2: addr = 684, data = 04
956145 [TEST] CPU read @0x5a6
956155 [L1] Cache miss: addr = 5a6
956235 [L2] Cache hit: addr = 5a6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
956245 [L1] Cache Allocate: addr = 5a6 data = 8f8e8d8c8b8a89888786858483828180
956245 [L1] Cache hit from L2: addr = 5a6, data = 86
956245 [TEST] CPU read @0x528
956255 [L1] Cache miss: addr = 528
956335 [L2] Cache miss: addr = 528
957125 [MEM] Mem hit: addr = 684, data = 80
957135 [L2] Cache Allocate: addr = 528 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
957145 [L1] Cache Allocate: addr = 528 data = 8f8e8d8c8b8a89888786858483828180
957145 [L1] Cache hit from L2: addr = 528, data = 88
957145 [TEST] CPU read @0x582
957155 [L1] Cache miss: addr = 582
957235 [L2] Cache miss: addr = 582
958125 [MEM] Mem hit: addr = 528, data = 20
958135 [L2] Cache Allocate: addr = 582 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
958145 [L1] Cache Allocate: addr = 582 data = 2f2e2d2c2b2a29282726252423222120
958145 [L1] Cache hit from L2: addr = 582, data = 22
958145 [TEST] CPU read @0x1f7
958155 [L1] Cache miss: addr = 1f7
958235 [L2] Cache miss: addr = 1f7
959125 [MEM] Mem hit: addr = 582, data = 80
959135 [L2] Cache Allocate: addr = 1f7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
959145 [L1] Cache Allocate: addr = 1f7 data = 9f9e9d9c9b9a99989796959493929190
959145 [L1] Cache hit from L2: addr = 1f7, data = 97
959145 [TEST] CPU read @0x7bb
959155 [L1] Cache miss: addr = 7bb
959235 [L2] Cache miss: addr = 7bb
960125 [MEM] Mem hit: addr = 1f7, data = e0
960135 [L2] Cache Allocate: addr = 7bb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
960145 [L1] Cache Allocate: addr = 7bb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
960145 [L1] Cache hit from L2: addr = 7bb, data = fb
960145 [TEST] CPU read @0x323
960155 [L1] Cache miss: addr = 323
960235 [L2] Cache miss: addr = 323
961125 [MEM] Mem hit: addr = 7bb, data = a0
961135 [L2] Cache Allocate: addr = 323 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
961145 [L1] Cache Allocate: addr = 323 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
961145 [L1] Cache hit from L2: addr = 323, data = a3
961145 [TEST] CPU read @0x323
961155 [L1] Cache hit: addr = 323, data = a3
961165 [TEST] CPU read @0x197
961175 [L1] Cache miss: addr = 197
961235 [L2] Cache miss: addr = 197
962125 [MEM] Mem hit: addr = 323, data = 20
962135 [L2] Cache Allocate: addr = 197 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
962145 [L1] Cache Allocate: addr = 197 data = 3f3e3d3c3b3a39383736353433323130
962145 [L1] Cache hit from L2: addr = 197, data = 37
962145 [TEST] CPU read @0x3f0
962155 [L1] Cache hit: addr = 3f0, data = 70
962165 [TEST] CPU read @0x558
962175 [L1] Cache hit: addr = 558, data = d8
962185 [TEST] CPU read @0x08d
962195 [L1] Cache miss: addr = 08d
962235 [L2] Cache miss: addr = 08d
963125 [MEM] Mem hit: addr = 197, data = 80
963135 [L2] Cache Allocate: addr = 08d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
963145 [L1] Cache Allocate: addr = 08d data = 8f8e8d8c8b8a89888786858483828180
963145 [L1] Cache hit from L2: addr = 08d, data = 8d
963145 [TEST] CPU read @0x28e
963155 [L1] Cache miss: addr = 28e
963235 [L2] Cache miss: addr = 28e
964125 [MEM] Mem hit: addr = 08d, data = 80
964135 [L2] Cache Allocate: addr = 28e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
964145 [L1] Cache Allocate: addr = 28e data = 8f8e8d8c8b8a89888786858483828180
964145 [L1] Cache hit from L2: addr = 28e, data = 8e
964145 [TEST] CPU read @0x4ee
964155 [L1] Cache miss: addr = 4ee
964235 [L2] Cache hit: addr = 4ee, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
964245 [L1] Cache Allocate: addr = 4ee data = 8f8e8d8c8b8a89888786858483828180
964245 [L1] Cache hit from L2: addr = 4ee, data = 8e
964245 [TEST] CPU read @0x7e6
964255 [L1] Cache miss: addr = 7e6
964335 [L2] Cache miss: addr = 7e6
965125 [MEM] Mem hit: addr = 28e, data = 80
965135 [L2] Cache Allocate: addr = 7e6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
965145 [L1] Cache Allocate: addr = 7e6 data = 8f8e8d8c8b8a89888786858483828180
965145 [L1] Cache hit from L2: addr = 7e6, data = 86
965145 [TEST] CPU read @0x3dd
965155 [L1] Cache miss: addr = 3dd
965235 [L2] Cache miss: addr = 3dd
966125 [MEM] Mem hit: addr = 7e6, data = e0
966135 [L2] Cache Allocate: addr = 3dd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
966145 [L1] Cache Allocate: addr = 3dd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
966145 [L1] Cache hit from L2: addr = 3dd, data = fd
966145 [TEST] CPU read @0x3a5
966155 [L1] Cache miss: addr = 3a5
966235 [L2] Cache miss: addr = 3a5
967125 [MEM] Mem hit: addr = 3dd, data = c0
967135 [L2] Cache Allocate: addr = 3a5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
967145 [L1] Cache Allocate: addr = 3a5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
967145 [L1] Cache hit from L2: addr = 3a5, data = c5
967145 [TEST] CPU read @0x274
967155 [L1] Cache miss: addr = 274
967235 [L2] Cache miss: addr = 274
968125 [MEM] Mem hit: addr = 3a5, data = a0
968135 [L2] Cache Allocate: addr = 274 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
968145 [L1] Cache Allocate: addr = 274 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
968145 [L1] Cache hit from L2: addr = 274, data = b4
968145 [TEST] CPU read @0x3c4
968155 [L1] Cache miss: addr = 3c4
968235 [L2] Cache hit: addr = 3c4, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
968245 [L1] Cache Allocate: addr = 3c4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
968245 [L1] Cache hit from L2: addr = 3c4, data = e4
968245 [TEST] CPU read @0x695
968255 [L1] Cache hit: addr = 695, data = b5
968265 [TEST] CPU read @0x425
968275 [L1] Cache miss: addr = 425
968335 [L2] Cache miss: addr = 425
969125 [MEM] Mem hit: addr = 274, data = 60
969135 [L2] Cache Allocate: addr = 425 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
969145 [L1] Cache Allocate: addr = 425 data = 6f6e6d6c6b6a69686766656463626160
969145 [L1] Cache hit from L2: addr = 425, data = 65
969145 [TEST] CPU read @0x782
969155 [L1] Cache miss: addr = 782
969235 [L2] Cache miss: addr = 782
970125 [MEM] Mem hit: addr = 425, data = 20
970135 [L2] Cache Allocate: addr = 782 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
970145 [L1] Cache Allocate: addr = 782 data = 2f2e2d2c2b2a29282726252423222120
970145 [L1] Cache hit from L2: addr = 782, data = 22
970145 [TEST] CPU read @0x18e
970155 [L1] Cache miss: addr = 18e
970235 [L2] Cache miss: addr = 18e
971125 [MEM] Mem hit: addr = 782, data = 80
971135 [L2] Cache Allocate: addr = 18e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
971145 [L1] Cache Allocate: addr = 18e data = 8f8e8d8c8b8a89888786858483828180
971145 [L1] Cache hit from L2: addr = 18e, data = 8e
971145 [TEST] CPU read @0x7af
971155 [L1] Cache miss: addr = 7af
971235 [L2] Cache miss: addr = 7af
972125 [MEM] Mem hit: addr = 18e, data = 80
972135 [L2] Cache Allocate: addr = 7af data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
972145 [L1] Cache Allocate: addr = 7af data = 8f8e8d8c8b8a89888786858483828180
972145 [L1] Cache hit from L2: addr = 7af, data = 8f
972145 [TEST] CPU read @0x265
972155 [L1] Cache miss: addr = 265
972235 [L2] Cache miss: addr = 265
973125 [MEM] Mem hit: addr = 7af, data = a0
973135 [L2] Cache Allocate: addr = 265 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
973145 [L1] Cache Allocate: addr = 265 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
973145 [L1] Cache hit from L2: addr = 265, data = a5
973145 [TEST] CPU read @0x650
973155 [L1] Cache miss: addr = 650
973235 [L2] Cache miss: addr = 650
974125 [MEM] Mem hit: addr = 265, data = 60
974135 [L2] Cache Allocate: addr = 650 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
974145 [L1] Cache Allocate: addr = 650 data = 7f7e7d7c7b7a79787776757473727170
974145 [L1] Cache hit from L2: addr = 650, data = 70
974145 [TEST] CPU read @0x1d6
974155 [L1] Cache miss: addr = 1d6
974235 [L2] Cache miss: addr = 1d6
975125 [MEM] Mem hit: addr = 650, data = 40
975135 [L2] Cache Allocate: addr = 1d6 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
975145 [L1] Cache Allocate: addr = 1d6 data = 5f5e5d5c5b5a59585756555453525150
975145 [L1] Cache hit from L2: addr = 1d6, data = 56
975145 [TEST] CPU read @0x7e8
975155 [L1] Cache miss: addr = 7e8
975235 [L2] Cache miss: addr = 7e8
976125 [MEM] Mem hit: addr = 1d6, data = c0
976135 [L2] Cache Allocate: addr = 7e8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
976145 [L1] Cache Allocate: addr = 7e8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
976145 [L1] Cache hit from L2: addr = 7e8, data = c8
976145 [TEST] CPU read @0x581
976155 [L1] Cache miss: addr = 581
976235 [L2] Cache miss: addr = 581
977125 [MEM] Mem hit: addr = 7e8, data = e0
977135 [L2] Cache Allocate: addr = 581 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
977145 [L1] Cache Allocate: addr = 581 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
977145 [L1] Cache hit from L2: addr = 581, data = e1
977145 [TEST] CPU read @0x53b
977155 [L1] Cache miss: addr = 53b
977235 [L2] Cache miss: addr = 53b
978125 [MEM] Mem hit: addr = 581, data = 80
978135 [L2] Cache Allocate: addr = 53b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
978145 [L1] Cache Allocate: addr = 53b data = 9f9e9d9c9b9a99989796959493929190
978145 [L1] Cache hit from L2: addr = 53b, data = 9b
978145 [TEST] CPU read @0x117
978155 [L1] Cache miss: addr = 117
978235 [L2] Cache miss: addr = 117
979125 [MEM] Mem hit: addr = 53b, data = 20
979135 [L2] Cache Allocate: addr = 117 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
979145 [L1] Cache Allocate: addr = 117 data = 3f3e3d3c3b3a39383736353433323130
979145 [L1] Cache hit from L2: addr = 117, data = 37
979145 [TEST] CPU read @0x50a
979155 [L1] Cache miss: addr = 50a
979235 [L2] Cache miss: addr = 50a
980125 [MEM] Mem hit: addr = 117, data = 00
980135 [L2] Cache Allocate: addr = 50a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
980145 [L1] Cache Allocate: addr = 50a data = 0f0e0d0c0b0a09080706050403020100
980145 [L1] Cache hit from L2: addr = 50a, data = 0a
980145 [TEST] CPU read @0x327
980155 [L1] Cache miss: addr = 327
980235 [L2] Cache miss: addr = 327
981125 [MEM] Mem hit: addr = 50a, data = 00
981135 [L2] Cache Allocate: addr = 327 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
981145 [L1] Cache Allocate: addr = 327 data = 0f0e0d0c0b0a09080706050403020100
981145 [L1] Cache hit from L2: addr = 327, data = 07
981145 [TEST] CPU read @0x52f
981155 [L1] Cache miss: addr = 52f
981235 [L2] Cache miss: addr = 52f
982125 [MEM] Mem hit: addr = 327, data = 20
982135 [L2] Cache Allocate: addr = 52f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
982145 [L1] Cache Allocate: addr = 52f data = 2f2e2d2c2b2a29282726252423222120
982145 [L1] Cache hit from L2: addr = 52f, data = 2f
982145 [TEST] CPU read @0x51c
982155 [L1] Cache miss: addr = 51c
982235 [L2] Cache hit: addr = 51c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
982245 [L1] Cache Allocate: addr = 51c data = 0f0e0d0c0b0a09080706050403020100
982245 [L1] Cache hit from L2: addr = 51c, data = 0c
982245 [TEST] CPU read @0x2a2
982255 [L1] Cache miss: addr = 2a2
982335 [L2] Cache miss: addr = 2a2
983125 [MEM] Mem hit: addr = 52f, data = 20
983135 [L2] Cache Allocate: addr = 2a2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
983145 [L1] Cache Allocate: addr = 2a2 data = 2f2e2d2c2b2a29282726252423222120
983145 [L1] Cache hit from L2: addr = 2a2, data = 22
983145 [TEST] CPU read @0x3f9
983155 [L1] Cache hit: addr = 3f9, data = 79
983165 [TEST] CPU read @0x5b3
983175 [L1] Cache hit: addr = 5b3, data = 93
983185 [TEST] CPU read @0x0ff
983195 [L1] Cache miss: addr = 0ff
983235 [L2] Cache miss: addr = 0ff
984125 [MEM] Mem hit: addr = 2a2, data = a0
984135 [L2] Cache Allocate: addr = 0ff data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
984145 [L1] Cache Allocate: addr = 0ff data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
984145 [L1] Cache hit from L2: addr = 0ff, data = bf
984145 [TEST] CPU read @0x7ed
984155 [L1] Cache miss: addr = 7ed
984235 [L2] Cache miss: addr = 7ed
985125 [MEM] Mem hit: addr = 0ff, data = e0
985135 [L2] Cache Allocate: addr = 7ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
985145 [L1] Cache Allocate: addr = 7ed data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
985145 [L1] Cache hit from L2: addr = 7ed, data = ed
985145 [TEST] CPU read @0x076
985155 [L1] Cache miss: addr = 076
985235 [L2] Cache miss: addr = 076
986125 [MEM] Mem hit: addr = 7ed, data = e0
986135 [L2] Cache Allocate: addr = 076 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
986145 [L1] Cache Allocate: addr = 076 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
986145 [L1] Cache hit from L2: addr = 076, data = f6
986145 [TEST] CPU read @0x62e
986155 [L1] Cache miss: addr = 62e
986235 [L2] Cache miss: addr = 62e
987125 [MEM] Mem hit: addr = 076, data = 60
987135 [L2] Cache Allocate: addr = 62e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
987145 [L1] Cache Allocate: addr = 62e data = 6f6e6d6c6b6a69686766656463626160
987145 [L1] Cache hit from L2: addr = 62e, data = 6e
987145 [TEST] CPU read @0x07e
987155 [L1] Cache hit: addr = 07e, data = fe
987165 [TEST] CPU read @0x250
987175 [L1] Cache miss: addr = 250
987235 [L2] Cache hit: addr = 250, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
987245 [L1] Cache Allocate: addr = 250 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
987245 [L1] Cache hit from L2: addr = 250, data = e0
987245 [TEST] CPU read @0x1f4
987255 [L1] Cache miss: addr = 1f4
987335 [L2] Cache miss: addr = 1f4
988125 [MEM] Mem hit: addr = 62e, data = 20
988135 [L2] Cache Allocate: addr = 1f4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
988145 [L1] Cache Allocate: addr = 1f4 data = 3f3e3d3c3b3a39383736353433323130
988145 [L1] Cache hit from L2: addr = 1f4, data = 34
988145 [TEST] CPU read @0x772
988155 [L1] Cache miss: addr = 772
988235 [L2] Cache miss: addr = 772
989125 [MEM] Mem hit: addr = 1f4, data = e0
989135 [L2] Cache Allocate: addr = 772 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
989145 [L1] Cache Allocate: addr = 772 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
989145 [L1] Cache hit from L2: addr = 772, data = f2
989145 [TEST] CPU read @0x0e7
989155 [L1] Cache miss: addr = 0e7
989235 [L2] Cache miss: addr = 0e7
990125 [MEM] Mem hit: addr = 772, data = 60
990135 [L2] Cache Allocate: addr = 0e7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
990145 [L1] Cache Allocate: addr = 0e7 data = 6f6e6d6c6b6a69686766656463626160
990145 [L1] Cache hit from L2: addr = 0e7, data = 67
990145 [TEST] CPU read @0x340
990155 [L1] Cache miss: addr = 340
990235 [L2] Cache miss: addr = 340
991125 [MEM] Mem hit: addr = 0e7, data = e0
991135 [L2] Cache Allocate: addr = 340 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
991145 [L1] Cache Allocate: addr = 340 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
991145 [L1] Cache hit from L2: addr = 340, data = e0
991145 [TEST] CPU read @0x685
991155 [L1] Cache miss: addr = 685
991235 [L2] Cache miss: addr = 685
992125 [MEM] Mem hit: addr = 340, data = 40
992135 [L2] Cache Allocate: addr = 685 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
992145 [L1] Cache Allocate: addr = 685 data = 4f4e4d4c4b4a49484746454443424140
992145 [L1] Cache hit from L2: addr = 685, data = 45
992145 [TEST] CPU read @0x230
992155 [L1] Cache miss: addr = 230
992235 [L2] Cache hit: addr = 230, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
992245 [L1] Cache Allocate: addr = 230 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
992245 [L1] Cache hit from L2: addr = 230, data = e0
992245 [TEST] CPU read @0x345
992255 [L1] Cache miss: addr = 345
992335 [L2] Cache miss: addr = 345
993125 [MEM] Mem hit: addr = 685, data = 80
993135 [L2] Cache Allocate: addr = 345 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
993145 [L1] Cache Allocate: addr = 345 data = 8f8e8d8c8b8a89888786858483828180
993145 [L1] Cache hit from L2: addr = 345, data = 85
993145 [TEST] CPU read @0x5ed
993155 [L1] Cache miss: addr = 5ed
993235 [L2] Cache miss: addr = 5ed
994125 [MEM] Mem hit: addr = 345, data = 40
994135 [L2] Cache Allocate: addr = 5ed data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
994145 [L1] Cache Allocate: addr = 5ed data = 4f4e4d4c4b4a49484746454443424140
994145 [L1] Cache hit from L2: addr = 5ed, data = 4d
994145 [TEST] CPU read @0x65a
994155 [L1] Cache miss: addr = 65a
994235 [L2] Cache miss: addr = 65a
995125 [MEM] Mem hit: addr = 5ed, data = e0
995135 [L2] Cache Allocate: addr = 65a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
995145 [L1] Cache Allocate: addr = 65a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
995145 [L1] Cache hit from L2: addr = 65a, data = fa
995145 [TEST] CPU read @0x46a
995155 [L1] Cache miss: addr = 46a
995235 [L2] Cache miss: addr = 46a
996125 [MEM] Mem hit: addr = 65a, data = 40
996135 [L2] Cache Allocate: addr = 46a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
996145 [L1] Cache Allocate: addr = 46a data = 4f4e4d4c4b4a49484746454443424140
996145 [L1] Cache hit from L2: addr = 46a, data = 4a
996145 [TEST] CPU read @0x710
996155 [L1] Cache miss: addr = 710
996235 [L2] Cache miss: addr = 710
997125 [MEM] Mem hit: addr = 46a, data = 60
997135 [L2] Cache Allocate: addr = 710 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
997145 [L1] Cache Allocate: addr = 710 data = 7f7e7d7c7b7a79787776757473727170
997145 [L1] Cache hit from L2: addr = 710, data = 70
997145 [TEST] CPU read @0x281
997155 [L1] Cache miss: addr = 281
997235 [L2] Cache miss: addr = 281
998125 [MEM] Mem hit: addr = 710, data = 00
998135 [L2] Cache Allocate: addr = 281 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
998145 [L1] Cache Allocate: addr = 281 data = 0f0e0d0c0b0a09080706050403020100
998145 [L1] Cache hit from L2: addr = 281, data = 01
998145 [TEST] CPU read @0x48c
998155 [L1] Cache hit: addr = 48c, data = 2c
998165 [TEST] CPU read @0x37f
998175 [L1] Cache hit: addr = 37f, data = cf
998185 [TEST] CPU read @0x411
998195 [L1] Cache miss: addr = 411
998235 [L2] Cache miss: addr = 411
999125 [MEM] Mem hit: addr = 281, data = 80
999135 [L2] Cache Allocate: addr = 411 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
999145 [L1] Cache Allocate: addr = 411 data = 9f9e9d9c9b9a99989796959493929190
999145 [L1] Cache hit from L2: addr = 411, data = 91
999145 [TEST] CPU read @0x24f
999155 [L1] Cache hit: addr = 24f, data = ef
999165 [TEST] CPU read @0x2d0
999175 [L1] Cache miss: addr = 2d0
999235 [L2] Cache miss: addr = 2d0
1000125 [MEM] Mem hit: addr = 411, data = 00
1000135 [L2] Cache Allocate: addr = 2d0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1000145 [L1] Cache Allocate: addr = 2d0 data = 1f1e1d1c1b1a19181716151413121110
1000145 [L1] Cache hit from L2: addr = 2d0, data = 10
1000145 [TEST] CPU read @0x7d5
1000155 [L1] Cache miss: addr = 7d5
1000235 [L2] Cache hit: addr = 7d5, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1000245 [L1] Cache Allocate: addr = 7d5 data = 4f4e4d4c4b4a49484746454443424140
1000245 [L1] Cache hit from L2: addr = 7d5, data = 45
1000245 [TEST] CPU read @0x3ba
1000255 [L1] Cache miss: addr = 3ba
1000335 [L2] Cache miss: addr = 3ba
1001125 [MEM] Mem hit: addr = 2d0, data = c0
1001135 [L2] Cache Allocate: addr = 3ba data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1001145 [L1] Cache Allocate: addr = 3ba data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1001145 [L1] Cache hit from L2: addr = 3ba, data = da
1001145 [TEST] CPU read @0x5d8
1001155 [L1] Cache miss: addr = 5d8
1001235 [L2] Cache hit: addr = 5d8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1001245 [L1] Cache Allocate: addr = 5d8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1001245 [L1] Cache hit from L2: addr = 5d8, data = a8
1001245 [TEST] CPU read @0x6fd
1001255 [L1] Cache miss: addr = 6fd
1001335 [L2] Cache miss: addr = 6fd
1002125 [MEM] Mem hit: addr = 3ba, data = a0
1002135 [L2] Cache Allocate: addr = 6fd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1002145 [L1] Cache Allocate: addr = 6fd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1002145 [L1] Cache hit from L2: addr = 6fd, data = bd
1002145 [TEST] CPU read @0x4de
1002155 [L1] Cache miss: addr = 4de
1002235 [L2] Cache hit: addr = 4de, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1002245 [L1] Cache Allocate: addr = 4de data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1002245 [L1] Cache hit from L2: addr = 4de, data = ee
1002245 [TEST] CPU read @0x5a3
1002255 [L1] Cache miss: addr = 5a3
1002335 [L2] Cache hit: addr = 5a3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1002345 [L1] Cache Allocate: addr = 5a3 data = 8f8e8d8c8b8a89888786858483828180
1002345 [L1] Cache hit from L2: addr = 5a3, data = 83
1002345 [TEST] CPU read @0x2e1
1002355 [L1] Cache hit: addr = 2e1, data = c1
1002365 [TEST] CPU read @0x6ea
1002375 [L1] Cache miss: addr = 6ea
1002435 [L2] Cache hit: addr = 6ea, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1002445 [L1] Cache Allocate: addr = 6ea data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1002445 [L1] Cache hit from L2: addr = 6ea, data = aa
1002445 [TEST] CPU read @0x16a
1002455 [L1] Cache miss: addr = 16a
1002535 [L2] Cache hit: addr = 16a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1002545 [L1] Cache Allocate: addr = 16a data = 4f4e4d4c4b4a49484746454443424140
1002545 [L1] Cache hit from L2: addr = 16a, data = 4a
1002545 [TEST] CPU read @0x664
1002555 [L1] Cache miss: addr = 664
1002635 [L2] Cache miss: addr = 664
1003125 [MEM] Mem hit: addr = 6fd, data = e0
1003135 [L2] Cache Allocate: addr = 664 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1003145 [L1] Cache Allocate: addr = 664 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1003145 [L1] Cache hit from L2: addr = 664, data = e4
1003145 [TEST] CPU read @0x28e
1003155 [L1] Cache miss: addr = 28e
1003235 [L2] Cache miss: addr = 28e
1004125 [MEM] Mem hit: addr = 664, data = 60
1004135 [L2] Cache Allocate: addr = 28e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1004145 [L1] Cache Allocate: addr = 28e data = 6f6e6d6c6b6a69686766656463626160
1004145 [L1] Cache hit from L2: addr = 28e, data = 6e
1004145 [TEST] CPU read @0x29b
1004155 [L1] Cache miss: addr = 29b
1004235 [L2] Cache hit: addr = 29b, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1004245 [L1] Cache Allocate: addr = 29b data = 6f6e6d6c6b6a69686766656463626160
1004245 [L1] Cache hit from L2: addr = 29b, data = 6b
1004245 [TEST] CPU read @0x1f3
1004255 [L1] Cache miss: addr = 1f3
1004335 [L2] Cache miss: addr = 1f3
1005125 [MEM] Mem hit: addr = 28e, data = 80
1005135 [L2] Cache Allocate: addr = 1f3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1005145 [L1] Cache Allocate: addr = 1f3 data = 9f9e9d9c9b9a99989796959493929190
1005145 [L1] Cache hit from L2: addr = 1f3, data = 93
1005145 [TEST] CPU read @0x58e
1005155 [L1] Cache miss: addr = 58e
1005235 [L2] Cache miss: addr = 58e
1006125 [MEM] Mem hit: addr = 1f3, data = e0
1006135 [L2] Cache Allocate: addr = 58e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1006145 [L1] Cache Allocate: addr = 58e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1006145 [L1] Cache hit from L2: addr = 58e, data = ee
1006145 [TEST] CPU read @0x4cb
1006155 [L1] Cache hit: addr = 4cb, data = eb
1006165 [TEST] CPU read @0x029
1006175 [L1] Cache miss: addr = 029
1006235 [L2] Cache miss: addr = 029
1007125 [MEM] Mem hit: addr = 58e, data = 80
1007135 [L2] Cache Allocate: addr = 029 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1007145 [L1] Cache Allocate: addr = 029 data = 8f8e8d8c8b8a89888786858483828180
1007145 [L1] Cache hit from L2: addr = 029, data = 89
1007145 [TEST] CPU read @0x1fd
1007155 [L1] Cache hit: addr = 1fd, data = 9d
1007165 [TEST] CPU read @0x2eb
1007175 [L1] Cache hit: addr = 2eb, data = cb
1007185 [TEST] CPU read @0x3dc
1007195 [L1] Cache miss: addr = 3dc
1007235 [L2] Cache miss: addr = 3dc
1008125 [MEM] Mem hit: addr = 029, data = 20
1008135 [L2] Cache Allocate: addr = 3dc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1008145 [L1] Cache Allocate: addr = 3dc data = 3f3e3d3c3b3a39383736353433323130
1008145 [L1] Cache hit from L2: addr = 3dc, data = 3c
1008145 [TEST] CPU read @0x470
1008155 [L1] Cache miss: addr = 470
1008235 [L2] Cache miss: addr = 470
1009125 [MEM] Mem hit: addr = 3dc, data = c0
1009135 [L2] Cache Allocate: addr = 470 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1009145 [L1] Cache Allocate: addr = 470 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1009145 [L1] Cache hit from L2: addr = 470, data = d0
1009145 [TEST] CPU read @0x310
1009155 [L1] Cache miss: addr = 310
1009235 [L2] Cache miss: addr = 310
1010125 [MEM] Mem hit: addr = 470, data = 60
1010135 [L2] Cache Allocate: addr = 310 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1010145 [L1] Cache Allocate: addr = 310 data = 7f7e7d7c7b7a79787776757473727170
1010145 [L1] Cache hit from L2: addr = 310, data = 70
1010145 [TEST] CPU read @0x2c9
1010155 [L1] Cache miss: addr = 2c9
1010235 [L2] Cache miss: addr = 2c9
1011125 [MEM] Mem hit: addr = 310, data = 00
1011135 [L2] Cache Allocate: addr = 2c9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1011145 [L1] Cache Allocate: addr = 2c9 data = 0f0e0d0c0b0a09080706050403020100
1011145 [L1] Cache hit from L2: addr = 2c9, data = 09
1011145 [TEST] CPU read @0x273
1011155 [L1] Cache miss: addr = 273
1011235 [L2] Cache miss: addr = 273
1012125 [MEM] Mem hit: addr = 2c9, data = c0
1012135 [L2] Cache Allocate: addr = 273 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1012145 [L1] Cache Allocate: addr = 273 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1012145 [L1] Cache hit from L2: addr = 273, data = d3
1012145 [TEST] CPU read @0x0e7
1012155 [L1] Cache miss: addr = 0e7
1012235 [L2] Cache miss: addr = 0e7
1013125 [MEM] Mem hit: addr = 273, data = 60
1013135 [L2] Cache Allocate: addr = 0e7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1013145 [L1] Cache Allocate: addr = 0e7 data = 6f6e6d6c6b6a69686766656463626160
1013145 [L1] Cache hit from L2: addr = 0e7, data = 67
1013145 [TEST] CPU read @0x378
1013155 [L1] Cache hit: addr = 378, data = c8
1013165 [TEST] CPU read @0x487
1013175 [L1] Cache hit: addr = 487, data = 27
1013185 [TEST] CPU read @0x61d
1013195 [L1] Cache miss: addr = 61d
1013235 [L2] Cache miss: addr = 61d
1014125 [MEM] Mem hit: addr = 0e7, data = e0
1014135 [L2] Cache Allocate: addr = 61d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1014145 [L1] Cache Allocate: addr = 61d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1014145 [L1] Cache hit from L2: addr = 61d, data = fd
1014145 [TEST] CPU read @0x4a8
1014155 [L1] Cache miss: addr = 4a8
1014235 [L2] Cache miss: addr = 4a8
1015125 [MEM] Mem hit: addr = 61d, data = 00
1015135 [L2] Cache Allocate: addr = 4a8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1015145 [L1] Cache Allocate: addr = 4a8 data = 0f0e0d0c0b0a09080706050403020100
1015145 [L1] Cache hit from L2: addr = 4a8, data = 08
1015145 [TEST] CPU read @0x45c
1015155 [L1] Cache miss: addr = 45c
1015235 [L2] Cache miss: addr = 45c
1016125 [MEM] Mem hit: addr = 4a8, data = a0
1016135 [L2] Cache Allocate: addr = 45c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1016145 [L1] Cache Allocate: addr = 45c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1016145 [L1] Cache hit from L2: addr = 45c, data = bc
1016145 [TEST] CPU read @0x016
1016155 [L1] Cache miss: addr = 016
1016235 [L2] Cache miss: addr = 016
1017125 [MEM] Mem hit: addr = 45c, data = 40
1017135 [L2] Cache Allocate: addr = 016 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1017145 [L1] Cache Allocate: addr = 016 data = 5f5e5d5c5b5a59585756555453525150
1017145 [L1] Cache hit from L2: addr = 016, data = 56
1017145 [TEST] CPU read @0x561
1017155 [L1] Cache miss: addr = 561
1017235 [L2] Cache miss: addr = 561
1018125 [MEM] Mem hit: addr = 016, data = 00
1018135 [L2] Cache Allocate: addr = 561 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1018145 [L1] Cache Allocate: addr = 561 data = 0f0e0d0c0b0a09080706050403020100
1018145 [L1] Cache hit from L2: addr = 561, data = 01
1018145 [TEST] CPU read @0x21d
1018155 [L1] Cache miss: addr = 21d
1018235 [L2] Cache miss: addr = 21d
1019125 [MEM] Mem hit: addr = 561, data = 60
1019135 [L2] Cache Allocate: addr = 21d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1019145 [L1] Cache Allocate: addr = 21d data = 7f7e7d7c7b7a79787776757473727170
1019145 [L1] Cache hit from L2: addr = 21d, data = 7d
1019145 [TEST] CPU read @0x638
1019155 [L1] Cache miss: addr = 638
1019235 [L2] Cache miss: addr = 638
1020125 [MEM] Mem hit: addr = 21d, data = 00
1020135 [L2] Cache Allocate: addr = 638 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1020145 [L1] Cache Allocate: addr = 638 data = 1f1e1d1c1b1a19181716151413121110
1020145 [L1] Cache hit from L2: addr = 638, data = 18
1020145 [TEST] CPU read @0x4ac
1020155 [L1] Cache miss: addr = 4ac
1020235 [L2] Cache miss: addr = 4ac
1021125 [MEM] Mem hit: addr = 638, data = 20
1021135 [L2] Cache Allocate: addr = 4ac data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1021145 [L1] Cache Allocate: addr = 4ac data = 2f2e2d2c2b2a29282726252423222120
1021145 [L1] Cache hit from L2: addr = 4ac, data = 2c
1021145 [TEST] CPU read @0x666
1021155 [L1] Cache miss: addr = 666
1021235 [L2] Cache miss: addr = 666
1022125 [MEM] Mem hit: addr = 4ac, data = a0
1022135 [L2] Cache Allocate: addr = 666 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1022145 [L1] Cache Allocate: addr = 666 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1022145 [L1] Cache hit from L2: addr = 666, data = a6
1022145 [TEST] CPU read @0x444
1022155 [L1] Cache miss: addr = 444
1022235 [L2] Cache miss: addr = 444
1023125 [MEM] Mem hit: addr = 666, data = 60
1023135 [L2] Cache Allocate: addr = 444 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1023145 [L1] Cache Allocate: addr = 444 data = 6f6e6d6c6b6a69686766656463626160
1023145 [L1] Cache hit from L2: addr = 444, data = 64
1023145 [TEST] CPU read @0x266
1023155 [L1] Cache miss: addr = 266
1023235 [L2] Cache miss: addr = 266
1024125 [MEM] Mem hit: addr = 444, data = 40
1024135 [L2] Cache Allocate: addr = 266 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1024145 [L1] Cache Allocate: addr = 266 data = 4f4e4d4c4b4a49484746454443424140
1024145 [L1] Cache hit from L2: addr = 266, data = 46
1024145 [TEST] CPU read @0x45a
1024155 [L1] Cache miss: addr = 45a
1024235 [L2] Cache hit: addr = 45a, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1024245 [L1] Cache Allocate: addr = 45a data = 6f6e6d6c6b6a69686766656463626160
1024245 [L1] Cache hit from L2: addr = 45a, data = 6a
1024245 [TEST] CPU read @0x081
1024255 [L1] Cache miss: addr = 081
1024335 [L2] Cache miss: addr = 081
1025125 [MEM] Mem hit: addr = 266, data = 60
1025135 [L2] Cache Allocate: addr = 081 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1025145 [L1] Cache Allocate: addr = 081 data = 6f6e6d6c6b6a69686766656463626160
1025145 [L1] Cache hit from L2: addr = 081, data = 61
1025145 [TEST] CPU read @0x009
1025155 [L1] Cache miss: addr = 009
1025235 [L2] Cache miss: addr = 009
1026125 [MEM] Mem hit: addr = 081, data = 80
1026135 [L2] Cache Allocate: addr = 009 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1026145 [L1] Cache Allocate: addr = 009 data = 8f8e8d8c8b8a89888786858483828180
1026145 [L1] Cache hit from L2: addr = 009, data = 89
1026145 [TEST] CPU read @0x7c3
1026155 [L1] Cache miss: addr = 7c3
1026235 [L2] Cache hit: addr = 7c3, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1026245 [L1] Cache Allocate: addr = 7c3 data = 4f4e4d4c4b4a49484746454443424140
1026245 [L1] Cache hit from L2: addr = 7c3, data = 43
1026245 [TEST] CPU read @0x5c9
1026255 [L1] Cache miss: addr = 5c9
1026335 [L2] Cache hit: addr = 5c9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1026345 [L1] Cache Allocate: addr = 5c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1026345 [L1] Cache hit from L2: addr = 5c9, data = a9
1026345 [TEST] CPU read @0x674
1026355 [L1] Cache miss: addr = 674
1026435 [L2] Cache miss: addr = 674
1027125 [MEM] Mem hit: addr = 009, data = 00
1027135 [L2] Cache Allocate: addr = 674 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1027145 [L1] Cache Allocate: addr = 674 data = 1f1e1d1c1b1a19181716151413121110
1027145 [L1] Cache hit from L2: addr = 674, data = 14
1027145 [TEST] CPU read @0x3b0
1027155 [L1] Cache miss: addr = 3b0
1027235 [L2] Cache miss: addr = 3b0
1028125 [MEM] Mem hit: addr = 674, data = 60
1028135 [L2] Cache Allocate: addr = 3b0 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1028145 [L1] Cache Allocate: addr = 3b0 data = 7f7e7d7c7b7a79787776757473727170
1028145 [L1] Cache hit from L2: addr = 3b0, data = 70
1028145 [TEST] CPU read @0x406
1028155 [L1] Cache miss: addr = 406
1028235 [L2] Cache miss: addr = 406
1029125 [MEM] Mem hit: addr = 3b0, data = a0
1029135 [L2] Cache Allocate: addr = 406 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1029145 [L1] Cache Allocate: addr = 406 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1029145 [L1] Cache hit from L2: addr = 406, data = a6
1029145 [TEST] CPU read @0x0c7
1029155 [L1] Cache miss: addr = 0c7
1029235 [L2] Cache miss: addr = 0c7
1030125 [MEM] Mem hit: addr = 406, data = 00
1030135 [L2] Cache Allocate: addr = 0c7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1030145 [L1] Cache Allocate: addr = 0c7 data = 0f0e0d0c0b0a09080706050403020100
1030145 [L1] Cache hit from L2: addr = 0c7, data = 07
1030145 [TEST] CPU read @0x6c8
1030155 [L1] Cache miss: addr = 6c8
1030235 [L2] Cache hit: addr = 6c8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1030245 [L1] Cache Allocate: addr = 6c8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1030245 [L1] Cache hit from L2: addr = 6c8, data = a8
1030245 [TEST] CPU read @0x7b7
1030255 [L1] Cache miss: addr = 7b7
1030335 [L2] Cache miss: addr = 7b7
1031125 [MEM] Mem hit: addr = 0c7, data = c0
1031135 [L2] Cache Allocate: addr = 7b7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1031145 [L1] Cache Allocate: addr = 7b7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1031145 [L1] Cache hit from L2: addr = 7b7, data = d7
1031145 [TEST] CPU read @0x2e8
1031155 [L1] Cache hit: addr = 2e8, data = c8
1031165 [TEST] CPU read @0x5e7
1031175 [L1] Cache miss: addr = 5e7
1031235 [L2] Cache miss: addr = 5e7
1032125 [MEM] Mem hit: addr = 7b7, data = a0
1032135 [L2] Cache Allocate: addr = 5e7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1032145 [L1] Cache Allocate: addr = 5e7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1032145 [L1] Cache hit from L2: addr = 5e7, data = a7
1032145 [TEST] CPU read @0x504
1032155 [L1] Cache miss: addr = 504
1032235 [L2] Cache miss: addr = 504
1033125 [MEM] Mem hit: addr = 5e7, data = e0
1033135 [L2] Cache Allocate: addr = 504 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1033145 [L1] Cache Allocate: addr = 504 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1033145 [L1] Cache hit from L2: addr = 504, data = e4
1033145 [TEST] CPU read @0x040
1033155 [L1] Cache miss: addr = 040
1033235 [L2] Cache miss: addr = 040
1034125 [MEM] Mem hit: addr = 504, data = 00
1034135 [L2] Cache Allocate: addr = 040 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1034145 [L1] Cache Allocate: addr = 040 data = 0f0e0d0c0b0a09080706050403020100
1034145 [L1] Cache hit from L2: addr = 040, data = 00
1034145 [TEST] CPU read @0x1b0
1034155 [L1] Cache miss: addr = 1b0
1034235 [L2] Cache miss: addr = 1b0
1035125 [MEM] Mem hit: addr = 040, data = 40
1035135 [L2] Cache Allocate: addr = 1b0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1035145 [L1] Cache Allocate: addr = 1b0 data = 5f5e5d5c5b5a59585756555453525150
1035145 [L1] Cache hit from L2: addr = 1b0, data = 50
1035145 [TEST] CPU read @0x2eb
1035155 [L1] Cache hit: addr = 2eb, data = cb
1035165 [TEST] CPU read @0x034
1035175 [L1] Cache miss: addr = 034
1035235 [L2] Cache miss: addr = 034
1036125 [MEM] Mem hit: addr = 1b0, data = a0
1036135 [L2] Cache Allocate: addr = 034 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1036145 [L1] Cache Allocate: addr = 034 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1036145 [L1] Cache hit from L2: addr = 034, data = b4
1036145 [TEST] CPU read @0x566
1036155 [L1] Cache miss: addr = 566
1036235 [L2] Cache miss: addr = 566
1037125 [MEM] Mem hit: addr = 034, data = 20
1037135 [L2] Cache Allocate: addr = 566 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1037145 [L1] Cache Allocate: addr = 566 data = 2f2e2d2c2b2a29282726252423222120
1037145 [L1] Cache hit from L2: addr = 566, data = 26
1037145 [TEST] CPU read @0x73a
1037155 [L1] Cache miss: addr = 73a
1037235 [L2] Cache miss: addr = 73a
1038125 [MEM] Mem hit: addr = 566, data = 60
1038135 [L2] Cache Allocate: addr = 73a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1038145 [L1] Cache Allocate: addr = 73a data = 7f7e7d7c7b7a79787776757473727170
1038145 [L1] Cache hit from L2: addr = 73a, data = 7a
1038145 [TEST] CPU read @0x326
1038155 [L1] Cache miss: addr = 326
1038235 [L2] Cache miss: addr = 326
1039125 [MEM] Mem hit: addr = 73a, data = 20
1039135 [L2] Cache Allocate: addr = 326 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1039145 [L1] Cache Allocate: addr = 326 data = 2f2e2d2c2b2a29282726252423222120
1039145 [L1] Cache hit from L2: addr = 326, data = 26
1039145 [TEST] CPU read @0x27e
1039155 [L1] Cache miss: addr = 27e
1039235 [L2] Cache miss: addr = 27e
1040125 [MEM] Mem hit: addr = 326, data = 20
1040135 [L2] Cache Allocate: addr = 27e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1040145 [L1] Cache Allocate: addr = 27e data = 3f3e3d3c3b3a39383736353433323130
1040145 [L1] Cache hit from L2: addr = 27e, data = 3e
1040145 [TEST] CPU read @0x481
1040155 [L1] Cache hit: addr = 481, data = 21
1040165 [TEST] CPU read @0x01b
1040175 [L1] Cache miss: addr = 01b
1040235 [L2] Cache miss: addr = 01b
1041125 [MEM] Mem hit: addr = 27e, data = 60
1041135 [L2] Cache Allocate: addr = 01b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1041145 [L1] Cache Allocate: addr = 01b data = 7f7e7d7c7b7a79787776757473727170
1041145 [L1] Cache hit from L2: addr = 01b, data = 7b
1041145 [TEST] CPU read @0x4a0
1041155 [L1] Cache miss: addr = 4a0
1041235 [L2] Cache miss: addr = 4a0
1042125 [MEM] Mem hit: addr = 01b, data = 00
1042135 [L2] Cache Allocate: addr = 4a0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1042145 [L1] Cache Allocate: addr = 4a0 data = 0f0e0d0c0b0a09080706050403020100
1042145 [L1] Cache hit from L2: addr = 4a0, data = 00
1042145 [TEST] CPU read @0x731
1042155 [L1] Cache miss: addr = 731
1042235 [L2] Cache miss: addr = 731
1043125 [MEM] Mem hit: addr = 4a0, data = a0
1043135 [L2] Cache Allocate: addr = 731 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1043145 [L1] Cache Allocate: addr = 731 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1043145 [L1] Cache hit from L2: addr = 731, data = b1
1043145 [TEST] CPU read @0x1ce
1043155 [L1] Cache miss: addr = 1ce
1043235 [L2] Cache miss: addr = 1ce
1044125 [MEM] Mem hit: addr = 731, data = 20
1044135 [L2] Cache Allocate: addr = 1ce data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1044145 [L1] Cache Allocate: addr = 1ce data = 2f2e2d2c2b2a29282726252423222120
1044145 [L1] Cache hit from L2: addr = 1ce, data = 2e
1044145 [TEST] CPU read @0x1e8
1044155 [L1] Cache miss: addr = 1e8
1044235 [L2] Cache miss: addr = 1e8
1045125 [MEM] Mem hit: addr = 1ce, data = c0
1045135 [L2] Cache Allocate: addr = 1e8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1045145 [L1] Cache Allocate: addr = 1e8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1045145 [L1] Cache hit from L2: addr = 1e8, data = c8
1045145 [TEST] CPU read @0x61e
1045155 [L1] Cache miss: addr = 61e
1045235 [L2] Cache miss: addr = 61e
1046125 [MEM] Mem hit: addr = 1e8, data = e0
1046135 [L2] Cache Allocate: addr = 61e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1046145 [L1] Cache Allocate: addr = 61e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1046145 [L1] Cache hit from L2: addr = 61e, data = fe
1046145 [TEST] CPU read @0x613
1046155 [L1] Cache hit: addr = 613, data = f3
1046165 [TEST] CPU read @0x172
1046175 [L1] Cache miss: addr = 172
1046235 [L2] Cache hit: addr = 172, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1046245 [L1] Cache Allocate: addr = 172 data = 4f4e4d4c4b4a49484746454443424140
1046245 [L1] Cache hit from L2: addr = 172, data = 42
1046245 [TEST] CPU read @0x24c
1046255 [L1] Cache hit: addr = 24c, data = ec
1046265 [TEST] CPU read @0x5dc
1046275 [L1] Cache miss: addr = 5dc
1046335 [L2] Cache hit: addr = 5dc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1046345 [L1] Cache Allocate: addr = 5dc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1046345 [L1] Cache hit from L2: addr = 5dc, data = ac
1046345 [TEST] CPU read @0x65d
1046355 [L1] Cache miss: addr = 65d
1046435 [L2] Cache miss: addr = 65d
1047125 [MEM] Mem hit: addr = 61e, data = 00
1047135 [L2] Cache Allocate: addr = 65d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1047145 [L1] Cache Allocate: addr = 65d data = 1f1e1d1c1b1a19181716151413121110
1047145 [L1] Cache hit from L2: addr = 65d, data = 1d
1047145 [TEST] CPU read @0x44c
1047155 [L1] Cache miss: addr = 44c
1047235 [L2] Cache miss: addr = 44c
1048125 [MEM] Mem hit: addr = 65d, data = 40
1048135 [L2] Cache Allocate: addr = 44c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1048145 [L1] Cache Allocate: addr = 44c data = 4f4e4d4c4b4a49484746454443424140
1048145 [L1] Cache hit from L2: addr = 44c, data = 4c
1048145 [TEST] CPU read @0x5f8
1048155 [L1] Cache miss: addr = 5f8
1048235 [L2] Cache miss: addr = 5f8
1049125 [MEM] Mem hit: addr = 44c, data = 40
1049135 [L2] Cache Allocate: addr = 5f8 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1049145 [L1] Cache Allocate: addr = 5f8 data = 5f5e5d5c5b5a59585756555453525150
1049145 [L1] Cache hit from L2: addr = 5f8, data = 58
1049145 [TEST] CPU read @0x21e
1049155 [L1] Cache miss: addr = 21e
1049235 [L2] Cache miss: addr = 21e
1050125 [MEM] Mem hit: addr = 5f8, data = e0
1050135 [L2] Cache Allocate: addr = 21e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1050145 [L1] Cache Allocate: addr = 21e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1050145 [L1] Cache hit from L2: addr = 21e, data = fe
1050145 [TEST] CPU read @0x526
1050155 [L1] Cache miss: addr = 526
1050235 [L2] Cache miss: addr = 526
1051125 [MEM] Mem hit: addr = 21e, data = 00
1051135 [L2] Cache Allocate: addr = 526 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1051145 [L1] Cache Allocate: addr = 526 data = 0f0e0d0c0b0a09080706050403020100
1051145 [L1] Cache hit from L2: addr = 526, data = 06
1051145 [TEST] CPU read @0x49c
1051155 [L1] Cache miss: addr = 49c
1051235 [L2] Cache hit: addr = 49c, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1051245 [L1] Cache Allocate: addr = 49c data = 2f2e2d2c2b2a29282726252423222120
1051245 [L1] Cache hit from L2: addr = 49c, data = 2c
1051245 [TEST] CPU read @0x103
1051255 [L1] Cache miss: addr = 103
1051335 [L2] Cache miss: addr = 103
1052125 [MEM] Mem hit: addr = 526, data = 20
1052135 [L2] Cache Allocate: addr = 103 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1052145 [L1] Cache Allocate: addr = 103 data = 2f2e2d2c2b2a29282726252423222120
1052145 [L1] Cache hit from L2: addr = 103, data = 23
1052145 [TEST] CPU read @0x45e
1052155 [L1] Cache miss: addr = 45e
1052235 [L2] Cache miss: addr = 45e
1053125 [MEM] Mem hit: addr = 103, data = 00
1053135 [L2] Cache Allocate: addr = 45e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1053145 [L1] Cache Allocate: addr = 45e data = 1f1e1d1c1b1a19181716151413121110
1053145 [L1] Cache hit from L2: addr = 45e, data = 1e
1053145 [TEST] CPU read @0x0a7
1053155 [L1] Cache miss: addr = 0a7
1053235 [L2] Cache miss: addr = 0a7
1054125 [MEM] Mem hit: addr = 45e, data = 40
1054135 [L2] Cache Allocate: addr = 0a7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1054145 [L1] Cache Allocate: addr = 0a7 data = 4f4e4d4c4b4a49484746454443424140
1054145 [L1] Cache hit from L2: addr = 0a7, data = 47
1054145 [TEST] CPU read @0x7e3
1054155 [L1] Cache miss: addr = 7e3
1054235 [L2] Cache miss: addr = 7e3
1055125 [MEM] Mem hit: addr = 0a7, data = a0
1055135 [L2] Cache Allocate: addr = 7e3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1055145 [L1] Cache Allocate: addr = 7e3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1055145 [L1] Cache hit from L2: addr = 7e3, data = a3
1055145 [TEST] CPU read @0x3e4
1055155 [L1] Cache miss: addr = 3e4
1055235 [L2] Cache hit: addr = 3e4, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1055245 [L1] Cache Allocate: addr = 3e4 data = 6f6e6d6c6b6a69686766656463626160
1055245 [L1] Cache hit from L2: addr = 3e4, data = 64
1055245 [TEST] CPU read @0x749
1055255 [L1] Cache miss: addr = 749
1055335 [L2] Cache miss: addr = 749
1056125 [MEM] Mem hit: addr = 7e3, data = e0
1056135 [L2] Cache Allocate: addr = 749 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1056145 [L1] Cache Allocate: addr = 749 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1056145 [L1] Cache hit from L2: addr = 749, data = e9
1056145 [TEST] CPU read @0x524
1056155 [L1] Cache miss: addr = 524
1056235 [L2] Cache miss: addr = 524
1057125 [MEM] Mem hit: addr = 749, data = 40
1057135 [L2] Cache Allocate: addr = 524 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1057145 [L1] Cache Allocate: addr = 524 data = 4f4e4d4c4b4a49484746454443424140
1057145 [L1] Cache hit from L2: addr = 524, data = 44
1057145 [TEST] CPU read @0x708
1057155 [L1] Cache miss: addr = 708
1057235 [L2] Cache miss: addr = 708
1058125 [MEM] Mem hit: addr = 524, data = 20
1058135 [L2] Cache Allocate: addr = 708 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1058145 [L1] Cache Allocate: addr = 708 data = 2f2e2d2c2b2a29282726252423222120
1058145 [L1] Cache hit from L2: addr = 708, data = 28
1058145 [TEST] CPU read @0x185
1058155 [L1] Cache miss: addr = 185
1058235 [L2] Cache miss: addr = 185
1059125 [MEM] Mem hit: addr = 708, data = 00
1059135 [L2] Cache Allocate: addr = 185 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1059145 [L1] Cache Allocate: addr = 185 data = 0f0e0d0c0b0a09080706050403020100
1059145 [L1] Cache hit from L2: addr = 185, data = 05
1059145 [TEST] CPU read @0x340
1059155 [L1] Cache miss: addr = 340
1059235 [L2] Cache miss: addr = 340
1060125 [MEM] Mem hit: addr = 185, data = 80
1060135 [L2] Cache Allocate: addr = 340 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1060145 [L1] Cache Allocate: addr = 340 data = 8f8e8d8c8b8a89888786858483828180
1060145 [L1] Cache hit from L2: addr = 340, data = 80
1060145 [TEST] CPU read @0x1d7
1060155 [L1] Cache miss: addr = 1d7
1060235 [L2] Cache miss: addr = 1d7
1061125 [MEM] Mem hit: addr = 340, data = 40
1061135 [L2] Cache Allocate: addr = 1d7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1061145 [L1] Cache Allocate: addr = 1d7 data = 5f5e5d5c5b5a59585756555453525150
1061145 [L1] Cache hit from L2: addr = 1d7, data = 57
1061145 [TEST] CPU read @0x727
1061155 [L1] Cache miss: addr = 727
1061235 [L2] Cache miss: addr = 727
1062125 [MEM] Mem hit: addr = 1d7, data = c0
1062135 [L2] Cache Allocate: addr = 727 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1062145 [L1] Cache Allocate: addr = 727 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1062145 [L1] Cache hit from L2: addr = 727, data = c7
1062145 [TEST] CPU read @0x497
1062155 [L1] Cache miss: addr = 497
1062235 [L2] Cache hit: addr = 497, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1062245 [L1] Cache Allocate: addr = 497 data = 2f2e2d2c2b2a29282726252423222120
1062245 [L1] Cache hit from L2: addr = 497, data = 27
1062245 [TEST] CPU read @0x099
1062255 [L1] Cache miss: addr = 099
1062335 [L2] Cache miss: addr = 099
1063125 [MEM] Mem hit: addr = 727, data = 20
1063135 [L2] Cache Allocate: addr = 099 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1063145 [L1] Cache Allocate: addr = 099 data = 3f3e3d3c3b3a39383736353433323130
1063145 [L1] Cache hit from L2: addr = 099, data = 39
1063145 [TEST] CPU read @0x1b7
1063155 [L1] Cache miss: addr = 1b7
1063235 [L2] Cache miss: addr = 1b7
1064125 [MEM] Mem hit: addr = 099, data = 80
1064135 [L2] Cache Allocate: addr = 1b7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1064145 [L1] Cache Allocate: addr = 1b7 data = 9f9e9d9c9b9a99989796959493929190
1064145 [L1] Cache hit from L2: addr = 1b7, data = 97
1064145 [TEST] CPU read @0x716
1064155 [L1] Cache miss: addr = 716
1064235 [L2] Cache miss: addr = 716
1065125 [MEM] Mem hit: addr = 1b7, data = a0
1065135 [L2] Cache Allocate: addr = 716 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1065145 [L1] Cache Allocate: addr = 716 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1065145 [L1] Cache hit from L2: addr = 716, data = b6
1065145 [TEST] CPU read @0x5c4
1065155 [L1] Cache miss: addr = 5c4
1065235 [L2] Cache hit: addr = 5c4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1065245 [L1] Cache Allocate: addr = 5c4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1065245 [L1] Cache hit from L2: addr = 5c4, data = a4
1065245 [TEST] CPU read @0x060
1065255 [L1] Cache miss: addr = 060
1065335 [L2] Cache miss: addr = 060
1066125 [MEM] Mem hit: addr = 716, data = 00
1066135 [L2] Cache Allocate: addr = 060 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1066145 [L1] Cache Allocate: addr = 060 data = 0f0e0d0c0b0a09080706050403020100
1066145 [L1] Cache hit from L2: addr = 060, data = 00
1066145 [TEST] CPU read @0x16e
1066155 [L1] Cache miss: addr = 16e
1066235 [L2] Cache hit: addr = 16e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1066245 [L1] Cache Allocate: addr = 16e data = 4f4e4d4c4b4a49484746454443424140
1066245 [L1] Cache hit from L2: addr = 16e, data = 4e
1066245 [TEST] CPU read @0x703
1066255 [L1] Cache miss: addr = 703
1066335 [L2] Cache hit: addr = 703, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1066345 [L1] Cache Allocate: addr = 703 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1066345 [L1] Cache hit from L2: addr = 703, data = a3
1066345 [TEST] CPU read @0x3c2
1066355 [L1] Cache miss: addr = 3c2
1066435 [L2] Cache miss: addr = 3c2
1067125 [MEM] Mem hit: addr = 060, data = 60
1067135 [L2] Cache Allocate: addr = 3c2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1067145 [L1] Cache Allocate: addr = 3c2 data = 6f6e6d6c6b6a69686766656463626160
1067145 [L1] Cache hit from L2: addr = 3c2, data = 62
1067145 [TEST] CPU read @0x1b9
1067155 [L1] Cache miss: addr = 1b9
1067235 [L2] Cache miss: addr = 1b9
1068125 [MEM] Mem hit: addr = 3c2, data = c0
1068135 [L2] Cache Allocate: addr = 1b9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1068145 [L1] Cache Allocate: addr = 1b9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1068145 [L1] Cache hit from L2: addr = 1b9, data = d9
1068145 [TEST] CPU read @0x758
1068155 [L1] Cache miss: addr = 758
1068235 [L2] Cache miss: addr = 758
1069125 [MEM] Mem hit: addr = 1b9, data = a0
1069135 [L2] Cache Allocate: addr = 758 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1069145 [L1] Cache Allocate: addr = 758 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1069145 [L1] Cache hit from L2: addr = 758, data = b8
1069145 [TEST] CPU read @0x736
1069155 [L1] Cache miss: addr = 736
1069235 [L2] Cache miss: addr = 736
1070125 [MEM] Mem hit: addr = 758, data = 40
1070135 [L2] Cache Allocate: addr = 736 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1070145 [L1] Cache Allocate: addr = 736 data = 5f5e5d5c5b5a59585756555453525150
1070145 [L1] Cache hit from L2: addr = 736, data = 56
1070145 [TEST] CPU read @0x3f2
1070155 [L1] Cache hit: addr = 3f2, data = 72
1070165 [TEST] CPU read @0x5b7
1070175 [L1] Cache hit: addr = 5b7, data = 97
1070185 [TEST] CPU read @0x5e8
1070195 [L1] Cache miss: addr = 5e8
1070235 [L2] Cache miss: addr = 5e8
1071125 [MEM] Mem hit: addr = 736, data = 20
1071135 [L2] Cache Allocate: addr = 5e8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1071145 [L1] Cache Allocate: addr = 5e8 data = 2f2e2d2c2b2a29282726252423222120
1071145 [L1] Cache hit from L2: addr = 5e8, data = 28
1071145 [TEST] CPU read @0x65f
1071155 [L1] Cache miss: addr = 65f
1071235 [L2] Cache miss: addr = 65f
1072125 [MEM] Mem hit: addr = 5e8, data = e0
1072135 [L2] Cache Allocate: addr = 65f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1072145 [L1] Cache Allocate: addr = 65f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1072145 [L1] Cache hit from L2: addr = 65f, data = ff
1072145 [TEST] CPU read @0x39c
1072155 [L1] Cache miss: addr = 39c
1072235 [L2] Cache miss: addr = 39c
1073125 [MEM] Mem hit: addr = 65f, data = 40
1073135 [L2] Cache Allocate: addr = 39c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1073145 [L1] Cache Allocate: addr = 39c data = 5f5e5d5c5b5a59585756555453525150
1073145 [L1] Cache hit from L2: addr = 39c, data = 5c
1073145 [TEST] CPU read @0x0c8
1073155 [L1] Cache miss: addr = 0c8
1073235 [L2] Cache miss: addr = 0c8
1074125 [MEM] Mem hit: addr = 39c, data = 80
1074135 [L2] Cache Allocate: addr = 0c8 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1074145 [L1] Cache Allocate: addr = 0c8 data = 8f8e8d8c8b8a89888786858483828180
1074145 [L1] Cache hit from L2: addr = 0c8, data = 88
1074145 [TEST] CPU read @0x041
1074155 [L1] Cache miss: addr = 041
1074235 [L2] Cache miss: addr = 041
1075125 [MEM] Mem hit: addr = 0c8, data = c0
1075135 [L2] Cache Allocate: addr = 041 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1075145 [L1] Cache Allocate: addr = 041 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1075145 [L1] Cache hit from L2: addr = 041, data = c1
1075145 [TEST] CPU read @0x57a
1075155 [L1] Cache miss: addr = 57a
1075235 [L2] Cache miss: addr = 57a
1076125 [MEM] Mem hit: addr = 041, data = 40
1076135 [L2] Cache Allocate: addr = 57a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1076145 [L1] Cache Allocate: addr = 57a data = 5f5e5d5c5b5a59585756555453525150
1076145 [L1] Cache hit from L2: addr = 57a, data = 5a
1076145 [TEST] CPU read @0x561
1076155 [L1] Cache miss: addr = 561
1076235 [L2] Cache hit: addr = 561, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1076245 [L1] Cache Allocate: addr = 561 data = 4f4e4d4c4b4a49484746454443424140
1076245 [L1] Cache hit from L2: addr = 561, data = 41
1076245 [TEST] CPU read @0x082
1076255 [L1] Cache miss: addr = 082
1076335 [L2] Cache miss: addr = 082
1077125 [MEM] Mem hit: addr = 57a, data = 60
1077135 [L2] Cache Allocate: addr = 082 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1077145 [L1] Cache Allocate: addr = 082 data = 6f6e6d6c6b6a69686766656463626160
1077145 [L1] Cache hit from L2: addr = 082, data = 62
1077145 [TEST] CPU read @0x463
1077155 [L1] Cache miss: addr = 463
1077235 [L2] Cache miss: addr = 463
1078125 [MEM] Mem hit: addr = 082, data = 80
1078135 [L2] Cache Allocate: addr = 463 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1078145 [L1] Cache Allocate: addr = 463 data = 8f8e8d8c8b8a89888786858483828180
1078145 [L1] Cache hit from L2: addr = 463, data = 83
1078145 [TEST] CPU read @0x4a8
1078155 [L1] Cache miss: addr = 4a8
1078235 [L2] Cache miss: addr = 4a8
1079125 [MEM] Mem hit: addr = 463, data = 60
1079135 [L2] Cache Allocate: addr = 4a8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1079145 [L1] Cache Allocate: addr = 4a8 data = 6f6e6d6c6b6a69686766656463626160
1079145 [L1] Cache hit from L2: addr = 4a8, data = 68
1079145 [TEST] CPU read @0x5fa
1079155 [L1] Cache miss: addr = 5fa
1079235 [L2] Cache miss: addr = 5fa
1080125 [MEM] Mem hit: addr = 4a8, data = a0
1080135 [L2] Cache Allocate: addr = 5fa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1080145 [L1] Cache Allocate: addr = 5fa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1080145 [L1] Cache hit from L2: addr = 5fa, data = ba
1080145 [TEST] CPU read @0x1f6
1080155 [L1] Cache miss: addr = 1f6
1080235 [L2] Cache miss: addr = 1f6
1081125 [MEM] Mem hit: addr = 5fa, data = e0
1081135 [L2] Cache Allocate: addr = 1f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1081145 [L1] Cache Allocate: addr = 1f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1081145 [L1] Cache hit from L2: addr = 1f6, data = f6
1081145 [TEST] CPU read @0x5c1
1081155 [L1] Cache miss: addr = 5c1
1081235 [L2] Cache hit: addr = 5c1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1081245 [L1] Cache Allocate: addr = 5c1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1081245 [L1] Cache hit from L2: addr = 5c1, data = a1
1081245 [TEST] CPU read @0x212
1081255 [L1] Cache miss: addr = 212
1081335 [L2] Cache miss: addr = 212
1082125 [MEM] Mem hit: addr = 1f6, data = e0
1082135 [L2] Cache Allocate: addr = 212 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1082145 [L1] Cache Allocate: addr = 212 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1082145 [L1] Cache hit from L2: addr = 212, data = f2
1082145 [TEST] CPU read @0x0d9
1082155 [L1] Cache miss: addr = 0d9
1082235 [L2] Cache miss: addr = 0d9
1083125 [MEM] Mem hit: addr = 212, data = 00
1083135 [L2] Cache Allocate: addr = 0d9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1083145 [L1] Cache Allocate: addr = 0d9 data = 1f1e1d1c1b1a19181716151413121110
1083145 [L1] Cache hit from L2: addr = 0d9, data = 19
1083145 [TEST] CPU read @0x253
1083155 [L1] Cache miss: addr = 253
1083235 [L2] Cache hit: addr = 253, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1083245 [L1] Cache Allocate: addr = 253 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1083245 [L1] Cache hit from L2: addr = 253, data = e3
1083245 [TEST] CPU read @0x69d
1083255 [L1] Cache hit: addr = 69d, data = bd
1083265 [TEST] CPU read @0x335
1083275 [L1] Cache miss: addr = 335
1083335 [L2] Cache miss: addr = 335
1084125 [MEM] Mem hit: addr = 0d9, data = c0
1084135 [L2] Cache Allocate: addr = 335 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1084145 [L1] Cache Allocate: addr = 335 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1084145 [L1] Cache hit from L2: addr = 335, data = d5
1084145 [TEST] CPU read @0x2cd
1084155 [L1] Cache miss: addr = 2cd
1084235 [L2] Cache miss: addr = 2cd
1085125 [MEM] Mem hit: addr = 335, data = 20
1085135 [L2] Cache Allocate: addr = 2cd data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1085145 [L1] Cache Allocate: addr = 2cd data = 2f2e2d2c2b2a29282726252423222120
1085145 [L1] Cache hit from L2: addr = 2cd, data = 2d
1085145 [TEST] CPU read @0x703
1085155 [L1] Cache miss: addr = 703
1085235 [L2] Cache miss: addr = 703
1086125 [MEM] Mem hit: addr = 2cd, data = c0
1086135 [L2] Cache Allocate: addr = 703 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1086145 [L1] Cache Allocate: addr = 703 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1086145 [L1] Cache hit from L2: addr = 703, data = c3
1086145 [TEST] CPU read @0x5f2
1086155 [L1] Cache miss: addr = 5f2
1086235 [L2] Cache miss: addr = 5f2
1087125 [MEM] Mem hit: addr = 703, data = 00
1087135 [L2] Cache Allocate: addr = 5f2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1087145 [L1] Cache Allocate: addr = 5f2 data = 1f1e1d1c1b1a19181716151413121110
1087145 [L1] Cache hit from L2: addr = 5f2, data = 12
1087145 [TEST] CPU read @0x6a1
1087155 [L1] Cache miss: addr = 6a1
1087235 [L2] Cache miss: addr = 6a1
1088125 [MEM] Mem hit: addr = 5f2, data = e0
1088135 [L2] Cache Allocate: addr = 6a1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1088145 [L1] Cache Allocate: addr = 6a1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1088145 [L1] Cache hit from L2: addr = 6a1, data = e1
1088145 [TEST] CPU read @0x63a
1088155 [L1] Cache miss: addr = 63a
1088235 [L2] Cache miss: addr = 63a
1089125 [MEM] Mem hit: addr = 6a1, data = a0
1089135 [L2] Cache Allocate: addr = 63a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1089145 [L1] Cache Allocate: addr = 63a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1089145 [L1] Cache hit from L2: addr = 63a, data = ba
1089145 [TEST] CPU read @0x400
1089155 [L1] Cache miss: addr = 400
1089235 [L2] Cache miss: addr = 400
1090125 [MEM] Mem hit: addr = 63a, data = 20
1090135 [L2] Cache Allocate: addr = 400 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1090145 [L1] Cache Allocate: addr = 400 data = 2f2e2d2c2b2a29282726252423222120
1090145 [L1] Cache hit from L2: addr = 400, data = 20
1090145 [TEST] CPU read @0x35c
1090155 [L1] Cache miss: addr = 35c
1090235 [L2] Cache miss: addr = 35c
1091125 [MEM] Mem hit: addr = 400, data = 00
1091135 [L2] Cache Allocate: addr = 35c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1091145 [L1] Cache Allocate: addr = 35c data = 1f1e1d1c1b1a19181716151413121110
1091145 [L1] Cache hit from L2: addr = 35c, data = 1c
1091145 [TEST] CPU read @0x794
1091155 [L1] Cache miss: addr = 794
1091235 [L2] Cache miss: addr = 794
1092125 [MEM] Mem hit: addr = 35c, data = 40
1092135 [L2] Cache Allocate: addr = 794 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1092145 [L1] Cache Allocate: addr = 794 data = 5f5e5d5c5b5a59585756555453525150
1092145 [L1] Cache hit from L2: addr = 794, data = 54
1092145 [TEST] CPU read @0x3fb
1092155 [L1] Cache hit: addr = 3fb, data = 7b
1092165 [TEST] CPU read @0x29f
1092175 [L1] Cache miss: addr = 29f
1092235 [L2] Cache miss: addr = 29f
1093125 [MEM] Mem hit: addr = 794, data = 80
1093135 [L2] Cache Allocate: addr = 29f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1093145 [L1] Cache Allocate: addr = 29f data = 9f9e9d9c9b9a99989796959493929190
1093145 [L1] Cache hit from L2: addr = 29f, data = 9f
1093145 [TEST] CPU read @0x7c5
1093155 [L1] Cache miss: addr = 7c5
1093235 [L2] Cache hit: addr = 7c5, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1093245 [L1] Cache Allocate: addr = 7c5 data = 4f4e4d4c4b4a49484746454443424140
1093245 [L1] Cache hit from L2: addr = 7c5, data = 45
1093245 [TEST] CPU read @0x276
1093255 [L1] Cache miss: addr = 276
1093335 [L2] Cache miss: addr = 276
1094125 [MEM] Mem hit: addr = 29f, data = 80
1094135 [L2] Cache Allocate: addr = 276 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1094145 [L1] Cache Allocate: addr = 276 data = 9f9e9d9c9b9a99989796959493929190
1094145 [L1] Cache hit from L2: addr = 276, data = 96
1094145 [TEST] CPU read @0x38d
1094155 [L1] Cache miss: addr = 38d
1094235 [L2] Cache miss: addr = 38d
1095125 [MEM] Mem hit: addr = 276, data = 60
1095135 [L2] Cache Allocate: addr = 38d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1095145 [L1] Cache Allocate: addr = 38d data = 6f6e6d6c6b6a69686766656463626160
1095145 [L1] Cache hit from L2: addr = 38d, data = 6d
1095145 [TEST] CPU read @0x474
1095155 [L1] Cache miss: addr = 474
1095235 [L2] Cache miss: addr = 474
1096125 [MEM] Mem hit: addr = 38d, data = 80
1096135 [L2] Cache Allocate: addr = 474 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1096145 [L1] Cache Allocate: addr = 474 data = 9f9e9d9c9b9a99989796959493929190
1096145 [L1] Cache hit from L2: addr = 474, data = 94
1096145 [TEST] CPU read @0x32e
1096155 [L1] Cache miss: addr = 32e
1096235 [L2] Cache miss: addr = 32e
1097125 [MEM] Mem hit: addr = 474, data = 60
1097135 [L2] Cache Allocate: addr = 32e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1097145 [L1] Cache Allocate: addr = 32e data = 6f6e6d6c6b6a69686766656463626160
1097145 [L1] Cache hit from L2: addr = 32e, data = 6e
1097145 [TEST] CPU read @0x0a8
1097155 [L1] Cache miss: addr = 0a8
1097235 [L2] Cache miss: addr = 0a8
1098125 [MEM] Mem hit: addr = 32e, data = 20
1098135 [L2] Cache Allocate: addr = 0a8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1098145 [L1] Cache Allocate: addr = 0a8 data = 2f2e2d2c2b2a29282726252423222120
1098145 [L1] Cache hit from L2: addr = 0a8, data = 28
1098145 [TEST] CPU read @0x699
1098155 [L1] Cache hit: addr = 699, data = b9
1098165 [TEST] CPU read @0x7a8
1098175 [L1] Cache miss: addr = 7a8
1098235 [L2] Cache miss: addr = 7a8
1099125 [MEM] Mem hit: addr = 0a8, data = a0
1099135 [L2] Cache Allocate: addr = 7a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1099145 [L1] Cache Allocate: addr = 7a8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1099145 [L1] Cache hit from L2: addr = 7a8, data = a8
1099145 [TEST] CPU read @0x57b
1099155 [L1] Cache miss: addr = 57b
1099235 [L2] Cache miss: addr = 57b
1100125 [MEM] Mem hit: addr = 7a8, data = a0
1100135 [L2] Cache Allocate: addr = 57b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1100145 [L1] Cache Allocate: addr = 57b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1100145 [L1] Cache hit from L2: addr = 57b, data = bb
1100145 [TEST] CPU read @0x79e
1100155 [L1] Cache miss: addr = 79e
1100235 [L2] Cache miss: addr = 79e
1101125 [MEM] Mem hit: addr = 57b, data = 60
1101135 [L2] Cache Allocate: addr = 79e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1101145 [L1] Cache Allocate: addr = 79e data = 7f7e7d7c7b7a79787776757473727170
1101145 [L1] Cache hit from L2: addr = 79e, data = 7e
1101145 [TEST] CPU read @0x76d
1101155 [L1] Cache miss: addr = 76d
1101235 [L2] Cache miss: addr = 76d
1102125 [MEM] Mem hit: addr = 79e, data = 80
1102135 [L2] Cache Allocate: addr = 76d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1102145 [L1] Cache Allocate: addr = 76d data = 8f8e8d8c8b8a89888786858483828180
1102145 [L1] Cache hit from L2: addr = 76d, data = 8d
1102145 [TEST] CPU read @0x558
1102155 [L1] Cache hit: addr = 558, data = d8
1102165 [TEST] CPU read @0x78b
1102175 [L1] Cache miss: addr = 78b
1102235 [L2] Cache hit: addr = 78b, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1102245 [L1] Cache Allocate: addr = 78b data = 6f6e6d6c6b6a69686766656463626160
1102245 [L1] Cache hit from L2: addr = 78b, data = 6b
1102245 [TEST] CPU read @0x4b8
1102255 [L1] Cache miss: addr = 4b8
1102335 [L2] Cache miss: addr = 4b8
1103125 [MEM] Mem hit: addr = 76d, data = 60
1103135 [L2] Cache Allocate: addr = 4b8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1103145 [L1] Cache Allocate: addr = 4b8 data = 7f7e7d7c7b7a79787776757473727170
1103145 [L1] Cache hit from L2: addr = 4b8, data = 78
1103145 [TEST] CPU read @0x789
1103155 [L1] Cache hit: addr = 789, data = 69
1103165 [TEST] CPU read @0x24a
1103175 [L1] Cache hit: addr = 24a, data = ea
1103185 [TEST] CPU read @0x578
1103195 [L1] Cache miss: addr = 578
1103235 [L2] Cache miss: addr = 578
1104125 [MEM] Mem hit: addr = 4b8, data = a0
1104135 [L2] Cache Allocate: addr = 578 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1104145 [L1] Cache Allocate: addr = 578 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1104145 [L1] Cache hit from L2: addr = 578, data = b8
1104145 [TEST] CPU read @0x6e0
1104155 [L1] Cache miss: addr = 6e0
1104235 [L2] Cache miss: addr = 6e0
1105125 [MEM] Mem hit: addr = 578, data = 60
1105135 [L2] Cache Allocate: addr = 6e0 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1105145 [L1] Cache Allocate: addr = 6e0 data = 6f6e6d6c6b6a69686766656463626160
1105145 [L1] Cache hit from L2: addr = 6e0, data = 60
1105145 [TEST] CPU read @0x6d0
1105155 [L1] Cache hit: addr = 6d0, data = b0
1105165 [TEST] CPU read @0x3a9
1105175 [L1] Cache miss: addr = 3a9
1105235 [L2] Cache miss: addr = 3a9
1106125 [MEM] Mem hit: addr = 6e0, data = e0
1106135 [L2] Cache Allocate: addr = 3a9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1106145 [L1] Cache Allocate: addr = 3a9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1106145 [L1] Cache hit from L2: addr = 3a9, data = e9
1106145 [TEST] CPU read @0x45c
1106155 [L1] Cache miss: addr = 45c
1106235 [L2] Cache miss: addr = 45c
1107125 [MEM] Mem hit: addr = 3a9, data = a0
1107135 [L2] Cache Allocate: addr = 45c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1107145 [L1] Cache Allocate: addr = 45c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1107145 [L1] Cache hit from L2: addr = 45c, data = bc
1107145 [TEST] CPU read @0x451
1107155 [L1] Cache hit: addr = 451, data = b1
1107165 [TEST] CPU read @0x173
1107175 [L1] Cache miss: addr = 173
1107235 [L2] Cache hit: addr = 173, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1107245 [L1] Cache Allocate: addr = 173 data = 4f4e4d4c4b4a49484746454443424140
1107245 [L1] Cache hit from L2: addr = 173, data = 43
1107245 [TEST] CPU read @0x4fe
1107255 [L1] Cache miss: addr = 4fe
1107335 [L2] Cache hit: addr = 4fe, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1107345 [L1] Cache Allocate: addr = 4fe data = 8f8e8d8c8b8a89888786858483828180
1107345 [L1] Cache hit from L2: addr = 4fe, data = 8e
1107345 [TEST] CPU read @0x170
1107355 [L1] Cache miss: addr = 170
1107435 [L2] Cache hit: addr = 170, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1107445 [L1] Cache Allocate: addr = 170 data = 4f4e4d4c4b4a49484746454443424140
1107445 [L1] Cache hit from L2: addr = 170, data = 40
1107445 [TEST] CPU read @0x092
1107455 [L1] Cache miss: addr = 092
1107535 [L2] Cache miss: addr = 092
1108125 [MEM] Mem hit: addr = 45c, data = 40
1108135 [L2] Cache Allocate: addr = 092 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1108145 [L1] Cache Allocate: addr = 092 data = 5f5e5d5c5b5a59585756555453525150
1108145 [L1] Cache hit from L2: addr = 092, data = 52
1108145 [TEST] CPU read @0x236
1108155 [L1] Cache miss: addr = 236
1108235 [L2] Cache hit: addr = 236, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1108245 [L1] Cache Allocate: addr = 236 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1108245 [L1] Cache hit from L2: addr = 236, data = e6
1108245 [TEST] CPU read @0x023
1108255 [L1] Cache miss: addr = 023
1108335 [L2] Cache miss: addr = 023
1109125 [MEM] Mem hit: addr = 092, data = 80
1109135 [L2] Cache Allocate: addr = 023 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1109145 [L1] Cache Allocate: addr = 023 data = 8f8e8d8c8b8a89888786858483828180
1109145 [L1] Cache hit from L2: addr = 023, data = 83
1109145 [TEST] CPU read @0x5d9
1109155 [L1] Cache miss: addr = 5d9
1109235 [L2] Cache hit: addr = 5d9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1109245 [L1] Cache Allocate: addr = 5d9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1109245 [L1] Cache hit from L2: addr = 5d9, data = a9
1109245 [TEST] CPU read @0x410
1109255 [L1] Cache miss: addr = 410
1109335 [L2] Cache miss: addr = 410
1110125 [MEM] Mem hit: addr = 023, data = 20
1110135 [L2] Cache Allocate: addr = 410 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1110145 [L1] Cache Allocate: addr = 410 data = 3f3e3d3c3b3a39383736353433323130
1110145 [L1] Cache hit from L2: addr = 410, data = 30
1110145 [TEST] CPU read @0x41f
1110155 [L1] Cache hit: addr = 41f, data = 3f
1110165 [TEST] CPU read @0x567
1110175 [L1] Cache miss: addr = 567
1110235 [L2] Cache miss: addr = 567
1111125 [MEM] Mem hit: addr = 410, data = 00
1111135 [L2] Cache Allocate: addr = 567 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1111145 [L1] Cache Allocate: addr = 567 data = 0f0e0d0c0b0a09080706050403020100
1111145 [L1] Cache hit from L2: addr = 567, data = 07
1111145 [TEST] CPU read @0x602
1111155 [L1] Cache miss: addr = 602
1111235 [L2] Cache miss: addr = 602
1112125 [MEM] Mem hit: addr = 567, data = 60
1112135 [L2] Cache Allocate: addr = 602 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1112145 [L1] Cache Allocate: addr = 602 data = 6f6e6d6c6b6a69686766656463626160
1112145 [L1] Cache hit from L2: addr = 602, data = 62
1112145 [TEST] CPU read @0x051
1112155 [L1] Cache miss: addr = 051
1112235 [L2] Cache miss: addr = 051
1113125 [MEM] Mem hit: addr = 602, data = 00
1113135 [L2] Cache Allocate: addr = 051 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1113145 [L1] Cache Allocate: addr = 051 data = 1f1e1d1c1b1a19181716151413121110
1113145 [L1] Cache hit from L2: addr = 051, data = 11
1113145 [TEST] CPU read @0x030
1113155 [L1] Cache miss: addr = 030
1113235 [L2] Cache miss: addr = 030
1114125 [MEM] Mem hit: addr = 051, data = 40
1114135 [L2] Cache Allocate: addr = 030 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1114145 [L1] Cache Allocate: addr = 030 data = 5f5e5d5c5b5a59585756555453525150
1114145 [L1] Cache hit from L2: addr = 030, data = 50
1114145 [TEST] CPU read @0x592
1114155 [L1] Cache miss: addr = 592
1114235 [L2] Cache miss: addr = 592
1115125 [MEM] Mem hit: addr = 030, data = 20
1115135 [L2] Cache Allocate: addr = 592 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1115145 [L1] Cache Allocate: addr = 592 data = 3f3e3d3c3b3a39383736353433323130
1115145 [L1] Cache hit from L2: addr = 592, data = 32
1115145 [TEST] CPU read @0x2d2
1115155 [L1] Cache miss: addr = 2d2
1115235 [L2] Cache miss: addr = 2d2
1116125 [MEM] Mem hit: addr = 592, data = 80
1116135 [L2] Cache Allocate: addr = 2d2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1116145 [L1] Cache Allocate: addr = 2d2 data = 9f9e9d9c9b9a99989796959493929190
1116145 [L1] Cache hit from L2: addr = 2d2, data = 92
1116145 [TEST] CPU read @0x545
1116155 [L1] Cache miss: addr = 545
1116235 [L2] Cache hit: addr = 545, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1116245 [L1] Cache Allocate: addr = 545 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1116245 [L1] Cache hit from L2: addr = 545, data = c5
1116245 [TEST] CPU read @0x533
1116255 [L1] Cache miss: addr = 533
1116335 [L2] Cache miss: addr = 533
1117125 [MEM] Mem hit: addr = 2d2, data = c0
1117135 [L2] Cache Allocate: addr = 533 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1117145 [L1] Cache Allocate: addr = 533 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1117145 [L1] Cache hit from L2: addr = 533, data = d3
1117145 [TEST] CPU read @0x513
1117155 [L1] Cache miss: addr = 513
1117235 [L2] Cache miss: addr = 513
1118125 [MEM] Mem hit: addr = 533, data = 20
1118135 [L2] Cache Allocate: addr = 513 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1118145 [L1] Cache Allocate: addr = 513 data = 3f3e3d3c3b3a39383736353433323130
1118145 [L1] Cache hit from L2: addr = 513, data = 33
1118145 [TEST] CPU read @0x0a4
1118155 [L1] Cache miss: addr = 0a4
1118235 [L2] Cache miss: addr = 0a4
1119125 [MEM] Mem hit: addr = 513, data = 00
1119135 [L2] Cache Allocate: addr = 0a4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1119145 [L1] Cache Allocate: addr = 0a4 data = 0f0e0d0c0b0a09080706050403020100
1119145 [L1] Cache hit from L2: addr = 0a4, data = 04
1119145 [TEST] CPU read @0x796
1119155 [L1] Cache miss: addr = 796
1119235 [L2] Cache miss: addr = 796
1120125 [MEM] Mem hit: addr = 0a4, data = a0
1120135 [L2] Cache Allocate: addr = 796 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1120145 [L1] Cache Allocate: addr = 796 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1120145 [L1] Cache hit from L2: addr = 796, data = b6
1120145 [TEST] CPU read @0x34d
1120155 [L1] Cache miss: addr = 34d
1120235 [L2] Cache miss: addr = 34d
1121125 [MEM] Mem hit: addr = 796, data = 80
1121135 [L2] Cache Allocate: addr = 34d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1121145 [L1] Cache Allocate: addr = 34d data = 8f8e8d8c8b8a89888786858483828180
1121145 [L1] Cache hit from L2: addr = 34d, data = 8d
1121145 [TEST] CPU read @0x0fe
1121155 [L1] Cache miss: addr = 0fe
1121235 [L2] Cache miss: addr = 0fe
1122125 [MEM] Mem hit: addr = 34d, data = 40
1122135 [L2] Cache Allocate: addr = 0fe data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1122145 [L1] Cache Allocate: addr = 0fe data = 5f5e5d5c5b5a59585756555453525150
1122145 [L1] Cache hit from L2: addr = 0fe, data = 5e
1122145 [TEST] CPU read @0x14a
1122155 [L1] Cache miss: addr = 14a
1122235 [L2] Cache miss: addr = 14a
1123125 [MEM] Mem hit: addr = 0fe, data = e0
1123135 [L2] Cache Allocate: addr = 14a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1123145 [L1] Cache Allocate: addr = 14a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1123145 [L1] Cache hit from L2: addr = 14a, data = ea
1123145 [TEST] CPU read @0x381
1123155 [L1] Cache miss: addr = 381
1123235 [L2] Cache miss: addr = 381
1124125 [MEM] Mem hit: addr = 14a, data = 40
1124135 [L2] Cache Allocate: addr = 381 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1124145 [L1] Cache Allocate: addr = 381 data = 4f4e4d4c4b4a49484746454443424140
1124145 [L1] Cache hit from L2: addr = 381, data = 41
1124145 [TEST] CPU read @0x64c
1124155 [L1] Cache miss: addr = 64c
1124235 [L2] Cache miss: addr = 64c
1125125 [MEM] Mem hit: addr = 381, data = 80
1125135 [L2] Cache Allocate: addr = 64c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1125145 [L1] Cache Allocate: addr = 64c data = 8f8e8d8c8b8a89888786858483828180
1125145 [L1] Cache hit from L2: addr = 64c, data = 8c
1125145 [TEST] CPU read @0x21a
1125155 [L1] Cache miss: addr = 21a
1125235 [L2] Cache miss: addr = 21a
1126125 [MEM] Mem hit: addr = 64c, data = 40
1126135 [L2] Cache Allocate: addr = 21a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1126145 [L1] Cache Allocate: addr = 21a data = 5f5e5d5c5b5a59585756555453525150
1126145 [L1] Cache hit from L2: addr = 21a, data = 5a
1126145 [TEST] CPU read @0x5fb
1126155 [L1] Cache miss: addr = 5fb
1126235 [L2] Cache miss: addr = 5fb
1127125 [MEM] Mem hit: addr = 21a, data = 00
1127135 [L2] Cache Allocate: addr = 5fb data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1127145 [L1] Cache Allocate: addr = 5fb data = 1f1e1d1c1b1a19181716151413121110
1127145 [L1] Cache hit from L2: addr = 5fb, data = 1b
1127145 [TEST] CPU read @0x52e
1127155 [L1] Cache miss: addr = 52e
1127235 [L2] Cache miss: addr = 52e
1128125 [MEM] Mem hit: addr = 5fb, data = e0
1128135 [L2] Cache Allocate: addr = 52e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1128145 [L1] Cache Allocate: addr = 52e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1128145 [L1] Cache hit from L2: addr = 52e, data = ee
1128145 [TEST] CPU read @0x767
1128155 [L1] Cache miss: addr = 767
1128235 [L2] Cache miss: addr = 767
1129125 [MEM] Mem hit: addr = 52e, data = 20
1129135 [L2] Cache Allocate: addr = 767 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1129145 [L1] Cache Allocate: addr = 767 data = 2f2e2d2c2b2a29282726252423222120
1129145 [L1] Cache hit from L2: addr = 767, data = 27
1129145 [TEST] CPU read @0x3bd
1129155 [L1] Cache miss: addr = 3bd
1129235 [L2] Cache miss: addr = 3bd
1130125 [MEM] Mem hit: addr = 767, data = 60
1130135 [L2] Cache Allocate: addr = 3bd data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1130145 [L1] Cache Allocate: addr = 3bd data = 7f7e7d7c7b7a79787776757473727170
1130145 [L1] Cache hit from L2: addr = 3bd, data = 7d
1130145 [TEST] CPU read @0x383
1130155 [L1] Cache miss: addr = 383
1130235 [L2] Cache miss: addr = 383
1131125 [MEM] Mem hit: addr = 3bd, data = a0
1131135 [L2] Cache Allocate: addr = 383 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1131145 [L1] Cache Allocate: addr = 383 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1131145 [L1] Cache hit from L2: addr = 383, data = a3
1131145 [TEST] CPU read @0x0f4
1131155 [L1] Cache miss: addr = 0f4
1131235 [L2] Cache miss: addr = 0f4
1132125 [MEM] Mem hit: addr = 383, data = 80
1132135 [L2] Cache Allocate: addr = 0f4 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1132145 [L1] Cache Allocate: addr = 0f4 data = 9f9e9d9c9b9a99989796959493929190
1132145 [L1] Cache hit from L2: addr = 0f4, data = 94
1132145 [TEST] CPU read @0x478
1132155 [L1] Cache miss: addr = 478
1132235 [L2] Cache miss: addr = 478
1133125 [MEM] Mem hit: addr = 0f4, data = e0
1133135 [L2] Cache Allocate: addr = 478 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1133145 [L1] Cache Allocate: addr = 478 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1133145 [L1] Cache hit from L2: addr = 478, data = f8
1133145 [TEST] CPU read @0x19d
1133155 [L1] Cache miss: addr = 19d
1133235 [L2] Cache miss: addr = 19d
1134125 [MEM] Mem hit: addr = 478, data = 60
1134135 [L2] Cache Allocate: addr = 19d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1134145 [L1] Cache Allocate: addr = 19d data = 7f7e7d7c7b7a79787776757473727170
1134145 [L1] Cache hit from L2: addr = 19d, data = 7d
1134145 [TEST] CPU read @0x48c
1134155 [L1] Cache hit: addr = 48c, data = 2c
1134165 [TEST] CPU read @0x192
1134175 [L1] Cache hit: addr = 192, data = 72
1134185 [TEST] CPU read @0x649
1134195 [L1] Cache miss: addr = 649
1134235 [L2] Cache miss: addr = 649
1135125 [MEM] Mem hit: addr = 19d, data = 80
1135135 [L2] Cache Allocate: addr = 649 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1135145 [L1] Cache Allocate: addr = 649 data = 8f8e8d8c8b8a89888786858483828180
1135145 [L1] Cache hit from L2: addr = 649, data = 89
1135145 [TEST] CPU read @0x562
1135155 [L1] Cache miss: addr = 562
1135235 [L2] Cache miss: addr = 562
1136125 [MEM] Mem hit: addr = 649, data = 40
1136135 [L2] Cache Allocate: addr = 562 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1136145 [L1] Cache Allocate: addr = 562 data = 4f4e4d4c4b4a49484746454443424140
1136145 [L1] Cache hit from L2: addr = 562, data = 42
1136145 [TEST] CPU read @0x15a
1136155 [L1] Cache miss: addr = 15a
1136235 [L2] Cache miss: addr = 15a
1137125 [MEM] Mem hit: addr = 562, data = 60
1137135 [L2] Cache Allocate: addr = 15a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1137145 [L1] Cache Allocate: addr = 15a data = 7f7e7d7c7b7a79787776757473727170
1137145 [L1] Cache hit from L2: addr = 15a, data = 7a
1137145 [TEST] CPU read @0x5be
1137155 [L1] Cache hit: addr = 5be, data = 9e
1137165 [TEST] CPU read @0x714
1137175 [L1] Cache miss: addr = 714
1137235 [L2] Cache miss: addr = 714
1138125 [MEM] Mem hit: addr = 15a, data = 40
1138135 [L2] Cache Allocate: addr = 714 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1138145 [L1] Cache Allocate: addr = 714 data = 5f5e5d5c5b5a59585756555453525150
1138145 [L1] Cache hit from L2: addr = 714, data = 54
1138145 [TEST] CPU read @0x622
1138155 [L1] Cache miss: addr = 622
1138235 [L2] Cache miss: addr = 622
1139125 [MEM] Mem hit: addr = 714, data = 00
1139135 [L2] Cache Allocate: addr = 622 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1139145 [L1] Cache Allocate: addr = 622 data = 0f0e0d0c0b0a09080706050403020100
1139145 [L1] Cache hit from L2: addr = 622, data = 02
1139145 [TEST] CPU read @0x7cf
1139155 [L1] Cache miss: addr = 7cf
1139235 [L2] Cache hit: addr = 7cf, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1139245 [L1] Cache Allocate: addr = 7cf data = 4f4e4d4c4b4a49484746454443424140
1139245 [L1] Cache hit from L2: addr = 7cf, data = 4f
1139245 [TEST] CPU read @0x41d
1139255 [L1] Cache miss: addr = 41d
1139335 [L2] Cache miss: addr = 41d
1140125 [MEM] Mem hit: addr = 622, data = 20
1140135 [L2] Cache Allocate: addr = 41d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1140145 [L1] Cache Allocate: addr = 41d data = 3f3e3d3c3b3a39383736353433323130
1140145 [L1] Cache hit from L2: addr = 41d, data = 3d
1140145 [TEST] CPU read @0x1c0
1140155 [L1] Cache miss: addr = 1c0
1140235 [L2] Cache miss: addr = 1c0
1141125 [MEM] Mem hit: addr = 41d, data = 00
1141135 [L2] Cache Allocate: addr = 1c0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1141145 [L1] Cache Allocate: addr = 1c0 data = 0f0e0d0c0b0a09080706050403020100
1141145 [L1] Cache hit from L2: addr = 1c0, data = 00
1141145 [TEST] CPU read @0x589
1141155 [L1] Cache miss: addr = 589
1141235 [L2] Cache miss: addr = 589
1142125 [MEM] Mem hit: addr = 1c0, data = c0
1142135 [L2] Cache Allocate: addr = 589 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1142145 [L1] Cache Allocate: addr = 589 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1142145 [L1] Cache hit from L2: addr = 589, data = c9
1142145 [TEST] CPU read @0x00e
1142155 [L1] Cache miss: addr = 00e
1142235 [L2] Cache miss: addr = 00e
1143125 [MEM] Mem hit: addr = 589, data = 80
1143135 [L2] Cache Allocate: addr = 00e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1143145 [L1] Cache Allocate: addr = 00e data = 8f8e8d8c8b8a89888786858483828180
1143145 [L1] Cache hit from L2: addr = 00e, data = 8e
1143145 [TEST] CPU read @0x60b
1143155 [L1] Cache miss: addr = 60b
1143235 [L2] Cache miss: addr = 60b
1144125 [MEM] Mem hit: addr = 00e, data = 00
1144135 [L2] Cache Allocate: addr = 60b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1144145 [L1] Cache Allocate: addr = 60b data = 0f0e0d0c0b0a09080706050403020100
1144145 [L1] Cache hit from L2: addr = 60b, data = 0b
1144145 [TEST] CPU read @0x204
1144155 [L1] Cache miss: addr = 204
1144235 [L2] Cache miss: addr = 204
1145125 [MEM] Mem hit: addr = 60b, data = 00
1145135 [L2] Cache Allocate: addr = 204 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1145145 [L1] Cache Allocate: addr = 204 data = 0f0e0d0c0b0a09080706050403020100
1145145 [L1] Cache hit from L2: addr = 204, data = 04
1145145 [TEST] CPU read @0x3d9
1145155 [L1] Cache miss: addr = 3d9
1145235 [L2] Cache miss: addr = 3d9
1146125 [MEM] Mem hit: addr = 204, data = 00
1146135 [L2] Cache Allocate: addr = 3d9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1146145 [L1] Cache Allocate: addr = 3d9 data = 1f1e1d1c1b1a19181716151413121110
1146145 [L1] Cache hit from L2: addr = 3d9, data = 19
1146145 [TEST] CPU read @0x5a0
1146155 [L1] Cache miss: addr = 5a0
1146235 [L2] Cache hit: addr = 5a0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1146245 [L1] Cache Allocate: addr = 5a0 data = 8f8e8d8c8b8a89888786858483828180
1146245 [L1] Cache hit from L2: addr = 5a0, data = 80
1146245 [TEST] CPU read @0x725
1146255 [L1] Cache miss: addr = 725
1146335 [L2] Cache miss: addr = 725
1147125 [MEM] Mem hit: addr = 3d9, data = c0
1147135 [L2] Cache Allocate: addr = 725 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1147145 [L1] Cache Allocate: addr = 725 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1147145 [L1] Cache hit from L2: addr = 725, data = c5
1147145 [TEST] CPU read @0x6ff
1147155 [L1] Cache miss: addr = 6ff
1147235 [L2] Cache miss: addr = 6ff
1148125 [MEM] Mem hit: addr = 725, data = 20
1148135 [L2] Cache Allocate: addr = 6ff data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1148145 [L1] Cache Allocate: addr = 6ff data = 3f3e3d3c3b3a39383736353433323130
1148145 [L1] Cache hit from L2: addr = 6ff, data = 3f
1148145 [TEST] CPU read @0x58a
1148155 [L1] Cache miss: addr = 58a
1148235 [L2] Cache miss: addr = 58a
1149125 [MEM] Mem hit: addr = 6ff, data = e0
1149135 [L2] Cache Allocate: addr = 58a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1149145 [L1] Cache Allocate: addr = 58a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1149145 [L1] Cache hit from L2: addr = 58a, data = ea
1149145 [TEST] CPU read @0x260
1149155 [L1] Cache miss: addr = 260
1149235 [L2] Cache miss: addr = 260
1150125 [MEM] Mem hit: addr = 58a, data = 80
1150135 [L2] Cache Allocate: addr = 260 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1150145 [L1] Cache Allocate: addr = 260 data = 8f8e8d8c8b8a89888786858483828180
1150145 [L1] Cache hit from L2: addr = 260, data = 80
1150145 [TEST] CPU read @0x124
1150155 [L1] Cache miss: addr = 124
1150235 [L2] Cache miss: addr = 124
1151125 [MEM] Mem hit: addr = 260, data = 60
1151135 [L2] Cache Allocate: addr = 124 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1151145 [L1] Cache Allocate: addr = 124 data = 6f6e6d6c6b6a69686766656463626160
1151145 [L1] Cache hit from L2: addr = 124, data = 64
1151145 [TEST] CPU read @0x152
1151155 [L1] Cache miss: addr = 152
1151235 [L2] Cache miss: addr = 152
1152125 [MEM] Mem hit: addr = 124, data = 20
1152135 [L2] Cache Allocate: addr = 152 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1152145 [L1] Cache Allocate: addr = 152 data = 3f3e3d3c3b3a39383736353433323130
1152145 [L1] Cache hit from L2: addr = 152, data = 32
1152145 [TEST] CPU read @0x4b4
1152155 [L1] Cache miss: addr = 4b4
1152235 [L2] Cache miss: addr = 4b4
1153125 [MEM] Mem hit: addr = 152, data = 40
1153135 [L2] Cache Allocate: addr = 4b4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1153145 [L1] Cache Allocate: addr = 4b4 data = 5f5e5d5c5b5a59585756555453525150
1153145 [L1] Cache hit from L2: addr = 4b4, data = 54
1153145 [TEST] CPU read @0x618
1153155 [L1] Cache miss: addr = 618
1153235 [L2] Cache miss: addr = 618
1154125 [MEM] Mem hit: addr = 4b4, data = a0
1154135 [L2] Cache Allocate: addr = 618 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1154145 [L1] Cache Allocate: addr = 618 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1154145 [L1] Cache hit from L2: addr = 618, data = b8
1154145 [TEST] CPU read @0x0ec
1154155 [L1] Cache miss: addr = 0ec
1154235 [L2] Cache miss: addr = 0ec
1155125 [MEM] Mem hit: addr = 618, data = 00
1155135 [L2] Cache Allocate: addr = 0ec data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1155145 [L1] Cache Allocate: addr = 0ec data = 0f0e0d0c0b0a09080706050403020100
1155145 [L1] Cache hit from L2: addr = 0ec, data = 0c
1155145 [TEST] CPU read @0x770
1155155 [L1] Cache miss: addr = 770
1155235 [L2] Cache miss: addr = 770
1156125 [MEM] Mem hit: addr = 0ec, data = e0
1156135 [L2] Cache Allocate: addr = 770 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1156145 [L1] Cache Allocate: addr = 770 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1156145 [L1] Cache hit from L2: addr = 770, data = f0
1156145 [TEST] CPU read @0x203
1156155 [L1] Cache miss: addr = 203
1156235 [L2] Cache miss: addr = 203
1157125 [MEM] Mem hit: addr = 770, data = 60
1157135 [L2] Cache Allocate: addr = 203 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1157145 [L1] Cache Allocate: addr = 203 data = 6f6e6d6c6b6a69686766656463626160
1157145 [L1] Cache hit from L2: addr = 203, data = 63
1157145 [TEST] CPU read @0x11a
1157155 [L1] Cache miss: addr = 11a
1157235 [L2] Cache miss: addr = 11a
1158125 [MEM] Mem hit: addr = 203, data = 00
1158135 [L2] Cache Allocate: addr = 11a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1158145 [L1] Cache Allocate: addr = 11a data = 1f1e1d1c1b1a19181716151413121110
1158145 [L1] Cache hit from L2: addr = 11a, data = 1a
1158145 [TEST] CPU read @0x350
1158155 [L1] Cache miss: addr = 350
1158235 [L2] Cache miss: addr = 350
1159125 [MEM] Mem hit: addr = 11a, data = 00
1159135 [L2] Cache Allocate: addr = 350 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1159145 [L1] Cache Allocate: addr = 350 data = 1f1e1d1c1b1a19181716151413121110
1159145 [L1] Cache hit from L2: addr = 350, data = 10
1159145 [TEST] CPU read @0x222
1159155 [L1] Cache hit: addr = 222, data = e2
1159165 [TEST] CPU read @0x66b
1159175 [L1] Cache miss: addr = 66b
1159235 [L2] Cache miss: addr = 66b
1160125 [MEM] Mem hit: addr = 350, data = 40
1160135 [L2] Cache Allocate: addr = 66b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1160145 [L1] Cache Allocate: addr = 66b data = 4f4e4d4c4b4a49484746454443424140
1160145 [L1] Cache hit from L2: addr = 66b, data = 4b
1160145 [TEST] CPU read @0x1b9
1160155 [L1] Cache miss: addr = 1b9
1160235 [L2] Cache miss: addr = 1b9
1161125 [MEM] Mem hit: addr = 66b, data = 60
1161135 [L2] Cache Allocate: addr = 1b9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1161145 [L1] Cache Allocate: addr = 1b9 data = 7f7e7d7c7b7a79787776757473727170
1161145 [L1] Cache hit from L2: addr = 1b9, data = 79
1161145 [TEST] CPU read @0x380
1161155 [L1] Cache miss: addr = 380
1161235 [L2] Cache miss: addr = 380
1162125 [MEM] Mem hit: addr = 1b9, data = a0
1162135 [L2] Cache Allocate: addr = 380 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1162145 [L1] Cache Allocate: addr = 380 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1162145 [L1] Cache hit from L2: addr = 380, data = a0
1162145 [TEST] CPU read @0x0de
1162155 [L1] Cache miss: addr = 0de
1162235 [L2] Cache miss: addr = 0de
1163125 [MEM] Mem hit: addr = 380, data = 80
1163135 [L2] Cache Allocate: addr = 0de data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1163145 [L1] Cache Allocate: addr = 0de data = 9f9e9d9c9b9a99989796959493929190
1163145 [L1] Cache hit from L2: addr = 0de, data = 9e
1163145 [TEST] CPU read @0x04f
1163155 [L1] Cache miss: addr = 04f
1163235 [L2] Cache miss: addr = 04f
1164125 [MEM] Mem hit: addr = 0de, data = c0
1164135 [L2] Cache Allocate: addr = 04f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1164145 [L1] Cache Allocate: addr = 04f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1164145 [L1] Cache hit from L2: addr = 04f, data = cf
1164145 [TEST] CPU read @0x3ec
1164155 [L1] Cache miss: addr = 3ec
1164235 [L2] Cache hit: addr = 3ec, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1164245 [L1] Cache Allocate: addr = 3ec data = 6f6e6d6c6b6a69686766656463626160
1164245 [L1] Cache hit from L2: addr = 3ec, data = 6c
1164245 [TEST] CPU read @0x29d
1164255 [L1] Cache miss: addr = 29d
1164335 [L2] Cache miss: addr = 29d
1165125 [MEM] Mem hit: addr = 04f, data = 40
1165135 [L2] Cache Allocate: addr = 29d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1165145 [L1] Cache Allocate: addr = 29d data = 5f5e5d5c5b5a59585756555453525150
1165145 [L1] Cache hit from L2: addr = 29d, data = 5d
1165145 [TEST] CPU read @0x715
1165155 [L1] Cache miss: addr = 715
1165235 [L2] Cache miss: addr = 715
1166125 [MEM] Mem hit: addr = 29d, data = 80
1166135 [L2] Cache Allocate: addr = 715 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1166145 [L1] Cache Allocate: addr = 715 data = 9f9e9d9c9b9a99989796959493929190
1166145 [L1] Cache hit from L2: addr = 715, data = 95
1166145 [TEST] CPU read @0x05b
1166155 [L1] Cache miss: addr = 05b
1166235 [L2] Cache miss: addr = 05b
1167125 [MEM] Mem hit: addr = 715, data = 00
1167135 [L2] Cache Allocate: addr = 05b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1167145 [L1] Cache Allocate: addr = 05b data = 1f1e1d1c1b1a19181716151413121110
1167145 [L1] Cache hit from L2: addr = 05b, data = 1b
1167145 [TEST] CPU read @0x004
1167155 [L1] Cache miss: addr = 004
1167235 [L2] Cache miss: addr = 004
1168125 [MEM] Mem hit: addr = 05b, data = 40
1168135 [L2] Cache Allocate: addr = 004 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1168145 [L1] Cache Allocate: addr = 004 data = 4f4e4d4c4b4a49484746454443424140
1168145 [L1] Cache hit from L2: addr = 004, data = 44
1168145 [TEST] CPU read @0x369
1168155 [L1] Cache hit: addr = 369, data = c9
1168165 [TEST] CPU read @0x0fd
1168175 [L1] Cache miss: addr = 0fd
1168235 [L2] Cache miss: addr = 0fd
1169125 [MEM] Mem hit: addr = 004, data = 00
1169135 [L2] Cache Allocate: addr = 0fd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1169145 [L1] Cache Allocate: addr = 0fd data = 1f1e1d1c1b1a19181716151413121110
1169145 [L1] Cache hit from L2: addr = 0fd, data = 1d
1169145 [TEST] CPU read @0x5ca
1169155 [L1] Cache miss: addr = 5ca
1169235 [L2] Cache hit: addr = 5ca, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1169245 [L1] Cache Allocate: addr = 5ca data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1169245 [L1] Cache hit from L2: addr = 5ca, data = aa
1169245 [TEST] CPU read @0x6b7
1169255 [L1] Cache miss: addr = 6b7
1169335 [L2] Cache miss: addr = 6b7
1170125 [MEM] Mem hit: addr = 0fd, data = e0
1170135 [L2] Cache Allocate: addr = 6b7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1170145 [L1] Cache Allocate: addr = 6b7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1170145 [L1] Cache hit from L2: addr = 6b7, data = f7
1170145 [TEST] CPU read @0x287
1170155 [L1] Cache miss: addr = 287
1170235 [L2] Cache miss: addr = 287
1171125 [MEM] Mem hit: addr = 6b7, data = a0
1171135 [L2] Cache Allocate: addr = 287 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1171145 [L1] Cache Allocate: addr = 287 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1171145 [L1] Cache hit from L2: addr = 287, data = a7
1171145 [TEST] CPU read @0x7ff
1171155 [L1] Cache miss: addr = 7ff
1171235 [L2] Cache miss: addr = 7ff
1172125 [MEM] Mem hit: addr = 287, data = 80
1172135 [L2] Cache Allocate: addr = 7ff data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1172145 [L1] Cache Allocate: addr = 7ff data = 9f9e9d9c9b9a99989796959493929190
1172145 [L1] Cache hit from L2: addr = 7ff, data = 9f
1172145 [TEST] CPU read @0x141
1172155 [L1] Cache miss: addr = 141
1172235 [L2] Cache miss: addr = 141
1173125 [MEM] Mem hit: addr = 7ff, data = e0
1173135 [L2] Cache Allocate: addr = 141 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1173145 [L1] Cache Allocate: addr = 141 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1173145 [L1] Cache hit from L2: addr = 141, data = e1
1173145 [TEST] CPU read @0x06f
1173155 [L1] Cache miss: addr = 06f
1173235 [L2] Cache miss: addr = 06f
1174125 [MEM] Mem hit: addr = 141, data = 40
1174135 [L2] Cache Allocate: addr = 06f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1174145 [L1] Cache Allocate: addr = 06f data = 4f4e4d4c4b4a49484746454443424140
1174145 [L1] Cache hit from L2: addr = 06f, data = 4f
1174145 [TEST] CPU read @0x148
1174155 [L1] Cache miss: addr = 148
1174235 [L2] Cache hit: addr = 148, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1174245 [L1] Cache Allocate: addr = 148 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1174245 [L1] Cache hit from L2: addr = 148, data = e8
1174245 [TEST] CPU read @0x057
1174255 [L1] Cache miss: addr = 057
1174335 [L2] Cache miss: addr = 057
1175125 [MEM] Mem hit: addr = 06f, data = 60
1175135 [L2] Cache Allocate: addr = 057 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1175145 [L1] Cache Allocate: addr = 057 data = 7f7e7d7c7b7a79787776757473727170
1175145 [L1] Cache hit from L2: addr = 057, data = 77
1175145 [TEST] CPU read @0x10a
1175155 [L1] Cache miss: addr = 10a
1175235 [L2] Cache miss: addr = 10a
1176125 [MEM] Mem hit: addr = 057, data = 40
1176135 [L2] Cache Allocate: addr = 10a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1176145 [L1] Cache Allocate: addr = 10a data = 4f4e4d4c4b4a49484746454443424140
1176145 [L1] Cache hit from L2: addr = 10a, data = 4a
1176145 [TEST] CPU read @0x527
1176155 [L1] Cache miss: addr = 527
1176235 [L2] Cache miss: addr = 527
1177125 [MEM] Mem hit: addr = 10a, data = 00
1177135 [L2] Cache Allocate: addr = 527 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1177145 [L1] Cache Allocate: addr = 527 data = 0f0e0d0c0b0a09080706050403020100
1177145 [L1] Cache hit from L2: addr = 527, data = 07
1177145 [TEST] CPU read @0x07e
1177155 [L1] Cache miss: addr = 07e
1177235 [L2] Cache miss: addr = 07e
1178125 [MEM] Mem hit: addr = 527, data = 20
1178135 [L2] Cache Allocate: addr = 07e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1178145 [L1] Cache Allocate: addr = 07e data = 3f3e3d3c3b3a39383736353433323130
1178145 [L1] Cache hit from L2: addr = 07e, data = 3e
1178145 [TEST] CPU read @0x304
1178155 [L1] Cache miss: addr = 304
1178235 [L2] Cache miss: addr = 304
1179125 [MEM] Mem hit: addr = 07e, data = 60
1179135 [L2] Cache Allocate: addr = 304 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1179145 [L1] Cache Allocate: addr = 304 data = 6f6e6d6c6b6a69686766656463626160
1179145 [L1] Cache hit from L2: addr = 304, data = 64
1179145 [TEST] CPU read @0x6dc
1179155 [L1] Cache hit: addr = 6dc, data = bc
1179165 [TEST] CPU read @0x7b2
1179175 [L1] Cache miss: addr = 7b2
1179235 [L2] Cache miss: addr = 7b2
1180125 [MEM] Mem hit: addr = 304, data = 00
1180135 [L2] Cache Allocate: addr = 7b2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1180145 [L1] Cache Allocate: addr = 7b2 data = 1f1e1d1c1b1a19181716151413121110
1180145 [L1] Cache hit from L2: addr = 7b2, data = 12
1180145 [TEST] CPU read @0x647
1180155 [L1] Cache miss: addr = 647
1180235 [L2] Cache miss: addr = 647
1181125 [MEM] Mem hit: addr = 7b2, data = a0
1181135 [L2] Cache Allocate: addr = 647 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1181145 [L1] Cache Allocate: addr = 647 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1181145 [L1] Cache hit from L2: addr = 647, data = a7
1181145 [TEST] CPU read @0x498
1181155 [L1] Cache miss: addr = 498
1181235 [L2] Cache hit: addr = 498, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1181245 [L1] Cache Allocate: addr = 498 data = 2f2e2d2c2b2a29282726252423222120
1181245 [L1] Cache hit from L2: addr = 498, data = 28
1181245 [TEST] CPU read @0x2e8
1181255 [L1] Cache hit: addr = 2e8, data = c8
1181265 [TEST] CPU read @0x6bf
1181275 [L1] Cache miss: addr = 6bf
1181335 [L2] Cache miss: addr = 6bf
1182125 [MEM] Mem hit: addr = 647, data = 40
1182135 [L2] Cache Allocate: addr = 6bf data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1182145 [L1] Cache Allocate: addr = 6bf data = 5f5e5d5c5b5a59585756555453525150
1182145 [L1] Cache hit from L2: addr = 6bf, data = 5f
1182145 [TEST] CPU read @0x54e
1182155 [L1] Cache miss: addr = 54e
1182235 [L2] Cache hit: addr = 54e, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1182245 [L1] Cache Allocate: addr = 54e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1182245 [L1] Cache hit from L2: addr = 54e, data = ce
1182245 [TEST] CPU read @0x110
1182255 [L1] Cache miss: addr = 110
1182335 [L2] Cache miss: addr = 110
1183125 [MEM] Mem hit: addr = 6bf, data = a0
1183135 [L2] Cache Allocate: addr = 110 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1183145 [L1] Cache Allocate: addr = 110 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1183145 [L1] Cache hit from L2: addr = 110, data = b0
1183145 [TEST] CPU read @0x56c
1183155 [L1] Cache miss: addr = 56c
1183235 [L2] Cache miss: addr = 56c
1184125 [MEM] Mem hit: addr = 110, data = 00
1184135 [L2] Cache Allocate: addr = 56c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1184145 [L1] Cache Allocate: addr = 56c data = 0f0e0d0c0b0a09080706050403020100
1184145 [L1] Cache hit from L2: addr = 56c, data = 0c
1184145 [TEST] CPU read @0x77f
1184155 [L1] Cache miss: addr = 77f
1184235 [L2] Cache miss: addr = 77f
1185125 [MEM] Mem hit: addr = 56c, data = 60
1185135 [L2] Cache Allocate: addr = 77f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1185145 [L1] Cache Allocate: addr = 77f data = 7f7e7d7c7b7a79787776757473727170
1185145 [L1] Cache hit from L2: addr = 77f, data = 7f
1185145 [TEST] CPU read @0x375
1185155 [L1] Cache hit: addr = 375, data = c5
1185165 [TEST] CPU read @0x436
1185175 [L1] Cache miss: addr = 436
1185235 [L2] Cache miss: addr = 436
1186125 [MEM] Mem hit: addr = 77f, data = 60
1186135 [L2] Cache Allocate: addr = 436 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1186145 [L1] Cache Allocate: addr = 436 data = 7f7e7d7c7b7a79787776757473727170
1186145 [L1] Cache hit from L2: addr = 436, data = 76
1186145 [TEST] CPU read @0x573
1186155 [L1] Cache miss: addr = 573
1186235 [L2] Cache miss: addr = 573
1187125 [MEM] Mem hit: addr = 436, data = 20
1187135 [L2] Cache Allocate: addr = 573 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1187145 [L1] Cache Allocate: addr = 573 data = 3f3e3d3c3b3a39383736353433323130
1187145 [L1] Cache hit from L2: addr = 573, data = 33
1187145 [TEST] CPU read @0x535
1187155 [L1] Cache miss: addr = 535
1187235 [L2] Cache miss: addr = 535
1188125 [MEM] Mem hit: addr = 573, data = 60
1188135 [L2] Cache Allocate: addr = 535 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1188145 [L1] Cache Allocate: addr = 535 data = 7f7e7d7c7b7a79787776757473727170
1188145 [L1] Cache hit from L2: addr = 535, data = 75
1188145 [TEST] CPU read @0x366
1188155 [L1] Cache hit: addr = 366, data = c6
1188165 [TEST] CPU read @0x1b8
1188175 [L1] Cache miss: addr = 1b8
1188235 [L2] Cache miss: addr = 1b8
1189125 [MEM] Mem hit: addr = 535, data = 20
1189135 [L2] Cache Allocate: addr = 1b8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1189145 [L1] Cache Allocate: addr = 1b8 data = 3f3e3d3c3b3a39383736353433323130
1189145 [L1] Cache hit from L2: addr = 1b8, data = 38
1189145 [TEST] CPU read @0x311
1189155 [L1] Cache miss: addr = 311
1189235 [L2] Cache miss: addr = 311
1190125 [MEM] Mem hit: addr = 1b8, data = a0
1190135 [L2] Cache Allocate: addr = 311 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1190145 [L1] Cache Allocate: addr = 311 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1190145 [L1] Cache hit from L2: addr = 311, data = b1
1190145 [TEST] CPU read @0x092
1190155 [L1] Cache miss: addr = 092
1190235 [L2] Cache miss: addr = 092
1191125 [MEM] Mem hit: addr = 311, data = 00
1191135 [L2] Cache Allocate: addr = 092 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1191145 [L1] Cache Allocate: addr = 092 data = 1f1e1d1c1b1a19181716151413121110
1191145 [L1] Cache hit from L2: addr = 092, data = 12
1191145 [TEST] CPU read @0x7fc
1191155 [L1] Cache miss: addr = 7fc
1191235 [L2] Cache miss: addr = 7fc
1192125 [MEM] Mem hit: addr = 092, data = 80
1192135 [L2] Cache Allocate: addr = 7fc data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1192145 [L1] Cache Allocate: addr = 7fc data = 9f9e9d9c9b9a99989796959493929190
1192145 [L1] Cache hit from L2: addr = 7fc, data = 9c
1192145 [TEST] CPU read @0x780
1192155 [L1] Cache miss: addr = 780
1192235 [L2] Cache miss: addr = 780
1193125 [MEM] Mem hit: addr = 7fc, data = e0
1193135 [L2] Cache Allocate: addr = 780 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1193145 [L1] Cache Allocate: addr = 780 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1193145 [L1] Cache hit from L2: addr = 780, data = e0
1193145 [TEST] CPU read @0x4bc
1193155 [L1] Cache miss: addr = 4bc
1193235 [L2] Cache miss: addr = 4bc
1194125 [MEM] Mem hit: addr = 780, data = 80
1194135 [L2] Cache Allocate: addr = 4bc data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1194145 [L1] Cache Allocate: addr = 4bc data = 9f9e9d9c9b9a99989796959493929190
1194145 [L1] Cache hit from L2: addr = 4bc, data = 9c
1194145 [TEST] CPU read @0x537
1194155 [L1] Cache miss: addr = 537
1194235 [L2] Cache miss: addr = 537
1195125 [MEM] Mem hit: addr = 4bc, data = a0
1195135 [L2] Cache Allocate: addr = 537 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1195145 [L1] Cache Allocate: addr = 537 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1195145 [L1] Cache hit from L2: addr = 537, data = b7
1195145 [TEST] CPU read @0x5ff
1195155 [L1] Cache miss: addr = 5ff
1195235 [L2] Cache miss: addr = 5ff
1196125 [MEM] Mem hit: addr = 537, data = 20
1196135 [L2] Cache Allocate: addr = 5ff data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1196145 [L1] Cache Allocate: addr = 5ff data = 3f3e3d3c3b3a39383736353433323130
1196145 [L1] Cache hit from L2: addr = 5ff, data = 3f
1196145 [TEST] CPU read @0x46f
1196155 [L1] Cache miss: addr = 46f
1196235 [L2] Cache miss: addr = 46f
1197125 [MEM] Mem hit: addr = 5ff, data = e0
1197135 [L2] Cache Allocate: addr = 46f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1197145 [L1] Cache Allocate: addr = 46f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1197145 [L1] Cache hit from L2: addr = 46f, data = ef
1197145 [TEST] CPU read @0x709
1197155 [L1] Cache miss: addr = 709
1197235 [L2] Cache miss: addr = 709
1198125 [MEM] Mem hit: addr = 46f, data = 60
1198135 [L2] Cache Allocate: addr = 709 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1198145 [L1] Cache Allocate: addr = 709 data = 6f6e6d6c6b6a69686766656463626160
1198145 [L1] Cache hit from L2: addr = 709, data = 69
1198145 [TEST] CPU read @0x726
1198155 [L1] Cache miss: addr = 726
1198235 [L2] Cache miss: addr = 726
1199125 [MEM] Mem hit: addr = 709, data = 00
1199135 [L2] Cache Allocate: addr = 726 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1199145 [L1] Cache Allocate: addr = 726 data = 0f0e0d0c0b0a09080706050403020100
1199145 [L1] Cache hit from L2: addr = 726, data = 06
1199145 [TEST] CPU read @0x034
1199155 [L1] Cache miss: addr = 034
1199235 [L2] Cache miss: addr = 034
1200125 [MEM] Mem hit: addr = 726, data = 20
1200135 [L2] Cache Allocate: addr = 034 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1200145 [L1] Cache Allocate: addr = 034 data = 3f3e3d3c3b3a39383736353433323130
1200145 [L1] Cache hit from L2: addr = 034, data = 34
1200145 [TEST] CPU read @0x505
1200155 [L1] Cache miss: addr = 505
1200235 [L2] Cache miss: addr = 505
1201125 [MEM] Mem hit: addr = 034, data = 20
1201135 [L2] Cache Allocate: addr = 505 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1201145 [L1] Cache Allocate: addr = 505 data = 2f2e2d2c2b2a29282726252423222120
1201145 [L1] Cache hit from L2: addr = 505, data = 25
1201145 [TEST] CPU read @0x584
1201155 [L1] Cache miss: addr = 584
1201235 [L2] Cache miss: addr = 584
1202125 [MEM] Mem hit: addr = 505, data = 00
1202135 [L2] Cache Allocate: addr = 584 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1202145 [L1] Cache Allocate: addr = 584 data = 0f0e0d0c0b0a09080706050403020100
1202145 [L1] Cache hit from L2: addr = 584, data = 04
1202145 [TEST] CPU read @0x190
1202155 [L1] Cache miss: addr = 190
1202235 [L2] Cache miss: addr = 190
1203125 [MEM] Mem hit: addr = 584, data = 80
1203135 [L2] Cache Allocate: addr = 190 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1203145 [L1] Cache Allocate: addr = 190 data = 9f9e9d9c9b9a99989796959493929190
1203145 [L1] Cache hit from L2: addr = 190, data = 90
1203145 [TEST] CPU read @0x722
1203155 [L1] Cache miss: addr = 722
1203235 [L2] Cache miss: addr = 722
1204125 [MEM] Mem hit: addr = 190, data = 80
1204135 [L2] Cache Allocate: addr = 722 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1204145 [L1] Cache Allocate: addr = 722 data = 8f8e8d8c8b8a89888786858483828180
1204145 [L1] Cache hit from L2: addr = 722, data = 82
1204145 [TEST] CPU read @0x323
1204155 [L1] Cache miss: addr = 323
1204235 [L2] Cache miss: addr = 323
1205125 [MEM] Mem hit: addr = 722, data = 20
1205135 [L2] Cache Allocate: addr = 323 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1205145 [L1] Cache Allocate: addr = 323 data = 2f2e2d2c2b2a29282726252423222120
1205145 [L1] Cache hit from L2: addr = 323, data = 23
1205145 [TEST] CPU read @0x0ce
1205155 [L1] Cache miss: addr = 0ce
1205235 [L2] Cache miss: addr = 0ce
1206125 [MEM] Mem hit: addr = 323, data = 20
1206135 [L2] Cache Allocate: addr = 0ce data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1206145 [L1] Cache Allocate: addr = 0ce data = 2f2e2d2c2b2a29282726252423222120
1206145 [L1] Cache hit from L2: addr = 0ce, data = 2e
1206145 [TEST] CPU read @0x7c6
1206155 [L1] Cache miss: addr = 7c6
1206235 [L2] Cache hit: addr = 7c6, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1206245 [L1] Cache Allocate: addr = 7c6 data = 4f4e4d4c4b4a49484746454443424140
1206245 [L1] Cache hit from L2: addr = 7c6, data = 46
1206245 [TEST] CPU read @0x3a0
1206255 [L1] Cache miss: addr = 3a0
1206335 [L2] Cache miss: addr = 3a0
1207125 [MEM] Mem hit: addr = 0ce, data = c0
1207135 [L2] Cache Allocate: addr = 3a0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1207145 [L1] Cache Allocate: addr = 3a0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1207145 [L1] Cache hit from L2: addr = 3a0, data = c0
1207145 [TEST] CPU read @0x562
1207155 [L1] Cache miss: addr = 562
1207235 [L2] Cache miss: addr = 562
1208125 [MEM] Mem hit: addr = 3a0, data = a0
1208135 [L2] Cache Allocate: addr = 562 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1208145 [L1] Cache Allocate: addr = 562 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1208145 [L1] Cache hit from L2: addr = 562, data = a2
1208145 [TEST] CPU read @0x3cf
1208155 [L1] Cache miss: addr = 3cf
1208235 [L2] Cache miss: addr = 3cf
1209125 [MEM] Mem hit: addr = 562, data = 60
1209135 [L2] Cache Allocate: addr = 3cf data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1209145 [L1] Cache Allocate: addr = 3cf data = 6f6e6d6c6b6a69686766656463626160
1209145 [L1] Cache hit from L2: addr = 3cf, data = 6f
1209145 [TEST] CPU read @0x6ab
1209155 [L1] Cache miss: addr = 6ab
1209235 [L2] Cache miss: addr = 6ab
1210125 [MEM] Mem hit: addr = 3cf, data = c0
1210135 [L2] Cache Allocate: addr = 6ab data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1210145 [L1] Cache Allocate: addr = 6ab data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1210145 [L1] Cache hit from L2: addr = 6ab, data = cb
1210145 [TEST] CPU read @0x090
1210155 [L1] Cache miss: addr = 090
1210235 [L2] Cache miss: addr = 090
1211125 [MEM] Mem hit: addr = 6ab, data = a0
1211135 [L2] Cache Allocate: addr = 090 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1211145 [L1] Cache Allocate: addr = 090 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1211145 [L1] Cache hit from L2: addr = 090, data = b0
1211145 [TEST] CPU read @0x439
1211155 [L1] Cache miss: addr = 439
1211235 [L2] Cache miss: addr = 439
1212125 [MEM] Mem hit: addr = 090, data = 80
1212135 [L2] Cache Allocate: addr = 439 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1212145 [L1] Cache Allocate: addr = 439 data = 9f9e9d9c9b9a99989796959493929190
1212145 [L1] Cache hit from L2: addr = 439, data = 99
1212145 [TEST] CPU read @0x31a
1212155 [L1] Cache miss: addr = 31a
1212235 [L2] Cache miss: addr = 31a
1213125 [MEM] Mem hit: addr = 439, data = 20
1213135 [L2] Cache Allocate: addr = 31a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1213145 [L1] Cache Allocate: addr = 31a data = 3f3e3d3c3b3a39383736353433323130
1213145 [L1] Cache hit from L2: addr = 31a, data = 3a
1213145 [TEST] CPU read @0x282
1213155 [L1] Cache miss: addr = 282
1213235 [L2] Cache miss: addr = 282
1214125 [MEM] Mem hit: addr = 31a, data = 00
1214135 [L2] Cache Allocate: addr = 282 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1214145 [L1] Cache Allocate: addr = 282 data = 0f0e0d0c0b0a09080706050403020100
1214145 [L1] Cache hit from L2: addr = 282, data = 02
1214145 [TEST] CPU read @0x5c2
1214155 [L1] Cache miss: addr = 5c2
1214235 [L2] Cache hit: addr = 5c2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1214245 [L1] Cache Allocate: addr = 5c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1214245 [L1] Cache hit from L2: addr = 5c2, data = a2
1214245 [TEST] CPU read @0x06b
1214255 [L1] Cache miss: addr = 06b
1214335 [L2] Cache miss: addr = 06b
1215125 [MEM] Mem hit: addr = 282, data = 80
1215135 [L2] Cache Allocate: addr = 06b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1215145 [L1] Cache Allocate: addr = 06b data = 8f8e8d8c8b8a89888786858483828180
1215145 [L1] Cache hit from L2: addr = 06b, data = 8b
1215145 [TEST] CPU read @0x152
1215155 [L1] Cache miss: addr = 152
1215235 [L2] Cache miss: addr = 152
1216125 [MEM] Mem hit: addr = 06b, data = 60
1216135 [L2] Cache Allocate: addr = 152 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1216145 [L1] Cache Allocate: addr = 152 data = 7f7e7d7c7b7a79787776757473727170
1216145 [L1] Cache hit from L2: addr = 152, data = 72
1216145 [TEST] CPU read @0x671
1216155 [L1] Cache miss: addr = 671
1216235 [L2] Cache miss: addr = 671
1217125 [MEM] Mem hit: addr = 152, data = 40
1217135 [L2] Cache Allocate: addr = 671 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1217145 [L1] Cache Allocate: addr = 671 data = 5f5e5d5c5b5a59585756555453525150
1217145 [L1] Cache hit from L2: addr = 671, data = 51
1217145 [TEST] CPU read @0x188
1217155 [L1] Cache miss: addr = 188
1217235 [L2] Cache miss: addr = 188
1218125 [MEM] Mem hit: addr = 671, data = 60
1218135 [L2] Cache Allocate: addr = 188 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1218145 [L1] Cache Allocate: addr = 188 data = 6f6e6d6c6b6a69686766656463626160
1218145 [L1] Cache hit from L2: addr = 188, data = 68
1218145 [TEST] CPU read @0x3e9
1218155 [L1] Cache miss: addr = 3e9
1218235 [L2] Cache hit: addr = 3e9, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1218245 [L1] Cache Allocate: addr = 3e9 data = 6f6e6d6c6b6a69686766656463626160
1218245 [L1] Cache hit from L2: addr = 3e9, data = 69
1218245 [TEST] CPU read @0x4be
1218255 [L1] Cache miss: addr = 4be
1218335 [L2] Cache miss: addr = 4be
1219125 [MEM] Mem hit: addr = 188, data = 80
1219135 [L2] Cache Allocate: addr = 4be data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1219145 [L1] Cache Allocate: addr = 4be data = 9f9e9d9c9b9a99989796959493929190
1219145 [L1] Cache hit from L2: addr = 4be, data = 9e
1219145 [TEST] CPU read @0x081
1219155 [L1] Cache miss: addr = 081
1219235 [L2] Cache miss: addr = 081
1220125 [MEM] Mem hit: addr = 4be, data = a0
1220135 [L2] Cache Allocate: addr = 081 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1220145 [L1] Cache Allocate: addr = 081 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1220145 [L1] Cache hit from L2: addr = 081, data = a1
1220145 [TEST] CPU read @0x3d2
1220155 [L1] Cache miss: addr = 3d2
1220235 [L2] Cache miss: addr = 3d2
1221125 [MEM] Mem hit: addr = 081, data = 80
1221135 [L2] Cache Allocate: addr = 3d2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1221145 [L1] Cache Allocate: addr = 3d2 data = 9f9e9d9c9b9a99989796959493929190
1221145 [L1] Cache hit from L2: addr = 3d2, data = 92
1221145 [TEST] CPU read @0x7b8
1221155 [L1] Cache miss: addr = 7b8
1221235 [L2] Cache miss: addr = 7b8
1222125 [MEM] Mem hit: addr = 3d2, data = c0
1222135 [L2] Cache Allocate: addr = 7b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1222145 [L1] Cache Allocate: addr = 7b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1222145 [L1] Cache hit from L2: addr = 7b8, data = d8
1222145 [TEST] CPU read @0x5bf
1222155 [L1] Cache hit: addr = 5bf, data = 9f
1222165 [TEST] CPU read @0x291
1222175 [L1] Cache miss: addr = 291
1222235 [L2] Cache miss: addr = 291
1223125 [MEM] Mem hit: addr = 7b8, data = a0
1223135 [L2] Cache Allocate: addr = 291 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1223145 [L1] Cache Allocate: addr = 291 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1223145 [L1] Cache hit from L2: addr = 291, data = b1
1223145 [TEST] CPU read @0x170
1223155 [L1] Cache miss: addr = 170
1223235 [L2] Cache hit: addr = 170, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1223245 [L1] Cache Allocate: addr = 170 data = 4f4e4d4c4b4a49484746454443424140
1223245 [L1] Cache hit from L2: addr = 170, data = 40
1223245 [TEST] CPU read @0x2f5
1223255 [L1] Cache miss: addr = 2f5
1223335 [L2] Cache hit: addr = 2f5, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1223345 [L1] Cache Allocate: addr = 2f5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1223345 [L1] Cache hit from L2: addr = 2f5, data = c5
1223345 [TEST] CPU read @0x569
1223355 [L1] Cache miss: addr = 569
1223435 [L2] Cache miss: addr = 569
1224125 [MEM] Mem hit: addr = 291, data = 80
1224135 [L2] Cache Allocate: addr = 569 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1224145 [L1] Cache Allocate: addr = 569 data = 8f8e8d8c8b8a89888786858483828180
1224145 [L1] Cache hit from L2: addr = 569, data = 89
1224145 [TEST] CPU read @0x3f4
1224155 [L1] Cache hit: addr = 3f4, data = 74
1224165 [TEST] CPU read @0x354
1224175 [L1] Cache miss: addr = 354
1224235 [L2] Cache miss: addr = 354
1225125 [MEM] Mem hit: addr = 569, data = 60
1225135 [L2] Cache Allocate: addr = 354 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1225145 [L1] Cache Allocate: addr = 354 data = 7f7e7d7c7b7a79787776757473727170
1225145 [L1] Cache hit from L2: addr = 354, data = 74
1225145 [TEST] CPU read @0x08e
1225155 [L1] Cache miss: addr = 08e
1225235 [L2] Cache miss: addr = 08e
1226125 [MEM] Mem hit: addr = 354, data = 40
1226135 [L2] Cache Allocate: addr = 08e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1226145 [L1] Cache Allocate: addr = 08e data = 4f4e4d4c4b4a49484746454443424140
1226145 [L1] Cache hit from L2: addr = 08e, data = 4e
1226145 [TEST] CPU read @0x0f6
1226155 [L1] Cache miss: addr = 0f6
1226235 [L2] Cache miss: addr = 0f6
1227125 [MEM] Mem hit: addr = 08e, data = 80
1227135 [L2] Cache Allocate: addr = 0f6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1227145 [L1] Cache Allocate: addr = 0f6 data = 9f9e9d9c9b9a99989796959493929190
1227145 [L1] Cache hit from L2: addr = 0f6, data = 96
1227145 [TEST] CPU read @0x324
1227155 [L1] Cache miss: addr = 324
1227235 [L2] Cache miss: addr = 324
1228125 [MEM] Mem hit: addr = 0f6, data = e0
1228135 [L2] Cache Allocate: addr = 324 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1228145 [L1] Cache Allocate: addr = 324 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1228145 [L1] Cache hit from L2: addr = 324, data = e4
1228145 [TEST] CPU read @0x75b
1228155 [L1] Cache miss: addr = 75b
1228235 [L2] Cache miss: addr = 75b
1229125 [MEM] Mem hit: addr = 324, data = 20
1229135 [L2] Cache Allocate: addr = 75b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1229145 [L1] Cache Allocate: addr = 75b data = 3f3e3d3c3b3a39383736353433323130
1229145 [L1] Cache hit from L2: addr = 75b, data = 3b
1229145 [TEST] CPU read @0x4c7
1229155 [L1] Cache hit: addr = 4c7, data = e7
1229165 [TEST] CPU read @0x241
1229175 [L1] Cache hit: addr = 241, data = e1
1229185 [TEST] CPU read @0x668
1229195 [L1] Cache miss: addr = 668
1229235 [L2] Cache miss: addr = 668
1230125 [MEM] Mem hit: addr = 75b, data = 40
1230135 [L2] Cache Allocate: addr = 668 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1230145 [L1] Cache Allocate: addr = 668 data = 4f4e4d4c4b4a49484746454443424140
1230145 [L1] Cache hit from L2: addr = 668, data = 48
1230145 [TEST] CPU read @0x192
1230155 [L1] Cache miss: addr = 192
1230235 [L2] Cache miss: addr = 192
1231125 [MEM] Mem hit: addr = 668, data = 60
1231135 [L2] Cache Allocate: addr = 192 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1231145 [L1] Cache Allocate: addr = 192 data = 7f7e7d7c7b7a79787776757473727170
1231145 [L1] Cache hit from L2: addr = 192, data = 72
1231145 [TEST] CPU read @0x52a
1231155 [L1] Cache miss: addr = 52a
1231235 [L2] Cache miss: addr = 52a
1232125 [MEM] Mem hit: addr = 192, data = 80
1232135 [L2] Cache Allocate: addr = 52a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1232145 [L1] Cache Allocate: addr = 52a data = 8f8e8d8c8b8a89888786858483828180
1232145 [L1] Cache hit from L2: addr = 52a, data = 8a
1232145 [TEST] CPU read @0x314
1232155 [L1] Cache miss: addr = 314
1232235 [L2] Cache miss: addr = 314
1233125 [MEM] Mem hit: addr = 52a, data = 20
1233135 [L2] Cache Allocate: addr = 314 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1233145 [L1] Cache Allocate: addr = 314 data = 3f3e3d3c3b3a39383736353433323130
1233145 [L1] Cache hit from L2: addr = 314, data = 34
1233145 [TEST] CPU read @0x5ab
1233155 [L1] Cache miss: addr = 5ab
1233235 [L2] Cache hit: addr = 5ab, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1233245 [L1] Cache Allocate: addr = 5ab data = 8f8e8d8c8b8a89888786858483828180
1233245 [L1] Cache hit from L2: addr = 5ab, data = 8b
1233245 [TEST] CPU read @0x26e
1233255 [L1] Cache miss: addr = 26e
1233335 [L2] Cache miss: addr = 26e
1234125 [MEM] Mem hit: addr = 314, data = 00
1234135 [L2] Cache Allocate: addr = 26e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1234145 [L1] Cache Allocate: addr = 26e data = 0f0e0d0c0b0a09080706050403020100
1234145 [L1] Cache hit from L2: addr = 26e, data = 0e
1234145 [TEST] CPU read @0x2ec
1234155 [L1] Cache hit: addr = 2ec, data = cc
1234165 [TEST] CPU read @0x068
1234175 [L1] Cache miss: addr = 068
1234235 [L2] Cache miss: addr = 068
1235125 [MEM] Mem hit: addr = 26e, data = 60
1235135 [L2] Cache Allocate: addr = 068 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1235145 [L1] Cache Allocate: addr = 068 data = 6f6e6d6c6b6a69686766656463626160
1235145 [L1] Cache hit from L2: addr = 068, data = 68
1235145 [TEST] CPU read @0x77c
1235155 [L1] Cache miss: addr = 77c
1235235 [L2] Cache miss: addr = 77c
1236125 [MEM] Mem hit: addr = 068, data = 60
1236135 [L2] Cache Allocate: addr = 77c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1236145 [L1] Cache Allocate: addr = 77c data = 7f7e7d7c7b7a79787776757473727170
1236145 [L1] Cache hit from L2: addr = 77c, data = 7c
1236145 [TEST] CPU read @0x5f0
1236155 [L1] Cache miss: addr = 5f0
1236235 [L2] Cache miss: addr = 5f0
1237125 [MEM] Mem hit: addr = 77c, data = 60
1237135 [L2] Cache Allocate: addr = 5f0 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1237145 [L1] Cache Allocate: addr = 5f0 data = 7f7e7d7c7b7a79787776757473727170
1237145 [L1] Cache hit from L2: addr = 5f0, data = 70
1237145 [TEST] CPU read @0x56f
1237155 [L1] Cache miss: addr = 56f
1237235 [L2] Cache miss: addr = 56f
1238125 [MEM] Mem hit: addr = 5f0, data = e0
1238135 [L2] Cache Allocate: addr = 56f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1238145 [L1] Cache Allocate: addr = 56f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1238145 [L1] Cache hit from L2: addr = 56f, data = ef
1238145 [TEST] CPU read @0x465
1238155 [L1] Cache miss: addr = 465
1238235 [L2] Cache miss: addr = 465
1239125 [MEM] Mem hit: addr = 56f, data = 60
1239135 [L2] Cache Allocate: addr = 465 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1239145 [L1] Cache Allocate: addr = 465 data = 6f6e6d6c6b6a69686766656463626160
1239145 [L1] Cache hit from L2: addr = 465, data = 65
1239145 [TEST] CPU read @0x075
1239155 [L1] Cache miss: addr = 075
1239235 [L2] Cache miss: addr = 075
1240125 [MEM] Mem hit: addr = 465, data = 60
1240135 [L2] Cache Allocate: addr = 075 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1240145 [L1] Cache Allocate: addr = 075 data = 7f7e7d7c7b7a79787776757473727170
1240145 [L1] Cache hit from L2: addr = 075, data = 75
1240145 [TEST] CPU read @0x72a
1240155 [L1] Cache miss: addr = 72a
1240235 [L2] Cache miss: addr = 72a
1241125 [MEM] Mem hit: addr = 075, data = 60
1241135 [L2] Cache Allocate: addr = 72a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1241145 [L1] Cache Allocate: addr = 72a data = 6f6e6d6c6b6a69686766656463626160
1241145 [L1] Cache hit from L2: addr = 72a, data = 6a
1241145 [TEST] CPU read @0x3ed
1241155 [L1] Cache miss: addr = 3ed
1241235 [L2] Cache hit: addr = 3ed, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1241245 [L1] Cache Allocate: addr = 3ed data = 6f6e6d6c6b6a69686766656463626160
1241245 [L1] Cache hit from L2: addr = 3ed, data = 6d
1241245 [TEST] CPU read @0x752
1241255 [L1] Cache miss: addr = 752
1241335 [L2] Cache miss: addr = 752
1242125 [MEM] Mem hit: addr = 72a, data = 20
1242135 [L2] Cache Allocate: addr = 752 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1242145 [L1] Cache Allocate: addr = 752 data = 3f3e3d3c3b3a39383736353433323130
1242145 [L1] Cache hit from L2: addr = 752, data = 32
1242145 [TEST] CPU read @0x1f1
1242155 [L1] Cache miss: addr = 1f1
1242235 [L2] Cache miss: addr = 1f1
1243125 [MEM] Mem hit: addr = 752, data = 40
1243135 [L2] Cache Allocate: addr = 1f1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1243145 [L1] Cache Allocate: addr = 1f1 data = 5f5e5d5c5b5a59585756555453525150
1243145 [L1] Cache hit from L2: addr = 1f1, data = 51
1243145 [TEST] CPU read @0x124
1243155 [L1] Cache miss: addr = 124
1243235 [L2] Cache miss: addr = 124
1244125 [MEM] Mem hit: addr = 1f1, data = e0
1244135 [L2] Cache Allocate: addr = 124 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1244145 [L1] Cache Allocate: addr = 124 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1244145 [L1] Cache hit from L2: addr = 124, data = e4
1244145 [TEST] CPU read @0x6ed
1244155 [L1] Cache miss: addr = 6ed
1244235 [L2] Cache miss: addr = 6ed
1245125 [MEM] Mem hit: addr = 124, data = 20
1245135 [L2] Cache Allocate: addr = 6ed data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1245145 [L1] Cache Allocate: addr = 6ed data = 2f2e2d2c2b2a29282726252423222120
1245145 [L1] Cache hit from L2: addr = 6ed, data = 2d
1245145 [TEST] CPU read @0x52b
1245155 [L1] Cache miss: addr = 52b
1245235 [L2] Cache miss: addr = 52b
1246125 [MEM] Mem hit: addr = 6ed, data = e0
1246135 [L2] Cache Allocate: addr = 52b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1246145 [L1] Cache Allocate: addr = 52b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1246145 [L1] Cache hit from L2: addr = 52b, data = eb
1246145 [TEST] CPU read @0x062
1246155 [L1] Cache miss: addr = 062
1246235 [L2] Cache miss: addr = 062
1247125 [MEM] Mem hit: addr = 52b, data = 20
1247135 [L2] Cache Allocate: addr = 062 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1247145 [L1] Cache Allocate: addr = 062 data = 2f2e2d2c2b2a29282726252423222120
1247145 [L1] Cache hit from L2: addr = 062, data = 22
1247145 [TEST] CPU read @0x390
1247155 [L1] Cache miss: addr = 390
1247235 [L2] Cache miss: addr = 390
1248125 [MEM] Mem hit: addr = 062, data = 60
1248135 [L2] Cache Allocate: addr = 390 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1248145 [L1] Cache Allocate: addr = 390 data = 7f7e7d7c7b7a79787776757473727170
1248145 [L1] Cache hit from L2: addr = 390, data = 70
1248145 [TEST] CPU read @0x78d
1248155 [L1] Cache miss: addr = 78d
1248235 [L2] Cache miss: addr = 78d
1249125 [MEM] Mem hit: addr = 390, data = 80
1249135 [L2] Cache Allocate: addr = 78d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1249145 [L1] Cache Allocate: addr = 78d data = 8f8e8d8c8b8a89888786858483828180
1249145 [L1] Cache hit from L2: addr = 78d, data = 8d
1249145 [TEST] CPU read @0x30f
1249155 [L1] Cache miss: addr = 30f
1249235 [L2] Cache miss: addr = 30f
1250125 [MEM] Mem hit: addr = 78d, data = 80
1250135 [L2] Cache Allocate: addr = 30f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1250145 [L1] Cache Allocate: addr = 30f data = 8f8e8d8c8b8a89888786858483828180
1250145 [L1] Cache hit from L2: addr = 30f, data = 8f
1250145 [TEST] CPU read @0x71e
1250155 [L1] Cache miss: addr = 71e
1250235 [L2] Cache miss: addr = 71e
1251125 [MEM] Mem hit: addr = 30f, data = 00
1251135 [L2] Cache Allocate: addr = 71e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1251145 [L1] Cache Allocate: addr = 71e data = 1f1e1d1c1b1a19181716151413121110
1251145 [L1] Cache hit from L2: addr = 71e, data = 1e
1251145 [TEST] CPU read @0x34e
1251155 [L1] Cache miss: addr = 34e
1251235 [L2] Cache miss: addr = 34e
1252125 [MEM] Mem hit: addr = 71e, data = 00
1252135 [L2] Cache Allocate: addr = 34e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1252145 [L1] Cache Allocate: addr = 34e data = 0f0e0d0c0b0a09080706050403020100
1252145 [L1] Cache hit from L2: addr = 34e, data = 0e
1252145 [TEST] CPU read @0x24e
1252155 [L1] Cache hit: addr = 24e, data = ee
1252165 [TEST] CPU read @0x355
1252175 [L1] Cache miss: addr = 355
1252235 [L2] Cache hit: addr = 355, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1252245 [L1] Cache Allocate: addr = 355 data = 0f0e0d0c0b0a09080706050403020100
1252245 [L1] Cache hit from L2: addr = 355, data = 05
1252245 [TEST] CPU read @0x505
1252255 [L1] Cache miss: addr = 505
1252335 [L2] Cache miss: addr = 505
1253125 [MEM] Mem hit: addr = 34e, data = 40
1253135 [L2] Cache Allocate: addr = 505 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1253145 [L1] Cache Allocate: addr = 505 data = 4f4e4d4c4b4a49484746454443424140
1253145 [L1] Cache hit from L2: addr = 505, data = 45
1253145 [TEST] CPU read @0x42d
1253155 [L1] Cache miss: addr = 42d
1253235 [L2] Cache miss: addr = 42d
1254125 [MEM] Mem hit: addr = 505, data = 00
1254135 [L2] Cache Allocate: addr = 42d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1254145 [L1] Cache Allocate: addr = 42d data = 0f0e0d0c0b0a09080706050403020100
1254145 [L1] Cache hit from L2: addr = 42d, data = 0d
1254145 [TEST] CPU read @0x662
1254155 [L1] Cache miss: addr = 662
1254235 [L2] Cache miss: addr = 662
1255125 [MEM] Mem hit: addr = 42d, data = 20
1255135 [L2] Cache Allocate: addr = 662 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1255145 [L1] Cache Allocate: addr = 662 data = 2f2e2d2c2b2a29282726252423222120
1255145 [L1] Cache hit from L2: addr = 662, data = 22
1255145 [TEST] CPU read @0x462
1255155 [L1] Cache miss: addr = 462
1255235 [L2] Cache miss: addr = 462
1256125 [MEM] Mem hit: addr = 662, data = 60
1256135 [L2] Cache Allocate: addr = 462 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1256145 [L1] Cache Allocate: addr = 462 data = 6f6e6d6c6b6a69686766656463626160
1256145 [L1] Cache hit from L2: addr = 462, data = 62
1256145 [TEST] CPU read @0x6c4
1256155 [L1] Cache miss: addr = 6c4
1256235 [L2] Cache hit: addr = 6c4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1256245 [L1] Cache Allocate: addr = 6c4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1256245 [L1] Cache hit from L2: addr = 6c4, data = a4
1256245 [TEST] CPU read @0x4ef
1256255 [L1] Cache miss: addr = 4ef
1256335 [L2] Cache hit: addr = 4ef, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1256345 [L1] Cache Allocate: addr = 4ef data = 8f8e8d8c8b8a89888786858483828180
1256345 [L1] Cache hit from L2: addr = 4ef, data = 8f
1256345 [TEST] CPU read @0x423
1256355 [L1] Cache miss: addr = 423
1256435 [L2] Cache miss: addr = 423
1257125 [MEM] Mem hit: addr = 462, data = 60
1257135 [L2] Cache Allocate: addr = 423 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1257145 [L1] Cache Allocate: addr = 423 data = 6f6e6d6c6b6a69686766656463626160
1257145 [L1] Cache hit from L2: addr = 423, data = 63
1257145 [TEST] CPU read @0x20c
1257155 [L1] Cache miss: addr = 20c
1257235 [L2] Cache miss: addr = 20c
1258125 [MEM] Mem hit: addr = 423, data = 20
1258135 [L2] Cache Allocate: addr = 20c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1258145 [L1] Cache Allocate: addr = 20c data = 2f2e2d2c2b2a29282726252423222120
1258145 [L1] Cache hit from L2: addr = 20c, data = 2c
1258145 [TEST] CPU read @0x328
1258155 [L1] Cache miss: addr = 328
1258235 [L2] Cache miss: addr = 328
1259125 [MEM] Mem hit: addr = 20c, data = 00
1259135 [L2] Cache Allocate: addr = 328 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1259145 [L1] Cache Allocate: addr = 328 data = 0f0e0d0c0b0a09080706050403020100
1259145 [L1] Cache hit from L2: addr = 328, data = 08
1259145 [TEST] CPU read @0x7fb
1259155 [L1] Cache miss: addr = 7fb
1259235 [L2] Cache miss: addr = 7fb
1260125 [MEM] Mem hit: addr = 328, data = 20
1260135 [L2] Cache Allocate: addr = 7fb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1260145 [L1] Cache Allocate: addr = 7fb data = 3f3e3d3c3b3a39383736353433323130
1260145 [L1] Cache hit from L2: addr = 7fb, data = 3b
1260145 [TEST] CPU read @0x0ce
1260155 [L1] Cache miss: addr = 0ce
1260235 [L2] Cache miss: addr = 0ce
1261125 [MEM] Mem hit: addr = 7fb, data = e0
1261135 [L2] Cache Allocate: addr = 0ce data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1261145 [L1] Cache Allocate: addr = 0ce data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1261145 [L1] Cache hit from L2: addr = 0ce, data = ee
1261145 [TEST] CPU read @0x6c0
1261155 [L1] Cache miss: addr = 6c0
1261235 [L2] Cache hit: addr = 6c0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1261245 [L1] Cache Allocate: addr = 6c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1261245 [L1] Cache hit from L2: addr = 6c0, data = a0
1261245 [TEST] CPU read @0x33f
1261255 [L1] Cache miss: addr = 33f
1261335 [L2] Cache miss: addr = 33f
1262125 [MEM] Mem hit: addr = 0ce, data = c0
1262135 [L2] Cache Allocate: addr = 33f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1262145 [L1] Cache Allocate: addr = 33f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1262145 [L1] Cache hit from L2: addr = 33f, data = df
1262145 [TEST] CPU read @0x4bd
1262155 [L1] Cache miss: addr = 4bd
1262235 [L2] Cache miss: addr = 4bd
1263125 [MEM] Mem hit: addr = 33f, data = 20
1263135 [L2] Cache Allocate: addr = 4bd data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1263145 [L1] Cache Allocate: addr = 4bd data = 3f3e3d3c3b3a39383736353433323130
1263145 [L1] Cache hit from L2: addr = 4bd, data = 3d
1263145 [TEST] CPU read @0x70a
1263155 [L1] Cache miss: addr = 70a
1263235 [L2] Cache miss: addr = 70a
1264125 [MEM] Mem hit: addr = 4bd, data = a0
1264135 [L2] Cache Allocate: addr = 70a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1264145 [L1] Cache Allocate: addr = 70a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1264145 [L1] Cache hit from L2: addr = 70a, data = aa
1264145 [TEST] CPU read @0x71d
1264155 [L1] Cache miss: addr = 71d
1264235 [L2] Cache hit: addr = 71d, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1264245 [L1] Cache Allocate: addr = 71d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1264245 [L1] Cache hit from L2: addr = 71d, data = ad
1264245 [TEST] CPU read @0x5af
1264255 [L1] Cache miss: addr = 5af
1264335 [L2] Cache hit: addr = 5af, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1264345 [L1] Cache Allocate: addr = 5af data = 8f8e8d8c8b8a89888786858483828180
1264345 [L1] Cache hit from L2: addr = 5af, data = 8f
1264345 [TEST] CPU read @0x72b
1264355 [L1] Cache miss: addr = 72b
1264435 [L2] Cache miss: addr = 72b
1265125 [MEM] Mem hit: addr = 70a, data = 00
1265135 [L2] Cache Allocate: addr = 72b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1265145 [L1] Cache Allocate: addr = 72b data = 0f0e0d0c0b0a09080706050403020100
1265145 [L1] Cache hit from L2: addr = 72b, data = 0b
1265145 [TEST] CPU read @0x561
1265155 [L1] Cache miss: addr = 561
1265235 [L2] Cache miss: addr = 561
1266125 [MEM] Mem hit: addr = 72b, data = 20
1266135 [L2] Cache Allocate: addr = 561 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1266145 [L1] Cache Allocate: addr = 561 data = 2f2e2d2c2b2a29282726252423222120
1266145 [L1] Cache hit from L2: addr = 561, data = 21
1266145 [TEST] CPU read @0x037
1266155 [L1] Cache miss: addr = 037
1266235 [L2] Cache miss: addr = 037
1267125 [MEM] Mem hit: addr = 561, data = 60
1267135 [L2] Cache Allocate: addr = 037 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1267145 [L1] Cache Allocate: addr = 037 data = 7f7e7d7c7b7a79787776757473727170
1267145 [L1] Cache hit from L2: addr = 037, data = 77
1267145 [TEST] CPU read @0x01a
1267155 [L1] Cache miss: addr = 01a
1267235 [L2] Cache miss: addr = 01a
1268125 [MEM] Mem hit: addr = 037, data = 20
1268135 [L2] Cache Allocate: addr = 01a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1268145 [L1] Cache Allocate: addr = 01a data = 3f3e3d3c3b3a39383736353433323130
1268145 [L1] Cache hit from L2: addr = 01a, data = 3a
1268145 [TEST] CPU read @0x45f
1268155 [L1] Cache miss: addr = 45f
1268235 [L2] Cache miss: addr = 45f
1269125 [MEM] Mem hit: addr = 01a, data = 00
1269135 [L2] Cache Allocate: addr = 45f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1269145 [L1] Cache Allocate: addr = 45f data = 1f1e1d1c1b1a19181716151413121110
1269145 [L1] Cache hit from L2: addr = 45f, data = 1f
1269145 [TEST] CPU read @0x53e
1269155 [L1] Cache miss: addr = 53e
1269235 [L2] Cache miss: addr = 53e
1270125 [MEM] Mem hit: addr = 45f, data = 40
1270135 [L2] Cache Allocate: addr = 53e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1270145 [L1] Cache Allocate: addr = 53e data = 5f5e5d5c5b5a59585756555453525150
1270145 [L1] Cache hit from L2: addr = 53e, data = 5e
1270145 [TEST] CPU read @0x450
1270155 [L1] Cache miss: addr = 450
1270235 [L2] Cache hit: addr = 450, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1270245 [L1] Cache Allocate: addr = 450 data = 0f0e0d0c0b0a09080706050403020100
1270245 [L1] Cache hit from L2: addr = 450, data = 00
1270245 [TEST] CPU read @0x0db
1270255 [L1] Cache miss: addr = 0db
1270335 [L2] Cache miss: addr = 0db
1271125 [MEM] Mem hit: addr = 53e, data = 20
1271135 [L2] Cache Allocate: addr = 0db data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1271145 [L1] Cache Allocate: addr = 0db data = 3f3e3d3c3b3a39383736353433323130
1271145 [L1] Cache hit from L2: addr = 0db, data = 3b
1271145 [TEST] CPU read @0x6cd
1271155 [L1] Cache miss: addr = 6cd
1271235 [L2] Cache hit: addr = 6cd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1271245 [L1] Cache Allocate: addr = 6cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1271245 [L1] Cache hit from L2: addr = 6cd, data = ad
1271245 [TEST] CPU read @0x48a
1271255 [L1] Cache hit: addr = 48a, data = 2a
1271265 [TEST] CPU read @0x123
1271275 [L1] Cache miss: addr = 123
1271335 [L2] Cache miss: addr = 123
1272125 [MEM] Mem hit: addr = 0db, data = c0
1272135 [L2] Cache Allocate: addr = 123 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1272145 [L1] Cache Allocate: addr = 123 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1272145 [L1] Cache hit from L2: addr = 123, data = c3
1272145 [TEST] CPU read @0x304
1272155 [L1] Cache miss: addr = 304
1272235 [L2] Cache miss: addr = 304
1273125 [MEM] Mem hit: addr = 123, data = 20
1273135 [L2] Cache Allocate: addr = 304 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1273145 [L1] Cache Allocate: addr = 304 data = 2f2e2d2c2b2a29282726252423222120
1273145 [L1] Cache hit from L2: addr = 304, data = 24
1273145 [TEST] CPU read @0x5fe
1273155 [L1] Cache miss: addr = 5fe
1273235 [L2] Cache miss: addr = 5fe
1274125 [MEM] Mem hit: addr = 304, data = 00
1274135 [L2] Cache Allocate: addr = 5fe data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1274145 [L1] Cache Allocate: addr = 5fe data = 1f1e1d1c1b1a19181716151413121110
1274145 [L1] Cache hit from L2: addr = 5fe, data = 1e
1274145 [TEST] CPU read @0x77d
1274155 [L1] Cache miss: addr = 77d
1274235 [L2] Cache miss: addr = 77d
1275125 [MEM] Mem hit: addr = 5fe, data = e0
1275135 [L2] Cache Allocate: addr = 77d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1275145 [L1] Cache Allocate: addr = 77d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1275145 [L1] Cache hit from L2: addr = 77d, data = fd
1275145 [TEST] CPU read @0x691
1275155 [L1] Cache hit: addr = 691, data = b1
1275165 [TEST] CPU read @0x7ea
1275175 [L1] Cache miss: addr = 7ea
1275235 [L2] Cache miss: addr = 7ea
1276125 [MEM] Mem hit: addr = 77d, data = 60
1276135 [L2] Cache Allocate: addr = 7ea data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1276145 [L1] Cache Allocate: addr = 7ea data = 6f6e6d6c6b6a69686766656463626160
1276145 [L1] Cache hit from L2: addr = 7ea, data = 6a
1276145 [TEST] CPU read @0x554
1276155 [L1] Cache hit: addr = 554, data = d4
1276165 [TEST] CPU read @0x7bb
1276175 [L1] Cache miss: addr = 7bb
1276235 [L2] Cache miss: addr = 7bb
1277125 [MEM] Mem hit: addr = 7ea, data = e0
1277135 [L2] Cache Allocate: addr = 7bb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1277145 [L1] Cache Allocate: addr = 7bb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1277145 [L1] Cache hit from L2: addr = 7bb, data = fb
1277145 [TEST] CPU read @0x7d3
1277155 [L1] Cache miss: addr = 7d3
1277235 [L2] Cache hit: addr = 7d3, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1277245 [L1] Cache Allocate: addr = 7d3 data = 4f4e4d4c4b4a49484746454443424140
1277245 [L1] Cache hit from L2: addr = 7d3, data = 43
1277245 [TEST] CPU read @0x11e
1277255 [L1] Cache miss: addr = 11e
1277335 [L2] Cache miss: addr = 11e
1278125 [MEM] Mem hit: addr = 7bb, data = a0
1278135 [L2] Cache Allocate: addr = 11e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1278145 [L1] Cache Allocate: addr = 11e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1278145 [L1] Cache hit from L2: addr = 11e, data = be
1278145 [TEST] CPU read @0x2c2
1278155 [L1] Cache miss: addr = 2c2
1278235 [L2] Cache miss: addr = 2c2
1279125 [MEM] Mem hit: addr = 11e, data = 00
1279135 [L2] Cache Allocate: addr = 2c2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1279145 [L1] Cache Allocate: addr = 2c2 data = 0f0e0d0c0b0a09080706050403020100
1279145 [L1] Cache hit from L2: addr = 2c2, data = 02
1279145 [TEST] CPU read @0x35a
1279155 [L1] Cache miss: addr = 35a
1279235 [L2] Cache miss: addr = 35a
1280125 [MEM] Mem hit: addr = 2c2, data = c0
1280135 [L2] Cache Allocate: addr = 35a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1280145 [L1] Cache Allocate: addr = 35a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1280145 [L1] Cache hit from L2: addr = 35a, data = da
1280145 [TEST] CPU read @0x301
1280155 [L1] Cache miss: addr = 301
1280235 [L2] Cache miss: addr = 301
1281125 [MEM] Mem hit: addr = 35a, data = 40
1281135 [L2] Cache Allocate: addr = 301 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1281145 [L1] Cache Allocate: addr = 301 data = 4f4e4d4c4b4a49484746454443424140
1281145 [L1] Cache hit from L2: addr = 301, data = 41
1281145 [TEST] CPU read @0x120
1281155 [L1] Cache miss: addr = 120
1281235 [L2] Cache miss: addr = 120
1282125 [MEM] Mem hit: addr = 301, data = 00
1282135 [L2] Cache Allocate: addr = 120 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1282145 [L1] Cache Allocate: addr = 120 data = 0f0e0d0c0b0a09080706050403020100
1282145 [L1] Cache hit from L2: addr = 120, data = 00
1282145 [TEST] CPU read @0x000
1282155 [L1] Cache miss: addr = 000
1282235 [L2] Cache miss: addr = 000
1283125 [MEM] Mem hit: addr = 120, data = 20
1283135 [L2] Cache Allocate: addr = 000 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1283145 [L1] Cache Allocate: addr = 000 data = 2f2e2d2c2b2a29282726252423222120
1283145 [L1] Cache hit from L2: addr = 000, data = 20
1283145 [TEST] CPU read @0x5e0
1283155 [L1] Cache miss: addr = 5e0
1283235 [L2] Cache miss: addr = 5e0
1284125 [MEM] Mem hit: addr = 000, data = 00
1284135 [L2] Cache Allocate: addr = 5e0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1284145 [L1] Cache Allocate: addr = 5e0 data = 0f0e0d0c0b0a09080706050403020100
1284145 [L1] Cache hit from L2: addr = 5e0, data = 00
1284145 [TEST] CPU read @0x407
1284155 [L1] Cache miss: addr = 407
1284235 [L2] Cache miss: addr = 407
1285125 [MEM] Mem hit: addr = 5e0, data = e0
1285135 [L2] Cache Allocate: addr = 407 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1285145 [L1] Cache Allocate: addr = 407 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1285145 [L1] Cache hit from L2: addr = 407, data = e7
1285145 [TEST] CPU read @0x6b4
1285155 [L1] Cache miss: addr = 6b4
1285235 [L2] Cache miss: addr = 6b4
1286125 [MEM] Mem hit: addr = 407, data = 00
1286135 [L2] Cache Allocate: addr = 6b4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1286145 [L1] Cache Allocate: addr = 6b4 data = 1f1e1d1c1b1a19181716151413121110
1286145 [L1] Cache hit from L2: addr = 6b4, data = 14
1286145 [TEST] CPU read @0x624
1286155 [L1] Cache miss: addr = 624
1286235 [L2] Cache miss: addr = 624
1287125 [MEM] Mem hit: addr = 6b4, data = a0
1287135 [L2] Cache Allocate: addr = 624 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1287145 [L1] Cache Allocate: addr = 624 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1287145 [L1] Cache hit from L2: addr = 624, data = a4
1287145 [TEST] CPU read @0x2e0
1287155 [L1] Cache hit: addr = 2e0, data = c0
1287165 [TEST] CPU read @0x3e5
1287175 [L1] Cache miss: addr = 3e5
1287235 [L2] Cache hit: addr = 3e5, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1287245 [L1] Cache Allocate: addr = 3e5 data = 6f6e6d6c6b6a69686766656463626160
1287245 [L1] Cache hit from L2: addr = 3e5, data = 65
1287245 [TEST] CPU read @0x625
1287255 [L1] Cache miss: addr = 625
1287335 [L2] Cache hit: addr = 625, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1287345 [L1] Cache Allocate: addr = 625 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1287345 [L1] Cache hit from L2: addr = 625, data = a5
1287345 [TEST] CPU read @0x523
1287355 [L1] Cache miss: addr = 523
1287435 [L2] Cache miss: addr = 523
1288125 [MEM] Mem hit: addr = 624, data = 20
1288135 [L2] Cache Allocate: addr = 523 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1288145 [L1] Cache Allocate: addr = 523 data = 2f2e2d2c2b2a29282726252423222120
1288145 [L1] Cache hit from L2: addr = 523, data = 23
1288145 [TEST] CPU read @0x739
1288155 [L1] Cache miss: addr = 739
1288235 [L2] Cache miss: addr = 739
1289125 [MEM] Mem hit: addr = 523, data = 20
1289135 [L2] Cache Allocate: addr = 739 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1289145 [L1] Cache Allocate: addr = 739 data = 3f3e3d3c3b3a39383736353433323130
1289145 [L1] Cache hit from L2: addr = 739, data = 39
1289145 [TEST] CPU read @0x24e
1289155 [L1] Cache hit: addr = 24e, data = ee
1289165 [TEST] CPU read @0x34c
1289175 [L1] Cache miss: addr = 34c
1289235 [L2] Cache miss: addr = 34c
1290125 [MEM] Mem hit: addr = 739, data = 20
1290135 [L2] Cache Allocate: addr = 34c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1290145 [L1] Cache Allocate: addr = 34c data = 2f2e2d2c2b2a29282726252423222120
1290145 [L1] Cache hit from L2: addr = 34c, data = 2c
1290145 [TEST] CPU read @0x22a
1290155 [L1] Cache hit: addr = 22a, data = ea
1290165 [TEST] CPU read @0x5a3
1290175 [L1] Cache miss: addr = 5a3
1290235 [L2] Cache hit: addr = 5a3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1290245 [L1] Cache Allocate: addr = 5a3 data = 8f8e8d8c8b8a89888786858483828180
1290245 [L1] Cache hit from L2: addr = 5a3, data = 83
1290245 [TEST] CPU read @0x576
1290255 [L1] Cache miss: addr = 576
1290335 [L2] Cache miss: addr = 576
1291125 [MEM] Mem hit: addr = 34c, data = 40
1291135 [L2] Cache Allocate: addr = 576 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1291145 [L1] Cache Allocate: addr = 576 data = 5f5e5d5c5b5a59585756555453525150
1291145 [L1] Cache hit from L2: addr = 576, data = 56
1291145 [TEST] CPU read @0x6c8
1291155 [L1] Cache miss: addr = 6c8
1291235 [L2] Cache hit: addr = 6c8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1291245 [L1] Cache Allocate: addr = 6c8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1291245 [L1] Cache hit from L2: addr = 6c8, data = a8
1291245 [TEST] CPU read @0x14a
1291255 [L1] Cache miss: addr = 14a
1291335 [L2] Cache miss: addr = 14a
1292125 [MEM] Mem hit: addr = 576, data = 60
1292135 [L2] Cache Allocate: addr = 14a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1292145 [L1] Cache Allocate: addr = 14a data = 6f6e6d6c6b6a69686766656463626160
1292145 [L1] Cache hit from L2: addr = 14a, data = 6a
1292145 [TEST] CPU read @0x296
1292155 [L1] Cache miss: addr = 296
1292235 [L2] Cache miss: addr = 296
1293125 [MEM] Mem hit: addr = 14a, data = 40
1293135 [L2] Cache Allocate: addr = 296 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1293145 [L1] Cache Allocate: addr = 296 data = 5f5e5d5c5b5a59585756555453525150
1293145 [L1] Cache hit from L2: addr = 296, data = 56
1293145 [TEST] CPU read @0x744
1293155 [L1] Cache miss: addr = 744
1293235 [L2] Cache miss: addr = 744
1294125 [MEM] Mem hit: addr = 296, data = 80
1294135 [L2] Cache Allocate: addr = 744 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1294145 [L1] Cache Allocate: addr = 744 data = 8f8e8d8c8b8a89888786858483828180
1294145 [L1] Cache hit from L2: addr = 744, data = 84
1294145 [TEST] CPU read @0x61a
1294155 [L1] Cache miss: addr = 61a
1294235 [L2] Cache miss: addr = 61a
1295125 [MEM] Mem hit: addr = 744, data = 40
1295135 [L2] Cache Allocate: addr = 61a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1295145 [L1] Cache Allocate: addr = 61a data = 5f5e5d5c5b5a59585756555453525150
1295145 [L1] Cache hit from L2: addr = 61a, data = 5a
1295145 [TEST] CPU read @0x478
1295155 [L1] Cache miss: addr = 478
1295235 [L2] Cache miss: addr = 478
1296125 [MEM] Mem hit: addr = 61a, data = 00
1296135 [L2] Cache Allocate: addr = 478 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1296145 [L1] Cache Allocate: addr = 478 data = 1f1e1d1c1b1a19181716151413121110
1296145 [L1] Cache hit from L2: addr = 478, data = 18
1296145 [TEST] CPU read @0x328
1296155 [L1] Cache miss: addr = 328
1296235 [L2] Cache miss: addr = 328
1297125 [MEM] Mem hit: addr = 478, data = 60
1297135 [L2] Cache Allocate: addr = 328 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1297145 [L1] Cache Allocate: addr = 328 data = 6f6e6d6c6b6a69686766656463626160
1297145 [L1] Cache hit from L2: addr = 328, data = 68
1297145 [TEST] CPU read @0x28e
1297155 [L1] Cache miss: addr = 28e
1297235 [L2] Cache miss: addr = 28e
1298125 [MEM] Mem hit: addr = 328, data = 20
1298135 [L2] Cache Allocate: addr = 28e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1298145 [L1] Cache Allocate: addr = 28e data = 2f2e2d2c2b2a29282726252423222120
1298145 [L1] Cache hit from L2: addr = 28e, data = 2e
1298145 [TEST] CPU read @0x027
1298155 [L1] Cache miss: addr = 027
1298235 [L2] Cache miss: addr = 027
1299125 [MEM] Mem hit: addr = 28e, data = 80
1299135 [L2] Cache Allocate: addr = 027 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1299145 [L1] Cache Allocate: addr = 027 data = 8f8e8d8c8b8a89888786858483828180
1299145 [L1] Cache hit from L2: addr = 027, data = 87
1299145 [TEST] CPU read @0x342
1299155 [L1] Cache miss: addr = 342
1299235 [L2] Cache miss: addr = 342
1300125 [MEM] Mem hit: addr = 027, data = 20
1300135 [L2] Cache Allocate: addr = 342 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1300145 [L1] Cache Allocate: addr = 342 data = 2f2e2d2c2b2a29282726252423222120
1300145 [L1] Cache hit from L2: addr = 342, data = 22
1300145 [TEST] CPU read @0x1f5
1300155 [L1] Cache miss: addr = 1f5
1300235 [L2] Cache miss: addr = 1f5
1301125 [MEM] Mem hit: addr = 342, data = 40
1301135 [L2] Cache Allocate: addr = 1f5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1301145 [L1] Cache Allocate: addr = 1f5 data = 5f5e5d5c5b5a59585756555453525150
1301145 [L1] Cache hit from L2: addr = 1f5, data = 55
1301145 [TEST] CPU read @0x0b4
1301155 [L1] Cache miss: addr = 0b4
1301235 [L2] Cache miss: addr = 0b4
1302125 [MEM] Mem hit: addr = 1f5, data = e0
1302135 [L2] Cache Allocate: addr = 0b4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1302145 [L1] Cache Allocate: addr = 0b4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1302145 [L1] Cache hit from L2: addr = 0b4, data = f4
1302145 [TEST] CPU read @0x0d3
1302155 [L1] Cache miss: addr = 0d3
1302235 [L2] Cache miss: addr = 0d3
1303125 [MEM] Mem hit: addr = 0b4, data = a0
1303135 [L2] Cache Allocate: addr = 0d3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1303145 [L1] Cache Allocate: addr = 0d3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1303145 [L1] Cache hit from L2: addr = 0d3, data = b3
1303145 [TEST] CPU read @0x64c
1303155 [L1] Cache miss: addr = 64c
1303235 [L2] Cache miss: addr = 64c
1304125 [MEM] Mem hit: addr = 0d3, data = c0
1304135 [L2] Cache Allocate: addr = 64c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1304145 [L1] Cache Allocate: addr = 64c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1304145 [L1] Cache hit from L2: addr = 64c, data = cc
1304145 [TEST] CPU read @0x2b1
1304155 [L1] Cache miss: addr = 2b1
1304235 [L2] Cache miss: addr = 2b1
1305125 [MEM] Mem hit: addr = 64c, data = 40
1305135 [L2] Cache Allocate: addr = 2b1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1305145 [L1] Cache Allocate: addr = 2b1 data = 5f5e5d5c5b5a59585756555453525150
1305145 [L1] Cache hit from L2: addr = 2b1, data = 51
1305145 [TEST] CPU read @0x338
1305155 [L1] Cache miss: addr = 338
1305235 [L2] Cache miss: addr = 338
1306125 [MEM] Mem hit: addr = 2b1, data = a0
1306135 [L2] Cache Allocate: addr = 338 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1306145 [L1] Cache Allocate: addr = 338 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1306145 [L1] Cache hit from L2: addr = 338, data = b8
1306145 [TEST] CPU read @0x62b
1306155 [L1] Cache miss: addr = 62b
1306235 [L2] Cache miss: addr = 62b
1307125 [MEM] Mem hit: addr = 338, data = 20
1307135 [L2] Cache Allocate: addr = 62b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1307145 [L1] Cache Allocate: addr = 62b data = 2f2e2d2c2b2a29282726252423222120
1307145 [L1] Cache hit from L2: addr = 62b, data = 2b
1307145 [TEST] CPU read @0x4fe
1307155 [L1] Cache miss: addr = 4fe
1307235 [L2] Cache hit: addr = 4fe, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1307245 [L1] Cache Allocate: addr = 4fe data = 8f8e8d8c8b8a89888786858483828180
1307245 [L1] Cache hit from L2: addr = 4fe, data = 8e
1307245 [TEST] CPU read @0x277
1307255 [L1] Cache miss: addr = 277
1307335 [L2] Cache miss: addr = 277
1308125 [MEM] Mem hit: addr = 62b, data = 20
1308135 [L2] Cache Allocate: addr = 277 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1308145 [L1] Cache Allocate: addr = 277 data = 3f3e3d3c3b3a39383736353433323130
1308145 [L1] Cache hit from L2: addr = 277, data = 37
1308145 [TEST] CPU read @0x297
1308155 [L1] Cache miss: addr = 297
1308235 [L2] Cache miss: addr = 297
1309125 [MEM] Mem hit: addr = 277, data = 60
1309135 [L2] Cache Allocate: addr = 297 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1309145 [L1] Cache Allocate: addr = 297 data = 7f7e7d7c7b7a79787776757473727170
1309145 [L1] Cache hit from L2: addr = 297, data = 77
1309145 [TEST] CPU read @0x4df
1309155 [L1] Cache miss: addr = 4df
1309235 [L2] Cache hit: addr = 4df, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1309245 [L1] Cache Allocate: addr = 4df data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1309245 [L1] Cache hit from L2: addr = 4df, data = ef
1309245 [TEST] CPU read @0x754
1309255 [L1] Cache miss: addr = 754
1309335 [L2] Cache miss: addr = 754
1310125 [MEM] Mem hit: addr = 297, data = 80
1310135 [L2] Cache Allocate: addr = 754 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1310145 [L1] Cache Allocate: addr = 754 data = 9f9e9d9c9b9a99989796959493929190
1310145 [L1] Cache hit from L2: addr = 754, data = 94
1310145 [TEST] CPU read @0x669
1310155 [L1] Cache miss: addr = 669
1310235 [L2] Cache miss: addr = 669
1311125 [MEM] Mem hit: addr = 754, data = 40
1311135 [L2] Cache Allocate: addr = 669 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1311145 [L1] Cache Allocate: addr = 669 data = 4f4e4d4c4b4a49484746454443424140
1311145 [L1] Cache hit from L2: addr = 669, data = 49
1311145 [TEST] CPU read @0x71f
1311155 [L1] Cache miss: addr = 71f
1311235 [L2] Cache miss: addr = 71f
1312125 [MEM] Mem hit: addr = 669, data = 60
1312135 [L2] Cache Allocate: addr = 71f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1312145 [L1] Cache Allocate: addr = 71f data = 7f7e7d7c7b7a79787776757473727170
1312145 [L1] Cache hit from L2: addr = 71f, data = 7f
1312145 [TEST] CPU read @0x172
1312155 [L1] Cache miss: addr = 172
1312235 [L2] Cache hit: addr = 172, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1312245 [L1] Cache Allocate: addr = 172 data = 4f4e4d4c4b4a49484746454443424140
1312245 [L1] Cache hit from L2: addr = 172, data = 42
1312245 [TEST] CPU read @0x562
1312255 [L1] Cache miss: addr = 562
1312335 [L2] Cache miss: addr = 562
1313125 [MEM] Mem hit: addr = 71f, data = 00
1313135 [L2] Cache Allocate: addr = 562 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1313145 [L1] Cache Allocate: addr = 562 data = 0f0e0d0c0b0a09080706050403020100
1313145 [L1] Cache hit from L2: addr = 562, data = 02
1313145 [TEST] CPU read @0x7c1
1313155 [L1] Cache miss: addr = 7c1
1313235 [L2] Cache hit: addr = 7c1, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1313245 [L1] Cache Allocate: addr = 7c1 data = 4f4e4d4c4b4a49484746454443424140
1313245 [L1] Cache hit from L2: addr = 7c1, data = 41
1313245 [TEST] CPU read @0x3ee
1313255 [L1] Cache miss: addr = 3ee
1313335 [L2] Cache hit: addr = 3ee, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1313345 [L1] Cache Allocate: addr = 3ee data = 6f6e6d6c6b6a69686766656463626160
1313345 [L1] Cache hit from L2: addr = 3ee, data = 6e
1313345 [TEST] CPU read @0x2f0
1313355 [L1] Cache miss: addr = 2f0
1313435 [L2] Cache hit: addr = 2f0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1313445 [L1] Cache Allocate: addr = 2f0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1313445 [L1] Cache hit from L2: addr = 2f0, data = c0
1313445 [TEST] CPU read @0x763
1313455 [L1] Cache miss: addr = 763
1313535 [L2] Cache miss: addr = 763
1314125 [MEM] Mem hit: addr = 562, data = 60
1314135 [L2] Cache Allocate: addr = 763 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1314145 [L1] Cache Allocate: addr = 763 data = 6f6e6d6c6b6a69686766656463626160
1314145 [L1] Cache hit from L2: addr = 763, data = 63
1314145 [TEST] CPU read @0x5eb
1314155 [L1] Cache miss: addr = 5eb
1314235 [L2] Cache miss: addr = 5eb
1315125 [MEM] Mem hit: addr = 763, data = 60
1315135 [L2] Cache Allocate: addr = 5eb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1315145 [L1] Cache Allocate: addr = 5eb data = 6f6e6d6c6b6a69686766656463626160
1315145 [L1] Cache hit from L2: addr = 5eb, data = 6b
1315145 [TEST] CPU read @0x5dd
1315155 [L1] Cache miss: addr = 5dd
1315235 [L2] Cache hit: addr = 5dd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1315245 [L1] Cache Allocate: addr = 5dd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1315245 [L1] Cache hit from L2: addr = 5dd, data = ad
1315245 [TEST] CPU read @0x58c
1315255 [L1] Cache miss: addr = 58c
1315335 [L2] Cache miss: addr = 58c
1316125 [MEM] Mem hit: addr = 5eb, data = e0
1316135 [L2] Cache Allocate: addr = 58c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1316145 [L1] Cache Allocate: addr = 58c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1316145 [L1] Cache hit from L2: addr = 58c, data = ec
1316145 [TEST] CPU read @0x2e7
1316155 [L1] Cache hit: addr = 2e7, data = c7
1316165 [TEST] CPU read @0x6b4
1316175 [L1] Cache miss: addr = 6b4
1316235 [L2] Cache miss: addr = 6b4
1317125 [MEM] Mem hit: addr = 58c, data = 80
1317135 [L2] Cache Allocate: addr = 6b4 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1317145 [L1] Cache Allocate: addr = 6b4 data = 9f9e9d9c9b9a99989796959493929190
1317145 [L1] Cache hit from L2: addr = 6b4, data = 94
1317145 [TEST] CPU read @0x387
1317155 [L1] Cache miss: addr = 387
1317235 [L2] Cache miss: addr = 387
1318125 [MEM] Mem hit: addr = 6b4, data = a0
1318135 [L2] Cache Allocate: addr = 387 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1318145 [L1] Cache Allocate: addr = 387 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1318145 [L1] Cache hit from L2: addr = 387, data = a7
1318145 [TEST] CPU read @0x4f0
1318155 [L1] Cache miss: addr = 4f0
1318235 [L2] Cache hit: addr = 4f0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1318245 [L1] Cache Allocate: addr = 4f0 data = 8f8e8d8c8b8a89888786858483828180
1318245 [L1] Cache hit from L2: addr = 4f0, data = 80
1318245 [TEST] CPU read @0x708
1318255 [L1] Cache miss: addr = 708
1318335 [L2] Cache miss: addr = 708
1319125 [MEM] Mem hit: addr = 387, data = 80
1319135 [L2] Cache Allocate: addr = 708 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1319145 [L1] Cache Allocate: addr = 708 data = 8f8e8d8c8b8a89888786858483828180
1319145 [L1] Cache hit from L2: addr = 708, data = 88
1319145 [TEST] CPU read @0x434
1319155 [L1] Cache miss: addr = 434
1319235 [L2] Cache miss: addr = 434
1320125 [MEM] Mem hit: addr = 708, data = 00
1320135 [L2] Cache Allocate: addr = 434 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1320145 [L1] Cache Allocate: addr = 434 data = 1f1e1d1c1b1a19181716151413121110
1320145 [L1] Cache hit from L2: addr = 434, data = 14
1320145 [TEST] CPU read @0x72b
1320155 [L1] Cache miss: addr = 72b
1320235 [L2] Cache miss: addr = 72b
1321125 [MEM] Mem hit: addr = 434, data = 20
1321135 [L2] Cache Allocate: addr = 72b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1321145 [L1] Cache Allocate: addr = 72b data = 2f2e2d2c2b2a29282726252423222120
1321145 [L1] Cache hit from L2: addr = 72b, data = 2b
1321145 [TEST] CPU read @0x5a3
1321155 [L1] Cache miss: addr = 5a3
1321235 [L2] Cache hit: addr = 5a3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1321245 [L1] Cache Allocate: addr = 5a3 data = 8f8e8d8c8b8a89888786858483828180
1321245 [L1] Cache hit from L2: addr = 5a3, data = 83
1321245 [TEST] CPU read @0x323
1321255 [L1] Cache miss: addr = 323
1321335 [L2] Cache miss: addr = 323
1322125 [MEM] Mem hit: addr = 72b, data = 20
1322135 [L2] Cache Allocate: addr = 323 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1322145 [L1] Cache Allocate: addr = 323 data = 2f2e2d2c2b2a29282726252423222120
1322145 [L1] Cache hit from L2: addr = 323, data = 23
1322145 [TEST] CPU read @0x386
1322155 [L1] Cache miss: addr = 386
1322235 [L2] Cache miss: addr = 386
1323125 [MEM] Mem hit: addr = 323, data = 20
1323135 [L2] Cache Allocate: addr = 386 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1323145 [L1] Cache Allocate: addr = 386 data = 2f2e2d2c2b2a29282726252423222120
1323145 [L1] Cache hit from L2: addr = 386, data = 26
1323145 [TEST] CPU read @0x299
1323155 [L1] Cache miss: addr = 299
1323235 [L2] Cache miss: addr = 299
1324125 [MEM] Mem hit: addr = 386, data = 80
1324135 [L2] Cache Allocate: addr = 299 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1324145 [L1] Cache Allocate: addr = 299 data = 9f9e9d9c9b9a99989796959493929190
1324145 [L1] Cache hit from L2: addr = 299, data = 99
1324145 [TEST] CPU read @0x056
1324155 [L1] Cache miss: addr = 056
1324235 [L2] Cache miss: addr = 056
1325125 [MEM] Mem hit: addr = 299, data = 80
1325135 [L2] Cache Allocate: addr = 056 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1325145 [L1] Cache Allocate: addr = 056 data = 9f9e9d9c9b9a99989796959493929190
1325145 [L1] Cache hit from L2: addr = 056, data = 96
1325145 [TEST] CPU read @0x30a
1325155 [L1] Cache miss: addr = 30a
1325235 [L2] Cache miss: addr = 30a
1326125 [MEM] Mem hit: addr = 056, data = 40
1326135 [L2] Cache Allocate: addr = 30a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1326145 [L1] Cache Allocate: addr = 30a data = 4f4e4d4c4b4a49484746454443424140
1326145 [L1] Cache hit from L2: addr = 30a, data = 4a
1326145 [TEST] CPU read @0x2e5
1326155 [L1] Cache hit: addr = 2e5, data = c5
1326165 [TEST] CPU read @0x2ed
1326175 [L1] Cache hit: addr = 2ed, data = cd
1326185 [TEST] CPU read @0x778
1326195 [L1] Cache miss: addr = 778
1326235 [L2] Cache miss: addr = 778
1327125 [MEM] Mem hit: addr = 30a, data = 00
1327135 [L2] Cache Allocate: addr = 778 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1327145 [L1] Cache Allocate: addr = 778 data = 1f1e1d1c1b1a19181716151413121110
1327145 [L1] Cache hit from L2: addr = 778, data = 18
1327145 [TEST] CPU read @0x72f
1327155 [L1] Cache miss: addr = 72f
1327235 [L2] Cache miss: addr = 72f
1328125 [MEM] Mem hit: addr = 778, data = 60
1328135 [L2] Cache Allocate: addr = 72f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1328145 [L1] Cache Allocate: addr = 72f data = 6f6e6d6c6b6a69686766656463626160
1328145 [L1] Cache hit from L2: addr = 72f, data = 6f
1328145 [TEST] CPU read @0x142
1328155 [L1] Cache miss: addr = 142
1328235 [L2] Cache miss: addr = 142
1329125 [MEM] Mem hit: addr = 72f, data = 20
1329135 [L2] Cache Allocate: addr = 142 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1329145 [L1] Cache Allocate: addr = 142 data = 2f2e2d2c2b2a29282726252423222120
1329145 [L1] Cache hit from L2: addr = 142, data = 22
1329145 [TEST] CPU read @0x142
1329155 [L1] Cache hit: addr = 142, data = 22
1329165 [TEST] CPU read @0x0da
1329175 [L1] Cache miss: addr = 0da
1329235 [L2] Cache miss: addr = 0da
1330125 [MEM] Mem hit: addr = 142, data = 40
1330135 [L2] Cache Allocate: addr = 0da data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1330145 [L1] Cache Allocate: addr = 0da data = 5f5e5d5c5b5a59585756555453525150
1330145 [L1] Cache hit from L2: addr = 0da, data = 5a
1330145 [TEST] CPU read @0x0b6
1330155 [L1] Cache miss: addr = 0b6
1330235 [L2] Cache miss: addr = 0b6
1331125 [MEM] Mem hit: addr = 0da, data = c0
1331135 [L2] Cache Allocate: addr = 0b6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1331145 [L1] Cache Allocate: addr = 0b6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1331145 [L1] Cache hit from L2: addr = 0b6, data = d6
1331145 [TEST] CPU read @0x0f7
1331155 [L1] Cache miss: addr = 0f7
1331235 [L2] Cache miss: addr = 0f7
1332125 [MEM] Mem hit: addr = 0b6, data = a0
1332135 [L2] Cache Allocate: addr = 0f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1332145 [L1] Cache Allocate: addr = 0f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1332145 [L1] Cache hit from L2: addr = 0f7, data = b7
1332145 [TEST] CPU read @0x324
1332155 [L1] Cache miss: addr = 324
1332235 [L2] Cache miss: addr = 324
1333125 [MEM] Mem hit: addr = 0f7, data = e0
1333135 [L2] Cache Allocate: addr = 324 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1333145 [L1] Cache Allocate: addr = 324 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1333145 [L1] Cache hit from L2: addr = 324, data = e4
1333145 [TEST] CPU read @0x2cd
1333155 [L1] Cache miss: addr = 2cd
1333235 [L2] Cache miss: addr = 2cd
1334125 [MEM] Mem hit: addr = 324, data = 20
1334135 [L2] Cache Allocate: addr = 2cd data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1334145 [L1] Cache Allocate: addr = 2cd data = 2f2e2d2c2b2a29282726252423222120
1334145 [L1] Cache hit from L2: addr = 2cd, data = 2d
1334145 [TEST] CPU read @0x2ee
1334155 [L1] Cache hit: addr = 2ee, data = ce
1334165 [TEST] CPU read @0x0a0
1334175 [L1] Cache miss: addr = 0a0
1334235 [L2] Cache miss: addr = 0a0
1335125 [MEM] Mem hit: addr = 2cd, data = c0
1335135 [L2] Cache Allocate: addr = 0a0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1335145 [L1] Cache Allocate: addr = 0a0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1335145 [L1] Cache hit from L2: addr = 0a0, data = c0
1335145 [TEST] CPU read @0x4ea
1335155 [L1] Cache miss: addr = 4ea
1335235 [L2] Cache hit: addr = 4ea, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1335245 [L1] Cache Allocate: addr = 4ea data = 8f8e8d8c8b8a89888786858483828180
1335245 [L1] Cache hit from L2: addr = 4ea, data = 8a
1335245 [TEST] CPU read @0x386
1335255 [L1] Cache miss: addr = 386
1335335 [L2] Cache miss: addr = 386
1336125 [MEM] Mem hit: addr = 0a0, data = a0
1336135 [L2] Cache Allocate: addr = 386 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1336145 [L1] Cache Allocate: addr = 386 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1336145 [L1] Cache hit from L2: addr = 386, data = a6
1336145 [TEST] CPU read @0x521
1336155 [L1] Cache miss: addr = 521
1336235 [L2] Cache miss: addr = 521
1337125 [MEM] Mem hit: addr = 386, data = 80
1337135 [L2] Cache Allocate: addr = 521 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1337145 [L1] Cache Allocate: addr = 521 data = 8f8e8d8c8b8a89888786858483828180
1337145 [L1] Cache hit from L2: addr = 521, data = 81
1337145 [TEST] CPU read @0x2c0
1337155 [L1] Cache miss: addr = 2c0
1337235 [L2] Cache miss: addr = 2c0
1338125 [MEM] Mem hit: addr = 521, data = 20
1338135 [L2] Cache Allocate: addr = 2c0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1338145 [L1] Cache Allocate: addr = 2c0 data = 2f2e2d2c2b2a29282726252423222120
1338145 [L1] Cache hit from L2: addr = 2c0, data = 20
1338145 [TEST] CPU read @0x3bd
1338155 [L1] Cache miss: addr = 3bd
1338235 [L2] Cache miss: addr = 3bd
1339125 [MEM] Mem hit: addr = 2c0, data = c0
1339135 [L2] Cache Allocate: addr = 3bd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1339145 [L1] Cache Allocate: addr = 3bd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1339145 [L1] Cache hit from L2: addr = 3bd, data = dd
1339145 [TEST] CPU read @0x323
1339155 [L1] Cache miss: addr = 323
1339235 [L2] Cache miss: addr = 323
1340125 [MEM] Mem hit: addr = 3bd, data = a0
1340135 [L2] Cache Allocate: addr = 323 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1340145 [L1] Cache Allocate: addr = 323 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1340145 [L1] Cache hit from L2: addr = 323, data = a3
1340145 [TEST] CPU read @0x738
1340155 [L1] Cache miss: addr = 738
1340235 [L2] Cache miss: addr = 738
1341125 [MEM] Mem hit: addr = 323, data = 20
1341135 [L2] Cache Allocate: addr = 738 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1341145 [L1] Cache Allocate: addr = 738 data = 3f3e3d3c3b3a39383736353433323130
1341145 [L1] Cache hit from L2: addr = 738, data = 38
1341145 [TEST] CPU read @0x43e
1341155 [L1] Cache miss: addr = 43e
1341235 [L2] Cache miss: addr = 43e
1342125 [MEM] Mem hit: addr = 738, data = 20
1342135 [L2] Cache Allocate: addr = 43e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1342145 [L1] Cache Allocate: addr = 43e data = 3f3e3d3c3b3a39383736353433323130
1342145 [L1] Cache hit from L2: addr = 43e, data = 3e
1342145 [TEST] CPU read @0x07d
1342155 [L1] Cache miss: addr = 07d
1342235 [L2] Cache miss: addr = 07d
1343125 [MEM] Mem hit: addr = 43e, data = 20
1343135 [L2] Cache Allocate: addr = 07d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1343145 [L1] Cache Allocate: addr = 07d data = 3f3e3d3c3b3a39383736353433323130
1343145 [L1] Cache hit from L2: addr = 07d, data = 3d
1343145 [TEST] CPU read @0x02c
1343155 [L1] Cache miss: addr = 02c
1343235 [L2] Cache miss: addr = 02c
1344125 [MEM] Mem hit: addr = 07d, data = 60
1344135 [L2] Cache Allocate: addr = 02c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1344145 [L1] Cache Allocate: addr = 02c data = 6f6e6d6c6b6a69686766656463626160
1344145 [L1] Cache hit from L2: addr = 02c, data = 6c
1344145 [TEST] CPU read @0x734
1344155 [L1] Cache miss: addr = 734
1344235 [L2] Cache miss: addr = 734
1345125 [MEM] Mem hit: addr = 02c, data = 20
1345135 [L2] Cache Allocate: addr = 734 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1345145 [L1] Cache Allocate: addr = 734 data = 3f3e3d3c3b3a39383736353433323130
1345145 [L1] Cache hit from L2: addr = 734, data = 34
1345145 [TEST] CPU read @0x15f
1345155 [L1] Cache miss: addr = 15f
1345235 [L2] Cache miss: addr = 15f
1346125 [MEM] Mem hit: addr = 734, data = 20
1346135 [L2] Cache Allocate: addr = 15f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1346145 [L1] Cache Allocate: addr = 15f data = 3f3e3d3c3b3a39383736353433323130
1346145 [L1] Cache hit from L2: addr = 15f, data = 3f
1346145 [TEST] CPU read @0x23d
1346155 [L1] Cache miss: addr = 23d
1346235 [L2] Cache hit: addr = 23d, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1346245 [L1] Cache Allocate: addr = 23d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1346245 [L1] Cache hit from L2: addr = 23d, data = ed
1346245 [TEST] CPU read @0x7e0
1346255 [L1] Cache miss: addr = 7e0
1346335 [L2] Cache miss: addr = 7e0
1347125 [MEM] Mem hit: addr = 15f, data = 40
1347135 [L2] Cache Allocate: addr = 7e0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1347145 [L1] Cache Allocate: addr = 7e0 data = 4f4e4d4c4b4a49484746454443424140
1347145 [L1] Cache hit from L2: addr = 7e0, data = 40
1347145 [TEST] CPU read @0x0db
1347155 [L1] Cache miss: addr = 0db
1347235 [L2] Cache miss: addr = 0db
1348125 [MEM] Mem hit: addr = 7e0, data = e0
1348135 [L2] Cache Allocate: addr = 0db data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1348145 [L1] Cache Allocate: addr = 0db data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1348145 [L1] Cache hit from L2: addr = 0db, data = fb
1348145 [TEST] CPU read @0x241
1348155 [L1] Cache hit: addr = 241, data = e1
1348165 [TEST] CPU read @0x48f
1348175 [L1] Cache hit: addr = 48f, data = 2f
1348185 [TEST] CPU read @0x134
1348195 [L1] Cache miss: addr = 134
1348235 [L2] Cache miss: addr = 134
1349125 [MEM] Mem hit: addr = 0db, data = c0
1349135 [L2] Cache Allocate: addr = 134 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1349145 [L1] Cache Allocate: addr = 134 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1349145 [L1] Cache hit from L2: addr = 134, data = d4
1349145 [TEST] CPU read @0x0ac
1349155 [L1] Cache miss: addr = 0ac
1349235 [L2] Cache miss: addr = 0ac
1350125 [MEM] Mem hit: addr = 134, data = 20
1350135 [L2] Cache Allocate: addr = 0ac data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1350145 [L1] Cache Allocate: addr = 0ac data = 2f2e2d2c2b2a29282726252423222120
1350145 [L1] Cache hit from L2: addr = 0ac, data = 2c
1350145 [TEST] CPU read @0x189
1350155 [L1] Cache miss: addr = 189
1350235 [L2] Cache miss: addr = 189
1351125 [MEM] Mem hit: addr = 0ac, data = a0
1351135 [L2] Cache Allocate: addr = 189 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1351145 [L1] Cache Allocate: addr = 189 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1351145 [L1] Cache hit from L2: addr = 189, data = a9
1351145 [TEST] CPU read @0x154
1351155 [L1] Cache miss: addr = 154
1351235 [L2] Cache miss: addr = 154
1352125 [MEM] Mem hit: addr = 189, data = 80
1352135 [L2] Cache Allocate: addr = 154 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1352145 [L1] Cache Allocate: addr = 154 data = 9f9e9d9c9b9a99989796959493929190
1352145 [L1] Cache hit from L2: addr = 154, data = 94
1352145 [TEST] CPU read @0x4ce
1352155 [L1] Cache hit: addr = 4ce, data = ee
1352165 [TEST] CPU read @0x284
1352175 [L1] Cache miss: addr = 284
1352235 [L2] Cache miss: addr = 284
1353125 [MEM] Mem hit: addr = 154, data = 40
1353135 [L2] Cache Allocate: addr = 284 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1353145 [L1] Cache Allocate: addr = 284 data = 4f4e4d4c4b4a49484746454443424140
1353145 [L1] Cache hit from L2: addr = 284, data = 44
1353145 [TEST] CPU read @0x549
1353155 [L1] Cache miss: addr = 549
1353235 [L2] Cache hit: addr = 549, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1353245 [L1] Cache Allocate: addr = 549 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1353245 [L1] Cache hit from L2: addr = 549, data = c9
1353245 [TEST] CPU read @0x755
1353255 [L1] Cache miss: addr = 755
1353335 [L2] Cache miss: addr = 755
1354125 [MEM] Mem hit: addr = 284, data = 80
1354135 [L2] Cache Allocate: addr = 755 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1354145 [L1] Cache Allocate: addr = 755 data = 9f9e9d9c9b9a99989796959493929190
1354145 [L1] Cache hit from L2: addr = 755, data = 95
1354145 [TEST] CPU read @0x5d6
1354155 [L1] Cache miss: addr = 5d6
1354235 [L2] Cache hit: addr = 5d6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1354245 [L1] Cache Allocate: addr = 5d6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1354245 [L1] Cache hit from L2: addr = 5d6, data = a6
1354245 [TEST] CPU read @0x1eb
1354255 [L1] Cache miss: addr = 1eb
1354335 [L2] Cache miss: addr = 1eb
1355125 [MEM] Mem hit: addr = 755, data = 40
1355135 [L2] Cache Allocate: addr = 1eb data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1355145 [L1] Cache Allocate: addr = 1eb data = 4f4e4d4c4b4a49484746454443424140
1355145 [L1] Cache hit from L2: addr = 1eb, data = 4b
1355145 [TEST] CPU read @0x5b4
1355155 [L1] Cache hit: addr = 5b4, data = 94
1355165 [TEST] CPU read @0x647
1355175 [L1] Cache miss: addr = 647
1355235 [L2] Cache miss: addr = 647
1356125 [MEM] Mem hit: addr = 1eb, data = e0
1356135 [L2] Cache Allocate: addr = 647 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1356145 [L1] Cache Allocate: addr = 647 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1356145 [L1] Cache hit from L2: addr = 647, data = e7
1356145 [TEST] CPU read @0x502
1356155 [L1] Cache miss: addr = 502
1356235 [L2] Cache miss: addr = 502
1357125 [MEM] Mem hit: addr = 647, data = 40
1357135 [L2] Cache Allocate: addr = 502 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1357145 [L1] Cache Allocate: addr = 502 data = 4f4e4d4c4b4a49484746454443424140
1357145 [L1] Cache hit from L2: addr = 502, data = 42
1357145 [TEST] CPU read @0x388
1357155 [L1] Cache miss: addr = 388
1357235 [L2] Cache miss: addr = 388
1358125 [MEM] Mem hit: addr = 502, data = 00
1358135 [L2] Cache Allocate: addr = 388 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1358145 [L1] Cache Allocate: addr = 388 data = 0f0e0d0c0b0a09080706050403020100
1358145 [L1] Cache hit from L2: addr = 388, data = 08
1358145 [TEST] CPU read @0x2d1
1358155 [L1] Cache miss: addr = 2d1
1358235 [L2] Cache miss: addr = 2d1
1359125 [MEM] Mem hit: addr = 388, data = 80
1359135 [L2] Cache Allocate: addr = 2d1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1359145 [L1] Cache Allocate: addr = 2d1 data = 9f9e9d9c9b9a99989796959493929190
1359145 [L1] Cache hit from L2: addr = 2d1, data = 91
1359145 [TEST] CPU read @0x68a
1359155 [L1] Cache miss: addr = 68a
1359235 [L2] Cache miss: addr = 68a
1360125 [MEM] Mem hit: addr = 2d1, data = c0
1360135 [L2] Cache Allocate: addr = 68a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1360145 [L1] Cache Allocate: addr = 68a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1360145 [L1] Cache hit from L2: addr = 68a, data = ca
1360145 [TEST] CPU read @0x2a6
1360155 [L1] Cache miss: addr = 2a6
1360235 [L2] Cache miss: addr = 2a6
1361125 [MEM] Mem hit: addr = 68a, data = 80
1361135 [L2] Cache Allocate: addr = 2a6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1361145 [L1] Cache Allocate: addr = 2a6 data = 8f8e8d8c8b8a89888786858483828180
1361145 [L1] Cache hit from L2: addr = 2a6, data = 86
1361145 [TEST] CPU read @0x0b2
1361155 [L1] Cache miss: addr = 0b2
1361235 [L2] Cache miss: addr = 0b2
1362125 [MEM] Mem hit: addr = 2a6, data = a0
1362135 [L2] Cache Allocate: addr = 0b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1362145 [L1] Cache Allocate: addr = 0b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1362145 [L1] Cache hit from L2: addr = 0b2, data = b2
1362145 [TEST] CPU read @0x39f
1362155 [L1] Cache miss: addr = 39f
1362235 [L2] Cache miss: addr = 39f
1363125 [MEM] Mem hit: addr = 0b2, data = a0
1363135 [L2] Cache Allocate: addr = 39f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1363145 [L1] Cache Allocate: addr = 39f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1363145 [L1] Cache hit from L2: addr = 39f, data = bf
1363145 [TEST] CPU read @0x246
1363155 [L1] Cache hit: addr = 246, data = e6
1363165 [TEST] CPU read @0x020
1363175 [L1] Cache miss: addr = 020
1363235 [L2] Cache miss: addr = 020
1364125 [MEM] Mem hit: addr = 39f, data = 80
1364135 [L2] Cache Allocate: addr = 020 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1364145 [L1] Cache Allocate: addr = 020 data = 8f8e8d8c8b8a89888786858483828180
1364145 [L1] Cache hit from L2: addr = 020, data = 80
1364145 [TEST] CPU read @0x18b
1364155 [L1] Cache miss: addr = 18b
1364235 [L2] Cache miss: addr = 18b
1365125 [MEM] Mem hit: addr = 020, data = 20
1365135 [L2] Cache Allocate: addr = 18b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1365145 [L1] Cache Allocate: addr = 18b data = 2f2e2d2c2b2a29282726252423222120
1365145 [L1] Cache hit from L2: addr = 18b, data = 2b
1365145 [TEST] CPU read @0x2e8
1365155 [L1] Cache hit: addr = 2e8, data = c8
1365165 [TEST] CPU read @0x72d
1365175 [L1] Cache miss: addr = 72d
1365235 [L2] Cache miss: addr = 72d
1366125 [MEM] Mem hit: addr = 18b, data = 80
1366135 [L2] Cache Allocate: addr = 72d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1366145 [L1] Cache Allocate: addr = 72d data = 8f8e8d8c8b8a89888786858483828180
1366145 [L1] Cache hit from L2: addr = 72d, data = 8d
1366145 [TEST] CPU read @0x48b
1366155 [L1] Cache hit: addr = 48b, data = 2b
1366165 [TEST] CPU read @0x7b7
1366175 [L1] Cache miss: addr = 7b7
1366235 [L2] Cache miss: addr = 7b7
1367125 [MEM] Mem hit: addr = 72d, data = 20
1367135 [L2] Cache Allocate: addr = 7b7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1367145 [L1] Cache Allocate: addr = 7b7 data = 3f3e3d3c3b3a39383736353433323130
1367145 [L1] Cache hit from L2: addr = 7b7, data = 37
1367145 [TEST] CPU read @0x53e
1367155 [L1] Cache miss: addr = 53e
1367235 [L2] Cache miss: addr = 53e
1368125 [MEM] Mem hit: addr = 7b7, data = a0
1368135 [L2] Cache Allocate: addr = 53e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1368145 [L1] Cache Allocate: addr = 53e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1368145 [L1] Cache hit from L2: addr = 53e, data = be
1368145 [TEST] CPU read @0x793
1368155 [L1] Cache miss: addr = 793
1368235 [L2] Cache miss: addr = 793
1369125 [MEM] Mem hit: addr = 53e, data = 20
1369135 [L2] Cache Allocate: addr = 793 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1369145 [L1] Cache Allocate: addr = 793 data = 3f3e3d3c3b3a39383736353433323130
1369145 [L1] Cache hit from L2: addr = 793, data = 33
1369145 [TEST] CPU read @0x1f7
1369155 [L1] Cache miss: addr = 1f7
1369235 [L2] Cache miss: addr = 1f7
1370125 [MEM] Mem hit: addr = 793, data = 80
1370135 [L2] Cache Allocate: addr = 1f7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1370145 [L1] Cache Allocate: addr = 1f7 data = 9f9e9d9c9b9a99989796959493929190
1370145 [L1] Cache hit from L2: addr = 1f7, data = 97
1370145 [TEST] CPU read @0x704
1370155 [L1] Cache miss: addr = 704
1370235 [L2] Cache miss: addr = 704
1371125 [MEM] Mem hit: addr = 1f7, data = e0
1371135 [L2] Cache Allocate: addr = 704 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1371145 [L1] Cache Allocate: addr = 704 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1371145 [L1] Cache hit from L2: addr = 704, data = e4
1371145 [TEST] CPU read @0x54d
1371155 [L1] Cache miss: addr = 54d
1371235 [L2] Cache hit: addr = 54d, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1371245 [L1] Cache Allocate: addr = 54d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1371245 [L1] Cache hit from L2: addr = 54d, data = cd
1371245 [TEST] CPU read @0x71a
1371255 [L1] Cache miss: addr = 71a
1371335 [L2] Cache hit: addr = 71a, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1371345 [L1] Cache Allocate: addr = 71a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1371345 [L1] Cache hit from L2: addr = 71a, data = ea
1371345 [TEST] CPU read @0x011
1371355 [L1] Cache miss: addr = 011
1371435 [L2] Cache miss: addr = 011
1372125 [MEM] Mem hit: addr = 704, data = 00
1372135 [L2] Cache Allocate: addr = 011 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1372145 [L1] Cache Allocate: addr = 011 data = 1f1e1d1c1b1a19181716151413121110
1372145 [L1] Cache hit from L2: addr = 011, data = 11
1372145 [TEST] CPU read @0x51d
1372155 [L1] Cache miss: addr = 51d
1372235 [L2] Cache miss: addr = 51d
1373125 [MEM] Mem hit: addr = 011, data = 00
1373135 [L2] Cache Allocate: addr = 51d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1373145 [L1] Cache Allocate: addr = 51d data = 1f1e1d1c1b1a19181716151413121110
1373145 [L1] Cache hit from L2: addr = 51d, data = 1d
1373145 [TEST] CPU read @0x10a
1373155 [L1] Cache miss: addr = 10a
1373235 [L2] Cache miss: addr = 10a
1374125 [MEM] Mem hit: addr = 51d, data = 00
1374135 [L2] Cache Allocate: addr = 10a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1374145 [L1] Cache Allocate: addr = 10a data = 0f0e0d0c0b0a09080706050403020100
1374145 [L1] Cache hit from L2: addr = 10a, data = 0a
1374145 [TEST] CPU read @0x099
1374155 [L1] Cache miss: addr = 099
1374235 [L2] Cache miss: addr = 099
1375125 [MEM] Mem hit: addr = 10a, data = 00
1375135 [L2] Cache Allocate: addr = 099 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1375145 [L1] Cache Allocate: addr = 099 data = 1f1e1d1c1b1a19181716151413121110
1375145 [L1] Cache hit from L2: addr = 099, data = 19
1375145 [TEST] CPU read @0x28c
1375155 [L1] Cache miss: addr = 28c
1375235 [L2] Cache miss: addr = 28c
1376125 [MEM] Mem hit: addr = 099, data = 80
1376135 [L2] Cache Allocate: addr = 28c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1376145 [L1] Cache Allocate: addr = 28c data = 8f8e8d8c8b8a89888786858483828180
1376145 [L1] Cache hit from L2: addr = 28c, data = 8c
1376145 [TEST] CPU read @0x4a6
1376155 [L1] Cache miss: addr = 4a6
1376235 [L2] Cache miss: addr = 4a6
1377125 [MEM] Mem hit: addr = 28c, data = 80
1377135 [L2] Cache Allocate: addr = 4a6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1377145 [L1] Cache Allocate: addr = 4a6 data = 8f8e8d8c8b8a89888786858483828180
1377145 [L1] Cache hit from L2: addr = 4a6, data = 86
1377145 [TEST] CPU read @0x3e8
1377155 [L1] Cache miss: addr = 3e8
1377235 [L2] Cache hit: addr = 3e8, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1377245 [L1] Cache Allocate: addr = 3e8 data = 6f6e6d6c6b6a69686766656463626160
1377245 [L1] Cache hit from L2: addr = 3e8, data = 68
1377245 [TEST] CPU read @0x491
1377255 [L1] Cache miss: addr = 491
1377335 [L2] Cache hit: addr = 491, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1377345 [L1] Cache Allocate: addr = 491 data = 2f2e2d2c2b2a29282726252423222120
1377345 [L1] Cache hit from L2: addr = 491, data = 21
1377345 [TEST] CPU read @0x11e
1377355 [L1] Cache miss: addr = 11e
1377435 [L2] Cache miss: addr = 11e
1378125 [MEM] Mem hit: addr = 4a6, data = a0
1378135 [L2] Cache Allocate: addr = 11e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1378145 [L1] Cache Allocate: addr = 11e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1378145 [L1] Cache hit from L2: addr = 11e, data = be
1378145 [TEST] CPU read @0x3ca
1378155 [L1] Cache miss: addr = 3ca
1378235 [L2] Cache miss: addr = 3ca
1379125 [MEM] Mem hit: addr = 11e, data = 00
1379135 [L2] Cache Allocate: addr = 3ca data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1379145 [L1] Cache Allocate: addr = 3ca data = 0f0e0d0c0b0a09080706050403020100
1379145 [L1] Cache hit from L2: addr = 3ca, data = 0a
1379145 [TEST] CPU read @0x1a2
1379155 [L1] Cache miss: addr = 1a2
1379235 [L2] Cache miss: addr = 1a2
1380125 [MEM] Mem hit: addr = 3ca, data = c0
1380135 [L2] Cache Allocate: addr = 1a2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1380145 [L1] Cache Allocate: addr = 1a2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1380145 [L1] Cache hit from L2: addr = 1a2, data = c2
1380145 [TEST] CPU read @0x2d2
1380155 [L1] Cache miss: addr = 2d2
1380235 [L2] Cache miss: addr = 2d2
1381125 [MEM] Mem hit: addr = 1a2, data = a0
1381135 [L2] Cache Allocate: addr = 2d2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1381145 [L1] Cache Allocate: addr = 2d2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1381145 [L1] Cache hit from L2: addr = 2d2, data = b2
1381145 [TEST] CPU read @0x078
1381155 [L1] Cache miss: addr = 078
1381235 [L2] Cache miss: addr = 078
1382125 [MEM] Mem hit: addr = 2d2, data = c0
1382135 [L2] Cache Allocate: addr = 078 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1382145 [L1] Cache Allocate: addr = 078 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1382145 [L1] Cache hit from L2: addr = 078, data = d8
1382145 [TEST] CPU read @0x1a7
1382155 [L1] Cache hit: addr = 1a7, data = c7
1382165 [TEST] CPU read @0x4a8
1382175 [L1] Cache miss: addr = 4a8
1382235 [L2] Cache miss: addr = 4a8
1383125 [MEM] Mem hit: addr = 078, data = 60
1383135 [L2] Cache Allocate: addr = 4a8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1383145 [L1] Cache Allocate: addr = 4a8 data = 6f6e6d6c6b6a69686766656463626160
1383145 [L1] Cache hit from L2: addr = 4a8, data = 68
1383145 [TEST] CPU read @0x190
1383155 [L1] Cache miss: addr = 190
1383235 [L2] Cache miss: addr = 190
1384125 [MEM] Mem hit: addr = 4a8, data = a0
1384135 [L2] Cache Allocate: addr = 190 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1384145 [L1] Cache Allocate: addr = 190 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1384145 [L1] Cache hit from L2: addr = 190, data = b0
1384145 [TEST] CPU read @0x2ff
1384155 [L1] Cache miss: addr = 2ff
1384235 [L2] Cache hit: addr = 2ff, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1384245 [L1] Cache Allocate: addr = 2ff data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1384245 [L1] Cache hit from L2: addr = 2ff, data = cf
1384245 [TEST] CPU read @0x59c
1384255 [L1] Cache miss: addr = 59c
1384335 [L2] Cache miss: addr = 59c
1385125 [MEM] Mem hit: addr = 190, data = 80
1385135 [L2] Cache Allocate: addr = 59c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1385145 [L1] Cache Allocate: addr = 59c data = 9f9e9d9c9b9a99989796959493929190
1385145 [L1] Cache hit from L2: addr = 59c, data = 9c
1385145 [TEST] CPU read @0x2e1
1385155 [L1] Cache hit: addr = 2e1, data = c1
1385165 [TEST] CPU read @0x3a0
1385175 [L1] Cache miss: addr = 3a0
1385235 [L2] Cache miss: addr = 3a0
1386125 [MEM] Mem hit: addr = 59c, data = 80
1386135 [L2] Cache Allocate: addr = 3a0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1386145 [L1] Cache Allocate: addr = 3a0 data = 8f8e8d8c8b8a89888786858483828180
1386145 [L1] Cache hit from L2: addr = 3a0, data = 80
1386145 [TEST] CPU read @0x1ad
1386155 [L1] Cache miss: addr = 1ad
1386235 [L2] Cache miss: addr = 1ad
1387125 [MEM] Mem hit: addr = 3a0, data = a0
1387135 [L2] Cache Allocate: addr = 1ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1387145 [L1] Cache Allocate: addr = 1ad data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1387145 [L1] Cache hit from L2: addr = 1ad, data = ad
1387145 [TEST] CPU read @0x4e6
1387155 [L1] Cache miss: addr = 4e6
1387235 [L2] Cache hit: addr = 4e6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1387245 [L1] Cache Allocate: addr = 4e6 data = 8f8e8d8c8b8a89888786858483828180
1387245 [L1] Cache hit from L2: addr = 4e6, data = 86
1387245 [TEST] CPU read @0x6bb
1387255 [L1] Cache miss: addr = 6bb
1387335 [L2] Cache miss: addr = 6bb
1388125 [MEM] Mem hit: addr = 1ad, data = a0
1388135 [L2] Cache Allocate: addr = 6bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1388145 [L1] Cache Allocate: addr = 6bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1388145 [L1] Cache hit from L2: addr = 6bb, data = bb
1388145 [TEST] CPU read @0x514
1388155 [L1] Cache miss: addr = 514
1388235 [L2] Cache miss: addr = 514
1389125 [MEM] Mem hit: addr = 6bb, data = a0
1389135 [L2] Cache Allocate: addr = 514 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1389145 [L1] Cache Allocate: addr = 514 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1389145 [L1] Cache hit from L2: addr = 514, data = b4
1389145 [TEST] CPU read @0x0e4
1389155 [L1] Cache miss: addr = 0e4
1389235 [L2] Cache miss: addr = 0e4
1390125 [MEM] Mem hit: addr = 514, data = 00
1390135 [L2] Cache Allocate: addr = 0e4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1390145 [L1] Cache Allocate: addr = 0e4 data = 0f0e0d0c0b0a09080706050403020100
1390145 [L1] Cache hit from L2: addr = 0e4, data = 04
1390145 [TEST] CPU read @0x086
1390155 [L1] Cache miss: addr = 086
1390235 [L2] Cache miss: addr = 086
1391125 [MEM] Mem hit: addr = 0e4, data = e0
1391135 [L2] Cache Allocate: addr = 086 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1391145 [L1] Cache Allocate: addr = 086 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1391145 [L1] Cache hit from L2: addr = 086, data = e6
1391145 [TEST] CPU read @0x641
1391155 [L1] Cache miss: addr = 641
1391235 [L2] Cache miss: addr = 641
1392125 [MEM] Mem hit: addr = 086, data = 80
1392135 [L2] Cache Allocate: addr = 641 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1392145 [L1] Cache Allocate: addr = 641 data = 8f8e8d8c8b8a89888786858483828180
1392145 [L1] Cache hit from L2: addr = 641, data = 81
1392145 [TEST] CPU read @0x2f3
1392155 [L1] Cache miss: addr = 2f3
1392235 [L2] Cache hit: addr = 2f3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1392245 [L1] Cache Allocate: addr = 2f3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1392245 [L1] Cache hit from L2: addr = 2f3, data = c3
1392245 [TEST] CPU read @0x29a
1392255 [L1] Cache miss: addr = 29a
1392335 [L2] Cache miss: addr = 29a
1393125 [MEM] Mem hit: addr = 641, data = 40
1393135 [L2] Cache Allocate: addr = 29a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1393145 [L1] Cache Allocate: addr = 29a data = 5f5e5d5c5b5a59585756555453525150
1393145 [L1] Cache hit from L2: addr = 29a, data = 5a
1393145 [TEST] CPU read @0x6f4
1393155 [L1] Cache miss: addr = 6f4
1393235 [L2] Cache miss: addr = 6f4
1394125 [MEM] Mem hit: addr = 29a, data = 80
1394135 [L2] Cache Allocate: addr = 6f4 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1394145 [L1] Cache Allocate: addr = 6f4 data = 9f9e9d9c9b9a99989796959493929190
1394145 [L1] Cache hit from L2: addr = 6f4, data = 94
1394145 [TEST] CPU read @0x72b
1394155 [L1] Cache miss: addr = 72b
1394235 [L2] Cache miss: addr = 72b
1395125 [MEM] Mem hit: addr = 6f4, data = e0
1395135 [L2] Cache Allocate: addr = 72b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1395145 [L1] Cache Allocate: addr = 72b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1395145 [L1] Cache hit from L2: addr = 72b, data = eb
1395145 [TEST] CPU read @0x038
1395155 [L1] Cache miss: addr = 038
1395235 [L2] Cache miss: addr = 038
1396125 [MEM] Mem hit: addr = 72b, data = 20
1396135 [L2] Cache Allocate: addr = 038 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1396145 [L1] Cache Allocate: addr = 038 data = 3f3e3d3c3b3a39383736353433323130
1396145 [L1] Cache hit from L2: addr = 038, data = 38
1396145 [TEST] CPU read @0x0aa
1396155 [L1] Cache miss: addr = 0aa
1396235 [L2] Cache miss: addr = 0aa
1397125 [MEM] Mem hit: addr = 038, data = 20
1397135 [L2] Cache Allocate: addr = 0aa data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1397145 [L1] Cache Allocate: addr = 0aa data = 2f2e2d2c2b2a29282726252423222120
1397145 [L1] Cache hit from L2: addr = 0aa, data = 2a
1397145 [TEST] CPU read @0x281
1397155 [L1] Cache miss: addr = 281
1397235 [L2] Cache hit: addr = 281, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1397245 [L1] Cache Allocate: addr = 281 data = 4f4e4d4c4b4a49484746454443424140
1397245 [L1] Cache hit from L2: addr = 281, data = 41
1397245 [TEST] CPU read @0x0a9
1397255 [L1] Cache miss: addr = 0a9
1397335 [L2] Cache hit: addr = 0a9, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1397345 [L1] Cache Allocate: addr = 0a9 data = 2f2e2d2c2b2a29282726252423222120
1397345 [L1] Cache hit from L2: addr = 0a9, data = 29
1397345 [TEST] CPU read @0x1df
1397355 [L1] Cache miss: addr = 1df
1397435 [L2] Cache miss: addr = 1df
1398125 [MEM] Mem hit: addr = 0aa, data = a0
1398135 [L2] Cache Allocate: addr = 1df data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1398145 [L1] Cache Allocate: addr = 1df data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1398145 [L1] Cache hit from L2: addr = 1df, data = bf
1398145 [TEST] CPU read @0x1a9
1398155 [L1] Cache miss: addr = 1a9
1398235 [L2] Cache miss: addr = 1a9
1399125 [MEM] Mem hit: addr = 1df, data = c0
1399135 [L2] Cache Allocate: addr = 1a9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1399145 [L1] Cache Allocate: addr = 1a9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1399145 [L1] Cache hit from L2: addr = 1a9, data = c9
1399145 [TEST] CPU read @0x6f8
1399155 [L1] Cache miss: addr = 6f8
1399235 [L2] Cache miss: addr = 6f8
1400125 [MEM] Mem hit: addr = 1a9, data = a0
1400135 [L2] Cache Allocate: addr = 6f8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1400145 [L1] Cache Allocate: addr = 6f8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1400145 [L1] Cache hit from L2: addr = 6f8, data = b8
1400145 [TEST] CPU read @0x0d8
1400155 [L1] Cache miss: addr = 0d8
1400235 [L2] Cache miss: addr = 0d8
1401125 [MEM] Mem hit: addr = 6f8, data = e0
1401135 [L2] Cache Allocate: addr = 0d8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1401145 [L1] Cache Allocate: addr = 0d8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1401145 [L1] Cache hit from L2: addr = 0d8, data = f8
1401145 [TEST] CPU read @0x331
1401155 [L1] Cache miss: addr = 331
1401235 [L2] Cache miss: addr = 331
1402125 [MEM] Mem hit: addr = 0d8, data = c0
1402135 [L2] Cache Allocate: addr = 331 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1402145 [L1] Cache Allocate: addr = 331 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1402145 [L1] Cache hit from L2: addr = 331, data = d1
1402145 [TEST] CPU read @0x414
1402155 [L1] Cache miss: addr = 414
1402235 [L2] Cache miss: addr = 414
1403125 [MEM] Mem hit: addr = 331, data = 20
1403135 [L2] Cache Allocate: addr = 414 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1403145 [L1] Cache Allocate: addr = 414 data = 3f3e3d3c3b3a39383736353433323130
1403145 [L1] Cache hit from L2: addr = 414, data = 34
1403145 [TEST] CPU read @0x264
1403155 [L1] Cache miss: addr = 264
1403235 [L2] Cache miss: addr = 264
1404125 [MEM] Mem hit: addr = 414, data = 00
1404135 [L2] Cache Allocate: addr = 264 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1404145 [L1] Cache Allocate: addr = 264 data = 0f0e0d0c0b0a09080706050403020100
1404145 [L1] Cache hit from L2: addr = 264, data = 04
1404145 [TEST] CPU read @0x39a
1404155 [L1] Cache miss: addr = 39a
1404235 [L2] Cache miss: addr = 39a
1405125 [MEM] Mem hit: addr = 264, data = 60
1405135 [L2] Cache Allocate: addr = 39a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1405145 [L1] Cache Allocate: addr = 39a data = 7f7e7d7c7b7a79787776757473727170
1405145 [L1] Cache hit from L2: addr = 39a, data = 7a
1405145 [TEST] CPU read @0x706
1405155 [L1] Cache miss: addr = 706
1405235 [L2] Cache miss: addr = 706
1406125 [MEM] Mem hit: addr = 39a, data = 80
1406135 [L2] Cache Allocate: addr = 706 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1406145 [L1] Cache Allocate: addr = 706 data = 8f8e8d8c8b8a89888786858483828180
1406145 [L1] Cache hit from L2: addr = 706, data = 86
1406145 [TEST] CPU read @0x32a
1406155 [L1] Cache miss: addr = 32a
1406235 [L2] Cache miss: addr = 32a
1407125 [MEM] Mem hit: addr = 706, data = 00
1407135 [L2] Cache Allocate: addr = 32a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1407145 [L1] Cache Allocate: addr = 32a data = 0f0e0d0c0b0a09080706050403020100
1407145 [L1] Cache hit from L2: addr = 32a, data = 0a
1407145 [TEST] CPU read @0x07a
1407155 [L1] Cache miss: addr = 07a
1407235 [L2] Cache miss: addr = 07a
1408125 [MEM] Mem hit: addr = 32a, data = 20
1408135 [L2] Cache Allocate: addr = 07a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1408145 [L1] Cache Allocate: addr = 07a data = 3f3e3d3c3b3a39383736353433323130
1408145 [L1] Cache hit from L2: addr = 07a, data = 3a
1408145 [TEST] CPU read @0x5d4
1408155 [L1] Cache miss: addr = 5d4
1408235 [L2] Cache hit: addr = 5d4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1408245 [L1] Cache Allocate: addr = 5d4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1408245 [L1] Cache hit from L2: addr = 5d4, data = a4
1408245 [TEST] CPU read @0x233
1408255 [L1] Cache miss: addr = 233
1408335 [L2] Cache hit: addr = 233, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1408345 [L1] Cache Allocate: addr = 233 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1408345 [L1] Cache hit from L2: addr = 233, data = e3
1408345 [TEST] CPU read @0x45b
1408355 [L1] Cache miss: addr = 45b
1408435 [L2] Cache miss: addr = 45b
1409125 [MEM] Mem hit: addr = 07a, data = 60
1409135 [L2] Cache Allocate: addr = 45b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1409145 [L1] Cache Allocate: addr = 45b data = 7f7e7d7c7b7a79787776757473727170
1409145 [L1] Cache hit from L2: addr = 45b, data = 7b
1409145 [TEST] CPU read @0x39f
1409155 [L1] Cache miss: addr = 39f
1409235 [L2] Cache miss: addr = 39f
1410125 [MEM] Mem hit: addr = 45b, data = 40
1410135 [L2] Cache Allocate: addr = 39f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1410145 [L1] Cache Allocate: addr = 39f data = 5f5e5d5c5b5a59585756555453525150
1410145 [L1] Cache hit from L2: addr = 39f, data = 5f
1410145 [TEST] CPU read @0x1b5
1410155 [L1] Cache miss: addr = 1b5
1410235 [L2] Cache miss: addr = 1b5
1411125 [MEM] Mem hit: addr = 39f, data = 80
1411135 [L2] Cache Allocate: addr = 1b5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1411145 [L1] Cache Allocate: addr = 1b5 data = 9f9e9d9c9b9a99989796959493929190
1411145 [L1] Cache hit from L2: addr = 1b5, data = 95
1411145 [TEST] CPU read @0x2ea
1411155 [L1] Cache hit: addr = 2ea, data = ca
1411165 [TEST] CPU read @0x78e
1411175 [L1] Cache miss: addr = 78e
1411235 [L2] Cache miss: addr = 78e
1412125 [MEM] Mem hit: addr = 1b5, data = a0
1412135 [L2] Cache Allocate: addr = 78e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1412145 [L1] Cache Allocate: addr = 78e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1412145 [L1] Cache hit from L2: addr = 78e, data = ae
1412145 [TEST] CPU read @0x605
1412155 [L1] Cache miss: addr = 605
1412235 [L2] Cache miss: addr = 605
1413125 [MEM] Mem hit: addr = 78e, data = 80
1413135 [L2] Cache Allocate: addr = 605 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1413145 [L1] Cache Allocate: addr = 605 data = 8f8e8d8c8b8a89888786858483828180
1413145 [L1] Cache hit from L2: addr = 605, data = 85
1413145 [TEST] CPU read @0x41c
1413155 [L1] Cache miss: addr = 41c
1413235 [L2] Cache miss: addr = 41c
1414125 [MEM] Mem hit: addr = 605, data = 00
1414135 [L2] Cache Allocate: addr = 41c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1414145 [L1] Cache Allocate: addr = 41c data = 1f1e1d1c1b1a19181716151413121110
1414145 [L1] Cache hit from L2: addr = 41c, data = 1c
1414145 [TEST] CPU read @0x22b
1414155 [L1] Cache hit: addr = 22b, data = eb
1414165 [TEST] CPU read @0x425
1414175 [L1] Cache miss: addr = 425
1414235 [L2] Cache miss: addr = 425
1415125 [MEM] Mem hit: addr = 41c, data = 00
1415135 [L2] Cache Allocate: addr = 425 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1415145 [L1] Cache Allocate: addr = 425 data = 0f0e0d0c0b0a09080706050403020100
1415145 [L1] Cache hit from L2: addr = 425, data = 05
1415145 [TEST] CPU read @0x0ce
1415155 [L1] Cache miss: addr = 0ce
1415235 [L2] Cache miss: addr = 0ce
1416125 [MEM] Mem hit: addr = 425, data = 20
1416135 [L2] Cache Allocate: addr = 0ce data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1416145 [L1] Cache Allocate: addr = 0ce data = 2f2e2d2c2b2a29282726252423222120
1416145 [L1] Cache hit from L2: addr = 0ce, data = 2e
1416145 [TEST] CPU read @0x2ab
1416155 [L1] Cache miss: addr = 2ab
1416235 [L2] Cache miss: addr = 2ab
1417125 [MEM] Mem hit: addr = 0ce, data = c0
1417135 [L2] Cache Allocate: addr = 2ab data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1417145 [L1] Cache Allocate: addr = 2ab data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1417145 [L1] Cache hit from L2: addr = 2ab, data = cb
1417145 [TEST] CPU read @0x61a
1417155 [L1] Cache miss: addr = 61a
1417235 [L2] Cache miss: addr = 61a
1418125 [MEM] Mem hit: addr = 2ab, data = a0
1418135 [L2] Cache Allocate: addr = 61a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1418145 [L1] Cache Allocate: addr = 61a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1418145 [L1] Cache hit from L2: addr = 61a, data = ba
1418145 [TEST] CPU read @0x411
1418155 [L1] Cache miss: addr = 411
1418235 [L2] Cache miss: addr = 411
1419125 [MEM] Mem hit: addr = 61a, data = 00
1419135 [L2] Cache Allocate: addr = 411 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1419145 [L1] Cache Allocate: addr = 411 data = 1f1e1d1c1b1a19181716151413121110
1419145 [L1] Cache hit from L2: addr = 411, data = 11
1419145 [TEST] CPU read @0x4b4
1419155 [L1] Cache miss: addr = 4b4
1419235 [L2] Cache miss: addr = 4b4
1420125 [MEM] Mem hit: addr = 411, data = 00
1420135 [L2] Cache Allocate: addr = 4b4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1420145 [L1] Cache Allocate: addr = 4b4 data = 1f1e1d1c1b1a19181716151413121110
1420145 [L1] Cache hit from L2: addr = 4b4, data = 14
1420145 [TEST] CPU read @0x1b5
1420155 [L1] Cache miss: addr = 1b5
1420235 [L2] Cache miss: addr = 1b5
1421125 [MEM] Mem hit: addr = 4b4, data = a0
1421135 [L2] Cache Allocate: addr = 1b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1421145 [L1] Cache Allocate: addr = 1b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1421145 [L1] Cache hit from L2: addr = 1b5, data = b5
1421145 [TEST] CPU read @0x35d
1421155 [L1] Cache miss: addr = 35d
1421235 [L2] Cache miss: addr = 35d
1422125 [MEM] Mem hit: addr = 1b5, data = a0
1422135 [L2] Cache Allocate: addr = 35d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1422145 [L1] Cache Allocate: addr = 35d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1422145 [L1] Cache hit from L2: addr = 35d, data = bd
1422145 [TEST] CPU read @0x3d1
1422155 [L1] Cache miss: addr = 3d1
1422235 [L2] Cache miss: addr = 3d1
1423125 [MEM] Mem hit: addr = 35d, data = 40
1423135 [L2] Cache Allocate: addr = 3d1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1423145 [L1] Cache Allocate: addr = 3d1 data = 5f5e5d5c5b5a59585756555453525150
1423145 [L1] Cache hit from L2: addr = 3d1, data = 51
1423145 [TEST] CPU read @0x730
1423155 [L1] Cache miss: addr = 730
1423235 [L2] Cache miss: addr = 730
1424125 [MEM] Mem hit: addr = 3d1, data = c0
1424135 [L2] Cache Allocate: addr = 730 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1424145 [L1] Cache Allocate: addr = 730 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1424145 [L1] Cache hit from L2: addr = 730, data = d0
1424145 [TEST] CPU read @0x685
1424155 [L1] Cache miss: addr = 685
1424235 [L2] Cache miss: addr = 685
1425125 [MEM] Mem hit: addr = 730, data = 20
1425135 [L2] Cache Allocate: addr = 685 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1425145 [L1] Cache Allocate: addr = 685 data = 2f2e2d2c2b2a29282726252423222120
1425145 [L1] Cache hit from L2: addr = 685, data = 25
1425145 [TEST] CPU read @0x143
1425155 [L1] Cache miss: addr = 143
1425235 [L2] Cache miss: addr = 143
1426125 [MEM] Mem hit: addr = 685, data = 80
1426135 [L2] Cache Allocate: addr = 143 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1426145 [L1] Cache Allocate: addr = 143 data = 8f8e8d8c8b8a89888786858483828180
1426145 [L1] Cache hit from L2: addr = 143, data = 83
1426145 [TEST] CPU read @0x7b5
1426155 [L1] Cache miss: addr = 7b5
1426235 [L2] Cache miss: addr = 7b5
1427125 [MEM] Mem hit: addr = 143, data = 40
1427135 [L2] Cache Allocate: addr = 7b5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1427145 [L1] Cache Allocate: addr = 7b5 data = 5f5e5d5c5b5a59585756555453525150
1427145 [L1] Cache hit from L2: addr = 7b5, data = 55
1427145 [TEST] CPU read @0x292
1427155 [L1] Cache miss: addr = 292
1427235 [L2] Cache miss: addr = 292
1428125 [MEM] Mem hit: addr = 7b5, data = a0
1428135 [L2] Cache Allocate: addr = 292 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1428145 [L1] Cache Allocate: addr = 292 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1428145 [L1] Cache hit from L2: addr = 292, data = b2
1428145 [TEST] CPU read @0x427
1428155 [L1] Cache miss: addr = 427
1428235 [L2] Cache miss: addr = 427
1429125 [MEM] Mem hit: addr = 292, data = 80
1429135 [L2] Cache Allocate: addr = 427 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1429145 [L1] Cache Allocate: addr = 427 data = 8f8e8d8c8b8a89888786858483828180
1429145 [L1] Cache hit from L2: addr = 427, data = 87
1429145 [TEST] CPU read @0x1e9
1429155 [L1] Cache miss: addr = 1e9
1429235 [L2] Cache miss: addr = 1e9
1430125 [MEM] Mem hit: addr = 427, data = 20
1430135 [L2] Cache Allocate: addr = 1e9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1430145 [L1] Cache Allocate: addr = 1e9 data = 2f2e2d2c2b2a29282726252423222120
1430145 [L1] Cache hit from L2: addr = 1e9, data = 29
1430145 [TEST] CPU read @0x032
1430155 [L1] Cache miss: addr = 032
1430235 [L2] Cache miss: addr = 032
1431125 [MEM] Mem hit: addr = 1e9, data = e0
1431135 [L2] Cache Allocate: addr = 032 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1431145 [L1] Cache Allocate: addr = 032 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1431145 [L1] Cache hit from L2: addr = 032, data = f2
1431145 [TEST] CPU read @0x302
1431155 [L1] Cache miss: addr = 302
1431235 [L2] Cache miss: addr = 302
1432125 [MEM] Mem hit: addr = 032, data = 20
1432135 [L2] Cache Allocate: addr = 302 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1432145 [L1] Cache Allocate: addr = 302 data = 2f2e2d2c2b2a29282726252423222120
1432145 [L1] Cache hit from L2: addr = 302, data = 22
1432145 [TEST] CPU read @0x64e
1432155 [L1] Cache miss: addr = 64e
1432235 [L2] Cache miss: addr = 64e
1433125 [MEM] Mem hit: addr = 302, data = 00
1433135 [L2] Cache Allocate: addr = 64e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1433145 [L1] Cache Allocate: addr = 64e data = 0f0e0d0c0b0a09080706050403020100
1433145 [L1] Cache hit from L2: addr = 64e, data = 0e
1433145 [TEST] CPU read @0x31d
1433155 [L1] Cache miss: addr = 31d
1433235 [L2] Cache miss: addr = 31d
1434125 [MEM] Mem hit: addr = 64e, data = 40
1434135 [L2] Cache Allocate: addr = 31d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1434145 [L1] Cache Allocate: addr = 31d data = 5f5e5d5c5b5a59585756555453525150
1434145 [L1] Cache hit from L2: addr = 31d, data = 5d
1434145 [TEST] CPU read @0x4ae
1434155 [L1] Cache miss: addr = 4ae
1434235 [L2] Cache miss: addr = 4ae
1435125 [MEM] Mem hit: addr = 31d, data = 00
1435135 [L2] Cache Allocate: addr = 4ae data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1435145 [L1] Cache Allocate: addr = 4ae data = 0f0e0d0c0b0a09080706050403020100
1435145 [L1] Cache hit from L2: addr = 4ae, data = 0e
1435145 [TEST] CPU read @0x7e8
1435155 [L1] Cache miss: addr = 7e8
1435235 [L2] Cache miss: addr = 7e8
1436125 [MEM] Mem hit: addr = 4ae, data = a0
1436135 [L2] Cache Allocate: addr = 7e8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1436145 [L1] Cache Allocate: addr = 7e8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1436145 [L1] Cache hit from L2: addr = 7e8, data = a8
1436145 [TEST] CPU read @0x758
1436155 [L1] Cache miss: addr = 758
1436235 [L2] Cache miss: addr = 758
1437125 [MEM] Mem hit: addr = 7e8, data = e0
1437135 [L2] Cache Allocate: addr = 758 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1437145 [L1] Cache Allocate: addr = 758 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1437145 [L1] Cache hit from L2: addr = 758, data = f8
1437145 [TEST] CPU read @0x426
1437155 [L1] Cache miss: addr = 426
1437235 [L2] Cache miss: addr = 426
1438125 [MEM] Mem hit: addr = 758, data = 40
1438135 [L2] Cache Allocate: addr = 426 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1438145 [L1] Cache Allocate: addr = 426 data = 4f4e4d4c4b4a49484746454443424140
1438145 [L1] Cache hit from L2: addr = 426, data = 46
1438145 [TEST] CPU read @0x59a
1438155 [L1] Cache miss: addr = 59a
1438235 [L2] Cache miss: addr = 59a
1439125 [MEM] Mem hit: addr = 426, data = 20
1439135 [L2] Cache Allocate: addr = 59a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1439145 [L1] Cache Allocate: addr = 59a data = 3f3e3d3c3b3a39383736353433323130
1439145 [L1] Cache hit from L2: addr = 59a, data = 3a
1439145 [TEST] CPU read @0x6b0
1439155 [L1] Cache miss: addr = 6b0
1439235 [L2] Cache miss: addr = 6b0
1440125 [MEM] Mem hit: addr = 59a, data = 80
1440135 [L2] Cache Allocate: addr = 6b0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1440145 [L1] Cache Allocate: addr = 6b0 data = 9f9e9d9c9b9a99989796959493929190
1440145 [L1] Cache hit from L2: addr = 6b0, data = 90
1440145 [TEST] CPU read @0x024
1440155 [L1] Cache miss: addr = 024
1440235 [L2] Cache miss: addr = 024
1441125 [MEM] Mem hit: addr = 6b0, data = a0
1441135 [L2] Cache Allocate: addr = 024 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1441145 [L1] Cache Allocate: addr = 024 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1441145 [L1] Cache hit from L2: addr = 024, data = a4
1441145 [TEST] CPU read @0x23d
1441155 [L1] Cache miss: addr = 23d
1441235 [L2] Cache hit: addr = 23d, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1441245 [L1] Cache Allocate: addr = 23d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1441245 [L1] Cache hit from L2: addr = 23d, data = ed
1441245 [TEST] CPU read @0x41f
1441255 [L1] Cache miss: addr = 41f
1441335 [L2] Cache miss: addr = 41f
1442125 [MEM] Mem hit: addr = 024, data = 20
1442135 [L2] Cache Allocate: addr = 41f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1442145 [L1] Cache Allocate: addr = 41f data = 3f3e3d3c3b3a39383736353433323130
1442145 [L1] Cache hit from L2: addr = 41f, data = 3f
1442145 [TEST] CPU read @0x35f
1442155 [L1] Cache miss: addr = 35f
1442235 [L2] Cache miss: addr = 35f
1443125 [MEM] Mem hit: addr = 41f, data = 00
1443135 [L2] Cache Allocate: addr = 35f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1443145 [L1] Cache Allocate: addr = 35f data = 1f1e1d1c1b1a19181716151413121110
1443145 [L1] Cache hit from L2: addr = 35f, data = 1f
1443145 [TEST] CPU read @0x3c3
1443155 [L1] Cache miss: addr = 3c3
1443235 [L2] Cache miss: addr = 3c3
1444125 [MEM] Mem hit: addr = 35f, data = 40
1444135 [L2] Cache Allocate: addr = 3c3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1444145 [L1] Cache Allocate: addr = 3c3 data = 4f4e4d4c4b4a49484746454443424140
1444145 [L1] Cache hit from L2: addr = 3c3, data = 43
1444145 [TEST] CPU read @0x0df
1444155 [L1] Cache miss: addr = 0df
1444235 [L2] Cache miss: addr = 0df
1445125 [MEM] Mem hit: addr = 3c3, data = c0
1445135 [L2] Cache Allocate: addr = 0df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1445145 [L1] Cache Allocate: addr = 0df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1445145 [L1] Cache hit from L2: addr = 0df, data = df
1445145 [TEST] CPU read @0x354
1445155 [L1] Cache miss: addr = 354
1445235 [L2] Cache miss: addr = 354
1446125 [MEM] Mem hit: addr = 0df, data = c0
1446135 [L2] Cache Allocate: addr = 354 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1446145 [L1] Cache Allocate: addr = 354 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1446145 [L1] Cache hit from L2: addr = 354, data = d4
1446145 [TEST] CPU read @0x2f2
1446155 [L1] Cache miss: addr = 2f2
1446235 [L2] Cache hit: addr = 2f2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1446245 [L1] Cache Allocate: addr = 2f2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1446245 [L1] Cache hit from L2: addr = 2f2, data = c2
1446245 [TEST] CPU read @0x69b
1446255 [L1] Cache hit: addr = 69b, data = bb
1446265 [TEST] CPU read @0x2be
1446275 [L1] Cache miss: addr = 2be
1446335 [L2] Cache miss: addr = 2be
1447125 [MEM] Mem hit: addr = 354, data = 40
1447135 [L2] Cache Allocate: addr = 2be data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1447145 [L1] Cache Allocate: addr = 2be data = 5f5e5d5c5b5a59585756555453525150
1447145 [L1] Cache hit from L2: addr = 2be, data = 5e
1447145 [TEST] CPU read @0x63e
1447155 [L1] Cache miss: addr = 63e
1447235 [L2] Cache miss: addr = 63e
1448125 [MEM] Mem hit: addr = 2be, data = a0
1448135 [L2] Cache Allocate: addr = 63e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1448145 [L1] Cache Allocate: addr = 63e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1448145 [L1] Cache hit from L2: addr = 63e, data = be
1448145 [TEST] CPU read @0x508
1448155 [L1] Cache miss: addr = 508
1448235 [L2] Cache miss: addr = 508
1449125 [MEM] Mem hit: addr = 63e, data = 20
1449135 [L2] Cache Allocate: addr = 508 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1449145 [L1] Cache Allocate: addr = 508 data = 2f2e2d2c2b2a29282726252423222120
1449145 [L1] Cache hit from L2: addr = 508, data = 28
1449145 [TEST] CPU read @0x01a
1449155 [L1] Cache miss: addr = 01a
1449235 [L2] Cache miss: addr = 01a
1450125 [MEM] Mem hit: addr = 508, data = 00
1450135 [L2] Cache Allocate: addr = 01a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1450145 [L1] Cache Allocate: addr = 01a data = 1f1e1d1c1b1a19181716151413121110
1450145 [L1] Cache hit from L2: addr = 01a, data = 1a
1450145 [TEST] CPU read @0x577
1450155 [L1] Cache miss: addr = 577
1450235 [L2] Cache miss: addr = 577
1451125 [MEM] Mem hit: addr = 01a, data = 00
1451135 [L2] Cache Allocate: addr = 577 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1451145 [L1] Cache Allocate: addr = 577 data = 1f1e1d1c1b1a19181716151413121110
1451145 [L1] Cache hit from L2: addr = 577, data = 17
1451145 [TEST] CPU read @0x375
1451155 [L1] Cache hit: addr = 375, data = c5
1451165 [TEST] CPU read @0x5be
1451175 [L1] Cache hit: addr = 5be, data = 9e
1451185 [TEST] CPU read @0x78f
1451195 [L1] Cache miss: addr = 78f
1451235 [L2] Cache miss: addr = 78f
1452125 [MEM] Mem hit: addr = 577, data = 60
1452135 [L2] Cache Allocate: addr = 78f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1452145 [L1] Cache Allocate: addr = 78f data = 6f6e6d6c6b6a69686766656463626160
1452145 [L1] Cache hit from L2: addr = 78f, data = 6f
1452145 [TEST] CPU read @0x1d8
1452155 [L1] Cache miss: addr = 1d8
1452235 [L2] Cache miss: addr = 1d8
1453125 [MEM] Mem hit: addr = 78f, data = 80
1453135 [L2] Cache Allocate: addr = 1d8 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1453145 [L1] Cache Allocate: addr = 1d8 data = 9f9e9d9c9b9a99989796959493929190
1453145 [L1] Cache hit from L2: addr = 1d8, data = 98
1453145 [TEST] CPU read @0x6d7
1453155 [L1] Cache hit: addr = 6d7, data = b7
1453165 [TEST] CPU read @0x446
1453175 [L1] Cache miss: addr = 446
1453235 [L2] Cache miss: addr = 446
1454125 [MEM] Mem hit: addr = 1d8, data = c0
1454135 [L2] Cache Allocate: addr = 446 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1454145 [L1] Cache Allocate: addr = 446 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1454145 [L1] Cache hit from L2: addr = 446, data = c6
1454145 [TEST] CPU read @0x23c
1454155 [L1] Cache miss: addr = 23c
1454235 [L2] Cache hit: addr = 23c, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1454245 [L1] Cache Allocate: addr = 23c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1454245 [L1] Cache hit from L2: addr = 23c, data = ec
1454245 [TEST] CPU read @0x7e4
1454255 [L1] Cache miss: addr = 7e4
1454335 [L2] Cache miss: addr = 7e4
1455125 [MEM] Mem hit: addr = 446, data = 40
1455135 [L2] Cache Allocate: addr = 7e4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1455145 [L1] Cache Allocate: addr = 7e4 data = 4f4e4d4c4b4a49484746454443424140
1455145 [L1] Cache hit from L2: addr = 7e4, data = 44
1455145 [TEST] CPU read @0x70a
1455155 [L1] Cache miss: addr = 70a
1455235 [L2] Cache miss: addr = 70a
1456125 [MEM] Mem hit: addr = 7e4, data = e0
1456135 [L2] Cache Allocate: addr = 70a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1456145 [L1] Cache Allocate: addr = 70a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1456145 [L1] Cache hit from L2: addr = 70a, data = ea
1456145 [TEST] CPU read @0x424
1456155 [L1] Cache miss: addr = 424
1456235 [L2] Cache miss: addr = 424
1457125 [MEM] Mem hit: addr = 70a, data = 00
1457135 [L2] Cache Allocate: addr = 424 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1457145 [L1] Cache Allocate: addr = 424 data = 0f0e0d0c0b0a09080706050403020100
1457145 [L1] Cache hit from L2: addr = 424, data = 04
1457145 [TEST] CPU read @0x248
1457155 [L1] Cache hit: addr = 248, data = e8
1457165 [TEST] CPU read @0x74a
1457175 [L1] Cache miss: addr = 74a
1457235 [L2] Cache miss: addr = 74a
1458125 [MEM] Mem hit: addr = 424, data = 20
1458135 [L2] Cache Allocate: addr = 74a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1458145 [L1] Cache Allocate: addr = 74a data = 2f2e2d2c2b2a29282726252423222120
1458145 [L1] Cache hit from L2: addr = 74a, data = 2a
1458145 [TEST] CPU read @0x632
1458155 [L1] Cache miss: addr = 632
1458235 [L2] Cache miss: addr = 632
1459125 [MEM] Mem hit: addr = 74a, data = 40
1459135 [L2] Cache Allocate: addr = 632 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1459145 [L1] Cache Allocate: addr = 632 data = 5f5e5d5c5b5a59585756555453525150
1459145 [L1] Cache hit from L2: addr = 632, data = 52
1459145 [TEST] CPU read @0x491
1459155 [L1] Cache miss: addr = 491
1459235 [L2] Cache hit: addr = 491, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1459245 [L1] Cache Allocate: addr = 491 data = 2f2e2d2c2b2a29282726252423222120
1459245 [L1] Cache hit from L2: addr = 491, data = 21
1459245 [TEST] CPU read @0x191
1459255 [L1] Cache miss: addr = 191
1459335 [L2] Cache miss: addr = 191
1460125 [MEM] Mem hit: addr = 632, data = 20
1460135 [L2] Cache Allocate: addr = 191 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1460145 [L1] Cache Allocate: addr = 191 data = 3f3e3d3c3b3a39383736353433323130
1460145 [L1] Cache hit from L2: addr = 191, data = 31
1460145 [TEST] CPU read @0x691
1460155 [L1] Cache hit: addr = 691, data = b1
1460165 [TEST] CPU read @0x4b3
1460175 [L1] Cache miss: addr = 4b3
1460235 [L2] Cache miss: addr = 4b3
1461125 [MEM] Mem hit: addr = 191, data = 80
1461135 [L2] Cache Allocate: addr = 4b3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1461145 [L1] Cache Allocate: addr = 4b3 data = 9f9e9d9c9b9a99989796959493929190
1461145 [L1] Cache hit from L2: addr = 4b3, data = 93
1461145 [TEST] CPU read @0x4fe
1461155 [L1] Cache miss: addr = 4fe
1461235 [L2] Cache hit: addr = 4fe, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1461245 [L1] Cache Allocate: addr = 4fe data = 8f8e8d8c8b8a89888786858483828180
1461245 [L1] Cache hit from L2: addr = 4fe, data = 8e
1461245 [TEST] CPU read @0x10d
1461255 [L1] Cache miss: addr = 10d
1461335 [L2] Cache miss: addr = 10d
1462125 [MEM] Mem hit: addr = 4b3, data = a0
1462135 [L2] Cache Allocate: addr = 10d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1462145 [L1] Cache Allocate: addr = 10d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1462145 [L1] Cache hit from L2: addr = 10d, data = ad
1462145 [TEST] CPU read @0x2a8
1462155 [L1] Cache miss: addr = 2a8
1462235 [L2] Cache miss: addr = 2a8
1463125 [MEM] Mem hit: addr = 10d, data = 00
1463135 [L2] Cache Allocate: addr = 2a8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1463145 [L1] Cache Allocate: addr = 2a8 data = 0f0e0d0c0b0a09080706050403020100
1463145 [L1] Cache hit from L2: addr = 2a8, data = 08
1463145 [TEST] CPU read @0x252
1463155 [L1] Cache miss: addr = 252
1463235 [L2] Cache hit: addr = 252, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1463245 [L1] Cache Allocate: addr = 252 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1463245 [L1] Cache hit from L2: addr = 252, data = e2
1463245 [TEST] CPU read @0x520
1463255 [L1] Cache miss: addr = 520
1463335 [L2] Cache miss: addr = 520
1464125 [MEM] Mem hit: addr = 2a8, data = a0
1464135 [L2] Cache Allocate: addr = 520 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1464145 [L1] Cache Allocate: addr = 520 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1464145 [L1] Cache hit from L2: addr = 520, data = a0
1464145 [TEST] CPU read @0x0c5
1464155 [L1] Cache miss: addr = 0c5
1464235 [L2] Cache miss: addr = 0c5
1465125 [MEM] Mem hit: addr = 520, data = 20
1465135 [L2] Cache Allocate: addr = 0c5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1465145 [L1] Cache Allocate: addr = 0c5 data = 2f2e2d2c2b2a29282726252423222120
1465145 [L1] Cache hit from L2: addr = 0c5, data = 25
1465145 [TEST] CPU read @0x619
1465155 [L1] Cache miss: addr = 619
1465235 [L2] Cache miss: addr = 619
1466125 [MEM] Mem hit: addr = 0c5, data = c0
1466135 [L2] Cache Allocate: addr = 619 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1466145 [L1] Cache Allocate: addr = 619 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1466145 [L1] Cache hit from L2: addr = 619, data = d9
1466145 [TEST] CPU read @0x790
1466155 [L1] Cache miss: addr = 790
1466235 [L2] Cache miss: addr = 790
1467125 [MEM] Mem hit: addr = 619, data = 00
1467135 [L2] Cache Allocate: addr = 790 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1467145 [L1] Cache Allocate: addr = 790 data = 1f1e1d1c1b1a19181716151413121110
1467145 [L1] Cache hit from L2: addr = 790, data = 10
1467145 [TEST] CPU read @0x290
1467155 [L1] Cache miss: addr = 290
1467235 [L2] Cache miss: addr = 290
1468125 [MEM] Mem hit: addr = 790, data = 80
1468135 [L2] Cache Allocate: addr = 290 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1468145 [L1] Cache Allocate: addr = 290 data = 9f9e9d9c9b9a99989796959493929190
1468145 [L1] Cache hit from L2: addr = 290, data = 90
1468145 [TEST] CPU read @0x207
1468155 [L1] Cache miss: addr = 207
1468235 [L2] Cache miss: addr = 207
1469125 [MEM] Mem hit: addr = 290, data = 80
1469135 [L2] Cache Allocate: addr = 207 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1469145 [L1] Cache Allocate: addr = 207 data = 8f8e8d8c8b8a89888786858483828180
1469145 [L1] Cache hit from L2: addr = 207, data = 87
1469145 [TEST] CPU read @0x68e
1469155 [L1] Cache miss: addr = 68e
1469235 [L2] Cache miss: addr = 68e
1470125 [MEM] Mem hit: addr = 207, data = 00
1470135 [L2] Cache Allocate: addr = 68e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1470145 [L1] Cache Allocate: addr = 68e data = 0f0e0d0c0b0a09080706050403020100
1470145 [L1] Cache hit from L2: addr = 68e, data = 0e
1470145 [TEST] CPU read @0x299
1470155 [L1] Cache hit: addr = 299, data = 99
1470165 [TEST] CPU read @0x36c
1470175 [L1] Cache hit: addr = 36c, data = cc
1470185 [TEST] CPU read @0x2e4
1470195 [L1] Cache hit: addr = 2e4, data = c4
1470205 [TEST] CPU read @0x6ea
1470215 [L1] Cache miss: addr = 6ea
1470235 [L2] Cache miss: addr = 6ea
1471125 [MEM] Mem hit: addr = 68e, data = 80
1471135 [L2] Cache Allocate: addr = 6ea data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1471145 [L1] Cache Allocate: addr = 6ea data = 8f8e8d8c8b8a89888786858483828180
1471145 [L1] Cache hit from L2: addr = 6ea, data = 8a
1471145 [TEST] CPU read @0x298
1471155 [L1] Cache hit: addr = 298, data = 98
1471165 [TEST] CPU read @0x0f6
1471175 [L1] Cache miss: addr = 0f6
1471235 [L2] Cache miss: addr = 0f6
1472125 [MEM] Mem hit: addr = 6ea, data = e0
1472135 [L2] Cache Allocate: addr = 0f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1472145 [L1] Cache Allocate: addr = 0f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1472145 [L1] Cache hit from L2: addr = 0f6, data = f6
1472145 [TEST] CPU read @0x794
1472155 [L1] Cache miss: addr = 794
1472235 [L2] Cache miss: addr = 794
1473125 [MEM] Mem hit: addr = 0f6, data = e0
1473135 [L2] Cache Allocate: addr = 794 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1473145 [L1] Cache Allocate: addr = 794 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1473145 [L1] Cache hit from L2: addr = 794, data = f4
1473145 [TEST] CPU read @0x1ab
1473155 [L1] Cache miss: addr = 1ab
1473235 [L2] Cache miss: addr = 1ab
1474125 [MEM] Mem hit: addr = 794, data = 80
1474135 [L2] Cache Allocate: addr = 1ab data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1474145 [L1] Cache Allocate: addr = 1ab data = 8f8e8d8c8b8a89888786858483828180
1474145 [L1] Cache hit from L2: addr = 1ab, data = 8b
1474145 [TEST] CPU read @0x5ce
1474155 [L1] Cache miss: addr = 5ce
1474235 [L2] Cache hit: addr = 5ce, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1474245 [L1] Cache Allocate: addr = 5ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1474245 [L1] Cache hit from L2: addr = 5ce, data = ae
1474245 [TEST] CPU read @0x09e
1474255 [L1] Cache miss: addr = 09e
1474335 [L2] Cache miss: addr = 09e
1475125 [MEM] Mem hit: addr = 1ab, data = a0
1475135 [L2] Cache Allocate: addr = 09e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1475145 [L1] Cache Allocate: addr = 09e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1475145 [L1] Cache hit from L2: addr = 09e, data = be
1475145 [TEST] CPU read @0x1d5
1475155 [L1] Cache miss: addr = 1d5
1475235 [L2] Cache miss: addr = 1d5
1476125 [MEM] Mem hit: addr = 09e, data = 80
1476135 [L2] Cache Allocate: addr = 1d5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1476145 [L1] Cache Allocate: addr = 1d5 data = 9f9e9d9c9b9a99989796959493929190
1476145 [L1] Cache hit from L2: addr = 1d5, data = 95
1476145 [TEST] CPU read @0x4c4
1476155 [L1] Cache hit: addr = 4c4, data = e4
1476165 [TEST] CPU read @0x247
1476175 [L1] Cache hit: addr = 247, data = e7
1476185 [TEST] CPU read @0x582
1476195 [L1] Cache miss: addr = 582
1476235 [L2] Cache miss: addr = 582
1477125 [MEM] Mem hit: addr = 1d5, data = c0
1477135 [L2] Cache Allocate: addr = 582 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1477145 [L1] Cache Allocate: addr = 582 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1477145 [L1] Cache hit from L2: addr = 582, data = c2
1477145 [TEST] CPU read @0x5e9
1477155 [L1] Cache miss: addr = 5e9
1477235 [L2] Cache miss: addr = 5e9
1478125 [MEM] Mem hit: addr = 582, data = 80
1478135 [L2] Cache Allocate: addr = 5e9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1478145 [L1] Cache Allocate: addr = 5e9 data = 8f8e8d8c8b8a89888786858483828180
1478145 [L1] Cache hit from L2: addr = 5e9, data = 89
1478145 [TEST] CPU read @0x3b6
1478155 [L1] Cache miss: addr = 3b6
1478235 [L2] Cache miss: addr = 3b6
1479125 [MEM] Mem hit: addr = 5e9, data = e0
1479135 [L2] Cache Allocate: addr = 3b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1479145 [L1] Cache Allocate: addr = 3b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1479145 [L1] Cache hit from L2: addr = 3b6, data = f6
1479145 [TEST] CPU read @0x07a
1479155 [L1] Cache miss: addr = 07a
1479235 [L2] Cache miss: addr = 07a
1480125 [MEM] Mem hit: addr = 3b6, data = a0
1480135 [L2] Cache Allocate: addr = 07a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1480145 [L1] Cache Allocate: addr = 07a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1480145 [L1] Cache hit from L2: addr = 07a, data = ba
1480145 [TEST] CPU read @0x5cd
1480155 [L1] Cache miss: addr = 5cd
1480235 [L2] Cache hit: addr = 5cd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1480245 [L1] Cache Allocate: addr = 5cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1480245 [L1] Cache hit from L2: addr = 5cd, data = ad
1480245 [TEST] CPU read @0x034
1480255 [L1] Cache miss: addr = 034
1480335 [L2] Cache miss: addr = 034
1481125 [MEM] Mem hit: addr = 07a, data = 60
1481135 [L2] Cache Allocate: addr = 034 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1481145 [L1] Cache Allocate: addr = 034 data = 7f7e7d7c7b7a79787776757473727170
1481145 [L1] Cache hit from L2: addr = 034, data = 74
1481145 [TEST] CPU read @0x014
1481155 [L1] Cache miss: addr = 014
1481235 [L2] Cache miss: addr = 014
1482125 [MEM] Mem hit: addr = 034, data = 20
1482135 [L2] Cache Allocate: addr = 014 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1482145 [L1] Cache Allocate: addr = 014 data = 3f3e3d3c3b3a39383736353433323130
1482145 [L1] Cache hit from L2: addr = 014, data = 34
1482145 [TEST] CPU read @0x4b7
1482155 [L1] Cache miss: addr = 4b7
1482235 [L2] Cache miss: addr = 4b7
1483125 [MEM] Mem hit: addr = 014, data = 00
1483135 [L2] Cache Allocate: addr = 4b7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1483145 [L1] Cache Allocate: addr = 4b7 data = 1f1e1d1c1b1a19181716151413121110
1483145 [L1] Cache hit from L2: addr = 4b7, data = 17
1483145 [TEST] CPU read @0x0f0
1483155 [L1] Cache miss: addr = 0f0
1483235 [L2] Cache miss: addr = 0f0
1484125 [MEM] Mem hit: addr = 4b7, data = a0
1484135 [L2] Cache Allocate: addr = 0f0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1484145 [L1] Cache Allocate: addr = 0f0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1484145 [L1] Cache hit from L2: addr = 0f0, data = b0
1484145 [TEST] CPU read @0x027
1484155 [L1] Cache miss: addr = 027
1484235 [L2] Cache miss: addr = 027
1485125 [MEM] Mem hit: addr = 0f0, data = e0
1485135 [L2] Cache Allocate: addr = 027 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1485145 [L1] Cache Allocate: addr = 027 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1485145 [L1] Cache hit from L2: addr = 027, data = e7
1485145 [TEST] CPU read @0x234
1485155 [L1] Cache miss: addr = 234
1485235 [L2] Cache hit: addr = 234, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1485245 [L1] Cache Allocate: addr = 234 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1485245 [L1] Cache hit from L2: addr = 234, data = e4
1485245 [TEST] CPU read @0x1b3
1485255 [L1] Cache miss: addr = 1b3
1485335 [L2] Cache miss: addr = 1b3
1486125 [MEM] Mem hit: addr = 027, data = 20
1486135 [L2] Cache Allocate: addr = 1b3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1486145 [L1] Cache Allocate: addr = 1b3 data = 3f3e3d3c3b3a39383736353433323130
1486145 [L1] Cache hit from L2: addr = 1b3, data = 33
1486145 [TEST] CPU read @0x72e
1486155 [L1] Cache miss: addr = 72e
1486235 [L2] Cache miss: addr = 72e
1487125 [MEM] Mem hit: addr = 1b3, data = a0
1487135 [L2] Cache Allocate: addr = 72e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1487145 [L1] Cache Allocate: addr = 72e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1487145 [L1] Cache hit from L2: addr = 72e, data = ae
1487145 [TEST] CPU read @0x48b
1487155 [L1] Cache hit: addr = 48b, data = 2b
1487165 [TEST] CPU read @0x536
1487175 [L1] Cache miss: addr = 536
1487235 [L2] Cache miss: addr = 536
1488125 [MEM] Mem hit: addr = 72e, data = 20
1488135 [L2] Cache Allocate: addr = 536 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1488145 [L1] Cache Allocate: addr = 536 data = 3f3e3d3c3b3a39383736353433323130
1488145 [L1] Cache hit from L2: addr = 536, data = 36
1488145 [TEST] CPU read @0x20f
1488155 [L1] Cache miss: addr = 20f
1488235 [L2] Cache miss: addr = 20f
1489125 [MEM] Mem hit: addr = 536, data = 20
1489135 [L2] Cache Allocate: addr = 20f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1489145 [L1] Cache Allocate: addr = 20f data = 2f2e2d2c2b2a29282726252423222120
1489145 [L1] Cache hit from L2: addr = 20f, data = 2f
1489145 [TEST] CPU read @0x47b
1489155 [L1] Cache miss: addr = 47b
1489235 [L2] Cache miss: addr = 47b
1490125 [MEM] Mem hit: addr = 20f, data = 00
1490135 [L2] Cache Allocate: addr = 47b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1490145 [L1] Cache Allocate: addr = 47b data = 1f1e1d1c1b1a19181716151413121110
1490145 [L1] Cache hit from L2: addr = 47b, data = 1b
1490145 [TEST] CPU read @0x4bc
1490155 [L1] Cache miss: addr = 4bc
1490235 [L2] Cache miss: addr = 4bc
1491125 [MEM] Mem hit: addr = 47b, data = 60
1491135 [L2] Cache Allocate: addr = 4bc data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1491145 [L1] Cache Allocate: addr = 4bc data = 7f7e7d7c7b7a79787776757473727170
1491145 [L1] Cache hit from L2: addr = 4bc, data = 7c
1491145 [TEST] CPU read @0x32e
1491155 [L1] Cache miss: addr = 32e
1491235 [L2] Cache miss: addr = 32e
1492125 [MEM] Mem hit: addr = 4bc, data = a0
1492135 [L2] Cache Allocate: addr = 32e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1492145 [L1] Cache Allocate: addr = 32e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1492145 [L1] Cache hit from L2: addr = 32e, data = ae
1492145 [TEST] CPU read @0x435
1492155 [L1] Cache miss: addr = 435
1492235 [L2] Cache miss: addr = 435
1493125 [MEM] Mem hit: addr = 32e, data = 20
1493135 [L2] Cache Allocate: addr = 435 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1493145 [L1] Cache Allocate: addr = 435 data = 3f3e3d3c3b3a39383736353433323130
1493145 [L1] Cache hit from L2: addr = 435, data = 35
1493145 [TEST] CPU read @0x214
1493155 [L1] Cache miss: addr = 214
1493235 [L2] Cache hit: addr = 214, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1493245 [L1] Cache Allocate: addr = 214 data = 2f2e2d2c2b2a29282726252423222120
1493245 [L1] Cache hit from L2: addr = 214, data = 24
1493245 [TEST] CPU read @0x5f3
1493255 [L1] Cache miss: addr = 5f3
1493335 [L2] Cache miss: addr = 5f3
1494125 [MEM] Mem hit: addr = 435, data = 20
1494135 [L2] Cache Allocate: addr = 5f3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1494145 [L1] Cache Allocate: addr = 5f3 data = 3f3e3d3c3b3a39383736353433323130
1494145 [L1] Cache hit from L2: addr = 5f3, data = 33
1494145 [TEST] CPU read @0x194
1494155 [L1] Cache miss: addr = 194
1494235 [L2] Cache miss: addr = 194
1495125 [MEM] Mem hit: addr = 5f3, data = e0
1495135 [L2] Cache Allocate: addr = 194 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1495145 [L1] Cache Allocate: addr = 194 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1495145 [L1] Cache hit from L2: addr = 194, data = f4
1495145 [TEST] CPU read @0x357
1495155 [L1] Cache miss: addr = 357
1495235 [L2] Cache miss: addr = 357
1496125 [MEM] Mem hit: addr = 194, data = 80
1496135 [L2] Cache Allocate: addr = 357 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1496145 [L1] Cache Allocate: addr = 357 data = 9f9e9d9c9b9a99989796959493929190
1496145 [L1] Cache hit from L2: addr = 357, data = 97
1496145 [TEST] CPU read @0x5d9
1496155 [L1] Cache miss: addr = 5d9
1496235 [L2] Cache hit: addr = 5d9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1496245 [L1] Cache Allocate: addr = 5d9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1496245 [L1] Cache hit from L2: addr = 5d9, data = a9
1496245 [TEST] CPU read @0x537
1496255 [L1] Cache miss: addr = 537
1496335 [L2] Cache miss: addr = 537
1497125 [MEM] Mem hit: addr = 357, data = 40
1497135 [L2] Cache Allocate: addr = 537 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1497145 [L1] Cache Allocate: addr = 537 data = 5f5e5d5c5b5a59585756555453525150
1497145 [L1] Cache hit from L2: addr = 537, data = 57
1497145 [TEST] CPU read @0x1c0
1497155 [L1] Cache miss: addr = 1c0
1497235 [L2] Cache miss: addr = 1c0
1498125 [MEM] Mem hit: addr = 537, data = 20
1498135 [L2] Cache Allocate: addr = 1c0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1498145 [L1] Cache Allocate: addr = 1c0 data = 2f2e2d2c2b2a29282726252423222120
1498145 [L1] Cache hit from L2: addr = 1c0, data = 20
1498145 [TEST] CPU read @0x3f1
1498155 [L1] Cache hit: addr = 3f1, data = 71
1498165 [TEST] CPU read @0x3da
1498175 [L1] Cache miss: addr = 3da
1498235 [L2] Cache miss: addr = 3da
1499125 [MEM] Mem hit: addr = 1c0, data = c0
1499135 [L2] Cache Allocate: addr = 3da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1499145 [L1] Cache Allocate: addr = 3da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1499145 [L1] Cache hit from L2: addr = 3da, data = da
1499145 [TEST] CPU read @0x609
1499155 [L1] Cache miss: addr = 609
1499235 [L2] Cache miss: addr = 609
1500125 [MEM] Mem hit: addr = 3da, data = c0
1500135 [L2] Cache Allocate: addr = 609 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1500145 [L1] Cache Allocate: addr = 609 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1500145 [L1] Cache hit from L2: addr = 609, data = c9
1500145 [TEST] CPU read @0x2a5
1500155 [L1] Cache miss: addr = 2a5
1500235 [L2] Cache miss: addr = 2a5
1501125 [MEM] Mem hit: addr = 609, data = 00
1501135 [L2] Cache Allocate: addr = 2a5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1501145 [L1] Cache Allocate: addr = 2a5 data = 0f0e0d0c0b0a09080706050403020100
1501145 [L1] Cache hit from L2: addr = 2a5, data = 05
1501145 [TEST] CPU read @0x7ab
1501155 [L1] Cache miss: addr = 7ab
1501235 [L2] Cache miss: addr = 7ab
1502125 [MEM] Mem hit: addr = 2a5, data = a0
1502135 [L2] Cache Allocate: addr = 7ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1502145 [L1] Cache Allocate: addr = 7ab data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1502145 [L1] Cache hit from L2: addr = 7ab, data = ab
1502145 [TEST] CPU read @0x60d
1502155 [L1] Cache miss: addr = 60d
1502235 [L2] Cache hit: addr = 60d, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1502245 [L1] Cache Allocate: addr = 60d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1502245 [L1] Cache hit from L2: addr = 60d, data = cd
1502245 [TEST] CPU read @0x16b
1502255 [L1] Cache miss: addr = 16b
1502335 [L2] Cache hit: addr = 16b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1502345 [L1] Cache Allocate: addr = 16b data = 4f4e4d4c4b4a49484746454443424140
1502345 [L1] Cache hit from L2: addr = 16b, data = 4b
1502345 [TEST] CPU read @0x683
1502355 [L1] Cache miss: addr = 683
1502435 [L2] Cache miss: addr = 683
1503125 [MEM] Mem hit: addr = 7ab, data = a0
1503135 [L2] Cache Allocate: addr = 683 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1503145 [L1] Cache Allocate: addr = 683 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1503145 [L1] Cache hit from L2: addr = 683, data = a3
1503145 [TEST] CPU read @0x3e4
1503155 [L1] Cache miss: addr = 3e4
1503235 [L2] Cache hit: addr = 3e4, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1503245 [L1] Cache Allocate: addr = 3e4 data = 6f6e6d6c6b6a69686766656463626160
1503245 [L1] Cache hit from L2: addr = 3e4, data = 64
1503245 [TEST] CPU read @0x3ab
1503255 [L1] Cache miss: addr = 3ab
1503335 [L2] Cache miss: addr = 3ab
1504125 [MEM] Mem hit: addr = 683, data = 80
1504135 [L2] Cache Allocate: addr = 3ab data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1504145 [L1] Cache Allocate: addr = 3ab data = 8f8e8d8c8b8a89888786858483828180
1504145 [L1] Cache hit from L2: addr = 3ab, data = 8b
1504145 [TEST] CPU read @0x24d
1504155 [L1] Cache hit: addr = 24d, data = ed
1504165 [TEST] CPU read @0x2c9
1504175 [L1] Cache miss: addr = 2c9
1504235 [L2] Cache miss: addr = 2c9
1505125 [MEM] Mem hit: addr = 3ab, data = a0
1505135 [L2] Cache Allocate: addr = 2c9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1505145 [L1] Cache Allocate: addr = 2c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1505145 [L1] Cache hit from L2: addr = 2c9, data = a9
1505145 [TEST] CPU read @0x5ce
1505155 [L1] Cache miss: addr = 5ce
1505235 [L2] Cache hit: addr = 5ce, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1505245 [L1] Cache Allocate: addr = 5ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1505245 [L1] Cache hit from L2: addr = 5ce, data = ae
1505245 [TEST] CPU read @0x723
1505255 [L1] Cache miss: addr = 723
1505335 [L2] Cache miss: addr = 723
1506125 [MEM] Mem hit: addr = 2c9, data = c0
1506135 [L2] Cache Allocate: addr = 723 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1506145 [L1] Cache Allocate: addr = 723 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1506145 [L1] Cache hit from L2: addr = 723, data = c3
1506145 [TEST] CPU read @0x602
1506155 [L1] Cache miss: addr = 602
1506235 [L2] Cache miss: addr = 602
1507125 [MEM] Mem hit: addr = 723, data = 20
1507135 [L2] Cache Allocate: addr = 602 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1507145 [L1] Cache Allocate: addr = 602 data = 2f2e2d2c2b2a29282726252423222120
1507145 [L1] Cache hit from L2: addr = 602, data = 22
1507145 [TEST] CPU read @0x3e0
1507155 [L1] Cache miss: addr = 3e0
1507235 [L2] Cache hit: addr = 3e0, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1507245 [L1] Cache Allocate: addr = 3e0 data = 6f6e6d6c6b6a69686766656463626160
1507245 [L1] Cache hit from L2: addr = 3e0, data = 60
1507245 [TEST] CPU read @0x064
1507255 [L1] Cache miss: addr = 064
1507335 [L2] Cache miss: addr = 064
1508125 [MEM] Mem hit: addr = 602, data = 00
1508135 [L2] Cache Allocate: addr = 064 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1508145 [L1] Cache Allocate: addr = 064 data = 0f0e0d0c0b0a09080706050403020100
1508145 [L1] Cache hit from L2: addr = 064, data = 04
1508145 [TEST] CPU read @0x327
1508155 [L1] Cache miss: addr = 327
1508235 [L2] Cache miss: addr = 327
1509125 [MEM] Mem hit: addr = 064, data = 60
1509135 [L2] Cache Allocate: addr = 327 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1509145 [L1] Cache Allocate: addr = 327 data = 6f6e6d6c6b6a69686766656463626160
1509145 [L1] Cache hit from L2: addr = 327, data = 67
1509145 [TEST] CPU read @0x2d9
1509155 [L1] Cache miss: addr = 2d9
1509235 [L2] Cache miss: addr = 2d9
1510125 [MEM] Mem hit: addr = 327, data = 20
1510135 [L2] Cache Allocate: addr = 2d9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1510145 [L1] Cache Allocate: addr = 2d9 data = 3f3e3d3c3b3a39383736353433323130
1510145 [L1] Cache hit from L2: addr = 2d9, data = 39
1510145 [TEST] CPU read @0x20e
1510155 [L1] Cache miss: addr = 20e
1510235 [L2] Cache miss: addr = 20e
1511125 [MEM] Mem hit: addr = 2d9, data = c0
1511135 [L2] Cache Allocate: addr = 20e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1511145 [L1] Cache Allocate: addr = 20e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1511145 [L1] Cache hit from L2: addr = 20e, data = ce
1511145 [TEST] CPU read @0x61e
1511155 [L1] Cache miss: addr = 61e
1511235 [L2] Cache miss: addr = 61e
1512125 [MEM] Mem hit: addr = 20e, data = 00
1512135 [L2] Cache Allocate: addr = 61e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1512145 [L1] Cache Allocate: addr = 61e data = 1f1e1d1c1b1a19181716151413121110
1512145 [L1] Cache hit from L2: addr = 61e, data = 1e
1512145 [TEST] CPU read @0x4c0
1512155 [L1] Cache hit: addr = 4c0, data = e0
1512165 [TEST] CPU read @0x060
1512175 [L1] Cache miss: addr = 060
1512235 [L2] Cache miss: addr = 060
1513125 [MEM] Mem hit: addr = 61e, data = 00
1513135 [L2] Cache Allocate: addr = 060 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1513145 [L1] Cache Allocate: addr = 060 data = 0f0e0d0c0b0a09080706050403020100
1513145 [L1] Cache hit from L2: addr = 060, data = 00
1513145 [TEST] CPU read @0x63e
1513155 [L1] Cache miss: addr = 63e
1513235 [L2] Cache miss: addr = 63e
1514125 [MEM] Mem hit: addr = 060, data = 60
1514135 [L2] Cache Allocate: addr = 63e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1514145 [L1] Cache Allocate: addr = 63e data = 7f7e7d7c7b7a79787776757473727170
1514145 [L1] Cache hit from L2: addr = 63e, data = 7e
1514145 [TEST] CPU read @0x7bb
1514155 [L1] Cache miss: addr = 7bb
1514235 [L2] Cache miss: addr = 7bb
1515125 [MEM] Mem hit: addr = 63e, data = 20
1515135 [L2] Cache Allocate: addr = 7bb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1515145 [L1] Cache Allocate: addr = 7bb data = 3f3e3d3c3b3a39383736353433323130
1515145 [L1] Cache hit from L2: addr = 7bb, data = 3b
1515145 [TEST] CPU read @0x1ea
1515155 [L1] Cache miss: addr = 1ea
1515235 [L2] Cache miss: addr = 1ea
1516125 [MEM] Mem hit: addr = 7bb, data = a0
1516135 [L2] Cache Allocate: addr = 1ea data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1516145 [L1] Cache Allocate: addr = 1ea data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1516145 [L1] Cache hit from L2: addr = 1ea, data = aa
1516145 [TEST] CPU read @0x480
1516155 [L1] Cache hit: addr = 480, data = 20
1516165 [TEST] CPU read @0x0c9
1516175 [L1] Cache miss: addr = 0c9
1516235 [L2] Cache miss: addr = 0c9
1517125 [MEM] Mem hit: addr = 1ea, data = e0
1517135 [L2] Cache Allocate: addr = 0c9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1517145 [L1] Cache Allocate: addr = 0c9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1517145 [L1] Cache hit from L2: addr = 0c9, data = e9
1517145 [TEST] CPU read @0x2e6
1517155 [L1] Cache hit: addr = 2e6, data = c6
1517165 [TEST] CPU read @0x3a2
1517175 [L1] Cache miss: addr = 3a2
1517235 [L2] Cache miss: addr = 3a2
1518125 [MEM] Mem hit: addr = 0c9, data = c0
1518135 [L2] Cache Allocate: addr = 3a2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1518145 [L1] Cache Allocate: addr = 3a2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1518145 [L1] Cache hit from L2: addr = 3a2, data = c2
1518145 [TEST] CPU read @0x5f4
1518155 [L1] Cache miss: addr = 5f4
1518235 [L2] Cache miss: addr = 5f4
1519125 [MEM] Mem hit: addr = 3a2, data = a0
1519135 [L2] Cache Allocate: addr = 5f4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1519145 [L1] Cache Allocate: addr = 5f4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1519145 [L1] Cache hit from L2: addr = 5f4, data = b4
1519145 [TEST] CPU read @0x012
1519155 [L1] Cache miss: addr = 012
1519235 [L2] Cache miss: addr = 012
1520125 [MEM] Mem hit: addr = 5f4, data = e0
1520135 [L2] Cache Allocate: addr = 012 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1520145 [L1] Cache Allocate: addr = 012 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1520145 [L1] Cache hit from L2: addr = 012, data = f2
1520145 [TEST] CPU read @0x12f
1520155 [L1] Cache miss: addr = 12f
1520235 [L2] Cache miss: addr = 12f
1521125 [MEM] Mem hit: addr = 012, data = 00
1521135 [L2] Cache Allocate: addr = 12f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1521145 [L1] Cache Allocate: addr = 12f data = 0f0e0d0c0b0a09080706050403020100
1521145 [L1] Cache hit from L2: addr = 12f, data = 0f
1521145 [TEST] CPU read @0x7f4
1521155 [L1] Cache miss: addr = 7f4
1521235 [L2] Cache miss: addr = 7f4
1522125 [MEM] Mem hit: addr = 12f, data = 20
1522135 [L2] Cache Allocate: addr = 7f4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1522145 [L1] Cache Allocate: addr = 7f4 data = 3f3e3d3c3b3a39383736353433323130
1522145 [L1] Cache hit from L2: addr = 7f4, data = 34
1522145 [TEST] CPU read @0x247
1522155 [L1] Cache hit: addr = 247, data = e7
1522165 [TEST] CPU read @0x619
1522175 [L1] Cache miss: addr = 619
1522235 [L2] Cache miss: addr = 619
1523125 [MEM] Mem hit: addr = 7f4, data = e0
1523135 [L2] Cache Allocate: addr = 619 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1523145 [L1] Cache Allocate: addr = 619 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1523145 [L1] Cache hit from L2: addr = 619, data = f9
1523145 [TEST] CPU read @0x310
1523155 [L1] Cache miss: addr = 310
1523235 [L2] Cache miss: addr = 310
1524125 [MEM] Mem hit: addr = 619, data = 00
1524135 [L2] Cache Allocate: addr = 310 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1524145 [L1] Cache Allocate: addr = 310 data = 1f1e1d1c1b1a19181716151413121110
1524145 [L1] Cache hit from L2: addr = 310, data = 10
1524145 [TEST] CPU read @0x7ee
1524155 [L1] Cache miss: addr = 7ee
1524235 [L2] Cache hit: addr = 7ee, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1524245 [L1] Cache Allocate: addr = 7ee data = 2f2e2d2c2b2a29282726252423222120
1524245 [L1] Cache hit from L2: addr = 7ee, data = 2e
1524245 [TEST] CPU read @0x4e0
1524255 [L1] Cache miss: addr = 4e0
1524335 [L2] Cache hit: addr = 4e0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1524345 [L1] Cache Allocate: addr = 4e0 data = 8f8e8d8c8b8a89888786858483828180
1524345 [L1] Cache hit from L2: addr = 4e0, data = 80
1524345 [TEST] CPU read @0x3cb
1524355 [L1] Cache miss: addr = 3cb
1524435 [L2] Cache miss: addr = 3cb
1525125 [MEM] Mem hit: addr = 310, data = 00
1525135 [L2] Cache Allocate: addr = 3cb data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1525145 [L1] Cache Allocate: addr = 3cb data = 0f0e0d0c0b0a09080706050403020100
1525145 [L1] Cache hit from L2: addr = 3cb, data = 0b
1525145 [TEST] CPU read @0x665
1525155 [L1] Cache miss: addr = 665
1525235 [L2] Cache miss: addr = 665
1526125 [MEM] Mem hit: addr = 3cb, data = c0
1526135 [L2] Cache Allocate: addr = 665 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1526145 [L1] Cache Allocate: addr = 665 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1526145 [L1] Cache hit from L2: addr = 665, data = c5
1526145 [TEST] CPU read @0x2f2
1526155 [L1] Cache miss: addr = 2f2
1526235 [L2] Cache hit: addr = 2f2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1526245 [L1] Cache Allocate: addr = 2f2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1526245 [L1] Cache hit from L2: addr = 2f2, data = c2
1526245 [TEST] CPU read @0x441
1526255 [L1] Cache miss: addr = 441
1526335 [L2] Cache miss: addr = 441
1527125 [MEM] Mem hit: addr = 665, data = 60
1527135 [L2] Cache Allocate: addr = 441 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1527145 [L1] Cache Allocate: addr = 441 data = 6f6e6d6c6b6a69686766656463626160
1527145 [L1] Cache hit from L2: addr = 441, data = 61
1527145 [TEST] CPU read @0x442
1527155 [L1] Cache hit: addr = 442, data = 62
1527165 [TEST] CPU read @0x539
1527175 [L1] Cache miss: addr = 539
1527235 [L2] Cache miss: addr = 539
1528125 [MEM] Mem hit: addr = 441, data = 40
1528135 [L2] Cache Allocate: addr = 539 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1528145 [L1] Cache Allocate: addr = 539 data = 5f5e5d5c5b5a59585756555453525150
1528145 [L1] Cache hit from L2: addr = 539, data = 59
1528145 [TEST] CPU read @0x26e
1528155 [L1] Cache miss: addr = 26e
1528235 [L2] Cache miss: addr = 26e
1529125 [MEM] Mem hit: addr = 539, data = 20
1529135 [L2] Cache Allocate: addr = 26e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1529145 [L1] Cache Allocate: addr = 26e data = 2f2e2d2c2b2a29282726252423222120
1529145 [L1] Cache hit from L2: addr = 26e, data = 2e
1529145 [TEST] CPU read @0x606
1529155 [L1] Cache miss: addr = 606
1529235 [L2] Cache miss: addr = 606
1530125 [MEM] Mem hit: addr = 26e, data = 60
1530135 [L2] Cache Allocate: addr = 606 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1530145 [L1] Cache Allocate: addr = 606 data = 6f6e6d6c6b6a69686766656463626160
1530145 [L1] Cache hit from L2: addr = 606, data = 66
1530145 [TEST] CPU read @0x3a4
1530155 [L1] Cache miss: addr = 3a4
1530235 [L2] Cache miss: addr = 3a4
1531125 [MEM] Mem hit: addr = 606, data = 00
1531135 [L2] Cache Allocate: addr = 3a4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1531145 [L1] Cache Allocate: addr = 3a4 data = 0f0e0d0c0b0a09080706050403020100
1531145 [L1] Cache hit from L2: addr = 3a4, data = 04
1531145 [TEST] CPU read @0x721
1531155 [L1] Cache miss: addr = 721
1531235 [L2] Cache miss: addr = 721
1532125 [MEM] Mem hit: addr = 3a4, data = a0
1532135 [L2] Cache Allocate: addr = 721 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1532145 [L1] Cache Allocate: addr = 721 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1532145 [L1] Cache hit from L2: addr = 721, data = a1
1532145 [TEST] CPU read @0x45f
1532155 [L1] Cache miss: addr = 45f
1532235 [L2] Cache miss: addr = 45f
1533125 [MEM] Mem hit: addr = 721, data = 20
1533135 [L2] Cache Allocate: addr = 45f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1533145 [L1] Cache Allocate: addr = 45f data = 3f3e3d3c3b3a39383736353433323130
1533145 [L1] Cache hit from L2: addr = 45f, data = 3f
1533145 [TEST] CPU read @0x1c8
1533155 [L1] Cache miss: addr = 1c8
1533235 [L2] Cache miss: addr = 1c8
1534125 [MEM] Mem hit: addr = 45f, data = 40
1534135 [L2] Cache Allocate: addr = 1c8 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1534145 [L1] Cache Allocate: addr = 1c8 data = 4f4e4d4c4b4a49484746454443424140
1534145 [L1] Cache hit from L2: addr = 1c8, data = 48
1534145 [TEST] CPU read @0x0f0
1534155 [L1] Cache miss: addr = 0f0
1534235 [L2] Cache miss: addr = 0f0
1535125 [MEM] Mem hit: addr = 1c8, data = c0
1535135 [L2] Cache Allocate: addr = 0f0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1535145 [L1] Cache Allocate: addr = 0f0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1535145 [L1] Cache hit from L2: addr = 0f0, data = d0
1535145 [TEST] CPU read @0x325
1535155 [L1] Cache miss: addr = 325
1535235 [L2] Cache miss: addr = 325
1536125 [MEM] Mem hit: addr = 0f0, data = e0
1536135 [L2] Cache Allocate: addr = 325 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1536145 [L1] Cache Allocate: addr = 325 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1536145 [L1] Cache hit from L2: addr = 325, data = e5
1536145 [TEST] CPU read @0x4a4
1536155 [L1] Cache miss: addr = 4a4
1536235 [L2] Cache miss: addr = 4a4
1537125 [MEM] Mem hit: addr = 325, data = 20
1537135 [L2] Cache Allocate: addr = 4a4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1537145 [L1] Cache Allocate: addr = 4a4 data = 2f2e2d2c2b2a29282726252423222120
1537145 [L1] Cache hit from L2: addr = 4a4, data = 24
1537145 [TEST] CPU read @0x471
1537155 [L1] Cache miss: addr = 471
1537235 [L2] Cache miss: addr = 471
1538125 [MEM] Mem hit: addr = 4a4, data = a0
1538135 [L2] Cache Allocate: addr = 471 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1538145 [L1] Cache Allocate: addr = 471 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1538145 [L1] Cache hit from L2: addr = 471, data = b1
1538145 [TEST] CPU read @0x353
1538155 [L1] Cache miss: addr = 353
1538235 [L2] Cache miss: addr = 353
1539125 [MEM] Mem hit: addr = 471, data = 60
1539135 [L2] Cache Allocate: addr = 353 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1539145 [L1] Cache Allocate: addr = 353 data = 7f7e7d7c7b7a79787776757473727170
1539145 [L1] Cache hit from L2: addr = 353, data = 73
1539145 [TEST] CPU read @0x16a
1539155 [L1] Cache miss: addr = 16a
1539235 [L2] Cache hit: addr = 16a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1539245 [L1] Cache Allocate: addr = 16a data = 4f4e4d4c4b4a49484746454443424140
1539245 [L1] Cache hit from L2: addr = 16a, data = 4a
1539245 [TEST] CPU read @0x692
1539255 [L1] Cache hit: addr = 692, data = b2
1539265 [TEST] CPU read @0x71b
1539275 [L1] Cache miss: addr = 71b
1539335 [L2] Cache miss: addr = 71b
1540125 [MEM] Mem hit: addr = 353, data = 40
1540135 [L2] Cache Allocate: addr = 71b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1540145 [L1] Cache Allocate: addr = 71b data = 5f5e5d5c5b5a59585756555453525150
1540145 [L1] Cache hit from L2: addr = 71b, data = 5b
1540145 [TEST] CPU read @0x357
1540155 [L1] Cache miss: addr = 357
1540235 [L2] Cache miss: addr = 357
1541125 [MEM] Mem hit: addr = 71b, data = 00
1541135 [L2] Cache Allocate: addr = 357 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1541145 [L1] Cache Allocate: addr = 357 data = 1f1e1d1c1b1a19181716151413121110
1541145 [L1] Cache hit from L2: addr = 357, data = 17
1541145 [TEST] CPU read @0x592
1541155 [L1] Cache miss: addr = 592
1541235 [L2] Cache miss: addr = 592
1542125 [MEM] Mem hit: addr = 357, data = 40
1542135 [L2] Cache Allocate: addr = 592 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1542145 [L1] Cache Allocate: addr = 592 data = 5f5e5d5c5b5a59585756555453525150
1542145 [L1] Cache hit from L2: addr = 592, data = 52
1542145 [TEST] CPU read @0x7c3
1542155 [L1] Cache miss: addr = 7c3
1542235 [L2] Cache hit: addr = 7c3, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1542245 [L1] Cache Allocate: addr = 7c3 data = 4f4e4d4c4b4a49484746454443424140
1542245 [L1] Cache hit from L2: addr = 7c3, data = 43
1542245 [TEST] CPU read @0x41f
1542255 [L1] Cache miss: addr = 41f
1542335 [L2] Cache miss: addr = 41f
1543125 [MEM] Mem hit: addr = 592, data = 80
1543135 [L2] Cache Allocate: addr = 41f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1543145 [L1] Cache Allocate: addr = 41f data = 9f9e9d9c9b9a99989796959493929190
1543145 [L1] Cache hit from L2: addr = 41f, data = 9f
1543145 [TEST] CPU read @0x195
1543155 [L1] Cache miss: addr = 195
1543235 [L2] Cache miss: addr = 195
1544125 [MEM] Mem hit: addr = 41f, data = 00
1544135 [L2] Cache Allocate: addr = 195 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1544145 [L1] Cache Allocate: addr = 195 data = 1f1e1d1c1b1a19181716151413121110
1544145 [L1] Cache hit from L2: addr = 195, data = 15
1544145 [TEST] CPU read @0x610
1544155 [L1] Cache miss: addr = 610
1544235 [L2] Cache miss: addr = 610
1545125 [MEM] Mem hit: addr = 195, data = 80
1545135 [L2] Cache Allocate: addr = 610 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1545145 [L1] Cache Allocate: addr = 610 data = 9f9e9d9c9b9a99989796959493929190
1545145 [L1] Cache hit from L2: addr = 610, data = 90
1545145 [TEST] CPU read @0x09f
1545155 [L1] Cache miss: addr = 09f
1545235 [L2] Cache miss: addr = 09f
1546125 [MEM] Mem hit: addr = 610, data = 00
1546135 [L2] Cache Allocate: addr = 09f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1546145 [L1] Cache Allocate: addr = 09f data = 1f1e1d1c1b1a19181716151413121110
1546145 [L1] Cache hit from L2: addr = 09f, data = 1f
1546145 [TEST] CPU read @0x055
1546155 [L1] Cache miss: addr = 055
1546235 [L2] Cache miss: addr = 055
1547125 [MEM] Mem hit: addr = 09f, data = 80
1547135 [L2] Cache Allocate: addr = 055 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1547145 [L1] Cache Allocate: addr = 055 data = 9f9e9d9c9b9a99989796959493929190
1547145 [L1] Cache hit from L2: addr = 055, data = 95
1547145 [TEST] CPU read @0x42b
1547155 [L1] Cache miss: addr = 42b
1547235 [L2] Cache miss: addr = 42b
1548125 [MEM] Mem hit: addr = 055, data = 40
1548135 [L2] Cache Allocate: addr = 42b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1548145 [L1] Cache Allocate: addr = 42b data = 4f4e4d4c4b4a49484746454443424140
1548145 [L1] Cache hit from L2: addr = 42b, data = 4b
1548145 [TEST] CPU read @0x667
1548155 [L1] Cache miss: addr = 667
1548235 [L2] Cache miss: addr = 667
1549125 [MEM] Mem hit: addr = 42b, data = 20
1549135 [L2] Cache Allocate: addr = 667 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1549145 [L1] Cache Allocate: addr = 667 data = 2f2e2d2c2b2a29282726252423222120
1549145 [L1] Cache hit from L2: addr = 667, data = 27
1549145 [TEST] CPU read @0x084
1549155 [L1] Cache miss: addr = 084
1549235 [L2] Cache miss: addr = 084
1550125 [MEM] Mem hit: addr = 667, data = 60
1550135 [L2] Cache Allocate: addr = 084 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1550145 [L1] Cache Allocate: addr = 084 data = 6f6e6d6c6b6a69686766656463626160
1550145 [L1] Cache hit from L2: addr = 084, data = 64
1550145 [TEST] CPU read @0x632
1550155 [L1] Cache miss: addr = 632
1550235 [L2] Cache miss: addr = 632
1551125 [MEM] Mem hit: addr = 084, data = 80
1551135 [L2] Cache Allocate: addr = 632 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1551145 [L1] Cache Allocate: addr = 632 data = 9f9e9d9c9b9a99989796959493929190
1551145 [L1] Cache hit from L2: addr = 632, data = 92
1551145 [TEST] CPU read @0x7a0
1551155 [L1] Cache miss: addr = 7a0
1551235 [L2] Cache miss: addr = 7a0
1552125 [MEM] Mem hit: addr = 632, data = 20
1552135 [L2] Cache Allocate: addr = 7a0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1552145 [L1] Cache Allocate: addr = 7a0 data = 2f2e2d2c2b2a29282726252423222120
1552145 [L1] Cache hit from L2: addr = 7a0, data = 20
1552145 [TEST] CPU read @0x18a
1552155 [L1] Cache miss: addr = 18a
1552235 [L2] Cache miss: addr = 18a
1553125 [MEM] Mem hit: addr = 7a0, data = a0
1553135 [L2] Cache Allocate: addr = 18a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1553145 [L1] Cache Allocate: addr = 18a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1553145 [L1] Cache hit from L2: addr = 18a, data = aa
1553145 [TEST] CPU read @0x122
1553155 [L1] Cache miss: addr = 122
1553235 [L2] Cache miss: addr = 122
1554125 [MEM] Mem hit: addr = 18a, data = 80
1554135 [L2] Cache Allocate: addr = 122 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1554145 [L1] Cache Allocate: addr = 122 data = 8f8e8d8c8b8a89888786858483828180
1554145 [L1] Cache hit from L2: addr = 122, data = 82
1554145 [TEST] CPU read @0x5cd
1554155 [L1] Cache miss: addr = 5cd
1554235 [L2] Cache hit: addr = 5cd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1554245 [L1] Cache Allocate: addr = 5cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1554245 [L1] Cache hit from L2: addr = 5cd, data = ad
1554245 [TEST] CPU read @0x786
1554255 [L1] Cache miss: addr = 786
1554335 [L2] Cache miss: addr = 786
1555125 [MEM] Mem hit: addr = 122, data = 20
1555135 [L2] Cache Allocate: addr = 786 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1555145 [L1] Cache Allocate: addr = 786 data = 2f2e2d2c2b2a29282726252423222120
1555145 [L1] Cache hit from L2: addr = 786, data = 26
1555145 [TEST] CPU read @0x74e
1555155 [L1] Cache miss: addr = 74e
1555235 [L2] Cache miss: addr = 74e
1556125 [MEM] Mem hit: addr = 786, data = 80
1556135 [L2] Cache Allocate: addr = 74e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1556145 [L1] Cache Allocate: addr = 74e data = 8f8e8d8c8b8a89888786858483828180
1556145 [L1] Cache hit from L2: addr = 74e, data = 8e
1556145 [TEST] CPU read @0x1e0
1556155 [L1] Cache miss: addr = 1e0
1556235 [L2] Cache miss: addr = 1e0
1557125 [MEM] Mem hit: addr = 74e, data = 40
1557135 [L2] Cache Allocate: addr = 1e0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1557145 [L1] Cache Allocate: addr = 1e0 data = 4f4e4d4c4b4a49484746454443424140
1557145 [L1] Cache hit from L2: addr = 1e0, data = 40
1557145 [TEST] CPU read @0x673
1557155 [L1] Cache miss: addr = 673
1557235 [L2] Cache miss: addr = 673
1558125 [MEM] Mem hit: addr = 1e0, data = e0
1558135 [L2] Cache Allocate: addr = 673 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1558145 [L1] Cache Allocate: addr = 673 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1558145 [L1] Cache hit from L2: addr = 673, data = f3
1558145 [TEST] CPU read @0x271
1558155 [L1] Cache miss: addr = 271
1558235 [L2] Cache miss: addr = 271
1559125 [MEM] Mem hit: addr = 673, data = 60
1559135 [L2] Cache Allocate: addr = 271 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1559145 [L1] Cache Allocate: addr = 271 data = 7f7e7d7c7b7a79787776757473727170
1559145 [L1] Cache hit from L2: addr = 271, data = 71
1559145 [TEST] CPU read @0x53d
1559155 [L1] Cache miss: addr = 53d
1559235 [L2] Cache miss: addr = 53d
1560125 [MEM] Mem hit: addr = 271, data = 60
1560135 [L2] Cache Allocate: addr = 53d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1560145 [L1] Cache Allocate: addr = 53d data = 7f7e7d7c7b7a79787776757473727170
1560145 [L1] Cache hit from L2: addr = 53d, data = 7d
1560145 [TEST] CPU read @0x1e5
1560155 [L1] Cache hit: addr = 1e5, data = 45
1560165 [TEST] CPU read @0x5cd
1560175 [L1] Cache miss: addr = 5cd
1560235 [L2] Cache hit: addr = 5cd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1560245 [L1] Cache Allocate: addr = 5cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1560245 [L1] Cache hit from L2: addr = 5cd, data = ad
1560245 [TEST] CPU read @0x6a3
1560255 [L1] Cache miss: addr = 6a3
1560335 [L2] Cache miss: addr = 6a3
1561125 [MEM] Mem hit: addr = 53d, data = 20
1561135 [L2] Cache Allocate: addr = 6a3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1561145 [L1] Cache Allocate: addr = 6a3 data = 2f2e2d2c2b2a29282726252423222120
1561145 [L1] Cache hit from L2: addr = 6a3, data = 23
1561145 [TEST] CPU read @0x6a1
1561155 [L1] Cache hit: addr = 6a1, data = 21
1561165 [TEST] CPU read @0x6a3
1561175 [L1] Cache hit: addr = 6a3, data = 23
1561185 [TEST] CPU read @0x643
1561195 [L1] Cache miss: addr = 643
1561235 [L2] Cache miss: addr = 643
1562125 [MEM] Mem hit: addr = 6a3, data = a0
1562135 [L2] Cache Allocate: addr = 643 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1562145 [L1] Cache Allocate: addr = 643 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1562145 [L1] Cache hit from L2: addr = 643, data = a3
1562145 [TEST] CPU read @0x7fb
1562155 [L1] Cache miss: addr = 7fb
1562235 [L2] Cache miss: addr = 7fb
1563125 [MEM] Mem hit: addr = 643, data = 40
1563135 [L2] Cache Allocate: addr = 7fb data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1563145 [L1] Cache Allocate: addr = 7fb data = 5f5e5d5c5b5a59585756555453525150
1563145 [L1] Cache hit from L2: addr = 7fb, data = 5b
1563145 [TEST] CPU read @0x31e
1563155 [L1] Cache miss: addr = 31e
1563235 [L2] Cache miss: addr = 31e
1564125 [MEM] Mem hit: addr = 7fb, data = e0
1564135 [L2] Cache Allocate: addr = 31e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1564145 [L1] Cache Allocate: addr = 31e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1564145 [L1] Cache hit from L2: addr = 31e, data = fe
1564145 [TEST] CPU read @0x667
1564155 [L1] Cache miss: addr = 667
1564235 [L2] Cache miss: addr = 667
1565125 [MEM] Mem hit: addr = 31e, data = 00
1565135 [L2] Cache Allocate: addr = 667 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1565145 [L1] Cache Allocate: addr = 667 data = 0f0e0d0c0b0a09080706050403020100
1565145 [L1] Cache hit from L2: addr = 667, data = 07
1565145 [TEST] CPU read @0x1ad
1565155 [L1] Cache miss: addr = 1ad
1565235 [L2] Cache miss: addr = 1ad
1566125 [MEM] Mem hit: addr = 667, data = 60
1566135 [L2] Cache Allocate: addr = 1ad data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1566145 [L1] Cache Allocate: addr = 1ad data = 6f6e6d6c6b6a69686766656463626160
1566145 [L1] Cache hit from L2: addr = 1ad, data = 6d
1566145 [TEST] CPU read @0x581
1566155 [L1] Cache miss: addr = 581
1566235 [L2] Cache miss: addr = 581
1567125 [MEM] Mem hit: addr = 1ad, data = a0
1567135 [L2] Cache Allocate: addr = 581 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1567145 [L1] Cache Allocate: addr = 581 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1567145 [L1] Cache hit from L2: addr = 581, data = a1
1567145 [TEST] CPU read @0x4be
1567155 [L1] Cache miss: addr = 4be
1567235 [L2] Cache miss: addr = 4be
1568125 [MEM] Mem hit: addr = 581, data = 80
1568135 [L2] Cache Allocate: addr = 4be data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1568145 [L1] Cache Allocate: addr = 4be data = 9f9e9d9c9b9a99989796959493929190
1568145 [L1] Cache hit from L2: addr = 4be, data = 9e
1568145 [TEST] CPU read @0x5e7
1568155 [L1] Cache miss: addr = 5e7
1568235 [L2] Cache miss: addr = 5e7
1569125 [MEM] Mem hit: addr = 4be, data = a0
1569135 [L2] Cache Allocate: addr = 5e7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1569145 [L1] Cache Allocate: addr = 5e7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1569145 [L1] Cache hit from L2: addr = 5e7, data = a7
1569145 [TEST] CPU read @0x2e4
1569155 [L1] Cache hit: addr = 2e4, data = c4
1569165 [TEST] CPU read @0x036
1569175 [L1] Cache miss: addr = 036
1569235 [L2] Cache miss: addr = 036
1570125 [MEM] Mem hit: addr = 5e7, data = e0
1570135 [L2] Cache Allocate: addr = 036 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1570145 [L1] Cache Allocate: addr = 036 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1570145 [L1] Cache hit from L2: addr = 036, data = f6
1570145 [TEST] CPU read @0x5b3
1570155 [L1] Cache hit: addr = 5b3, data = 93
1570165 [TEST] CPU read @0x342
1570175 [L1] Cache miss: addr = 342
1570235 [L2] Cache miss: addr = 342
1571125 [MEM] Mem hit: addr = 036, data = 20
1571135 [L2] Cache Allocate: addr = 342 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1571145 [L1] Cache Allocate: addr = 342 data = 2f2e2d2c2b2a29282726252423222120
1571145 [L1] Cache hit from L2: addr = 342, data = 22
1571145 [TEST] CPU read @0x653
1571155 [L1] Cache miss: addr = 653
1571235 [L2] Cache miss: addr = 653
1572125 [MEM] Mem hit: addr = 342, data = 40
1572135 [L2] Cache Allocate: addr = 653 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1572145 [L1] Cache Allocate: addr = 653 data = 5f5e5d5c5b5a59585756555453525150
1572145 [L1] Cache hit from L2: addr = 653, data = 53
1572145 [TEST] CPU read @0x25e
1572155 [L1] Cache miss: addr = 25e
1572235 [L2] Cache hit: addr = 25e, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1572245 [L1] Cache Allocate: addr = 25e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1572245 [L1] Cache hit from L2: addr = 25e, data = ee
1572245 [TEST] CPU read @0x5bc
1572255 [L1] Cache hit: addr = 5bc, data = 9c
1572265 [TEST] CPU read @0x069
1572275 [L1] Cache miss: addr = 069
1572335 [L2] Cache miss: addr = 069
1573125 [MEM] Mem hit: addr = 653, data = 40
1573135 [L2] Cache Allocate: addr = 069 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1573145 [L1] Cache Allocate: addr = 069 data = 4f4e4d4c4b4a49484746454443424140
1573145 [L1] Cache hit from L2: addr = 069, data = 49
1573145 [TEST] CPU read @0x321
1573155 [L1] Cache miss: addr = 321
1573235 [L2] Cache miss: addr = 321
1574125 [MEM] Mem hit: addr = 069, data = 60
1574135 [L2] Cache Allocate: addr = 321 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1574145 [L1] Cache Allocate: addr = 321 data = 6f6e6d6c6b6a69686766656463626160
1574145 [L1] Cache hit from L2: addr = 321, data = 61
1574145 [TEST] CPU read @0x20d
1574155 [L1] Cache miss: addr = 20d
1574235 [L2] Cache miss: addr = 20d
1575125 [MEM] Mem hit: addr = 321, data = 20
1575135 [L2] Cache Allocate: addr = 20d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1575145 [L1] Cache Allocate: addr = 20d data = 2f2e2d2c2b2a29282726252423222120
1575145 [L1] Cache hit from L2: addr = 20d, data = 2d
1575145 [TEST] CPU read @0x278
1575155 [L1] Cache miss: addr = 278
1575235 [L2] Cache miss: addr = 278
1576125 [MEM] Mem hit: addr = 20d, data = 00
1576135 [L2] Cache Allocate: addr = 278 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1576145 [L1] Cache Allocate: addr = 278 data = 1f1e1d1c1b1a19181716151413121110
1576145 [L1] Cache hit from L2: addr = 278, data = 18
1576145 [TEST] CPU read @0x072
1576155 [L1] Cache miss: addr = 072
1576235 [L2] Cache miss: addr = 072
1577125 [MEM] Mem hit: addr = 278, data = 60
1577135 [L2] Cache Allocate: addr = 072 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1577145 [L1] Cache Allocate: addr = 072 data = 7f7e7d7c7b7a79787776757473727170
1577145 [L1] Cache hit from L2: addr = 072, data = 72
1577145 [TEST] CPU read @0x606
1577155 [L1] Cache miss: addr = 606
1577235 [L2] Cache miss: addr = 606
1578125 [MEM] Mem hit: addr = 072, data = 60
1578135 [L2] Cache Allocate: addr = 606 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1578145 [L1] Cache Allocate: addr = 606 data = 6f6e6d6c6b6a69686766656463626160
1578145 [L1] Cache hit from L2: addr = 606, data = 66
1578145 [TEST] CPU read @0x116
1578155 [L1] Cache miss: addr = 116
1578235 [L2] Cache miss: addr = 116
1579125 [MEM] Mem hit: addr = 606, data = 00
1579135 [L2] Cache Allocate: addr = 116 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1579145 [L1] Cache Allocate: addr = 116 data = 1f1e1d1c1b1a19181716151413121110
1579145 [L1] Cache hit from L2: addr = 116, data = 16
1579145 [TEST] CPU read @0x780
1579155 [L1] Cache miss: addr = 780
1579235 [L2] Cache miss: addr = 780
1580125 [MEM] Mem hit: addr = 116, data = 00
1580135 [L2] Cache Allocate: addr = 780 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1580145 [L1] Cache Allocate: addr = 780 data = 0f0e0d0c0b0a09080706050403020100
1580145 [L1] Cache hit from L2: addr = 780, data = 00
1580145 [TEST] CPU read @0x4bf
1580155 [L1] Cache miss: addr = 4bf
1580235 [L2] Cache miss: addr = 4bf
1581125 [MEM] Mem hit: addr = 780, data = 80
1581135 [L2] Cache Allocate: addr = 4bf data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1581145 [L1] Cache Allocate: addr = 4bf data = 9f9e9d9c9b9a99989796959493929190
1581145 [L1] Cache hit from L2: addr = 4bf, data = 9f
1581145 [TEST] CPU read @0x460
1581155 [L1] Cache miss: addr = 460
1581235 [L2] Cache miss: addr = 460
1582125 [MEM] Mem hit: addr = 4bf, data = a0
1582135 [L2] Cache Allocate: addr = 460 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1582145 [L1] Cache Allocate: addr = 460 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1582145 [L1] Cache hit from L2: addr = 460, data = a0
1582145 [TEST] CPU read @0x22e
1582155 [L1] Cache hit: addr = 22e, data = ee
1582165 [TEST] CPU read @0x2a4
1582175 [L1] Cache miss: addr = 2a4
1582235 [L2] Cache miss: addr = 2a4
1583125 [MEM] Mem hit: addr = 460, data = 60
1583135 [L2] Cache Allocate: addr = 2a4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1583145 [L1] Cache Allocate: addr = 2a4 data = 6f6e6d6c6b6a69686766656463626160
1583145 [L1] Cache hit from L2: addr = 2a4, data = 64
1583145 [TEST] CPU read @0x27e
1583155 [L1] Cache miss: addr = 27e
1583235 [L2] Cache miss: addr = 27e
1584125 [MEM] Mem hit: addr = 2a4, data = a0
1584135 [L2] Cache Allocate: addr = 27e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1584145 [L1] Cache Allocate: addr = 27e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1584145 [L1] Cache hit from L2: addr = 27e, data = be
1584145 [TEST] CPU read @0x3b1
1584155 [L1] Cache miss: addr = 3b1
1584235 [L2] Cache miss: addr = 3b1
1585125 [MEM] Mem hit: addr = 27e, data = 60
1585135 [L2] Cache Allocate: addr = 3b1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1585145 [L1] Cache Allocate: addr = 3b1 data = 7f7e7d7c7b7a79787776757473727170
1585145 [L1] Cache hit from L2: addr = 3b1, data = 71
1585145 [TEST] CPU read @0x466
1585155 [L1] Cache miss: addr = 466
1585235 [L2] Cache miss: addr = 466
1586125 [MEM] Mem hit: addr = 3b1, data = a0
1586135 [L2] Cache Allocate: addr = 466 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1586145 [L1] Cache Allocate: addr = 466 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1586145 [L1] Cache hit from L2: addr = 466, data = a6
1586145 [TEST] CPU read @0x428
1586155 [L1] Cache miss: addr = 428
1586235 [L2] Cache miss: addr = 428
1587125 [MEM] Mem hit: addr = 466, data = 60
1587135 [L2] Cache Allocate: addr = 428 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1587145 [L1] Cache Allocate: addr = 428 data = 6f6e6d6c6b6a69686766656463626160
1587145 [L1] Cache hit from L2: addr = 428, data = 68
1587145 [TEST] CPU read @0x672
1587155 [L1] Cache miss: addr = 672
1587235 [L2] Cache miss: addr = 672
1588125 [MEM] Mem hit: addr = 428, data = 20
1588135 [L2] Cache Allocate: addr = 672 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1588145 [L1] Cache Allocate: addr = 672 data = 3f3e3d3c3b3a39383736353433323130
1588145 [L1] Cache hit from L2: addr = 672, data = 32
1588145 [TEST] CPU read @0x306
1588155 [L1] Cache miss: addr = 306
1588235 [L2] Cache miss: addr = 306
1589125 [MEM] Mem hit: addr = 672, data = 60
1589135 [L2] Cache Allocate: addr = 306 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1589145 [L1] Cache Allocate: addr = 306 data = 6f6e6d6c6b6a69686766656463626160
1589145 [L1] Cache hit from L2: addr = 306, data = 66
1589145 [TEST] CPU read @0x3bc
1589155 [L1] Cache miss: addr = 3bc
1589235 [L2] Cache miss: addr = 3bc
1590125 [MEM] Mem hit: addr = 306, data = 00
1590135 [L2] Cache Allocate: addr = 3bc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1590145 [L1] Cache Allocate: addr = 3bc data = 1f1e1d1c1b1a19181716151413121110
1590145 [L1] Cache hit from L2: addr = 3bc, data = 1c
1590145 [TEST] CPU read @0x646
1590155 [L1] Cache miss: addr = 646
1590235 [L2] Cache miss: addr = 646
1591125 [MEM] Mem hit: addr = 3bc, data = a0
1591135 [L2] Cache Allocate: addr = 646 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1591145 [L1] Cache Allocate: addr = 646 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1591145 [L1] Cache hit from L2: addr = 646, data = a6
1591145 [TEST] CPU read @0x47e
1591155 [L1] Cache miss: addr = 47e
1591235 [L2] Cache miss: addr = 47e
1592125 [MEM] Mem hit: addr = 646, data = 40
1592135 [L2] Cache Allocate: addr = 47e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1592145 [L1] Cache Allocate: addr = 47e data = 5f5e5d5c5b5a59585756555453525150
1592145 [L1] Cache hit from L2: addr = 47e, data = 5e
1592145 [TEST] CPU read @0x178
1592155 [L1] Cache miss: addr = 178
1592235 [L2] Cache hit: addr = 178, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1592245 [L1] Cache Allocate: addr = 178 data = 4f4e4d4c4b4a49484746454443424140
1592245 [L1] Cache hit from L2: addr = 178, data = 48
1592245 [TEST] CPU read @0x706
1592255 [L1] Cache miss: addr = 706
1592335 [L2] Cache miss: addr = 706
1593125 [MEM] Mem hit: addr = 47e, data = 60
1593135 [L2] Cache Allocate: addr = 706 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1593145 [L1] Cache Allocate: addr = 706 data = 6f6e6d6c6b6a69686766656463626160
1593145 [L1] Cache hit from L2: addr = 706, data = 66
1593145 [TEST] CPU read @0x4e6
1593155 [L1] Cache miss: addr = 4e6
1593235 [L2] Cache hit: addr = 4e6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1593245 [L1] Cache Allocate: addr = 4e6 data = 8f8e8d8c8b8a89888786858483828180
1593245 [L1] Cache hit from L2: addr = 4e6, data = 86
1593245 [TEST] CPU read @0x1f1
1593255 [L1] Cache miss: addr = 1f1
1593335 [L2] Cache miss: addr = 1f1
1594125 [MEM] Mem hit: addr = 706, data = 00
1594135 [L2] Cache Allocate: addr = 1f1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1594145 [L1] Cache Allocate: addr = 1f1 data = 1f1e1d1c1b1a19181716151413121110
1594145 [L1] Cache hit from L2: addr = 1f1, data = 11
1594145 [TEST] CPU read @0x245
1594155 [L1] Cache hit: addr = 245, data = e5
1594165 [TEST] CPU read @0x0d7
1594175 [L1] Cache miss: addr = 0d7
1594235 [L2] Cache miss: addr = 0d7
1595125 [MEM] Mem hit: addr = 1f1, data = e0
1595135 [L2] Cache Allocate: addr = 0d7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1595145 [L1] Cache Allocate: addr = 0d7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1595145 [L1] Cache hit from L2: addr = 0d7, data = f7
1595145 [TEST] CPU read @0x5ce
1595155 [L1] Cache miss: addr = 5ce
1595235 [L2] Cache hit: addr = 5ce, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1595245 [L1] Cache Allocate: addr = 5ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1595245 [L1] Cache hit from L2: addr = 5ce, data = ae
1595245 [TEST] CPU read @0x700
1595255 [L1] Cache miss: addr = 700
1595335 [L2] Cache miss: addr = 700
1596125 [MEM] Mem hit: addr = 0d7, data = c0
1596135 [L2] Cache Allocate: addr = 700 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1596145 [L1] Cache Allocate: addr = 700 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1596145 [L1] Cache hit from L2: addr = 700, data = c0
1596145 [TEST] CPU read @0x2b6
1596155 [L1] Cache miss: addr = 2b6
1596235 [L2] Cache miss: addr = 2b6
1597125 [MEM] Mem hit: addr = 700, data = 00
1597135 [L2] Cache Allocate: addr = 2b6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1597145 [L1] Cache Allocate: addr = 2b6 data = 1f1e1d1c1b1a19181716151413121110
1597145 [L1] Cache hit from L2: addr = 2b6, data = 16
1597145 [TEST] CPU read @0x0ad
1597155 [L1] Cache miss: addr = 0ad
1597235 [L2] Cache miss: addr = 0ad
1598125 [MEM] Mem hit: addr = 2b6, data = a0
1598135 [L2] Cache Allocate: addr = 0ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1598145 [L1] Cache Allocate: addr = 0ad data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1598145 [L1] Cache hit from L2: addr = 0ad, data = ad
1598145 [TEST] CPU read @0x131
1598155 [L1] Cache miss: addr = 131
1598235 [L2] Cache miss: addr = 131
1599125 [MEM] Mem hit: addr = 0ad, data = a0
1599135 [L2] Cache Allocate: addr = 131 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1599145 [L1] Cache Allocate: addr = 131 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1599145 [L1] Cache hit from L2: addr = 131, data = b1
1599145 [TEST] CPU read @0x36d
1599155 [L1] Cache hit: addr = 36d, data = cd
1599165 [TEST] CPU read @0x749
1599175 [L1] Cache miss: addr = 749
1599235 [L2] Cache miss: addr = 749
1600125 [MEM] Mem hit: addr = 131, data = 20
1600135 [L2] Cache Allocate: addr = 749 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1600145 [L1] Cache Allocate: addr = 749 data = 2f2e2d2c2b2a29282726252423222120
1600145 [L1] Cache hit from L2: addr = 749, data = 29
1600145 [TEST] CPU read @0x712
1600155 [L1] Cache miss: addr = 712
1600235 [L2] Cache miss: addr = 712
1601125 [MEM] Mem hit: addr = 749, data = 40
1601135 [L2] Cache Allocate: addr = 712 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1601145 [L1] Cache Allocate: addr = 712 data = 5f5e5d5c5b5a59585756555453525150
1601145 [L1] Cache hit from L2: addr = 712, data = 52
1601145 [TEST] CPU read @0x5ed
1601155 [L1] Cache miss: addr = 5ed
1601235 [L2] Cache miss: addr = 5ed
1602125 [MEM] Mem hit: addr = 712, data = 00
1602135 [L2] Cache Allocate: addr = 5ed data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1602145 [L1] Cache Allocate: addr = 5ed data = 0f0e0d0c0b0a09080706050403020100
1602145 [L1] Cache hit from L2: addr = 5ed, data = 0d
1602145 [TEST] CPU read @0x7d2
1602155 [L1] Cache miss: addr = 7d2
1602235 [L2] Cache hit: addr = 7d2, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1602245 [L1] Cache Allocate: addr = 7d2 data = 4f4e4d4c4b4a49484746454443424140
1602245 [L1] Cache hit from L2: addr = 7d2, data = 42
1602245 [TEST] CPU read @0x158
1602255 [L1] Cache miss: addr = 158
1602335 [L2] Cache miss: addr = 158
1603125 [MEM] Mem hit: addr = 5ed, data = e0
1603135 [L2] Cache Allocate: addr = 158 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1603145 [L1] Cache Allocate: addr = 158 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1603145 [L1] Cache hit from L2: addr = 158, data = f8
1603145 [TEST] CPU read @0x2ec
1603155 [L1] Cache hit: addr = 2ec, data = cc
1603165 [TEST] CPU read @0x655
1603175 [L1] Cache miss: addr = 655
1603235 [L2] Cache miss: addr = 655
1604125 [MEM] Mem hit: addr = 158, data = 40
1604135 [L2] Cache Allocate: addr = 655 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1604145 [L1] Cache Allocate: addr = 655 data = 5f5e5d5c5b5a59585756555453525150
1604145 [L1] Cache hit from L2: addr = 655, data = 55
1604145 [TEST] CPU read @0x08a
1604155 [L1] Cache miss: addr = 08a
1604235 [L2] Cache miss: addr = 08a
1605125 [MEM] Mem hit: addr = 655, data = 40
1605135 [L2] Cache Allocate: addr = 08a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1605145 [L1] Cache Allocate: addr = 08a data = 4f4e4d4c4b4a49484746454443424140
1605145 [L1] Cache hit from L2: addr = 08a, data = 4a
1605145 [TEST] CPU read @0x5bd
1605155 [L1] Cache hit: addr = 5bd, data = 9d
1605165 [TEST] CPU read @0x3bc
1605175 [L1] Cache miss: addr = 3bc
1605235 [L2] Cache miss: addr = 3bc
1606125 [MEM] Mem hit: addr = 08a, data = 80
1606135 [L2] Cache Allocate: addr = 3bc data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1606145 [L1] Cache Allocate: addr = 3bc data = 9f9e9d9c9b9a99989796959493929190
1606145 [L1] Cache hit from L2: addr = 3bc, data = 9c
1606145 [TEST] CPU read @0x1d8
1606155 [L1] Cache miss: addr = 1d8
1606235 [L2] Cache miss: addr = 1d8
1607125 [MEM] Mem hit: addr = 3bc, data = a0
1607135 [L2] Cache Allocate: addr = 1d8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1607145 [L1] Cache Allocate: addr = 1d8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1607145 [L1] Cache hit from L2: addr = 1d8, data = b8
1607145 [TEST] CPU read @0x6a8
1607155 [L1] Cache miss: addr = 6a8
1607235 [L2] Cache miss: addr = 6a8
1608125 [MEM] Mem hit: addr = 1d8, data = c0
1608135 [L2] Cache Allocate: addr = 6a8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1608145 [L1] Cache Allocate: addr = 6a8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1608145 [L1] Cache hit from L2: addr = 6a8, data = c8
1608145 [TEST] CPU read @0x097
1608155 [L1] Cache miss: addr = 097
1608235 [L2] Cache miss: addr = 097
1609125 [MEM] Mem hit: addr = 6a8, data = a0
1609135 [L2] Cache Allocate: addr = 097 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1609145 [L1] Cache Allocate: addr = 097 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1609145 [L1] Cache hit from L2: addr = 097, data = b7
1609145 [TEST] CPU read @0x3ef
1609155 [L1] Cache miss: addr = 3ef
1609235 [L2] Cache hit: addr = 3ef, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1609245 [L1] Cache Allocate: addr = 3ef data = 6f6e6d6c6b6a69686766656463626160
1609245 [L1] Cache hit from L2: addr = 3ef, data = 6f
1609245 [TEST] CPU read @0x168
1609255 [L1] Cache miss: addr = 168
1609335 [L2] Cache hit: addr = 168, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1609345 [L1] Cache Allocate: addr = 168 data = 4f4e4d4c4b4a49484746454443424140
1609345 [L1] Cache hit from L2: addr = 168, data = 48
1609345 [TEST] CPU read @0x0fc
1609355 [L1] Cache miss: addr = 0fc
1609435 [L2] Cache miss: addr = 0fc
1610125 [MEM] Mem hit: addr = 097, data = 80
1610135 [L2] Cache Allocate: addr = 0fc data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1610145 [L1] Cache Allocate: addr = 0fc data = 9f9e9d9c9b9a99989796959493929190
1610145 [L1] Cache hit from L2: addr = 0fc, data = 9c
1610145 [TEST] CPU read @0x7bf
1610155 [L1] Cache miss: addr = 7bf
1610235 [L2] Cache miss: addr = 7bf
1611125 [MEM] Mem hit: addr = 0fc, data = e0
1611135 [L2] Cache Allocate: addr = 7bf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1611145 [L1] Cache Allocate: addr = 7bf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1611145 [L1] Cache hit from L2: addr = 7bf, data = ff
1611145 [TEST] CPU read @0x614
1611155 [L1] Cache miss: addr = 614
1611235 [L2] Cache miss: addr = 614
1612125 [MEM] Mem hit: addr = 7bf, data = a0
1612135 [L2] Cache Allocate: addr = 614 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1612145 [L1] Cache Allocate: addr = 614 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1612145 [L1] Cache hit from L2: addr = 614, data = b4
1612145 [TEST] CPU read @0x1ed
1612155 [L1] Cache miss: addr = 1ed
1612235 [L2] Cache miss: addr = 1ed
1613125 [MEM] Mem hit: addr = 614, data = 00
1613135 [L2] Cache Allocate: addr = 1ed data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1613145 [L1] Cache Allocate: addr = 1ed data = 0f0e0d0c0b0a09080706050403020100
1613145 [L1] Cache hit from L2: addr = 1ed, data = 0d
1613145 [TEST] CPU read @0x4a1
1613155 [L1] Cache miss: addr = 4a1
1613235 [L2] Cache miss: addr = 4a1
1614125 [MEM] Mem hit: addr = 1ed, data = e0
1614135 [L2] Cache Allocate: addr = 4a1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1614145 [L1] Cache Allocate: addr = 4a1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1614145 [L1] Cache hit from L2: addr = 4a1, data = e1
1614145 [TEST] CPU read @0x312
1614155 [L1] Cache miss: addr = 312
1614235 [L2] Cache miss: addr = 312
1615125 [MEM] Mem hit: addr = 4a1, data = a0
1615135 [L2] Cache Allocate: addr = 312 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1615145 [L1] Cache Allocate: addr = 312 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1615145 [L1] Cache hit from L2: addr = 312, data = b2
1615145 [TEST] CPU read @0x11a
1615155 [L1] Cache miss: addr = 11a
1615235 [L2] Cache miss: addr = 11a
1616125 [MEM] Mem hit: addr = 312, data = 00
1616135 [L2] Cache Allocate: addr = 11a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1616145 [L1] Cache Allocate: addr = 11a data = 1f1e1d1c1b1a19181716151413121110
1616145 [L1] Cache hit from L2: addr = 11a, data = 1a
1616145 [TEST] CPU read @0x5a0
1616155 [L1] Cache miss: addr = 5a0
1616235 [L2] Cache hit: addr = 5a0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1616245 [L1] Cache Allocate: addr = 5a0 data = 8f8e8d8c8b8a89888786858483828180
1616245 [L1] Cache hit from L2: addr = 5a0, data = 80
1616245 [TEST] CPU read @0x7fa
1616255 [L1] Cache miss: addr = 7fa
1616335 [L2] Cache miss: addr = 7fa
1617125 [MEM] Mem hit: addr = 11a, data = 00
1617135 [L2] Cache Allocate: addr = 7fa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1617145 [L1] Cache Allocate: addr = 7fa data = 1f1e1d1c1b1a19181716151413121110
1617145 [L1] Cache hit from L2: addr = 7fa, data = 1a
1617145 [TEST] CPU read @0x320
1617155 [L1] Cache miss: addr = 320
1617235 [L2] Cache miss: addr = 320
1618125 [MEM] Mem hit: addr = 7fa, data = e0
1618135 [L2] Cache Allocate: addr = 320 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1618145 [L1] Cache Allocate: addr = 320 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1618145 [L1] Cache hit from L2: addr = 320, data = e0
1618145 [TEST] CPU read @0x156
1618155 [L1] Cache miss: addr = 156
1618235 [L2] Cache miss: addr = 156
1619125 [MEM] Mem hit: addr = 320, data = 20
1619135 [L2] Cache Allocate: addr = 156 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1619145 [L1] Cache Allocate: addr = 156 data = 3f3e3d3c3b3a39383736353433323130
1619145 [L1] Cache hit from L2: addr = 156, data = 36
1619145 [TEST] CPU read @0x2b2
1619155 [L1] Cache miss: addr = 2b2
1619235 [L2] Cache miss: addr = 2b2
1620125 [MEM] Mem hit: addr = 156, data = 40
1620135 [L2] Cache Allocate: addr = 2b2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1620145 [L1] Cache Allocate: addr = 2b2 data = 5f5e5d5c5b5a59585756555453525150
1620145 [L1] Cache hit from L2: addr = 2b2, data = 52
1620145 [TEST] CPU read @0x0b2
1620155 [L1] Cache miss: addr = 0b2
1620235 [L2] Cache miss: addr = 0b2
1621125 [MEM] Mem hit: addr = 2b2, data = a0
1621135 [L2] Cache Allocate: addr = 0b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1621145 [L1] Cache Allocate: addr = 0b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1621145 [L1] Cache hit from L2: addr = 0b2, data = b2
1621145 [TEST] CPU read @0x04e
1621155 [L1] Cache miss: addr = 04e
1621235 [L2] Cache miss: addr = 04e
1622125 [MEM] Mem hit: addr = 0b2, data = a0
1622135 [L2] Cache Allocate: addr = 04e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1622145 [L1] Cache Allocate: addr = 04e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1622145 [L1] Cache hit from L2: addr = 04e, data = ae
1622145 [TEST] CPU read @0x78c
1622155 [L1] Cache miss: addr = 78c
1622235 [L2] Cache miss: addr = 78c
1623125 [MEM] Mem hit: addr = 04e, data = 40
1623135 [L2] Cache Allocate: addr = 78c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1623145 [L1] Cache Allocate: addr = 78c data = 4f4e4d4c4b4a49484746454443424140
1623145 [L1] Cache hit from L2: addr = 78c, data = 4c
1623145 [TEST] CPU read @0x4ff
1623155 [L1] Cache miss: addr = 4ff
1623235 [L2] Cache hit: addr = 4ff, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1623245 [L1] Cache Allocate: addr = 4ff data = 8f8e8d8c8b8a89888786858483828180
1623245 [L1] Cache hit from L2: addr = 4ff, data = 8f
1623245 [TEST] CPU read @0x297
1623255 [L1] Cache miss: addr = 297
1623335 [L2] Cache miss: addr = 297
1624125 [MEM] Mem hit: addr = 78c, data = 80
1624135 [L2] Cache Allocate: addr = 297 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1624145 [L1] Cache Allocate: addr = 297 data = 9f9e9d9c9b9a99989796959493929190
1624145 [L1] Cache hit from L2: addr = 297, data = 97
1624145 [TEST] CPU read @0x21a
1624155 [L1] Cache miss: addr = 21a
1624235 [L2] Cache miss: addr = 21a
1625125 [MEM] Mem hit: addr = 297, data = 80
1625135 [L2] Cache Allocate: addr = 21a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1625145 [L1] Cache Allocate: addr = 21a data = 9f9e9d9c9b9a99989796959493929190
1625145 [L1] Cache hit from L2: addr = 21a, data = 9a
1625145 [TEST] CPU read @0x2aa
1625155 [L1] Cache miss: addr = 2aa
1625235 [L2] Cache miss: addr = 2aa
1626125 [MEM] Mem hit: addr = 21a, data = 00
1626135 [L2] Cache Allocate: addr = 2aa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1626145 [L1] Cache Allocate: addr = 2aa data = 0f0e0d0c0b0a09080706050403020100
1626145 [L1] Cache hit from L2: addr = 2aa, data = 0a
1626145 [TEST] CPU read @0x63d
1626155 [L1] Cache miss: addr = 63d
1626235 [L2] Cache miss: addr = 63d
1627125 [MEM] Mem hit: addr = 2aa, data = a0
1627135 [L2] Cache Allocate: addr = 63d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1627145 [L1] Cache Allocate: addr = 63d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1627145 [L1] Cache hit from L2: addr = 63d, data = bd
1627145 [TEST] CPU read @0x4e9
1627155 [L1] Cache miss: addr = 4e9
1627235 [L2] Cache hit: addr = 4e9, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1627245 [L1] Cache Allocate: addr = 4e9 data = 8f8e8d8c8b8a89888786858483828180
1627245 [L1] Cache hit from L2: addr = 4e9, data = 89
1627245 [TEST] CPU read @0x188
1627255 [L1] Cache miss: addr = 188
1627335 [L2] Cache miss: addr = 188
1628125 [MEM] Mem hit: addr = 63d, data = 20
1628135 [L2] Cache Allocate: addr = 188 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1628145 [L1] Cache Allocate: addr = 188 data = 2f2e2d2c2b2a29282726252423222120
1628145 [L1] Cache hit from L2: addr = 188, data = 28
1628145 [TEST] CPU read @0x479
1628155 [L1] Cache miss: addr = 479
1628235 [L2] Cache miss: addr = 479
1629125 [MEM] Mem hit: addr = 188, data = 80
1629135 [L2] Cache Allocate: addr = 479 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1629145 [L1] Cache Allocate: addr = 479 data = 9f9e9d9c9b9a99989796959493929190
1629145 [L1] Cache hit from L2: addr = 479, data = 99
1629145 [TEST] CPU read @0x76e
1629155 [L1] Cache miss: addr = 76e
1629235 [L2] Cache miss: addr = 76e
1630125 [MEM] Mem hit: addr = 479, data = 60
1630135 [L2] Cache Allocate: addr = 76e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1630145 [L1] Cache Allocate: addr = 76e data = 6f6e6d6c6b6a69686766656463626160
1630145 [L1] Cache hit from L2: addr = 76e, data = 6e
1630145 [TEST] CPU read @0x6f7
1630155 [L1] Cache miss: addr = 6f7
1630235 [L2] Cache miss: addr = 6f7
1631125 [MEM] Mem hit: addr = 76e, data = 60
1631135 [L2] Cache Allocate: addr = 6f7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1631145 [L1] Cache Allocate: addr = 6f7 data = 7f7e7d7c7b7a79787776757473727170
1631145 [L1] Cache hit from L2: addr = 6f7, data = 77
1631145 [TEST] CPU read @0x552
1631155 [L1] Cache hit: addr = 552, data = d2
1631165 [TEST] CPU read @0x2f1
1631175 [L1] Cache miss: addr = 2f1
1631235 [L2] Cache hit: addr = 2f1, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1631245 [L1] Cache Allocate: addr = 2f1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1631245 [L1] Cache hit from L2: addr = 2f1, data = c1
1631245 [TEST] CPU read @0x7f5
1631255 [L1] Cache miss: addr = 7f5
1631335 [L2] Cache miss: addr = 7f5
1632125 [MEM] Mem hit: addr = 6f7, data = e0
1632135 [L2] Cache Allocate: addr = 7f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1632145 [L1] Cache Allocate: addr = 7f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1632145 [L1] Cache hit from L2: addr = 7f5, data = f5
1632145 [TEST] CPU read @0x097
1632155 [L1] Cache miss: addr = 097
1632235 [L2] Cache miss: addr = 097
1633125 [MEM] Mem hit: addr = 7f5, data = e0
1633135 [L2] Cache Allocate: addr = 097 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1633145 [L1] Cache Allocate: addr = 097 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1633145 [L1] Cache hit from L2: addr = 097, data = f7
1633145 [TEST] CPU read @0x5fa
1633155 [L1] Cache miss: addr = 5fa
1633235 [L2] Cache miss: addr = 5fa
1634125 [MEM] Mem hit: addr = 097, data = 80
1634135 [L2] Cache Allocate: addr = 5fa data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1634145 [L1] Cache Allocate: addr = 5fa data = 9f9e9d9c9b9a99989796959493929190
1634145 [L1] Cache hit from L2: addr = 5fa, data = 9a
1634145 [TEST] CPU read @0x16d
1634155 [L1] Cache miss: addr = 16d
1634235 [L2] Cache hit: addr = 16d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1634245 [L1] Cache Allocate: addr = 16d data = 4f4e4d4c4b4a49484746454443424140
1634245 [L1] Cache hit from L2: addr = 16d, data = 4d
1634245 [TEST] CPU read @0x429
1634255 [L1] Cache miss: addr = 429
1634335 [L2] Cache miss: addr = 429
1635125 [MEM] Mem hit: addr = 5fa, data = e0
1635135 [L2] Cache Allocate: addr = 429 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1635145 [L1] Cache Allocate: addr = 429 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1635145 [L1] Cache hit from L2: addr = 429, data = e9
1635145 [TEST] CPU read @0x067
1635155 [L1] Cache miss: addr = 067
1635235 [L2] Cache miss: addr = 067
1636125 [MEM] Mem hit: addr = 429, data = 20
1636135 [L2] Cache Allocate: addr = 067 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1636145 [L1] Cache Allocate: addr = 067 data = 2f2e2d2c2b2a29282726252423222120
1636145 [L1] Cache hit from L2: addr = 067, data = 27
1636145 [TEST] CPU read @0x14a
1636155 [L1] Cache miss: addr = 14a
1636235 [L2] Cache miss: addr = 14a
1637125 [MEM] Mem hit: addr = 067, data = 60
1637135 [L2] Cache Allocate: addr = 14a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1637145 [L1] Cache Allocate: addr = 14a data = 6f6e6d6c6b6a69686766656463626160
1637145 [L1] Cache hit from L2: addr = 14a, data = 6a
1637145 [TEST] CPU read @0x079
1637155 [L1] Cache miss: addr = 079
1637235 [L2] Cache hit: addr = 079, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1637245 [L1] Cache Allocate: addr = 079 data = 2f2e2d2c2b2a29282726252423222120
1637245 [L1] Cache hit from L2: addr = 079, data = 29
1637245 [TEST] CPU read @0x2b2
1637255 [L1] Cache miss: addr = 2b2
1637335 [L2] Cache miss: addr = 2b2
1638125 [MEM] Mem hit: addr = 14a, data = 40
1638135 [L2] Cache Allocate: addr = 2b2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1638145 [L1] Cache Allocate: addr = 2b2 data = 5f5e5d5c5b5a59585756555453525150
1638145 [L1] Cache hit from L2: addr = 2b2, data = 52
1638145 [TEST] CPU read @0x354
1638155 [L1] Cache miss: addr = 354
1638235 [L2] Cache miss: addr = 354
1639125 [MEM] Mem hit: addr = 2b2, data = a0
1639135 [L2] Cache Allocate: addr = 354 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1639145 [L1] Cache Allocate: addr = 354 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1639145 [L1] Cache hit from L2: addr = 354, data = b4
1639145 [TEST] CPU read @0x46e
1639155 [L1] Cache miss: addr = 46e
1639235 [L2] Cache miss: addr = 46e
1640125 [MEM] Mem hit: addr = 354, data = 40
1640135 [L2] Cache Allocate: addr = 46e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1640145 [L1] Cache Allocate: addr = 46e data = 4f4e4d4c4b4a49484746454443424140
1640145 [L1] Cache hit from L2: addr = 46e, data = 4e
1640145 [TEST] CPU read @0x26a
1640155 [L1] Cache miss: addr = 26a
1640235 [L2] Cache miss: addr = 26a
1641125 [MEM] Mem hit: addr = 46e, data = 60
1641135 [L2] Cache Allocate: addr = 26a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1641145 [L1] Cache Allocate: addr = 26a data = 6f6e6d6c6b6a69686766656463626160
1641145 [L1] Cache hit from L2: addr = 26a, data = 6a
1641145 [TEST] CPU read @0x597
1641155 [L1] Cache miss: addr = 597
1641235 [L2] Cache miss: addr = 597
1642125 [MEM] Mem hit: addr = 26a, data = 60
1642135 [L2] Cache Allocate: addr = 597 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1642145 [L1] Cache Allocate: addr = 597 data = 7f7e7d7c7b7a79787776757473727170
1642145 [L1] Cache hit from L2: addr = 597, data = 77
1642145 [TEST] CPU read @0x256
1642155 [L1] Cache miss: addr = 256
1642235 [L2] Cache hit: addr = 256, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1642245 [L1] Cache Allocate: addr = 256 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1642245 [L1] Cache hit from L2: addr = 256, data = e6
1642245 [TEST] CPU read @0x327
1642255 [L1] Cache miss: addr = 327
1642335 [L2] Cache miss: addr = 327
1643125 [MEM] Mem hit: addr = 597, data = 80
1643135 [L2] Cache Allocate: addr = 327 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1643145 [L1] Cache Allocate: addr = 327 data = 8f8e8d8c8b8a89888786858483828180
1643145 [L1] Cache hit from L2: addr = 327, data = 87
1643145 [TEST] CPU read @0x086
1643155 [L1] Cache miss: addr = 086
1643235 [L2] Cache miss: addr = 086
1644125 [MEM] Mem hit: addr = 327, data = 20
1644135 [L2] Cache Allocate: addr = 086 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1644145 [L1] Cache Allocate: addr = 086 data = 2f2e2d2c2b2a29282726252423222120
1644145 [L1] Cache hit from L2: addr = 086, data = 26
1644145 [TEST] CPU read @0x145
1644155 [L1] Cache miss: addr = 145
1644235 [L2] Cache miss: addr = 145
1645125 [MEM] Mem hit: addr = 086, data = 80
1645135 [L2] Cache Allocate: addr = 145 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1645145 [L1] Cache Allocate: addr = 145 data = 8f8e8d8c8b8a89888786858483828180
1645145 [L1] Cache hit from L2: addr = 145, data = 85
1645145 [TEST] CPU read @0x4e9
1645155 [L1] Cache miss: addr = 4e9
1645235 [L2] Cache hit: addr = 4e9, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1645245 [L1] Cache Allocate: addr = 4e9 data = 8f8e8d8c8b8a89888786858483828180
1645245 [L1] Cache hit from L2: addr = 4e9, data = 89
1645245 [TEST] CPU read @0x640
1645255 [L1] Cache miss: addr = 640
1645335 [L2] Cache miss: addr = 640
1646125 [MEM] Mem hit: addr = 145, data = 40
1646135 [L2] Cache Allocate: addr = 640 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1646145 [L1] Cache Allocate: addr = 640 data = 4f4e4d4c4b4a49484746454443424140
1646145 [L1] Cache hit from L2: addr = 640, data = 40
1646145 [TEST] CPU read @0x5e4
1646155 [L1] Cache miss: addr = 5e4
1646235 [L2] Cache miss: addr = 5e4
1647125 [MEM] Mem hit: addr = 640, data = 40
1647135 [L2] Cache Allocate: addr = 5e4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1647145 [L1] Cache Allocate: addr = 5e4 data = 4f4e4d4c4b4a49484746454443424140
1647145 [L1] Cache hit from L2: addr = 5e4, data = 44
1647145 [TEST] CPU read @0x17a
1647155 [L1] Cache miss: addr = 17a
1647235 [L2] Cache hit: addr = 17a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1647245 [L1] Cache Allocate: addr = 17a data = 4f4e4d4c4b4a49484746454443424140
1647245 [L1] Cache hit from L2: addr = 17a, data = 4a
1647245 [TEST] CPU read @0x229
1647255 [L1] Cache hit: addr = 229, data = e9
1647265 [TEST] CPU read @0x4de
1647275 [L1] Cache miss: addr = 4de
1647335 [L2] Cache hit: addr = 4de, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1647345 [L1] Cache Allocate: addr = 4de data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1647345 [L1] Cache hit from L2: addr = 4de, data = ee
1647345 [TEST] CPU read @0x4c7
1647355 [L1] Cache hit: addr = 4c7, data = e7
1647365 [TEST] CPU read @0x357
1647375 [L1] Cache miss: addr = 357
1647435 [L2] Cache miss: addr = 357
1648125 [MEM] Mem hit: addr = 5e4, data = e0
1648135 [L2] Cache Allocate: addr = 357 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1648145 [L1] Cache Allocate: addr = 357 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1648145 [L1] Cache hit from L2: addr = 357, data = f7
1648145 [TEST] CPU read @0x416
1648155 [L1] Cache miss: addr = 416
1648235 [L2] Cache miss: addr = 416
1649125 [MEM] Mem hit: addr = 357, data = 40
1649135 [L2] Cache Allocate: addr = 416 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1649145 [L1] Cache Allocate: addr = 416 data = 5f5e5d5c5b5a59585756555453525150
1649145 [L1] Cache hit from L2: addr = 416, data = 56
1649145 [TEST] CPU read @0x3b2
1649155 [L1] Cache miss: addr = 3b2
1649235 [L2] Cache miss: addr = 3b2
1650125 [MEM] Mem hit: addr = 416, data = 00
1650135 [L2] Cache Allocate: addr = 3b2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1650145 [L1] Cache Allocate: addr = 3b2 data = 1f1e1d1c1b1a19181716151413121110
1650145 [L1] Cache hit from L2: addr = 3b2, data = 12
1650145 [TEST] CPU read @0x6a5
1650155 [L1] Cache miss: addr = 6a5
1650235 [L2] Cache miss: addr = 6a5
1651125 [MEM] Mem hit: addr = 3b2, data = a0
1651135 [L2] Cache Allocate: addr = 6a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1651145 [L1] Cache Allocate: addr = 6a5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1651145 [L1] Cache hit from L2: addr = 6a5, data = a5
1651145 [TEST] CPU read @0x783
1651155 [L1] Cache miss: addr = 783
1651235 [L2] Cache miss: addr = 783
1652125 [MEM] Mem hit: addr = 6a5, data = a0
1652135 [L2] Cache Allocate: addr = 783 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1652145 [L1] Cache Allocate: addr = 783 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1652145 [L1] Cache hit from L2: addr = 783, data = a3
1652145 [TEST] CPU read @0x3f4
1652155 [L1] Cache hit: addr = 3f4, data = 74
1652165 [TEST] CPU read @0x2be
1652175 [L1] Cache miss: addr = 2be
1652235 [L2] Cache miss: addr = 2be
1653125 [MEM] Mem hit: addr = 783, data = 80
1653135 [L2] Cache Allocate: addr = 2be data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1653145 [L1] Cache Allocate: addr = 2be data = 9f9e9d9c9b9a99989796959493929190
1653145 [L1] Cache hit from L2: addr = 2be, data = 9e
1653145 [TEST] CPU read @0x29f
1653155 [L1] Cache miss: addr = 29f
1653235 [L2] Cache miss: addr = 29f
1654125 [MEM] Mem hit: addr = 2be, data = a0
1654135 [L2] Cache Allocate: addr = 29f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1654145 [L1] Cache Allocate: addr = 29f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1654145 [L1] Cache hit from L2: addr = 29f, data = bf
1654145 [TEST] CPU read @0x6ae
1654155 [L1] Cache miss: addr = 6ae
1654235 [L2] Cache miss: addr = 6ae
1655125 [MEM] Mem hit: addr = 29f, data = 80
1655135 [L2] Cache Allocate: addr = 6ae data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1655145 [L1] Cache Allocate: addr = 6ae data = 8f8e8d8c8b8a89888786858483828180
1655145 [L1] Cache hit from L2: addr = 6ae, data = 8e
1655145 [TEST] CPU read @0x439
1655155 [L1] Cache miss: addr = 439
1655235 [L2] Cache miss: addr = 439
1656125 [MEM] Mem hit: addr = 6ae, data = a0
1656135 [L2] Cache Allocate: addr = 439 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1656145 [L1] Cache Allocate: addr = 439 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1656145 [L1] Cache hit from L2: addr = 439, data = b9
1656145 [TEST] CPU read @0x3ac
1656155 [L1] Cache miss: addr = 3ac
1656235 [L2] Cache miss: addr = 3ac
1657125 [MEM] Mem hit: addr = 439, data = 20
1657135 [L2] Cache Allocate: addr = 3ac data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1657145 [L1] Cache Allocate: addr = 3ac data = 2f2e2d2c2b2a29282726252423222120
1657145 [L1] Cache hit from L2: addr = 3ac, data = 2c
1657145 [TEST] CPU read @0x789
1657155 [L1] Cache miss: addr = 789
1657235 [L2] Cache miss: addr = 789
1658125 [MEM] Mem hit: addr = 3ac, data = a0
1658135 [L2] Cache Allocate: addr = 789 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1658145 [L1] Cache Allocate: addr = 789 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1658145 [L1] Cache hit from L2: addr = 789, data = a9
1658145 [TEST] CPU read @0x047
1658155 [L1] Cache miss: addr = 047
1658235 [L2] Cache miss: addr = 047
1659125 [MEM] Mem hit: addr = 789, data = 80
1659135 [L2] Cache Allocate: addr = 047 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1659145 [L1] Cache Allocate: addr = 047 data = 8f8e8d8c8b8a89888786858483828180
1659145 [L1] Cache hit from L2: addr = 047, data = 87
1659145 [TEST] CPU read @0x20e
1659155 [L1] Cache miss: addr = 20e
1659235 [L2] Cache miss: addr = 20e
1660125 [MEM] Mem hit: addr = 047, data = 40
1660135 [L2] Cache Allocate: addr = 20e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1660145 [L1] Cache Allocate: addr = 20e data = 4f4e4d4c4b4a49484746454443424140
1660145 [L1] Cache hit from L2: addr = 20e, data = 4e
1660145 [TEST] CPU read @0x45f
1660155 [L1] Cache miss: addr = 45f
1660235 [L2] Cache miss: addr = 45f
1661125 [MEM] Mem hit: addr = 20e, data = 00
1661135 [L2] Cache Allocate: addr = 45f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1661145 [L1] Cache Allocate: addr = 45f data = 1f1e1d1c1b1a19181716151413121110
1661145 [L1] Cache hit from L2: addr = 45f, data = 1f
1661145 [TEST] CPU read @0x458
1661155 [L1] Cache hit: addr = 458, data = 18
1661165 [TEST] CPU read @0x4d0
1661175 [L1] Cache miss: addr = 4d0
1661235 [L2] Cache hit: addr = 4d0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1661245 [L1] Cache Allocate: addr = 4d0 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1661245 [L1] Cache hit from L2: addr = 4d0, data = e0
1661245 [TEST] CPU read @0x3d2
1661255 [L1] Cache miss: addr = 3d2
1661335 [L2] Cache miss: addr = 3d2
1662125 [MEM] Mem hit: addr = 45f, data = 40
1662135 [L2] Cache Allocate: addr = 3d2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1662145 [L1] Cache Allocate: addr = 3d2 data = 5f5e5d5c5b5a59585756555453525150
1662145 [L1] Cache hit from L2: addr = 3d2, data = 52
1662145 [TEST] CPU read @0x4d4
1662155 [L1] Cache miss: addr = 4d4
1662235 [L2] Cache hit: addr = 4d4, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1662245 [L1] Cache Allocate: addr = 4d4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1662245 [L1] Cache hit from L2: addr = 4d4, data = e4
1662245 [TEST] CPU read @0x51b
1662255 [L1] Cache miss: addr = 51b
1662335 [L2] Cache miss: addr = 51b
1663125 [MEM] Mem hit: addr = 3d2, data = c0
1663135 [L2] Cache Allocate: addr = 51b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1663145 [L1] Cache Allocate: addr = 51b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1663145 [L1] Cache hit from L2: addr = 51b, data = db
1663145 [TEST] CPU read @0x68f
1663155 [L1] Cache miss: addr = 68f
1663235 [L2] Cache miss: addr = 68f
1664125 [MEM] Mem hit: addr = 51b, data = 00
1664135 [L2] Cache Allocate: addr = 68f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1664145 [L1] Cache Allocate: addr = 68f data = 0f0e0d0c0b0a09080706050403020100
1664145 [L1] Cache hit from L2: addr = 68f, data = 0f
1664145 [TEST] CPU read @0x18e
1664155 [L1] Cache miss: addr = 18e
1664235 [L2] Cache miss: addr = 18e
1665125 [MEM] Mem hit: addr = 68f, data = 80
1665135 [L2] Cache Allocate: addr = 18e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1665145 [L1] Cache Allocate: addr = 18e data = 8f8e8d8c8b8a89888786858483828180
1665145 [L1] Cache hit from L2: addr = 18e, data = 8e
1665145 [TEST] CPU read @0x0e6
1665155 [L1] Cache miss: addr = 0e6
1665235 [L2] Cache miss: addr = 0e6
1666125 [MEM] Mem hit: addr = 18e, data = 80
1666135 [L2] Cache Allocate: addr = 0e6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1666145 [L1] Cache Allocate: addr = 0e6 data = 8f8e8d8c8b8a89888786858483828180
1666145 [L1] Cache hit from L2: addr = 0e6, data = 86
1666145 [TEST] CPU read @0x033
1666155 [L1] Cache miss: addr = 033
1666235 [L2] Cache miss: addr = 033
1667125 [MEM] Mem hit: addr = 0e6, data = e0
1667135 [L2] Cache Allocate: addr = 033 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1667145 [L1] Cache Allocate: addr = 033 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1667145 [L1] Cache hit from L2: addr = 033, data = f3
1667145 [TEST] CPU read @0x706
1667155 [L1] Cache miss: addr = 706
1667235 [L2] Cache miss: addr = 706
1668125 [MEM] Mem hit: addr = 033, data = 20
1668135 [L2] Cache Allocate: addr = 706 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1668145 [L1] Cache Allocate: addr = 706 data = 2f2e2d2c2b2a29282726252423222120
1668145 [L1] Cache hit from L2: addr = 706, data = 26
1668145 [TEST] CPU read @0x7ef
1668155 [L1] Cache miss: addr = 7ef
1668235 [L2] Cache miss: addr = 7ef
1669125 [MEM] Mem hit: addr = 706, data = 00
1669135 [L2] Cache Allocate: addr = 7ef data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1669145 [L1] Cache Allocate: addr = 7ef data = 0f0e0d0c0b0a09080706050403020100
1669145 [L1] Cache hit from L2: addr = 7ef, data = 0f
1669145 [TEST] CPU read @0x20d
1669155 [L1] Cache miss: addr = 20d
1669235 [L2] Cache miss: addr = 20d
1670125 [MEM] Mem hit: addr = 7ef, data = e0
1670135 [L2] Cache Allocate: addr = 20d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1670145 [L1] Cache Allocate: addr = 20d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1670145 [L1] Cache hit from L2: addr = 20d, data = ed
1670145 [TEST] CPU read @0x31a
1670155 [L1] Cache miss: addr = 31a
1670235 [L2] Cache miss: addr = 31a
1671125 [MEM] Mem hit: addr = 20d, data = 00
1671135 [L2] Cache Allocate: addr = 31a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1671145 [L1] Cache Allocate: addr = 31a data = 1f1e1d1c1b1a19181716151413121110
1671145 [L1] Cache hit from L2: addr = 31a, data = 1a
1671145 [TEST] CPU read @0x50a
1671155 [L1] Cache miss: addr = 50a
1671235 [L2] Cache miss: addr = 50a
1672125 [MEM] Mem hit: addr = 31a, data = 00
1672135 [L2] Cache Allocate: addr = 50a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1672145 [L1] Cache Allocate: addr = 50a data = 0f0e0d0c0b0a09080706050403020100
1672145 [L1] Cache hit from L2: addr = 50a, data = 0a
1672145 [TEST] CPU read @0x59b
1672155 [L1] Cache miss: addr = 59b
1672235 [L2] Cache miss: addr = 59b
1673125 [MEM] Mem hit: addr = 50a, data = 00
1673135 [L2] Cache Allocate: addr = 59b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1673145 [L1] Cache Allocate: addr = 59b data = 1f1e1d1c1b1a19181716151413121110
1673145 [L1] Cache hit from L2: addr = 59b, data = 1b
1673145 [TEST] CPU read @0x0b7
1673155 [L1] Cache miss: addr = 0b7
1673235 [L2] Cache miss: addr = 0b7
1674125 [MEM] Mem hit: addr = 59b, data = 80
1674135 [L2] Cache Allocate: addr = 0b7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1674145 [L1] Cache Allocate: addr = 0b7 data = 9f9e9d9c9b9a99989796959493929190
1674145 [L1] Cache hit from L2: addr = 0b7, data = 97
1674145 [TEST] CPU read @0x152
1674155 [L1] Cache miss: addr = 152
1674235 [L2] Cache miss: addr = 152
1675125 [MEM] Mem hit: addr = 0b7, data = a0
1675135 [L2] Cache Allocate: addr = 152 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1675145 [L1] Cache Allocate: addr = 152 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1675145 [L1] Cache hit from L2: addr = 152, data = b2
1675145 [TEST] CPU read @0x4be
1675155 [L1] Cache miss: addr = 4be
1675235 [L2] Cache miss: addr = 4be
1676125 [MEM] Mem hit: addr = 152, data = 40
1676135 [L2] Cache Allocate: addr = 4be data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1676145 [L1] Cache Allocate: addr = 4be data = 5f5e5d5c5b5a59585756555453525150
1676145 [L1] Cache hit from L2: addr = 4be, data = 5e
1676145 [TEST] CPU read @0x272
1676155 [L1] Cache miss: addr = 272
1676235 [L2] Cache miss: addr = 272
1677125 [MEM] Mem hit: addr = 4be, data = a0
1677135 [L2] Cache Allocate: addr = 272 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1677145 [L1] Cache Allocate: addr = 272 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1677145 [L1] Cache hit from L2: addr = 272, data = b2
1677145 [TEST] CPU read @0x44c
1677155 [L1] Cache miss: addr = 44c
1677235 [L2] Cache miss: addr = 44c
1678125 [MEM] Mem hit: addr = 272, data = 60
1678135 [L2] Cache Allocate: addr = 44c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1678145 [L1] Cache Allocate: addr = 44c data = 6f6e6d6c6b6a69686766656463626160
1678145 [L1] Cache hit from L2: addr = 44c, data = 6c
1678145 [TEST] CPU read @0x1d2
1678155 [L1] Cache miss: addr = 1d2
1678235 [L2] Cache miss: addr = 1d2
1679125 [MEM] Mem hit: addr = 44c, data = 40
1679135 [L2] Cache Allocate: addr = 1d2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1679145 [L1] Cache Allocate: addr = 1d2 data = 5f5e5d5c5b5a59585756555453525150
1679145 [L1] Cache hit from L2: addr = 1d2, data = 52
1679145 [TEST] CPU read @0x065
1679155 [L1] Cache miss: addr = 065
1679235 [L2] Cache miss: addr = 065
1680125 [MEM] Mem hit: addr = 1d2, data = c0
1680135 [L2] Cache Allocate: addr = 065 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1680145 [L1] Cache Allocate: addr = 065 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1680145 [L1] Cache hit from L2: addr = 065, data = c5
1680145 [TEST] CPU read @0x1a8
1680155 [L1] Cache miss: addr = 1a8
1680235 [L2] Cache miss: addr = 1a8
1681125 [MEM] Mem hit: addr = 065, data = 60
1681135 [L2] Cache Allocate: addr = 1a8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1681145 [L1] Cache Allocate: addr = 1a8 data = 6f6e6d6c6b6a69686766656463626160
1681145 [L1] Cache hit from L2: addr = 1a8, data = 68
1681145 [TEST] CPU read @0x27a
1681155 [L1] Cache miss: addr = 27a
1681235 [L2] Cache miss: addr = 27a
1682125 [MEM] Mem hit: addr = 1a8, data = a0
1682135 [L2] Cache Allocate: addr = 27a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1682145 [L1] Cache Allocate: addr = 27a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1682145 [L1] Cache hit from L2: addr = 27a, data = ba
1682145 [TEST] CPU read @0x28c
1682155 [L1] Cache miss: addr = 28c
1682235 [L2] Cache miss: addr = 28c
1683125 [MEM] Mem hit: addr = 27a, data = 60
1683135 [L2] Cache Allocate: addr = 28c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1683145 [L1] Cache Allocate: addr = 28c data = 6f6e6d6c6b6a69686766656463626160
1683145 [L1] Cache hit from L2: addr = 28c, data = 6c
1683145 [TEST] CPU read @0x44e
1683155 [L1] Cache miss: addr = 44e
1683235 [L2] Cache miss: addr = 44e
1684125 [MEM] Mem hit: addr = 28c, data = 80
1684135 [L2] Cache Allocate: addr = 44e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1684145 [L1] Cache Allocate: addr = 44e data = 8f8e8d8c8b8a89888786858483828180
1684145 [L1] Cache hit from L2: addr = 44e, data = 8e
1684145 [TEST] CPU read @0x733
1684155 [L1] Cache miss: addr = 733
1684235 [L2] Cache miss: addr = 733
1685125 [MEM] Mem hit: addr = 44e, data = 40
1685135 [L2] Cache Allocate: addr = 733 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1685145 [L1] Cache Allocate: addr = 733 data = 5f5e5d5c5b5a59585756555453525150
1685145 [L1] Cache hit from L2: addr = 733, data = 53
1685145 [TEST] CPU read @0x1d9
1685155 [L1] Cache miss: addr = 1d9
1685235 [L2] Cache miss: addr = 1d9
1686125 [MEM] Mem hit: addr = 733, data = 20
1686135 [L2] Cache Allocate: addr = 1d9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1686145 [L1] Cache Allocate: addr = 1d9 data = 3f3e3d3c3b3a39383736353433323130
1686145 [L1] Cache hit from L2: addr = 1d9, data = 39
1686145 [TEST] CPU read @0x55f
1686155 [L1] Cache hit: addr = 55f, data = df
1686165 [TEST] CPU read @0x5ba
1686175 [L1] Cache hit: addr = 5ba, data = 9a
1686185 [TEST] CPU read @0x287
1686195 [L1] Cache miss: addr = 287
1686235 [L2] Cache miss: addr = 287
1687125 [MEM] Mem hit: addr = 1d9, data = c0
1687135 [L2] Cache Allocate: addr = 287 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1687145 [L1] Cache Allocate: addr = 287 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1687145 [L1] Cache hit from L2: addr = 287, data = c7
1687145 [TEST] CPU read @0x18a
1687155 [L1] Cache miss: addr = 18a
1687235 [L2] Cache miss: addr = 18a
1688125 [MEM] Mem hit: addr = 287, data = 80
1688135 [L2] Cache Allocate: addr = 18a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1688145 [L1] Cache Allocate: addr = 18a data = 8f8e8d8c8b8a89888786858483828180
1688145 [L1] Cache hit from L2: addr = 18a, data = 8a
1688145 [TEST] CPU read @0x119
1688155 [L1] Cache miss: addr = 119
1688235 [L2] Cache miss: addr = 119
1689125 [MEM] Mem hit: addr = 18a, data = 80
1689135 [L2] Cache Allocate: addr = 119 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1689145 [L1] Cache Allocate: addr = 119 data = 9f9e9d9c9b9a99989796959493929190
1689145 [L1] Cache hit from L2: addr = 119, data = 99
1689145 [TEST] CPU read @0x618
1689155 [L1] Cache miss: addr = 618
1689235 [L2] Cache miss: addr = 618
1690125 [MEM] Mem hit: addr = 119, data = 00
1690135 [L2] Cache Allocate: addr = 618 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1690145 [L1] Cache Allocate: addr = 618 data = 1f1e1d1c1b1a19181716151413121110
1690145 [L1] Cache hit from L2: addr = 618, data = 18
1690145 [TEST] CPU read @0x00e
1690155 [L1] Cache miss: addr = 00e
1690235 [L2] Cache miss: addr = 00e
1691125 [MEM] Mem hit: addr = 618, data = 00
1691135 [L2] Cache Allocate: addr = 00e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1691145 [L1] Cache Allocate: addr = 00e data = 0f0e0d0c0b0a09080706050403020100
1691145 [L1] Cache hit from L2: addr = 00e, data = 0e
1691145 [TEST] CPU read @0x6e5
1691155 [L1] Cache miss: addr = 6e5
1691235 [L2] Cache miss: addr = 6e5
1692125 [MEM] Mem hit: addr = 00e, data = 00
1692135 [L2] Cache Allocate: addr = 6e5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1692145 [L1] Cache Allocate: addr = 6e5 data = 0f0e0d0c0b0a09080706050403020100
1692145 [L1] Cache hit from L2: addr = 6e5, data = 05
1692145 [TEST] CPU read @0x6ca
1692155 [L1] Cache miss: addr = 6ca
1692235 [L2] Cache hit: addr = 6ca, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1692245 [L1] Cache Allocate: addr = 6ca data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1692245 [L1] Cache hit from L2: addr = 6ca, data = aa
1692245 [TEST] CPU read @0x764
1692255 [L1] Cache miss: addr = 764
1692335 [L2] Cache miss: addr = 764
1693125 [MEM] Mem hit: addr = 6e5, data = e0
1693135 [L2] Cache Allocate: addr = 764 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1693145 [L1] Cache Allocate: addr = 764 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1693145 [L1] Cache hit from L2: addr = 764, data = e4
1693145 [TEST] CPU read @0x465
1693155 [L1] Cache miss: addr = 465
1693235 [L2] Cache miss: addr = 465
1694125 [MEM] Mem hit: addr = 764, data = 60
1694135 [L2] Cache Allocate: addr = 465 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1694145 [L1] Cache Allocate: addr = 465 data = 6f6e6d6c6b6a69686766656463626160
1694145 [L1] Cache hit from L2: addr = 465, data = 65
1694145 [TEST] CPU read @0x1c1
1694155 [L1] Cache miss: addr = 1c1
1694235 [L2] Cache miss: addr = 1c1
1695125 [MEM] Mem hit: addr = 465, data = 60
1695135 [L2] Cache Allocate: addr = 1c1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1695145 [L1] Cache Allocate: addr = 1c1 data = 6f6e6d6c6b6a69686766656463626160
1695145 [L1] Cache hit from L2: addr = 1c1, data = 61
1695145 [TEST] CPU read @0x121
1695155 [L1] Cache miss: addr = 121
1695235 [L2] Cache miss: addr = 121
1696125 [MEM] Mem hit: addr = 1c1, data = c0
1696135 [L2] Cache Allocate: addr = 121 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1696145 [L1] Cache Allocate: addr = 121 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1696145 [L1] Cache hit from L2: addr = 121, data = c1
1696145 [TEST] CPU read @0x40d
1696155 [L1] Cache miss: addr = 40d
1696235 [L2] Cache miss: addr = 40d
1697125 [MEM] Mem hit: addr = 121, data = 20
1697135 [L2] Cache Allocate: addr = 40d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1697145 [L1] Cache Allocate: addr = 40d data = 2f2e2d2c2b2a29282726252423222120
1697145 [L1] Cache hit from L2: addr = 40d, data = 2d
1697145 [TEST] CPU read @0x3c6
1697155 [L1] Cache miss: addr = 3c6
1697235 [L2] Cache miss: addr = 3c6
1698125 [MEM] Mem hit: addr = 40d, data = 00
1698135 [L2] Cache Allocate: addr = 3c6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1698145 [L1] Cache Allocate: addr = 3c6 data = 0f0e0d0c0b0a09080706050403020100
1698145 [L1] Cache hit from L2: addr = 3c6, data = 06
1698145 [TEST] CPU read @0x18a
1698155 [L1] Cache miss: addr = 18a
1698235 [L2] Cache miss: addr = 18a
1699125 [MEM] Mem hit: addr = 3c6, data = c0
1699135 [L2] Cache Allocate: addr = 18a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1699145 [L1] Cache Allocate: addr = 18a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1699145 [L1] Cache hit from L2: addr = 18a, data = ca
1699145 [TEST] CPU read @0x107
1699155 [L1] Cache miss: addr = 107
1699235 [L2] Cache miss: addr = 107
1700125 [MEM] Mem hit: addr = 18a, data = 80
1700135 [L2] Cache Allocate: addr = 107 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1700145 [L1] Cache Allocate: addr = 107 data = 8f8e8d8c8b8a89888786858483828180
1700145 [L1] Cache hit from L2: addr = 107, data = 87
1700145 [TEST] CPU read @0x232
1700155 [L1] Cache miss: addr = 232
1700235 [L2] Cache hit: addr = 232, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1700245 [L1] Cache Allocate: addr = 232 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1700245 [L1] Cache hit from L2: addr = 232, data = e2
1700245 [TEST] CPU read @0x59e
1700255 [L1] Cache miss: addr = 59e
1700335 [L2] Cache miss: addr = 59e
1701125 [MEM] Mem hit: addr = 107, data = 00
1701135 [L2] Cache Allocate: addr = 59e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1701145 [L1] Cache Allocate: addr = 59e data = 1f1e1d1c1b1a19181716151413121110
1701145 [L1] Cache hit from L2: addr = 59e, data = 1e
1701145 [TEST] CPU read @0x49e
1701155 [L1] Cache miss: addr = 49e
1701235 [L2] Cache hit: addr = 49e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1701245 [L1] Cache Allocate: addr = 49e data = 2f2e2d2c2b2a29282726252423222120
1701245 [L1] Cache hit from L2: addr = 49e, data = 2e
1701245 [TEST] CPU read @0x42f
1701255 [L1] Cache miss: addr = 42f
1701335 [L2] Cache miss: addr = 42f
1702125 [MEM] Mem hit: addr = 59e, data = 80
1702135 [L2] Cache Allocate: addr = 42f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1702145 [L1] Cache Allocate: addr = 42f data = 8f8e8d8c8b8a89888786858483828180
1702145 [L1] Cache hit from L2: addr = 42f, data = 8f
1702145 [TEST] CPU read @0x790
1702155 [L1] Cache miss: addr = 790
1702235 [L2] Cache miss: addr = 790
1703125 [MEM] Mem hit: addr = 42f, data = 20
1703135 [L2] Cache Allocate: addr = 790 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1703145 [L1] Cache Allocate: addr = 790 data = 3f3e3d3c3b3a39383736353433323130
1703145 [L1] Cache hit from L2: addr = 790, data = 30
1703145 [TEST] CPU read @0x3cb
1703155 [L1] Cache miss: addr = 3cb
1703235 [L2] Cache miss: addr = 3cb
1704125 [MEM] Mem hit: addr = 790, data = 80
1704135 [L2] Cache Allocate: addr = 3cb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1704145 [L1] Cache Allocate: addr = 3cb data = 8f8e8d8c8b8a89888786858483828180
1704145 [L1] Cache hit from L2: addr = 3cb, data = 8b
1704145 [TEST] CPU read @0x522
1704155 [L1] Cache miss: addr = 522
1704235 [L2] Cache miss: addr = 522
1705125 [MEM] Mem hit: addr = 3cb, data = c0
1705135 [L2] Cache Allocate: addr = 522 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1705145 [L1] Cache Allocate: addr = 522 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1705145 [L1] Cache hit from L2: addr = 522, data = c2
1705145 [TEST] CPU read @0x1d8
1705155 [L1] Cache miss: addr = 1d8
1705235 [L2] Cache miss: addr = 1d8
1706125 [MEM] Mem hit: addr = 522, data = 20
1706135 [L2] Cache Allocate: addr = 1d8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1706145 [L1] Cache Allocate: addr = 1d8 data = 3f3e3d3c3b3a39383736353433323130
1706145 [L1] Cache hit from L2: addr = 1d8, data = 38
1706145 [TEST] CPU read @0x0fb
1706155 [L1] Cache miss: addr = 0fb
1706235 [L2] Cache miss: addr = 0fb
1707125 [MEM] Mem hit: addr = 1d8, data = c0
1707135 [L2] Cache Allocate: addr = 0fb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1707145 [L1] Cache Allocate: addr = 0fb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1707145 [L1] Cache hit from L2: addr = 0fb, data = db
1707145 [TEST] CPU read @0x471
1707155 [L1] Cache miss: addr = 471
1707235 [L2] Cache miss: addr = 471
1708125 [MEM] Mem hit: addr = 0fb, data = e0
1708135 [L2] Cache Allocate: addr = 471 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1708145 [L1] Cache Allocate: addr = 471 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1708145 [L1] Cache hit from L2: addr = 471, data = f1
1708145 [TEST] CPU read @0x3d4
1708155 [L1] Cache miss: addr = 3d4
1708235 [L2] Cache miss: addr = 3d4
1709125 [MEM] Mem hit: addr = 471, data = 60
1709135 [L2] Cache Allocate: addr = 3d4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1709145 [L1] Cache Allocate: addr = 3d4 data = 7f7e7d7c7b7a79787776757473727170
1709145 [L1] Cache hit from L2: addr = 3d4, data = 74
1709145 [TEST] CPU read @0x379
1709155 [L1] Cache hit: addr = 379, data = c9
1709165 [TEST] CPU read @0x3b8
1709175 [L1] Cache miss: addr = 3b8
1709235 [L2] Cache miss: addr = 3b8
1710125 [MEM] Mem hit: addr = 3d4, data = c0
1710135 [L2] Cache Allocate: addr = 3b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1710145 [L1] Cache Allocate: addr = 3b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1710145 [L1] Cache hit from L2: addr = 3b8, data = d8
1710145 [TEST] CPU read @0x0e4
1710155 [L1] Cache miss: addr = 0e4
1710235 [L2] Cache miss: addr = 0e4
1711125 [MEM] Mem hit: addr = 3b8, data = a0
1711135 [L2] Cache Allocate: addr = 0e4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1711145 [L1] Cache Allocate: addr = 0e4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1711145 [L1] Cache hit from L2: addr = 0e4, data = a4
1711145 [TEST] CPU read @0x502
1711155 [L1] Cache miss: addr = 502
1711235 [L2] Cache miss: addr = 502
1712125 [MEM] Mem hit: addr = 0e4, data = e0
1712135 [L2] Cache Allocate: addr = 502 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1712145 [L1] Cache Allocate: addr = 502 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1712145 [L1] Cache hit from L2: addr = 502, data = e2
1712145 [TEST] CPU read @0x088
1712155 [L1] Cache miss: addr = 088
1712235 [L2] Cache miss: addr = 088
1713125 [MEM] Mem hit: addr = 502, data = 00
1713135 [L2] Cache Allocate: addr = 088 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1713145 [L1] Cache Allocate: addr = 088 data = 0f0e0d0c0b0a09080706050403020100
1713145 [L1] Cache hit from L2: addr = 088, data = 08
1713145 [TEST] CPU read @0x28f
1713155 [L1] Cache miss: addr = 28f
1713235 [L2] Cache miss: addr = 28f
1714125 [MEM] Mem hit: addr = 088, data = 80
1714135 [L2] Cache Allocate: addr = 28f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1714145 [L1] Cache Allocate: addr = 28f data = 8f8e8d8c8b8a89888786858483828180
1714145 [L1] Cache hit from L2: addr = 28f, data = 8f
1714145 [TEST] CPU read @0x59d
1714155 [L1] Cache miss: addr = 59d
1714235 [L2] Cache miss: addr = 59d
1715125 [MEM] Mem hit: addr = 28f, data = 80
1715135 [L2] Cache Allocate: addr = 59d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1715145 [L1] Cache Allocate: addr = 59d data = 9f9e9d9c9b9a99989796959493929190
1715145 [L1] Cache hit from L2: addr = 59d, data = 9d
1715145 [TEST] CPU read @0x332
1715155 [L1] Cache miss: addr = 332
1715235 [L2] Cache miss: addr = 332
1716125 [MEM] Mem hit: addr = 59d, data = 80
1716135 [L2] Cache Allocate: addr = 332 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1716145 [L1] Cache Allocate: addr = 332 data = 9f9e9d9c9b9a99989796959493929190
1716145 [L1] Cache hit from L2: addr = 332, data = 92
1716145 [TEST] CPU read @0x418
1716155 [L1] Cache miss: addr = 418
1716235 [L2] Cache miss: addr = 418
1717125 [MEM] Mem hit: addr = 332, data = 20
1717135 [L2] Cache Allocate: addr = 418 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1717145 [L1] Cache Allocate: addr = 418 data = 3f3e3d3c3b3a39383736353433323130
1717145 [L1] Cache hit from L2: addr = 418, data = 38
1717145 [TEST] CPU read @0x3f2
1717155 [L1] Cache hit: addr = 3f2, data = 72
1717165 [TEST] CPU read @0x0b5
1717175 [L1] Cache miss: addr = 0b5
1717235 [L2] Cache miss: addr = 0b5
1718125 [MEM] Mem hit: addr = 418, data = 00
1718135 [L2] Cache Allocate: addr = 0b5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1718145 [L1] Cache Allocate: addr = 0b5 data = 1f1e1d1c1b1a19181716151413121110
1718145 [L1] Cache hit from L2: addr = 0b5, data = 15
1718145 [TEST] CPU read @0x099
1718155 [L1] Cache miss: addr = 099
1718235 [L2] Cache miss: addr = 099
1719125 [MEM] Mem hit: addr = 0b5, data = a0
1719135 [L2] Cache Allocate: addr = 099 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1719145 [L1] Cache Allocate: addr = 099 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1719145 [L1] Cache hit from L2: addr = 099, data = b9
1719145 [TEST] CPU read @0x08b
1719155 [L1] Cache miss: addr = 08b
1719235 [L2] Cache hit: addr = 08b, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1719245 [L1] Cache Allocate: addr = 08b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1719245 [L1] Cache hit from L2: addr = 08b, data = ab
1719245 [TEST] CPU read @0x60b
1719255 [L1] Cache miss: addr = 60b
1719335 [L2] Cache miss: addr = 60b
1720125 [MEM] Mem hit: addr = 099, data = 80
1720135 [L2] Cache Allocate: addr = 60b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1720145 [L1] Cache Allocate: addr = 60b data = 8f8e8d8c8b8a89888786858483828180
1720145 [L1] Cache hit from L2: addr = 60b, data = 8b
1720145 [TEST] CPU read @0x1d6
1720155 [L1] Cache miss: addr = 1d6
1720235 [L2] Cache miss: addr = 1d6
1721125 [MEM] Mem hit: addr = 60b, data = 00
1721135 [L2] Cache Allocate: addr = 1d6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1721145 [L1] Cache Allocate: addr = 1d6 data = 1f1e1d1c1b1a19181716151413121110
1721145 [L1] Cache hit from L2: addr = 1d6, data = 16
1721145 [TEST] CPU read @0x1f4
1721155 [L1] Cache miss: addr = 1f4
1721235 [L2] Cache miss: addr = 1f4
1722125 [MEM] Mem hit: addr = 1d6, data = c0
1722135 [L2] Cache Allocate: addr = 1f4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1722145 [L1] Cache Allocate: addr = 1f4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1722145 [L1] Cache hit from L2: addr = 1f4, data = d4
1722145 [TEST] CPU read @0x10c
1722155 [L1] Cache miss: addr = 10c
1722235 [L2] Cache miss: addr = 10c
1723125 [MEM] Mem hit: addr = 1f4, data = e0
1723135 [L2] Cache Allocate: addr = 10c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1723145 [L1] Cache Allocate: addr = 10c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1723145 [L1] Cache hit from L2: addr = 10c, data = ec
1723145 [TEST] CPU read @0x509
1723155 [L1] Cache miss: addr = 509
1723235 [L2] Cache miss: addr = 509
1724125 [MEM] Mem hit: addr = 10c, data = 00
1724135 [L2] Cache Allocate: addr = 509 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1724145 [L1] Cache Allocate: addr = 509 data = 0f0e0d0c0b0a09080706050403020100
1724145 [L1] Cache hit from L2: addr = 509, data = 09
1724145 [TEST] CPU read @0x426
1724155 [L1] Cache miss: addr = 426
1724235 [L2] Cache miss: addr = 426
1725125 [MEM] Mem hit: addr = 509, data = 00
1725135 [L2] Cache Allocate: addr = 426 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1725145 [L1] Cache Allocate: addr = 426 data = 0f0e0d0c0b0a09080706050403020100
1725145 [L1] Cache hit from L2: addr = 426, data = 06
1725145 [TEST] CPU read @0x6e6
1725155 [L1] Cache miss: addr = 6e6
1725235 [L2] Cache miss: addr = 6e6
1726125 [MEM] Mem hit: addr = 426, data = 20
1726135 [L2] Cache Allocate: addr = 6e6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1726145 [L1] Cache Allocate: addr = 6e6 data = 2f2e2d2c2b2a29282726252423222120
1726145 [L1] Cache hit from L2: addr = 6e6, data = 26
1726145 [TEST] CPU read @0x7ff
1726155 [L1] Cache miss: addr = 7ff
1726235 [L2] Cache miss: addr = 7ff
1727125 [MEM] Mem hit: addr = 6e6, data = e0
1727135 [L2] Cache Allocate: addr = 7ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1727145 [L1] Cache Allocate: addr = 7ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1727145 [L1] Cache hit from L2: addr = 7ff, data = ff
1727145 [TEST] CPU read @0x78d
1727155 [L1] Cache miss: addr = 78d
1727235 [L2] Cache miss: addr = 78d
1728125 [MEM] Mem hit: addr = 7ff, data = e0
1728135 [L2] Cache Allocate: addr = 78d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1728145 [L1] Cache Allocate: addr = 78d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1728145 [L1] Cache hit from L2: addr = 78d, data = ed
1728145 [TEST] CPU read @0x619
1728155 [L1] Cache miss: addr = 619
1728235 [L2] Cache miss: addr = 619
1729125 [MEM] Mem hit: addr = 78d, data = 80
1729135 [L2] Cache Allocate: addr = 619 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1729145 [L1] Cache Allocate: addr = 619 data = 9f9e9d9c9b9a99989796959493929190
1729145 [L1] Cache hit from L2: addr = 619, data = 99
1729145 [TEST] CPU read @0x766
1729155 [L1] Cache miss: addr = 766
1729235 [L2] Cache miss: addr = 766
1730125 [MEM] Mem hit: addr = 619, data = 00
1730135 [L2] Cache Allocate: addr = 766 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1730145 [L1] Cache Allocate: addr = 766 data = 0f0e0d0c0b0a09080706050403020100
1730145 [L1] Cache hit from L2: addr = 766, data = 06
1730145 [TEST] CPU read @0x136
1730155 [L1] Cache miss: addr = 136
1730235 [L2] Cache miss: addr = 136
1731125 [MEM] Mem hit: addr = 766, data = 60
1731135 [L2] Cache Allocate: addr = 136 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1731145 [L1] Cache Allocate: addr = 136 data = 7f7e7d7c7b7a79787776757473727170
1731145 [L1] Cache hit from L2: addr = 136, data = 76
1731145 [TEST] CPU read @0x083
1731155 [L1] Cache miss: addr = 083
1731235 [L2] Cache miss: addr = 083
1732125 [MEM] Mem hit: addr = 136, data = 20
1732135 [L2] Cache Allocate: addr = 083 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1732145 [L1] Cache Allocate: addr = 083 data = 2f2e2d2c2b2a29282726252423222120
1732145 [L1] Cache hit from L2: addr = 083, data = 23
1732145 [TEST] CPU read @0x0a8
1732155 [L1] Cache miss: addr = 0a8
1732235 [L2] Cache miss: addr = 0a8
1733125 [MEM] Mem hit: addr = 083, data = 80
1733135 [L2] Cache Allocate: addr = 0a8 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1733145 [L1] Cache Allocate: addr = 0a8 data = 8f8e8d8c8b8a89888786858483828180
1733145 [L1] Cache hit from L2: addr = 0a8, data = 88
1733145 [TEST] CPU read @0x758
1733155 [L1] Cache miss: addr = 758
1733235 [L2] Cache miss: addr = 758
1734125 [MEM] Mem hit: addr = 0a8, data = a0
1734135 [L2] Cache Allocate: addr = 758 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1734145 [L1] Cache Allocate: addr = 758 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1734145 [L1] Cache hit from L2: addr = 758, data = b8
1734145 [TEST] CPU read @0x208
1734155 [L1] Cache miss: addr = 208
1734235 [L2] Cache miss: addr = 208
1735125 [MEM] Mem hit: addr = 758, data = 40
1735135 [L2] Cache Allocate: addr = 208 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1735145 [L1] Cache Allocate: addr = 208 data = 4f4e4d4c4b4a49484746454443424140
1735145 [L1] Cache hit from L2: addr = 208, data = 48
1735145 [TEST] CPU read @0x146
1735155 [L1] Cache miss: addr = 146
1735235 [L2] Cache miss: addr = 146
1736125 [MEM] Mem hit: addr = 208, data = 00
1736135 [L2] Cache Allocate: addr = 146 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1736145 [L1] Cache Allocate: addr = 146 data = 0f0e0d0c0b0a09080706050403020100
1736145 [L1] Cache hit from L2: addr = 146, data = 06
1736145 [TEST] CPU read @0x2e6
1736155 [L1] Cache hit: addr = 2e6, data = c6
1736165 [TEST] CPU read @0x0f4
1736175 [L1] Cache miss: addr = 0f4
1736235 [L2] Cache miss: addr = 0f4
1737125 [MEM] Mem hit: addr = 146, data = 40
1737135 [L2] Cache Allocate: addr = 0f4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1737145 [L1] Cache Allocate: addr = 0f4 data = 5f5e5d5c5b5a59585756555453525150
1737145 [L1] Cache hit from L2: addr = 0f4, data = 54
1737145 [TEST] CPU read @0x11f
1737155 [L1] Cache miss: addr = 11f
1737235 [L2] Cache miss: addr = 11f
1738125 [MEM] Mem hit: addr = 0f4, data = e0
1738135 [L2] Cache Allocate: addr = 11f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1738145 [L1] Cache Allocate: addr = 11f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1738145 [L1] Cache hit from L2: addr = 11f, data = ff
1738145 [TEST] CPU read @0x067
1738155 [L1] Cache miss: addr = 067
1738235 [L2] Cache miss: addr = 067
1739125 [MEM] Mem hit: addr = 11f, data = 00
1739135 [L2] Cache Allocate: addr = 067 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1739145 [L1] Cache Allocate: addr = 067 data = 0f0e0d0c0b0a09080706050403020100
1739145 [L1] Cache hit from L2: addr = 067, data = 07
1739145 [TEST] CPU read @0x460
1739155 [L1] Cache miss: addr = 460
1739235 [L2] Cache miss: addr = 460
1740125 [MEM] Mem hit: addr = 067, data = 60
1740135 [L2] Cache Allocate: addr = 460 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1740145 [L1] Cache Allocate: addr = 460 data = 6f6e6d6c6b6a69686766656463626160
1740145 [L1] Cache hit from L2: addr = 460, data = 60
1740145 [TEST] CPU read @0x203
1740155 [L1] Cache miss: addr = 203
1740235 [L2] Cache miss: addr = 203
1741125 [MEM] Mem hit: addr = 460, data = 60
1741135 [L2] Cache Allocate: addr = 203 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1741145 [L1] Cache Allocate: addr = 203 data = 6f6e6d6c6b6a69686766656463626160
1741145 [L1] Cache hit from L2: addr = 203, data = 63
1741145 [TEST] CPU read @0x712
1741155 [L1] Cache miss: addr = 712
1741235 [L2] Cache miss: addr = 712
1742125 [MEM] Mem hit: addr = 203, data = 00
1742135 [L2] Cache Allocate: addr = 712 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1742145 [L1] Cache Allocate: addr = 712 data = 1f1e1d1c1b1a19181716151413121110
1742145 [L1] Cache hit from L2: addr = 712, data = 12
1742145 [TEST] CPU read @0x6ec
1742155 [L1] Cache miss: addr = 6ec
1742235 [L2] Cache miss: addr = 6ec
1743125 [MEM] Mem hit: addr = 712, data = 00
1743135 [L2] Cache Allocate: addr = 6ec data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1743145 [L1] Cache Allocate: addr = 6ec data = 0f0e0d0c0b0a09080706050403020100
1743145 [L1] Cache hit from L2: addr = 6ec, data = 0c
1743145 [TEST] CPU read @0x456
1743155 [L1] Cache miss: addr = 456
1743235 [L2] Cache miss: addr = 456
1744125 [MEM] Mem hit: addr = 6ec, data = e0
1744135 [L2] Cache Allocate: addr = 456 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1744145 [L1] Cache Allocate: addr = 456 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1744145 [L1] Cache hit from L2: addr = 456, data = f6
1744145 [TEST] CPU read @0x794
1744155 [L1] Cache miss: addr = 794
1744235 [L2] Cache miss: addr = 794
1745125 [MEM] Mem hit: addr = 456, data = 40
1745135 [L2] Cache Allocate: addr = 794 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1745145 [L1] Cache Allocate: addr = 794 data = 5f5e5d5c5b5a59585756555453525150
1745145 [L1] Cache hit from L2: addr = 794, data = 54
1745145 [TEST] CPU read @0x0ab
1745155 [L1] Cache miss: addr = 0ab
1745235 [L2] Cache miss: addr = 0ab
1746125 [MEM] Mem hit: addr = 794, data = 80
1746135 [L2] Cache Allocate: addr = 0ab data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1746145 [L1] Cache Allocate: addr = 0ab data = 8f8e8d8c8b8a89888786858483828180
1746145 [L1] Cache hit from L2: addr = 0ab, data = 8b
1746145 [TEST] CPU read @0x561
1746155 [L1] Cache miss: addr = 561
1746235 [L2] Cache miss: addr = 561
1747125 [MEM] Mem hit: addr = 0ab, data = a0
1747135 [L2] Cache Allocate: addr = 561 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1747145 [L1] Cache Allocate: addr = 561 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1747145 [L1] Cache hit from L2: addr = 561, data = a1
1747145 [TEST] CPU read @0x72a
1747155 [L1] Cache miss: addr = 72a
1747235 [L2] Cache miss: addr = 72a
1748125 [MEM] Mem hit: addr = 561, data = 60
1748135 [L2] Cache Allocate: addr = 72a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1748145 [L1] Cache Allocate: addr = 72a data = 6f6e6d6c6b6a69686766656463626160
1748145 [L1] Cache hit from L2: addr = 72a, data = 6a
1748145 [TEST] CPU read @0x141
1748155 [L1] Cache miss: addr = 141
1748235 [L2] Cache miss: addr = 141
1749125 [MEM] Mem hit: addr = 72a, data = 20
1749135 [L2] Cache Allocate: addr = 141 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1749145 [L1] Cache Allocate: addr = 141 data = 2f2e2d2c2b2a29282726252423222120
1749145 [L1] Cache hit from L2: addr = 141, data = 21
1749145 [TEST] CPU read @0x2ed
1749155 [L1] Cache hit: addr = 2ed, data = cd
1749165 [TEST] CPU read @0x790
1749175 [L1] Cache hit: addr = 790, data = 50
1749185 [TEST] CPU read @0x713
1749195 [L1] Cache miss: addr = 713
1749235 [L2] Cache miss: addr = 713
1750125 [MEM] Mem hit: addr = 141, data = 40
1750135 [L2] Cache Allocate: addr = 713 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1750145 [L1] Cache Allocate: addr = 713 data = 5f5e5d5c5b5a59585756555453525150
1750145 [L1] Cache hit from L2: addr = 713, data = 53
1750145 [TEST] CPU read @0x692
1750155 [L1] Cache hit: addr = 692, data = b2
1750165 [TEST] CPU read @0x6a8
1750175 [L1] Cache miss: addr = 6a8
1750235 [L2] Cache miss: addr = 6a8
1751125 [MEM] Mem hit: addr = 713, data = 00
1751135 [L2] Cache Allocate: addr = 6a8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1751145 [L1] Cache Allocate: addr = 6a8 data = 0f0e0d0c0b0a09080706050403020100
1751145 [L1] Cache hit from L2: addr = 6a8, data = 08
1751145 [TEST] CPU read @0x341
1751155 [L1] Cache miss: addr = 341
1751235 [L2] Cache miss: addr = 341
1752125 [MEM] Mem hit: addr = 6a8, data = a0
1752135 [L2] Cache Allocate: addr = 341 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1752145 [L1] Cache Allocate: addr = 341 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1752145 [L1] Cache hit from L2: addr = 341, data = a1
1752145 [TEST] CPU read @0x081
1752155 [L1] Cache miss: addr = 081
1752235 [L2] Cache miss: addr = 081
1753125 [MEM] Mem hit: addr = 341, data = 40
1753135 [L2] Cache Allocate: addr = 081 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1753145 [L1] Cache Allocate: addr = 081 data = 4f4e4d4c4b4a49484746454443424140
1753145 [L1] Cache hit from L2: addr = 081, data = 41
1753145 [TEST] CPU read @0x2a9
1753155 [L1] Cache miss: addr = 2a9
1753235 [L2] Cache miss: addr = 2a9
1754125 [MEM] Mem hit: addr = 081, data = 80
1754135 [L2] Cache Allocate: addr = 2a9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1754145 [L1] Cache Allocate: addr = 2a9 data = 8f8e8d8c8b8a89888786858483828180
1754145 [L1] Cache hit from L2: addr = 2a9, data = 89
1754145 [TEST] CPU read @0x4cd
1754155 [L1] Cache hit: addr = 4cd, data = ed
1754165 [TEST] CPU read @0x3cd
1754175 [L1] Cache miss: addr = 3cd
1754235 [L2] Cache miss: addr = 3cd
1755125 [MEM] Mem hit: addr = 2a9, data = a0
1755135 [L2] Cache Allocate: addr = 3cd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1755145 [L1] Cache Allocate: addr = 3cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1755145 [L1] Cache hit from L2: addr = 3cd, data = ad
1755145 [TEST] CPU read @0x62e
1755155 [L1] Cache miss: addr = 62e
1755235 [L2] Cache miss: addr = 62e
1756125 [MEM] Mem hit: addr = 3cd, data = c0
1756135 [L2] Cache Allocate: addr = 62e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1756145 [L1] Cache Allocate: addr = 62e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1756145 [L1] Cache hit from L2: addr = 62e, data = ce
1756145 [TEST] CPU read @0x3b7
1756155 [L1] Cache miss: addr = 3b7
1756235 [L2] Cache miss: addr = 3b7
1757125 [MEM] Mem hit: addr = 62e, data = 20
1757135 [L2] Cache Allocate: addr = 3b7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1757145 [L1] Cache Allocate: addr = 3b7 data = 3f3e3d3c3b3a39383736353433323130
1757145 [L1] Cache hit from L2: addr = 3b7, data = 37
1757145 [TEST] CPU read @0x439
1757155 [L1] Cache miss: addr = 439
1757235 [L2] Cache miss: addr = 439
1758125 [MEM] Mem hit: addr = 3b7, data = a0
1758135 [L2] Cache Allocate: addr = 439 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1758145 [L1] Cache Allocate: addr = 439 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1758145 [L1] Cache hit from L2: addr = 439, data = b9
1758145 [TEST] CPU read @0x3e4
1758155 [L1] Cache miss: addr = 3e4
1758235 [L2] Cache hit: addr = 3e4, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1758245 [L1] Cache Allocate: addr = 3e4 data = 6f6e6d6c6b6a69686766656463626160
1758245 [L1] Cache hit from L2: addr = 3e4, data = 64
1758245 [TEST] CPU read @0x04a
1758255 [L1] Cache miss: addr = 04a
1758335 [L2] Cache miss: addr = 04a
1759125 [MEM] Mem hit: addr = 439, data = 20
1759135 [L2] Cache Allocate: addr = 04a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1759145 [L1] Cache Allocate: addr = 04a data = 2f2e2d2c2b2a29282726252423222120
1759145 [L1] Cache hit from L2: addr = 04a, data = 2a
1759145 [TEST] CPU read @0x16b
1759155 [L1] Cache miss: addr = 16b
1759235 [L2] Cache hit: addr = 16b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1759245 [L1] Cache Allocate: addr = 16b data = 4f4e4d4c4b4a49484746454443424140
1759245 [L1] Cache hit from L2: addr = 16b, data = 4b
1759245 [TEST] CPU read @0x52c
1759255 [L1] Cache miss: addr = 52c
1759335 [L2] Cache miss: addr = 52c
1760125 [MEM] Mem hit: addr = 04a, data = 40
1760135 [L2] Cache Allocate: addr = 52c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1760145 [L1] Cache Allocate: addr = 52c data = 4f4e4d4c4b4a49484746454443424140
1760145 [L1] Cache hit from L2: addr = 52c, data = 4c
1760145 [TEST] CPU read @0x05e
1760155 [L1] Cache miss: addr = 05e
1760235 [L2] Cache hit: addr = 05e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1760245 [L1] Cache Allocate: addr = 05e data = 2f2e2d2c2b2a29282726252423222120
1760245 [L1] Cache hit from L2: addr = 05e, data = 2e
1760245 [TEST] CPU read @0x7d5
1760255 [L1] Cache miss: addr = 7d5
1760335 [L2] Cache hit: addr = 7d5, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1760345 [L1] Cache Allocate: addr = 7d5 data = 4f4e4d4c4b4a49484746454443424140
1760345 [L1] Cache hit from L2: addr = 7d5, data = 45
1760345 [TEST] CPU read @0x0da
1760355 [L1] Cache miss: addr = 0da
1760435 [L2] Cache miss: addr = 0da
1761125 [MEM] Mem hit: addr = 52c, data = 20
1761135 [L2] Cache Allocate: addr = 0da data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1761145 [L1] Cache Allocate: addr = 0da data = 3f3e3d3c3b3a39383736353433323130
1761145 [L1] Cache hit from L2: addr = 0da, data = 3a
1761145 [TEST] CPU read @0x02c
1761155 [L1] Cache miss: addr = 02c
1761235 [L2] Cache miss: addr = 02c
1762125 [MEM] Mem hit: addr = 0da, data = c0
1762135 [L2] Cache Allocate: addr = 02c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1762145 [L1] Cache Allocate: addr = 02c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1762145 [L1] Cache hit from L2: addr = 02c, data = cc
1762145 [TEST] CPU read @0x670
1762155 [L1] Cache miss: addr = 670
1762235 [L2] Cache miss: addr = 670
1763125 [MEM] Mem hit: addr = 02c, data = 20
1763135 [L2] Cache Allocate: addr = 670 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1763145 [L1] Cache Allocate: addr = 670 data = 3f3e3d3c3b3a39383736353433323130
1763145 [L1] Cache hit from L2: addr = 670, data = 30
1763145 [TEST] CPU read @0x675
1763155 [L1] Cache hit: addr = 675, data = 35
1763165 [TEST] CPU read @0x00e
1763175 [L1] Cache miss: addr = 00e
1763235 [L2] Cache miss: addr = 00e
1764125 [MEM] Mem hit: addr = 670, data = 60
1764135 [L2] Cache Allocate: addr = 00e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1764145 [L1] Cache Allocate: addr = 00e data = 6f6e6d6c6b6a69686766656463626160
1764145 [L1] Cache hit from L2: addr = 00e, data = 6e
1764145 [TEST] CPU read @0x584
1764155 [L1] Cache miss: addr = 584
1764235 [L2] Cache miss: addr = 584
1765125 [MEM] Mem hit: addr = 00e, data = 00
1765135 [L2] Cache Allocate: addr = 584 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1765145 [L1] Cache Allocate: addr = 584 data = 0f0e0d0c0b0a09080706050403020100
1765145 [L1] Cache hit from L2: addr = 584, data = 04
1765145 [TEST] CPU read @0x311
1765155 [L1] Cache miss: addr = 311
1765235 [L2] Cache miss: addr = 311
1766125 [MEM] Mem hit: addr = 584, data = 80
1766135 [L2] Cache Allocate: addr = 311 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1766145 [L1] Cache Allocate: addr = 311 data = 9f9e9d9c9b9a99989796959493929190
1766145 [L1] Cache hit from L2: addr = 311, data = 91
1766145 [TEST] CPU read @0x4ed
1766155 [L1] Cache miss: addr = 4ed
1766235 [L2] Cache hit: addr = 4ed, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1766245 [L1] Cache Allocate: addr = 4ed data = 8f8e8d8c8b8a89888786858483828180
1766245 [L1] Cache hit from L2: addr = 4ed, data = 8d
1766245 [TEST] CPU read @0x2c6
1766255 [L1] Cache miss: addr = 2c6
1766335 [L2] Cache miss: addr = 2c6
1767125 [MEM] Mem hit: addr = 311, data = 00
1767135 [L2] Cache Allocate: addr = 2c6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1767145 [L1] Cache Allocate: addr = 2c6 data = 0f0e0d0c0b0a09080706050403020100
1767145 [L1] Cache hit from L2: addr = 2c6, data = 06
1767145 [TEST] CPU read @0x421
1767155 [L1] Cache miss: addr = 421
1767235 [L2] Cache miss: addr = 421
1768125 [MEM] Mem hit: addr = 2c6, data = c0
1768135 [L2] Cache Allocate: addr = 421 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1768145 [L1] Cache Allocate: addr = 421 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1768145 [L1] Cache hit from L2: addr = 421, data = c1
1768145 [TEST] CPU read @0x6fc
1768155 [L1] Cache miss: addr = 6fc
1768235 [L2] Cache miss: addr = 6fc
1769125 [MEM] Mem hit: addr = 421, data = 20
1769135 [L2] Cache Allocate: addr = 6fc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1769145 [L1] Cache Allocate: addr = 6fc data = 3f3e3d3c3b3a39383736353433323130
1769145 [L1] Cache hit from L2: addr = 6fc, data = 3c
1769145 [TEST] CPU read @0x587
1769155 [L1] Cache miss: addr = 587
1769235 [L2] Cache miss: addr = 587
1770125 [MEM] Mem hit: addr = 6fc, data = e0
1770135 [L2] Cache Allocate: addr = 587 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1770145 [L1] Cache Allocate: addr = 587 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1770145 [L1] Cache hit from L2: addr = 587, data = e7
1770145 [TEST] CPU read @0x385
1770155 [L1] Cache miss: addr = 385
1770235 [L2] Cache miss: addr = 385
1771125 [MEM] Mem hit: addr = 587, data = 80
1771135 [L2] Cache Allocate: addr = 385 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1771145 [L1] Cache Allocate: addr = 385 data = 8f8e8d8c8b8a89888786858483828180
1771145 [L1] Cache hit from L2: addr = 385, data = 85
1771145 [TEST] CPU read @0x5f3
1771155 [L1] Cache miss: addr = 5f3
1771235 [L2] Cache miss: addr = 5f3
1772125 [MEM] Mem hit: addr = 385, data = 80
1772135 [L2] Cache Allocate: addr = 5f3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1772145 [L1] Cache Allocate: addr = 5f3 data = 9f9e9d9c9b9a99989796959493929190
1772145 [L1] Cache hit from L2: addr = 5f3, data = 93
1772145 [TEST] CPU read @0x617
1772155 [L1] Cache miss: addr = 617
1772235 [L2] Cache miss: addr = 617
1773125 [MEM] Mem hit: addr = 5f3, data = e0
1773135 [L2] Cache Allocate: addr = 617 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1773145 [L1] Cache Allocate: addr = 617 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1773145 [L1] Cache hit from L2: addr = 617, data = f7
1773145 [TEST] CPU read @0x386
1773155 [L1] Cache hit: addr = 386, data = 86
1773165 [TEST] CPU read @0x787
1773175 [L1] Cache miss: addr = 787
1773235 [L2] Cache miss: addr = 787
1774125 [MEM] Mem hit: addr = 617, data = 00
1774135 [L2] Cache Allocate: addr = 787 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1774145 [L1] Cache Allocate: addr = 787 data = 0f0e0d0c0b0a09080706050403020100
1774145 [L1] Cache hit from L2: addr = 787, data = 07
1774145 [TEST] CPU read @0x7a0
1774155 [L1] Cache miss: addr = 7a0
1774235 [L2] Cache miss: addr = 7a0
1775125 [MEM] Mem hit: addr = 787, data = 80
1775135 [L2] Cache Allocate: addr = 7a0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1775145 [L1] Cache Allocate: addr = 7a0 data = 8f8e8d8c8b8a89888786858483828180
1775145 [L1] Cache hit from L2: addr = 7a0, data = 80
1775145 [TEST] CPU read @0x094
1775155 [L1] Cache miss: addr = 094
1775235 [L2] Cache miss: addr = 094
1776125 [MEM] Mem hit: addr = 7a0, data = a0
1776135 [L2] Cache Allocate: addr = 094 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1776145 [L1] Cache Allocate: addr = 094 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1776145 [L1] Cache hit from L2: addr = 094, data = b4
1776145 [TEST] CPU read @0x202
1776155 [L1] Cache miss: addr = 202
1776235 [L2] Cache miss: addr = 202
1777125 [MEM] Mem hit: addr = 094, data = 80
1777135 [L2] Cache Allocate: addr = 202 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1777145 [L1] Cache Allocate: addr = 202 data = 8f8e8d8c8b8a89888786858483828180
1777145 [L1] Cache hit from L2: addr = 202, data = 82
1777145 [TEST] CPU read @0x1b0
1777155 [L1] Cache miss: addr = 1b0
1777235 [L2] Cache miss: addr = 1b0
1778125 [MEM] Mem hit: addr = 202, data = 00
1778135 [L2] Cache Allocate: addr = 1b0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1778145 [L1] Cache Allocate: addr = 1b0 data = 1f1e1d1c1b1a19181716151413121110
1778145 [L1] Cache hit from L2: addr = 1b0, data = 10
1778145 [TEST] CPU read @0x2b4
1778155 [L1] Cache miss: addr = 2b4
1778235 [L2] Cache miss: addr = 2b4
1779125 [MEM] Mem hit: addr = 1b0, data = a0
1779135 [L2] Cache Allocate: addr = 2b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1779145 [L1] Cache Allocate: addr = 2b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1779145 [L1] Cache hit from L2: addr = 2b4, data = b4
1779145 [TEST] CPU read @0x7bb
1779155 [L1] Cache miss: addr = 7bb
1779235 [L2] Cache miss: addr = 7bb
1780125 [MEM] Mem hit: addr = 2b4, data = a0
1780135 [L2] Cache Allocate: addr = 7bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1780145 [L1] Cache Allocate: addr = 7bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1780145 [L1] Cache hit from L2: addr = 7bb, data = bb
1780145 [TEST] CPU read @0x034
1780155 [L1] Cache miss: addr = 034
1780235 [L2] Cache miss: addr = 034
1781125 [MEM] Mem hit: addr = 7bb, data = a0
1781135 [L2] Cache Allocate: addr = 034 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1781145 [L1] Cache Allocate: addr = 034 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1781145 [L1] Cache hit from L2: addr = 034, data = b4
1781145 [TEST] CPU read @0x615
1781155 [L1] Cache miss: addr = 615
1781235 [L2] Cache miss: addr = 615
1782125 [MEM] Mem hit: addr = 034, data = 20
1782135 [L2] Cache Allocate: addr = 615 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1782145 [L1] Cache Allocate: addr = 615 data = 3f3e3d3c3b3a39383736353433323130
1782145 [L1] Cache hit from L2: addr = 615, data = 35
1782145 [TEST] CPU read @0x103
1782155 [L1] Cache miss: addr = 103
1782235 [L2] Cache miss: addr = 103
1783125 [MEM] Mem hit: addr = 615, data = 00
1783135 [L2] Cache Allocate: addr = 103 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1783145 [L1] Cache Allocate: addr = 103 data = 0f0e0d0c0b0a09080706050403020100
1783145 [L1] Cache hit from L2: addr = 103, data = 03
1783145 [TEST] CPU read @0x797
1783155 [L1] Cache miss: addr = 797
1783235 [L2] Cache miss: addr = 797
1784125 [MEM] Mem hit: addr = 103, data = 00
1784135 [L2] Cache Allocate: addr = 797 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1784145 [L1] Cache Allocate: addr = 797 data = 1f1e1d1c1b1a19181716151413121110
1784145 [L1] Cache hit from L2: addr = 797, data = 17
1784145 [TEST] CPU read @0x6a8
1784155 [L1] Cache miss: addr = 6a8
1784235 [L2] Cache miss: addr = 6a8
1785125 [MEM] Mem hit: addr = 797, data = 80
1785135 [L2] Cache Allocate: addr = 6a8 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1785145 [L1] Cache Allocate: addr = 6a8 data = 8f8e8d8c8b8a89888786858483828180
1785145 [L1] Cache hit from L2: addr = 6a8, data = 88
1785145 [TEST] CPU read @0x331
1785155 [L1] Cache miss: addr = 331
1785235 [L2] Cache miss: addr = 331
1786125 [MEM] Mem hit: addr = 6a8, data = a0
1786135 [L2] Cache Allocate: addr = 331 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1786145 [L1] Cache Allocate: addr = 331 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1786145 [L1] Cache hit from L2: addr = 331, data = b1
1786145 [TEST] CPU read @0x784
1786155 [L1] Cache miss: addr = 784
1786235 [L2] Cache hit: addr = 784, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1786245 [L1] Cache Allocate: addr = 784 data = 0f0e0d0c0b0a09080706050403020100
1786245 [L1] Cache hit from L2: addr = 784, data = 04
1786245 [TEST] CPU read @0x073
1786255 [L1] Cache miss: addr = 073
1786335 [L2] Cache miss: addr = 073
1787125 [MEM] Mem hit: addr = 331, data = 20
1787135 [L2] Cache Allocate: addr = 073 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1787145 [L1] Cache Allocate: addr = 073 data = 3f3e3d3c3b3a39383736353433323130
1787145 [L1] Cache hit from L2: addr = 073, data = 33
1787145 [TEST] CPU read @0x244
1787155 [L1] Cache hit: addr = 244, data = e4
1787165 [TEST] CPU read @0x15f
1787175 [L1] Cache miss: addr = 15f
1787235 [L2] Cache miss: addr = 15f
1788125 [MEM] Mem hit: addr = 073, data = 60
1788135 [L2] Cache Allocate: addr = 15f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1788145 [L1] Cache Allocate: addr = 15f data = 7f7e7d7c7b7a79787776757473727170
1788145 [L1] Cache hit from L2: addr = 15f, data = 7f
1788145 [TEST] CPU read @0x048
1788155 [L1] Cache miss: addr = 048
1788235 [L2] Cache miss: addr = 048
1789125 [MEM] Mem hit: addr = 15f, data = 40
1789135 [L2] Cache Allocate: addr = 048 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1789145 [L1] Cache Allocate: addr = 048 data = 4f4e4d4c4b4a49484746454443424140
1789145 [L1] Cache hit from L2: addr = 048, data = 48
1789145 [TEST] CPU read @0x67c
1789155 [L1] Cache miss: addr = 67c
1789235 [L2] Cache miss: addr = 67c
1790125 [MEM] Mem hit: addr = 048, data = 40
1790135 [L2] Cache Allocate: addr = 67c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1790145 [L1] Cache Allocate: addr = 67c data = 5f5e5d5c5b5a59585756555453525150
1790145 [L1] Cache hit from L2: addr = 67c, data = 5c
1790145 [TEST] CPU read @0x3a9
1790155 [L1] Cache miss: addr = 3a9
1790235 [L2] Cache miss: addr = 3a9
1791125 [MEM] Mem hit: addr = 67c, data = 60
1791135 [L2] Cache Allocate: addr = 3a9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1791145 [L1] Cache Allocate: addr = 3a9 data = 6f6e6d6c6b6a69686766656463626160
1791145 [L1] Cache hit from L2: addr = 3a9, data = 69
1791145 [TEST] CPU read @0x4ae
1791155 [L1] Cache miss: addr = 4ae
1791235 [L2] Cache miss: addr = 4ae
1792125 [MEM] Mem hit: addr = 3a9, data = a0
1792135 [L2] Cache Allocate: addr = 4ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1792145 [L1] Cache Allocate: addr = 4ae data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1792145 [L1] Cache hit from L2: addr = 4ae, data = ae
1792145 [TEST] CPU read @0x2de
1792155 [L1] Cache miss: addr = 2de
1792235 [L2] Cache miss: addr = 2de
1793125 [MEM] Mem hit: addr = 4ae, data = a0
1793135 [L2] Cache Allocate: addr = 2de data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1793145 [L1] Cache Allocate: addr = 2de data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1793145 [L1] Cache hit from L2: addr = 2de, data = be
1793145 [TEST] CPU read @0x752
1793155 [L1] Cache miss: addr = 752
1793235 [L2] Cache miss: addr = 752
1794125 [MEM] Mem hit: addr = 2de, data = c0
1794135 [L2] Cache Allocate: addr = 752 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1794145 [L1] Cache Allocate: addr = 752 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1794145 [L1] Cache hit from L2: addr = 752, data = d2
1794145 [TEST] CPU read @0x6d7
1794155 [L1] Cache hit: addr = 6d7, data = b7
1794165 [TEST] CPU read @0x4b5
1794175 [L1] Cache miss: addr = 4b5
1794235 [L2] Cache hit: addr = 4b5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1794245 [L1] Cache Allocate: addr = 4b5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1794245 [L1] Cache hit from L2: addr = 4b5, data = a5
1794245 [TEST] CPU read @0x1bf
1794255 [L1] Cache miss: addr = 1bf
1794335 [L2] Cache miss: addr = 1bf
1795125 [MEM] Mem hit: addr = 752, data = 40
1795135 [L2] Cache Allocate: addr = 1bf data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1795145 [L1] Cache Allocate: addr = 1bf data = 5f5e5d5c5b5a59585756555453525150
1795145 [L1] Cache hit from L2: addr = 1bf, data = 5f
1795145 [TEST] CPU read @0x0f7
1795155 [L1] Cache miss: addr = 0f7
1795235 [L2] Cache miss: addr = 0f7
1796125 [MEM] Mem hit: addr = 1bf, data = a0
1796135 [L2] Cache Allocate: addr = 0f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1796145 [L1] Cache Allocate: addr = 0f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1796145 [L1] Cache hit from L2: addr = 0f7, data = b7
1796145 [TEST] CPU read @0x4a1
1796155 [L1] Cache hit: addr = 4a1, data = a1
1796165 [TEST] CPU read @0x567
1796175 [L1] Cache miss: addr = 567
1796235 [L2] Cache miss: addr = 567
1797125 [MEM] Mem hit: addr = 0f7, data = e0
1797135 [L2] Cache Allocate: addr = 567 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1797145 [L1] Cache Allocate: addr = 567 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1797145 [L1] Cache hit from L2: addr = 567, data = e7
1797145 [TEST] CPU read @0x71a
1797155 [L1] Cache miss: addr = 71a
1797235 [L2] Cache miss: addr = 71a
1798125 [MEM] Mem hit: addr = 567, data = 60
1798135 [L2] Cache Allocate: addr = 71a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1798145 [L1] Cache Allocate: addr = 71a data = 7f7e7d7c7b7a79787776757473727170
1798145 [L1] Cache hit from L2: addr = 71a, data = 7a
1798145 [TEST] CPU read @0x6dc
1798155 [L1] Cache hit: addr = 6dc, data = bc
1798165 [TEST] CPU read @0x0d2
1798175 [L1] Cache miss: addr = 0d2
1798235 [L2] Cache miss: addr = 0d2
1799125 [MEM] Mem hit: addr = 71a, data = 00
1799135 [L2] Cache Allocate: addr = 0d2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1799145 [L1] Cache Allocate: addr = 0d2 data = 1f1e1d1c1b1a19181716151413121110
1799145 [L1] Cache hit from L2: addr = 0d2, data = 12
1799145 [TEST] CPU read @0x796
1799155 [L1] Cache miss: addr = 796
1799235 [L2] Cache miss: addr = 796
1800125 [MEM] Mem hit: addr = 0d2, data = c0
1800135 [L2] Cache Allocate: addr = 796 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1800145 [L1] Cache Allocate: addr = 796 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1800145 [L1] Cache hit from L2: addr = 796, data = d6
1800145 [TEST] CPU read @0x699
1800155 [L1] Cache hit: addr = 699, data = b9
1800165 [TEST] CPU read @0x77a
1800175 [L1] Cache miss: addr = 77a
1800235 [L2] Cache miss: addr = 77a
1801125 [MEM] Mem hit: addr = 796, data = 80
1801135 [L2] Cache Allocate: addr = 77a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1801145 [L1] Cache Allocate: addr = 77a data = 9f9e9d9c9b9a99989796959493929190
1801145 [L1] Cache hit from L2: addr = 77a, data = 9a
1801145 [TEST] CPU read @0x588
1801155 [L1] Cache miss: addr = 588
1801235 [L2] Cache miss: addr = 588
1802125 [MEM] Mem hit: addr = 77a, data = 60
1802135 [L2] Cache Allocate: addr = 588 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1802145 [L1] Cache Allocate: addr = 588 data = 6f6e6d6c6b6a69686766656463626160
1802145 [L1] Cache hit from L2: addr = 588, data = 68
1802145 [TEST] CPU read @0x732
1802155 [L1] Cache miss: addr = 732
1802235 [L2] Cache miss: addr = 732
1803125 [MEM] Mem hit: addr = 588, data = 80
1803135 [L2] Cache Allocate: addr = 732 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1803145 [L1] Cache Allocate: addr = 732 data = 9f9e9d9c9b9a99989796959493929190
1803145 [L1] Cache hit from L2: addr = 732, data = 92
1803145 [TEST] CPU read @0x16e
1803155 [L1] Cache miss: addr = 16e
1803235 [L2] Cache hit: addr = 16e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1803245 [L1] Cache Allocate: addr = 16e data = 4f4e4d4c4b4a49484746454443424140
1803245 [L1] Cache hit from L2: addr = 16e, data = 4e
1803245 [TEST] CPU read @0x23b
1803255 [L1] Cache miss: addr = 23b
1803335 [L2] Cache hit: addr = 23b, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1803345 [L1] Cache Allocate: addr = 23b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1803345 [L1] Cache hit from L2: addr = 23b, data = eb
1803345 [TEST] CPU read @0x1bc
1803355 [L1] Cache miss: addr = 1bc
1803435 [L2] Cache miss: addr = 1bc
1804125 [MEM] Mem hit: addr = 732, data = 20
1804135 [L2] Cache Allocate: addr = 1bc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1804145 [L1] Cache Allocate: addr = 1bc data = 3f3e3d3c3b3a39383736353433323130
1804145 [L1] Cache hit from L2: addr = 1bc, data = 3c
1804145 [TEST] CPU read @0x0d7
1804155 [L1] Cache miss: addr = 0d7
1804235 [L2] Cache miss: addr = 0d7
1805125 [MEM] Mem hit: addr = 1bc, data = a0
1805135 [L2] Cache Allocate: addr = 0d7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1805145 [L1] Cache Allocate: addr = 0d7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1805145 [L1] Cache hit from L2: addr = 0d7, data = b7
1805145 [TEST] CPU read @0x556
1805155 [L1] Cache hit: addr = 556, data = d6
1805165 [TEST] CPU read @0x11a
1805175 [L1] Cache miss: addr = 11a
1805235 [L2] Cache miss: addr = 11a
1806125 [MEM] Mem hit: addr = 0d7, data = c0
1806135 [L2] Cache Allocate: addr = 11a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1806145 [L1] Cache Allocate: addr = 11a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1806145 [L1] Cache hit from L2: addr = 11a, data = da
1806145 [TEST] CPU read @0x671
1806155 [L1] Cache miss: addr = 671
1806235 [L2] Cache miss: addr = 671
1807125 [MEM] Mem hit: addr = 11a, data = 00
1807135 [L2] Cache Allocate: addr = 671 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1807145 [L1] Cache Allocate: addr = 671 data = 1f1e1d1c1b1a19181716151413121110
1807145 [L1] Cache hit from L2: addr = 671, data = 11
1807145 [TEST] CPU read @0x3d5
1807155 [L1] Cache miss: addr = 3d5
1807235 [L2] Cache miss: addr = 3d5
1808125 [MEM] Mem hit: addr = 671, data = 60
1808135 [L2] Cache Allocate: addr = 3d5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1808145 [L1] Cache Allocate: addr = 3d5 data = 7f7e7d7c7b7a79787776757473727170
1808145 [L1] Cache hit from L2: addr = 3d5, data = 75
1808145 [TEST] CPU read @0x0c9
1808155 [L1] Cache miss: addr = 0c9
1808235 [L2] Cache miss: addr = 0c9
1809125 [MEM] Mem hit: addr = 3d5, data = c0
1809135 [L2] Cache Allocate: addr = 0c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1809145 [L1] Cache Allocate: addr = 0c9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1809145 [L1] Cache hit from L2: addr = 0c9, data = c9
1809145 [TEST] CPU read @0x2cd
1809155 [L1] Cache miss: addr = 2cd
1809235 [L2] Cache miss: addr = 2cd
1810125 [MEM] Mem hit: addr = 0c9, data = c0
1810135 [L2] Cache Allocate: addr = 2cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1810145 [L1] Cache Allocate: addr = 2cd data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1810145 [L1] Cache hit from L2: addr = 2cd, data = cd
1810145 [TEST] CPU read @0x173
1810155 [L1] Cache miss: addr = 173
1810235 [L2] Cache hit: addr = 173, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1810245 [L1] Cache Allocate: addr = 173 data = 4f4e4d4c4b4a49484746454443424140
1810245 [L1] Cache hit from L2: addr = 173, data = 43
1810245 [TEST] CPU read @0x730
1810255 [L1] Cache miss: addr = 730
1810335 [L2] Cache miss: addr = 730
1811125 [MEM] Mem hit: addr = 2cd, data = c0
1811135 [L2] Cache Allocate: addr = 730 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1811145 [L1] Cache Allocate: addr = 730 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1811145 [L1] Cache hit from L2: addr = 730, data = d0
1811145 [TEST] CPU read @0x015
1811155 [L1] Cache miss: addr = 015
1811235 [L2] Cache miss: addr = 015
1812125 [MEM] Mem hit: addr = 730, data = 20
1812135 [L2] Cache Allocate: addr = 015 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1812145 [L1] Cache Allocate: addr = 015 data = 3f3e3d3c3b3a39383736353433323130
1812145 [L1] Cache hit from L2: addr = 015, data = 35
1812145 [TEST] CPU read @0x5cf
1812155 [L1] Cache miss: addr = 5cf
1812235 [L2] Cache hit: addr = 5cf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1812245 [L1] Cache Allocate: addr = 5cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1812245 [L1] Cache hit from L2: addr = 5cf, data = af
1812245 [TEST] CPU read @0x438
1812255 [L1] Cache miss: addr = 438
1812335 [L2] Cache miss: addr = 438
1813125 [MEM] Mem hit: addr = 015, data = 00
1813135 [L2] Cache Allocate: addr = 438 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1813145 [L1] Cache Allocate: addr = 438 data = 1f1e1d1c1b1a19181716151413121110
1813145 [L1] Cache hit from L2: addr = 438, data = 18
1813145 [TEST] CPU read @0x3c6
1813155 [L1] Cache miss: addr = 3c6
1813235 [L2] Cache miss: addr = 3c6
1814125 [MEM] Mem hit: addr = 438, data = 20
1814135 [L2] Cache Allocate: addr = 3c6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1814145 [L1] Cache Allocate: addr = 3c6 data = 2f2e2d2c2b2a29282726252423222120
1814145 [L1] Cache hit from L2: addr = 3c6, data = 26
1814145 [TEST] CPU read @0x096
1814155 [L1] Cache miss: addr = 096
1814235 [L2] Cache miss: addr = 096
1815125 [MEM] Mem hit: addr = 3c6, data = c0
1815135 [L2] Cache Allocate: addr = 096 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1815145 [L1] Cache Allocate: addr = 096 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1815145 [L1] Cache hit from L2: addr = 096, data = d6
1815145 [TEST] CPU read @0x21e
1815155 [L1] Cache miss: addr = 21e
1815235 [L2] Cache miss: addr = 21e
1816125 [MEM] Mem hit: addr = 096, data = 80
1816135 [L2] Cache Allocate: addr = 21e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1816145 [L1] Cache Allocate: addr = 21e data = 9f9e9d9c9b9a99989796959493929190
1816145 [L1] Cache hit from L2: addr = 21e, data = 9e
1816145 [TEST] CPU read @0x6c0
1816155 [L1] Cache miss: addr = 6c0
1816235 [L2] Cache hit: addr = 6c0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1816245 [L1] Cache Allocate: addr = 6c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1816245 [L1] Cache hit from L2: addr = 6c0, data = a0
1816245 [TEST] CPU read @0x128
1816255 [L1] Cache miss: addr = 128
1816335 [L2] Cache miss: addr = 128
1817125 [MEM] Mem hit: addr = 21e, data = 00
1817135 [L2] Cache Allocate: addr = 128 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1817145 [L1] Cache Allocate: addr = 128 data = 0f0e0d0c0b0a09080706050403020100
1817145 [L1] Cache hit from L2: addr = 128, data = 08
1817145 [TEST] CPU read @0x4c4
1817155 [L1] Cache hit: addr = 4c4, data = e4
1817165 [TEST] CPU read @0x318
1817175 [L1] Cache miss: addr = 318
1817235 [L2] Cache miss: addr = 318
1818125 [MEM] Mem hit: addr = 128, data = 20
1818135 [L2] Cache Allocate: addr = 318 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1818145 [L1] Cache Allocate: addr = 318 data = 3f3e3d3c3b3a39383736353433323130
1818145 [L1] Cache hit from L2: addr = 318, data = 38
1818145 [TEST] CPU read @0x203
1818155 [L1] Cache miss: addr = 203
1818235 [L2] Cache miss: addr = 203
1819125 [MEM] Mem hit: addr = 318, data = 00
1819135 [L2] Cache Allocate: addr = 203 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1819145 [L1] Cache Allocate: addr = 203 data = 0f0e0d0c0b0a09080706050403020100
1819145 [L1] Cache hit from L2: addr = 203, data = 03
1819145 [TEST] CPU read @0x63f
1819155 [L1] Cache miss: addr = 63f
1819235 [L2] Cache miss: addr = 63f
1820125 [MEM] Mem hit: addr = 203, data = 00
1820135 [L2] Cache Allocate: addr = 63f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1820145 [L1] Cache Allocate: addr = 63f data = 1f1e1d1c1b1a19181716151413121110
1820145 [L1] Cache hit from L2: addr = 63f, data = 1f
1820145 [TEST] CPU read @0x159
1820155 [L1] Cache miss: addr = 159
1820235 [L2] Cache miss: addr = 159
1821125 [MEM] Mem hit: addr = 63f, data = 20
1821135 [L2] Cache Allocate: addr = 159 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1821145 [L1] Cache Allocate: addr = 159 data = 3f3e3d3c3b3a39383736353433323130
1821145 [L1] Cache hit from L2: addr = 159, data = 39
1821145 [TEST] CPU read @0x034
1821155 [L1] Cache miss: addr = 034
1821235 [L2] Cache miss: addr = 034
1822125 [MEM] Mem hit: addr = 159, data = 40
1822135 [L2] Cache Allocate: addr = 034 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1822145 [L1] Cache Allocate: addr = 034 data = 5f5e5d5c5b5a59585756555453525150
1822145 [L1] Cache hit from L2: addr = 034, data = 54
1822145 [TEST] CPU read @0x4d1
1822155 [L1] Cache miss: addr = 4d1
1822235 [L2] Cache hit: addr = 4d1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1822245 [L1] Cache Allocate: addr = 4d1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1822245 [L1] Cache hit from L2: addr = 4d1, data = e1
1822245 [TEST] CPU read @0x45c
1822255 [L1] Cache miss: addr = 45c
1822335 [L2] Cache miss: addr = 45c
1823125 [MEM] Mem hit: addr = 034, data = 20
1823135 [L2] Cache Allocate: addr = 45c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1823145 [L1] Cache Allocate: addr = 45c data = 3f3e3d3c3b3a39383736353433323130
1823145 [L1] Cache hit from L2: addr = 45c, data = 3c
1823145 [TEST] CPU read @0x72f
1823155 [L1] Cache miss: addr = 72f
1823235 [L2] Cache miss: addr = 72f
1824125 [MEM] Mem hit: addr = 45c, data = 40
1824135 [L2] Cache Allocate: addr = 72f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1824145 [L1] Cache Allocate: addr = 72f data = 4f4e4d4c4b4a49484746454443424140
1824145 [L1] Cache hit from L2: addr = 72f, data = 4f
1824145 [TEST] CPU read @0x501
1824155 [L1] Cache miss: addr = 501
1824235 [L2] Cache miss: addr = 501
1825125 [MEM] Mem hit: addr = 72f, data = 20
1825135 [L2] Cache Allocate: addr = 501 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1825145 [L1] Cache Allocate: addr = 501 data = 2f2e2d2c2b2a29282726252423222120
1825145 [L1] Cache hit from L2: addr = 501, data = 21
1825145 [TEST] CPU read @0x1ad
1825155 [L1] Cache miss: addr = 1ad
1825235 [L2] Cache miss: addr = 1ad
1826125 [MEM] Mem hit: addr = 501, data = 00
1826135 [L2] Cache Allocate: addr = 1ad data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1826145 [L1] Cache Allocate: addr = 1ad data = 0f0e0d0c0b0a09080706050403020100
1826145 [L1] Cache hit from L2: addr = 1ad, data = 0d
1826145 [TEST] CPU read @0x2be
1826155 [L1] Cache miss: addr = 2be
1826235 [L2] Cache miss: addr = 2be
1827125 [MEM] Mem hit: addr = 1ad, data = a0
1827135 [L2] Cache Allocate: addr = 2be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1827145 [L1] Cache Allocate: addr = 2be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1827145 [L1] Cache hit from L2: addr = 2be, data = be
1827145 [TEST] CPU read @0x72f
1827155 [L1] Cache miss: addr = 72f
1827235 [L2] Cache miss: addr = 72f
1828125 [MEM] Mem hit: addr = 2be, data = a0
1828135 [L2] Cache Allocate: addr = 72f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1828145 [L1] Cache Allocate: addr = 72f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1828145 [L1] Cache hit from L2: addr = 72f, data = af
1828145 [TEST] CPU read @0x645
1828155 [L1] Cache miss: addr = 645
1828235 [L2] Cache miss: addr = 645
1829125 [MEM] Mem hit: addr = 72f, data = 20
1829135 [L2] Cache Allocate: addr = 645 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1829145 [L1] Cache Allocate: addr = 645 data = 2f2e2d2c2b2a29282726252423222120
1829145 [L1] Cache hit from L2: addr = 645, data = 25
1829145 [TEST] CPU read @0x190
1829155 [L1] Cache miss: addr = 190
1829235 [L2] Cache miss: addr = 190
1830125 [MEM] Mem hit: addr = 645, data = 40
1830135 [L2] Cache Allocate: addr = 190 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1830145 [L1] Cache Allocate: addr = 190 data = 5f5e5d5c5b5a59585756555453525150
1830145 [L1] Cache hit from L2: addr = 190, data = 50
1830145 [TEST] CPU read @0x431
1830155 [L1] Cache miss: addr = 431
1830235 [L2] Cache miss: addr = 431
1831125 [MEM] Mem hit: addr = 190, data = 80
1831135 [L2] Cache Allocate: addr = 431 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1831145 [L1] Cache Allocate: addr = 431 data = 9f9e9d9c9b9a99989796959493929190
1831145 [L1] Cache hit from L2: addr = 431, data = 91
1831145 [TEST] CPU read @0x0ea
1831155 [L1] Cache miss: addr = 0ea
1831235 [L2] Cache miss: addr = 0ea
1832125 [MEM] Mem hit: addr = 431, data = 20
1832135 [L2] Cache Allocate: addr = 0ea data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1832145 [L1] Cache Allocate: addr = 0ea data = 2f2e2d2c2b2a29282726252423222120
1832145 [L1] Cache hit from L2: addr = 0ea, data = 2a
1832145 [TEST] CPU read @0x382
1832155 [L1] Cache miss: addr = 382
1832235 [L2] Cache miss: addr = 382
1833125 [MEM] Mem hit: addr = 0ea, data = e0
1833135 [L2] Cache Allocate: addr = 382 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1833145 [L1] Cache Allocate: addr = 382 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1833145 [L1] Cache hit from L2: addr = 382, data = e2
1833145 [TEST] CPU read @0x50d
1833155 [L1] Cache miss: addr = 50d
1833235 [L2] Cache miss: addr = 50d
1834125 [MEM] Mem hit: addr = 382, data = 80
1834135 [L2] Cache Allocate: addr = 50d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1834145 [L1] Cache Allocate: addr = 50d data = 8f8e8d8c8b8a89888786858483828180
1834145 [L1] Cache hit from L2: addr = 50d, data = 8d
1834145 [TEST] CPU read @0x5dd
1834155 [L1] Cache miss: addr = 5dd
1834235 [L2] Cache hit: addr = 5dd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1834245 [L1] Cache Allocate: addr = 5dd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1834245 [L1] Cache hit from L2: addr = 5dd, data = ad
1834245 [TEST] CPU read @0x22c
1834255 [L1] Cache hit: addr = 22c, data = ec
1834265 [TEST] CPU read @0x3cd
1834275 [L1] Cache miss: addr = 3cd
1834335 [L2] Cache miss: addr = 3cd
1835125 [MEM] Mem hit: addr = 50d, data = 00
1835135 [L2] Cache Allocate: addr = 3cd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1835145 [L1] Cache Allocate: addr = 3cd data = 0f0e0d0c0b0a09080706050403020100
1835145 [L1] Cache hit from L2: addr = 3cd, data = 0d
1835145 [TEST] CPU read @0x4d7
1835155 [L1] Cache miss: addr = 4d7
1835235 [L2] Cache hit: addr = 4d7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1835245 [L1] Cache Allocate: addr = 4d7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1835245 [L1] Cache hit from L2: addr = 4d7, data = e7
1835245 [TEST] CPU read @0x7d7
1835255 [L1] Cache miss: addr = 7d7
1835335 [L2] Cache hit: addr = 7d7, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1835345 [L1] Cache Allocate: addr = 7d7 data = 4f4e4d4c4b4a49484746454443424140
1835345 [L1] Cache hit from L2: addr = 7d7, data = 47
1835345 [TEST] CPU read @0x129
1835355 [L1] Cache miss: addr = 129
1835435 [L2] Cache miss: addr = 129
1836125 [MEM] Mem hit: addr = 3cd, data = c0
1836135 [L2] Cache Allocate: addr = 129 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1836145 [L1] Cache Allocate: addr = 129 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1836145 [L1] Cache hit from L2: addr = 129, data = c9
1836145 [TEST] CPU read @0x244
1836155 [L1] Cache hit: addr = 244, data = e4
1836165 [TEST] CPU read @0x018
1836175 [L1] Cache miss: addr = 018
1836235 [L2] Cache miss: addr = 018
1837125 [MEM] Mem hit: addr = 129, data = 20
1837135 [L2] Cache Allocate: addr = 018 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1837145 [L1] Cache Allocate: addr = 018 data = 3f3e3d3c3b3a39383736353433323130
1837145 [L1] Cache hit from L2: addr = 018, data = 38
1837145 [TEST] CPU read @0x190
1837155 [L1] Cache miss: addr = 190
1837235 [L2] Cache miss: addr = 190
1838125 [MEM] Mem hit: addr = 018, data = 00
1838135 [L2] Cache Allocate: addr = 190 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1838145 [L1] Cache Allocate: addr = 190 data = 1f1e1d1c1b1a19181716151413121110
1838145 [L1] Cache hit from L2: addr = 190, data = 10
1838145 [TEST] CPU read @0x69a
1838155 [L1] Cache hit: addr = 69a, data = ba
1838165 [TEST] CPU read @0x1fb
1838175 [L1] Cache miss: addr = 1fb
1838235 [L2] Cache miss: addr = 1fb
1839125 [MEM] Mem hit: addr = 190, data = 80
1839135 [L2] Cache Allocate: addr = 1fb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1839145 [L1] Cache Allocate: addr = 1fb data = 9f9e9d9c9b9a99989796959493929190
1839145 [L1] Cache hit from L2: addr = 1fb, data = 9b
1839145 [TEST] CPU read @0x08d
1839155 [L1] Cache miss: addr = 08d
1839235 [L2] Cache miss: addr = 08d
1840125 [MEM] Mem hit: addr = 1fb, data = e0
1840135 [L2] Cache Allocate: addr = 08d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1840145 [L1] Cache Allocate: addr = 08d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1840145 [L1] Cache hit from L2: addr = 08d, data = ed
1840145 [TEST] CPU read @0x5bb
1840155 [L1] Cache hit: addr = 5bb, data = 9b
1840165 [TEST] CPU read @0x066
1840175 [L1] Cache miss: addr = 066
1840235 [L2] Cache miss: addr = 066
1841125 [MEM] Mem hit: addr = 08d, data = 80
1841135 [L2] Cache Allocate: addr = 066 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1841145 [L1] Cache Allocate: addr = 066 data = 8f8e8d8c8b8a89888786858483828180
1841145 [L1] Cache hit from L2: addr = 066, data = 86
1841145 [TEST] CPU read @0x4c2
1841155 [L1] Cache hit: addr = 4c2, data = e2
1841165 [TEST] CPU read @0x3f0
1841175 [L1] Cache hit: addr = 3f0, data = 70
1841185 [TEST] CPU read @0x6be
1841195 [L1] Cache miss: addr = 6be
1841235 [L2] Cache miss: addr = 6be
1842125 [MEM] Mem hit: addr = 066, data = 60
1842135 [L2] Cache Allocate: addr = 6be data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1842145 [L1] Cache Allocate: addr = 6be data = 7f7e7d7c7b7a79787776757473727170
1842145 [L1] Cache hit from L2: addr = 6be, data = 7e
1842145 [TEST] CPU read @0x31a
1842155 [L1] Cache miss: addr = 31a
1842235 [L2] Cache miss: addr = 31a
1843125 [MEM] Mem hit: addr = 6be, data = a0
1843135 [L2] Cache Allocate: addr = 31a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1843145 [L1] Cache Allocate: addr = 31a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1843145 [L1] Cache hit from L2: addr = 31a, data = ba
1843145 [TEST] CPU read @0x18a
1843155 [L1] Cache miss: addr = 18a
1843235 [L2] Cache miss: addr = 18a
1844125 [MEM] Mem hit: addr = 31a, data = 00
1844135 [L2] Cache Allocate: addr = 18a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1844145 [L1] Cache Allocate: addr = 18a data = 0f0e0d0c0b0a09080706050403020100
1844145 [L1] Cache hit from L2: addr = 18a, data = 0a
1844145 [TEST] CPU read @0x396
1844155 [L1] Cache miss: addr = 396
1844235 [L2] Cache miss: addr = 396
1845125 [MEM] Mem hit: addr = 18a, data = 80
1845135 [L2] Cache Allocate: addr = 396 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1845145 [L1] Cache Allocate: addr = 396 data = 9f9e9d9c9b9a99989796959493929190
1845145 [L1] Cache hit from L2: addr = 396, data = 96
1845145 [TEST] CPU read @0x44c
1845155 [L1] Cache miss: addr = 44c
1845235 [L2] Cache miss: addr = 44c
1846125 [MEM] Mem hit: addr = 396, data = 80
1846135 [L2] Cache Allocate: addr = 44c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1846145 [L1] Cache Allocate: addr = 44c data = 8f8e8d8c8b8a89888786858483828180
1846145 [L1] Cache hit from L2: addr = 44c, data = 8c
1846145 [TEST] CPU read @0x7f5
1846155 [L1] Cache miss: addr = 7f5
1846235 [L2] Cache miss: addr = 7f5
1847125 [MEM] Mem hit: addr = 44c, data = 40
1847135 [L2] Cache Allocate: addr = 7f5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1847145 [L1] Cache Allocate: addr = 7f5 data = 5f5e5d5c5b5a59585756555453525150
1847145 [L1] Cache hit from L2: addr = 7f5, data = 55
1847145 [TEST] CPU read @0x4d1
1847155 [L1] Cache miss: addr = 4d1
1847235 [L2] Cache hit: addr = 4d1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1847245 [L1] Cache Allocate: addr = 4d1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1847245 [L1] Cache hit from L2: addr = 4d1, data = e1
1847245 [TEST] CPU read @0x2c4
1847255 [L1] Cache miss: addr = 2c4
1847335 [L2] Cache miss: addr = 2c4
1848125 [MEM] Mem hit: addr = 7f5, data = e0
1848135 [L2] Cache Allocate: addr = 2c4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1848145 [L1] Cache Allocate: addr = 2c4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1848145 [L1] Cache hit from L2: addr = 2c4, data = e4
1848145 [TEST] CPU read @0x03b
1848155 [L1] Cache miss: addr = 03b
1848235 [L2] Cache miss: addr = 03b
1849125 [MEM] Mem hit: addr = 2c4, data = c0
1849135 [L2] Cache Allocate: addr = 03b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1849145 [L1] Cache Allocate: addr = 03b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1849145 [L1] Cache hit from L2: addr = 03b, data = db
1849145 [TEST] CPU read @0x4a1
1849155 [L1] Cache miss: addr = 4a1
1849235 [L2] Cache miss: addr = 4a1
1850125 [MEM] Mem hit: addr = 03b, data = 20
1850135 [L2] Cache Allocate: addr = 4a1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1850145 [L1] Cache Allocate: addr = 4a1 data = 2f2e2d2c2b2a29282726252423222120
1850145 [L1] Cache hit from L2: addr = 4a1, data = 21
1850145 [TEST] CPU read @0x4ed
1850155 [L1] Cache miss: addr = 4ed
1850235 [L2] Cache hit: addr = 4ed, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1850245 [L1] Cache Allocate: addr = 4ed data = 8f8e8d8c8b8a89888786858483828180
1850245 [L1] Cache hit from L2: addr = 4ed, data = 8d
1850245 [TEST] CPU read @0x3ae
1850255 [L1] Cache miss: addr = 3ae
1850335 [L2] Cache miss: addr = 3ae
1851125 [MEM] Mem hit: addr = 4a1, data = a0
1851135 [L2] Cache Allocate: addr = 3ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1851145 [L1] Cache Allocate: addr = 3ae data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1851145 [L1] Cache hit from L2: addr = 3ae, data = ae
1851145 [TEST] CPU read @0x02b
1851155 [L1] Cache miss: addr = 02b
1851235 [L2] Cache miss: addr = 02b
1852125 [MEM] Mem hit: addr = 3ae, data = a0
1852135 [L2] Cache Allocate: addr = 02b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1852145 [L1] Cache Allocate: addr = 02b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1852145 [L1] Cache hit from L2: addr = 02b, data = ab
1852145 [TEST] CPU read @0x574
1852155 [L1] Cache miss: addr = 574
1852235 [L2] Cache miss: addr = 574
1853125 [MEM] Mem hit: addr = 02b, data = 20
1853135 [L2] Cache Allocate: addr = 574 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1853145 [L1] Cache Allocate: addr = 574 data = 3f3e3d3c3b3a39383736353433323130
1853145 [L1] Cache hit from L2: addr = 574, data = 34
1853145 [TEST] CPU read @0x57d
1853155 [L1] Cache hit: addr = 57d, data = 3d
1853165 [TEST] CPU read @0x29a
1853175 [L1] Cache miss: addr = 29a
1853235 [L2] Cache miss: addr = 29a
1854125 [MEM] Mem hit: addr = 574, data = 60
1854135 [L2] Cache Allocate: addr = 29a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1854145 [L1] Cache Allocate: addr = 29a data = 7f7e7d7c7b7a79787776757473727170
1854145 [L1] Cache hit from L2: addr = 29a, data = 7a
1854145 [TEST] CPU read @0x725
1854155 [L1] Cache miss: addr = 725
1854235 [L2] Cache miss: addr = 725
1855125 [MEM] Mem hit: addr = 29a, data = 80
1855135 [L2] Cache Allocate: addr = 725 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1855145 [L1] Cache Allocate: addr = 725 data = 8f8e8d8c8b8a89888786858483828180
1855145 [L1] Cache hit from L2: addr = 725, data = 85
1855145 [TEST] CPU read @0x456
1855155 [L1] Cache miss: addr = 456
1855235 [L2] Cache miss: addr = 456
1856125 [MEM] Mem hit: addr = 725, data = 20
1856135 [L2] Cache Allocate: addr = 456 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1856145 [L1] Cache Allocate: addr = 456 data = 3f3e3d3c3b3a39383736353433323130
1856145 [L1] Cache hit from L2: addr = 456, data = 36
1856145 [TEST] CPU read @0x2eb
1856155 [L1] Cache hit: addr = 2eb, data = cb
1856165 [TEST] CPU read @0x21f
1856175 [L1] Cache miss: addr = 21f
1856235 [L2] Cache miss: addr = 21f
1857125 [MEM] Mem hit: addr = 456, data = 40
1857135 [L2] Cache Allocate: addr = 21f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1857145 [L1] Cache Allocate: addr = 21f data = 5f5e5d5c5b5a59585756555453525150
1857145 [L1] Cache hit from L2: addr = 21f, data = 5f
1857145 [TEST] CPU read @0x7b3
1857155 [L1] Cache miss: addr = 7b3
1857235 [L2] Cache miss: addr = 7b3
1858125 [MEM] Mem hit: addr = 21f, data = 00
1858135 [L2] Cache Allocate: addr = 7b3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1858145 [L1] Cache Allocate: addr = 7b3 data = 1f1e1d1c1b1a19181716151413121110
1858145 [L1] Cache hit from L2: addr = 7b3, data = 13
1858145 [TEST] CPU read @0x014
1858155 [L1] Cache miss: addr = 014
1858235 [L2] Cache miss: addr = 014
1859125 [MEM] Mem hit: addr = 7b3, data = a0
1859135 [L2] Cache Allocate: addr = 014 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1859145 [L1] Cache Allocate: addr = 014 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1859145 [L1] Cache hit from L2: addr = 014, data = b4
1859145 [TEST] CPU read @0x04e
1859155 [L1] Cache miss: addr = 04e
1859235 [L2] Cache miss: addr = 04e
1860125 [MEM] Mem hit: addr = 014, data = 00
1860135 [L2] Cache Allocate: addr = 04e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1860145 [L1] Cache Allocate: addr = 04e data = 0f0e0d0c0b0a09080706050403020100
1860145 [L1] Cache hit from L2: addr = 04e, data = 0e
1860145 [TEST] CPU read @0x2f7
1860155 [L1] Cache miss: addr = 2f7
1860235 [L2] Cache hit: addr = 2f7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1860245 [L1] Cache Allocate: addr = 2f7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1860245 [L1] Cache hit from L2: addr = 2f7, data = c7
1860245 [TEST] CPU read @0x69f
1860255 [L1] Cache hit: addr = 69f, data = bf
1860265 [TEST] CPU read @0x553
1860275 [L1] Cache hit: addr = 553, data = d3
1860285 [TEST] CPU read @0x588
1860295 [L1] Cache miss: addr = 588
1860335 [L2] Cache miss: addr = 588
1861125 [MEM] Mem hit: addr = 04e, data = 40
1861135 [L2] Cache Allocate: addr = 588 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1861145 [L1] Cache Allocate: addr = 588 data = 4f4e4d4c4b4a49484746454443424140
1861145 [L1] Cache hit from L2: addr = 588, data = 48
1861145 [TEST] CPU read @0x15b
1861155 [L1] Cache miss: addr = 15b
1861235 [L2] Cache miss: addr = 15b
1862125 [MEM] Mem hit: addr = 588, data = 80
1862135 [L2] Cache Allocate: addr = 15b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1862145 [L1] Cache Allocate: addr = 15b data = 9f9e9d9c9b9a99989796959493929190
1862145 [L1] Cache hit from L2: addr = 15b, data = 9b
1862145 [TEST] CPU read @0x1e5
1862155 [L1] Cache miss: addr = 1e5
1862235 [L2] Cache miss: addr = 1e5
1863125 [MEM] Mem hit: addr = 15b, data = 40
1863135 [L2] Cache Allocate: addr = 1e5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1863145 [L1] Cache Allocate: addr = 1e5 data = 4f4e4d4c4b4a49484746454443424140
1863145 [L1] Cache hit from L2: addr = 1e5, data = 45
1863145 [TEST] CPU read @0x5d1
1863155 [L1] Cache miss: addr = 5d1
1863235 [L2] Cache hit: addr = 5d1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1863245 [L1] Cache Allocate: addr = 5d1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1863245 [L1] Cache hit from L2: addr = 5d1, data = a1
1863245 [TEST] CPU read @0x0ef
1863255 [L1] Cache miss: addr = 0ef
1863335 [L2] Cache miss: addr = 0ef
1864125 [MEM] Mem hit: addr = 1e5, data = e0
1864135 [L2] Cache Allocate: addr = 0ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1864145 [L1] Cache Allocate: addr = 0ef data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1864145 [L1] Cache hit from L2: addr = 0ef, data = ef
1864145 [TEST] CPU read @0x164
1864155 [L1] Cache miss: addr = 164
1864235 [L2] Cache hit: addr = 164, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1864245 [L1] Cache Allocate: addr = 164 data = 4f4e4d4c4b4a49484746454443424140
1864245 [L1] Cache hit from L2: addr = 164, data = 44
1864245 [TEST] CPU read @0x0ec
1864255 [L1] Cache miss: addr = 0ec
1864335 [L2] Cache hit: addr = 0ec, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1864345 [L1] Cache Allocate: addr = 0ec data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1864345 [L1] Cache hit from L2: addr = 0ec, data = ec
1864345 [TEST] CPU read @0x445
1864355 [L1] Cache miss: addr = 445
1864435 [L2] Cache miss: addr = 445
1865125 [MEM] Mem hit: addr = 0ef, data = e0
1865135 [L2] Cache Allocate: addr = 445 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1865145 [L1] Cache Allocate: addr = 445 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1865145 [L1] Cache hit from L2: addr = 445, data = e5
1865145 [TEST] CPU read @0x163
1865155 [L1] Cache miss: addr = 163
1865235 [L2] Cache hit: addr = 163, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1865245 [L1] Cache Allocate: addr = 163 data = 4f4e4d4c4b4a49484746454443424140
1865245 [L1] Cache hit from L2: addr = 163, data = 43
1865245 [TEST] CPU read @0x76b
1865255 [L1] Cache miss: addr = 76b
1865335 [L2] Cache miss: addr = 76b
1866125 [MEM] Mem hit: addr = 445, data = 40
1866135 [L2] Cache Allocate: addr = 76b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1866145 [L1] Cache Allocate: addr = 76b data = 4f4e4d4c4b4a49484746454443424140
1866145 [L1] Cache hit from L2: addr = 76b, data = 4b
1866145 [TEST] CPU read @0x4b2
1866155 [L1] Cache miss: addr = 4b2
1866235 [L2] Cache miss: addr = 4b2
1867125 [MEM] Mem hit: addr = 76b, data = 60
1867135 [L2] Cache Allocate: addr = 4b2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1867145 [L1] Cache Allocate: addr = 4b2 data = 7f7e7d7c7b7a79787776757473727170
1867145 [L1] Cache hit from L2: addr = 4b2, data = 72
1867145 [TEST] CPU read @0x678
1867155 [L1] Cache miss: addr = 678
1867235 [L2] Cache miss: addr = 678
1868125 [MEM] Mem hit: addr = 4b2, data = a0
1868135 [L2] Cache Allocate: addr = 678 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1868145 [L1] Cache Allocate: addr = 678 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1868145 [L1] Cache hit from L2: addr = 678, data = b8
1868145 [TEST] CPU read @0x329
1868155 [L1] Cache miss: addr = 329
1868235 [L2] Cache miss: addr = 329
1869125 [MEM] Mem hit: addr = 678, data = 60
1869135 [L2] Cache Allocate: addr = 329 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1869145 [L1] Cache Allocate: addr = 329 data = 6f6e6d6c6b6a69686766656463626160
1869145 [L1] Cache hit from L2: addr = 329, data = 69
1869145 [TEST] CPU read @0x6d5
1869155 [L1] Cache hit: addr = 6d5, data = b5
1869165 [TEST] CPU read @0x7e7
1869175 [L1] Cache miss: addr = 7e7
1869235 [L2] Cache miss: addr = 7e7
1870125 [MEM] Mem hit: addr = 329, data = 20
1870135 [L2] Cache Allocate: addr = 7e7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1870145 [L1] Cache Allocate: addr = 7e7 data = 2f2e2d2c2b2a29282726252423222120
1870145 [L1] Cache hit from L2: addr = 7e7, data = 27
1870145 [TEST] CPU read @0x2e8
1870155 [L1] Cache hit: addr = 2e8, data = c8
1870165 [TEST] CPU read @0x15d
1870175 [L1] Cache miss: addr = 15d
1870235 [L2] Cache miss: addr = 15d
1871125 [MEM] Mem hit: addr = 7e7, data = e0
1871135 [L2] Cache Allocate: addr = 15d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1871145 [L1] Cache Allocate: addr = 15d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1871145 [L1] Cache hit from L2: addr = 15d, data = fd
1871145 [TEST] CPU read @0x350
1871155 [L1] Cache miss: addr = 350
1871235 [L2] Cache miss: addr = 350
1872125 [MEM] Mem hit: addr = 15d, data = 40
1872135 [L2] Cache Allocate: addr = 350 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1872145 [L1] Cache Allocate: addr = 350 data = 5f5e5d5c5b5a59585756555453525150
1872145 [L1] Cache hit from L2: addr = 350, data = 50
1872145 [TEST] CPU read @0x2a8
1872155 [L1] Cache miss: addr = 2a8
1872235 [L2] Cache miss: addr = 2a8
1873125 [MEM] Mem hit: addr = 350, data = 40
1873135 [L2] Cache Allocate: addr = 2a8 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1873145 [L1] Cache Allocate: addr = 2a8 data = 4f4e4d4c4b4a49484746454443424140
1873145 [L1] Cache hit from L2: addr = 2a8, data = 48
1873145 [TEST] CPU read @0x09b
1873155 [L1] Cache miss: addr = 09b
1873235 [L2] Cache miss: addr = 09b
1874125 [MEM] Mem hit: addr = 2a8, data = a0
1874135 [L2] Cache Allocate: addr = 09b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1874145 [L1] Cache Allocate: addr = 09b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1874145 [L1] Cache hit from L2: addr = 09b, data = bb
1874145 [TEST] CPU read @0x74f
1874155 [L1] Cache miss: addr = 74f
1874235 [L2] Cache miss: addr = 74f
1875125 [MEM] Mem hit: addr = 09b, data = 80
1875135 [L2] Cache Allocate: addr = 74f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1875145 [L1] Cache Allocate: addr = 74f data = 8f8e8d8c8b8a89888786858483828180
1875145 [L1] Cache hit from L2: addr = 74f, data = 8f
1875145 [TEST] CPU read @0x3f1
1875155 [L1] Cache hit: addr = 3f1, data = 71
1875165 [TEST] CPU read @0x6e2
1875175 [L1] Cache miss: addr = 6e2
1875235 [L2] Cache miss: addr = 6e2
1876125 [MEM] Mem hit: addr = 74f, data = 40
1876135 [L2] Cache Allocate: addr = 6e2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1876145 [L1] Cache Allocate: addr = 6e2 data = 4f4e4d4c4b4a49484746454443424140
1876145 [L1] Cache hit from L2: addr = 6e2, data = 42
1876145 [TEST] CPU read @0x767
1876155 [L1] Cache miss: addr = 767
1876235 [L2] Cache miss: addr = 767
1877125 [MEM] Mem hit: addr = 6e2, data = e0
1877135 [L2] Cache Allocate: addr = 767 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1877145 [L1] Cache Allocate: addr = 767 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1877145 [L1] Cache hit from L2: addr = 767, data = e7
1877145 [TEST] CPU read @0x2b6
1877155 [L1] Cache miss: addr = 2b6
1877235 [L2] Cache miss: addr = 2b6
1878125 [MEM] Mem hit: addr = 767, data = 60
1878135 [L2] Cache Allocate: addr = 2b6 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1878145 [L1] Cache Allocate: addr = 2b6 data = 7f7e7d7c7b7a79787776757473727170
1878145 [L1] Cache hit from L2: addr = 2b6, data = 76
1878145 [TEST] CPU read @0x732
1878155 [L1] Cache miss: addr = 732
1878235 [L2] Cache miss: addr = 732
1879125 [MEM] Mem hit: addr = 2b6, data = a0
1879135 [L2] Cache Allocate: addr = 732 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1879145 [L1] Cache Allocate: addr = 732 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1879145 [L1] Cache hit from L2: addr = 732, data = b2
1879145 [TEST] CPU read @0x7fb
1879155 [L1] Cache miss: addr = 7fb
1879235 [L2] Cache miss: addr = 7fb
1880125 [MEM] Mem hit: addr = 732, data = 20
1880135 [L2] Cache Allocate: addr = 7fb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1880145 [L1] Cache Allocate: addr = 7fb data = 3f3e3d3c3b3a39383736353433323130
1880145 [L1] Cache hit from L2: addr = 7fb, data = 3b
1880145 [TEST] CPU read @0x060
1880155 [L1] Cache miss: addr = 060
1880235 [L2] Cache miss: addr = 060
1881125 [MEM] Mem hit: addr = 7fb, data = e0
1881135 [L2] Cache Allocate: addr = 060 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1881145 [L1] Cache Allocate: addr = 060 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1881145 [L1] Cache hit from L2: addr = 060, data = e0
1881145 [TEST] CPU read @0x6f9
1881155 [L1] Cache miss: addr = 6f9
1881235 [L2] Cache miss: addr = 6f9
1882125 [MEM] Mem hit: addr = 060, data = 60
1882135 [L2] Cache Allocate: addr = 6f9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1882145 [L1] Cache Allocate: addr = 6f9 data = 7f7e7d7c7b7a79787776757473727170
1882145 [L1] Cache hit from L2: addr = 6f9, data = 79
1882145 [TEST] CPU read @0x43a
1882155 [L1] Cache miss: addr = 43a
1882235 [L2] Cache miss: addr = 43a
1883125 [MEM] Mem hit: addr = 6f9, data = e0
1883135 [L2] Cache Allocate: addr = 43a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1883145 [L1] Cache Allocate: addr = 43a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1883145 [L1] Cache hit from L2: addr = 43a, data = fa
1883145 [TEST] CPU read @0x3de
1883155 [L1] Cache miss: addr = 3de
1883235 [L2] Cache miss: addr = 3de
1884125 [MEM] Mem hit: addr = 43a, data = 20
1884135 [L2] Cache Allocate: addr = 3de data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1884145 [L1] Cache Allocate: addr = 3de data = 3f3e3d3c3b3a39383736353433323130
1884145 [L1] Cache hit from L2: addr = 3de, data = 3e
1884145 [TEST] CPU read @0x39e
1884155 [L1] Cache miss: addr = 39e
1884235 [L2] Cache miss: addr = 39e
1885125 [MEM] Mem hit: addr = 3de, data = c0
1885135 [L2] Cache Allocate: addr = 39e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1885145 [L1] Cache Allocate: addr = 39e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1885145 [L1] Cache hit from L2: addr = 39e, data = de
1885145 [TEST] CPU read @0x17b
1885155 [L1] Cache miss: addr = 17b
1885235 [L2] Cache hit: addr = 17b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1885245 [L1] Cache Allocate: addr = 17b data = 4f4e4d4c4b4a49484746454443424140
1885245 [L1] Cache hit from L2: addr = 17b, data = 4b
1885245 [TEST] CPU read @0x37d
1885255 [L1] Cache hit: addr = 37d, data = cd
1885265 [TEST] CPU read @0x2f3
1885275 [L1] Cache miss: addr = 2f3
1885335 [L2] Cache hit: addr = 2f3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1885345 [L1] Cache Allocate: addr = 2f3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1885345 [L1] Cache hit from L2: addr = 2f3, data = c3
1885345 [TEST] CPU read @0x02d
1885355 [L1] Cache miss: addr = 02d
1885435 [L2] Cache miss: addr = 02d
1886125 [MEM] Mem hit: addr = 39e, data = 80
1886135 [L2] Cache Allocate: addr = 02d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1886145 [L1] Cache Allocate: addr = 02d data = 8f8e8d8c8b8a89888786858483828180
1886145 [L1] Cache hit from L2: addr = 02d, data = 8d
1886145 [TEST] CPU read @0x22e
1886155 [L1] Cache hit: addr = 22e, data = ee
1886165 [TEST] CPU read @0x012
1886175 [L1] Cache miss: addr = 012
1886235 [L2] Cache miss: addr = 012
1887125 [MEM] Mem hit: addr = 02d, data = 20
1887135 [L2] Cache Allocate: addr = 012 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1887145 [L1] Cache Allocate: addr = 012 data = 3f3e3d3c3b3a39383736353433323130
1887145 [L1] Cache hit from L2: addr = 012, data = 32
1887145 [TEST] CPU read @0x22a
1887155 [L1] Cache hit: addr = 22a, data = ea
1887165 [TEST] CPU read @0x634
1887175 [L1] Cache miss: addr = 634
1887235 [L2] Cache miss: addr = 634
1888125 [MEM] Mem hit: addr = 012, data = 00
1888135 [L2] Cache Allocate: addr = 634 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1888145 [L1] Cache Allocate: addr = 634 data = 1f1e1d1c1b1a19181716151413121110
1888145 [L1] Cache hit from L2: addr = 634, data = 14
1888145 [TEST] CPU read @0x15a
1888155 [L1] Cache miss: addr = 15a
1888235 [L2] Cache miss: addr = 15a
1889125 [MEM] Mem hit: addr = 634, data = 20
1889135 [L2] Cache Allocate: addr = 15a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1889145 [L1] Cache Allocate: addr = 15a data = 3f3e3d3c3b3a39383736353433323130
1889145 [L1] Cache hit from L2: addr = 15a, data = 3a
1889145 [TEST] CPU read @0x2d2
1889155 [L1] Cache miss: addr = 2d2
1889235 [L2] Cache miss: addr = 2d2
1890125 [MEM] Mem hit: addr = 15a, data = 40
1890135 [L2] Cache Allocate: addr = 2d2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1890145 [L1] Cache Allocate: addr = 2d2 data = 5f5e5d5c5b5a59585756555453525150
1890145 [L1] Cache hit from L2: addr = 2d2, data = 52
1890145 [TEST] CPU read @0x3b1
1890155 [L1] Cache miss: addr = 3b1
1890235 [L2] Cache miss: addr = 3b1
1891125 [MEM] Mem hit: addr = 2d2, data = c0
1891135 [L2] Cache Allocate: addr = 3b1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1891145 [L1] Cache Allocate: addr = 3b1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1891145 [L1] Cache hit from L2: addr = 3b1, data = d1
1891145 [TEST] CPU read @0x73b
1891155 [L1] Cache miss: addr = 73b
1891235 [L2] Cache miss: addr = 73b
1892125 [MEM] Mem hit: addr = 3b1, data = a0
1892135 [L2] Cache Allocate: addr = 73b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1892145 [L1] Cache Allocate: addr = 73b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1892145 [L1] Cache hit from L2: addr = 73b, data = bb
1892145 [TEST] CPU read @0x0e0
1892155 [L1] Cache miss: addr = 0e0
1892235 [L2] Cache miss: addr = 0e0
1893125 [MEM] Mem hit: addr = 73b, data = 20
1893135 [L2] Cache Allocate: addr = 0e0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1893145 [L1] Cache Allocate: addr = 0e0 data = 2f2e2d2c2b2a29282726252423222120
1893145 [L1] Cache hit from L2: addr = 0e0, data = 20
1893145 [TEST] CPU read @0x1a1
1893155 [L1] Cache miss: addr = 1a1
1893235 [L2] Cache miss: addr = 1a1
1894125 [MEM] Mem hit: addr = 0e0, data = e0
1894135 [L2] Cache Allocate: addr = 1a1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1894145 [L1] Cache Allocate: addr = 1a1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1894145 [L1] Cache hit from L2: addr = 1a1, data = e1
1894145 [TEST] CPU read @0x459
1894155 [L1] Cache miss: addr = 459
1894235 [L2] Cache miss: addr = 459
1895125 [MEM] Mem hit: addr = 1a1, data = a0
1895135 [L2] Cache Allocate: addr = 459 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1895145 [L1] Cache Allocate: addr = 459 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1895145 [L1] Cache hit from L2: addr = 459, data = b9
1895145 [TEST] CPU read @0x19e
1895155 [L1] Cache miss: addr = 19e
1895235 [L2] Cache miss: addr = 19e
1896125 [MEM] Mem hit: addr = 459, data = 40
1896135 [L2] Cache Allocate: addr = 19e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1896145 [L1] Cache Allocate: addr = 19e data = 5f5e5d5c5b5a59585756555453525150
1896145 [L1] Cache hit from L2: addr = 19e, data = 5e
1896145 [TEST] CPU read @0x4d6
1896155 [L1] Cache miss: addr = 4d6
1896235 [L2] Cache hit: addr = 4d6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1896245 [L1] Cache Allocate: addr = 4d6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1896245 [L1] Cache hit from L2: addr = 4d6, data = e6
1896245 [TEST] CPU read @0x4e5
1896255 [L1] Cache miss: addr = 4e5
1896335 [L2] Cache hit: addr = 4e5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1896345 [L1] Cache Allocate: addr = 4e5 data = 8f8e8d8c8b8a89888786858483828180
1896345 [L1] Cache hit from L2: addr = 4e5, data = 85
1896345 [TEST] CPU read @0x761
1896355 [L1] Cache miss: addr = 761
1896435 [L2] Cache miss: addr = 761
1897125 [MEM] Mem hit: addr = 19e, data = 80
1897135 [L2] Cache Allocate: addr = 761 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1897145 [L1] Cache Allocate: addr = 761 data = 8f8e8d8c8b8a89888786858483828180
1897145 [L1] Cache hit from L2: addr = 761, data = 81
1897145 [TEST] CPU read @0x402
1897155 [L1] Cache miss: addr = 402
1897235 [L2] Cache miss: addr = 402
1898125 [MEM] Mem hit: addr = 761, data = 60
1898135 [L2] Cache Allocate: addr = 402 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1898145 [L1] Cache Allocate: addr = 402 data = 6f6e6d6c6b6a69686766656463626160
1898145 [L1] Cache hit from L2: addr = 402, data = 62
1898145 [TEST] CPU read @0x0d6
1898155 [L1] Cache miss: addr = 0d6
1898235 [L2] Cache miss: addr = 0d6
1899125 [MEM] Mem hit: addr = 402, data = 00
1899135 [L2] Cache Allocate: addr = 0d6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1899145 [L1] Cache Allocate: addr = 0d6 data = 1f1e1d1c1b1a19181716151413121110
1899145 [L1] Cache hit from L2: addr = 0d6, data = 16
1899145 [TEST] CPU read @0x0a1
1899155 [L1] Cache miss: addr = 0a1
1899235 [L2] Cache miss: addr = 0a1
1900125 [MEM] Mem hit: addr = 0d6, data = c0
1900135 [L2] Cache Allocate: addr = 0a1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1900145 [L1] Cache Allocate: addr = 0a1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1900145 [L1] Cache hit from L2: addr = 0a1, data = c1
1900145 [TEST] CPU read @0x1a0
1900155 [L1] Cache miss: addr = 1a0
1900235 [L2] Cache miss: addr = 1a0
1901125 [MEM] Mem hit: addr = 0a1, data = a0
1901135 [L2] Cache Allocate: addr = 1a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1901145 [L1] Cache Allocate: addr = 1a0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1901145 [L1] Cache hit from L2: addr = 1a0, data = a0
1901145 [TEST] CPU read @0x0fa
1901155 [L1] Cache miss: addr = 0fa
1901235 [L2] Cache miss: addr = 0fa
1902125 [MEM] Mem hit: addr = 1a0, data = a0
1902135 [L2] Cache Allocate: addr = 0fa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1902145 [L1] Cache Allocate: addr = 0fa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1902145 [L1] Cache hit from L2: addr = 0fa, data = ba
1902145 [TEST] CPU read @0x2d7
1902155 [L1] Cache miss: addr = 2d7
1902235 [L2] Cache miss: addr = 2d7
1903125 [MEM] Mem hit: addr = 0fa, data = e0
1903135 [L2] Cache Allocate: addr = 2d7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1903145 [L1] Cache Allocate: addr = 2d7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1903145 [L1] Cache hit from L2: addr = 2d7, data = f7
1903145 [TEST] CPU read @0x42d
1903155 [L1] Cache miss: addr = 42d
1903235 [L2] Cache miss: addr = 42d
1904125 [MEM] Mem hit: addr = 2d7, data = c0
1904135 [L2] Cache Allocate: addr = 42d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1904145 [L1] Cache Allocate: addr = 42d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1904145 [L1] Cache hit from L2: addr = 42d, data = cd
1904145 [TEST] CPU read @0x4c0
1904155 [L1] Cache hit: addr = 4c0, data = e0
1904165 [TEST] CPU read @0x08a
1904175 [L1] Cache miss: addr = 08a
1904235 [L2] Cache miss: addr = 08a
1905125 [MEM] Mem hit: addr = 42d, data = 20
1905135 [L2] Cache Allocate: addr = 08a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1905145 [L1] Cache Allocate: addr = 08a data = 2f2e2d2c2b2a29282726252423222120
1905145 [L1] Cache hit from L2: addr = 08a, data = 2a
1905145 [TEST] CPU read @0x7e8
1905155 [L1] Cache miss: addr = 7e8
1905235 [L2] Cache miss: addr = 7e8
1906125 [MEM] Mem hit: addr = 08a, data = 80
1906135 [L2] Cache Allocate: addr = 7e8 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1906145 [L1] Cache Allocate: addr = 7e8 data = 8f8e8d8c8b8a89888786858483828180
1906145 [L1] Cache hit from L2: addr = 7e8, data = 88
1906145 [TEST] CPU read @0x0ff
1906155 [L1] Cache miss: addr = 0ff
1906235 [L2] Cache miss: addr = 0ff
1907125 [MEM] Mem hit: addr = 7e8, data = e0
1907135 [L2] Cache Allocate: addr = 0ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1907145 [L1] Cache Allocate: addr = 0ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1907145 [L1] Cache hit from L2: addr = 0ff, data = ff
1907145 [TEST] CPU read @0x090
1907155 [L1] Cache miss: addr = 090
1907235 [L2] Cache hit: addr = 090, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1907245 [L1] Cache Allocate: addr = 090 data = 2f2e2d2c2b2a29282726252423222120
1907245 [L1] Cache hit from L2: addr = 090, data = 20
1907245 [TEST] CPU read @0x0d4
1907255 [L1] Cache miss: addr = 0d4
1907335 [L2] Cache miss: addr = 0d4
1908125 [MEM] Mem hit: addr = 0ff, data = e0
1908135 [L2] Cache Allocate: addr = 0d4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1908145 [L1] Cache Allocate: addr = 0d4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1908145 [L1] Cache hit from L2: addr = 0d4, data = f4
1908145 [TEST] CPU read @0x4a1
1908155 [L1] Cache miss: addr = 4a1
1908235 [L2] Cache miss: addr = 4a1
1909125 [MEM] Mem hit: addr = 0d4, data = c0
1909135 [L2] Cache Allocate: addr = 4a1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1909145 [L1] Cache Allocate: addr = 4a1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1909145 [L1] Cache hit from L2: addr = 4a1, data = c1
1909145 [TEST] CPU read @0x280
1909155 [L1] Cache miss: addr = 280
1909235 [L2] Cache miss: addr = 280
1910125 [MEM] Mem hit: addr = 4a1, data = a0
1910135 [L2] Cache Allocate: addr = 280 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1910145 [L1] Cache Allocate: addr = 280 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1910145 [L1] Cache hit from L2: addr = 280, data = a0
1910145 [TEST] CPU read @0x60b
1910155 [L1] Cache miss: addr = 60b
1910235 [L2] Cache miss: addr = 60b
1911125 [MEM] Mem hit: addr = 280, data = 80
1911135 [L2] Cache Allocate: addr = 60b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1911145 [L1] Cache Allocate: addr = 60b data = 8f8e8d8c8b8a89888786858483828180
1911145 [L1] Cache hit from L2: addr = 60b, data = 8b
1911145 [TEST] CPU read @0x497
1911155 [L1] Cache miss: addr = 497
1911235 [L2] Cache hit: addr = 497, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1911245 [L1] Cache Allocate: addr = 497 data = 2f2e2d2c2b2a29282726252423222120
1911245 [L1] Cache hit from L2: addr = 497, data = 27
1911245 [TEST] CPU read @0x4aa
1911255 [L1] Cache miss: addr = 4aa
1911335 [L2] Cache hit: addr = 4aa, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1911345 [L1] Cache Allocate: addr = 4aa data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1911345 [L1] Cache hit from L2: addr = 4aa, data = ca
1911345 [TEST] CPU read @0x666
1911355 [L1] Cache miss: addr = 666
1911435 [L2] Cache miss: addr = 666
1912125 [MEM] Mem hit: addr = 60b, data = 00
1912135 [L2] Cache Allocate: addr = 666 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1912145 [L1] Cache Allocate: addr = 666 data = 0f0e0d0c0b0a09080706050403020100
1912145 [L1] Cache hit from L2: addr = 666, data = 06
1912145 [TEST] CPU read @0x331
1912155 [L1] Cache miss: addr = 331
1912235 [L2] Cache miss: addr = 331
1913125 [MEM] Mem hit: addr = 666, data = 60
1913135 [L2] Cache Allocate: addr = 331 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1913145 [L1] Cache Allocate: addr = 331 data = 7f7e7d7c7b7a79787776757473727170
1913145 [L1] Cache hit from L2: addr = 331, data = 71
1913145 [TEST] CPU read @0x7be
1913155 [L1] Cache miss: addr = 7be
1913235 [L2] Cache miss: addr = 7be
1914125 [MEM] Mem hit: addr = 331, data = 20
1914135 [L2] Cache Allocate: addr = 7be data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1914145 [L1] Cache Allocate: addr = 7be data = 3f3e3d3c3b3a39383736353433323130
1914145 [L1] Cache hit from L2: addr = 7be, data = 3e
1914145 [TEST] CPU read @0x025
1914155 [L1] Cache miss: addr = 025
1914235 [L2] Cache miss: addr = 025
1915125 [MEM] Mem hit: addr = 7be, data = a0
1915135 [L2] Cache Allocate: addr = 025 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1915145 [L1] Cache Allocate: addr = 025 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1915145 [L1] Cache hit from L2: addr = 025, data = a5
1915145 [TEST] CPU read @0x087
1915155 [L1] Cache miss: addr = 087
1915235 [L2] Cache miss: addr = 087
1916125 [MEM] Mem hit: addr = 025, data = 20
1916135 [L2] Cache Allocate: addr = 087 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1916145 [L1] Cache Allocate: addr = 087 data = 2f2e2d2c2b2a29282726252423222120
1916145 [L1] Cache hit from L2: addr = 087, data = 27
1916145 [TEST] CPU read @0x245
1916155 [L1] Cache hit: addr = 245, data = e5
1916165 [TEST] CPU read @0x7bb
1916175 [L1] Cache hit: addr = 7bb, data = 3b
1916185 [TEST] CPU read @0x766
1916195 [L1] Cache miss: addr = 766
1916235 [L2] Cache miss: addr = 766
1917125 [MEM] Mem hit: addr = 087, data = 80
1917135 [L2] Cache Allocate: addr = 766 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1917145 [L1] Cache Allocate: addr = 766 data = 8f8e8d8c8b8a89888786858483828180
1917145 [L1] Cache hit from L2: addr = 766, data = 86
1917145 [TEST] CPU read @0x4a3
1917155 [L1] Cache miss: addr = 4a3
1917235 [L2] Cache miss: addr = 4a3
1918125 [MEM] Mem hit: addr = 766, data = 60
1918135 [L2] Cache Allocate: addr = 4a3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1918145 [L1] Cache Allocate: addr = 4a3 data = 6f6e6d6c6b6a69686766656463626160
1918145 [L1] Cache hit from L2: addr = 4a3, data = 63
1918145 [TEST] CPU read @0x080
1918155 [L1] Cache miss: addr = 080
1918235 [L2] Cache hit: addr = 080, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1918245 [L1] Cache Allocate: addr = 080 data = 2f2e2d2c2b2a29282726252423222120
1918245 [L1] Cache hit from L2: addr = 080, data = 20
1918245 [TEST] CPU read @0x4d6
1918255 [L1] Cache miss: addr = 4d6
1918335 [L2] Cache hit: addr = 4d6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1918345 [L1] Cache Allocate: addr = 4d6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1918345 [L1] Cache hit from L2: addr = 4d6, data = e6
1918345 [TEST] CPU read @0x0b3
1918355 [L1] Cache miss: addr = 0b3
1918435 [L2] Cache miss: addr = 0b3
1919125 [MEM] Mem hit: addr = 4a3, data = a0
1919135 [L2] Cache Allocate: addr = 0b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1919145 [L1] Cache Allocate: addr = 0b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1919145 [L1] Cache hit from L2: addr = 0b3, data = b3
1919145 [TEST] CPU read @0x417
1919155 [L1] Cache miss: addr = 417
1919235 [L2] Cache miss: addr = 417
1920125 [MEM] Mem hit: addr = 0b3, data = a0
1920135 [L2] Cache Allocate: addr = 417 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1920145 [L1] Cache Allocate: addr = 417 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1920145 [L1] Cache hit from L2: addr = 417, data = b7
1920145 [TEST] CPU read @0x3e7
1920155 [L1] Cache miss: addr = 3e7
1920235 [L2] Cache hit: addr = 3e7, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1920245 [L1] Cache Allocate: addr = 3e7 data = 6f6e6d6c6b6a69686766656463626160
1920245 [L1] Cache hit from L2: addr = 3e7, data = 67
1920245 [TEST] CPU read @0x144
1920255 [L1] Cache miss: addr = 144
1920335 [L2] Cache miss: addr = 144
1921125 [MEM] Mem hit: addr = 417, data = 00
1921135 [L2] Cache Allocate: addr = 144 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1921145 [L1] Cache Allocate: addr = 144 data = 0f0e0d0c0b0a09080706050403020100
1921145 [L1] Cache hit from L2: addr = 144, data = 04
1921145 [TEST] CPU read @0x587
1921155 [L1] Cache miss: addr = 587
1921235 [L2] Cache miss: addr = 587
1922125 [MEM] Mem hit: addr = 144, data = 40
1922135 [L2] Cache Allocate: addr = 587 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1922145 [L1] Cache Allocate: addr = 587 data = 4f4e4d4c4b4a49484746454443424140
1922145 [L1] Cache hit from L2: addr = 587, data = 47
1922145 [TEST] CPU read @0x0f1
1922155 [L1] Cache miss: addr = 0f1
1922235 [L2] Cache miss: addr = 0f1
1923125 [MEM] Mem hit: addr = 587, data = 80
1923135 [L2] Cache Allocate: addr = 0f1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1923145 [L1] Cache Allocate: addr = 0f1 data = 9f9e9d9c9b9a99989796959493929190
1923145 [L1] Cache hit from L2: addr = 0f1, data = 91
1923145 [TEST] CPU read @0x344
1923155 [L1] Cache miss: addr = 344
1923235 [L2] Cache miss: addr = 344
1924125 [MEM] Mem hit: addr = 0f1, data = e0
1924135 [L2] Cache Allocate: addr = 344 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1924145 [L1] Cache Allocate: addr = 344 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1924145 [L1] Cache hit from L2: addr = 344, data = e4
1924145 [TEST] CPU read @0x21f
1924155 [L1] Cache miss: addr = 21f
1924235 [L2] Cache miss: addr = 21f
1925125 [MEM] Mem hit: addr = 344, data = 40
1925135 [L2] Cache Allocate: addr = 21f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1925145 [L1] Cache Allocate: addr = 21f data = 5f5e5d5c5b5a59585756555453525150
1925145 [L1] Cache hit from L2: addr = 21f, data = 5f
1925145 [TEST] CPU read @0x20f
1925155 [L1] Cache miss: addr = 20f
1925235 [L2] Cache hit: addr = 20f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1925245 [L1] Cache Allocate: addr = 20f data = 4f4e4d4c4b4a49484746454443424140
1925245 [L1] Cache hit from L2: addr = 20f, data = 4f
1925245 [TEST] CPU read @0x168
1925255 [L1] Cache miss: addr = 168
1925335 [L2] Cache hit: addr = 168, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1925345 [L1] Cache Allocate: addr = 168 data = 4f4e4d4c4b4a49484746454443424140
1925345 [L1] Cache hit from L2: addr = 168, data = 48
1925345 [TEST] CPU read @0x4e8
1925355 [L1] Cache miss: addr = 4e8
1925435 [L2] Cache hit: addr = 4e8, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1925445 [L1] Cache Allocate: addr = 4e8 data = 8f8e8d8c8b8a89888786858483828180
1925445 [L1] Cache hit from L2: addr = 4e8, data = 88
1925445 [TEST] CPU read @0x00c
1925455 [L1] Cache miss: addr = 00c
1925535 [L2] Cache miss: addr = 00c
1926125 [MEM] Mem hit: addr = 21f, data = 00
1926135 [L2] Cache Allocate: addr = 00c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1926145 [L1] Cache Allocate: addr = 00c data = 0f0e0d0c0b0a09080706050403020100
1926145 [L1] Cache hit from L2: addr = 00c, data = 0c
1926145 [TEST] CPU read @0x556
1926155 [L1] Cache hit: addr = 556, data = d6
1926165 [TEST] CPU read @0x21b
1926175 [L1] Cache hit: addr = 21b, data = 5b
1926185 [TEST] CPU read @0x64e
1926195 [L1] Cache miss: addr = 64e
1926235 [L2] Cache miss: addr = 64e
1927125 [MEM] Mem hit: addr = 00c, data = 00
1927135 [L2] Cache Allocate: addr = 64e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1927145 [L1] Cache Allocate: addr = 64e data = 0f0e0d0c0b0a09080706050403020100
1927145 [L1] Cache hit from L2: addr = 64e, data = 0e
1927145 [TEST] CPU read @0x6c2
1927155 [L1] Cache miss: addr = 6c2
1927235 [L2] Cache hit: addr = 6c2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1927245 [L1] Cache Allocate: addr = 6c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1927245 [L1] Cache hit from L2: addr = 6c2, data = a2
1927245 [TEST] CPU read @0x1e2
1927255 [L1] Cache miss: addr = 1e2
1927335 [L2] Cache miss: addr = 1e2
1928125 [MEM] Mem hit: addr = 64e, data = 40
1928135 [L2] Cache Allocate: addr = 1e2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1928145 [L1] Cache Allocate: addr = 1e2 data = 4f4e4d4c4b4a49484746454443424140
1928145 [L1] Cache hit from L2: addr = 1e2, data = 42
1928145 [TEST] CPU read @0x329
1928155 [L1] Cache miss: addr = 329
1928235 [L2] Cache miss: addr = 329
1929125 [MEM] Mem hit: addr = 1e2, data = e0
1929135 [L2] Cache Allocate: addr = 329 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1929145 [L1] Cache Allocate: addr = 329 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1929145 [L1] Cache hit from L2: addr = 329, data = e9
1929145 [TEST] CPU read @0x22a
1929155 [L1] Cache hit: addr = 22a, data = ea
1929165 [TEST] CPU read @0x025
1929175 [L1] Cache miss: addr = 025
1929235 [L2] Cache miss: addr = 025
1930125 [MEM] Mem hit: addr = 329, data = 20
1930135 [L2] Cache Allocate: addr = 025 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1930145 [L1] Cache Allocate: addr = 025 data = 2f2e2d2c2b2a29282726252423222120
1930145 [L1] Cache hit from L2: addr = 025, data = 25
1930145 [TEST] CPU read @0x623
1930155 [L1] Cache miss: addr = 623
1930235 [L2] Cache miss: addr = 623
1931125 [MEM] Mem hit: addr = 025, data = 20
1931135 [L2] Cache Allocate: addr = 623 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1931145 [L1] Cache Allocate: addr = 623 data = 2f2e2d2c2b2a29282726252423222120
1931145 [L1] Cache hit from L2: addr = 623, data = 23
1931145 [TEST] CPU read @0x582
1931155 [L1] Cache miss: addr = 582
1931235 [L2] Cache miss: addr = 582
1932125 [MEM] Mem hit: addr = 623, data = 20
1932135 [L2] Cache Allocate: addr = 582 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1932145 [L1] Cache Allocate: addr = 582 data = 2f2e2d2c2b2a29282726252423222120
1932145 [L1] Cache hit from L2: addr = 582, data = 22
1932145 [TEST] CPU read @0x412
1932155 [L1] Cache miss: addr = 412
1932235 [L2] Cache miss: addr = 412
1933125 [MEM] Mem hit: addr = 582, data = 80
1933135 [L2] Cache Allocate: addr = 412 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1933145 [L1] Cache Allocate: addr = 412 data = 9f9e9d9c9b9a99989796959493929190
1933145 [L1] Cache hit from L2: addr = 412, data = 92
1933145 [TEST] CPU read @0x130
1933155 [L1] Cache miss: addr = 130
1933235 [L2] Cache miss: addr = 130
1934125 [MEM] Mem hit: addr = 412, data = 00
1934135 [L2] Cache Allocate: addr = 130 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1934145 [L1] Cache Allocate: addr = 130 data = 1f1e1d1c1b1a19181716151413121110
1934145 [L1] Cache hit from L2: addr = 130, data = 10
1934145 [TEST] CPU read @0x390
1934155 [L1] Cache miss: addr = 390
1934235 [L2] Cache miss: addr = 390
1935125 [MEM] Mem hit: addr = 130, data = 20
1935135 [L2] Cache Allocate: addr = 390 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1935145 [L1] Cache Allocate: addr = 390 data = 3f3e3d3c3b3a39383736353433323130
1935145 [L1] Cache hit from L2: addr = 390, data = 30
1935145 [TEST] CPU read @0x57b
1935155 [L1] Cache miss: addr = 57b
1935235 [L2] Cache miss: addr = 57b
1936125 [MEM] Mem hit: addr = 390, data = 80
1936135 [L2] Cache Allocate: addr = 57b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1936145 [L1] Cache Allocate: addr = 57b data = 9f9e9d9c9b9a99989796959493929190
1936145 [L1] Cache hit from L2: addr = 57b, data = 9b
1936145 [TEST] CPU read @0x242
1936155 [L1] Cache hit: addr = 242, data = e2
1936165 [TEST] CPU read @0x66b
1936175 [L1] Cache miss: addr = 66b
1936235 [L2] Cache miss: addr = 66b
1937125 [MEM] Mem hit: addr = 57b, data = 60
1937135 [L2] Cache Allocate: addr = 66b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1937145 [L1] Cache Allocate: addr = 66b data = 6f6e6d6c6b6a69686766656463626160
1937145 [L1] Cache hit from L2: addr = 66b, data = 6b
1937145 [TEST] CPU read @0x4c1
1937155 [L1] Cache hit: addr = 4c1, data = e1
1937165 [TEST] CPU read @0x70c
1937175 [L1] Cache miss: addr = 70c
1937235 [L2] Cache miss: addr = 70c
1938125 [MEM] Mem hit: addr = 66b, data = 60
1938135 [L2] Cache Allocate: addr = 70c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1938145 [L1] Cache Allocate: addr = 70c data = 6f6e6d6c6b6a69686766656463626160
1938145 [L1] Cache hit from L2: addr = 70c, data = 6c
1938145 [TEST] CPU read @0x7a2
1938155 [L1] Cache miss: addr = 7a2
1938235 [L2] Cache miss: addr = 7a2
1939125 [MEM] Mem hit: addr = 70c, data = 00
1939135 [L2] Cache Allocate: addr = 7a2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1939145 [L1] Cache Allocate: addr = 7a2 data = 0f0e0d0c0b0a09080706050403020100
1939145 [L1] Cache hit from L2: addr = 7a2, data = 02
1939145 [TEST] CPU read @0x31c
1939155 [L1] Cache miss: addr = 31c
1939235 [L2] Cache miss: addr = 31c
1940125 [MEM] Mem hit: addr = 7a2, data = a0
1940135 [L2] Cache Allocate: addr = 31c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1940145 [L1] Cache Allocate: addr = 31c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1940145 [L1] Cache hit from L2: addr = 31c, data = bc
1940145 [TEST] CPU read @0x467
1940155 [L1] Cache miss: addr = 467
1940235 [L2] Cache miss: addr = 467
1941125 [MEM] Mem hit: addr = 31c, data = 00
1941135 [L2] Cache Allocate: addr = 467 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1941145 [L1] Cache Allocate: addr = 467 data = 0f0e0d0c0b0a09080706050403020100
1941145 [L1] Cache hit from L2: addr = 467, data = 07
1941145 [TEST] CPU read @0x7c6
1941155 [L1] Cache miss: addr = 7c6
1941235 [L2] Cache hit: addr = 7c6, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1941245 [L1] Cache Allocate: addr = 7c6 data = 4f4e4d4c4b4a49484746454443424140
1941245 [L1] Cache hit from L2: addr = 7c6, data = 46
1941245 [TEST] CPU read @0x5a5
1941255 [L1] Cache miss: addr = 5a5
1941335 [L2] Cache hit: addr = 5a5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1941345 [L1] Cache Allocate: addr = 5a5 data = 8f8e8d8c8b8a89888786858483828180
1941345 [L1] Cache hit from L2: addr = 5a5, data = 85
1941345 [TEST] CPU read @0x5f2
1941355 [L1] Cache miss: addr = 5f2
1941435 [L2] Cache miss: addr = 5f2
1942125 [MEM] Mem hit: addr = 467, data = 60
1942135 [L2] Cache Allocate: addr = 5f2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1942145 [L1] Cache Allocate: addr = 5f2 data = 7f7e7d7c7b7a79787776757473727170
1942145 [L1] Cache hit from L2: addr = 5f2, data = 72
1942145 [TEST] CPU read @0x66e
1942155 [L1] Cache miss: addr = 66e
1942235 [L2] Cache miss: addr = 66e
1943125 [MEM] Mem hit: addr = 5f2, data = e0
1943135 [L2] Cache Allocate: addr = 66e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1943145 [L1] Cache Allocate: addr = 66e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1943145 [L1] Cache hit from L2: addr = 66e, data = ee
1943145 [TEST] CPU read @0x7e2
1943155 [L1] Cache miss: addr = 7e2
1943235 [L2] Cache miss: addr = 7e2
1944125 [MEM] Mem hit: addr = 66e, data = 60
1944135 [L2] Cache Allocate: addr = 7e2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1944145 [L1] Cache Allocate: addr = 7e2 data = 6f6e6d6c6b6a69686766656463626160
1944145 [L1] Cache hit from L2: addr = 7e2, data = 62
1944145 [TEST] CPU read @0x30b
1944155 [L1] Cache miss: addr = 30b
1944235 [L2] Cache hit: addr = 30b, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1944245 [L1] Cache Allocate: addr = 30b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1944245 [L1] Cache hit from L2: addr = 30b, data = ab
1944245 [TEST] CPU read @0x55e
1944255 [L1] Cache hit: addr = 55e, data = de
1944265 [TEST] CPU read @0x435
1944275 [L1] Cache miss: addr = 435
1944335 [L2] Cache miss: addr = 435
1945125 [MEM] Mem hit: addr = 7e2, data = e0
1945135 [L2] Cache Allocate: addr = 435 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1945145 [L1] Cache Allocate: addr = 435 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1945145 [L1] Cache hit from L2: addr = 435, data = f5
1945145 [TEST] CPU read @0x770
1945155 [L1] Cache miss: addr = 770
1945235 [L2] Cache miss: addr = 770
1946125 [MEM] Mem hit: addr = 435, data = 20
1946135 [L2] Cache Allocate: addr = 770 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1946145 [L1] Cache Allocate: addr = 770 data = 3f3e3d3c3b3a39383736353433323130
1946145 [L1] Cache hit from L2: addr = 770, data = 30
1946145 [TEST] CPU read @0x434
1946155 [L1] Cache miss: addr = 434
1946235 [L2] Cache miss: addr = 434
1947125 [MEM] Mem hit: addr = 770, data = 60
1947135 [L2] Cache Allocate: addr = 434 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1947145 [L1] Cache Allocate: addr = 434 data = 7f7e7d7c7b7a79787776757473727170
1947145 [L1] Cache hit from L2: addr = 434, data = 74
1947145 [TEST] CPU read @0x155
1947155 [L1] Cache miss: addr = 155
1947235 [L2] Cache miss: addr = 155
1948125 [MEM] Mem hit: addr = 434, data = 20
1948135 [L2] Cache Allocate: addr = 155 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1948145 [L1] Cache Allocate: addr = 155 data = 3f3e3d3c3b3a39383736353433323130
1948145 [L1] Cache hit from L2: addr = 155, data = 35
1948145 [TEST] CPU read @0x216
1948155 [L1] Cache miss: addr = 216
1948235 [L2] Cache miss: addr = 216
1949125 [MEM] Mem hit: addr = 155, data = 40
1949135 [L2] Cache Allocate: addr = 216 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1949145 [L1] Cache Allocate: addr = 216 data = 5f5e5d5c5b5a59585756555453525150
1949145 [L1] Cache hit from L2: addr = 216, data = 56
1949145 [TEST] CPU read @0x61b
1949155 [L1] Cache miss: addr = 61b
1949235 [L2] Cache miss: addr = 61b
1950125 [MEM] Mem hit: addr = 216, data = 00
1950135 [L2] Cache Allocate: addr = 61b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1950145 [L1] Cache Allocate: addr = 61b data = 1f1e1d1c1b1a19181716151413121110
1950145 [L1] Cache hit from L2: addr = 61b, data = 1b
1950145 [TEST] CPU read @0x30c
1950155 [L1] Cache hit: addr = 30c, data = ac
1950165 [TEST] CPU read @0x5b0
1950175 [L1] Cache hit: addr = 5b0, data = 90
1950185 [TEST] CPU read @0x43b
1950195 [L1] Cache miss: addr = 43b
1950235 [L2] Cache hit: addr = 43b, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1950245 [L1] Cache Allocate: addr = 43b data = 6f6e6d6c6b6a69686766656463626160
1950245 [L1] Cache hit from L2: addr = 43b, data = 6b
1950245 [TEST] CPU read @0x574
1950255 [L1] Cache miss: addr = 574
1950335 [L2] Cache miss: addr = 574
1951125 [MEM] Mem hit: addr = 61b, data = 00
1951135 [L2] Cache Allocate: addr = 574 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1951145 [L1] Cache Allocate: addr = 574 data = 1f1e1d1c1b1a19181716151413121110
1951145 [L1] Cache hit from L2: addr = 574, data = 14
1951145 [TEST] CPU read @0x427
1951155 [L1] Cache miss: addr = 427
1951235 [L2] Cache miss: addr = 427
1952125 [MEM] Mem hit: addr = 574, data = 60
1952135 [L2] Cache Allocate: addr = 427 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1952145 [L1] Cache Allocate: addr = 427 data = 6f6e6d6c6b6a69686766656463626160
1952145 [L1] Cache hit from L2: addr = 427, data = 67
1952145 [TEST] CPU read @0x5e5
1952155 [L1] Cache miss: addr = 5e5
1952235 [L2] Cache miss: addr = 5e5
1953125 [MEM] Mem hit: addr = 427, data = 20
1953135 [L2] Cache Allocate: addr = 5e5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1953145 [L1] Cache Allocate: addr = 5e5 data = 2f2e2d2c2b2a29282726252423222120
1953145 [L1] Cache hit from L2: addr = 5e5, data = 25
1953145 [TEST] CPU read @0x1f3
1953155 [L1] Cache miss: addr = 1f3
1953235 [L2] Cache miss: addr = 1f3
1954125 [MEM] Mem hit: addr = 5e5, data = e0
1954135 [L2] Cache Allocate: addr = 1f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1954145 [L1] Cache Allocate: addr = 1f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1954145 [L1] Cache hit from L2: addr = 1f3, data = f3
1954145 [TEST] CPU read @0x544
1954155 [L1] Cache miss: addr = 544
1954235 [L2] Cache hit: addr = 544, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1954245 [L1] Cache Allocate: addr = 544 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1954245 [L1] Cache hit from L2: addr = 544, data = c4
1954245 [TEST] CPU read @0x635
1954255 [L1] Cache miss: addr = 635
1954335 [L2] Cache miss: addr = 635
1955125 [MEM] Mem hit: addr = 1f3, data = e0
1955135 [L2] Cache Allocate: addr = 635 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1955145 [L1] Cache Allocate: addr = 635 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1955145 [L1] Cache hit from L2: addr = 635, data = f5
1955145 [TEST] CPU read @0x24d
1955155 [L1] Cache hit: addr = 24d, data = ed
1955165 [TEST] CPU read @0x27d
1955175 [L1] Cache miss: addr = 27d
1955235 [L2] Cache miss: addr = 27d
1956125 [MEM] Mem hit: addr = 635, data = 20
1956135 [L2] Cache Allocate: addr = 27d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1956145 [L1] Cache Allocate: addr = 27d data = 3f3e3d3c3b3a39383736353433323130
1956145 [L1] Cache hit from L2: addr = 27d, data = 3d
1956145 [TEST] CPU read @0x2d9
1956155 [L1] Cache miss: addr = 2d9
1956235 [L2] Cache miss: addr = 2d9
1957125 [MEM] Mem hit: addr = 27d, data = 60
1957135 [L2] Cache Allocate: addr = 2d9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1957145 [L1] Cache Allocate: addr = 2d9 data = 7f7e7d7c7b7a79787776757473727170
1957145 [L1] Cache hit from L2: addr = 2d9, data = 79
1957145 [TEST] CPU read @0x053
1957155 [L1] Cache miss: addr = 053
1957235 [L2] Cache miss: addr = 053
1958125 [MEM] Mem hit: addr = 2d9, data = c0
1958135 [L2] Cache Allocate: addr = 053 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1958145 [L1] Cache Allocate: addr = 053 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1958145 [L1] Cache hit from L2: addr = 053, data = d3
1958145 [TEST] CPU read @0x6b7
1958155 [L1] Cache miss: addr = 6b7
1958235 [L2] Cache miss: addr = 6b7
1959125 [MEM] Mem hit: addr = 053, data = 40
1959135 [L2] Cache Allocate: addr = 6b7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1959145 [L1] Cache Allocate: addr = 6b7 data = 5f5e5d5c5b5a59585756555453525150
1959145 [L1] Cache hit from L2: addr = 6b7, data = 57
1959145 [TEST] CPU read @0x391
1959155 [L1] Cache miss: addr = 391
1959235 [L2] Cache miss: addr = 391
1960125 [MEM] Mem hit: addr = 6b7, data = a0
1960135 [L2] Cache Allocate: addr = 391 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1960145 [L1] Cache Allocate: addr = 391 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1960145 [L1] Cache hit from L2: addr = 391, data = b1
1960145 [TEST] CPU read @0x1c5
1960155 [L1] Cache miss: addr = 1c5
1960235 [L2] Cache miss: addr = 1c5
1961125 [MEM] Mem hit: addr = 391, data = 80
1961135 [L2] Cache Allocate: addr = 1c5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1961145 [L1] Cache Allocate: addr = 1c5 data = 8f8e8d8c8b8a89888786858483828180
1961145 [L1] Cache hit from L2: addr = 1c5, data = 85
1961145 [TEST] CPU read @0x55f
1961155 [L1] Cache hit: addr = 55f, data = df
1961165 [TEST] CPU read @0x172
1961175 [L1] Cache miss: addr = 172
1961235 [L2] Cache hit: addr = 172, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1961245 [L1] Cache Allocate: addr = 172 data = 4f4e4d4c4b4a49484746454443424140
1961245 [L1] Cache hit from L2: addr = 172, data = 42
1961245 [TEST] CPU read @0x37a
1961255 [L1] Cache hit: addr = 37a, data = ca
1961265 [TEST] CPU read @0x60a
1961275 [L1] Cache miss: addr = 60a
1961335 [L2] Cache miss: addr = 60a
1962125 [MEM] Mem hit: addr = 1c5, data = c0
1962135 [L2] Cache Allocate: addr = 60a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1962145 [L1] Cache Allocate: addr = 60a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1962145 [L1] Cache hit from L2: addr = 60a, data = ca
1962145 [TEST] CPU read @0x1dc
1962155 [L1] Cache miss: addr = 1dc
1962235 [L2] Cache miss: addr = 1dc
1963125 [MEM] Mem hit: addr = 60a, data = 00
1963135 [L2] Cache Allocate: addr = 1dc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1963145 [L1] Cache Allocate: addr = 1dc data = 1f1e1d1c1b1a19181716151413121110
1963145 [L1] Cache hit from L2: addr = 1dc, data = 1c
1963145 [TEST] CPU read @0x196
1963155 [L1] Cache miss: addr = 196
1963235 [L2] Cache miss: addr = 196
1964125 [MEM] Mem hit: addr = 1dc, data = c0
1964135 [L2] Cache Allocate: addr = 196 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1964145 [L1] Cache Allocate: addr = 196 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1964145 [L1] Cache hit from L2: addr = 196, data = d6
1964145 [TEST] CPU read @0x033
1964155 [L1] Cache miss: addr = 033
1964235 [L2] Cache miss: addr = 033
1965125 [MEM] Mem hit: addr = 196, data = 80
1965135 [L2] Cache Allocate: addr = 033 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1965145 [L1] Cache Allocate: addr = 033 data = 9f9e9d9c9b9a99989796959493929190
1965145 [L1] Cache hit from L2: addr = 033, data = 93
1965145 [TEST] CPU read @0x729
1965155 [L1] Cache miss: addr = 729
1965235 [L2] Cache miss: addr = 729
1966125 [MEM] Mem hit: addr = 033, data = 20
1966135 [L2] Cache Allocate: addr = 729 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1966145 [L1] Cache Allocate: addr = 729 data = 2f2e2d2c2b2a29282726252423222120
1966145 [L1] Cache hit from L2: addr = 729, data = 29
1966145 [TEST] CPU read @0x589
1966155 [L1] Cache miss: addr = 589
1966235 [L2] Cache miss: addr = 589
1967125 [MEM] Mem hit: addr = 729, data = 20
1967135 [L2] Cache Allocate: addr = 589 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1967145 [L1] Cache Allocate: addr = 589 data = 2f2e2d2c2b2a29282726252423222120
1967145 [L1] Cache hit from L2: addr = 589, data = 29
1967145 [TEST] CPU read @0x6b9
1967155 [L1] Cache miss: addr = 6b9
1967235 [L2] Cache miss: addr = 6b9
1968125 [MEM] Mem hit: addr = 589, data = 80
1968135 [L2] Cache Allocate: addr = 6b9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1968145 [L1] Cache Allocate: addr = 6b9 data = 9f9e9d9c9b9a99989796959493929190
1968145 [L1] Cache hit from L2: addr = 6b9, data = 99
1968145 [TEST] CPU read @0x439
1968155 [L1] Cache miss: addr = 439
1968235 [L2] Cache miss: addr = 439
1969125 [MEM] Mem hit: addr = 6b9, data = a0
1969135 [L2] Cache Allocate: addr = 439 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1969145 [L1] Cache Allocate: addr = 439 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1969145 [L1] Cache hit from L2: addr = 439, data = b9
1969145 [TEST] CPU read @0x30c
1969155 [L1] Cache miss: addr = 30c
1969235 [L2] Cache miss: addr = 30c
1970125 [MEM] Mem hit: addr = 439, data = 20
1970135 [L2] Cache Allocate: addr = 30c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1970145 [L1] Cache Allocate: addr = 30c data = 2f2e2d2c2b2a29282726252423222120
1970145 [L1] Cache hit from L2: addr = 30c, data = 2c
1970145 [TEST] CPU read @0x33c
1970155 [L1] Cache miss: addr = 33c
1970235 [L2] Cache miss: addr = 33c
1971125 [MEM] Mem hit: addr = 30c, data = 00
1971135 [L2] Cache Allocate: addr = 33c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1971145 [L1] Cache Allocate: addr = 33c data = 1f1e1d1c1b1a19181716151413121110
1971145 [L1] Cache hit from L2: addr = 33c, data = 1c
1971145 [TEST] CPU read @0x1cd
1971155 [L1] Cache miss: addr = 1cd
1971235 [L2] Cache miss: addr = 1cd
1972125 [MEM] Mem hit: addr = 33c, data = 20
1972135 [L2] Cache Allocate: addr = 1cd data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1972145 [L1] Cache Allocate: addr = 1cd data = 2f2e2d2c2b2a29282726252423222120
1972145 [L1] Cache hit from L2: addr = 1cd, data = 2d
1972145 [TEST] CPU read @0x194
1972155 [L1] Cache miss: addr = 194
1972235 [L2] Cache miss: addr = 194
1973125 [MEM] Mem hit: addr = 1cd, data = c0
1973135 [L2] Cache Allocate: addr = 194 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1973145 [L1] Cache Allocate: addr = 194 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1973145 [L1] Cache hit from L2: addr = 194, data = d4
1973145 [TEST] CPU read @0x144
1973155 [L1] Cache miss: addr = 144
1973235 [L2] Cache miss: addr = 144
1974125 [MEM] Mem hit: addr = 194, data = 80
1974135 [L2] Cache Allocate: addr = 144 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1974145 [L1] Cache Allocate: addr = 144 data = 8f8e8d8c8b8a89888786858483828180
1974145 [L1] Cache hit from L2: addr = 144, data = 84
1974145 [TEST] CPU read @0x114
1974155 [L1] Cache miss: addr = 114
1974235 [L2] Cache miss: addr = 114
1975125 [MEM] Mem hit: addr = 144, data = 40
1975135 [L2] Cache Allocate: addr = 114 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1975145 [L1] Cache Allocate: addr = 114 data = 5f5e5d5c5b5a59585756555453525150
1975145 [L1] Cache hit from L2: addr = 114, data = 54
1975145 [TEST] CPU read @0x25d
1975155 [L1] Cache miss: addr = 25d
1975235 [L2] Cache hit: addr = 25d, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1975245 [L1] Cache Allocate: addr = 25d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1975245 [L1] Cache hit from L2: addr = 25d, data = ed
1975245 [TEST] CPU read @0x2c2
1975255 [L1] Cache miss: addr = 2c2
1975335 [L2] Cache miss: addr = 2c2
1976125 [MEM] Mem hit: addr = 114, data = 00
1976135 [L2] Cache Allocate: addr = 2c2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1976145 [L1] Cache Allocate: addr = 2c2 data = 0f0e0d0c0b0a09080706050403020100
1976145 [L1] Cache hit from L2: addr = 2c2, data = 02
1976145 [TEST] CPU read @0x495
1976155 [L1] Cache miss: addr = 495
1976235 [L2] Cache hit: addr = 495, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1976245 [L1] Cache Allocate: addr = 495 data = 2f2e2d2c2b2a29282726252423222120
1976245 [L1] Cache hit from L2: addr = 495, data = 25
1976245 [TEST] CPU read @0x0ae
1976255 [L1] Cache miss: addr = 0ae
1976335 [L2] Cache miss: addr = 0ae
1977125 [MEM] Mem hit: addr = 2c2, data = c0
1977135 [L2] Cache Allocate: addr = 0ae data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1977145 [L1] Cache Allocate: addr = 0ae data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1977145 [L1] Cache hit from L2: addr = 0ae, data = ce
1977145 [TEST] CPU read @0x0dd
1977155 [L1] Cache miss: addr = 0dd
1977235 [L2] Cache miss: addr = 0dd
1978125 [MEM] Mem hit: addr = 0ae, data = a0
1978135 [L2] Cache Allocate: addr = 0dd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1978145 [L1] Cache Allocate: addr = 0dd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1978145 [L1] Cache hit from L2: addr = 0dd, data = bd
1978145 [TEST] CPU read @0x50a
1978155 [L1] Cache miss: addr = 50a
1978235 [L2] Cache miss: addr = 50a
1979125 [MEM] Mem hit: addr = 0dd, data = c0
1979135 [L2] Cache Allocate: addr = 50a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1979145 [L1] Cache Allocate: addr = 50a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1979145 [L1] Cache hit from L2: addr = 50a, data = ca
1979145 [TEST] CPU read @0x23d
1979155 [L1] Cache miss: addr = 23d
1979235 [L2] Cache hit: addr = 23d, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1979245 [L1] Cache Allocate: addr = 23d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1979245 [L1] Cache hit from L2: addr = 23d, data = ed
1979245 [TEST] CPU read @0x65a
1979255 [L1] Cache miss: addr = 65a
1979335 [L2] Cache miss: addr = 65a
1980125 [MEM] Mem hit: addr = 50a, data = 00
1980135 [L2] Cache Allocate: addr = 65a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1980145 [L1] Cache Allocate: addr = 65a data = 1f1e1d1c1b1a19181716151413121110
1980145 [L1] Cache hit from L2: addr = 65a, data = 1a
1980145 [TEST] CPU read @0x454
1980155 [L1] Cache miss: addr = 454
1980235 [L2] Cache miss: addr = 454
1981125 [MEM] Mem hit: addr = 65a, data = 40
1981135 [L2] Cache Allocate: addr = 454 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1981145 [L1] Cache Allocate: addr = 454 data = 5f5e5d5c5b5a59585756555453525150
1981145 [L1] Cache hit from L2: addr = 454, data = 54
1981145 [TEST] CPU read @0x2eb
1981155 [L1] Cache hit: addr = 2eb, data = cb
1981165 [TEST] CPU read @0x603
1981175 [L1] Cache miss: addr = 603
1981235 [L2] Cache miss: addr = 603
1982125 [MEM] Mem hit: addr = 454, data = 40
1982135 [L2] Cache Allocate: addr = 603 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1982145 [L1] Cache Allocate: addr = 603 data = 4f4e4d4c4b4a49484746454443424140
1982145 [L1] Cache hit from L2: addr = 603, data = 43
1982145 [TEST] CPU read @0x1fc
1982155 [L1] Cache miss: addr = 1fc
1982235 [L2] Cache miss: addr = 1fc
1983125 [MEM] Mem hit: addr = 603, data = 00
1983135 [L2] Cache Allocate: addr = 1fc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1983145 [L1] Cache Allocate: addr = 1fc data = 1f1e1d1c1b1a19181716151413121110
1983145 [L1] Cache hit from L2: addr = 1fc, data = 1c
1983145 [TEST] CPU read @0x704
1983155 [L1] Cache miss: addr = 704
1983235 [L2] Cache miss: addr = 704
1984125 [MEM] Mem hit: addr = 1fc, data = e0
1984135 [L2] Cache Allocate: addr = 704 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1984145 [L1] Cache Allocate: addr = 704 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
1984145 [L1] Cache hit from L2: addr = 704, data = e4
1984145 [TEST] CPU read @0x30c
1984155 [L1] Cache miss: addr = 30c
1984235 [L2] Cache miss: addr = 30c
1985125 [MEM] Mem hit: addr = 704, data = 00
1985135 [L2] Cache Allocate: addr = 30c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1985145 [L1] Cache Allocate: addr = 30c data = 0f0e0d0c0b0a09080706050403020100
1985145 [L1] Cache hit from L2: addr = 30c, data = 0c
1985145 [TEST] CPU read @0x56f
1985155 [L1] Cache miss: addr = 56f
1985235 [L2] Cache miss: addr = 56f
1986125 [MEM] Mem hit: addr = 30c, data = 00
1986135 [L2] Cache Allocate: addr = 56f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1986145 [L1] Cache Allocate: addr = 56f data = 0f0e0d0c0b0a09080706050403020100
1986145 [L1] Cache hit from L2: addr = 56f, data = 0f
1986145 [TEST] CPU read @0x1ac
1986155 [L1] Cache miss: addr = 1ac
1986235 [L2] Cache miss: addr = 1ac
1987125 [MEM] Mem hit: addr = 56f, data = 60
1987135 [L2] Cache Allocate: addr = 1ac data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1987145 [L1] Cache Allocate: addr = 1ac data = 6f6e6d6c6b6a69686766656463626160
1987145 [L1] Cache hit from L2: addr = 1ac, data = 6c
1987145 [TEST] CPU read @0x753
1987155 [L1] Cache miss: addr = 753
1987235 [L2] Cache miss: addr = 753
1988125 [MEM] Mem hit: addr = 1ac, data = a0
1988135 [L2] Cache Allocate: addr = 753 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1988145 [L1] Cache Allocate: addr = 753 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1988145 [L1] Cache hit from L2: addr = 753, data = b3
1988145 [TEST] CPU read @0x790
1988155 [L1] Cache miss: addr = 790
1988235 [L2] Cache miss: addr = 790
1989125 [MEM] Mem hit: addr = 753, data = 40
1989135 [L2] Cache Allocate: addr = 790 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1989145 [L1] Cache Allocate: addr = 790 data = 5f5e5d5c5b5a59585756555453525150
1989145 [L1] Cache hit from L2: addr = 790, data = 50
1989145 [TEST] CPU read @0x034
1989155 [L1] Cache miss: addr = 034
1989235 [L2] Cache miss: addr = 034
1990125 [MEM] Mem hit: addr = 790, data = 80
1990135 [L2] Cache Allocate: addr = 034 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1990145 [L1] Cache Allocate: addr = 034 data = 9f9e9d9c9b9a99989796959493929190
1990145 [L1] Cache hit from L2: addr = 034, data = 94
1990145 [TEST] CPU read @0x5a6
1990155 [L1] Cache miss: addr = 5a6
1990235 [L2] Cache hit: addr = 5a6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1990245 [L1] Cache Allocate: addr = 5a6 data = 8f8e8d8c8b8a89888786858483828180
1990245 [L1] Cache hit from L2: addr = 5a6, data = 86
1990245 [TEST] CPU read @0x5b1
1990255 [L1] Cache hit: addr = 5b1, data = 91
1990265 [TEST] CPU read @0x310
1990275 [L1] Cache miss: addr = 310
1990335 [L2] Cache miss: addr = 310
1991125 [MEM] Mem hit: addr = 034, data = 20
1991135 [L2] Cache Allocate: addr = 310 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1991145 [L1] Cache Allocate: addr = 310 data = 3f3e3d3c3b3a39383736353433323130
1991145 [L1] Cache hit from L2: addr = 310, data = 30
1991145 [TEST] CPU read @0x537
1991155 [L1] Cache miss: addr = 537
1991235 [L2] Cache miss: addr = 537
1992125 [MEM] Mem hit: addr = 310, data = 00
1992135 [L2] Cache Allocate: addr = 537 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1992145 [L1] Cache Allocate: addr = 537 data = 1f1e1d1c1b1a19181716151413121110
1992145 [L1] Cache hit from L2: addr = 537, data = 17
1992145 [TEST] CPU read @0x6ac
1992155 [L1] Cache miss: addr = 6ac
1992235 [L2] Cache miss: addr = 6ac
1993125 [MEM] Mem hit: addr = 537, data = 20
1993135 [L2] Cache Allocate: addr = 6ac data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1993145 [L1] Cache Allocate: addr = 6ac data = 2f2e2d2c2b2a29282726252423222120
1993145 [L1] Cache hit from L2: addr = 6ac, data = 2c
1993145 [TEST] CPU read @0x1a9
1993155 [L1] Cache miss: addr = 1a9
1993235 [L2] Cache miss: addr = 1a9
1994125 [MEM] Mem hit: addr = 6ac, data = a0
1994135 [L2] Cache Allocate: addr = 1a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1994145 [L1] Cache Allocate: addr = 1a9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1994145 [L1] Cache hit from L2: addr = 1a9, data = a9
1994145 [TEST] CPU read @0x425
1994155 [L1] Cache miss: addr = 425
1994235 [L2] Cache miss: addr = 425
1995125 [MEM] Mem hit: addr = 1a9, data = a0
1995135 [L2] Cache Allocate: addr = 425 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1995145 [L1] Cache Allocate: addr = 425 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1995145 [L1] Cache hit from L2: addr = 425, data = a5
1995145 [TEST] CPU read @0x73b
1995155 [L1] Cache miss: addr = 73b
1995235 [L2] Cache miss: addr = 73b
1996125 [MEM] Mem hit: addr = 425, data = 20
1996135 [L2] Cache Allocate: addr = 73b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1996145 [L1] Cache Allocate: addr = 73b data = 3f3e3d3c3b3a39383736353433323130
1996145 [L1] Cache hit from L2: addr = 73b, data = 3b
1996145 [TEST] CPU read @0x36e
1996155 [L1] Cache hit: addr = 36e, data = ce
1996165 [TEST] CPU read @0x1d5
1996175 [L1] Cache miss: addr = 1d5
1996235 [L2] Cache miss: addr = 1d5
1997125 [MEM] Mem hit: addr = 73b, data = 20
1997135 [L2] Cache Allocate: addr = 1d5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1997145 [L1] Cache Allocate: addr = 1d5 data = 3f3e3d3c3b3a39383736353433323130
1997145 [L1] Cache hit from L2: addr = 1d5, data = 35
1997145 [TEST] CPU read @0x7d1
1997155 [L1] Cache miss: addr = 7d1
1997235 [L2] Cache hit: addr = 7d1, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1997245 [L1] Cache Allocate: addr = 7d1 data = 4f4e4d4c4b4a49484746454443424140
1997245 [L1] Cache hit from L2: addr = 7d1, data = 41
1997245 [TEST] CPU read @0x596
1997255 [L1] Cache miss: addr = 596
1997335 [L2] Cache miss: addr = 596
1998125 [MEM] Mem hit: addr = 1d5, data = c0
1998135 [L2] Cache Allocate: addr = 596 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1998145 [L1] Cache Allocate: addr = 596 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1998145 [L1] Cache hit from L2: addr = 596, data = d6
1998145 [TEST] CPU read @0x70a
1998155 [L1] Cache miss: addr = 70a
1998235 [L2] Cache miss: addr = 70a
1999125 [MEM] Mem hit: addr = 596, data = 80
1999135 [L2] Cache Allocate: addr = 70a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1999145 [L1] Cache Allocate: addr = 70a data = 8f8e8d8c8b8a89888786858483828180
1999145 [L1] Cache hit from L2: addr = 70a, data = 8a
1999145 [TEST] CPU read @0x1ff
1999155 [L1] Cache miss: addr = 1ff
1999235 [L2] Cache miss: addr = 1ff
2000125 [MEM] Mem hit: addr = 70a, data = 00
2000135 [L2] Cache Allocate: addr = 1ff data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2000145 [L1] Cache Allocate: addr = 1ff data = 1f1e1d1c1b1a19181716151413121110
2000145 [L1] Cache hit from L2: addr = 1ff, data = 1f
2000145 [TEST] CPU read @0x6a6
2000155 [L1] Cache miss: addr = 6a6
2000235 [L2] Cache miss: addr = 6a6
2001125 [MEM] Mem hit: addr = 1ff, data = e0
2001135 [L2] Cache Allocate: addr = 6a6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2001145 [L1] Cache Allocate: addr = 6a6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2001145 [L1] Cache hit from L2: addr = 6a6, data = e6
2001145 [TEST] CPU read @0x6f9
2001155 [L1] Cache miss: addr = 6f9
2001235 [L2] Cache miss: addr = 6f9
2002125 [MEM] Mem hit: addr = 6a6, data = a0
2002135 [L2] Cache Allocate: addr = 6f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2002145 [L1] Cache Allocate: addr = 6f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2002145 [L1] Cache hit from L2: addr = 6f9, data = b9
2002145 [TEST] CPU read @0x447
2002155 [L1] Cache miss: addr = 447
2002235 [L2] Cache miss: addr = 447
2003125 [MEM] Mem hit: addr = 6f9, data = e0
2003135 [L2] Cache Allocate: addr = 447 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2003145 [L1] Cache Allocate: addr = 447 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2003145 [L1] Cache hit from L2: addr = 447, data = e7
2003145 [TEST] CPU read @0x40b
2003155 [L1] Cache miss: addr = 40b
2003235 [L2] Cache miss: addr = 40b
2004125 [MEM] Mem hit: addr = 447, data = 40
2004135 [L2] Cache Allocate: addr = 40b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2004145 [L1] Cache Allocate: addr = 40b data = 4f4e4d4c4b4a49484746454443424140
2004145 [L1] Cache hit from L2: addr = 40b, data = 4b
2004145 [TEST] CPU read @0x7f3
2004155 [L1] Cache miss: addr = 7f3
2004235 [L2] Cache miss: addr = 7f3
2005125 [MEM] Mem hit: addr = 40b, data = 00
2005135 [L2] Cache Allocate: addr = 7f3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2005145 [L1] Cache Allocate: addr = 7f3 data = 1f1e1d1c1b1a19181716151413121110
2005145 [L1] Cache hit from L2: addr = 7f3, data = 13
2005145 [TEST] CPU read @0x3ba
2005155 [L1] Cache miss: addr = 3ba
2005235 [L2] Cache miss: addr = 3ba
2006125 [MEM] Mem hit: addr = 7f3, data = e0
2006135 [L2] Cache Allocate: addr = 3ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2006145 [L1] Cache Allocate: addr = 3ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2006145 [L1] Cache hit from L2: addr = 3ba, data = fa
2006145 [TEST] CPU read @0x09b
2006155 [L1] Cache miss: addr = 09b
2006235 [L2] Cache miss: addr = 09b
2007125 [MEM] Mem hit: addr = 3ba, data = a0
2007135 [L2] Cache Allocate: addr = 09b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2007145 [L1] Cache Allocate: addr = 09b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2007145 [L1] Cache hit from L2: addr = 09b, data = bb
2007145 [TEST] CPU read @0x7f9
2007155 [L1] Cache miss: addr = 7f9
2007235 [L2] Cache miss: addr = 7f9
2008125 [MEM] Mem hit: addr = 09b, data = 80
2008135 [L2] Cache Allocate: addr = 7f9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2008145 [L1] Cache Allocate: addr = 7f9 data = 9f9e9d9c9b9a99989796959493929190
2008145 [L1] Cache hit from L2: addr = 7f9, data = 99
2008145 [TEST] CPU read @0x3ec
2008155 [L1] Cache miss: addr = 3ec
2008235 [L2] Cache hit: addr = 3ec, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2008245 [L1] Cache Allocate: addr = 3ec data = 6f6e6d6c6b6a69686766656463626160
2008245 [L1] Cache hit from L2: addr = 3ec, data = 6c
2008245 [TEST] CPU read @0x494
2008255 [L1] Cache miss: addr = 494
2008335 [L2] Cache hit: addr = 494, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2008345 [L1] Cache Allocate: addr = 494 data = 2f2e2d2c2b2a29282726252423222120
2008345 [L1] Cache hit from L2: addr = 494, data = 24
2008345 [TEST] CPU read @0x199
2008355 [L1] Cache miss: addr = 199
2008435 [L2] Cache miss: addr = 199
2009125 [MEM] Mem hit: addr = 7f9, data = e0
2009135 [L2] Cache Allocate: addr = 199 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2009145 [L1] Cache Allocate: addr = 199 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2009145 [L1] Cache hit from L2: addr = 199, data = f9
2009145 [TEST] CPU read @0x6ac
2009155 [L1] Cache miss: addr = 6ac
2009235 [L2] Cache miss: addr = 6ac
2010125 [MEM] Mem hit: addr = 199, data = 80
2010135 [L2] Cache Allocate: addr = 6ac data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2010145 [L1] Cache Allocate: addr = 6ac data = 8f8e8d8c8b8a89888786858483828180
2010145 [L1] Cache hit from L2: addr = 6ac, data = 8c
2010145 [TEST] CPU read @0x103
2010155 [L1] Cache miss: addr = 103
2010235 [L2] Cache miss: addr = 103
2011125 [MEM] Mem hit: addr = 6ac, data = a0
2011135 [L2] Cache Allocate: addr = 103 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2011145 [L1] Cache Allocate: addr = 103 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2011145 [L1] Cache hit from L2: addr = 103, data = a3
2011145 [TEST] CPU read @0x664
2011155 [L1] Cache miss: addr = 664
2011235 [L2] Cache miss: addr = 664
2012125 [MEM] Mem hit: addr = 103, data = 00
2012135 [L2] Cache Allocate: addr = 664 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2012145 [L1] Cache Allocate: addr = 664 data = 0f0e0d0c0b0a09080706050403020100
2012145 [L1] Cache hit from L2: addr = 664, data = 04
2012145 [TEST] CPU read @0x6d9
2012155 [L1] Cache hit: addr = 6d9, data = b9
2012165 [TEST] CPU read @0x4b2
2012175 [L1] Cache miss: addr = 4b2
2012235 [L2] Cache miss: addr = 4b2
2013125 [MEM] Mem hit: addr = 664, data = 60
2013135 [L2] Cache Allocate: addr = 4b2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2013145 [L1] Cache Allocate: addr = 4b2 data = 7f7e7d7c7b7a79787776757473727170
2013145 [L1] Cache hit from L2: addr = 4b2, data = 72
2013145 [TEST] CPU read @0x263
2013155 [L1] Cache miss: addr = 263
2013235 [L2] Cache miss: addr = 263
2014125 [MEM] Mem hit: addr = 4b2, data = a0
2014135 [L2] Cache Allocate: addr = 263 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2014145 [L1] Cache Allocate: addr = 263 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2014145 [L1] Cache hit from L2: addr = 263, data = a3
2014145 [TEST] CPU read @0x0cb
2014155 [L1] Cache miss: addr = 0cb
2014235 [L2] Cache miss: addr = 0cb
2015125 [MEM] Mem hit: addr = 263, data = 60
2015135 [L2] Cache Allocate: addr = 0cb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2015145 [L1] Cache Allocate: addr = 0cb data = 6f6e6d6c6b6a69686766656463626160
2015145 [L1] Cache hit from L2: addr = 0cb, data = 6b
2015145 [TEST] CPU read @0x1f4
2015155 [L1] Cache miss: addr = 1f4
2015235 [L2] Cache miss: addr = 1f4
2016125 [MEM] Mem hit: addr = 0cb, data = c0
2016135 [L2] Cache Allocate: addr = 1f4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2016145 [L1] Cache Allocate: addr = 1f4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2016145 [L1] Cache hit from L2: addr = 1f4, data = d4
2016145 [TEST] CPU read @0x1bf
2016155 [L1] Cache miss: addr = 1bf
2016235 [L2] Cache miss: addr = 1bf
2017125 [MEM] Mem hit: addr = 1f4, data = e0
2017135 [L2] Cache Allocate: addr = 1bf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2017145 [L1] Cache Allocate: addr = 1bf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2017145 [L1] Cache hit from L2: addr = 1bf, data = ff
2017145 [TEST] CPU read @0x4dc
2017155 [L1] Cache miss: addr = 4dc
2017235 [L2] Cache hit: addr = 4dc, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2017245 [L1] Cache Allocate: addr = 4dc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2017245 [L1] Cache hit from L2: addr = 4dc, data = ec
2017245 [TEST] CPU read @0x333
2017255 [L1] Cache miss: addr = 333
2017335 [L2] Cache miss: addr = 333
2018125 [MEM] Mem hit: addr = 1bf, data = a0
2018135 [L2] Cache Allocate: addr = 333 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2018145 [L1] Cache Allocate: addr = 333 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2018145 [L1] Cache hit from L2: addr = 333, data = b3
2018145 [TEST] CPU read @0x7b8
2018155 [L1] Cache miss: addr = 7b8
2018235 [L2] Cache miss: addr = 7b8
2019125 [MEM] Mem hit: addr = 333, data = 20
2019135 [L2] Cache Allocate: addr = 7b8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2019145 [L1] Cache Allocate: addr = 7b8 data = 3f3e3d3c3b3a39383736353433323130
2019145 [L1] Cache hit from L2: addr = 7b8, data = 38
2019145 [TEST] CPU read @0x31e
2019155 [L1] Cache miss: addr = 31e
2019235 [L2] Cache miss: addr = 31e
2020125 [MEM] Mem hit: addr = 7b8, data = a0
2020135 [L2] Cache Allocate: addr = 31e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2020145 [L1] Cache Allocate: addr = 31e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2020145 [L1] Cache hit from L2: addr = 31e, data = be
2020145 [TEST] CPU read @0x517
2020155 [L1] Cache miss: addr = 517
2020235 [L2] Cache miss: addr = 517
2021125 [MEM] Mem hit: addr = 31e, data = 00
2021135 [L2] Cache Allocate: addr = 517 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2021145 [L1] Cache Allocate: addr = 517 data = 1f1e1d1c1b1a19181716151413121110
2021145 [L1] Cache hit from L2: addr = 517, data = 17
2021145 [TEST] CPU read @0x532
2021155 [L1] Cache miss: addr = 532
2021235 [L2] Cache miss: addr = 532
2022125 [MEM] Mem hit: addr = 517, data = 00
2022135 [L2] Cache Allocate: addr = 532 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2022145 [L1] Cache Allocate: addr = 532 data = 1f1e1d1c1b1a19181716151413121110
2022145 [L1] Cache hit from L2: addr = 532, data = 12
2022145 [TEST] CPU read @0x313
2022155 [L1] Cache miss: addr = 313
2022235 [L2] Cache miss: addr = 313
2023125 [MEM] Mem hit: addr = 532, data = 20
2023135 [L2] Cache Allocate: addr = 313 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2023145 [L1] Cache Allocate: addr = 313 data = 3f3e3d3c3b3a39383736353433323130
2023145 [L1] Cache hit from L2: addr = 313, data = 33
2023145 [TEST] CPU read @0x0c4
2023155 [L1] Cache hit: addr = 0c4, data = 64
2023165 [TEST] CPU read @0x56b
2023175 [L1] Cache miss: addr = 56b
2023235 [L2] Cache miss: addr = 56b
2024125 [MEM] Mem hit: addr = 313, data = 00
2024135 [L2] Cache Allocate: addr = 56b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2024145 [L1] Cache Allocate: addr = 56b data = 0f0e0d0c0b0a09080706050403020100
2024145 [L1] Cache hit from L2: addr = 56b, data = 0b
2024145 [TEST] CPU read @0x6c3
2024155 [L1] Cache miss: addr = 6c3
2024235 [L2] Cache hit: addr = 6c3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2024245 [L1] Cache Allocate: addr = 6c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2024245 [L1] Cache hit from L2: addr = 6c3, data = a3
2024245 [TEST] CPU read @0x3e7
2024255 [L1] Cache miss: addr = 3e7
2024335 [L2] Cache hit: addr = 3e7, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2024345 [L1] Cache Allocate: addr = 3e7 data = 6f6e6d6c6b6a69686766656463626160
2024345 [L1] Cache hit from L2: addr = 3e7, data = 67
2024345 [TEST] CPU read @0x645
2024355 [L1] Cache miss: addr = 645
2024435 [L2] Cache miss: addr = 645
2025125 [MEM] Mem hit: addr = 56b, data = 60
2025135 [L2] Cache Allocate: addr = 645 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2025145 [L1] Cache Allocate: addr = 645 data = 6f6e6d6c6b6a69686766656463626160
2025145 [L1] Cache hit from L2: addr = 645, data = 65
2025145 [TEST] CPU read @0x32c
2025155 [L1] Cache miss: addr = 32c
2025235 [L2] Cache miss: addr = 32c
2026125 [MEM] Mem hit: addr = 645, data = 40
2026135 [L2] Cache Allocate: addr = 32c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2026145 [L1] Cache Allocate: addr = 32c data = 4f4e4d4c4b4a49484746454443424140
2026145 [L1] Cache hit from L2: addr = 32c, data = 4c
2026145 [TEST] CPU read @0x645
2026155 [L1] Cache miss: addr = 645
2026235 [L2] Cache hit: addr = 645, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2026245 [L1] Cache Allocate: addr = 645 data = 6f6e6d6c6b6a69686766656463626160
2026245 [L1] Cache hit from L2: addr = 645, data = 65
2026245 [TEST] CPU read @0x74d
2026255 [L1] Cache miss: addr = 74d
2026335 [L2] Cache miss: addr = 74d
2027125 [MEM] Mem hit: addr = 32c, data = 20
2027135 [L2] Cache Allocate: addr = 74d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2027145 [L1] Cache Allocate: addr = 74d data = 2f2e2d2c2b2a29282726252423222120
2027145 [L1] Cache hit from L2: addr = 74d, data = 2d
2027145 [TEST] CPU read @0x664
2027155 [L1] Cache miss: addr = 664
2027235 [L2] Cache miss: addr = 664
2028125 [MEM] Mem hit: addr = 74d, data = 40
2028135 [L2] Cache Allocate: addr = 664 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2028145 [L1] Cache Allocate: addr = 664 data = 4f4e4d4c4b4a49484746454443424140
2028145 [L1] Cache hit from L2: addr = 664, data = 44
2028145 [TEST] CPU read @0x0ce
2028155 [L1] Cache miss: addr = 0ce
2028235 [L2] Cache miss: addr = 0ce
2029125 [MEM] Mem hit: addr = 664, data = 60
2029135 [L2] Cache Allocate: addr = 0ce data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2029145 [L1] Cache Allocate: addr = 0ce data = 6f6e6d6c6b6a69686766656463626160
2029145 [L1] Cache hit from L2: addr = 0ce, data = 6e
2029145 [TEST] CPU read @0x1bd
2029155 [L1] Cache miss: addr = 1bd
2029235 [L2] Cache miss: addr = 1bd
2030125 [MEM] Mem hit: addr = 0ce, data = c0
2030135 [L2] Cache Allocate: addr = 1bd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2030145 [L1] Cache Allocate: addr = 1bd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2030145 [L1] Cache hit from L2: addr = 1bd, data = dd
2030145 [TEST] CPU read @0x269
2030155 [L1] Cache miss: addr = 269
2030235 [L2] Cache miss: addr = 269
2031125 [MEM] Mem hit: addr = 1bd, data = a0
2031135 [L2] Cache Allocate: addr = 269 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2031145 [L1] Cache Allocate: addr = 269 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2031145 [L1] Cache hit from L2: addr = 269, data = a9
2031145 [TEST] CPU read @0x168
2031155 [L1] Cache miss: addr = 168
2031235 [L2] Cache hit: addr = 168, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2031245 [L1] Cache Allocate: addr = 168 data = 4f4e4d4c4b4a49484746454443424140
2031245 [L1] Cache hit from L2: addr = 168, data = 48
2031245 [TEST] CPU read @0x3ae
2031255 [L1] Cache miss: addr = 3ae
2031335 [L2] Cache miss: addr = 3ae
2032125 [MEM] Mem hit: addr = 269, data = 60
2032135 [L2] Cache Allocate: addr = 3ae data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2032145 [L1] Cache Allocate: addr = 3ae data = 6f6e6d6c6b6a69686766656463626160
2032145 [L1] Cache hit from L2: addr = 3ae, data = 6e
2032145 [TEST] CPU read @0x05e
2032155 [L1] Cache miss: addr = 05e
2032235 [L2] Cache miss: addr = 05e
2033125 [MEM] Mem hit: addr = 3ae, data = a0
2033135 [L2] Cache Allocate: addr = 05e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2033145 [L1] Cache Allocate: addr = 05e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2033145 [L1] Cache hit from L2: addr = 05e, data = be
2033145 [TEST] CPU read @0x05e
2033155 [L1] Cache hit: addr = 05e, data = be
2033165 [TEST] CPU read @0x605
2033175 [L1] Cache miss: addr = 605
2033235 [L2] Cache miss: addr = 605
2034125 [MEM] Mem hit: addr = 05e, data = 40
2034135 [L2] Cache Allocate: addr = 605 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2034145 [L1] Cache Allocate: addr = 605 data = 4f4e4d4c4b4a49484746454443424140
2034145 [L1] Cache hit from L2: addr = 605, data = 45
2034145 [TEST] CPU read @0x7dc
2034155 [L1] Cache miss: addr = 7dc
2034235 [L2] Cache hit: addr = 7dc, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2034245 [L1] Cache Allocate: addr = 7dc data = 4f4e4d4c4b4a49484746454443424140
2034245 [L1] Cache hit from L2: addr = 7dc, data = 4c
2034245 [TEST] CPU read @0x2b6
2034255 [L1] Cache miss: addr = 2b6
2034335 [L2] Cache miss: addr = 2b6
2035125 [MEM] Mem hit: addr = 605, data = 00
2035135 [L2] Cache Allocate: addr = 2b6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2035145 [L1] Cache Allocate: addr = 2b6 data = 1f1e1d1c1b1a19181716151413121110
2035145 [L1] Cache hit from L2: addr = 2b6, data = 16
2035145 [TEST] CPU read @0x58b
2035155 [L1] Cache miss: addr = 58b
2035235 [L2] Cache miss: addr = 58b
2036125 [MEM] Mem hit: addr = 2b6, data = a0
2036135 [L2] Cache Allocate: addr = 58b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2036145 [L1] Cache Allocate: addr = 58b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2036145 [L1] Cache hit from L2: addr = 58b, data = ab
2036145 [TEST] CPU read @0x3fa
2036155 [L1] Cache hit: addr = 3fa, data = 7a
2036165 [TEST] CPU read @0x7c5
2036175 [L1] Cache miss: addr = 7c5
2036235 [L2] Cache hit: addr = 7c5, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2036245 [L1] Cache Allocate: addr = 7c5 data = 4f4e4d4c4b4a49484746454443424140
2036245 [L1] Cache hit from L2: addr = 7c5, data = 45
2036245 [TEST] CPU read @0x192
2036255 [L1] Cache miss: addr = 192
2036335 [L2] Cache miss: addr = 192
2037125 [MEM] Mem hit: addr = 58b, data = 80
2037135 [L2] Cache Allocate: addr = 192 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2037145 [L1] Cache Allocate: addr = 192 data = 9f9e9d9c9b9a99989796959493929190
2037145 [L1] Cache hit from L2: addr = 192, data = 92
2037145 [TEST] CPU read @0x391
2037155 [L1] Cache miss: addr = 391
2037235 [L2] Cache miss: addr = 391
2038125 [MEM] Mem hit: addr = 192, data = 80
2038135 [L2] Cache Allocate: addr = 391 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2038145 [L1] Cache Allocate: addr = 391 data = 9f9e9d9c9b9a99989796959493929190
2038145 [L1] Cache hit from L2: addr = 391, data = 91
2038145 [TEST] CPU read @0x330
2038155 [L1] Cache miss: addr = 330
2038235 [L2] Cache miss: addr = 330
2039125 [MEM] Mem hit: addr = 391, data = 80
2039135 [L2] Cache Allocate: addr = 330 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2039145 [L1] Cache Allocate: addr = 330 data = 9f9e9d9c9b9a99989796959493929190
2039145 [L1] Cache hit from L2: addr = 330, data = 90
2039145 [TEST] CPU read @0x104
2039155 [L1] Cache miss: addr = 104
2039235 [L2] Cache miss: addr = 104
2040125 [MEM] Mem hit: addr = 330, data = 20
2040135 [L2] Cache Allocate: addr = 104 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2040145 [L1] Cache Allocate: addr = 104 data = 2f2e2d2c2b2a29282726252423222120
2040145 [L1] Cache hit from L2: addr = 104, data = 24
2040145 [TEST] CPU read @0x2fd
2040155 [L1] Cache miss: addr = 2fd
2040235 [L2] Cache hit: addr = 2fd, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2040245 [L1] Cache Allocate: addr = 2fd data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2040245 [L1] Cache hit from L2: addr = 2fd, data = cd
2040245 [TEST] CPU read @0x149
2040255 [L1] Cache miss: addr = 149
2040335 [L2] Cache miss: addr = 149
2041125 [MEM] Mem hit: addr = 104, data = 00
2041135 [L2] Cache Allocate: addr = 149 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2041145 [L1] Cache Allocate: addr = 149 data = 0f0e0d0c0b0a09080706050403020100
2041145 [L1] Cache hit from L2: addr = 149, data = 09
2041145 [TEST] CPU read @0x581
2041155 [L1] Cache miss: addr = 581
2041235 [L2] Cache miss: addr = 581
2042125 [MEM] Mem hit: addr = 149, data = 40
2042135 [L2] Cache Allocate: addr = 581 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2042145 [L1] Cache Allocate: addr = 581 data = 4f4e4d4c4b4a49484746454443424140
2042145 [L1] Cache hit from L2: addr = 581, data = 41
2042145 [TEST] CPU read @0x549
2042155 [L1] Cache miss: addr = 549
2042235 [L2] Cache hit: addr = 549, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2042245 [L1] Cache Allocate: addr = 549 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2042245 [L1] Cache hit from L2: addr = 549, data = c9
2042245 [TEST] CPU read @0x061
2042255 [L1] Cache miss: addr = 061
2042335 [L2] Cache miss: addr = 061
2043125 [MEM] Mem hit: addr = 581, data = 80
2043135 [L2] Cache Allocate: addr = 061 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2043145 [L1] Cache Allocate: addr = 061 data = 8f8e8d8c8b8a89888786858483828180
2043145 [L1] Cache hit from L2: addr = 061, data = 81
2043145 [TEST] CPU read @0x14b
2043155 [L1] Cache miss: addr = 14b
2043235 [L2] Cache miss: addr = 14b
2044125 [MEM] Mem hit: addr = 061, data = 60
2044135 [L2] Cache Allocate: addr = 14b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2044145 [L1] Cache Allocate: addr = 14b data = 6f6e6d6c6b6a69686766656463626160
2044145 [L1] Cache hit from L2: addr = 14b, data = 6b
2044145 [TEST] CPU read @0x0e9
2044155 [L1] Cache miss: addr = 0e9
2044235 [L2] Cache miss: addr = 0e9
2045125 [MEM] Mem hit: addr = 14b, data = 40
2045135 [L2] Cache Allocate: addr = 0e9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2045145 [L1] Cache Allocate: addr = 0e9 data = 4f4e4d4c4b4a49484746454443424140
2045145 [L1] Cache hit from L2: addr = 0e9, data = 49
2045145 [TEST] CPU read @0x593
2045155 [L1] Cache miss: addr = 593
2045235 [L2] Cache miss: addr = 593
2046125 [MEM] Mem hit: addr = 0e9, data = e0
2046135 [L2] Cache Allocate: addr = 593 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2046145 [L1] Cache Allocate: addr = 593 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2046145 [L1] Cache hit from L2: addr = 593, data = f3
2046145 [TEST] CPU read @0x23b
2046155 [L1] Cache miss: addr = 23b
2046235 [L2] Cache hit: addr = 23b, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2046245 [L1] Cache Allocate: addr = 23b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2046245 [L1] Cache hit from L2: addr = 23b, data = eb
2046245 [TEST] CPU read @0x0ff
2046255 [L1] Cache miss: addr = 0ff
2046335 [L2] Cache hit: addr = 0ff, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2046345 [L1] Cache Allocate: addr = 0ff data = 4f4e4d4c4b4a49484746454443424140
2046345 [L1] Cache hit from L2: addr = 0ff, data = 4f
2046345 [TEST] CPU read @0x558
2046355 [L1] Cache hit: addr = 558, data = d8
2046365 [TEST] CPU read @0x7b4
2046375 [L1] Cache miss: addr = 7b4
2046435 [L2] Cache miss: addr = 7b4
2047125 [MEM] Mem hit: addr = 593, data = 80
2047135 [L2] Cache Allocate: addr = 7b4 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2047145 [L1] Cache Allocate: addr = 7b4 data = 9f9e9d9c9b9a99989796959493929190
2047145 [L1] Cache hit from L2: addr = 7b4, data = 94
2047145 [TEST] CPU read @0x154
2047155 [L1] Cache miss: addr = 154
2047235 [L2] Cache miss: addr = 154
2048125 [MEM] Mem hit: addr = 7b4, data = a0
2048135 [L2] Cache Allocate: addr = 154 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2048145 [L1] Cache Allocate: addr = 154 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2048145 [L1] Cache hit from L2: addr = 154, data = b4
2048145 [TEST] CPU read @0x3f8
2048155 [L1] Cache hit: addr = 3f8, data = 78
2048165 [TEST] CPU read @0x2d8
2048175 [L1] Cache miss: addr = 2d8
2048235 [L2] Cache miss: addr = 2d8
2049125 [MEM] Mem hit: addr = 154, data = 40
2049135 [L2] Cache Allocate: addr = 2d8 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2049145 [L1] Cache Allocate: addr = 2d8 data = 5f5e5d5c5b5a59585756555453525150
2049145 [L1] Cache hit from L2: addr = 2d8, data = 58
2049145 [TEST] CPU read @0x355
2049155 [L1] Cache miss: addr = 355
2049235 [L2] Cache miss: addr = 355
2050125 [MEM] Mem hit: addr = 2d8, data = c0
2050135 [L2] Cache Allocate: addr = 355 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2050145 [L1] Cache Allocate: addr = 355 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2050145 [L1] Cache hit from L2: addr = 355, data = d5
2050145 [TEST] CPU read @0x103
2050155 [L1] Cache miss: addr = 103
2050235 [L2] Cache miss: addr = 103
2051125 [MEM] Mem hit: addr = 355, data = 40
2051135 [L2] Cache Allocate: addr = 103 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2051145 [L1] Cache Allocate: addr = 103 data = 4f4e4d4c4b4a49484746454443424140
2051145 [L1] Cache hit from L2: addr = 103, data = 43
2051145 [TEST] CPU read @0x28b
2051155 [L1] Cache miss: addr = 28b
2051235 [L2] Cache miss: addr = 28b
2052125 [MEM] Mem hit: addr = 103, data = 00
2052135 [L2] Cache Allocate: addr = 28b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2052145 [L1] Cache Allocate: addr = 28b data = 0f0e0d0c0b0a09080706050403020100
2052145 [L1] Cache hit from L2: addr = 28b, data = 0b
2052145 [TEST] CPU read @0x248
2052155 [L1] Cache hit: addr = 248, data = e8
2052165 [TEST] CPU read @0x574
2052175 [L1] Cache miss: addr = 574
2052235 [L2] Cache miss: addr = 574
2053125 [MEM] Mem hit: addr = 28b, data = 80
2053135 [L2] Cache Allocate: addr = 574 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2053145 [L1] Cache Allocate: addr = 574 data = 9f9e9d9c9b9a99989796959493929190
2053145 [L1] Cache hit from L2: addr = 574, data = 94
2053145 [TEST] CPU read @0x76c
2053155 [L1] Cache miss: addr = 76c
2053235 [L2] Cache miss: addr = 76c
2054125 [MEM] Mem hit: addr = 574, data = 60
2054135 [L2] Cache Allocate: addr = 76c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2054145 [L1] Cache Allocate: addr = 76c data = 6f6e6d6c6b6a69686766656463626160
2054145 [L1] Cache hit from L2: addr = 76c, data = 6c
2054145 [TEST] CPU read @0x656
2054155 [L1] Cache miss: addr = 656
2054235 [L2] Cache miss: addr = 656
2055125 [MEM] Mem hit: addr = 76c, data = 60
2055135 [L2] Cache Allocate: addr = 656 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2055145 [L1] Cache Allocate: addr = 656 data = 7f7e7d7c7b7a79787776757473727170
2055145 [L1] Cache hit from L2: addr = 656, data = 76
2055145 [TEST] CPU read @0x659
2055155 [L1] Cache hit: addr = 659, data = 79
2055165 [TEST] CPU read @0x497
2055175 [L1] Cache miss: addr = 497
2055235 [L2] Cache hit: addr = 497, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2055245 [L1] Cache Allocate: addr = 497 data = 2f2e2d2c2b2a29282726252423222120
2055245 [L1] Cache hit from L2: addr = 497, data = 27
2055245 [TEST] CPU read @0x42e
2055255 [L1] Cache miss: addr = 42e
2055335 [L2] Cache miss: addr = 42e
2056125 [MEM] Mem hit: addr = 656, data = 40
2056135 [L2] Cache Allocate: addr = 42e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2056145 [L1] Cache Allocate: addr = 42e data = 4f4e4d4c4b4a49484746454443424140
2056145 [L1] Cache hit from L2: addr = 42e, data = 4e
2056145 [TEST] CPU read @0x0c3
2056155 [L1] Cache miss: addr = 0c3
2056235 [L2] Cache miss: addr = 0c3
2057125 [MEM] Mem hit: addr = 42e, data = 20
2057135 [L2] Cache Allocate: addr = 0c3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2057145 [L1] Cache Allocate: addr = 0c3 data = 2f2e2d2c2b2a29282726252423222120
2057145 [L1] Cache hit from L2: addr = 0c3, data = 23
2057145 [TEST] CPU read @0x00e
2057155 [L1] Cache miss: addr = 00e
2057235 [L2] Cache miss: addr = 00e
2058125 [MEM] Mem hit: addr = 0c3, data = c0
2058135 [L2] Cache Allocate: addr = 00e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2058145 [L1] Cache Allocate: addr = 00e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2058145 [L1] Cache hit from L2: addr = 00e, data = ce
2058145 [TEST] CPU read @0x3a0
2058155 [L1] Cache miss: addr = 3a0
2058235 [L2] Cache miss: addr = 3a0
2059125 [MEM] Mem hit: addr = 00e, data = 00
2059135 [L2] Cache Allocate: addr = 3a0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2059145 [L1] Cache Allocate: addr = 3a0 data = 0f0e0d0c0b0a09080706050403020100
2059145 [L1] Cache hit from L2: addr = 3a0, data = 00
2059145 [TEST] CPU read @0x37f
2059155 [L1] Cache hit: addr = 37f, data = cf
2059165 [TEST] CPU read @0x71d
2059175 [L1] Cache miss: addr = 71d
2059235 [L2] Cache miss: addr = 71d
2060125 [MEM] Mem hit: addr = 3a0, data = a0
2060135 [L2] Cache Allocate: addr = 71d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2060145 [L1] Cache Allocate: addr = 71d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2060145 [L1] Cache hit from L2: addr = 71d, data = bd
2060145 [TEST] CPU read @0x76f
2060155 [L1] Cache miss: addr = 76f
2060235 [L2] Cache miss: addr = 76f
2061125 [MEM] Mem hit: addr = 71d, data = 00
2061135 [L2] Cache Allocate: addr = 76f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2061145 [L1] Cache Allocate: addr = 76f data = 0f0e0d0c0b0a09080706050403020100
2061145 [L1] Cache hit from L2: addr = 76f, data = 0f
2061145 [TEST] CPU read @0x28e
2061155 [L1] Cache miss: addr = 28e
2061235 [L2] Cache miss: addr = 28e
2062125 [MEM] Mem hit: addr = 76f, data = 60
2062135 [L2] Cache Allocate: addr = 28e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2062145 [L1] Cache Allocate: addr = 28e data = 6f6e6d6c6b6a69686766656463626160
2062145 [L1] Cache hit from L2: addr = 28e, data = 6e
2062145 [TEST] CPU read @0x12b
2062155 [L1] Cache miss: addr = 12b
2062235 [L2] Cache miss: addr = 12b
2063125 [MEM] Mem hit: addr = 28e, data = 80
2063135 [L2] Cache Allocate: addr = 12b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2063145 [L1] Cache Allocate: addr = 12b data = 8f8e8d8c8b8a89888786858483828180
2063145 [L1] Cache hit from L2: addr = 12b, data = 8b
2063145 [TEST] CPU read @0x355
2063155 [L1] Cache miss: addr = 355
2063235 [L2] Cache miss: addr = 355
2064125 [MEM] Mem hit: addr = 12b, data = 20
2064135 [L2] Cache Allocate: addr = 355 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2064145 [L1] Cache Allocate: addr = 355 data = 3f3e3d3c3b3a39383736353433323130
2064145 [L1] Cache hit from L2: addr = 355, data = 35
2064145 [TEST] CPU read @0x6b4
2064155 [L1] Cache miss: addr = 6b4
2064235 [L2] Cache miss: addr = 6b4
2065125 [MEM] Mem hit: addr = 355, data = 40
2065135 [L2] Cache Allocate: addr = 6b4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2065145 [L1] Cache Allocate: addr = 6b4 data = 5f5e5d5c5b5a59585756555453525150
2065145 [L1] Cache hit from L2: addr = 6b4, data = 54
2065145 [TEST] CPU read @0x60a
2065155 [L1] Cache miss: addr = 60a
2065235 [L2] Cache miss: addr = 60a
2066125 [MEM] Mem hit: addr = 6b4, data = a0
2066135 [L2] Cache Allocate: addr = 60a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2066145 [L1] Cache Allocate: addr = 60a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2066145 [L1] Cache hit from L2: addr = 60a, data = aa
2066145 [TEST] CPU read @0x66e
2066155 [L1] Cache miss: addr = 66e
2066235 [L2] Cache miss: addr = 66e
2067125 [MEM] Mem hit: addr = 60a, data = 00
2067135 [L2] Cache Allocate: addr = 66e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2067145 [L1] Cache Allocate: addr = 66e data = 0f0e0d0c0b0a09080706050403020100
2067145 [L1] Cache hit from L2: addr = 66e, data = 0e
2067145 [TEST] CPU read @0x00c
2067155 [L1] Cache miss: addr = 00c
2067235 [L2] Cache miss: addr = 00c
2068125 [MEM] Mem hit: addr = 66e, data = 60
2068135 [L2] Cache Allocate: addr = 00c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2068145 [L1] Cache Allocate: addr = 00c data = 6f6e6d6c6b6a69686766656463626160
2068145 [L1] Cache hit from L2: addr = 00c, data = 6c
2068145 [TEST] CPU read @0x18e
2068155 [L1] Cache miss: addr = 18e
2068235 [L2] Cache miss: addr = 18e
2069125 [MEM] Mem hit: addr = 00c, data = 00
2069135 [L2] Cache Allocate: addr = 18e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2069145 [L1] Cache Allocate: addr = 18e data = 0f0e0d0c0b0a09080706050403020100
2069145 [L1] Cache hit from L2: addr = 18e, data = 0e
2069145 [TEST] CPU read @0x216
2069155 [L1] Cache miss: addr = 216
2069235 [L2] Cache miss: addr = 216
2070125 [MEM] Mem hit: addr = 18e, data = 80
2070135 [L2] Cache Allocate: addr = 216 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2070145 [L1] Cache Allocate: addr = 216 data = 9f9e9d9c9b9a99989796959493929190
2070145 [L1] Cache hit from L2: addr = 216, data = 96
2070145 [TEST] CPU read @0x523
2070155 [L1] Cache miss: addr = 523
2070235 [L2] Cache miss: addr = 523
2071125 [MEM] Mem hit: addr = 216, data = 00
2071135 [L2] Cache Allocate: addr = 523 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2071145 [L1] Cache Allocate: addr = 523 data = 0f0e0d0c0b0a09080706050403020100
2071145 [L1] Cache hit from L2: addr = 523, data = 03
2071145 [TEST] CPU read @0x7fc
2071155 [L1] Cache miss: addr = 7fc
2071235 [L2] Cache miss: addr = 7fc
2072125 [MEM] Mem hit: addr = 523, data = 20
2072135 [L2] Cache Allocate: addr = 7fc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2072145 [L1] Cache Allocate: addr = 7fc data = 3f3e3d3c3b3a39383736353433323130
2072145 [L1] Cache hit from L2: addr = 7fc, data = 3c
2072145 [TEST] CPU read @0x3d4
2072155 [L1] Cache miss: addr = 3d4
2072235 [L2] Cache miss: addr = 3d4
2073125 [MEM] Mem hit: addr = 7fc, data = e0
2073135 [L2] Cache Allocate: addr = 3d4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2073145 [L1] Cache Allocate: addr = 3d4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2073145 [L1] Cache hit from L2: addr = 3d4, data = f4
2073145 [TEST] CPU read @0x3b2
2073155 [L1] Cache miss: addr = 3b2
2073235 [L2] Cache miss: addr = 3b2
2074125 [MEM] Mem hit: addr = 3d4, data = c0
2074135 [L2] Cache Allocate: addr = 3b2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2074145 [L1] Cache Allocate: addr = 3b2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2074145 [L1] Cache hit from L2: addr = 3b2, data = d2
2074145 [TEST] CPU read @0x03b
2074155 [L1] Cache miss: addr = 03b
2074235 [L2] Cache miss: addr = 03b
2075125 [MEM] Mem hit: addr = 3b2, data = a0
2075135 [L2] Cache Allocate: addr = 03b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2075145 [L1] Cache Allocate: addr = 03b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2075145 [L1] Cache hit from L2: addr = 03b, data = bb
2075145 [TEST] CPU read @0x655
2075155 [L1] Cache miss: addr = 655
2075235 [L2] Cache miss: addr = 655
2076125 [MEM] Mem hit: addr = 03b, data = 20
2076135 [L2] Cache Allocate: addr = 655 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2076145 [L1] Cache Allocate: addr = 655 data = 3f3e3d3c3b3a39383736353433323130
2076145 [L1] Cache hit from L2: addr = 655, data = 35
2076145 [TEST] CPU read @0x64b
2076155 [L1] Cache miss: addr = 64b
2076235 [L2] Cache hit: addr = 64b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2076245 [L1] Cache Allocate: addr = 64b data = 2f2e2d2c2b2a29282726252423222120
2076245 [L1] Cache hit from L2: addr = 64b, data = 2b
2076245 [TEST] CPU read @0x4d8
2076255 [L1] Cache miss: addr = 4d8
2076335 [L2] Cache hit: addr = 4d8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2076345 [L1] Cache Allocate: addr = 4d8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2076345 [L1] Cache hit from L2: addr = 4d8, data = e8
2076345 [TEST] CPU read @0x6fe
2076355 [L1] Cache miss: addr = 6fe
2076435 [L2] Cache miss: addr = 6fe
2077125 [MEM] Mem hit: addr = 655, data = 40
2077135 [L2] Cache Allocate: addr = 6fe data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2077145 [L1] Cache Allocate: addr = 6fe data = 5f5e5d5c5b5a59585756555453525150
2077145 [L1] Cache hit from L2: addr = 6fe, data = 5e
2077145 [TEST] CPU read @0x523
2077155 [L1] Cache miss: addr = 523
2077235 [L2] Cache miss: addr = 523
2078125 [MEM] Mem hit: addr = 6fe, data = e0
2078135 [L2] Cache Allocate: addr = 523 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2078145 [L1] Cache Allocate: addr = 523 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2078145 [L1] Cache hit from L2: addr = 523, data = e3
2078145 [TEST] CPU read @0x5b5
2078155 [L1] Cache hit: addr = 5b5, data = 95
2078165 [TEST] CPU read @0x59a
2078175 [L1] Cache miss: addr = 59a
2078235 [L2] Cache miss: addr = 59a
2079125 [MEM] Mem hit: addr = 523, data = 20
2079135 [L2] Cache Allocate: addr = 59a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2079145 [L1] Cache Allocate: addr = 59a data = 3f3e3d3c3b3a39383736353433323130
2079145 [L1] Cache hit from L2: addr = 59a, data = 3a
2079145 [TEST] CPU read @0x3ff
2079155 [L1] Cache hit: addr = 3ff, data = 7f
2079165 [TEST] CPU read @0x665
2079175 [L1] Cache miss: addr = 665
2079235 [L2] Cache miss: addr = 665
2080125 [MEM] Mem hit: addr = 59a, data = 80
2080135 [L2] Cache Allocate: addr = 665 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2080145 [L1] Cache Allocate: addr = 665 data = 8f8e8d8c8b8a89888786858483828180
2080145 [L1] Cache hit from L2: addr = 665, data = 85
2080145 [TEST] CPU read @0x7ee
2080155 [L1] Cache miss: addr = 7ee
2080235 [L2] Cache miss: addr = 7ee
2081125 [MEM] Mem hit: addr = 665, data = 60
2081135 [L2] Cache Allocate: addr = 7ee data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2081145 [L1] Cache Allocate: addr = 7ee data = 6f6e6d6c6b6a69686766656463626160
2081145 [L1] Cache hit from L2: addr = 7ee, data = 6e
2081145 [TEST] CPU read @0x2ca
2081155 [L1] Cache miss: addr = 2ca
2081235 [L2] Cache miss: addr = 2ca
2082125 [MEM] Mem hit: addr = 7ee, data = e0
2082135 [L2] Cache Allocate: addr = 2ca data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2082145 [L1] Cache Allocate: addr = 2ca data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2082145 [L1] Cache hit from L2: addr = 2ca, data = ea
2082145 [TEST] CPU read @0x04d
2082155 [L1] Cache miss: addr = 04d
2082235 [L2] Cache miss: addr = 04d
2083125 [MEM] Mem hit: addr = 2ca, data = c0
2083135 [L2] Cache Allocate: addr = 04d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2083145 [L1] Cache Allocate: addr = 04d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2083145 [L1] Cache hit from L2: addr = 04d, data = cd
2083145 [TEST] CPU read @0x7d6
2083155 [L1] Cache miss: addr = 7d6
2083235 [L2] Cache hit: addr = 7d6, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2083245 [L1] Cache Allocate: addr = 7d6 data = 4f4e4d4c4b4a49484746454443424140
2083245 [L1] Cache hit from L2: addr = 7d6, data = 46
2083245 [TEST] CPU read @0x649
2083255 [L1] Cache miss: addr = 649
2083335 [L2] Cache miss: addr = 649
2084125 [MEM] Mem hit: addr = 04d, data = 40
2084135 [L2] Cache Allocate: addr = 649 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2084145 [L1] Cache Allocate: addr = 649 data = 4f4e4d4c4b4a49484746454443424140
2084145 [L1] Cache hit from L2: addr = 649, data = 49
2084145 [TEST] CPU read @0x1f6
2084155 [L1] Cache miss: addr = 1f6
2084235 [L2] Cache miss: addr = 1f6
2085125 [MEM] Mem hit: addr = 649, data = 40
2085135 [L2] Cache Allocate: addr = 1f6 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2085145 [L1] Cache Allocate: addr = 1f6 data = 5f5e5d5c5b5a59585756555453525150
2085145 [L1] Cache hit from L2: addr = 1f6, data = 56
2085145 [TEST] CPU read @0x2c4
2085155 [L1] Cache miss: addr = 2c4
2085235 [L2] Cache miss: addr = 2c4
2086125 [MEM] Mem hit: addr = 1f6, data = e0
2086135 [L2] Cache Allocate: addr = 2c4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2086145 [L1] Cache Allocate: addr = 2c4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2086145 [L1] Cache hit from L2: addr = 2c4, data = e4
2086145 [TEST] CPU read @0x313
2086155 [L1] Cache miss: addr = 313
2086235 [L2] Cache miss: addr = 313
2087125 [MEM] Mem hit: addr = 2c4, data = c0
2087135 [L2] Cache Allocate: addr = 313 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2087145 [L1] Cache Allocate: addr = 313 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2087145 [L1] Cache hit from L2: addr = 313, data = d3
2087145 [TEST] CPU read @0x3de
2087155 [L1] Cache miss: addr = 3de
2087235 [L2] Cache miss: addr = 3de
2088125 [MEM] Mem hit: addr = 313, data = 00
2088135 [L2] Cache Allocate: addr = 3de data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2088145 [L1] Cache Allocate: addr = 3de data = 1f1e1d1c1b1a19181716151413121110
2088145 [L1] Cache hit from L2: addr = 3de, data = 1e
2088145 [TEST] CPU read @0x415
2088155 [L1] Cache miss: addr = 415
2088235 [L2] Cache miss: addr = 415
2089125 [MEM] Mem hit: addr = 3de, data = c0
2089135 [L2] Cache Allocate: addr = 415 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2089145 [L1] Cache Allocate: addr = 415 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2089145 [L1] Cache hit from L2: addr = 415, data = d5
2089145 [TEST] CPU read @0x10e
2089155 [L1] Cache miss: addr = 10e
2089235 [L2] Cache miss: addr = 10e
2090125 [MEM] Mem hit: addr = 415, data = 00
2090135 [L2] Cache Allocate: addr = 10e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2090145 [L1] Cache Allocate: addr = 10e data = 0f0e0d0c0b0a09080706050403020100
2090145 [L1] Cache hit from L2: addr = 10e, data = 0e
2090145 [TEST] CPU read @0x327
2090155 [L1] Cache miss: addr = 327
2090235 [L2] Cache miss: addr = 327
2091125 [MEM] Mem hit: addr = 10e, data = 00
2091135 [L2] Cache Allocate: addr = 327 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2091145 [L1] Cache Allocate: addr = 327 data = 0f0e0d0c0b0a09080706050403020100
2091145 [L1] Cache hit from L2: addr = 327, data = 07
2091145 [TEST] CPU read @0x610
2091155 [L1] Cache miss: addr = 610
2091235 [L2] Cache miss: addr = 610
2092125 [MEM] Mem hit: addr = 327, data = 20
2092135 [L2] Cache Allocate: addr = 610 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2092145 [L1] Cache Allocate: addr = 610 data = 3f3e3d3c3b3a39383736353433323130
2092145 [L1] Cache hit from L2: addr = 610, data = 30
2092145 [TEST] CPU read @0x7c2
2092155 [L1] Cache miss: addr = 7c2
2092235 [L2] Cache hit: addr = 7c2, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2092245 [L1] Cache Allocate: addr = 7c2 data = 4f4e4d4c4b4a49484746454443424140
2092245 [L1] Cache hit from L2: addr = 7c2, data = 42
2092245 [TEST] CPU read @0x338
2092255 [L1] Cache miss: addr = 338
2092335 [L2] Cache hit: addr = 338, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2092345 [L1] Cache Allocate: addr = 338 data = 0f0e0d0c0b0a09080706050403020100
2092345 [L1] Cache hit from L2: addr = 338, data = 08
2092345 [TEST] CPU read @0x027
2092355 [L1] Cache miss: addr = 027
2092435 [L2] Cache miss: addr = 027
2093125 [MEM] Mem hit: addr = 610, data = 00
2093135 [L2] Cache Allocate: addr = 027 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2093145 [L1] Cache Allocate: addr = 027 data = 0f0e0d0c0b0a09080706050403020100
2093145 [L1] Cache hit from L2: addr = 027, data = 07
2093145 [TEST] CPU read @0x0f1
2093155 [L1] Cache miss: addr = 0f1
2093235 [L2] Cache miss: addr = 0f1
2094125 [MEM] Mem hit: addr = 027, data = 20
2094135 [L2] Cache Allocate: addr = 0f1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2094145 [L1] Cache Allocate: addr = 0f1 data = 3f3e3d3c3b3a39383736353433323130
2094145 [L1] Cache hit from L2: addr = 0f1, data = 31
2094145 [TEST] CPU read @0x156
2094155 [L1] Cache miss: addr = 156
2094235 [L2] Cache miss: addr = 156
2095125 [MEM] Mem hit: addr = 0f1, data = e0
2095135 [L2] Cache Allocate: addr = 156 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2095145 [L1] Cache Allocate: addr = 156 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2095145 [L1] Cache hit from L2: addr = 156, data = f6
2095145 [TEST] CPU read @0x658
2095155 [L1] Cache miss: addr = 658
2095235 [L2] Cache miss: addr = 658
2096125 [MEM] Mem hit: addr = 156, data = 40
2096135 [L2] Cache Allocate: addr = 658 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2096145 [L1] Cache Allocate: addr = 658 data = 5f5e5d5c5b5a59585756555453525150
2096145 [L1] Cache hit from L2: addr = 658, data = 58
2096145 [TEST] CPU read @0x2e1
2096155 [L1] Cache hit: addr = 2e1, data = c1
2096165 [TEST] CPU read @0x6d2
2096175 [L1] Cache hit: addr = 6d2, data = b2
2096185 [TEST] CPU read @0x0b6
2096195 [L1] Cache miss: addr = 0b6
2096235 [L2] Cache miss: addr = 0b6
2097125 [MEM] Mem hit: addr = 658, data = 40
2097135 [L2] Cache Allocate: addr = 0b6 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2097145 [L1] Cache Allocate: addr = 0b6 data = 5f5e5d5c5b5a59585756555453525150
2097145 [L1] Cache hit from L2: addr = 0b6, data = 56
2097145 [TEST] CPU read @0x247
2097155 [L1] Cache hit: addr = 247, data = e7
2097165 [TEST] CPU read @0x048
2097175 [L1] Cache miss: addr = 048
2097235 [L2] Cache miss: addr = 048
2098125 [MEM] Mem hit: addr = 0b6, data = a0
2098135 [L2] Cache Allocate: addr = 048 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2098145 [L1] Cache Allocate: addr = 048 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2098145 [L1] Cache hit from L2: addr = 048, data = a8
2098145 [TEST] CPU read @0x39c
2098155 [L1] Cache miss: addr = 39c
2098235 [L2] Cache miss: addr = 39c
2099125 [MEM] Mem hit: addr = 048, data = 40
2099135 [L2] Cache Allocate: addr = 39c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2099145 [L1] Cache Allocate: addr = 39c data = 5f5e5d5c5b5a59585756555453525150
2099145 [L1] Cache hit from L2: addr = 39c, data = 5c
2099145 [TEST] CPU read @0x041
2099155 [L1] Cache hit: addr = 041, data = a1
2099165 [TEST] CPU read @0x7db
2099175 [L1] Cache miss: addr = 7db
2099235 [L2] Cache hit: addr = 7db, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2099245 [L1] Cache Allocate: addr = 7db data = 4f4e4d4c4b4a49484746454443424140
2099245 [L1] Cache hit from L2: addr = 7db, data = 4b
2099245 [TEST] CPU read @0x7a9
2099255 [L1] Cache miss: addr = 7a9
2099335 [L2] Cache miss: addr = 7a9
2100125 [MEM] Mem hit: addr = 39c, data = 80
2100135 [L2] Cache Allocate: addr = 7a9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2100145 [L1] Cache Allocate: addr = 7a9 data = 8f8e8d8c8b8a89888786858483828180
2100145 [L1] Cache hit from L2: addr = 7a9, data = 89
2100145 [TEST] CPU read @0x643
2100155 [L1] Cache miss: addr = 643
2100235 [L2] Cache miss: addr = 643
2101125 [MEM] Mem hit: addr = 7a9, data = a0
2101135 [L2] Cache Allocate: addr = 643 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2101145 [L1] Cache Allocate: addr = 643 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2101145 [L1] Cache hit from L2: addr = 643, data = a3
2101145 [TEST] CPU read @0x595
2101155 [L1] Cache miss: addr = 595
2101235 [L2] Cache miss: addr = 595
2102125 [MEM] Mem hit: addr = 643, data = 40
2102135 [L2] Cache Allocate: addr = 595 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2102145 [L1] Cache Allocate: addr = 595 data = 5f5e5d5c5b5a59585756555453525150
2102145 [L1] Cache hit from L2: addr = 595, data = 55
2102145 [TEST] CPU read @0x694
2102155 [L1] Cache hit: addr = 694, data = b4
2102165 [TEST] CPU read @0x646
2102175 [L1] Cache hit: addr = 646, data = a6
2102185 [TEST] CPU read @0x7ff
2102195 [L1] Cache miss: addr = 7ff
2102235 [L2] Cache miss: addr = 7ff
2103125 [MEM] Mem hit: addr = 595, data = 80
2103135 [L2] Cache Allocate: addr = 7ff data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2103145 [L1] Cache Allocate: addr = 7ff data = 9f9e9d9c9b9a99989796959493929190
2103145 [L1] Cache hit from L2: addr = 7ff, data = 9f
2103145 [TEST] CPU read @0x2a5
2103155 [L1] Cache miss: addr = 2a5
2103235 [L2] Cache miss: addr = 2a5
2104125 [MEM] Mem hit: addr = 7ff, data = e0
2104135 [L2] Cache Allocate: addr = 2a5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2104145 [L1] Cache Allocate: addr = 2a5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2104145 [L1] Cache hit from L2: addr = 2a5, data = e5
2104145 [TEST] CPU read @0x24c
2104155 [L1] Cache hit: addr = 24c, data = ec
2104165 [TEST] CPU read @0x474
2104175 [L1] Cache miss: addr = 474
2104235 [L2] Cache miss: addr = 474
2105125 [MEM] Mem hit: addr = 2a5, data = a0
2105135 [L2] Cache Allocate: addr = 474 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2105145 [L1] Cache Allocate: addr = 474 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2105145 [L1] Cache hit from L2: addr = 474, data = b4
2105145 [TEST] CPU read @0x47e
2105155 [L1] Cache hit: addr = 47e, data = be
2105165 [TEST] CPU read @0x4e1
2105175 [L1] Cache miss: addr = 4e1
2105235 [L2] Cache hit: addr = 4e1, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2105245 [L1] Cache Allocate: addr = 4e1 data = 8f8e8d8c8b8a89888786858483828180
2105245 [L1] Cache hit from L2: addr = 4e1, data = 81
2105245 [TEST] CPU read @0x4c8
2105255 [L1] Cache hit: addr = 4c8, data = e8
2105265 [TEST] CPU read @0x5c4
2105275 [L1] Cache miss: addr = 5c4
2105335 [L2] Cache hit: addr = 5c4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2105345 [L1] Cache Allocate: addr = 5c4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2105345 [L1] Cache hit from L2: addr = 5c4, data = a4
2105345 [TEST] CPU read @0x7d7
2105355 [L1] Cache miss: addr = 7d7
2105435 [L2] Cache hit: addr = 7d7, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2105445 [L1] Cache Allocate: addr = 7d7 data = 4f4e4d4c4b4a49484746454443424140
2105445 [L1] Cache hit from L2: addr = 7d7, data = 47
2105445 [TEST] CPU read @0x7d0
2105455 [L1] Cache hit: addr = 7d0, data = 40
2105465 [TEST] CPU read @0x6ad
2105475 [L1] Cache miss: addr = 6ad
2105535 [L2] Cache miss: addr = 6ad
2106125 [MEM] Mem hit: addr = 474, data = 60
2106135 [L2] Cache Allocate: addr = 6ad data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2106145 [L1] Cache Allocate: addr = 6ad data = 6f6e6d6c6b6a69686766656463626160
2106145 [L1] Cache hit from L2: addr = 6ad, data = 6d
2106145 [TEST] CPU read @0x565
2106155 [L1] Cache miss: addr = 565
2106235 [L2] Cache miss: addr = 565
2107125 [MEM] Mem hit: addr = 6ad, data = a0
2107135 [L2] Cache Allocate: addr = 565 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2107145 [L1] Cache Allocate: addr = 565 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2107145 [L1] Cache hit from L2: addr = 565, data = a5
2107145 [TEST] CPU read @0x064
2107155 [L1] Cache miss: addr = 064
2107235 [L2] Cache miss: addr = 064
2108125 [MEM] Mem hit: addr = 565, data = 60
2108135 [L2] Cache Allocate: addr = 064 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2108145 [L1] Cache Allocate: addr = 064 data = 6f6e6d6c6b6a69686766656463626160
2108145 [L1] Cache hit from L2: addr = 064, data = 64
2108145 [TEST] CPU read @0x7f3
2108155 [L1] Cache miss: addr = 7f3
2108235 [L2] Cache miss: addr = 7f3
2109125 [MEM] Mem hit: addr = 064, data = 60
2109135 [L2] Cache Allocate: addr = 7f3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2109145 [L1] Cache Allocate: addr = 7f3 data = 7f7e7d7c7b7a79787776757473727170
2109145 [L1] Cache hit from L2: addr = 7f3, data = 73
2109145 [TEST] CPU read @0x0d4
2109155 [L1] Cache miss: addr = 0d4
2109235 [L2] Cache miss: addr = 0d4
2110125 [MEM] Mem hit: addr = 7f3, data = e0
2110135 [L2] Cache Allocate: addr = 0d4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2110145 [L1] Cache Allocate: addr = 0d4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2110145 [L1] Cache hit from L2: addr = 0d4, data = f4
2110145 [TEST] CPU read @0x744
2110155 [L1] Cache miss: addr = 744
2110235 [L2] Cache miss: addr = 744
2111125 [MEM] Mem hit: addr = 0d4, data = c0
2111135 [L2] Cache Allocate: addr = 744 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2111145 [L1] Cache Allocate: addr = 744 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2111145 [L1] Cache hit from L2: addr = 744, data = c4
2111145 [TEST] CPU read @0x64c
2111155 [L1] Cache miss: addr = 64c
2111235 [L2] Cache miss: addr = 64c
2112125 [MEM] Mem hit: addr = 744, data = 40
2112135 [L2] Cache Allocate: addr = 64c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2112145 [L1] Cache Allocate: addr = 64c data = 4f4e4d4c4b4a49484746454443424140
2112145 [L1] Cache hit from L2: addr = 64c, data = 4c
2112145 [TEST] CPU read @0x64e
2112155 [L1] Cache hit: addr = 64e, data = 4e
2112165 [TEST] CPU read @0x26f
2112175 [L1] Cache miss: addr = 26f
2112235 [L2] Cache miss: addr = 26f
2113125 [MEM] Mem hit: addr = 64c, data = 40
2113135 [L2] Cache Allocate: addr = 26f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2113145 [L1] Cache Allocate: addr = 26f data = 4f4e4d4c4b4a49484746454443424140
2113145 [L1] Cache hit from L2: addr = 26f, data = 4f
2113145 [TEST] CPU read @0x009
2113155 [L1] Cache miss: addr = 009
2113235 [L2] Cache miss: addr = 009
2114125 [MEM] Mem hit: addr = 26f, data = 60
2114135 [L2] Cache Allocate: addr = 009 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2114145 [L1] Cache Allocate: addr = 009 data = 6f6e6d6c6b6a69686766656463626160
2114145 [L1] Cache hit from L2: addr = 009, data = 69
2114145 [TEST] CPU read @0x5e1
2114155 [L1] Cache miss: addr = 5e1
2114235 [L2] Cache miss: addr = 5e1
2115125 [MEM] Mem hit: addr = 009, data = 00
2115135 [L2] Cache Allocate: addr = 5e1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2115145 [L1] Cache Allocate: addr = 5e1 data = 0f0e0d0c0b0a09080706050403020100
2115145 [L1] Cache hit from L2: addr = 5e1, data = 01
2115145 [TEST] CPU read @0x466
2115155 [L1] Cache miss: addr = 466
2115235 [L2] Cache miss: addr = 466
2116125 [MEM] Mem hit: addr = 5e1, data = e0
2116135 [L2] Cache Allocate: addr = 466 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2116145 [L1] Cache Allocate: addr = 466 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2116145 [L1] Cache hit from L2: addr = 466, data = e6
2116145 [TEST] CPU read @0x3fd
2116155 [L1] Cache hit: addr = 3fd, data = 7d
2116165 [TEST] CPU read @0x591
2116175 [L1] Cache miss: addr = 591
2116235 [L2] Cache miss: addr = 591
2117125 [MEM] Mem hit: addr = 466, data = 60
2117135 [L2] Cache Allocate: addr = 591 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2117145 [L1] Cache Allocate: addr = 591 data = 7f7e7d7c7b7a79787776757473727170
2117145 [L1] Cache hit from L2: addr = 591, data = 71
2117145 [TEST] CPU read @0x7a0
2117155 [L1] Cache miss: addr = 7a0
2117235 [L2] Cache miss: addr = 7a0
2118125 [MEM] Mem hit: addr = 591, data = 80
2118135 [L2] Cache Allocate: addr = 7a0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2118145 [L1] Cache Allocate: addr = 7a0 data = 8f8e8d8c8b8a89888786858483828180
2118145 [L1] Cache hit from L2: addr = 7a0, data = 80
2118145 [TEST] CPU read @0x210
2118155 [L1] Cache miss: addr = 210
2118235 [L2] Cache miss: addr = 210
2119125 [MEM] Mem hit: addr = 7a0, data = a0
2119135 [L2] Cache Allocate: addr = 210 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2119145 [L1] Cache Allocate: addr = 210 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2119145 [L1] Cache hit from L2: addr = 210, data = b0
2119145 [TEST] CPU read @0x47c
2119155 [L1] Cache miss: addr = 47c
2119235 [L2] Cache miss: addr = 47c
2120125 [MEM] Mem hit: addr = 210, data = 00
2120135 [L2] Cache Allocate: addr = 47c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2120145 [L1] Cache Allocate: addr = 47c data = 1f1e1d1c1b1a19181716151413121110
2120145 [L1] Cache hit from L2: addr = 47c, data = 1c
2120145 [TEST] CPU read @0x6ee
2120155 [L1] Cache miss: addr = 6ee
2120235 [L2] Cache miss: addr = 6ee
2121125 [MEM] Mem hit: addr = 47c, data = 60
2121135 [L2] Cache Allocate: addr = 6ee data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2121145 [L1] Cache Allocate: addr = 6ee data = 6f6e6d6c6b6a69686766656463626160
2121145 [L1] Cache hit from L2: addr = 6ee, data = 6e
2121145 [TEST] CPU read @0x000
2121155 [L1] Cache miss: addr = 000
2121235 [L2] Cache miss: addr = 000
2122125 [MEM] Mem hit: addr = 6ee, data = e0
2122135 [L2] Cache Allocate: addr = 000 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2122145 [L1] Cache Allocate: addr = 000 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2122145 [L1] Cache hit from L2: addr = 000, data = e0
2122145 [TEST] CPU read @0x5f0
2122155 [L1] Cache miss: addr = 5f0
2122235 [L2] Cache miss: addr = 5f0
2123125 [MEM] Mem hit: addr = 000, data = 00
2123135 [L2] Cache Allocate: addr = 5f0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2123145 [L1] Cache Allocate: addr = 5f0 data = 1f1e1d1c1b1a19181716151413121110
2123145 [L1] Cache hit from L2: addr = 5f0, data = 10
2123145 [TEST] CPU read @0x5db
2123155 [L1] Cache miss: addr = 5db
2123235 [L2] Cache hit: addr = 5db, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2123245 [L1] Cache Allocate: addr = 5db data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2123245 [L1] Cache hit from L2: addr = 5db, data = ab
2123245 [TEST] CPU read @0x48e
2123255 [L1] Cache hit: addr = 48e, data = 2e
2123265 [TEST] CPU read @0x4bf
2123275 [L1] Cache miss: addr = 4bf
2123335 [L2] Cache miss: addr = 4bf
2124125 [MEM] Mem hit: addr = 5f0, data = e0
2124135 [L2] Cache Allocate: addr = 4bf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2124145 [L1] Cache Allocate: addr = 4bf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2124145 [L1] Cache hit from L2: addr = 4bf, data = ff
2124145 [TEST] CPU read @0x0ef
2124155 [L1] Cache miss: addr = 0ef
2124235 [L2] Cache miss: addr = 0ef
2125125 [MEM] Mem hit: addr = 4bf, data = a0
2125135 [L2] Cache Allocate: addr = 0ef data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2125145 [L1] Cache Allocate: addr = 0ef data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2125145 [L1] Cache hit from L2: addr = 0ef, data = af
2125145 [TEST] CPU read @0x71e
2125155 [L1] Cache miss: addr = 71e
2125235 [L2] Cache miss: addr = 71e
2126125 [MEM] Mem hit: addr = 0ef, data = e0
2126135 [L2] Cache Allocate: addr = 71e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2126145 [L1] Cache Allocate: addr = 71e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2126145 [L1] Cache hit from L2: addr = 71e, data = fe
2126145 [TEST] CPU read @0x0a2
2126155 [L1] Cache miss: addr = 0a2
2126235 [L2] Cache miss: addr = 0a2
2127125 [MEM] Mem hit: addr = 71e, data = 00
2127135 [L2] Cache Allocate: addr = 0a2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2127145 [L1] Cache Allocate: addr = 0a2 data = 0f0e0d0c0b0a09080706050403020100
2127145 [L1] Cache hit from L2: addr = 0a2, data = 02
2127145 [TEST] CPU read @0x2f7
2127155 [L1] Cache miss: addr = 2f7
2127235 [L2] Cache hit: addr = 2f7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2127245 [L1] Cache Allocate: addr = 2f7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2127245 [L1] Cache hit from L2: addr = 2f7, data = c7
2127245 [TEST] CPU read @0x094
2127255 [L1] Cache miss: addr = 094
2127335 [L2] Cache miss: addr = 094
2128125 [MEM] Mem hit: addr = 0a2, data = a0
2128135 [L2] Cache Allocate: addr = 094 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2128145 [L1] Cache Allocate: addr = 094 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2128145 [L1] Cache hit from L2: addr = 094, data = b4
2128145 [TEST] CPU read @0x42d
2128155 [L1] Cache miss: addr = 42d
2128235 [L2] Cache miss: addr = 42d
2129125 [MEM] Mem hit: addr = 094, data = 80
2129135 [L2] Cache Allocate: addr = 42d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2129145 [L1] Cache Allocate: addr = 42d data = 8f8e8d8c8b8a89888786858483828180
2129145 [L1] Cache hit from L2: addr = 42d, data = 8d
2129145 [TEST] CPU read @0x15a
2129155 [L1] Cache miss: addr = 15a
2129235 [L2] Cache miss: addr = 15a
2130125 [MEM] Mem hit: addr = 42d, data = 20
2130135 [L2] Cache Allocate: addr = 15a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2130145 [L1] Cache Allocate: addr = 15a data = 3f3e3d3c3b3a39383736353433323130
2130145 [L1] Cache hit from L2: addr = 15a, data = 3a
2130145 [TEST] CPU read @0x2ab
2130155 [L1] Cache miss: addr = 2ab
2130235 [L2] Cache miss: addr = 2ab
2131125 [MEM] Mem hit: addr = 15a, data = 40
2131135 [L2] Cache Allocate: addr = 2ab data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2131145 [L1] Cache Allocate: addr = 2ab data = 4f4e4d4c4b4a49484746454443424140
2131145 [L1] Cache hit from L2: addr = 2ab, data = 4b
2131145 [TEST] CPU read @0x18b
2131155 [L1] Cache miss: addr = 18b
2131235 [L2] Cache miss: addr = 18b
2132125 [MEM] Mem hit: addr = 2ab, data = a0
2132135 [L2] Cache Allocate: addr = 18b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2132145 [L1] Cache Allocate: addr = 18b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2132145 [L1] Cache hit from L2: addr = 18b, data = ab
2132145 [TEST] CPU read @0x6c7
2132155 [L1] Cache miss: addr = 6c7
2132235 [L2] Cache hit: addr = 6c7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2132245 [L1] Cache Allocate: addr = 6c7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2132245 [L1] Cache hit from L2: addr = 6c7, data = a7
2132245 [TEST] CPU read @0x60c
2132255 [L1] Cache miss: addr = 60c
2132335 [L2] Cache miss: addr = 60c
2133125 [MEM] Mem hit: addr = 18b, data = 80
2133135 [L2] Cache Allocate: addr = 60c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2133145 [L1] Cache Allocate: addr = 60c data = 8f8e8d8c8b8a89888786858483828180
2133145 [L1] Cache hit from L2: addr = 60c, data = 8c
2133145 [TEST] CPU read @0x3fb
2133155 [L1] Cache hit: addr = 3fb, data = 7b
2133165 [TEST] CPU read @0x733
2133175 [L1] Cache miss: addr = 733
2133235 [L2] Cache miss: addr = 733
2134125 [MEM] Mem hit: addr = 60c, data = 00
2134135 [L2] Cache Allocate: addr = 733 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2134145 [L1] Cache Allocate: addr = 733 data = 1f1e1d1c1b1a19181716151413121110
2134145 [L1] Cache hit from L2: addr = 733, data = 13
2134145 [TEST] CPU read @0x591
2134155 [L1] Cache miss: addr = 591
2134235 [L2] Cache miss: addr = 591
2135125 [MEM] Mem hit: addr = 733, data = 20
2135135 [L2] Cache Allocate: addr = 591 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2135145 [L1] Cache Allocate: addr = 591 data = 3f3e3d3c3b3a39383736353433323130
2135145 [L1] Cache hit from L2: addr = 591, data = 31
2135145 [TEST] CPU read @0x7e1
2135155 [L1] Cache miss: addr = 7e1
2135235 [L2] Cache miss: addr = 7e1
2136125 [MEM] Mem hit: addr = 591, data = 80
2136135 [L2] Cache Allocate: addr = 7e1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2136145 [L1] Cache Allocate: addr = 7e1 data = 8f8e8d8c8b8a89888786858483828180
2136145 [L1] Cache hit from L2: addr = 7e1, data = 81
2136145 [TEST] CPU read @0x7cd
2136155 [L1] Cache miss: addr = 7cd
2136235 [L2] Cache hit: addr = 7cd, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2136245 [L1] Cache Allocate: addr = 7cd data = 4f4e4d4c4b4a49484746454443424140
2136245 [L1] Cache hit from L2: addr = 7cd, data = 4d
2136245 [TEST] CPU read @0x492
2136255 [L1] Cache miss: addr = 492
2136335 [L2] Cache hit: addr = 492, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2136345 [L1] Cache Allocate: addr = 492 data = 2f2e2d2c2b2a29282726252423222120
2136345 [L1] Cache hit from L2: addr = 492, data = 22
2136345 [TEST] CPU read @0x5b6
2136355 [L1] Cache hit: addr = 5b6, data = 96
2136365 [TEST] CPU read @0x626
2136375 [L1] Cache miss: addr = 626
2136435 [L2] Cache miss: addr = 626
2137125 [MEM] Mem hit: addr = 7e1, data = e0
2137135 [L2] Cache Allocate: addr = 626 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2137145 [L1] Cache Allocate: addr = 626 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2137145 [L1] Cache hit from L2: addr = 626, data = e6
2137145 [TEST] CPU read @0x306
2137155 [L1] Cache miss: addr = 306
2137235 [L2] Cache miss: addr = 306
2138125 [MEM] Mem hit: addr = 626, data = 20
2138135 [L2] Cache Allocate: addr = 306 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2138145 [L1] Cache Allocate: addr = 306 data = 2f2e2d2c2b2a29282726252423222120
2138145 [L1] Cache hit from L2: addr = 306, data = 26
2138145 [TEST] CPU read @0x07f
2138155 [L1] Cache miss: addr = 07f
2138235 [L2] Cache miss: addr = 07f
2139125 [MEM] Mem hit: addr = 306, data = 00
2139135 [L2] Cache Allocate: addr = 07f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2139145 [L1] Cache Allocate: addr = 07f data = 1f1e1d1c1b1a19181716151413121110
2139145 [L1] Cache hit from L2: addr = 07f, data = 1f
2139145 [TEST] CPU read @0x317
2139155 [L1] Cache miss: addr = 317
2139235 [L2] Cache hit: addr = 317, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2139245 [L1] Cache Allocate: addr = 317 data = 2f2e2d2c2b2a29282726252423222120
2139245 [L1] Cache hit from L2: addr = 317, data = 27
2139245 [TEST] CPU read @0x1c5
2139255 [L1] Cache miss: addr = 1c5
2139335 [L2] Cache miss: addr = 1c5
2140125 [MEM] Mem hit: addr = 07f, data = 60
2140135 [L2] Cache Allocate: addr = 1c5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2140145 [L1] Cache Allocate: addr = 1c5 data = 6f6e6d6c6b6a69686766656463626160
2140145 [L1] Cache hit from L2: addr = 1c5, data = 65
2140145 [TEST] CPU read @0x326
2140155 [L1] Cache miss: addr = 326
2140235 [L2] Cache miss: addr = 326
2141125 [MEM] Mem hit: addr = 1c5, data = c0
2141135 [L2] Cache Allocate: addr = 326 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2141145 [L1] Cache Allocate: addr = 326 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2141145 [L1] Cache hit from L2: addr = 326, data = c6
2141145 [TEST] CPU read @0x460
2141155 [L1] Cache miss: addr = 460
2141235 [L2] Cache miss: addr = 460
2142125 [MEM] Mem hit: addr = 326, data = 20
2142135 [L2] Cache Allocate: addr = 460 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2142145 [L1] Cache Allocate: addr = 460 data = 2f2e2d2c2b2a29282726252423222120
2142145 [L1] Cache hit from L2: addr = 460, data = 20
2142145 [TEST] CPU read @0x27d
2142155 [L1] Cache miss: addr = 27d
2142235 [L2] Cache miss: addr = 27d
2143125 [MEM] Mem hit: addr = 460, data = 60
2143135 [L2] Cache Allocate: addr = 27d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2143145 [L1] Cache Allocate: addr = 27d data = 7f7e7d7c7b7a79787776757473727170
2143145 [L1] Cache hit from L2: addr = 27d, data = 7d
2143145 [TEST] CPU read @0x11b
2143155 [L1] Cache miss: addr = 11b
2143235 [L2] Cache miss: addr = 11b
2144125 [MEM] Mem hit: addr = 27d, data = 60
2144135 [L2] Cache Allocate: addr = 11b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2144145 [L1] Cache Allocate: addr = 11b data = 7f7e7d7c7b7a79787776757473727170
2144145 [L1] Cache hit from L2: addr = 11b, data = 7b
2144145 [TEST] CPU read @0x271
2144155 [L1] Cache miss: addr = 271
2144235 [L2] Cache hit: addr = 271, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2144245 [L1] Cache Allocate: addr = 271 data = 6f6e6d6c6b6a69686766656463626160
2144245 [L1] Cache hit from L2: addr = 271, data = 61
2144245 [TEST] CPU read @0x451
2144255 [L1] Cache miss: addr = 451
2144335 [L2] Cache miss: addr = 451
2145125 [MEM] Mem hit: addr = 11b, data = 00
2145135 [L2] Cache Allocate: addr = 451 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2145145 [L1] Cache Allocate: addr = 451 data = 1f1e1d1c1b1a19181716151413121110
2145145 [L1] Cache hit from L2: addr = 451, data = 11
2145145 [TEST] CPU read @0x0c0
2145155 [L1] Cache miss: addr = 0c0
2145235 [L2] Cache miss: addr = 0c0
2146125 [MEM] Mem hit: addr = 451, data = 40
2146135 [L2] Cache Allocate: addr = 0c0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2146145 [L1] Cache Allocate: addr = 0c0 data = 4f4e4d4c4b4a49484746454443424140
2146145 [L1] Cache hit from L2: addr = 0c0, data = 40
2146145 [TEST] CPU read @0x4a8
2146155 [L1] Cache miss: addr = 4a8
2146235 [L2] Cache miss: addr = 4a8
2147125 [MEM] Mem hit: addr = 0c0, data = c0
2147135 [L2] Cache Allocate: addr = 4a8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2147145 [L1] Cache Allocate: addr = 4a8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2147145 [L1] Cache hit from L2: addr = 4a8, data = c8
2147145 [TEST] CPU read @0x55b
2147155 [L1] Cache hit: addr = 55b, data = db
2147165 [TEST] CPU read @0x707
2147175 [L1] Cache miss: addr = 707
2147235 [L2] Cache miss: addr = 707
2148125 [MEM] Mem hit: addr = 4a8, data = a0
2148135 [L2] Cache Allocate: addr = 707 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2148145 [L1] Cache Allocate: addr = 707 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2148145 [L1] Cache hit from L2: addr = 707, data = a7
2148145 [TEST] CPU read @0x16c
2148155 [L1] Cache miss: addr = 16c
2148235 [L2] Cache hit: addr = 16c, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2148245 [L1] Cache Allocate: addr = 16c data = 4f4e4d4c4b4a49484746454443424140
2148245 [L1] Cache hit from L2: addr = 16c, data = 4c
2148245 [TEST] CPU read @0x6c0
2148255 [L1] Cache miss: addr = 6c0
2148335 [L2] Cache hit: addr = 6c0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2148345 [L1] Cache Allocate: addr = 6c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2148345 [L1] Cache hit from L2: addr = 6c0, data = a0
2148345 [TEST] CPU read @0x078
2148355 [L1] Cache miss: addr = 078
2148435 [L2] Cache miss: addr = 078
2149125 [MEM] Mem hit: addr = 707, data = 00
2149135 [L2] Cache Allocate: addr = 078 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2149145 [L1] Cache Allocate: addr = 078 data = 1f1e1d1c1b1a19181716151413121110
2149145 [L1] Cache hit from L2: addr = 078, data = 18
2149145 [TEST] CPU read @0x559
2149155 [L1] Cache hit: addr = 559, data = d9
2149165 [TEST] CPU read @0x6cb
2149175 [L1] Cache hit: addr = 6cb, data = ab
2149185 [TEST] CPU read @0x5d7
2149195 [L1] Cache miss: addr = 5d7
2149235 [L2] Cache hit: addr = 5d7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2149245 [L1] Cache Allocate: addr = 5d7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2149245 [L1] Cache hit from L2: addr = 5d7, data = a7
2149245 [TEST] CPU read @0x7a4
2149255 [L1] Cache miss: addr = 7a4
2149335 [L2] Cache miss: addr = 7a4
2150125 [MEM] Mem hit: addr = 078, data = 60
2150135 [L2] Cache Allocate: addr = 7a4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2150145 [L1] Cache Allocate: addr = 7a4 data = 6f6e6d6c6b6a69686766656463626160
2150145 [L1] Cache hit from L2: addr = 7a4, data = 64
2150145 [TEST] CPU read @0x4ac
2150155 [L1] Cache miss: addr = 4ac
2150235 [L2] Cache miss: addr = 4ac
2151125 [MEM] Mem hit: addr = 7a4, data = a0
2151135 [L2] Cache Allocate: addr = 4ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2151145 [L1] Cache Allocate: addr = 4ac data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2151145 [L1] Cache hit from L2: addr = 4ac, data = ac
2151145 [TEST] CPU read @0x4d4
2151155 [L1] Cache miss: addr = 4d4
2151235 [L2] Cache hit: addr = 4d4, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2151245 [L1] Cache Allocate: addr = 4d4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2151245 [L1] Cache hit from L2: addr = 4d4, data = e4
2151245 [TEST] CPU read @0x06f
2151255 [L1] Cache miss: addr = 06f
2151335 [L2] Cache miss: addr = 06f
2152125 [MEM] Mem hit: addr = 4ac, data = a0
2152135 [L2] Cache Allocate: addr = 06f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2152145 [L1] Cache Allocate: addr = 06f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2152145 [L1] Cache hit from L2: addr = 06f, data = af
2152145 [TEST] CPU read @0x496
2152155 [L1] Cache miss: addr = 496
2152235 [L2] Cache hit: addr = 496, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2152245 [L1] Cache Allocate: addr = 496 data = 2f2e2d2c2b2a29282726252423222120
2152245 [L1] Cache hit from L2: addr = 496, data = 26
2152245 [TEST] CPU read @0x733
2152255 [L1] Cache miss: addr = 733
2152335 [L2] Cache miss: addr = 733
2153125 [MEM] Mem hit: addr = 06f, data = 60
2153135 [L2] Cache Allocate: addr = 733 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2153145 [L1] Cache Allocate: addr = 733 data = 7f7e7d7c7b7a79787776757473727170
2153145 [L1] Cache hit from L2: addr = 733, data = 73
2153145 [TEST] CPU read @0x1f6
2153155 [L1] Cache miss: addr = 1f6
2153235 [L2] Cache miss: addr = 1f6
2154125 [MEM] Mem hit: addr = 733, data = 20
2154135 [L2] Cache Allocate: addr = 1f6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2154145 [L1] Cache Allocate: addr = 1f6 data = 3f3e3d3c3b3a39383736353433323130
2154145 [L1] Cache hit from L2: addr = 1f6, data = 36
2154145 [TEST] CPU read @0x758
2154155 [L1] Cache miss: addr = 758
2154235 [L2] Cache miss: addr = 758
2155125 [MEM] Mem hit: addr = 1f6, data = e0
2155135 [L2] Cache Allocate: addr = 758 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2155145 [L1] Cache Allocate: addr = 758 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2155145 [L1] Cache hit from L2: addr = 758, data = f8
2155145 [TEST] CPU read @0x69d
2155155 [L1] Cache hit: addr = 69d, data = bd
2155165 [TEST] CPU read @0x44c
2155175 [L1] Cache miss: addr = 44c
2155235 [L2] Cache miss: addr = 44c
2156125 [MEM] Mem hit: addr = 758, data = 40
2156135 [L2] Cache Allocate: addr = 44c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2156145 [L1] Cache Allocate: addr = 44c data = 4f4e4d4c4b4a49484746454443424140
2156145 [L1] Cache hit from L2: addr = 44c, data = 4c
2156145 [TEST] CPU read @0x032
2156155 [L1] Cache miss: addr = 032
2156235 [L2] Cache miss: addr = 032
2157125 [MEM] Mem hit: addr = 44c, data = 40
2157135 [L2] Cache Allocate: addr = 032 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2157145 [L1] Cache Allocate: addr = 032 data = 5f5e5d5c5b5a59585756555453525150
2157145 [L1] Cache hit from L2: addr = 032, data = 52
2157145 [TEST] CPU read @0x243
2157155 [L1] Cache hit: addr = 243, data = e3
2157165 [TEST] CPU read @0x0c2
2157175 [L1] Cache miss: addr = 0c2
2157235 [L2] Cache miss: addr = 0c2
2158125 [MEM] Mem hit: addr = 032, data = 20
2158135 [L2] Cache Allocate: addr = 0c2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2158145 [L1] Cache Allocate: addr = 0c2 data = 2f2e2d2c2b2a29282726252423222120
2158145 [L1] Cache hit from L2: addr = 0c2, data = 22
2158145 [TEST] CPU read @0x4d8
2158155 [L1] Cache miss: addr = 4d8
2158235 [L2] Cache hit: addr = 4d8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2158245 [L1] Cache Allocate: addr = 4d8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2158245 [L1] Cache hit from L2: addr = 4d8, data = e8
2158245 [TEST] CPU read @0x48c
2158255 [L1] Cache hit: addr = 48c, data = 2c
2158265 [TEST] CPU read @0x251
2158275 [L1] Cache miss: addr = 251
2158335 [L2] Cache hit: addr = 251, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2158345 [L1] Cache Allocate: addr = 251 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2158345 [L1] Cache hit from L2: addr = 251, data = e1
2158345 [TEST] CPU read @0x6f4
2158355 [L1] Cache miss: addr = 6f4
2158435 [L2] Cache miss: addr = 6f4
2159125 [MEM] Mem hit: addr = 0c2, data = c0
2159135 [L2] Cache Allocate: addr = 6f4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2159145 [L1] Cache Allocate: addr = 6f4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2159145 [L1] Cache hit from L2: addr = 6f4, data = d4
2159145 [TEST] CPU read @0x6e2
2159155 [L1] Cache miss: addr = 6e2
2159235 [L2] Cache hit: addr = 6e2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2159245 [L1] Cache Allocate: addr = 6e2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2159245 [L1] Cache hit from L2: addr = 6e2, data = c2
2159245 [TEST] CPU read @0x231
2159255 [L1] Cache miss: addr = 231
2159335 [L2] Cache hit: addr = 231, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2159345 [L1] Cache Allocate: addr = 231 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2159345 [L1] Cache hit from L2: addr = 231, data = e1
2159345 [TEST] CPU read @0x3b0
2159355 [L1] Cache miss: addr = 3b0
2159435 [L2] Cache miss: addr = 3b0
2160125 [MEM] Mem hit: addr = 6f4, data = e0
2160135 [L2] Cache Allocate: addr = 3b0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2160145 [L1] Cache Allocate: addr = 3b0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2160145 [L1] Cache hit from L2: addr = 3b0, data = f0
2160145 [TEST] CPU read @0x493
2160155 [L1] Cache miss: addr = 493
2160235 [L2] Cache hit: addr = 493, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2160245 [L1] Cache Allocate: addr = 493 data = 2f2e2d2c2b2a29282726252423222120
2160245 [L1] Cache hit from L2: addr = 493, data = 23
2160245 [TEST] CPU read @0x573
2160255 [L1] Cache miss: addr = 573
2160335 [L2] Cache miss: addr = 573
2161125 [MEM] Mem hit: addr = 3b0, data = a0
2161135 [L2] Cache Allocate: addr = 573 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2161145 [L1] Cache Allocate: addr = 573 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2161145 [L1] Cache hit from L2: addr = 573, data = b3
2161145 [TEST] CPU read @0x664
2161155 [L1] Cache miss: addr = 664
2161235 [L2] Cache miss: addr = 664
2162125 [MEM] Mem hit: addr = 573, data = 60
2162135 [L2] Cache Allocate: addr = 664 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2162145 [L1] Cache Allocate: addr = 664 data = 6f6e6d6c6b6a69686766656463626160
2162145 [L1] Cache hit from L2: addr = 664, data = 64
2162145 [TEST] CPU read @0x4d7
2162155 [L1] Cache miss: addr = 4d7
2162235 [L2] Cache hit: addr = 4d7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2162245 [L1] Cache Allocate: addr = 4d7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2162245 [L1] Cache hit from L2: addr = 4d7, data = e7
2162245 [TEST] CPU read @0x5f7
2162255 [L1] Cache miss: addr = 5f7
2162335 [L2] Cache miss: addr = 5f7
2163125 [MEM] Mem hit: addr = 664, data = 60
2163135 [L2] Cache Allocate: addr = 5f7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2163145 [L1] Cache Allocate: addr = 5f7 data = 7f7e7d7c7b7a79787776757473727170
2163145 [L1] Cache hit from L2: addr = 5f7, data = 77
2163145 [TEST] CPU read @0x4e5
2163155 [L1] Cache miss: addr = 4e5
2163235 [L2] Cache hit: addr = 4e5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2163245 [L1] Cache Allocate: addr = 4e5 data = 8f8e8d8c8b8a89888786858483828180
2163245 [L1] Cache hit from L2: addr = 4e5, data = 85
2163245 [TEST] CPU read @0x396
2163255 [L1] Cache miss: addr = 396
2163335 [L2] Cache miss: addr = 396
2164125 [MEM] Mem hit: addr = 5f7, data = e0
2164135 [L2] Cache Allocate: addr = 396 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2164145 [L1] Cache Allocate: addr = 396 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2164145 [L1] Cache hit from L2: addr = 396, data = f6
2164145 [TEST] CPU read @0x584
2164155 [L1] Cache miss: addr = 584
2164235 [L2] Cache miss: addr = 584
2165125 [MEM] Mem hit: addr = 396, data = 80
2165135 [L2] Cache Allocate: addr = 584 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2165145 [L1] Cache Allocate: addr = 584 data = 8f8e8d8c8b8a89888786858483828180
2165145 [L1] Cache hit from L2: addr = 584, data = 84
2165145 [TEST] CPU read @0x63c
2165155 [L1] Cache miss: addr = 63c
2165235 [L2] Cache miss: addr = 63c
2166125 [MEM] Mem hit: addr = 584, data = 80
2166135 [L2] Cache Allocate: addr = 63c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2166145 [L1] Cache Allocate: addr = 63c data = 9f9e9d9c9b9a99989796959493929190
2166145 [L1] Cache hit from L2: addr = 63c, data = 9c
2166145 [TEST] CPU read @0x192
2166155 [L1] Cache miss: addr = 192
2166235 [L2] Cache miss: addr = 192
2167125 [MEM] Mem hit: addr = 63c, data = 20
2167135 [L2] Cache Allocate: addr = 192 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2167145 [L1] Cache Allocate: addr = 192 data = 3f3e3d3c3b3a39383736353433323130
2167145 [L1] Cache hit from L2: addr = 192, data = 32
2167145 [TEST] CPU read @0x7b2
2167155 [L1] Cache miss: addr = 7b2
2167235 [L2] Cache miss: addr = 7b2
2168125 [MEM] Mem hit: addr = 192, data = 80
2168135 [L2] Cache Allocate: addr = 7b2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2168145 [L1] Cache Allocate: addr = 7b2 data = 9f9e9d9c9b9a99989796959493929190
2168145 [L1] Cache hit from L2: addr = 7b2, data = 92
2168145 [TEST] CPU read @0x714
2168155 [L1] Cache miss: addr = 714
2168235 [L2] Cache miss: addr = 714
2169125 [MEM] Mem hit: addr = 7b2, data = a0
2169135 [L2] Cache Allocate: addr = 714 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2169145 [L1] Cache Allocate: addr = 714 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2169145 [L1] Cache hit from L2: addr = 714, data = b4
2169145 [TEST] CPU read @0x205
2169155 [L1] Cache miss: addr = 205
2169235 [L2] Cache miss: addr = 205
2170125 [MEM] Mem hit: addr = 714, data = 00
2170135 [L2] Cache Allocate: addr = 205 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2170145 [L1] Cache Allocate: addr = 205 data = 0f0e0d0c0b0a09080706050403020100
2170145 [L1] Cache hit from L2: addr = 205, data = 05
2170145 [TEST] CPU read @0x630
2170155 [L1] Cache miss: addr = 630
2170235 [L2] Cache miss: addr = 630
2171125 [MEM] Mem hit: addr = 205, data = 00
2171135 [L2] Cache Allocate: addr = 630 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2171145 [L1] Cache Allocate: addr = 630 data = 1f1e1d1c1b1a19181716151413121110
2171145 [L1] Cache hit from L2: addr = 630, data = 10
2171145 [TEST] CPU read @0x503
2171155 [L1] Cache miss: addr = 503
2171235 [L2] Cache miss: addr = 503
2172125 [MEM] Mem hit: addr = 630, data = 20
2172135 [L2] Cache Allocate: addr = 503 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2172145 [L1] Cache Allocate: addr = 503 data = 2f2e2d2c2b2a29282726252423222120
2172145 [L1] Cache hit from L2: addr = 503, data = 23
2172145 [TEST] CPU read @0x13c
2172155 [L1] Cache miss: addr = 13c
2172235 [L2] Cache miss: addr = 13c
2173125 [MEM] Mem hit: addr = 503, data = 00
2173135 [L2] Cache Allocate: addr = 13c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2173145 [L1] Cache Allocate: addr = 13c data = 1f1e1d1c1b1a19181716151413121110
2173145 [L1] Cache hit from L2: addr = 13c, data = 1c
2173145 [TEST] CPU read @0x76c
2173155 [L1] Cache miss: addr = 76c
2173235 [L2] Cache miss: addr = 76c
2174125 [MEM] Mem hit: addr = 13c, data = 20
2174135 [L2] Cache Allocate: addr = 76c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2174145 [L1] Cache Allocate: addr = 76c data = 2f2e2d2c2b2a29282726252423222120
2174145 [L1] Cache hit from L2: addr = 76c, data = 2c
2174145 [TEST] CPU read @0x0bc
2174155 [L1] Cache miss: addr = 0bc
2174235 [L2] Cache miss: addr = 0bc
2175125 [MEM] Mem hit: addr = 76c, data = 60
2175135 [L2] Cache Allocate: addr = 0bc data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2175145 [L1] Cache Allocate: addr = 0bc data = 7f7e7d7c7b7a79787776757473727170
2175145 [L1] Cache hit from L2: addr = 0bc, data = 7c
2175145 [TEST] CPU read @0x6c0
2175155 [L1] Cache miss: addr = 6c0
2175235 [L2] Cache hit: addr = 6c0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2175245 [L1] Cache Allocate: addr = 6c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2175245 [L1] Cache hit from L2: addr = 6c0, data = a0
2175245 [TEST] CPU read @0x5d7
2175255 [L1] Cache miss: addr = 5d7
2175335 [L2] Cache hit: addr = 5d7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2175345 [L1] Cache Allocate: addr = 5d7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2175345 [L1] Cache hit from L2: addr = 5d7, data = a7
2175345 [TEST] CPU read @0x6dc
2175355 [L1] Cache hit: addr = 6dc, data = bc
2175365 [TEST] CPU read @0x241
2175375 [L1] Cache hit: addr = 241, data = e1
2175385 [TEST] CPU read @0x3a1
2175395 [L1] Cache miss: addr = 3a1
2175435 [L2] Cache miss: addr = 3a1
2176125 [MEM] Mem hit: addr = 0bc, data = a0
2176135 [L2] Cache Allocate: addr = 3a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2176145 [L1] Cache Allocate: addr = 3a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2176145 [L1] Cache hit from L2: addr = 3a1, data = a1
2176145 [TEST] CPU read @0x1c2
2176155 [L1] Cache miss: addr = 1c2
2176235 [L2] Cache miss: addr = 1c2
2177125 [MEM] Mem hit: addr = 3a1, data = a0
2177135 [L2] Cache Allocate: addr = 1c2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2177145 [L1] Cache Allocate: addr = 1c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2177145 [L1] Cache hit from L2: addr = 1c2, data = a2
2177145 [TEST] CPU read @0x60a
2177155 [L1] Cache miss: addr = 60a
2177235 [L2] Cache miss: addr = 60a
2178125 [MEM] Mem hit: addr = 1c2, data = c0
2178135 [L2] Cache Allocate: addr = 60a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2178145 [L1] Cache Allocate: addr = 60a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2178145 [L1] Cache hit from L2: addr = 60a, data = ca
2178145 [TEST] CPU read @0x15f
2178155 [L1] Cache miss: addr = 15f
2178235 [L2] Cache miss: addr = 15f
2179125 [MEM] Mem hit: addr = 60a, data = 00
2179135 [L2] Cache Allocate: addr = 15f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2179145 [L1] Cache Allocate: addr = 15f data = 1f1e1d1c1b1a19181716151413121110
2179145 [L1] Cache hit from L2: addr = 15f, data = 1f
2179145 [TEST] CPU read @0x487
2179155 [L1] Cache hit: addr = 487, data = 27
2179165 [TEST] CPU read @0x67c
2179175 [L1] Cache miss: addr = 67c
2179235 [L2] Cache miss: addr = 67c
2180125 [MEM] Mem hit: addr = 15f, data = 40
2180135 [L2] Cache Allocate: addr = 67c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2180145 [L1] Cache Allocate: addr = 67c data = 5f5e5d5c5b5a59585756555453525150
2180145 [L1] Cache hit from L2: addr = 67c, data = 5c
2180145 [TEST] CPU read @0x3c7
2180155 [L1] Cache miss: addr = 3c7
2180235 [L2] Cache miss: addr = 3c7
2181125 [MEM] Mem hit: addr = 67c, data = 60
2181135 [L2] Cache Allocate: addr = 3c7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2181145 [L1] Cache Allocate: addr = 3c7 data = 6f6e6d6c6b6a69686766656463626160
2181145 [L1] Cache hit from L2: addr = 3c7, data = 67
2181145 [TEST] CPU read @0x0de
2181155 [L1] Cache miss: addr = 0de
2181235 [L2] Cache miss: addr = 0de
2182125 [MEM] Mem hit: addr = 3c7, data = c0
2182135 [L2] Cache Allocate: addr = 0de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2182145 [L1] Cache Allocate: addr = 0de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2182145 [L1] Cache hit from L2: addr = 0de, data = de
2182145 [TEST] CPU read @0x0a5
2182155 [L1] Cache miss: addr = 0a5
2182235 [L2] Cache miss: addr = 0a5
2183125 [MEM] Mem hit: addr = 0de, data = c0
2183135 [L2] Cache Allocate: addr = 0a5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2183145 [L1] Cache Allocate: addr = 0a5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2183145 [L1] Cache hit from L2: addr = 0a5, data = c5
2183145 [TEST] CPU read @0x587
2183155 [L1] Cache miss: addr = 587
2183235 [L2] Cache miss: addr = 587
2184125 [MEM] Mem hit: addr = 0a5, data = a0
2184135 [L2] Cache Allocate: addr = 587 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2184145 [L1] Cache Allocate: addr = 587 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2184145 [L1] Cache hit from L2: addr = 587, data = a7
2184145 [TEST] CPU read @0x6da
2184155 [L1] Cache hit: addr = 6da, data = ba
2184165 [TEST] CPU read @0x72a
2184175 [L1] Cache miss: addr = 72a
2184235 [L2] Cache miss: addr = 72a
2185125 [MEM] Mem hit: addr = 587, data = 80
2185135 [L2] Cache Allocate: addr = 72a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2185145 [L1] Cache Allocate: addr = 72a data = 8f8e8d8c8b8a89888786858483828180
2185145 [L1] Cache hit from L2: addr = 72a, data = 8a
2185145 [TEST] CPU read @0x223
2185155 [L1] Cache hit: addr = 223, data = e3
2185165 [TEST] CPU read @0x237
2185175 [L1] Cache miss: addr = 237
2185235 [L2] Cache hit: addr = 237, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2185245 [L1] Cache Allocate: addr = 237 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2185245 [L1] Cache hit from L2: addr = 237, data = e7
2185245 [TEST] CPU read @0x5ae
2185255 [L1] Cache miss: addr = 5ae
2185335 [L2] Cache hit: addr = 5ae, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2185345 [L1] Cache Allocate: addr = 5ae data = 8f8e8d8c8b8a89888786858483828180
2185345 [L1] Cache hit from L2: addr = 5ae, data = 8e
2185345 [TEST] CPU read @0x318
2185355 [L1] Cache miss: addr = 318
2185435 [L2] Cache miss: addr = 318
2186125 [MEM] Mem hit: addr = 72a, data = 20
2186135 [L2] Cache Allocate: addr = 318 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2186145 [L1] Cache Allocate: addr = 318 data = 3f3e3d3c3b3a39383736353433323130
2186145 [L1] Cache hit from L2: addr = 318, data = 38
2186145 [TEST] CPU read @0x7b7
2186155 [L1] Cache miss: addr = 7b7
2186235 [L2] Cache miss: addr = 7b7
2187125 [MEM] Mem hit: addr = 318, data = 00
2187135 [L2] Cache Allocate: addr = 7b7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2187145 [L1] Cache Allocate: addr = 7b7 data = 1f1e1d1c1b1a19181716151413121110
2187145 [L1] Cache hit from L2: addr = 7b7, data = 17
2187145 [TEST] CPU read @0x1fe
2187155 [L1] Cache miss: addr = 1fe
2187235 [L2] Cache miss: addr = 1fe
2188125 [MEM] Mem hit: addr = 7b7, data = a0
2188135 [L2] Cache Allocate: addr = 1fe data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2188145 [L1] Cache Allocate: addr = 1fe data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2188145 [L1] Cache hit from L2: addr = 1fe, data = be
2188145 [TEST] CPU read @0x5f6
2188155 [L1] Cache miss: addr = 5f6
2188235 [L2] Cache miss: addr = 5f6
2189125 [MEM] Mem hit: addr = 1fe, data = e0
2189135 [L2] Cache Allocate: addr = 5f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2189145 [L1] Cache Allocate: addr = 5f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2189145 [L1] Cache hit from L2: addr = 5f6, data = f6
2189145 [TEST] CPU read @0x5b9
2189155 [L1] Cache hit: addr = 5b9, data = 99
2189165 [TEST] CPU read @0x72a
2189175 [L1] Cache miss: addr = 72a
2189235 [L2] Cache miss: addr = 72a
2190125 [MEM] Mem hit: addr = 5f6, data = e0
2190135 [L2] Cache Allocate: addr = 72a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2190145 [L1] Cache Allocate: addr = 72a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2190145 [L1] Cache hit from L2: addr = 72a, data = ea
2190145 [TEST] CPU read @0x2c3
2190155 [L1] Cache miss: addr = 2c3
2190235 [L2] Cache miss: addr = 2c3
2191125 [MEM] Mem hit: addr = 72a, data = 20
2191135 [L2] Cache Allocate: addr = 2c3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2191145 [L1] Cache Allocate: addr = 2c3 data = 2f2e2d2c2b2a29282726252423222120
2191145 [L1] Cache hit from L2: addr = 2c3, data = 23
2191145 [TEST] CPU read @0x707
2191155 [L1] Cache miss: addr = 707
2191235 [L2] Cache miss: addr = 707
2192125 [MEM] Mem hit: addr = 2c3, data = c0
2192135 [L2] Cache Allocate: addr = 707 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2192145 [L1] Cache Allocate: addr = 707 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2192145 [L1] Cache hit from L2: addr = 707, data = c7
2192145 [TEST] CPU read @0x0ac
2192155 [L1] Cache miss: addr = 0ac
2192235 [L2] Cache miss: addr = 0ac
2193125 [MEM] Mem hit: addr = 707, data = 00
2193135 [L2] Cache Allocate: addr = 0ac data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2193145 [L1] Cache Allocate: addr = 0ac data = 0f0e0d0c0b0a09080706050403020100
2193145 [L1] Cache hit from L2: addr = 0ac, data = 0c
2193145 [TEST] CPU read @0x23c
2193155 [L1] Cache miss: addr = 23c
2193235 [L2] Cache hit: addr = 23c, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2193245 [L1] Cache Allocate: addr = 23c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2193245 [L1] Cache hit from L2: addr = 23c, data = ec
2193245 [TEST] CPU read @0x278
2193255 [L1] Cache miss: addr = 278
2193335 [L2] Cache miss: addr = 278
2194125 [MEM] Mem hit: addr = 0ac, data = a0
2194135 [L2] Cache Allocate: addr = 278 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2194145 [L1] Cache Allocate: addr = 278 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2194145 [L1] Cache hit from L2: addr = 278, data = b8
2194145 [TEST] CPU read @0x12f
2194155 [L1] Cache miss: addr = 12f
2194235 [L2] Cache miss: addr = 12f
2195125 [MEM] Mem hit: addr = 278, data = 60
2195135 [L2] Cache Allocate: addr = 12f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2195145 [L1] Cache Allocate: addr = 12f data = 6f6e6d6c6b6a69686766656463626160
2195145 [L1] Cache hit from L2: addr = 12f, data = 6f
2195145 [TEST] CPU read @0x1ad
2195155 [L1] Cache miss: addr = 1ad
2195235 [L2] Cache miss: addr = 1ad
2196125 [MEM] Mem hit: addr = 12f, data = 20
2196135 [L2] Cache Allocate: addr = 1ad data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2196145 [L1] Cache Allocate: addr = 1ad data = 2f2e2d2c2b2a29282726252423222120
2196145 [L1] Cache hit from L2: addr = 1ad, data = 2d
2196145 [TEST] CPU read @0x2e8
2196155 [L1] Cache hit: addr = 2e8, data = c8
2196165 [TEST] CPU read @0x466
2196175 [L1] Cache miss: addr = 466
2196235 [L2] Cache miss: addr = 466
2197125 [MEM] Mem hit: addr = 1ad, data = a0
2197135 [L2] Cache Allocate: addr = 466 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2197145 [L1] Cache Allocate: addr = 466 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2197145 [L1] Cache hit from L2: addr = 466, data = a6
2197145 [TEST] CPU read @0x7a1
2197155 [L1] Cache miss: addr = 7a1
2197235 [L2] Cache miss: addr = 7a1
2198125 [MEM] Mem hit: addr = 466, data = 60
2198135 [L2] Cache Allocate: addr = 7a1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2198145 [L1] Cache Allocate: addr = 7a1 data = 6f6e6d6c6b6a69686766656463626160
2198145 [L1] Cache hit from L2: addr = 7a1, data = 61
2198145 [TEST] CPU read @0x1cb
2198155 [L1] Cache miss: addr = 1cb
2198235 [L2] Cache miss: addr = 1cb
2199125 [MEM] Mem hit: addr = 7a1, data = a0
2199135 [L2] Cache Allocate: addr = 1cb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2199145 [L1] Cache Allocate: addr = 1cb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2199145 [L1] Cache hit from L2: addr = 1cb, data = ab
2199145 [TEST] CPU read @0x779
2199155 [L1] Cache miss: addr = 779
2199235 [L2] Cache miss: addr = 779
2200125 [MEM] Mem hit: addr = 1cb, data = c0
2200135 [L2] Cache Allocate: addr = 779 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2200145 [L1] Cache Allocate: addr = 779 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2200145 [L1] Cache hit from L2: addr = 779, data = d9
2200145 [TEST] CPU read @0x65f
2200155 [L1] Cache miss: addr = 65f
2200235 [L2] Cache miss: addr = 65f
2201125 [MEM] Mem hit: addr = 779, data = 60
2201135 [L2] Cache Allocate: addr = 65f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2201145 [L1] Cache Allocate: addr = 65f data = 7f7e7d7c7b7a79787776757473727170
2201145 [L1] Cache hit from L2: addr = 65f, data = 7f
2201145 [TEST] CPU read @0x44f
2201155 [L1] Cache miss: addr = 44f
2201235 [L2] Cache miss: addr = 44f
2202125 [MEM] Mem hit: addr = 65f, data = 40
2202135 [L2] Cache Allocate: addr = 44f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2202145 [L1] Cache Allocate: addr = 44f data = 4f4e4d4c4b4a49484746454443424140
2202145 [L1] Cache hit from L2: addr = 44f, data = 4f
2202145 [TEST] CPU read @0x61b
2202155 [L1] Cache miss: addr = 61b
2202235 [L2] Cache miss: addr = 61b
2203125 [MEM] Mem hit: addr = 44f, data = 40
2203135 [L2] Cache Allocate: addr = 61b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2203145 [L1] Cache Allocate: addr = 61b data = 5f5e5d5c5b5a59585756555453525150
2203145 [L1] Cache hit from L2: addr = 61b, data = 5b
2203145 [TEST] CPU read @0x66d
2203155 [L1] Cache miss: addr = 66d
2203235 [L2] Cache miss: addr = 66d
2204125 [MEM] Mem hit: addr = 61b, data = 00
2204135 [L2] Cache Allocate: addr = 66d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2204145 [L1] Cache Allocate: addr = 66d data = 0f0e0d0c0b0a09080706050403020100
2204145 [L1] Cache hit from L2: addr = 66d, data = 0d
2204145 [TEST] CPU read @0x362
2204155 [L1] Cache hit: addr = 362, data = c2
2204165 [TEST] CPU read @0x655
2204175 [L1] Cache miss: addr = 655
2204235 [L2] Cache miss: addr = 655
2205125 [MEM] Mem hit: addr = 66d, data = 60
2205135 [L2] Cache Allocate: addr = 655 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2205145 [L1] Cache Allocate: addr = 655 data = 7f7e7d7c7b7a79787776757473727170
2205145 [L1] Cache hit from L2: addr = 655, data = 75
2205145 [TEST] CPU read @0x336
2205155 [L1] Cache miss: addr = 336
2205235 [L2] Cache miss: addr = 336
2206125 [MEM] Mem hit: addr = 655, data = 40
2206135 [L2] Cache Allocate: addr = 336 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2206145 [L1] Cache Allocate: addr = 336 data = 5f5e5d5c5b5a59585756555453525150
2206145 [L1] Cache hit from L2: addr = 336, data = 56
2206145 [TEST] CPU read @0x19b
2206155 [L1] Cache miss: addr = 19b
2206235 [L2] Cache miss: addr = 19b
2207125 [MEM] Mem hit: addr = 336, data = 20
2207135 [L2] Cache Allocate: addr = 19b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2207145 [L1] Cache Allocate: addr = 19b data = 3f3e3d3c3b3a39383736353433323130
2207145 [L1] Cache hit from L2: addr = 19b, data = 3b
2207145 [TEST] CPU read @0x4cf
2207155 [L1] Cache hit: addr = 4cf, data = ef
2207165 [TEST] CPU read @0x134
2207175 [L1] Cache miss: addr = 134
2207235 [L2] Cache miss: addr = 134
2208125 [MEM] Mem hit: addr = 19b, data = 80
2208135 [L2] Cache Allocate: addr = 134 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2208145 [L1] Cache Allocate: addr = 134 data = 9f9e9d9c9b9a99989796959493929190
2208145 [L1] Cache hit from L2: addr = 134, data = 94
2208145 [TEST] CPU read @0x663
2208155 [L1] Cache hit: addr = 663, data = 03
2208165 [TEST] CPU read @0x18e
2208175 [L1] Cache miss: addr = 18e
2208235 [L2] Cache hit: addr = 18e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2208245 [L1] Cache Allocate: addr = 18e data = 2f2e2d2c2b2a29282726252423222120
2208245 [L1] Cache hit from L2: addr = 18e, data = 2e
2208245 [TEST] CPU read @0x2bd
2208255 [L1] Cache miss: addr = 2bd
2208335 [L2] Cache miss: addr = 2bd
2209125 [MEM] Mem hit: addr = 134, data = 20
2209135 [L2] Cache Allocate: addr = 2bd data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2209145 [L1] Cache Allocate: addr = 2bd data = 3f3e3d3c3b3a39383736353433323130
2209145 [L1] Cache hit from L2: addr = 2bd, data = 3d
2209145 [TEST] CPU read @0x496
2209155 [L1] Cache miss: addr = 496
2209235 [L2] Cache hit: addr = 496, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2209245 [L1] Cache Allocate: addr = 496 data = 2f2e2d2c2b2a29282726252423222120
2209245 [L1] Cache hit from L2: addr = 496, data = 26
2209245 [TEST] CPU read @0x2c6
2209255 [L1] Cache miss: addr = 2c6
2209335 [L2] Cache miss: addr = 2c6
2210125 [MEM] Mem hit: addr = 2bd, data = a0
2210135 [L2] Cache Allocate: addr = 2c6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2210145 [L1] Cache Allocate: addr = 2c6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2210145 [L1] Cache hit from L2: addr = 2c6, data = a6
2210145 [TEST] CPU read @0x1a0
2210155 [L1] Cache miss: addr = 1a0
2210235 [L2] Cache miss: addr = 1a0
2211125 [MEM] Mem hit: addr = 2c6, data = c0
2211135 [L2] Cache Allocate: addr = 1a0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2211145 [L1] Cache Allocate: addr = 1a0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2211145 [L1] Cache hit from L2: addr = 1a0, data = c0
2211145 [TEST] CPU read @0x793
2211155 [L1] Cache miss: addr = 793
2211235 [L2] Cache miss: addr = 793
2212125 [MEM] Mem hit: addr = 1a0, data = a0
2212135 [L2] Cache Allocate: addr = 793 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2212145 [L1] Cache Allocate: addr = 793 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2212145 [L1] Cache hit from L2: addr = 793, data = b3
2212145 [TEST] CPU read @0x3d0
2212155 [L1] Cache miss: addr = 3d0
2212235 [L2] Cache miss: addr = 3d0
2213125 [MEM] Mem hit: addr = 793, data = 80
2213135 [L2] Cache Allocate: addr = 3d0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2213145 [L1] Cache Allocate: addr = 3d0 data = 9f9e9d9c9b9a99989796959493929190
2213145 [L1] Cache hit from L2: addr = 3d0, data = 90
2213145 [TEST] CPU read @0x261
2213155 [L1] Cache miss: addr = 261
2213235 [L2] Cache miss: addr = 261
2214125 [MEM] Mem hit: addr = 3d0, data = c0
2214135 [L2] Cache Allocate: addr = 261 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2214145 [L1] Cache Allocate: addr = 261 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2214145 [L1] Cache hit from L2: addr = 261, data = c1
2214145 [TEST] CPU read @0x0b5
2214155 [L1] Cache miss: addr = 0b5
2214235 [L2] Cache miss: addr = 0b5
2215125 [MEM] Mem hit: addr = 261, data = 60
2215135 [L2] Cache Allocate: addr = 0b5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2215145 [L1] Cache Allocate: addr = 0b5 data = 7f7e7d7c7b7a79787776757473727170
2215145 [L1] Cache hit from L2: addr = 0b5, data = 75
2215145 [TEST] CPU read @0x66e
2215155 [L1] Cache miss: addr = 66e
2215235 [L2] Cache miss: addr = 66e
2216125 [MEM] Mem hit: addr = 0b5, data = a0
2216135 [L2] Cache Allocate: addr = 66e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2216145 [L1] Cache Allocate: addr = 66e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2216145 [L1] Cache hit from L2: addr = 66e, data = ae
2216145 [TEST] CPU read @0x3dd
2216155 [L1] Cache miss: addr = 3dd
2216235 [L2] Cache hit: addr = 3dd, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2216245 [L1] Cache Allocate: addr = 3dd data = 8f8e8d8c8b8a89888786858483828180
2216245 [L1] Cache hit from L2: addr = 3dd, data = 8d
2216245 [TEST] CPU read @0x24e
2216255 [L1] Cache hit: addr = 24e, data = ee
2216265 [TEST] CPU read @0x01e
2216275 [L1] Cache miss: addr = 01e
2216335 [L2] Cache miss: addr = 01e
2217125 [MEM] Mem hit: addr = 66e, data = 60
2217135 [L2] Cache Allocate: addr = 01e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2217145 [L1] Cache Allocate: addr = 01e data = 7f7e7d7c7b7a79787776757473727170
2217145 [L1] Cache hit from L2: addr = 01e, data = 7e
2217145 [TEST] CPU read @0x57f
2217155 [L1] Cache miss: addr = 57f
2217235 [L2] Cache miss: addr = 57f
2218125 [MEM] Mem hit: addr = 01e, data = 00
2218135 [L2] Cache Allocate: addr = 57f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2218145 [L1] Cache Allocate: addr = 57f data = 1f1e1d1c1b1a19181716151413121110
2218145 [L1] Cache hit from L2: addr = 57f, data = 1f
2218145 [TEST] CPU read @0x208
2218155 [L1] Cache miss: addr = 208
2218235 [L2] Cache miss: addr = 208
2219125 [MEM] Mem hit: addr = 57f, data = 60
2219135 [L2] Cache Allocate: addr = 208 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2219145 [L1] Cache Allocate: addr = 208 data = 6f6e6d6c6b6a69686766656463626160
2219145 [L1] Cache hit from L2: addr = 208, data = 68
2219145 [TEST] CPU read @0x0fe
2219155 [L1] Cache miss: addr = 0fe
2219235 [L2] Cache miss: addr = 0fe
2220125 [MEM] Mem hit: addr = 208, data = 00
2220135 [L2] Cache Allocate: addr = 0fe data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2220145 [L1] Cache Allocate: addr = 0fe data = 1f1e1d1c1b1a19181716151413121110
2220145 [L1] Cache hit from L2: addr = 0fe, data = 1e
2220145 [TEST] CPU read @0x19a
2220155 [L1] Cache miss: addr = 19a
2220235 [L2] Cache miss: addr = 19a
2221125 [MEM] Mem hit: addr = 0fe, data = e0
2221135 [L2] Cache Allocate: addr = 19a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2221145 [L1] Cache Allocate: addr = 19a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2221145 [L1] Cache hit from L2: addr = 19a, data = fa
2221145 [TEST] CPU read @0x4e5
2221155 [L1] Cache miss: addr = 4e5
2221235 [L2] Cache hit: addr = 4e5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2221245 [L1] Cache Allocate: addr = 4e5 data = 8f8e8d8c8b8a89888786858483828180
2221245 [L1] Cache hit from L2: addr = 4e5, data = 85
2221245 [TEST] CPU read @0x6fd
2221255 [L1] Cache miss: addr = 6fd
2221335 [L2] Cache miss: addr = 6fd
2222125 [MEM] Mem hit: addr = 19a, data = 80
2222135 [L2] Cache Allocate: addr = 6fd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2222145 [L1] Cache Allocate: addr = 6fd data = 9f9e9d9c9b9a99989796959493929190
2222145 [L1] Cache hit from L2: addr = 6fd, data = 9d
2222145 [TEST] CPU read @0x6dd
2222155 [L1] Cache hit: addr = 6dd, data = bd
2222165 [TEST] CPU read @0x0e5
2222175 [L1] Cache miss: addr = 0e5
2222235 [L2] Cache miss: addr = 0e5
2223125 [MEM] Mem hit: addr = 6fd, data = e0
2223135 [L2] Cache Allocate: addr = 0e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2223145 [L1] Cache Allocate: addr = 0e5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2223145 [L1] Cache hit from L2: addr = 0e5, data = e5
2223145 [TEST] CPU read @0x42c
2223155 [L1] Cache miss: addr = 42c
2223235 [L2] Cache miss: addr = 42c
2224125 [MEM] Mem hit: addr = 0e5, data = e0
2224135 [L2] Cache Allocate: addr = 42c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2224145 [L1] Cache Allocate: addr = 42c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2224145 [L1] Cache hit from L2: addr = 42c, data = ec
2224145 [TEST] CPU read @0x377
2224155 [L1] Cache hit: addr = 377, data = c7
2224165 [TEST] CPU read @0x329
2224175 [L1] Cache miss: addr = 329
2224235 [L2] Cache miss: addr = 329
2225125 [MEM] Mem hit: addr = 42c, data = 20
2225135 [L2] Cache Allocate: addr = 329 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2225145 [L1] Cache Allocate: addr = 329 data = 2f2e2d2c2b2a29282726252423222120
2225145 [L1] Cache hit from L2: addr = 329, data = 29
2225145 [TEST] CPU read @0x6da
2225155 [L1] Cache hit: addr = 6da, data = ba
2225165 [TEST] CPU read @0x7fa
2225175 [L1] Cache miss: addr = 7fa
2225235 [L2] Cache miss: addr = 7fa
2226125 [MEM] Mem hit: addr = 329, data = 20
2226135 [L2] Cache Allocate: addr = 7fa data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2226145 [L1] Cache Allocate: addr = 7fa data = 3f3e3d3c3b3a39383736353433323130
2226145 [L1] Cache hit from L2: addr = 7fa, data = 3a
2226145 [TEST] CPU read @0x34d
2226155 [L1] Cache miss: addr = 34d
2226235 [L2] Cache miss: addr = 34d
2227125 [MEM] Mem hit: addr = 7fa, data = e0
2227135 [L2] Cache Allocate: addr = 34d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2227145 [L1] Cache Allocate: addr = 34d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2227145 [L1] Cache hit from L2: addr = 34d, data = ed
2227145 [TEST] CPU read @0x662
2227155 [L1] Cache miss: addr = 662
2227235 [L2] Cache miss: addr = 662
2228125 [MEM] Mem hit: addr = 34d, data = 40
2228135 [L2] Cache Allocate: addr = 662 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2228145 [L1] Cache Allocate: addr = 662 data = 4f4e4d4c4b4a49484746454443424140
2228145 [L1] Cache hit from L2: addr = 662, data = 42
2228145 [TEST] CPU read @0x78e
2228155 [L1] Cache miss: addr = 78e
2228235 [L2] Cache miss: addr = 78e
2229125 [MEM] Mem hit: addr = 662, data = 60
2229135 [L2] Cache Allocate: addr = 78e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2229145 [L1] Cache Allocate: addr = 78e data = 6f6e6d6c6b6a69686766656463626160
2229145 [L1] Cache hit from L2: addr = 78e, data = 6e
2229145 [TEST] CPU read @0x711
2229155 [L1] Cache miss: addr = 711
2229235 [L2] Cache miss: addr = 711
2230125 [MEM] Mem hit: addr = 78e, data = 80
2230135 [L2] Cache Allocate: addr = 711 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2230145 [L1] Cache Allocate: addr = 711 data = 9f9e9d9c9b9a99989796959493929190
2230145 [L1] Cache hit from L2: addr = 711, data = 91
2230145 [TEST] CPU read @0x305
2230155 [L1] Cache miss: addr = 305
2230235 [L2] Cache miss: addr = 305
2231125 [MEM] Mem hit: addr = 711, data = 00
2231135 [L2] Cache Allocate: addr = 305 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2231145 [L1] Cache Allocate: addr = 305 data = 0f0e0d0c0b0a09080706050403020100
2231145 [L1] Cache hit from L2: addr = 305, data = 05
2231145 [TEST] CPU read @0x722
2231155 [L1] Cache miss: addr = 722
2231235 [L2] Cache miss: addr = 722
2232125 [MEM] Mem hit: addr = 305, data = 00
2232135 [L2] Cache Allocate: addr = 722 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2232145 [L1] Cache Allocate: addr = 722 data = 0f0e0d0c0b0a09080706050403020100
2232145 [L1] Cache hit from L2: addr = 722, data = 02
2232145 [TEST] CPU read @0x471
2232155 [L1] Cache miss: addr = 471
2232235 [L2] Cache miss: addr = 471
2233125 [MEM] Mem hit: addr = 722, data = 20
2233135 [L2] Cache Allocate: addr = 471 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2233145 [L1] Cache Allocate: addr = 471 data = 3f3e3d3c3b3a39383736353433323130
2233145 [L1] Cache hit from L2: addr = 471, data = 31
2233145 [TEST] CPU read @0x333
2233155 [L1] Cache miss: addr = 333
2233235 [L2] Cache miss: addr = 333
2234125 [MEM] Mem hit: addr = 471, data = 60
2234135 [L2] Cache Allocate: addr = 333 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2234145 [L1] Cache Allocate: addr = 333 data = 7f7e7d7c7b7a79787776757473727170
2234145 [L1] Cache hit from L2: addr = 333, data = 73
2234145 [TEST] CPU read @0x5b8
2234155 [L1] Cache hit: addr = 5b8, data = 98
2234165 [TEST] CPU read @0x1af
2234175 [L1] Cache miss: addr = 1af
2234235 [L2] Cache miss: addr = 1af
2235125 [MEM] Mem hit: addr = 333, data = 20
2235135 [L2] Cache Allocate: addr = 1af data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2235145 [L1] Cache Allocate: addr = 1af data = 2f2e2d2c2b2a29282726252423222120
2235145 [L1] Cache hit from L2: addr = 1af, data = 2f
2235145 [TEST] CPU read @0x4db
2235155 [L1] Cache miss: addr = 4db
2235235 [L2] Cache hit: addr = 4db, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2235245 [L1] Cache Allocate: addr = 4db data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2235245 [L1] Cache hit from L2: addr = 4db, data = eb
2235245 [TEST] CPU read @0x402
2235255 [L1] Cache miss: addr = 402
2235335 [L2] Cache miss: addr = 402
2236125 [MEM] Mem hit: addr = 1af, data = a0
2236135 [L2] Cache Allocate: addr = 402 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2236145 [L1] Cache Allocate: addr = 402 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2236145 [L1] Cache hit from L2: addr = 402, data = a2
2236145 [TEST] CPU read @0x06d
2236155 [L1] Cache miss: addr = 06d
2236235 [L2] Cache miss: addr = 06d
2237125 [MEM] Mem hit: addr = 402, data = 00
2237135 [L2] Cache Allocate: addr = 06d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2237145 [L1] Cache Allocate: addr = 06d data = 0f0e0d0c0b0a09080706050403020100
2237145 [L1] Cache hit from L2: addr = 06d, data = 0d
2237145 [TEST] CPU read @0x633
2237155 [L1] Cache miss: addr = 633
2237235 [L2] Cache miss: addr = 633
2238125 [MEM] Mem hit: addr = 06d, data = 60
2238135 [L2] Cache Allocate: addr = 633 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2238145 [L1] Cache Allocate: addr = 633 data = 7f7e7d7c7b7a79787776757473727170
2238145 [L1] Cache hit from L2: addr = 633, data = 73
2238145 [TEST] CPU read @0x10a
2238155 [L1] Cache miss: addr = 10a
2238235 [L2] Cache miss: addr = 10a
2239125 [MEM] Mem hit: addr = 633, data = 20
2239135 [L2] Cache Allocate: addr = 10a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2239145 [L1] Cache Allocate: addr = 10a data = 2f2e2d2c2b2a29282726252423222120
2239145 [L1] Cache hit from L2: addr = 10a, data = 2a
2239145 [TEST] CPU read @0x176
2239155 [L1] Cache miss: addr = 176
2239235 [L2] Cache hit: addr = 176, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2239245 [L1] Cache Allocate: addr = 176 data = 4f4e4d4c4b4a49484746454443424140
2239245 [L1] Cache hit from L2: addr = 176, data = 46
2239245 [TEST] CPU read @0x7b0
2239255 [L1] Cache miss: addr = 7b0
2239335 [L2] Cache miss: addr = 7b0
2240125 [MEM] Mem hit: addr = 10a, data = 00
2240135 [L2] Cache Allocate: addr = 7b0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2240145 [L1] Cache Allocate: addr = 7b0 data = 1f1e1d1c1b1a19181716151413121110
2240145 [L1] Cache hit from L2: addr = 7b0, data = 10
2240145 [TEST] CPU read @0x4da
2240155 [L1] Cache miss: addr = 4da
2240235 [L2] Cache hit: addr = 4da, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2240245 [L1] Cache Allocate: addr = 4da data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2240245 [L1] Cache hit from L2: addr = 4da, data = ea
2240245 [TEST] CPU read @0x100
2240255 [L1] Cache hit: addr = 100, data = 20
2240265 [TEST] CPU read @0x505
2240275 [L1] Cache miss: addr = 505
2240335 [L2] Cache miss: addr = 505
2241125 [MEM] Mem hit: addr = 7b0, data = a0
2241135 [L2] Cache Allocate: addr = 505 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2241145 [L1] Cache Allocate: addr = 505 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2241145 [L1] Cache hit from L2: addr = 505, data = a5
2241145 [TEST] CPU read @0x599
2241155 [L1] Cache miss: addr = 599
2241235 [L2] Cache miss: addr = 599
2242125 [MEM] Mem hit: addr = 505, data = 00
2242135 [L2] Cache Allocate: addr = 599 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2242145 [L1] Cache Allocate: addr = 599 data = 1f1e1d1c1b1a19181716151413121110
2242145 [L1] Cache hit from L2: addr = 599, data = 19
2242145 [TEST] CPU read @0x0c1
2242155 [L1] Cache miss: addr = 0c1
2242235 [L2] Cache miss: addr = 0c1
2243125 [MEM] Mem hit: addr = 599, data = 80
2243135 [L2] Cache Allocate: addr = 0c1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2243145 [L1] Cache Allocate: addr = 0c1 data = 8f8e8d8c8b8a89888786858483828180
2243145 [L1] Cache hit from L2: addr = 0c1, data = 81
2243145 [TEST] CPU read @0x43d
2243155 [L1] Cache miss: addr = 43d
2243235 [L2] Cache miss: addr = 43d
2244125 [MEM] Mem hit: addr = 0c1, data = c0
2244135 [L2] Cache Allocate: addr = 43d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2244145 [L1] Cache Allocate: addr = 43d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2244145 [L1] Cache hit from L2: addr = 43d, data = dd
2244145 [TEST] CPU read @0x40b
2244155 [L1] Cache miss: addr = 40b
2244235 [L2] Cache miss: addr = 40b
2245125 [MEM] Mem hit: addr = 43d, data = 20
2245135 [L2] Cache Allocate: addr = 40b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2245145 [L1] Cache Allocate: addr = 40b data = 2f2e2d2c2b2a29282726252423222120
2245145 [L1] Cache hit from L2: addr = 40b, data = 2b
2245145 [TEST] CPU read @0x7f7
2245155 [L1] Cache miss: addr = 7f7
2245235 [L2] Cache miss: addr = 7f7
2246125 [MEM] Mem hit: addr = 40b, data = 00
2246135 [L2] Cache Allocate: addr = 7f7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2246145 [L1] Cache Allocate: addr = 7f7 data = 1f1e1d1c1b1a19181716151413121110
2246145 [L1] Cache hit from L2: addr = 7f7, data = 17
2246145 [TEST] CPU read @0x403
2246155 [L1] Cache hit: addr = 403, data = 23
2246165 [TEST] CPU read @0x2ce
2246175 [L1] Cache miss: addr = 2ce
2246235 [L2] Cache miss: addr = 2ce
2247125 [MEM] Mem hit: addr = 7f7, data = e0
2247135 [L2] Cache Allocate: addr = 2ce data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2247145 [L1] Cache Allocate: addr = 2ce data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2247145 [L1] Cache hit from L2: addr = 2ce, data = ee
2247145 [TEST] CPU read @0x193
2247155 [L1] Cache miss: addr = 193
2247235 [L2] Cache miss: addr = 193
2248125 [MEM] Mem hit: addr = 2ce, data = c0
2248135 [L2] Cache Allocate: addr = 193 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2248145 [L1] Cache Allocate: addr = 193 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2248145 [L1] Cache hit from L2: addr = 193, data = d3
2248145 [TEST] CPU read @0x1e1
2248155 [L1] Cache miss: addr = 1e1
2248235 [L2] Cache miss: addr = 1e1
2249125 [MEM] Mem hit: addr = 193, data = 80
2249135 [L2] Cache Allocate: addr = 1e1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2249145 [L1] Cache Allocate: addr = 1e1 data = 8f8e8d8c8b8a89888786858483828180
2249145 [L1] Cache hit from L2: addr = 1e1, data = 81
2249145 [TEST] CPU read @0x6bf
2249155 [L1] Cache miss: addr = 6bf
2249235 [L2] Cache miss: addr = 6bf
2250125 [MEM] Mem hit: addr = 1e1, data = e0
2250135 [L2] Cache Allocate: addr = 6bf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2250145 [L1] Cache Allocate: addr = 6bf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2250145 [L1] Cache hit from L2: addr = 6bf, data = ff
2250145 [TEST] CPU read @0x1a3
2250155 [L1] Cache miss: addr = 1a3
2250235 [L2] Cache miss: addr = 1a3
2251125 [MEM] Mem hit: addr = 6bf, data = a0
2251135 [L2] Cache Allocate: addr = 1a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2251145 [L1] Cache Allocate: addr = 1a3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2251145 [L1] Cache hit from L2: addr = 1a3, data = a3
2251145 [TEST] CPU read @0x110
2251155 [L1] Cache miss: addr = 110
2251235 [L2] Cache miss: addr = 110
2252125 [MEM] Mem hit: addr = 1a3, data = a0
2252135 [L2] Cache Allocate: addr = 110 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2252145 [L1] Cache Allocate: addr = 110 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2252145 [L1] Cache hit from L2: addr = 110, data = b0
2252145 [TEST] CPU read @0x753
2252155 [L1] Cache miss: addr = 753
2252235 [L2] Cache miss: addr = 753
2253125 [MEM] Mem hit: addr = 110, data = 00
2253135 [L2] Cache Allocate: addr = 753 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2253145 [L1] Cache Allocate: addr = 753 data = 1f1e1d1c1b1a19181716151413121110
2253145 [L1] Cache hit from L2: addr = 753, data = 13
2253145 [TEST] CPU read @0x075
2253155 [L1] Cache miss: addr = 075
2253235 [L2] Cache miss: addr = 075
2254125 [MEM] Mem hit: addr = 753, data = 40
2254135 [L2] Cache Allocate: addr = 075 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2254145 [L1] Cache Allocate: addr = 075 data = 5f5e5d5c5b5a59585756555453525150
2254145 [L1] Cache hit from L2: addr = 075, data = 55
2254145 [TEST] CPU read @0x7b3
2254155 [L1] Cache miss: addr = 7b3
2254235 [L2] Cache miss: addr = 7b3
2255125 [MEM] Mem hit: addr = 075, data = 60
2255135 [L2] Cache Allocate: addr = 7b3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2255145 [L1] Cache Allocate: addr = 7b3 data = 7f7e7d7c7b7a79787776757473727170
2255145 [L1] Cache hit from L2: addr = 7b3, data = 73
2255145 [TEST] CPU read @0x12f
2255155 [L1] Cache miss: addr = 12f
2255235 [L2] Cache miss: addr = 12f
2256125 [MEM] Mem hit: addr = 7b3, data = a0
2256135 [L2] Cache Allocate: addr = 12f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2256145 [L1] Cache Allocate: addr = 12f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2256145 [L1] Cache hit from L2: addr = 12f, data = af
2256145 [TEST] CPU read @0x52b
2256155 [L1] Cache miss: addr = 52b
2256235 [L2] Cache miss: addr = 52b
2257125 [MEM] Mem hit: addr = 12f, data = 20
2257135 [L2] Cache Allocate: addr = 52b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2257145 [L1] Cache Allocate: addr = 52b data = 2f2e2d2c2b2a29282726252423222120
2257145 [L1] Cache hit from L2: addr = 52b, data = 2b
2257145 [TEST] CPU read @0x682
2257155 [L1] Cache miss: addr = 682
2257235 [L2] Cache miss: addr = 682
2258125 [MEM] Mem hit: addr = 52b, data = 20
2258135 [L2] Cache Allocate: addr = 682 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2258145 [L1] Cache Allocate: addr = 682 data = 2f2e2d2c2b2a29282726252423222120
2258145 [L1] Cache hit from L2: addr = 682, data = 22
2258145 [TEST] CPU read @0x0cd
2258155 [L1] Cache miss: addr = 0cd
2258235 [L2] Cache miss: addr = 0cd
2259125 [MEM] Mem hit: addr = 682, data = 80
2259135 [L2] Cache Allocate: addr = 0cd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2259145 [L1] Cache Allocate: addr = 0cd data = 8f8e8d8c8b8a89888786858483828180
2259145 [L1] Cache hit from L2: addr = 0cd, data = 8d
2259145 [TEST] CPU read @0x13e
2259155 [L1] Cache miss: addr = 13e
2259235 [L2] Cache miss: addr = 13e
2260125 [MEM] Mem hit: addr = 0cd, data = c0
2260135 [L2] Cache Allocate: addr = 13e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2260145 [L1] Cache Allocate: addr = 13e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2260145 [L1] Cache hit from L2: addr = 13e, data = de
2260145 [TEST] CPU read @0x51a
2260155 [L1] Cache miss: addr = 51a
2260235 [L2] Cache miss: addr = 51a
2261125 [MEM] Mem hit: addr = 13e, data = 20
2261135 [L2] Cache Allocate: addr = 51a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2261145 [L1] Cache Allocate: addr = 51a data = 3f3e3d3c3b3a39383736353433323130
2261145 [L1] Cache hit from L2: addr = 51a, data = 3a
2261145 [TEST] CPU read @0x62a
2261155 [L1] Cache miss: addr = 62a
2261235 [L2] Cache miss: addr = 62a
2262125 [MEM] Mem hit: addr = 51a, data = 00
2262135 [L2] Cache Allocate: addr = 62a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2262145 [L1] Cache Allocate: addr = 62a data = 0f0e0d0c0b0a09080706050403020100
2262145 [L1] Cache hit from L2: addr = 62a, data = 0a
2262145 [TEST] CPU read @0x6a8
2262155 [L1] Cache miss: addr = 6a8
2262235 [L2] Cache miss: addr = 6a8
2263125 [MEM] Mem hit: addr = 62a, data = 20
2263135 [L2] Cache Allocate: addr = 6a8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2263145 [L1] Cache Allocate: addr = 6a8 data = 2f2e2d2c2b2a29282726252423222120
2263145 [L1] Cache hit from L2: addr = 6a8, data = 28
2263145 [TEST] CPU read @0x362
2263155 [L1] Cache hit: addr = 362, data = c2
2263165 [TEST] CPU read @0x6e9
2263175 [L1] Cache miss: addr = 6e9
2263235 [L2] Cache miss: addr = 6e9
2264125 [MEM] Mem hit: addr = 6a8, data = a0
2264135 [L2] Cache Allocate: addr = 6e9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2264145 [L1] Cache Allocate: addr = 6e9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2264145 [L1] Cache hit from L2: addr = 6e9, data = a9
2264145 [TEST] CPU read @0x3f1
2264155 [L1] Cache hit: addr = 3f1, data = 71
2264165 [TEST] CPU read @0x21a
2264175 [L1] Cache miss: addr = 21a
2264235 [L2] Cache miss: addr = 21a
2265125 [MEM] Mem hit: addr = 6e9, data = e0
2265135 [L2] Cache Allocate: addr = 21a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2265145 [L1] Cache Allocate: addr = 21a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2265145 [L1] Cache hit from L2: addr = 21a, data = fa
2265145 [TEST] CPU read @0x515
2265155 [L1] Cache miss: addr = 515
2265235 [L2] Cache miss: addr = 515
2266125 [MEM] Mem hit: addr = 21a, data = 00
2266135 [L2] Cache Allocate: addr = 515 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2266145 [L1] Cache Allocate: addr = 515 data = 1f1e1d1c1b1a19181716151413121110
2266145 [L1] Cache hit from L2: addr = 515, data = 15
2266145 [TEST] CPU read @0x3a2
2266155 [L1] Cache miss: addr = 3a2
2266235 [L2] Cache miss: addr = 3a2
2267125 [MEM] Mem hit: addr = 515, data = 00
2267135 [L2] Cache Allocate: addr = 3a2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2267145 [L1] Cache Allocate: addr = 3a2 data = 0f0e0d0c0b0a09080706050403020100
2267145 [L1] Cache hit from L2: addr = 3a2, data = 02
2267145 [TEST] CPU read @0x7ae
2267155 [L1] Cache miss: addr = 7ae
2267235 [L2] Cache miss: addr = 7ae
2268125 [MEM] Mem hit: addr = 3a2, data = a0
2268135 [L2] Cache Allocate: addr = 7ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2268145 [L1] Cache Allocate: addr = 7ae data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2268145 [L1] Cache hit from L2: addr = 7ae, data = ae
2268145 [TEST] CPU read @0x7f2
2268155 [L1] Cache miss: addr = 7f2
2268235 [L2] Cache miss: addr = 7f2
2269125 [MEM] Mem hit: addr = 7ae, data = a0
2269135 [L2] Cache Allocate: addr = 7f2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2269145 [L1] Cache Allocate: addr = 7f2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2269145 [L1] Cache hit from L2: addr = 7f2, data = b2
2269145 [TEST] CPU read @0x718
2269155 [L1] Cache miss: addr = 718
2269235 [L2] Cache miss: addr = 718
2270125 [MEM] Mem hit: addr = 7f2, data = e0
2270135 [L2] Cache Allocate: addr = 718 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2270145 [L1] Cache Allocate: addr = 718 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2270145 [L1] Cache hit from L2: addr = 718, data = f8
2270145 [TEST] CPU read @0x6f9
2270155 [L1] Cache miss: addr = 6f9
2270235 [L2] Cache miss: addr = 6f9
2271125 [MEM] Mem hit: addr = 718, data = 00
2271135 [L2] Cache Allocate: addr = 6f9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2271145 [L1] Cache Allocate: addr = 6f9 data = 1f1e1d1c1b1a19181716151413121110
2271145 [L1] Cache hit from L2: addr = 6f9, data = 19
2271145 [TEST] CPU read @0x01d
2271155 [L1] Cache miss: addr = 01d
2271235 [L2] Cache miss: addr = 01d
2272125 [MEM] Mem hit: addr = 6f9, data = e0
2272135 [L2] Cache Allocate: addr = 01d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2272145 [L1] Cache Allocate: addr = 01d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2272145 [L1] Cache hit from L2: addr = 01d, data = fd
2272145 [TEST] CPU read @0x270
2272155 [L1] Cache miss: addr = 270
2272235 [L2] Cache miss: addr = 270
2273125 [MEM] Mem hit: addr = 01d, data = 00
2273135 [L2] Cache Allocate: addr = 270 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2273145 [L1] Cache Allocate: addr = 270 data = 1f1e1d1c1b1a19181716151413121110
2273145 [L1] Cache hit from L2: addr = 270, data = 10
2273145 [TEST] CPU read @0x369
2273155 [L1] Cache hit: addr = 369, data = c9
2273165 [TEST] CPU read @0x690
2273175 [L1] Cache hit: addr = 690, data = b0
2273185 [TEST] CPU read @0x45f
2273195 [L1] Cache miss: addr = 45f
2273235 [L2] Cache miss: addr = 45f
2274125 [MEM] Mem hit: addr = 270, data = 60
2274135 [L2] Cache Allocate: addr = 45f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2274145 [L1] Cache Allocate: addr = 45f data = 7f7e7d7c7b7a79787776757473727170
2274145 [L1] Cache hit from L2: addr = 45f, data = 7f
2274145 [TEST] CPU read @0x7ce
2274155 [L1] Cache miss: addr = 7ce
2274235 [L2] Cache hit: addr = 7ce, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2274245 [L1] Cache Allocate: addr = 7ce data = 4f4e4d4c4b4a49484746454443424140
2274245 [L1] Cache hit from L2: addr = 7ce, data = 4e
2274245 [TEST] CPU read @0x758
2274255 [L1] Cache miss: addr = 758
2274335 [L2] Cache miss: addr = 758
2275125 [MEM] Mem hit: addr = 45f, data = 40
2275135 [L2] Cache Allocate: addr = 758 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2275145 [L1] Cache Allocate: addr = 758 data = 5f5e5d5c5b5a59585756555453525150
2275145 [L1] Cache hit from L2: addr = 758, data = 58
2275145 [TEST] CPU read @0x663
2275155 [L1] Cache miss: addr = 663
2275235 [L2] Cache miss: addr = 663
2276125 [MEM] Mem hit: addr = 758, data = 40
2276135 [L2] Cache Allocate: addr = 663 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2276145 [L1] Cache Allocate: addr = 663 data = 4f4e4d4c4b4a49484746454443424140
2276145 [L1] Cache hit from L2: addr = 663, data = 43
2276145 [TEST] CPU read @0x32d
2276155 [L1] Cache miss: addr = 32d
2276235 [L2] Cache miss: addr = 32d
2277125 [MEM] Mem hit: addr = 663, data = 60
2277135 [L2] Cache Allocate: addr = 32d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2277145 [L1] Cache Allocate: addr = 32d data = 6f6e6d6c6b6a69686766656463626160
2277145 [L1] Cache hit from L2: addr = 32d, data = 6d
2277145 [TEST] CPU read @0x1d4
2277155 [L1] Cache miss: addr = 1d4
2277235 [L2] Cache miss: addr = 1d4
2278125 [MEM] Mem hit: addr = 32d, data = 20
2278135 [L2] Cache Allocate: addr = 1d4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2278145 [L1] Cache Allocate: addr = 1d4 data = 3f3e3d3c3b3a39383736353433323130
2278145 [L1] Cache hit from L2: addr = 1d4, data = 34
2278145 [TEST] CPU read @0x54c
2278155 [L1] Cache miss: addr = 54c
2278235 [L2] Cache hit: addr = 54c, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2278245 [L1] Cache Allocate: addr = 54c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2278245 [L1] Cache hit from L2: addr = 54c, data = cc
2278245 [TEST] CPU read @0x307
2278255 [L1] Cache miss: addr = 307
2278335 [L2] Cache miss: addr = 307
2279125 [MEM] Mem hit: addr = 1d4, data = c0
2279135 [L2] Cache Allocate: addr = 307 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2279145 [L1] Cache Allocate: addr = 307 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2279145 [L1] Cache hit from L2: addr = 307, data = c7
2279145 [TEST] CPU read @0x317
2279155 [L1] Cache miss: addr = 317
2279235 [L2] Cache hit: addr = 317, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2279245 [L1] Cache Allocate: addr = 317 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2279245 [L1] Cache hit from L2: addr = 317, data = c7
2279245 [TEST] CPU read @0x5f4
2279255 [L1] Cache miss: addr = 5f4
2279335 [L2] Cache miss: addr = 5f4
2280125 [MEM] Mem hit: addr = 307, data = 00
2280135 [L2] Cache Allocate: addr = 5f4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2280145 [L1] Cache Allocate: addr = 5f4 data = 1f1e1d1c1b1a19181716151413121110
2280145 [L1] Cache hit from L2: addr = 5f4, data = 14
2280145 [TEST] CPU read @0x160
2280155 [L1] Cache miss: addr = 160
2280235 [L2] Cache hit: addr = 160, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2280245 [L1] Cache Allocate: addr = 160 data = 4f4e4d4c4b4a49484746454443424140
2280245 [L1] Cache hit from L2: addr = 160, data = 40
2280245 [TEST] CPU read @0x5f9
2280255 [L1] Cache hit: addr = 5f9, data = 19
2280265 [TEST] CPU read @0x6b9
2280275 [L1] Cache miss: addr = 6b9
2280335 [L2] Cache miss: addr = 6b9
2281125 [MEM] Mem hit: addr = 5f4, data = e0
2281135 [L2] Cache Allocate: addr = 6b9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2281145 [L1] Cache Allocate: addr = 6b9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2281145 [L1] Cache hit from L2: addr = 6b9, data = f9
2281145 [TEST] CPU read @0x6dd
2281155 [L1] Cache hit: addr = 6dd, data = bd
2281165 [TEST] CPU read @0x159
2281175 [L1] Cache miss: addr = 159
2281235 [L2] Cache miss: addr = 159
2282125 [MEM] Mem hit: addr = 6b9, data = a0
2282135 [L2] Cache Allocate: addr = 159 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2282145 [L1] Cache Allocate: addr = 159 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2282145 [L1] Cache hit from L2: addr = 159, data = b9
2282145 [TEST] CPU read @0x5b8
2282155 [L1] Cache hit: addr = 5b8, data = 98
2282165 [TEST] CPU read @0x527
2282175 [L1] Cache miss: addr = 527
2282235 [L2] Cache miss: addr = 527
2283125 [MEM] Mem hit: addr = 159, data = 40
2283135 [L2] Cache Allocate: addr = 527 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2283145 [L1] Cache Allocate: addr = 527 data = 4f4e4d4c4b4a49484746454443424140
2283145 [L1] Cache hit from L2: addr = 527, data = 47
2283145 [TEST] CPU read @0x201
2283155 [L1] Cache miss: addr = 201
2283235 [L2] Cache miss: addr = 201
2284125 [MEM] Mem hit: addr = 527, data = 20
2284135 [L2] Cache Allocate: addr = 201 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2284145 [L1] Cache Allocate: addr = 201 data = 2f2e2d2c2b2a29282726252423222120
2284145 [L1] Cache hit from L2: addr = 201, data = 21
2284145 [TEST] CPU read @0x622
2284155 [L1] Cache miss: addr = 622
2284235 [L2] Cache miss: addr = 622
2285125 [MEM] Mem hit: addr = 201, data = 00
2285135 [L2] Cache Allocate: addr = 622 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2285145 [L1] Cache Allocate: addr = 622 data = 0f0e0d0c0b0a09080706050403020100
2285145 [L1] Cache hit from L2: addr = 622, data = 02
2285145 [TEST] CPU read @0x2d6
2285155 [L1] Cache miss: addr = 2d6
2285235 [L2] Cache miss: addr = 2d6
2286125 [MEM] Mem hit: addr = 622, data = 20
2286135 [L2] Cache Allocate: addr = 2d6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2286145 [L1] Cache Allocate: addr = 2d6 data = 3f3e3d3c3b3a39383736353433323130
2286145 [L1] Cache hit from L2: addr = 2d6, data = 36
2286145 [TEST] CPU read @0x677
2286155 [L1] Cache miss: addr = 677
2286235 [L2] Cache miss: addr = 677
2287125 [MEM] Mem hit: addr = 2d6, data = c0
2287135 [L2] Cache Allocate: addr = 677 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2287145 [L1] Cache Allocate: addr = 677 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2287145 [L1] Cache hit from L2: addr = 677, data = d7
2287145 [TEST] CPU read @0x30d
2287155 [L1] Cache miss: addr = 30d
2287235 [L2] Cache miss: addr = 30d
2288125 [MEM] Mem hit: addr = 677, data = 60
2288135 [L2] Cache Allocate: addr = 30d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2288145 [L1] Cache Allocate: addr = 30d data = 6f6e6d6c6b6a69686766656463626160
2288145 [L1] Cache hit from L2: addr = 30d, data = 6d
2288145 [TEST] CPU read @0x05d
2288155 [L1] Cache miss: addr = 05d
2288235 [L2] Cache miss: addr = 05d
2289125 [MEM] Mem hit: addr = 30d, data = 00
2289135 [L2] Cache Allocate: addr = 05d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2289145 [L1] Cache Allocate: addr = 05d data = 1f1e1d1c1b1a19181716151413121110
2289145 [L1] Cache hit from L2: addr = 05d, data = 1d
2289145 [TEST] CPU read @0x6cd
2289155 [L1] Cache miss: addr = 6cd
2289235 [L2] Cache hit: addr = 6cd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2289245 [L1] Cache Allocate: addr = 6cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2289245 [L1] Cache hit from L2: addr = 6cd, data = ad
2289245 [TEST] CPU read @0x3be
2289255 [L1] Cache miss: addr = 3be
2289335 [L2] Cache miss: addr = 3be
2290125 [MEM] Mem hit: addr = 05d, data = 40
2290135 [L2] Cache Allocate: addr = 3be data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2290145 [L1] Cache Allocate: addr = 3be data = 5f5e5d5c5b5a59585756555453525150
2290145 [L1] Cache hit from L2: addr = 3be, data = 5e
2290145 [TEST] CPU read @0x6bc
2290155 [L1] Cache miss: addr = 6bc
2290235 [L2] Cache miss: addr = 6bc
2291125 [MEM] Mem hit: addr = 3be, data = a0
2291135 [L2] Cache Allocate: addr = 6bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2291145 [L1] Cache Allocate: addr = 6bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2291145 [L1] Cache hit from L2: addr = 6bc, data = bc
2291145 [TEST] CPU read @0x11c
2291155 [L1] Cache miss: addr = 11c
2291235 [L2] Cache miss: addr = 11c
2292125 [MEM] Mem hit: addr = 6bc, data = a0
2292135 [L2] Cache Allocate: addr = 11c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2292145 [L1] Cache Allocate: addr = 11c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2292145 [L1] Cache hit from L2: addr = 11c, data = bc
2292145 [TEST] CPU read @0x0ba
2292155 [L1] Cache miss: addr = 0ba
2292235 [L2] Cache miss: addr = 0ba
2293125 [MEM] Mem hit: addr = 11c, data = 00
2293135 [L2] Cache Allocate: addr = 0ba data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2293145 [L1] Cache Allocate: addr = 0ba data = 1f1e1d1c1b1a19181716151413121110
2293145 [L1] Cache hit from L2: addr = 0ba, data = 1a
2293145 [TEST] CPU read @0x151
2293155 [L1] Cache miss: addr = 151
2293235 [L2] Cache miss: addr = 151
2294125 [MEM] Mem hit: addr = 0ba, data = a0
2294135 [L2] Cache Allocate: addr = 151 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2294145 [L1] Cache Allocate: addr = 151 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2294145 [L1] Cache hit from L2: addr = 151, data = b1
2294145 [TEST] CPU read @0x60a
2294155 [L1] Cache miss: addr = 60a
2294235 [L2] Cache miss: addr = 60a
2295125 [MEM] Mem hit: addr = 151, data = 40
2295135 [L2] Cache Allocate: addr = 60a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2295145 [L1] Cache Allocate: addr = 60a data = 4f4e4d4c4b4a49484746454443424140
2295145 [L1] Cache hit from L2: addr = 60a, data = 4a
2295145 [TEST] CPU read @0x366
2295155 [L1] Cache hit: addr = 366, data = c6
2295165 [TEST] CPU read @0x7bf
2295175 [L1] Cache miss: addr = 7bf
2295235 [L2] Cache miss: addr = 7bf
2296125 [MEM] Mem hit: addr = 60a, data = 00
2296135 [L2] Cache Allocate: addr = 7bf data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2296145 [L1] Cache Allocate: addr = 7bf data = 1f1e1d1c1b1a19181716151413121110
2296145 [L1] Cache hit from L2: addr = 7bf, data = 1f
2296145 [TEST] CPU read @0x3ae
2296155 [L1] Cache miss: addr = 3ae
2296235 [L2] Cache miss: addr = 3ae
2297125 [MEM] Mem hit: addr = 7bf, data = a0
2297135 [L2] Cache Allocate: addr = 3ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2297145 [L1] Cache Allocate: addr = 3ae data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2297145 [L1] Cache hit from L2: addr = 3ae, data = ae
2297145 [TEST] CPU read @0x03d
2297155 [L1] Cache miss: addr = 03d
2297235 [L2] Cache miss: addr = 03d
2298125 [MEM] Mem hit: addr = 3ae, data = a0
2298135 [L2] Cache Allocate: addr = 03d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2298145 [L1] Cache Allocate: addr = 03d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2298145 [L1] Cache hit from L2: addr = 03d, data = bd
2298145 [TEST] CPU read @0x495
2298155 [L1] Cache miss: addr = 495
2298235 [L2] Cache hit: addr = 495, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2298245 [L1] Cache Allocate: addr = 495 data = 2f2e2d2c2b2a29282726252423222120
2298245 [L1] Cache hit from L2: addr = 495, data = 25
2298245 [TEST] CPU read @0x44d
2298255 [L1] Cache miss: addr = 44d
2298335 [L2] Cache miss: addr = 44d
2299125 [MEM] Mem hit: addr = 03d, data = 20
2299135 [L2] Cache Allocate: addr = 44d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2299145 [L1] Cache Allocate: addr = 44d data = 2f2e2d2c2b2a29282726252423222120
2299145 [L1] Cache hit from L2: addr = 44d, data = 2d
2299145 [TEST] CPU read @0x6d7
2299155 [L1] Cache hit: addr = 6d7, data = b7
2299165 [TEST] CPU read @0x1b2
2299175 [L1] Cache miss: addr = 1b2
2299235 [L2] Cache miss: addr = 1b2
2300125 [MEM] Mem hit: addr = 44d, data = 40
2300135 [L2] Cache Allocate: addr = 1b2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2300145 [L1] Cache Allocate: addr = 1b2 data = 5f5e5d5c5b5a59585756555453525150
2300145 [L1] Cache hit from L2: addr = 1b2, data = 52
2300145 [TEST] CPU read @0x12b
2300155 [L1] Cache miss: addr = 12b
2300235 [L2] Cache miss: addr = 12b
2301125 [MEM] Mem hit: addr = 1b2, data = a0
2301135 [L2] Cache Allocate: addr = 12b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2301145 [L1] Cache Allocate: addr = 12b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2301145 [L1] Cache hit from L2: addr = 12b, data = ab
2301145 [TEST] CPU read @0x6fe
2301155 [L1] Cache miss: addr = 6fe
2301235 [L2] Cache miss: addr = 6fe
2302125 [MEM] Mem hit: addr = 12b, data = 20
2302135 [L2] Cache Allocate: addr = 6fe data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2302145 [L1] Cache Allocate: addr = 6fe data = 3f3e3d3c3b3a39383736353433323130
2302145 [L1] Cache hit from L2: addr = 6fe, data = 3e
2302145 [TEST] CPU read @0x58a
2302155 [L1] Cache miss: addr = 58a
2302235 [L2] Cache miss: addr = 58a
2303125 [MEM] Mem hit: addr = 6fe, data = e0
2303135 [L2] Cache Allocate: addr = 58a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2303145 [L1] Cache Allocate: addr = 58a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2303145 [L1] Cache hit from L2: addr = 58a, data = ea
2303145 [TEST] CPU read @0x2f6
2303155 [L1] Cache miss: addr = 2f6
2303235 [L2] Cache hit: addr = 2f6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2303245 [L1] Cache Allocate: addr = 2f6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2303245 [L1] Cache hit from L2: addr = 2f6, data = c6
2303245 [TEST] CPU read @0x336
2303255 [L1] Cache miss: addr = 336
2303335 [L2] Cache miss: addr = 336
2304125 [MEM] Mem hit: addr = 58a, data = 80
2304135 [L2] Cache Allocate: addr = 336 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2304145 [L1] Cache Allocate: addr = 336 data = 9f9e9d9c9b9a99989796959493929190
2304145 [L1] Cache hit from L2: addr = 336, data = 96
2304145 [TEST] CPU read @0x73f
2304155 [L1] Cache miss: addr = 73f
2304235 [L2] Cache miss: addr = 73f
2305125 [MEM] Mem hit: addr = 336, data = 20
2305135 [L2] Cache Allocate: addr = 73f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2305145 [L1] Cache Allocate: addr = 73f data = 3f3e3d3c3b3a39383736353433323130
2305145 [L1] Cache hit from L2: addr = 73f, data = 3f
2305145 [TEST] CPU read @0x112
2305155 [L1] Cache miss: addr = 112
2305235 [L2] Cache miss: addr = 112
2306125 [MEM] Mem hit: addr = 73f, data = 20
2306135 [L2] Cache Allocate: addr = 112 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2306145 [L1] Cache Allocate: addr = 112 data = 3f3e3d3c3b3a39383736353433323130
2306145 [L1] Cache hit from L2: addr = 112, data = 32
2306145 [TEST] CPU read @0x313
2306155 [L1] Cache miss: addr = 313
2306235 [L2] Cache miss: addr = 313
2307125 [MEM] Mem hit: addr = 112, data = 00
2307135 [L2] Cache Allocate: addr = 313 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2307145 [L1] Cache Allocate: addr = 313 data = 1f1e1d1c1b1a19181716151413121110
2307145 [L1] Cache hit from L2: addr = 313, data = 13
2307145 [TEST] CPU read @0x0d7
2307155 [L1] Cache miss: addr = 0d7
2307235 [L2] Cache miss: addr = 0d7
2308125 [MEM] Mem hit: addr = 313, data = 00
2308135 [L2] Cache Allocate: addr = 0d7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2308145 [L1] Cache Allocate: addr = 0d7 data = 1f1e1d1c1b1a19181716151413121110
2308145 [L1] Cache hit from L2: addr = 0d7, data = 17
2308145 [TEST] CPU read @0x584
2308155 [L1] Cache hit: addr = 584, data = e4
2308165 [TEST] CPU read @0x22c
2308175 [L1] Cache hit: addr = 22c, data = ec
2308185 [TEST] CPU read @0x598
2308195 [L1] Cache miss: addr = 598
2308235 [L2] Cache miss: addr = 598
2309125 [MEM] Mem hit: addr = 0d7, data = c0
2309135 [L2] Cache Allocate: addr = 598 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2309145 [L1] Cache Allocate: addr = 598 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2309145 [L1] Cache hit from L2: addr = 598, data = d8
2309145 [TEST] CPU read @0x508
2309155 [L1] Cache miss: addr = 508
2309235 [L2] Cache miss: addr = 508
2310125 [MEM] Mem hit: addr = 598, data = 80
2310135 [L2] Cache Allocate: addr = 508 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2310145 [L1] Cache Allocate: addr = 508 data = 8f8e8d8c8b8a89888786858483828180
2310145 [L1] Cache hit from L2: addr = 508, data = 88
2310145 [TEST] CPU read @0x03f
2310155 [L1] Cache miss: addr = 03f
2310235 [L2] Cache miss: addr = 03f
2311125 [MEM] Mem hit: addr = 508, data = 00
2311135 [L2] Cache Allocate: addr = 03f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2311145 [L1] Cache Allocate: addr = 03f data = 1f1e1d1c1b1a19181716151413121110
2311145 [L1] Cache hit from L2: addr = 03f, data = 1f
2311145 [TEST] CPU read @0x2b6
2311155 [L1] Cache miss: addr = 2b6
2311235 [L2] Cache miss: addr = 2b6
2312125 [MEM] Mem hit: addr = 03f, data = 20
2312135 [L2] Cache Allocate: addr = 2b6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2312145 [L1] Cache Allocate: addr = 2b6 data = 3f3e3d3c3b3a39383736353433323130
2312145 [L1] Cache hit from L2: addr = 2b6, data = 36
2312145 [TEST] CPU read @0x444
2312155 [L1] Cache miss: addr = 444
2312235 [L2] Cache miss: addr = 444
2313125 [MEM] Mem hit: addr = 2b6, data = a0
2313135 [L2] Cache Allocate: addr = 444 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2313145 [L1] Cache Allocate: addr = 444 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2313145 [L1] Cache hit from L2: addr = 444, data = a4
2313145 [TEST] CPU read @0x237
2313155 [L1] Cache miss: addr = 237
2313235 [L2] Cache hit: addr = 237, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2313245 [L1] Cache Allocate: addr = 237 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2313245 [L1] Cache hit from L2: addr = 237, data = e7
2313245 [TEST] CPU read @0x243
2313255 [L1] Cache hit: addr = 243, data = e3
2313265 [TEST] CPU read @0x599
2313275 [L1] Cache miss: addr = 599
2313335 [L2] Cache miss: addr = 599
2314125 [MEM] Mem hit: addr = 444, data = 40
2314135 [L2] Cache Allocate: addr = 599 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2314145 [L1] Cache Allocate: addr = 599 data = 5f5e5d5c5b5a59585756555453525150
2314145 [L1] Cache hit from L2: addr = 599, data = 59
2314145 [TEST] CPU read @0x5dc
2314155 [L1] Cache miss: addr = 5dc
2314235 [L2] Cache hit: addr = 5dc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2314245 [L1] Cache Allocate: addr = 5dc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2314245 [L1] Cache hit from L2: addr = 5dc, data = ac
2314245 [TEST] CPU read @0x1ce
2314255 [L1] Cache miss: addr = 1ce
2314335 [L2] Cache miss: addr = 1ce
2315125 [MEM] Mem hit: addr = 599, data = 80
2315135 [L2] Cache Allocate: addr = 1ce data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2315145 [L1] Cache Allocate: addr = 1ce data = 8f8e8d8c8b8a89888786858483828180
2315145 [L1] Cache hit from L2: addr = 1ce, data = 8e
2315145 [TEST] CPU read @0x2e4
2315155 [L1] Cache hit: addr = 2e4, data = c4
2315165 [TEST] CPU read @0x3b8
2315175 [L1] Cache miss: addr = 3b8
2315235 [L2] Cache miss: addr = 3b8
2316125 [MEM] Mem hit: addr = 1ce, data = c0
2316135 [L2] Cache Allocate: addr = 3b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2316145 [L1] Cache Allocate: addr = 3b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2316145 [L1] Cache hit from L2: addr = 3b8, data = d8
2316145 [TEST] CPU read @0x518
2316155 [L1] Cache miss: addr = 518
2316235 [L2] Cache miss: addr = 518
2317125 [MEM] Mem hit: addr = 3b8, data = a0
2317135 [L2] Cache Allocate: addr = 518 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2317145 [L1] Cache Allocate: addr = 518 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2317145 [L1] Cache hit from L2: addr = 518, data = b8
2317145 [TEST] CPU read @0x341
2317155 [L1] Cache miss: addr = 341
2317235 [L2] Cache miss: addr = 341
2318125 [MEM] Mem hit: addr = 518, data = 00
2318135 [L2] Cache Allocate: addr = 341 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2318145 [L1] Cache Allocate: addr = 341 data = 0f0e0d0c0b0a09080706050403020100
2318145 [L1] Cache hit from L2: addr = 341, data = 01
2318145 [TEST] CPU read @0x774
2318155 [L1] Cache miss: addr = 774
2318235 [L2] Cache miss: addr = 774
2319125 [MEM] Mem hit: addr = 341, data = 40
2319135 [L2] Cache Allocate: addr = 774 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2319145 [L1] Cache Allocate: addr = 774 data = 5f5e5d5c5b5a59585756555453525150
2319145 [L1] Cache hit from L2: addr = 774, data = 54
2319145 [TEST] CPU read @0x042
2319155 [L1] Cache miss: addr = 042
2319235 [L2] Cache miss: addr = 042
2320125 [MEM] Mem hit: addr = 774, data = 60
2320135 [L2] Cache Allocate: addr = 042 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2320145 [L1] Cache Allocate: addr = 042 data = 6f6e6d6c6b6a69686766656463626160
2320145 [L1] Cache hit from L2: addr = 042, data = 62
2320145 [TEST] CPU read @0x427
2320155 [L1] Cache miss: addr = 427
2320235 [L2] Cache miss: addr = 427
2321125 [MEM] Mem hit: addr = 042, data = 40
2321135 [L2] Cache Allocate: addr = 427 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2321145 [L1] Cache Allocate: addr = 427 data = 4f4e4d4c4b4a49484746454443424140
2321145 [L1] Cache hit from L2: addr = 427, data = 47
2321145 [TEST] CPU read @0x0bc
2321155 [L1] Cache miss: addr = 0bc
2321235 [L2] Cache miss: addr = 0bc
2322125 [MEM] Mem hit: addr = 427, data = 20
2322135 [L2] Cache Allocate: addr = 0bc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2322145 [L1] Cache Allocate: addr = 0bc data = 3f3e3d3c3b3a39383736353433323130
2322145 [L1] Cache hit from L2: addr = 0bc, data = 3c
2322145 [TEST] CPU read @0x367
2322155 [L1] Cache hit: addr = 367, data = c7
2322165 [TEST] CPU read @0x23d
2322175 [L1] Cache miss: addr = 23d
2322235 [L2] Cache hit: addr = 23d, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2322245 [L1] Cache Allocate: addr = 23d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2322245 [L1] Cache hit from L2: addr = 23d, data = ed
2322245 [TEST] CPU read @0x2b9
2322255 [L1] Cache miss: addr = 2b9
2322335 [L2] Cache miss: addr = 2b9
2323125 [MEM] Mem hit: addr = 0bc, data = a0
2323135 [L2] Cache Allocate: addr = 2b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2323145 [L1] Cache Allocate: addr = 2b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2323145 [L1] Cache hit from L2: addr = 2b9, data = b9
2323145 [TEST] CPU read @0x301
2323155 [L1] Cache miss: addr = 301
2323235 [L2] Cache miss: addr = 301
2324125 [MEM] Mem hit: addr = 2b9, data = a0
2324135 [L2] Cache Allocate: addr = 301 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2324145 [L1] Cache Allocate: addr = 301 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2324145 [L1] Cache hit from L2: addr = 301, data = a1
2324145 [TEST] CPU read @0x3c6
2324155 [L1] Cache miss: addr = 3c6
2324235 [L2] Cache miss: addr = 3c6
2325125 [MEM] Mem hit: addr = 301, data = 00
2325135 [L2] Cache Allocate: addr = 3c6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2325145 [L1] Cache Allocate: addr = 3c6 data = 0f0e0d0c0b0a09080706050403020100
2325145 [L1] Cache hit from L2: addr = 3c6, data = 06
2325145 [TEST] CPU read @0x6a6
2325155 [L1] Cache miss: addr = 6a6
2325235 [L2] Cache miss: addr = 6a6
2326125 [MEM] Mem hit: addr = 3c6, data = c0
2326135 [L2] Cache Allocate: addr = 6a6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2326145 [L1] Cache Allocate: addr = 6a6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2326145 [L1] Cache hit from L2: addr = 6a6, data = c6
2326145 [TEST] CPU read @0x213
2326155 [L1] Cache miss: addr = 213
2326235 [L2] Cache miss: addr = 213
2327125 [MEM] Mem hit: addr = 6a6, data = a0
2327135 [L2] Cache Allocate: addr = 213 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2327145 [L1] Cache Allocate: addr = 213 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2327145 [L1] Cache hit from L2: addr = 213, data = b3
2327145 [TEST] CPU read @0x599
2327155 [L1] Cache miss: addr = 599
2327235 [L2] Cache miss: addr = 599
2328125 [MEM] Mem hit: addr = 213, data = 00
2328135 [L2] Cache Allocate: addr = 599 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2328145 [L1] Cache Allocate: addr = 599 data = 1f1e1d1c1b1a19181716151413121110
2328145 [L1] Cache hit from L2: addr = 599, data = 19
2328145 [TEST] CPU read @0x03f
2328155 [L1] Cache miss: addr = 03f
2328235 [L2] Cache miss: addr = 03f
2329125 [MEM] Mem hit: addr = 599, data = 80
2329135 [L2] Cache Allocate: addr = 03f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2329145 [L1] Cache Allocate: addr = 03f data = 9f9e9d9c9b9a99989796959493929190
2329145 [L1] Cache hit from L2: addr = 03f, data = 9f
2329145 [TEST] CPU read @0x1f2
2329155 [L1] Cache miss: addr = 1f2
2329235 [L2] Cache miss: addr = 1f2
2330125 [MEM] Mem hit: addr = 03f, data = 20
2330135 [L2] Cache Allocate: addr = 1f2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2330145 [L1] Cache Allocate: addr = 1f2 data = 3f3e3d3c3b3a39383736353433323130
2330145 [L1] Cache hit from L2: addr = 1f2, data = 32
2330145 [TEST] CPU read @0x01b
2330155 [L1] Cache miss: addr = 01b
2330235 [L2] Cache miss: addr = 01b
2331125 [MEM] Mem hit: addr = 1f2, data = e0
2331135 [L2] Cache Allocate: addr = 01b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2331145 [L1] Cache Allocate: addr = 01b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2331145 [L1] Cache hit from L2: addr = 01b, data = fb
2331145 [TEST] CPU read @0x7e5
2331155 [L1] Cache miss: addr = 7e5
2331235 [L2] Cache miss: addr = 7e5
2332125 [MEM] Mem hit: addr = 01b, data = 00
2332135 [L2] Cache Allocate: addr = 7e5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2332145 [L1] Cache Allocate: addr = 7e5 data = 0f0e0d0c0b0a09080706050403020100
2332145 [L1] Cache hit from L2: addr = 7e5, data = 05
2332145 [TEST] CPU read @0x56c
2332155 [L1] Cache miss: addr = 56c
2332235 [L2] Cache miss: addr = 56c
2333125 [MEM] Mem hit: addr = 7e5, data = e0
2333135 [L2] Cache Allocate: addr = 56c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2333145 [L1] Cache Allocate: addr = 56c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2333145 [L1] Cache hit from L2: addr = 56c, data = ec
2333145 [TEST] CPU read @0x159
2333155 [L1] Cache miss: addr = 159
2333235 [L2] Cache miss: addr = 159
2334125 [MEM] Mem hit: addr = 56c, data = 60
2334135 [L2] Cache Allocate: addr = 159 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2334145 [L1] Cache Allocate: addr = 159 data = 7f7e7d7c7b7a79787776757473727170
2334145 [L1] Cache hit from L2: addr = 159, data = 79
2334145 [TEST] CPU read @0x7d6
2334155 [L1] Cache miss: addr = 7d6
2334235 [L2] Cache hit: addr = 7d6, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2334245 [L1] Cache Allocate: addr = 7d6 data = 4f4e4d4c4b4a49484746454443424140
2334245 [L1] Cache hit from L2: addr = 7d6, data = 46
2334245 [TEST] CPU read @0x334
2334255 [L1] Cache miss: addr = 334
2334335 [L2] Cache miss: addr = 334
2335125 [MEM] Mem hit: addr = 159, data = 40
2335135 [L2] Cache Allocate: addr = 334 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2335145 [L1] Cache Allocate: addr = 334 data = 5f5e5d5c5b5a59585756555453525150
2335145 [L1] Cache hit from L2: addr = 334, data = 54
2335145 [TEST] CPU read @0x7a8
2335155 [L1] Cache miss: addr = 7a8
2335235 [L2] Cache miss: addr = 7a8
2336125 [MEM] Mem hit: addr = 334, data = 20
2336135 [L2] Cache Allocate: addr = 7a8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2336145 [L1] Cache Allocate: addr = 7a8 data = 2f2e2d2c2b2a29282726252423222120
2336145 [L1] Cache hit from L2: addr = 7a8, data = 28
2336145 [TEST] CPU read @0x1b8
2336155 [L1] Cache miss: addr = 1b8
2336235 [L2] Cache miss: addr = 1b8
2337125 [MEM] Mem hit: addr = 7a8, data = a0
2337135 [L2] Cache Allocate: addr = 1b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2337145 [L1] Cache Allocate: addr = 1b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2337145 [L1] Cache hit from L2: addr = 1b8, data = b8
2337145 [TEST] CPU read @0x557
2337155 [L1] Cache hit: addr = 557, data = d7
2337165 [TEST] CPU read @0x766
2337175 [L1] Cache miss: addr = 766
2337235 [L2] Cache miss: addr = 766
2338125 [MEM] Mem hit: addr = 1b8, data = a0
2338135 [L2] Cache Allocate: addr = 766 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2338145 [L1] Cache Allocate: addr = 766 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2338145 [L1] Cache hit from L2: addr = 766, data = a6
2338145 [TEST] CPU read @0x70f
2338155 [L1] Cache miss: addr = 70f
2338235 [L2] Cache miss: addr = 70f
2339125 [MEM] Mem hit: addr = 766, data = 60
2339135 [L2] Cache Allocate: addr = 70f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2339145 [L1] Cache Allocate: addr = 70f data = 6f6e6d6c6b6a69686766656463626160
2339145 [L1] Cache hit from L2: addr = 70f, data = 6f
2339145 [TEST] CPU read @0x763
2339155 [L1] Cache miss: addr = 763
2339235 [L2] Cache hit: addr = 763, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2339245 [L1] Cache Allocate: addr = 763 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2339245 [L1] Cache hit from L2: addr = 763, data = a3
2339245 [TEST] CPU read @0x48a
2339255 [L1] Cache hit: addr = 48a, data = 2a
2339265 [TEST] CPU read @0x342
2339275 [L1] Cache miss: addr = 342
2339335 [L2] Cache miss: addr = 342
2340125 [MEM] Mem hit: addr = 70f, data = 00
2340135 [L2] Cache Allocate: addr = 342 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2340145 [L1] Cache Allocate: addr = 342 data = 0f0e0d0c0b0a09080706050403020100
2340145 [L1] Cache hit from L2: addr = 342, data = 02
2340145 [TEST] CPU read @0x4fa
2340155 [L1] Cache miss: addr = 4fa
2340235 [L2] Cache hit: addr = 4fa, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2340245 [L1] Cache Allocate: addr = 4fa data = 8f8e8d8c8b8a89888786858483828180
2340245 [L1] Cache hit from L2: addr = 4fa, data = 8a
2340245 [TEST] CPU read @0x3c0
2340255 [L1] Cache miss: addr = 3c0
2340335 [L2] Cache miss: addr = 3c0
2341125 [MEM] Mem hit: addr = 342, data = 40
2341135 [L2] Cache Allocate: addr = 3c0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2341145 [L1] Cache Allocate: addr = 3c0 data = 4f4e4d4c4b4a49484746454443424140
2341145 [L1] Cache hit from L2: addr = 3c0, data = 40
2341145 [TEST] CPU read @0x1e1
2341155 [L1] Cache miss: addr = 1e1
2341235 [L2] Cache miss: addr = 1e1
2342125 [MEM] Mem hit: addr = 3c0, data = c0
2342135 [L2] Cache Allocate: addr = 1e1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2342145 [L1] Cache Allocate: addr = 1e1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2342145 [L1] Cache hit from L2: addr = 1e1, data = c1
2342145 [TEST] CPU read @0x113
2342155 [L1] Cache miss: addr = 113
2342235 [L2] Cache miss: addr = 113
2343125 [MEM] Mem hit: addr = 1e1, data = e0
2343135 [L2] Cache Allocate: addr = 113 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2343145 [L1] Cache Allocate: addr = 113 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2343145 [L1] Cache hit from L2: addr = 113, data = f3
2343145 [TEST] CPU read @0x698
2343155 [L1] Cache hit: addr = 698, data = b8
2343165 [TEST] CPU read @0x705
2343175 [L1] Cache miss: addr = 705
2343235 [L2] Cache miss: addr = 705
2344125 [MEM] Mem hit: addr = 113, data = 00
2344135 [L2] Cache Allocate: addr = 705 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2344145 [L1] Cache Allocate: addr = 705 data = 0f0e0d0c0b0a09080706050403020100
2344145 [L1] Cache hit from L2: addr = 705, data = 05
2344145 [TEST] CPU read @0x751
2344155 [L1] Cache miss: addr = 751
2344235 [L2] Cache miss: addr = 751
2345125 [MEM] Mem hit: addr = 705, data = 00
2345135 [L2] Cache Allocate: addr = 751 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2345145 [L1] Cache Allocate: addr = 751 data = 1f1e1d1c1b1a19181716151413121110
2345145 [L1] Cache hit from L2: addr = 751, data = 11
2345145 [TEST] CPU read @0x799
2345155 [L1] Cache miss: addr = 799
2345235 [L2] Cache miss: addr = 799
2346125 [MEM] Mem hit: addr = 751, data = 40
2346135 [L2] Cache Allocate: addr = 799 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2346145 [L1] Cache Allocate: addr = 799 data = 5f5e5d5c5b5a59585756555453525150
2346145 [L1] Cache hit from L2: addr = 799, data = 59
2346145 [TEST] CPU read @0x1ed
2346155 [L1] Cache miss: addr = 1ed
2346235 [L2] Cache hit: addr = 1ed, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2346245 [L1] Cache Allocate: addr = 1ed data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2346245 [L1] Cache hit from L2: addr = 1ed, data = cd
2346245 [TEST] CPU read @0x1f4
2346255 [L1] Cache miss: addr = 1f4
2346335 [L2] Cache hit: addr = 1f4, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2346345 [L1] Cache Allocate: addr = 1f4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2346345 [L1] Cache hit from L2: addr = 1f4, data = c4
2346345 [TEST] CPU read @0x39d
2346355 [L1] Cache miss: addr = 39d
2346435 [L2] Cache miss: addr = 39d
2347125 [MEM] Mem hit: addr = 799, data = 80
2347135 [L2] Cache Allocate: addr = 39d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2347145 [L1] Cache Allocate: addr = 39d data = 9f9e9d9c9b9a99989796959493929190
2347145 [L1] Cache hit from L2: addr = 39d, data = 9d
2347145 [TEST] CPU read @0x6fe
2347155 [L1] Cache miss: addr = 6fe
2347235 [L2] Cache miss: addr = 6fe
2348125 [MEM] Mem hit: addr = 39d, data = 80
2348135 [L2] Cache Allocate: addr = 6fe data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2348145 [L1] Cache Allocate: addr = 6fe data = 9f9e9d9c9b9a99989796959493929190
2348145 [L1] Cache hit from L2: addr = 6fe, data = 9e
2348145 [TEST] CPU read @0x7e5
2348155 [L1] Cache miss: addr = 7e5
2348235 [L2] Cache miss: addr = 7e5
2349125 [MEM] Mem hit: addr = 6fe, data = e0
2349135 [L2] Cache Allocate: addr = 7e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2349145 [L1] Cache Allocate: addr = 7e5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2349145 [L1] Cache hit from L2: addr = 7e5, data = e5
2349145 [TEST] CPU read @0x2dd
2349155 [L1] Cache miss: addr = 2dd
2349235 [L2] Cache miss: addr = 2dd
2350125 [MEM] Mem hit: addr = 7e5, data = e0
2350135 [L2] Cache Allocate: addr = 2dd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2350145 [L1] Cache Allocate: addr = 2dd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2350145 [L1] Cache hit from L2: addr = 2dd, data = fd
2350145 [TEST] CPU read @0x15f
2350155 [L1] Cache miss: addr = 15f
2350235 [L2] Cache miss: addr = 15f
2351125 [MEM] Mem hit: addr = 2dd, data = c0
2351135 [L2] Cache Allocate: addr = 15f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2351145 [L1] Cache Allocate: addr = 15f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2351145 [L1] Cache hit from L2: addr = 15f, data = df
2351145 [TEST] CPU read @0x4ca
2351155 [L1] Cache hit: addr = 4ca, data = ea
2351165 [TEST] CPU read @0x3b7
2351175 [L1] Cache miss: addr = 3b7
2351235 [L2] Cache miss: addr = 3b7
2352125 [MEM] Mem hit: addr = 15f, data = 40
2352135 [L2] Cache Allocate: addr = 3b7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2352145 [L1] Cache Allocate: addr = 3b7 data = 5f5e5d5c5b5a59585756555453525150
2352145 [L1] Cache hit from L2: addr = 3b7, data = 57
2352145 [TEST] CPU read @0x0d4
2352155 [L1] Cache miss: addr = 0d4
2352235 [L2] Cache miss: addr = 0d4
2353125 [MEM] Mem hit: addr = 3b7, data = a0
2353135 [L2] Cache Allocate: addr = 0d4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2353145 [L1] Cache Allocate: addr = 0d4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2353145 [L1] Cache hit from L2: addr = 0d4, data = b4
2353145 [TEST] CPU read @0x4d6
2353155 [L1] Cache miss: addr = 4d6
2353235 [L2] Cache hit: addr = 4d6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2353245 [L1] Cache Allocate: addr = 4d6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2353245 [L1] Cache hit from L2: addr = 4d6, data = e6
2353245 [TEST] CPU read @0x786
2353255 [L1] Cache miss: addr = 786
2353335 [L2] Cache miss: addr = 786
2354125 [MEM] Mem hit: addr = 0d4, data = c0
2354135 [L2] Cache Allocate: addr = 786 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2354145 [L1] Cache Allocate: addr = 786 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2354145 [L1] Cache hit from L2: addr = 786, data = c6
2354145 [TEST] CPU read @0x553
2354155 [L1] Cache hit: addr = 553, data = d3
2354165 [TEST] CPU read @0x165
2354175 [L1] Cache miss: addr = 165
2354235 [L2] Cache hit: addr = 165, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2354245 [L1] Cache Allocate: addr = 165 data = 4f4e4d4c4b4a49484746454443424140
2354245 [L1] Cache hit from L2: addr = 165, data = 45
2354245 [TEST] CPU read @0x2dd
2354255 [L1] Cache miss: addr = 2dd
2354335 [L2] Cache miss: addr = 2dd
2355125 [MEM] Mem hit: addr = 786, data = 80
2355135 [L2] Cache Allocate: addr = 2dd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2355145 [L1] Cache Allocate: addr = 2dd data = 9f9e9d9c9b9a99989796959493929190
2355145 [L1] Cache hit from L2: addr = 2dd, data = 9d
2355145 [TEST] CPU read @0x61b
2355155 [L1] Cache miss: addr = 61b
2355235 [L2] Cache miss: addr = 61b
2356125 [MEM] Mem hit: addr = 2dd, data = c0
2356135 [L2] Cache Allocate: addr = 61b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2356145 [L1] Cache Allocate: addr = 61b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2356145 [L1] Cache hit from L2: addr = 61b, data = db
2356145 [TEST] CPU read @0x40a
2356155 [L1] Cache miss: addr = 40a
2356235 [L2] Cache miss: addr = 40a
2357125 [MEM] Mem hit: addr = 61b, data = 00
2357135 [L2] Cache Allocate: addr = 40a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2357145 [L1] Cache Allocate: addr = 40a data = 0f0e0d0c0b0a09080706050403020100
2357145 [L1] Cache hit from L2: addr = 40a, data = 0a
2357145 [TEST] CPU read @0x4a0
2357155 [L1] Cache miss: addr = 4a0
2357235 [L2] Cache miss: addr = 4a0
2358125 [MEM] Mem hit: addr = 40a, data = 00
2358135 [L2] Cache Allocate: addr = 4a0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2358145 [L1] Cache Allocate: addr = 4a0 data = 0f0e0d0c0b0a09080706050403020100
2358145 [L1] Cache hit from L2: addr = 4a0, data = 00
2358145 [TEST] CPU read @0x717
2358155 [L1] Cache miss: addr = 717
2358235 [L2] Cache miss: addr = 717
2359125 [MEM] Mem hit: addr = 4a0, data = a0
2359135 [L2] Cache Allocate: addr = 717 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2359145 [L1] Cache Allocate: addr = 717 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2359145 [L1] Cache hit from L2: addr = 717, data = b7
2359145 [TEST] CPU read @0x282
2359155 [L1] Cache miss: addr = 282
2359235 [L2] Cache miss: addr = 282
2360125 [MEM] Mem hit: addr = 717, data = 00
2360135 [L2] Cache Allocate: addr = 282 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2360145 [L1] Cache Allocate: addr = 282 data = 0f0e0d0c0b0a09080706050403020100
2360145 [L1] Cache hit from L2: addr = 282, data = 02
2360145 [TEST] CPU read @0x231
2360155 [L1] Cache miss: addr = 231
2360235 [L2] Cache hit: addr = 231, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2360245 [L1] Cache Allocate: addr = 231 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2360245 [L1] Cache hit from L2: addr = 231, data = e1
2360245 [TEST] CPU read @0x0da
2360255 [L1] Cache miss: addr = 0da
2360335 [L2] Cache miss: addr = 0da
2361125 [MEM] Mem hit: addr = 282, data = 80
2361135 [L2] Cache Allocate: addr = 0da data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2361145 [L1] Cache Allocate: addr = 0da data = 9f9e9d9c9b9a99989796959493929190
2361145 [L1] Cache hit from L2: addr = 0da, data = 9a
2361145 [TEST] CPU read @0x2b7
2361155 [L1] Cache miss: addr = 2b7
2361235 [L2] Cache miss: addr = 2b7
2362125 [MEM] Mem hit: addr = 0da, data = c0
2362135 [L2] Cache Allocate: addr = 2b7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2362145 [L1] Cache Allocate: addr = 2b7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2362145 [L1] Cache hit from L2: addr = 2b7, data = d7
2362145 [TEST] CPU read @0x4e6
2362155 [L1] Cache miss: addr = 4e6
2362235 [L2] Cache hit: addr = 4e6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2362245 [L1] Cache Allocate: addr = 4e6 data = 8f8e8d8c8b8a89888786858483828180
2362245 [L1] Cache hit from L2: addr = 4e6, data = 86
2362245 [TEST] CPU read @0x7f3
2362255 [L1] Cache miss: addr = 7f3
2362335 [L2] Cache miss: addr = 7f3
2363125 [MEM] Mem hit: addr = 2b7, data = a0
2363135 [L2] Cache Allocate: addr = 7f3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2363145 [L1] Cache Allocate: addr = 7f3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2363145 [L1] Cache hit from L2: addr = 7f3, data = b3
2363145 [TEST] CPU read @0x2f1
2363155 [L1] Cache miss: addr = 2f1
2363235 [L2] Cache hit: addr = 2f1, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2363245 [L1] Cache Allocate: addr = 2f1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2363245 [L1] Cache hit from L2: addr = 2f1, data = c1
2363245 [TEST] CPU read @0x4e4
2363255 [L1] Cache hit: addr = 4e4, data = 84
2363265 [TEST] CPU read @0x1ca
2363275 [L1] Cache miss: addr = 1ca
2363335 [L2] Cache miss: addr = 1ca
2364125 [MEM] Mem hit: addr = 7f3, data = e0
2364135 [L2] Cache Allocate: addr = 1ca data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2364145 [L1] Cache Allocate: addr = 1ca data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2364145 [L1] Cache hit from L2: addr = 1ca, data = ea
2364145 [TEST] CPU read @0x70a
2364155 [L1] Cache miss: addr = 70a
2364235 [L2] Cache miss: addr = 70a
2365125 [MEM] Mem hit: addr = 1ca, data = c0
2365135 [L2] Cache Allocate: addr = 70a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2365145 [L1] Cache Allocate: addr = 70a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2365145 [L1] Cache hit from L2: addr = 70a, data = ca
2365145 [TEST] CPU read @0x57d
2365155 [L1] Cache miss: addr = 57d
2365235 [L2] Cache miss: addr = 57d
2366125 [MEM] Mem hit: addr = 70a, data = 00
2366135 [L2] Cache Allocate: addr = 57d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2366145 [L1] Cache Allocate: addr = 57d data = 1f1e1d1c1b1a19181716151413121110
2366145 [L1] Cache hit from L2: addr = 57d, data = 1d
2366145 [TEST] CPU read @0x33b
2366155 [L1] Cache miss: addr = 33b
2366235 [L2] Cache miss: addr = 33b
2367125 [MEM] Mem hit: addr = 57d, data = 60
2367135 [L2] Cache Allocate: addr = 33b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2367145 [L1] Cache Allocate: addr = 33b data = 7f7e7d7c7b7a79787776757473727170
2367145 [L1] Cache hit from L2: addr = 33b, data = 7b
2367145 [TEST] CPU read @0x54f
2367155 [L1] Cache miss: addr = 54f
2367235 [L2] Cache hit: addr = 54f, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2367245 [L1] Cache Allocate: addr = 54f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2367245 [L1] Cache hit from L2: addr = 54f, data = cf
2367245 [TEST] CPU read @0x699
2367255 [L1] Cache hit: addr = 699, data = b9
2367265 [TEST] CPU read @0x4ab
2367275 [L1] Cache miss: addr = 4ab
2367335 [L2] Cache miss: addr = 4ab
2368125 [MEM] Mem hit: addr = 33b, data = 20
2368135 [L2] Cache Allocate: addr = 4ab data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2368145 [L1] Cache Allocate: addr = 4ab data = 2f2e2d2c2b2a29282726252423222120
2368145 [L1] Cache hit from L2: addr = 4ab, data = 2b
2368145 [TEST] CPU read @0x44b
2368155 [L1] Cache miss: addr = 44b
2368235 [L2] Cache miss: addr = 44b
2369125 [MEM] Mem hit: addr = 4ab, data = a0
2369135 [L2] Cache Allocate: addr = 44b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2369145 [L1] Cache Allocate: addr = 44b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2369145 [L1] Cache hit from L2: addr = 44b, data = ab
2369145 [TEST] CPU read @0x326
2369155 [L1] Cache miss: addr = 326
2369235 [L2] Cache miss: addr = 326
2370125 [MEM] Mem hit: addr = 44b, data = 40
2370135 [L2] Cache Allocate: addr = 326 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2370145 [L1] Cache Allocate: addr = 326 data = 4f4e4d4c4b4a49484746454443424140
2370145 [L1] Cache hit from L2: addr = 326, data = 46
2370145 [TEST] CPU read @0x3d9
2370155 [L1] Cache miss: addr = 3d9
2370235 [L2] Cache miss: addr = 3d9
2371125 [MEM] Mem hit: addr = 326, data = 20
2371135 [L2] Cache Allocate: addr = 3d9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2371145 [L1] Cache Allocate: addr = 3d9 data = 3f3e3d3c3b3a39383736353433323130
2371145 [L1] Cache hit from L2: addr = 3d9, data = 39
2371145 [TEST] CPU read @0x438
2371155 [L1] Cache miss: addr = 438
2371235 [L2] Cache miss: addr = 438
2372125 [MEM] Mem hit: addr = 3d9, data = c0
2372135 [L2] Cache Allocate: addr = 438 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2372145 [L1] Cache Allocate: addr = 438 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2372145 [L1] Cache hit from L2: addr = 438, data = d8
2372145 [TEST] CPU read @0x1a5
2372155 [L1] Cache miss: addr = 1a5
2372235 [L2] Cache miss: addr = 1a5
2373125 [MEM] Mem hit: addr = 438, data = 20
2373135 [L2] Cache Allocate: addr = 1a5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2373145 [L1] Cache Allocate: addr = 1a5 data = 2f2e2d2c2b2a29282726252423222120
2373145 [L1] Cache hit from L2: addr = 1a5, data = 25
2373145 [TEST] CPU read @0x661
2373155 [L1] Cache miss: addr = 661
2373235 [L2] Cache miss: addr = 661
2374125 [MEM] Mem hit: addr = 1a5, data = a0
2374135 [L2] Cache Allocate: addr = 661 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2374145 [L1] Cache Allocate: addr = 661 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2374145 [L1] Cache hit from L2: addr = 661, data = a1
2374145 [TEST] CPU read @0x5dd
2374155 [L1] Cache miss: addr = 5dd
2374235 [L2] Cache hit: addr = 5dd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2374245 [L1] Cache Allocate: addr = 5dd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2374245 [L1] Cache hit from L2: addr = 5dd, data = ad
2374245 [TEST] CPU read @0x04d
2374255 [L1] Cache miss: addr = 04d
2374335 [L2] Cache miss: addr = 04d
2375125 [MEM] Mem hit: addr = 661, data = 60
2375135 [L2] Cache Allocate: addr = 04d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2375145 [L1] Cache Allocate: addr = 04d data = 6f6e6d6c6b6a69686766656463626160
2375145 [L1] Cache hit from L2: addr = 04d, data = 6d
2375145 [TEST] CPU read @0x25e
2375155 [L1] Cache miss: addr = 25e
2375235 [L2] Cache hit: addr = 25e, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2375245 [L1] Cache Allocate: addr = 25e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2375245 [L1] Cache hit from L2: addr = 25e, data = ee
2375245 [TEST] CPU read @0x796
2375255 [L1] Cache miss: addr = 796
2375335 [L2] Cache miss: addr = 796
2376125 [MEM] Mem hit: addr = 04d, data = 40
2376135 [L2] Cache Allocate: addr = 796 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2376145 [L1] Cache Allocate: addr = 796 data = 5f5e5d5c5b5a59585756555453525150
2376145 [L1] Cache hit from L2: addr = 796, data = 56
2376145 [TEST] CPU read @0x416
2376155 [L1] Cache miss: addr = 416
2376235 [L2] Cache miss: addr = 416
2377125 [MEM] Mem hit: addr = 796, data = 80
2377135 [L2] Cache Allocate: addr = 416 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2377145 [L1] Cache Allocate: addr = 416 data = 9f9e9d9c9b9a99989796959493929190
2377145 [L1] Cache hit from L2: addr = 416, data = 96
2377145 [TEST] CPU read @0x79f
2377155 [L1] Cache miss: addr = 79f
2377235 [L2] Cache miss: addr = 79f
2378125 [MEM] Mem hit: addr = 416, data = 00
2378135 [L2] Cache Allocate: addr = 79f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2378145 [L1] Cache Allocate: addr = 79f data = 1f1e1d1c1b1a19181716151413121110
2378145 [L1] Cache hit from L2: addr = 79f, data = 1f
2378145 [TEST] CPU read @0x486
2378155 [L1] Cache hit: addr = 486, data = 26
2378165 [TEST] CPU read @0x58d
2378175 [L1] Cache miss: addr = 58d
2378235 [L2] Cache miss: addr = 58d
2379125 [MEM] Mem hit: addr = 79f, data = 80
2379135 [L2] Cache Allocate: addr = 58d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2379145 [L1] Cache Allocate: addr = 58d data = 8f8e8d8c8b8a89888786858483828180
2379145 [L1] Cache hit from L2: addr = 58d, data = 8d
2379145 [TEST] CPU read @0x2da
2379155 [L1] Cache miss: addr = 2da
2379235 [L2] Cache miss: addr = 2da
2380125 [MEM] Mem hit: addr = 58d, data = 80
2380135 [L2] Cache Allocate: addr = 2da data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2380145 [L1] Cache Allocate: addr = 2da data = 9f9e9d9c9b9a99989796959493929190
2380145 [L1] Cache hit from L2: addr = 2da, data = 9a
2380145 [TEST] CPU read @0x0a7
2380155 [L1] Cache miss: addr = 0a7
2380235 [L2] Cache miss: addr = 0a7
2381125 [MEM] Mem hit: addr = 2da, data = c0
2381135 [L2] Cache Allocate: addr = 0a7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2381145 [L1] Cache Allocate: addr = 0a7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2381145 [L1] Cache hit from L2: addr = 0a7, data = c7
2381145 [TEST] CPU read @0x78d
2381155 [L1] Cache miss: addr = 78d
2381235 [L2] Cache miss: addr = 78d
2382125 [MEM] Mem hit: addr = 0a7, data = a0
2382135 [L2] Cache Allocate: addr = 78d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2382145 [L1] Cache Allocate: addr = 78d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2382145 [L1] Cache hit from L2: addr = 78d, data = ad
2382145 [TEST] CPU read @0x7fe
2382155 [L1] Cache miss: addr = 7fe
2382235 [L2] Cache miss: addr = 7fe
2383125 [MEM] Mem hit: addr = 78d, data = 80
2383135 [L2] Cache Allocate: addr = 7fe data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2383145 [L1] Cache Allocate: addr = 7fe data = 9f9e9d9c9b9a99989796959493929190
2383145 [L1] Cache hit from L2: addr = 7fe, data = 9e
2383145 [TEST] CPU read @0x6a4
2383155 [L1] Cache miss: addr = 6a4
2383235 [L2] Cache miss: addr = 6a4
2384125 [MEM] Mem hit: addr = 7fe, data = e0
2384135 [L2] Cache Allocate: addr = 6a4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2384145 [L1] Cache Allocate: addr = 6a4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2384145 [L1] Cache hit from L2: addr = 6a4, data = e4
2384145 [TEST] CPU read @0x352
2384155 [L1] Cache miss: addr = 352
2384235 [L2] Cache miss: addr = 352
2385125 [MEM] Mem hit: addr = 6a4, data = a0
2385135 [L2] Cache Allocate: addr = 352 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2385145 [L1] Cache Allocate: addr = 352 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2385145 [L1] Cache hit from L2: addr = 352, data = b2
2385145 [TEST] CPU read @0x108
2385155 [L1] Cache miss: addr = 108
2385235 [L2] Cache miss: addr = 108
2386125 [MEM] Mem hit: addr = 352, data = 40
2386135 [L2] Cache Allocate: addr = 108 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2386145 [L1] Cache Allocate: addr = 108 data = 4f4e4d4c4b4a49484746454443424140
2386145 [L1] Cache hit from L2: addr = 108, data = 48
2386145 [TEST] CPU read @0x57d
2386155 [L1] Cache miss: addr = 57d
2386235 [L2] Cache miss: addr = 57d
2387125 [MEM] Mem hit: addr = 108, data = 00
2387135 [L2] Cache Allocate: addr = 57d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2387145 [L1] Cache Allocate: addr = 57d data = 1f1e1d1c1b1a19181716151413121110
2387145 [L1] Cache hit from L2: addr = 57d, data = 1d
2387145 [TEST] CPU read @0x040
2387155 [L1] Cache miss: addr = 040
2387235 [L2] Cache miss: addr = 040
2388125 [MEM] Mem hit: addr = 57d, data = 60
2388135 [L2] Cache Allocate: addr = 040 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2388145 [L1] Cache Allocate: addr = 040 data = 6f6e6d6c6b6a69686766656463626160
2388145 [L1] Cache hit from L2: addr = 040, data = 60
2388145 [TEST] CPU read @0x3ed
2388155 [L1] Cache miss: addr = 3ed
2388235 [L2] Cache hit: addr = 3ed, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2388245 [L1] Cache Allocate: addr = 3ed data = 6f6e6d6c6b6a69686766656463626160
2388245 [L1] Cache hit from L2: addr = 3ed, data = 6d
2388245 [TEST] CPU read @0x2d7
2388255 [L1] Cache miss: addr = 2d7
2388335 [L2] Cache miss: addr = 2d7
2389125 [MEM] Mem hit: addr = 040, data = 40
2389135 [L2] Cache Allocate: addr = 2d7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2389145 [L1] Cache Allocate: addr = 2d7 data = 5f5e5d5c5b5a59585756555453525150
2389145 [L1] Cache hit from L2: addr = 2d7, data = 57
2389145 [TEST] CPU read @0x130
2389155 [L1] Cache miss: addr = 130
2389235 [L2] Cache miss: addr = 130
2390125 [MEM] Mem hit: addr = 2d7, data = c0
2390135 [L2] Cache Allocate: addr = 130 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2390145 [L1] Cache Allocate: addr = 130 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2390145 [L1] Cache hit from L2: addr = 130, data = d0
2390145 [TEST] CPU read @0x7a2
2390155 [L1] Cache miss: addr = 7a2
2390235 [L2] Cache miss: addr = 7a2
2391125 [MEM] Mem hit: addr = 130, data = 20
2391135 [L2] Cache Allocate: addr = 7a2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2391145 [L1] Cache Allocate: addr = 7a2 data = 2f2e2d2c2b2a29282726252423222120
2391145 [L1] Cache hit from L2: addr = 7a2, data = 22
2391145 [TEST] CPU read @0x3c3
2391155 [L1] Cache miss: addr = 3c3
2391235 [L2] Cache miss: addr = 3c3
2392125 [MEM] Mem hit: addr = 7a2, data = a0
2392135 [L2] Cache Allocate: addr = 3c3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2392145 [L1] Cache Allocate: addr = 3c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2392145 [L1] Cache hit from L2: addr = 3c3, data = a3
2392145 [TEST] CPU read @0x517
2392155 [L1] Cache miss: addr = 517
2392235 [L2] Cache miss: addr = 517
2393125 [MEM] Mem hit: addr = 3c3, data = c0
2393135 [L2] Cache Allocate: addr = 517 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2393145 [L1] Cache Allocate: addr = 517 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2393145 [L1] Cache hit from L2: addr = 517, data = d7
2393145 [TEST] CPU read @0x057
2393155 [L1] Cache miss: addr = 057
2393235 [L2] Cache miss: addr = 057
2394125 [MEM] Mem hit: addr = 517, data = 00
2394135 [L2] Cache Allocate: addr = 057 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2394145 [L1] Cache Allocate: addr = 057 data = 1f1e1d1c1b1a19181716151413121110
2394145 [L1] Cache hit from L2: addr = 057, data = 17
2394145 [TEST] CPU read @0x497
2394155 [L1] Cache miss: addr = 497
2394235 [L2] Cache hit: addr = 497, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2394245 [L1] Cache Allocate: addr = 497 data = 2f2e2d2c2b2a29282726252423222120
2394245 [L1] Cache hit from L2: addr = 497, data = 27
2394245 [TEST] CPU read @0x128
2394255 [L1] Cache miss: addr = 128
2394335 [L2] Cache miss: addr = 128
2395125 [MEM] Mem hit: addr = 057, data = 40
2395135 [L2] Cache Allocate: addr = 128 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2395145 [L1] Cache Allocate: addr = 128 data = 4f4e4d4c4b4a49484746454443424140
2395145 [L1] Cache hit from L2: addr = 128, data = 48
2395145 [TEST] CPU read @0x5e7
2395155 [L1] Cache miss: addr = 5e7
2395235 [L2] Cache miss: addr = 5e7
2396125 [MEM] Mem hit: addr = 128, data = 20
2396135 [L2] Cache Allocate: addr = 5e7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2396145 [L1] Cache Allocate: addr = 5e7 data = 2f2e2d2c2b2a29282726252423222120
2396145 [L1] Cache hit from L2: addr = 5e7, data = 27
2396145 [TEST] CPU read @0x558
2396155 [L1] Cache hit: addr = 558, data = d8
2396165 [TEST] CPU read @0x418
2396175 [L1] Cache miss: addr = 418
2396235 [L2] Cache miss: addr = 418
2397125 [MEM] Mem hit: addr = 5e7, data = e0
2397135 [L2] Cache Allocate: addr = 418 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2397145 [L1] Cache Allocate: addr = 418 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2397145 [L1] Cache hit from L2: addr = 418, data = f8
2397145 [TEST] CPU read @0x659
2397155 [L1] Cache miss: addr = 659
2397235 [L2] Cache miss: addr = 659
2398125 [MEM] Mem hit: addr = 418, data = 00
2398135 [L2] Cache Allocate: addr = 659 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2398145 [L1] Cache Allocate: addr = 659 data = 1f1e1d1c1b1a19181716151413121110
2398145 [L1] Cache hit from L2: addr = 659, data = 19
2398145 [TEST] CPU read @0x669
2398155 [L1] Cache miss: addr = 669
2398235 [L2] Cache miss: addr = 669
2399125 [MEM] Mem hit: addr = 659, data = 40
2399135 [L2] Cache Allocate: addr = 669 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2399145 [L1] Cache Allocate: addr = 669 data = 4f4e4d4c4b4a49484746454443424140
2399145 [L1] Cache hit from L2: addr = 669, data = 49
2399145 [TEST] CPU read @0x150
2399155 [L1] Cache miss: addr = 150
2399235 [L2] Cache miss: addr = 150
2400125 [MEM] Mem hit: addr = 669, data = 60
2400135 [L2] Cache Allocate: addr = 150 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2400145 [L1] Cache Allocate: addr = 150 data = 7f7e7d7c7b7a79787776757473727170
2400145 [L1] Cache hit from L2: addr = 150, data = 70
2400145 [TEST] CPU read @0x65d
2400155 [L1] Cache miss: addr = 65d
2400235 [L2] Cache miss: addr = 65d
2401125 [MEM] Mem hit: addr = 150, data = 40
2401135 [L2] Cache Allocate: addr = 65d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2401145 [L1] Cache Allocate: addr = 65d data = 5f5e5d5c5b5a59585756555453525150
2401145 [L1] Cache hit from L2: addr = 65d, data = 5d
2401145 [TEST] CPU read @0x009
2401155 [L1] Cache miss: addr = 009
2401235 [L2] Cache miss: addr = 009
2402125 [MEM] Mem hit: addr = 65d, data = 40
2402135 [L2] Cache Allocate: addr = 009 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2402145 [L1] Cache Allocate: addr = 009 data = 4f4e4d4c4b4a49484746454443424140
2402145 [L1] Cache hit from L2: addr = 009, data = 49
2402145 [TEST] CPU read @0x607
2402155 [L1] Cache miss: addr = 607
2402235 [L2] Cache miss: addr = 607
2403125 [MEM] Mem hit: addr = 009, data = 00
2403135 [L2] Cache Allocate: addr = 607 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2403145 [L1] Cache Allocate: addr = 607 data = 0f0e0d0c0b0a09080706050403020100
2403145 [L1] Cache hit from L2: addr = 607, data = 07
2403145 [TEST] CPU read @0x6c9
2403155 [L1] Cache miss: addr = 6c9
2403235 [L2] Cache hit: addr = 6c9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2403245 [L1] Cache Allocate: addr = 6c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2403245 [L1] Cache hit from L2: addr = 6c9, data = a9
2403245 [TEST] CPU read @0x587
2403255 [L1] Cache miss: addr = 587
2403335 [L2] Cache miss: addr = 587
2404125 [MEM] Mem hit: addr = 607, data = 00
2404135 [L2] Cache Allocate: addr = 587 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2404145 [L1] Cache Allocate: addr = 587 data = 0f0e0d0c0b0a09080706050403020100
2404145 [L1] Cache hit from L2: addr = 587, data = 07
2404145 [TEST] CPU read @0x5ee
2404155 [L1] Cache miss: addr = 5ee
2404235 [L2] Cache miss: addr = 5ee
2405125 [MEM] Mem hit: addr = 587, data = 80
2405135 [L2] Cache Allocate: addr = 5ee data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2405145 [L1] Cache Allocate: addr = 5ee data = 8f8e8d8c8b8a89888786858483828180
2405145 [L1] Cache hit from L2: addr = 5ee, data = 8e
2405145 [TEST] CPU read @0x062
2405155 [L1] Cache miss: addr = 062
2405235 [L2] Cache miss: addr = 062
2406125 [MEM] Mem hit: addr = 5ee, data = e0
2406135 [L2] Cache Allocate: addr = 062 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2406145 [L1] Cache Allocate: addr = 062 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2406145 [L1] Cache hit from L2: addr = 062, data = e2
2406145 [TEST] CPU read @0x3b0
2406155 [L1] Cache miss: addr = 3b0
2406235 [L2] Cache miss: addr = 3b0
2407125 [MEM] Mem hit: addr = 062, data = 60
2407135 [L2] Cache Allocate: addr = 3b0 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2407145 [L1] Cache Allocate: addr = 3b0 data = 7f7e7d7c7b7a79787776757473727170
2407145 [L1] Cache hit from L2: addr = 3b0, data = 70
2407145 [TEST] CPU read @0x002
2407155 [L1] Cache miss: addr = 002
2407235 [L2] Cache miss: addr = 002
2408125 [MEM] Mem hit: addr = 3b0, data = a0
2408135 [L2] Cache Allocate: addr = 002 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2408145 [L1] Cache Allocate: addr = 002 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2408145 [L1] Cache hit from L2: addr = 002, data = a2
2408145 [TEST] CPU read @0x521
2408155 [L1] Cache miss: addr = 521
2408235 [L2] Cache miss: addr = 521
2409125 [MEM] Mem hit: addr = 002, data = 00
2409135 [L2] Cache Allocate: addr = 521 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2409145 [L1] Cache Allocate: addr = 521 data = 0f0e0d0c0b0a09080706050403020100
2409145 [L1] Cache hit from L2: addr = 521, data = 01
2409145 [TEST] CPU read @0x7f7
2409155 [L1] Cache miss: addr = 7f7
2409235 [L2] Cache miss: addr = 7f7
2410125 [MEM] Mem hit: addr = 521, data = 20
2410135 [L2] Cache Allocate: addr = 7f7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2410145 [L1] Cache Allocate: addr = 7f7 data = 3f3e3d3c3b3a39383736353433323130
2410145 [L1] Cache hit from L2: addr = 7f7, data = 37
2410145 [TEST] CPU read @0x023
2410155 [L1] Cache miss: addr = 023
2410235 [L2] Cache miss: addr = 023
2411125 [MEM] Mem hit: addr = 7f7, data = e0
2411135 [L2] Cache Allocate: addr = 023 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2411145 [L1] Cache Allocate: addr = 023 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2411145 [L1] Cache hit from L2: addr = 023, data = e3
2411145 [TEST] CPU read @0x15a
2411155 [L1] Cache miss: addr = 15a
2411235 [L2] Cache miss: addr = 15a
2412125 [MEM] Mem hit: addr = 023, data = 20
2412135 [L2] Cache Allocate: addr = 15a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2412145 [L1] Cache Allocate: addr = 15a data = 3f3e3d3c3b3a39383736353433323130
2412145 [L1] Cache hit from L2: addr = 15a, data = 3a
2412145 [TEST] CPU read @0x7b9
2412155 [L1] Cache miss: addr = 7b9
2412235 [L2] Cache miss: addr = 7b9
2413125 [MEM] Mem hit: addr = 15a, data = 40
2413135 [L2] Cache Allocate: addr = 7b9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2413145 [L1] Cache Allocate: addr = 7b9 data = 5f5e5d5c5b5a59585756555453525150
2413145 [L1] Cache hit from L2: addr = 7b9, data = 59
2413145 [TEST] CPU read @0x0de
2413155 [L1] Cache miss: addr = 0de
2413235 [L2] Cache miss: addr = 0de
2414125 [MEM] Mem hit: addr = 7b9, data = a0
2414135 [L2] Cache Allocate: addr = 0de data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2414145 [L1] Cache Allocate: addr = 0de data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2414145 [L1] Cache hit from L2: addr = 0de, data = be
2414145 [TEST] CPU read @0x725
2414155 [L1] Cache miss: addr = 725
2414235 [L2] Cache miss: addr = 725
2415125 [MEM] Mem hit: addr = 0de, data = c0
2415135 [L2] Cache Allocate: addr = 725 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2415145 [L1] Cache Allocate: addr = 725 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2415145 [L1] Cache hit from L2: addr = 725, data = c5
2415145 [TEST] CPU read @0x3cb
2415155 [L1] Cache miss: addr = 3cb
2415235 [L2] Cache miss: addr = 3cb
2416125 [MEM] Mem hit: addr = 725, data = 20
2416135 [L2] Cache Allocate: addr = 3cb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2416145 [L1] Cache Allocate: addr = 3cb data = 2f2e2d2c2b2a29282726252423222120
2416145 [L1] Cache hit from L2: addr = 3cb, data = 2b
2416145 [TEST] CPU read @0x26b
2416155 [L1] Cache miss: addr = 26b
2416235 [L2] Cache miss: addr = 26b
2417125 [MEM] Mem hit: addr = 3cb, data = c0
2417135 [L2] Cache Allocate: addr = 26b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2417145 [L1] Cache Allocate: addr = 26b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2417145 [L1] Cache hit from L2: addr = 26b, data = cb
2417145 [TEST] CPU read @0x6a8
2417155 [L1] Cache miss: addr = 6a8
2417235 [L2] Cache miss: addr = 6a8
2418125 [MEM] Mem hit: addr = 26b, data = 60
2418135 [L2] Cache Allocate: addr = 6a8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2418145 [L1] Cache Allocate: addr = 6a8 data = 6f6e6d6c6b6a69686766656463626160
2418145 [L1] Cache hit from L2: addr = 6a8, data = 68
2418145 [TEST] CPU read @0x7e2
2418155 [L1] Cache miss: addr = 7e2
2418235 [L2] Cache miss: addr = 7e2
2419125 [MEM] Mem hit: addr = 6a8, data = a0
2419135 [L2] Cache Allocate: addr = 7e2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2419145 [L1] Cache Allocate: addr = 7e2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2419145 [L1] Cache hit from L2: addr = 7e2, data = a2
2419145 [TEST] CPU read @0x630
2419155 [L1] Cache miss: addr = 630
2419235 [L2] Cache miss: addr = 630
2420125 [MEM] Mem hit: addr = 7e2, data = e0
2420135 [L2] Cache Allocate: addr = 630 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2420145 [L1] Cache Allocate: addr = 630 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2420145 [L1] Cache hit from L2: addr = 630, data = f0
2420145 [TEST] CPU read @0x28b
2420155 [L1] Cache miss: addr = 28b
2420235 [L2] Cache miss: addr = 28b
2421125 [MEM] Mem hit: addr = 630, data = 20
2421135 [L2] Cache Allocate: addr = 28b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2421145 [L1] Cache Allocate: addr = 28b data = 2f2e2d2c2b2a29282726252423222120
2421145 [L1] Cache hit from L2: addr = 28b, data = 2b
2421145 [TEST] CPU read @0x1d5
2421155 [L1] Cache miss: addr = 1d5
2421235 [L2] Cache miss: addr = 1d5
2422125 [MEM] Mem hit: addr = 28b, data = 80
2422135 [L2] Cache Allocate: addr = 1d5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2422145 [L1] Cache Allocate: addr = 1d5 data = 9f9e9d9c9b9a99989796959493929190
2422145 [L1] Cache hit from L2: addr = 1d5, data = 95
2422145 [TEST] CPU read @0x784
2422155 [L1] Cache miss: addr = 784
2422235 [L2] Cache miss: addr = 784
2423125 [MEM] Mem hit: addr = 1d5, data = c0
2423135 [L2] Cache Allocate: addr = 784 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2423145 [L1] Cache Allocate: addr = 784 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2423145 [L1] Cache hit from L2: addr = 784, data = c4
2423145 [TEST] CPU read @0x391
2423155 [L1] Cache miss: addr = 391
2423235 [L2] Cache miss: addr = 391
2424125 [MEM] Mem hit: addr = 784, data = 80
2424135 [L2] Cache Allocate: addr = 391 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2424145 [L1] Cache Allocate: addr = 391 data = 9f9e9d9c9b9a99989796959493929190
2424145 [L1] Cache hit from L2: addr = 391, data = 91
2424145 [TEST] CPU read @0x448
2424155 [L1] Cache miss: addr = 448
2424235 [L2] Cache miss: addr = 448
2425125 [MEM] Mem hit: addr = 391, data = 80
2425135 [L2] Cache Allocate: addr = 448 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2425145 [L1] Cache Allocate: addr = 448 data = 8f8e8d8c8b8a89888786858483828180
2425145 [L1] Cache hit from L2: addr = 448, data = 88
2425145 [TEST] CPU read @0x6ce
2425155 [L1] Cache miss: addr = 6ce
2425235 [L2] Cache hit: addr = 6ce, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2425245 [L1] Cache Allocate: addr = 6ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2425245 [L1] Cache hit from L2: addr = 6ce, data = ae
2425245 [TEST] CPU read @0x149
2425255 [L1] Cache miss: addr = 149
2425335 [L2] Cache miss: addr = 149
2426125 [MEM] Mem hit: addr = 448, data = 40
2426135 [L2] Cache Allocate: addr = 149 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2426145 [L1] Cache Allocate: addr = 149 data = 4f4e4d4c4b4a49484746454443424140
2426145 [L1] Cache hit from L2: addr = 149, data = 49
2426145 [TEST] CPU read @0x10f
2426155 [L1] Cache miss: addr = 10f
2426235 [L2] Cache miss: addr = 10f
2427125 [MEM] Mem hit: addr = 149, data = 40
2427135 [L2] Cache Allocate: addr = 10f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2427145 [L1] Cache Allocate: addr = 10f data = 4f4e4d4c4b4a49484746454443424140
2427145 [L1] Cache hit from L2: addr = 10f, data = 4f
2427145 [TEST] CPU read @0x077
2427155 [L1] Cache miss: addr = 077
2427235 [L2] Cache miss: addr = 077
2428125 [MEM] Mem hit: addr = 10f, data = 00
2428135 [L2] Cache Allocate: addr = 077 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2428145 [L1] Cache Allocate: addr = 077 data = 1f1e1d1c1b1a19181716151413121110
2428145 [L1] Cache hit from L2: addr = 077, data = 17
2428145 [TEST] CPU read @0x7e7
2428155 [L1] Cache miss: addr = 7e7
2428235 [L2] Cache miss: addr = 7e7
2429125 [MEM] Mem hit: addr = 077, data = 60
2429135 [L2] Cache Allocate: addr = 7e7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2429145 [L1] Cache Allocate: addr = 7e7 data = 6f6e6d6c6b6a69686766656463626160
2429145 [L1] Cache hit from L2: addr = 7e7, data = 67
2429145 [TEST] CPU read @0x1df
2429155 [L1] Cache miss: addr = 1df
2429235 [L2] Cache miss: addr = 1df
2430125 [MEM] Mem hit: addr = 7e7, data = e0
2430135 [L2] Cache Allocate: addr = 1df data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2430145 [L1] Cache Allocate: addr = 1df data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2430145 [L1] Cache hit from L2: addr = 1df, data = ff
2430145 [TEST] CPU read @0x05b
2430155 [L1] Cache miss: addr = 05b
2430235 [L2] Cache miss: addr = 05b
2431125 [MEM] Mem hit: addr = 1df, data = c0
2431135 [L2] Cache Allocate: addr = 05b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2431145 [L1] Cache Allocate: addr = 05b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2431145 [L1] Cache hit from L2: addr = 05b, data = db
2431145 [TEST] CPU read @0x2cd
2431155 [L1] Cache miss: addr = 2cd
2431235 [L2] Cache miss: addr = 2cd
2432125 [MEM] Mem hit: addr = 05b, data = 40
2432135 [L2] Cache Allocate: addr = 2cd data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2432145 [L1] Cache Allocate: addr = 2cd data = 4f4e4d4c4b4a49484746454443424140
2432145 [L1] Cache hit from L2: addr = 2cd, data = 4d
2432145 [TEST] CPU read @0x55a
2432155 [L1] Cache hit: addr = 55a, data = da
2432165 [TEST] CPU read @0x4a9
2432175 [L1] Cache miss: addr = 4a9
2432235 [L2] Cache miss: addr = 4a9
2433125 [MEM] Mem hit: addr = 2cd, data = c0
2433135 [L2] Cache Allocate: addr = 4a9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2433145 [L1] Cache Allocate: addr = 4a9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2433145 [L1] Cache hit from L2: addr = 4a9, data = c9
2433145 [TEST] CPU read @0x474
2433155 [L1] Cache miss: addr = 474
2433235 [L2] Cache miss: addr = 474
2434125 [MEM] Mem hit: addr = 4a9, data = a0
2434135 [L2] Cache Allocate: addr = 474 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2434145 [L1] Cache Allocate: addr = 474 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2434145 [L1] Cache hit from L2: addr = 474, data = b4
2434145 [TEST] CPU read @0x2d2
2434155 [L1] Cache miss: addr = 2d2
2434235 [L2] Cache hit: addr = 2d2, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2434245 [L1] Cache Allocate: addr = 2d2 data = 4f4e4d4c4b4a49484746454443424140
2434245 [L1] Cache hit from L2: addr = 2d2, data = 42
2434245 [TEST] CPU read @0x3bb
2434255 [L1] Cache miss: addr = 3bb
2434335 [L2] Cache miss: addr = 3bb
2435125 [MEM] Mem hit: addr = 474, data = 60
2435135 [L2] Cache Allocate: addr = 3bb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2435145 [L1] Cache Allocate: addr = 3bb data = 7f7e7d7c7b7a79787776757473727170
2435145 [L1] Cache hit from L2: addr = 3bb, data = 7b
2435145 [TEST] CPU read @0x703
2435155 [L1] Cache miss: addr = 703
2435235 [L2] Cache miss: addr = 703
2436125 [MEM] Mem hit: addr = 3bb, data = a0
2436135 [L2] Cache Allocate: addr = 703 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2436145 [L1] Cache Allocate: addr = 703 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2436145 [L1] Cache hit from L2: addr = 703, data = a3
2436145 [TEST] CPU read @0x7e4
2436155 [L1] Cache miss: addr = 7e4
2436235 [L2] Cache miss: addr = 7e4
2437125 [MEM] Mem hit: addr = 703, data = 00
2437135 [L2] Cache Allocate: addr = 7e4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2437145 [L1] Cache Allocate: addr = 7e4 data = 0f0e0d0c0b0a09080706050403020100
2437145 [L1] Cache hit from L2: addr = 7e4, data = 04
2437145 [TEST] CPU read @0x176
2437155 [L1] Cache miss: addr = 176
2437235 [L2] Cache hit: addr = 176, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2437245 [L1] Cache Allocate: addr = 176 data = 4f4e4d4c4b4a49484746454443424140
2437245 [L1] Cache hit from L2: addr = 176, data = 46
2437245 [TEST] CPU read @0x0d0
2437255 [L1] Cache miss: addr = 0d0
2437335 [L2] Cache miss: addr = 0d0
2438125 [MEM] Mem hit: addr = 7e4, data = e0
2438135 [L2] Cache Allocate: addr = 0d0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2438145 [L1] Cache Allocate: addr = 0d0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2438145 [L1] Cache hit from L2: addr = 0d0, data = f0
2438145 [TEST] CPU read @0x513
2438155 [L1] Cache miss: addr = 513
2438235 [L2] Cache miss: addr = 513
2439125 [MEM] Mem hit: addr = 0d0, data = c0
2439135 [L2] Cache Allocate: addr = 513 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2439145 [L1] Cache Allocate: addr = 513 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2439145 [L1] Cache hit from L2: addr = 513, data = d3
2439145 [TEST] CPU read @0x53c
2439155 [L1] Cache miss: addr = 53c
2439235 [L2] Cache miss: addr = 53c
2440125 [MEM] Mem hit: addr = 513, data = 00
2440135 [L2] Cache Allocate: addr = 53c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2440145 [L1] Cache Allocate: addr = 53c data = 1f1e1d1c1b1a19181716151413121110
2440145 [L1] Cache hit from L2: addr = 53c, data = 1c
2440145 [TEST] CPU read @0x094
2440155 [L1] Cache miss: addr = 094
2440235 [L2] Cache miss: addr = 094
2441125 [MEM] Mem hit: addr = 53c, data = 20
2441135 [L2] Cache Allocate: addr = 094 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2441145 [L1] Cache Allocate: addr = 094 data = 3f3e3d3c3b3a39383736353433323130
2441145 [L1] Cache hit from L2: addr = 094, data = 34
2441145 [TEST] CPU read @0x650
2441155 [L1] Cache miss: addr = 650
2441235 [L2] Cache miss: addr = 650
2442125 [MEM] Mem hit: addr = 094, data = 80
2442135 [L2] Cache Allocate: addr = 650 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2442145 [L1] Cache Allocate: addr = 650 data = 9f9e9d9c9b9a99989796959493929190
2442145 [L1] Cache hit from L2: addr = 650, data = 90
2442145 [TEST] CPU read @0x153
2442155 [L1] Cache miss: addr = 153
2442235 [L2] Cache miss: addr = 153
2443125 [MEM] Mem hit: addr = 650, data = 40
2443135 [L2] Cache Allocate: addr = 153 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2443145 [L1] Cache Allocate: addr = 153 data = 5f5e5d5c5b5a59585756555453525150
2443145 [L1] Cache hit from L2: addr = 153, data = 53
2443145 [TEST] CPU read @0x5f5
2443155 [L1] Cache miss: addr = 5f5
2443235 [L2] Cache miss: addr = 5f5
2444125 [MEM] Mem hit: addr = 153, data = 40
2444135 [L2] Cache Allocate: addr = 5f5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2444145 [L1] Cache Allocate: addr = 5f5 data = 5f5e5d5c5b5a59585756555453525150
2444145 [L1] Cache hit from L2: addr = 5f5, data = 55
2444145 [TEST] CPU read @0x53b
2444155 [L1] Cache miss: addr = 53b
2444235 [L2] Cache miss: addr = 53b
2445125 [MEM] Mem hit: addr = 5f5, data = e0
2445135 [L2] Cache Allocate: addr = 53b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2445145 [L1] Cache Allocate: addr = 53b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2445145 [L1] Cache hit from L2: addr = 53b, data = fb
2445145 [TEST] CPU read @0x57e
2445155 [L1] Cache miss: addr = 57e
2445235 [L2] Cache miss: addr = 57e
2446125 [MEM] Mem hit: addr = 53b, data = 20
2446135 [L2] Cache Allocate: addr = 57e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2446145 [L1] Cache Allocate: addr = 57e data = 3f3e3d3c3b3a39383736353433323130
2446145 [L1] Cache hit from L2: addr = 57e, data = 3e
2446145 [TEST] CPU read @0x75a
2446155 [L1] Cache miss: addr = 75a
2446235 [L2] Cache miss: addr = 75a
2447125 [MEM] Mem hit: addr = 57e, data = 60
2447135 [L2] Cache Allocate: addr = 75a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2447145 [L1] Cache Allocate: addr = 75a data = 7f7e7d7c7b7a79787776757473727170
2447145 [L1] Cache hit from L2: addr = 75a, data = 7a
2447145 [TEST] CPU read @0x77c
2447155 [L1] Cache miss: addr = 77c
2447235 [L2] Cache miss: addr = 77c
2448125 [MEM] Mem hit: addr = 75a, data = 40
2448135 [L2] Cache Allocate: addr = 77c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2448145 [L1] Cache Allocate: addr = 77c data = 5f5e5d5c5b5a59585756555453525150
2448145 [L1] Cache hit from L2: addr = 77c, data = 5c
2448145 [TEST] CPU read @0x120
2448155 [L1] Cache miss: addr = 120
2448235 [L2] Cache miss: addr = 120
2449125 [MEM] Mem hit: addr = 77c, data = 60
2449135 [L2] Cache Allocate: addr = 120 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2449145 [L1] Cache Allocate: addr = 120 data = 6f6e6d6c6b6a69686766656463626160
2449145 [L1] Cache hit from L2: addr = 120, data = 60
2449145 [TEST] CPU read @0x21a
2449155 [L1] Cache miss: addr = 21a
2449235 [L2] Cache miss: addr = 21a
2450125 [MEM] Mem hit: addr = 120, data = 20
2450135 [L2] Cache Allocate: addr = 21a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2450145 [L1] Cache Allocate: addr = 21a data = 3f3e3d3c3b3a39383736353433323130
2450145 [L1] Cache hit from L2: addr = 21a, data = 3a
2450145 [TEST] CPU read @0x402
2450155 [L1] Cache miss: addr = 402
2450235 [L2] Cache miss: addr = 402
2451125 [MEM] Mem hit: addr = 21a, data = 00
2451135 [L2] Cache Allocate: addr = 402 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2451145 [L1] Cache Allocate: addr = 402 data = 0f0e0d0c0b0a09080706050403020100
2451145 [L1] Cache hit from L2: addr = 402, data = 02
2451145 [TEST] CPU read @0x1a3
2451155 [L1] Cache miss: addr = 1a3
2451235 [L2] Cache miss: addr = 1a3
2452125 [MEM] Mem hit: addr = 402, data = 00
2452135 [L2] Cache Allocate: addr = 1a3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2452145 [L1] Cache Allocate: addr = 1a3 data = 0f0e0d0c0b0a09080706050403020100
2452145 [L1] Cache hit from L2: addr = 1a3, data = 03
2452145 [TEST] CPU read @0x103
2452155 [L1] Cache miss: addr = 103
2452235 [L2] Cache miss: addr = 103
2453125 [MEM] Mem hit: addr = 1a3, data = a0
2453135 [L2] Cache Allocate: addr = 103 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2453145 [L1] Cache Allocate: addr = 103 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2453145 [L1] Cache hit from L2: addr = 103, data = a3
2453145 [TEST] CPU read @0x694
2453155 [L1] Cache hit: addr = 694, data = b4
2453165 [TEST] CPU read @0x486
2453175 [L1] Cache hit: addr = 486, data = 26
2453185 [TEST] CPU read @0x525
2453195 [L1] Cache miss: addr = 525
2453235 [L2] Cache miss: addr = 525
2454125 [MEM] Mem hit: addr = 103, data = 00
2454135 [L2] Cache Allocate: addr = 525 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2454145 [L1] Cache Allocate: addr = 525 data = 0f0e0d0c0b0a09080706050403020100
2454145 [L1] Cache hit from L2: addr = 525, data = 05
2454145 [TEST] CPU read @0x366
2454155 [L1] Cache hit: addr = 366, data = c6
2454165 [TEST] CPU read @0x511
2454175 [L1] Cache miss: addr = 511
2454235 [L2] Cache miss: addr = 511
2455125 [MEM] Mem hit: addr = 525, data = 20
2455135 [L2] Cache Allocate: addr = 511 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2455145 [L1] Cache Allocate: addr = 511 data = 3f3e3d3c3b3a39383736353433323130
2455145 [L1] Cache hit from L2: addr = 511, data = 31
2455145 [TEST] CPU read @0x3ae
2455155 [L1] Cache miss: addr = 3ae
2455235 [L2] Cache miss: addr = 3ae
2456125 [MEM] Mem hit: addr = 511, data = 00
2456135 [L2] Cache Allocate: addr = 3ae data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2456145 [L1] Cache Allocate: addr = 3ae data = 0f0e0d0c0b0a09080706050403020100
2456145 [L1] Cache hit from L2: addr = 3ae, data = 0e
2456145 [TEST] CPU read @0x276
2456155 [L1] Cache miss: addr = 276
2456235 [L2] Cache miss: addr = 276
2457125 [MEM] Mem hit: addr = 3ae, data = a0
2457135 [L2] Cache Allocate: addr = 276 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2457145 [L1] Cache Allocate: addr = 276 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2457145 [L1] Cache hit from L2: addr = 276, data = b6
2457145 [TEST] CPU read @0x274
2457155 [L1] Cache hit: addr = 274, data = b4
2457165 [TEST] CPU read @0x01a
2457175 [L1] Cache miss: addr = 01a
2457235 [L2] Cache miss: addr = 01a
2458125 [MEM] Mem hit: addr = 276, data = 60
2458135 [L2] Cache Allocate: addr = 01a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2458145 [L1] Cache Allocate: addr = 01a data = 7f7e7d7c7b7a79787776757473727170
2458145 [L1] Cache hit from L2: addr = 01a, data = 7a
2458145 [TEST] CPU read @0x59c
2458155 [L1] Cache miss: addr = 59c
2458235 [L2] Cache miss: addr = 59c
2459125 [MEM] Mem hit: addr = 01a, data = 00
2459135 [L2] Cache Allocate: addr = 59c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2459145 [L1] Cache Allocate: addr = 59c data = 1f1e1d1c1b1a19181716151413121110
2459145 [L1] Cache hit from L2: addr = 59c, data = 1c
2459145 [TEST] CPU read @0x49f
2459155 [L1] Cache miss: addr = 49f
2459235 [L2] Cache hit: addr = 49f, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2459245 [L1] Cache Allocate: addr = 49f data = 2f2e2d2c2b2a29282726252423222120
2459245 [L1] Cache hit from L2: addr = 49f, data = 2f
2459245 [TEST] CPU read @0x161
2459255 [L1] Cache miss: addr = 161
2459335 [L2] Cache hit: addr = 161, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2459345 [L1] Cache Allocate: addr = 161 data = 4f4e4d4c4b4a49484746454443424140
2459345 [L1] Cache hit from L2: addr = 161, data = 41
2459345 [TEST] CPU read @0x793
2459355 [L1] Cache miss: addr = 793
2459435 [L2] Cache miss: addr = 793
2460125 [MEM] Mem hit: addr = 59c, data = 80
2460135 [L2] Cache Allocate: addr = 793 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2460145 [L1] Cache Allocate: addr = 793 data = 9f9e9d9c9b9a99989796959493929190
2460145 [L1] Cache hit from L2: addr = 793, data = 93
2460145 [TEST] CPU read @0x45c
2460155 [L1] Cache miss: addr = 45c
2460235 [L2] Cache miss: addr = 45c
2461125 [MEM] Mem hit: addr = 793, data = 80
2461135 [L2] Cache Allocate: addr = 45c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2461145 [L1] Cache Allocate: addr = 45c data = 9f9e9d9c9b9a99989796959493929190
2461145 [L1] Cache hit from L2: addr = 45c, data = 9c
2461145 [TEST] CPU read @0x55d
2461155 [L1] Cache hit: addr = 55d, data = dd
2461165 [TEST] CPU read @0x729
2461175 [L1] Cache miss: addr = 729
2461235 [L2] Cache miss: addr = 729
2462125 [MEM] Mem hit: addr = 45c, data = 40
2462135 [L2] Cache Allocate: addr = 729 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2462145 [L1] Cache Allocate: addr = 729 data = 4f4e4d4c4b4a49484746454443424140
2462145 [L1] Cache hit from L2: addr = 729, data = 49
2462145 [TEST] CPU read @0x1c7
2462155 [L1] Cache miss: addr = 1c7
2462235 [L2] Cache miss: addr = 1c7
2463125 [MEM] Mem hit: addr = 729, data = 20
2463135 [L2] Cache Allocate: addr = 1c7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2463145 [L1] Cache Allocate: addr = 1c7 data = 2f2e2d2c2b2a29282726252423222120
2463145 [L1] Cache hit from L2: addr = 1c7, data = 27
2463145 [TEST] CPU read @0x0c7
2463155 [L1] Cache miss: addr = 0c7
2463235 [L2] Cache miss: addr = 0c7
2464125 [MEM] Mem hit: addr = 1c7, data = c0
2464135 [L2] Cache Allocate: addr = 0c7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2464145 [L1] Cache Allocate: addr = 0c7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2464145 [L1] Cache hit from L2: addr = 0c7, data = c7
2464145 [TEST] CPU read @0x12e
2464155 [L1] Cache miss: addr = 12e
2464235 [L2] Cache miss: addr = 12e
2465125 [MEM] Mem hit: addr = 0c7, data = c0
2465135 [L2] Cache Allocate: addr = 12e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2465145 [L1] Cache Allocate: addr = 12e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2465145 [L1] Cache hit from L2: addr = 12e, data = ce
2465145 [TEST] CPU read @0x200
2465155 [L1] Cache miss: addr = 200
2465235 [L2] Cache miss: addr = 200
2466125 [MEM] Mem hit: addr = 12e, data = 20
2466135 [L2] Cache Allocate: addr = 200 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2466145 [L1] Cache Allocate: addr = 200 data = 2f2e2d2c2b2a29282726252423222120
2466145 [L1] Cache hit from L2: addr = 200, data = 20
2466145 [TEST] CPU read @0x62d
2466155 [L1] Cache miss: addr = 62d
2466235 [L2] Cache miss: addr = 62d
2467125 [MEM] Mem hit: addr = 200, data = 00
2467135 [L2] Cache Allocate: addr = 62d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2467145 [L1] Cache Allocate: addr = 62d data = 0f0e0d0c0b0a09080706050403020100
2467145 [L1] Cache hit from L2: addr = 62d, data = 0d
2467145 [TEST] CPU read @0x0d2
2467155 [L1] Cache miss: addr = 0d2
2467235 [L2] Cache miss: addr = 0d2
2468125 [MEM] Mem hit: addr = 62d, data = 20
2468135 [L2] Cache Allocate: addr = 0d2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2468145 [L1] Cache Allocate: addr = 0d2 data = 3f3e3d3c3b3a39383736353433323130
2468145 [L1] Cache hit from L2: addr = 0d2, data = 32
2468145 [TEST] CPU read @0x595
2468155 [L1] Cache miss: addr = 595
2468235 [L2] Cache miss: addr = 595
2469125 [MEM] Mem hit: addr = 0d2, data = c0
2469135 [L2] Cache Allocate: addr = 595 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2469145 [L1] Cache Allocate: addr = 595 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2469145 [L1] Cache hit from L2: addr = 595, data = d5
2469145 [TEST] CPU read @0x446
2469155 [L1] Cache miss: addr = 446
2469235 [L2] Cache miss: addr = 446
2470125 [MEM] Mem hit: addr = 595, data = 80
2470135 [L2] Cache Allocate: addr = 446 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2470145 [L1] Cache Allocate: addr = 446 data = 8f8e8d8c8b8a89888786858483828180
2470145 [L1] Cache hit from L2: addr = 446, data = 86
2470145 [TEST] CPU read @0x0b7
2470155 [L1] Cache miss: addr = 0b7
2470235 [L2] Cache miss: addr = 0b7
2471125 [MEM] Mem hit: addr = 446, data = 40
2471135 [L2] Cache Allocate: addr = 0b7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2471145 [L1] Cache Allocate: addr = 0b7 data = 5f5e5d5c5b5a59585756555453525150
2471145 [L1] Cache hit from L2: addr = 0b7, data = 57
2471145 [TEST] CPU read @0x7e6
2471155 [L1] Cache miss: addr = 7e6
2471235 [L2] Cache miss: addr = 7e6
2472125 [MEM] Mem hit: addr = 0b7, data = a0
2472135 [L2] Cache Allocate: addr = 7e6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2472145 [L1] Cache Allocate: addr = 7e6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2472145 [L1] Cache hit from L2: addr = 7e6, data = a6
2472145 [TEST] CPU read @0x745
2472155 [L1] Cache miss: addr = 745
2472235 [L2] Cache miss: addr = 745
2473125 [MEM] Mem hit: addr = 7e6, data = e0
2473135 [L2] Cache Allocate: addr = 745 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2473145 [L1] Cache Allocate: addr = 745 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2473145 [L1] Cache hit from L2: addr = 745, data = e5
2473145 [TEST] CPU read @0x766
2473155 [L1] Cache miss: addr = 766
2473235 [L2] Cache miss: addr = 766
2474125 [MEM] Mem hit: addr = 745, data = 40
2474135 [L2] Cache Allocate: addr = 766 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2474145 [L1] Cache Allocate: addr = 766 data = 4f4e4d4c4b4a49484746454443424140
2474145 [L1] Cache hit from L2: addr = 766, data = 46
2474145 [TEST] CPU read @0x442
2474155 [L1] Cache miss: addr = 442
2474235 [L2] Cache miss: addr = 442
2475125 [MEM] Mem hit: addr = 766, data = 60
2475135 [L2] Cache Allocate: addr = 442 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2475145 [L1] Cache Allocate: addr = 442 data = 6f6e6d6c6b6a69686766656463626160
2475145 [L1] Cache hit from L2: addr = 442, data = 62
2475145 [TEST] CPU read @0x152
2475155 [L1] Cache miss: addr = 152
2475235 [L2] Cache miss: addr = 152
2476125 [MEM] Mem hit: addr = 442, data = 40
2476135 [L2] Cache Allocate: addr = 152 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2476145 [L1] Cache Allocate: addr = 152 data = 5f5e5d5c5b5a59585756555453525150
2476145 [L1] Cache hit from L2: addr = 152, data = 52
2476145 [TEST] CPU read @0x567
2476155 [L1] Cache miss: addr = 567
2476235 [L2] Cache miss: addr = 567
2477125 [MEM] Mem hit: addr = 152, data = 40
2477135 [L2] Cache Allocate: addr = 567 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2477145 [L1] Cache Allocate: addr = 567 data = 4f4e4d4c4b4a49484746454443424140
2477145 [L1] Cache hit from L2: addr = 567, data = 47
2477145 [TEST] CPU read @0x666
2477155 [L1] Cache miss: addr = 666
2477235 [L2] Cache miss: addr = 666
2478125 [MEM] Mem hit: addr = 567, data = 60
2478135 [L2] Cache Allocate: addr = 666 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2478145 [L1] Cache Allocate: addr = 666 data = 6f6e6d6c6b6a69686766656463626160
2478145 [L1] Cache hit from L2: addr = 666, data = 66
2478145 [TEST] CPU read @0x006
2478155 [L1] Cache miss: addr = 006
2478235 [L2] Cache miss: addr = 006
2479125 [MEM] Mem hit: addr = 666, data = 60
2479135 [L2] Cache Allocate: addr = 006 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2479145 [L1] Cache Allocate: addr = 006 data = 6f6e6d6c6b6a69686766656463626160
2479145 [L1] Cache hit from L2: addr = 006, data = 66
2479145 [TEST] CPU read @0x676
2479155 [L1] Cache miss: addr = 676
2479235 [L2] Cache hit: addr = 676, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2479245 [L1] Cache Allocate: addr = 676 data = 6f6e6d6c6b6a69686766656463626160
2479245 [L1] Cache hit from L2: addr = 676, data = 66
2479245 [TEST] CPU read @0x0b8
2479255 [L1] Cache miss: addr = 0b8
2479335 [L2] Cache miss: addr = 0b8
2480125 [MEM] Mem hit: addr = 006, data = 00
2480135 [L2] Cache Allocate: addr = 0b8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2480145 [L1] Cache Allocate: addr = 0b8 data = 1f1e1d1c1b1a19181716151413121110
2480145 [L1] Cache hit from L2: addr = 0b8, data = 18
2480145 [TEST] CPU read @0x78d
2480155 [L1] Cache miss: addr = 78d
2480235 [L2] Cache miss: addr = 78d
2481125 [MEM] Mem hit: addr = 0b8, data = a0
2481135 [L2] Cache Allocate: addr = 78d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2481145 [L1] Cache Allocate: addr = 78d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2481145 [L1] Cache hit from L2: addr = 78d, data = ad
2481145 [TEST] CPU read @0x593
2481155 [L1] Cache miss: addr = 593
2481235 [L2] Cache miss: addr = 593
2482125 [MEM] Mem hit: addr = 78d, data = 80
2482135 [L2] Cache Allocate: addr = 593 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2482145 [L1] Cache Allocate: addr = 593 data = 9f9e9d9c9b9a99989796959493929190
2482145 [L1] Cache hit from L2: addr = 593, data = 93
2482145 [TEST] CPU read @0x5b7
2482155 [L1] Cache hit: addr = 5b7, data = 97
2482165 [TEST] CPU read @0x4c1
2482175 [L1] Cache hit: addr = 4c1, data = e1
2482185 [TEST] CPU read @0x3f2
2482195 [L1] Cache hit: addr = 3f2, data = 72
2482205 [TEST] CPU read @0x442
2482215 [L1] Cache miss: addr = 442
2482235 [L2] Cache miss: addr = 442
2483125 [MEM] Mem hit: addr = 593, data = 80
2483135 [L2] Cache Allocate: addr = 442 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2483145 [L1] Cache Allocate: addr = 442 data = 8f8e8d8c8b8a89888786858483828180
2483145 [L1] Cache hit from L2: addr = 442, data = 82
2483145 [TEST] CPU read @0x4dc
2483155 [L1] Cache miss: addr = 4dc
2483235 [L2] Cache hit: addr = 4dc, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2483245 [L1] Cache Allocate: addr = 4dc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2483245 [L1] Cache hit from L2: addr = 4dc, data = ec
2483245 [TEST] CPU read @0x4c5
2483255 [L1] Cache hit: addr = 4c5, data = e5
2483265 [TEST] CPU read @0x14b
2483275 [L1] Cache miss: addr = 14b
2483335 [L2] Cache miss: addr = 14b
2484125 [MEM] Mem hit: addr = 442, data = 40
2484135 [L2] Cache Allocate: addr = 14b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2484145 [L1] Cache Allocate: addr = 14b data = 4f4e4d4c4b4a49484746454443424140
2484145 [L1] Cache hit from L2: addr = 14b, data = 4b
2484145 [TEST] CPU read @0x0a2
2484155 [L1] Cache miss: addr = 0a2
2484235 [L2] Cache hit: addr = 0a2, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2484245 [L1] Cache Allocate: addr = 0a2 data = 0f0e0d0c0b0a09080706050403020100
2484245 [L1] Cache hit from L2: addr = 0a2, data = 02
2484245 [TEST] CPU read @0x2eb
2484255 [L1] Cache hit: addr = 2eb, data = cb
2484265 [TEST] CPU read @0x3be
2484275 [L1] Cache miss: addr = 3be
2484335 [L2] Cache miss: addr = 3be
2485125 [MEM] Mem hit: addr = 14b, data = 40
2485135 [L2] Cache Allocate: addr = 3be data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2485145 [L1] Cache Allocate: addr = 3be data = 5f5e5d5c5b5a59585756555453525150
2485145 [L1] Cache hit from L2: addr = 3be, data = 5e
2485145 [TEST] CPU read @0x3d5
2485155 [L1] Cache miss: addr = 3d5
2485235 [L2] Cache miss: addr = 3d5
2486125 [MEM] Mem hit: addr = 3be, data = a0
2486135 [L2] Cache Allocate: addr = 3d5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2486145 [L1] Cache Allocate: addr = 3d5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2486145 [L1] Cache hit from L2: addr = 3d5, data = b5
2486145 [TEST] CPU read @0x3c5
2486155 [L1] Cache miss: addr = 3c5
2486235 [L2] Cache hit: addr = 3c5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2486245 [L1] Cache Allocate: addr = 3c5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2486245 [L1] Cache hit from L2: addr = 3c5, data = a5
2486245 [TEST] CPU read @0x312
2486255 [L1] Cache miss: addr = 312
2486335 [L2] Cache miss: addr = 312
2487125 [MEM] Mem hit: addr = 3d5, data = c0
2487135 [L2] Cache Allocate: addr = 312 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2487145 [L1] Cache Allocate: addr = 312 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2487145 [L1] Cache hit from L2: addr = 312, data = d2
2487145 [TEST] CPU read @0x408
2487155 [L1] Cache miss: addr = 408
2487235 [L2] Cache miss: addr = 408
2488125 [MEM] Mem hit: addr = 312, data = 00
2488135 [L2] Cache Allocate: addr = 408 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2488145 [L1] Cache Allocate: addr = 408 data = 0f0e0d0c0b0a09080706050403020100
2488145 [L1] Cache hit from L2: addr = 408, data = 08
2488145 [TEST] CPU read @0x5b2
2488155 [L1] Cache hit: addr = 5b2, data = 92
2488165 [TEST] CPU read @0x5fd
2488175 [L1] Cache miss: addr = 5fd
2488235 [L2] Cache miss: addr = 5fd
2489125 [MEM] Mem hit: addr = 408, data = 00
2489135 [L2] Cache Allocate: addr = 5fd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2489145 [L1] Cache Allocate: addr = 5fd data = 1f1e1d1c1b1a19181716151413121110
2489145 [L1] Cache hit from L2: addr = 5fd, data = 1d
2489145 [TEST] CPU read @0x3c8
2489155 [L1] Cache miss: addr = 3c8
2489235 [L2] Cache miss: addr = 3c8
2490125 [MEM] Mem hit: addr = 5fd, data = e0
2490135 [L2] Cache Allocate: addr = 3c8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2490145 [L1] Cache Allocate: addr = 3c8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2490145 [L1] Cache hit from L2: addr = 3c8, data = e8
2490145 [TEST] CPU read @0x6fe
2490155 [L1] Cache miss: addr = 6fe
2490235 [L2] Cache miss: addr = 6fe
2491125 [MEM] Mem hit: addr = 3c8, data = c0
2491135 [L2] Cache Allocate: addr = 6fe data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2491145 [L1] Cache Allocate: addr = 6fe data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2491145 [L1] Cache hit from L2: addr = 6fe, data = de
2491145 [TEST] CPU read @0x48b
2491155 [L1] Cache hit: addr = 48b, data = 2b
2491165 [TEST] CPU read @0x7ea
2491175 [L1] Cache miss: addr = 7ea
2491235 [L2] Cache miss: addr = 7ea
2492125 [MEM] Mem hit: addr = 6fe, data = e0
2492135 [L2] Cache Allocate: addr = 7ea data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2492145 [L1] Cache Allocate: addr = 7ea data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2492145 [L1] Cache hit from L2: addr = 7ea, data = ea
2492145 [TEST] CPU read @0x4af
2492155 [L1] Cache miss: addr = 4af
2492235 [L2] Cache miss: addr = 4af
2493125 [MEM] Mem hit: addr = 7ea, data = e0
2493135 [L2] Cache Allocate: addr = 4af data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2493145 [L1] Cache Allocate: addr = 4af data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2493145 [L1] Cache hit from L2: addr = 4af, data = ef
2493145 [TEST] CPU read @0x445
2493155 [L1] Cache miss: addr = 445
2493235 [L2] Cache miss: addr = 445
2494125 [MEM] Mem hit: addr = 4af, data = a0
2494135 [L2] Cache Allocate: addr = 445 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2494145 [L1] Cache Allocate: addr = 445 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2494145 [L1] Cache hit from L2: addr = 445, data = a5
2494145 [TEST] CPU read @0x5d7
2494155 [L1] Cache miss: addr = 5d7
2494235 [L2] Cache hit: addr = 5d7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2494245 [L1] Cache Allocate: addr = 5d7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2494245 [L1] Cache hit from L2: addr = 5d7, data = a7
2494245 [TEST] CPU read @0x064
2494255 [L1] Cache miss: addr = 064
2494335 [L2] Cache miss: addr = 064
2495125 [MEM] Mem hit: addr = 445, data = 40
2495135 [L2] Cache Allocate: addr = 064 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2495145 [L1] Cache Allocate: addr = 064 data = 4f4e4d4c4b4a49484746454443424140
2495145 [L1] Cache hit from L2: addr = 064, data = 44
2495145 [TEST] CPU read @0x751
2495155 [L1] Cache miss: addr = 751
2495235 [L2] Cache miss: addr = 751
2496125 [MEM] Mem hit: addr = 064, data = 60
2496135 [L2] Cache Allocate: addr = 751 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2496145 [L1] Cache Allocate: addr = 751 data = 7f7e7d7c7b7a79787776757473727170
2496145 [L1] Cache hit from L2: addr = 751, data = 71
2496145 [TEST] CPU read @0x3e9
2496155 [L1] Cache miss: addr = 3e9
2496235 [L2] Cache hit: addr = 3e9, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2496245 [L1] Cache Allocate: addr = 3e9 data = 6f6e6d6c6b6a69686766656463626160
2496245 [L1] Cache hit from L2: addr = 3e9, data = 69
2496245 [TEST] CPU read @0x397
2496255 [L1] Cache miss: addr = 397
2496335 [L2] Cache miss: addr = 397
2497125 [MEM] Mem hit: addr = 751, data = 40
2497135 [L2] Cache Allocate: addr = 397 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2497145 [L1] Cache Allocate: addr = 397 data = 5f5e5d5c5b5a59585756555453525150
2497145 [L1] Cache hit from L2: addr = 397, data = 57
2497145 [TEST] CPU read @0x128
2497155 [L1] Cache miss: addr = 128
2497235 [L2] Cache miss: addr = 128
2498125 [MEM] Mem hit: addr = 397, data = 80
2498135 [L2] Cache Allocate: addr = 128 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2498145 [L1] Cache Allocate: addr = 128 data = 8f8e8d8c8b8a89888786858483828180
2498145 [L1] Cache hit from L2: addr = 128, data = 88
2498145 [TEST] CPU read @0x256
2498155 [L1] Cache miss: addr = 256
2498235 [L2] Cache hit: addr = 256, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2498245 [L1] Cache Allocate: addr = 256 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2498245 [L1] Cache hit from L2: addr = 256, data = e6
2498245 [TEST] CPU read @0x41e
2498255 [L1] Cache miss: addr = 41e
2498335 [L2] Cache miss: addr = 41e
2499125 [MEM] Mem hit: addr = 128, data = 20
2499135 [L2] Cache Allocate: addr = 41e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2499145 [L1] Cache Allocate: addr = 41e data = 3f3e3d3c3b3a39383736353433323130
2499145 [L1] Cache hit from L2: addr = 41e, data = 3e
2499145 [TEST] CPU read @0x0ee
2499155 [L1] Cache miss: addr = 0ee
2499235 [L2] Cache miss: addr = 0ee
2500125 [MEM] Mem hit: addr = 41e, data = 00
2500135 [L2] Cache Allocate: addr = 0ee data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2500145 [L1] Cache Allocate: addr = 0ee data = 0f0e0d0c0b0a09080706050403020100
2500145 [L1] Cache hit from L2: addr = 0ee, data = 0e
2500145 [TEST] CPU read @0x3d1
2500155 [L1] Cache miss: addr = 3d1
2500235 [L2] Cache miss: addr = 3d1
2501125 [MEM] Mem hit: addr = 0ee, data = e0
2501135 [L2] Cache Allocate: addr = 3d1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2501145 [L1] Cache Allocate: addr = 3d1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2501145 [L1] Cache hit from L2: addr = 3d1, data = f1
2501145 [TEST] CPU read @0x449
2501155 [L1] Cache miss: addr = 449
2501235 [L2] Cache miss: addr = 449
2502125 [MEM] Mem hit: addr = 3d1, data = c0
2502135 [L2] Cache Allocate: addr = 449 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2502145 [L1] Cache Allocate: addr = 449 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2502145 [L1] Cache hit from L2: addr = 449, data = c9
2502145 [TEST] CPU read @0x6ca
2502155 [L1] Cache miss: addr = 6ca
2502235 [L2] Cache hit: addr = 6ca, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2502245 [L1] Cache Allocate: addr = 6ca data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2502245 [L1] Cache hit from L2: addr = 6ca, data = aa
2502245 [TEST] CPU read @0x355
2502255 [L1] Cache miss: addr = 355
2502335 [L2] Cache miss: addr = 355
2503125 [MEM] Mem hit: addr = 449, data = 40
2503135 [L2] Cache Allocate: addr = 355 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2503145 [L1] Cache Allocate: addr = 355 data = 5f5e5d5c5b5a59585756555453525150
2503145 [L1] Cache hit from L2: addr = 355, data = 55
2503145 [TEST] CPU read @0x204
2503155 [L1] Cache miss: addr = 204
2503235 [L2] Cache miss: addr = 204
2504125 [MEM] Mem hit: addr = 355, data = 40
2504135 [L2] Cache Allocate: addr = 204 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2504145 [L1] Cache Allocate: addr = 204 data = 4f4e4d4c4b4a49484746454443424140
2504145 [L1] Cache hit from L2: addr = 204, data = 44
2504145 [TEST] CPU read @0x27d
2504155 [L1] Cache miss: addr = 27d
2504235 [L2] Cache miss: addr = 27d
2505125 [MEM] Mem hit: addr = 204, data = 00
2505135 [L2] Cache Allocate: addr = 27d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2505145 [L1] Cache Allocate: addr = 27d data = 1f1e1d1c1b1a19181716151413121110
2505145 [L1] Cache hit from L2: addr = 27d, data = 1d
2505145 [TEST] CPU read @0x29a
2505155 [L1] Cache miss: addr = 29a
2505235 [L2] Cache miss: addr = 29a
2506125 [MEM] Mem hit: addr = 27d, data = 60
2506135 [L2] Cache Allocate: addr = 29a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2506145 [L1] Cache Allocate: addr = 29a data = 7f7e7d7c7b7a79787776757473727170
2506145 [L1] Cache hit from L2: addr = 29a, data = 7a
2506145 [TEST] CPU read @0x6d7
2506155 [L1] Cache hit: addr = 6d7, data = b7
2506165 [TEST] CPU read @0x55a
2506175 [L1] Cache hit: addr = 55a, data = da
2506185 [TEST] CPU read @0x635
2506195 [L1] Cache miss: addr = 635
2506235 [L2] Cache miss: addr = 635
2507125 [MEM] Mem hit: addr = 29a, data = 80
2507135 [L2] Cache Allocate: addr = 635 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2507145 [L1] Cache Allocate: addr = 635 data = 9f9e9d9c9b9a99989796959493929190
2507145 [L1] Cache hit from L2: addr = 635, data = 95
2507145 [TEST] CPU read @0x0d3
2507155 [L1] Cache miss: addr = 0d3
2507235 [L2] Cache miss: addr = 0d3
2508125 [MEM] Mem hit: addr = 635, data = 20
2508135 [L2] Cache Allocate: addr = 0d3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2508145 [L1] Cache Allocate: addr = 0d3 data = 3f3e3d3c3b3a39383736353433323130
2508145 [L1] Cache hit from L2: addr = 0d3, data = 33
2508145 [TEST] CPU read @0x72c
2508155 [L1] Cache miss: addr = 72c
2508235 [L2] Cache miss: addr = 72c
2509125 [MEM] Mem hit: addr = 0d3, data = c0
2509135 [L2] Cache Allocate: addr = 72c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2509145 [L1] Cache Allocate: addr = 72c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2509145 [L1] Cache hit from L2: addr = 72c, data = cc
2509145 [TEST] CPU read @0x2ea
2509155 [L1] Cache hit: addr = 2ea, data = ca
2509165 [TEST] CPU read @0x79c
2509175 [L1] Cache miss: addr = 79c
2509235 [L2] Cache miss: addr = 79c
2510125 [MEM] Mem hit: addr = 72c, data = 20
2510135 [L2] Cache Allocate: addr = 79c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2510145 [L1] Cache Allocate: addr = 79c data = 3f3e3d3c3b3a39383736353433323130
2510145 [L1] Cache hit from L2: addr = 79c, data = 3c
2510145 [TEST] CPU read @0x09c
2510155 [L1] Cache miss: addr = 09c
2510235 [L2] Cache miss: addr = 09c
2511125 [MEM] Mem hit: addr = 79c, data = 80
2511135 [L2] Cache Allocate: addr = 09c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2511145 [L1] Cache Allocate: addr = 09c data = 9f9e9d9c9b9a99989796959493929190
2511145 [L1] Cache hit from L2: addr = 09c, data = 9c
2511145 [TEST] CPU read @0x6f9
2511155 [L1] Cache miss: addr = 6f9
2511235 [L2] Cache miss: addr = 6f9
2512125 [MEM] Mem hit: addr = 09c, data = 80
2512135 [L2] Cache Allocate: addr = 6f9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2512145 [L1] Cache Allocate: addr = 6f9 data = 9f9e9d9c9b9a99989796959493929190
2512145 [L1] Cache hit from L2: addr = 6f9, data = 99
2512145 [TEST] CPU read @0x5ff
2512155 [L1] Cache miss: addr = 5ff
2512235 [L2] Cache miss: addr = 5ff
2513125 [MEM] Mem hit: addr = 6f9, data = e0
2513135 [L2] Cache Allocate: addr = 5ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2513145 [L1] Cache Allocate: addr = 5ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2513145 [L1] Cache hit from L2: addr = 5ff, data = ff
2513145 [TEST] CPU read @0x5b1
2513155 [L1] Cache hit: addr = 5b1, data = 91
2513165 [TEST] CPU read @0x1f9
2513175 [L1] Cache miss: addr = 1f9
2513235 [L2] Cache miss: addr = 1f9
2514125 [MEM] Mem hit: addr = 5ff, data = e0
2514135 [L2] Cache Allocate: addr = 1f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2514145 [L1] Cache Allocate: addr = 1f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2514145 [L1] Cache hit from L2: addr = 1f9, data = f9
2514145 [TEST] CPU read @0x424
2514155 [L1] Cache miss: addr = 424
2514235 [L2] Cache miss: addr = 424
2515125 [MEM] Mem hit: addr = 1f9, data = e0
2515135 [L2] Cache Allocate: addr = 424 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2515145 [L1] Cache Allocate: addr = 424 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2515145 [L1] Cache hit from L2: addr = 424, data = e4
2515145 [TEST] CPU read @0x2e6
2515155 [L1] Cache hit: addr = 2e6, data = c6
2515165 [TEST] CPU read @0x5b4
2515175 [L1] Cache hit: addr = 5b4, data = 94
2515185 [TEST] CPU read @0x42b
2515195 [L1] Cache hit: addr = 42b, data = eb
2515205 [TEST] CPU read @0x386
2515215 [L1] Cache miss: addr = 386
2515235 [L2] Cache miss: addr = 386
2516125 [MEM] Mem hit: addr = 424, data = 20
2516135 [L2] Cache Allocate: addr = 386 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2516145 [L1] Cache Allocate: addr = 386 data = 2f2e2d2c2b2a29282726252423222120
2516145 [L1] Cache hit from L2: addr = 386, data = 26
2516145 [TEST] CPU read @0x24d
2516155 [L1] Cache hit: addr = 24d, data = ed
2516165 [TEST] CPU read @0x42f
2516175 [L1] Cache miss: addr = 42f
2516235 [L2] Cache hit: addr = 42f, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2516245 [L1] Cache Allocate: addr = 42f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2516245 [L1] Cache hit from L2: addr = 42f, data = ef
2516245 [TEST] CPU read @0x0b1
2516255 [L1] Cache miss: addr = 0b1
2516335 [L2] Cache miss: addr = 0b1
2517125 [MEM] Mem hit: addr = 386, data = 80
2517135 [L2] Cache Allocate: addr = 0b1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2517145 [L1] Cache Allocate: addr = 0b1 data = 9f9e9d9c9b9a99989796959493929190
2517145 [L1] Cache hit from L2: addr = 0b1, data = 91
2517145 [TEST] CPU read @0x7d6
2517155 [L1] Cache miss: addr = 7d6
2517235 [L2] Cache hit: addr = 7d6, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2517245 [L1] Cache Allocate: addr = 7d6 data = 4f4e4d4c4b4a49484746454443424140
2517245 [L1] Cache hit from L2: addr = 7d6, data = 46
2517245 [TEST] CPU read @0x137
2517255 [L1] Cache miss: addr = 137
2517335 [L2] Cache miss: addr = 137
2518125 [MEM] Mem hit: addr = 0b1, data = a0
2518135 [L2] Cache Allocate: addr = 137 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2518145 [L1] Cache Allocate: addr = 137 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2518145 [L1] Cache hit from L2: addr = 137, data = b7
2518145 [TEST] CPU read @0x73c
2518155 [L1] Cache miss: addr = 73c
2518235 [L2] Cache miss: addr = 73c
2519125 [MEM] Mem hit: addr = 137, data = 20
2519135 [L2] Cache Allocate: addr = 73c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2519145 [L1] Cache Allocate: addr = 73c data = 3f3e3d3c3b3a39383736353433323130
2519145 [L1] Cache hit from L2: addr = 73c, data = 3c
2519145 [TEST] CPU read @0x1a4
2519155 [L1] Cache miss: addr = 1a4
2519235 [L2] Cache miss: addr = 1a4
2520125 [MEM] Mem hit: addr = 73c, data = 20
2520135 [L2] Cache Allocate: addr = 1a4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2520145 [L1] Cache Allocate: addr = 1a4 data = 2f2e2d2c2b2a29282726252423222120
2520145 [L1] Cache hit from L2: addr = 1a4, data = 24
2520145 [TEST] CPU read @0x323
2520155 [L1] Cache miss: addr = 323
2520235 [L2] Cache miss: addr = 323
2521125 [MEM] Mem hit: addr = 1a4, data = a0
2521135 [L2] Cache Allocate: addr = 323 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2521145 [L1] Cache Allocate: addr = 323 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2521145 [L1] Cache hit from L2: addr = 323, data = a3
2521145 [TEST] CPU read @0x0e5
2521155 [L1] Cache miss: addr = 0e5
2521235 [L2] Cache miss: addr = 0e5
2522125 [MEM] Mem hit: addr = 323, data = 20
2522135 [L2] Cache Allocate: addr = 0e5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2522145 [L1] Cache Allocate: addr = 0e5 data = 2f2e2d2c2b2a29282726252423222120
2522145 [L1] Cache hit from L2: addr = 0e5, data = 25
2522145 [TEST] CPU read @0x70e
2522155 [L1] Cache miss: addr = 70e
2522235 [L2] Cache miss: addr = 70e
2523125 [MEM] Mem hit: addr = 0e5, data = e0
2523135 [L2] Cache Allocate: addr = 70e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2523145 [L1] Cache Allocate: addr = 70e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2523145 [L1] Cache hit from L2: addr = 70e, data = ee
2523145 [TEST] CPU read @0x196
2523155 [L1] Cache miss: addr = 196
2523235 [L2] Cache miss: addr = 196
2524125 [MEM] Mem hit: addr = 70e, data = 00
2524135 [L2] Cache Allocate: addr = 196 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2524145 [L1] Cache Allocate: addr = 196 data = 1f1e1d1c1b1a19181716151413121110
2524145 [L1] Cache hit from L2: addr = 196, data = 16
2524145 [TEST] CPU read @0x3bf
2524155 [L1] Cache miss: addr = 3bf
2524235 [L2] Cache miss: addr = 3bf
2525125 [MEM] Mem hit: addr = 196, data = 80
2525135 [L2] Cache Allocate: addr = 3bf data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2525145 [L1] Cache Allocate: addr = 3bf data = 9f9e9d9c9b9a99989796959493929190
2525145 [L1] Cache hit from L2: addr = 3bf, data = 9f
2525145 [TEST] CPU read @0x7ca
2525155 [L1] Cache miss: addr = 7ca
2525235 [L2] Cache hit: addr = 7ca, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2525245 [L1] Cache Allocate: addr = 7ca data = 4f4e4d4c4b4a49484746454443424140
2525245 [L1] Cache hit from L2: addr = 7ca, data = 4a
2525245 [TEST] CPU read @0x36c
2525255 [L1] Cache hit: addr = 36c, data = cc
2525265 [TEST] CPU read @0x2ca
2525275 [L1] Cache miss: addr = 2ca
2525335 [L2] Cache miss: addr = 2ca
2526125 [MEM] Mem hit: addr = 3bf, data = a0
2526135 [L2] Cache Allocate: addr = 2ca data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2526145 [L1] Cache Allocate: addr = 2ca data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2526145 [L1] Cache hit from L2: addr = 2ca, data = aa
2526145 [TEST] CPU read @0x4e5
2526155 [L1] Cache miss: addr = 4e5
2526235 [L2] Cache hit: addr = 4e5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2526245 [L1] Cache Allocate: addr = 4e5 data = 8f8e8d8c8b8a89888786858483828180
2526245 [L1] Cache hit from L2: addr = 4e5, data = 85
2526245 [TEST] CPU read @0x7e5
2526255 [L1] Cache miss: addr = 7e5
2526335 [L2] Cache miss: addr = 7e5
2527125 [MEM] Mem hit: addr = 2ca, data = c0
2527135 [L2] Cache Allocate: addr = 7e5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2527145 [L1] Cache Allocate: addr = 7e5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2527145 [L1] Cache hit from L2: addr = 7e5, data = c5
2527145 [TEST] CPU read @0x41a
2527155 [L1] Cache miss: addr = 41a
2527235 [L2] Cache miss: addr = 41a
2528125 [MEM] Mem hit: addr = 7e5, data = e0
2528135 [L2] Cache Allocate: addr = 41a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2528145 [L1] Cache Allocate: addr = 41a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2528145 [L1] Cache hit from L2: addr = 41a, data = fa
2528145 [TEST] CPU read @0x6df
2528155 [L1] Cache hit: addr = 6df, data = bf
2528165 [TEST] CPU read @0x2f7
2528175 [L1] Cache miss: addr = 2f7
2528235 [L2] Cache hit: addr = 2f7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2528245 [L1] Cache Allocate: addr = 2f7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2528245 [L1] Cache hit from L2: addr = 2f7, data = c7
2528245 [TEST] CPU read @0x48f
2528255 [L1] Cache hit: addr = 48f, data = 2f
2528265 [TEST] CPU read @0x3e8
2528275 [L1] Cache miss: addr = 3e8
2528335 [L2] Cache hit: addr = 3e8, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2528345 [L1] Cache Allocate: addr = 3e8 data = 6f6e6d6c6b6a69686766656463626160
2528345 [L1] Cache hit from L2: addr = 3e8, data = 68
2528345 [TEST] CPU read @0x5b5
2528355 [L1] Cache hit: addr = 5b5, data = 95
2528365 [TEST] CPU read @0x2b8
2528375 [L1] Cache miss: addr = 2b8
2528435 [L2] Cache miss: addr = 2b8
2529125 [MEM] Mem hit: addr = 41a, data = 00
2529135 [L2] Cache Allocate: addr = 2b8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2529145 [L1] Cache Allocate: addr = 2b8 data = 1f1e1d1c1b1a19181716151413121110
2529145 [L1] Cache hit from L2: addr = 2b8, data = 18
2529145 [TEST] CPU read @0x32b
2529155 [L1] Cache miss: addr = 32b
2529235 [L2] Cache miss: addr = 32b
2530125 [MEM] Mem hit: addr = 2b8, data = a0
2530135 [L2] Cache Allocate: addr = 32b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2530145 [L1] Cache Allocate: addr = 32b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2530145 [L1] Cache hit from L2: addr = 32b, data = ab
2530145 [TEST] CPU read @0x763
2530155 [L1] Cache miss: addr = 763
2530235 [L2] Cache miss: addr = 763
2531125 [MEM] Mem hit: addr = 32b, data = 20
2531135 [L2] Cache Allocate: addr = 763 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2531145 [L1] Cache Allocate: addr = 763 data = 2f2e2d2c2b2a29282726252423222120
2531145 [L1] Cache hit from L2: addr = 763, data = 23
2531145 [TEST] CPU read @0x3c5
2531155 [L1] Cache miss: addr = 3c5
2531235 [L2] Cache miss: addr = 3c5
2532125 [MEM] Mem hit: addr = 763, data = 60
2532135 [L2] Cache Allocate: addr = 3c5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2532145 [L1] Cache Allocate: addr = 3c5 data = 6f6e6d6c6b6a69686766656463626160
2532145 [L1] Cache hit from L2: addr = 3c5, data = 65
2532145 [TEST] CPU read @0x43f
2532155 [L1] Cache miss: addr = 43f
2532235 [L2] Cache miss: addr = 43f
2533125 [MEM] Mem hit: addr = 3c5, data = c0
2533135 [L2] Cache Allocate: addr = 43f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2533145 [L1] Cache Allocate: addr = 43f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2533145 [L1] Cache hit from L2: addr = 43f, data = df
2533145 [TEST] CPU read @0x7af
2533155 [L1] Cache miss: addr = 7af
2533235 [L2] Cache miss: addr = 7af
2534125 [MEM] Mem hit: addr = 43f, data = 20
2534135 [L2] Cache Allocate: addr = 7af data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2534145 [L1] Cache Allocate: addr = 7af data = 2f2e2d2c2b2a29282726252423222120
2534145 [L1] Cache hit from L2: addr = 7af, data = 2f
2534145 [TEST] CPU read @0x5cc
2534155 [L1] Cache miss: addr = 5cc
2534235 [L2] Cache hit: addr = 5cc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2534245 [L1] Cache Allocate: addr = 5cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2534245 [L1] Cache hit from L2: addr = 5cc, data = ac
2534245 [TEST] CPU read @0x59e
2534255 [L1] Cache miss: addr = 59e
2534335 [L2] Cache miss: addr = 59e
2535125 [MEM] Mem hit: addr = 7af, data = a0
2535135 [L2] Cache Allocate: addr = 59e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2535145 [L1] Cache Allocate: addr = 59e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2535145 [L1] Cache hit from L2: addr = 59e, data = be
2535145 [TEST] CPU read @0x21f
2535155 [L1] Cache miss: addr = 21f
2535235 [L2] Cache miss: addr = 21f
2536125 [MEM] Mem hit: addr = 59e, data = 80
2536135 [L2] Cache Allocate: addr = 21f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2536145 [L1] Cache Allocate: addr = 21f data = 9f9e9d9c9b9a99989796959493929190
2536145 [L1] Cache hit from L2: addr = 21f, data = 9f
2536145 [TEST] CPU read @0x783
2536155 [L1] Cache miss: addr = 783
2536235 [L2] Cache miss: addr = 783
2537125 [MEM] Mem hit: addr = 21f, data = 00
2537135 [L2] Cache Allocate: addr = 783 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2537145 [L1] Cache Allocate: addr = 783 data = 0f0e0d0c0b0a09080706050403020100
2537145 [L1] Cache hit from L2: addr = 783, data = 03
2537145 [TEST] CPU read @0x078
2537155 [L1] Cache miss: addr = 078
2537235 [L2] Cache miss: addr = 078
2538125 [MEM] Mem hit: addr = 783, data = 80
2538135 [L2] Cache Allocate: addr = 078 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2538145 [L1] Cache Allocate: addr = 078 data = 9f9e9d9c9b9a99989796959493929190
2538145 [L1] Cache hit from L2: addr = 078, data = 98
2538145 [TEST] CPU read @0x7bf
2538155 [L1] Cache miss: addr = 7bf
2538235 [L2] Cache miss: addr = 7bf
2539125 [MEM] Mem hit: addr = 078, data = 60
2539135 [L2] Cache Allocate: addr = 7bf data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2539145 [L1] Cache Allocate: addr = 7bf data = 7f7e7d7c7b7a79787776757473727170
2539145 [L1] Cache hit from L2: addr = 7bf, data = 7f
2539145 [TEST] CPU read @0x277
2539155 [L1] Cache miss: addr = 277
2539235 [L2] Cache miss: addr = 277
2540125 [MEM] Mem hit: addr = 7bf, data = a0
2540135 [L2] Cache Allocate: addr = 277 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2540145 [L1] Cache Allocate: addr = 277 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2540145 [L1] Cache hit from L2: addr = 277, data = b7
2540145 [TEST] CPU read @0x2a6
2540155 [L1] Cache miss: addr = 2a6
2540235 [L2] Cache miss: addr = 2a6
2541125 [MEM] Mem hit: addr = 277, data = 60
2541135 [L2] Cache Allocate: addr = 2a6 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2541145 [L1] Cache Allocate: addr = 2a6 data = 6f6e6d6c6b6a69686766656463626160
2541145 [L1] Cache hit from L2: addr = 2a6, data = 66
2541145 [TEST] CPU read @0x015
2541155 [L1] Cache miss: addr = 015
2541235 [L2] Cache miss: addr = 015
2542125 [MEM] Mem hit: addr = 2a6, data = a0
2542135 [L2] Cache Allocate: addr = 015 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2542145 [L1] Cache Allocate: addr = 015 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2542145 [L1] Cache hit from L2: addr = 015, data = b5
2542145 [TEST] CPU read @0x590
2542155 [L1] Cache miss: addr = 590
2542235 [L2] Cache miss: addr = 590
2543125 [MEM] Mem hit: addr = 015, data = 00
2543135 [L2] Cache Allocate: addr = 590 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2543145 [L1] Cache Allocate: addr = 590 data = 1f1e1d1c1b1a19181716151413121110
2543145 [L1] Cache hit from L2: addr = 590, data = 10
2543145 [TEST] CPU read @0x55c
2543155 [L1] Cache hit: addr = 55c, data = dc
2543165 [TEST] CPU read @0x0a5
2543175 [L1] Cache miss: addr = 0a5
2543235 [L2] Cache miss: addr = 0a5
2544125 [MEM] Mem hit: addr = 590, data = 80
2544135 [L2] Cache Allocate: addr = 0a5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2544145 [L1] Cache Allocate: addr = 0a5 data = 8f8e8d8c8b8a89888786858483828180
2544145 [L1] Cache hit from L2: addr = 0a5, data = 85
2544145 [TEST] CPU read @0x107
2544155 [L1] Cache miss: addr = 107
2544235 [L2] Cache miss: addr = 107
2545125 [MEM] Mem hit: addr = 0a5, data = a0
2545135 [L2] Cache Allocate: addr = 107 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2545145 [L1] Cache Allocate: addr = 107 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2545145 [L1] Cache hit from L2: addr = 107, data = a7
2545145 [TEST] CPU read @0x3a1
2545155 [L1] Cache miss: addr = 3a1
2545235 [L2] Cache miss: addr = 3a1
2546125 [MEM] Mem hit: addr = 107, data = 00
2546135 [L2] Cache Allocate: addr = 3a1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2546145 [L1] Cache Allocate: addr = 3a1 data = 0f0e0d0c0b0a09080706050403020100
2546145 [L1] Cache hit from L2: addr = 3a1, data = 01
2546145 [TEST] CPU read @0x36e
2546155 [L1] Cache hit: addr = 36e, data = ce
2546165 [TEST] CPU read @0x437
2546175 [L1] Cache miss: addr = 437
2546235 [L2] Cache miss: addr = 437
2547125 [MEM] Mem hit: addr = 3a1, data = a0
2547135 [L2] Cache Allocate: addr = 437 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2547145 [L1] Cache Allocate: addr = 437 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2547145 [L1] Cache hit from L2: addr = 437, data = b7
2547145 [TEST] CPU read @0x36b
2547155 [L1] Cache hit: addr = 36b, data = cb
2547165 [TEST] CPU read @0x2f9
2547175 [L1] Cache miss: addr = 2f9
2547235 [L2] Cache hit: addr = 2f9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2547245 [L1] Cache Allocate: addr = 2f9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2547245 [L1] Cache hit from L2: addr = 2f9, data = c9
2547245 [TEST] CPU read @0x2eb
2547255 [L1] Cache hit: addr = 2eb, data = cb
2547265 [TEST] CPU read @0x024
2547275 [L1] Cache miss: addr = 024
2547335 [L2] Cache miss: addr = 024
2548125 [MEM] Mem hit: addr = 437, data = 20
2548135 [L2] Cache Allocate: addr = 024 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2548145 [L1] Cache Allocate: addr = 024 data = 2f2e2d2c2b2a29282726252423222120
2548145 [L1] Cache hit from L2: addr = 024, data = 24
2548145 [TEST] CPU read @0x2d0
2548155 [L1] Cache miss: addr = 2d0
2548235 [L2] Cache miss: addr = 2d0
2549125 [MEM] Mem hit: addr = 024, data = 20
2549135 [L2] Cache Allocate: addr = 2d0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2549145 [L1] Cache Allocate: addr = 2d0 data = 3f3e3d3c3b3a39383736353433323130
2549145 [L1] Cache hit from L2: addr = 2d0, data = 30
2549145 [TEST] CPU read @0x49d
2549155 [L1] Cache miss: addr = 49d
2549235 [L2] Cache hit: addr = 49d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2549245 [L1] Cache Allocate: addr = 49d data = 2f2e2d2c2b2a29282726252423222120
2549245 [L1] Cache hit from L2: addr = 49d, data = 2d
2549245 [TEST] CPU read @0x71a
2549255 [L1] Cache miss: addr = 71a
2549335 [L2] Cache miss: addr = 71a
2550125 [MEM] Mem hit: addr = 2d0, data = c0
2550135 [L2] Cache Allocate: addr = 71a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2550145 [L1] Cache Allocate: addr = 71a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2550145 [L1] Cache hit from L2: addr = 71a, data = da
2550145 [TEST] CPU read @0x544
2550155 [L1] Cache miss: addr = 544
2550235 [L2] Cache hit: addr = 544, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2550245 [L1] Cache Allocate: addr = 544 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2550245 [L1] Cache hit from L2: addr = 544, data = c4
2550245 [TEST] CPU read @0x550
2550255 [L1] Cache hit: addr = 550, data = d0
2550265 [TEST] CPU read @0x015
2550275 [L1] Cache miss: addr = 015
2550335 [L2] Cache miss: addr = 015
2551125 [MEM] Mem hit: addr = 71a, data = 00
2551135 [L2] Cache Allocate: addr = 015 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2551145 [L1] Cache Allocate: addr = 015 data = 1f1e1d1c1b1a19181716151413121110
2551145 [L1] Cache hit from L2: addr = 015, data = 15
2551145 [TEST] CPU read @0x56d
2551155 [L1] Cache miss: addr = 56d
2551235 [L2] Cache miss: addr = 56d
2552125 [MEM] Mem hit: addr = 015, data = 00
2552135 [L2] Cache Allocate: addr = 56d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2552145 [L1] Cache Allocate: addr = 56d data = 0f0e0d0c0b0a09080706050403020100
2552145 [L1] Cache hit from L2: addr = 56d, data = 0d
2552145 [TEST] CPU read @0x331
2552155 [L1] Cache miss: addr = 331
2552235 [L2] Cache miss: addr = 331
2553125 [MEM] Mem hit: addr = 56d, data = 60
2553135 [L2] Cache Allocate: addr = 331 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2553145 [L1] Cache Allocate: addr = 331 data = 7f7e7d7c7b7a79787776757473727170
2553145 [L1] Cache hit from L2: addr = 331, data = 71
2553145 [TEST] CPU read @0x709
2553155 [L1] Cache miss: addr = 709
2553235 [L2] Cache miss: addr = 709
2554125 [MEM] Mem hit: addr = 331, data = 20
2554135 [L2] Cache Allocate: addr = 709 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2554145 [L1] Cache Allocate: addr = 709 data = 2f2e2d2c2b2a29282726252423222120
2554145 [L1] Cache hit from L2: addr = 709, data = 29
2554145 [TEST] CPU read @0x51d
2554155 [L1] Cache miss: addr = 51d
2554235 [L2] Cache miss: addr = 51d
2555125 [MEM] Mem hit: addr = 709, data = 00
2555135 [L2] Cache Allocate: addr = 51d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2555145 [L1] Cache Allocate: addr = 51d data = 1f1e1d1c1b1a19181716151413121110
2555145 [L1] Cache hit from L2: addr = 51d, data = 1d
2555145 [TEST] CPU read @0x726
2555155 [L1] Cache miss: addr = 726
2555235 [L2] Cache miss: addr = 726
2556125 [MEM] Mem hit: addr = 51d, data = 00
2556135 [L2] Cache Allocate: addr = 726 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2556145 [L1] Cache Allocate: addr = 726 data = 0f0e0d0c0b0a09080706050403020100
2556145 [L1] Cache hit from L2: addr = 726, data = 06
2556145 [TEST] CPU read @0x486
2556155 [L1] Cache hit: addr = 486, data = 26
2556165 [TEST] CPU read @0x2a9
2556175 [L1] Cache miss: addr = 2a9
2556235 [L2] Cache miss: addr = 2a9
2557125 [MEM] Mem hit: addr = 726, data = 20
2557135 [L2] Cache Allocate: addr = 2a9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2557145 [L1] Cache Allocate: addr = 2a9 data = 2f2e2d2c2b2a29282726252423222120
2557145 [L1] Cache hit from L2: addr = 2a9, data = 29
2557145 [TEST] CPU read @0x43f
2557155 [L1] Cache miss: addr = 43f
2557235 [L2] Cache miss: addr = 43f
2558125 [MEM] Mem hit: addr = 2a9, data = a0
2558135 [L2] Cache Allocate: addr = 43f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2558145 [L1] Cache Allocate: addr = 43f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2558145 [L1] Cache hit from L2: addr = 43f, data = bf
2558145 [TEST] CPU read @0x1e6
2558155 [L1] Cache miss: addr = 1e6
2558235 [L2] Cache miss: addr = 1e6
2559125 [MEM] Mem hit: addr = 43f, data = 20
2559135 [L2] Cache Allocate: addr = 1e6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2559145 [L1] Cache Allocate: addr = 1e6 data = 2f2e2d2c2b2a29282726252423222120
2559145 [L1] Cache hit from L2: addr = 1e6, data = 26
2559145 [TEST] CPU read @0x142
2559155 [L1] Cache miss: addr = 142
2559235 [L2] Cache miss: addr = 142
2560125 [MEM] Mem hit: addr = 1e6, data = e0
2560135 [L2] Cache Allocate: addr = 142 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2560145 [L1] Cache Allocate: addr = 142 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2560145 [L1] Cache hit from L2: addr = 142, data = e2
2560145 [TEST] CPU read @0x70f
2560155 [L1] Cache miss: addr = 70f
2560235 [L2] Cache miss: addr = 70f
2561125 [MEM] Mem hit: addr = 142, data = 40
2561135 [L2] Cache Allocate: addr = 70f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2561145 [L1] Cache Allocate: addr = 70f data = 4f4e4d4c4b4a49484746454443424140
2561145 [L1] Cache hit from L2: addr = 70f, data = 4f
2561145 [TEST] CPU read @0x589
2561155 [L1] Cache miss: addr = 589
2561235 [L2] Cache miss: addr = 589
2562125 [MEM] Mem hit: addr = 70f, data = 00
2562135 [L2] Cache Allocate: addr = 589 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2562145 [L1] Cache Allocate: addr = 589 data = 0f0e0d0c0b0a09080706050403020100
2562145 [L1] Cache hit from L2: addr = 589, data = 09
2562145 [TEST] CPU read @0x6e9
2562155 [L1] Cache miss: addr = 6e9
2562235 [L2] Cache miss: addr = 6e9
2563125 [MEM] Mem hit: addr = 589, data = 80
2563135 [L2] Cache Allocate: addr = 6e9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2563145 [L1] Cache Allocate: addr = 6e9 data = 8f8e8d8c8b8a89888786858483828180
2563145 [L1] Cache hit from L2: addr = 6e9, data = 89
2563145 [TEST] CPU read @0x323
2563155 [L1] Cache miss: addr = 323
2563235 [L2] Cache miss: addr = 323
2564125 [MEM] Mem hit: addr = 6e9, data = e0
2564135 [L2] Cache Allocate: addr = 323 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2564145 [L1] Cache Allocate: addr = 323 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2564145 [L1] Cache hit from L2: addr = 323, data = e3
2564145 [TEST] CPU read @0x5a7
2564155 [L1] Cache miss: addr = 5a7
2564235 [L2] Cache hit: addr = 5a7, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2564245 [L1] Cache Allocate: addr = 5a7 data = 8f8e8d8c8b8a89888786858483828180
2564245 [L1] Cache hit from L2: addr = 5a7, data = 87
2564245 [TEST] CPU read @0x021
2564255 [L1] Cache miss: addr = 021
2564335 [L2] Cache miss: addr = 021
2565125 [MEM] Mem hit: addr = 323, data = 20
2565135 [L2] Cache Allocate: addr = 021 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2565145 [L1] Cache Allocate: addr = 021 data = 2f2e2d2c2b2a29282726252423222120
2565145 [L1] Cache hit from L2: addr = 021, data = 21
2565145 [TEST] CPU read @0x662
2565155 [L1] Cache miss: addr = 662
2565235 [L2] Cache miss: addr = 662
2566125 [MEM] Mem hit: addr = 021, data = 20
2566135 [L2] Cache Allocate: addr = 662 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2566145 [L1] Cache Allocate: addr = 662 data = 2f2e2d2c2b2a29282726252423222120
2566145 [L1] Cache hit from L2: addr = 662, data = 22
2566145 [TEST] CPU read @0x79a
2566155 [L1] Cache miss: addr = 79a
2566235 [L2] Cache miss: addr = 79a
2567125 [MEM] Mem hit: addr = 662, data = 60
2567135 [L2] Cache Allocate: addr = 79a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2567145 [L1] Cache Allocate: addr = 79a data = 7f7e7d7c7b7a79787776757473727170
2567145 [L1] Cache hit from L2: addr = 79a, data = 7a
2567145 [TEST] CPU read @0x28b
2567155 [L1] Cache miss: addr = 28b
2567235 [L2] Cache miss: addr = 28b
2568125 [MEM] Mem hit: addr = 79a, data = 80
2568135 [L2] Cache Allocate: addr = 28b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2568145 [L1] Cache Allocate: addr = 28b data = 8f8e8d8c8b8a89888786858483828180
2568145 [L1] Cache hit from L2: addr = 28b, data = 8b
2568145 [TEST] CPU read @0x4e1
2568155 [L1] Cache miss: addr = 4e1
2568235 [L2] Cache hit: addr = 4e1, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2568245 [L1] Cache Allocate: addr = 4e1 data = 8f8e8d8c8b8a89888786858483828180
2568245 [L1] Cache hit from L2: addr = 4e1, data = 81
2568245 [TEST] CPU read @0x5b5
2568255 [L1] Cache hit: addr = 5b5, data = 95
2568265 [TEST] CPU read @0x025
2568275 [L1] Cache miss: addr = 025
2568335 [L2] Cache miss: addr = 025
2569125 [MEM] Mem hit: addr = 28b, data = 80
2569135 [L2] Cache Allocate: addr = 025 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2569145 [L1] Cache Allocate: addr = 025 data = 8f8e8d8c8b8a89888786858483828180
2569145 [L1] Cache hit from L2: addr = 025, data = 85
2569145 [TEST] CPU read @0x116
2569155 [L1] Cache miss: addr = 116
2569235 [L2] Cache miss: addr = 116
2570125 [MEM] Mem hit: addr = 025, data = 20
2570135 [L2] Cache Allocate: addr = 116 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2570145 [L1] Cache Allocate: addr = 116 data = 3f3e3d3c3b3a39383736353433323130
2570145 [L1] Cache hit from L2: addr = 116, data = 36
2570145 [TEST] CPU read @0x3c2
2570155 [L1] Cache miss: addr = 3c2
2570235 [L2] Cache miss: addr = 3c2
2571125 [MEM] Mem hit: addr = 116, data = 00
2571135 [L2] Cache Allocate: addr = 3c2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2571145 [L1] Cache Allocate: addr = 3c2 data = 0f0e0d0c0b0a09080706050403020100
2571145 [L1] Cache hit from L2: addr = 3c2, data = 02
2571145 [TEST] CPU read @0x0f8
2571155 [L1] Cache miss: addr = 0f8
2571235 [L2] Cache miss: addr = 0f8
2572125 [MEM] Mem hit: addr = 3c2, data = c0
2572135 [L2] Cache Allocate: addr = 0f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2572145 [L1] Cache Allocate: addr = 0f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2572145 [L1] Cache hit from L2: addr = 0f8, data = d8
2572145 [TEST] CPU read @0x5b0
2572155 [L1] Cache hit: addr = 5b0, data = 90
2572165 [TEST] CPU read @0x6e7
2572175 [L1] Cache miss: addr = 6e7
2572235 [L2] Cache miss: addr = 6e7
2573125 [MEM] Mem hit: addr = 0f8, data = e0
2573135 [L2] Cache Allocate: addr = 6e7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2573145 [L1] Cache Allocate: addr = 6e7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2573145 [L1] Cache hit from L2: addr = 6e7, data = e7
2573145 [TEST] CPU read @0x33f
2573155 [L1] Cache miss: addr = 33f
2573235 [L2] Cache miss: addr = 33f
2574125 [MEM] Mem hit: addr = 6e7, data = e0
2574135 [L2] Cache Allocate: addr = 33f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2574145 [L1] Cache Allocate: addr = 33f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2574145 [L1] Cache hit from L2: addr = 33f, data = ff
2574145 [TEST] CPU read @0x38d
2574155 [L1] Cache miss: addr = 38d
2574235 [L2] Cache miss: addr = 38d
2575125 [MEM] Mem hit: addr = 33f, data = 20
2575135 [L2] Cache Allocate: addr = 38d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2575145 [L1] Cache Allocate: addr = 38d data = 2f2e2d2c2b2a29282726252423222120
2575145 [L1] Cache hit from L2: addr = 38d, data = 2d
2575145 [TEST] CPU read @0x4d2
2575155 [L1] Cache miss: addr = 4d2
2575235 [L2] Cache hit: addr = 4d2, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2575245 [L1] Cache Allocate: addr = 4d2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2575245 [L1] Cache hit from L2: addr = 4d2, data = e2
2575245 [TEST] CPU read @0x104
2575255 [L1] Cache miss: addr = 104
2575335 [L2] Cache miss: addr = 104
2576125 [MEM] Mem hit: addr = 38d, data = 80
2576135 [L2] Cache Allocate: addr = 104 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2576145 [L1] Cache Allocate: addr = 104 data = 8f8e8d8c8b8a89888786858483828180
2576145 [L1] Cache hit from L2: addr = 104, data = 84
2576145 [TEST] CPU read @0x474
2576155 [L1] Cache miss: addr = 474
2576235 [L2] Cache miss: addr = 474
2577125 [MEM] Mem hit: addr = 104, data = 00
2577135 [L2] Cache Allocate: addr = 474 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2577145 [L1] Cache Allocate: addr = 474 data = 1f1e1d1c1b1a19181716151413121110
2577145 [L1] Cache hit from L2: addr = 474, data = 14
2577145 [TEST] CPU read @0x72d
2577155 [L1] Cache miss: addr = 72d
2577235 [L2] Cache miss: addr = 72d
2578125 [MEM] Mem hit: addr = 474, data = 60
2578135 [L2] Cache Allocate: addr = 72d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2578145 [L1] Cache Allocate: addr = 72d data = 6f6e6d6c6b6a69686766656463626160
2578145 [L1] Cache hit from L2: addr = 72d, data = 6d
2578145 [TEST] CPU read @0x076
2578155 [L1] Cache miss: addr = 076
2578235 [L2] Cache miss: addr = 076
2579125 [MEM] Mem hit: addr = 72d, data = 20
2579135 [L2] Cache Allocate: addr = 076 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2579145 [L1] Cache Allocate: addr = 076 data = 3f3e3d3c3b3a39383736353433323130
2579145 [L1] Cache hit from L2: addr = 076, data = 36
2579145 [TEST] CPU read @0x028
2579155 [L1] Cache miss: addr = 028
2579235 [L2] Cache miss: addr = 028
2580125 [MEM] Mem hit: addr = 076, data = 60
2580135 [L2] Cache Allocate: addr = 028 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2580145 [L1] Cache Allocate: addr = 028 data = 6f6e6d6c6b6a69686766656463626160
2580145 [L1] Cache hit from L2: addr = 028, data = 68
2580145 [TEST] CPU read @0x631
2580155 [L1] Cache miss: addr = 631
2580235 [L2] Cache miss: addr = 631
2581125 [MEM] Mem hit: addr = 028, data = 20
2581135 [L2] Cache Allocate: addr = 631 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2581145 [L1] Cache Allocate: addr = 631 data = 3f3e3d3c3b3a39383736353433323130
2581145 [L1] Cache hit from L2: addr = 631, data = 31
2581145 [TEST] CPU read @0x639
2581155 [L1] Cache hit: addr = 639, data = 39
2581165 [TEST] CPU read @0x1e1
2581175 [L1] Cache miss: addr = 1e1
2581235 [L2] Cache miss: addr = 1e1
2582125 [MEM] Mem hit: addr = 631, data = 20
2582135 [L2] Cache Allocate: addr = 1e1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2582145 [L1] Cache Allocate: addr = 1e1 data = 2f2e2d2c2b2a29282726252423222120
2582145 [L1] Cache hit from L2: addr = 1e1, data = 21
2582145 [TEST] CPU read @0x2d0
2582155 [L1] Cache miss: addr = 2d0
2582235 [L2] Cache miss: addr = 2d0
2583125 [MEM] Mem hit: addr = 1e1, data = e0
2583135 [L2] Cache Allocate: addr = 2d0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2583145 [L1] Cache Allocate: addr = 2d0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2583145 [L1] Cache hit from L2: addr = 2d0, data = f0
2583145 [TEST] CPU read @0x4a5
2583155 [L1] Cache miss: addr = 4a5
2583235 [L2] Cache miss: addr = 4a5
2584125 [MEM] Mem hit: addr = 2d0, data = c0
2584135 [L2] Cache Allocate: addr = 4a5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2584145 [L1] Cache Allocate: addr = 4a5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2584145 [L1] Cache hit from L2: addr = 4a5, data = c5
2584145 [TEST] CPU read @0x7b4
2584155 [L1] Cache miss: addr = 7b4
2584235 [L2] Cache miss: addr = 7b4
2585125 [MEM] Mem hit: addr = 4a5, data = a0
2585135 [L2] Cache Allocate: addr = 7b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2585145 [L1] Cache Allocate: addr = 7b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2585145 [L1] Cache hit from L2: addr = 7b4, data = b4
2585145 [TEST] CPU read @0x480
2585155 [L1] Cache hit: addr = 480, data = 20
2585165 [TEST] CPU read @0x52f
2585175 [L1] Cache miss: addr = 52f
2585235 [L2] Cache miss: addr = 52f
2586125 [MEM] Mem hit: addr = 7b4, data = a0
2586135 [L2] Cache Allocate: addr = 52f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2586145 [L1] Cache Allocate: addr = 52f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2586145 [L1] Cache hit from L2: addr = 52f, data = af
2586145 [TEST] CPU read @0x2fe
2586155 [L1] Cache miss: addr = 2fe
2586235 [L2] Cache hit: addr = 2fe, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2586245 [L1] Cache Allocate: addr = 2fe data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2586245 [L1] Cache hit from L2: addr = 2fe, data = ce
2586245 [TEST] CPU read @0x4b2
2586255 [L1] Cache miss: addr = 4b2
2586335 [L2] Cache miss: addr = 4b2
2587125 [MEM] Mem hit: addr = 52f, data = 20
2587135 [L2] Cache Allocate: addr = 4b2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2587145 [L1] Cache Allocate: addr = 4b2 data = 3f3e3d3c3b3a39383736353433323130
2587145 [L1] Cache hit from L2: addr = 4b2, data = 32
2587145 [TEST] CPU read @0x592
2587155 [L1] Cache miss: addr = 592
2587235 [L2] Cache miss: addr = 592
2588125 [MEM] Mem hit: addr = 4b2, data = a0
2588135 [L2] Cache Allocate: addr = 592 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2588145 [L1] Cache Allocate: addr = 592 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2588145 [L1] Cache hit from L2: addr = 592, data = b2
2588145 [TEST] CPU read @0x090
2588155 [L1] Cache miss: addr = 090
2588235 [L2] Cache miss: addr = 090
2589125 [MEM] Mem hit: addr = 592, data = 80
2589135 [L2] Cache Allocate: addr = 090 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2589145 [L1] Cache Allocate: addr = 090 data = 9f9e9d9c9b9a99989796959493929190
2589145 [L1] Cache hit from L2: addr = 090, data = 90
2589145 [TEST] CPU read @0x58c
2589155 [L1] Cache miss: addr = 58c
2589235 [L2] Cache miss: addr = 58c
2590125 [MEM] Mem hit: addr = 090, data = 80
2590135 [L2] Cache Allocate: addr = 58c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2590145 [L1] Cache Allocate: addr = 58c data = 8f8e8d8c8b8a89888786858483828180
2590145 [L1] Cache hit from L2: addr = 58c, data = 8c
2590145 [TEST] CPU read @0x097
2590155 [L1] Cache hit: addr = 097, data = 97
2590165 [TEST] CPU read @0x708
2590175 [L1] Cache miss: addr = 708
2590235 [L2] Cache miss: addr = 708
2591125 [MEM] Mem hit: addr = 58c, data = 80
2591135 [L2] Cache Allocate: addr = 708 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2591145 [L1] Cache Allocate: addr = 708 data = 8f8e8d8c8b8a89888786858483828180
2591145 [L1] Cache hit from L2: addr = 708, data = 88
2591145 [TEST] CPU read @0x34d
2591155 [L1] Cache miss: addr = 34d
2591235 [L2] Cache miss: addr = 34d
2592125 [MEM] Mem hit: addr = 708, data = 00
2592135 [L2] Cache Allocate: addr = 34d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2592145 [L1] Cache Allocate: addr = 34d data = 0f0e0d0c0b0a09080706050403020100
2592145 [L1] Cache hit from L2: addr = 34d, data = 0d
2592145 [TEST] CPU read @0x6c3
2592155 [L1] Cache miss: addr = 6c3
2592235 [L2] Cache hit: addr = 6c3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2592245 [L1] Cache Allocate: addr = 6c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2592245 [L1] Cache hit from L2: addr = 6c3, data = a3
2592245 [TEST] CPU read @0x501
2592255 [L1] Cache miss: addr = 501
2592335 [L2] Cache miss: addr = 501
2593125 [MEM] Mem hit: addr = 34d, data = 40
2593135 [L2] Cache Allocate: addr = 501 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2593145 [L1] Cache Allocate: addr = 501 data = 4f4e4d4c4b4a49484746454443424140
2593145 [L1] Cache hit from L2: addr = 501, data = 41
2593145 [TEST] CPU read @0x6a7
2593155 [L1] Cache miss: addr = 6a7
2593235 [L2] Cache miss: addr = 6a7
2594125 [MEM] Mem hit: addr = 501, data = 00
2594135 [L2] Cache Allocate: addr = 6a7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2594145 [L1] Cache Allocate: addr = 6a7 data = 0f0e0d0c0b0a09080706050403020100
2594145 [L1] Cache hit from L2: addr = 6a7, data = 07
2594145 [TEST] CPU read @0x1e1
2594155 [L1] Cache miss: addr = 1e1
2594235 [L2] Cache miss: addr = 1e1
2595125 [MEM] Mem hit: addr = 6a7, data = a0
2595135 [L2] Cache Allocate: addr = 1e1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2595145 [L1] Cache Allocate: addr = 1e1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2595145 [L1] Cache hit from L2: addr = 1e1, data = a1
2595145 [TEST] CPU read @0x2ba
2595155 [L1] Cache miss: addr = 2ba
2595235 [L2] Cache miss: addr = 2ba
2596125 [MEM] Mem hit: addr = 1e1, data = e0
2596135 [L2] Cache Allocate: addr = 2ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2596145 [L1] Cache Allocate: addr = 2ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2596145 [L1] Cache hit from L2: addr = 2ba, data = fa
2596145 [TEST] CPU read @0x1b5
2596155 [L1] Cache miss: addr = 1b5
2596235 [L2] Cache miss: addr = 1b5
2597125 [MEM] Mem hit: addr = 2ba, data = a0
2597135 [L2] Cache Allocate: addr = 1b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2597145 [L1] Cache Allocate: addr = 1b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2597145 [L1] Cache hit from L2: addr = 1b5, data = b5
2597145 [TEST] CPU read @0x7dc
2597155 [L1] Cache miss: addr = 7dc
2597235 [L2] Cache hit: addr = 7dc, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2597245 [L1] Cache Allocate: addr = 7dc data = 4f4e4d4c4b4a49484746454443424140
2597245 [L1] Cache hit from L2: addr = 7dc, data = 4c
2597245 [TEST] CPU read @0x544
2597255 [L1] Cache miss: addr = 544
2597335 [L2] Cache hit: addr = 544, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2597345 [L1] Cache Allocate: addr = 544 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2597345 [L1] Cache hit from L2: addr = 544, data = c4
2597345 [TEST] CPU read @0x070
2597355 [L1] Cache miss: addr = 070
2597435 [L2] Cache miss: addr = 070
2598125 [MEM] Mem hit: addr = 1b5, data = a0
2598135 [L2] Cache Allocate: addr = 070 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2598145 [L1] Cache Allocate: addr = 070 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2598145 [L1] Cache hit from L2: addr = 070, data = b0
2598145 [TEST] CPU read @0x064
2598155 [L1] Cache miss: addr = 064
2598235 [L2] Cache hit: addr = 064, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2598245 [L1] Cache Allocate: addr = 064 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2598245 [L1] Cache hit from L2: addr = 064, data = a4
2598245 [TEST] CPU read @0x639
2598255 [L1] Cache miss: addr = 639
2598335 [L2] Cache miss: addr = 639
2599125 [MEM] Mem hit: addr = 070, data = 60
2599135 [L2] Cache Allocate: addr = 639 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2599145 [L1] Cache Allocate: addr = 639 data = 7f7e7d7c7b7a79787776757473727170
2599145 [L1] Cache hit from L2: addr = 639, data = 79
2599145 [TEST] CPU read @0x410
2599155 [L1] Cache miss: addr = 410
2599235 [L2] Cache miss: addr = 410
2600125 [MEM] Mem hit: addr = 639, data = 20
2600135 [L2] Cache Allocate: addr = 410 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2600145 [L1] Cache Allocate: addr = 410 data = 3f3e3d3c3b3a39383736353433323130
2600145 [L1] Cache hit from L2: addr = 410, data = 30
2600145 [TEST] CPU read @0x186
2600155 [L1] Cache miss: addr = 186
2600235 [L2] Cache miss: addr = 186
2601125 [MEM] Mem hit: addr = 410, data = 00
2601135 [L2] Cache Allocate: addr = 186 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2601145 [L1] Cache Allocate: addr = 186 data = 0f0e0d0c0b0a09080706050403020100
2601145 [L1] Cache hit from L2: addr = 186, data = 06
2601145 [TEST] CPU read @0x1a5
2601155 [L1] Cache miss: addr = 1a5
2601235 [L2] Cache miss: addr = 1a5
2602125 [MEM] Mem hit: addr = 186, data = 80
2602135 [L2] Cache Allocate: addr = 1a5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2602145 [L1] Cache Allocate: addr = 1a5 data = 8f8e8d8c8b8a89888786858483828180
2602145 [L1] Cache hit from L2: addr = 1a5, data = 85
2602145 [TEST] CPU read @0x61c
2602155 [L1] Cache miss: addr = 61c
2602235 [L2] Cache miss: addr = 61c
2603125 [MEM] Mem hit: addr = 1a5, data = a0
2603135 [L2] Cache Allocate: addr = 61c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2603145 [L1] Cache Allocate: addr = 61c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2603145 [L1] Cache hit from L2: addr = 61c, data = bc
2603145 [TEST] CPU read @0x39e
2603155 [L1] Cache miss: addr = 39e
2603235 [L2] Cache miss: addr = 39e
2604125 [MEM] Mem hit: addr = 61c, data = 00
2604135 [L2] Cache Allocate: addr = 39e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2604145 [L1] Cache Allocate: addr = 39e data = 1f1e1d1c1b1a19181716151413121110
2604145 [L1] Cache hit from L2: addr = 39e, data = 1e
2604145 [TEST] CPU read @0x0a9
2604155 [L1] Cache miss: addr = 0a9
2604235 [L2] Cache miss: addr = 0a9
2605125 [MEM] Mem hit: addr = 39e, data = 80
2605135 [L2] Cache Allocate: addr = 0a9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2605145 [L1] Cache Allocate: addr = 0a9 data = 8f8e8d8c8b8a89888786858483828180
2605145 [L1] Cache hit from L2: addr = 0a9, data = 89
2605145 [TEST] CPU read @0x7ef
2605155 [L1] Cache miss: addr = 7ef
2605235 [L2] Cache miss: addr = 7ef
2606125 [MEM] Mem hit: addr = 0a9, data = a0
2606135 [L2] Cache Allocate: addr = 7ef data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2606145 [L1] Cache Allocate: addr = 7ef data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2606145 [L1] Cache hit from L2: addr = 7ef, data = af
2606145 [TEST] CPU read @0x66d
2606155 [L1] Cache miss: addr = 66d
2606235 [L2] Cache miss: addr = 66d
2607125 [MEM] Mem hit: addr = 7ef, data = e0
2607135 [L2] Cache Allocate: addr = 66d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2607145 [L1] Cache Allocate: addr = 66d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2607145 [L1] Cache hit from L2: addr = 66d, data = ed
2607145 [TEST] CPU read @0x3a2
2607155 [L1] Cache miss: addr = 3a2
2607235 [L2] Cache miss: addr = 3a2
2608125 [MEM] Mem hit: addr = 66d, data = 60
2608135 [L2] Cache Allocate: addr = 3a2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2608145 [L1] Cache Allocate: addr = 3a2 data = 6f6e6d6c6b6a69686766656463626160
2608145 [L1] Cache hit from L2: addr = 3a2, data = 62
2608145 [TEST] CPU read @0x461
2608155 [L1] Cache miss: addr = 461
2608235 [L2] Cache miss: addr = 461
2609125 [MEM] Mem hit: addr = 3a2, data = a0
2609135 [L2] Cache Allocate: addr = 461 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2609145 [L1] Cache Allocate: addr = 461 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2609145 [L1] Cache hit from L2: addr = 461, data = a1
2609145 [TEST] CPU read @0x4fe
2609155 [L1] Cache miss: addr = 4fe
2609235 [L2] Cache hit: addr = 4fe, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2609245 [L1] Cache Allocate: addr = 4fe data = 8f8e8d8c8b8a89888786858483828180
2609245 [L1] Cache hit from L2: addr = 4fe, data = 8e
2609245 [TEST] CPU read @0x7eb
2609255 [L1] Cache miss: addr = 7eb
2609335 [L2] Cache miss: addr = 7eb
2610125 [MEM] Mem hit: addr = 461, data = 60
2610135 [L2] Cache Allocate: addr = 7eb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2610145 [L1] Cache Allocate: addr = 7eb data = 6f6e6d6c6b6a69686766656463626160
2610145 [L1] Cache hit from L2: addr = 7eb, data = 6b
2610145 [TEST] CPU read @0x269
2610155 [L1] Cache miss: addr = 269
2610235 [L2] Cache miss: addr = 269
2611125 [MEM] Mem hit: addr = 7eb, data = e0
2611135 [L2] Cache Allocate: addr = 269 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2611145 [L1] Cache Allocate: addr = 269 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2611145 [L1] Cache hit from L2: addr = 269, data = e9
2611145 [TEST] CPU read @0x185
2611155 [L1] Cache miss: addr = 185
2611235 [L2] Cache miss: addr = 185
2612125 [MEM] Mem hit: addr = 269, data = 60
2612135 [L2] Cache Allocate: addr = 185 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2612145 [L1] Cache Allocate: addr = 185 data = 6f6e6d6c6b6a69686766656463626160
2612145 [L1] Cache hit from L2: addr = 185, data = 65
2612145 [TEST] CPU read @0x171
2612155 [L1] Cache miss: addr = 171
2612235 [L2] Cache hit: addr = 171, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2612245 [L1] Cache Allocate: addr = 171 data = 4f4e4d4c4b4a49484746454443424140
2612245 [L1] Cache hit from L2: addr = 171, data = 41
2612245 [TEST] CPU read @0x40f
2612255 [L1] Cache miss: addr = 40f
2612335 [L2] Cache miss: addr = 40f
2613125 [MEM] Mem hit: addr = 185, data = 80
2613135 [L2] Cache Allocate: addr = 40f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2613145 [L1] Cache Allocate: addr = 40f data = 8f8e8d8c8b8a89888786858483828180
2613145 [L1] Cache hit from L2: addr = 40f, data = 8f
2613145 [TEST] CPU read @0x546
2613155 [L1] Cache miss: addr = 546
2613235 [L2] Cache hit: addr = 546, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2613245 [L1] Cache Allocate: addr = 546 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2613245 [L1] Cache hit from L2: addr = 546, data = c6
2613245 [TEST] CPU read @0x000
2613255 [L1] Cache miss: addr = 000
2613335 [L2] Cache miss: addr = 000
2614125 [MEM] Mem hit: addr = 40f, data = 00
2614135 [L2] Cache Allocate: addr = 000 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2614145 [L1] Cache Allocate: addr = 000 data = 0f0e0d0c0b0a09080706050403020100
2614145 [L1] Cache hit from L2: addr = 000, data = 00
2614145 [TEST] CPU read @0x5f4
2614155 [L1] Cache miss: addr = 5f4
2614235 [L2] Cache miss: addr = 5f4
2615125 [MEM] Mem hit: addr = 000, data = 00
2615135 [L2] Cache Allocate: addr = 5f4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2615145 [L1] Cache Allocate: addr = 5f4 data = 1f1e1d1c1b1a19181716151413121110
2615145 [L1] Cache hit from L2: addr = 5f4, data = 14
2615145 [TEST] CPU read @0x4ec
2615155 [L1] Cache miss: addr = 4ec
2615235 [L2] Cache hit: addr = 4ec, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2615245 [L1] Cache Allocate: addr = 4ec data = 8f8e8d8c8b8a89888786858483828180
2615245 [L1] Cache hit from L2: addr = 4ec, data = 8c
2615245 [TEST] CPU read @0x454
2615255 [L1] Cache miss: addr = 454
2615335 [L2] Cache miss: addr = 454
2616125 [MEM] Mem hit: addr = 5f4, data = e0
2616135 [L2] Cache Allocate: addr = 454 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2616145 [L1] Cache Allocate: addr = 454 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2616145 [L1] Cache hit from L2: addr = 454, data = f4
2616145 [TEST] CPU read @0x02b
2616155 [L1] Cache miss: addr = 02b
2616235 [L2] Cache miss: addr = 02b
2617125 [MEM] Mem hit: addr = 454, data = 40
2617135 [L2] Cache Allocate: addr = 02b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2617145 [L1] Cache Allocate: addr = 02b data = 4f4e4d4c4b4a49484746454443424140
2617145 [L1] Cache hit from L2: addr = 02b, data = 4b
2617145 [TEST] CPU read @0x4d5
2617155 [L1] Cache miss: addr = 4d5
2617235 [L2] Cache hit: addr = 4d5, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2617245 [L1] Cache Allocate: addr = 4d5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2617245 [L1] Cache hit from L2: addr = 4d5, data = e5
2617245 [TEST] CPU read @0x307
2617255 [L1] Cache miss: addr = 307
2617335 [L2] Cache miss: addr = 307
2618125 [MEM] Mem hit: addr = 02b, data = 20
2618135 [L2] Cache Allocate: addr = 307 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2618145 [L1] Cache Allocate: addr = 307 data = 2f2e2d2c2b2a29282726252423222120
2618145 [L1] Cache hit from L2: addr = 307, data = 27
2618145 [TEST] CPU read @0x018
2618155 [L1] Cache miss: addr = 018
2618235 [L2] Cache miss: addr = 018
2619125 [MEM] Mem hit: addr = 307, data = 00
2619135 [L2] Cache Allocate: addr = 018 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2619145 [L1] Cache Allocate: addr = 018 data = 1f1e1d1c1b1a19181716151413121110
2619145 [L1] Cache hit from L2: addr = 018, data = 18
2619145 [TEST] CPU read @0x26c
2619155 [L1] Cache miss: addr = 26c
2619235 [L2] Cache miss: addr = 26c
2620125 [MEM] Mem hit: addr = 018, data = 00
2620135 [L2] Cache Allocate: addr = 26c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2620145 [L1] Cache Allocate: addr = 26c data = 0f0e0d0c0b0a09080706050403020100
2620145 [L1] Cache hit from L2: addr = 26c, data = 0c
2620145 [TEST] CPU read @0x65f
2620155 [L1] Cache miss: addr = 65f
2620235 [L2] Cache miss: addr = 65f
2621125 [MEM] Mem hit: addr = 26c, data = 60
2621135 [L2] Cache Allocate: addr = 65f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2621145 [L1] Cache Allocate: addr = 65f data = 7f7e7d7c7b7a79787776757473727170
2621145 [L1] Cache hit from L2: addr = 65f, data = 7f
2621145 [TEST] CPU read @0x3af
2621155 [L1] Cache miss: addr = 3af
2621235 [L2] Cache miss: addr = 3af
2622125 [MEM] Mem hit: addr = 65f, data = 40
2622135 [L2] Cache Allocate: addr = 3af data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2622145 [L1] Cache Allocate: addr = 3af data = 4f4e4d4c4b4a49484746454443424140
2622145 [L1] Cache hit from L2: addr = 3af, data = 4f
2622145 [TEST] CPU read @0x326
2622155 [L1] Cache miss: addr = 326
2622235 [L2] Cache miss: addr = 326
2623125 [MEM] Mem hit: addr = 3af, data = a0
2623135 [L2] Cache Allocate: addr = 326 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2623145 [L1] Cache Allocate: addr = 326 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2623145 [L1] Cache hit from L2: addr = 326, data = a6
2623145 [TEST] CPU read @0x654
2623155 [L1] Cache hit: addr = 654, data = 74
2623165 [TEST] CPU read @0x5c9
2623175 [L1] Cache miss: addr = 5c9
2623235 [L2] Cache hit: addr = 5c9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2623245 [L1] Cache Allocate: addr = 5c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2623245 [L1] Cache hit from L2: addr = 5c9, data = a9
2623245 [TEST] CPU read @0x7b1
2623255 [L1] Cache miss: addr = 7b1
2623335 [L2] Cache miss: addr = 7b1
2624125 [MEM] Mem hit: addr = 326, data = 20
2624135 [L2] Cache Allocate: addr = 7b1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2624145 [L1] Cache Allocate: addr = 7b1 data = 3f3e3d3c3b3a39383736353433323130
2624145 [L1] Cache hit from L2: addr = 7b1, data = 31
2624145 [TEST] CPU read @0x753
2624155 [L1] Cache miss: addr = 753
2624235 [L2] Cache miss: addr = 753
2625125 [MEM] Mem hit: addr = 7b1, data = a0
2625135 [L2] Cache Allocate: addr = 753 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2625145 [L1] Cache Allocate: addr = 753 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2625145 [L1] Cache hit from L2: addr = 753, data = b3
2625145 [TEST] CPU read @0x5f5
2625155 [L1] Cache miss: addr = 5f5
2625235 [L2] Cache miss: addr = 5f5
2626125 [MEM] Mem hit: addr = 753, data = 40
2626135 [L2] Cache Allocate: addr = 5f5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2626145 [L1] Cache Allocate: addr = 5f5 data = 5f5e5d5c5b5a59585756555453525150
2626145 [L1] Cache hit from L2: addr = 5f5, data = 55
2626145 [TEST] CPU read @0x21b
2626155 [L1] Cache miss: addr = 21b
2626235 [L2] Cache miss: addr = 21b
2627125 [MEM] Mem hit: addr = 5f5, data = e0
2627135 [L2] Cache Allocate: addr = 21b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2627145 [L1] Cache Allocate: addr = 21b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2627145 [L1] Cache hit from L2: addr = 21b, data = fb
2627145 [TEST] CPU read @0x7fa
2627155 [L1] Cache miss: addr = 7fa
2627235 [L2] Cache miss: addr = 7fa
2628125 [MEM] Mem hit: addr = 21b, data = 00
2628135 [L2] Cache Allocate: addr = 7fa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2628145 [L1] Cache Allocate: addr = 7fa data = 1f1e1d1c1b1a19181716151413121110
2628145 [L1] Cache hit from L2: addr = 7fa, data = 1a
2628145 [TEST] CPU read @0x39e
2628155 [L1] Cache miss: addr = 39e
2628235 [L2] Cache miss: addr = 39e
2629125 [MEM] Mem hit: addr = 7fa, data = e0
2629135 [L2] Cache Allocate: addr = 39e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2629145 [L1] Cache Allocate: addr = 39e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2629145 [L1] Cache hit from L2: addr = 39e, data = fe
2629145 [TEST] CPU read @0x3a8
2629155 [L1] Cache miss: addr = 3a8
2629235 [L2] Cache miss: addr = 3a8
2630125 [MEM] Mem hit: addr = 39e, data = 80
2630135 [L2] Cache Allocate: addr = 3a8 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2630145 [L1] Cache Allocate: addr = 3a8 data = 8f8e8d8c8b8a89888786858483828180
2630145 [L1] Cache hit from L2: addr = 3a8, data = 88
2630145 [TEST] CPU read @0x7d8
2630155 [L1] Cache miss: addr = 7d8
2630235 [L2] Cache hit: addr = 7d8, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2630245 [L1] Cache Allocate: addr = 7d8 data = 4f4e4d4c4b4a49484746454443424140
2630245 [L1] Cache hit from L2: addr = 7d8, data = 48
2630245 [TEST] CPU read @0x311
2630255 [L1] Cache miss: addr = 311
2630335 [L2] Cache miss: addr = 311
2631125 [MEM] Mem hit: addr = 3a8, data = a0
2631135 [L2] Cache Allocate: addr = 311 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2631145 [L1] Cache Allocate: addr = 311 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2631145 [L1] Cache hit from L2: addr = 311, data = b1
2631145 [TEST] CPU read @0x357
2631155 [L1] Cache miss: addr = 357
2631235 [L2] Cache miss: addr = 357
2632125 [MEM] Mem hit: addr = 311, data = 00
2632135 [L2] Cache Allocate: addr = 357 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2632145 [L1] Cache Allocate: addr = 357 data = 1f1e1d1c1b1a19181716151413121110
2632145 [L1] Cache hit from L2: addr = 357, data = 17
2632145 [TEST] CPU read @0x5fb
2632155 [L1] Cache miss: addr = 5fb
2632235 [L2] Cache miss: addr = 5fb
2633125 [MEM] Mem hit: addr = 357, data = 40
2633135 [L2] Cache Allocate: addr = 5fb data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2633145 [L1] Cache Allocate: addr = 5fb data = 5f5e5d5c5b5a59585756555453525150
2633145 [L1] Cache hit from L2: addr = 5fb, data = 5b
2633145 [TEST] CPU read @0x3cf
2633155 [L1] Cache miss: addr = 3cf
2633235 [L2] Cache miss: addr = 3cf
2634125 [MEM] Mem hit: addr = 5fb, data = e0
2634135 [L2] Cache Allocate: addr = 3cf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2634145 [L1] Cache Allocate: addr = 3cf data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2634145 [L1] Cache hit from L2: addr = 3cf, data = ef
2634145 [TEST] CPU read @0x1e8
2634155 [L1] Cache miss: addr = 1e8
2634235 [L2] Cache miss: addr = 1e8
2635125 [MEM] Mem hit: addr = 3cf, data = c0
2635135 [L2] Cache Allocate: addr = 1e8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2635145 [L1] Cache Allocate: addr = 1e8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2635145 [L1] Cache hit from L2: addr = 1e8, data = c8
2635145 [TEST] CPU read @0x6a9
2635155 [L1] Cache miss: addr = 6a9
2635235 [L2] Cache miss: addr = 6a9
2636125 [MEM] Mem hit: addr = 1e8, data = e0
2636135 [L2] Cache Allocate: addr = 6a9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2636145 [L1] Cache Allocate: addr = 6a9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2636145 [L1] Cache hit from L2: addr = 6a9, data = e9
2636145 [TEST] CPU read @0x6fd
2636155 [L1] Cache miss: addr = 6fd
2636235 [L2] Cache miss: addr = 6fd
2637125 [MEM] Mem hit: addr = 6a9, data = a0
2637135 [L2] Cache Allocate: addr = 6fd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2637145 [L1] Cache Allocate: addr = 6fd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2637145 [L1] Cache hit from L2: addr = 6fd, data = bd
2637145 [TEST] CPU read @0x4dc
2637155 [L1] Cache miss: addr = 4dc
2637235 [L2] Cache hit: addr = 4dc, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2637245 [L1] Cache Allocate: addr = 4dc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2637245 [L1] Cache hit from L2: addr = 4dc, data = ec
2637245 [TEST] CPU read @0x7ef
2637255 [L1] Cache miss: addr = 7ef
2637335 [L2] Cache miss: addr = 7ef
2638125 [MEM] Mem hit: addr = 6fd, data = e0
2638135 [L2] Cache Allocate: addr = 7ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2638145 [L1] Cache Allocate: addr = 7ef data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2638145 [L1] Cache hit from L2: addr = 7ef, data = ef
2638145 [TEST] CPU read @0x616
2638155 [L1] Cache miss: addr = 616
2638235 [L2] Cache miss: addr = 616
2639125 [MEM] Mem hit: addr = 7ef, data = e0
2639135 [L2] Cache Allocate: addr = 616 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2639145 [L1] Cache Allocate: addr = 616 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2639145 [L1] Cache hit from L2: addr = 616, data = f6
2639145 [TEST] CPU read @0x5a2
2639155 [L1] Cache miss: addr = 5a2
2639235 [L2] Cache hit: addr = 5a2, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2639245 [L1] Cache Allocate: addr = 5a2 data = 8f8e8d8c8b8a89888786858483828180
2639245 [L1] Cache hit from L2: addr = 5a2, data = 82
2639245 [TEST] CPU read @0x60a
2639255 [L1] Cache miss: addr = 60a
2639335 [L2] Cache hit: addr = 60a, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2639345 [L1] Cache Allocate: addr = 60a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2639345 [L1] Cache hit from L2: addr = 60a, data = ea
2639345 [TEST] CPU read @0x5f7
2639355 [L1] Cache miss: addr = 5f7
2639435 [L2] Cache miss: addr = 5f7
2640125 [MEM] Mem hit: addr = 616, data = 00
2640135 [L2] Cache Allocate: addr = 5f7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2640145 [L1] Cache Allocate: addr = 5f7 data = 1f1e1d1c1b1a19181716151413121110
2640145 [L1] Cache hit from L2: addr = 5f7, data = 17
2640145 [TEST] CPU read @0x601
2640155 [L1] Cache hit: addr = 601, data = e1
2640165 [TEST] CPU read @0x376
2640175 [L1] Cache hit: addr = 376, data = c6
2640185 [TEST] CPU read @0x5ce
2640195 [L1] Cache miss: addr = 5ce
2640235 [L2] Cache hit: addr = 5ce, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2640245 [L1] Cache Allocate: addr = 5ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2640245 [L1] Cache hit from L2: addr = 5ce, data = ae
2640245 [TEST] CPU read @0x6c8
2640255 [L1] Cache miss: addr = 6c8
2640335 [L2] Cache hit: addr = 6c8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2640345 [L1] Cache Allocate: addr = 6c8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2640345 [L1] Cache hit from L2: addr = 6c8, data = a8
2640345 [TEST] CPU read @0x6df
2640355 [L1] Cache hit: addr = 6df, data = bf
2640365 [TEST] CPU read @0x25d
2640375 [L1] Cache miss: addr = 25d
2640435 [L2] Cache hit: addr = 25d, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2640445 [L1] Cache Allocate: addr = 25d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2640445 [L1] Cache hit from L2: addr = 25d, data = ed
2640445 [TEST] CPU read @0x4ce
2640455 [L1] Cache hit: addr = 4ce, data = ee
2640465 [TEST] CPU read @0x5ed
2640475 [L1] Cache miss: addr = 5ed
2640535 [L2] Cache hit: addr = 5ed, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2640545 [L1] Cache Allocate: addr = 5ed data = 0f0e0d0c0b0a09080706050403020100
2640545 [L1] Cache hit from L2: addr = 5ed, data = 0d
2640545 [TEST] CPU read @0x024
2640555 [L1] Cache miss: addr = 024
2640635 [L2] Cache miss: addr = 024
2641125 [MEM] Mem hit: addr = 5f7, data = e0
2641135 [L2] Cache Allocate: addr = 024 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2641145 [L1] Cache Allocate: addr = 024 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2641145 [L1] Cache hit from L2: addr = 024, data = e4
2641145 [TEST] CPU read @0x585
2641155 [L1] Cache miss: addr = 585
2641235 [L2] Cache miss: addr = 585
2642125 [MEM] Mem hit: addr = 024, data = 20
2642135 [L2] Cache Allocate: addr = 585 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2642145 [L1] Cache Allocate: addr = 585 data = 2f2e2d2c2b2a29282726252423222120
2642145 [L1] Cache hit from L2: addr = 585, data = 25
2642145 [TEST] CPU read @0x1fd
2642155 [L1] Cache miss: addr = 1fd
2642235 [L2] Cache miss: addr = 1fd
2643125 [MEM] Mem hit: addr = 585, data = 80
2643135 [L2] Cache Allocate: addr = 1fd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2643145 [L1] Cache Allocate: addr = 1fd data = 9f9e9d9c9b9a99989796959493929190
2643145 [L1] Cache hit from L2: addr = 1fd, data = 9d
2643145 [TEST] CPU read @0x0ab
2643155 [L1] Cache miss: addr = 0ab
2643235 [L2] Cache miss: addr = 0ab
2644125 [MEM] Mem hit: addr = 1fd, data = e0
2644135 [L2] Cache Allocate: addr = 0ab data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2644145 [L1] Cache Allocate: addr = 0ab data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2644145 [L1] Cache hit from L2: addr = 0ab, data = eb
2644145 [TEST] CPU read @0x389
2644155 [L1] Cache miss: addr = 389
2644235 [L2] Cache miss: addr = 389
2645125 [MEM] Mem hit: addr = 0ab, data = a0
2645135 [L2] Cache Allocate: addr = 389 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2645145 [L1] Cache Allocate: addr = 389 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2645145 [L1] Cache hit from L2: addr = 389, data = a9
2645145 [TEST] CPU read @0x061
2645155 [L1] Cache miss: addr = 061
2645235 [L2] Cache miss: addr = 061
2646125 [MEM] Mem hit: addr = 389, data = 80
2646135 [L2] Cache Allocate: addr = 061 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2646145 [L1] Cache Allocate: addr = 061 data = 8f8e8d8c8b8a89888786858483828180
2646145 [L1] Cache hit from L2: addr = 061, data = 81
2646145 [TEST] CPU read @0x56c
2646155 [L1] Cache miss: addr = 56c
2646235 [L2] Cache miss: addr = 56c
2647125 [MEM] Mem hit: addr = 061, data = 60
2647135 [L2] Cache Allocate: addr = 56c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2647145 [L1] Cache Allocate: addr = 56c data = 6f6e6d6c6b6a69686766656463626160
2647145 [L1] Cache hit from L2: addr = 56c, data = 6c
2647145 [TEST] CPU read @0x49e
2647155 [L1] Cache miss: addr = 49e
2647235 [L2] Cache hit: addr = 49e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2647245 [L1] Cache Allocate: addr = 49e data = 2f2e2d2c2b2a29282726252423222120
2647245 [L1] Cache hit from L2: addr = 49e, data = 2e
2647245 [TEST] CPU read @0x5b6
2647255 [L1] Cache hit: addr = 5b6, data = 96
2647265 [TEST] CPU read @0x5c5
2647275 [L1] Cache miss: addr = 5c5
2647335 [L2] Cache hit: addr = 5c5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2647345 [L1] Cache Allocate: addr = 5c5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2647345 [L1] Cache hit from L2: addr = 5c5, data = a5
2647345 [TEST] CPU read @0x69e
2647355 [L1] Cache hit: addr = 69e, data = be
2647365 [TEST] CPU read @0x0ed
2647375 [L1] Cache miss: addr = 0ed
2647435 [L2] Cache miss: addr = 0ed
2648125 [MEM] Mem hit: addr = 56c, data = 60
2648135 [L2] Cache Allocate: addr = 0ed data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2648145 [L1] Cache Allocate: addr = 0ed data = 6f6e6d6c6b6a69686766656463626160
2648145 [L1] Cache hit from L2: addr = 0ed, data = 6d
2648145 [TEST] CPU read @0x0fe
2648155 [L1] Cache miss: addr = 0fe
2648235 [L2] Cache hit: addr = 0fe, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2648245 [L1] Cache Allocate: addr = 0fe data = 6f6e6d6c6b6a69686766656463626160
2648245 [L1] Cache hit from L2: addr = 0fe, data = 6e
2648245 [TEST] CPU read @0x4f2
2648255 [L1] Cache miss: addr = 4f2
2648335 [L2] Cache hit: addr = 4f2, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2648345 [L1] Cache Allocate: addr = 4f2 data = 8f8e8d8c8b8a89888786858483828180
2648345 [L1] Cache hit from L2: addr = 4f2, data = 82
2648345 [TEST] CPU read @0x2c9
2648355 [L1] Cache miss: addr = 2c9
2648435 [L2] Cache miss: addr = 2c9
2649125 [MEM] Mem hit: addr = 0ed, data = e0
2649135 [L2] Cache Allocate: addr = 2c9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2649145 [L1] Cache Allocate: addr = 2c9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2649145 [L1] Cache hit from L2: addr = 2c9, data = e9
2649145 [TEST] CPU read @0x494
2649155 [L1] Cache miss: addr = 494
2649235 [L2] Cache hit: addr = 494, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2649245 [L1] Cache Allocate: addr = 494 data = 2f2e2d2c2b2a29282726252423222120
2649245 [L1] Cache hit from L2: addr = 494, data = 24
2649245 [TEST] CPU read @0x431
2649255 [L1] Cache miss: addr = 431
2649335 [L2] Cache miss: addr = 431
2650125 [MEM] Mem hit: addr = 2c9, data = c0
2650135 [L2] Cache Allocate: addr = 431 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2650145 [L1] Cache Allocate: addr = 431 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2650145 [L1] Cache hit from L2: addr = 431, data = d1
2650145 [TEST] CPU read @0x5bc
2650155 [L1] Cache hit: addr = 5bc, data = 9c
2650165 [TEST] CPU read @0x0c1
2650175 [L1] Cache miss: addr = 0c1
2650235 [L2] Cache miss: addr = 0c1
2651125 [MEM] Mem hit: addr = 431, data = 20
2651135 [L2] Cache Allocate: addr = 0c1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2651145 [L1] Cache Allocate: addr = 0c1 data = 2f2e2d2c2b2a29282726252423222120
2651145 [L1] Cache hit from L2: addr = 0c1, data = 21
2651145 [TEST] CPU read @0x7be
2651155 [L1] Cache miss: addr = 7be
2651235 [L2] Cache miss: addr = 7be
2652125 [MEM] Mem hit: addr = 0c1, data = c0
2652135 [L2] Cache Allocate: addr = 7be data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2652145 [L1] Cache Allocate: addr = 7be data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2652145 [L1] Cache hit from L2: addr = 7be, data = de
2652145 [TEST] CPU read @0x325
2652155 [L1] Cache miss: addr = 325
2652235 [L2] Cache miss: addr = 325
2653125 [MEM] Mem hit: addr = 7be, data = a0
2653135 [L2] Cache Allocate: addr = 325 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2653145 [L1] Cache Allocate: addr = 325 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2653145 [L1] Cache hit from L2: addr = 325, data = a5
2653145 [TEST] CPU read @0x08f
2653155 [L1] Cache miss: addr = 08f
2653235 [L2] Cache miss: addr = 08f
2654125 [MEM] Mem hit: addr = 325, data = 20
2654135 [L2] Cache Allocate: addr = 08f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2654145 [L1] Cache Allocate: addr = 08f data = 2f2e2d2c2b2a29282726252423222120
2654145 [L1] Cache hit from L2: addr = 08f, data = 2f
2654145 [TEST] CPU read @0x003
2654155 [L1] Cache miss: addr = 003
2654235 [L2] Cache miss: addr = 003
2655125 [MEM] Mem hit: addr = 08f, data = 80
2655135 [L2] Cache Allocate: addr = 003 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2655145 [L1] Cache Allocate: addr = 003 data = 8f8e8d8c8b8a89888786858483828180
2655145 [L1] Cache hit from L2: addr = 003, data = 83
2655145 [TEST] CPU read @0x396
2655155 [L1] Cache miss: addr = 396
2655235 [L2] Cache miss: addr = 396
2656125 [MEM] Mem hit: addr = 003, data = 00
2656135 [L2] Cache Allocate: addr = 396 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2656145 [L1] Cache Allocate: addr = 396 data = 1f1e1d1c1b1a19181716151413121110
2656145 [L1] Cache hit from L2: addr = 396, data = 16
2656145 [TEST] CPU read @0x60c
2656155 [L1] Cache miss: addr = 60c
2656235 [L2] Cache miss: addr = 60c
2657125 [MEM] Mem hit: addr = 396, data = 80
2657135 [L2] Cache Allocate: addr = 60c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2657145 [L1] Cache Allocate: addr = 60c data = 8f8e8d8c8b8a89888786858483828180
2657145 [L1] Cache hit from L2: addr = 60c, data = 8c
2657145 [TEST] CPU read @0x27a
2657155 [L1] Cache miss: addr = 27a
2657235 [L2] Cache miss: addr = 27a
2658125 [MEM] Mem hit: addr = 60c, data = 00
2658135 [L2] Cache Allocate: addr = 27a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2658145 [L1] Cache Allocate: addr = 27a data = 1f1e1d1c1b1a19181716151413121110
2658145 [L1] Cache hit from L2: addr = 27a, data = 1a
2658145 [TEST] CPU read @0x5a1
2658155 [L1] Cache miss: addr = 5a1
2658235 [L2] Cache hit: addr = 5a1, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2658245 [L1] Cache Allocate: addr = 5a1 data = 8f8e8d8c8b8a89888786858483828180
2658245 [L1] Cache hit from L2: addr = 5a1, data = 81
2658245 [TEST] CPU read @0x5a4
2658255 [L1] Cache hit: addr = 5a4, data = 84
2658265 [TEST] CPU read @0x630
2658275 [L1] Cache miss: addr = 630
2658335 [L2] Cache miss: addr = 630
2659125 [MEM] Mem hit: addr = 27a, data = 60
2659135 [L2] Cache Allocate: addr = 630 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2659145 [L1] Cache Allocate: addr = 630 data = 7f7e7d7c7b7a79787776757473727170
2659145 [L1] Cache hit from L2: addr = 630, data = 70
2659145 [TEST] CPU read @0x308
2659155 [L1] Cache miss: addr = 308
2659235 [L2] Cache miss: addr = 308
2660125 [MEM] Mem hit: addr = 630, data = 20
2660135 [L2] Cache Allocate: addr = 308 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2660145 [L1] Cache Allocate: addr = 308 data = 2f2e2d2c2b2a29282726252423222120
2660145 [L1] Cache hit from L2: addr = 308, data = 28
2660145 [TEST] CPU read @0x372
2660155 [L1] Cache hit: addr = 372, data = c2
2660165 [TEST] CPU read @0x10e
2660175 [L1] Cache miss: addr = 10e
2660235 [L2] Cache miss: addr = 10e
2661125 [MEM] Mem hit: addr = 308, data = 00
2661135 [L2] Cache Allocate: addr = 10e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2661145 [L1] Cache Allocate: addr = 10e data = 0f0e0d0c0b0a09080706050403020100
2661145 [L1] Cache hit from L2: addr = 10e, data = 0e
2661145 [TEST] CPU read @0x42e
2661155 [L1] Cache miss: addr = 42e
2661235 [L2] Cache miss: addr = 42e
2662125 [MEM] Mem hit: addr = 10e, data = 00
2662135 [L2] Cache Allocate: addr = 42e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2662145 [L1] Cache Allocate: addr = 42e data = 0f0e0d0c0b0a09080706050403020100
2662145 [L1] Cache hit from L2: addr = 42e, data = 0e
2662145 [TEST] CPU read @0x117
2662155 [L1] Cache miss: addr = 117
2662235 [L2] Cache hit: addr = 117, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2662245 [L1] Cache Allocate: addr = 117 data = 0f0e0d0c0b0a09080706050403020100
2662245 [L1] Cache hit from L2: addr = 117, data = 07
2662245 [TEST] CPU read @0x55c
2662255 [L1] Cache hit: addr = 55c, data = dc
2662265 [TEST] CPU read @0x1d0
2662275 [L1] Cache miss: addr = 1d0
2662335 [L2] Cache miss: addr = 1d0
2663125 [MEM] Mem hit: addr = 42e, data = 20
2663135 [L2] Cache Allocate: addr = 1d0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2663145 [L1] Cache Allocate: addr = 1d0 data = 3f3e3d3c3b3a39383736353433323130
2663145 [L1] Cache hit from L2: addr = 1d0, data = 30
2663145 [TEST] CPU read @0x742
2663155 [L1] Cache miss: addr = 742
2663235 [L2] Cache miss: addr = 742
2664125 [MEM] Mem hit: addr = 1d0, data = c0
2664135 [L2] Cache Allocate: addr = 742 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2664145 [L1] Cache Allocate: addr = 742 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2664145 [L1] Cache hit from L2: addr = 742, data = c2
2664145 [TEST] CPU read @0x566
2664155 [L1] Cache miss: addr = 566
2664235 [L2] Cache miss: addr = 566
2665125 [MEM] Mem hit: addr = 742, data = 40
2665135 [L2] Cache Allocate: addr = 566 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2665145 [L1] Cache Allocate: addr = 566 data = 4f4e4d4c4b4a49484746454443424140
2665145 [L1] Cache hit from L2: addr = 566, data = 46
2665145 [TEST] CPU read @0x00c
2665155 [L1] Cache miss: addr = 00c
2665235 [L2] Cache miss: addr = 00c
2666125 [MEM] Mem hit: addr = 566, data = 60
2666135 [L2] Cache Allocate: addr = 00c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2666145 [L1] Cache Allocate: addr = 00c data = 6f6e6d6c6b6a69686766656463626160
2666145 [L1] Cache hit from L2: addr = 00c, data = 6c
2666145 [TEST] CPU read @0x551
2666155 [L1] Cache hit: addr = 551, data = d1
2666165 [TEST] CPU read @0x6c9
2666175 [L1] Cache miss: addr = 6c9
2666235 [L2] Cache hit: addr = 6c9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2666245 [L1] Cache Allocate: addr = 6c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2666245 [L1] Cache hit from L2: addr = 6c9, data = a9
2666245 [TEST] CPU read @0x713
2666255 [L1] Cache miss: addr = 713
2666335 [L2] Cache miss: addr = 713
2667125 [MEM] Mem hit: addr = 00c, data = 00
2667135 [L2] Cache Allocate: addr = 713 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2667145 [L1] Cache Allocate: addr = 713 data = 1f1e1d1c1b1a19181716151413121110
2667145 [L1] Cache hit from L2: addr = 713, data = 13
2667145 [TEST] CPU read @0x600
2667155 [L1] Cache miss: addr = 600
2667235 [L2] Cache miss: addr = 600
2668125 [MEM] Mem hit: addr = 713, data = 00
2668135 [L2] Cache Allocate: addr = 600 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2668145 [L1] Cache Allocate: addr = 600 data = 0f0e0d0c0b0a09080706050403020100
2668145 [L1] Cache hit from L2: addr = 600, data = 00
2668145 [TEST] CPU read @0x555
2668155 [L1] Cache hit: addr = 555, data = d5
2668165 [TEST] CPU read @0x07f
2668175 [L1] Cache miss: addr = 07f
2668235 [L2] Cache miss: addr = 07f
2669125 [MEM] Mem hit: addr = 600, data = 00
2669135 [L2] Cache Allocate: addr = 07f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2669145 [L1] Cache Allocate: addr = 07f data = 1f1e1d1c1b1a19181716151413121110
2669145 [L1] Cache hit from L2: addr = 07f, data = 1f
2669145 [TEST] CPU read @0x5be
2669155 [L1] Cache hit: addr = 5be, data = 9e
2669165 [TEST] CPU read @0x128
2669175 [L1] Cache miss: addr = 128
2669235 [L2] Cache miss: addr = 128
2670125 [MEM] Mem hit: addr = 07f, data = 60
2670135 [L2] Cache Allocate: addr = 128 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2670145 [L1] Cache Allocate: addr = 128 data = 6f6e6d6c6b6a69686766656463626160
2670145 [L1] Cache hit from L2: addr = 128, data = 68
2670145 [TEST] CPU read @0x7c6
2670155 [L1] Cache miss: addr = 7c6
2670235 [L2] Cache hit: addr = 7c6, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2670245 [L1] Cache Allocate: addr = 7c6 data = 4f4e4d4c4b4a49484746454443424140
2670245 [L1] Cache hit from L2: addr = 7c6, data = 46
2670245 [TEST] CPU read @0x39d
2670255 [L1] Cache miss: addr = 39d
2670335 [L2] Cache miss: addr = 39d
2671125 [MEM] Mem hit: addr = 128, data = 20
2671135 [L2] Cache Allocate: addr = 39d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2671145 [L1] Cache Allocate: addr = 39d data = 3f3e3d3c3b3a39383736353433323130
2671145 [L1] Cache hit from L2: addr = 39d, data = 3d
2671145 [TEST] CPU read @0x293
2671155 [L1] Cache miss: addr = 293
2671235 [L2] Cache miss: addr = 293
2672125 [MEM] Mem hit: addr = 39d, data = 80
2672135 [L2] Cache Allocate: addr = 293 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2672145 [L1] Cache Allocate: addr = 293 data = 9f9e9d9c9b9a99989796959493929190
2672145 [L1] Cache hit from L2: addr = 293, data = 93
2672145 [TEST] CPU read @0x505
2672155 [L1] Cache miss: addr = 505
2672235 [L2] Cache miss: addr = 505
2673125 [MEM] Mem hit: addr = 293, data = 80
2673135 [L2] Cache Allocate: addr = 505 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2673145 [L1] Cache Allocate: addr = 505 data = 8f8e8d8c8b8a89888786858483828180
2673145 [L1] Cache hit from L2: addr = 505, data = 85
2673145 [TEST] CPU read @0x740
2673155 [L1] Cache miss: addr = 740
2673235 [L2] Cache miss: addr = 740
2674125 [MEM] Mem hit: addr = 505, data = 00
2674135 [L2] Cache Allocate: addr = 740 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2674145 [L1] Cache Allocate: addr = 740 data = 0f0e0d0c0b0a09080706050403020100
2674145 [L1] Cache hit from L2: addr = 740, data = 00
2674145 [TEST] CPU read @0x673
2674155 [L1] Cache miss: addr = 673
2674235 [L2] Cache miss: addr = 673
2675125 [MEM] Mem hit: addr = 740, data = 40
2675135 [L2] Cache Allocate: addr = 673 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2675145 [L1] Cache Allocate: addr = 673 data = 5f5e5d5c5b5a59585756555453525150
2675145 [L1] Cache hit from L2: addr = 673, data = 53
2675145 [TEST] CPU read @0x4df
2675155 [L1] Cache miss: addr = 4df
2675235 [L2] Cache hit: addr = 4df, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2675245 [L1] Cache Allocate: addr = 4df data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2675245 [L1] Cache hit from L2: addr = 4df, data = ef
2675245 [TEST] CPU read @0x29f
2675255 [L1] Cache miss: addr = 29f
2675335 [L2] Cache miss: addr = 29f
2676125 [MEM] Mem hit: addr = 673, data = 60
2676135 [L2] Cache Allocate: addr = 29f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2676145 [L1] Cache Allocate: addr = 29f data = 7f7e7d7c7b7a79787776757473727170
2676145 [L1] Cache hit from L2: addr = 29f, data = 7f
2676145 [TEST] CPU read @0x1ec
2676155 [L1] Cache miss: addr = 1ec
2676235 [L2] Cache miss: addr = 1ec
2677125 [MEM] Mem hit: addr = 29f, data = 80
2677135 [L2] Cache Allocate: addr = 1ec data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2677145 [L1] Cache Allocate: addr = 1ec data = 8f8e8d8c8b8a89888786858483828180
2677145 [L1] Cache hit from L2: addr = 1ec, data = 8c
2677145 [TEST] CPU read @0x187
2677155 [L1] Cache miss: addr = 187
2677235 [L2] Cache miss: addr = 187
2678125 [MEM] Mem hit: addr = 1ec, data = e0
2678135 [L2] Cache Allocate: addr = 187 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2678145 [L1] Cache Allocate: addr = 187 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2678145 [L1] Cache hit from L2: addr = 187, data = e7
2678145 [TEST] CPU read @0x483
2678155 [L1] Cache hit: addr = 483, data = 23
2678165 [TEST] CPU read @0x719
2678175 [L1] Cache miss: addr = 719
2678235 [L2] Cache miss: addr = 719
2679125 [MEM] Mem hit: addr = 187, data = 80
2679135 [L2] Cache Allocate: addr = 719 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2679145 [L1] Cache Allocate: addr = 719 data = 9f9e9d9c9b9a99989796959493929190
2679145 [L1] Cache hit from L2: addr = 719, data = 99
2679145 [TEST] CPU read @0x18d
2679155 [L1] Cache hit: addr = 18d, data = ed
2679165 [TEST] CPU read @0x6e0
2679175 [L1] Cache miss: addr = 6e0
2679235 [L2] Cache miss: addr = 6e0
2680125 [MEM] Mem hit: addr = 719, data = 00
2680135 [L2] Cache Allocate: addr = 6e0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2680145 [L1] Cache Allocate: addr = 6e0 data = 0f0e0d0c0b0a09080706050403020100
2680145 [L1] Cache hit from L2: addr = 6e0, data = 00
2680145 [TEST] CPU read @0x3e2
2680155 [L1] Cache miss: addr = 3e2
2680235 [L2] Cache hit: addr = 3e2, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2680245 [L1] Cache Allocate: addr = 3e2 data = 6f6e6d6c6b6a69686766656463626160
2680245 [L1] Cache hit from L2: addr = 3e2, data = 62
2680245 [TEST] CPU read @0x151
2680255 [L1] Cache miss: addr = 151
2680335 [L2] Cache miss: addr = 151
2681125 [MEM] Mem hit: addr = 6e0, data = e0
2681135 [L2] Cache Allocate: addr = 151 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2681145 [L1] Cache Allocate: addr = 151 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2681145 [L1] Cache hit from L2: addr = 151, data = f1
2681145 [TEST] CPU read @0x343
2681155 [L1] Cache miss: addr = 343
2681235 [L2] Cache miss: addr = 343
2682125 [MEM] Mem hit: addr = 151, data = 40
2682135 [L2] Cache Allocate: addr = 343 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2682145 [L1] Cache Allocate: addr = 343 data = 4f4e4d4c4b4a49484746454443424140
2682145 [L1] Cache hit from L2: addr = 343, data = 43
2682145 [TEST] CPU read @0x388
2682155 [L1] Cache miss: addr = 388
2682235 [L2] Cache miss: addr = 388
2683125 [MEM] Mem hit: addr = 343, data = 40
2683135 [L2] Cache Allocate: addr = 388 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2683145 [L1] Cache Allocate: addr = 388 data = 4f4e4d4c4b4a49484746454443424140
2683145 [L1] Cache hit from L2: addr = 388, data = 48
2683145 [TEST] CPU read @0x694
2683155 [L1] Cache hit: addr = 694, data = b4
2683165 [TEST] CPU read @0x056
2683175 [L1] Cache miss: addr = 056
2683235 [L2] Cache miss: addr = 056
2684125 [MEM] Mem hit: addr = 388, data = 80
2684135 [L2] Cache Allocate: addr = 056 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2684145 [L1] Cache Allocate: addr = 056 data = 9f9e9d9c9b9a99989796959493929190
2684145 [L1] Cache hit from L2: addr = 056, data = 96
2684145 [TEST] CPU read @0x2ff
2684155 [L1] Cache miss: addr = 2ff
2684235 [L2] Cache hit: addr = 2ff, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2684245 [L1] Cache Allocate: addr = 2ff data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2684245 [L1] Cache hit from L2: addr = 2ff, data = cf
2684245 [TEST] CPU read @0x0e9
2684255 [L1] Cache miss: addr = 0e9
2684335 [L2] Cache miss: addr = 0e9
2685125 [MEM] Mem hit: addr = 056, data = 40
2685135 [L2] Cache Allocate: addr = 0e9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2685145 [L1] Cache Allocate: addr = 0e9 data = 4f4e4d4c4b4a49484746454443424140
2685145 [L1] Cache hit from L2: addr = 0e9, data = 49
2685145 [TEST] CPU read @0x195
2685155 [L1] Cache miss: addr = 195
2685235 [L2] Cache miss: addr = 195
2686125 [MEM] Mem hit: addr = 0e9, data = e0
2686135 [L2] Cache Allocate: addr = 195 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2686145 [L1] Cache Allocate: addr = 195 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2686145 [L1] Cache hit from L2: addr = 195, data = f5
2686145 [TEST] CPU read @0x20a
2686155 [L1] Cache miss: addr = 20a
2686235 [L2] Cache miss: addr = 20a
2687125 [MEM] Mem hit: addr = 195, data = 80
2687135 [L2] Cache Allocate: addr = 20a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2687145 [L1] Cache Allocate: addr = 20a data = 8f8e8d8c8b8a89888786858483828180
2687145 [L1] Cache hit from L2: addr = 20a, data = 8a
2687145 [TEST] CPU read @0x211
2687155 [L1] Cache miss: addr = 211
2687235 [L2] Cache hit: addr = 211, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2687245 [L1] Cache Allocate: addr = 211 data = 8f8e8d8c8b8a89888786858483828180
2687245 [L1] Cache hit from L2: addr = 211, data = 81
2687245 [TEST] CPU read @0x716
2687255 [L1] Cache miss: addr = 716
2687335 [L2] Cache miss: addr = 716
2688125 [MEM] Mem hit: addr = 20a, data = 00
2688135 [L2] Cache Allocate: addr = 716 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2688145 [L1] Cache Allocate: addr = 716 data = 1f1e1d1c1b1a19181716151413121110
2688145 [L1] Cache hit from L2: addr = 716, data = 16
2688145 [TEST] CPU read @0x119
2688155 [L1] Cache miss: addr = 119
2688235 [L2] Cache miss: addr = 119
2689125 [MEM] Mem hit: addr = 716, data = 00
2689135 [L2] Cache Allocate: addr = 119 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2689145 [L1] Cache Allocate: addr = 119 data = 1f1e1d1c1b1a19181716151413121110
2689145 [L1] Cache hit from L2: addr = 119, data = 19
2689145 [TEST] CPU read @0x0d7
2689155 [L1] Cache miss: addr = 0d7
2689235 [L2] Cache miss: addr = 0d7
2690125 [MEM] Mem hit: addr = 119, data = 00
2690135 [L2] Cache Allocate: addr = 0d7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2690145 [L1] Cache Allocate: addr = 0d7 data = 1f1e1d1c1b1a19181716151413121110
2690145 [L1] Cache hit from L2: addr = 0d7, data = 17
2690145 [TEST] CPU read @0x3d9
2690155 [L1] Cache miss: addr = 3d9
2690235 [L2] Cache miss: addr = 3d9
2691125 [MEM] Mem hit: addr = 0d7, data = c0
2691135 [L2] Cache Allocate: addr = 3d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2691145 [L1] Cache Allocate: addr = 3d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2691145 [L1] Cache hit from L2: addr = 3d9, data = d9
2691145 [TEST] CPU read @0x099
2691155 [L1] Cache miss: addr = 099
2691235 [L2] Cache miss: addr = 099
2692125 [MEM] Mem hit: addr = 3d9, data = c0
2692135 [L2] Cache Allocate: addr = 099 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2692145 [L1] Cache Allocate: addr = 099 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2692145 [L1] Cache hit from L2: addr = 099, data = d9
2692145 [TEST] CPU read @0x5d0
2692155 [L1] Cache miss: addr = 5d0
2692235 [L2] Cache hit: addr = 5d0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2692245 [L1] Cache Allocate: addr = 5d0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2692245 [L1] Cache hit from L2: addr = 5d0, data = a0
2692245 [TEST] CPU read @0x6bf
2692255 [L1] Cache miss: addr = 6bf
2692335 [L2] Cache miss: addr = 6bf
2693125 [MEM] Mem hit: addr = 099, data = 80
2693135 [L2] Cache Allocate: addr = 6bf data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2693145 [L1] Cache Allocate: addr = 6bf data = 9f9e9d9c9b9a99989796959493929190
2693145 [L1] Cache hit from L2: addr = 6bf, data = 9f
2693145 [TEST] CPU read @0x30a
2693155 [L1] Cache miss: addr = 30a
2693235 [L2] Cache miss: addr = 30a
2694125 [MEM] Mem hit: addr = 6bf, data = a0
2694135 [L2] Cache Allocate: addr = 30a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2694145 [L1] Cache Allocate: addr = 30a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2694145 [L1] Cache hit from L2: addr = 30a, data = aa
2694145 [TEST] CPU read @0x7de
2694155 [L1] Cache miss: addr = 7de
2694235 [L2] Cache hit: addr = 7de, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2694245 [L1] Cache Allocate: addr = 7de data = 4f4e4d4c4b4a49484746454443424140
2694245 [L1] Cache hit from L2: addr = 7de, data = 4e
2694245 [TEST] CPU read @0x0c7
2694255 [L1] Cache miss: addr = 0c7
2694335 [L2] Cache miss: addr = 0c7
2695125 [MEM] Mem hit: addr = 30a, data = 00
2695135 [L2] Cache Allocate: addr = 0c7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2695145 [L1] Cache Allocate: addr = 0c7 data = 0f0e0d0c0b0a09080706050403020100
2695145 [L1] Cache hit from L2: addr = 0c7, data = 07
2695145 [TEST] CPU read @0x1a8
2695155 [L1] Cache miss: addr = 1a8
2695235 [L2] Cache miss: addr = 1a8
2696125 [MEM] Mem hit: addr = 0c7, data = c0
2696135 [L2] Cache Allocate: addr = 1a8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2696145 [L1] Cache Allocate: addr = 1a8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2696145 [L1] Cache hit from L2: addr = 1a8, data = c8
2696145 [TEST] CPU read @0x172
2696155 [L1] Cache miss: addr = 172
2696235 [L2] Cache hit: addr = 172, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2696245 [L1] Cache Allocate: addr = 172 data = 4f4e4d4c4b4a49484746454443424140
2696245 [L1] Cache hit from L2: addr = 172, data = 42
2696245 [TEST] CPU read @0x1d4
2696255 [L1] Cache miss: addr = 1d4
2696335 [L2] Cache miss: addr = 1d4
2697125 [MEM] Mem hit: addr = 1a8, data = a0
2697135 [L2] Cache Allocate: addr = 1d4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2697145 [L1] Cache Allocate: addr = 1d4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2697145 [L1] Cache hit from L2: addr = 1d4, data = b4
2697145 [TEST] CPU read @0x09f
2697155 [L1] Cache miss: addr = 09f
2697235 [L2] Cache miss: addr = 09f
2698125 [MEM] Mem hit: addr = 1d4, data = c0
2698135 [L2] Cache Allocate: addr = 09f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2698145 [L1] Cache Allocate: addr = 09f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2698145 [L1] Cache hit from L2: addr = 09f, data = df
2698145 [TEST] CPU read @0x437
2698155 [L1] Cache miss: addr = 437
2698235 [L2] Cache miss: addr = 437
2699125 [MEM] Mem hit: addr = 09f, data = 80
2699135 [L2] Cache Allocate: addr = 437 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2699145 [L1] Cache Allocate: addr = 437 data = 9f9e9d9c9b9a99989796959493929190
2699145 [L1] Cache hit from L2: addr = 437, data = 97
2699145 [TEST] CPU read @0x1d5
2699155 [L1] Cache miss: addr = 1d5
2699235 [L2] Cache miss: addr = 1d5
2700125 [MEM] Mem hit: addr = 437, data = 20
2700135 [L2] Cache Allocate: addr = 1d5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2700145 [L1] Cache Allocate: addr = 1d5 data = 3f3e3d3c3b3a39383736353433323130
2700145 [L1] Cache hit from L2: addr = 1d5, data = 35
2700145 [TEST] CPU read @0x2db
2700155 [L1] Cache miss: addr = 2db
2700235 [L2] Cache miss: addr = 2db
2701125 [MEM] Mem hit: addr = 1d5, data = c0
2701135 [L2] Cache Allocate: addr = 2db data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2701145 [L1] Cache Allocate: addr = 2db data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2701145 [L1] Cache hit from L2: addr = 2db, data = db
2701145 [TEST] CPU read @0x656
2701155 [L1] Cache miss: addr = 656
2701235 [L2] Cache miss: addr = 656
2702125 [MEM] Mem hit: addr = 2db, data = c0
2702135 [L2] Cache Allocate: addr = 656 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2702145 [L1] Cache Allocate: addr = 656 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2702145 [L1] Cache hit from L2: addr = 656, data = d6
2702145 [TEST] CPU read @0x61a
2702155 [L1] Cache miss: addr = 61a
2702235 [L2] Cache miss: addr = 61a
2703125 [MEM] Mem hit: addr = 656, data = 40
2703135 [L2] Cache Allocate: addr = 61a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2703145 [L1] Cache Allocate: addr = 61a data = 5f5e5d5c5b5a59585756555453525150
2703145 [L1] Cache hit from L2: addr = 61a, data = 5a
2703145 [TEST] CPU read @0x6ae
2703155 [L1] Cache miss: addr = 6ae
2703235 [L2] Cache miss: addr = 6ae
2704125 [MEM] Mem hit: addr = 61a, data = 00
2704135 [L2] Cache Allocate: addr = 6ae data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2704145 [L1] Cache Allocate: addr = 6ae data = 0f0e0d0c0b0a09080706050403020100
2704145 [L1] Cache hit from L2: addr = 6ae, data = 0e
2704145 [TEST] CPU read @0x49b
2704155 [L1] Cache miss: addr = 49b
2704235 [L2] Cache hit: addr = 49b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2704245 [L1] Cache Allocate: addr = 49b data = 2f2e2d2c2b2a29282726252423222120
2704245 [L1] Cache hit from L2: addr = 49b, data = 2b
2704245 [TEST] CPU read @0x355
2704255 [L1] Cache miss: addr = 355
2704335 [L2] Cache miss: addr = 355
2705125 [MEM] Mem hit: addr = 6ae, data = a0
2705135 [L2] Cache Allocate: addr = 355 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2705145 [L1] Cache Allocate: addr = 355 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2705145 [L1] Cache hit from L2: addr = 355, data = b5
2705145 [TEST] CPU read @0x60b
2705155 [L1] Cache miss: addr = 60b
2705235 [L2] Cache miss: addr = 60b
2706125 [MEM] Mem hit: addr = 355, data = 40
2706135 [L2] Cache Allocate: addr = 60b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2706145 [L1] Cache Allocate: addr = 60b data = 4f4e4d4c4b4a49484746454443424140
2706145 [L1] Cache hit from L2: addr = 60b, data = 4b
2706145 [TEST] CPU read @0x477
2706155 [L1] Cache miss: addr = 477
2706235 [L2] Cache miss: addr = 477
2707125 [MEM] Mem hit: addr = 60b, data = 00
2707135 [L2] Cache Allocate: addr = 477 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2707145 [L1] Cache Allocate: addr = 477 data = 1f1e1d1c1b1a19181716151413121110
2707145 [L1] Cache hit from L2: addr = 477, data = 17
2707145 [TEST] CPU read @0x0d3
2707155 [L1] Cache miss: addr = 0d3
2707235 [L2] Cache miss: addr = 0d3
2708125 [MEM] Mem hit: addr = 477, data = 60
2708135 [L2] Cache Allocate: addr = 0d3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2708145 [L1] Cache Allocate: addr = 0d3 data = 7f7e7d7c7b7a79787776757473727170
2708145 [L1] Cache hit from L2: addr = 0d3, data = 73
2708145 [TEST] CPU read @0x5ff
2708155 [L1] Cache miss: addr = 5ff
2708235 [L2] Cache miss: addr = 5ff
2709125 [MEM] Mem hit: addr = 0d3, data = c0
2709135 [L2] Cache Allocate: addr = 5ff data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2709145 [L1] Cache Allocate: addr = 5ff data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2709145 [L1] Cache hit from L2: addr = 5ff, data = df
2709145 [TEST] CPU read @0x777
2709155 [L1] Cache miss: addr = 777
2709235 [L2] Cache miss: addr = 777
2710125 [MEM] Mem hit: addr = 5ff, data = e0
2710135 [L2] Cache Allocate: addr = 777 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2710145 [L1] Cache Allocate: addr = 777 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2710145 [L1] Cache hit from L2: addr = 777, data = f7
2710145 [TEST] CPU read @0x352
2710155 [L1] Cache miss: addr = 352
2710235 [L2] Cache miss: addr = 352
2711125 [MEM] Mem hit: addr = 777, data = 60
2711135 [L2] Cache Allocate: addr = 352 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2711145 [L1] Cache Allocate: addr = 352 data = 7f7e7d7c7b7a79787776757473727170
2711145 [L1] Cache hit from L2: addr = 352, data = 72
2711145 [TEST] CPU read @0x4bf
2711155 [L1] Cache miss: addr = 4bf
2711235 [L2] Cache miss: addr = 4bf
2712125 [MEM] Mem hit: addr = 352, data = 40
2712135 [L2] Cache Allocate: addr = 4bf data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2712145 [L1] Cache Allocate: addr = 4bf data = 5f5e5d5c5b5a59585756555453525150
2712145 [L1] Cache hit from L2: addr = 4bf, data = 5f
2712145 [TEST] CPU read @0x578
2712155 [L1] Cache miss: addr = 578
2712235 [L2] Cache miss: addr = 578
2713125 [MEM] Mem hit: addr = 4bf, data = a0
2713135 [L2] Cache Allocate: addr = 578 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2713145 [L1] Cache Allocate: addr = 578 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2713145 [L1] Cache hit from L2: addr = 578, data = b8
2713145 [TEST] CPU read @0x50a
2713155 [L1] Cache miss: addr = 50a
2713235 [L2] Cache miss: addr = 50a
2714125 [MEM] Mem hit: addr = 578, data = 60
2714135 [L2] Cache Allocate: addr = 50a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2714145 [L1] Cache Allocate: addr = 50a data = 6f6e6d6c6b6a69686766656463626160
2714145 [L1] Cache hit from L2: addr = 50a, data = 6a
2714145 [TEST] CPU read @0x397
2714155 [L1] Cache miss: addr = 397
2714235 [L2] Cache miss: addr = 397
2715125 [MEM] Mem hit: addr = 50a, data = 00
2715135 [L2] Cache Allocate: addr = 397 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2715145 [L1] Cache Allocate: addr = 397 data = 1f1e1d1c1b1a19181716151413121110
2715145 [L1] Cache hit from L2: addr = 397, data = 17
2715145 [TEST] CPU read @0x030
2715155 [L1] Cache miss: addr = 030
2715235 [L2] Cache miss: addr = 030
2716125 [MEM] Mem hit: addr = 397, data = 80
2716135 [L2] Cache Allocate: addr = 030 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2716145 [L1] Cache Allocate: addr = 030 data = 9f9e9d9c9b9a99989796959493929190
2716145 [L1] Cache hit from L2: addr = 030, data = 90
2716145 [TEST] CPU read @0x2d8
2716155 [L1] Cache miss: addr = 2d8
2716235 [L2] Cache miss: addr = 2d8
2717125 [MEM] Mem hit: addr = 030, data = 20
2717135 [L2] Cache Allocate: addr = 2d8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2717145 [L1] Cache Allocate: addr = 2d8 data = 3f3e3d3c3b3a39383736353433323130
2717145 [L1] Cache hit from L2: addr = 2d8, data = 38
2717145 [TEST] CPU read @0x112
2717155 [L1] Cache miss: addr = 112
2717235 [L2] Cache miss: addr = 112
2718125 [MEM] Mem hit: addr = 2d8, data = c0
2718135 [L2] Cache Allocate: addr = 112 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2718145 [L1] Cache Allocate: addr = 112 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2718145 [L1] Cache hit from L2: addr = 112, data = d2
2718145 [TEST] CPU read @0x640
2718155 [L1] Cache miss: addr = 640
2718235 [L2] Cache miss: addr = 640
2719125 [MEM] Mem hit: addr = 112, data = 00
2719135 [L2] Cache Allocate: addr = 640 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2719145 [L1] Cache Allocate: addr = 640 data = 0f0e0d0c0b0a09080706050403020100
2719145 [L1] Cache hit from L2: addr = 640, data = 00
2719145 [TEST] CPU read @0x6e5
2719155 [L1] Cache miss: addr = 6e5
2719235 [L2] Cache miss: addr = 6e5
2720125 [MEM] Mem hit: addr = 640, data = 40
2720135 [L2] Cache Allocate: addr = 6e5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2720145 [L1] Cache Allocate: addr = 6e5 data = 4f4e4d4c4b4a49484746454443424140
2720145 [L1] Cache hit from L2: addr = 6e5, data = 45
2720145 [TEST] CPU read @0x58f
2720155 [L1] Cache miss: addr = 58f
2720235 [L2] Cache miss: addr = 58f
2721125 [MEM] Mem hit: addr = 6e5, data = e0
2721135 [L2] Cache Allocate: addr = 58f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2721145 [L1] Cache Allocate: addr = 58f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2721145 [L1] Cache hit from L2: addr = 58f, data = ef
2721145 [TEST] CPU read @0x5fa
2721155 [L1] Cache miss: addr = 5fa
2721235 [L2] Cache miss: addr = 5fa
2722125 [MEM] Mem hit: addr = 58f, data = 80
2722135 [L2] Cache Allocate: addr = 5fa data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2722145 [L1] Cache Allocate: addr = 5fa data = 9f9e9d9c9b9a99989796959493929190
2722145 [L1] Cache hit from L2: addr = 5fa, data = 9a
2722145 [TEST] CPU read @0x5a5
2722155 [L1] Cache miss: addr = 5a5
2722235 [L2] Cache hit: addr = 5a5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2722245 [L1] Cache Allocate: addr = 5a5 data = 8f8e8d8c8b8a89888786858483828180
2722245 [L1] Cache hit from L2: addr = 5a5, data = 85
2722245 [TEST] CPU read @0x440
2722255 [L1] Cache miss: addr = 440
2722335 [L2] Cache miss: addr = 440
2723125 [MEM] Mem hit: addr = 5fa, data = e0
2723135 [L2] Cache Allocate: addr = 440 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2723145 [L1] Cache Allocate: addr = 440 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2723145 [L1] Cache hit from L2: addr = 440, data = e0
2723145 [TEST] CPU read @0x618
2723155 [L1] Cache miss: addr = 618
2723235 [L2] Cache miss: addr = 618
2724125 [MEM] Mem hit: addr = 440, data = 40
2724135 [L2] Cache Allocate: addr = 618 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2724145 [L1] Cache Allocate: addr = 618 data = 5f5e5d5c5b5a59585756555453525150
2724145 [L1] Cache hit from L2: addr = 618, data = 58
2724145 [TEST] CPU read @0x6bf
2724155 [L1] Cache miss: addr = 6bf
2724235 [L2] Cache miss: addr = 6bf
2725125 [MEM] Mem hit: addr = 618, data = 00
2725135 [L2] Cache Allocate: addr = 6bf data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2725145 [L1] Cache Allocate: addr = 6bf data = 1f1e1d1c1b1a19181716151413121110
2725145 [L1] Cache hit from L2: addr = 6bf, data = 1f
2725145 [TEST] CPU read @0x089
2725155 [L1] Cache miss: addr = 089
2725235 [L2] Cache miss: addr = 089
2726125 [MEM] Mem hit: addr = 6bf, data = a0
2726135 [L2] Cache Allocate: addr = 089 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2726145 [L1] Cache Allocate: addr = 089 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2726145 [L1] Cache hit from L2: addr = 089, data = a9
2726145 [TEST] CPU read @0x4f5
2726155 [L1] Cache miss: addr = 4f5
2726235 [L2] Cache hit: addr = 4f5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2726245 [L1] Cache Allocate: addr = 4f5 data = 8f8e8d8c8b8a89888786858483828180
2726245 [L1] Cache hit from L2: addr = 4f5, data = 85
2726245 [TEST] CPU read @0x5d5
2726255 [L1] Cache miss: addr = 5d5
2726335 [L2] Cache hit: addr = 5d5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2726345 [L1] Cache Allocate: addr = 5d5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2726345 [L1] Cache hit from L2: addr = 5d5, data = a5
2726345 [TEST] CPU read @0x0be
2726355 [L1] Cache miss: addr = 0be
2726435 [L2] Cache miss: addr = 0be
2727125 [MEM] Mem hit: addr = 089, data = 80
2727135 [L2] Cache Allocate: addr = 0be data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2727145 [L1] Cache Allocate: addr = 0be data = 9f9e9d9c9b9a99989796959493929190
2727145 [L1] Cache hit from L2: addr = 0be, data = 9e
2727145 [TEST] CPU read @0x6e3
2727155 [L1] Cache miss: addr = 6e3
2727235 [L2] Cache miss: addr = 6e3
2728125 [MEM] Mem hit: addr = 0be, data = a0
2728135 [L2] Cache Allocate: addr = 6e3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2728145 [L1] Cache Allocate: addr = 6e3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2728145 [L1] Cache hit from L2: addr = 6e3, data = a3
2728145 [TEST] CPU read @0x3c7
2728155 [L1] Cache miss: addr = 3c7
2728235 [L2] Cache miss: addr = 3c7
2729125 [MEM] Mem hit: addr = 6e3, data = e0
2729135 [L2] Cache Allocate: addr = 3c7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2729145 [L1] Cache Allocate: addr = 3c7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2729145 [L1] Cache hit from L2: addr = 3c7, data = e7
2729145 [TEST] CPU read @0x031
2729155 [L1] Cache miss: addr = 031
2729235 [L2] Cache miss: addr = 031
2730125 [MEM] Mem hit: addr = 3c7, data = c0
2730135 [L2] Cache Allocate: addr = 031 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2730145 [L1] Cache Allocate: addr = 031 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2730145 [L1] Cache hit from L2: addr = 031, data = d1
2730145 [TEST] CPU read @0x7a1
2730155 [L1] Cache miss: addr = 7a1
2730235 [L2] Cache miss: addr = 7a1
2731125 [MEM] Mem hit: addr = 031, data = 20
2731135 [L2] Cache Allocate: addr = 7a1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2731145 [L1] Cache Allocate: addr = 7a1 data = 2f2e2d2c2b2a29282726252423222120
2731145 [L1] Cache hit from L2: addr = 7a1, data = 21
2731145 [TEST] CPU read @0x369
2731155 [L1] Cache hit: addr = 369, data = c9
2731165 [TEST] CPU read @0x5e4
2731175 [L1] Cache miss: addr = 5e4
2731235 [L2] Cache miss: addr = 5e4
2732125 [MEM] Mem hit: addr = 7a1, data = a0
2732135 [L2] Cache Allocate: addr = 5e4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2732145 [L1] Cache Allocate: addr = 5e4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2732145 [L1] Cache hit from L2: addr = 5e4, data = a4
2732145 [TEST] CPU read @0x2c7
2732155 [L1] Cache miss: addr = 2c7
2732235 [L2] Cache miss: addr = 2c7
2733125 [MEM] Mem hit: addr = 5e4, data = e0
2733135 [L2] Cache Allocate: addr = 2c7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2733145 [L1] Cache Allocate: addr = 2c7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2733145 [L1] Cache hit from L2: addr = 2c7, data = e7
2733145 [TEST] CPU read @0x7d7
2733155 [L1] Cache miss: addr = 7d7
2733235 [L2] Cache hit: addr = 7d7, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2733245 [L1] Cache Allocate: addr = 7d7 data = 4f4e4d4c4b4a49484746454443424140
2733245 [L1] Cache hit from L2: addr = 7d7, data = 47
2733245 [TEST] CPU read @0x04a
2733255 [L1] Cache miss: addr = 04a
2733335 [L2] Cache miss: addr = 04a
2734125 [MEM] Mem hit: addr = 2c7, data = c0
2734135 [L2] Cache Allocate: addr = 04a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2734145 [L1] Cache Allocate: addr = 04a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2734145 [L1] Cache hit from L2: addr = 04a, data = ca
2734145 [TEST] CPU read @0x504
2734155 [L1] Cache miss: addr = 504
2734235 [L2] Cache miss: addr = 504
2735125 [MEM] Mem hit: addr = 04a, data = 40
2735135 [L2] Cache Allocate: addr = 504 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2735145 [L1] Cache Allocate: addr = 504 data = 4f4e4d4c4b4a49484746454443424140
2735145 [L1] Cache hit from L2: addr = 504, data = 44
2735145 [TEST] CPU read @0x3d3
2735155 [L1] Cache miss: addr = 3d3
2735235 [L2] Cache miss: addr = 3d3
2736125 [MEM] Mem hit: addr = 504, data = 00
2736135 [L2] Cache Allocate: addr = 3d3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2736145 [L1] Cache Allocate: addr = 3d3 data = 1f1e1d1c1b1a19181716151413121110
2736145 [L1] Cache hit from L2: addr = 3d3, data = 13
2736145 [TEST] CPU read @0x360
2736155 [L1] Cache hit: addr = 360, data = c0
2736165 [TEST] CPU read @0x518
2736175 [L1] Cache miss: addr = 518
2736235 [L2] Cache miss: addr = 518
2737125 [MEM] Mem hit: addr = 3d3, data = c0
2737135 [L2] Cache Allocate: addr = 518 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2737145 [L1] Cache Allocate: addr = 518 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2737145 [L1] Cache hit from L2: addr = 518, data = d8
2737145 [TEST] CPU read @0x0de
2737155 [L1] Cache miss: addr = 0de
2737235 [L2] Cache miss: addr = 0de
2738125 [MEM] Mem hit: addr = 518, data = 00
2738135 [L2] Cache Allocate: addr = 0de data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2738145 [L1] Cache Allocate: addr = 0de data = 1f1e1d1c1b1a19181716151413121110
2738145 [L1] Cache hit from L2: addr = 0de, data = 1e
2738145 [TEST] CPU read @0x190
2738155 [L1] Cache miss: addr = 190
2738235 [L2] Cache miss: addr = 190
2739125 [MEM] Mem hit: addr = 0de, data = c0
2739135 [L2] Cache Allocate: addr = 190 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2739145 [L1] Cache Allocate: addr = 190 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2739145 [L1] Cache hit from L2: addr = 190, data = d0
2739145 [TEST] CPU read @0x649
2739155 [L1] Cache miss: addr = 649
2739235 [L2] Cache miss: addr = 649
2740125 [MEM] Mem hit: addr = 190, data = 80
2740135 [L2] Cache Allocate: addr = 649 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2740145 [L1] Cache Allocate: addr = 649 data = 8f8e8d8c8b8a89888786858483828180
2740145 [L1] Cache hit from L2: addr = 649, data = 89
2740145 [TEST] CPU read @0x151
2740155 [L1] Cache miss: addr = 151
2740235 [L2] Cache miss: addr = 151
2741125 [MEM] Mem hit: addr = 649, data = 40
2741135 [L2] Cache Allocate: addr = 151 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2741145 [L1] Cache Allocate: addr = 151 data = 5f5e5d5c5b5a59585756555453525150
2741145 [L1] Cache hit from L2: addr = 151, data = 51
2741145 [TEST] CPU read @0x305
2741155 [L1] Cache miss: addr = 305
2741235 [L2] Cache miss: addr = 305
2742125 [MEM] Mem hit: addr = 151, data = 40
2742135 [L2] Cache Allocate: addr = 305 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2742145 [L1] Cache Allocate: addr = 305 data = 4f4e4d4c4b4a49484746454443424140
2742145 [L1] Cache hit from L2: addr = 305, data = 45
2742145 [TEST] CPU read @0x4cb
2742155 [L1] Cache hit: addr = 4cb, data = eb
2742165 [TEST] CPU read @0x1ba
2742175 [L1] Cache miss: addr = 1ba
2742235 [L2] Cache miss: addr = 1ba
2743125 [MEM] Mem hit: addr = 305, data = 00
2743135 [L2] Cache Allocate: addr = 1ba data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2743145 [L1] Cache Allocate: addr = 1ba data = 1f1e1d1c1b1a19181716151413121110
2743145 [L1] Cache hit from L2: addr = 1ba, data = 1a
2743145 [TEST] CPU read @0x287
2743155 [L1] Cache miss: addr = 287
2743235 [L2] Cache miss: addr = 287
2744125 [MEM] Mem hit: addr = 1ba, data = a0
2744135 [L2] Cache Allocate: addr = 287 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2744145 [L1] Cache Allocate: addr = 287 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2744145 [L1] Cache hit from L2: addr = 287, data = a7
2744145 [TEST] CPU read @0x7d2
2744155 [L1] Cache miss: addr = 7d2
2744235 [L2] Cache hit: addr = 7d2, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2744245 [L1] Cache Allocate: addr = 7d2 data = 4f4e4d4c4b4a49484746454443424140
2744245 [L1] Cache hit from L2: addr = 7d2, data = 42
2744245 [TEST] CPU read @0x45b
2744255 [L1] Cache miss: addr = 45b
2744335 [L2] Cache miss: addr = 45b
2745125 [MEM] Mem hit: addr = 287, data = 80
2745135 [L2] Cache Allocate: addr = 45b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2745145 [L1] Cache Allocate: addr = 45b data = 9f9e9d9c9b9a99989796959493929190
2745145 [L1] Cache hit from L2: addr = 45b, data = 9b
2745145 [TEST] CPU read @0x3db
2745155 [L1] Cache miss: addr = 3db
2745235 [L2] Cache miss: addr = 3db
2746125 [MEM] Mem hit: addr = 45b, data = 40
2746135 [L2] Cache Allocate: addr = 3db data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2746145 [L1] Cache Allocate: addr = 3db data = 5f5e5d5c5b5a59585756555453525150
2746145 [L1] Cache hit from L2: addr = 3db, data = 5b
2746145 [TEST] CPU read @0x096
2746155 [L1] Cache miss: addr = 096
2746235 [L2] Cache miss: addr = 096
2747125 [MEM] Mem hit: addr = 3db, data = c0
2747135 [L2] Cache Allocate: addr = 096 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2747145 [L1] Cache Allocate: addr = 096 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2747145 [L1] Cache hit from L2: addr = 096, data = d6
2747145 [TEST] CPU read @0x264
2747155 [L1] Cache miss: addr = 264
2747235 [L2] Cache miss: addr = 264
2748125 [MEM] Mem hit: addr = 096, data = 80
2748135 [L2] Cache Allocate: addr = 264 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2748145 [L1] Cache Allocate: addr = 264 data = 8f8e8d8c8b8a89888786858483828180
2748145 [L1] Cache hit from L2: addr = 264, data = 84
2748145 [TEST] CPU read @0x4bc
2748155 [L1] Cache miss: addr = 4bc
2748235 [L2] Cache miss: addr = 4bc
2749125 [MEM] Mem hit: addr = 264, data = 60
2749135 [L2] Cache Allocate: addr = 4bc data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2749145 [L1] Cache Allocate: addr = 4bc data = 7f7e7d7c7b7a79787776757473727170
2749145 [L1] Cache hit from L2: addr = 4bc, data = 7c
2749145 [TEST] CPU read @0x279
2749155 [L1] Cache miss: addr = 279
2749235 [L2] Cache miss: addr = 279
2750125 [MEM] Mem hit: addr = 4bc, data = a0
2750135 [L2] Cache Allocate: addr = 279 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2750145 [L1] Cache Allocate: addr = 279 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2750145 [L1] Cache hit from L2: addr = 279, data = b9
2750145 [TEST] CPU read @0x3f1
2750155 [L1] Cache hit: addr = 3f1, data = 71
2750165 [TEST] CPU read @0x15d
2750175 [L1] Cache miss: addr = 15d
2750235 [L2] Cache miss: addr = 15d
2751125 [MEM] Mem hit: addr = 279, data = 60
2751135 [L2] Cache Allocate: addr = 15d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2751145 [L1] Cache Allocate: addr = 15d data = 7f7e7d7c7b7a79787776757473727170
2751145 [L1] Cache hit from L2: addr = 15d, data = 7d
2751145 [TEST] CPU read @0x07f
2751155 [L1] Cache miss: addr = 07f
2751235 [L2] Cache miss: addr = 07f
2752125 [MEM] Mem hit: addr = 15d, data = 40
2752135 [L2] Cache Allocate: addr = 07f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2752145 [L1] Cache Allocate: addr = 07f data = 5f5e5d5c5b5a59585756555453525150
2752145 [L1] Cache hit from L2: addr = 07f, data = 5f
2752145 [TEST] CPU read @0x3bb
2752155 [L1] Cache miss: addr = 3bb
2752235 [L2] Cache miss: addr = 3bb
2753125 [MEM] Mem hit: addr = 07f, data = 60
2753135 [L2] Cache Allocate: addr = 3bb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2753145 [L1] Cache Allocate: addr = 3bb data = 7f7e7d7c7b7a79787776757473727170
2753145 [L1] Cache hit from L2: addr = 3bb, data = 7b
2753145 [TEST] CPU read @0x763
2753155 [L1] Cache miss: addr = 763
2753235 [L2] Cache miss: addr = 763
2754125 [MEM] Mem hit: addr = 3bb, data = a0
2754135 [L2] Cache Allocate: addr = 763 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2754145 [L1] Cache Allocate: addr = 763 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2754145 [L1] Cache hit from L2: addr = 763, data = a3
2754145 [TEST] CPU read @0x565
2754155 [L1] Cache miss: addr = 565
2754235 [L2] Cache miss: addr = 565
2755125 [MEM] Mem hit: addr = 763, data = 60
2755135 [L2] Cache Allocate: addr = 565 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2755145 [L1] Cache Allocate: addr = 565 data = 6f6e6d6c6b6a69686766656463626160
2755145 [L1] Cache hit from L2: addr = 565, data = 65
2755145 [TEST] CPU read @0x3c7
2755155 [L1] Cache miss: addr = 3c7
2755235 [L2] Cache miss: addr = 3c7
2756125 [MEM] Mem hit: addr = 565, data = 60
2756135 [L2] Cache Allocate: addr = 3c7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2756145 [L1] Cache Allocate: addr = 3c7 data = 6f6e6d6c6b6a69686766656463626160
2756145 [L1] Cache hit from L2: addr = 3c7, data = 67
2756145 [TEST] CPU read @0x7c2
2756155 [L1] Cache miss: addr = 7c2
2756235 [L2] Cache hit: addr = 7c2, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2756245 [L1] Cache Allocate: addr = 7c2 data = 4f4e4d4c4b4a49484746454443424140
2756245 [L1] Cache hit from L2: addr = 7c2, data = 42
2756245 [TEST] CPU read @0x059
2756255 [L1] Cache miss: addr = 059
2756335 [L2] Cache miss: addr = 059
2757125 [MEM] Mem hit: addr = 3c7, data = c0
2757135 [L2] Cache Allocate: addr = 059 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2757145 [L1] Cache Allocate: addr = 059 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2757145 [L1] Cache hit from L2: addr = 059, data = d9
2757145 [TEST] CPU read @0x417
2757155 [L1] Cache miss: addr = 417
2757235 [L2] Cache miss: addr = 417
2758125 [MEM] Mem hit: addr = 059, data = 40
2758135 [L2] Cache Allocate: addr = 417 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2758145 [L1] Cache Allocate: addr = 417 data = 5f5e5d5c5b5a59585756555453525150
2758145 [L1] Cache hit from L2: addr = 417, data = 57
2758145 [TEST] CPU read @0x293
2758155 [L1] Cache miss: addr = 293
2758235 [L2] Cache miss: addr = 293
2759125 [MEM] Mem hit: addr = 417, data = 00
2759135 [L2] Cache Allocate: addr = 293 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2759145 [L1] Cache Allocate: addr = 293 data = 1f1e1d1c1b1a19181716151413121110
2759145 [L1] Cache hit from L2: addr = 293, data = 13
2759145 [TEST] CPU read @0x584
2759155 [L1] Cache miss: addr = 584
2759235 [L2] Cache miss: addr = 584
2760125 [MEM] Mem hit: addr = 293, data = 80
2760135 [L2] Cache Allocate: addr = 584 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2760145 [L1] Cache Allocate: addr = 584 data = 8f8e8d8c8b8a89888786858483828180
2760145 [L1] Cache hit from L2: addr = 584, data = 84
2760145 [TEST] CPU read @0x216
2760155 [L1] Cache miss: addr = 216
2760235 [L2] Cache miss: addr = 216
2761125 [MEM] Mem hit: addr = 584, data = 80
2761135 [L2] Cache Allocate: addr = 216 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2761145 [L1] Cache Allocate: addr = 216 data = 9f9e9d9c9b9a99989796959493929190
2761145 [L1] Cache hit from L2: addr = 216, data = 96
2761145 [TEST] CPU read @0x36b
2761155 [L1] Cache hit: addr = 36b, data = cb
2761165 [TEST] CPU read @0x104
2761175 [L1] Cache miss: addr = 104
2761235 [L2] Cache miss: addr = 104
2762125 [MEM] Mem hit: addr = 216, data = 00
2762135 [L2] Cache Allocate: addr = 104 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2762145 [L1] Cache Allocate: addr = 104 data = 0f0e0d0c0b0a09080706050403020100
2762145 [L1] Cache hit from L2: addr = 104, data = 04
2762145 [TEST] CPU read @0x6cc
2762155 [L1] Cache miss: addr = 6cc
2762235 [L2] Cache hit: addr = 6cc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2762245 [L1] Cache Allocate: addr = 6cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2762245 [L1] Cache hit from L2: addr = 6cc, data = ac
2762245 [TEST] CPU read @0x5db
2762255 [L1] Cache miss: addr = 5db
2762335 [L2] Cache hit: addr = 5db, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2762345 [L1] Cache Allocate: addr = 5db data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2762345 [L1] Cache hit from L2: addr = 5db, data = ab
2762345 [TEST] CPU read @0x537
2762355 [L1] Cache miss: addr = 537
2762435 [L2] Cache miss: addr = 537
2763125 [MEM] Mem hit: addr = 104, data = 00
2763135 [L2] Cache Allocate: addr = 537 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2763145 [L1] Cache Allocate: addr = 537 data = 1f1e1d1c1b1a19181716151413121110
2763145 [L1] Cache hit from L2: addr = 537, data = 17
2763145 [TEST] CPU read @0x459
2763155 [L1] Cache miss: addr = 459
2763235 [L2] Cache miss: addr = 459
2764125 [MEM] Mem hit: addr = 537, data = 20
2764135 [L2] Cache Allocate: addr = 459 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2764145 [L1] Cache Allocate: addr = 459 data = 3f3e3d3c3b3a39383736353433323130
2764145 [L1] Cache hit from L2: addr = 459, data = 39
2764145 [TEST] CPU read @0x09d
2764155 [L1] Cache miss: addr = 09d
2764235 [L2] Cache miss: addr = 09d
2765125 [MEM] Mem hit: addr = 459, data = 40
2765135 [L2] Cache Allocate: addr = 09d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2765145 [L1] Cache Allocate: addr = 09d data = 5f5e5d5c5b5a59585756555453525150
2765145 [L1] Cache hit from L2: addr = 09d, data = 5d
2765145 [TEST] CPU read @0x768
2765155 [L1] Cache miss: addr = 768
2765235 [L2] Cache miss: addr = 768
2766125 [MEM] Mem hit: addr = 09d, data = 80
2766135 [L2] Cache Allocate: addr = 768 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2766145 [L1] Cache Allocate: addr = 768 data = 8f8e8d8c8b8a89888786858483828180
2766145 [L1] Cache hit from L2: addr = 768, data = 88
2766145 [TEST] CPU read @0x3d8
2766155 [L1] Cache miss: addr = 3d8
2766235 [L2] Cache miss: addr = 3d8
2767125 [MEM] Mem hit: addr = 768, data = 60
2767135 [L2] Cache Allocate: addr = 3d8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2767145 [L1] Cache Allocate: addr = 3d8 data = 7f7e7d7c7b7a79787776757473727170
2767145 [L1] Cache hit from L2: addr = 3d8, data = 78
2767145 [TEST] CPU read @0x6e0
2767155 [L1] Cache miss: addr = 6e0
2767235 [L2] Cache miss: addr = 6e0
2768125 [MEM] Mem hit: addr = 3d8, data = c0
2768135 [L2] Cache Allocate: addr = 6e0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2768145 [L1] Cache Allocate: addr = 6e0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2768145 [L1] Cache hit from L2: addr = 6e0, data = c0
2768145 [TEST] CPU read @0x0ef
2768155 [L1] Cache miss: addr = 0ef
2768235 [L2] Cache miss: addr = 0ef
2769125 [MEM] Mem hit: addr = 6e0, data = e0
2769135 [L2] Cache Allocate: addr = 0ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2769145 [L1] Cache Allocate: addr = 0ef data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2769145 [L1] Cache hit from L2: addr = 0ef, data = ef
2769145 [TEST] CPU read @0x0e4
2769155 [L1] Cache hit: addr = 0e4, data = e4
2769165 [TEST] CPU read @0x6a7
2769175 [L1] Cache miss: addr = 6a7
2769235 [L2] Cache miss: addr = 6a7
2770125 [MEM] Mem hit: addr = 0ef, data = e0
2770135 [L2] Cache Allocate: addr = 6a7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2770145 [L1] Cache Allocate: addr = 6a7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2770145 [L1] Cache hit from L2: addr = 6a7, data = e7
2770145 [TEST] CPU read @0x48c
2770155 [L1] Cache hit: addr = 48c, data = 2c
2770165 [TEST] CPU read @0x1fe
2770175 [L1] Cache miss: addr = 1fe
2770235 [L2] Cache miss: addr = 1fe
2771125 [MEM] Mem hit: addr = 6a7, data = a0
2771135 [L2] Cache Allocate: addr = 1fe data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2771145 [L1] Cache Allocate: addr = 1fe data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2771145 [L1] Cache hit from L2: addr = 1fe, data = be
2771145 [TEST] CPU read @0x292
2771155 [L1] Cache miss: addr = 292
2771235 [L2] Cache miss: addr = 292
2772125 [MEM] Mem hit: addr = 1fe, data = e0
2772135 [L2] Cache Allocate: addr = 292 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2772145 [L1] Cache Allocate: addr = 292 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2772145 [L1] Cache hit from L2: addr = 292, data = f2
2772145 [TEST] CPU read @0x647
2772155 [L1] Cache miss: addr = 647
2772235 [L2] Cache miss: addr = 647
2773125 [MEM] Mem hit: addr = 292, data = 80
2773135 [L2] Cache Allocate: addr = 647 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2773145 [L1] Cache Allocate: addr = 647 data = 8f8e8d8c8b8a89888786858483828180
2773145 [L1] Cache hit from L2: addr = 647, data = 87
2773145 [TEST] CPU read @0x363
2773155 [L1] Cache hit: addr = 363, data = c3
2773165 [TEST] CPU read @0x71b
2773175 [L1] Cache miss: addr = 71b
2773235 [L2] Cache miss: addr = 71b
2774125 [MEM] Mem hit: addr = 647, data = 40
2774135 [L2] Cache Allocate: addr = 71b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2774145 [L1] Cache Allocate: addr = 71b data = 5f5e5d5c5b5a59585756555453525150
2774145 [L1] Cache hit from L2: addr = 71b, data = 5b
2774145 [TEST] CPU read @0x24e
2774155 [L1] Cache hit: addr = 24e, data = ee
2774165 [TEST] CPU read @0x26a
2774175 [L1] Cache miss: addr = 26a
2774235 [L2] Cache miss: addr = 26a
2775125 [MEM] Mem hit: addr = 71b, data = 00
2775135 [L2] Cache Allocate: addr = 26a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2775145 [L1] Cache Allocate: addr = 26a data = 0f0e0d0c0b0a09080706050403020100
2775145 [L1] Cache hit from L2: addr = 26a, data = 0a
2775145 [TEST] CPU read @0x293
2775155 [L1] Cache miss: addr = 293
2775235 [L2] Cache miss: addr = 293
2776125 [MEM] Mem hit: addr = 26a, data = 60
2776135 [L2] Cache Allocate: addr = 293 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2776145 [L1] Cache Allocate: addr = 293 data = 7f7e7d7c7b7a79787776757473727170
2776145 [L1] Cache hit from L2: addr = 293, data = 73
2776145 [TEST] CPU read @0x451
2776155 [L1] Cache miss: addr = 451
2776235 [L2] Cache miss: addr = 451
2777125 [MEM] Mem hit: addr = 293, data = 80
2777135 [L2] Cache Allocate: addr = 451 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2777145 [L1] Cache Allocate: addr = 451 data = 9f9e9d9c9b9a99989796959493929190
2777145 [L1] Cache hit from L2: addr = 451, data = 91
2777145 [TEST] CPU read @0x458
2777155 [L1] Cache hit: addr = 458, data = 98
2777165 [TEST] CPU read @0x625
2777175 [L1] Cache miss: addr = 625
2777235 [L2] Cache miss: addr = 625
2778125 [MEM] Mem hit: addr = 451, data = 40
2778135 [L2] Cache Allocate: addr = 625 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2778145 [L1] Cache Allocate: addr = 625 data = 4f4e4d4c4b4a49484746454443424140
2778145 [L1] Cache hit from L2: addr = 625, data = 45
2778145 [TEST] CPU read @0x447
2778155 [L1] Cache miss: addr = 447
2778235 [L2] Cache hit: addr = 447, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2778245 [L1] Cache Allocate: addr = 447 data = 8f8e8d8c8b8a89888786858483828180
2778245 [L1] Cache hit from L2: addr = 447, data = 87
2778245 [TEST] CPU read @0x7a9
2778255 [L1] Cache miss: addr = 7a9
2778335 [L2] Cache miss: addr = 7a9
2779125 [MEM] Mem hit: addr = 625, data = 20
2779135 [L2] Cache Allocate: addr = 7a9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2779145 [L1] Cache Allocate: addr = 7a9 data = 2f2e2d2c2b2a29282726252423222120
2779145 [L1] Cache hit from L2: addr = 7a9, data = 29
2779145 [TEST] CPU read @0x450
2779155 [L1] Cache hit: addr = 450, data = 90
2779165 [TEST] CPU read @0x567
2779175 [L1] Cache miss: addr = 567
2779235 [L2] Cache miss: addr = 567
2780125 [MEM] Mem hit: addr = 7a9, data = a0
2780135 [L2] Cache Allocate: addr = 567 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2780145 [L1] Cache Allocate: addr = 567 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2780145 [L1] Cache hit from L2: addr = 567, data = a7
2780145 [TEST] CPU read @0x20e
2780155 [L1] Cache miss: addr = 20e
2780235 [L2] Cache miss: addr = 20e
2781125 [MEM] Mem hit: addr = 567, data = 60
2781135 [L2] Cache Allocate: addr = 20e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2781145 [L1] Cache Allocate: addr = 20e data = 6f6e6d6c6b6a69686766656463626160
2781145 [L1] Cache hit from L2: addr = 20e, data = 6e
2781145 [TEST] CPU read @0x27a
2781155 [L1] Cache miss: addr = 27a
2781235 [L2] Cache miss: addr = 27a
2782125 [MEM] Mem hit: addr = 20e, data = 00
2782135 [L2] Cache Allocate: addr = 27a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2782145 [L1] Cache Allocate: addr = 27a data = 1f1e1d1c1b1a19181716151413121110
2782145 [L1] Cache hit from L2: addr = 27a, data = 1a
2782145 [TEST] CPU read @0x6ed
2782155 [L1] Cache miss: addr = 6ed
2782235 [L2] Cache miss: addr = 6ed
2783125 [MEM] Mem hit: addr = 27a, data = 60
2783135 [L2] Cache Allocate: addr = 6ed data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2783145 [L1] Cache Allocate: addr = 6ed data = 6f6e6d6c6b6a69686766656463626160
2783145 [L1] Cache hit from L2: addr = 6ed, data = 6d
2783145 [TEST] CPU read @0x1ae
2783155 [L1] Cache miss: addr = 1ae
2783235 [L2] Cache miss: addr = 1ae
2784125 [MEM] Mem hit: addr = 6ed, data = e0
2784135 [L2] Cache Allocate: addr = 1ae data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2784145 [L1] Cache Allocate: addr = 1ae data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2784145 [L1] Cache hit from L2: addr = 1ae, data = ee
2784145 [TEST] CPU read @0x6fb
2784155 [L1] Cache miss: addr = 6fb
2784235 [L2] Cache miss: addr = 6fb
2785125 [MEM] Mem hit: addr = 1ae, data = a0
2785135 [L2] Cache Allocate: addr = 6fb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2785145 [L1] Cache Allocate: addr = 6fb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2785145 [L1] Cache hit from L2: addr = 6fb, data = bb
2785145 [TEST] CPU read @0x28d
2785155 [L1] Cache miss: addr = 28d
2785235 [L2] Cache miss: addr = 28d
2786125 [MEM] Mem hit: addr = 6fb, data = e0
2786135 [L2] Cache Allocate: addr = 28d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2786145 [L1] Cache Allocate: addr = 28d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2786145 [L1] Cache hit from L2: addr = 28d, data = ed
2786145 [TEST] CPU read @0x45a
2786155 [L1] Cache miss: addr = 45a
2786235 [L2] Cache miss: addr = 45a
2787125 [MEM] Mem hit: addr = 28d, data = 80
2787135 [L2] Cache Allocate: addr = 45a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2787145 [L1] Cache Allocate: addr = 45a data = 9f9e9d9c9b9a99989796959493929190
2787145 [L1] Cache hit from L2: addr = 45a, data = 9a
2787145 [TEST] CPU read @0x794
2787155 [L1] Cache miss: addr = 794
2787235 [L2] Cache miss: addr = 794
2788125 [MEM] Mem hit: addr = 45a, data = 40
2788135 [L2] Cache Allocate: addr = 794 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2788145 [L1] Cache Allocate: addr = 794 data = 5f5e5d5c5b5a59585756555453525150
2788145 [L1] Cache hit from L2: addr = 794, data = 54
2788145 [TEST] CPU read @0x643
2788155 [L1] Cache miss: addr = 643
2788235 [L2] Cache miss: addr = 643
2789125 [MEM] Mem hit: addr = 794, data = 80
2789135 [L2] Cache Allocate: addr = 643 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2789145 [L1] Cache Allocate: addr = 643 data = 8f8e8d8c8b8a89888786858483828180
2789145 [L1] Cache hit from L2: addr = 643, data = 83
2789145 [TEST] CPU read @0x473
2789155 [L1] Cache miss: addr = 473
2789235 [L2] Cache miss: addr = 473
2790125 [MEM] Mem hit: addr = 643, data = 40
2790135 [L2] Cache Allocate: addr = 473 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2790145 [L1] Cache Allocate: addr = 473 data = 5f5e5d5c5b5a59585756555453525150
2790145 [L1] Cache hit from L2: addr = 473, data = 53
2790145 [TEST] CPU read @0x6ba
2790155 [L1] Cache miss: addr = 6ba
2790235 [L2] Cache miss: addr = 6ba
2791125 [MEM] Mem hit: addr = 473, data = 60
2791135 [L2] Cache Allocate: addr = 6ba data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2791145 [L1] Cache Allocate: addr = 6ba data = 7f7e7d7c7b7a79787776757473727170
2791145 [L1] Cache hit from L2: addr = 6ba, data = 7a
2791145 [TEST] CPU read @0x447
2791155 [L1] Cache miss: addr = 447
2791235 [L2] Cache miss: addr = 447
2792125 [MEM] Mem hit: addr = 6ba, data = a0
2792135 [L2] Cache Allocate: addr = 447 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2792145 [L1] Cache Allocate: addr = 447 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2792145 [L1] Cache hit from L2: addr = 447, data = a7
2792145 [TEST] CPU read @0x083
2792155 [L1] Cache miss: addr = 083
2792235 [L2] Cache miss: addr = 083
2793125 [MEM] Mem hit: addr = 447, data = 40
2793135 [L2] Cache Allocate: addr = 083 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2793145 [L1] Cache Allocate: addr = 083 data = 4f4e4d4c4b4a49484746454443424140
2793145 [L1] Cache hit from L2: addr = 083, data = 43
2793145 [TEST] CPU read @0x1e9
2793155 [L1] Cache miss: addr = 1e9
2793235 [L2] Cache miss: addr = 1e9
2794125 [MEM] Mem hit: addr = 083, data = 80
2794135 [L2] Cache Allocate: addr = 1e9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2794145 [L1] Cache Allocate: addr = 1e9 data = 8f8e8d8c8b8a89888786858483828180
2794145 [L1] Cache hit from L2: addr = 1e9, data = 89
2794145 [TEST] CPU read @0x5c8
2794155 [L1] Cache miss: addr = 5c8
2794235 [L2] Cache hit: addr = 5c8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2794245 [L1] Cache Allocate: addr = 5c8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2794245 [L1] Cache hit from L2: addr = 5c8, data = a8
2794245 [TEST] CPU read @0x585
2794255 [L1] Cache miss: addr = 585
2794335 [L2] Cache miss: addr = 585
2795125 [MEM] Mem hit: addr = 1e9, data = e0
2795135 [L2] Cache Allocate: addr = 585 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2795145 [L1] Cache Allocate: addr = 585 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2795145 [L1] Cache hit from L2: addr = 585, data = e5
2795145 [TEST] CPU read @0x572
2795155 [L1] Cache miss: addr = 572
2795235 [L2] Cache miss: addr = 572
2796125 [MEM] Mem hit: addr = 585, data = 80
2796135 [L2] Cache Allocate: addr = 572 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2796145 [L1] Cache Allocate: addr = 572 data = 9f9e9d9c9b9a99989796959493929190
2796145 [L1] Cache hit from L2: addr = 572, data = 92
2796145 [TEST] CPU read @0x095
2796155 [L1] Cache miss: addr = 095
2796235 [L2] Cache miss: addr = 095
2797125 [MEM] Mem hit: addr = 572, data = 60
2797135 [L2] Cache Allocate: addr = 095 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2797145 [L1] Cache Allocate: addr = 095 data = 7f7e7d7c7b7a79787776757473727170
2797145 [L1] Cache hit from L2: addr = 095, data = 75
2797145 [TEST] CPU read @0x606
2797155 [L1] Cache miss: addr = 606
2797235 [L2] Cache miss: addr = 606
2798125 [MEM] Mem hit: addr = 095, data = 80
2798135 [L2] Cache Allocate: addr = 606 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2798145 [L1] Cache Allocate: addr = 606 data = 8f8e8d8c8b8a89888786858483828180
2798145 [L1] Cache hit from L2: addr = 606, data = 86
2798145 [TEST] CPU read @0x43a
2798155 [L1] Cache miss: addr = 43a
2798235 [L2] Cache miss: addr = 43a
2799125 [MEM] Mem hit: addr = 606, data = 00
2799135 [L2] Cache Allocate: addr = 43a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2799145 [L1] Cache Allocate: addr = 43a data = 1f1e1d1c1b1a19181716151413121110
2799145 [L1] Cache hit from L2: addr = 43a, data = 1a
2799145 [TEST] CPU read @0x134
2799155 [L1] Cache miss: addr = 134
2799235 [L2] Cache miss: addr = 134
2800125 [MEM] Mem hit: addr = 43a, data = 20
2800135 [L2] Cache Allocate: addr = 134 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2800145 [L1] Cache Allocate: addr = 134 data = 3f3e3d3c3b3a39383736353433323130
2800145 [L1] Cache hit from L2: addr = 134, data = 34
2800145 [TEST] CPU read @0x305
2800155 [L1] Cache miss: addr = 305
2800235 [L2] Cache miss: addr = 305
2801125 [MEM] Mem hit: addr = 134, data = 20
2801135 [L2] Cache Allocate: addr = 305 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2801145 [L1] Cache Allocate: addr = 305 data = 2f2e2d2c2b2a29282726252423222120
2801145 [L1] Cache hit from L2: addr = 305, data = 25
2801145 [TEST] CPU read @0x57d
2801155 [L1] Cache miss: addr = 57d
2801235 [L2] Cache miss: addr = 57d
2802125 [MEM] Mem hit: addr = 305, data = 00
2802135 [L2] Cache Allocate: addr = 57d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2802145 [L1] Cache Allocate: addr = 57d data = 1f1e1d1c1b1a19181716151413121110
2802145 [L1] Cache hit from L2: addr = 57d, data = 1d
2802145 [TEST] CPU read @0x751
2802155 [L1] Cache miss: addr = 751
2802235 [L2] Cache miss: addr = 751
2803125 [MEM] Mem hit: addr = 57d, data = 60
2803135 [L2] Cache Allocate: addr = 751 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2803145 [L1] Cache Allocate: addr = 751 data = 7f7e7d7c7b7a79787776757473727170
2803145 [L1] Cache hit from L2: addr = 751, data = 71
2803145 [TEST] CPU read @0x7fe
2803155 [L1] Cache miss: addr = 7fe
2803235 [L2] Cache miss: addr = 7fe
2804125 [MEM] Mem hit: addr = 751, data = 40
2804135 [L2] Cache Allocate: addr = 7fe data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2804145 [L1] Cache Allocate: addr = 7fe data = 5f5e5d5c5b5a59585756555453525150
2804145 [L1] Cache hit from L2: addr = 7fe, data = 5e
2804145 [TEST] CPU read @0x738
2804155 [L1] Cache miss: addr = 738
2804235 [L2] Cache miss: addr = 738
2805125 [MEM] Mem hit: addr = 7fe, data = e0
2805135 [L2] Cache Allocate: addr = 738 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2805145 [L1] Cache Allocate: addr = 738 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2805145 [L1] Cache hit from L2: addr = 738, data = f8
2805145 [TEST] CPU read @0x57d
2805155 [L1] Cache miss: addr = 57d
2805235 [L2] Cache miss: addr = 57d
2806125 [MEM] Mem hit: addr = 738, data = 20
2806135 [L2] Cache Allocate: addr = 57d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2806145 [L1] Cache Allocate: addr = 57d data = 3f3e3d3c3b3a39383736353433323130
2806145 [L1] Cache hit from L2: addr = 57d, data = 3d
2806145 [TEST] CPU read @0x7d0
2806155 [L1] Cache miss: addr = 7d0
2806235 [L2] Cache hit: addr = 7d0, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2806245 [L1] Cache Allocate: addr = 7d0 data = 4f4e4d4c4b4a49484746454443424140
2806245 [L1] Cache hit from L2: addr = 7d0, data = 40
2806245 [TEST] CPU read @0x654
2806255 [L1] Cache miss: addr = 654
2806335 [L2] Cache miss: addr = 654
2807125 [MEM] Mem hit: addr = 57d, data = 60
2807135 [L2] Cache Allocate: addr = 654 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2807145 [L1] Cache Allocate: addr = 654 data = 7f7e7d7c7b7a79787776757473727170
2807145 [L1] Cache hit from L2: addr = 654, data = 74
2807145 [TEST] CPU read @0x19a
2807155 [L1] Cache miss: addr = 19a
2807235 [L2] Cache miss: addr = 19a
2808125 [MEM] Mem hit: addr = 654, data = 40
2808135 [L2] Cache Allocate: addr = 19a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2808145 [L1] Cache Allocate: addr = 19a data = 5f5e5d5c5b5a59585756555453525150
2808145 [L1] Cache hit from L2: addr = 19a, data = 5a
2808145 [TEST] CPU read @0x259
2808155 [L1] Cache miss: addr = 259
2808235 [L2] Cache hit: addr = 259, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2808245 [L1] Cache Allocate: addr = 259 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2808245 [L1] Cache hit from L2: addr = 259, data = e9
2808245 [TEST] CPU read @0x2e0
2808255 [L1] Cache hit: addr = 2e0, data = c0
2808265 [TEST] CPU read @0x382
2808275 [L1] Cache miss: addr = 382
2808335 [L2] Cache miss: addr = 382
2809125 [MEM] Mem hit: addr = 19a, data = 80
2809135 [L2] Cache Allocate: addr = 382 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2809145 [L1] Cache Allocate: addr = 382 data = 8f8e8d8c8b8a89888786858483828180
2809145 [L1] Cache hit from L2: addr = 382, data = 82
2809145 [TEST] CPU read @0x0b7
2809155 [L1] Cache miss: addr = 0b7
2809235 [L2] Cache miss: addr = 0b7
2810125 [MEM] Mem hit: addr = 382, data = 80
2810135 [L2] Cache Allocate: addr = 0b7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2810145 [L1] Cache Allocate: addr = 0b7 data = 9f9e9d9c9b9a99989796959493929190
2810145 [L1] Cache hit from L2: addr = 0b7, data = 97
2810145 [TEST] CPU read @0x197
2810155 [L1] Cache miss: addr = 197
2810235 [L2] Cache miss: addr = 197
2811125 [MEM] Mem hit: addr = 0b7, data = a0
2811135 [L2] Cache Allocate: addr = 197 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2811145 [L1] Cache Allocate: addr = 197 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2811145 [L1] Cache hit from L2: addr = 197, data = b7
2811145 [TEST] CPU read @0x5cc
2811155 [L1] Cache miss: addr = 5cc
2811235 [L2] Cache hit: addr = 5cc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2811245 [L1] Cache Allocate: addr = 5cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2811245 [L1] Cache hit from L2: addr = 5cc, data = ac
2811245 [TEST] CPU read @0x59c
2811255 [L1] Cache miss: addr = 59c
2811335 [L2] Cache miss: addr = 59c
2812125 [MEM] Mem hit: addr = 197, data = 80
2812135 [L2] Cache Allocate: addr = 59c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2812145 [L1] Cache Allocate: addr = 59c data = 9f9e9d9c9b9a99989796959493929190
2812145 [L1] Cache hit from L2: addr = 59c, data = 9c
2812145 [TEST] CPU read @0x78c
2812155 [L1] Cache miss: addr = 78c
2812235 [L2] Cache miss: addr = 78c
2813125 [MEM] Mem hit: addr = 59c, data = 80
2813135 [L2] Cache Allocate: addr = 78c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2813145 [L1] Cache Allocate: addr = 78c data = 8f8e8d8c8b8a89888786858483828180
2813145 [L1] Cache hit from L2: addr = 78c, data = 8c
2813145 [TEST] CPU read @0x68e
2813155 [L1] Cache miss: addr = 68e
2813235 [L2] Cache miss: addr = 68e
2814125 [MEM] Mem hit: addr = 78c, data = 80
2814135 [L2] Cache Allocate: addr = 68e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2814145 [L1] Cache Allocate: addr = 68e data = 8f8e8d8c8b8a89888786858483828180
2814145 [L1] Cache hit from L2: addr = 68e, data = 8e
2814145 [TEST] CPU read @0x398
2814155 [L1] Cache miss: addr = 398
2814235 [L2] Cache miss: addr = 398
2815125 [MEM] Mem hit: addr = 68e, data = 80
2815135 [L2] Cache Allocate: addr = 398 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2815145 [L1] Cache Allocate: addr = 398 data = 9f9e9d9c9b9a99989796959493929190
2815145 [L1] Cache hit from L2: addr = 398, data = 98
2815145 [TEST] CPU read @0x3b9
2815155 [L1] Cache miss: addr = 3b9
2815235 [L2] Cache miss: addr = 3b9
2816125 [MEM] Mem hit: addr = 398, data = 80
2816135 [L2] Cache Allocate: addr = 3b9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2816145 [L1] Cache Allocate: addr = 3b9 data = 9f9e9d9c9b9a99989796959493929190
2816145 [L1] Cache hit from L2: addr = 3b9, data = 99
2816145 [TEST] CPU read @0x7d0
2816155 [L1] Cache miss: addr = 7d0
2816235 [L2] Cache hit: addr = 7d0, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2816245 [L1] Cache Allocate: addr = 7d0 data = 4f4e4d4c4b4a49484746454443424140
2816245 [L1] Cache hit from L2: addr = 7d0, data = 40
2816245 [TEST] CPU read @0x4df
2816255 [L1] Cache miss: addr = 4df
2816335 [L2] Cache hit: addr = 4df, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2816345 [L1] Cache Allocate: addr = 4df data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2816345 [L1] Cache hit from L2: addr = 4df, data = ef
2816345 [TEST] CPU read @0x746
2816355 [L1] Cache miss: addr = 746
2816435 [L2] Cache miss: addr = 746
2817125 [MEM] Mem hit: addr = 3b9, data = a0
2817135 [L2] Cache Allocate: addr = 746 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2817145 [L1] Cache Allocate: addr = 746 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2817145 [L1] Cache hit from L2: addr = 746, data = a6
2817145 [TEST] CPU read @0x293
2817155 [L1] Cache miss: addr = 293
2817235 [L2] Cache miss: addr = 293
2818125 [MEM] Mem hit: addr = 746, data = 40
2818135 [L2] Cache Allocate: addr = 293 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2818145 [L1] Cache Allocate: addr = 293 data = 5f5e5d5c5b5a59585756555453525150
2818145 [L1] Cache hit from L2: addr = 293, data = 53
2818145 [TEST] CPU read @0x2f9
2818155 [L1] Cache miss: addr = 2f9
2818235 [L2] Cache hit: addr = 2f9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2818245 [L1] Cache Allocate: addr = 2f9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2818245 [L1] Cache hit from L2: addr = 2f9, data = c9
2818245 [TEST] CPU read @0x3d7
2818255 [L1] Cache miss: addr = 3d7
2818335 [L2] Cache miss: addr = 3d7
2819125 [MEM] Mem hit: addr = 293, data = 80
2819135 [L2] Cache Allocate: addr = 3d7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2819145 [L1] Cache Allocate: addr = 3d7 data = 9f9e9d9c9b9a99989796959493929190
2819145 [L1] Cache hit from L2: addr = 3d7, data = 97
2819145 [TEST] CPU read @0x563
2819155 [L1] Cache miss: addr = 563
2819235 [L2] Cache miss: addr = 563
2820125 [MEM] Mem hit: addr = 3d7, data = c0
2820135 [L2] Cache Allocate: addr = 563 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2820145 [L1] Cache Allocate: addr = 563 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2820145 [L1] Cache hit from L2: addr = 563, data = c3
2820145 [TEST] CPU read @0x555
2820155 [L1] Cache hit: addr = 555, data = d5
2820165 [TEST] CPU read @0x66d
2820175 [L1] Cache miss: addr = 66d
2820235 [L2] Cache miss: addr = 66d
2821125 [MEM] Mem hit: addr = 563, data = 60
2821135 [L2] Cache Allocate: addr = 66d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2821145 [L1] Cache Allocate: addr = 66d data = 6f6e6d6c6b6a69686766656463626160
2821145 [L1] Cache hit from L2: addr = 66d, data = 6d
2821145 [TEST] CPU read @0x117
2821155 [L1] Cache miss: addr = 117
2821235 [L2] Cache miss: addr = 117
2822125 [MEM] Mem hit: addr = 66d, data = 60
2822135 [L2] Cache Allocate: addr = 117 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2822145 [L1] Cache Allocate: addr = 117 data = 7f7e7d7c7b7a79787776757473727170
2822145 [L1] Cache hit from L2: addr = 117, data = 77
2822145 [TEST] CPU read @0x2e8
2822155 [L1] Cache hit: addr = 2e8, data = c8
2822165 [TEST] CPU read @0x7cc
2822175 [L1] Cache miss: addr = 7cc
2822235 [L2] Cache hit: addr = 7cc, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2822245 [L1] Cache Allocate: addr = 7cc data = 4f4e4d4c4b4a49484746454443424140
2822245 [L1] Cache hit from L2: addr = 7cc, data = 4c
2822245 [TEST] CPU read @0x6ac
2822255 [L1] Cache miss: addr = 6ac
2822335 [L2] Cache miss: addr = 6ac
2823125 [MEM] Mem hit: addr = 117, data = 00
2823135 [L2] Cache Allocate: addr = 6ac data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2823145 [L1] Cache Allocate: addr = 6ac data = 0f0e0d0c0b0a09080706050403020100
2823145 [L1] Cache hit from L2: addr = 6ac, data = 0c
2823145 [TEST] CPU read @0x492
2823155 [L1] Cache miss: addr = 492
2823235 [L2] Cache hit: addr = 492, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2823245 [L1] Cache Allocate: addr = 492 data = 2f2e2d2c2b2a29282726252423222120
2823245 [L1] Cache hit from L2: addr = 492, data = 22
2823245 [TEST] CPU read @0x31f
2823255 [L1] Cache miss: addr = 31f
2823335 [L2] Cache miss: addr = 31f
2824125 [MEM] Mem hit: addr = 6ac, data = a0
2824135 [L2] Cache Allocate: addr = 31f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2824145 [L1] Cache Allocate: addr = 31f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2824145 [L1] Cache hit from L2: addr = 31f, data = bf
2824145 [TEST] CPU read @0x2a8
2824155 [L1] Cache miss: addr = 2a8
2824235 [L2] Cache miss: addr = 2a8
2825125 [MEM] Mem hit: addr = 31f, data = 00
2825135 [L2] Cache Allocate: addr = 2a8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2825145 [L1] Cache Allocate: addr = 2a8 data = 0f0e0d0c0b0a09080706050403020100
2825145 [L1] Cache hit from L2: addr = 2a8, data = 08
2825145 [TEST] CPU read @0x0c2
2825155 [L1] Cache miss: addr = 0c2
2825235 [L2] Cache miss: addr = 0c2
2826125 [MEM] Mem hit: addr = 2a8, data = a0
2826135 [L2] Cache Allocate: addr = 0c2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2826145 [L1] Cache Allocate: addr = 0c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2826145 [L1] Cache hit from L2: addr = 0c2, data = a2
2826145 [TEST] CPU read @0x346
2826155 [L1] Cache miss: addr = 346
2826235 [L2] Cache miss: addr = 346
2827125 [MEM] Mem hit: addr = 0c2, data = c0
2827135 [L2] Cache Allocate: addr = 346 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2827145 [L1] Cache Allocate: addr = 346 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2827145 [L1] Cache hit from L2: addr = 346, data = c6
2827145 [TEST] CPU read @0x187
2827155 [L1] Cache miss: addr = 187
2827235 [L2] Cache miss: addr = 187
2828125 [MEM] Mem hit: addr = 346, data = 40
2828135 [L2] Cache Allocate: addr = 187 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2828145 [L1] Cache Allocate: addr = 187 data = 4f4e4d4c4b4a49484746454443424140
2828145 [L1] Cache hit from L2: addr = 187, data = 47
2828145 [TEST] CPU read @0x00d
2828155 [L1] Cache miss: addr = 00d
2828235 [L2] Cache miss: addr = 00d
2829125 [MEM] Mem hit: addr = 187, data = 80
2829135 [L2] Cache Allocate: addr = 00d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2829145 [L1] Cache Allocate: addr = 00d data = 8f8e8d8c8b8a89888786858483828180
2829145 [L1] Cache hit from L2: addr = 00d, data = 8d
2829145 [TEST] CPU read @0x0f2
2829155 [L1] Cache miss: addr = 0f2
2829235 [L2] Cache miss: addr = 0f2
2830125 [MEM] Mem hit: addr = 00d, data = 00
2830135 [L2] Cache Allocate: addr = 0f2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2830145 [L1] Cache Allocate: addr = 0f2 data = 1f1e1d1c1b1a19181716151413121110
2830145 [L1] Cache hit from L2: addr = 0f2, data = 12
2830145 [TEST] CPU read @0x7b6
2830155 [L1] Cache miss: addr = 7b6
2830235 [L2] Cache miss: addr = 7b6
2831125 [MEM] Mem hit: addr = 0f2, data = e0
2831135 [L2] Cache Allocate: addr = 7b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2831145 [L1] Cache Allocate: addr = 7b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2831145 [L1] Cache hit from L2: addr = 7b6, data = f6
2831145 [TEST] CPU read @0x266
2831155 [L1] Cache miss: addr = 266
2831235 [L2] Cache miss: addr = 266
2832125 [MEM] Mem hit: addr = 7b6, data = a0
2832135 [L2] Cache Allocate: addr = 266 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2832145 [L1] Cache Allocate: addr = 266 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2832145 [L1] Cache hit from L2: addr = 266, data = a6
2832145 [TEST] CPU read @0x234
2832155 [L1] Cache miss: addr = 234
2832235 [L2] Cache hit: addr = 234, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2832245 [L1] Cache Allocate: addr = 234 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2832245 [L1] Cache hit from L2: addr = 234, data = e4
2832245 [TEST] CPU read @0x6d2
2832255 [L1] Cache hit: addr = 6d2, data = b2
2832265 [TEST] CPU read @0x497
2832275 [L1] Cache miss: addr = 497
2832335 [L2] Cache hit: addr = 497, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2832345 [L1] Cache Allocate: addr = 497 data = 2f2e2d2c2b2a29282726252423222120
2832345 [L1] Cache hit from L2: addr = 497, data = 27
2832345 [TEST] CPU read @0x21b
2832355 [L1] Cache miss: addr = 21b
2832435 [L2] Cache miss: addr = 21b
2833125 [MEM] Mem hit: addr = 266, data = 60
2833135 [L2] Cache Allocate: addr = 21b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2833145 [L1] Cache Allocate: addr = 21b data = 7f7e7d7c7b7a79787776757473727170
2833145 [L1] Cache hit from L2: addr = 21b, data = 7b
2833145 [TEST] CPU read @0x342
2833155 [L1] Cache miss: addr = 342
2833235 [L2] Cache miss: addr = 342
2834125 [MEM] Mem hit: addr = 21b, data = 00
2834135 [L2] Cache Allocate: addr = 342 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2834145 [L1] Cache Allocate: addr = 342 data = 0f0e0d0c0b0a09080706050403020100
2834145 [L1] Cache hit from L2: addr = 342, data = 02
2834145 [TEST] CPU read @0x4cd
2834155 [L1] Cache hit: addr = 4cd, data = ed
2834165 [TEST] CPU read @0x7a7
2834175 [L1] Cache miss: addr = 7a7
2834235 [L2] Cache miss: addr = 7a7
2835125 [MEM] Mem hit: addr = 342, data = 40
2835135 [L2] Cache Allocate: addr = 7a7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2835145 [L1] Cache Allocate: addr = 7a7 data = 4f4e4d4c4b4a49484746454443424140
2835145 [L1] Cache hit from L2: addr = 7a7, data = 47
2835145 [TEST] CPU read @0x6ba
2835155 [L1] Cache miss: addr = 6ba
2835235 [L2] Cache miss: addr = 6ba
2836125 [MEM] Mem hit: addr = 7a7, data = a0
2836135 [L2] Cache Allocate: addr = 6ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2836145 [L1] Cache Allocate: addr = 6ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2836145 [L1] Cache hit from L2: addr = 6ba, data = ba
2836145 [TEST] CPU read @0x71d
2836155 [L1] Cache miss: addr = 71d
2836235 [L2] Cache miss: addr = 71d
2837125 [MEM] Mem hit: addr = 6ba, data = a0
2837135 [L2] Cache Allocate: addr = 71d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2837145 [L1] Cache Allocate: addr = 71d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2837145 [L1] Cache hit from L2: addr = 71d, data = bd
2837145 [TEST] CPU read @0x051
2837155 [L1] Cache miss: addr = 051
2837235 [L2] Cache miss: addr = 051
2838125 [MEM] Mem hit: addr = 71d, data = 00
2838135 [L2] Cache Allocate: addr = 051 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2838145 [L1] Cache Allocate: addr = 051 data = 1f1e1d1c1b1a19181716151413121110
2838145 [L1] Cache hit from L2: addr = 051, data = 11
2838145 [TEST] CPU read @0x426
2838155 [L1] Cache miss: addr = 426
2838235 [L2] Cache miss: addr = 426
2839125 [MEM] Mem hit: addr = 051, data = 40
2839135 [L2] Cache Allocate: addr = 426 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2839145 [L1] Cache Allocate: addr = 426 data = 4f4e4d4c4b4a49484746454443424140
2839145 [L1] Cache hit from L2: addr = 426, data = 46
2839145 [TEST] CPU read @0x722
2839155 [L1] Cache miss: addr = 722
2839235 [L2] Cache miss: addr = 722
2840125 [MEM] Mem hit: addr = 426, data = 20
2840135 [L2] Cache Allocate: addr = 722 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2840145 [L1] Cache Allocate: addr = 722 data = 2f2e2d2c2b2a29282726252423222120
2840145 [L1] Cache hit from L2: addr = 722, data = 22
2840145 [TEST] CPU read @0x369
2840155 [L1] Cache hit: addr = 369, data = c9
2840165 [TEST] CPU read @0x386
2840175 [L1] Cache miss: addr = 386
2840235 [L2] Cache miss: addr = 386
2841125 [MEM] Mem hit: addr = 722, data = 20
2841135 [L2] Cache Allocate: addr = 386 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2841145 [L1] Cache Allocate: addr = 386 data = 2f2e2d2c2b2a29282726252423222120
2841145 [L1] Cache hit from L2: addr = 386, data = 26
2841145 [TEST] CPU read @0x7f0
2841155 [L1] Cache miss: addr = 7f0
2841235 [L2] Cache miss: addr = 7f0
2842125 [MEM] Mem hit: addr = 386, data = 80
2842135 [L2] Cache Allocate: addr = 7f0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2842145 [L1] Cache Allocate: addr = 7f0 data = 9f9e9d9c9b9a99989796959493929190
2842145 [L1] Cache hit from L2: addr = 7f0, data = 90
2842145 [TEST] CPU read @0x410
2842155 [L1] Cache miss: addr = 410
2842235 [L2] Cache miss: addr = 410
2843125 [MEM] Mem hit: addr = 7f0, data = e0
2843135 [L2] Cache Allocate: addr = 410 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2843145 [L1] Cache Allocate: addr = 410 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2843145 [L1] Cache hit from L2: addr = 410, data = f0
2843145 [TEST] CPU read @0x575
2843155 [L1] Cache miss: addr = 575
2843235 [L2] Cache miss: addr = 575
2844125 [MEM] Mem hit: addr = 410, data = 00
2844135 [L2] Cache Allocate: addr = 575 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2844145 [L1] Cache Allocate: addr = 575 data = 1f1e1d1c1b1a19181716151413121110
2844145 [L1] Cache hit from L2: addr = 575, data = 15
2844145 [TEST] CPU read @0x4e8
2844155 [L1] Cache miss: addr = 4e8
2844235 [L2] Cache hit: addr = 4e8, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2844245 [L1] Cache Allocate: addr = 4e8 data = 8f8e8d8c8b8a89888786858483828180
2844245 [L1] Cache hit from L2: addr = 4e8, data = 88
2844245 [TEST] CPU read @0x3a4
2844255 [L1] Cache miss: addr = 3a4
2844335 [L2] Cache miss: addr = 3a4
2845125 [MEM] Mem hit: addr = 575, data = 60
2845135 [L2] Cache Allocate: addr = 3a4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2845145 [L1] Cache Allocate: addr = 3a4 data = 6f6e6d6c6b6a69686766656463626160
2845145 [L1] Cache hit from L2: addr = 3a4, data = 64
2845145 [TEST] CPU read @0x755
2845155 [L1] Cache miss: addr = 755
2845235 [L2] Cache miss: addr = 755
2846125 [MEM] Mem hit: addr = 3a4, data = a0
2846135 [L2] Cache Allocate: addr = 755 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2846145 [L1] Cache Allocate: addr = 755 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2846145 [L1] Cache hit from L2: addr = 755, data = b5
2846145 [TEST] CPU read @0x345
2846155 [L1] Cache miss: addr = 345
2846235 [L2] Cache miss: addr = 345
2847125 [MEM] Mem hit: addr = 755, data = 40
2847135 [L2] Cache Allocate: addr = 345 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2847145 [L1] Cache Allocate: addr = 345 data = 4f4e4d4c4b4a49484746454443424140
2847145 [L1] Cache hit from L2: addr = 345, data = 45
2847145 [TEST] CPU read @0x49e
2847155 [L1] Cache miss: addr = 49e
2847235 [L2] Cache hit: addr = 49e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2847245 [L1] Cache Allocate: addr = 49e data = 2f2e2d2c2b2a29282726252423222120
2847245 [L1] Cache hit from L2: addr = 49e, data = 2e
2847245 [TEST] CPU read @0x7da
2847255 [L1] Cache miss: addr = 7da
2847335 [L2] Cache hit: addr = 7da, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2847345 [L1] Cache Allocate: addr = 7da data = 4f4e4d4c4b4a49484746454443424140
2847345 [L1] Cache hit from L2: addr = 7da, data = 4a
2847345 [TEST] CPU read @0x4bb
2847355 [L1] Cache miss: addr = 4bb
2847435 [L2] Cache miss: addr = 4bb
2848125 [MEM] Mem hit: addr = 345, data = 40
2848135 [L2] Cache Allocate: addr = 4bb data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2848145 [L1] Cache Allocate: addr = 4bb data = 5f5e5d5c5b5a59585756555453525150
2848145 [L1] Cache hit from L2: addr = 4bb, data = 5b
2848145 [TEST] CPU read @0x66c
2848155 [L1] Cache miss: addr = 66c
2848235 [L2] Cache miss: addr = 66c
2849125 [MEM] Mem hit: addr = 4bb, data = a0
2849135 [L2] Cache Allocate: addr = 66c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2849145 [L1] Cache Allocate: addr = 66c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2849145 [L1] Cache hit from L2: addr = 66c, data = ac
2849145 [TEST] CPU read @0x4d8
2849155 [L1] Cache miss: addr = 4d8
2849235 [L2] Cache hit: addr = 4d8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2849245 [L1] Cache Allocate: addr = 4d8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2849245 [L1] Cache hit from L2: addr = 4d8, data = e8
2849245 [TEST] CPU read @0x2de
2849255 [L1] Cache miss: addr = 2de
2849335 [L2] Cache miss: addr = 2de
2850125 [MEM] Mem hit: addr = 66c, data = 60
2850135 [L2] Cache Allocate: addr = 2de data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2850145 [L1] Cache Allocate: addr = 2de data = 7f7e7d7c7b7a79787776757473727170
2850145 [L1] Cache hit from L2: addr = 2de, data = 7e
2850145 [TEST] CPU read @0x3c1
2850155 [L1] Cache miss: addr = 3c1
2850235 [L2] Cache miss: addr = 3c1
2851125 [MEM] Mem hit: addr = 2de, data = c0
2851135 [L2] Cache Allocate: addr = 3c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2851145 [L1] Cache Allocate: addr = 3c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2851145 [L1] Cache hit from L2: addr = 3c1, data = c1
2851145 [TEST] CPU read @0x305
2851155 [L1] Cache miss: addr = 305
2851235 [L2] Cache miss: addr = 305
2852125 [MEM] Mem hit: addr = 3c1, data = c0
2852135 [L2] Cache Allocate: addr = 305 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2852145 [L1] Cache Allocate: addr = 305 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2852145 [L1] Cache hit from L2: addr = 305, data = c5
2852145 [TEST] CPU read @0x025
2852155 [L1] Cache miss: addr = 025
2852235 [L2] Cache miss: addr = 025
2853125 [MEM] Mem hit: addr = 305, data = 00
2853135 [L2] Cache Allocate: addr = 025 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2853145 [L1] Cache Allocate: addr = 025 data = 0f0e0d0c0b0a09080706050403020100
2853145 [L1] Cache hit from L2: addr = 025, data = 05
2853145 [TEST] CPU read @0x3e1
2853155 [L1] Cache miss: addr = 3e1
2853235 [L2] Cache hit: addr = 3e1, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2853245 [L1] Cache Allocate: addr = 3e1 data = 6f6e6d6c6b6a69686766656463626160
2853245 [L1] Cache hit from L2: addr = 3e1, data = 61
2853245 [TEST] CPU read @0x2b5
2853255 [L1] Cache miss: addr = 2b5
2853335 [L2] Cache miss: addr = 2b5
2854125 [MEM] Mem hit: addr = 025, data = 20
2854135 [L2] Cache Allocate: addr = 2b5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2854145 [L1] Cache Allocate: addr = 2b5 data = 3f3e3d3c3b3a39383736353433323130
2854145 [L1] Cache hit from L2: addr = 2b5, data = 35
2854145 [TEST] CPU read @0x260
2854155 [L1] Cache miss: addr = 260
2854235 [L2] Cache miss: addr = 260
2855125 [MEM] Mem hit: addr = 2b5, data = a0
2855135 [L2] Cache Allocate: addr = 260 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2855145 [L1] Cache Allocate: addr = 260 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2855145 [L1] Cache hit from L2: addr = 260, data = a0
2855145 [TEST] CPU read @0x7fc
2855155 [L1] Cache miss: addr = 7fc
2855235 [L2] Cache miss: addr = 7fc
2856125 [MEM] Mem hit: addr = 260, data = 60
2856135 [L2] Cache Allocate: addr = 7fc data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2856145 [L1] Cache Allocate: addr = 7fc data = 7f7e7d7c7b7a79787776757473727170
2856145 [L1] Cache hit from L2: addr = 7fc, data = 7c
2856145 [TEST] CPU read @0x626
2856155 [L1] Cache miss: addr = 626
2856235 [L2] Cache miss: addr = 626
2857125 [MEM] Mem hit: addr = 7fc, data = e0
2857135 [L2] Cache Allocate: addr = 626 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2857145 [L1] Cache Allocate: addr = 626 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2857145 [L1] Cache hit from L2: addr = 626, data = e6
2857145 [TEST] CPU read @0x14b
2857155 [L1] Cache miss: addr = 14b
2857235 [L2] Cache miss: addr = 14b
2858125 [MEM] Mem hit: addr = 626, data = 20
2858135 [L2] Cache Allocate: addr = 14b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2858145 [L1] Cache Allocate: addr = 14b data = 2f2e2d2c2b2a29282726252423222120
2858145 [L1] Cache hit from L2: addr = 14b, data = 2b
2858145 [TEST] CPU read @0x0c0
2858155 [L1] Cache miss: addr = 0c0
2858235 [L2] Cache miss: addr = 0c0
2859125 [MEM] Mem hit: addr = 14b, data = 40
2859135 [L2] Cache Allocate: addr = 0c0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2859145 [L1] Cache Allocate: addr = 0c0 data = 4f4e4d4c4b4a49484746454443424140
2859145 [L1] Cache hit from L2: addr = 0c0, data = 40
2859145 [TEST] CPU read @0x16a
2859155 [L1] Cache miss: addr = 16a
2859235 [L2] Cache hit: addr = 16a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2859245 [L1] Cache Allocate: addr = 16a data = 4f4e4d4c4b4a49484746454443424140
2859245 [L1] Cache hit from L2: addr = 16a, data = 4a
2859245 [TEST] CPU read @0x00e
2859255 [L1] Cache miss: addr = 00e
2859335 [L2] Cache miss: addr = 00e
2860125 [MEM] Mem hit: addr = 0c0, data = c0
2860135 [L2] Cache Allocate: addr = 00e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2860145 [L1] Cache Allocate: addr = 00e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2860145 [L1] Cache hit from L2: addr = 00e, data = ce
2860145 [TEST] CPU read @0x04f
2860155 [L1] Cache miss: addr = 04f
2860235 [L2] Cache miss: addr = 04f
2861125 [MEM] Mem hit: addr = 00e, data = 00
2861135 [L2] Cache Allocate: addr = 04f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2861145 [L1] Cache Allocate: addr = 04f data = 0f0e0d0c0b0a09080706050403020100
2861145 [L1] Cache hit from L2: addr = 04f, data = 0f
2861145 [TEST] CPU read @0x2c8
2861155 [L1] Cache miss: addr = 2c8
2861235 [L2] Cache miss: addr = 2c8
2862125 [MEM] Mem hit: addr = 04f, data = 40
2862135 [L2] Cache Allocate: addr = 2c8 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2862145 [L1] Cache Allocate: addr = 2c8 data = 4f4e4d4c4b4a49484746454443424140
2862145 [L1] Cache hit from L2: addr = 2c8, data = 48
2862145 [TEST] CPU read @0x32c
2862155 [L1] Cache miss: addr = 32c
2862235 [L2] Cache miss: addr = 32c
2863125 [MEM] Mem hit: addr = 2c8, data = c0
2863135 [L2] Cache Allocate: addr = 32c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2863145 [L1] Cache Allocate: addr = 32c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2863145 [L1] Cache hit from L2: addr = 32c, data = cc
2863145 [TEST] CPU read @0x397
2863155 [L1] Cache miss: addr = 397
2863235 [L2] Cache miss: addr = 397
2864125 [MEM] Mem hit: addr = 32c, data = 20
2864135 [L2] Cache Allocate: addr = 397 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2864145 [L1] Cache Allocate: addr = 397 data = 3f3e3d3c3b3a39383736353433323130
2864145 [L1] Cache hit from L2: addr = 397, data = 37
2864145 [TEST] CPU read @0x180
2864155 [L1] Cache miss: addr = 180
2864235 [L2] Cache miss: addr = 180
2865125 [MEM] Mem hit: addr = 397, data = 80
2865135 [L2] Cache Allocate: addr = 180 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2865145 [L1] Cache Allocate: addr = 180 data = 8f8e8d8c8b8a89888786858483828180
2865145 [L1] Cache hit from L2: addr = 180, data = 80
2865145 [TEST] CPU read @0x4d6
2865155 [L1] Cache miss: addr = 4d6
2865235 [L2] Cache hit: addr = 4d6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2865245 [L1] Cache Allocate: addr = 4d6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2865245 [L1] Cache hit from L2: addr = 4d6, data = e6
2865245 [TEST] CPU read @0x211
2865255 [L1] Cache miss: addr = 211
2865335 [L2] Cache miss: addr = 211
2866125 [MEM] Mem hit: addr = 180, data = 80
2866135 [L2] Cache Allocate: addr = 211 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2866145 [L1] Cache Allocate: addr = 211 data = 9f9e9d9c9b9a99989796959493929190
2866145 [L1] Cache hit from L2: addr = 211, data = 91
2866145 [TEST] CPU read @0x52a
2866155 [L1] Cache miss: addr = 52a
2866235 [L2] Cache miss: addr = 52a
2867125 [MEM] Mem hit: addr = 211, data = 00
2867135 [L2] Cache Allocate: addr = 52a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2867145 [L1] Cache Allocate: addr = 52a data = 0f0e0d0c0b0a09080706050403020100
2867145 [L1] Cache hit from L2: addr = 52a, data = 0a
2867145 [TEST] CPU read @0x235
2867155 [L1] Cache miss: addr = 235
2867235 [L2] Cache hit: addr = 235, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2867245 [L1] Cache Allocate: addr = 235 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2867245 [L1] Cache hit from L2: addr = 235, data = e5
2867245 [TEST] CPU read @0x20a
2867255 [L1] Cache miss: addr = 20a
2867335 [L2] Cache hit: addr = 20a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2867345 [L1] Cache Allocate: addr = 20a data = 8f8e8d8c8b8a89888786858483828180
2867345 [L1] Cache hit from L2: addr = 20a, data = 8a
2867345 [TEST] CPU read @0x202
2867355 [L1] Cache hit: addr = 202, data = 82
2867365 [TEST] CPU read @0x741
2867375 [L1] Cache miss: addr = 741
2867435 [L2] Cache miss: addr = 741
2868125 [MEM] Mem hit: addr = 52a, data = 20
2868135 [L2] Cache Allocate: addr = 741 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2868145 [L1] Cache Allocate: addr = 741 data = 2f2e2d2c2b2a29282726252423222120
2868145 [L1] Cache hit from L2: addr = 741, data = 21
2868145 [TEST] CPU read @0x4d9
2868155 [L1] Cache miss: addr = 4d9
2868235 [L2] Cache hit: addr = 4d9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2868245 [L1] Cache Allocate: addr = 4d9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2868245 [L1] Cache hit from L2: addr = 4d9, data = e9
2868245 [TEST] CPU read @0x02b
2868255 [L1] Cache miss: addr = 02b
2868335 [L2] Cache miss: addr = 02b
2869125 [MEM] Mem hit: addr = 741, data = 40
2869135 [L2] Cache Allocate: addr = 02b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2869145 [L1] Cache Allocate: addr = 02b data = 4f4e4d4c4b4a49484746454443424140
2869145 [L1] Cache hit from L2: addr = 02b, data = 4b
2869145 [TEST] CPU read @0x181
2869155 [L1] Cache miss: addr = 181
2869235 [L2] Cache miss: addr = 181
2870125 [MEM] Mem hit: addr = 02b, data = 20
2870135 [L2] Cache Allocate: addr = 181 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2870145 [L1] Cache Allocate: addr = 181 data = 2f2e2d2c2b2a29282726252423222120
2870145 [L1] Cache hit from L2: addr = 181, data = 21
2870145 [TEST] CPU read @0x6d9
2870155 [L1] Cache hit: addr = 6d9, data = b9
2870165 [TEST] CPU read @0x0e2
2870175 [L1] Cache miss: addr = 0e2
2870235 [L2] Cache miss: addr = 0e2
2871125 [MEM] Mem hit: addr = 181, data = 80
2871135 [L2] Cache Allocate: addr = 0e2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2871145 [L1] Cache Allocate: addr = 0e2 data = 8f8e8d8c8b8a89888786858483828180
2871145 [L1] Cache hit from L2: addr = 0e2, data = 82
2871145 [TEST] CPU read @0x323
2871155 [L1] Cache miss: addr = 323
2871235 [L2] Cache miss: addr = 323
2872125 [MEM] Mem hit: addr = 0e2, data = e0
2872135 [L2] Cache Allocate: addr = 323 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2872145 [L1] Cache Allocate: addr = 323 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2872145 [L1] Cache hit from L2: addr = 323, data = e3
2872145 [TEST] CPU read @0x6fb
2872155 [L1] Cache miss: addr = 6fb
2872235 [L2] Cache miss: addr = 6fb
2873125 [MEM] Mem hit: addr = 323, data = 20
2873135 [L2] Cache Allocate: addr = 6fb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2873145 [L1] Cache Allocate: addr = 6fb data = 3f3e3d3c3b3a39383736353433323130
2873145 [L1] Cache hit from L2: addr = 6fb, data = 3b
2873145 [TEST] CPU read @0x028
2873155 [L1] Cache miss: addr = 028
2873235 [L2] Cache miss: addr = 028
2874125 [MEM] Mem hit: addr = 6fb, data = e0
2874135 [L2] Cache Allocate: addr = 028 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2874145 [L1] Cache Allocate: addr = 028 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2874145 [L1] Cache hit from L2: addr = 028, data = e8
2874145 [TEST] CPU read @0x251
2874155 [L1] Cache miss: addr = 251
2874235 [L2] Cache hit: addr = 251, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2874245 [L1] Cache Allocate: addr = 251 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2874245 [L1] Cache hit from L2: addr = 251, data = e1
2874245 [TEST] CPU read @0x44a
2874255 [L1] Cache miss: addr = 44a
2874335 [L2] Cache miss: addr = 44a
2875125 [MEM] Mem hit: addr = 028, data = 20
2875135 [L2] Cache Allocate: addr = 44a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2875145 [L1] Cache Allocate: addr = 44a data = 2f2e2d2c2b2a29282726252423222120
2875145 [L1] Cache hit from L2: addr = 44a, data = 2a
2875145 [TEST] CPU read @0x0be
2875155 [L1] Cache miss: addr = 0be
2875235 [L2] Cache miss: addr = 0be
2876125 [MEM] Mem hit: addr = 44a, data = 40
2876135 [L2] Cache Allocate: addr = 0be data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2876145 [L1] Cache Allocate: addr = 0be data = 5f5e5d5c5b5a59585756555453525150
2876145 [L1] Cache hit from L2: addr = 0be, data = 5e
2876145 [TEST] CPU read @0x08e
2876155 [L1] Cache miss: addr = 08e
2876235 [L2] Cache miss: addr = 08e
2877125 [MEM] Mem hit: addr = 0be, data = a0
2877135 [L2] Cache Allocate: addr = 08e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2877145 [L1] Cache Allocate: addr = 08e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2877145 [L1] Cache hit from L2: addr = 08e, data = ae
2877145 [TEST] CPU read @0x160
2877155 [L1] Cache miss: addr = 160
2877235 [L2] Cache hit: addr = 160, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2877245 [L1] Cache Allocate: addr = 160 data = 4f4e4d4c4b4a49484746454443424140
2877245 [L1] Cache hit from L2: addr = 160, data = 40
2877245 [TEST] CPU read @0x13a
2877255 [L1] Cache miss: addr = 13a
2877335 [L2] Cache miss: addr = 13a
2878125 [MEM] Mem hit: addr = 08e, data = 80
2878135 [L2] Cache Allocate: addr = 13a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2878145 [L1] Cache Allocate: addr = 13a data = 9f9e9d9c9b9a99989796959493929190
2878145 [L1] Cache hit from L2: addr = 13a, data = 9a
2878145 [TEST] CPU read @0x5fa
2878155 [L1] Cache miss: addr = 5fa
2878235 [L2] Cache miss: addr = 5fa
2879125 [MEM] Mem hit: addr = 13a, data = 20
2879135 [L2] Cache Allocate: addr = 5fa data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2879145 [L1] Cache Allocate: addr = 5fa data = 3f3e3d3c3b3a39383736353433323130
2879145 [L1] Cache hit from L2: addr = 5fa, data = 3a
2879145 [TEST] CPU read @0x234
2879155 [L1] Cache miss: addr = 234
2879235 [L2] Cache hit: addr = 234, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2879245 [L1] Cache Allocate: addr = 234 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2879245 [L1] Cache hit from L2: addr = 234, data = e4
2879245 [TEST] CPU read @0x461
2879255 [L1] Cache miss: addr = 461
2879335 [L2] Cache miss: addr = 461
2880125 [MEM] Mem hit: addr = 5fa, data = e0
2880135 [L2] Cache Allocate: addr = 461 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2880145 [L1] Cache Allocate: addr = 461 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2880145 [L1] Cache hit from L2: addr = 461, data = e1
2880145 [TEST] CPU read @0x761
2880155 [L1] Cache miss: addr = 761
2880235 [L2] Cache miss: addr = 761
2881125 [MEM] Mem hit: addr = 461, data = 60
2881135 [L2] Cache Allocate: addr = 761 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2881145 [L1] Cache Allocate: addr = 761 data = 6f6e6d6c6b6a69686766656463626160
2881145 [L1] Cache hit from L2: addr = 761, data = 61
2881145 [TEST] CPU read @0x494
2881155 [L1] Cache miss: addr = 494
2881235 [L2] Cache hit: addr = 494, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2881245 [L1] Cache Allocate: addr = 494 data = 2f2e2d2c2b2a29282726252423222120
2881245 [L1] Cache hit from L2: addr = 494, data = 24
2881245 [TEST] CPU read @0x164
2881255 [L1] Cache miss: addr = 164
2881335 [L2] Cache hit: addr = 164, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2881345 [L1] Cache Allocate: addr = 164 data = 4f4e4d4c4b4a49484746454443424140
2881345 [L1] Cache hit from L2: addr = 164, data = 44
2881345 [TEST] CPU read @0x57e
2881355 [L1] Cache miss: addr = 57e
2881435 [L2] Cache miss: addr = 57e
2882125 [MEM] Mem hit: addr = 761, data = 60
2882135 [L2] Cache Allocate: addr = 57e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2882145 [L1] Cache Allocate: addr = 57e data = 7f7e7d7c7b7a79787776757473727170
2882145 [L1] Cache hit from L2: addr = 57e, data = 7e
2882145 [TEST] CPU read @0x70d
2882155 [L1] Cache miss: addr = 70d
2882235 [L2] Cache miss: addr = 70d
2883125 [MEM] Mem hit: addr = 57e, data = 60
2883135 [L2] Cache Allocate: addr = 70d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2883145 [L1] Cache Allocate: addr = 70d data = 6f6e6d6c6b6a69686766656463626160
2883145 [L1] Cache hit from L2: addr = 70d, data = 6d
2883145 [TEST] CPU read @0x52d
2883155 [L1] Cache miss: addr = 52d
2883235 [L2] Cache miss: addr = 52d
2884125 [MEM] Mem hit: addr = 70d, data = 00
2884135 [L2] Cache Allocate: addr = 52d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2884145 [L1] Cache Allocate: addr = 52d data = 0f0e0d0c0b0a09080706050403020100
2884145 [L1] Cache hit from L2: addr = 52d, data = 0d
2884145 [TEST] CPU read @0x2f2
2884155 [L1] Cache miss: addr = 2f2
2884235 [L2] Cache hit: addr = 2f2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2884245 [L1] Cache Allocate: addr = 2f2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2884245 [L1] Cache hit from L2: addr = 2f2, data = c2
2884245 [TEST] CPU read @0x35c
2884255 [L1] Cache miss: addr = 35c
2884335 [L2] Cache miss: addr = 35c
2885125 [MEM] Mem hit: addr = 52d, data = 20
2885135 [L2] Cache Allocate: addr = 35c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2885145 [L1] Cache Allocate: addr = 35c data = 3f3e3d3c3b3a39383736353433323130
2885145 [L1] Cache hit from L2: addr = 35c, data = 3c
2885145 [TEST] CPU read @0x624
2885155 [L1] Cache miss: addr = 624
2885235 [L2] Cache miss: addr = 624
2886125 [MEM] Mem hit: addr = 35c, data = 40
2886135 [L2] Cache Allocate: addr = 624 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2886145 [L1] Cache Allocate: addr = 624 data = 4f4e4d4c4b4a49484746454443424140
2886145 [L1] Cache hit from L2: addr = 624, data = 44
2886145 [TEST] CPU read @0x231
2886155 [L1] Cache miss: addr = 231
2886235 [L2] Cache hit: addr = 231, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2886245 [L1] Cache Allocate: addr = 231 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2886245 [L1] Cache hit from L2: addr = 231, data = e1
2886245 [TEST] CPU read @0x0d3
2886255 [L1] Cache miss: addr = 0d3
2886335 [L2] Cache miss: addr = 0d3
2887125 [MEM] Mem hit: addr = 624, data = 20
2887135 [L2] Cache Allocate: addr = 0d3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2887145 [L1] Cache Allocate: addr = 0d3 data = 3f3e3d3c3b3a39383736353433323130
2887145 [L1] Cache hit from L2: addr = 0d3, data = 33
2887145 [TEST] CPU read @0x352
2887155 [L1] Cache miss: addr = 352
2887235 [L2] Cache miss: addr = 352
2888125 [MEM] Mem hit: addr = 0d3, data = c0
2888135 [L2] Cache Allocate: addr = 352 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2888145 [L1] Cache Allocate: addr = 352 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2888145 [L1] Cache hit from L2: addr = 352, data = d2
2888145 [TEST] CPU read @0x244
2888155 [L1] Cache hit: addr = 244, data = e4
2888165 [TEST] CPU read @0x04d
2888175 [L1] Cache miss: addr = 04d
2888235 [L2] Cache miss: addr = 04d
2889125 [MEM] Mem hit: addr = 352, data = 40
2889135 [L2] Cache Allocate: addr = 04d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2889145 [L1] Cache Allocate: addr = 04d data = 4f4e4d4c4b4a49484746454443424140
2889145 [L1] Cache hit from L2: addr = 04d, data = 4d
2889145 [TEST] CPU read @0x13c
2889155 [L1] Cache miss: addr = 13c
2889235 [L2] Cache miss: addr = 13c
2890125 [MEM] Mem hit: addr = 04d, data = 40
2890135 [L2] Cache Allocate: addr = 13c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2890145 [L1] Cache Allocate: addr = 13c data = 5f5e5d5c5b5a59585756555453525150
2890145 [L1] Cache hit from L2: addr = 13c, data = 5c
2890145 [TEST] CPU read @0x329
2890155 [L1] Cache miss: addr = 329
2890235 [L2] Cache miss: addr = 329
2891125 [MEM] Mem hit: addr = 13c, data = 20
2891135 [L2] Cache Allocate: addr = 329 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2891145 [L1] Cache Allocate: addr = 329 data = 2f2e2d2c2b2a29282726252423222120
2891145 [L1] Cache hit from L2: addr = 329, data = 29
2891145 [TEST] CPU read @0x787
2891155 [L1] Cache miss: addr = 787
2891235 [L2] Cache miss: addr = 787
2892125 [MEM] Mem hit: addr = 329, data = 20
2892135 [L2] Cache Allocate: addr = 787 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2892145 [L1] Cache Allocate: addr = 787 data = 2f2e2d2c2b2a29282726252423222120
2892145 [L1] Cache hit from L2: addr = 787, data = 27
2892145 [TEST] CPU read @0x415
2892155 [L1] Cache miss: addr = 415
2892235 [L2] Cache miss: addr = 415
2893125 [MEM] Mem hit: addr = 787, data = 80
2893135 [L2] Cache Allocate: addr = 415 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2893145 [L1] Cache Allocate: addr = 415 data = 9f9e9d9c9b9a99989796959493929190
2893145 [L1] Cache hit from L2: addr = 415, data = 95
2893145 [TEST] CPU read @0x64b
2893155 [L1] Cache miss: addr = 64b
2893235 [L2] Cache miss: addr = 64b
2894125 [MEM] Mem hit: addr = 415, data = 00
2894135 [L2] Cache Allocate: addr = 64b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2894145 [L1] Cache Allocate: addr = 64b data = 0f0e0d0c0b0a09080706050403020100
2894145 [L1] Cache hit from L2: addr = 64b, data = 0b
2894145 [TEST] CPU read @0x429
2894155 [L1] Cache miss: addr = 429
2894235 [L2] Cache miss: addr = 429
2895125 [MEM] Mem hit: addr = 64b, data = 40
2895135 [L2] Cache Allocate: addr = 429 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2895145 [L1] Cache Allocate: addr = 429 data = 4f4e4d4c4b4a49484746454443424140
2895145 [L1] Cache hit from L2: addr = 429, data = 49
2895145 [TEST] CPU read @0x699
2895155 [L1] Cache hit: addr = 699, data = b9
2895165 [TEST] CPU read @0x044
2895175 [L1] Cache miss: addr = 044
2895235 [L2] Cache miss: addr = 044
2896125 [MEM] Mem hit: addr = 429, data = 20
2896135 [L2] Cache Allocate: addr = 044 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2896145 [L1] Cache Allocate: addr = 044 data = 2f2e2d2c2b2a29282726252423222120
2896145 [L1] Cache hit from L2: addr = 044, data = 24
2896145 [TEST] CPU read @0x7c1
2896155 [L1] Cache miss: addr = 7c1
2896235 [L2] Cache hit: addr = 7c1, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2896245 [L1] Cache Allocate: addr = 7c1 data = 4f4e4d4c4b4a49484746454443424140
2896245 [L1] Cache hit from L2: addr = 7c1, data = 41
2896245 [TEST] CPU read @0x45f
2896255 [L1] Cache miss: addr = 45f
2896335 [L2] Cache miss: addr = 45f
2897125 [MEM] Mem hit: addr = 044, data = 40
2897135 [L2] Cache Allocate: addr = 45f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2897145 [L1] Cache Allocate: addr = 45f data = 5f5e5d5c5b5a59585756555453525150
2897145 [L1] Cache hit from L2: addr = 45f, data = 5f
2897145 [TEST] CPU read @0x660
2897155 [L1] Cache miss: addr = 660
2897235 [L2] Cache miss: addr = 660
2898125 [MEM] Mem hit: addr = 45f, data = 40
2898135 [L2] Cache Allocate: addr = 660 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2898145 [L1] Cache Allocate: addr = 660 data = 4f4e4d4c4b4a49484746454443424140
2898145 [L1] Cache hit from L2: addr = 660, data = 40
2898145 [TEST] CPU read @0x162
2898155 [L1] Cache miss: addr = 162
2898235 [L2] Cache hit: addr = 162, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2898245 [L1] Cache Allocate: addr = 162 data = 4f4e4d4c4b4a49484746454443424140
2898245 [L1] Cache hit from L2: addr = 162, data = 42
2898245 [TEST] CPU read @0x5a6
2898255 [L1] Cache miss: addr = 5a6
2898335 [L2] Cache hit: addr = 5a6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2898345 [L1] Cache Allocate: addr = 5a6 data = 8f8e8d8c8b8a89888786858483828180
2898345 [L1] Cache hit from L2: addr = 5a6, data = 86
2898345 [TEST] CPU read @0x0d3
2898355 [L1] Cache miss: addr = 0d3
2898435 [L2] Cache miss: addr = 0d3
2899125 [MEM] Mem hit: addr = 660, data = 60
2899135 [L2] Cache Allocate: addr = 0d3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2899145 [L1] Cache Allocate: addr = 0d3 data = 7f7e7d7c7b7a79787776757473727170
2899145 [L1] Cache hit from L2: addr = 0d3, data = 73
2899145 [TEST] CPU read @0x0ed
2899155 [L1] Cache miss: addr = 0ed
2899235 [L2] Cache miss: addr = 0ed
2900125 [MEM] Mem hit: addr = 0d3, data = c0
2900135 [L2] Cache Allocate: addr = 0ed data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2900145 [L1] Cache Allocate: addr = 0ed data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2900145 [L1] Cache hit from L2: addr = 0ed, data = cd
2900145 [TEST] CPU read @0x32d
2900155 [L1] Cache miss: addr = 32d
2900235 [L2] Cache miss: addr = 32d
2901125 [MEM] Mem hit: addr = 0ed, data = e0
2901135 [L2] Cache Allocate: addr = 32d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2901145 [L1] Cache Allocate: addr = 32d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2901145 [L1] Cache hit from L2: addr = 32d, data = ed
2901145 [TEST] CPU read @0x46d
2901155 [L1] Cache miss: addr = 46d
2901235 [L2] Cache miss: addr = 46d
2902125 [MEM] Mem hit: addr = 32d, data = 20
2902135 [L2] Cache Allocate: addr = 46d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2902145 [L1] Cache Allocate: addr = 46d data = 2f2e2d2c2b2a29282726252423222120
2902145 [L1] Cache hit from L2: addr = 46d, data = 2d
2902145 [TEST] CPU read @0x2bd
2902155 [L1] Cache miss: addr = 2bd
2902235 [L2] Cache miss: addr = 2bd
2903125 [MEM] Mem hit: addr = 46d, data = 60
2903135 [L2] Cache Allocate: addr = 2bd data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2903145 [L1] Cache Allocate: addr = 2bd data = 7f7e7d7c7b7a79787776757473727170
2903145 [L1] Cache hit from L2: addr = 2bd, data = 7d
2903145 [TEST] CPU read @0x4e8
2903155 [L1] Cache miss: addr = 4e8
2903235 [L2] Cache hit: addr = 4e8, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2903245 [L1] Cache Allocate: addr = 4e8 data = 8f8e8d8c8b8a89888786858483828180
2903245 [L1] Cache hit from L2: addr = 4e8, data = 88
2903245 [TEST] CPU read @0x196
2903255 [L1] Cache miss: addr = 196
2903335 [L2] Cache miss: addr = 196
2904125 [MEM] Mem hit: addr = 2bd, data = a0
2904135 [L2] Cache Allocate: addr = 196 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2904145 [L1] Cache Allocate: addr = 196 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2904145 [L1] Cache hit from L2: addr = 196, data = b6
2904145 [TEST] CPU read @0x280
2904155 [L1] Cache miss: addr = 280
2904235 [L2] Cache miss: addr = 280
2905125 [MEM] Mem hit: addr = 196, data = 80
2905135 [L2] Cache Allocate: addr = 280 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2905145 [L1] Cache Allocate: addr = 280 data = 8f8e8d8c8b8a89888786858483828180
2905145 [L1] Cache hit from L2: addr = 280, data = 80
2905145 [TEST] CPU read @0x149
2905155 [L1] Cache miss: addr = 149
2905235 [L2] Cache miss: addr = 149
2906125 [MEM] Mem hit: addr = 280, data = 80
2906135 [L2] Cache Allocate: addr = 149 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2906145 [L1] Cache Allocate: addr = 149 data = 8f8e8d8c8b8a89888786858483828180
2906145 [L1] Cache hit from L2: addr = 149, data = 89
2906145 [TEST] CPU read @0x236
2906155 [L1] Cache miss: addr = 236
2906235 [L2] Cache hit: addr = 236, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2906245 [L1] Cache Allocate: addr = 236 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2906245 [L1] Cache hit from L2: addr = 236, data = e6
2906245 [TEST] CPU read @0x0ba
2906255 [L1] Cache miss: addr = 0ba
2906335 [L2] Cache miss: addr = 0ba
2907125 [MEM] Mem hit: addr = 149, data = 40
2907135 [L2] Cache Allocate: addr = 0ba data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2907145 [L1] Cache Allocate: addr = 0ba data = 5f5e5d5c5b5a59585756555453525150
2907145 [L1] Cache hit from L2: addr = 0ba, data = 5a
2907145 [TEST] CPU read @0x0ad
2907155 [L1] Cache miss: addr = 0ad
2907235 [L2] Cache hit: addr = 0ad, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2907245 [L1] Cache Allocate: addr = 0ad data = 4f4e4d4c4b4a49484746454443424140
2907245 [L1] Cache hit from L2: addr = 0ad, data = 4d
2907245 [TEST] CPU read @0x50c
2907255 [L1] Cache miss: addr = 50c
2907335 [L2] Cache miss: addr = 50c
2908125 [MEM] Mem hit: addr = 0ba, data = a0
2908135 [L2] Cache Allocate: addr = 50c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2908145 [L1] Cache Allocate: addr = 50c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2908145 [L1] Cache hit from L2: addr = 50c, data = ac
2908145 [TEST] CPU read @0x013
2908155 [L1] Cache miss: addr = 013
2908235 [L2] Cache miss: addr = 013
2909125 [MEM] Mem hit: addr = 50c, data = 00
2909135 [L2] Cache Allocate: addr = 013 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2909145 [L1] Cache Allocate: addr = 013 data = 1f1e1d1c1b1a19181716151413121110
2909145 [L1] Cache hit from L2: addr = 013, data = 13
2909145 [TEST] CPU read @0x298
2909155 [L1] Cache miss: addr = 298
2909235 [L2] Cache miss: addr = 298
2910125 [MEM] Mem hit: addr = 013, data = 00
2910135 [L2] Cache Allocate: addr = 298 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2910145 [L1] Cache Allocate: addr = 298 data = 1f1e1d1c1b1a19181716151413121110
2910145 [L1] Cache hit from L2: addr = 298, data = 18
2910145 [TEST] CPU read @0x472
2910155 [L1] Cache miss: addr = 472
2910235 [L2] Cache miss: addr = 472
2911125 [MEM] Mem hit: addr = 298, data = 80
2911135 [L2] Cache Allocate: addr = 472 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2911145 [L1] Cache Allocate: addr = 472 data = 9f9e9d9c9b9a99989796959493929190
2911145 [L1] Cache hit from L2: addr = 472, data = 92
2911145 [TEST] CPU read @0x3bc
2911155 [L1] Cache miss: addr = 3bc
2911235 [L2] Cache miss: addr = 3bc
2912125 [MEM] Mem hit: addr = 472, data = 60
2912135 [L2] Cache Allocate: addr = 3bc data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2912145 [L1] Cache Allocate: addr = 3bc data = 7f7e7d7c7b7a79787776757473727170
2912145 [L1] Cache hit from L2: addr = 3bc, data = 7c
2912145 [TEST] CPU read @0x24a
2912155 [L1] Cache hit: addr = 24a, data = ea
2912165 [TEST] CPU read @0x0f5
2912175 [L1] Cache miss: addr = 0f5
2912235 [L2] Cache miss: addr = 0f5
2913125 [MEM] Mem hit: addr = 3bc, data = a0
2913135 [L2] Cache Allocate: addr = 0f5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2913145 [L1] Cache Allocate: addr = 0f5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2913145 [L1] Cache hit from L2: addr = 0f5, data = b5
2913145 [TEST] CPU read @0x49a
2913155 [L1] Cache miss: addr = 49a
2913235 [L2] Cache hit: addr = 49a, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2913245 [L1] Cache Allocate: addr = 49a data = 2f2e2d2c2b2a29282726252423222120
2913245 [L1] Cache hit from L2: addr = 49a, data = 2a
2913245 [TEST] CPU read @0x64f
2913255 [L1] Cache miss: addr = 64f
2913335 [L2] Cache miss: addr = 64f
2914125 [MEM] Mem hit: addr = 0f5, data = e0
2914135 [L2] Cache Allocate: addr = 64f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2914145 [L1] Cache Allocate: addr = 64f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2914145 [L1] Cache hit from L2: addr = 64f, data = ef
2914145 [TEST] CPU read @0x4d7
2914155 [L1] Cache miss: addr = 4d7
2914235 [L2] Cache hit: addr = 4d7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2914245 [L1] Cache Allocate: addr = 4d7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2914245 [L1] Cache hit from L2: addr = 4d7, data = e7
2914245 [TEST] CPU read @0x12e
2914255 [L1] Cache miss: addr = 12e
2914335 [L2] Cache miss: addr = 12e
2915125 [MEM] Mem hit: addr = 64f, data = 40
2915135 [L2] Cache Allocate: addr = 12e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2915145 [L1] Cache Allocate: addr = 12e data = 4f4e4d4c4b4a49484746454443424140
2915145 [L1] Cache hit from L2: addr = 12e, data = 4e
2915145 [TEST] CPU read @0x026
2915155 [L1] Cache miss: addr = 026
2915235 [L2] Cache miss: addr = 026
2916125 [MEM] Mem hit: addr = 12e, data = 20
2916135 [L2] Cache Allocate: addr = 026 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2916145 [L1] Cache Allocate: addr = 026 data = 2f2e2d2c2b2a29282726252423222120
2916145 [L1] Cache hit from L2: addr = 026, data = 26
2916145 [TEST] CPU read @0x6ff
2916155 [L1] Cache miss: addr = 6ff
2916235 [L2] Cache miss: addr = 6ff
2917125 [MEM] Mem hit: addr = 026, data = 20
2917135 [L2] Cache Allocate: addr = 6ff data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2917145 [L1] Cache Allocate: addr = 6ff data = 3f3e3d3c3b3a39383736353433323130
2917145 [L1] Cache hit from L2: addr = 6ff, data = 3f
2917145 [TEST] CPU read @0x294
2917155 [L1] Cache miss: addr = 294
2917235 [L2] Cache miss: addr = 294
2918125 [MEM] Mem hit: addr = 6ff, data = e0
2918135 [L2] Cache Allocate: addr = 294 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2918145 [L1] Cache Allocate: addr = 294 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2918145 [L1] Cache hit from L2: addr = 294, data = f4
2918145 [TEST] CPU read @0x364
2918155 [L1] Cache hit: addr = 364, data = c4
2918165 [TEST] CPU read @0x6fb
2918175 [L1] Cache miss: addr = 6fb
2918235 [L2] Cache hit: addr = 6fb, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2918245 [L1] Cache Allocate: addr = 6fb data = 2f2e2d2c2b2a29282726252423222120
2918245 [L1] Cache hit from L2: addr = 6fb, data = 2b
2918245 [TEST] CPU read @0x66b
2918255 [L1] Cache miss: addr = 66b
2918335 [L2] Cache miss: addr = 66b
2919125 [MEM] Mem hit: addr = 294, data = 80
2919135 [L2] Cache Allocate: addr = 66b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2919145 [L1] Cache Allocate: addr = 66b data = 8f8e8d8c8b8a89888786858483828180
2919145 [L1] Cache hit from L2: addr = 66b, data = 8b
2919145 [TEST] CPU read @0x146
2919155 [L1] Cache miss: addr = 146
2919235 [L2] Cache miss: addr = 146
2920125 [MEM] Mem hit: addr = 66b, data = 60
2920135 [L2] Cache Allocate: addr = 146 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2920145 [L1] Cache Allocate: addr = 146 data = 6f6e6d6c6b6a69686766656463626160
2920145 [L1] Cache hit from L2: addr = 146, data = 66
2920145 [TEST] CPU read @0x1cd
2920155 [L1] Cache miss: addr = 1cd
2920235 [L2] Cache miss: addr = 1cd
2921125 [MEM] Mem hit: addr = 146, data = 40
2921135 [L2] Cache Allocate: addr = 1cd data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2921145 [L1] Cache Allocate: addr = 1cd data = 4f4e4d4c4b4a49484746454443424140
2921145 [L1] Cache hit from L2: addr = 1cd, data = 4d
2921145 [TEST] CPU read @0x34b
2921155 [L1] Cache miss: addr = 34b
2921235 [L2] Cache miss: addr = 34b
2922125 [MEM] Mem hit: addr = 1cd, data = c0
2922135 [L2] Cache Allocate: addr = 34b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2922145 [L1] Cache Allocate: addr = 34b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2922145 [L1] Cache hit from L2: addr = 34b, data = cb
2922145 [TEST] CPU read @0x052
2922155 [L1] Cache miss: addr = 052
2922235 [L2] Cache miss: addr = 052
2923125 [MEM] Mem hit: addr = 34b, data = 40
2923135 [L2] Cache Allocate: addr = 052 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2923145 [L1] Cache Allocate: addr = 052 data = 5f5e5d5c5b5a59585756555453525150
2923145 [L1] Cache hit from L2: addr = 052, data = 52
2923145 [TEST] CPU read @0x09f
2923155 [L1] Cache miss: addr = 09f
2923235 [L2] Cache miss: addr = 09f
2924125 [MEM] Mem hit: addr = 052, data = 40
2924135 [L2] Cache Allocate: addr = 09f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2924145 [L1] Cache Allocate: addr = 09f data = 5f5e5d5c5b5a59585756555453525150
2924145 [L1] Cache hit from L2: addr = 09f, data = 5f
2924145 [TEST] CPU read @0x08b
2924155 [L1] Cache miss: addr = 08b
2924235 [L2] Cache hit: addr = 08b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2924245 [L1] Cache Allocate: addr = 08b data = 4f4e4d4c4b4a49484746454443424140
2924245 [L1] Cache hit from L2: addr = 08b, data = 4b
2924245 [TEST] CPU read @0x630
2924255 [L1] Cache miss: addr = 630
2924335 [L2] Cache miss: addr = 630
2925125 [MEM] Mem hit: addr = 09f, data = 80
2925135 [L2] Cache Allocate: addr = 630 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2925145 [L1] Cache Allocate: addr = 630 data = 9f9e9d9c9b9a99989796959493929190
2925145 [L1] Cache hit from L2: addr = 630, data = 90
2925145 [TEST] CPU read @0x016
2925155 [L1] Cache miss: addr = 016
2925235 [L2] Cache miss: addr = 016
2926125 [MEM] Mem hit: addr = 630, data = 20
2926135 [L2] Cache Allocate: addr = 016 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2926145 [L1] Cache Allocate: addr = 016 data = 3f3e3d3c3b3a39383736353433323130
2926145 [L1] Cache hit from L2: addr = 016, data = 36
2926145 [TEST] CPU read @0x38f
2926155 [L1] Cache miss: addr = 38f
2926235 [L2] Cache miss: addr = 38f
2927125 [MEM] Mem hit: addr = 016, data = 00
2927135 [L2] Cache Allocate: addr = 38f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2927145 [L1] Cache Allocate: addr = 38f data = 0f0e0d0c0b0a09080706050403020100
2927145 [L1] Cache hit from L2: addr = 38f, data = 0f
2927145 [TEST] CPU read @0x5d2
2927155 [L1] Cache miss: addr = 5d2
2927235 [L2] Cache hit: addr = 5d2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2927245 [L1] Cache Allocate: addr = 5d2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2927245 [L1] Cache hit from L2: addr = 5d2, data = a2
2927245 [TEST] CPU read @0x373
2927255 [L1] Cache hit: addr = 373, data = c3
2927265 [TEST] CPU read @0x28b
2927275 [L1] Cache miss: addr = 28b
2927335 [L2] Cache miss: addr = 28b
2928125 [MEM] Mem hit: addr = 38f, data = 80
2928135 [L2] Cache Allocate: addr = 28b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2928145 [L1] Cache Allocate: addr = 28b data = 8f8e8d8c8b8a89888786858483828180
2928145 [L1] Cache hit from L2: addr = 28b, data = 8b
2928145 [TEST] CPU read @0x684
2928155 [L1] Cache miss: addr = 684
2928235 [L2] Cache miss: addr = 684
2929125 [MEM] Mem hit: addr = 28b, data = 80
2929135 [L2] Cache Allocate: addr = 684 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2929145 [L1] Cache Allocate: addr = 684 data = 8f8e8d8c8b8a89888786858483828180
2929145 [L1] Cache hit from L2: addr = 684, data = 84
2929145 [TEST] CPU read @0x3d0
2929155 [L1] Cache miss: addr = 3d0
2929235 [L2] Cache miss: addr = 3d0
2930125 [MEM] Mem hit: addr = 684, data = 80
2930135 [L2] Cache Allocate: addr = 3d0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2930145 [L1] Cache Allocate: addr = 3d0 data = 9f9e9d9c9b9a99989796959493929190
2930145 [L1] Cache hit from L2: addr = 3d0, data = 90
2930145 [TEST] CPU read @0x1f9
2930155 [L1] Cache miss: addr = 1f9
2930235 [L2] Cache miss: addr = 1f9
2931125 [MEM] Mem hit: addr = 3d0, data = c0
2931135 [L2] Cache Allocate: addr = 1f9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2931145 [L1] Cache Allocate: addr = 1f9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2931145 [L1] Cache hit from L2: addr = 1f9, data = d9
2931145 [TEST] CPU read @0x43a
2931155 [L1] Cache miss: addr = 43a
2931235 [L2] Cache miss: addr = 43a
2932125 [MEM] Mem hit: addr = 1f9, data = e0
2932135 [L2] Cache Allocate: addr = 43a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2932145 [L1] Cache Allocate: addr = 43a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2932145 [L1] Cache hit from L2: addr = 43a, data = fa
2932145 [TEST] CPU read @0x2dc
2932155 [L1] Cache miss: addr = 2dc
2932235 [L2] Cache miss: addr = 2dc
2933125 [MEM] Mem hit: addr = 43a, data = 20
2933135 [L2] Cache Allocate: addr = 2dc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2933145 [L1] Cache Allocate: addr = 2dc data = 3f3e3d3c3b3a39383736353433323130
2933145 [L1] Cache hit from L2: addr = 2dc, data = 3c
2933145 [TEST] CPU read @0x50d
2933155 [L1] Cache miss: addr = 50d
2933235 [L2] Cache miss: addr = 50d
2934125 [MEM] Mem hit: addr = 2dc, data = c0
2934135 [L2] Cache Allocate: addr = 50d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2934145 [L1] Cache Allocate: addr = 50d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2934145 [L1] Cache hit from L2: addr = 50d, data = cd
2934145 [TEST] CPU read @0x3c5
2934155 [L1] Cache miss: addr = 3c5
2934235 [L2] Cache miss: addr = 3c5
2935125 [MEM] Mem hit: addr = 50d, data = 00
2935135 [L2] Cache Allocate: addr = 3c5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2935145 [L1] Cache Allocate: addr = 3c5 data = 0f0e0d0c0b0a09080706050403020100
2935145 [L1] Cache hit from L2: addr = 3c5, data = 05
2935145 [TEST] CPU read @0x0a6
2935155 [L1] Cache miss: addr = 0a6
2935235 [L2] Cache miss: addr = 0a6
2936125 [MEM] Mem hit: addr = 3c5, data = c0
2936135 [L2] Cache Allocate: addr = 0a6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2936145 [L1] Cache Allocate: addr = 0a6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2936145 [L1] Cache hit from L2: addr = 0a6, data = c6
2936145 [TEST] CPU read @0x33d
2936155 [L1] Cache miss: addr = 33d
2936235 [L2] Cache miss: addr = 33d
2937125 [MEM] Mem hit: addr = 0a6, data = a0
2937135 [L2] Cache Allocate: addr = 33d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2937145 [L1] Cache Allocate: addr = 33d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2937145 [L1] Cache hit from L2: addr = 33d, data = bd
2937145 [TEST] CPU read @0x7bd
2937155 [L1] Cache miss: addr = 7bd
2937235 [L2] Cache miss: addr = 7bd
2938125 [MEM] Mem hit: addr = 33d, data = 20
2938135 [L2] Cache Allocate: addr = 7bd data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2938145 [L1] Cache Allocate: addr = 7bd data = 3f3e3d3c3b3a39383736353433323130
2938145 [L1] Cache hit from L2: addr = 7bd, data = 3d
2938145 [TEST] CPU read @0x619
2938155 [L1] Cache miss: addr = 619
2938235 [L2] Cache miss: addr = 619
2939125 [MEM] Mem hit: addr = 7bd, data = a0
2939135 [L2] Cache Allocate: addr = 619 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2939145 [L1] Cache Allocate: addr = 619 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2939145 [L1] Cache hit from L2: addr = 619, data = b9
2939145 [TEST] CPU read @0x4ae
2939155 [L1] Cache miss: addr = 4ae
2939235 [L2] Cache miss: addr = 4ae
2940125 [MEM] Mem hit: addr = 619, data = 00
2940135 [L2] Cache Allocate: addr = 4ae data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2940145 [L1] Cache Allocate: addr = 4ae data = 0f0e0d0c0b0a09080706050403020100
2940145 [L1] Cache hit from L2: addr = 4ae, data = 0e
2940145 [TEST] CPU read @0x212
2940155 [L1] Cache miss: addr = 212
2940235 [L2] Cache miss: addr = 212
2941125 [MEM] Mem hit: addr = 4ae, data = a0
2941135 [L2] Cache Allocate: addr = 212 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2941145 [L1] Cache Allocate: addr = 212 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2941145 [L1] Cache hit from L2: addr = 212, data = b2
2941145 [TEST] CPU read @0x5bb
2941155 [L1] Cache hit: addr = 5bb, data = 9b
2941165 [TEST] CPU read @0x194
2941175 [L1] Cache miss: addr = 194
2941235 [L2] Cache miss: addr = 194
2942125 [MEM] Mem hit: addr = 212, data = 00
2942135 [L2] Cache Allocate: addr = 194 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2942145 [L1] Cache Allocate: addr = 194 data = 1f1e1d1c1b1a19181716151413121110
2942145 [L1] Cache hit from L2: addr = 194, data = 14
2942145 [TEST] CPU read @0x3aa
2942155 [L1] Cache miss: addr = 3aa
2942235 [L2] Cache miss: addr = 3aa
2943125 [MEM] Mem hit: addr = 194, data = 80
2943135 [L2] Cache Allocate: addr = 3aa data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2943145 [L1] Cache Allocate: addr = 3aa data = 8f8e8d8c8b8a89888786858483828180
2943145 [L1] Cache hit from L2: addr = 3aa, data = 8a
2943145 [TEST] CPU read @0x6d3
2943155 [L1] Cache hit: addr = 6d3, data = b3
2943165 [TEST] CPU read @0x4a5
2943175 [L1] Cache miss: addr = 4a5
2943235 [L2] Cache miss: addr = 4a5
2944125 [MEM] Mem hit: addr = 3aa, data = a0
2944135 [L2] Cache Allocate: addr = 4a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2944145 [L1] Cache Allocate: addr = 4a5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2944145 [L1] Cache hit from L2: addr = 4a5, data = a5
2944145 [TEST] CPU read @0x5e2
2944155 [L1] Cache miss: addr = 5e2
2944235 [L2] Cache miss: addr = 5e2
2945125 [MEM] Mem hit: addr = 4a5, data = a0
2945135 [L2] Cache Allocate: addr = 5e2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2945145 [L1] Cache Allocate: addr = 5e2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2945145 [L1] Cache hit from L2: addr = 5e2, data = a2
2945145 [TEST] CPU read @0x04e
2945155 [L1] Cache miss: addr = 04e
2945235 [L2] Cache miss: addr = 04e
2946125 [MEM] Mem hit: addr = 5e2, data = e0
2946135 [L2] Cache Allocate: addr = 04e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2946145 [L1] Cache Allocate: addr = 04e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2946145 [L1] Cache hit from L2: addr = 04e, data = ee
2946145 [TEST] CPU read @0x26f
2946155 [L1] Cache miss: addr = 26f
2946235 [L2] Cache miss: addr = 26f
2947125 [MEM] Mem hit: addr = 04e, data = 40
2947135 [L2] Cache Allocate: addr = 26f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2947145 [L1] Cache Allocate: addr = 26f data = 4f4e4d4c4b4a49484746454443424140
2947145 [L1] Cache hit from L2: addr = 26f, data = 4f
2947145 [TEST] CPU read @0x2d4
2947155 [L1] Cache miss: addr = 2d4
2947235 [L2] Cache miss: addr = 2d4
2948125 [MEM] Mem hit: addr = 26f, data = 60
2948135 [L2] Cache Allocate: addr = 2d4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2948145 [L1] Cache Allocate: addr = 2d4 data = 7f7e7d7c7b7a79787776757473727170
2948145 [L1] Cache hit from L2: addr = 2d4, data = 74
2948145 [TEST] CPU read @0x7d9
2948155 [L1] Cache miss: addr = 7d9
2948235 [L2] Cache hit: addr = 7d9, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2948245 [L1] Cache Allocate: addr = 7d9 data = 4f4e4d4c4b4a49484746454443424140
2948245 [L1] Cache hit from L2: addr = 7d9, data = 49
2948245 [TEST] CPU read @0x7f8
2948255 [L1] Cache miss: addr = 7f8
2948335 [L2] Cache miss: addr = 7f8
2949125 [MEM] Mem hit: addr = 2d4, data = c0
2949135 [L2] Cache Allocate: addr = 7f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2949145 [L1] Cache Allocate: addr = 7f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2949145 [L1] Cache hit from L2: addr = 7f8, data = d8
2949145 [TEST] CPU read @0x06a
2949155 [L1] Cache miss: addr = 06a
2949235 [L2] Cache miss: addr = 06a
2950125 [MEM] Mem hit: addr = 7f8, data = e0
2950135 [L2] Cache Allocate: addr = 06a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2950145 [L1] Cache Allocate: addr = 06a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2950145 [L1] Cache hit from L2: addr = 06a, data = ea
2950145 [TEST] CPU read @0x7a3
2950155 [L1] Cache miss: addr = 7a3
2950235 [L2] Cache miss: addr = 7a3
2951125 [MEM] Mem hit: addr = 06a, data = 60
2951135 [L2] Cache Allocate: addr = 7a3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2951145 [L1] Cache Allocate: addr = 7a3 data = 6f6e6d6c6b6a69686766656463626160
2951145 [L1] Cache hit from L2: addr = 7a3, data = 63
2951145 [TEST] CPU read @0x298
2951155 [L1] Cache miss: addr = 298
2951235 [L2] Cache miss: addr = 298
2952125 [MEM] Mem hit: addr = 7a3, data = a0
2952135 [L2] Cache Allocate: addr = 298 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2952145 [L1] Cache Allocate: addr = 298 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2952145 [L1] Cache hit from L2: addr = 298, data = b8
2952145 [TEST] CPU read @0x479
2952155 [L1] Cache miss: addr = 479
2952235 [L2] Cache miss: addr = 479
2953125 [MEM] Mem hit: addr = 298, data = 80
2953135 [L2] Cache Allocate: addr = 479 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2953145 [L1] Cache Allocate: addr = 479 data = 9f9e9d9c9b9a99989796959493929190
2953145 [L1] Cache hit from L2: addr = 479, data = 99
2953145 [TEST] CPU read @0x009
2953155 [L1] Cache miss: addr = 009
2953235 [L2] Cache miss: addr = 009
2954125 [MEM] Mem hit: addr = 479, data = 60
2954135 [L2] Cache Allocate: addr = 009 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2954145 [L1] Cache Allocate: addr = 009 data = 6f6e6d6c6b6a69686766656463626160
2954145 [L1] Cache hit from L2: addr = 009, data = 69
2954145 [TEST] CPU read @0x0c2
2954155 [L1] Cache miss: addr = 0c2
2954235 [L2] Cache miss: addr = 0c2
2955125 [MEM] Mem hit: addr = 009, data = 00
2955135 [L2] Cache Allocate: addr = 0c2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2955145 [L1] Cache Allocate: addr = 0c2 data = 0f0e0d0c0b0a09080706050403020100
2955145 [L1] Cache hit from L2: addr = 0c2, data = 02
2955145 [TEST] CPU read @0x386
2955155 [L1] Cache miss: addr = 386
2955235 [L2] Cache miss: addr = 386
2956125 [MEM] Mem hit: addr = 0c2, data = c0
2956135 [L2] Cache Allocate: addr = 386 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2956145 [L1] Cache Allocate: addr = 386 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2956145 [L1] Cache hit from L2: addr = 386, data = c6
2956145 [TEST] CPU read @0x7f5
2956155 [L1] Cache miss: addr = 7f5
2956235 [L2] Cache miss: addr = 7f5
2957125 [MEM] Mem hit: addr = 386, data = 80
2957135 [L2] Cache Allocate: addr = 7f5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2957145 [L1] Cache Allocate: addr = 7f5 data = 9f9e9d9c9b9a99989796959493929190
2957145 [L1] Cache hit from L2: addr = 7f5, data = 95
2957145 [TEST] CPU read @0x231
2957155 [L1] Cache miss: addr = 231
2957235 [L2] Cache hit: addr = 231, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2957245 [L1] Cache Allocate: addr = 231 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2957245 [L1] Cache hit from L2: addr = 231, data = e1
2957245 [TEST] CPU read @0x404
2957255 [L1] Cache miss: addr = 404
2957335 [L2] Cache miss: addr = 404
2958125 [MEM] Mem hit: addr = 7f5, data = e0
2958135 [L2] Cache Allocate: addr = 404 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2958145 [L1] Cache Allocate: addr = 404 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2958145 [L1] Cache hit from L2: addr = 404, data = e4
2958145 [TEST] CPU read @0x6bc
2958155 [L1] Cache miss: addr = 6bc
2958235 [L2] Cache miss: addr = 6bc
2959125 [MEM] Mem hit: addr = 404, data = 00
2959135 [L2] Cache Allocate: addr = 6bc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2959145 [L1] Cache Allocate: addr = 6bc data = 1f1e1d1c1b1a19181716151413121110
2959145 [L1] Cache hit from L2: addr = 6bc, data = 1c
2959145 [TEST] CPU read @0x7ee
2959155 [L1] Cache miss: addr = 7ee
2959235 [L2] Cache miss: addr = 7ee
2960125 [MEM] Mem hit: addr = 6bc, data = a0
2960135 [L2] Cache Allocate: addr = 7ee data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2960145 [L1] Cache Allocate: addr = 7ee data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2960145 [L1] Cache hit from L2: addr = 7ee, data = ae
2960145 [TEST] CPU read @0x430
2960155 [L1] Cache miss: addr = 430
2960235 [L2] Cache miss: addr = 430
2961125 [MEM] Mem hit: addr = 7ee, data = e0
2961135 [L2] Cache Allocate: addr = 430 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2961145 [L1] Cache Allocate: addr = 430 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2961145 [L1] Cache hit from L2: addr = 430, data = f0
2961145 [TEST] CPU read @0x471
2961155 [L1] Cache miss: addr = 471
2961235 [L2] Cache miss: addr = 471
2962125 [MEM] Mem hit: addr = 430, data = 20
2962135 [L2] Cache Allocate: addr = 471 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2962145 [L1] Cache Allocate: addr = 471 data = 3f3e3d3c3b3a39383736353433323130
2962145 [L1] Cache hit from L2: addr = 471, data = 31
2962145 [TEST] CPU read @0x6c2
2962155 [L1] Cache miss: addr = 6c2
2962235 [L2] Cache hit: addr = 6c2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2962245 [L1] Cache Allocate: addr = 6c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2962245 [L1] Cache hit from L2: addr = 6c2, data = a2
2962245 [TEST] CPU read @0x015
2962255 [L1] Cache miss: addr = 015
2962335 [L2] Cache miss: addr = 015
2963125 [MEM] Mem hit: addr = 471, data = 60
2963135 [L2] Cache Allocate: addr = 015 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2963145 [L1] Cache Allocate: addr = 015 data = 7f7e7d7c7b7a79787776757473727170
2963145 [L1] Cache hit from L2: addr = 015, data = 75
2963145 [TEST] CPU read @0x335
2963155 [L1] Cache miss: addr = 335
2963235 [L2] Cache miss: addr = 335
2964125 [MEM] Mem hit: addr = 015, data = 00
2964135 [L2] Cache Allocate: addr = 335 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2964145 [L1] Cache Allocate: addr = 335 data = 1f1e1d1c1b1a19181716151413121110
2964145 [L1] Cache hit from L2: addr = 335, data = 15
2964145 [TEST] CPU read @0x500
2964155 [L1] Cache miss: addr = 500
2964235 [L2] Cache miss: addr = 500
2965125 [MEM] Mem hit: addr = 335, data = 20
2965135 [L2] Cache Allocate: addr = 500 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2965145 [L1] Cache Allocate: addr = 500 data = 2f2e2d2c2b2a29282726252423222120
2965145 [L1] Cache hit from L2: addr = 500, data = 20
2965145 [TEST] CPU read @0x22e
2965155 [L1] Cache hit: addr = 22e, data = ee
2965165 [TEST] CPU read @0x300
2965175 [L1] Cache miss: addr = 300
2965235 [L2] Cache miss: addr = 300
2966125 [MEM] Mem hit: addr = 500, data = 00
2966135 [L2] Cache Allocate: addr = 300 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2966145 [L1] Cache Allocate: addr = 300 data = 0f0e0d0c0b0a09080706050403020100
2966145 [L1] Cache hit from L2: addr = 300, data = 00
2966145 [TEST] CPU read @0x1a7
2966155 [L1] Cache miss: addr = 1a7
2966235 [L2] Cache miss: addr = 1a7
2967125 [MEM] Mem hit: addr = 300, data = 00
2967135 [L2] Cache Allocate: addr = 1a7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2967145 [L1] Cache Allocate: addr = 1a7 data = 0f0e0d0c0b0a09080706050403020100
2967145 [L1] Cache hit from L2: addr = 1a7, data = 07
2967145 [TEST] CPU read @0x2c3
2967155 [L1] Cache miss: addr = 2c3
2967235 [L2] Cache miss: addr = 2c3
2968125 [MEM] Mem hit: addr = 1a7, data = a0
2968135 [L2] Cache Allocate: addr = 2c3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2968145 [L1] Cache Allocate: addr = 2c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2968145 [L1] Cache hit from L2: addr = 2c3, data = a3
2968145 [TEST] CPU read @0x2fc
2968155 [L1] Cache miss: addr = 2fc
2968235 [L2] Cache hit: addr = 2fc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2968245 [L1] Cache Allocate: addr = 2fc data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2968245 [L1] Cache hit from L2: addr = 2fc, data = cc
2968245 [TEST] CPU read @0x646
2968255 [L1] Cache miss: addr = 646
2968335 [L2] Cache miss: addr = 646
2969125 [MEM] Mem hit: addr = 2c3, data = c0
2969135 [L2] Cache Allocate: addr = 646 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2969145 [L1] Cache Allocate: addr = 646 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2969145 [L1] Cache hit from L2: addr = 646, data = c6
2969145 [TEST] CPU read @0x30b
2969155 [L1] Cache miss: addr = 30b
2969235 [L2] Cache miss: addr = 30b
2970125 [MEM] Mem hit: addr = 646, data = 40
2970135 [L2] Cache Allocate: addr = 30b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2970145 [L1] Cache Allocate: addr = 30b data = 4f4e4d4c4b4a49484746454443424140
2970145 [L1] Cache hit from L2: addr = 30b, data = 4b
2970145 [TEST] CPU read @0x7e7
2970155 [L1] Cache miss: addr = 7e7
2970235 [L2] Cache miss: addr = 7e7
2971125 [MEM] Mem hit: addr = 30b, data = 00
2971135 [L2] Cache Allocate: addr = 7e7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2971145 [L1] Cache Allocate: addr = 7e7 data = 0f0e0d0c0b0a09080706050403020100
2971145 [L1] Cache hit from L2: addr = 7e7, data = 07
2971145 [TEST] CPU read @0x539
2971155 [L1] Cache miss: addr = 539
2971235 [L2] Cache miss: addr = 539
2972125 [MEM] Mem hit: addr = 7e7, data = e0
2972135 [L2] Cache Allocate: addr = 539 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2972145 [L1] Cache Allocate: addr = 539 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2972145 [L1] Cache hit from L2: addr = 539, data = f9
2972145 [TEST] CPU read @0x138
2972155 [L1] Cache miss: addr = 138
2972235 [L2] Cache miss: addr = 138
2973125 [MEM] Mem hit: addr = 539, data = 20
2973135 [L2] Cache Allocate: addr = 138 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2973145 [L1] Cache Allocate: addr = 138 data = 3f3e3d3c3b3a39383736353433323130
2973145 [L1] Cache hit from L2: addr = 138, data = 38
2973145 [TEST] CPU read @0x4c8
2973155 [L1] Cache hit: addr = 4c8, data = e8
2973165 [TEST] CPU read @0x263
2973175 [L1] Cache miss: addr = 263
2973235 [L2] Cache miss: addr = 263
2974125 [MEM] Mem hit: addr = 138, data = 20
2974135 [L2] Cache Allocate: addr = 263 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2974145 [L1] Cache Allocate: addr = 263 data = 2f2e2d2c2b2a29282726252423222120
2974145 [L1] Cache hit from L2: addr = 263, data = 23
2974145 [TEST] CPU read @0x5e1
2974155 [L1] Cache miss: addr = 5e1
2974235 [L2] Cache miss: addr = 5e1
2975125 [MEM] Mem hit: addr = 263, data = 60
2975135 [L2] Cache Allocate: addr = 5e1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2975145 [L1] Cache Allocate: addr = 5e1 data = 6f6e6d6c6b6a69686766656463626160
2975145 [L1] Cache hit from L2: addr = 5e1, data = 61
2975145 [TEST] CPU read @0x6b9
2975155 [L1] Cache miss: addr = 6b9
2975235 [L2] Cache miss: addr = 6b9
2976125 [MEM] Mem hit: addr = 5e1, data = e0
2976135 [L2] Cache Allocate: addr = 6b9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2976145 [L1] Cache Allocate: addr = 6b9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2976145 [L1] Cache hit from L2: addr = 6b9, data = f9
2976145 [TEST] CPU read @0x162
2976155 [L1] Cache miss: addr = 162
2976235 [L2] Cache hit: addr = 162, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2976245 [L1] Cache Allocate: addr = 162 data = 4f4e4d4c4b4a49484746454443424140
2976245 [L1] Cache hit from L2: addr = 162, data = 42
2976245 [TEST] CPU read @0x69e
2976255 [L1] Cache hit: addr = 69e, data = be
2976265 [TEST] CPU read @0x476
2976275 [L1] Cache miss: addr = 476
2976335 [L2] Cache miss: addr = 476
2977125 [MEM] Mem hit: addr = 6b9, data = a0
2977135 [L2] Cache Allocate: addr = 476 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2977145 [L1] Cache Allocate: addr = 476 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2977145 [L1] Cache hit from L2: addr = 476, data = b6
2977145 [TEST] CPU read @0x24e
2977155 [L1] Cache hit: addr = 24e, data = ee
2977165 [TEST] CPU read @0x782
2977175 [L1] Cache miss: addr = 782
2977235 [L2] Cache miss: addr = 782
2978125 [MEM] Mem hit: addr = 476, data = 60
2978135 [L2] Cache Allocate: addr = 782 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2978145 [L1] Cache Allocate: addr = 782 data = 6f6e6d6c6b6a69686766656463626160
2978145 [L1] Cache hit from L2: addr = 782, data = 62
2978145 [TEST] CPU read @0x7f9
2978155 [L1] Cache miss: addr = 7f9
2978235 [L2] Cache miss: addr = 7f9
2979125 [MEM] Mem hit: addr = 782, data = 80
2979135 [L2] Cache Allocate: addr = 7f9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2979145 [L1] Cache Allocate: addr = 7f9 data = 9f9e9d9c9b9a99989796959493929190
2979145 [L1] Cache hit from L2: addr = 7f9, data = 99
2979145 [TEST] CPU read @0x53a
2979155 [L1] Cache miss: addr = 53a
2979235 [L2] Cache miss: addr = 53a
2980125 [MEM] Mem hit: addr = 7f9, data = e0
2980135 [L2] Cache Allocate: addr = 53a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2980145 [L1] Cache Allocate: addr = 53a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2980145 [L1] Cache hit from L2: addr = 53a, data = fa
2980145 [TEST] CPU read @0x211
2980155 [L1] Cache miss: addr = 211
2980235 [L2] Cache miss: addr = 211
2981125 [MEM] Mem hit: addr = 53a, data = 20
2981135 [L2] Cache Allocate: addr = 211 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2981145 [L1] Cache Allocate: addr = 211 data = 3f3e3d3c3b3a39383736353433323130
2981145 [L1] Cache hit from L2: addr = 211, data = 31
2981145 [TEST] CPU read @0x770
2981155 [L1] Cache miss: addr = 770
2981235 [L2] Cache miss: addr = 770
2982125 [MEM] Mem hit: addr = 211, data = 00
2982135 [L2] Cache Allocate: addr = 770 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2982145 [L1] Cache Allocate: addr = 770 data = 1f1e1d1c1b1a19181716151413121110
2982145 [L1] Cache hit from L2: addr = 770, data = 10
2982145 [TEST] CPU read @0x683
2982155 [L1] Cache miss: addr = 683
2982235 [L2] Cache miss: addr = 683
2983125 [MEM] Mem hit: addr = 770, data = 60
2983135 [L2] Cache Allocate: addr = 683 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2983145 [L1] Cache Allocate: addr = 683 data = 6f6e6d6c6b6a69686766656463626160
2983145 [L1] Cache hit from L2: addr = 683, data = 63
2983145 [TEST] CPU read @0x596
2983155 [L1] Cache miss: addr = 596
2983235 [L2] Cache miss: addr = 596
2984125 [MEM] Mem hit: addr = 683, data = 80
2984135 [L2] Cache Allocate: addr = 596 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2984145 [L1] Cache Allocate: addr = 596 data = 9f9e9d9c9b9a99989796959493929190
2984145 [L1] Cache hit from L2: addr = 596, data = 96
2984145 [TEST] CPU read @0x082
2984155 [L1] Cache miss: addr = 082
2984235 [L2] Cache miss: addr = 082
2985125 [MEM] Mem hit: addr = 596, data = 80
2985135 [L2] Cache Allocate: addr = 082 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2985145 [L1] Cache Allocate: addr = 082 data = 8f8e8d8c8b8a89888786858483828180
2985145 [L1] Cache hit from L2: addr = 082, data = 82
2985145 [TEST] CPU read @0x738
2985155 [L1] Cache miss: addr = 738
2985235 [L2] Cache miss: addr = 738
2986125 [MEM] Mem hit: addr = 082, data = 80
2986135 [L2] Cache Allocate: addr = 738 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2986145 [L1] Cache Allocate: addr = 738 data = 9f9e9d9c9b9a99989796959493929190
2986145 [L1] Cache hit from L2: addr = 738, data = 98
2986145 [TEST] CPU read @0x4bb
2986155 [L1] Cache miss: addr = 4bb
2986235 [L2] Cache miss: addr = 4bb
2987125 [MEM] Mem hit: addr = 738, data = 20
2987135 [L2] Cache Allocate: addr = 4bb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2987145 [L1] Cache Allocate: addr = 4bb data = 3f3e3d3c3b3a39383736353433323130
2987145 [L1] Cache hit from L2: addr = 4bb, data = 3b
2987145 [TEST] CPU read @0x599
2987155 [L1] Cache miss: addr = 599
2987235 [L2] Cache miss: addr = 599
2988125 [MEM] Mem hit: addr = 4bb, data = a0
2988135 [L2] Cache Allocate: addr = 599 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2988145 [L1] Cache Allocate: addr = 599 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2988145 [L1] Cache hit from L2: addr = 599, data = b9
2988145 [TEST] CPU read @0x0eb
2988155 [L1] Cache miss: addr = 0eb
2988235 [L2] Cache miss: addr = 0eb
2989125 [MEM] Mem hit: addr = 599, data = 80
2989135 [L2] Cache Allocate: addr = 0eb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2989145 [L1] Cache Allocate: addr = 0eb data = 8f8e8d8c8b8a89888786858483828180
2989145 [L1] Cache hit from L2: addr = 0eb, data = 8b
2989145 [TEST] CPU read @0x342
2989155 [L1] Cache miss: addr = 342
2989235 [L2] Cache miss: addr = 342
2990125 [MEM] Mem hit: addr = 0eb, data = e0
2990135 [L2] Cache Allocate: addr = 342 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2990145 [L1] Cache Allocate: addr = 342 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2990145 [L1] Cache hit from L2: addr = 342, data = e2
2990145 [TEST] CPU read @0x3b1
2990155 [L1] Cache miss: addr = 3b1
2990235 [L2] Cache miss: addr = 3b1
2991125 [MEM] Mem hit: addr = 342, data = 40
2991135 [L2] Cache Allocate: addr = 3b1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2991145 [L1] Cache Allocate: addr = 3b1 data = 5f5e5d5c5b5a59585756555453525150
2991145 [L1] Cache hit from L2: addr = 3b1, data = 51
2991145 [TEST] CPU read @0x507
2991155 [L1] Cache miss: addr = 507
2991235 [L2] Cache miss: addr = 507
2992125 [MEM] Mem hit: addr = 3b1, data = a0
2992135 [L2] Cache Allocate: addr = 507 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2992145 [L1] Cache Allocate: addr = 507 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2992145 [L1] Cache hit from L2: addr = 507, data = a7
2992145 [TEST] CPU read @0x058
2992155 [L1] Cache miss: addr = 058
2992235 [L2] Cache miss: addr = 058
2993125 [MEM] Mem hit: addr = 507, data = 00
2993135 [L2] Cache Allocate: addr = 058 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2993145 [L1] Cache Allocate: addr = 058 data = 1f1e1d1c1b1a19181716151413121110
2993145 [L1] Cache hit from L2: addr = 058, data = 18
2993145 [TEST] CPU read @0x67d
2993155 [L1] Cache miss: addr = 67d
2993235 [L2] Cache miss: addr = 67d
2994125 [MEM] Mem hit: addr = 058, data = 40
2994135 [L2] Cache Allocate: addr = 67d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2994145 [L1] Cache Allocate: addr = 67d data = 5f5e5d5c5b5a59585756555453525150
2994145 [L1] Cache hit from L2: addr = 67d, data = 5d
2994145 [TEST] CPU read @0x763
2994155 [L1] Cache miss: addr = 763
2994235 [L2] Cache miss: addr = 763
2995125 [MEM] Mem hit: addr = 67d, data = 60
2995135 [L2] Cache Allocate: addr = 763 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2995145 [L1] Cache Allocate: addr = 763 data = 6f6e6d6c6b6a69686766656463626160
2995145 [L1] Cache hit from L2: addr = 763, data = 63
2995145 [TEST] CPU read @0x3f9
2995155 [L1] Cache hit: addr = 3f9, data = 79
2995165 [TEST] CPU read @0x2c9
2995175 [L1] Cache miss: addr = 2c9
2995235 [L2] Cache miss: addr = 2c9
2996125 [MEM] Mem hit: addr = 763, data = 60
2996135 [L2] Cache Allocate: addr = 2c9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2996145 [L1] Cache Allocate: addr = 2c9 data = 6f6e6d6c6b6a69686766656463626160
2996145 [L1] Cache hit from L2: addr = 2c9, data = 69
2996145 [TEST] CPU read @0x6eb
2996155 [L1] Cache miss: addr = 6eb
2996235 [L2] Cache miss: addr = 6eb
2997125 [MEM] Mem hit: addr = 2c9, data = c0
2997135 [L2] Cache Allocate: addr = 6eb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2997145 [L1] Cache Allocate: addr = 6eb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2997145 [L1] Cache hit from L2: addr = 6eb, data = cb
2997145 [TEST] CPU read @0x2a4
2997155 [L1] Cache miss: addr = 2a4
2997235 [L2] Cache miss: addr = 2a4
2998125 [MEM] Mem hit: addr = 6eb, data = e0
2998135 [L2] Cache Allocate: addr = 2a4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2998145 [L1] Cache Allocate: addr = 2a4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
2998145 [L1] Cache hit from L2: addr = 2a4, data = e4
2998145 [TEST] CPU read @0x27c
2998155 [L1] Cache miss: addr = 27c
2998235 [L2] Cache miss: addr = 27c
2999125 [MEM] Mem hit: addr = 2a4, data = a0
2999135 [L2] Cache Allocate: addr = 27c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2999145 [L1] Cache Allocate: addr = 27c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2999145 [L1] Cache hit from L2: addr = 27c, data = bc
2999145 [TEST] CPU read @0x3b4
2999155 [L1] Cache miss: addr = 3b4
2999235 [L2] Cache miss: addr = 3b4
3000125 [MEM] Mem hit: addr = 27c, data = 60
3000135 [L2] Cache Allocate: addr = 3b4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3000145 [L1] Cache Allocate: addr = 3b4 data = 7f7e7d7c7b7a79787776757473727170
3000145 [L1] Cache hit from L2: addr = 3b4, data = 74
3000145 [TEST] CPU read @0x6b7
3000155 [L1] Cache miss: addr = 6b7
3000235 [L2] Cache miss: addr = 6b7
3001125 [MEM] Mem hit: addr = 3b4, data = a0
3001135 [L2] Cache Allocate: addr = 6b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3001145 [L1] Cache Allocate: addr = 6b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3001145 [L1] Cache hit from L2: addr = 6b7, data = b7
3001145 [TEST] CPU read @0x37d
3001155 [L1] Cache hit: addr = 37d, data = cd
3001165 [TEST] CPU read @0x02f
3001175 [L1] Cache miss: addr = 02f
3001235 [L2] Cache miss: addr = 02f
3002125 [MEM] Mem hit: addr = 6b7, data = a0
3002135 [L2] Cache Allocate: addr = 02f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3002145 [L1] Cache Allocate: addr = 02f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3002145 [L1] Cache hit from L2: addr = 02f, data = af
3002145 [TEST] CPU read @0x661
3002155 [L1] Cache miss: addr = 661
3002235 [L2] Cache miss: addr = 661
3003125 [MEM] Mem hit: addr = 02f, data = 20
3003135 [L2] Cache Allocate: addr = 661 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3003145 [L1] Cache Allocate: addr = 661 data = 2f2e2d2c2b2a29282726252423222120
3003145 [L1] Cache hit from L2: addr = 661, data = 21
3003145 [TEST] CPU read @0x194
3003155 [L1] Cache miss: addr = 194
3003235 [L2] Cache miss: addr = 194
3004125 [MEM] Mem hit: addr = 661, data = 60
3004135 [L2] Cache Allocate: addr = 194 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3004145 [L1] Cache Allocate: addr = 194 data = 7f7e7d7c7b7a79787776757473727170
3004145 [L1] Cache hit from L2: addr = 194, data = 74
3004145 [TEST] CPU read @0x439
3004155 [L1] Cache miss: addr = 439
3004235 [L2] Cache miss: addr = 439
3005125 [MEM] Mem hit: addr = 194, data = 80
3005135 [L2] Cache Allocate: addr = 439 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3005145 [L1] Cache Allocate: addr = 439 data = 9f9e9d9c9b9a99989796959493929190
3005145 [L1] Cache hit from L2: addr = 439, data = 99
3005145 [TEST] CPU read @0x053
3005155 [L1] Cache miss: addr = 053
3005235 [L2] Cache miss: addr = 053
3006125 [MEM] Mem hit: addr = 439, data = 20
3006135 [L2] Cache Allocate: addr = 053 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3006145 [L1] Cache Allocate: addr = 053 data = 3f3e3d3c3b3a39383736353433323130
3006145 [L1] Cache hit from L2: addr = 053, data = 33
3006145 [TEST] CPU read @0x054
3006155 [L1] Cache hit: addr = 054, data = 34
3006165 [TEST] CPU read @0x59d
3006175 [L1] Cache miss: addr = 59d
3006235 [L2] Cache miss: addr = 59d
3007125 [MEM] Mem hit: addr = 053, data = 40
3007135 [L2] Cache Allocate: addr = 59d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3007145 [L1] Cache Allocate: addr = 59d data = 5f5e5d5c5b5a59585756555453525150
3007145 [L1] Cache hit from L2: addr = 59d, data = 5d
3007145 [TEST] CPU read @0x320
3007155 [L1] Cache miss: addr = 320
3007235 [L2] Cache miss: addr = 320
3008125 [MEM] Mem hit: addr = 59d, data = 80
3008135 [L2] Cache Allocate: addr = 320 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3008145 [L1] Cache Allocate: addr = 320 data = 8f8e8d8c8b8a89888786858483828180
3008145 [L1] Cache hit from L2: addr = 320, data = 80
3008145 [TEST] CPU read @0x445
3008155 [L1] Cache miss: addr = 445
3008235 [L2] Cache miss: addr = 445
3009125 [MEM] Mem hit: addr = 320, data = 20
3009135 [L2] Cache Allocate: addr = 445 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3009145 [L1] Cache Allocate: addr = 445 data = 2f2e2d2c2b2a29282726252423222120
3009145 [L1] Cache hit from L2: addr = 445, data = 25
3009145 [TEST] CPU read @0x540
3009155 [L1] Cache miss: addr = 540
3009235 [L2] Cache hit: addr = 540, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3009245 [L1] Cache Allocate: addr = 540 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3009245 [L1] Cache hit from L2: addr = 540, data = c0
3009245 [TEST] CPU read @0x26a
3009255 [L1] Cache miss: addr = 26a
3009335 [L2] Cache miss: addr = 26a
3010125 [MEM] Mem hit: addr = 445, data = 40
3010135 [L2] Cache Allocate: addr = 26a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3010145 [L1] Cache Allocate: addr = 26a data = 4f4e4d4c4b4a49484746454443424140
3010145 [L1] Cache hit from L2: addr = 26a, data = 4a
3010145 [TEST] CPU read @0x013
3010155 [L1] Cache miss: addr = 013
3010235 [L2] Cache miss: addr = 013
3011125 [MEM] Mem hit: addr = 26a, data = 60
3011135 [L2] Cache Allocate: addr = 013 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3011145 [L1] Cache Allocate: addr = 013 data = 7f7e7d7c7b7a79787776757473727170
3011145 [L1] Cache hit from L2: addr = 013, data = 73
3011145 [TEST] CPU read @0x5de
3011155 [L1] Cache miss: addr = 5de
3011235 [L2] Cache hit: addr = 5de, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3011245 [L1] Cache Allocate: addr = 5de data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3011245 [L1] Cache hit from L2: addr = 5de, data = ae
3011245 [TEST] CPU read @0x1ac
3011255 [L1] Cache miss: addr = 1ac
3011335 [L2] Cache miss: addr = 1ac
3012125 [MEM] Mem hit: addr = 013, data = 00
3012135 [L2] Cache Allocate: addr = 1ac data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3012145 [L1] Cache Allocate: addr = 1ac data = 0f0e0d0c0b0a09080706050403020100
3012145 [L1] Cache hit from L2: addr = 1ac, data = 0c
3012145 [TEST] CPU read @0x095
3012155 [L1] Cache miss: addr = 095
3012235 [L2] Cache miss: addr = 095
3013125 [MEM] Mem hit: addr = 1ac, data = a0
3013135 [L2] Cache Allocate: addr = 095 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3013145 [L1] Cache Allocate: addr = 095 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3013145 [L1] Cache hit from L2: addr = 095, data = b5
3013145 [TEST] CPU read @0x4fc
3013155 [L1] Cache miss: addr = 4fc
3013235 [L2] Cache hit: addr = 4fc, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3013245 [L1] Cache Allocate: addr = 4fc data = 8f8e8d8c8b8a89888786858483828180
3013245 [L1] Cache hit from L2: addr = 4fc, data = 8c
3013245 [TEST] CPU read @0x0ae
3013255 [L1] Cache miss: addr = 0ae
3013335 [L2] Cache miss: addr = 0ae
3014125 [MEM] Mem hit: addr = 095, data = 80
3014135 [L2] Cache Allocate: addr = 0ae data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3014145 [L1] Cache Allocate: addr = 0ae data = 8f8e8d8c8b8a89888786858483828180
3014145 [L1] Cache hit from L2: addr = 0ae, data = 8e
3014145 [TEST] CPU read @0x0de
3014155 [L1] Cache miss: addr = 0de
3014235 [L2] Cache miss: addr = 0de
3015125 [MEM] Mem hit: addr = 0ae, data = a0
3015135 [L2] Cache Allocate: addr = 0de data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3015145 [L1] Cache Allocate: addr = 0de data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3015145 [L1] Cache hit from L2: addr = 0de, data = be
3015145 [TEST] CPU read @0x36a
3015155 [L1] Cache hit: addr = 36a, data = ca
3015165 [TEST] CPU read @0x15d
3015175 [L1] Cache miss: addr = 15d
3015235 [L2] Cache miss: addr = 15d
3016125 [MEM] Mem hit: addr = 0de, data = c0
3016135 [L2] Cache Allocate: addr = 15d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3016145 [L1] Cache Allocate: addr = 15d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3016145 [L1] Cache hit from L2: addr = 15d, data = dd
3016145 [TEST] CPU read @0x689
3016155 [L1] Cache miss: addr = 689
3016235 [L2] Cache miss: addr = 689
3017125 [MEM] Mem hit: addr = 15d, data = 40
3017135 [L2] Cache Allocate: addr = 689 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3017145 [L1] Cache Allocate: addr = 689 data = 4f4e4d4c4b4a49484746454443424140
3017145 [L1] Cache hit from L2: addr = 689, data = 49
3017145 [TEST] CPU read @0x420
3017155 [L1] Cache miss: addr = 420
3017235 [L2] Cache miss: addr = 420
3018125 [MEM] Mem hit: addr = 689, data = 80
3018135 [L2] Cache Allocate: addr = 420 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3018145 [L1] Cache Allocate: addr = 420 data = 8f8e8d8c8b8a89888786858483828180
3018145 [L1] Cache hit from L2: addr = 420, data = 80
3018145 [TEST] CPU read @0x5f3
3018155 [L1] Cache miss: addr = 5f3
3018235 [L2] Cache miss: addr = 5f3
3019125 [MEM] Mem hit: addr = 420, data = 20
3019135 [L2] Cache Allocate: addr = 5f3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3019145 [L1] Cache Allocate: addr = 5f3 data = 3f3e3d3c3b3a39383736353433323130
3019145 [L1] Cache hit from L2: addr = 5f3, data = 33
3019145 [TEST] CPU read @0x2d1
3019155 [L1] Cache miss: addr = 2d1
3019235 [L2] Cache miss: addr = 2d1
3020125 [MEM] Mem hit: addr = 5f3, data = e0
3020135 [L2] Cache Allocate: addr = 2d1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3020145 [L1] Cache Allocate: addr = 2d1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3020145 [L1] Cache hit from L2: addr = 2d1, data = f1
3020145 [TEST] CPU read @0x55f
3020155 [L1] Cache hit: addr = 55f, data = df
3020165 [TEST] CPU read @0x502
3020175 [L1] Cache miss: addr = 502
3020235 [L2] Cache miss: addr = 502
3021125 [MEM] Mem hit: addr = 2d1, data = c0
3021135 [L2] Cache Allocate: addr = 502 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3021145 [L1] Cache Allocate: addr = 502 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3021145 [L1] Cache hit from L2: addr = 502, data = c2
3021145 [TEST] CPU read @0x218
3021155 [L1] Cache miss: addr = 218
3021235 [L2] Cache miss: addr = 218
3022125 [MEM] Mem hit: addr = 502, data = 00
3022135 [L2] Cache Allocate: addr = 218 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3022145 [L1] Cache Allocate: addr = 218 data = 1f1e1d1c1b1a19181716151413121110
3022145 [L1] Cache hit from L2: addr = 218, data = 18
3022145 [TEST] CPU read @0x5ee
3022155 [L1] Cache miss: addr = 5ee
3022235 [L2] Cache hit: addr = 5ee, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3022245 [L1] Cache Allocate: addr = 5ee data = 2f2e2d2c2b2a29282726252423222120
3022245 [L1] Cache hit from L2: addr = 5ee, data = 2e
3022245 [TEST] CPU read @0x3de
3022255 [L1] Cache miss: addr = 3de
3022335 [L2] Cache miss: addr = 3de
3023125 [MEM] Mem hit: addr = 218, data = 00
3023135 [L2] Cache Allocate: addr = 3de data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3023145 [L1] Cache Allocate: addr = 3de data = 1f1e1d1c1b1a19181716151413121110
3023145 [L1] Cache hit from L2: addr = 3de, data = 1e
3023145 [TEST] CPU read @0x5a0
3023155 [L1] Cache miss: addr = 5a0
3023235 [L2] Cache hit: addr = 5a0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3023245 [L1] Cache Allocate: addr = 5a0 data = 8f8e8d8c8b8a89888786858483828180
3023245 [L1] Cache hit from L2: addr = 5a0, data = 80
3023245 [TEST] CPU read @0x018
3023255 [L1] Cache miss: addr = 018
3023335 [L2] Cache miss: addr = 018
3024125 [MEM] Mem hit: addr = 3de, data = c0
3024135 [L2] Cache Allocate: addr = 018 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3024145 [L1] Cache Allocate: addr = 018 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3024145 [L1] Cache hit from L2: addr = 018, data = d8
3024145 [TEST] CPU read @0x23f
3024155 [L1] Cache miss: addr = 23f
3024235 [L2] Cache hit: addr = 23f, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3024245 [L1] Cache Allocate: addr = 23f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3024245 [L1] Cache hit from L2: addr = 23f, data = ef
3024245 [TEST] CPU read @0x5c4
3024255 [L1] Cache miss: addr = 5c4
3024335 [L2] Cache hit: addr = 5c4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3024345 [L1] Cache Allocate: addr = 5c4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3024345 [L1] Cache hit from L2: addr = 5c4, data = a4
3024345 [TEST] CPU read @0x593
3024355 [L1] Cache miss: addr = 593
3024435 [L2] Cache miss: addr = 593
3025125 [MEM] Mem hit: addr = 018, data = 00
3025135 [L2] Cache Allocate: addr = 593 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3025145 [L1] Cache Allocate: addr = 593 data = 1f1e1d1c1b1a19181716151413121110
3025145 [L1] Cache hit from L2: addr = 593, data = 13
3025145 [TEST] CPU read @0x004
3025155 [L1] Cache miss: addr = 004
3025235 [L2] Cache miss: addr = 004
3026125 [MEM] Mem hit: addr = 593, data = 80
3026135 [L2] Cache Allocate: addr = 004 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3026145 [L1] Cache Allocate: addr = 004 data = 8f8e8d8c8b8a89888786858483828180
3026145 [L1] Cache hit from L2: addr = 004, data = 84
3026145 [TEST] CPU read @0x3cd
3026155 [L1] Cache miss: addr = 3cd
3026235 [L2] Cache miss: addr = 3cd
3027125 [MEM] Mem hit: addr = 004, data = 00
3027135 [L2] Cache Allocate: addr = 3cd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3027145 [L1] Cache Allocate: addr = 3cd data = 0f0e0d0c0b0a09080706050403020100
3027145 [L1] Cache hit from L2: addr = 3cd, data = 0d
3027145 [TEST] CPU read @0x271
3027155 [L1] Cache miss: addr = 271
3027235 [L2] Cache miss: addr = 271
3028125 [MEM] Mem hit: addr = 3cd, data = c0
3028135 [L2] Cache Allocate: addr = 271 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3028145 [L1] Cache Allocate: addr = 271 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3028145 [L1] Cache hit from L2: addr = 271, data = d1
3028145 [TEST] CPU read @0x7a0
3028155 [L1] Cache miss: addr = 7a0
3028235 [L2] Cache miss: addr = 7a0
3029125 [MEM] Mem hit: addr = 271, data = 60
3029135 [L2] Cache Allocate: addr = 7a0 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3029145 [L1] Cache Allocate: addr = 7a0 data = 6f6e6d6c6b6a69686766656463626160
3029145 [L1] Cache hit from L2: addr = 7a0, data = 60
3029145 [TEST] CPU read @0x274
3029155 [L1] Cache hit: addr = 274, data = d4
3029165 [TEST] CPU read @0x7fa
3029175 [L1] Cache miss: addr = 7fa
3029235 [L2] Cache miss: addr = 7fa
3030125 [MEM] Mem hit: addr = 7a0, data = a0
3030135 [L2] Cache Allocate: addr = 7fa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3030145 [L1] Cache Allocate: addr = 7fa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3030145 [L1] Cache hit from L2: addr = 7fa, data = ba
3030145 [TEST] CPU read @0x79a
3030155 [L1] Cache miss: addr = 79a
3030235 [L2] Cache miss: addr = 79a
3031125 [MEM] Mem hit: addr = 7fa, data = e0
3031135 [L2] Cache Allocate: addr = 79a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3031145 [L1] Cache Allocate: addr = 79a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3031145 [L1] Cache hit from L2: addr = 79a, data = fa
3031145 [TEST] CPU read @0x1bc
3031155 [L1] Cache miss: addr = 1bc
3031235 [L2] Cache miss: addr = 1bc
3032125 [MEM] Mem hit: addr = 79a, data = 80
3032135 [L2] Cache Allocate: addr = 1bc data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3032145 [L1] Cache Allocate: addr = 1bc data = 9f9e9d9c9b9a99989796959493929190
3032145 [L1] Cache hit from L2: addr = 1bc, data = 9c
3032145 [TEST] CPU read @0x741
3032155 [L1] Cache miss: addr = 741
3032235 [L2] Cache miss: addr = 741
3033125 [MEM] Mem hit: addr = 1bc, data = a0
3033135 [L2] Cache Allocate: addr = 741 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3033145 [L1] Cache Allocate: addr = 741 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3033145 [L1] Cache hit from L2: addr = 741, data = a1
3033145 [TEST] CPU read @0x310
3033155 [L1] Cache miss: addr = 310
3033235 [L2] Cache miss: addr = 310
3034125 [MEM] Mem hit: addr = 741, data = 40
3034135 [L2] Cache Allocate: addr = 310 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3034145 [L1] Cache Allocate: addr = 310 data = 5f5e5d5c5b5a59585756555453525150
3034145 [L1] Cache hit from L2: addr = 310, data = 50
3034145 [TEST] CPU read @0x3a5
3034155 [L1] Cache miss: addr = 3a5
3034235 [L2] Cache miss: addr = 3a5
3035125 [MEM] Mem hit: addr = 310, data = 00
3035135 [L2] Cache Allocate: addr = 3a5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3035145 [L1] Cache Allocate: addr = 3a5 data = 0f0e0d0c0b0a09080706050403020100
3035145 [L1] Cache hit from L2: addr = 3a5, data = 05
3035145 [TEST] CPU read @0x279
3035155 [L1] Cache miss: addr = 279
3035235 [L2] Cache miss: addr = 279
3036125 [MEM] Mem hit: addr = 3a5, data = a0
3036135 [L2] Cache Allocate: addr = 279 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3036145 [L1] Cache Allocate: addr = 279 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3036145 [L1] Cache hit from L2: addr = 279, data = b9
3036145 [TEST] CPU read @0x260
3036155 [L1] Cache miss: addr = 260
3036235 [L2] Cache hit: addr = 260, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3036245 [L1] Cache Allocate: addr = 260 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3036245 [L1] Cache hit from L2: addr = 260, data = a0
3036245 [TEST] CPU read @0x55c
3036255 [L1] Cache hit: addr = 55c, data = dc
3036265 [TEST] CPU read @0x6a2
3036275 [L1] Cache miss: addr = 6a2
3036335 [L2] Cache miss: addr = 6a2
3037125 [MEM] Mem hit: addr = 279, data = 60
3037135 [L2] Cache Allocate: addr = 6a2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3037145 [L1] Cache Allocate: addr = 6a2 data = 6f6e6d6c6b6a69686766656463626160
3037145 [L1] Cache hit from L2: addr = 6a2, data = 62
3037145 [TEST] CPU read @0x67e
3037155 [L1] Cache miss: addr = 67e
3037235 [L2] Cache miss: addr = 67e
3038125 [MEM] Mem hit: addr = 6a2, data = a0
3038135 [L2] Cache Allocate: addr = 67e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3038145 [L1] Cache Allocate: addr = 67e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3038145 [L1] Cache hit from L2: addr = 67e, data = be
3038145 [TEST] CPU read @0x2b0
3038155 [L1] Cache miss: addr = 2b0
3038235 [L2] Cache miss: addr = 2b0
3039125 [MEM] Mem hit: addr = 67e, data = 60
3039135 [L2] Cache Allocate: addr = 2b0 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3039145 [L1] Cache Allocate: addr = 2b0 data = 7f7e7d7c7b7a79787776757473727170
3039145 [L1] Cache hit from L2: addr = 2b0, data = 70
3039145 [TEST] CPU read @0x024
3039155 [L1] Cache miss: addr = 024
3039235 [L2] Cache miss: addr = 024
3040125 [MEM] Mem hit: addr = 2b0, data = a0
3040135 [L2] Cache Allocate: addr = 024 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3040145 [L1] Cache Allocate: addr = 024 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3040145 [L1] Cache hit from L2: addr = 024, data = a4
3040145 [TEST] CPU read @0x251
3040155 [L1] Cache miss: addr = 251
3040235 [L2] Cache hit: addr = 251, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3040245 [L1] Cache Allocate: addr = 251 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3040245 [L1] Cache hit from L2: addr = 251, data = e1
3040245 [TEST] CPU read @0x21c
3040255 [L1] Cache miss: addr = 21c
3040335 [L2] Cache miss: addr = 21c
3041125 [MEM] Mem hit: addr = 024, data = 20
3041135 [L2] Cache Allocate: addr = 21c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3041145 [L1] Cache Allocate: addr = 21c data = 3f3e3d3c3b3a39383736353433323130
3041145 [L1] Cache hit from L2: addr = 21c, data = 3c
3041145 [TEST] CPU read @0x3df
3041155 [L1] Cache miss: addr = 3df
3041235 [L2] Cache miss: addr = 3df
3042125 [MEM] Mem hit: addr = 21c, data = 00
3042135 [L2] Cache Allocate: addr = 3df data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3042145 [L1] Cache Allocate: addr = 3df data = 1f1e1d1c1b1a19181716151413121110
3042145 [L1] Cache hit from L2: addr = 3df, data = 1f
3042145 [TEST] CPU read @0x65d
3042155 [L1] Cache miss: addr = 65d
3042235 [L2] Cache miss: addr = 65d
3043125 [MEM] Mem hit: addr = 3df, data = c0
3043135 [L2] Cache Allocate: addr = 65d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3043145 [L1] Cache Allocate: addr = 65d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3043145 [L1] Cache hit from L2: addr = 65d, data = dd
3043145 [TEST] CPU read @0x53c
3043155 [L1] Cache miss: addr = 53c
3043235 [L2] Cache miss: addr = 53c
3044125 [MEM] Mem hit: addr = 65d, data = 40
3044135 [L2] Cache Allocate: addr = 53c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3044145 [L1] Cache Allocate: addr = 53c data = 5f5e5d5c5b5a59585756555453525150
3044145 [L1] Cache hit from L2: addr = 53c, data = 5c
3044145 [TEST] CPU read @0x096
3044155 [L1] Cache miss: addr = 096
3044235 [L2] Cache miss: addr = 096
3045125 [MEM] Mem hit: addr = 53c, data = 20
3045135 [L2] Cache Allocate: addr = 096 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3045145 [L1] Cache Allocate: addr = 096 data = 3f3e3d3c3b3a39383736353433323130
3045145 [L1] Cache hit from L2: addr = 096, data = 36
3045145 [TEST] CPU read @0x630
3045155 [L1] Cache miss: addr = 630
3045235 [L2] Cache miss: addr = 630
3046125 [MEM] Mem hit: addr = 096, data = 80
3046135 [L2] Cache Allocate: addr = 630 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3046145 [L1] Cache Allocate: addr = 630 data = 9f9e9d9c9b9a99989796959493929190
3046145 [L1] Cache hit from L2: addr = 630, data = 90
3046145 [TEST] CPU read @0x66d
3046155 [L1] Cache miss: addr = 66d
3046235 [L2] Cache miss: addr = 66d
3047125 [MEM] Mem hit: addr = 630, data = 20
3047135 [L2] Cache Allocate: addr = 66d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3047145 [L1] Cache Allocate: addr = 66d data = 2f2e2d2c2b2a29282726252423222120
3047145 [L1] Cache hit from L2: addr = 66d, data = 2d
3047145 [TEST] CPU read @0x04b
3047155 [L1] Cache miss: addr = 04b
3047235 [L2] Cache miss: addr = 04b
3048125 [MEM] Mem hit: addr = 66d, data = 60
3048135 [L2] Cache Allocate: addr = 04b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3048145 [L1] Cache Allocate: addr = 04b data = 6f6e6d6c6b6a69686766656463626160
3048145 [L1] Cache hit from L2: addr = 04b, data = 6b
3048145 [TEST] CPU read @0x436
3048155 [L1] Cache miss: addr = 436
3048235 [L2] Cache miss: addr = 436
3049125 [MEM] Mem hit: addr = 04b, data = 40
3049135 [L2] Cache Allocate: addr = 436 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3049145 [L1] Cache Allocate: addr = 436 data = 5f5e5d5c5b5a59585756555453525150
3049145 [L1] Cache hit from L2: addr = 436, data = 56
3049145 [TEST] CPU read @0x041
3049155 [L1] Cache hit: addr = 041, data = 61
3049165 [TEST] CPU read @0x3dd
3049175 [L1] Cache miss: addr = 3dd
3049235 [L2] Cache miss: addr = 3dd
3050125 [MEM] Mem hit: addr = 436, data = 20
3050135 [L2] Cache Allocate: addr = 3dd data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3050145 [L1] Cache Allocate: addr = 3dd data = 3f3e3d3c3b3a39383736353433323130
3050145 [L1] Cache hit from L2: addr = 3dd, data = 3d
3050145 [TEST] CPU read @0x3db
3050155 [L1] Cache hit: addr = 3db, data = 3b
3050165 [TEST] CPU read @0x5cb
3050175 [L1] Cache miss: addr = 5cb
3050235 [L2] Cache hit: addr = 5cb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3050245 [L1] Cache Allocate: addr = 5cb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3050245 [L1] Cache hit from L2: addr = 5cb, data = ab
3050245 [TEST] CPU read @0x0ad
3050255 [L1] Cache miss: addr = 0ad
3050335 [L2] Cache miss: addr = 0ad
3051125 [MEM] Mem hit: addr = 3dd, data = c0
3051135 [L2] Cache Allocate: addr = 0ad data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3051145 [L1] Cache Allocate: addr = 0ad data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3051145 [L1] Cache hit from L2: addr = 0ad, data = cd
3051145 [TEST] CPU read @0x148
3051155 [L1] Cache miss: addr = 148
3051235 [L2] Cache miss: addr = 148
3052125 [MEM] Mem hit: addr = 0ad, data = a0
3052135 [L2] Cache Allocate: addr = 148 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3052145 [L1] Cache Allocate: addr = 148 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3052145 [L1] Cache hit from L2: addr = 148, data = a8
3052145 [TEST] CPU read @0x6c9
3052155 [L1] Cache miss: addr = 6c9
3052235 [L2] Cache hit: addr = 6c9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3052245 [L1] Cache Allocate: addr = 6c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3052245 [L1] Cache hit from L2: addr = 6c9, data = a9
3052245 [TEST] CPU read @0x3a2
3052255 [L1] Cache miss: addr = 3a2
3052335 [L2] Cache miss: addr = 3a2
3053125 [MEM] Mem hit: addr = 148, data = 40
3053135 [L2] Cache Allocate: addr = 3a2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3053145 [L1] Cache Allocate: addr = 3a2 data = 4f4e4d4c4b4a49484746454443424140
3053145 [L1] Cache hit from L2: addr = 3a2, data = 42
3053145 [TEST] CPU read @0x69a
3053155 [L1] Cache hit: addr = 69a, data = ba
3053165 [TEST] CPU read @0x260
3053175 [L1] Cache miss: addr = 260
3053235 [L2] Cache miss: addr = 260
3054125 [MEM] Mem hit: addr = 3a2, data = a0
3054135 [L2] Cache Allocate: addr = 260 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3054145 [L1] Cache Allocate: addr = 260 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3054145 [L1] Cache hit from L2: addr = 260, data = a0
3054145 [TEST] CPU read @0x760
3054155 [L1] Cache miss: addr = 760
3054235 [L2] Cache miss: addr = 760
3055125 [MEM] Mem hit: addr = 260, data = 60
3055135 [L2] Cache Allocate: addr = 760 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3055145 [L1] Cache Allocate: addr = 760 data = 6f6e6d6c6b6a69686766656463626160
3055145 [L1] Cache hit from L2: addr = 760, data = 60
3055145 [TEST] CPU read @0x597
3055155 [L1] Cache miss: addr = 597
3055235 [L2] Cache miss: addr = 597
3056125 [MEM] Mem hit: addr = 760, data = 60
3056135 [L2] Cache Allocate: addr = 597 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3056145 [L1] Cache Allocate: addr = 597 data = 7f7e7d7c7b7a79787776757473727170
3056145 [L1] Cache hit from L2: addr = 597, data = 77
3056145 [TEST] CPU read @0x20f
3056155 [L1] Cache miss: addr = 20f
3056235 [L2] Cache miss: addr = 20f
3057125 [MEM] Mem hit: addr = 597, data = 80
3057135 [L2] Cache Allocate: addr = 20f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3057145 [L1] Cache Allocate: addr = 20f data = 8f8e8d8c8b8a89888786858483828180
3057145 [L1] Cache hit from L2: addr = 20f, data = 8f
3057145 [TEST] CPU read @0x771
3057155 [L1] Cache miss: addr = 771
3057235 [L2] Cache hit: addr = 771, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3057245 [L1] Cache Allocate: addr = 771 data = 6f6e6d6c6b6a69686766656463626160
3057245 [L1] Cache hit from L2: addr = 771, data = 61
3057245 [TEST] CPU read @0x3b1
3057255 [L1] Cache miss: addr = 3b1
3057335 [L2] Cache miss: addr = 3b1
3058125 [MEM] Mem hit: addr = 20f, data = 00
3058135 [L2] Cache Allocate: addr = 3b1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3058145 [L1] Cache Allocate: addr = 3b1 data = 1f1e1d1c1b1a19181716151413121110
3058145 [L1] Cache hit from L2: addr = 3b1, data = 11
3058145 [TEST] CPU read @0x54c
3058155 [L1] Cache miss: addr = 54c
3058235 [L2] Cache hit: addr = 54c, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3058245 [L1] Cache Allocate: addr = 54c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3058245 [L1] Cache hit from L2: addr = 54c, data = cc
3058245 [TEST] CPU read @0x429
3058255 [L1] Cache miss: addr = 429
3058335 [L2] Cache miss: addr = 429
3059125 [MEM] Mem hit: addr = 3b1, data = a0
3059135 [L2] Cache Allocate: addr = 429 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3059145 [L1] Cache Allocate: addr = 429 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3059145 [L1] Cache hit from L2: addr = 429, data = a9
3059145 [TEST] CPU read @0x51c
3059155 [L1] Cache miss: addr = 51c
3059235 [L2] Cache miss: addr = 51c
3060125 [MEM] Mem hit: addr = 429, data = 20
3060135 [L2] Cache Allocate: addr = 51c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3060145 [L1] Cache Allocate: addr = 51c data = 3f3e3d3c3b3a39383736353433323130
3060145 [L1] Cache hit from L2: addr = 51c, data = 3c
3060145 [TEST] CPU read @0x249
3060155 [L1] Cache hit: addr = 249, data = e9
3060165 [TEST] CPU read @0x733
3060175 [L1] Cache miss: addr = 733
3060235 [L2] Cache miss: addr = 733
3061125 [MEM] Mem hit: addr = 51c, data = 00
3061135 [L2] Cache Allocate: addr = 733 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3061145 [L1] Cache Allocate: addr = 733 data = 1f1e1d1c1b1a19181716151413121110
3061145 [L1] Cache hit from L2: addr = 733, data = 13
3061145 [TEST] CPU read @0x309
3061155 [L1] Cache miss: addr = 309
3061235 [L2] Cache miss: addr = 309
3062125 [MEM] Mem hit: addr = 733, data = 20
3062135 [L2] Cache Allocate: addr = 309 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3062145 [L1] Cache Allocate: addr = 309 data = 2f2e2d2c2b2a29282726252423222120
3062145 [L1] Cache hit from L2: addr = 309, data = 29
3062145 [TEST] CPU read @0x6c4
3062155 [L1] Cache miss: addr = 6c4
3062235 [L2] Cache hit: addr = 6c4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3062245 [L1] Cache Allocate: addr = 6c4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3062245 [L1] Cache hit from L2: addr = 6c4, data = a4
3062245 [TEST] CPU read @0x5b6
3062255 [L1] Cache hit: addr = 5b6, data = 96
3062265 [TEST] CPU read @0x066
3062275 [L1] Cache miss: addr = 066
3062335 [L2] Cache miss: addr = 066
3063125 [MEM] Mem hit: addr = 309, data = 00
3063135 [L2] Cache Allocate: addr = 066 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3063145 [L1] Cache Allocate: addr = 066 data = 0f0e0d0c0b0a09080706050403020100
3063145 [L1] Cache hit from L2: addr = 066, data = 06
3063145 [TEST] CPU read @0x092
3063155 [L1] Cache miss: addr = 092
3063235 [L2] Cache miss: addr = 092
3064125 [MEM] Mem hit: addr = 066, data = 60
3064135 [L2] Cache Allocate: addr = 092 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3064145 [L1] Cache Allocate: addr = 092 data = 7f7e7d7c7b7a79787776757473727170
3064145 [L1] Cache hit from L2: addr = 092, data = 72
3064145 [TEST] CPU read @0x36b
3064155 [L1] Cache hit: addr = 36b, data = cb
3064165 [TEST] CPU read @0x4d3
3064175 [L1] Cache miss: addr = 4d3
3064235 [L2] Cache hit: addr = 4d3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3064245 [L1] Cache Allocate: addr = 4d3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3064245 [L1] Cache hit from L2: addr = 4d3, data = e3
3064245 [TEST] CPU read @0x502
3064255 [L1] Cache miss: addr = 502
3064335 [L2] Cache miss: addr = 502
3065125 [MEM] Mem hit: addr = 092, data = 80
3065135 [L2] Cache Allocate: addr = 502 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3065145 [L1] Cache Allocate: addr = 502 data = 8f8e8d8c8b8a89888786858483828180
3065145 [L1] Cache hit from L2: addr = 502, data = 82
3065145 [TEST] CPU read @0x2c8
3065155 [L1] Cache miss: addr = 2c8
3065235 [L2] Cache miss: addr = 2c8
3066125 [MEM] Mem hit: addr = 502, data = 00
3066135 [L2] Cache Allocate: addr = 2c8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3066145 [L1] Cache Allocate: addr = 2c8 data = 0f0e0d0c0b0a09080706050403020100
3066145 [L1] Cache hit from L2: addr = 2c8, data = 08
3066145 [TEST] CPU read @0x062
3066155 [L1] Cache miss: addr = 062
3066235 [L2] Cache hit: addr = 062, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3066245 [L1] Cache Allocate: addr = 062 data = 0f0e0d0c0b0a09080706050403020100
3066245 [L1] Cache hit from L2: addr = 062, data = 02
3066245 [TEST] CPU read @0x765
3066255 [L1] Cache miss: addr = 765
3066335 [L2] Cache miss: addr = 765
3067125 [MEM] Mem hit: addr = 2c8, data = c0
3067135 [L2] Cache Allocate: addr = 765 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3067145 [L1] Cache Allocate: addr = 765 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3067145 [L1] Cache hit from L2: addr = 765, data = c5
3067145 [TEST] CPU read @0x606
3067155 [L1] Cache miss: addr = 606
3067235 [L2] Cache miss: addr = 606
3068125 [MEM] Mem hit: addr = 765, data = 60
3068135 [L2] Cache Allocate: addr = 606 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3068145 [L1] Cache Allocate: addr = 606 data = 6f6e6d6c6b6a69686766656463626160
3068145 [L1] Cache hit from L2: addr = 606, data = 66
3068145 [TEST] CPU read @0x3fe
3068155 [L1] Cache hit: addr = 3fe, data = 7e
3068165 [TEST] CPU read @0x4a4
3068175 [L1] Cache miss: addr = 4a4
3068235 [L2] Cache miss: addr = 4a4
3069125 [MEM] Mem hit: addr = 606, data = 00
3069135 [L2] Cache Allocate: addr = 4a4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3069145 [L1] Cache Allocate: addr = 4a4 data = 0f0e0d0c0b0a09080706050403020100
3069145 [L1] Cache hit from L2: addr = 4a4, data = 04
3069145 [TEST] CPU read @0x7e7
3069155 [L1] Cache miss: addr = 7e7
3069235 [L2] Cache miss: addr = 7e7
3070125 [MEM] Mem hit: addr = 4a4, data = a0
3070135 [L2] Cache Allocate: addr = 7e7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3070145 [L1] Cache Allocate: addr = 7e7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3070145 [L1] Cache hit from L2: addr = 7e7, data = a7
3070145 [TEST] CPU read @0x55d
3070155 [L1] Cache hit: addr = 55d, data = dd
3070165 [TEST] CPU read @0x083
3070175 [L1] Cache miss: addr = 083
3070235 [L2] Cache miss: addr = 083
3071125 [MEM] Mem hit: addr = 7e7, data = e0
3071135 [L2] Cache Allocate: addr = 083 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3071145 [L1] Cache Allocate: addr = 083 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3071145 [L1] Cache hit from L2: addr = 083, data = e3
3071145 [TEST] CPU read @0x731
3071155 [L1] Cache miss: addr = 731
3071235 [L2] Cache miss: addr = 731
3072125 [MEM] Mem hit: addr = 083, data = 80
3072135 [L2] Cache Allocate: addr = 731 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3072145 [L1] Cache Allocate: addr = 731 data = 9f9e9d9c9b9a99989796959493929190
3072145 [L1] Cache hit from L2: addr = 731, data = 91
3072145 [TEST] CPU read @0x10d
3072155 [L1] Cache miss: addr = 10d
3072235 [L2] Cache miss: addr = 10d
3073125 [MEM] Mem hit: addr = 731, data = 20
3073135 [L2] Cache Allocate: addr = 10d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3073145 [L1] Cache Allocate: addr = 10d data = 2f2e2d2c2b2a29282726252423222120
3073145 [L1] Cache hit from L2: addr = 10d, data = 2d
3073145 [TEST] CPU read @0x021
3073155 [L1] Cache miss: addr = 021
3073235 [L2] Cache miss: addr = 021
3074125 [MEM] Mem hit: addr = 10d, data = 00
3074135 [L2] Cache Allocate: addr = 021 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3074145 [L1] Cache Allocate: addr = 021 data = 0f0e0d0c0b0a09080706050403020100
3074145 [L1] Cache hit from L2: addr = 021, data = 01
3074145 [TEST] CPU read @0x51b
3074155 [L1] Cache miss: addr = 51b
3074235 [L2] Cache miss: addr = 51b
3075125 [MEM] Mem hit: addr = 021, data = 20
3075135 [L2] Cache Allocate: addr = 51b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3075145 [L1] Cache Allocate: addr = 51b data = 3f3e3d3c3b3a39383736353433323130
3075145 [L1] Cache hit from L2: addr = 51b, data = 3b
3075145 [TEST] CPU read @0x646
3075155 [L1] Cache miss: addr = 646
3075235 [L2] Cache miss: addr = 646
3076125 [MEM] Mem hit: addr = 51b, data = 00
3076135 [L2] Cache Allocate: addr = 646 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3076145 [L1] Cache Allocate: addr = 646 data = 0f0e0d0c0b0a09080706050403020100
3076145 [L1] Cache hit from L2: addr = 646, data = 06
3076145 [TEST] CPU read @0x0f7
3076155 [L1] Cache miss: addr = 0f7
3076235 [L2] Cache miss: addr = 0f7
3077125 [MEM] Mem hit: addr = 646, data = 40
3077135 [L2] Cache Allocate: addr = 0f7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3077145 [L1] Cache Allocate: addr = 0f7 data = 5f5e5d5c5b5a59585756555453525150
3077145 [L1] Cache hit from L2: addr = 0f7, data = 57
3077145 [TEST] CPU read @0x6ba
3077155 [L1] Cache miss: addr = 6ba
3077235 [L2] Cache miss: addr = 6ba
3078125 [MEM] Mem hit: addr = 0f7, data = e0
3078135 [L2] Cache Allocate: addr = 6ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3078145 [L1] Cache Allocate: addr = 6ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3078145 [L1] Cache hit from L2: addr = 6ba, data = fa
3078145 [TEST] CPU read @0x6e6
3078155 [L1] Cache miss: addr = 6e6
3078235 [L2] Cache miss: addr = 6e6
3079125 [MEM] Mem hit: addr = 6ba, data = a0
3079135 [L2] Cache Allocate: addr = 6e6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3079145 [L1] Cache Allocate: addr = 6e6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3079145 [L1] Cache hit from L2: addr = 6e6, data = a6
3079145 [TEST] CPU read @0x0c1
3079155 [L1] Cache miss: addr = 0c1
3079235 [L2] Cache miss: addr = 0c1
3080125 [MEM] Mem hit: addr = 6e6, data = e0
3080135 [L2] Cache Allocate: addr = 0c1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3080145 [L1] Cache Allocate: addr = 0c1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3080145 [L1] Cache hit from L2: addr = 0c1, data = e1
3080145 [TEST] CPU read @0x181
3080155 [L1] Cache miss: addr = 181
3080235 [L2] Cache miss: addr = 181
3081125 [MEM] Mem hit: addr = 0c1, data = c0
3081135 [L2] Cache Allocate: addr = 181 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3081145 [L1] Cache Allocate: addr = 181 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3081145 [L1] Cache hit from L2: addr = 181, data = c1
3081145 [TEST] CPU read @0x5e4
3081155 [L1] Cache miss: addr = 5e4
3081235 [L2] Cache miss: addr = 5e4
3082125 [MEM] Mem hit: addr = 181, data = 80
3082135 [L2] Cache Allocate: addr = 5e4 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3082145 [L1] Cache Allocate: addr = 5e4 data = 8f8e8d8c8b8a89888786858483828180
3082145 [L1] Cache hit from L2: addr = 5e4, data = 84
3082145 [TEST] CPU read @0x6fb
3082155 [L1] Cache miss: addr = 6fb
3082235 [L2] Cache miss: addr = 6fb
3083125 [MEM] Mem hit: addr = 5e4, data = e0
3083135 [L2] Cache Allocate: addr = 6fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3083145 [L1] Cache Allocate: addr = 6fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3083145 [L1] Cache hit from L2: addr = 6fb, data = fb
3083145 [TEST] CPU read @0x693
3083155 [L1] Cache hit: addr = 693, data = b3
3083165 [TEST] CPU read @0x0b4
3083175 [L1] Cache miss: addr = 0b4
3083235 [L2] Cache miss: addr = 0b4
3084125 [MEM] Mem hit: addr = 6fb, data = e0
3084135 [L2] Cache Allocate: addr = 0b4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3084145 [L1] Cache Allocate: addr = 0b4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3084145 [L1] Cache hit from L2: addr = 0b4, data = f4
3084145 [TEST] CPU read @0x73d
3084155 [L1] Cache miss: addr = 73d
3084235 [L2] Cache miss: addr = 73d
3085125 [MEM] Mem hit: addr = 0b4, data = a0
3085135 [L2] Cache Allocate: addr = 73d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3085145 [L1] Cache Allocate: addr = 73d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3085145 [L1] Cache hit from L2: addr = 73d, data = bd
3085145 [TEST] CPU read @0x367
3085155 [L1] Cache hit: addr = 367, data = c7
3085165 [TEST] CPU read @0x48f
3085175 [L1] Cache hit: addr = 48f, data = 2f
3085185 [TEST] CPU read @0x1c3
3085195 [L1] Cache miss: addr = 1c3
3085235 [L2] Cache miss: addr = 1c3
3086125 [MEM] Mem hit: addr = 73d, data = 20
3086135 [L2] Cache Allocate: addr = 1c3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3086145 [L1] Cache Allocate: addr = 1c3 data = 2f2e2d2c2b2a29282726252423222120
3086145 [L1] Cache hit from L2: addr = 1c3, data = 23
3086145 [TEST] CPU read @0x571
3086155 [L1] Cache miss: addr = 571
3086235 [L2] Cache miss: addr = 571
3087125 [MEM] Mem hit: addr = 1c3, data = c0
3087135 [L2] Cache Allocate: addr = 571 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3087145 [L1] Cache Allocate: addr = 571 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3087145 [L1] Cache hit from L2: addr = 571, data = d1
3087145 [TEST] CPU read @0x6d1
3087155 [L1] Cache hit: addr = 6d1, data = b1
3087165 [TEST] CPU read @0x77b
3087175 [L1] Cache miss: addr = 77b
3087235 [L2] Cache miss: addr = 77b
3088125 [MEM] Mem hit: addr = 571, data = 60
3088135 [L2] Cache Allocate: addr = 77b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3088145 [L1] Cache Allocate: addr = 77b data = 7f7e7d7c7b7a79787776757473727170
3088145 [L1] Cache hit from L2: addr = 77b, data = 7b
3088145 [TEST] CPU read @0x6a1
3088155 [L1] Cache miss: addr = 6a1
3088235 [L2] Cache miss: addr = 6a1
3089125 [MEM] Mem hit: addr = 77b, data = 60
3089135 [L2] Cache Allocate: addr = 6a1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3089145 [L1] Cache Allocate: addr = 6a1 data = 6f6e6d6c6b6a69686766656463626160
3089145 [L1] Cache hit from L2: addr = 6a1, data = 61
3089145 [TEST] CPU read @0x79d
3089155 [L1] Cache miss: addr = 79d
3089235 [L2] Cache miss: addr = 79d
3090125 [MEM] Mem hit: addr = 6a1, data = a0
3090135 [L2] Cache Allocate: addr = 79d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3090145 [L1] Cache Allocate: addr = 79d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3090145 [L1] Cache hit from L2: addr = 79d, data = bd
3090145 [TEST] CPU read @0x770
3090155 [L1] Cache miss: addr = 770
3090235 [L2] Cache miss: addr = 770
3091125 [MEM] Mem hit: addr = 79d, data = 80
3091135 [L2] Cache Allocate: addr = 770 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3091145 [L1] Cache Allocate: addr = 770 data = 9f9e9d9c9b9a99989796959493929190
3091145 [L1] Cache hit from L2: addr = 770, data = 90
3091145 [TEST] CPU read @0x3a7
3091155 [L1] Cache miss: addr = 3a7
3091235 [L2] Cache miss: addr = 3a7
3092125 [MEM] Mem hit: addr = 770, data = 60
3092135 [L2] Cache Allocate: addr = 3a7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3092145 [L1] Cache Allocate: addr = 3a7 data = 6f6e6d6c6b6a69686766656463626160
3092145 [L1] Cache hit from L2: addr = 3a7, data = 67
3092145 [TEST] CPU read @0x78a
3092155 [L1] Cache miss: addr = 78a
3092235 [L2] Cache hit: addr = 78a, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3092245 [L1] Cache Allocate: addr = 78a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3092245 [L1] Cache hit from L2: addr = 78a, data = aa
3092245 [TEST] CPU read @0x0fa
3092255 [L1] Cache miss: addr = 0fa
3092335 [L2] Cache miss: addr = 0fa
3093125 [MEM] Mem hit: addr = 3a7, data = a0
3093135 [L2] Cache Allocate: addr = 0fa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3093145 [L1] Cache Allocate: addr = 0fa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3093145 [L1] Cache hit from L2: addr = 0fa, data = ba
3093145 [TEST] CPU read @0x594
3093155 [L1] Cache miss: addr = 594
3093235 [L2] Cache miss: addr = 594
3094125 [MEM] Mem hit: addr = 0fa, data = e0
3094135 [L2] Cache Allocate: addr = 594 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3094145 [L1] Cache Allocate: addr = 594 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3094145 [L1] Cache hit from L2: addr = 594, data = f4
3094145 [TEST] CPU read @0x5f7
3094155 [L1] Cache miss: addr = 5f7
3094235 [L2] Cache miss: addr = 5f7
3095125 [MEM] Mem hit: addr = 594, data = 80
3095135 [L2] Cache Allocate: addr = 5f7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3095145 [L1] Cache Allocate: addr = 5f7 data = 9f9e9d9c9b9a99989796959493929190
3095145 [L1] Cache hit from L2: addr = 5f7, data = 97
3095145 [TEST] CPU read @0x592
3095155 [L1] Cache miss: addr = 592
3095235 [L2] Cache hit: addr = 592, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3095245 [L1] Cache Allocate: addr = 592 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3095245 [L1] Cache hit from L2: addr = 592, data = e2
3095245 [TEST] CPU read @0x374
3095255 [L1] Cache hit: addr = 374, data = c4
3095265 [TEST] CPU read @0x172
3095275 [L1] Cache miss: addr = 172
3095335 [L2] Cache hit: addr = 172, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3095345 [L1] Cache Allocate: addr = 172 data = 4f4e4d4c4b4a49484746454443424140
3095345 [L1] Cache hit from L2: addr = 172, data = 42
3095345 [TEST] CPU read @0x4a8
3095355 [L1] Cache miss: addr = 4a8
3095435 [L2] Cache miss: addr = 4a8
3096125 [MEM] Mem hit: addr = 5f7, data = e0
3096135 [L2] Cache Allocate: addr = 4a8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3096145 [L1] Cache Allocate: addr = 4a8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3096145 [L1] Cache hit from L2: addr = 4a8, data = e8
3096145 [TEST] CPU read @0x2a6
3096155 [L1] Cache miss: addr = 2a6
3096235 [L2] Cache miss: addr = 2a6
3097125 [MEM] Mem hit: addr = 4a8, data = a0
3097135 [L2] Cache Allocate: addr = 2a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3097145 [L1] Cache Allocate: addr = 2a6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3097145 [L1] Cache hit from L2: addr = 2a6, data = a6
3097145 [TEST] CPU read @0x73b
3097155 [L1] Cache miss: addr = 73b
3097235 [L2] Cache miss: addr = 73b
3098125 [MEM] Mem hit: addr = 2a6, data = a0
3098135 [L2] Cache Allocate: addr = 73b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3098145 [L1] Cache Allocate: addr = 73b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3098145 [L1] Cache hit from L2: addr = 73b, data = bb
3098145 [TEST] CPU read @0x379
3098155 [L1] Cache hit: addr = 379, data = c9
3098165 [TEST] CPU read @0x5b6
3098175 [L1] Cache hit: addr = 5b6, data = 96
3098185 [TEST] CPU read @0x0f9
3098195 [L1] Cache miss: addr = 0f9
3098235 [L2] Cache miss: addr = 0f9
3099125 [MEM] Mem hit: addr = 73b, data = 20
3099135 [L2] Cache Allocate: addr = 0f9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3099145 [L1] Cache Allocate: addr = 0f9 data = 3f3e3d3c3b3a39383736353433323130
3099145 [L1] Cache hit from L2: addr = 0f9, data = 39
3099145 [TEST] CPU read @0x2e7
3099155 [L1] Cache hit: addr = 2e7, data = c7
3099165 [TEST] CPU read @0x3d0
3099175 [L1] Cache miss: addr = 3d0
3099235 [L2] Cache miss: addr = 3d0
3100125 [MEM] Mem hit: addr = 0f9, data = e0
3100135 [L2] Cache Allocate: addr = 3d0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3100145 [L1] Cache Allocate: addr = 3d0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3100145 [L1] Cache hit from L2: addr = 3d0, data = f0
3100145 [TEST] CPU read @0x227
3100155 [L1] Cache hit: addr = 227, data = e7
3100165 [TEST] CPU read @0x14e
3100175 [L1] Cache miss: addr = 14e
3100235 [L2] Cache miss: addr = 14e
3101125 [MEM] Mem hit: addr = 3d0, data = c0
3101135 [L2] Cache Allocate: addr = 14e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3101145 [L1] Cache Allocate: addr = 14e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3101145 [L1] Cache hit from L2: addr = 14e, data = ce
3101145 [TEST] CPU read @0x754
3101155 [L1] Cache miss: addr = 754
3101235 [L2] Cache miss: addr = 754
3102125 [MEM] Mem hit: addr = 14e, data = 40
3102135 [L2] Cache Allocate: addr = 754 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3102145 [L1] Cache Allocate: addr = 754 data = 5f5e5d5c5b5a59585756555453525150
3102145 [L1] Cache hit from L2: addr = 754, data = 54
3102145 [TEST] CPU read @0x155
3102155 [L1] Cache miss: addr = 155
3102235 [L2] Cache miss: addr = 155
3103125 [MEM] Mem hit: addr = 754, data = 40
3103135 [L2] Cache Allocate: addr = 155 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3103145 [L1] Cache Allocate: addr = 155 data = 5f5e5d5c5b5a59585756555453525150
3103145 [L1] Cache hit from L2: addr = 155, data = 55
3103145 [TEST] CPU read @0x731
3103155 [L1] Cache miss: addr = 731
3103235 [L2] Cache miss: addr = 731
3104125 [MEM] Mem hit: addr = 155, data = 40
3104135 [L2] Cache Allocate: addr = 731 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3104145 [L1] Cache Allocate: addr = 731 data = 5f5e5d5c5b5a59585756555453525150
3104145 [L1] Cache hit from L2: addr = 731, data = 51
3104145 [TEST] CPU read @0x527
3104155 [L1] Cache miss: addr = 527
3104235 [L2] Cache miss: addr = 527
3105125 [MEM] Mem hit: addr = 731, data = 20
3105135 [L2] Cache Allocate: addr = 527 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3105145 [L1] Cache Allocate: addr = 527 data = 2f2e2d2c2b2a29282726252423222120
3105145 [L1] Cache hit from L2: addr = 527, data = 27
3105145 [TEST] CPU read @0x5b3
3105155 [L1] Cache hit: addr = 5b3, data = 93
3105165 [TEST] CPU read @0x3b1
3105175 [L1] Cache miss: addr = 3b1
3105235 [L2] Cache miss: addr = 3b1
3106125 [MEM] Mem hit: addr = 527, data = 20
3106135 [L2] Cache Allocate: addr = 3b1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3106145 [L1] Cache Allocate: addr = 3b1 data = 3f3e3d3c3b3a39383736353433323130
3106145 [L1] Cache hit from L2: addr = 3b1, data = 31
3106145 [TEST] CPU read @0x370
3106155 [L1] Cache hit: addr = 370, data = c0
3106165 [TEST] CPU read @0x340
3106175 [L1] Cache miss: addr = 340
3106235 [L2] Cache miss: addr = 340
3107125 [MEM] Mem hit: addr = 3b1, data = a0
3107135 [L2] Cache Allocate: addr = 340 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3107145 [L1] Cache Allocate: addr = 340 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3107145 [L1] Cache hit from L2: addr = 340, data = a0
3107145 [TEST] CPU read @0x207
3107155 [L1] Cache miss: addr = 207
3107235 [L2] Cache miss: addr = 207
3108125 [MEM] Mem hit: addr = 340, data = 40
3108135 [L2] Cache Allocate: addr = 207 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3108145 [L1] Cache Allocate: addr = 207 data = 4f4e4d4c4b4a49484746454443424140
3108145 [L1] Cache hit from L2: addr = 207, data = 47
3108145 [TEST] CPU read @0x5dc
3108155 [L1] Cache miss: addr = 5dc
3108235 [L2] Cache hit: addr = 5dc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3108245 [L1] Cache Allocate: addr = 5dc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3108245 [L1] Cache hit from L2: addr = 5dc, data = ac
3108245 [TEST] CPU read @0x422
3108255 [L1] Cache miss: addr = 422
3108335 [L2] Cache miss: addr = 422
3109125 [MEM] Mem hit: addr = 207, data = 00
3109135 [L2] Cache Allocate: addr = 422 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3109145 [L1] Cache Allocate: addr = 422 data = 0f0e0d0c0b0a09080706050403020100
3109145 [L1] Cache hit from L2: addr = 422, data = 02
3109145 [TEST] CPU read @0x65b
3109155 [L1] Cache miss: addr = 65b
3109235 [L2] Cache miss: addr = 65b
3110125 [MEM] Mem hit: addr = 422, data = 20
3110135 [L2] Cache Allocate: addr = 65b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3110145 [L1] Cache Allocate: addr = 65b data = 3f3e3d3c3b3a39383736353433323130
3110145 [L1] Cache hit from L2: addr = 65b, data = 3b
3110145 [TEST] CPU read @0x394
3110155 [L1] Cache miss: addr = 394
3110235 [L2] Cache miss: addr = 394
3111125 [MEM] Mem hit: addr = 65b, data = 40
3111135 [L2] Cache Allocate: addr = 394 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3111145 [L1] Cache Allocate: addr = 394 data = 5f5e5d5c5b5a59585756555453525150
3111145 [L1] Cache hit from L2: addr = 394, data = 54
3111145 [TEST] CPU read @0x3ad
3111155 [L1] Cache miss: addr = 3ad
3111235 [L2] Cache miss: addr = 3ad
3112125 [MEM] Mem hit: addr = 394, data = 80
3112135 [L2] Cache Allocate: addr = 3ad data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3112145 [L1] Cache Allocate: addr = 3ad data = 8f8e8d8c8b8a89888786858483828180
3112145 [L1] Cache hit from L2: addr = 3ad, data = 8d
3112145 [TEST] CPU read @0x7ad
3112155 [L1] Cache miss: addr = 7ad
3112235 [L2] Cache miss: addr = 7ad
3113125 [MEM] Mem hit: addr = 3ad, data = a0
3113135 [L2] Cache Allocate: addr = 7ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3113145 [L1] Cache Allocate: addr = 7ad data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3113145 [L1] Cache hit from L2: addr = 7ad, data = ad
3113145 [TEST] CPU read @0x5cb
3113155 [L1] Cache miss: addr = 5cb
3113235 [L2] Cache hit: addr = 5cb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3113245 [L1] Cache Allocate: addr = 5cb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3113245 [L1] Cache hit from L2: addr = 5cb, data = ab
3113245 [TEST] CPU read @0x052
3113255 [L1] Cache miss: addr = 052
3113335 [L2] Cache miss: addr = 052
3114125 [MEM] Mem hit: addr = 7ad, data = a0
3114135 [L2] Cache Allocate: addr = 052 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3114145 [L1] Cache Allocate: addr = 052 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3114145 [L1] Cache hit from L2: addr = 052, data = b2
3114145 [TEST] CPU read @0x6c0
3114155 [L1] Cache miss: addr = 6c0
3114235 [L2] Cache hit: addr = 6c0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3114245 [L1] Cache Allocate: addr = 6c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3114245 [L1] Cache hit from L2: addr = 6c0, data = a0
3114245 [TEST] CPU read @0x453
3114255 [L1] Cache miss: addr = 453
3114335 [L2] Cache miss: addr = 453
3115125 [MEM] Mem hit: addr = 052, data = 40
3115135 [L2] Cache Allocate: addr = 453 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3115145 [L1] Cache Allocate: addr = 453 data = 5f5e5d5c5b5a59585756555453525150
3115145 [L1] Cache hit from L2: addr = 453, data = 53
3115145 [TEST] CPU read @0x0bd
3115155 [L1] Cache miss: addr = 0bd
3115235 [L2] Cache miss: addr = 0bd
3116125 [MEM] Mem hit: addr = 453, data = 40
3116135 [L2] Cache Allocate: addr = 0bd data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3116145 [L1] Cache Allocate: addr = 0bd data = 5f5e5d5c5b5a59585756555453525150
3116145 [L1] Cache hit from L2: addr = 0bd, data = 5d
3116145 [TEST] CPU read @0x215
3116155 [L1] Cache miss: addr = 215
3116235 [L2] Cache miss: addr = 215
3117125 [MEM] Mem hit: addr = 0bd, data = a0
3117135 [L2] Cache Allocate: addr = 215 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3117145 [L1] Cache Allocate: addr = 215 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3117145 [L1] Cache hit from L2: addr = 215, data = b5
3117145 [TEST] CPU read @0x05f
3117155 [L1] Cache miss: addr = 05f
3117235 [L2] Cache miss: addr = 05f
3118125 [MEM] Mem hit: addr = 215, data = 00
3118135 [L2] Cache Allocate: addr = 05f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3118145 [L1] Cache Allocate: addr = 05f data = 1f1e1d1c1b1a19181716151413121110
3118145 [L1] Cache hit from L2: addr = 05f, data = 1f
3118145 [TEST] CPU read @0x565
3118155 [L1] Cache miss: addr = 565
3118235 [L2] Cache miss: addr = 565
3119125 [MEM] Mem hit: addr = 05f, data = 40
3119135 [L2] Cache Allocate: addr = 565 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3119145 [L1] Cache Allocate: addr = 565 data = 4f4e4d4c4b4a49484746454443424140
3119145 [L1] Cache hit from L2: addr = 565, data = 45
3119145 [TEST] CPU read @0x6b6
3119155 [L1] Cache miss: addr = 6b6
3119235 [L2] Cache miss: addr = 6b6
3120125 [MEM] Mem hit: addr = 565, data = 60
3120135 [L2] Cache Allocate: addr = 6b6 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3120145 [L1] Cache Allocate: addr = 6b6 data = 7f7e7d7c7b7a79787776757473727170
3120145 [L1] Cache hit from L2: addr = 6b6, data = 76
3120145 [TEST] CPU read @0x366
3120155 [L1] Cache hit: addr = 366, data = c6
3120165 [TEST] CPU read @0x1ae
3120175 [L1] Cache miss: addr = 1ae
3120235 [L2] Cache miss: addr = 1ae
3121125 [MEM] Mem hit: addr = 6b6, data = a0
3121135 [L2] Cache Allocate: addr = 1ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3121145 [L1] Cache Allocate: addr = 1ae data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3121145 [L1] Cache hit from L2: addr = 1ae, data = ae
3121145 [TEST] CPU read @0x0d0
3121155 [L1] Cache miss: addr = 0d0
3121235 [L2] Cache miss: addr = 0d0
3122125 [MEM] Mem hit: addr = 1ae, data = a0
3122135 [L2] Cache Allocate: addr = 0d0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3122145 [L1] Cache Allocate: addr = 0d0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3122145 [L1] Cache hit from L2: addr = 0d0, data = b0
3122145 [TEST] CPU read @0x336
3122155 [L1] Cache miss: addr = 336
3122235 [L2] Cache miss: addr = 336
3123125 [MEM] Mem hit: addr = 0d0, data = c0
3123135 [L2] Cache Allocate: addr = 336 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3123145 [L1] Cache Allocate: addr = 336 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3123145 [L1] Cache hit from L2: addr = 336, data = d6
3123145 [TEST] CPU read @0x7b9
3123155 [L1] Cache miss: addr = 7b9
3123235 [L2] Cache miss: addr = 7b9
3124125 [MEM] Mem hit: addr = 336, data = 20
3124135 [L2] Cache Allocate: addr = 7b9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3124145 [L1] Cache Allocate: addr = 7b9 data = 3f3e3d3c3b3a39383736353433323130
3124145 [L1] Cache hit from L2: addr = 7b9, data = 39
3124145 [TEST] CPU read @0x6cf
3124155 [L1] Cache miss: addr = 6cf
3124235 [L2] Cache hit: addr = 6cf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3124245 [L1] Cache Allocate: addr = 6cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3124245 [L1] Cache hit from L2: addr = 6cf, data = af
3124245 [TEST] CPU read @0x45f
3124255 [L1] Cache miss: addr = 45f
3124335 [L2] Cache miss: addr = 45f
3125125 [MEM] Mem hit: addr = 7b9, data = a0
3125135 [L2] Cache Allocate: addr = 45f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3125145 [L1] Cache Allocate: addr = 45f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3125145 [L1] Cache hit from L2: addr = 45f, data = bf
3125145 [TEST] CPU read @0x607
3125155 [L1] Cache miss: addr = 607
3125235 [L2] Cache miss: addr = 607
3126125 [MEM] Mem hit: addr = 45f, data = 40
3126135 [L2] Cache Allocate: addr = 607 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3126145 [L1] Cache Allocate: addr = 607 data = 4f4e4d4c4b4a49484746454443424140
3126145 [L1] Cache hit from L2: addr = 607, data = 47
3126145 [TEST] CPU read @0x009
3126155 [L1] Cache miss: addr = 009
3126235 [L2] Cache miss: addr = 009
3127125 [MEM] Mem hit: addr = 607, data = 00
3127135 [L2] Cache Allocate: addr = 009 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3127145 [L1] Cache Allocate: addr = 009 data = 0f0e0d0c0b0a09080706050403020100
3127145 [L1] Cache hit from L2: addr = 009, data = 09
3127145 [TEST] CPU read @0x330
3127155 [L1] Cache miss: addr = 330
3127235 [L2] Cache miss: addr = 330
3128125 [MEM] Mem hit: addr = 009, data = 00
3128135 [L2] Cache Allocate: addr = 330 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3128145 [L1] Cache Allocate: addr = 330 data = 1f1e1d1c1b1a19181716151413121110
3128145 [L1] Cache hit from L2: addr = 330, data = 10
3128145 [TEST] CPU read @0x77f
3128155 [L1] Cache miss: addr = 77f
3128235 [L2] Cache miss: addr = 77f
3129125 [MEM] Mem hit: addr = 330, data = 20
3129135 [L2] Cache Allocate: addr = 77f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3129145 [L1] Cache Allocate: addr = 77f data = 3f3e3d3c3b3a39383736353433323130
3129145 [L1] Cache hit from L2: addr = 77f, data = 3f
3129145 [TEST] CPU read @0x122
3129155 [L1] Cache miss: addr = 122
3129235 [L2] Cache miss: addr = 122
3130125 [MEM] Mem hit: addr = 77f, data = 60
3130135 [L2] Cache Allocate: addr = 122 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3130145 [L1] Cache Allocate: addr = 122 data = 6f6e6d6c6b6a69686766656463626160
3130145 [L1] Cache hit from L2: addr = 122, data = 62
3130145 [TEST] CPU read @0x485
3130155 [L1] Cache hit: addr = 485, data = 25
3130165 [TEST] CPU read @0x2c7
3130175 [L1] Cache miss: addr = 2c7
3130235 [L2] Cache miss: addr = 2c7
3131125 [MEM] Mem hit: addr = 122, data = 20
3131135 [L2] Cache Allocate: addr = 2c7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3131145 [L1] Cache Allocate: addr = 2c7 data = 2f2e2d2c2b2a29282726252423222120
3131145 [L1] Cache hit from L2: addr = 2c7, data = 27
3131145 [TEST] CPU read @0x1eb
3131155 [L1] Cache miss: addr = 1eb
3131235 [L2] Cache miss: addr = 1eb
3132125 [MEM] Mem hit: addr = 2c7, data = c0
3132135 [L2] Cache Allocate: addr = 1eb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3132145 [L1] Cache Allocate: addr = 1eb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3132145 [L1] Cache hit from L2: addr = 1eb, data = cb
3132145 [TEST] CPU read @0x6a9
3132155 [L1] Cache miss: addr = 6a9
3132235 [L2] Cache miss: addr = 6a9
3133125 [MEM] Mem hit: addr = 1eb, data = e0
3133135 [L2] Cache Allocate: addr = 6a9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3133145 [L1] Cache Allocate: addr = 6a9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3133145 [L1] Cache hit from L2: addr = 6a9, data = e9
3133145 [TEST] CPU read @0x14c
3133155 [L1] Cache miss: addr = 14c
3133235 [L2] Cache miss: addr = 14c
3134125 [MEM] Mem hit: addr = 6a9, data = a0
3134135 [L2] Cache Allocate: addr = 14c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3134145 [L1] Cache Allocate: addr = 14c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3134145 [L1] Cache hit from L2: addr = 14c, data = ac
3134145 [TEST] CPU read @0x36a
3134155 [L1] Cache hit: addr = 36a, data = ca
3134165 [TEST] CPU read @0x10f
3134175 [L1] Cache miss: addr = 10f
3134235 [L2] Cache miss: addr = 10f
3135125 [MEM] Mem hit: addr = 14c, data = 40
3135135 [L2] Cache Allocate: addr = 10f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3135145 [L1] Cache Allocate: addr = 10f data = 4f4e4d4c4b4a49484746454443424140
3135145 [L1] Cache hit from L2: addr = 10f, data = 4f
3135145 [TEST] CPU read @0x0ed
3135155 [L1] Cache miss: addr = 0ed
3135235 [L2] Cache miss: addr = 0ed
3136125 [MEM] Mem hit: addr = 10f, data = 00
3136135 [L2] Cache Allocate: addr = 0ed data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3136145 [L1] Cache Allocate: addr = 0ed data = 0f0e0d0c0b0a09080706050403020100
3136145 [L1] Cache hit from L2: addr = 0ed, data = 0d
3136145 [TEST] CPU read @0x7ec
3136155 [L1] Cache miss: addr = 7ec
3136235 [L2] Cache miss: addr = 7ec
3137125 [MEM] Mem hit: addr = 0ed, data = e0
3137135 [L2] Cache Allocate: addr = 7ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3137145 [L1] Cache Allocate: addr = 7ec data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3137145 [L1] Cache hit from L2: addr = 7ec, data = ec
3137145 [TEST] CPU read @0x6fd
3137155 [L1] Cache miss: addr = 6fd
3137235 [L2] Cache miss: addr = 6fd
3138125 [MEM] Mem hit: addr = 7ec, data = e0
3138135 [L2] Cache Allocate: addr = 6fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3138145 [L1] Cache Allocate: addr = 6fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3138145 [L1] Cache hit from L2: addr = 6fd, data = fd
3138145 [TEST] CPU read @0x17d
3138155 [L1] Cache miss: addr = 17d
3138235 [L2] Cache hit: addr = 17d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3138245 [L1] Cache Allocate: addr = 17d data = 4f4e4d4c4b4a49484746454443424140
3138245 [L1] Cache hit from L2: addr = 17d, data = 4d
3138245 [TEST] CPU read @0x5f5
3138255 [L1] Cache miss: addr = 5f5
3138335 [L2] Cache miss: addr = 5f5
3139125 [MEM] Mem hit: addr = 6fd, data = e0
3139135 [L2] Cache Allocate: addr = 5f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3139145 [L1] Cache Allocate: addr = 5f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3139145 [L1] Cache hit from L2: addr = 5f5, data = f5
3139145 [TEST] CPU read @0x2a6
3139155 [L1] Cache miss: addr = 2a6
3139235 [L2] Cache miss: addr = 2a6
3140125 [MEM] Mem hit: addr = 5f5, data = e0
3140135 [L2] Cache Allocate: addr = 2a6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3140145 [L1] Cache Allocate: addr = 2a6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3140145 [L1] Cache hit from L2: addr = 2a6, data = e6
3140145 [TEST] CPU read @0x0b7
3140155 [L1] Cache miss: addr = 0b7
3140235 [L2] Cache miss: addr = 0b7
3141125 [MEM] Mem hit: addr = 2a6, data = a0
3141135 [L2] Cache Allocate: addr = 0b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3141145 [L1] Cache Allocate: addr = 0b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3141145 [L1] Cache hit from L2: addr = 0b7, data = b7
3141145 [TEST] CPU read @0x54c
3141155 [L1] Cache miss: addr = 54c
3141235 [L2] Cache hit: addr = 54c, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3141245 [L1] Cache Allocate: addr = 54c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3141245 [L1] Cache hit from L2: addr = 54c, data = cc
3141245 [TEST] CPU read @0x785
3141255 [L1] Cache miss: addr = 785
3141335 [L2] Cache miss: addr = 785
3142125 [MEM] Mem hit: addr = 0b7, data = a0
3142135 [L2] Cache Allocate: addr = 785 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3142145 [L1] Cache Allocate: addr = 785 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3142145 [L1] Cache hit from L2: addr = 785, data = a5
3142145 [TEST] CPU read @0x21a
3142155 [L1] Cache miss: addr = 21a
3142235 [L2] Cache miss: addr = 21a
3143125 [MEM] Mem hit: addr = 785, data = 80
3143135 [L2] Cache Allocate: addr = 21a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3143145 [L1] Cache Allocate: addr = 21a data = 9f9e9d9c9b9a99989796959493929190
3143145 [L1] Cache hit from L2: addr = 21a, data = 9a
3143145 [TEST] CPU read @0x125
3143155 [L1] Cache miss: addr = 125
3143235 [L2] Cache miss: addr = 125
3144125 [MEM] Mem hit: addr = 21a, data = 00
3144135 [L2] Cache Allocate: addr = 125 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3144145 [L1] Cache Allocate: addr = 125 data = 0f0e0d0c0b0a09080706050403020100
3144145 [L1] Cache hit from L2: addr = 125, data = 05
3144145 [TEST] CPU read @0x3b5
3144155 [L1] Cache miss: addr = 3b5
3144235 [L2] Cache miss: addr = 3b5
3145125 [MEM] Mem hit: addr = 125, data = 20
3145135 [L2] Cache Allocate: addr = 3b5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3145145 [L1] Cache Allocate: addr = 3b5 data = 3f3e3d3c3b3a39383736353433323130
3145145 [L1] Cache hit from L2: addr = 3b5, data = 35
3145145 [TEST] CPU read @0x016
3145155 [L1] Cache miss: addr = 016
3145235 [L2] Cache miss: addr = 016
3146125 [MEM] Mem hit: addr = 3b5, data = a0
3146135 [L2] Cache Allocate: addr = 016 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3146145 [L1] Cache Allocate: addr = 016 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3146145 [L1] Cache hit from L2: addr = 016, data = b6
3146145 [TEST] CPU read @0x172
3146155 [L1] Cache miss: addr = 172
3146235 [L2] Cache hit: addr = 172, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3146245 [L1] Cache Allocate: addr = 172 data = 4f4e4d4c4b4a49484746454443424140
3146245 [L1] Cache hit from L2: addr = 172, data = 42
3146245 [TEST] CPU read @0x62f
3146255 [L1] Cache miss: addr = 62f
3146335 [L2] Cache miss: addr = 62f
3147125 [MEM] Mem hit: addr = 016, data = 00
3147135 [L2] Cache Allocate: addr = 62f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3147145 [L1] Cache Allocate: addr = 62f data = 0f0e0d0c0b0a09080706050403020100
3147145 [L1] Cache hit from L2: addr = 62f, data = 0f
3147145 [TEST] CPU read @0x5d1
3147155 [L1] Cache miss: addr = 5d1
3147235 [L2] Cache hit: addr = 5d1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3147245 [L1] Cache Allocate: addr = 5d1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3147245 [L1] Cache hit from L2: addr = 5d1, data = a1
3147245 [TEST] CPU read @0x2b6
3147255 [L1] Cache miss: addr = 2b6
3147335 [L2] Cache miss: addr = 2b6
3148125 [MEM] Mem hit: addr = 62f, data = 20
3148135 [L2] Cache Allocate: addr = 2b6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3148145 [L1] Cache Allocate: addr = 2b6 data = 3f3e3d3c3b3a39383736353433323130
3148145 [L1] Cache hit from L2: addr = 2b6, data = 36
3148145 [TEST] CPU read @0x29f
3148155 [L1] Cache miss: addr = 29f
3148235 [L2] Cache miss: addr = 29f
3149125 [MEM] Mem hit: addr = 2b6, data = a0
3149135 [L2] Cache Allocate: addr = 29f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3149145 [L1] Cache Allocate: addr = 29f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3149145 [L1] Cache hit from L2: addr = 29f, data = bf
3149145 [TEST] CPU read @0x3dd
3149155 [L1] Cache miss: addr = 3dd
3149235 [L2] Cache miss: addr = 3dd
3150125 [MEM] Mem hit: addr = 29f, data = 80
3150135 [L2] Cache Allocate: addr = 3dd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3150145 [L1] Cache Allocate: addr = 3dd data = 9f9e9d9c9b9a99989796959493929190
3150145 [L1] Cache hit from L2: addr = 3dd, data = 9d
3150145 [TEST] CPU read @0x7bf
3150155 [L1] Cache miss: addr = 7bf
3150235 [L2] Cache miss: addr = 7bf
3151125 [MEM] Mem hit: addr = 3dd, data = c0
3151135 [L2] Cache Allocate: addr = 7bf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3151145 [L1] Cache Allocate: addr = 7bf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3151145 [L1] Cache hit from L2: addr = 7bf, data = df
3151145 [TEST] CPU read @0x552
3151155 [L1] Cache hit: addr = 552, data = d2
3151165 [TEST] CPU read @0x1c8
3151175 [L1] Cache miss: addr = 1c8
3151235 [L2] Cache miss: addr = 1c8
3152125 [MEM] Mem hit: addr = 7bf, data = a0
3152135 [L2] Cache Allocate: addr = 1c8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3152145 [L1] Cache Allocate: addr = 1c8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3152145 [L1] Cache hit from L2: addr = 1c8, data = a8
3152145 [TEST] CPU read @0x5ff
3152155 [L1] Cache miss: addr = 5ff
3152235 [L2] Cache miss: addr = 5ff
3153125 [MEM] Mem hit: addr = 1c8, data = c0
3153135 [L2] Cache Allocate: addr = 5ff data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3153145 [L1] Cache Allocate: addr = 5ff data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3153145 [L1] Cache hit from L2: addr = 5ff, data = df
3153145 [TEST] CPU read @0x71e
3153155 [L1] Cache miss: addr = 71e
3153235 [L2] Cache miss: addr = 71e
3154125 [MEM] Mem hit: addr = 5ff, data = e0
3154135 [L2] Cache Allocate: addr = 71e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3154145 [L1] Cache Allocate: addr = 71e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3154145 [L1] Cache hit from L2: addr = 71e, data = fe
3154145 [TEST] CPU read @0x65b
3154155 [L1] Cache miss: addr = 65b
3154235 [L2] Cache miss: addr = 65b
3155125 [MEM] Mem hit: addr = 71e, data = 00
3155135 [L2] Cache Allocate: addr = 65b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3155145 [L1] Cache Allocate: addr = 65b data = 1f1e1d1c1b1a19181716151413121110
3155145 [L1] Cache hit from L2: addr = 65b, data = 1b
3155145 [TEST] CPU read @0x47a
3155155 [L1] Cache miss: addr = 47a
3155235 [L2] Cache miss: addr = 47a
3156125 [MEM] Mem hit: addr = 65b, data = 40
3156135 [L2] Cache Allocate: addr = 47a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3156145 [L1] Cache Allocate: addr = 47a data = 5f5e5d5c5b5a59585756555453525150
3156145 [L1] Cache hit from L2: addr = 47a, data = 5a
3156145 [TEST] CPU read @0x282
3156155 [L1] Cache miss: addr = 282
3156235 [L2] Cache miss: addr = 282
3157125 [MEM] Mem hit: addr = 47a, data = 60
3157135 [L2] Cache Allocate: addr = 282 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3157145 [L1] Cache Allocate: addr = 282 data = 6f6e6d6c6b6a69686766656463626160
3157145 [L1] Cache hit from L2: addr = 282, data = 62
3157145 [TEST] CPU read @0x71b
3157155 [L1] Cache miss: addr = 71b
3157235 [L2] Cache miss: addr = 71b
3158125 [MEM] Mem hit: addr = 282, data = 80
3158135 [L2] Cache Allocate: addr = 71b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3158145 [L1] Cache Allocate: addr = 71b data = 9f9e9d9c9b9a99989796959493929190
3158145 [L1] Cache hit from L2: addr = 71b, data = 9b
3158145 [TEST] CPU read @0x034
3158155 [L1] Cache miss: addr = 034
3158235 [L2] Cache miss: addr = 034
3159125 [MEM] Mem hit: addr = 71b, data = 00
3159135 [L2] Cache Allocate: addr = 034 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3159145 [L1] Cache Allocate: addr = 034 data = 1f1e1d1c1b1a19181716151413121110
3159145 [L1] Cache hit from L2: addr = 034, data = 14
3159145 [TEST] CPU read @0x4b9
3159155 [L1] Cache miss: addr = 4b9
3159235 [L2] Cache miss: addr = 4b9
3160125 [MEM] Mem hit: addr = 034, data = 20
3160135 [L2] Cache Allocate: addr = 4b9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3160145 [L1] Cache Allocate: addr = 4b9 data = 3f3e3d3c3b3a39383736353433323130
3160145 [L1] Cache hit from L2: addr = 4b9, data = 39
3160145 [TEST] CPU read @0x1a9
3160155 [L1] Cache miss: addr = 1a9
3160235 [L2] Cache miss: addr = 1a9
3161125 [MEM] Mem hit: addr = 4b9, data = a0
3161135 [L2] Cache Allocate: addr = 1a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3161145 [L1] Cache Allocate: addr = 1a9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3161145 [L1] Cache hit from L2: addr = 1a9, data = a9
3161145 [TEST] CPU read @0x408
3161155 [L1] Cache miss: addr = 408
3161235 [L2] Cache miss: addr = 408
3162125 [MEM] Mem hit: addr = 1a9, data = a0
3162135 [L2] Cache Allocate: addr = 408 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3162145 [L1] Cache Allocate: addr = 408 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3162145 [L1] Cache hit from L2: addr = 408, data = a8
3162145 [TEST] CPU read @0x07a
3162155 [L1] Cache miss: addr = 07a
3162235 [L2] Cache miss: addr = 07a
3163125 [MEM] Mem hit: addr = 408, data = 00
3163135 [L2] Cache Allocate: addr = 07a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3163145 [L1] Cache Allocate: addr = 07a data = 1f1e1d1c1b1a19181716151413121110
3163145 [L1] Cache hit from L2: addr = 07a, data = 1a
3163145 [TEST] CPU read @0x183
3163155 [L1] Cache miss: addr = 183
3163235 [L2] Cache miss: addr = 183
3164125 [MEM] Mem hit: addr = 07a, data = 60
3164135 [L2] Cache Allocate: addr = 183 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3164145 [L1] Cache Allocate: addr = 183 data = 6f6e6d6c6b6a69686766656463626160
3164145 [L1] Cache hit from L2: addr = 183, data = 63
3164145 [TEST] CPU read @0x0d6
3164155 [L1] Cache miss: addr = 0d6
3164235 [L2] Cache miss: addr = 0d6
3165125 [MEM] Mem hit: addr = 183, data = 80
3165135 [L2] Cache Allocate: addr = 0d6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3165145 [L1] Cache Allocate: addr = 0d6 data = 9f9e9d9c9b9a99989796959493929190
3165145 [L1] Cache hit from L2: addr = 0d6, data = 96
3165145 [TEST] CPU read @0x3b8
3165155 [L1] Cache miss: addr = 3b8
3165235 [L2] Cache miss: addr = 3b8
3166125 [MEM] Mem hit: addr = 0d6, data = c0
3166135 [L2] Cache Allocate: addr = 3b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3166145 [L1] Cache Allocate: addr = 3b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3166145 [L1] Cache hit from L2: addr = 3b8, data = d8
3166145 [TEST] CPU read @0x28a
3166155 [L1] Cache miss: addr = 28a
3166235 [L2] Cache miss: addr = 28a
3167125 [MEM] Mem hit: addr = 3b8, data = a0
3167135 [L2] Cache Allocate: addr = 28a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3167145 [L1] Cache Allocate: addr = 28a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3167145 [L1] Cache hit from L2: addr = 28a, data = aa
3167145 [TEST] CPU read @0x5e7
3167155 [L1] Cache miss: addr = 5e7
3167235 [L2] Cache miss: addr = 5e7
3168125 [MEM] Mem hit: addr = 28a, data = 80
3168135 [L2] Cache Allocate: addr = 5e7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3168145 [L1] Cache Allocate: addr = 5e7 data = 8f8e8d8c8b8a89888786858483828180
3168145 [L1] Cache hit from L2: addr = 5e7, data = 87
3168145 [TEST] CPU read @0x227
3168155 [L1] Cache hit: addr = 227, data = e7
3168165 [TEST] CPU read @0x58d
3168175 [L1] Cache miss: addr = 58d
3168235 [L2] Cache miss: addr = 58d
3169125 [MEM] Mem hit: addr = 5e7, data = e0
3169135 [L2] Cache Allocate: addr = 58d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3169145 [L1] Cache Allocate: addr = 58d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3169145 [L1] Cache hit from L2: addr = 58d, data = ed
3169145 [TEST] CPU read @0x23b
3169155 [L1] Cache miss: addr = 23b
3169235 [L2] Cache hit: addr = 23b, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3169245 [L1] Cache Allocate: addr = 23b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3169245 [L1] Cache hit from L2: addr = 23b, data = eb
3169245 [TEST] CPU read @0x338
3169255 [L1] Cache miss: addr = 338
3169335 [L2] Cache miss: addr = 338
3170125 [MEM] Mem hit: addr = 58d, data = 80
3170135 [L2] Cache Allocate: addr = 338 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3170145 [L1] Cache Allocate: addr = 338 data = 9f9e9d9c9b9a99989796959493929190
3170145 [L1] Cache hit from L2: addr = 338, data = 98
3170145 [TEST] CPU read @0x098
3170155 [L1] Cache miss: addr = 098
3170235 [L2] Cache miss: addr = 098
3171125 [MEM] Mem hit: addr = 338, data = 20
3171135 [L2] Cache Allocate: addr = 098 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3171145 [L1] Cache Allocate: addr = 098 data = 3f3e3d3c3b3a39383736353433323130
3171145 [L1] Cache hit from L2: addr = 098, data = 38
3171145 [TEST] CPU read @0x080
3171155 [L1] Cache miss: addr = 080
3171235 [L2] Cache hit: addr = 080, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3171245 [L1] Cache Allocate: addr = 080 data = 2f2e2d2c2b2a29282726252423222120
3171245 [L1] Cache hit from L2: addr = 080, data = 20
3171245 [TEST] CPU read @0x557
3171255 [L1] Cache hit: addr = 557, data = d7
3171265 [TEST] CPU read @0x685
3171275 [L1] Cache miss: addr = 685
3171335 [L2] Cache miss: addr = 685
3172125 [MEM] Mem hit: addr = 098, data = 80
3172135 [L2] Cache Allocate: addr = 685 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3172145 [L1] Cache Allocate: addr = 685 data = 8f8e8d8c8b8a89888786858483828180
3172145 [L1] Cache hit from L2: addr = 685, data = 85
3172145 [TEST] CPU read @0x5e6
3172155 [L1] Cache miss: addr = 5e6
3172235 [L2] Cache miss: addr = 5e6
3173125 [MEM] Mem hit: addr = 685, data = 80
3173135 [L2] Cache Allocate: addr = 5e6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3173145 [L1] Cache Allocate: addr = 5e6 data = 8f8e8d8c8b8a89888786858483828180
3173145 [L1] Cache hit from L2: addr = 5e6, data = 86
3173145 [TEST] CPU read @0x109
3173155 [L1] Cache miss: addr = 109
3173235 [L2] Cache miss: addr = 109
3174125 [MEM] Mem hit: addr = 5e6, data = e0
3174135 [L2] Cache Allocate: addr = 109 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3174145 [L1] Cache Allocate: addr = 109 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3174145 [L1] Cache hit from L2: addr = 109, data = e9
3174145 [TEST] CPU read @0x3b9
3174155 [L1] Cache miss: addr = 3b9
3174235 [L2] Cache miss: addr = 3b9
3175125 [MEM] Mem hit: addr = 109, data = 00
3175135 [L2] Cache Allocate: addr = 3b9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3175145 [L1] Cache Allocate: addr = 3b9 data = 1f1e1d1c1b1a19181716151413121110
3175145 [L1] Cache hit from L2: addr = 3b9, data = 19
3175145 [TEST] CPU read @0x4e5
3175155 [L1] Cache miss: addr = 4e5
3175235 [L2] Cache hit: addr = 4e5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3175245 [L1] Cache Allocate: addr = 4e5 data = 8f8e8d8c8b8a89888786858483828180
3175245 [L1] Cache hit from L2: addr = 4e5, data = 85
3175245 [TEST] CPU read @0x4ec
3175255 [L1] Cache hit: addr = 4ec, data = 8c
3175265 [TEST] CPU read @0x234
3175275 [L1] Cache miss: addr = 234
3175335 [L2] Cache hit: addr = 234, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3175345 [L1] Cache Allocate: addr = 234 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3175345 [L1] Cache hit from L2: addr = 234, data = e4
3175345 [TEST] CPU read @0x591
3175355 [L1] Cache miss: addr = 591
3175435 [L2] Cache miss: addr = 591
3176125 [MEM] Mem hit: addr = 3b9, data = a0
3176135 [L2] Cache Allocate: addr = 591 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3176145 [L1] Cache Allocate: addr = 591 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3176145 [L1] Cache hit from L2: addr = 591, data = b1
3176145 [TEST] CPU read @0x3ae
3176155 [L1] Cache miss: addr = 3ae
3176235 [L2] Cache hit: addr = 3ae, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3176245 [L1] Cache Allocate: addr = 3ae data = 0f0e0d0c0b0a09080706050403020100
3176245 [L1] Cache hit from L2: addr = 3ae, data = 0e
3176245 [TEST] CPU read @0x6a8
3176255 [L1] Cache miss: addr = 6a8
3176335 [L2] Cache miss: addr = 6a8
3177125 [MEM] Mem hit: addr = 591, data = 80
3177135 [L2] Cache Allocate: addr = 6a8 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3177145 [L1] Cache Allocate: addr = 6a8 data = 8f8e8d8c8b8a89888786858483828180
3177145 [L1] Cache hit from L2: addr = 6a8, data = 88
3177145 [TEST] CPU read @0x6c4
3177155 [L1] Cache miss: addr = 6c4
3177235 [L2] Cache hit: addr = 6c4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3177245 [L1] Cache Allocate: addr = 6c4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3177245 [L1] Cache hit from L2: addr = 6c4, data = a4
3177245 [TEST] CPU read @0x2c0
3177255 [L1] Cache miss: addr = 2c0
3177335 [L2] Cache miss: addr = 2c0
3178125 [MEM] Mem hit: addr = 6a8, data = a0
3178135 [L2] Cache Allocate: addr = 2c0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3178145 [L1] Cache Allocate: addr = 2c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3178145 [L1] Cache hit from L2: addr = 2c0, data = a0
3178145 [TEST] CPU read @0x333
3178155 [L1] Cache miss: addr = 333
3178235 [L2] Cache miss: addr = 333
3179125 [MEM] Mem hit: addr = 2c0, data = c0
3179135 [L2] Cache Allocate: addr = 333 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3179145 [L1] Cache Allocate: addr = 333 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3179145 [L1] Cache hit from L2: addr = 333, data = d3
3179145 [TEST] CPU read @0x3b0
3179155 [L1] Cache miss: addr = 3b0
3179235 [L2] Cache miss: addr = 3b0
3180125 [MEM] Mem hit: addr = 333, data = 20
3180135 [L2] Cache Allocate: addr = 3b0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3180145 [L1] Cache Allocate: addr = 3b0 data = 3f3e3d3c3b3a39383736353433323130
3180145 [L1] Cache hit from L2: addr = 3b0, data = 30
3180145 [TEST] CPU read @0x6b2
3180155 [L1] Cache miss: addr = 6b2
3180235 [L2] Cache miss: addr = 6b2
3181125 [MEM] Mem hit: addr = 3b0, data = a0
3181135 [L2] Cache Allocate: addr = 6b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3181145 [L1] Cache Allocate: addr = 6b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3181145 [L1] Cache hit from L2: addr = 6b2, data = b2
3181145 [TEST] CPU read @0x5cd
3181155 [L1] Cache miss: addr = 5cd
3181235 [L2] Cache hit: addr = 5cd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3181245 [L1] Cache Allocate: addr = 5cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3181245 [L1] Cache hit from L2: addr = 5cd, data = ad
3181245 [TEST] CPU read @0x222
3181255 [L1] Cache hit: addr = 222, data = e2
3181265 [TEST] CPU read @0x740
3181275 [L1] Cache miss: addr = 740
3181335 [L2] Cache miss: addr = 740
3182125 [MEM] Mem hit: addr = 6b2, data = a0
3182135 [L2] Cache Allocate: addr = 740 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3182145 [L1] Cache Allocate: addr = 740 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3182145 [L1] Cache hit from L2: addr = 740, data = a0
3182145 [TEST] CPU read @0x0ea
3182155 [L1] Cache miss: addr = 0ea
3182235 [L2] Cache miss: addr = 0ea
3183125 [MEM] Mem hit: addr = 740, data = 40
3183135 [L2] Cache Allocate: addr = 0ea data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3183145 [L1] Cache Allocate: addr = 0ea data = 4f4e4d4c4b4a49484746454443424140
3183145 [L1] Cache hit from L2: addr = 0ea, data = 4a
3183145 [TEST] CPU read @0x261
3183155 [L1] Cache miss: addr = 261
3183235 [L2] Cache miss: addr = 261
3184125 [MEM] Mem hit: addr = 0ea, data = e0
3184135 [L2] Cache Allocate: addr = 261 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3184145 [L1] Cache Allocate: addr = 261 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3184145 [L1] Cache hit from L2: addr = 261, data = e1
3184145 [TEST] CPU read @0x510
3184155 [L1] Cache miss: addr = 510
3184235 [L2] Cache miss: addr = 510
3185125 [MEM] Mem hit: addr = 261, data = 60
3185135 [L2] Cache Allocate: addr = 510 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3185145 [L1] Cache Allocate: addr = 510 data = 7f7e7d7c7b7a79787776757473727170
3185145 [L1] Cache hit from L2: addr = 510, data = 70
3185145 [TEST] CPU read @0x4a5
3185155 [L1] Cache miss: addr = 4a5
3185235 [L2] Cache miss: addr = 4a5
3186125 [MEM] Mem hit: addr = 510, data = 00
3186135 [L2] Cache Allocate: addr = 4a5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3186145 [L1] Cache Allocate: addr = 4a5 data = 0f0e0d0c0b0a09080706050403020100
3186145 [L1] Cache hit from L2: addr = 4a5, data = 05
3186145 [TEST] CPU read @0x498
3186155 [L1] Cache miss: addr = 498
3186235 [L2] Cache hit: addr = 498, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3186245 [L1] Cache Allocate: addr = 498 data = 2f2e2d2c2b2a29282726252423222120
3186245 [L1] Cache hit from L2: addr = 498, data = 28
3186245 [TEST] CPU read @0x2c7
3186255 [L1] Cache miss: addr = 2c7
3186335 [L2] Cache miss: addr = 2c7
3187125 [MEM] Mem hit: addr = 4a5, data = a0
3187135 [L2] Cache Allocate: addr = 2c7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3187145 [L1] Cache Allocate: addr = 2c7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3187145 [L1] Cache hit from L2: addr = 2c7, data = a7
3187145 [TEST] CPU read @0x55f
3187155 [L1] Cache hit: addr = 55f, data = df
3187165 [TEST] CPU read @0x533
3187175 [L1] Cache miss: addr = 533
3187235 [L2] Cache miss: addr = 533
3188125 [MEM] Mem hit: addr = 2c7, data = c0
3188135 [L2] Cache Allocate: addr = 533 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3188145 [L1] Cache Allocate: addr = 533 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3188145 [L1] Cache hit from L2: addr = 533, data = d3
3188145 [TEST] CPU read @0x6dc
3188155 [L1] Cache hit: addr = 6dc, data = bc
3188165 [TEST] CPU read @0x169
3188175 [L1] Cache miss: addr = 169
3188235 [L2] Cache hit: addr = 169, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3188245 [L1] Cache Allocate: addr = 169 data = 4f4e4d4c4b4a49484746454443424140
3188245 [L1] Cache hit from L2: addr = 169, data = 49
3188245 [TEST] CPU read @0x1fa
3188255 [L1] Cache miss: addr = 1fa
3188335 [L2] Cache miss: addr = 1fa
3189125 [MEM] Mem hit: addr = 533, data = 20
3189135 [L2] Cache Allocate: addr = 1fa data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3189145 [L1] Cache Allocate: addr = 1fa data = 3f3e3d3c3b3a39383736353433323130
3189145 [L1] Cache hit from L2: addr = 1fa, data = 3a
3189145 [TEST] CPU read @0x084
3189155 [L1] Cache miss: addr = 084
3189235 [L2] Cache miss: addr = 084
3190125 [MEM] Mem hit: addr = 1fa, data = e0
3190135 [L2] Cache Allocate: addr = 084 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3190145 [L1] Cache Allocate: addr = 084 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3190145 [L1] Cache hit from L2: addr = 084, data = e4
3190145 [TEST] CPU read @0x746
3190155 [L1] Cache miss: addr = 746
3190235 [L2] Cache miss: addr = 746
3191125 [MEM] Mem hit: addr = 084, data = 80
3191135 [L2] Cache Allocate: addr = 746 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3191145 [L1] Cache Allocate: addr = 746 data = 8f8e8d8c8b8a89888786858483828180
3191145 [L1] Cache hit from L2: addr = 746, data = 86
3191145 [TEST] CPU read @0x6c3
3191155 [L1] Cache miss: addr = 6c3
3191235 [L2] Cache hit: addr = 6c3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3191245 [L1] Cache Allocate: addr = 6c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3191245 [L1] Cache hit from L2: addr = 6c3, data = a3
3191245 [TEST] CPU read @0x21e
3191255 [L1] Cache miss: addr = 21e
3191335 [L2] Cache miss: addr = 21e
3192125 [MEM] Mem hit: addr = 746, data = 40
3192135 [L2] Cache Allocate: addr = 21e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3192145 [L1] Cache Allocate: addr = 21e data = 5f5e5d5c5b5a59585756555453525150
3192145 [L1] Cache hit from L2: addr = 21e, data = 5e
3192145 [TEST] CPU read @0x236
3192155 [L1] Cache miss: addr = 236
3192235 [L2] Cache hit: addr = 236, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3192245 [L1] Cache Allocate: addr = 236 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3192245 [L1] Cache hit from L2: addr = 236, data = e6
3192245 [TEST] CPU read @0x4e3
3192255 [L1] Cache miss: addr = 4e3
3192335 [L2] Cache hit: addr = 4e3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3192345 [L1] Cache Allocate: addr = 4e3 data = 8f8e8d8c8b8a89888786858483828180
3192345 [L1] Cache hit from L2: addr = 4e3, data = 83
3192345 [TEST] CPU read @0x5b8
3192355 [L1] Cache hit: addr = 5b8, data = 98
3192365 [TEST] CPU read @0x1ac
3192375 [L1] Cache miss: addr = 1ac
3192435 [L2] Cache miss: addr = 1ac
3193125 [MEM] Mem hit: addr = 21e, data = 00
3193135 [L2] Cache Allocate: addr = 1ac data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3193145 [L1] Cache Allocate: addr = 1ac data = 0f0e0d0c0b0a09080706050403020100
3193145 [L1] Cache hit from L2: addr = 1ac, data = 0c
3193145 [TEST] CPU read @0x1e6
3193155 [L1] Cache miss: addr = 1e6
3193235 [L2] Cache miss: addr = 1e6
3194125 [MEM] Mem hit: addr = 1ac, data = a0
3194135 [L2] Cache Allocate: addr = 1e6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3194145 [L1] Cache Allocate: addr = 1e6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3194145 [L1] Cache hit from L2: addr = 1e6, data = a6
3194145 [TEST] CPU read @0x543
3194155 [L1] Cache miss: addr = 543
3194235 [L2] Cache hit: addr = 543, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3194245 [L1] Cache Allocate: addr = 543 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3194245 [L1] Cache hit from L2: addr = 543, data = c3
3194245 [TEST] CPU read @0x3d9
3194255 [L1] Cache miss: addr = 3d9
3194335 [L2] Cache miss: addr = 3d9
3195125 [MEM] Mem hit: addr = 1e6, data = e0
3195135 [L2] Cache Allocate: addr = 3d9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3195145 [L1] Cache Allocate: addr = 3d9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3195145 [L1] Cache hit from L2: addr = 3d9, data = f9
3195145 [TEST] CPU read @0x42f
3195155 [L1] Cache miss: addr = 42f
3195235 [L2] Cache miss: addr = 42f
3196125 [MEM] Mem hit: addr = 3d9, data = c0
3196135 [L2] Cache Allocate: addr = 42f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3196145 [L1] Cache Allocate: addr = 42f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3196145 [L1] Cache hit from L2: addr = 42f, data = cf
3196145 [TEST] CPU read @0x18f
3196155 [L1] Cache miss: addr = 18f
3196235 [L2] Cache miss: addr = 18f
3197125 [MEM] Mem hit: addr = 42f, data = 20
3197135 [L2] Cache Allocate: addr = 18f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3197145 [L1] Cache Allocate: addr = 18f data = 2f2e2d2c2b2a29282726252423222120
3197145 [L1] Cache hit from L2: addr = 18f, data = 2f
3197145 [TEST] CPU read @0x043
3197155 [L1] Cache miss: addr = 043
3197235 [L2] Cache miss: addr = 043
3198125 [MEM] Mem hit: addr = 18f, data = 80
3198135 [L2] Cache Allocate: addr = 043 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3198145 [L1] Cache Allocate: addr = 043 data = 8f8e8d8c8b8a89888786858483828180
3198145 [L1] Cache hit from L2: addr = 043, data = 83
3198145 [TEST] CPU read @0x078
3198155 [L1] Cache miss: addr = 078
3198235 [L2] Cache miss: addr = 078
3199125 [MEM] Mem hit: addr = 043, data = 40
3199135 [L2] Cache Allocate: addr = 078 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3199145 [L1] Cache Allocate: addr = 078 data = 5f5e5d5c5b5a59585756555453525150
3199145 [L1] Cache hit from L2: addr = 078, data = 58
3199145 [TEST] CPU read @0x327
3199155 [L1] Cache miss: addr = 327
3199235 [L2] Cache miss: addr = 327
3200125 [MEM] Mem hit: addr = 078, data = 60
3200135 [L2] Cache Allocate: addr = 327 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3200145 [L1] Cache Allocate: addr = 327 data = 6f6e6d6c6b6a69686766656463626160
3200145 [L1] Cache hit from L2: addr = 327, data = 67
3200145 [TEST] CPU read @0x21b
3200155 [L1] Cache miss: addr = 21b
3200235 [L2] Cache miss: addr = 21b
3201125 [MEM] Mem hit: addr = 327, data = 20
3201135 [L2] Cache Allocate: addr = 21b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3201145 [L1] Cache Allocate: addr = 21b data = 3f3e3d3c3b3a39383736353433323130
3201145 [L1] Cache hit from L2: addr = 21b, data = 3b
3201145 [TEST] CPU read @0x4fd
3201155 [L1] Cache miss: addr = 4fd
3201235 [L2] Cache hit: addr = 4fd, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3201245 [L1] Cache Allocate: addr = 4fd data = 8f8e8d8c8b8a89888786858483828180
3201245 [L1] Cache hit from L2: addr = 4fd, data = 8d
3201245 [TEST] CPU read @0x71c
3201255 [L1] Cache miss: addr = 71c
3201335 [L2] Cache miss: addr = 71c
3202125 [MEM] Mem hit: addr = 21b, data = 00
3202135 [L2] Cache Allocate: addr = 71c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3202145 [L1] Cache Allocate: addr = 71c data = 1f1e1d1c1b1a19181716151413121110
3202145 [L1] Cache hit from L2: addr = 71c, data = 1c
3202145 [TEST] CPU read @0x1b0
3202155 [L1] Cache miss: addr = 1b0
3202235 [L2] Cache miss: addr = 1b0
3203125 [MEM] Mem hit: addr = 71c, data = 00
3203135 [L2] Cache Allocate: addr = 1b0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3203145 [L1] Cache Allocate: addr = 1b0 data = 1f1e1d1c1b1a19181716151413121110
3203145 [L1] Cache hit from L2: addr = 1b0, data = 10
3203145 [TEST] CPU read @0x54f
3203155 [L1] Cache miss: addr = 54f
3203235 [L2] Cache hit: addr = 54f, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3203245 [L1] Cache Allocate: addr = 54f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3203245 [L1] Cache hit from L2: addr = 54f, data = cf
3203245 [TEST] CPU read @0x5ad
3203255 [L1] Cache miss: addr = 5ad
3203335 [L2] Cache hit: addr = 5ad, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3203345 [L1] Cache Allocate: addr = 5ad data = 8f8e8d8c8b8a89888786858483828180
3203345 [L1] Cache hit from L2: addr = 5ad, data = 8d
3203345 [TEST] CPU read @0x335
3203355 [L1] Cache miss: addr = 335
3203435 [L2] Cache miss: addr = 335
3204125 [MEM] Mem hit: addr = 1b0, data = a0
3204135 [L2] Cache Allocate: addr = 335 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3204145 [L1] Cache Allocate: addr = 335 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3204145 [L1] Cache hit from L2: addr = 335, data = b5
3204145 [TEST] CPU read @0x11f
3204155 [L1] Cache miss: addr = 11f
3204235 [L2] Cache miss: addr = 11f
3205125 [MEM] Mem hit: addr = 335, data = 20
3205135 [L2] Cache Allocate: addr = 11f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3205145 [L1] Cache Allocate: addr = 11f data = 3f3e3d3c3b3a39383736353433323130
3205145 [L1] Cache hit from L2: addr = 11f, data = 3f
3205145 [TEST] CPU read @0x1d2
3205155 [L1] Cache miss: addr = 1d2
3205235 [L2] Cache miss: addr = 1d2
3206125 [MEM] Mem hit: addr = 11f, data = 00
3206135 [L2] Cache Allocate: addr = 1d2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3206145 [L1] Cache Allocate: addr = 1d2 data = 1f1e1d1c1b1a19181716151413121110
3206145 [L1] Cache hit from L2: addr = 1d2, data = 12
3206145 [TEST] CPU read @0x7ed
3206155 [L1] Cache miss: addr = 7ed
3206235 [L2] Cache miss: addr = 7ed
3207125 [MEM] Mem hit: addr = 1d2, data = c0
3207135 [L2] Cache Allocate: addr = 7ed data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3207145 [L1] Cache Allocate: addr = 7ed data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3207145 [L1] Cache hit from L2: addr = 7ed, data = cd
3207145 [TEST] CPU read @0x09e
3207155 [L1] Cache miss: addr = 09e
3207235 [L2] Cache miss: addr = 09e
3208125 [MEM] Mem hit: addr = 7ed, data = e0
3208135 [L2] Cache Allocate: addr = 09e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3208145 [L1] Cache Allocate: addr = 09e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3208145 [L1] Cache hit from L2: addr = 09e, data = fe
3208145 [TEST] CPU read @0x7ac
3208155 [L1] Cache miss: addr = 7ac
3208235 [L2] Cache miss: addr = 7ac
3209125 [MEM] Mem hit: addr = 09e, data = 80
3209135 [L2] Cache Allocate: addr = 7ac data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3209145 [L1] Cache Allocate: addr = 7ac data = 8f8e8d8c8b8a89888786858483828180
3209145 [L1] Cache hit from L2: addr = 7ac, data = 8c
3209145 [TEST] CPU read @0x779
3209155 [L1] Cache miss: addr = 779
3209235 [L2] Cache miss: addr = 779
3210125 [MEM] Mem hit: addr = 7ac, data = a0
3210135 [L2] Cache Allocate: addr = 779 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3210145 [L1] Cache Allocate: addr = 779 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3210145 [L1] Cache hit from L2: addr = 779, data = b9
3210145 [TEST] CPU read @0x615
3210155 [L1] Cache miss: addr = 615
3210235 [L2] Cache miss: addr = 615
3211125 [MEM] Mem hit: addr = 779, data = 60
3211135 [L2] Cache Allocate: addr = 615 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3211145 [L1] Cache Allocate: addr = 615 data = 7f7e7d7c7b7a79787776757473727170
3211145 [L1] Cache hit from L2: addr = 615, data = 75
3211145 [TEST] CPU read @0x5d3
3211155 [L1] Cache miss: addr = 5d3
3211235 [L2] Cache hit: addr = 5d3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3211245 [L1] Cache Allocate: addr = 5d3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3211245 [L1] Cache hit from L2: addr = 5d3, data = a3
3211245 [TEST] CPU read @0x1c4
3211255 [L1] Cache miss: addr = 1c4
3211335 [L2] Cache miss: addr = 1c4
3212125 [MEM] Mem hit: addr = 615, data = 00
3212135 [L2] Cache Allocate: addr = 1c4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3212145 [L1] Cache Allocate: addr = 1c4 data = 0f0e0d0c0b0a09080706050403020100
3212145 [L1] Cache hit from L2: addr = 1c4, data = 04
3212145 [TEST] CPU read @0x1ad
3212155 [L1] Cache miss: addr = 1ad
3212235 [L2] Cache miss: addr = 1ad
3213125 [MEM] Mem hit: addr = 1c4, data = c0
3213135 [L2] Cache Allocate: addr = 1ad data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3213145 [L1] Cache Allocate: addr = 1ad data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3213145 [L1] Cache hit from L2: addr = 1ad, data = cd
3213145 [TEST] CPU read @0x41e
3213155 [L1] Cache miss: addr = 41e
3213235 [L2] Cache miss: addr = 41e
3214125 [MEM] Mem hit: addr = 1ad, data = a0
3214135 [L2] Cache Allocate: addr = 41e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3214145 [L1] Cache Allocate: addr = 41e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3214145 [L1] Cache hit from L2: addr = 41e, data = be
3214145 [TEST] CPU read @0x25b
3214155 [L1] Cache miss: addr = 25b
3214235 [L2] Cache hit: addr = 25b, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3214245 [L1] Cache Allocate: addr = 25b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3214245 [L1] Cache hit from L2: addr = 25b, data = eb
3214245 [TEST] CPU read @0x014
3214255 [L1] Cache miss: addr = 014
3214335 [L2] Cache miss: addr = 014
3215125 [MEM] Mem hit: addr = 41e, data = 00
3215135 [L2] Cache Allocate: addr = 014 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3215145 [L1] Cache Allocate: addr = 014 data = 1f1e1d1c1b1a19181716151413121110
3215145 [L1] Cache hit from L2: addr = 014, data = 14
3215145 [TEST] CPU read @0x0fa
3215155 [L1] Cache miss: addr = 0fa
3215235 [L2] Cache miss: addr = 0fa
3216125 [MEM] Mem hit: addr = 014, data = 00
3216135 [L2] Cache Allocate: addr = 0fa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3216145 [L1] Cache Allocate: addr = 0fa data = 1f1e1d1c1b1a19181716151413121110
3216145 [L1] Cache hit from L2: addr = 0fa, data = 1a
3216145 [TEST] CPU read @0x3e2
3216155 [L1] Cache miss: addr = 3e2
3216235 [L2] Cache hit: addr = 3e2, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3216245 [L1] Cache Allocate: addr = 3e2 data = 6f6e6d6c6b6a69686766656463626160
3216245 [L1] Cache hit from L2: addr = 3e2, data = 62
3216245 [TEST] CPU read @0x564
3216255 [L1] Cache miss: addr = 564
3216335 [L2] Cache miss: addr = 564
3217125 [MEM] Mem hit: addr = 0fa, data = e0
3217135 [L2] Cache Allocate: addr = 564 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3217145 [L1] Cache Allocate: addr = 564 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3217145 [L1] Cache hit from L2: addr = 564, data = e4
3217145 [TEST] CPU read @0x5ed
3217155 [L1] Cache miss: addr = 5ed
3217235 [L2] Cache miss: addr = 5ed
3218125 [MEM] Mem hit: addr = 564, data = 60
3218135 [L2] Cache Allocate: addr = 5ed data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3218145 [L1] Cache Allocate: addr = 5ed data = 6f6e6d6c6b6a69686766656463626160
3218145 [L1] Cache hit from L2: addr = 5ed, data = 6d
3218145 [TEST] CPU read @0x4ac
3218155 [L1] Cache miss: addr = 4ac
3218235 [L2] Cache miss: addr = 4ac
3219125 [MEM] Mem hit: addr = 5ed, data = e0
3219135 [L2] Cache Allocate: addr = 4ac data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3219145 [L1] Cache Allocate: addr = 4ac data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3219145 [L1] Cache hit from L2: addr = 4ac, data = ec
3219145 [TEST] CPU read @0x609
3219155 [L1] Cache miss: addr = 609
3219235 [L2] Cache miss: addr = 609
3220125 [MEM] Mem hit: addr = 4ac, data = a0
3220135 [L2] Cache Allocate: addr = 609 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3220145 [L1] Cache Allocate: addr = 609 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3220145 [L1] Cache hit from L2: addr = 609, data = a9
3220145 [TEST] CPU read @0x3fa
3220155 [L1] Cache hit: addr = 3fa, data = 7a
3220165 [TEST] CPU read @0x518
3220175 [L1] Cache miss: addr = 518
3220235 [L2] Cache miss: addr = 518
3221125 [MEM] Mem hit: addr = 609, data = 00
3221135 [L2] Cache Allocate: addr = 518 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3221145 [L1] Cache Allocate: addr = 518 data = 1f1e1d1c1b1a19181716151413121110
3221145 [L1] Cache hit from L2: addr = 518, data = 18
3221145 [TEST] CPU read @0x08a
3221155 [L1] Cache miss: addr = 08a
3221235 [L2] Cache miss: addr = 08a
3222125 [MEM] Mem hit: addr = 518, data = 00
3222135 [L2] Cache Allocate: addr = 08a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3222145 [L1] Cache Allocate: addr = 08a data = 0f0e0d0c0b0a09080706050403020100
3222145 [L1] Cache hit from L2: addr = 08a, data = 0a
3222145 [TEST] CPU read @0x082
3222155 [L1] Cache hit: addr = 082, data = 02
3222165 [TEST] CPU read @0x5e2
3222175 [L1] Cache miss: addr = 5e2
3222235 [L2] Cache miss: addr = 5e2
3223125 [MEM] Mem hit: addr = 08a, data = 80
3223135 [L2] Cache Allocate: addr = 5e2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3223145 [L1] Cache Allocate: addr = 5e2 data = 8f8e8d8c8b8a89888786858483828180
3223145 [L1] Cache hit from L2: addr = 5e2, data = 82
3223145 [TEST] CPU read @0x3a6
3223155 [L1] Cache miss: addr = 3a6
3223235 [L2] Cache miss: addr = 3a6
3224125 [MEM] Mem hit: addr = 5e2, data = e0
3224135 [L2] Cache Allocate: addr = 3a6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3224145 [L1] Cache Allocate: addr = 3a6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3224145 [L1] Cache hit from L2: addr = 3a6, data = e6
3224145 [TEST] CPU read @0x281
3224155 [L1] Cache miss: addr = 281
3224235 [L2] Cache miss: addr = 281
3225125 [MEM] Mem hit: addr = 3a6, data = a0
3225135 [L2] Cache Allocate: addr = 281 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3225145 [L1] Cache Allocate: addr = 281 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3225145 [L1] Cache hit from L2: addr = 281, data = a1
3225145 [TEST] CPU read @0x2dd
3225155 [L1] Cache miss: addr = 2dd
3225235 [L2] Cache miss: addr = 2dd
3226125 [MEM] Mem hit: addr = 281, data = 80
3226135 [L2] Cache Allocate: addr = 2dd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3226145 [L1] Cache Allocate: addr = 2dd data = 9f9e9d9c9b9a99989796959493929190
3226145 [L1] Cache hit from L2: addr = 2dd, data = 9d
3226145 [TEST] CPU read @0x17c
3226155 [L1] Cache miss: addr = 17c
3226235 [L2] Cache hit: addr = 17c, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3226245 [L1] Cache Allocate: addr = 17c data = 4f4e4d4c4b4a49484746454443424140
3226245 [L1] Cache hit from L2: addr = 17c, data = 4c
3226245 [TEST] CPU read @0x5e8
3226255 [L1] Cache miss: addr = 5e8
3226335 [L2] Cache miss: addr = 5e8
3227125 [MEM] Mem hit: addr = 2dd, data = c0
3227135 [L2] Cache Allocate: addr = 5e8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3227145 [L1] Cache Allocate: addr = 5e8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3227145 [L1] Cache hit from L2: addr = 5e8, data = c8
3227145 [TEST] CPU read @0x16d
3227155 [L1] Cache miss: addr = 16d
3227235 [L2] Cache hit: addr = 16d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3227245 [L1] Cache Allocate: addr = 16d data = 4f4e4d4c4b4a49484746454443424140
3227245 [L1] Cache hit from L2: addr = 16d, data = 4d
3227245 [TEST] CPU read @0x25e
3227255 [L1] Cache miss: addr = 25e
3227335 [L2] Cache hit: addr = 25e, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3227345 [L1] Cache Allocate: addr = 25e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3227345 [L1] Cache hit from L2: addr = 25e, data = ee
3227345 [TEST] CPU read @0x4c3
3227355 [L1] Cache hit: addr = 4c3, data = e3
3227365 [TEST] CPU read @0x217
3227375 [L1] Cache miss: addr = 217
3227435 [L2] Cache miss: addr = 217
3228125 [MEM] Mem hit: addr = 5e8, data = e0
3228135 [L2] Cache Allocate: addr = 217 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3228145 [L1] Cache Allocate: addr = 217 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3228145 [L1] Cache hit from L2: addr = 217, data = f7
3228145 [TEST] CPU read @0x5b9
3228155 [L1] Cache hit: addr = 5b9, data = 99
3228165 [TEST] CPU read @0x321
3228175 [L1] Cache miss: addr = 321
3228235 [L2] Cache miss: addr = 321
3229125 [MEM] Mem hit: addr = 217, data = 00
3229135 [L2] Cache Allocate: addr = 321 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3229145 [L1] Cache Allocate: addr = 321 data = 0f0e0d0c0b0a09080706050403020100
3229145 [L1] Cache hit from L2: addr = 321, data = 01
3229145 [TEST] CPU read @0x0bc
3229155 [L1] Cache miss: addr = 0bc
3229235 [L2] Cache miss: addr = 0bc
3230125 [MEM] Mem hit: addr = 321, data = 20
3230135 [L2] Cache Allocate: addr = 0bc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3230145 [L1] Cache Allocate: addr = 0bc data = 3f3e3d3c3b3a39383736353433323130
3230145 [L1] Cache hit from L2: addr = 0bc, data = 3c
3230145 [TEST] CPU read @0x0ca
3230155 [L1] Cache miss: addr = 0ca
3230235 [L2] Cache miss: addr = 0ca
3231125 [MEM] Mem hit: addr = 0bc, data = a0
3231135 [L2] Cache Allocate: addr = 0ca data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3231145 [L1] Cache Allocate: addr = 0ca data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3231145 [L1] Cache hit from L2: addr = 0ca, data = aa
3231145 [TEST] CPU read @0x00e
3231155 [L1] Cache miss: addr = 00e
3231235 [L2] Cache miss: addr = 00e
3232125 [MEM] Mem hit: addr = 0ca, data = c0
3232135 [L2] Cache Allocate: addr = 00e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3232145 [L1] Cache Allocate: addr = 00e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3232145 [L1] Cache hit from L2: addr = 00e, data = ce
3232145 [TEST] CPU read @0x72b
3232155 [L1] Cache miss: addr = 72b
3232235 [L2] Cache miss: addr = 72b
3233125 [MEM] Mem hit: addr = 00e, data = 00
3233135 [L2] Cache Allocate: addr = 72b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3233145 [L1] Cache Allocate: addr = 72b data = 0f0e0d0c0b0a09080706050403020100
3233145 [L1] Cache hit from L2: addr = 72b, data = 0b
3233145 [TEST] CPU read @0x072
3233155 [L1] Cache miss: addr = 072
3233235 [L2] Cache miss: addr = 072
3234125 [MEM] Mem hit: addr = 72b, data = 20
3234135 [L2] Cache Allocate: addr = 072 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3234145 [L1] Cache Allocate: addr = 072 data = 3f3e3d3c3b3a39383736353433323130
3234145 [L1] Cache hit from L2: addr = 072, data = 32
3234145 [TEST] CPU read @0x0d2
3234155 [L1] Cache miss: addr = 0d2
3234235 [L2] Cache miss: addr = 0d2
3235125 [MEM] Mem hit: addr = 072, data = 60
3235135 [L2] Cache Allocate: addr = 0d2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3235145 [L1] Cache Allocate: addr = 0d2 data = 7f7e7d7c7b7a79787776757473727170
3235145 [L1] Cache hit from L2: addr = 0d2, data = 72
3235145 [TEST] CPU read @0x1ce
3235155 [L1] Cache miss: addr = 1ce
3235235 [L2] Cache miss: addr = 1ce
3236125 [MEM] Mem hit: addr = 0d2, data = c0
3236135 [L2] Cache Allocate: addr = 1ce data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3236145 [L1] Cache Allocate: addr = 1ce data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3236145 [L1] Cache hit from L2: addr = 1ce, data = ce
3236145 [TEST] CPU read @0x5b6
3236155 [L1] Cache hit: addr = 5b6, data = 96
3236165 [TEST] CPU read @0x5d9
3236175 [L1] Cache miss: addr = 5d9
3236235 [L2] Cache hit: addr = 5d9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3236245 [L1] Cache Allocate: addr = 5d9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3236245 [L1] Cache hit from L2: addr = 5d9, data = a9
3236245 [TEST] CPU read @0x694
3236255 [L1] Cache hit: addr = 694, data = b4
3236265 [TEST] CPU read @0x685
3236275 [L1] Cache miss: addr = 685
3236335 [L2] Cache miss: addr = 685
3237125 [MEM] Mem hit: addr = 1ce, data = c0
3237135 [L2] Cache Allocate: addr = 685 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3237145 [L1] Cache Allocate: addr = 685 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3237145 [L1] Cache hit from L2: addr = 685, data = c5
3237145 [TEST] CPU read @0x69f
3237155 [L1] Cache hit: addr = 69f, data = bf
3237165 [TEST] CPU read @0x6a4
3237175 [L1] Cache miss: addr = 6a4
3237235 [L2] Cache miss: addr = 6a4
3238125 [MEM] Mem hit: addr = 685, data = 80
3238135 [L2] Cache Allocate: addr = 6a4 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3238145 [L1] Cache Allocate: addr = 6a4 data = 8f8e8d8c8b8a89888786858483828180
3238145 [L1] Cache hit from L2: addr = 6a4, data = 84
3238145 [TEST] CPU read @0x67b
3238155 [L1] Cache miss: addr = 67b
3238235 [L2] Cache miss: addr = 67b
3239125 [MEM] Mem hit: addr = 6a4, data = a0
3239135 [L2] Cache Allocate: addr = 67b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3239145 [L1] Cache Allocate: addr = 67b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3239145 [L1] Cache hit from L2: addr = 67b, data = bb
3239145 [TEST] CPU read @0x119
3239155 [L1] Cache miss: addr = 119
3239235 [L2] Cache miss: addr = 119
3240125 [MEM] Mem hit: addr = 67b, data = 60
3240135 [L2] Cache Allocate: addr = 119 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3240145 [L1] Cache Allocate: addr = 119 data = 7f7e7d7c7b7a79787776757473727170
3240145 [L1] Cache hit from L2: addr = 119, data = 79
3240145 [TEST] CPU read @0x13b
3240155 [L1] Cache miss: addr = 13b
3240235 [L2] Cache miss: addr = 13b
3241125 [MEM] Mem hit: addr = 119, data = 00
3241135 [L2] Cache Allocate: addr = 13b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3241145 [L1] Cache Allocate: addr = 13b data = 1f1e1d1c1b1a19181716151413121110
3241145 [L1] Cache hit from L2: addr = 13b, data = 1b
3241145 [TEST] CPU read @0x07d
3241155 [L1] Cache miss: addr = 07d
3241235 [L2] Cache miss: addr = 07d
3242125 [MEM] Mem hit: addr = 13b, data = 20
3242135 [L2] Cache Allocate: addr = 07d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3242145 [L1] Cache Allocate: addr = 07d data = 3f3e3d3c3b3a39383736353433323130
3242145 [L1] Cache hit from L2: addr = 07d, data = 3d
3242145 [TEST] CPU read @0x78e
3242155 [L1] Cache miss: addr = 78e
3242235 [L2] Cache miss: addr = 78e
3243125 [MEM] Mem hit: addr = 07d, data = 60
3243135 [L2] Cache Allocate: addr = 78e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3243145 [L1] Cache Allocate: addr = 78e data = 6f6e6d6c6b6a69686766656463626160
3243145 [L1] Cache hit from L2: addr = 78e, data = 6e
3243145 [TEST] CPU read @0x2ec
3243155 [L1] Cache hit: addr = 2ec, data = cc
3243165 [TEST] CPU read @0x182
3243175 [L1] Cache miss: addr = 182
3243235 [L2] Cache miss: addr = 182
3244125 [MEM] Mem hit: addr = 78e, data = 80
3244135 [L2] Cache Allocate: addr = 182 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3244145 [L1] Cache Allocate: addr = 182 data = 8f8e8d8c8b8a89888786858483828180
3244145 [L1] Cache hit from L2: addr = 182, data = 82
3244145 [TEST] CPU read @0x393
3244155 [L1] Cache miss: addr = 393
3244235 [L2] Cache miss: addr = 393
3245125 [MEM] Mem hit: addr = 182, data = 80
3245135 [L2] Cache Allocate: addr = 393 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3245145 [L1] Cache Allocate: addr = 393 data = 9f9e9d9c9b9a99989796959493929190
3245145 [L1] Cache hit from L2: addr = 393, data = 93
3245145 [TEST] CPU read @0x0d7
3245155 [L1] Cache miss: addr = 0d7
3245235 [L2] Cache miss: addr = 0d7
3246125 [MEM] Mem hit: addr = 393, data = 80
3246135 [L2] Cache Allocate: addr = 0d7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3246145 [L1] Cache Allocate: addr = 0d7 data = 9f9e9d9c9b9a99989796959493929190
3246145 [L1] Cache hit from L2: addr = 0d7, data = 97
3246145 [TEST] CPU read @0x09b
3246155 [L1] Cache miss: addr = 09b
3246235 [L2] Cache miss: addr = 09b
3247125 [MEM] Mem hit: addr = 0d7, data = c0
3247135 [L2] Cache Allocate: addr = 09b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3247145 [L1] Cache Allocate: addr = 09b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3247145 [L1] Cache hit from L2: addr = 09b, data = db
3247145 [TEST] CPU read @0x1cf
3247155 [L1] Cache miss: addr = 1cf
3247235 [L2] Cache miss: addr = 1cf
3248125 [MEM] Mem hit: addr = 09b, data = 80
3248135 [L2] Cache Allocate: addr = 1cf data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3248145 [L1] Cache Allocate: addr = 1cf data = 8f8e8d8c8b8a89888786858483828180
3248145 [L1] Cache hit from L2: addr = 1cf, data = 8f
3248145 [TEST] CPU read @0x404
3248155 [L1] Cache miss: addr = 404
3248235 [L2] Cache miss: addr = 404
3249125 [MEM] Mem hit: addr = 1cf, data = c0
3249135 [L2] Cache Allocate: addr = 404 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3249145 [L1] Cache Allocate: addr = 404 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3249145 [L1] Cache hit from L2: addr = 404, data = c4
3249145 [TEST] CPU read @0x3a4
3249155 [L1] Cache miss: addr = 3a4
3249235 [L2] Cache miss: addr = 3a4
3250125 [MEM] Mem hit: addr = 404, data = 00
3250135 [L2] Cache Allocate: addr = 3a4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3250145 [L1] Cache Allocate: addr = 3a4 data = 0f0e0d0c0b0a09080706050403020100
3250145 [L1] Cache hit from L2: addr = 3a4, data = 04
3250145 [TEST] CPU read @0x7a7
3250155 [L1] Cache miss: addr = 7a7
3250235 [L2] Cache miss: addr = 7a7
3251125 [MEM] Mem hit: addr = 3a4, data = a0
3251135 [L2] Cache Allocate: addr = 7a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3251145 [L1] Cache Allocate: addr = 7a7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3251145 [L1] Cache hit from L2: addr = 7a7, data = a7
3251145 [TEST] CPU read @0x724
3251155 [L1] Cache miss: addr = 724
3251235 [L2] Cache miss: addr = 724
3252125 [MEM] Mem hit: addr = 7a7, data = a0
3252135 [L2] Cache Allocate: addr = 724 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3252145 [L1] Cache Allocate: addr = 724 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3252145 [L1] Cache hit from L2: addr = 724, data = a4
3252145 [TEST] CPU read @0x40e
3252155 [L1] Cache miss: addr = 40e
3252235 [L2] Cache hit: addr = 40e, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3252245 [L1] Cache Allocate: addr = 40e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3252245 [L1] Cache hit from L2: addr = 40e, data = ce
3252245 [TEST] CPU read @0x635
3252255 [L1] Cache miss: addr = 635
3252335 [L2] Cache miss: addr = 635
3253125 [MEM] Mem hit: addr = 724, data = 20
3253135 [L2] Cache Allocate: addr = 635 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3253145 [L1] Cache Allocate: addr = 635 data = 3f3e3d3c3b3a39383736353433323130
3253145 [L1] Cache hit from L2: addr = 635, data = 35
3253145 [TEST] CPU read @0x1b0
3253155 [L1] Cache miss: addr = 1b0
3253235 [L2] Cache miss: addr = 1b0
3254125 [MEM] Mem hit: addr = 635, data = 20
3254135 [L2] Cache Allocate: addr = 1b0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3254145 [L1] Cache Allocate: addr = 1b0 data = 3f3e3d3c3b3a39383736353433323130
3254145 [L1] Cache hit from L2: addr = 1b0, data = 30
3254145 [TEST] CPU read @0x535
3254155 [L1] Cache miss: addr = 535
3254235 [L2] Cache miss: addr = 535
3255125 [MEM] Mem hit: addr = 1b0, data = a0
3255135 [L2] Cache Allocate: addr = 535 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3255145 [L1] Cache Allocate: addr = 535 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3255145 [L1] Cache hit from L2: addr = 535, data = b5
3255145 [TEST] CPU read @0x683
3255155 [L1] Cache miss: addr = 683
3255235 [L2] Cache miss: addr = 683
3256125 [MEM] Mem hit: addr = 535, data = 20
3256135 [L2] Cache Allocate: addr = 683 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3256145 [L1] Cache Allocate: addr = 683 data = 2f2e2d2c2b2a29282726252423222120
3256145 [L1] Cache hit from L2: addr = 683, data = 23
3256145 [TEST] CPU read @0x007
3256155 [L1] Cache miss: addr = 007
3256235 [L2] Cache miss: addr = 007
3257125 [MEM] Mem hit: addr = 683, data = 80
3257135 [L2] Cache Allocate: addr = 007 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3257145 [L1] Cache Allocate: addr = 007 data = 8f8e8d8c8b8a89888786858483828180
3257145 [L1] Cache hit from L2: addr = 007, data = 87
3257145 [TEST] CPU read @0x37f
3257155 [L1] Cache hit: addr = 37f, data = cf
3257165 [TEST] CPU read @0x72b
3257175 [L1] Cache miss: addr = 72b
3257235 [L2] Cache miss: addr = 72b
3258125 [MEM] Mem hit: addr = 007, data = 00
3258135 [L2] Cache Allocate: addr = 72b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3258145 [L1] Cache Allocate: addr = 72b data = 0f0e0d0c0b0a09080706050403020100
3258145 [L1] Cache hit from L2: addr = 72b, data = 0b
3258145 [TEST] CPU read @0x679
3258155 [L1] Cache miss: addr = 679
3258235 [L2] Cache miss: addr = 679
3259125 [MEM] Mem hit: addr = 72b, data = 20
3259135 [L2] Cache Allocate: addr = 679 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3259145 [L1] Cache Allocate: addr = 679 data = 3f3e3d3c3b3a39383736353433323130
3259145 [L1] Cache hit from L2: addr = 679, data = 39
3259145 [TEST] CPU read @0x636
3259155 [L1] Cache miss: addr = 636
3259235 [L2] Cache miss: addr = 636
3260125 [MEM] Mem hit: addr = 679, data = 60
3260135 [L2] Cache Allocate: addr = 636 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3260145 [L1] Cache Allocate: addr = 636 data = 7f7e7d7c7b7a79787776757473727170
3260145 [L1] Cache hit from L2: addr = 636, data = 76
3260145 [TEST] CPU read @0x79d
3260155 [L1] Cache miss: addr = 79d
3260235 [L2] Cache miss: addr = 79d
3261125 [MEM] Mem hit: addr = 636, data = 20
3261135 [L2] Cache Allocate: addr = 79d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3261145 [L1] Cache Allocate: addr = 79d data = 3f3e3d3c3b3a39383736353433323130
3261145 [L1] Cache hit from L2: addr = 79d, data = 3d
3261145 [TEST] CPU read @0x357
3261155 [L1] Cache miss: addr = 357
3261235 [L2] Cache miss: addr = 357
3262125 [MEM] Mem hit: addr = 79d, data = 80
3262135 [L2] Cache Allocate: addr = 357 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3262145 [L1] Cache Allocate: addr = 357 data = 9f9e9d9c9b9a99989796959493929190
3262145 [L1] Cache hit from L2: addr = 357, data = 97
3262145 [TEST] CPU read @0x0ae
3262155 [L1] Cache miss: addr = 0ae
3262235 [L2] Cache miss: addr = 0ae
3263125 [MEM] Mem hit: addr = 357, data = 40
3263135 [L2] Cache Allocate: addr = 0ae data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3263145 [L1] Cache Allocate: addr = 0ae data = 4f4e4d4c4b4a49484746454443424140
3263145 [L1] Cache hit from L2: addr = 0ae, data = 4e
3263145 [TEST] CPU read @0x227
3263155 [L1] Cache hit: addr = 227, data = e7
3263165 [TEST] CPU read @0x5a1
3263175 [L1] Cache miss: addr = 5a1
3263235 [L2] Cache hit: addr = 5a1, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3263245 [L1] Cache Allocate: addr = 5a1 data = 8f8e8d8c8b8a89888786858483828180
3263245 [L1] Cache hit from L2: addr = 5a1, data = 81
3263245 [TEST] CPU read @0x3cd
3263255 [L1] Cache miss: addr = 3cd
3263335 [L2] Cache miss: addr = 3cd
3264125 [MEM] Mem hit: addr = 0ae, data = a0
3264135 [L2] Cache Allocate: addr = 3cd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3264145 [L1] Cache Allocate: addr = 3cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3264145 [L1] Cache hit from L2: addr = 3cd, data = ad
3264145 [TEST] CPU read @0x69a
3264155 [L1] Cache hit: addr = 69a, data = ba
3264165 [TEST] CPU read @0x3fe
3264175 [L1] Cache hit: addr = 3fe, data = 7e
3264185 [TEST] CPU read @0x4ff
3264195 [L1] Cache miss: addr = 4ff
3264235 [L2] Cache hit: addr = 4ff, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3264245 [L1] Cache Allocate: addr = 4ff data = 8f8e8d8c8b8a89888786858483828180
3264245 [L1] Cache hit from L2: addr = 4ff, data = 8f
3264245 [TEST] CPU read @0x327
3264255 [L1] Cache miss: addr = 327
3264335 [L2] Cache miss: addr = 327
3265125 [MEM] Mem hit: addr = 3cd, data = c0
3265135 [L2] Cache Allocate: addr = 327 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3265145 [L1] Cache Allocate: addr = 327 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3265145 [L1] Cache hit from L2: addr = 327, data = c7
3265145 [TEST] CPU read @0x0a0
3265155 [L1] Cache miss: addr = 0a0
3265235 [L2] Cache miss: addr = 0a0
3266125 [MEM] Mem hit: addr = 327, data = 20
3266135 [L2] Cache Allocate: addr = 0a0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3266145 [L1] Cache Allocate: addr = 0a0 data = 2f2e2d2c2b2a29282726252423222120
3266145 [L1] Cache hit from L2: addr = 0a0, data = 20
3266145 [TEST] CPU read @0x00d
3266155 [L1] Cache miss: addr = 00d
3266235 [L2] Cache miss: addr = 00d
3267125 [MEM] Mem hit: addr = 0a0, data = a0
3267135 [L2] Cache Allocate: addr = 00d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3267145 [L1] Cache Allocate: addr = 00d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3267145 [L1] Cache hit from L2: addr = 00d, data = ad
3267145 [TEST] CPU read @0x57d
3267155 [L1] Cache miss: addr = 57d
3267235 [L2] Cache miss: addr = 57d
3268125 [MEM] Mem hit: addr = 00d, data = 00
3268135 [L2] Cache Allocate: addr = 57d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3268145 [L1] Cache Allocate: addr = 57d data = 1f1e1d1c1b1a19181716151413121110
3268145 [L1] Cache hit from L2: addr = 57d, data = 1d
3268145 [TEST] CPU read @0x05b
3268155 [L1] Cache miss: addr = 05b
3268235 [L2] Cache miss: addr = 05b
3269125 [MEM] Mem hit: addr = 57d, data = 60
3269135 [L2] Cache Allocate: addr = 05b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3269145 [L1] Cache Allocate: addr = 05b data = 7f7e7d7c7b7a79787776757473727170
3269145 [L1] Cache hit from L2: addr = 05b, data = 7b
3269145 [TEST] CPU read @0x65a
3269155 [L1] Cache miss: addr = 65a
3269235 [L2] Cache miss: addr = 65a
3270125 [MEM] Mem hit: addr = 05b, data = 40
3270135 [L2] Cache Allocate: addr = 65a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3270145 [L1] Cache Allocate: addr = 65a data = 5f5e5d5c5b5a59585756555453525150
3270145 [L1] Cache hit from L2: addr = 65a, data = 5a
3270145 [TEST] CPU read @0x1bb
3270155 [L1] Cache miss: addr = 1bb
3270235 [L2] Cache miss: addr = 1bb
3271125 [MEM] Mem hit: addr = 65a, data = 40
3271135 [L2] Cache Allocate: addr = 1bb data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3271145 [L1] Cache Allocate: addr = 1bb data = 5f5e5d5c5b5a59585756555453525150
3271145 [L1] Cache hit from L2: addr = 1bb, data = 5b
3271145 [TEST] CPU read @0x119
3271155 [L1] Cache miss: addr = 119
3271235 [L2] Cache miss: addr = 119
3272125 [MEM] Mem hit: addr = 1bb, data = a0
3272135 [L2] Cache Allocate: addr = 119 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3272145 [L1] Cache Allocate: addr = 119 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3272145 [L1] Cache hit from L2: addr = 119, data = b9
3272145 [TEST] CPU read @0x7e6
3272155 [L1] Cache miss: addr = 7e6
3272235 [L2] Cache miss: addr = 7e6
3273125 [MEM] Mem hit: addr = 119, data = 00
3273135 [L2] Cache Allocate: addr = 7e6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3273145 [L1] Cache Allocate: addr = 7e6 data = 0f0e0d0c0b0a09080706050403020100
3273145 [L1] Cache hit from L2: addr = 7e6, data = 06
3273145 [TEST] CPU read @0x781
3273155 [L1] Cache miss: addr = 781
3273235 [L2] Cache miss: addr = 781
3274125 [MEM] Mem hit: addr = 7e6, data = e0
3274135 [L2] Cache Allocate: addr = 781 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3274145 [L1] Cache Allocate: addr = 781 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3274145 [L1] Cache hit from L2: addr = 781, data = e1
3274145 [TEST] CPU read @0x015
3274155 [L1] Cache miss: addr = 015
3274235 [L2] Cache miss: addr = 015
3275125 [MEM] Mem hit: addr = 781, data = 80
3275135 [L2] Cache Allocate: addr = 015 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3275145 [L1] Cache Allocate: addr = 015 data = 9f9e9d9c9b9a99989796959493929190
3275145 [L1] Cache hit from L2: addr = 015, data = 95
3275145 [TEST] CPU read @0x486
3275155 [L1] Cache hit: addr = 486, data = 26
3275165 [TEST] CPU read @0x23c
3275175 [L1] Cache miss: addr = 23c
3275235 [L2] Cache hit: addr = 23c, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3275245 [L1] Cache Allocate: addr = 23c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3275245 [L1] Cache hit from L2: addr = 23c, data = ec
3275245 [TEST] CPU read @0x554
3275255 [L1] Cache hit: addr = 554, data = d4
3275265 [TEST] CPU read @0x38e
3275275 [L1] Cache miss: addr = 38e
3275335 [L2] Cache miss: addr = 38e
3276125 [MEM] Mem hit: addr = 015, data = 00
3276135 [L2] Cache Allocate: addr = 38e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3276145 [L1] Cache Allocate: addr = 38e data = 0f0e0d0c0b0a09080706050403020100
3276145 [L1] Cache hit from L2: addr = 38e, data = 0e
3276145 [TEST] CPU read @0x506
3276155 [L1] Cache miss: addr = 506
3276235 [L2] Cache miss: addr = 506
3277125 [MEM] Mem hit: addr = 38e, data = 80
3277135 [L2] Cache Allocate: addr = 506 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3277145 [L1] Cache Allocate: addr = 506 data = 8f8e8d8c8b8a89888786858483828180
3277145 [L1] Cache hit from L2: addr = 506, data = 86
3277145 [TEST] CPU read @0x6c3
3277155 [L1] Cache miss: addr = 6c3
3277235 [L2] Cache hit: addr = 6c3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3277245 [L1] Cache Allocate: addr = 6c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3277245 [L1] Cache hit from L2: addr = 6c3, data = a3
3277245 [TEST] CPU read @0x40f
3277255 [L1] Cache miss: addr = 40f
3277335 [L2] Cache miss: addr = 40f
3278125 [MEM] Mem hit: addr = 506, data = 00
3278135 [L2] Cache Allocate: addr = 40f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3278145 [L1] Cache Allocate: addr = 40f data = 0f0e0d0c0b0a09080706050403020100
3278145 [L1] Cache hit from L2: addr = 40f, data = 0f
3278145 [TEST] CPU read @0x20d
3278155 [L1] Cache miss: addr = 20d
3278235 [L2] Cache miss: addr = 20d
3279125 [MEM] Mem hit: addr = 40f, data = 00
3279135 [L2] Cache Allocate: addr = 20d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3279145 [L1] Cache Allocate: addr = 20d data = 0f0e0d0c0b0a09080706050403020100
3279145 [L1] Cache hit from L2: addr = 20d, data = 0d
3279145 [TEST] CPU read @0x5d1
3279155 [L1] Cache miss: addr = 5d1
3279235 [L2] Cache hit: addr = 5d1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3279245 [L1] Cache Allocate: addr = 5d1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3279245 [L1] Cache hit from L2: addr = 5d1, data = a1
3279245 [TEST] CPU read @0x639
3279255 [L1] Cache miss: addr = 639
3279335 [L2] Cache miss: addr = 639
3280125 [MEM] Mem hit: addr = 20d, data = 00
3280135 [L2] Cache Allocate: addr = 639 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3280145 [L1] Cache Allocate: addr = 639 data = 1f1e1d1c1b1a19181716151413121110
3280145 [L1] Cache hit from L2: addr = 639, data = 19
3280145 [TEST] CPU read @0x352
3280155 [L1] Cache miss: addr = 352
3280235 [L2] Cache miss: addr = 352
3281125 [MEM] Mem hit: addr = 639, data = 20
3281135 [L2] Cache Allocate: addr = 352 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3281145 [L1] Cache Allocate: addr = 352 data = 3f3e3d3c3b3a39383736353433323130
3281145 [L1] Cache hit from L2: addr = 352, data = 32
3281145 [TEST] CPU read @0x7de
3281155 [L1] Cache miss: addr = 7de
3281235 [L2] Cache hit: addr = 7de, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3281245 [L1] Cache Allocate: addr = 7de data = 4f4e4d4c4b4a49484746454443424140
3281245 [L1] Cache hit from L2: addr = 7de, data = 4e
3281245 [TEST] CPU read @0x6c4
3281255 [L1] Cache miss: addr = 6c4
3281335 [L2] Cache hit: addr = 6c4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3281345 [L1] Cache Allocate: addr = 6c4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3281345 [L1] Cache hit from L2: addr = 6c4, data = a4
3281345 [TEST] CPU read @0x0df
3281355 [L1] Cache miss: addr = 0df
3281435 [L2] Cache miss: addr = 0df
3282125 [MEM] Mem hit: addr = 352, data = 40
3282135 [L2] Cache Allocate: addr = 0df data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3282145 [L1] Cache Allocate: addr = 0df data = 5f5e5d5c5b5a59585756555453525150
3282145 [L1] Cache hit from L2: addr = 0df, data = 5f
3282145 [TEST] CPU read @0x204
3282155 [L1] Cache miss: addr = 204
3282235 [L2] Cache miss: addr = 204
3283125 [MEM] Mem hit: addr = 0df, data = c0
3283135 [L2] Cache Allocate: addr = 204 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3283145 [L1] Cache Allocate: addr = 204 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3283145 [L1] Cache hit from L2: addr = 204, data = c4
3283145 [TEST] CPU read @0x1aa
3283155 [L1] Cache miss: addr = 1aa
3283235 [L2] Cache miss: addr = 1aa
3284125 [MEM] Mem hit: addr = 204, data = 00
3284135 [L2] Cache Allocate: addr = 1aa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3284145 [L1] Cache Allocate: addr = 1aa data = 0f0e0d0c0b0a09080706050403020100
3284145 [L1] Cache hit from L2: addr = 1aa, data = 0a
3284145 [TEST] CPU read @0x392
3284155 [L1] Cache miss: addr = 392
3284235 [L2] Cache miss: addr = 392
3285125 [MEM] Mem hit: addr = 1aa, data = a0
3285135 [L2] Cache Allocate: addr = 392 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3285145 [L1] Cache Allocate: addr = 392 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3285145 [L1] Cache hit from L2: addr = 392, data = b2
3285145 [TEST] CPU read @0x635
3285155 [L1] Cache miss: addr = 635
3285235 [L2] Cache miss: addr = 635
3286125 [MEM] Mem hit: addr = 392, data = 80
3286135 [L2] Cache Allocate: addr = 635 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3286145 [L1] Cache Allocate: addr = 635 data = 9f9e9d9c9b9a99989796959493929190
3286145 [L1] Cache hit from L2: addr = 635, data = 95
3286145 [TEST] CPU read @0x19e
3286155 [L1] Cache miss: addr = 19e
3286235 [L2] Cache miss: addr = 19e
3287125 [MEM] Mem hit: addr = 635, data = 20
3287135 [L2] Cache Allocate: addr = 19e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3287145 [L1] Cache Allocate: addr = 19e data = 3f3e3d3c3b3a39383736353433323130
3287145 [L1] Cache hit from L2: addr = 19e, data = 3e
3287145 [TEST] CPU read @0x6fa
3287155 [L1] Cache miss: addr = 6fa
3287235 [L2] Cache miss: addr = 6fa
3288125 [MEM] Mem hit: addr = 19e, data = 80
3288135 [L2] Cache Allocate: addr = 6fa data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3288145 [L1] Cache Allocate: addr = 6fa data = 9f9e9d9c9b9a99989796959493929190
3288145 [L1] Cache hit from L2: addr = 6fa, data = 9a
3288145 [TEST] CPU read @0x027
3288155 [L1] Cache miss: addr = 027
3288235 [L2] Cache miss: addr = 027
3289125 [MEM] Mem hit: addr = 6fa, data = e0
3289135 [L2] Cache Allocate: addr = 027 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3289145 [L1] Cache Allocate: addr = 027 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3289145 [L1] Cache hit from L2: addr = 027, data = e7
3289145 [TEST] CPU read @0x7b2
3289155 [L1] Cache miss: addr = 7b2
3289235 [L2] Cache miss: addr = 7b2
3290125 [MEM] Mem hit: addr = 027, data = 20
3290135 [L2] Cache Allocate: addr = 7b2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3290145 [L1] Cache Allocate: addr = 7b2 data = 3f3e3d3c3b3a39383736353433323130
3290145 [L1] Cache hit from L2: addr = 7b2, data = 32
3290145 [TEST] CPU read @0x65a
3290155 [L1] Cache miss: addr = 65a
3290235 [L2] Cache miss: addr = 65a
3291125 [MEM] Mem hit: addr = 7b2, data = a0
3291135 [L2] Cache Allocate: addr = 65a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3291145 [L1] Cache Allocate: addr = 65a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3291145 [L1] Cache hit from L2: addr = 65a, data = ba
3291145 [TEST] CPU read @0x26a
3291155 [L1] Cache miss: addr = 26a
3291235 [L2] Cache miss: addr = 26a
3292125 [MEM] Mem hit: addr = 65a, data = 40
3292135 [L2] Cache Allocate: addr = 26a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3292145 [L1] Cache Allocate: addr = 26a data = 4f4e4d4c4b4a49484746454443424140
3292145 [L1] Cache hit from L2: addr = 26a, data = 4a
3292145 [TEST] CPU read @0x67e
3292155 [L1] Cache miss: addr = 67e
3292235 [L2] Cache miss: addr = 67e
3293125 [MEM] Mem hit: addr = 26a, data = 60
3293135 [L2] Cache Allocate: addr = 67e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3293145 [L1] Cache Allocate: addr = 67e data = 7f7e7d7c7b7a79787776757473727170
3293145 [L1] Cache hit from L2: addr = 67e, data = 7e
3293145 [TEST] CPU read @0x13d
3293155 [L1] Cache miss: addr = 13d
3293235 [L2] Cache miss: addr = 13d
3294125 [MEM] Mem hit: addr = 67e, data = 60
3294135 [L2] Cache Allocate: addr = 13d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3294145 [L1] Cache Allocate: addr = 13d data = 7f7e7d7c7b7a79787776757473727170
3294145 [L1] Cache hit from L2: addr = 13d, data = 7d
3294145 [TEST] CPU read @0x33e
3294155 [L1] Cache miss: addr = 33e
3294235 [L2] Cache miss: addr = 33e
3295125 [MEM] Mem hit: addr = 13d, data = 20
3295135 [L2] Cache Allocate: addr = 33e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3295145 [L1] Cache Allocate: addr = 33e data = 3f3e3d3c3b3a39383736353433323130
3295145 [L1] Cache hit from L2: addr = 33e, data = 3e
3295145 [TEST] CPU read @0x028
3295155 [L1] Cache miss: addr = 028
3295235 [L2] Cache miss: addr = 028
3296125 [MEM] Mem hit: addr = 33e, data = 20
3296135 [L2] Cache Allocate: addr = 028 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3296145 [L1] Cache Allocate: addr = 028 data = 2f2e2d2c2b2a29282726252423222120
3296145 [L1] Cache hit from L2: addr = 028, data = 28
3296145 [TEST] CPU read @0x1a3
3296155 [L1] Cache miss: addr = 1a3
3296235 [L2] Cache miss: addr = 1a3
3297125 [MEM] Mem hit: addr = 028, data = 20
3297135 [L2] Cache Allocate: addr = 1a3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3297145 [L1] Cache Allocate: addr = 1a3 data = 2f2e2d2c2b2a29282726252423222120
3297145 [L1] Cache hit from L2: addr = 1a3, data = 23
3297145 [TEST] CPU read @0x7cd
3297155 [L1] Cache miss: addr = 7cd
3297235 [L2] Cache hit: addr = 7cd, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3297245 [L1] Cache Allocate: addr = 7cd data = 4f4e4d4c4b4a49484746454443424140
3297245 [L1] Cache hit from L2: addr = 7cd, data = 4d
3297245 [TEST] CPU read @0x278
3297255 [L1] Cache miss: addr = 278
3297335 [L2] Cache miss: addr = 278
3298125 [MEM] Mem hit: addr = 1a3, data = a0
3298135 [L2] Cache Allocate: addr = 278 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3298145 [L1] Cache Allocate: addr = 278 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3298145 [L1] Cache hit from L2: addr = 278, data = b8
3298145 [TEST] CPU read @0x4c8
3298155 [L1] Cache hit: addr = 4c8, data = e8
3298165 [TEST] CPU read @0x308
3298175 [L1] Cache miss: addr = 308
3298235 [L2] Cache miss: addr = 308
3299125 [MEM] Mem hit: addr = 278, data = 60
3299135 [L2] Cache Allocate: addr = 308 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3299145 [L1] Cache Allocate: addr = 308 data = 6f6e6d6c6b6a69686766656463626160
3299145 [L1] Cache hit from L2: addr = 308, data = 68
3299145 [TEST] CPU read @0x7fd
3299155 [L1] Cache miss: addr = 7fd
3299235 [L2] Cache miss: addr = 7fd
3300125 [MEM] Mem hit: addr = 308, data = 00
3300135 [L2] Cache Allocate: addr = 7fd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3300145 [L1] Cache Allocate: addr = 7fd data = 1f1e1d1c1b1a19181716151413121110
3300145 [L1] Cache hit from L2: addr = 7fd, data = 1d
3300145 [TEST] CPU read @0x60a
3300155 [L1] Cache miss: addr = 60a
3300235 [L2] Cache miss: addr = 60a
3301125 [MEM] Mem hit: addr = 7fd, data = e0
3301135 [L2] Cache Allocate: addr = 60a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3301145 [L1] Cache Allocate: addr = 60a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3301145 [L1] Cache hit from L2: addr = 60a, data = ea
3301145 [TEST] CPU read @0x412
3301155 [L1] Cache miss: addr = 412
3301235 [L2] Cache miss: addr = 412
3302125 [MEM] Mem hit: addr = 60a, data = 00
3302135 [L2] Cache Allocate: addr = 412 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3302145 [L1] Cache Allocate: addr = 412 data = 1f1e1d1c1b1a19181716151413121110
3302145 [L1] Cache hit from L2: addr = 412, data = 12
3302145 [TEST] CPU read @0x100
3302155 [L1] Cache miss: addr = 100
3302235 [L2] Cache miss: addr = 100
3303125 [MEM] Mem hit: addr = 412, data = 00
3303135 [L2] Cache Allocate: addr = 100 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3303145 [L1] Cache Allocate: addr = 100 data = 0f0e0d0c0b0a09080706050403020100
3303145 [L1] Cache hit from L2: addr = 100, data = 00
3303145 [TEST] CPU read @0x1fa
3303155 [L1] Cache miss: addr = 1fa
3303235 [L2] Cache miss: addr = 1fa
3304125 [MEM] Mem hit: addr = 100, data = 00
3304135 [L2] Cache Allocate: addr = 1fa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3304145 [L1] Cache Allocate: addr = 1fa data = 1f1e1d1c1b1a19181716151413121110
3304145 [L1] Cache hit from L2: addr = 1fa, data = 1a
3304145 [TEST] CPU read @0x434
3304155 [L1] Cache miss: addr = 434
3304235 [L2] Cache miss: addr = 434
3305125 [MEM] Mem hit: addr = 1fa, data = e0
3305135 [L2] Cache Allocate: addr = 434 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3305145 [L1] Cache Allocate: addr = 434 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3305145 [L1] Cache hit from L2: addr = 434, data = f4
3305145 [TEST] CPU read @0x4dc
3305155 [L1] Cache miss: addr = 4dc
3305235 [L2] Cache hit: addr = 4dc, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3305245 [L1] Cache Allocate: addr = 4dc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3305245 [L1] Cache hit from L2: addr = 4dc, data = ec
3305245 [TEST] CPU read @0x680
3305255 [L1] Cache miss: addr = 680
3305335 [L2] Cache miss: addr = 680
3306125 [MEM] Mem hit: addr = 434, data = 20
3306135 [L2] Cache Allocate: addr = 680 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3306145 [L1] Cache Allocate: addr = 680 data = 2f2e2d2c2b2a29282726252423222120
3306145 [L1] Cache hit from L2: addr = 680, data = 20
3306145 [TEST] CPU read @0x791
3306155 [L1] Cache miss: addr = 791
3306235 [L2] Cache miss: addr = 791
3307125 [MEM] Mem hit: addr = 680, data = 80
3307135 [L2] Cache Allocate: addr = 791 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3307145 [L1] Cache Allocate: addr = 791 data = 9f9e9d9c9b9a99989796959493929190
3307145 [L1] Cache hit from L2: addr = 791, data = 91
3307145 [TEST] CPU read @0x0a0
3307155 [L1] Cache miss: addr = 0a0
3307235 [L2] Cache miss: addr = 0a0
3308125 [MEM] Mem hit: addr = 791, data = 80
3308135 [L2] Cache Allocate: addr = 0a0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3308145 [L1] Cache Allocate: addr = 0a0 data = 8f8e8d8c8b8a89888786858483828180
3308145 [L1] Cache hit from L2: addr = 0a0, data = 80
3308145 [TEST] CPU read @0x68c
3308155 [L1] Cache miss: addr = 68c
3308235 [L2] Cache miss: addr = 68c
3309125 [MEM] Mem hit: addr = 0a0, data = a0
3309135 [L2] Cache Allocate: addr = 68c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3309145 [L1] Cache Allocate: addr = 68c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3309145 [L1] Cache hit from L2: addr = 68c, data = ac
3309145 [TEST] CPU read @0x7e8
3309155 [L1] Cache miss: addr = 7e8
3309235 [L2] Cache miss: addr = 7e8
3310125 [MEM] Mem hit: addr = 68c, data = 80
3310135 [L2] Cache Allocate: addr = 7e8 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3310145 [L1] Cache Allocate: addr = 7e8 data = 8f8e8d8c8b8a89888786858483828180
3310145 [L1] Cache hit from L2: addr = 7e8, data = 88
3310145 [TEST] CPU read @0x6c5
3310155 [L1] Cache miss: addr = 6c5
3310235 [L2] Cache hit: addr = 6c5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3310245 [L1] Cache Allocate: addr = 6c5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3310245 [L1] Cache hit from L2: addr = 6c5, data = a5
3310245 [TEST] CPU read @0x4bb
3310255 [L1] Cache miss: addr = 4bb
3310335 [L2] Cache miss: addr = 4bb
3311125 [MEM] Mem hit: addr = 7e8, data = e0
3311135 [L2] Cache Allocate: addr = 4bb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3311145 [L1] Cache Allocate: addr = 4bb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3311145 [L1] Cache hit from L2: addr = 4bb, data = fb
3311145 [TEST] CPU read @0x655
3311155 [L1] Cache miss: addr = 655
3311235 [L2] Cache miss: addr = 655
3312125 [MEM] Mem hit: addr = 4bb, data = a0
3312135 [L2] Cache Allocate: addr = 655 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3312145 [L1] Cache Allocate: addr = 655 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3312145 [L1] Cache hit from L2: addr = 655, data = b5
3312145 [TEST] CPU read @0x013
3312155 [L1] Cache miss: addr = 013
3312235 [L2] Cache miss: addr = 013
3313125 [MEM] Mem hit: addr = 655, data = 40
3313135 [L2] Cache Allocate: addr = 013 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3313145 [L1] Cache Allocate: addr = 013 data = 5f5e5d5c5b5a59585756555453525150
3313145 [L1] Cache hit from L2: addr = 013, data = 53
3313145 [TEST] CPU read @0x2bb
3313155 [L1] Cache miss: addr = 2bb
3313235 [L2] Cache miss: addr = 2bb
3314125 [MEM] Mem hit: addr = 013, data = 00
3314135 [L2] Cache Allocate: addr = 2bb data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3314145 [L1] Cache Allocate: addr = 2bb data = 1f1e1d1c1b1a19181716151413121110
3314145 [L1] Cache hit from L2: addr = 2bb, data = 1b
3314145 [TEST] CPU read @0x13f
3314155 [L1] Cache miss: addr = 13f
3314235 [L2] Cache miss: addr = 13f
3315125 [MEM] Mem hit: addr = 2bb, data = a0
3315135 [L2] Cache Allocate: addr = 13f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3315145 [L1] Cache Allocate: addr = 13f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3315145 [L1] Cache hit from L2: addr = 13f, data = bf
3315145 [TEST] CPU read @0x1c6
3315155 [L1] Cache miss: addr = 1c6
3315235 [L2] Cache miss: addr = 1c6
3316125 [MEM] Mem hit: addr = 13f, data = 20
3316135 [L2] Cache Allocate: addr = 1c6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3316145 [L1] Cache Allocate: addr = 1c6 data = 2f2e2d2c2b2a29282726252423222120
3316145 [L1] Cache hit from L2: addr = 1c6, data = 26
3316145 [TEST] CPU read @0x453
3316155 [L1] Cache miss: addr = 453
3316235 [L2] Cache miss: addr = 453
3317125 [MEM] Mem hit: addr = 1c6, data = c0
3317135 [L2] Cache Allocate: addr = 453 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3317145 [L1] Cache Allocate: addr = 453 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3317145 [L1] Cache hit from L2: addr = 453, data = d3
3317145 [TEST] CPU read @0x059
3317155 [L1] Cache miss: addr = 059
3317235 [L2] Cache miss: addr = 059
3318125 [MEM] Mem hit: addr = 453, data = 40
3318135 [L2] Cache Allocate: addr = 059 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3318145 [L1] Cache Allocate: addr = 059 data = 5f5e5d5c5b5a59585756555453525150
3318145 [L1] Cache hit from L2: addr = 059, data = 59
3318145 [TEST] CPU read @0x65c
3318155 [L1] Cache miss: addr = 65c
3318235 [L2] Cache miss: addr = 65c
3319125 [MEM] Mem hit: addr = 059, data = 40
3319135 [L2] Cache Allocate: addr = 65c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3319145 [L1] Cache Allocate: addr = 65c data = 5f5e5d5c5b5a59585756555453525150
3319145 [L1] Cache hit from L2: addr = 65c, data = 5c
3319145 [TEST] CPU read @0x3d1
3319155 [L1] Cache miss: addr = 3d1
3319235 [L2] Cache miss: addr = 3d1
3320125 [MEM] Mem hit: addr = 65c, data = 40
3320135 [L2] Cache Allocate: addr = 3d1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3320145 [L1] Cache Allocate: addr = 3d1 data = 5f5e5d5c5b5a59585756555453525150
3320145 [L1] Cache hit from L2: addr = 3d1, data = 51
3320145 [TEST] CPU read @0x1a9
3320155 [L1] Cache miss: addr = 1a9
3320235 [L2] Cache miss: addr = 1a9
3321125 [MEM] Mem hit: addr = 3d1, data = c0
3321135 [L2] Cache Allocate: addr = 1a9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3321145 [L1] Cache Allocate: addr = 1a9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3321145 [L1] Cache hit from L2: addr = 1a9, data = c9
3321145 [TEST] CPU read @0x371
3321155 [L1] Cache hit: addr = 371, data = c1
3321165 [TEST] CPU read @0x17d
3321175 [L1] Cache miss: addr = 17d
3321235 [L2] Cache hit: addr = 17d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3321245 [L1] Cache Allocate: addr = 17d data = 4f4e4d4c4b4a49484746454443424140
3321245 [L1] Cache hit from L2: addr = 17d, data = 4d
3321245 [TEST] CPU read @0x6ce
3321255 [L1] Cache miss: addr = 6ce
3321335 [L2] Cache hit: addr = 6ce, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3321345 [L1] Cache Allocate: addr = 6ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3321345 [L1] Cache hit from L2: addr = 6ce, data = ae
3321345 [TEST] CPU read @0x0d8
3321355 [L1] Cache miss: addr = 0d8
3321435 [L2] Cache miss: addr = 0d8
3322125 [MEM] Mem hit: addr = 1a9, data = a0
3322135 [L2] Cache Allocate: addr = 0d8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3322145 [L1] Cache Allocate: addr = 0d8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3322145 [L1] Cache hit from L2: addr = 0d8, data = b8
3322145 [TEST] CPU read @0x4c6
3322155 [L1] Cache hit: addr = 4c6, data = e6
3322165 [TEST] CPU read @0x527
3322175 [L1] Cache miss: addr = 527
3322235 [L2] Cache miss: addr = 527
3323125 [MEM] Mem hit: addr = 0d8, data = c0
3323135 [L2] Cache Allocate: addr = 527 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3323145 [L1] Cache Allocate: addr = 527 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3323145 [L1] Cache hit from L2: addr = 527, data = c7
3323145 [TEST] CPU read @0x39e
3323155 [L1] Cache miss: addr = 39e
3323235 [L2] Cache miss: addr = 39e
3324125 [MEM] Mem hit: addr = 527, data = 20
3324135 [L2] Cache Allocate: addr = 39e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3324145 [L1] Cache Allocate: addr = 39e data = 3f3e3d3c3b3a39383736353433323130
3324145 [L1] Cache hit from L2: addr = 39e, data = 3e
3324145 [TEST] CPU read @0x0a4
3324155 [L1] Cache miss: addr = 0a4
3324235 [L2] Cache miss: addr = 0a4
3325125 [MEM] Mem hit: addr = 39e, data = 80
3325135 [L2] Cache Allocate: addr = 0a4 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3325145 [L1] Cache Allocate: addr = 0a4 data = 8f8e8d8c8b8a89888786858483828180
3325145 [L1] Cache hit from L2: addr = 0a4, data = 84
3325145 [TEST] CPU read @0x2d5
3325155 [L1] Cache miss: addr = 2d5
3325235 [L2] Cache miss: addr = 2d5
3326125 [MEM] Mem hit: addr = 0a4, data = a0
3326135 [L2] Cache Allocate: addr = 2d5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3326145 [L1] Cache Allocate: addr = 2d5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3326145 [L1] Cache hit from L2: addr = 2d5, data = b5
3326145 [TEST] CPU read @0x6da
3326155 [L1] Cache hit: addr = 6da, data = ba
3326165 [TEST] CPU read @0x184
3326175 [L1] Cache miss: addr = 184
3326235 [L2] Cache miss: addr = 184
3327125 [MEM] Mem hit: addr = 2d5, data = c0
3327135 [L2] Cache Allocate: addr = 184 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3327145 [L1] Cache Allocate: addr = 184 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3327145 [L1] Cache hit from L2: addr = 184, data = c4
3327145 [TEST] CPU read @0x4dd
3327155 [L1] Cache miss: addr = 4dd
3327235 [L2] Cache hit: addr = 4dd, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3327245 [L1] Cache Allocate: addr = 4dd data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3327245 [L1] Cache hit from L2: addr = 4dd, data = ed
3327245 [TEST] CPU read @0x2a5
3327255 [L1] Cache miss: addr = 2a5
3327335 [L2] Cache miss: addr = 2a5
3328125 [MEM] Mem hit: addr = 184, data = 80
3328135 [L2] Cache Allocate: addr = 2a5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3328145 [L1] Cache Allocate: addr = 2a5 data = 8f8e8d8c8b8a89888786858483828180
3328145 [L1] Cache hit from L2: addr = 2a5, data = 85
3328145 [TEST] CPU read @0x27c
3328155 [L1] Cache miss: addr = 27c
3328235 [L2] Cache miss: addr = 27c
3329125 [MEM] Mem hit: addr = 2a5, data = a0
3329135 [L2] Cache Allocate: addr = 27c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3329145 [L1] Cache Allocate: addr = 27c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3329145 [L1] Cache hit from L2: addr = 27c, data = bc
3329145 [TEST] CPU read @0x7cd
3329155 [L1] Cache miss: addr = 7cd
3329235 [L2] Cache hit: addr = 7cd, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3329245 [L1] Cache Allocate: addr = 7cd data = 4f4e4d4c4b4a49484746454443424140
3329245 [L1] Cache hit from L2: addr = 7cd, data = 4d
3329245 [TEST] CPU read @0x082
3329255 [L1] Cache miss: addr = 082
3329335 [L2] Cache miss: addr = 082
3330125 [MEM] Mem hit: addr = 27c, data = 60
3330135 [L2] Cache Allocate: addr = 082 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3330145 [L1] Cache Allocate: addr = 082 data = 6f6e6d6c6b6a69686766656463626160
3330145 [L1] Cache hit from L2: addr = 082, data = 62
3330145 [TEST] CPU read @0x188
3330155 [L1] Cache miss: addr = 188
3330235 [L2] Cache miss: addr = 188
3331125 [MEM] Mem hit: addr = 082, data = 80
3331135 [L2] Cache Allocate: addr = 188 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3331145 [L1] Cache Allocate: addr = 188 data = 8f8e8d8c8b8a89888786858483828180
3331145 [L1] Cache hit from L2: addr = 188, data = 88
3331145 [TEST] CPU read @0x43d
3331155 [L1] Cache miss: addr = 43d
3331235 [L2] Cache miss: addr = 43d
3332125 [MEM] Mem hit: addr = 188, data = 80
3332135 [L2] Cache Allocate: addr = 43d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3332145 [L1] Cache Allocate: addr = 43d data = 9f9e9d9c9b9a99989796959493929190
3332145 [L1] Cache hit from L2: addr = 43d, data = 9d
3332145 [TEST] CPU read @0x5dd
3332155 [L1] Cache miss: addr = 5dd
3332235 [L2] Cache hit: addr = 5dd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3332245 [L1] Cache Allocate: addr = 5dd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3332245 [L1] Cache hit from L2: addr = 5dd, data = ad
3332245 [TEST] CPU read @0x6a5
3332255 [L1] Cache miss: addr = 6a5
3332335 [L2] Cache miss: addr = 6a5
3333125 [MEM] Mem hit: addr = 43d, data = 20
3333135 [L2] Cache Allocate: addr = 6a5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3333145 [L1] Cache Allocate: addr = 6a5 data = 2f2e2d2c2b2a29282726252423222120
3333145 [L1] Cache hit from L2: addr = 6a5, data = 25
3333145 [TEST] CPU read @0x419
3333155 [L1] Cache miss: addr = 419
3333235 [L2] Cache miss: addr = 419
3334125 [MEM] Mem hit: addr = 6a5, data = a0
3334135 [L2] Cache Allocate: addr = 419 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3334145 [L1] Cache Allocate: addr = 419 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3334145 [L1] Cache hit from L2: addr = 419, data = b9
3334145 [TEST] CPU read @0x16f
3334155 [L1] Cache miss: addr = 16f
3334235 [L2] Cache hit: addr = 16f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3334245 [L1] Cache Allocate: addr = 16f data = 4f4e4d4c4b4a49484746454443424140
3334245 [L1] Cache hit from L2: addr = 16f, data = 4f
3334245 [TEST] CPU read @0x3b5
3334255 [L1] Cache miss: addr = 3b5
3334335 [L2] Cache miss: addr = 3b5
3335125 [MEM] Mem hit: addr = 419, data = 00
3335135 [L2] Cache Allocate: addr = 3b5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3335145 [L1] Cache Allocate: addr = 3b5 data = 1f1e1d1c1b1a19181716151413121110
3335145 [L1] Cache hit from L2: addr = 3b5, data = 15
3335145 [TEST] CPU read @0x756
3335155 [L1] Cache miss: addr = 756
3335235 [L2] Cache miss: addr = 756
3336125 [MEM] Mem hit: addr = 3b5, data = a0
3336135 [L2] Cache Allocate: addr = 756 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3336145 [L1] Cache Allocate: addr = 756 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3336145 [L1] Cache hit from L2: addr = 756, data = b6
3336145 [TEST] CPU read @0x657
3336155 [L1] Cache miss: addr = 657
3336235 [L2] Cache miss: addr = 657
3337125 [MEM] Mem hit: addr = 756, data = 40
3337135 [L2] Cache Allocate: addr = 657 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3337145 [L1] Cache Allocate: addr = 657 data = 5f5e5d5c5b5a59585756555453525150
3337145 [L1] Cache hit from L2: addr = 657, data = 57
3337145 [TEST] CPU read @0x048
3337155 [L1] Cache miss: addr = 048
3337235 [L2] Cache miss: addr = 048
3338125 [MEM] Mem hit: addr = 657, data = 40
3338135 [L2] Cache Allocate: addr = 048 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3338145 [L1] Cache Allocate: addr = 048 data = 4f4e4d4c4b4a49484746454443424140
3338145 [L1] Cache hit from L2: addr = 048, data = 48
3338145 [TEST] CPU read @0x495
3338155 [L1] Cache miss: addr = 495
3338235 [L2] Cache hit: addr = 495, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3338245 [L1] Cache Allocate: addr = 495 data = 2f2e2d2c2b2a29282726252423222120
3338245 [L1] Cache hit from L2: addr = 495, data = 25
3338245 [TEST] CPU read @0x13e
3338255 [L1] Cache miss: addr = 13e
3338335 [L2] Cache miss: addr = 13e
3339125 [MEM] Mem hit: addr = 048, data = 40
3339135 [L2] Cache Allocate: addr = 13e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3339145 [L1] Cache Allocate: addr = 13e data = 5f5e5d5c5b5a59585756555453525150
3339145 [L1] Cache hit from L2: addr = 13e, data = 5e
3339145 [TEST] CPU read @0x231
3339155 [L1] Cache miss: addr = 231
3339235 [L2] Cache hit: addr = 231, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3339245 [L1] Cache Allocate: addr = 231 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3339245 [L1] Cache hit from L2: addr = 231, data = e1
3339245 [TEST] CPU read @0x40c
3339255 [L1] Cache miss: addr = 40c
3339335 [L2] Cache miss: addr = 40c
3340125 [MEM] Mem hit: addr = 13e, data = 20
3340135 [L2] Cache Allocate: addr = 40c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3340145 [L1] Cache Allocate: addr = 40c data = 2f2e2d2c2b2a29282726252423222120
3340145 [L1] Cache hit from L2: addr = 40c, data = 2c
3340145 [TEST] CPU read @0x4c9
3340155 [L1] Cache hit: addr = 4c9, data = e9
3340165 [TEST] CPU read @0x22d
3340175 [L1] Cache hit: addr = 22d, data = ed
3340185 [TEST] CPU read @0x355
3340195 [L1] Cache miss: addr = 355
3340235 [L2] Cache miss: addr = 355
3341125 [MEM] Mem hit: addr = 40c, data = 00
3341135 [L2] Cache Allocate: addr = 355 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3341145 [L1] Cache Allocate: addr = 355 data = 1f1e1d1c1b1a19181716151413121110
3341145 [L1] Cache hit from L2: addr = 355, data = 15
3341145 [TEST] CPU read @0x48d
3341155 [L1] Cache hit: addr = 48d, data = 2d
3341165 [TEST] CPU read @0x736
3341175 [L1] Cache miss: addr = 736
3341235 [L2] Cache miss: addr = 736
3342125 [MEM] Mem hit: addr = 355, data = 40
3342135 [L2] Cache Allocate: addr = 736 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3342145 [L1] Cache Allocate: addr = 736 data = 5f5e5d5c5b5a59585756555453525150
3342145 [L1] Cache hit from L2: addr = 736, data = 56
3342145 [TEST] CPU read @0x051
3342155 [L1] Cache miss: addr = 051
3342235 [L2] Cache miss: addr = 051
3343125 [MEM] Mem hit: addr = 736, data = 20
3343135 [L2] Cache Allocate: addr = 051 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3343145 [L1] Cache Allocate: addr = 051 data = 3f3e3d3c3b3a39383736353433323130
3343145 [L1] Cache hit from L2: addr = 051, data = 31
3343145 [TEST] CPU read @0x2ae
3343155 [L1] Cache miss: addr = 2ae
3343235 [L2] Cache miss: addr = 2ae
3344125 [MEM] Mem hit: addr = 051, data = 40
3344135 [L2] Cache Allocate: addr = 2ae data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3344145 [L1] Cache Allocate: addr = 2ae data = 4f4e4d4c4b4a49484746454443424140
3344145 [L1] Cache hit from L2: addr = 2ae, data = 4e
3344145 [TEST] CPU read @0x183
3344155 [L1] Cache miss: addr = 183
3344235 [L2] Cache miss: addr = 183
3345125 [MEM] Mem hit: addr = 2ae, data = a0
3345135 [L2] Cache Allocate: addr = 183 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3345145 [L1] Cache Allocate: addr = 183 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3345145 [L1] Cache hit from L2: addr = 183, data = a3
3345145 [TEST] CPU read @0x0d2
3345155 [L1] Cache miss: addr = 0d2
3345235 [L2] Cache miss: addr = 0d2
3346125 [MEM] Mem hit: addr = 183, data = 80
3346135 [L2] Cache Allocate: addr = 0d2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3346145 [L1] Cache Allocate: addr = 0d2 data = 9f9e9d9c9b9a99989796959493929190
3346145 [L1] Cache hit from L2: addr = 0d2, data = 92
3346145 [TEST] CPU read @0x749
3346155 [L1] Cache miss: addr = 749
3346235 [L2] Cache miss: addr = 749
3347125 [MEM] Mem hit: addr = 0d2, data = c0
3347135 [L2] Cache Allocate: addr = 749 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3347145 [L1] Cache Allocate: addr = 749 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3347145 [L1] Cache hit from L2: addr = 749, data = c9
3347145 [TEST] CPU read @0x14b
3347155 [L1] Cache miss: addr = 14b
3347235 [L2] Cache miss: addr = 14b
3348125 [MEM] Mem hit: addr = 749, data = 40
3348135 [L2] Cache Allocate: addr = 14b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3348145 [L1] Cache Allocate: addr = 14b data = 4f4e4d4c4b4a49484746454443424140
3348145 [L1] Cache hit from L2: addr = 14b, data = 4b
3348145 [TEST] CPU read @0x1aa
3348155 [L1] Cache miss: addr = 1aa
3348235 [L2] Cache miss: addr = 1aa
3349125 [MEM] Mem hit: addr = 14b, data = 40
3349135 [L2] Cache Allocate: addr = 1aa data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3349145 [L1] Cache Allocate: addr = 1aa data = 4f4e4d4c4b4a49484746454443424140
3349145 [L1] Cache hit from L2: addr = 1aa, data = 4a
3349145 [TEST] CPU read @0x583
3349155 [L1] Cache miss: addr = 583
3349235 [L2] Cache miss: addr = 583
3350125 [MEM] Mem hit: addr = 1aa, data = a0
3350135 [L2] Cache Allocate: addr = 583 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3350145 [L1] Cache Allocate: addr = 583 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3350145 [L1] Cache hit from L2: addr = 583, data = a3
3350145 [TEST] CPU read @0x1d2
3350155 [L1] Cache miss: addr = 1d2
3350235 [L2] Cache miss: addr = 1d2
3351125 [MEM] Mem hit: addr = 583, data = 80
3351135 [L2] Cache Allocate: addr = 1d2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3351145 [L1] Cache Allocate: addr = 1d2 data = 9f9e9d9c9b9a99989796959493929190
3351145 [L1] Cache hit from L2: addr = 1d2, data = 92
3351145 [TEST] CPU read @0x425
3351155 [L1] Cache miss: addr = 425
3351235 [L2] Cache miss: addr = 425
3352125 [MEM] Mem hit: addr = 1d2, data = c0
3352135 [L2] Cache Allocate: addr = 425 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3352145 [L1] Cache Allocate: addr = 425 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3352145 [L1] Cache hit from L2: addr = 425, data = c5
3352145 [TEST] CPU read @0x32c
3352155 [L1] Cache miss: addr = 32c
3352235 [L2] Cache miss: addr = 32c
3353125 [MEM] Mem hit: addr = 425, data = 20
3353135 [L2] Cache Allocate: addr = 32c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3353145 [L1] Cache Allocate: addr = 32c data = 2f2e2d2c2b2a29282726252423222120
3353145 [L1] Cache hit from L2: addr = 32c, data = 2c
3353145 [TEST] CPU read @0x791
3353155 [L1] Cache miss: addr = 791
3353235 [L2] Cache miss: addr = 791
3354125 [MEM] Mem hit: addr = 32c, data = 20
3354135 [L2] Cache Allocate: addr = 791 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3354145 [L1] Cache Allocate: addr = 791 data = 3f3e3d3c3b3a39383736353433323130
3354145 [L1] Cache hit from L2: addr = 791, data = 31
3354145 [TEST] CPU read @0x243
3354155 [L1] Cache hit: addr = 243, data = e3
3354165 [TEST] CPU read @0x189
3354175 [L1] Cache miss: addr = 189
3354235 [L2] Cache miss: addr = 189
3355125 [MEM] Mem hit: addr = 791, data = 80
3355135 [L2] Cache Allocate: addr = 189 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3355145 [L1] Cache Allocate: addr = 189 data = 8f8e8d8c8b8a89888786858483828180
3355145 [L1] Cache hit from L2: addr = 189, data = 89
3355145 [TEST] CPU read @0x23c
3355155 [L1] Cache miss: addr = 23c
3355235 [L2] Cache hit: addr = 23c, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3355245 [L1] Cache Allocate: addr = 23c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3355245 [L1] Cache hit from L2: addr = 23c, data = ec
3355245 [TEST] CPU read @0x444
3355255 [L1] Cache miss: addr = 444
3355335 [L2] Cache miss: addr = 444
3356125 [MEM] Mem hit: addr = 189, data = 80
3356135 [L2] Cache Allocate: addr = 444 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3356145 [L1] Cache Allocate: addr = 444 data = 8f8e8d8c8b8a89888786858483828180
3356145 [L1] Cache hit from L2: addr = 444, data = 84
3356145 [TEST] CPU read @0x78e
3356155 [L1] Cache miss: addr = 78e
3356235 [L2] Cache miss: addr = 78e
3357125 [MEM] Mem hit: addr = 444, data = 40
3357135 [L2] Cache Allocate: addr = 78e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3357145 [L1] Cache Allocate: addr = 78e data = 4f4e4d4c4b4a49484746454443424140
3357145 [L1] Cache hit from L2: addr = 78e, data = 4e
3357145 [TEST] CPU read @0x481
3357155 [L1] Cache hit: addr = 481, data = 21
3357165 [TEST] CPU read @0x26f
3357175 [L1] Cache miss: addr = 26f
3357235 [L2] Cache miss: addr = 26f
3358125 [MEM] Mem hit: addr = 78e, data = 80
3358135 [L2] Cache Allocate: addr = 26f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3358145 [L1] Cache Allocate: addr = 26f data = 8f8e8d8c8b8a89888786858483828180
3358145 [L1] Cache hit from L2: addr = 26f, data = 8f
3358145 [TEST] CPU read @0x1b2
3358155 [L1] Cache miss: addr = 1b2
3358235 [L2] Cache miss: addr = 1b2
3359125 [MEM] Mem hit: addr = 26f, data = 60
3359135 [L2] Cache Allocate: addr = 1b2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3359145 [L1] Cache Allocate: addr = 1b2 data = 7f7e7d7c7b7a79787776757473727170
3359145 [L1] Cache hit from L2: addr = 1b2, data = 72
3359145 [TEST] CPU read @0x407
3359155 [L1] Cache miss: addr = 407
3359235 [L2] Cache miss: addr = 407
3360125 [MEM] Mem hit: addr = 1b2, data = a0
3360135 [L2] Cache Allocate: addr = 407 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3360145 [L1] Cache Allocate: addr = 407 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3360145 [L1] Cache hit from L2: addr = 407, data = a7
3360145 [TEST] CPU read @0x41d
3360155 [L1] Cache miss: addr = 41d
3360235 [L2] Cache hit: addr = 41d, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3360245 [L1] Cache Allocate: addr = 41d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3360245 [L1] Cache hit from L2: addr = 41d, data = ad
3360245 [TEST] CPU read @0x2b7
3360255 [L1] Cache miss: addr = 2b7
3360335 [L2] Cache miss: addr = 2b7
3361125 [MEM] Mem hit: addr = 407, data = 00
3361135 [L2] Cache Allocate: addr = 2b7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3361145 [L1] Cache Allocate: addr = 2b7 data = 1f1e1d1c1b1a19181716151413121110
3361145 [L1] Cache hit from L2: addr = 2b7, data = 17
3361145 [TEST] CPU read @0x172
3361155 [L1] Cache miss: addr = 172
3361235 [L2] Cache hit: addr = 172, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3361245 [L1] Cache Allocate: addr = 172 data = 4f4e4d4c4b4a49484746454443424140
3361245 [L1] Cache hit from L2: addr = 172, data = 42
3361245 [TEST] CPU read @0x499
3361255 [L1] Cache miss: addr = 499
3361335 [L2] Cache hit: addr = 499, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3361345 [L1] Cache Allocate: addr = 499 data = 2f2e2d2c2b2a29282726252423222120
3361345 [L1] Cache hit from L2: addr = 499, data = 29
3361345 [TEST] CPU read @0x5e7
3361355 [L1] Cache miss: addr = 5e7
3361435 [L2] Cache miss: addr = 5e7
3362125 [MEM] Mem hit: addr = 2b7, data = a0
3362135 [L2] Cache Allocate: addr = 5e7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3362145 [L1] Cache Allocate: addr = 5e7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3362145 [L1] Cache hit from L2: addr = 5e7, data = a7
3362145 [TEST] CPU read @0x38a
3362155 [L1] Cache miss: addr = 38a
3362235 [L2] Cache miss: addr = 38a
3363125 [MEM] Mem hit: addr = 5e7, data = e0
3363135 [L2] Cache Allocate: addr = 38a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3363145 [L1] Cache Allocate: addr = 38a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3363145 [L1] Cache hit from L2: addr = 38a, data = ea
3363145 [TEST] CPU read @0x72c
3363155 [L1] Cache miss: addr = 72c
3363235 [L2] Cache miss: addr = 72c
3364125 [MEM] Mem hit: addr = 38a, data = 80
3364135 [L2] Cache Allocate: addr = 72c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3364145 [L1] Cache Allocate: addr = 72c data = 8f8e8d8c8b8a89888786858483828180
3364145 [L1] Cache hit from L2: addr = 72c, data = 8c
3364145 [TEST] CPU read @0x4b4
3364155 [L1] Cache miss: addr = 4b4
3364235 [L2] Cache miss: addr = 4b4
3365125 [MEM] Mem hit: addr = 72c, data = 20
3365135 [L2] Cache Allocate: addr = 4b4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3365145 [L1] Cache Allocate: addr = 4b4 data = 3f3e3d3c3b3a39383736353433323130
3365145 [L1] Cache hit from L2: addr = 4b4, data = 34
3365145 [TEST] CPU read @0x264
3365155 [L1] Cache miss: addr = 264
3365235 [L2] Cache miss: addr = 264
3366125 [MEM] Mem hit: addr = 4b4, data = a0
3366135 [L2] Cache Allocate: addr = 264 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3366145 [L1] Cache Allocate: addr = 264 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3366145 [L1] Cache hit from L2: addr = 264, data = a4
3366145 [TEST] CPU read @0x21e
3366155 [L1] Cache miss: addr = 21e
3366235 [L2] Cache miss: addr = 21e
3367125 [MEM] Mem hit: addr = 264, data = 60
3367135 [L2] Cache Allocate: addr = 21e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3367145 [L1] Cache Allocate: addr = 21e data = 7f7e7d7c7b7a79787776757473727170
3367145 [L1] Cache hit from L2: addr = 21e, data = 7e
3367145 [TEST] CPU read @0x7bf
3367155 [L1] Cache miss: addr = 7bf
3367235 [L2] Cache miss: addr = 7bf
3368125 [MEM] Mem hit: addr = 21e, data = 00
3368135 [L2] Cache Allocate: addr = 7bf data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3368145 [L1] Cache Allocate: addr = 7bf data = 1f1e1d1c1b1a19181716151413121110
3368145 [L1] Cache hit from L2: addr = 7bf, data = 1f
3368145 [TEST] CPU read @0x09e
3368155 [L1] Cache miss: addr = 09e
3368235 [L2] Cache miss: addr = 09e
3369125 [MEM] Mem hit: addr = 7bf, data = a0
3369135 [L2] Cache Allocate: addr = 09e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3369145 [L1] Cache Allocate: addr = 09e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3369145 [L1] Cache hit from L2: addr = 09e, data = be
3369145 [TEST] CPU read @0x1f7
3369155 [L1] Cache miss: addr = 1f7
3369235 [L2] Cache miss: addr = 1f7
3370125 [MEM] Mem hit: addr = 09e, data = 80
3370135 [L2] Cache Allocate: addr = 1f7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3370145 [L1] Cache Allocate: addr = 1f7 data = 9f9e9d9c9b9a99989796959493929190
3370145 [L1] Cache hit from L2: addr = 1f7, data = 97
3370145 [TEST] CPU read @0x33a
3370155 [L1] Cache miss: addr = 33a
3370235 [L2] Cache miss: addr = 33a
3371125 [MEM] Mem hit: addr = 1f7, data = e0
3371135 [L2] Cache Allocate: addr = 33a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3371145 [L1] Cache Allocate: addr = 33a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3371145 [L1] Cache hit from L2: addr = 33a, data = fa
3371145 [TEST] CPU read @0x6f8
3371155 [L1] Cache miss: addr = 6f8
3371235 [L2] Cache miss: addr = 6f8
3372125 [MEM] Mem hit: addr = 33a, data = 20
3372135 [L2] Cache Allocate: addr = 6f8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3372145 [L1] Cache Allocate: addr = 6f8 data = 3f3e3d3c3b3a39383736353433323130
3372145 [L1] Cache hit from L2: addr = 6f8, data = 38
3372145 [TEST] CPU read @0x55e
3372155 [L1] Cache hit: addr = 55e, data = de
3372165 [TEST] CPU read @0x5fc
3372175 [L1] Cache miss: addr = 5fc
3372235 [L2] Cache miss: addr = 5fc
3373125 [MEM] Mem hit: addr = 6f8, data = e0
3373135 [L2] Cache Allocate: addr = 5fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3373145 [L1] Cache Allocate: addr = 5fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3373145 [L1] Cache hit from L2: addr = 5fc, data = fc
3373145 [TEST] CPU read @0x197
3373155 [L1] Cache miss: addr = 197
3373235 [L2] Cache miss: addr = 197
3374125 [MEM] Mem hit: addr = 5fc, data = e0
3374135 [L2] Cache Allocate: addr = 197 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3374145 [L1] Cache Allocate: addr = 197 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3374145 [L1] Cache hit from L2: addr = 197, data = f7
3374145 [TEST] CPU read @0x184
3374155 [L1] Cache miss: addr = 184
3374235 [L2] Cache hit: addr = 184, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3374245 [L1] Cache Allocate: addr = 184 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3374245 [L1] Cache hit from L2: addr = 184, data = e4
3374245 [TEST] CPU read @0x50e
3374255 [L1] Cache miss: addr = 50e
3374335 [L2] Cache miss: addr = 50e
3375125 [MEM] Mem hit: addr = 197, data = 80
3375135 [L2] Cache Allocate: addr = 50e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3375145 [L1] Cache Allocate: addr = 50e data = 8f8e8d8c8b8a89888786858483828180
3375145 [L1] Cache hit from L2: addr = 50e, data = 8e
3375145 [TEST] CPU read @0x173
3375155 [L1] Cache miss: addr = 173
3375235 [L2] Cache hit: addr = 173, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3375245 [L1] Cache Allocate: addr = 173 data = 4f4e4d4c4b4a49484746454443424140
3375245 [L1] Cache hit from L2: addr = 173, data = 43
3375245 [TEST] CPU read @0x13f
3375255 [L1] Cache miss: addr = 13f
3375335 [L2] Cache miss: addr = 13f
3376125 [MEM] Mem hit: addr = 50e, data = 00
3376135 [L2] Cache Allocate: addr = 13f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3376145 [L1] Cache Allocate: addr = 13f data = 1f1e1d1c1b1a19181716151413121110
3376145 [L1] Cache hit from L2: addr = 13f, data = 1f
3376145 [TEST] CPU read @0x031
3376155 [L1] Cache miss: addr = 031
3376235 [L2] Cache miss: addr = 031
3377125 [MEM] Mem hit: addr = 13f, data = 20
3377135 [L2] Cache Allocate: addr = 031 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3377145 [L1] Cache Allocate: addr = 031 data = 3f3e3d3c3b3a39383736353433323130
3377145 [L1] Cache hit from L2: addr = 031, data = 31
3377145 [TEST] CPU read @0x5a9
3377155 [L1] Cache miss: addr = 5a9
3377235 [L2] Cache hit: addr = 5a9, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3377245 [L1] Cache Allocate: addr = 5a9 data = 8f8e8d8c8b8a89888786858483828180
3377245 [L1] Cache hit from L2: addr = 5a9, data = 89
3377245 [TEST] CPU read @0x019
3377255 [L1] Cache miss: addr = 019
3377335 [L2] Cache miss: addr = 019
3378125 [MEM] Mem hit: addr = 031, data = 20
3378135 [L2] Cache Allocate: addr = 019 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3378145 [L1] Cache Allocate: addr = 019 data = 3f3e3d3c3b3a39383736353433323130
3378145 [L1] Cache hit from L2: addr = 019, data = 39
3378145 [TEST] CPU read @0x6e8
3378155 [L1] Cache miss: addr = 6e8
3378235 [L2] Cache miss: addr = 6e8
3379125 [MEM] Mem hit: addr = 019, data = 00
3379135 [L2] Cache Allocate: addr = 6e8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3379145 [L1] Cache Allocate: addr = 6e8 data = 0f0e0d0c0b0a09080706050403020100
3379145 [L1] Cache hit from L2: addr = 6e8, data = 08
3379145 [TEST] CPU read @0x50c
3379155 [L1] Cache miss: addr = 50c
3379235 [L2] Cache miss: addr = 50c
3380125 [MEM] Mem hit: addr = 6e8, data = e0
3380135 [L2] Cache Allocate: addr = 50c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3380145 [L1] Cache Allocate: addr = 50c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3380145 [L1] Cache hit from L2: addr = 50c, data = ec
3380145 [TEST] CPU read @0x630
3380155 [L1] Cache miss: addr = 630
3380235 [L2] Cache miss: addr = 630
3381125 [MEM] Mem hit: addr = 50c, data = 00
3381135 [L2] Cache Allocate: addr = 630 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3381145 [L1] Cache Allocate: addr = 630 data = 1f1e1d1c1b1a19181716151413121110
3381145 [L1] Cache hit from L2: addr = 630, data = 10
3381145 [TEST] CPU read @0x23e
3381155 [L1] Cache miss: addr = 23e
3381235 [L2] Cache hit: addr = 23e, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3381245 [L1] Cache Allocate: addr = 23e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3381245 [L1] Cache hit from L2: addr = 23e, data = ee
3381245 [TEST] CPU read @0x7c6
3381255 [L1] Cache miss: addr = 7c6
3381335 [L2] Cache hit: addr = 7c6, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3381345 [L1] Cache Allocate: addr = 7c6 data = 4f4e4d4c4b4a49484746454443424140
3381345 [L1] Cache hit from L2: addr = 7c6, data = 46
3381345 [TEST] CPU read @0x68b
3381355 [L1] Cache miss: addr = 68b
3381435 [L2] Cache miss: addr = 68b
3382125 [MEM] Mem hit: addr = 630, data = 20
3382135 [L2] Cache Allocate: addr = 68b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3382145 [L1] Cache Allocate: addr = 68b data = 2f2e2d2c2b2a29282726252423222120
3382145 [L1] Cache hit from L2: addr = 68b, data = 2b
3382145 [TEST] CPU read @0x348
3382155 [L1] Cache miss: addr = 348
3382235 [L2] Cache miss: addr = 348
3383125 [MEM] Mem hit: addr = 68b, data = 80
3383135 [L2] Cache Allocate: addr = 348 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3383145 [L1] Cache Allocate: addr = 348 data = 8f8e8d8c8b8a89888786858483828180
3383145 [L1] Cache hit from L2: addr = 348, data = 88
3383145 [TEST] CPU read @0x137
3383155 [L1] Cache miss: addr = 137
3383235 [L2] Cache miss: addr = 137
3384125 [MEM] Mem hit: addr = 348, data = 40
3384135 [L2] Cache Allocate: addr = 137 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3384145 [L1] Cache Allocate: addr = 137 data = 5f5e5d5c5b5a59585756555453525150
3384145 [L1] Cache hit from L2: addr = 137, data = 57
3384145 [TEST] CPU read @0x3c6
3384155 [L1] Cache miss: addr = 3c6
3384235 [L2] Cache miss: addr = 3c6
3385125 [MEM] Mem hit: addr = 137, data = 20
3385135 [L2] Cache Allocate: addr = 3c6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3385145 [L1] Cache Allocate: addr = 3c6 data = 2f2e2d2c2b2a29282726252423222120
3385145 [L1] Cache hit from L2: addr = 3c6, data = 26
3385145 [TEST] CPU read @0x23c
3385155 [L1] Cache miss: addr = 23c
3385235 [L2] Cache hit: addr = 23c, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3385245 [L1] Cache Allocate: addr = 23c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3385245 [L1] Cache hit from L2: addr = 23c, data = ec
3385245 [TEST] CPU read @0x00e
3385255 [L1] Cache miss: addr = 00e
3385335 [L2] Cache miss: addr = 00e
3386125 [MEM] Mem hit: addr = 3c6, data = c0
3386135 [L2] Cache Allocate: addr = 00e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3386145 [L1] Cache Allocate: addr = 00e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3386145 [L1] Cache hit from L2: addr = 00e, data = ce
3386145 [TEST] CPU read @0x7c1
3386155 [L1] Cache miss: addr = 7c1
3386235 [L2] Cache hit: addr = 7c1, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3386245 [L1] Cache Allocate: addr = 7c1 data = 4f4e4d4c4b4a49484746454443424140
3386245 [L1] Cache hit from L2: addr = 7c1, data = 41
3386245 [TEST] CPU read @0x3ae
3386255 [L1] Cache miss: addr = 3ae
3386335 [L2] Cache miss: addr = 3ae
3387125 [MEM] Mem hit: addr = 00e, data = 00
3387135 [L2] Cache Allocate: addr = 3ae data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3387145 [L1] Cache Allocate: addr = 3ae data = 0f0e0d0c0b0a09080706050403020100
3387145 [L1] Cache hit from L2: addr = 3ae, data = 0e
3387145 [TEST] CPU read @0x630
3387155 [L1] Cache miss: addr = 630
3387235 [L2] Cache miss: addr = 630
3388125 [MEM] Mem hit: addr = 3ae, data = a0
3388135 [L2] Cache Allocate: addr = 630 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3388145 [L1] Cache Allocate: addr = 630 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3388145 [L1] Cache hit from L2: addr = 630, data = b0
3388145 [TEST] CPU read @0x760
3388155 [L1] Cache miss: addr = 760
3388235 [L2] Cache miss: addr = 760
3389125 [MEM] Mem hit: addr = 630, data = 20
3389135 [L2] Cache Allocate: addr = 760 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3389145 [L1] Cache Allocate: addr = 760 data = 2f2e2d2c2b2a29282726252423222120
3389145 [L1] Cache hit from L2: addr = 760, data = 20
3389145 [TEST] CPU read @0x32c
3389155 [L1] Cache miss: addr = 32c
3389235 [L2] Cache miss: addr = 32c
3390125 [MEM] Mem hit: addr = 760, data = 60
3390135 [L2] Cache Allocate: addr = 32c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3390145 [L1] Cache Allocate: addr = 32c data = 6f6e6d6c6b6a69686766656463626160
3390145 [L1] Cache hit from L2: addr = 32c, data = 6c
3390145 [TEST] CPU read @0x614
3390155 [L1] Cache miss: addr = 614
3390235 [L2] Cache miss: addr = 614
3391125 [MEM] Mem hit: addr = 32c, data = 20
3391135 [L2] Cache Allocate: addr = 614 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3391145 [L1] Cache Allocate: addr = 614 data = 3f3e3d3c3b3a39383736353433323130
3391145 [L1] Cache hit from L2: addr = 614, data = 34
3391145 [TEST] CPU read @0x7a0
3391155 [L1] Cache miss: addr = 7a0
3391235 [L2] Cache miss: addr = 7a0
3392125 [MEM] Mem hit: addr = 614, data = 00
3392135 [L2] Cache Allocate: addr = 7a0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3392145 [L1] Cache Allocate: addr = 7a0 data = 0f0e0d0c0b0a09080706050403020100
3392145 [L1] Cache hit from L2: addr = 7a0, data = 00
3392145 [TEST] CPU read @0x146
3392155 [L1] Cache miss: addr = 146
3392235 [L2] Cache miss: addr = 146
3393125 [MEM] Mem hit: addr = 7a0, data = a0
3393135 [L2] Cache Allocate: addr = 146 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3393145 [L1] Cache Allocate: addr = 146 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3393145 [L1] Cache hit from L2: addr = 146, data = a6
3393145 [TEST] CPU read @0x7ad
3393155 [L1] Cache miss: addr = 7ad
3393235 [L2] Cache hit: addr = 7ad, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3393245 [L1] Cache Allocate: addr = 7ad data = 0f0e0d0c0b0a09080706050403020100
3393245 [L1] Cache hit from L2: addr = 7ad, data = 0d
3393245 [TEST] CPU read @0x5b1
3393255 [L1] Cache hit: addr = 5b1, data = 91
3393265 [TEST] CPU read @0x2f9
3393275 [L1] Cache miss: addr = 2f9
3393335 [L2] Cache hit: addr = 2f9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3393345 [L1] Cache Allocate: addr = 2f9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3393345 [L1] Cache hit from L2: addr = 2f9, data = c9
3393345 [TEST] CPU read @0x3c2
3393355 [L1] Cache miss: addr = 3c2
3393435 [L2] Cache miss: addr = 3c2
3394125 [MEM] Mem hit: addr = 146, data = 40
3394135 [L2] Cache Allocate: addr = 3c2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3394145 [L1] Cache Allocate: addr = 3c2 data = 4f4e4d4c4b4a49484746454443424140
3394145 [L1] Cache hit from L2: addr = 3c2, data = 42
3394145 [TEST] CPU read @0x19f
3394155 [L1] Cache miss: addr = 19f
3394235 [L2] Cache miss: addr = 19f
3395125 [MEM] Mem hit: addr = 3c2, data = c0
3395135 [L2] Cache Allocate: addr = 19f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3395145 [L1] Cache Allocate: addr = 19f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3395145 [L1] Cache hit from L2: addr = 19f, data = df
3395145 [TEST] CPU read @0x2f4
3395155 [L1] Cache miss: addr = 2f4
3395235 [L2] Cache hit: addr = 2f4, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3395245 [L1] Cache Allocate: addr = 2f4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3395245 [L1] Cache hit from L2: addr = 2f4, data = c4
3395245 [TEST] CPU read @0x2d6
3395255 [L1] Cache miss: addr = 2d6
3395335 [L2] Cache miss: addr = 2d6
3396125 [MEM] Mem hit: addr = 19f, data = 80
3396135 [L2] Cache Allocate: addr = 2d6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3396145 [L1] Cache Allocate: addr = 2d6 data = 9f9e9d9c9b9a99989796959493929190
3396145 [L1] Cache hit from L2: addr = 2d6, data = 96
3396145 [TEST] CPU read @0x1b6
3396155 [L1] Cache miss: addr = 1b6
3396235 [L2] Cache miss: addr = 1b6
3397125 [MEM] Mem hit: addr = 2d6, data = c0
3397135 [L2] Cache Allocate: addr = 1b6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3397145 [L1] Cache Allocate: addr = 1b6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3397145 [L1] Cache hit from L2: addr = 1b6, data = d6
3397145 [TEST] CPU read @0x320
3397155 [L1] Cache miss: addr = 320
3397235 [L2] Cache miss: addr = 320
3398125 [MEM] Mem hit: addr = 1b6, data = a0
3398135 [L2] Cache Allocate: addr = 320 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3398145 [L1] Cache Allocate: addr = 320 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3398145 [L1] Cache hit from L2: addr = 320, data = a0
3398145 [TEST] CPU read @0x067
3398155 [L1] Cache miss: addr = 067
3398235 [L2] Cache miss: addr = 067
3399125 [MEM] Mem hit: addr = 320, data = 20
3399135 [L2] Cache Allocate: addr = 067 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3399145 [L1] Cache Allocate: addr = 067 data = 2f2e2d2c2b2a29282726252423222120
3399145 [L1] Cache hit from L2: addr = 067, data = 27
3399145 [TEST] CPU read @0x30c
3399155 [L1] Cache miss: addr = 30c
3399235 [L2] Cache miss: addr = 30c
3400125 [MEM] Mem hit: addr = 067, data = 60
3400135 [L2] Cache Allocate: addr = 30c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3400145 [L1] Cache Allocate: addr = 30c data = 6f6e6d6c6b6a69686766656463626160
3400145 [L1] Cache hit from L2: addr = 30c, data = 6c
3400145 [TEST] CPU read @0x610
3400155 [L1] Cache miss: addr = 610
3400235 [L2] Cache miss: addr = 610
3401125 [MEM] Mem hit: addr = 30c, data = 00
3401135 [L2] Cache Allocate: addr = 610 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3401145 [L1] Cache Allocate: addr = 610 data = 1f1e1d1c1b1a19181716151413121110
3401145 [L1] Cache hit from L2: addr = 610, data = 10
3401145 [TEST] CPU read @0x0d4
3401155 [L1] Cache miss: addr = 0d4
3401235 [L2] Cache miss: addr = 0d4
3402125 [MEM] Mem hit: addr = 610, data = 00
3402135 [L2] Cache Allocate: addr = 0d4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3402145 [L1] Cache Allocate: addr = 0d4 data = 1f1e1d1c1b1a19181716151413121110
3402145 [L1] Cache hit from L2: addr = 0d4, data = 14
3402145 [TEST] CPU read @0x2c1
3402155 [L1] Cache miss: addr = 2c1
3402235 [L2] Cache miss: addr = 2c1
3403125 [MEM] Mem hit: addr = 0d4, data = c0
3403135 [L2] Cache Allocate: addr = 2c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3403145 [L1] Cache Allocate: addr = 2c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3403145 [L1] Cache hit from L2: addr = 2c1, data = c1
3403145 [TEST] CPU read @0x25a
3403155 [L1] Cache miss: addr = 25a
3403235 [L2] Cache hit: addr = 25a, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3403245 [L1] Cache Allocate: addr = 25a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3403245 [L1] Cache hit from L2: addr = 25a, data = ea
3403245 [TEST] CPU read @0x70e
3403255 [L1] Cache miss: addr = 70e
3403335 [L2] Cache miss: addr = 70e
3404125 [MEM] Mem hit: addr = 2c1, data = c0
3404135 [L2] Cache Allocate: addr = 70e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3404145 [L1] Cache Allocate: addr = 70e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3404145 [L1] Cache hit from L2: addr = 70e, data = ce
3404145 [TEST] CPU read @0x026
3404155 [L1] Cache miss: addr = 026
3404235 [L2] Cache miss: addr = 026
3405125 [MEM] Mem hit: addr = 70e, data = 00
3405135 [L2] Cache Allocate: addr = 026 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3405145 [L1] Cache Allocate: addr = 026 data = 0f0e0d0c0b0a09080706050403020100
3405145 [L1] Cache hit from L2: addr = 026, data = 06
3405145 [TEST] CPU read @0x134
3405155 [L1] Cache miss: addr = 134
3405235 [L2] Cache miss: addr = 134
3406125 [MEM] Mem hit: addr = 026, data = 20
3406135 [L2] Cache Allocate: addr = 134 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3406145 [L1] Cache Allocate: addr = 134 data = 3f3e3d3c3b3a39383736353433323130
3406145 [L1] Cache hit from L2: addr = 134, data = 34
3406145 [TEST] CPU read @0x4d5
3406155 [L1] Cache miss: addr = 4d5
3406235 [L2] Cache hit: addr = 4d5, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3406245 [L1] Cache Allocate: addr = 4d5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3406245 [L1] Cache hit from L2: addr = 4d5, data = e5
3406245 [TEST] CPU read @0x0b5
3406255 [L1] Cache miss: addr = 0b5
3406335 [L2] Cache miss: addr = 0b5
3407125 [MEM] Mem hit: addr = 134, data = 20
3407135 [L2] Cache Allocate: addr = 0b5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3407145 [L1] Cache Allocate: addr = 0b5 data = 3f3e3d3c3b3a39383736353433323130
3407145 [L1] Cache hit from L2: addr = 0b5, data = 35
3407145 [TEST] CPU read @0x4e6
3407155 [L1] Cache miss: addr = 4e6
3407235 [L2] Cache hit: addr = 4e6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3407245 [L1] Cache Allocate: addr = 4e6 data = 8f8e8d8c8b8a89888786858483828180
3407245 [L1] Cache hit from L2: addr = 4e6, data = 86
3407245 [TEST] CPU read @0x5e5
3407255 [L1] Cache miss: addr = 5e5
3407335 [L2] Cache miss: addr = 5e5
3408125 [MEM] Mem hit: addr = 0b5, data = a0
3408135 [L2] Cache Allocate: addr = 5e5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3408145 [L1] Cache Allocate: addr = 5e5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3408145 [L1] Cache hit from L2: addr = 5e5, data = a5
3408145 [TEST] CPU read @0x6af
3408155 [L1] Cache miss: addr = 6af
3408235 [L2] Cache miss: addr = 6af
3409125 [MEM] Mem hit: addr = 5e5, data = e0
3409135 [L2] Cache Allocate: addr = 6af data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3409145 [L1] Cache Allocate: addr = 6af data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3409145 [L1] Cache hit from L2: addr = 6af, data = ef
3409145 [TEST] CPU read @0x540
3409155 [L1] Cache miss: addr = 540
3409235 [L2] Cache hit: addr = 540, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3409245 [L1] Cache Allocate: addr = 540 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3409245 [L1] Cache hit from L2: addr = 540, data = c0
3409245 [TEST] CPU read @0x19b
3409255 [L1] Cache miss: addr = 19b
3409335 [L2] Cache miss: addr = 19b
3410125 [MEM] Mem hit: addr = 6af, data = a0
3410135 [L2] Cache Allocate: addr = 19b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3410145 [L1] Cache Allocate: addr = 19b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3410145 [L1] Cache hit from L2: addr = 19b, data = bb
3410145 [TEST] CPU read @0x007
3410155 [L1] Cache miss: addr = 007
3410235 [L2] Cache miss: addr = 007
3411125 [MEM] Mem hit: addr = 19b, data = 80
3411135 [L2] Cache Allocate: addr = 007 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3411145 [L1] Cache Allocate: addr = 007 data = 8f8e8d8c8b8a89888786858483828180
3411145 [L1] Cache hit from L2: addr = 007, data = 87
3411145 [TEST] CPU read @0x061
3411155 [L1] Cache miss: addr = 061
3411235 [L2] Cache miss: addr = 061
3412125 [MEM] Mem hit: addr = 007, data = 00
3412135 [L2] Cache Allocate: addr = 061 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3412145 [L1] Cache Allocate: addr = 061 data = 0f0e0d0c0b0a09080706050403020100
3412145 [L1] Cache hit from L2: addr = 061, data = 01
3412145 [TEST] CPU read @0x1c8
3412155 [L1] Cache miss: addr = 1c8
3412235 [L2] Cache miss: addr = 1c8
3413125 [MEM] Mem hit: addr = 061, data = 60
3413135 [L2] Cache Allocate: addr = 1c8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3413145 [L1] Cache Allocate: addr = 1c8 data = 6f6e6d6c6b6a69686766656463626160
3413145 [L1] Cache hit from L2: addr = 1c8, data = 68
3413145 [TEST] CPU read @0x357
3413155 [L1] Cache miss: addr = 357
3413235 [L2] Cache miss: addr = 357
3414125 [MEM] Mem hit: addr = 1c8, data = c0
3414135 [L2] Cache Allocate: addr = 357 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3414145 [L1] Cache Allocate: addr = 357 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3414145 [L1] Cache hit from L2: addr = 357, data = d7
3414145 [TEST] CPU read @0x490
3414155 [L1] Cache miss: addr = 490
3414235 [L2] Cache hit: addr = 490, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3414245 [L1] Cache Allocate: addr = 490 data = 2f2e2d2c2b2a29282726252423222120
3414245 [L1] Cache hit from L2: addr = 490, data = 20
3414245 [TEST] CPU read @0x4e9
3414255 [L1] Cache miss: addr = 4e9
3414335 [L2] Cache hit: addr = 4e9, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3414345 [L1] Cache Allocate: addr = 4e9 data = 8f8e8d8c8b8a89888786858483828180
3414345 [L1] Cache hit from L2: addr = 4e9, data = 89
3414345 [TEST] CPU read @0x0c9
3414355 [L1] Cache miss: addr = 0c9
3414435 [L2] Cache miss: addr = 0c9
3415125 [MEM] Mem hit: addr = 357, data = 40
3415135 [L2] Cache Allocate: addr = 0c9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3415145 [L1] Cache Allocate: addr = 0c9 data = 4f4e4d4c4b4a49484746454443424140
3415145 [L1] Cache hit from L2: addr = 0c9, data = 49
3415145 [TEST] CPU read @0x773
3415155 [L1] Cache miss: addr = 773
3415235 [L2] Cache miss: addr = 773
3416125 [MEM] Mem hit: addr = 0c9, data = c0
3416135 [L2] Cache Allocate: addr = 773 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3416145 [L1] Cache Allocate: addr = 773 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3416145 [L1] Cache hit from L2: addr = 773, data = d3
3416145 [TEST] CPU read @0x005
3416155 [L1] Cache miss: addr = 005
3416235 [L2] Cache miss: addr = 005
3417125 [MEM] Mem hit: addr = 773, data = 60
3417135 [L2] Cache Allocate: addr = 005 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3417145 [L1] Cache Allocate: addr = 005 data = 6f6e6d6c6b6a69686766656463626160
3417145 [L1] Cache hit from L2: addr = 005, data = 65
3417145 [TEST] CPU read @0x019
3417155 [L1] Cache miss: addr = 019
3417235 [L2] Cache hit: addr = 019, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3417245 [L1] Cache Allocate: addr = 019 data = 6f6e6d6c6b6a69686766656463626160
3417245 [L1] Cache hit from L2: addr = 019, data = 69
3417245 [TEST] CPU read @0x1cc
3417255 [L1] Cache miss: addr = 1cc
3417335 [L2] Cache miss: addr = 1cc
3418125 [MEM] Mem hit: addr = 005, data = 00
3418135 [L2] Cache Allocate: addr = 1cc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3418145 [L1] Cache Allocate: addr = 1cc data = 0f0e0d0c0b0a09080706050403020100
3418145 [L1] Cache hit from L2: addr = 1cc, data = 0c
3418145 [TEST] CPU read @0x501
3418155 [L1] Cache miss: addr = 501
3418235 [L2] Cache miss: addr = 501
3419125 [MEM] Mem hit: addr = 1cc, data = c0
3419135 [L2] Cache Allocate: addr = 501 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3419145 [L1] Cache Allocate: addr = 501 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3419145 [L1] Cache hit from L2: addr = 501, data = c1
3419145 [TEST] CPU read @0x34f
3419155 [L1] Cache miss: addr = 34f
3419235 [L2] Cache miss: addr = 34f
3420125 [MEM] Mem hit: addr = 501, data = 00
3420135 [L2] Cache Allocate: addr = 34f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3420145 [L1] Cache Allocate: addr = 34f data = 0f0e0d0c0b0a09080706050403020100
3420145 [L1] Cache hit from L2: addr = 34f, data = 0f
3420145 [TEST] CPU read @0x69e
3420155 [L1] Cache hit: addr = 69e, data = be
3420165 [TEST] CPU read @0x4e8
3420175 [L1] Cache miss: addr = 4e8
3420235 [L2] Cache hit: addr = 4e8, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3420245 [L1] Cache Allocate: addr = 4e8 data = 8f8e8d8c8b8a89888786858483828180
3420245 [L1] Cache hit from L2: addr = 4e8, data = 88
3420245 [TEST] CPU read @0x555
3420255 [L1] Cache hit: addr = 555, data = d5
3420265 [TEST] CPU read @0x712
3420275 [L1] Cache miss: addr = 712
3420335 [L2] Cache miss: addr = 712
3421125 [MEM] Mem hit: addr = 34f, data = 40
3421135 [L2] Cache Allocate: addr = 712 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3421145 [L1] Cache Allocate: addr = 712 data = 5f5e5d5c5b5a59585756555453525150
3421145 [L1] Cache hit from L2: addr = 712, data = 52
3421145 [TEST] CPU read @0x2dd
3421155 [L1] Cache miss: addr = 2dd
3421235 [L2] Cache miss: addr = 2dd
3422125 [MEM] Mem hit: addr = 712, data = 00
3422135 [L2] Cache Allocate: addr = 2dd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3422145 [L1] Cache Allocate: addr = 2dd data = 1f1e1d1c1b1a19181716151413121110
3422145 [L1] Cache hit from L2: addr = 2dd, data = 1d
3422145 [TEST] CPU read @0x64d
3422155 [L1] Cache miss: addr = 64d
3422235 [L2] Cache miss: addr = 64d
3423125 [MEM] Mem hit: addr = 2dd, data = c0
3423135 [L2] Cache Allocate: addr = 64d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3423145 [L1] Cache Allocate: addr = 64d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3423145 [L1] Cache hit from L2: addr = 64d, data = cd
3423145 [TEST] CPU read @0x06e
3423155 [L1] Cache miss: addr = 06e
3423235 [L2] Cache miss: addr = 06e
3424125 [MEM] Mem hit: addr = 64d, data = 40
3424135 [L2] Cache Allocate: addr = 06e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3424145 [L1] Cache Allocate: addr = 06e data = 4f4e4d4c4b4a49484746454443424140
3424145 [L1] Cache hit from L2: addr = 06e, data = 4e
3424145 [TEST] CPU read @0x084
3424155 [L1] Cache miss: addr = 084
3424235 [L2] Cache miss: addr = 084
3425125 [MEM] Mem hit: addr = 06e, data = 60
3425135 [L2] Cache Allocate: addr = 084 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3425145 [L1] Cache Allocate: addr = 084 data = 6f6e6d6c6b6a69686766656463626160
3425145 [L1] Cache hit from L2: addr = 084, data = 64
3425145 [TEST] CPU read @0x329
3425155 [L1] Cache miss: addr = 329
3425235 [L2] Cache miss: addr = 329
3426125 [MEM] Mem hit: addr = 084, data = 80
3426135 [L2] Cache Allocate: addr = 329 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3426145 [L1] Cache Allocate: addr = 329 data = 8f8e8d8c8b8a89888786858483828180
3426145 [L1] Cache hit from L2: addr = 329, data = 89
3426145 [TEST] CPU read @0x7a5
3426155 [L1] Cache miss: addr = 7a5
3426235 [L2] Cache miss: addr = 7a5
3427125 [MEM] Mem hit: addr = 329, data = 20
3427135 [L2] Cache Allocate: addr = 7a5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3427145 [L1] Cache Allocate: addr = 7a5 data = 2f2e2d2c2b2a29282726252423222120
3427145 [L1] Cache hit from L2: addr = 7a5, data = 25
3427145 [TEST] CPU read @0x7a8
3427155 [L1] Cache hit: addr = 7a8, data = 28
3427165 [TEST] CPU read @0x434
3427175 [L1] Cache miss: addr = 434
3427235 [L2] Cache miss: addr = 434
3428125 [MEM] Mem hit: addr = 7a5, data = a0
3428135 [L2] Cache Allocate: addr = 434 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3428145 [L1] Cache Allocate: addr = 434 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3428145 [L1] Cache hit from L2: addr = 434, data = b4
3428145 [TEST] CPU read @0x181
3428155 [L1] Cache miss: addr = 181
3428235 [L2] Cache miss: addr = 181
3429125 [MEM] Mem hit: addr = 434, data = 20
3429135 [L2] Cache Allocate: addr = 181 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3429145 [L1] Cache Allocate: addr = 181 data = 2f2e2d2c2b2a29282726252423222120
3429145 [L1] Cache hit from L2: addr = 181, data = 21
3429145 [TEST] CPU read @0x45f
3429155 [L1] Cache miss: addr = 45f
3429235 [L2] Cache miss: addr = 45f
3430125 [MEM] Mem hit: addr = 181, data = 80
3430135 [L2] Cache Allocate: addr = 45f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3430145 [L1] Cache Allocate: addr = 45f data = 9f9e9d9c9b9a99989796959493929190
3430145 [L1] Cache hit from L2: addr = 45f, data = 9f
3430145 [TEST] CPU read @0x086
3430155 [L1] Cache miss: addr = 086
3430235 [L2] Cache miss: addr = 086
3431125 [MEM] Mem hit: addr = 45f, data = 40
3431135 [L2] Cache Allocate: addr = 086 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3431145 [L1] Cache Allocate: addr = 086 data = 4f4e4d4c4b4a49484746454443424140
3431145 [L1] Cache hit from L2: addr = 086, data = 46
3431145 [TEST] CPU read @0x4bc
3431155 [L1] Cache miss: addr = 4bc
3431235 [L2] Cache miss: addr = 4bc
3432125 [MEM] Mem hit: addr = 086, data = 80
3432135 [L2] Cache Allocate: addr = 4bc data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3432145 [L1] Cache Allocate: addr = 4bc data = 9f9e9d9c9b9a99989796959493929190
3432145 [L1] Cache hit from L2: addr = 4bc, data = 9c
3432145 [TEST] CPU read @0x25b
3432155 [L1] Cache miss: addr = 25b
3432235 [L2] Cache hit: addr = 25b, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3432245 [L1] Cache Allocate: addr = 25b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3432245 [L1] Cache hit from L2: addr = 25b, data = eb
3432245 [TEST] CPU read @0x1c7
3432255 [L1] Cache miss: addr = 1c7
3432335 [L2] Cache miss: addr = 1c7
3433125 [MEM] Mem hit: addr = 4bc, data = a0
3433135 [L2] Cache Allocate: addr = 1c7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3433145 [L1] Cache Allocate: addr = 1c7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3433145 [L1] Cache hit from L2: addr = 1c7, data = a7
3433145 [TEST] CPU read @0x4ec
3433155 [L1] Cache miss: addr = 4ec
3433235 [L2] Cache hit: addr = 4ec, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3433245 [L1] Cache Allocate: addr = 4ec data = 8f8e8d8c8b8a89888786858483828180
3433245 [L1] Cache hit from L2: addr = 4ec, data = 8c
3433245 [TEST] CPU read @0x0dc
3433255 [L1] Cache miss: addr = 0dc
3433335 [L2] Cache miss: addr = 0dc
3434125 [MEM] Mem hit: addr = 1c7, data = c0
3434135 [L2] Cache Allocate: addr = 0dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3434145 [L1] Cache Allocate: addr = 0dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3434145 [L1] Cache hit from L2: addr = 0dc, data = dc
3434145 [TEST] CPU read @0x3a5
3434155 [L1] Cache miss: addr = 3a5
3434235 [L2] Cache miss: addr = 3a5
3435125 [MEM] Mem hit: addr = 0dc, data = c0
3435135 [L2] Cache Allocate: addr = 3a5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3435145 [L1] Cache Allocate: addr = 3a5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3435145 [L1] Cache hit from L2: addr = 3a5, data = c5
3435145 [TEST] CPU read @0x2fe
3435155 [L1] Cache miss: addr = 2fe
3435235 [L2] Cache hit: addr = 2fe, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3435245 [L1] Cache Allocate: addr = 2fe data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3435245 [L1] Cache hit from L2: addr = 2fe, data = ce
3435245 [TEST] CPU read @0x3a4
3435255 [L1] Cache hit: addr = 3a4, data = c4
3435265 [TEST] CPU read @0x1e6
3435275 [L1] Cache miss: addr = 1e6
3435335 [L2] Cache miss: addr = 1e6
3436125 [MEM] Mem hit: addr = 3a5, data = a0
3436135 [L2] Cache Allocate: addr = 1e6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3436145 [L1] Cache Allocate: addr = 1e6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3436145 [L1] Cache hit from L2: addr = 1e6, data = a6
3436145 [TEST] CPU read @0x483
3436155 [L1] Cache hit: addr = 483, data = 23
3436165 [TEST] CPU read @0x0a0
3436175 [L1] Cache miss: addr = 0a0
3436235 [L2] Cache miss: addr = 0a0
3437125 [MEM] Mem hit: addr = 1e6, data = e0
3437135 [L2] Cache Allocate: addr = 0a0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3437145 [L1] Cache Allocate: addr = 0a0 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3437145 [L1] Cache hit from L2: addr = 0a0, data = e0
3437145 [TEST] CPU read @0x583
3437155 [L1] Cache miss: addr = 583
3437235 [L2] Cache miss: addr = 583
3438125 [MEM] Mem hit: addr = 0a0, data = a0
3438135 [L2] Cache Allocate: addr = 583 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3438145 [L1] Cache Allocate: addr = 583 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3438145 [L1] Cache hit from L2: addr = 583, data = a3
3438145 [TEST] CPU read @0x30c
3438155 [L1] Cache miss: addr = 30c
3438235 [L2] Cache miss: addr = 30c
3439125 [MEM] Mem hit: addr = 583, data = 80
3439135 [L2] Cache Allocate: addr = 30c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3439145 [L1] Cache Allocate: addr = 30c data = 8f8e8d8c8b8a89888786858483828180
3439145 [L1] Cache hit from L2: addr = 30c, data = 8c
3439145 [TEST] CPU read @0x7f1
3439155 [L1] Cache miss: addr = 7f1
3439235 [L2] Cache miss: addr = 7f1
3440125 [MEM] Mem hit: addr = 30c, data = 00
3440135 [L2] Cache Allocate: addr = 7f1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3440145 [L1] Cache Allocate: addr = 7f1 data = 1f1e1d1c1b1a19181716151413121110
3440145 [L1] Cache hit from L2: addr = 7f1, data = 11
3440145 [TEST] CPU read @0x74b
3440155 [L1] Cache miss: addr = 74b
3440235 [L2] Cache miss: addr = 74b
3441125 [MEM] Mem hit: addr = 7f1, data = e0
3441135 [L2] Cache Allocate: addr = 74b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3441145 [L1] Cache Allocate: addr = 74b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3441145 [L1] Cache hit from L2: addr = 74b, data = eb
3441145 [TEST] CPU read @0x10a
3441155 [L1] Cache miss: addr = 10a
3441235 [L2] Cache miss: addr = 10a
3442125 [MEM] Mem hit: addr = 74b, data = 40
3442135 [L2] Cache Allocate: addr = 10a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3442145 [L1] Cache Allocate: addr = 10a data = 4f4e4d4c4b4a49484746454443424140
3442145 [L1] Cache hit from L2: addr = 10a, data = 4a
3442145 [TEST] CPU read @0x36b
3442155 [L1] Cache hit: addr = 36b, data = cb
3442165 [TEST] CPU read @0x3d9
3442175 [L1] Cache miss: addr = 3d9
3442235 [L2] Cache miss: addr = 3d9
3443125 [MEM] Mem hit: addr = 10a, data = 00
3443135 [L2] Cache Allocate: addr = 3d9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3443145 [L1] Cache Allocate: addr = 3d9 data = 1f1e1d1c1b1a19181716151413121110
3443145 [L1] Cache hit from L2: addr = 3d9, data = 19
3443145 [TEST] CPU read @0x1b9
3443155 [L1] Cache miss: addr = 1b9
3443235 [L2] Cache miss: addr = 1b9
3444125 [MEM] Mem hit: addr = 3d9, data = c0
3444135 [L2] Cache Allocate: addr = 1b9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3444145 [L1] Cache Allocate: addr = 1b9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3444145 [L1] Cache hit from L2: addr = 1b9, data = d9
3444145 [TEST] CPU read @0x7d4
3444155 [L1] Cache miss: addr = 7d4
3444235 [L2] Cache hit: addr = 7d4, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3444245 [L1] Cache Allocate: addr = 7d4 data = 4f4e4d4c4b4a49484746454443424140
3444245 [L1] Cache hit from L2: addr = 7d4, data = 44
3444245 [TEST] CPU read @0x461
3444255 [L1] Cache miss: addr = 461
3444335 [L2] Cache miss: addr = 461
3445125 [MEM] Mem hit: addr = 1b9, data = a0
3445135 [L2] Cache Allocate: addr = 461 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3445145 [L1] Cache Allocate: addr = 461 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3445145 [L1] Cache hit from L2: addr = 461, data = a1
3445145 [TEST] CPU read @0x5b3
3445155 [L1] Cache hit: addr = 5b3, data = 93
3445165 [TEST] CPU read @0x0ae
3445175 [L1] Cache miss: addr = 0ae
3445235 [L2] Cache miss: addr = 0ae
3446125 [MEM] Mem hit: addr = 461, data = 60
3446135 [L2] Cache Allocate: addr = 0ae data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3446145 [L1] Cache Allocate: addr = 0ae data = 6f6e6d6c6b6a69686766656463626160
3446145 [L1] Cache hit from L2: addr = 0ae, data = 6e
3446145 [TEST] CPU read @0x2b3
3446155 [L1] Cache miss: addr = 2b3
3446235 [L2] Cache miss: addr = 2b3
3447125 [MEM] Mem hit: addr = 0ae, data = a0
3447135 [L2] Cache Allocate: addr = 2b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3447145 [L1] Cache Allocate: addr = 2b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3447145 [L1] Cache hit from L2: addr = 2b3, data = b3
3447145 [TEST] CPU read @0x522
3447155 [L1] Cache miss: addr = 522
3447235 [L2] Cache miss: addr = 522
3448125 [MEM] Mem hit: addr = 2b3, data = a0
3448135 [L2] Cache Allocate: addr = 522 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3448145 [L1] Cache Allocate: addr = 522 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3448145 [L1] Cache hit from L2: addr = 522, data = a2
3448145 [TEST] CPU read @0x34d
3448155 [L1] Cache miss: addr = 34d
3448235 [L2] Cache miss: addr = 34d
3449125 [MEM] Mem hit: addr = 522, data = 20
3449135 [L2] Cache Allocate: addr = 34d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3449145 [L1] Cache Allocate: addr = 34d data = 2f2e2d2c2b2a29282726252423222120
3449145 [L1] Cache hit from L2: addr = 34d, data = 2d
3449145 [TEST] CPU read @0x668
3449155 [L1] Cache miss: addr = 668
3449235 [L2] Cache miss: addr = 668
3450125 [MEM] Mem hit: addr = 34d, data = 40
3450135 [L2] Cache Allocate: addr = 668 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3450145 [L1] Cache Allocate: addr = 668 data = 4f4e4d4c4b4a49484746454443424140
3450145 [L1] Cache hit from L2: addr = 668, data = 48
3450145 [TEST] CPU read @0x4cb
3450155 [L1] Cache hit: addr = 4cb, data = eb
3450165 [TEST] CPU read @0x7f6
3450175 [L1] Cache miss: addr = 7f6
3450235 [L2] Cache miss: addr = 7f6
3451125 [MEM] Mem hit: addr = 668, data = 60
3451135 [L2] Cache Allocate: addr = 7f6 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3451145 [L1] Cache Allocate: addr = 7f6 data = 7f7e7d7c7b7a79787776757473727170
3451145 [L1] Cache hit from L2: addr = 7f6, data = 76
3451145 [TEST] CPU read @0x7d3
3451155 [L1] Cache miss: addr = 7d3
3451235 [L2] Cache hit: addr = 7d3, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3451245 [L1] Cache Allocate: addr = 7d3 data = 4f4e4d4c4b4a49484746454443424140
3451245 [L1] Cache hit from L2: addr = 7d3, data = 43
3451245 [TEST] CPU read @0x2d4
3451255 [L1] Cache miss: addr = 2d4
3451335 [L2] Cache miss: addr = 2d4
3452125 [MEM] Mem hit: addr = 7f6, data = e0
3452135 [L2] Cache Allocate: addr = 2d4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3452145 [L1] Cache Allocate: addr = 2d4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3452145 [L1] Cache hit from L2: addr = 2d4, data = f4
3452145 [TEST] CPU read @0x587
3452155 [L1] Cache miss: addr = 587
3452235 [L2] Cache miss: addr = 587
3453125 [MEM] Mem hit: addr = 2d4, data = c0
3453135 [L2] Cache Allocate: addr = 587 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3453145 [L1] Cache Allocate: addr = 587 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3453145 [L1] Cache hit from L2: addr = 587, data = c7
3453145 [TEST] CPU read @0x72c
3453155 [L1] Cache miss: addr = 72c
3453235 [L2] Cache miss: addr = 72c
3454125 [MEM] Mem hit: addr = 587, data = 80
3454135 [L2] Cache Allocate: addr = 72c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3454145 [L1] Cache Allocate: addr = 72c data = 8f8e8d8c8b8a89888786858483828180
3454145 [L1] Cache hit from L2: addr = 72c, data = 8c
3454145 [TEST] CPU read @0x4ab
3454155 [L1] Cache miss: addr = 4ab
3454235 [L2] Cache miss: addr = 4ab
3455125 [MEM] Mem hit: addr = 72c, data = 20
3455135 [L2] Cache Allocate: addr = 4ab data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3455145 [L1] Cache Allocate: addr = 4ab data = 2f2e2d2c2b2a29282726252423222120
3455145 [L1] Cache hit from L2: addr = 4ab, data = 2b
3455145 [TEST] CPU read @0x537
3455155 [L1] Cache miss: addr = 537
3455235 [L2] Cache miss: addr = 537
3456125 [MEM] Mem hit: addr = 4ab, data = a0
3456135 [L2] Cache Allocate: addr = 537 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3456145 [L1] Cache Allocate: addr = 537 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3456145 [L1] Cache hit from L2: addr = 537, data = b7
3456145 [TEST] CPU read @0x6bf
3456155 [L1] Cache miss: addr = 6bf
3456235 [L2] Cache miss: addr = 6bf
3457125 [MEM] Mem hit: addr = 537, data = 20
3457135 [L2] Cache Allocate: addr = 6bf data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3457145 [L1] Cache Allocate: addr = 6bf data = 3f3e3d3c3b3a39383736353433323130
3457145 [L1] Cache hit from L2: addr = 6bf, data = 3f
3457145 [TEST] CPU read @0x72c
3457155 [L1] Cache miss: addr = 72c
3457235 [L2] Cache miss: addr = 72c
3458125 [MEM] Mem hit: addr = 6bf, data = a0
3458135 [L2] Cache Allocate: addr = 72c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3458145 [L1] Cache Allocate: addr = 72c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3458145 [L1] Cache hit from L2: addr = 72c, data = ac
3458145 [TEST] CPU read @0x337
3458155 [L1] Cache miss: addr = 337
3458235 [L2] Cache miss: addr = 337
3459125 [MEM] Mem hit: addr = 72c, data = 20
3459135 [L2] Cache Allocate: addr = 337 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3459145 [L1] Cache Allocate: addr = 337 data = 3f3e3d3c3b3a39383736353433323130
3459145 [L1] Cache hit from L2: addr = 337, data = 37
3459145 [TEST] CPU read @0x58b
3459155 [L1] Cache miss: addr = 58b
3459235 [L2] Cache hit: addr = 58b, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3459245 [L1] Cache Allocate: addr = 58b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3459245 [L1] Cache hit from L2: addr = 58b, data = cb
3459245 [TEST] CPU read @0x5eb
3459255 [L1] Cache miss: addr = 5eb
3459335 [L2] Cache miss: addr = 5eb
3460125 [MEM] Mem hit: addr = 337, data = 20
3460135 [L2] Cache Allocate: addr = 5eb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3460145 [L1] Cache Allocate: addr = 5eb data = 2f2e2d2c2b2a29282726252423222120
3460145 [L1] Cache hit from L2: addr = 5eb, data = 2b
3460145 [TEST] CPU read @0x6a7
3460155 [L1] Cache miss: addr = 6a7
3460235 [L2] Cache miss: addr = 6a7
3461125 [MEM] Mem hit: addr = 5eb, data = e0
3461135 [L2] Cache Allocate: addr = 6a7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3461145 [L1] Cache Allocate: addr = 6a7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3461145 [L1] Cache hit from L2: addr = 6a7, data = e7
3461145 [TEST] CPU read @0x42c
3461155 [L1] Cache miss: addr = 42c
3461235 [L2] Cache miss: addr = 42c
3462125 [MEM] Mem hit: addr = 6a7, data = a0
3462135 [L2] Cache Allocate: addr = 42c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3462145 [L1] Cache Allocate: addr = 42c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3462145 [L1] Cache hit from L2: addr = 42c, data = ac
3462145 [TEST] CPU read @0x13a
3462155 [L1] Cache miss: addr = 13a
3462235 [L2] Cache miss: addr = 13a
3463125 [MEM] Mem hit: addr = 42c, data = 20
3463135 [L2] Cache Allocate: addr = 13a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3463145 [L1] Cache Allocate: addr = 13a data = 3f3e3d3c3b3a39383736353433323130
3463145 [L1] Cache hit from L2: addr = 13a, data = 3a
3463145 [TEST] CPU read @0x2b2
3463155 [L1] Cache miss: addr = 2b2
3463235 [L2] Cache miss: addr = 2b2
3464125 [MEM] Mem hit: addr = 13a, data = 20
3464135 [L2] Cache Allocate: addr = 2b2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3464145 [L1] Cache Allocate: addr = 2b2 data = 3f3e3d3c3b3a39383736353433323130
3464145 [L1] Cache hit from L2: addr = 2b2, data = 32
3464145 [TEST] CPU read @0x754
3464155 [L1] Cache miss: addr = 754
3464235 [L2] Cache miss: addr = 754
3465125 [MEM] Mem hit: addr = 2b2, data = a0
3465135 [L2] Cache Allocate: addr = 754 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3465145 [L1] Cache Allocate: addr = 754 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3465145 [L1] Cache hit from L2: addr = 754, data = b4
3465145 [TEST] CPU read @0x276
3465155 [L1] Cache miss: addr = 276
3465235 [L2] Cache miss: addr = 276
3466125 [MEM] Mem hit: addr = 754, data = 40
3466135 [L2] Cache Allocate: addr = 276 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3466145 [L1] Cache Allocate: addr = 276 data = 5f5e5d5c5b5a59585756555453525150
3466145 [L1] Cache hit from L2: addr = 276, data = 56
3466145 [TEST] CPU read @0x485
3466155 [L1] Cache hit: addr = 485, data = 25
3466165 [TEST] CPU read @0x4b7
3466175 [L1] Cache miss: addr = 4b7
3466235 [L2] Cache miss: addr = 4b7
3467125 [MEM] Mem hit: addr = 276, data = 60
3467135 [L2] Cache Allocate: addr = 4b7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3467145 [L1] Cache Allocate: addr = 4b7 data = 7f7e7d7c7b7a79787776757473727170
3467145 [L1] Cache hit from L2: addr = 4b7, data = 77
3467145 [TEST] CPU read @0x545
3467155 [L1] Cache miss: addr = 545
3467235 [L2] Cache hit: addr = 545, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3467245 [L1] Cache Allocate: addr = 545 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3467245 [L1] Cache hit from L2: addr = 545, data = c5
3467245 [TEST] CPU read @0x55e
3467255 [L1] Cache hit: addr = 55e, data = de
3467265 [TEST] CPU read @0x539
3467275 [L1] Cache miss: addr = 539
3467335 [L2] Cache miss: addr = 539
3468125 [MEM] Mem hit: addr = 4b7, data = a0
3468135 [L2] Cache Allocate: addr = 539 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3468145 [L1] Cache Allocate: addr = 539 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3468145 [L1] Cache hit from L2: addr = 539, data = b9
3468145 [TEST] CPU read @0x1f6
3468155 [L1] Cache miss: addr = 1f6
3468235 [L2] Cache miss: addr = 1f6
3469125 [MEM] Mem hit: addr = 539, data = 20
3469135 [L2] Cache Allocate: addr = 1f6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3469145 [L1] Cache Allocate: addr = 1f6 data = 3f3e3d3c3b3a39383736353433323130
3469145 [L1] Cache hit from L2: addr = 1f6, data = 36
3469145 [TEST] CPU read @0x431
3469155 [L1] Cache miss: addr = 431
3469235 [L2] Cache miss: addr = 431
3470125 [MEM] Mem hit: addr = 1f6, data = e0
3470135 [L2] Cache Allocate: addr = 431 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3470145 [L1] Cache Allocate: addr = 431 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3470145 [L1] Cache hit from L2: addr = 431, data = f1
3470145 [TEST] CPU read @0x6f7
3470155 [L1] Cache miss: addr = 6f7
3470235 [L2] Cache miss: addr = 6f7
3471125 [MEM] Mem hit: addr = 431, data = 20
3471135 [L2] Cache Allocate: addr = 6f7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3471145 [L1] Cache Allocate: addr = 6f7 data = 3f3e3d3c3b3a39383736353433323130
3471145 [L1] Cache hit from L2: addr = 6f7, data = 37
3471145 [TEST] CPU read @0x2f7
3471155 [L1] Cache miss: addr = 2f7
3471235 [L2] Cache hit: addr = 2f7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3471245 [L1] Cache Allocate: addr = 2f7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3471245 [L1] Cache hit from L2: addr = 2f7, data = c7
3471245 [TEST] CPU read @0x288
3471255 [L1] Cache miss: addr = 288
3471335 [L2] Cache miss: addr = 288
3472125 [MEM] Mem hit: addr = 6f7, data = e0
3472135 [L2] Cache Allocate: addr = 288 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3472145 [L1] Cache Allocate: addr = 288 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3472145 [L1] Cache hit from L2: addr = 288, data = e8
3472145 [TEST] CPU read @0x3c6
3472155 [L1] Cache miss: addr = 3c6
3472235 [L2] Cache miss: addr = 3c6
3473125 [MEM] Mem hit: addr = 288, data = 80
3473135 [L2] Cache Allocate: addr = 3c6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3473145 [L1] Cache Allocate: addr = 3c6 data = 8f8e8d8c8b8a89888786858483828180
3473145 [L1] Cache hit from L2: addr = 3c6, data = 86
3473145 [TEST] CPU read @0x171
3473155 [L1] Cache miss: addr = 171
3473235 [L2] Cache hit: addr = 171, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3473245 [L1] Cache Allocate: addr = 171 data = 4f4e4d4c4b4a49484746454443424140
3473245 [L1] Cache hit from L2: addr = 171, data = 41
3473245 [TEST] CPU read @0x6c3
3473255 [L1] Cache miss: addr = 6c3
3473335 [L2] Cache hit: addr = 6c3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3473345 [L1] Cache Allocate: addr = 6c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3473345 [L1] Cache hit from L2: addr = 6c3, data = a3
3473345 [TEST] CPU read @0x230
3473355 [L1] Cache miss: addr = 230
3473435 [L2] Cache hit: addr = 230, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3473445 [L1] Cache Allocate: addr = 230 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3473445 [L1] Cache hit from L2: addr = 230, data = e0
3473445 [TEST] CPU read @0x165
3473455 [L1] Cache miss: addr = 165
3473535 [L2] Cache hit: addr = 165, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3473545 [L1] Cache Allocate: addr = 165 data = 4f4e4d4c4b4a49484746454443424140
3473545 [L1] Cache hit from L2: addr = 165, data = 45
3473545 [TEST] CPU read @0x56c
3473555 [L1] Cache miss: addr = 56c
3473635 [L2] Cache miss: addr = 56c
3474125 [MEM] Mem hit: addr = 3c6, data = c0
3474135 [L2] Cache Allocate: addr = 56c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3474145 [L1] Cache Allocate: addr = 56c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3474145 [L1] Cache hit from L2: addr = 56c, data = cc
3474145 [TEST] CPU read @0x114
3474155 [L1] Cache miss: addr = 114
3474235 [L2] Cache miss: addr = 114
3475125 [MEM] Mem hit: addr = 56c, data = 60
3475135 [L2] Cache Allocate: addr = 114 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3475145 [L1] Cache Allocate: addr = 114 data = 7f7e7d7c7b7a79787776757473727170
3475145 [L1] Cache hit from L2: addr = 114, data = 74
3475145 [TEST] CPU read @0x375
3475155 [L1] Cache hit: addr = 375, data = c5
3475165 [TEST] CPU read @0x74d
3475175 [L1] Cache miss: addr = 74d
3475235 [L2] Cache miss: addr = 74d
3476125 [MEM] Mem hit: addr = 114, data = 00
3476135 [L2] Cache Allocate: addr = 74d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3476145 [L1] Cache Allocate: addr = 74d data = 0f0e0d0c0b0a09080706050403020100
3476145 [L1] Cache hit from L2: addr = 74d, data = 0d
3476145 [TEST] CPU read @0x0df
3476155 [L1] Cache miss: addr = 0df
3476235 [L2] Cache miss: addr = 0df
3477125 [MEM] Mem hit: addr = 74d, data = 40
3477135 [L2] Cache Allocate: addr = 0df data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3477145 [L1] Cache Allocate: addr = 0df data = 5f5e5d5c5b5a59585756555453525150
3477145 [L1] Cache hit from L2: addr = 0df, data = 5f
3477145 [TEST] CPU read @0x119
3477155 [L1] Cache miss: addr = 119
3477235 [L2] Cache miss: addr = 119
3478125 [MEM] Mem hit: addr = 0df, data = c0
3478135 [L2] Cache Allocate: addr = 119 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3478145 [L1] Cache Allocate: addr = 119 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3478145 [L1] Cache hit from L2: addr = 119, data = d9
3478145 [TEST] CPU read @0x1bb
3478155 [L1] Cache miss: addr = 1bb
3478235 [L2] Cache miss: addr = 1bb
3479125 [MEM] Mem hit: addr = 119, data = 00
3479135 [L2] Cache Allocate: addr = 1bb data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3479145 [L1] Cache Allocate: addr = 1bb data = 1f1e1d1c1b1a19181716151413121110
3479145 [L1] Cache hit from L2: addr = 1bb, data = 1b
3479145 [TEST] CPU read @0x6b0
3479155 [L1] Cache miss: addr = 6b0
3479235 [L2] Cache miss: addr = 6b0
3480125 [MEM] Mem hit: addr = 1bb, data = a0
3480135 [L2] Cache Allocate: addr = 6b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3480145 [L1] Cache Allocate: addr = 6b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3480145 [L1] Cache hit from L2: addr = 6b0, data = b0
3480145 [TEST] CPU read @0x5ad
3480155 [L1] Cache miss: addr = 5ad
3480235 [L2] Cache hit: addr = 5ad, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3480245 [L1] Cache Allocate: addr = 5ad data = 8f8e8d8c8b8a89888786858483828180
3480245 [L1] Cache hit from L2: addr = 5ad, data = 8d
3480245 [TEST] CPU read @0x76f
3480255 [L1] Cache miss: addr = 76f
3480335 [L2] Cache miss: addr = 76f
3481125 [MEM] Mem hit: addr = 6b0, data = a0
3481135 [L2] Cache Allocate: addr = 76f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3481145 [L1] Cache Allocate: addr = 76f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3481145 [L1] Cache hit from L2: addr = 76f, data = af
3481145 [TEST] CPU read @0x51c
3481155 [L1] Cache miss: addr = 51c
3481235 [L2] Cache miss: addr = 51c
3482125 [MEM] Mem hit: addr = 76f, data = 60
3482135 [L2] Cache Allocate: addr = 51c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3482145 [L1] Cache Allocate: addr = 51c data = 7f7e7d7c7b7a79787776757473727170
3482145 [L1] Cache hit from L2: addr = 51c, data = 7c
3482145 [TEST] CPU read @0x397
3482155 [L1] Cache miss: addr = 397
3482235 [L2] Cache miss: addr = 397
3483125 [MEM] Mem hit: addr = 51c, data = 00
3483135 [L2] Cache Allocate: addr = 397 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3483145 [L1] Cache Allocate: addr = 397 data = 1f1e1d1c1b1a19181716151413121110
3483145 [L1] Cache hit from L2: addr = 397, data = 17
3483145 [TEST] CPU read @0x27c
3483155 [L1] Cache miss: addr = 27c
3483235 [L2] Cache miss: addr = 27c
3484125 [MEM] Mem hit: addr = 397, data = 80
3484135 [L2] Cache Allocate: addr = 27c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3484145 [L1] Cache Allocate: addr = 27c data = 9f9e9d9c9b9a99989796959493929190
3484145 [L1] Cache hit from L2: addr = 27c, data = 9c
3484145 [TEST] CPU read @0x1ff
3484155 [L1] Cache miss: addr = 1ff
3484235 [L2] Cache miss: addr = 1ff
3485125 [MEM] Mem hit: addr = 27c, data = 60
3485135 [L2] Cache Allocate: addr = 1ff data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3485145 [L1] Cache Allocate: addr = 1ff data = 7f7e7d7c7b7a79787776757473727170
3485145 [L1] Cache hit from L2: addr = 1ff, data = 7f
3485145 [TEST] CPU read @0x06a
3485155 [L1] Cache miss: addr = 06a
3485235 [L2] Cache miss: addr = 06a
3486125 [MEM] Mem hit: addr = 1ff, data = e0
3486135 [L2] Cache Allocate: addr = 06a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3486145 [L1] Cache Allocate: addr = 06a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3486145 [L1] Cache hit from L2: addr = 06a, data = ea
3486145 [TEST] CPU read @0x122
3486155 [L1] Cache miss: addr = 122
3486235 [L2] Cache miss: addr = 122
3487125 [MEM] Mem hit: addr = 06a, data = 60
3487135 [L2] Cache Allocate: addr = 122 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3487145 [L1] Cache Allocate: addr = 122 data = 6f6e6d6c6b6a69686766656463626160
3487145 [L1] Cache hit from L2: addr = 122, data = 62
3487145 [TEST] CPU read @0x1f0
3487155 [L1] Cache hit: addr = 1f0, data = 70
3487165 [TEST] CPU read @0x23a
3487175 [L1] Cache miss: addr = 23a
3487235 [L2] Cache hit: addr = 23a, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3487245 [L1] Cache Allocate: addr = 23a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3487245 [L1] Cache hit from L2: addr = 23a, data = ea
3487245 [TEST] CPU read @0x31e
3487255 [L1] Cache miss: addr = 31e
3487335 [L2] Cache miss: addr = 31e
3488125 [MEM] Mem hit: addr = 122, data = 20
3488135 [L2] Cache Allocate: addr = 31e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3488145 [L1] Cache Allocate: addr = 31e data = 3f3e3d3c3b3a39383736353433323130
3488145 [L1] Cache hit from L2: addr = 31e, data = 3e
3488145 [TEST] CPU read @0x411
3488155 [L1] Cache miss: addr = 411
3488235 [L2] Cache miss: addr = 411
3489125 [MEM] Mem hit: addr = 31e, data = 00
3489135 [L2] Cache Allocate: addr = 411 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3489145 [L1] Cache Allocate: addr = 411 data = 1f1e1d1c1b1a19181716151413121110
3489145 [L1] Cache hit from L2: addr = 411, data = 11
3489145 [TEST] CPU read @0x1d9
3489155 [L1] Cache miss: addr = 1d9
3489235 [L2] Cache miss: addr = 1d9
3490125 [MEM] Mem hit: addr = 411, data = 00
3490135 [L2] Cache Allocate: addr = 1d9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3490145 [L1] Cache Allocate: addr = 1d9 data = 1f1e1d1c1b1a19181716151413121110
3490145 [L1] Cache hit from L2: addr = 1d9, data = 19
3490145 [TEST] CPU read @0x06d
3490155 [L1] Cache miss: addr = 06d
3490235 [L2] Cache miss: addr = 06d
3491125 [MEM] Mem hit: addr = 1d9, data = c0
3491135 [L2] Cache Allocate: addr = 06d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3491145 [L1] Cache Allocate: addr = 06d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3491145 [L1] Cache hit from L2: addr = 06d, data = cd
3491145 [TEST] CPU read @0x4ab
3491155 [L1] Cache miss: addr = 4ab
3491235 [L2] Cache miss: addr = 4ab
3492125 [MEM] Mem hit: addr = 06d, data = 60
3492135 [L2] Cache Allocate: addr = 4ab data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3492145 [L1] Cache Allocate: addr = 4ab data = 6f6e6d6c6b6a69686766656463626160
3492145 [L1] Cache hit from L2: addr = 4ab, data = 6b
3492145 [TEST] CPU read @0x315
3492155 [L1] Cache miss: addr = 315
3492235 [L2] Cache miss: addr = 315
3493125 [MEM] Mem hit: addr = 4ab, data = a0
3493135 [L2] Cache Allocate: addr = 315 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3493145 [L1] Cache Allocate: addr = 315 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3493145 [L1] Cache hit from L2: addr = 315, data = b5
3493145 [TEST] CPU read @0x76a
3493155 [L1] Cache miss: addr = 76a
3493235 [L2] Cache miss: addr = 76a
3494125 [MEM] Mem hit: addr = 315, data = 00
3494135 [L2] Cache Allocate: addr = 76a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3494145 [L1] Cache Allocate: addr = 76a data = 0f0e0d0c0b0a09080706050403020100
3494145 [L1] Cache hit from L2: addr = 76a, data = 0a
3494145 [TEST] CPU read @0x465
3494155 [L1] Cache miss: addr = 465
3494235 [L2] Cache miss: addr = 465
3495125 [MEM] Mem hit: addr = 76a, data = 60
3495135 [L2] Cache Allocate: addr = 465 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3495145 [L1] Cache Allocate: addr = 465 data = 6f6e6d6c6b6a69686766656463626160
3495145 [L1] Cache hit from L2: addr = 465, data = 65
3495145 [TEST] CPU read @0x3e9
3495155 [L1] Cache miss: addr = 3e9
3495235 [L2] Cache hit: addr = 3e9, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3495245 [L1] Cache Allocate: addr = 3e9 data = 6f6e6d6c6b6a69686766656463626160
3495245 [L1] Cache hit from L2: addr = 3e9, data = 69
3495245 [TEST] CPU read @0x7d3
3495255 [L1] Cache miss: addr = 7d3
3495335 [L2] Cache hit: addr = 7d3, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3495345 [L1] Cache Allocate: addr = 7d3 data = 4f4e4d4c4b4a49484746454443424140
3495345 [L1] Cache hit from L2: addr = 7d3, data = 43
3495345 [TEST] CPU read @0x119
3495355 [L1] Cache miss: addr = 119
3495435 [L2] Cache miss: addr = 119
3496125 [MEM] Mem hit: addr = 465, data = 60
3496135 [L2] Cache Allocate: addr = 119 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3496145 [L1] Cache Allocate: addr = 119 data = 7f7e7d7c7b7a79787776757473727170
3496145 [L1] Cache hit from L2: addr = 119, data = 79
3496145 [TEST] CPU read @0x71b
3496155 [L1] Cache miss: addr = 71b
3496235 [L2] Cache miss: addr = 71b
3497125 [MEM] Mem hit: addr = 119, data = 00
3497135 [L2] Cache Allocate: addr = 71b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3497145 [L1] Cache Allocate: addr = 71b data = 1f1e1d1c1b1a19181716151413121110
3497145 [L1] Cache hit from L2: addr = 71b, data = 1b
3497145 [TEST] CPU read @0x30c
3497155 [L1] Cache miss: addr = 30c
3497235 [L2] Cache miss: addr = 30c
3498125 [MEM] Mem hit: addr = 71b, data = 00
3498135 [L2] Cache Allocate: addr = 30c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3498145 [L1] Cache Allocate: addr = 30c data = 0f0e0d0c0b0a09080706050403020100
3498145 [L1] Cache hit from L2: addr = 30c, data = 0c
3498145 [TEST] CPU read @0x521
3498155 [L1] Cache miss: addr = 521
3498235 [L2] Cache miss: addr = 521
3499125 [MEM] Mem hit: addr = 30c, data = 00
3499135 [L2] Cache Allocate: addr = 521 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3499145 [L1] Cache Allocate: addr = 521 data = 0f0e0d0c0b0a09080706050403020100
3499145 [L1] Cache hit from L2: addr = 521, data = 01
3499145 [TEST] CPU read @0x042
3499155 [L1] Cache miss: addr = 042
3499235 [L2] Cache miss: addr = 042
3500125 [MEM] Mem hit: addr = 521, data = 20
3500135 [L2] Cache Allocate: addr = 042 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3500145 [L1] Cache Allocate: addr = 042 data = 2f2e2d2c2b2a29282726252423222120
3500145 [L1] Cache hit from L2: addr = 042, data = 22
3500145 [TEST] CPU read @0x69b
3500155 [L1] Cache hit: addr = 69b, data = bb
3500165 [TEST] CPU read @0x7f1
3500175 [L1] Cache miss: addr = 7f1
3500235 [L2] Cache miss: addr = 7f1
3501125 [MEM] Mem hit: addr = 042, data = 40
3501135 [L2] Cache Allocate: addr = 7f1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3501145 [L1] Cache Allocate: addr = 7f1 data = 5f5e5d5c5b5a59585756555453525150
3501145 [L1] Cache hit from L2: addr = 7f1, data = 51
3501145 [TEST] CPU read @0x070
3501155 [L1] Cache miss: addr = 070
3501235 [L2] Cache miss: addr = 070
3502125 [MEM] Mem hit: addr = 7f1, data = e0
3502135 [L2] Cache Allocate: addr = 070 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3502145 [L1] Cache Allocate: addr = 070 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3502145 [L1] Cache hit from L2: addr = 070, data = f0
3502145 [TEST] CPU read @0x413
3502155 [L1] Cache miss: addr = 413
3502235 [L2] Cache miss: addr = 413
3503125 [MEM] Mem hit: addr = 070, data = 60
3503135 [L2] Cache Allocate: addr = 413 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3503145 [L1] Cache Allocate: addr = 413 data = 7f7e7d7c7b7a79787776757473727170
3503145 [L1] Cache hit from L2: addr = 413, data = 73
3503145 [TEST] CPU read @0x4ef
3503155 [L1] Cache miss: addr = 4ef
3503235 [L2] Cache hit: addr = 4ef, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3503245 [L1] Cache Allocate: addr = 4ef data = 8f8e8d8c8b8a89888786858483828180
3503245 [L1] Cache hit from L2: addr = 4ef, data = 8f
3503245 [TEST] CPU read @0x21c
3503255 [L1] Cache miss: addr = 21c
3503335 [L2] Cache miss: addr = 21c
3504125 [MEM] Mem hit: addr = 413, data = 00
3504135 [L2] Cache Allocate: addr = 21c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3504145 [L1] Cache Allocate: addr = 21c data = 1f1e1d1c1b1a19181716151413121110
3504145 [L1] Cache hit from L2: addr = 21c, data = 1c
3504145 [TEST] CPU read @0x5d7
3504155 [L1] Cache miss: addr = 5d7
3504235 [L2] Cache hit: addr = 5d7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3504245 [L1] Cache Allocate: addr = 5d7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3504245 [L1] Cache hit from L2: addr = 5d7, data = a7
3504245 [TEST] CPU read @0x6f3
3504255 [L1] Cache miss: addr = 6f3
3504335 [L2] Cache miss: addr = 6f3
3505125 [MEM] Mem hit: addr = 21c, data = 00
3505135 [L2] Cache Allocate: addr = 6f3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3505145 [L1] Cache Allocate: addr = 6f3 data = 1f1e1d1c1b1a19181716151413121110
3505145 [L1] Cache hit from L2: addr = 6f3, data = 13
3505145 [TEST] CPU read @0x024
3505155 [L1] Cache miss: addr = 024
3505235 [L2] Cache miss: addr = 024
3506125 [MEM] Mem hit: addr = 6f3, data = e0
3506135 [L2] Cache Allocate: addr = 024 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3506145 [L1] Cache Allocate: addr = 024 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3506145 [L1] Cache hit from L2: addr = 024, data = e4
3506145 [TEST] CPU read @0x541
3506155 [L1] Cache miss: addr = 541
3506235 [L2] Cache hit: addr = 541, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3506245 [L1] Cache Allocate: addr = 541 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3506245 [L1] Cache hit from L2: addr = 541, data = c1
3506245 [TEST] CPU read @0x7b6
3506255 [L1] Cache miss: addr = 7b6
3506335 [L2] Cache miss: addr = 7b6
3507125 [MEM] Mem hit: addr = 024, data = 20
3507135 [L2] Cache Allocate: addr = 7b6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3507145 [L1] Cache Allocate: addr = 7b6 data = 3f3e3d3c3b3a39383736353433323130
3507145 [L1] Cache hit from L2: addr = 7b6, data = 36
3507145 [TEST] CPU read @0x2e3
3507155 [L1] Cache hit: addr = 2e3, data = c3
3507165 [TEST] CPU read @0x150
3507175 [L1] Cache miss: addr = 150
3507235 [L2] Cache miss: addr = 150
3508125 [MEM] Mem hit: addr = 7b6, data = a0
3508135 [L2] Cache Allocate: addr = 150 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3508145 [L1] Cache Allocate: addr = 150 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3508145 [L1] Cache hit from L2: addr = 150, data = b0
3508145 [TEST] CPU read @0x6ae
3508155 [L1] Cache miss: addr = 6ae
3508235 [L2] Cache miss: addr = 6ae
3509125 [MEM] Mem hit: addr = 150, data = 40
3509135 [L2] Cache Allocate: addr = 6ae data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3509145 [L1] Cache Allocate: addr = 6ae data = 4f4e4d4c4b4a49484746454443424140
3509145 [L1] Cache hit from L2: addr = 6ae, data = 4e
3509145 [TEST] CPU read @0x473
3509155 [L1] Cache miss: addr = 473
3509235 [L2] Cache miss: addr = 473
3510125 [MEM] Mem hit: addr = 6ae, data = a0
3510135 [L2] Cache Allocate: addr = 473 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3510145 [L1] Cache Allocate: addr = 473 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3510145 [L1] Cache hit from L2: addr = 473, data = b3
3510145 [TEST] CPU read @0x704
3510155 [L1] Cache miss: addr = 704
3510235 [L2] Cache miss: addr = 704
3511125 [MEM] Mem hit: addr = 473, data = 60
3511135 [L2] Cache Allocate: addr = 704 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3511145 [L1] Cache Allocate: addr = 704 data = 6f6e6d6c6b6a69686766656463626160
3511145 [L1] Cache hit from L2: addr = 704, data = 64
3511145 [TEST] CPU read @0x1a1
3511155 [L1] Cache miss: addr = 1a1
3511235 [L2] Cache miss: addr = 1a1
3512125 [MEM] Mem hit: addr = 704, data = 00
3512135 [L2] Cache Allocate: addr = 1a1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3512145 [L1] Cache Allocate: addr = 1a1 data = 0f0e0d0c0b0a09080706050403020100
3512145 [L1] Cache hit from L2: addr = 1a1, data = 01
3512145 [TEST] CPU read @0x76e
3512155 [L1] Cache miss: addr = 76e
3512235 [L2] Cache miss: addr = 76e
3513125 [MEM] Mem hit: addr = 1a1, data = a0
3513135 [L2] Cache Allocate: addr = 76e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3513145 [L1] Cache Allocate: addr = 76e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3513145 [L1] Cache hit from L2: addr = 76e, data = ae
3513145 [TEST] CPU read @0x63d
3513155 [L1] Cache miss: addr = 63d
3513235 [L2] Cache miss: addr = 63d
3514125 [MEM] Mem hit: addr = 76e, data = 60
3514135 [L2] Cache Allocate: addr = 63d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3514145 [L1] Cache Allocate: addr = 63d data = 7f7e7d7c7b7a79787776757473727170
3514145 [L1] Cache hit from L2: addr = 63d, data = 7d
3514145 [TEST] CPU read @0x5d2
3514155 [L1] Cache miss: addr = 5d2
3514235 [L2] Cache hit: addr = 5d2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3514245 [L1] Cache Allocate: addr = 5d2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3514245 [L1] Cache hit from L2: addr = 5d2, data = a2
3514245 [TEST] CPU read @0x453
3514255 [L1] Cache miss: addr = 453
3514335 [L2] Cache miss: addr = 453
3515125 [MEM] Mem hit: addr = 63d, data = 20
3515135 [L2] Cache Allocate: addr = 453 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3515145 [L1] Cache Allocate: addr = 453 data = 3f3e3d3c3b3a39383736353433323130
3515145 [L1] Cache hit from L2: addr = 453, data = 33
3515145 [TEST] CPU read @0x67d
3515155 [L1] Cache miss: addr = 67d
3515235 [L2] Cache miss: addr = 67d
3516125 [MEM] Mem hit: addr = 453, data = 40
3516135 [L2] Cache Allocate: addr = 67d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3516145 [L1] Cache Allocate: addr = 67d data = 5f5e5d5c5b5a59585756555453525150
3516145 [L1] Cache hit from L2: addr = 67d, data = 5d
3516145 [TEST] CPU read @0x259
3516155 [L1] Cache miss: addr = 259
3516235 [L2] Cache hit: addr = 259, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3516245 [L1] Cache Allocate: addr = 259 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3516245 [L1] Cache hit from L2: addr = 259, data = e9
3516245 [TEST] CPU read @0x124
3516255 [L1] Cache miss: addr = 124
3516335 [L2] Cache miss: addr = 124
3517125 [MEM] Mem hit: addr = 67d, data = 60
3517135 [L2] Cache Allocate: addr = 124 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3517145 [L1] Cache Allocate: addr = 124 data = 6f6e6d6c6b6a69686766656463626160
3517145 [L1] Cache hit from L2: addr = 124, data = 64
3517145 [TEST] CPU read @0x7ae
3517155 [L1] Cache miss: addr = 7ae
3517235 [L2] Cache miss: addr = 7ae
3518125 [MEM] Mem hit: addr = 124, data = 20
3518135 [L2] Cache Allocate: addr = 7ae data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3518145 [L1] Cache Allocate: addr = 7ae data = 2f2e2d2c2b2a29282726252423222120
3518145 [L1] Cache hit from L2: addr = 7ae, data = 2e
3518145 [TEST] CPU read @0x3e9
3518155 [L1] Cache miss: addr = 3e9
3518235 [L2] Cache hit: addr = 3e9, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3518245 [L1] Cache Allocate: addr = 3e9 data = 6f6e6d6c6b6a69686766656463626160
3518245 [L1] Cache hit from L2: addr = 3e9, data = 69
3518245 [TEST] CPU read @0x4e2
3518255 [L1] Cache miss: addr = 4e2
3518335 [L2] Cache hit: addr = 4e2, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3518345 [L1] Cache Allocate: addr = 4e2 data = 8f8e8d8c8b8a89888786858483828180
3518345 [L1] Cache hit from L2: addr = 4e2, data = 82
3518345 [TEST] CPU read @0x0a1
3518355 [L1] Cache miss: addr = 0a1
3518435 [L2] Cache miss: addr = 0a1
3519125 [MEM] Mem hit: addr = 7ae, data = a0
3519135 [L2] Cache Allocate: addr = 0a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3519145 [L1] Cache Allocate: addr = 0a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3519145 [L1] Cache hit from L2: addr = 0a1, data = a1
3519145 [TEST] CPU read @0x6ca
3519155 [L1] Cache miss: addr = 6ca
3519235 [L2] Cache hit: addr = 6ca, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3519245 [L1] Cache Allocate: addr = 6ca data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3519245 [L1] Cache hit from L2: addr = 6ca, data = aa
3519245 [TEST] CPU read @0x12f
3519255 [L1] Cache miss: addr = 12f
3519335 [L2] Cache miss: addr = 12f
3520125 [MEM] Mem hit: addr = 0a1, data = a0
3520135 [L2] Cache Allocate: addr = 12f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3520145 [L1] Cache Allocate: addr = 12f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3520145 [L1] Cache hit from L2: addr = 12f, data = af
3520145 [TEST] CPU read @0x784
3520155 [L1] Cache miss: addr = 784
3520235 [L2] Cache miss: addr = 784
3521125 [MEM] Mem hit: addr = 12f, data = 20
3521135 [L2] Cache Allocate: addr = 784 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3521145 [L1] Cache Allocate: addr = 784 data = 2f2e2d2c2b2a29282726252423222120
3521145 [L1] Cache hit from L2: addr = 784, data = 24
3521145 [TEST] CPU read @0x6a3
3521155 [L1] Cache miss: addr = 6a3
3521235 [L2] Cache miss: addr = 6a3
3522125 [MEM] Mem hit: addr = 784, data = 80
3522135 [L2] Cache Allocate: addr = 6a3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3522145 [L1] Cache Allocate: addr = 6a3 data = 8f8e8d8c8b8a89888786858483828180
3522145 [L1] Cache hit from L2: addr = 6a3, data = 83
3522145 [TEST] CPU read @0x55d
3522155 [L1] Cache hit: addr = 55d, data = dd
3522165 [TEST] CPU read @0x2b6
3522175 [L1] Cache miss: addr = 2b6
3522235 [L2] Cache miss: addr = 2b6
3523125 [MEM] Mem hit: addr = 6a3, data = a0
3523135 [L2] Cache Allocate: addr = 2b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3523145 [L1] Cache Allocate: addr = 2b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3523145 [L1] Cache hit from L2: addr = 2b6, data = b6
3523145 [TEST] CPU read @0x11d
3523155 [L1] Cache miss: addr = 11d
3523235 [L2] Cache miss: addr = 11d
3524125 [MEM] Mem hit: addr = 2b6, data = a0
3524135 [L2] Cache Allocate: addr = 11d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3524145 [L1] Cache Allocate: addr = 11d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3524145 [L1] Cache hit from L2: addr = 11d, data = bd
3524145 [TEST] CPU read @0x137
3524155 [L1] Cache miss: addr = 137
3524235 [L2] Cache miss: addr = 137
3525125 [MEM] Mem hit: addr = 11d, data = 00
3525135 [L2] Cache Allocate: addr = 137 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3525145 [L1] Cache Allocate: addr = 137 data = 1f1e1d1c1b1a19181716151413121110
3525145 [L1] Cache hit from L2: addr = 137, data = 17
3525145 [TEST] CPU read @0x032
3525155 [L1] Cache miss: addr = 032
3525235 [L2] Cache miss: addr = 032
3526125 [MEM] Mem hit: addr = 137, data = 20
3526135 [L2] Cache Allocate: addr = 032 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3526145 [L1] Cache Allocate: addr = 032 data = 3f3e3d3c3b3a39383736353433323130
3526145 [L1] Cache hit from L2: addr = 032, data = 32
3526145 [TEST] CPU read @0x5b8
3526155 [L1] Cache hit: addr = 5b8, data = 98
3526165 [TEST] CPU read @0x3c8
3526175 [L1] Cache miss: addr = 3c8
3526235 [L2] Cache miss: addr = 3c8
3527125 [MEM] Mem hit: addr = 032, data = 20
3527135 [L2] Cache Allocate: addr = 3c8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3527145 [L1] Cache Allocate: addr = 3c8 data = 2f2e2d2c2b2a29282726252423222120
3527145 [L1] Cache hit from L2: addr = 3c8, data = 28
3527145 [TEST] CPU read @0x64e
3527155 [L1] Cache miss: addr = 64e
3527235 [L2] Cache miss: addr = 64e
3528125 [MEM] Mem hit: addr = 3c8, data = c0
3528135 [L2] Cache Allocate: addr = 64e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3528145 [L1] Cache Allocate: addr = 64e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3528145 [L1] Cache hit from L2: addr = 64e, data = ce
3528145 [TEST] CPU read @0x29b
3528155 [L1] Cache miss: addr = 29b
3528235 [L2] Cache miss: addr = 29b
3529125 [MEM] Mem hit: addr = 64e, data = 40
3529135 [L2] Cache Allocate: addr = 29b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3529145 [L1] Cache Allocate: addr = 29b data = 5f5e5d5c5b5a59585756555453525150
3529145 [L1] Cache hit from L2: addr = 29b, data = 5b
3529145 [TEST] CPU read @0x578
3529155 [L1] Cache miss: addr = 578
3529235 [L2] Cache miss: addr = 578
3530125 [MEM] Mem hit: addr = 29b, data = 80
3530135 [L2] Cache Allocate: addr = 578 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3530145 [L1] Cache Allocate: addr = 578 data = 9f9e9d9c9b9a99989796959493929190
3530145 [L1] Cache hit from L2: addr = 578, data = 98
3530145 [TEST] CPU read @0x43a
3530155 [L1] Cache miss: addr = 43a
3530235 [L2] Cache miss: addr = 43a
3531125 [MEM] Mem hit: addr = 578, data = 60
3531135 [L2] Cache Allocate: addr = 43a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3531145 [L1] Cache Allocate: addr = 43a data = 7f7e7d7c7b7a79787776757473727170
3531145 [L1] Cache hit from L2: addr = 43a, data = 7a
3531145 [TEST] CPU read @0x3a9
3531155 [L1] Cache miss: addr = 3a9
3531235 [L2] Cache miss: addr = 3a9
3532125 [MEM] Mem hit: addr = 43a, data = 20
3532135 [L2] Cache Allocate: addr = 3a9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3532145 [L1] Cache Allocate: addr = 3a9 data = 2f2e2d2c2b2a29282726252423222120
3532145 [L1] Cache hit from L2: addr = 3a9, data = 29
3532145 [TEST] CPU read @0x084
3532155 [L1] Cache miss: addr = 084
3532235 [L2] Cache miss: addr = 084
3533125 [MEM] Mem hit: addr = 3a9, data = a0
3533135 [L2] Cache Allocate: addr = 084 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3533145 [L1] Cache Allocate: addr = 084 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3533145 [L1] Cache hit from L2: addr = 084, data = a4
3533145 [TEST] CPU read @0x41a
3533155 [L1] Cache miss: addr = 41a
3533235 [L2] Cache miss: addr = 41a
3534125 [MEM] Mem hit: addr = 084, data = 80
3534135 [L2] Cache Allocate: addr = 41a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3534145 [L1] Cache Allocate: addr = 41a data = 9f9e9d9c9b9a99989796959493929190
3534145 [L1] Cache hit from L2: addr = 41a, data = 9a
3534145 [TEST] CPU read @0x6fc
3534155 [L1] Cache miss: addr = 6fc
3534235 [L2] Cache miss: addr = 6fc
3535125 [MEM] Mem hit: addr = 41a, data = 00
3535135 [L2] Cache Allocate: addr = 6fc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3535145 [L1] Cache Allocate: addr = 6fc data = 1f1e1d1c1b1a19181716151413121110
3535145 [L1] Cache hit from L2: addr = 6fc, data = 1c
3535145 [TEST] CPU read @0x2ac
3535155 [L1] Cache miss: addr = 2ac
3535235 [L2] Cache miss: addr = 2ac
3536125 [MEM] Mem hit: addr = 6fc, data = e0
3536135 [L2] Cache Allocate: addr = 2ac data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3536145 [L1] Cache Allocate: addr = 2ac data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3536145 [L1] Cache hit from L2: addr = 2ac, data = ec
3536145 [TEST] CPU read @0x668
3536155 [L1] Cache miss: addr = 668
3536235 [L2] Cache miss: addr = 668
3537125 [MEM] Mem hit: addr = 2ac, data = a0
3537135 [L2] Cache Allocate: addr = 668 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3537145 [L1] Cache Allocate: addr = 668 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3537145 [L1] Cache hit from L2: addr = 668, data = a8
3537145 [TEST] CPU read @0x2ec
3537155 [L1] Cache hit: addr = 2ec, data = cc
3537165 [TEST] CPU read @0x76c
3537175 [L1] Cache miss: addr = 76c
3537235 [L2] Cache miss: addr = 76c
3538125 [MEM] Mem hit: addr = 668, data = 60
3538135 [L2] Cache Allocate: addr = 76c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3538145 [L1] Cache Allocate: addr = 76c data = 6f6e6d6c6b6a69686766656463626160
3538145 [L1] Cache hit from L2: addr = 76c, data = 6c
3538145 [TEST] CPU read @0x7a4
3538155 [L1] Cache miss: addr = 7a4
3538235 [L2] Cache miss: addr = 7a4
3539125 [MEM] Mem hit: addr = 76c, data = 60
3539135 [L2] Cache Allocate: addr = 7a4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3539145 [L1] Cache Allocate: addr = 7a4 data = 6f6e6d6c6b6a69686766656463626160
3539145 [L1] Cache hit from L2: addr = 7a4, data = 64
3539145 [TEST] CPU read @0x7e1
3539155 [L1] Cache miss: addr = 7e1
3539235 [L2] Cache miss: addr = 7e1
3540125 [MEM] Mem hit: addr = 7a4, data = a0
3540135 [L2] Cache Allocate: addr = 7e1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3540145 [L1] Cache Allocate: addr = 7e1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3540145 [L1] Cache hit from L2: addr = 7e1, data = a1
3540145 [TEST] CPU read @0x18e
3540155 [L1] Cache miss: addr = 18e
3540235 [L2] Cache miss: addr = 18e
3541125 [MEM] Mem hit: addr = 7e1, data = e0
3541135 [L2] Cache Allocate: addr = 18e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3541145 [L1] Cache Allocate: addr = 18e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3541145 [L1] Cache hit from L2: addr = 18e, data = ee
3541145 [TEST] CPU read @0x1ff
3541155 [L1] Cache miss: addr = 1ff
3541235 [L2] Cache miss: addr = 1ff
3542125 [MEM] Mem hit: addr = 18e, data = 80
3542135 [L2] Cache Allocate: addr = 1ff data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3542145 [L1] Cache Allocate: addr = 1ff data = 9f9e9d9c9b9a99989796959493929190
3542145 [L1] Cache hit from L2: addr = 1ff, data = 9f
3542145 [TEST] CPU read @0x397
3542155 [L1] Cache miss: addr = 397
3542235 [L2] Cache miss: addr = 397
3543125 [MEM] Mem hit: addr = 1ff, data = e0
3543135 [L2] Cache Allocate: addr = 397 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3543145 [L1] Cache Allocate: addr = 397 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3543145 [L1] Cache hit from L2: addr = 397, data = f7
3543145 [TEST] CPU read @0x0fd
3543155 [L1] Cache miss: addr = 0fd
3543235 [L2] Cache miss: addr = 0fd
3544125 [MEM] Mem hit: addr = 397, data = 80
3544135 [L2] Cache Allocate: addr = 0fd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3544145 [L1] Cache Allocate: addr = 0fd data = 9f9e9d9c9b9a99989796959493929190
3544145 [L1] Cache hit from L2: addr = 0fd, data = 9d
3544145 [TEST] CPU read @0x2b6
3544155 [L1] Cache miss: addr = 2b6
3544235 [L2] Cache miss: addr = 2b6
3545125 [MEM] Mem hit: addr = 0fd, data = e0
3545135 [L2] Cache Allocate: addr = 2b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3545145 [L1] Cache Allocate: addr = 2b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3545145 [L1] Cache hit from L2: addr = 2b6, data = f6
3545145 [TEST] CPU read @0x0c6
3545155 [L1] Cache miss: addr = 0c6
3545235 [L2] Cache miss: addr = 0c6
3546125 [MEM] Mem hit: addr = 2b6, data = a0
3546135 [L2] Cache Allocate: addr = 0c6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3546145 [L1] Cache Allocate: addr = 0c6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3546145 [L1] Cache hit from L2: addr = 0c6, data = a6
3546145 [TEST] CPU read @0x13d
3546155 [L1] Cache miss: addr = 13d
3546235 [L2] Cache miss: addr = 13d
3547125 [MEM] Mem hit: addr = 0c6, data = c0
3547135 [L2] Cache Allocate: addr = 13d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3547145 [L1] Cache Allocate: addr = 13d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3547145 [L1] Cache hit from L2: addr = 13d, data = dd
3547145 [TEST] CPU read @0x626
3547155 [L1] Cache miss: addr = 626
3547235 [L2] Cache miss: addr = 626
3548125 [MEM] Mem hit: addr = 13d, data = 20
3548135 [L2] Cache Allocate: addr = 626 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3548145 [L1] Cache Allocate: addr = 626 data = 2f2e2d2c2b2a29282726252423222120
3548145 [L1] Cache hit from L2: addr = 626, data = 26
3548145 [TEST] CPU read @0x701
3548155 [L1] Cache miss: addr = 701
3548235 [L2] Cache miss: addr = 701
3549125 [MEM] Mem hit: addr = 626, data = 20
3549135 [L2] Cache Allocate: addr = 701 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3549145 [L1] Cache Allocate: addr = 701 data = 2f2e2d2c2b2a29282726252423222120
3549145 [L1] Cache hit from L2: addr = 701, data = 21
3549145 [TEST] CPU read @0x29f
3549155 [L1] Cache miss: addr = 29f
3549235 [L2] Cache miss: addr = 29f
3550125 [MEM] Mem hit: addr = 701, data = 00
3550135 [L2] Cache Allocate: addr = 29f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3550145 [L1] Cache Allocate: addr = 29f data = 1f1e1d1c1b1a19181716151413121110
3550145 [L1] Cache hit from L2: addr = 29f, data = 1f
3550145 [TEST] CPU read @0x536
3550155 [L1] Cache miss: addr = 536
3550235 [L2] Cache miss: addr = 536
3551125 [MEM] Mem hit: addr = 29f, data = 80
3551135 [L2] Cache Allocate: addr = 536 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3551145 [L1] Cache Allocate: addr = 536 data = 9f9e9d9c9b9a99989796959493929190
3551145 [L1] Cache hit from L2: addr = 536, data = 96
3551145 [TEST] CPU read @0x3c4
3551155 [L1] Cache miss: addr = 3c4
3551235 [L2] Cache miss: addr = 3c4
3552125 [MEM] Mem hit: addr = 536, data = 20
3552135 [L2] Cache Allocate: addr = 3c4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3552145 [L1] Cache Allocate: addr = 3c4 data = 2f2e2d2c2b2a29282726252423222120
3552145 [L1] Cache hit from L2: addr = 3c4, data = 24
3552145 [TEST] CPU read @0x796
3552155 [L1] Cache miss: addr = 796
3552235 [L2] Cache miss: addr = 796
3553125 [MEM] Mem hit: addr = 3c4, data = c0
3553135 [L2] Cache Allocate: addr = 796 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3553145 [L1] Cache Allocate: addr = 796 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3553145 [L1] Cache hit from L2: addr = 796, data = d6
3553145 [TEST] CPU read @0x115
3553155 [L1] Cache miss: addr = 115
3553235 [L2] Cache miss: addr = 115
3554125 [MEM] Mem hit: addr = 796, data = 80
3554135 [L2] Cache Allocate: addr = 115 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3554145 [L1] Cache Allocate: addr = 115 data = 9f9e9d9c9b9a99989796959493929190
3554145 [L1] Cache hit from L2: addr = 115, data = 95
3554145 [TEST] CPU read @0x316
3554155 [L1] Cache miss: addr = 316
3554235 [L2] Cache miss: addr = 316
3555125 [MEM] Mem hit: addr = 115, data = 00
3555135 [L2] Cache Allocate: addr = 316 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3555145 [L1] Cache Allocate: addr = 316 data = 1f1e1d1c1b1a19181716151413121110
3555145 [L1] Cache hit from L2: addr = 316, data = 16
3555145 [TEST] CPU read @0x255
3555155 [L1] Cache miss: addr = 255
3555235 [L2] Cache hit: addr = 255, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3555245 [L1] Cache Allocate: addr = 255 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3555245 [L1] Cache hit from L2: addr = 255, data = e5
3555245 [TEST] CPU read @0x1fb
3555255 [L1] Cache miss: addr = 1fb
3555335 [L2] Cache miss: addr = 1fb
3556125 [MEM] Mem hit: addr = 316, data = 00
3556135 [L2] Cache Allocate: addr = 1fb data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3556145 [L1] Cache Allocate: addr = 1fb data = 1f1e1d1c1b1a19181716151413121110
3556145 [L1] Cache hit from L2: addr = 1fb, data = 1b
3556145 [TEST] CPU read @0x262
3556155 [L1] Cache miss: addr = 262
3556235 [L2] Cache miss: addr = 262
3557125 [MEM] Mem hit: addr = 1fb, data = e0
3557135 [L2] Cache Allocate: addr = 262 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3557145 [L1] Cache Allocate: addr = 262 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3557145 [L1] Cache hit from L2: addr = 262, data = e2
3557145 [TEST] CPU read @0x05b
3557155 [L1] Cache miss: addr = 05b
3557235 [L2] Cache miss: addr = 05b
3558125 [MEM] Mem hit: addr = 262, data = 60
3558135 [L2] Cache Allocate: addr = 05b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3558145 [L1] Cache Allocate: addr = 05b data = 7f7e7d7c7b7a79787776757473727170
3558145 [L1] Cache hit from L2: addr = 05b, data = 7b
3558145 [TEST] CPU read @0x53c
3558155 [L1] Cache miss: addr = 53c
3558235 [L2] Cache miss: addr = 53c
3559125 [MEM] Mem hit: addr = 05b, data = 40
3559135 [L2] Cache Allocate: addr = 53c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3559145 [L1] Cache Allocate: addr = 53c data = 5f5e5d5c5b5a59585756555453525150
3559145 [L1] Cache hit from L2: addr = 53c, data = 5c
3559145 [TEST] CPU read @0x5fb
3559155 [L1] Cache miss: addr = 5fb
3559235 [L2] Cache miss: addr = 5fb
3560125 [MEM] Mem hit: addr = 53c, data = 20
3560135 [L2] Cache Allocate: addr = 5fb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3560145 [L1] Cache Allocate: addr = 5fb data = 3f3e3d3c3b3a39383736353433323130
3560145 [L1] Cache hit from L2: addr = 5fb, data = 3b
3560145 [TEST] CPU read @0x091
3560155 [L1] Cache miss: addr = 091
3560235 [L2] Cache miss: addr = 091
3561125 [MEM] Mem hit: addr = 5fb, data = e0
3561135 [L2] Cache Allocate: addr = 091 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3561145 [L1] Cache Allocate: addr = 091 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3561145 [L1] Cache hit from L2: addr = 091, data = f1
3561145 [TEST] CPU read @0x1ed
3561155 [L1] Cache miss: addr = 1ed
3561235 [L2] Cache miss: addr = 1ed
3562125 [MEM] Mem hit: addr = 091, data = 80
3562135 [L2] Cache Allocate: addr = 1ed data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3562145 [L1] Cache Allocate: addr = 1ed data = 8f8e8d8c8b8a89888786858483828180
3562145 [L1] Cache hit from L2: addr = 1ed, data = 8d
3562145 [TEST] CPU read @0x1ea
3562155 [L1] Cache hit: addr = 1ea, data = 8a
3562165 [TEST] CPU read @0x5e1
3562175 [L1] Cache miss: addr = 5e1
3562235 [L2] Cache miss: addr = 5e1
3563125 [MEM] Mem hit: addr = 1ed, data = e0
3563135 [L2] Cache Allocate: addr = 5e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3563145 [L1] Cache Allocate: addr = 5e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3563145 [L1] Cache hit from L2: addr = 5e1, data = e1
3563145 [TEST] CPU read @0x22c
3563155 [L1] Cache hit: addr = 22c, data = ec
3563165 [TEST] CPU read @0x03a
3563175 [L1] Cache miss: addr = 03a
3563235 [L2] Cache miss: addr = 03a
3564125 [MEM] Mem hit: addr = 5e1, data = e0
3564135 [L2] Cache Allocate: addr = 03a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3564145 [L1] Cache Allocate: addr = 03a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3564145 [L1] Cache hit from L2: addr = 03a, data = fa
3564145 [TEST] CPU read @0x4b7
3564155 [L1] Cache miss: addr = 4b7
3564235 [L2] Cache miss: addr = 4b7
3565125 [MEM] Mem hit: addr = 03a, data = 20
3565135 [L2] Cache Allocate: addr = 4b7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3565145 [L1] Cache Allocate: addr = 4b7 data = 3f3e3d3c3b3a39383736353433323130
3565145 [L1] Cache hit from L2: addr = 4b7, data = 37
3565145 [TEST] CPU read @0x6f8
3565155 [L1] Cache miss: addr = 6f8
3565235 [L2] Cache miss: addr = 6f8
3566125 [MEM] Mem hit: addr = 4b7, data = a0
3566135 [L2] Cache Allocate: addr = 6f8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3566145 [L1] Cache Allocate: addr = 6f8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3566145 [L1] Cache hit from L2: addr = 6f8, data = b8
3566145 [TEST] CPU read @0x07a
3566155 [L1] Cache miss: addr = 07a
3566235 [L2] Cache miss: addr = 07a
3567125 [MEM] Mem hit: addr = 6f8, data = e0
3567135 [L2] Cache Allocate: addr = 07a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3567145 [L1] Cache Allocate: addr = 07a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3567145 [L1] Cache hit from L2: addr = 07a, data = fa
3567145 [TEST] CPU read @0x387
3567155 [L1] Cache miss: addr = 387
3567235 [L2] Cache miss: addr = 387
3568125 [MEM] Mem hit: addr = 07a, data = 60
3568135 [L2] Cache Allocate: addr = 387 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3568145 [L1] Cache Allocate: addr = 387 data = 6f6e6d6c6b6a69686766656463626160
3568145 [L1] Cache hit from L2: addr = 387, data = 67
3568145 [TEST] CPU read @0x204
3568155 [L1] Cache miss: addr = 204
3568235 [L2] Cache miss: addr = 204
3569125 [MEM] Mem hit: addr = 387, data = 80
3569135 [L2] Cache Allocate: addr = 204 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3569145 [L1] Cache Allocate: addr = 204 data = 8f8e8d8c8b8a89888786858483828180
3569145 [L1] Cache hit from L2: addr = 204, data = 84
3569145 [TEST] CPU read @0x396
3569155 [L1] Cache miss: addr = 396
3569235 [L2] Cache miss: addr = 396
3570125 [MEM] Mem hit: addr = 204, data = 00
3570135 [L2] Cache Allocate: addr = 396 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3570145 [L1] Cache Allocate: addr = 396 data = 1f1e1d1c1b1a19181716151413121110
3570145 [L1] Cache hit from L2: addr = 396, data = 16
3570145 [TEST] CPU read @0x0c3
3570155 [L1] Cache miss: addr = 0c3
3570235 [L2] Cache miss: addr = 0c3
3571125 [MEM] Mem hit: addr = 396, data = 80
3571135 [L2] Cache Allocate: addr = 0c3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3571145 [L1] Cache Allocate: addr = 0c3 data = 8f8e8d8c8b8a89888786858483828180
3571145 [L1] Cache hit from L2: addr = 0c3, data = 83
3571145 [TEST] CPU read @0x38a
3571155 [L1] Cache miss: addr = 38a
3571235 [L2] Cache miss: addr = 38a
3572125 [MEM] Mem hit: addr = 0c3, data = c0
3572135 [L2] Cache Allocate: addr = 38a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3572145 [L1] Cache Allocate: addr = 38a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3572145 [L1] Cache hit from L2: addr = 38a, data = ca
3572145 [TEST] CPU read @0x3f8
3572155 [L1] Cache hit: addr = 3f8, data = 78
3572165 [TEST] CPU read @0x593
3572175 [L1] Cache miss: addr = 593
3572235 [L2] Cache miss: addr = 593
3573125 [MEM] Mem hit: addr = 38a, data = 80
3573135 [L2] Cache Allocate: addr = 593 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3573145 [L1] Cache Allocate: addr = 593 data = 9f9e9d9c9b9a99989796959493929190
3573145 [L1] Cache hit from L2: addr = 593, data = 93
3573145 [TEST] CPU read @0x78a
3573155 [L1] Cache miss: addr = 78a
3573235 [L2] Cache miss: addr = 78a
3574125 [MEM] Mem hit: addr = 593, data = 80
3574135 [L2] Cache Allocate: addr = 78a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3574145 [L1] Cache Allocate: addr = 78a data = 8f8e8d8c8b8a89888786858483828180
3574145 [L1] Cache hit from L2: addr = 78a, data = 8a
3574145 [TEST] CPU read @0x6f7
3574155 [L1] Cache miss: addr = 6f7
3574235 [L2] Cache miss: addr = 6f7
3575125 [MEM] Mem hit: addr = 78a, data = 80
3575135 [L2] Cache Allocate: addr = 6f7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3575145 [L1] Cache Allocate: addr = 6f7 data = 9f9e9d9c9b9a99989796959493929190
3575145 [L1] Cache hit from L2: addr = 6f7, data = 97
3575145 [TEST] CPU read @0x679
3575155 [L1] Cache miss: addr = 679
3575235 [L2] Cache miss: addr = 679
3576125 [MEM] Mem hit: addr = 6f7, data = e0
3576135 [L2] Cache Allocate: addr = 679 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3576145 [L1] Cache Allocate: addr = 679 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3576145 [L1] Cache hit from L2: addr = 679, data = f9
3576145 [TEST] CPU read @0x580
3576155 [L1] Cache miss: addr = 580
3576235 [L2] Cache miss: addr = 580
3577125 [MEM] Mem hit: addr = 679, data = 60
3577135 [L2] Cache Allocate: addr = 580 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3577145 [L1] Cache Allocate: addr = 580 data = 6f6e6d6c6b6a69686766656463626160
3577145 [L1] Cache hit from L2: addr = 580, data = 60
3577145 [TEST] CPU read @0x43c
3577155 [L1] Cache miss: addr = 43c
3577235 [L2] Cache miss: addr = 43c
3578125 [MEM] Mem hit: addr = 580, data = 80
3578135 [L2] Cache Allocate: addr = 43c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3578145 [L1] Cache Allocate: addr = 43c data = 9f9e9d9c9b9a99989796959493929190
3578145 [L1] Cache hit from L2: addr = 43c, data = 9c
3578145 [TEST] CPU read @0x0fa
3578155 [L1] Cache miss: addr = 0fa
3578235 [L2] Cache miss: addr = 0fa
3579125 [MEM] Mem hit: addr = 43c, data = 20
3579135 [L2] Cache Allocate: addr = 0fa data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3579145 [L1] Cache Allocate: addr = 0fa data = 3f3e3d3c3b3a39383736353433323130
3579145 [L1] Cache hit from L2: addr = 0fa, data = 3a
3579145 [TEST] CPU read @0x0b2
3579155 [L1] Cache miss: addr = 0b2
3579235 [L2] Cache miss: addr = 0b2
3580125 [MEM] Mem hit: addr = 0fa, data = e0
3580135 [L2] Cache Allocate: addr = 0b2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3580145 [L1] Cache Allocate: addr = 0b2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3580145 [L1] Cache hit from L2: addr = 0b2, data = f2
3580145 [TEST] CPU read @0x27b
3580155 [L1] Cache miss: addr = 27b
3580235 [L2] Cache miss: addr = 27b
3581125 [MEM] Mem hit: addr = 0b2, data = a0
3581135 [L2] Cache Allocate: addr = 27b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3581145 [L1] Cache Allocate: addr = 27b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3581145 [L1] Cache hit from L2: addr = 27b, data = bb
3581145 [TEST] CPU read @0x34f
3581155 [L1] Cache miss: addr = 34f
3581235 [L2] Cache miss: addr = 34f
3582125 [MEM] Mem hit: addr = 27b, data = 60
3582135 [L2] Cache Allocate: addr = 34f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3582145 [L1] Cache Allocate: addr = 34f data = 6f6e6d6c6b6a69686766656463626160
3582145 [L1] Cache hit from L2: addr = 34f, data = 6f
3582145 [TEST] CPU read @0x650
3582155 [L1] Cache miss: addr = 650
3582235 [L2] Cache miss: addr = 650
3583125 [MEM] Mem hit: addr = 34f, data = 40
3583135 [L2] Cache Allocate: addr = 650 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3583145 [L1] Cache Allocate: addr = 650 data = 5f5e5d5c5b5a59585756555453525150
3583145 [L1] Cache hit from L2: addr = 650, data = 50
3583145 [TEST] CPU read @0x6c3
3583155 [L1] Cache miss: addr = 6c3
3583235 [L2] Cache hit: addr = 6c3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3583245 [L1] Cache Allocate: addr = 6c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3583245 [L1] Cache hit from L2: addr = 6c3, data = a3
3583245 [TEST] CPU read @0x3ec
3583255 [L1] Cache miss: addr = 3ec
3583335 [L2] Cache hit: addr = 3ec, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3583345 [L1] Cache Allocate: addr = 3ec data = 6f6e6d6c6b6a69686766656463626160
3583345 [L1] Cache hit from L2: addr = 3ec, data = 6c
3583345 [TEST] CPU read @0x03e
3583355 [L1] Cache miss: addr = 03e
3583435 [L2] Cache miss: addr = 03e
3584125 [MEM] Mem hit: addr = 650, data = 40
3584135 [L2] Cache Allocate: addr = 03e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3584145 [L1] Cache Allocate: addr = 03e data = 5f5e5d5c5b5a59585756555453525150
3584145 [L1] Cache hit from L2: addr = 03e, data = 5e
3584145 [TEST] CPU read @0x30d
3584155 [L1] Cache miss: addr = 30d
3584235 [L2] Cache miss: addr = 30d
3585125 [MEM] Mem hit: addr = 03e, data = 20
3585135 [L2] Cache Allocate: addr = 30d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3585145 [L1] Cache Allocate: addr = 30d data = 2f2e2d2c2b2a29282726252423222120
3585145 [L1] Cache hit from L2: addr = 30d, data = 2d
3585145 [TEST] CPU read @0x7e8
3585155 [L1] Cache miss: addr = 7e8
3585235 [L2] Cache miss: addr = 7e8
3586125 [MEM] Mem hit: addr = 30d, data = 00
3586135 [L2] Cache Allocate: addr = 7e8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3586145 [L1] Cache Allocate: addr = 7e8 data = 0f0e0d0c0b0a09080706050403020100
3586145 [L1] Cache hit from L2: addr = 7e8, data = 08
3586145 [TEST] CPU read @0x619
3586155 [L1] Cache miss: addr = 619
3586235 [L2] Cache miss: addr = 619
3587125 [MEM] Mem hit: addr = 7e8, data = e0
3587135 [L2] Cache Allocate: addr = 619 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3587145 [L1] Cache Allocate: addr = 619 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3587145 [L1] Cache hit from L2: addr = 619, data = f9
3587145 [TEST] CPU read @0x662
3587155 [L1] Cache miss: addr = 662
3587235 [L2] Cache miss: addr = 662
3588125 [MEM] Mem hit: addr = 619, data = 00
3588135 [L2] Cache Allocate: addr = 662 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3588145 [L1] Cache Allocate: addr = 662 data = 0f0e0d0c0b0a09080706050403020100
3588145 [L1] Cache hit from L2: addr = 662, data = 02
3588145 [TEST] CPU read @0x1a7
3588155 [L1] Cache miss: addr = 1a7
3588235 [L2] Cache miss: addr = 1a7
3589125 [MEM] Mem hit: addr = 662, data = 60
3589135 [L2] Cache Allocate: addr = 1a7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3589145 [L1] Cache Allocate: addr = 1a7 data = 6f6e6d6c6b6a69686766656463626160
3589145 [L1] Cache hit from L2: addr = 1a7, data = 67
3589145 [TEST] CPU read @0x0cc
3589155 [L1] Cache miss: addr = 0cc
3589235 [L2] Cache miss: addr = 0cc
3590125 [MEM] Mem hit: addr = 1a7, data = a0
3590135 [L2] Cache Allocate: addr = 0cc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3590145 [L1] Cache Allocate: addr = 0cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3590145 [L1] Cache hit from L2: addr = 0cc, data = ac
3590145 [TEST] CPU read @0x3ce
3590155 [L1] Cache miss: addr = 3ce
3590235 [L2] Cache miss: addr = 3ce
3591125 [MEM] Mem hit: addr = 0cc, data = c0
3591135 [L2] Cache Allocate: addr = 3ce data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3591145 [L1] Cache Allocate: addr = 3ce data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3591145 [L1] Cache hit from L2: addr = 3ce, data = ce
3591145 [TEST] CPU read @0x527
3591155 [L1] Cache miss: addr = 527
3591235 [L2] Cache miss: addr = 527
3592125 [MEM] Mem hit: addr = 3ce, data = c0
3592135 [L2] Cache Allocate: addr = 527 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3592145 [L1] Cache Allocate: addr = 527 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3592145 [L1] Cache hit from L2: addr = 527, data = c7
3592145 [TEST] CPU read @0x75a
3592155 [L1] Cache miss: addr = 75a
3592235 [L2] Cache miss: addr = 75a
3593125 [MEM] Mem hit: addr = 527, data = 20
3593135 [L2] Cache Allocate: addr = 75a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3593145 [L1] Cache Allocate: addr = 75a data = 3f3e3d3c3b3a39383736353433323130
3593145 [L1] Cache hit from L2: addr = 75a, data = 3a
3593145 [TEST] CPU read @0x32c
3593155 [L1] Cache miss: addr = 32c
3593235 [L2] Cache miss: addr = 32c
3594125 [MEM] Mem hit: addr = 75a, data = 40
3594135 [L2] Cache Allocate: addr = 32c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3594145 [L1] Cache Allocate: addr = 32c data = 4f4e4d4c4b4a49484746454443424140
3594145 [L1] Cache hit from L2: addr = 32c, data = 4c
3594145 [TEST] CPU read @0x307
3594155 [L1] Cache miss: addr = 307
3594235 [L2] Cache miss: addr = 307
3595125 [MEM] Mem hit: addr = 32c, data = 20
3595135 [L2] Cache Allocate: addr = 307 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3595145 [L1] Cache Allocate: addr = 307 data = 2f2e2d2c2b2a29282726252423222120
3595145 [L1] Cache hit from L2: addr = 307, data = 27
3595145 [TEST] CPU read @0x17d
3595155 [L1] Cache miss: addr = 17d
3595235 [L2] Cache hit: addr = 17d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3595245 [L1] Cache Allocate: addr = 17d data = 4f4e4d4c4b4a49484746454443424140
3595245 [L1] Cache hit from L2: addr = 17d, data = 4d
3595245 [TEST] CPU read @0x787
3595255 [L1] Cache miss: addr = 787
3595335 [L2] Cache miss: addr = 787
3596125 [MEM] Mem hit: addr = 307, data = 00
3596135 [L2] Cache Allocate: addr = 787 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3596145 [L1] Cache Allocate: addr = 787 data = 0f0e0d0c0b0a09080706050403020100
3596145 [L1] Cache hit from L2: addr = 787, data = 07
3596145 [TEST] CPU read @0x7a4
3596155 [L1] Cache miss: addr = 7a4
3596235 [L2] Cache miss: addr = 7a4
3597125 [MEM] Mem hit: addr = 787, data = 80
3597135 [L2] Cache Allocate: addr = 7a4 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3597145 [L1] Cache Allocate: addr = 7a4 data = 8f8e8d8c8b8a89888786858483828180
3597145 [L1] Cache hit from L2: addr = 7a4, data = 84
3597145 [TEST] CPU read @0x5e7
3597155 [L1] Cache miss: addr = 5e7
3597235 [L2] Cache miss: addr = 5e7
3598125 [MEM] Mem hit: addr = 7a4, data = a0
3598135 [L2] Cache Allocate: addr = 5e7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3598145 [L1] Cache Allocate: addr = 5e7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3598145 [L1] Cache hit from L2: addr = 5e7, data = a7
3598145 [TEST] CPU read @0x619
3598155 [L1] Cache miss: addr = 619
3598235 [L2] Cache miss: addr = 619
3599125 [MEM] Mem hit: addr = 5e7, data = e0
3599135 [L2] Cache Allocate: addr = 619 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3599145 [L1] Cache Allocate: addr = 619 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3599145 [L1] Cache hit from L2: addr = 619, data = f9
3599145 [TEST] CPU read @0x520
3599155 [L1] Cache miss: addr = 520
3599235 [L2] Cache miss: addr = 520
3600125 [MEM] Mem hit: addr = 619, data = 00
3600135 [L2] Cache Allocate: addr = 520 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3600145 [L1] Cache Allocate: addr = 520 data = 0f0e0d0c0b0a09080706050403020100
3600145 [L1] Cache hit from L2: addr = 520, data = 00
3600145 [TEST] CPU read @0x5bc
3600155 [L1] Cache hit: addr = 5bc, data = 9c
3600165 [TEST] CPU read @0x4dc
3600175 [L1] Cache miss: addr = 4dc
3600235 [L2] Cache hit: addr = 4dc, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3600245 [L1] Cache Allocate: addr = 4dc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3600245 [L1] Cache hit from L2: addr = 4dc, data = ec
3600245 [TEST] CPU read @0x370
3600255 [L1] Cache hit: addr = 370, data = c0
3600265 [TEST] CPU read @0x6b5
3600275 [L1] Cache miss: addr = 6b5
3600335 [L2] Cache miss: addr = 6b5
3601125 [MEM] Mem hit: addr = 520, data = 20
3601135 [L2] Cache Allocate: addr = 6b5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3601145 [L1] Cache Allocate: addr = 6b5 data = 3f3e3d3c3b3a39383736353433323130
3601145 [L1] Cache hit from L2: addr = 6b5, data = 35
3601145 [TEST] CPU read @0x609
3601155 [L1] Cache miss: addr = 609
3601235 [L2] Cache hit: addr = 609, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3601245 [L1] Cache Allocate: addr = 609 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3601245 [L1] Cache hit from L2: addr = 609, data = e9
3601245 [TEST] CPU read @0x244
3601255 [L1] Cache hit: addr = 244, data = e4
3601265 [TEST] CPU read @0x1dd
3601275 [L1] Cache miss: addr = 1dd
3601335 [L2] Cache miss: addr = 1dd
3602125 [MEM] Mem hit: addr = 6b5, data = a0
3602135 [L2] Cache Allocate: addr = 1dd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3602145 [L1] Cache Allocate: addr = 1dd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3602145 [L1] Cache hit from L2: addr = 1dd, data = bd
3602145 [TEST] CPU read @0x745
3602155 [L1] Cache miss: addr = 745
3602235 [L2] Cache miss: addr = 745
3603125 [MEM] Mem hit: addr = 1dd, data = c0
3603135 [L2] Cache Allocate: addr = 745 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3603145 [L1] Cache Allocate: addr = 745 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3603145 [L1] Cache hit from L2: addr = 745, data = c5
3603145 [TEST] CPU read @0x784
3603155 [L1] Cache miss: addr = 784
3603235 [L2] Cache miss: addr = 784
3604125 [MEM] Mem hit: addr = 745, data = 40
3604135 [L2] Cache Allocate: addr = 784 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3604145 [L1] Cache Allocate: addr = 784 data = 4f4e4d4c4b4a49484746454443424140
3604145 [L1] Cache hit from L2: addr = 784, data = 44
3604145 [TEST] CPU read @0x167
3604155 [L1] Cache miss: addr = 167
3604235 [L2] Cache hit: addr = 167, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3604245 [L1] Cache Allocate: addr = 167 data = 4f4e4d4c4b4a49484746454443424140
3604245 [L1] Cache hit from L2: addr = 167, data = 47
3604245 [TEST] CPU read @0x3fd
3604255 [L1] Cache hit: addr = 3fd, data = 7d
3604265 [TEST] CPU read @0x360
3604275 [L1] Cache hit: addr = 360, data = c0
3604285 [TEST] CPU read @0x2db
3604295 [L1] Cache miss: addr = 2db
3604335 [L2] Cache miss: addr = 2db
3605125 [MEM] Mem hit: addr = 784, data = 80
3605135 [L2] Cache Allocate: addr = 2db data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3605145 [L1] Cache Allocate: addr = 2db data = 9f9e9d9c9b9a99989796959493929190
3605145 [L1] Cache hit from L2: addr = 2db, data = 9b
3605145 [TEST] CPU read @0x427
3605155 [L1] Cache miss: addr = 427
3605235 [L2] Cache miss: addr = 427
3606125 [MEM] Mem hit: addr = 2db, data = c0
3606135 [L2] Cache Allocate: addr = 427 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3606145 [L1] Cache Allocate: addr = 427 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3606145 [L1] Cache hit from L2: addr = 427, data = c7
3606145 [TEST] CPU read @0x0aa
3606155 [L1] Cache miss: addr = 0aa
3606235 [L2] Cache miss: addr = 0aa
3607125 [MEM] Mem hit: addr = 427, data = 20
3607135 [L2] Cache Allocate: addr = 0aa data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3607145 [L1] Cache Allocate: addr = 0aa data = 2f2e2d2c2b2a29282726252423222120
3607145 [L1] Cache hit from L2: addr = 0aa, data = 2a
3607145 [TEST] CPU read @0x3b3
3607155 [L1] Cache miss: addr = 3b3
3607235 [L2] Cache miss: addr = 3b3
3608125 [MEM] Mem hit: addr = 0aa, data = a0
3608135 [L2] Cache Allocate: addr = 3b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3608145 [L1] Cache Allocate: addr = 3b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3608145 [L1] Cache hit from L2: addr = 3b3, data = b3
3608145 [TEST] CPU read @0x7f9
3608155 [L1] Cache miss: addr = 7f9
3608235 [L2] Cache miss: addr = 7f9
3609125 [MEM] Mem hit: addr = 3b3, data = a0
3609135 [L2] Cache Allocate: addr = 7f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3609145 [L1] Cache Allocate: addr = 7f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3609145 [L1] Cache hit from L2: addr = 7f9, data = b9
3609145 [TEST] CPU read @0x63b
3609155 [L1] Cache miss: addr = 63b
3609235 [L2] Cache miss: addr = 63b
3610125 [MEM] Mem hit: addr = 7f9, data = e0
3610135 [L2] Cache Allocate: addr = 63b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3610145 [L1] Cache Allocate: addr = 63b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3610145 [L1] Cache hit from L2: addr = 63b, data = fb
3610145 [TEST] CPU read @0x38c
3610155 [L1] Cache miss: addr = 38c
3610235 [L2] Cache miss: addr = 38c
3611125 [MEM] Mem hit: addr = 63b, data = 20
3611135 [L2] Cache Allocate: addr = 38c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3611145 [L1] Cache Allocate: addr = 38c data = 2f2e2d2c2b2a29282726252423222120
3611145 [L1] Cache hit from L2: addr = 38c, data = 2c
3611145 [TEST] CPU read @0x1a7
3611155 [L1] Cache miss: addr = 1a7
3611235 [L2] Cache miss: addr = 1a7
3612125 [MEM] Mem hit: addr = 38c, data = 80
3612135 [L2] Cache Allocate: addr = 1a7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3612145 [L1] Cache Allocate: addr = 1a7 data = 8f8e8d8c8b8a89888786858483828180
3612145 [L1] Cache hit from L2: addr = 1a7, data = 87
3612145 [TEST] CPU read @0x168
3612155 [L1] Cache miss: addr = 168
3612235 [L2] Cache hit: addr = 168, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3612245 [L1] Cache Allocate: addr = 168 data = 4f4e4d4c4b4a49484746454443424140
3612245 [L1] Cache hit from L2: addr = 168, data = 48
3612245 [TEST] CPU read @0x044
3612255 [L1] Cache miss: addr = 044
3612335 [L2] Cache miss: addr = 044
3613125 [MEM] Mem hit: addr = 1a7, data = a0
3613135 [L2] Cache Allocate: addr = 044 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3613145 [L1] Cache Allocate: addr = 044 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3613145 [L1] Cache hit from L2: addr = 044, data = a4
3613145 [TEST] CPU read @0x6cb
3613155 [L1] Cache miss: addr = 6cb
3613235 [L2] Cache hit: addr = 6cb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3613245 [L1] Cache Allocate: addr = 6cb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3613245 [L1] Cache hit from L2: addr = 6cb, data = ab
3613245 [TEST] CPU read @0x20d
3613255 [L1] Cache miss: addr = 20d
3613335 [L2] Cache miss: addr = 20d
3614125 [MEM] Mem hit: addr = 044, data = 40
3614135 [L2] Cache Allocate: addr = 20d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3614145 [L1] Cache Allocate: addr = 20d data = 4f4e4d4c4b4a49484746454443424140
3614145 [L1] Cache hit from L2: addr = 20d, data = 4d
3614145 [TEST] CPU read @0x6df
3614155 [L1] Cache hit: addr = 6df, data = bf
3614165 [TEST] CPU read @0x0a7
3614175 [L1] Cache miss: addr = 0a7
3614235 [L2] Cache miss: addr = 0a7
3615125 [MEM] Mem hit: addr = 20d, data = 00
3615135 [L2] Cache Allocate: addr = 0a7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3615145 [L1] Cache Allocate: addr = 0a7 data = 0f0e0d0c0b0a09080706050403020100
3615145 [L1] Cache hit from L2: addr = 0a7, data = 07
3615145 [TEST] CPU read @0x3c0
3615155 [L1] Cache miss: addr = 3c0
3615235 [L2] Cache miss: addr = 3c0
3616125 [MEM] Mem hit: addr = 0a7, data = a0
3616135 [L2] Cache Allocate: addr = 3c0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3616145 [L1] Cache Allocate: addr = 3c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3616145 [L1] Cache hit from L2: addr = 3c0, data = a0
3616145 [TEST] CPU read @0x18b
3616155 [L1] Cache miss: addr = 18b
3616235 [L2] Cache miss: addr = 18b
3617125 [MEM] Mem hit: addr = 3c0, data = c0
3617135 [L2] Cache Allocate: addr = 18b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3617145 [L1] Cache Allocate: addr = 18b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3617145 [L1] Cache hit from L2: addr = 18b, data = cb
3617145 [TEST] CPU read @0x39c
3617155 [L1] Cache miss: addr = 39c
3617235 [L2] Cache miss: addr = 39c
3618125 [MEM] Mem hit: addr = 18b, data = 80
3618135 [L2] Cache Allocate: addr = 39c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3618145 [L1] Cache Allocate: addr = 39c data = 9f9e9d9c9b9a99989796959493929190
3618145 [L1] Cache hit from L2: addr = 39c, data = 9c
3618145 [TEST] CPU read @0x169
3618155 [L1] Cache miss: addr = 169
3618235 [L2] Cache hit: addr = 169, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3618245 [L1] Cache Allocate: addr = 169 data = 4f4e4d4c4b4a49484746454443424140
3618245 [L1] Cache hit from L2: addr = 169, data = 49
3618245 [TEST] CPU read @0x62d
3618255 [L1] Cache miss: addr = 62d
3618335 [L2] Cache miss: addr = 62d
3619125 [MEM] Mem hit: addr = 39c, data = 80
3619135 [L2] Cache Allocate: addr = 62d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3619145 [L1] Cache Allocate: addr = 62d data = 8f8e8d8c8b8a89888786858483828180
3619145 [L1] Cache hit from L2: addr = 62d, data = 8d
3619145 [TEST] CPU read @0x7cf
3619155 [L1] Cache miss: addr = 7cf
3619235 [L2] Cache hit: addr = 7cf, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3619245 [L1] Cache Allocate: addr = 7cf data = 4f4e4d4c4b4a49484746454443424140
3619245 [L1] Cache hit from L2: addr = 7cf, data = 4f
3619245 [TEST] CPU read @0x6de
3619255 [L1] Cache hit: addr = 6de, data = be
3619265 [TEST] CPU read @0x406
3619275 [L1] Cache miss: addr = 406
3619335 [L2] Cache miss: addr = 406
3620125 [MEM] Mem hit: addr = 62d, data = 20
3620135 [L2] Cache Allocate: addr = 406 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3620145 [L1] Cache Allocate: addr = 406 data = 2f2e2d2c2b2a29282726252423222120
3620145 [L1] Cache hit from L2: addr = 406, data = 26
3620145 [TEST] CPU read @0x6f3
3620155 [L1] Cache miss: addr = 6f3
3620235 [L2] Cache miss: addr = 6f3
3621125 [MEM] Mem hit: addr = 406, data = 00
3621135 [L2] Cache Allocate: addr = 6f3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3621145 [L1] Cache Allocate: addr = 6f3 data = 1f1e1d1c1b1a19181716151413121110
3621145 [L1] Cache hit from L2: addr = 6f3, data = 13
3621145 [TEST] CPU read @0x631
3621155 [L1] Cache miss: addr = 631
3621235 [L2] Cache miss: addr = 631
3622125 [MEM] Mem hit: addr = 6f3, data = e0
3622135 [L2] Cache Allocate: addr = 631 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3622145 [L1] Cache Allocate: addr = 631 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3622145 [L1] Cache hit from L2: addr = 631, data = f1
3622145 [TEST] CPU read @0x611
3622155 [L1] Cache miss: addr = 611
3622235 [L2] Cache miss: addr = 611
3623125 [MEM] Mem hit: addr = 631, data = 20
3623135 [L2] Cache Allocate: addr = 611 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3623145 [L1] Cache Allocate: addr = 611 data = 3f3e3d3c3b3a39383736353433323130
3623145 [L1] Cache hit from L2: addr = 611, data = 31
3623145 [TEST] CPU read @0x37c
3623155 [L1] Cache hit: addr = 37c, data = cc
3623165 [TEST] CPU read @0x2bb
3623175 [L1] Cache miss: addr = 2bb
3623235 [L2] Cache miss: addr = 2bb
3624125 [MEM] Mem hit: addr = 611, data = 00
3624135 [L2] Cache Allocate: addr = 2bb data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3624145 [L1] Cache Allocate: addr = 2bb data = 1f1e1d1c1b1a19181716151413121110
3624145 [L1] Cache hit from L2: addr = 2bb, data = 1b
3624145 [TEST] CPU read @0x5c7
3624155 [L1] Cache miss: addr = 5c7
3624235 [L2] Cache hit: addr = 5c7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3624245 [L1] Cache Allocate: addr = 5c7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3624245 [L1] Cache hit from L2: addr = 5c7, data = a7
3624245 [TEST] CPU read @0x40b
3624255 [L1] Cache miss: addr = 40b
3624335 [L2] Cache miss: addr = 40b
3625125 [MEM] Mem hit: addr = 2bb, data = a0
3625135 [L2] Cache Allocate: addr = 40b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3625145 [L1] Cache Allocate: addr = 40b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3625145 [L1] Cache hit from L2: addr = 40b, data = ab
3625145 [TEST] CPU read @0x474
3625155 [L1] Cache miss: addr = 474
3625235 [L2] Cache miss: addr = 474
3626125 [MEM] Mem hit: addr = 40b, data = 00
3626135 [L2] Cache Allocate: addr = 474 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3626145 [L1] Cache Allocate: addr = 474 data = 1f1e1d1c1b1a19181716151413121110
3626145 [L1] Cache hit from L2: addr = 474, data = 14
3626145 [TEST] CPU read @0x487
3626155 [L1] Cache hit: addr = 487, data = 27
3626165 [TEST] CPU read @0x497
3626175 [L1] Cache miss: addr = 497
3626235 [L2] Cache hit: addr = 497, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3626245 [L1] Cache Allocate: addr = 497 data = 2f2e2d2c2b2a29282726252423222120
3626245 [L1] Cache hit from L2: addr = 497, data = 27
3626245 [TEST] CPU read @0x7fa
3626255 [L1] Cache miss: addr = 7fa
3626335 [L2] Cache miss: addr = 7fa
3627125 [MEM] Mem hit: addr = 474, data = 60
3627135 [L2] Cache Allocate: addr = 7fa data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3627145 [L1] Cache Allocate: addr = 7fa data = 7f7e7d7c7b7a79787776757473727170
3627145 [L1] Cache hit from L2: addr = 7fa, data = 7a
3627145 [TEST] CPU read @0x6e1
3627155 [L1] Cache miss: addr = 6e1
3627235 [L2] Cache miss: addr = 6e1
3628125 [MEM] Mem hit: addr = 7fa, data = e0
3628135 [L2] Cache Allocate: addr = 6e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3628145 [L1] Cache Allocate: addr = 6e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3628145 [L1] Cache hit from L2: addr = 6e1, data = e1
3628145 [TEST] CPU read @0x7ad
3628155 [L1] Cache miss: addr = 7ad
3628235 [L2] Cache miss: addr = 7ad
3629125 [MEM] Mem hit: addr = 6e1, data = e0
3629135 [L2] Cache Allocate: addr = 7ad data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3629145 [L1] Cache Allocate: addr = 7ad data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3629145 [L1] Cache hit from L2: addr = 7ad, data = ed
3629145 [TEST] CPU read @0x4f1
3629155 [L1] Cache miss: addr = 4f1
3629235 [L2] Cache hit: addr = 4f1, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3629245 [L1] Cache Allocate: addr = 4f1 data = 8f8e8d8c8b8a89888786858483828180
3629245 [L1] Cache hit from L2: addr = 4f1, data = 81
3629245 [TEST] CPU read @0x03f
3629255 [L1] Cache miss: addr = 03f
3629335 [L2] Cache miss: addr = 03f
3630125 [MEM] Mem hit: addr = 7ad, data = a0
3630135 [L2] Cache Allocate: addr = 03f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3630145 [L1] Cache Allocate: addr = 03f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3630145 [L1] Cache hit from L2: addr = 03f, data = bf
3630145 [TEST] CPU read @0x7e0
3630155 [L1] Cache miss: addr = 7e0
3630235 [L2] Cache miss: addr = 7e0
3631125 [MEM] Mem hit: addr = 03f, data = 20
3631135 [L2] Cache Allocate: addr = 7e0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3631145 [L1] Cache Allocate: addr = 7e0 data = 2f2e2d2c2b2a29282726252423222120
3631145 [L1] Cache hit from L2: addr = 7e0, data = 20
3631145 [TEST] CPU read @0x024
3631155 [L1] Cache miss: addr = 024
3631235 [L2] Cache miss: addr = 024
3632125 [MEM] Mem hit: addr = 7e0, data = e0
3632135 [L2] Cache Allocate: addr = 024 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3632145 [L1] Cache Allocate: addr = 024 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3632145 [L1] Cache hit from L2: addr = 024, data = e4
3632145 [TEST] CPU read @0x795
3632155 [L1] Cache miss: addr = 795
3632235 [L2] Cache miss: addr = 795
3633125 [MEM] Mem hit: addr = 024, data = 20
3633135 [L2] Cache Allocate: addr = 795 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3633145 [L1] Cache Allocate: addr = 795 data = 3f3e3d3c3b3a39383736353433323130
3633145 [L1] Cache hit from L2: addr = 795, data = 35
3633145 [TEST] CPU read @0x6f8
3633155 [L1] Cache miss: addr = 6f8
3633235 [L2] Cache miss: addr = 6f8
3634125 [MEM] Mem hit: addr = 795, data = 80
3634135 [L2] Cache Allocate: addr = 6f8 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3634145 [L1] Cache Allocate: addr = 6f8 data = 9f9e9d9c9b9a99989796959493929190
3634145 [L1] Cache hit from L2: addr = 6f8, data = 98
3634145 [TEST] CPU read @0x63f
3634155 [L1] Cache miss: addr = 63f
3634235 [L2] Cache miss: addr = 63f
3635125 [MEM] Mem hit: addr = 6f8, data = e0
3635135 [L2] Cache Allocate: addr = 63f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3635145 [L1] Cache Allocate: addr = 63f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3635145 [L1] Cache hit from L2: addr = 63f, data = ff
3635145 [TEST] CPU read @0x3ae
3635155 [L1] Cache miss: addr = 3ae
3635235 [L2] Cache miss: addr = 3ae
3636125 [MEM] Mem hit: addr = 63f, data = 20
3636135 [L2] Cache Allocate: addr = 3ae data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3636145 [L1] Cache Allocate: addr = 3ae data = 2f2e2d2c2b2a29282726252423222120
3636145 [L1] Cache hit from L2: addr = 3ae, data = 2e
3636145 [TEST] CPU read @0x0af
3636155 [L1] Cache miss: addr = 0af
3636235 [L2] Cache miss: addr = 0af
3637125 [MEM] Mem hit: addr = 3ae, data = a0
3637135 [L2] Cache Allocate: addr = 0af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3637145 [L1] Cache Allocate: addr = 0af data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3637145 [L1] Cache hit from L2: addr = 0af, data = af
3637145 [TEST] CPU read @0x55d
3637155 [L1] Cache hit: addr = 55d, data = dd
3637165 [TEST] CPU read @0x57e
3637175 [L1] Cache miss: addr = 57e
3637235 [L2] Cache miss: addr = 57e
3638125 [MEM] Mem hit: addr = 0af, data = a0
3638135 [L2] Cache Allocate: addr = 57e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3638145 [L1] Cache Allocate: addr = 57e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3638145 [L1] Cache hit from L2: addr = 57e, data = be
3638145 [TEST] CPU read @0x3c9
3638155 [L1] Cache miss: addr = 3c9
3638235 [L2] Cache miss: addr = 3c9
3639125 [MEM] Mem hit: addr = 57e, data = 60
3639135 [L2] Cache Allocate: addr = 3c9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3639145 [L1] Cache Allocate: addr = 3c9 data = 6f6e6d6c6b6a69686766656463626160
3639145 [L1] Cache hit from L2: addr = 3c9, data = 69
3639145 [TEST] CPU read @0x54f
3639155 [L1] Cache miss: addr = 54f
3639235 [L2] Cache hit: addr = 54f, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3639245 [L1] Cache Allocate: addr = 54f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3639245 [L1] Cache hit from L2: addr = 54f, data = cf
3639245 [TEST] CPU read @0x6c5
3639255 [L1] Cache miss: addr = 6c5
3639335 [L2] Cache hit: addr = 6c5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3639345 [L1] Cache Allocate: addr = 6c5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3639345 [L1] Cache hit from L2: addr = 6c5, data = a5
3639345 [TEST] CPU read @0x29e
3639355 [L1] Cache miss: addr = 29e
3639435 [L2] Cache miss: addr = 29e
3640125 [MEM] Mem hit: addr = 3c9, data = c0
3640135 [L2] Cache Allocate: addr = 29e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3640145 [L1] Cache Allocate: addr = 29e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3640145 [L1] Cache hit from L2: addr = 29e, data = de
3640145 [TEST] CPU read @0x5e1
3640155 [L1] Cache miss: addr = 5e1
3640235 [L2] Cache miss: addr = 5e1
3641125 [MEM] Mem hit: addr = 29e, data = 80
3641135 [L2] Cache Allocate: addr = 5e1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3641145 [L1] Cache Allocate: addr = 5e1 data = 8f8e8d8c8b8a89888786858483828180
3641145 [L1] Cache hit from L2: addr = 5e1, data = 81
3641145 [TEST] CPU read @0x66a
3641155 [L1] Cache miss: addr = 66a
3641235 [L2] Cache miss: addr = 66a
3642125 [MEM] Mem hit: addr = 5e1, data = e0
3642135 [L2] Cache Allocate: addr = 66a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3642145 [L1] Cache Allocate: addr = 66a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3642145 [L1] Cache hit from L2: addr = 66a, data = ea
3642145 [TEST] CPU read @0x16b
3642155 [L1] Cache miss: addr = 16b
3642235 [L2] Cache hit: addr = 16b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3642245 [L1] Cache Allocate: addr = 16b data = 4f4e4d4c4b4a49484746454443424140
3642245 [L1] Cache hit from L2: addr = 16b, data = 4b
3642245 [TEST] CPU read @0x59d
3642255 [L1] Cache miss: addr = 59d
3642335 [L2] Cache miss: addr = 59d
3643125 [MEM] Mem hit: addr = 66a, data = 60
3643135 [L2] Cache Allocate: addr = 59d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3643145 [L1] Cache Allocate: addr = 59d data = 7f7e7d7c7b7a79787776757473727170
3643145 [L1] Cache hit from L2: addr = 59d, data = 7d
3643145 [TEST] CPU read @0x4c4
3643155 [L1] Cache hit: addr = 4c4, data = e4
3643165 [TEST] CPU read @0x400
3643175 [L1] Cache miss: addr = 400
3643235 [L2] Cache miss: addr = 400
3644125 [MEM] Mem hit: addr = 59d, data = 80
3644135 [L2] Cache Allocate: addr = 400 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3644145 [L1] Cache Allocate: addr = 400 data = 8f8e8d8c8b8a89888786858483828180
3644145 [L1] Cache hit from L2: addr = 400, data = 80
3644145 [TEST] CPU read @0x4c4
3644155 [L1] Cache hit: addr = 4c4, data = e4
3644165 [TEST] CPU read @0x1ee
3644175 [L1] Cache miss: addr = 1ee
3644235 [L2] Cache miss: addr = 1ee
3645125 [MEM] Mem hit: addr = 400, data = 00
3645135 [L2] Cache Allocate: addr = 1ee data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3645145 [L1] Cache Allocate: addr = 1ee data = 0f0e0d0c0b0a09080706050403020100
3645145 [L1] Cache hit from L2: addr = 1ee, data = 0e
3645145 [TEST] CPU read @0x7c6
3645155 [L1] Cache miss: addr = 7c6
3645235 [L2] Cache hit: addr = 7c6, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3645245 [L1] Cache Allocate: addr = 7c6 data = 4f4e4d4c4b4a49484746454443424140
3645245 [L1] Cache hit from L2: addr = 7c6, data = 46
3645245 [TEST] CPU read @0x086
3645255 [L1] Cache miss: addr = 086
3645335 [L2] Cache miss: addr = 086
3646125 [MEM] Mem hit: addr = 1ee, data = e0
3646135 [L2] Cache Allocate: addr = 086 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3646145 [L1] Cache Allocate: addr = 086 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3646145 [L1] Cache hit from L2: addr = 086, data = e6
3646145 [TEST] CPU read @0x293
3646155 [L1] Cache miss: addr = 293
3646235 [L2] Cache miss: addr = 293
3647125 [MEM] Mem hit: addr = 086, data = 80
3647135 [L2] Cache Allocate: addr = 293 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3647145 [L1] Cache Allocate: addr = 293 data = 9f9e9d9c9b9a99989796959493929190
3647145 [L1] Cache hit from L2: addr = 293, data = 93
3647145 [TEST] CPU read @0x1d5
3647155 [L1] Cache miss: addr = 1d5
3647235 [L2] Cache miss: addr = 1d5
3648125 [MEM] Mem hit: addr = 293, data = 80
3648135 [L2] Cache Allocate: addr = 1d5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3648145 [L1] Cache Allocate: addr = 1d5 data = 9f9e9d9c9b9a99989796959493929190
3648145 [L1] Cache hit from L2: addr = 1d5, data = 95
3648145 [TEST] CPU read @0x58d
3648155 [L1] Cache miss: addr = 58d
3648235 [L2] Cache miss: addr = 58d
3649125 [MEM] Mem hit: addr = 1d5, data = c0
3649135 [L2] Cache Allocate: addr = 58d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3649145 [L1] Cache Allocate: addr = 58d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3649145 [L1] Cache hit from L2: addr = 58d, data = cd
3649145 [TEST] CPU read @0x01f
3649155 [L1] Cache miss: addr = 01f
3649235 [L2] Cache miss: addr = 01f
3650125 [MEM] Mem hit: addr = 58d, data = 80
3650135 [L2] Cache Allocate: addr = 01f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3650145 [L1] Cache Allocate: addr = 01f data = 9f9e9d9c9b9a99989796959493929190
3650145 [L1] Cache hit from L2: addr = 01f, data = 9f
3650145 [TEST] CPU read @0x370
3650155 [L1] Cache hit: addr = 370, data = c0
3650165 [TEST] CPU read @0x1e8
3650175 [L1] Cache miss: addr = 1e8
3650235 [L2] Cache hit: addr = 1e8, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3650245 [L1] Cache Allocate: addr = 1e8 data = 0f0e0d0c0b0a09080706050403020100
3650245 [L1] Cache hit from L2: addr = 1e8, data = 08
3650245 [TEST] CPU read @0x608
3650255 [L1] Cache miss: addr = 608
3650335 [L2] Cache miss: addr = 608
3651125 [MEM] Mem hit: addr = 01f, data = 00
3651135 [L2] Cache Allocate: addr = 608 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3651145 [L1] Cache Allocate: addr = 608 data = 0f0e0d0c0b0a09080706050403020100
3651145 [L1] Cache hit from L2: addr = 608, data = 08
3651145 [TEST] CPU read @0x6c2
3651155 [L1] Cache miss: addr = 6c2
3651235 [L2] Cache hit: addr = 6c2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3651245 [L1] Cache Allocate: addr = 6c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3651245 [L1] Cache hit from L2: addr = 6c2, data = a2
3651245 [TEST] CPU read @0x304
3651255 [L1] Cache miss: addr = 304
3651335 [L2] Cache miss: addr = 304
3652125 [MEM] Mem hit: addr = 608, data = 00
3652135 [L2] Cache Allocate: addr = 304 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3652145 [L1] Cache Allocate: addr = 304 data = 0f0e0d0c0b0a09080706050403020100
3652145 [L1] Cache hit from L2: addr = 304, data = 04
3652145 [TEST] CPU read @0x7a1
3652155 [L1] Cache miss: addr = 7a1
3652235 [L2] Cache miss: addr = 7a1
3653125 [MEM] Mem hit: addr = 304, data = 00
3653135 [L2] Cache Allocate: addr = 7a1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3653145 [L1] Cache Allocate: addr = 7a1 data = 0f0e0d0c0b0a09080706050403020100
3653145 [L1] Cache hit from L2: addr = 7a1, data = 01
3653145 [TEST] CPU read @0x47a
3653155 [L1] Cache miss: addr = 47a
3653235 [L2] Cache miss: addr = 47a
3654125 [MEM] Mem hit: addr = 7a1, data = a0
3654135 [L2] Cache Allocate: addr = 47a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3654145 [L1] Cache Allocate: addr = 47a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3654145 [L1] Cache hit from L2: addr = 47a, data = ba
3654145 [TEST] CPU read @0x7ef
3654155 [L1] Cache miss: addr = 7ef
3654235 [L2] Cache miss: addr = 7ef
3655125 [MEM] Mem hit: addr = 47a, data = 60
3655135 [L2] Cache Allocate: addr = 7ef data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3655145 [L1] Cache Allocate: addr = 7ef data = 6f6e6d6c6b6a69686766656463626160
3655145 [L1] Cache hit from L2: addr = 7ef, data = 6f
3655145 [TEST] CPU read @0x7aa
3655155 [L1] Cache miss: addr = 7aa
3655235 [L2] Cache miss: addr = 7aa
3656125 [MEM] Mem hit: addr = 7ef, data = e0
3656135 [L2] Cache Allocate: addr = 7aa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3656145 [L1] Cache Allocate: addr = 7aa data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3656145 [L1] Cache hit from L2: addr = 7aa, data = ea
3656145 [TEST] CPU read @0x552
3656155 [L1] Cache hit: addr = 552, data = d2
3656165 [TEST] CPU read @0x41d
3656175 [L1] Cache miss: addr = 41d
3656235 [L2] Cache miss: addr = 41d
3657125 [MEM] Mem hit: addr = 7aa, data = a0
3657135 [L2] Cache Allocate: addr = 41d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3657145 [L1] Cache Allocate: addr = 41d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3657145 [L1] Cache hit from L2: addr = 41d, data = bd
3657145 [TEST] CPU read @0x7f2
3657155 [L1] Cache miss: addr = 7f2
3657235 [L2] Cache miss: addr = 7f2
3658125 [MEM] Mem hit: addr = 41d, data = 00
3658135 [L2] Cache Allocate: addr = 7f2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3658145 [L1] Cache Allocate: addr = 7f2 data = 1f1e1d1c1b1a19181716151413121110
3658145 [L1] Cache hit from L2: addr = 7f2, data = 12
3658145 [TEST] CPU read @0x2af
3658155 [L1] Cache miss: addr = 2af
3658235 [L2] Cache miss: addr = 2af
3659125 [MEM] Mem hit: addr = 7f2, data = e0
3659135 [L2] Cache Allocate: addr = 2af data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3659145 [L1] Cache Allocate: addr = 2af data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3659145 [L1] Cache hit from L2: addr = 2af, data = ef
3659145 [TEST] CPU read @0x14c
3659155 [L1] Cache miss: addr = 14c
3659235 [L2] Cache miss: addr = 14c
3660125 [MEM] Mem hit: addr = 2af, data = a0
3660135 [L2] Cache Allocate: addr = 14c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3660145 [L1] Cache Allocate: addr = 14c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3660145 [L1] Cache hit from L2: addr = 14c, data = ac
3660145 [TEST] CPU read @0x353
3660155 [L1] Cache miss: addr = 353
3660235 [L2] Cache miss: addr = 353
3661125 [MEM] Mem hit: addr = 14c, data = 40
3661135 [L2] Cache Allocate: addr = 353 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3661145 [L1] Cache Allocate: addr = 353 data = 5f5e5d5c5b5a59585756555453525150
3661145 [L1] Cache hit from L2: addr = 353, data = 53
3661145 [TEST] CPU read @0x06b
3661155 [L1] Cache miss: addr = 06b
3661235 [L2] Cache miss: addr = 06b
3662125 [MEM] Mem hit: addr = 353, data = 40
3662135 [L2] Cache Allocate: addr = 06b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3662145 [L1] Cache Allocate: addr = 06b data = 4f4e4d4c4b4a49484746454443424140
3662145 [L1] Cache hit from L2: addr = 06b, data = 4b
3662145 [TEST] CPU read @0x3eb
3662155 [L1] Cache miss: addr = 3eb
3662235 [L2] Cache hit: addr = 3eb, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3662245 [L1] Cache Allocate: addr = 3eb data = 6f6e6d6c6b6a69686766656463626160
3662245 [L1] Cache hit from L2: addr = 3eb, data = 6b
3662245 [TEST] CPU read @0x5a0
3662255 [L1] Cache miss: addr = 5a0
3662335 [L2] Cache hit: addr = 5a0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3662345 [L1] Cache Allocate: addr = 5a0 data = 8f8e8d8c8b8a89888786858483828180
3662345 [L1] Cache hit from L2: addr = 5a0, data = 80
3662345 [TEST] CPU read @0x2d0
3662355 [L1] Cache miss: addr = 2d0
3662435 [L2] Cache miss: addr = 2d0
3663125 [MEM] Mem hit: addr = 06b, data = 60
3663135 [L2] Cache Allocate: addr = 2d0 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3663145 [L1] Cache Allocate: addr = 2d0 data = 7f7e7d7c7b7a79787776757473727170
3663145 [L1] Cache hit from L2: addr = 2d0, data = 70
3663145 [TEST] CPU read @0x118
3663155 [L1] Cache miss: addr = 118
3663235 [L2] Cache miss: addr = 118
3664125 [MEM] Mem hit: addr = 2d0, data = c0
3664135 [L2] Cache Allocate: addr = 118 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3664145 [L1] Cache Allocate: addr = 118 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3664145 [L1] Cache hit from L2: addr = 118, data = d8
3664145 [TEST] CPU read @0x2e7
3664155 [L1] Cache hit: addr = 2e7, data = c7
3664165 [TEST] CPU read @0x545
3664175 [L1] Cache miss: addr = 545
3664235 [L2] Cache hit: addr = 545, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3664245 [L1] Cache Allocate: addr = 545 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3664245 [L1] Cache hit from L2: addr = 545, data = c5
3664245 [TEST] CPU read @0x1cf
3664255 [L1] Cache miss: addr = 1cf
3664335 [L2] Cache miss: addr = 1cf
3665125 [MEM] Mem hit: addr = 118, data = 00
3665135 [L2] Cache Allocate: addr = 1cf data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3665145 [L1] Cache Allocate: addr = 1cf data = 0f0e0d0c0b0a09080706050403020100
3665145 [L1] Cache hit from L2: addr = 1cf, data = 0f
3665145 [TEST] CPU read @0x58c
3665155 [L1] Cache miss: addr = 58c
3665235 [L2] Cache miss: addr = 58c
3666125 [MEM] Mem hit: addr = 1cf, data = c0
3666135 [L2] Cache Allocate: addr = 58c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3666145 [L1] Cache Allocate: addr = 58c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3666145 [L1] Cache hit from L2: addr = 58c, data = cc
3666145 [TEST] CPU read @0x54f
3666155 [L1] Cache miss: addr = 54f
3666235 [L2] Cache hit: addr = 54f, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3666245 [L1] Cache Allocate: addr = 54f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3666245 [L1] Cache hit from L2: addr = 54f, data = cf
3666245 [TEST] CPU read @0x6fb
3666255 [L1] Cache miss: addr = 6fb
3666335 [L2] Cache miss: addr = 6fb
3667125 [MEM] Mem hit: addr = 58c, data = 80
3667135 [L2] Cache Allocate: addr = 6fb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3667145 [L1] Cache Allocate: addr = 6fb data = 9f9e9d9c9b9a99989796959493929190
3667145 [L1] Cache hit from L2: addr = 6fb, data = 9b
3667145 [TEST] CPU read @0x1a9
3667155 [L1] Cache miss: addr = 1a9
3667235 [L2] Cache miss: addr = 1a9
3668125 [MEM] Mem hit: addr = 6fb, data = e0
3668135 [L2] Cache Allocate: addr = 1a9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3668145 [L1] Cache Allocate: addr = 1a9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3668145 [L1] Cache hit from L2: addr = 1a9, data = e9
3668145 [TEST] CPU read @0x7e0
3668155 [L1] Cache miss: addr = 7e0
3668235 [L2] Cache miss: addr = 7e0
3669125 [MEM] Mem hit: addr = 1a9, data = a0
3669135 [L2] Cache Allocate: addr = 7e0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3669145 [L1] Cache Allocate: addr = 7e0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3669145 [L1] Cache hit from L2: addr = 7e0, data = a0
3669145 [TEST] CPU read @0x1de
3669155 [L1] Cache miss: addr = 1de
3669235 [L2] Cache miss: addr = 1de
3670125 [MEM] Mem hit: addr = 7e0, data = e0
3670135 [L2] Cache Allocate: addr = 1de data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3670145 [L1] Cache Allocate: addr = 1de data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3670145 [L1] Cache hit from L2: addr = 1de, data = fe
3670145 [TEST] CPU read @0x5d4
3670155 [L1] Cache miss: addr = 5d4
3670235 [L2] Cache hit: addr = 5d4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3670245 [L1] Cache Allocate: addr = 5d4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3670245 [L1] Cache hit from L2: addr = 5d4, data = a4
3670245 [TEST] CPU read @0x6e8
3670255 [L1] Cache miss: addr = 6e8
3670335 [L2] Cache miss: addr = 6e8
3671125 [MEM] Mem hit: addr = 1de, data = c0
3671135 [L2] Cache Allocate: addr = 6e8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3671145 [L1] Cache Allocate: addr = 6e8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3671145 [L1] Cache hit from L2: addr = 6e8, data = c8
3671145 [TEST] CPU read @0x5f9
3671155 [L1] Cache miss: addr = 5f9
3671235 [L2] Cache miss: addr = 5f9
3672125 [MEM] Mem hit: addr = 6e8, data = e0
3672135 [L2] Cache Allocate: addr = 5f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3672145 [L1] Cache Allocate: addr = 5f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3672145 [L1] Cache hit from L2: addr = 5f9, data = f9
3672145 [TEST] CPU read @0x687
3672155 [L1] Cache miss: addr = 687
3672235 [L2] Cache miss: addr = 687
3673125 [MEM] Mem hit: addr = 5f9, data = e0
3673135 [L2] Cache Allocate: addr = 687 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3673145 [L1] Cache Allocate: addr = 687 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3673145 [L1] Cache hit from L2: addr = 687, data = e7
3673145 [TEST] CPU read @0x4a1
3673155 [L1] Cache miss: addr = 4a1
3673235 [L2] Cache miss: addr = 4a1
3674125 [MEM] Mem hit: addr = 687, data = 80
3674135 [L2] Cache Allocate: addr = 4a1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3674145 [L1] Cache Allocate: addr = 4a1 data = 8f8e8d8c8b8a89888786858483828180
3674145 [L1] Cache hit from L2: addr = 4a1, data = 81
3674145 [TEST] CPU read @0x532
3674155 [L1] Cache miss: addr = 532
3674235 [L2] Cache miss: addr = 532
3675125 [MEM] Mem hit: addr = 4a1, data = a0
3675135 [L2] Cache Allocate: addr = 532 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3675145 [L1] Cache Allocate: addr = 532 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3675145 [L1] Cache hit from L2: addr = 532, data = b2
3675145 [TEST] CPU read @0x07d
3675155 [L1] Cache miss: addr = 07d
3675235 [L2] Cache miss: addr = 07d
3676125 [MEM] Mem hit: addr = 532, data = 20
3676135 [L2] Cache Allocate: addr = 07d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3676145 [L1] Cache Allocate: addr = 07d data = 3f3e3d3c3b3a39383736353433323130
3676145 [L1] Cache hit from L2: addr = 07d, data = 3d
3676145 [TEST] CPU read @0x407
3676155 [L1] Cache miss: addr = 407
3676235 [L2] Cache miss: addr = 407
3677125 [MEM] Mem hit: addr = 07d, data = 60
3677135 [L2] Cache Allocate: addr = 407 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3677145 [L1] Cache Allocate: addr = 407 data = 6f6e6d6c6b6a69686766656463626160
3677145 [L1] Cache hit from L2: addr = 407, data = 67
3677145 [TEST] CPU read @0x72f
3677155 [L1] Cache miss: addr = 72f
3677235 [L2] Cache miss: addr = 72f
3678125 [MEM] Mem hit: addr = 407, data = 00
3678135 [L2] Cache Allocate: addr = 72f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3678145 [L1] Cache Allocate: addr = 72f data = 0f0e0d0c0b0a09080706050403020100
3678145 [L1] Cache hit from L2: addr = 72f, data = 0f
3678145 [TEST] CPU read @0x112
3678155 [L1] Cache miss: addr = 112
3678235 [L2] Cache miss: addr = 112
3679125 [MEM] Mem hit: addr = 72f, data = 20
3679135 [L2] Cache Allocate: addr = 112 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3679145 [L1] Cache Allocate: addr = 112 data = 3f3e3d3c3b3a39383736353433323130
3679145 [L1] Cache hit from L2: addr = 112, data = 32
3679145 [TEST] CPU read @0x60e
3679155 [L1] Cache miss: addr = 60e
3679235 [L2] Cache miss: addr = 60e
3680125 [MEM] Mem hit: addr = 112, data = 00
3680135 [L2] Cache Allocate: addr = 60e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3680145 [L1] Cache Allocate: addr = 60e data = 0f0e0d0c0b0a09080706050403020100
3680145 [L1] Cache hit from L2: addr = 60e, data = 0e
3680145 [TEST] CPU read @0x6a7
3680155 [L1] Cache miss: addr = 6a7
3680235 [L2] Cache miss: addr = 6a7
3681125 [MEM] Mem hit: addr = 60e, data = 00
3681135 [L2] Cache Allocate: addr = 6a7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3681145 [L1] Cache Allocate: addr = 6a7 data = 0f0e0d0c0b0a09080706050403020100
3681145 [L1] Cache hit from L2: addr = 6a7, data = 07
3681145 [TEST] CPU read @0x5a7
3681155 [L1] Cache miss: addr = 5a7
3681235 [L2] Cache hit: addr = 5a7, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3681245 [L1] Cache Allocate: addr = 5a7 data = 8f8e8d8c8b8a89888786858483828180
3681245 [L1] Cache hit from L2: addr = 5a7, data = 87
3681245 [TEST] CPU read @0x01d
3681255 [L1] Cache miss: addr = 01d
3681335 [L2] Cache miss: addr = 01d
3682125 [MEM] Mem hit: addr = 6a7, data = a0
3682135 [L2] Cache Allocate: addr = 01d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3682145 [L1] Cache Allocate: addr = 01d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3682145 [L1] Cache hit from L2: addr = 01d, data = bd
3682145 [TEST] CPU read @0x2e1
3682155 [L1] Cache hit: addr = 2e1, data = c1
3682165 [TEST] CPU read @0x153
3682175 [L1] Cache miss: addr = 153
3682235 [L2] Cache miss: addr = 153
3683125 [MEM] Mem hit: addr = 01d, data = 00
3683135 [L2] Cache Allocate: addr = 153 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3683145 [L1] Cache Allocate: addr = 153 data = 1f1e1d1c1b1a19181716151413121110
3683145 [L1] Cache hit from L2: addr = 153, data = 13
3683145 [TEST] CPU read @0x5e5
3683155 [L1] Cache miss: addr = 5e5
3683235 [L2] Cache miss: addr = 5e5
3684125 [MEM] Mem hit: addr = 153, data = 40
3684135 [L2] Cache Allocate: addr = 5e5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3684145 [L1] Cache Allocate: addr = 5e5 data = 4f4e4d4c4b4a49484746454443424140
3684145 [L1] Cache hit from L2: addr = 5e5, data = 45
3684145 [TEST] CPU read @0x552
3684155 [L1] Cache hit: addr = 552, data = d2
3684165 [TEST] CPU read @0x24b
3684175 [L1] Cache hit: addr = 24b, data = eb
3684185 [TEST] CPU read @0x7d4
3684195 [L1] Cache miss: addr = 7d4
3684235 [L2] Cache hit: addr = 7d4, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3684245 [L1] Cache Allocate: addr = 7d4 data = 4f4e4d4c4b4a49484746454443424140
3684245 [L1] Cache hit from L2: addr = 7d4, data = 44
3684245 [TEST] CPU read @0x61f
3684255 [L1] Cache miss: addr = 61f
3684335 [L2] Cache miss: addr = 61f
3685125 [MEM] Mem hit: addr = 5e5, data = e0
3685135 [L2] Cache Allocate: addr = 61f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3685145 [L1] Cache Allocate: addr = 61f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3685145 [L1] Cache hit from L2: addr = 61f, data = ff
3685145 [TEST] CPU read @0x350
3685155 [L1] Cache miss: addr = 350
3685235 [L2] Cache miss: addr = 350
3686125 [MEM] Mem hit: addr = 61f, data = 00
3686135 [L2] Cache Allocate: addr = 350 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3686145 [L1] Cache Allocate: addr = 350 data = 1f1e1d1c1b1a19181716151413121110
3686145 [L1] Cache hit from L2: addr = 350, data = 10
3686145 [TEST] CPU read @0x35b
3686155 [L1] Cache hit: addr = 35b, data = 1b
3686165 [TEST] CPU read @0x450
3686175 [L1] Cache miss: addr = 450
3686235 [L2] Cache miss: addr = 450
3687125 [MEM] Mem hit: addr = 350, data = 40
3687135 [L2] Cache Allocate: addr = 450 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3687145 [L1] Cache Allocate: addr = 450 data = 5f5e5d5c5b5a59585756555453525150
3687145 [L1] Cache hit from L2: addr = 450, data = 50
3687145 [TEST] CPU read @0x5ba
3687155 [L1] Cache hit: addr = 5ba, data = 9a
3687165 [TEST] CPU read @0x736
3687175 [L1] Cache miss: addr = 736
3687235 [L2] Cache miss: addr = 736
3688125 [MEM] Mem hit: addr = 450, data = 40
3688135 [L2] Cache Allocate: addr = 736 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3688145 [L1] Cache Allocate: addr = 736 data = 5f5e5d5c5b5a59585756555453525150
3688145 [L1] Cache hit from L2: addr = 736, data = 56
3688145 [TEST] CPU read @0x51a
3688155 [L1] Cache miss: addr = 51a
3688235 [L2] Cache miss: addr = 51a
3689125 [MEM] Mem hit: addr = 736, data = 20
3689135 [L2] Cache Allocate: addr = 51a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3689145 [L1] Cache Allocate: addr = 51a data = 3f3e3d3c3b3a39383736353433323130
3689145 [L1] Cache hit from L2: addr = 51a, data = 3a
3689145 [TEST] CPU read @0x5d6
3689155 [L1] Cache miss: addr = 5d6
3689235 [L2] Cache hit: addr = 5d6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3689245 [L1] Cache Allocate: addr = 5d6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3689245 [L1] Cache hit from L2: addr = 5d6, data = a6
3689245 [TEST] CPU read @0x49a
3689255 [L1] Cache miss: addr = 49a
3689335 [L2] Cache hit: addr = 49a, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3689345 [L1] Cache Allocate: addr = 49a data = 2f2e2d2c2b2a29282726252423222120
3689345 [L1] Cache hit from L2: addr = 49a, data = 2a
3689345 [TEST] CPU read @0x2c6
3689355 [L1] Cache miss: addr = 2c6
3689435 [L2] Cache miss: addr = 2c6
3690125 [MEM] Mem hit: addr = 51a, data = 00
3690135 [L2] Cache Allocate: addr = 2c6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3690145 [L1] Cache Allocate: addr = 2c6 data = 0f0e0d0c0b0a09080706050403020100
3690145 [L1] Cache hit from L2: addr = 2c6, data = 06
3690145 [TEST] CPU read @0x48d
3690155 [L1] Cache hit: addr = 48d, data = 2d
3690165 [TEST] CPU read @0x729
3690175 [L1] Cache miss: addr = 729
3690235 [L2] Cache hit: addr = 729, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3690245 [L1] Cache Allocate: addr = 729 data = 4f4e4d4c4b4a49484746454443424140
3690245 [L1] Cache hit from L2: addr = 729, data = 49
3690245 [TEST] CPU read @0x0d3
3690255 [L1] Cache miss: addr = 0d3
3690335 [L2] Cache miss: addr = 0d3
3691125 [MEM] Mem hit: addr = 2c6, data = c0
3691135 [L2] Cache Allocate: addr = 0d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3691145 [L1] Cache Allocate: addr = 0d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3691145 [L1] Cache hit from L2: addr = 0d3, data = d3
3691145 [TEST] CPU read @0x7a8
3691155 [L1] Cache miss: addr = 7a8
3691235 [L2] Cache miss: addr = 7a8
3692125 [MEM] Mem hit: addr = 0d3, data = c0
3692135 [L2] Cache Allocate: addr = 7a8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3692145 [L1] Cache Allocate: addr = 7a8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3692145 [L1] Cache hit from L2: addr = 7a8, data = c8
3692145 [TEST] CPU read @0x600
3692155 [L1] Cache miss: addr = 600
3692235 [L2] Cache miss: addr = 600
3693125 [MEM] Mem hit: addr = 7a8, data = a0
3693135 [L2] Cache Allocate: addr = 600 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3693145 [L1] Cache Allocate: addr = 600 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3693145 [L1] Cache hit from L2: addr = 600, data = a0
3693145 [TEST] CPU read @0x282
3693155 [L1] Cache miss: addr = 282
3693235 [L2] Cache miss: addr = 282
3694125 [MEM] Mem hit: addr = 600, data = 00
3694135 [L2] Cache Allocate: addr = 282 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3694145 [L1] Cache Allocate: addr = 282 data = 0f0e0d0c0b0a09080706050403020100
3694145 [L1] Cache hit from L2: addr = 282, data = 02
3694145 [TEST] CPU read @0x609
3694155 [L1] Cache miss: addr = 609
3694235 [L2] Cache miss: addr = 609
3695125 [MEM] Mem hit: addr = 282, data = 80
3695135 [L2] Cache Allocate: addr = 609 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3695145 [L1] Cache Allocate: addr = 609 data = 8f8e8d8c8b8a89888786858483828180
3695145 [L1] Cache hit from L2: addr = 609, data = 89
3695145 [TEST] CPU read @0x559
3695155 [L1] Cache hit: addr = 559, data = d9
3695165 [TEST] CPU read @0x0ce
3695175 [L1] Cache miss: addr = 0ce
3695235 [L2] Cache miss: addr = 0ce
3696125 [MEM] Mem hit: addr = 609, data = 00
3696135 [L2] Cache Allocate: addr = 0ce data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3696145 [L1] Cache Allocate: addr = 0ce data = 0f0e0d0c0b0a09080706050403020100
3696145 [L1] Cache hit from L2: addr = 0ce, data = 0e
3696145 [TEST] CPU read @0x683
3696155 [L1] Cache miss: addr = 683
3696235 [L2] Cache miss: addr = 683
3697125 [MEM] Mem hit: addr = 0ce, data = c0
3697135 [L2] Cache Allocate: addr = 683 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3697145 [L1] Cache Allocate: addr = 683 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3697145 [L1] Cache hit from L2: addr = 683, data = c3
3697145 [TEST] CPU read @0x150
3697155 [L1] Cache miss: addr = 150
3697235 [L2] Cache miss: addr = 150
3698125 [MEM] Mem hit: addr = 683, data = 80
3698135 [L2] Cache Allocate: addr = 150 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3698145 [L1] Cache Allocate: addr = 150 data = 9f9e9d9c9b9a99989796959493929190
3698145 [L1] Cache hit from L2: addr = 150, data = 90
3698145 [TEST] CPU read @0x6ad
3698155 [L1] Cache miss: addr = 6ad
3698235 [L2] Cache miss: addr = 6ad
3699125 [MEM] Mem hit: addr = 150, data = 40
3699135 [L2] Cache Allocate: addr = 6ad data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3699145 [L1] Cache Allocate: addr = 6ad data = 4f4e4d4c4b4a49484746454443424140
3699145 [L1] Cache hit from L2: addr = 6ad, data = 4d
3699145 [TEST] CPU read @0x422
3699155 [L1] Cache miss: addr = 422
3699235 [L2] Cache miss: addr = 422
3700125 [MEM] Mem hit: addr = 6ad, data = a0
3700135 [L2] Cache Allocate: addr = 422 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3700145 [L1] Cache Allocate: addr = 422 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3700145 [L1] Cache hit from L2: addr = 422, data = a2
3700145 [TEST] CPU read @0x60f
3700155 [L1] Cache miss: addr = 60f
3700235 [L2] Cache miss: addr = 60f
3701125 [MEM] Mem hit: addr = 422, data = 20
3701135 [L2] Cache Allocate: addr = 60f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3701145 [L1] Cache Allocate: addr = 60f data = 2f2e2d2c2b2a29282726252423222120
3701145 [L1] Cache hit from L2: addr = 60f, data = 2f
3701145 [TEST] CPU read @0x202
3701155 [L1] Cache miss: addr = 202
3701235 [L2] Cache miss: addr = 202
3702125 [MEM] Mem hit: addr = 60f, data = 00
3702135 [L2] Cache Allocate: addr = 202 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3702145 [L1] Cache Allocate: addr = 202 data = 0f0e0d0c0b0a09080706050403020100
3702145 [L1] Cache hit from L2: addr = 202, data = 02
3702145 [TEST] CPU read @0x36c
3702155 [L1] Cache hit: addr = 36c, data = cc
3702165 [TEST] CPU read @0x0df
3702175 [L1] Cache miss: addr = 0df
3702235 [L2] Cache miss: addr = 0df
3703125 [MEM] Mem hit: addr = 202, data = 00
3703135 [L2] Cache Allocate: addr = 0df data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3703145 [L1] Cache Allocate: addr = 0df data = 1f1e1d1c1b1a19181716151413121110
3703145 [L1] Cache hit from L2: addr = 0df, data = 1f
3703145 [TEST] CPU read @0x641
3703155 [L1] Cache miss: addr = 641
3703235 [L2] Cache miss: addr = 641
3704125 [MEM] Mem hit: addr = 0df, data = c0
3704135 [L2] Cache Allocate: addr = 641 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3704145 [L1] Cache Allocate: addr = 641 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3704145 [L1] Cache hit from L2: addr = 641, data = c1
3704145 [TEST] CPU read @0x138
3704155 [L1] Cache miss: addr = 138
3704235 [L2] Cache miss: addr = 138
3705125 [MEM] Mem hit: addr = 641, data = 40
3705135 [L2] Cache Allocate: addr = 138 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3705145 [L1] Cache Allocate: addr = 138 data = 5f5e5d5c5b5a59585756555453525150
3705145 [L1] Cache hit from L2: addr = 138, data = 58
3705145 [TEST] CPU read @0x5f5
3705155 [L1] Cache miss: addr = 5f5
3705235 [L2] Cache miss: addr = 5f5
3706125 [MEM] Mem hit: addr = 138, data = 20
3706135 [L2] Cache Allocate: addr = 5f5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3706145 [L1] Cache Allocate: addr = 5f5 data = 3f3e3d3c3b3a39383736353433323130
3706145 [L1] Cache hit from L2: addr = 5f5, data = 35
3706145 [TEST] CPU read @0x635
3706155 [L1] Cache miss: addr = 635
3706235 [L2] Cache miss: addr = 635
3707125 [MEM] Mem hit: addr = 5f5, data = e0
3707135 [L2] Cache Allocate: addr = 635 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3707145 [L1] Cache Allocate: addr = 635 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3707145 [L1] Cache hit from L2: addr = 635, data = f5
3707145 [TEST] CPU read @0x33f
3707155 [L1] Cache miss: addr = 33f
3707235 [L2] Cache miss: addr = 33f
3708125 [MEM] Mem hit: addr = 635, data = 20
3708135 [L2] Cache Allocate: addr = 33f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3708145 [L1] Cache Allocate: addr = 33f data = 3f3e3d3c3b3a39383736353433323130
3708145 [L1] Cache hit from L2: addr = 33f, data = 3f
3708145 [TEST] CPU read @0x165
3708155 [L1] Cache miss: addr = 165
3708235 [L2] Cache hit: addr = 165, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3708245 [L1] Cache Allocate: addr = 165 data = 4f4e4d4c4b4a49484746454443424140
3708245 [L1] Cache hit from L2: addr = 165, data = 45
3708245 [TEST] CPU read @0x06a
3708255 [L1] Cache miss: addr = 06a
3708335 [L2] Cache miss: addr = 06a
3709125 [MEM] Mem hit: addr = 33f, data = 20
3709135 [L2] Cache Allocate: addr = 06a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3709145 [L1] Cache Allocate: addr = 06a data = 2f2e2d2c2b2a29282726252423222120
3709145 [L1] Cache hit from L2: addr = 06a, data = 2a
3709145 [TEST] CPU read @0x40a
3709155 [L1] Cache miss: addr = 40a
3709235 [L2] Cache miss: addr = 40a
3710125 [MEM] Mem hit: addr = 06a, data = 60
3710135 [L2] Cache Allocate: addr = 40a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3710145 [L1] Cache Allocate: addr = 40a data = 6f6e6d6c6b6a69686766656463626160
3710145 [L1] Cache hit from L2: addr = 40a, data = 6a
3710145 [TEST] CPU read @0x61b
3710155 [L1] Cache miss: addr = 61b
3710235 [L2] Cache miss: addr = 61b
3711125 [MEM] Mem hit: addr = 40a, data = 00
3711135 [L2] Cache Allocate: addr = 61b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3711145 [L1] Cache Allocate: addr = 61b data = 1f1e1d1c1b1a19181716151413121110
3711145 [L1] Cache hit from L2: addr = 61b, data = 1b
3711145 [TEST] CPU read @0x6d0
3711155 [L1] Cache hit: addr = 6d0, data = b0
3711165 [TEST] CPU read @0x253
3711175 [L1] Cache miss: addr = 253
3711235 [L2] Cache hit: addr = 253, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3711245 [L1] Cache Allocate: addr = 253 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3711245 [L1] Cache hit from L2: addr = 253, data = e3
3711245 [TEST] CPU read @0x3c6
3711255 [L1] Cache miss: addr = 3c6
3711335 [L2] Cache miss: addr = 3c6
3712125 [MEM] Mem hit: addr = 61b, data = 00
3712135 [L2] Cache Allocate: addr = 3c6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3712145 [L1] Cache Allocate: addr = 3c6 data = 0f0e0d0c0b0a09080706050403020100
3712145 [L1] Cache hit from L2: addr = 3c6, data = 06
3712145 [TEST] CPU read @0x574
3712155 [L1] Cache miss: addr = 574
3712235 [L2] Cache miss: addr = 574
3713125 [MEM] Mem hit: addr = 3c6, data = c0
3713135 [L2] Cache Allocate: addr = 574 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3713145 [L1] Cache Allocate: addr = 574 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3713145 [L1] Cache hit from L2: addr = 574, data = d4
3713145 [TEST] CPU read @0x359
3713155 [L1] Cache miss: addr = 359
3713235 [L2] Cache miss: addr = 359
3714125 [MEM] Mem hit: addr = 574, data = 60
3714135 [L2] Cache Allocate: addr = 359 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3714145 [L1] Cache Allocate: addr = 359 data = 7f7e7d7c7b7a79787776757473727170
3714145 [L1] Cache hit from L2: addr = 359, data = 79
3714145 [TEST] CPU read @0x734
3714155 [L1] Cache miss: addr = 734
3714235 [L2] Cache miss: addr = 734
3715125 [MEM] Mem hit: addr = 359, data = 40
3715135 [L2] Cache Allocate: addr = 734 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3715145 [L1] Cache Allocate: addr = 734 data = 5f5e5d5c5b5a59585756555453525150
3715145 [L1] Cache hit from L2: addr = 734, data = 54
3715145 [TEST] CPU read @0x19a
3715155 [L1] Cache miss: addr = 19a
3715235 [L2] Cache miss: addr = 19a
3716125 [MEM] Mem hit: addr = 734, data = 20
3716135 [L2] Cache Allocate: addr = 19a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3716145 [L1] Cache Allocate: addr = 19a data = 3f3e3d3c3b3a39383736353433323130
3716145 [L1] Cache hit from L2: addr = 19a, data = 3a
3716145 [TEST] CPU read @0x425
3716155 [L1] Cache miss: addr = 425
3716235 [L2] Cache miss: addr = 425
3717125 [MEM] Mem hit: addr = 19a, data = 80
3717135 [L2] Cache Allocate: addr = 425 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3717145 [L1] Cache Allocate: addr = 425 data = 8f8e8d8c8b8a89888786858483828180
3717145 [L1] Cache hit from L2: addr = 425, data = 85
3717145 [TEST] CPU read @0x54d
3717155 [L1] Cache miss: addr = 54d
3717235 [L2] Cache hit: addr = 54d, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3717245 [L1] Cache Allocate: addr = 54d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3717245 [L1] Cache hit from L2: addr = 54d, data = cd
3717245 [TEST] CPU read @0x616
3717255 [L1] Cache miss: addr = 616
3717335 [L2] Cache miss: addr = 616
3718125 [MEM] Mem hit: addr = 425, data = 20
3718135 [L2] Cache Allocate: addr = 616 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3718145 [L1] Cache Allocate: addr = 616 data = 3f3e3d3c3b3a39383736353433323130
3718145 [L1] Cache hit from L2: addr = 616, data = 36
3718145 [TEST] CPU read @0x3e5
3718155 [L1] Cache miss: addr = 3e5
3718235 [L2] Cache hit: addr = 3e5, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3718245 [L1] Cache Allocate: addr = 3e5 data = 6f6e6d6c6b6a69686766656463626160
3718245 [L1] Cache hit from L2: addr = 3e5, data = 65
3718245 [TEST] CPU read @0x69a
3718255 [L1] Cache hit: addr = 69a, data = ba
3718265 [TEST] CPU read @0x0b4
3718275 [L1] Cache miss: addr = 0b4
3718335 [L2] Cache miss: addr = 0b4
3719125 [MEM] Mem hit: addr = 616, data = 00
3719135 [L2] Cache Allocate: addr = 0b4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3719145 [L1] Cache Allocate: addr = 0b4 data = 1f1e1d1c1b1a19181716151413121110
3719145 [L1] Cache hit from L2: addr = 0b4, data = 14
3719145 [TEST] CPU read @0x367
3719155 [L1] Cache hit: addr = 367, data = c7
3719165 [TEST] CPU read @0x3b9
3719175 [L1] Cache miss: addr = 3b9
3719235 [L2] Cache miss: addr = 3b9
3720125 [MEM] Mem hit: addr = 0b4, data = a0
3720135 [L2] Cache Allocate: addr = 3b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3720145 [L1] Cache Allocate: addr = 3b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3720145 [L1] Cache hit from L2: addr = 3b9, data = b9
3720145 [TEST] CPU read @0x128
3720155 [L1] Cache miss: addr = 128
3720235 [L2] Cache miss: addr = 128
3721125 [MEM] Mem hit: addr = 3b9, data = a0
3721135 [L2] Cache Allocate: addr = 128 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3721145 [L1] Cache Allocate: addr = 128 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3721145 [L1] Cache hit from L2: addr = 128, data = a8
3721145 [TEST] CPU read @0x1e7
3721155 [L1] Cache miss: addr = 1e7
3721235 [L2] Cache miss: addr = 1e7
3722125 [MEM] Mem hit: addr = 128, data = 20
3722135 [L2] Cache Allocate: addr = 1e7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3722145 [L1] Cache Allocate: addr = 1e7 data = 2f2e2d2c2b2a29282726252423222120
3722145 [L1] Cache hit from L2: addr = 1e7, data = 27
3722145 [TEST] CPU read @0x241
3722155 [L1] Cache hit: addr = 241, data = e1
3722165 [TEST] CPU read @0x532
3722175 [L1] Cache miss: addr = 532
3722235 [L2] Cache miss: addr = 532
3723125 [MEM] Mem hit: addr = 1e7, data = e0
3723135 [L2] Cache Allocate: addr = 532 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3723145 [L1] Cache Allocate: addr = 532 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3723145 [L1] Cache hit from L2: addr = 532, data = f2
3723145 [TEST] CPU read @0x6f9
3723155 [L1] Cache miss: addr = 6f9
3723235 [L2] Cache miss: addr = 6f9
3724125 [MEM] Mem hit: addr = 532, data = 20
3724135 [L2] Cache Allocate: addr = 6f9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3724145 [L1] Cache Allocate: addr = 6f9 data = 3f3e3d3c3b3a39383736353433323130
3724145 [L1] Cache hit from L2: addr = 6f9, data = 39
3724145 [TEST] CPU read @0x1bf
3724155 [L1] Cache miss: addr = 1bf
3724235 [L2] Cache miss: addr = 1bf
3725125 [MEM] Mem hit: addr = 6f9, data = e0
3725135 [L2] Cache Allocate: addr = 1bf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3725145 [L1] Cache Allocate: addr = 1bf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3725145 [L1] Cache hit from L2: addr = 1bf, data = ff
3725145 [TEST] CPU read @0x77f
3725155 [L1] Cache miss: addr = 77f
3725235 [L2] Cache miss: addr = 77f
3726125 [MEM] Mem hit: addr = 1bf, data = a0
3726135 [L2] Cache Allocate: addr = 77f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3726145 [L1] Cache Allocate: addr = 77f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3726145 [L1] Cache hit from L2: addr = 77f, data = bf
3726145 [TEST] CPU read @0x7a6
3726155 [L1] Cache miss: addr = 7a6
3726235 [L2] Cache miss: addr = 7a6
3727125 [MEM] Mem hit: addr = 77f, data = 60
3727135 [L2] Cache Allocate: addr = 7a6 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3727145 [L1] Cache Allocate: addr = 7a6 data = 6f6e6d6c6b6a69686766656463626160
3727145 [L1] Cache hit from L2: addr = 7a6, data = 66
3727145 [TEST] CPU read @0x4e6
3727155 [L1] Cache miss: addr = 4e6
3727235 [L2] Cache hit: addr = 4e6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3727245 [L1] Cache Allocate: addr = 4e6 data = 8f8e8d8c8b8a89888786858483828180
3727245 [L1] Cache hit from L2: addr = 4e6, data = 86
3727245 [TEST] CPU read @0x74c
3727255 [L1] Cache miss: addr = 74c
3727335 [L2] Cache miss: addr = 74c
3728125 [MEM] Mem hit: addr = 7a6, data = a0
3728135 [L2] Cache Allocate: addr = 74c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3728145 [L1] Cache Allocate: addr = 74c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3728145 [L1] Cache hit from L2: addr = 74c, data = ac
3728145 [TEST] CPU read @0x69e
3728155 [L1] Cache hit: addr = 69e, data = be
3728165 [TEST] CPU read @0x347
3728175 [L1] Cache miss: addr = 347
3728235 [L2] Cache miss: addr = 347
3729125 [MEM] Mem hit: addr = 74c, data = 40
3729135 [L2] Cache Allocate: addr = 347 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3729145 [L1] Cache Allocate: addr = 347 data = 4f4e4d4c4b4a49484746454443424140
3729145 [L1] Cache hit from L2: addr = 347, data = 47
3729145 [TEST] CPU read @0x6e1
3729155 [L1] Cache miss: addr = 6e1
3729235 [L2] Cache miss: addr = 6e1
3730125 [MEM] Mem hit: addr = 347, data = 40
3730135 [L2] Cache Allocate: addr = 6e1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3730145 [L1] Cache Allocate: addr = 6e1 data = 4f4e4d4c4b4a49484746454443424140
3730145 [L1] Cache hit from L2: addr = 6e1, data = 41
3730145 [TEST] CPU read @0x252
3730155 [L1] Cache miss: addr = 252
3730235 [L2] Cache hit: addr = 252, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3730245 [L1] Cache Allocate: addr = 252 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3730245 [L1] Cache hit from L2: addr = 252, data = e2
3730245 [TEST] CPU read @0x1e2
3730255 [L1] Cache miss: addr = 1e2
3730335 [L2] Cache miss: addr = 1e2
3731125 [MEM] Mem hit: addr = 6e1, data = e0
3731135 [L2] Cache Allocate: addr = 1e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3731145 [L1] Cache Allocate: addr = 1e2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3731145 [L1] Cache hit from L2: addr = 1e2, data = e2
3731145 [TEST] CPU read @0x558
3731155 [L1] Cache hit: addr = 558, data = d8
3731165 [TEST] CPU read @0x034
3731175 [L1] Cache miss: addr = 034
3731235 [L2] Cache miss: addr = 034
3732125 [MEM] Mem hit: addr = 1e2, data = e0
3732135 [L2] Cache Allocate: addr = 034 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3732145 [L1] Cache Allocate: addr = 034 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3732145 [L1] Cache hit from L2: addr = 034, data = f4
3732145 [TEST] CPU read @0x774
3732155 [L1] Cache miss: addr = 774
3732235 [L2] Cache miss: addr = 774
3733125 [MEM] Mem hit: addr = 034, data = 20
3733135 [L2] Cache Allocate: addr = 774 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3733145 [L1] Cache Allocate: addr = 774 data = 3f3e3d3c3b3a39383736353433323130
3733145 [L1] Cache hit from L2: addr = 774, data = 34
3733145 [TEST] CPU read @0x0b8
3733155 [L1] Cache miss: addr = 0b8
3733235 [L2] Cache miss: addr = 0b8
3734125 [MEM] Mem hit: addr = 774, data = 60
3734135 [L2] Cache Allocate: addr = 0b8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3734145 [L1] Cache Allocate: addr = 0b8 data = 7f7e7d7c7b7a79787776757473727170
3734145 [L1] Cache hit from L2: addr = 0b8, data = 78
3734145 [TEST] CPU read @0x382
3734155 [L1] Cache miss: addr = 382
3734235 [L2] Cache miss: addr = 382
3735125 [MEM] Mem hit: addr = 0b8, data = a0
3735135 [L2] Cache Allocate: addr = 382 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3735145 [L1] Cache Allocate: addr = 382 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3735145 [L1] Cache hit from L2: addr = 382, data = a2
3735145 [TEST] CPU read @0x43e
3735155 [L1] Cache miss: addr = 43e
3735235 [L2] Cache miss: addr = 43e
3736125 [MEM] Mem hit: addr = 382, data = 80
3736135 [L2] Cache Allocate: addr = 43e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3736145 [L1] Cache Allocate: addr = 43e data = 9f9e9d9c9b9a99989796959493929190
3736145 [L1] Cache hit from L2: addr = 43e, data = 9e
3736145 [TEST] CPU read @0x25f
3736155 [L1] Cache miss: addr = 25f
3736235 [L2] Cache hit: addr = 25f, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3736245 [L1] Cache Allocate: addr = 25f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3736245 [L1] Cache hit from L2: addr = 25f, data = ef
3736245 [TEST] CPU read @0x0c7
3736255 [L1] Cache miss: addr = 0c7
3736335 [L2] Cache miss: addr = 0c7
3737125 [MEM] Mem hit: addr = 43e, data = 20
3737135 [L2] Cache Allocate: addr = 0c7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3737145 [L1] Cache Allocate: addr = 0c7 data = 2f2e2d2c2b2a29282726252423222120
3737145 [L1] Cache hit from L2: addr = 0c7, data = 27
3737145 [TEST] CPU read @0x670
3737155 [L1] Cache miss: addr = 670
3737235 [L2] Cache miss: addr = 670
3738125 [MEM] Mem hit: addr = 0c7, data = c0
3738135 [L2] Cache Allocate: addr = 670 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3738145 [L1] Cache Allocate: addr = 670 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3738145 [L1] Cache hit from L2: addr = 670, data = d0
3738145 [TEST] CPU read @0x2fd
3738155 [L1] Cache miss: addr = 2fd
3738235 [L2] Cache hit: addr = 2fd, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3738245 [L1] Cache Allocate: addr = 2fd data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3738245 [L1] Cache hit from L2: addr = 2fd, data = cd
3738245 [TEST] CPU read @0x3d2
3738255 [L1] Cache miss: addr = 3d2
3738335 [L2] Cache miss: addr = 3d2
3739125 [MEM] Mem hit: addr = 670, data = 60
3739135 [L2] Cache Allocate: addr = 3d2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3739145 [L1] Cache Allocate: addr = 3d2 data = 7f7e7d7c7b7a79787776757473727170
3739145 [L1] Cache hit from L2: addr = 3d2, data = 72
3739145 [TEST] CPU read @0x1b2
3739155 [L1] Cache miss: addr = 1b2
3739235 [L2] Cache miss: addr = 1b2
3740125 [MEM] Mem hit: addr = 3d2, data = c0
3740135 [L2] Cache Allocate: addr = 1b2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3740145 [L1] Cache Allocate: addr = 1b2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3740145 [L1] Cache hit from L2: addr = 1b2, data = d2
3740145 [TEST] CPU read @0x732
3740155 [L1] Cache miss: addr = 732
3740235 [L2] Cache miss: addr = 732
3741125 [MEM] Mem hit: addr = 1b2, data = a0
3741135 [L2] Cache Allocate: addr = 732 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3741145 [L1] Cache Allocate: addr = 732 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3741145 [L1] Cache hit from L2: addr = 732, data = b2
3741145 [TEST] CPU read @0x202
3741155 [L1] Cache miss: addr = 202
3741235 [L2] Cache miss: addr = 202
3742125 [MEM] Mem hit: addr = 732, data = 20
3742135 [L2] Cache Allocate: addr = 202 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3742145 [L1] Cache Allocate: addr = 202 data = 2f2e2d2c2b2a29282726252423222120
3742145 [L1] Cache hit from L2: addr = 202, data = 22
3742145 [TEST] CPU read @0x2d1
3742155 [L1] Cache miss: addr = 2d1
3742235 [L2] Cache miss: addr = 2d1
3743125 [MEM] Mem hit: addr = 202, data = 00
3743135 [L2] Cache Allocate: addr = 2d1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3743145 [L1] Cache Allocate: addr = 2d1 data = 1f1e1d1c1b1a19181716151413121110
3743145 [L1] Cache hit from L2: addr = 2d1, data = 11
3743145 [TEST] CPU read @0x0f9
3743155 [L1] Cache miss: addr = 0f9
3743235 [L2] Cache miss: addr = 0f9
3744125 [MEM] Mem hit: addr = 2d1, data = c0
3744135 [L2] Cache Allocate: addr = 0f9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3744145 [L1] Cache Allocate: addr = 0f9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3744145 [L1] Cache hit from L2: addr = 0f9, data = d9
3744145 [TEST] CPU read @0x49b
3744155 [L1] Cache miss: addr = 49b
3744235 [L2] Cache hit: addr = 49b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3744245 [L1] Cache Allocate: addr = 49b data = 2f2e2d2c2b2a29282726252423222120
3744245 [L1] Cache hit from L2: addr = 49b, data = 2b
3744245 [TEST] CPU read @0x21f
3744255 [L1] Cache miss: addr = 21f
3744335 [L2] Cache miss: addr = 21f
3745125 [MEM] Mem hit: addr = 0f9, data = e0
3745135 [L2] Cache Allocate: addr = 21f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3745145 [L1] Cache Allocate: addr = 21f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3745145 [L1] Cache hit from L2: addr = 21f, data = ff
3745145 [TEST] CPU read @0x1e9
3745155 [L1] Cache miss: addr = 1e9
3745235 [L2] Cache miss: addr = 1e9
3746125 [MEM] Mem hit: addr = 21f, data = 00
3746135 [L2] Cache Allocate: addr = 1e9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3746145 [L1] Cache Allocate: addr = 1e9 data = 0f0e0d0c0b0a09080706050403020100
3746145 [L1] Cache hit from L2: addr = 1e9, data = 09
3746145 [TEST] CPU read @0x0fb
3746155 [L1] Cache miss: addr = 0fb
3746235 [L2] Cache miss: addr = 0fb
3747125 [MEM] Mem hit: addr = 1e9, data = e0
3747135 [L2] Cache Allocate: addr = 0fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3747145 [L1] Cache Allocate: addr = 0fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3747145 [L1] Cache hit from L2: addr = 0fb, data = fb
3747145 [TEST] CPU read @0x51e
3747155 [L1] Cache miss: addr = 51e
3747235 [L2] Cache miss: addr = 51e
3748125 [MEM] Mem hit: addr = 0fb, data = e0
3748135 [L2] Cache Allocate: addr = 51e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3748145 [L1] Cache Allocate: addr = 51e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3748145 [L1] Cache hit from L2: addr = 51e, data = fe
3748145 [TEST] CPU read @0x776
3748155 [L1] Cache miss: addr = 776
3748235 [L2] Cache miss: addr = 776
3749125 [MEM] Mem hit: addr = 51e, data = 00
3749135 [L2] Cache Allocate: addr = 776 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3749145 [L1] Cache Allocate: addr = 776 data = 1f1e1d1c1b1a19181716151413121110
3749145 [L1] Cache hit from L2: addr = 776, data = 16
3749145 [TEST] CPU read @0x6cf
3749155 [L1] Cache miss: addr = 6cf
3749235 [L2] Cache hit: addr = 6cf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3749245 [L1] Cache Allocate: addr = 6cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3749245 [L1] Cache hit from L2: addr = 6cf, data = af
3749245 [TEST] CPU read @0x184
3749255 [L1] Cache miss: addr = 184
3749335 [L2] Cache miss: addr = 184
3750125 [MEM] Mem hit: addr = 776, data = 60
3750135 [L2] Cache Allocate: addr = 184 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3750145 [L1] Cache Allocate: addr = 184 data = 6f6e6d6c6b6a69686766656463626160
3750145 [L1] Cache hit from L2: addr = 184, data = 64
3750145 [TEST] CPU read @0x549
3750155 [L1] Cache miss: addr = 549
3750235 [L2] Cache hit: addr = 549, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3750245 [L1] Cache Allocate: addr = 549 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3750245 [L1] Cache hit from L2: addr = 549, data = c9
3750245 [TEST] CPU read @0x32a
3750255 [L1] Cache miss: addr = 32a
3750335 [L2] Cache miss: addr = 32a
3751125 [MEM] Mem hit: addr = 184, data = 80
3751135 [L2] Cache Allocate: addr = 32a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3751145 [L1] Cache Allocate: addr = 32a data = 8f8e8d8c8b8a89888786858483828180
3751145 [L1] Cache hit from L2: addr = 32a, data = 8a
3751145 [TEST] CPU read @0x23e
3751155 [L1] Cache miss: addr = 23e
3751235 [L2] Cache hit: addr = 23e, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3751245 [L1] Cache Allocate: addr = 23e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3751245 [L1] Cache hit from L2: addr = 23e, data = ee
3751245 [TEST] CPU read @0x7ea
3751255 [L1] Cache miss: addr = 7ea
3751335 [L2] Cache miss: addr = 7ea
3752125 [MEM] Mem hit: addr = 32a, data = 20
3752135 [L2] Cache Allocate: addr = 7ea data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3752145 [L1] Cache Allocate: addr = 7ea data = 2f2e2d2c2b2a29282726252423222120
3752145 [L1] Cache hit from L2: addr = 7ea, data = 2a
3752145 [TEST] CPU read @0x677
3752155 [L1] Cache miss: addr = 677
3752235 [L2] Cache miss: addr = 677
3753125 [MEM] Mem hit: addr = 7ea, data = e0
3753135 [L2] Cache Allocate: addr = 677 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3753145 [L1] Cache Allocate: addr = 677 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3753145 [L1] Cache hit from L2: addr = 677, data = f7
3753145 [TEST] CPU read @0x369
3753155 [L1] Cache hit: addr = 369, data = c9
3753165 [TEST] CPU read @0x760
3753175 [L1] Cache miss: addr = 760
3753235 [L2] Cache miss: addr = 760
3754125 [MEM] Mem hit: addr = 677, data = 60
3754135 [L2] Cache Allocate: addr = 760 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3754145 [L1] Cache Allocate: addr = 760 data = 6f6e6d6c6b6a69686766656463626160
3754145 [L1] Cache hit from L2: addr = 760, data = 60
3754145 [TEST] CPU read @0x635
3754155 [L1] Cache miss: addr = 635
3754235 [L2] Cache miss: addr = 635
3755125 [MEM] Mem hit: addr = 760, data = 60
3755135 [L2] Cache Allocate: addr = 635 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3755145 [L1] Cache Allocate: addr = 635 data = 7f7e7d7c7b7a79787776757473727170
3755145 [L1] Cache hit from L2: addr = 635, data = 75
3755145 [TEST] CPU read @0x6cb
3755155 [L1] Cache miss: addr = 6cb
3755235 [L2] Cache hit: addr = 6cb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3755245 [L1] Cache Allocate: addr = 6cb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3755245 [L1] Cache hit from L2: addr = 6cb, data = ab
3755245 [TEST] CPU read @0x201
3755255 [L1] Cache miss: addr = 201
3755335 [L2] Cache miss: addr = 201
3756125 [MEM] Mem hit: addr = 635, data = 20
3756135 [L2] Cache Allocate: addr = 201 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3756145 [L1] Cache Allocate: addr = 201 data = 2f2e2d2c2b2a29282726252423222120
3756145 [L1] Cache hit from L2: addr = 201, data = 21
3756145 [TEST] CPU read @0x7aa
3756155 [L1] Cache miss: addr = 7aa
3756235 [L2] Cache miss: addr = 7aa
3757125 [MEM] Mem hit: addr = 201, data = 00
3757135 [L2] Cache Allocate: addr = 7aa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3757145 [L1] Cache Allocate: addr = 7aa data = 0f0e0d0c0b0a09080706050403020100
3757145 [L1] Cache hit from L2: addr = 7aa, data = 0a
3757145 [TEST] CPU read @0x431
3757155 [L1] Cache miss: addr = 431
3757235 [L2] Cache miss: addr = 431
3758125 [MEM] Mem hit: addr = 7aa, data = a0
3758135 [L2] Cache Allocate: addr = 431 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3758145 [L1] Cache Allocate: addr = 431 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3758145 [L1] Cache hit from L2: addr = 431, data = b1
3758145 [TEST] CPU read @0x31b
3758155 [L1] Cache miss: addr = 31b
3758235 [L2] Cache miss: addr = 31b
3759125 [MEM] Mem hit: addr = 431, data = 20
3759135 [L2] Cache Allocate: addr = 31b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3759145 [L1] Cache Allocate: addr = 31b data = 3f3e3d3c3b3a39383736353433323130
3759145 [L1] Cache hit from L2: addr = 31b, data = 3b
3759145 [TEST] CPU read @0x540
3759155 [L1] Cache miss: addr = 540
3759235 [L2] Cache hit: addr = 540, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3759245 [L1] Cache Allocate: addr = 540 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3759245 [L1] Cache hit from L2: addr = 540, data = c0
3759245 [TEST] CPU read @0x16d
3759255 [L1] Cache miss: addr = 16d
3759335 [L2] Cache hit: addr = 16d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3759345 [L1] Cache Allocate: addr = 16d data = 4f4e4d4c4b4a49484746454443424140
3759345 [L1] Cache hit from L2: addr = 16d, data = 4d
3759345 [TEST] CPU read @0x507
3759355 [L1] Cache miss: addr = 507
3759435 [L2] Cache miss: addr = 507
3760125 [MEM] Mem hit: addr = 31b, data = 00
3760135 [L2] Cache Allocate: addr = 507 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3760145 [L1] Cache Allocate: addr = 507 data = 0f0e0d0c0b0a09080706050403020100
3760145 [L1] Cache hit from L2: addr = 507, data = 07
3760145 [TEST] CPU read @0x4cb
3760155 [L1] Cache hit: addr = 4cb, data = eb
3760165 [TEST] CPU read @0x055
3760175 [L1] Cache miss: addr = 055
3760235 [L2] Cache miss: addr = 055
3761125 [MEM] Mem hit: addr = 507, data = 00
3761135 [L2] Cache Allocate: addr = 055 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3761145 [L1] Cache Allocate: addr = 055 data = 1f1e1d1c1b1a19181716151413121110
3761145 [L1] Cache hit from L2: addr = 055, data = 15
3761145 [TEST] CPU read @0x70e
3761155 [L1] Cache miss: addr = 70e
3761235 [L2] Cache miss: addr = 70e
3762125 [MEM] Mem hit: addr = 055, data = 40
3762135 [L2] Cache Allocate: addr = 70e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3762145 [L1] Cache Allocate: addr = 70e data = 4f4e4d4c4b4a49484746454443424140
3762145 [L1] Cache hit from L2: addr = 70e, data = 4e
3762145 [TEST] CPU read @0x134
3762155 [L1] Cache miss: addr = 134
3762235 [L2] Cache miss: addr = 134
3763125 [MEM] Mem hit: addr = 70e, data = 00
3763135 [L2] Cache Allocate: addr = 134 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3763145 [L1] Cache Allocate: addr = 134 data = 1f1e1d1c1b1a19181716151413121110
3763145 [L1] Cache hit from L2: addr = 134, data = 14
3763145 [TEST] CPU read @0x147
3763155 [L1] Cache miss: addr = 147
3763235 [L2] Cache miss: addr = 147
3764125 [MEM] Mem hit: addr = 134, data = 20
3764135 [L2] Cache Allocate: addr = 147 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3764145 [L1] Cache Allocate: addr = 147 data = 2f2e2d2c2b2a29282726252423222120
3764145 [L1] Cache hit from L2: addr = 147, data = 27
3764145 [TEST] CPU read @0x7e3
3764155 [L1] Cache miss: addr = 7e3
3764235 [L2] Cache miss: addr = 7e3
3765125 [MEM] Mem hit: addr = 147, data = 40
3765135 [L2] Cache Allocate: addr = 7e3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3765145 [L1] Cache Allocate: addr = 7e3 data = 4f4e4d4c4b4a49484746454443424140
3765145 [L1] Cache hit from L2: addr = 7e3, data = 43
3765145 [TEST] CPU read @0x425
3765155 [L1] Cache miss: addr = 425
3765235 [L2] Cache miss: addr = 425
3766125 [MEM] Mem hit: addr = 7e3, data = e0
3766135 [L2] Cache Allocate: addr = 425 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3766145 [L1] Cache Allocate: addr = 425 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3766145 [L1] Cache hit from L2: addr = 425, data = e5
3766145 [TEST] CPU read @0x068
3766155 [L1] Cache miss: addr = 068
3766235 [L2] Cache miss: addr = 068
3767125 [MEM] Mem hit: addr = 425, data = 20
3767135 [L2] Cache Allocate: addr = 068 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3767145 [L1] Cache Allocate: addr = 068 data = 2f2e2d2c2b2a29282726252423222120
3767145 [L1] Cache hit from L2: addr = 068, data = 28
3767145 [TEST] CPU read @0x429
3767155 [L1] Cache miss: addr = 429
3767235 [L2] Cache miss: addr = 429
3768125 [MEM] Mem hit: addr = 068, data = 60
3768135 [L2] Cache Allocate: addr = 429 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3768145 [L1] Cache Allocate: addr = 429 data = 6f6e6d6c6b6a69686766656463626160
3768145 [L1] Cache hit from L2: addr = 429, data = 69
3768145 [TEST] CPU read @0x508
3768155 [L1] Cache miss: addr = 508
3768235 [L2] Cache miss: addr = 508
3769125 [MEM] Mem hit: addr = 429, data = 20
3769135 [L2] Cache Allocate: addr = 508 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3769145 [L1] Cache Allocate: addr = 508 data = 2f2e2d2c2b2a29282726252423222120
3769145 [L1] Cache hit from L2: addr = 508, data = 28
3769145 [TEST] CPU read @0x169
3769155 [L1] Cache miss: addr = 169
3769235 [L2] Cache hit: addr = 169, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3769245 [L1] Cache Allocate: addr = 169 data = 4f4e4d4c4b4a49484746454443424140
3769245 [L1] Cache hit from L2: addr = 169, data = 49
3769245 [TEST] CPU read @0x443
3769255 [L1] Cache miss: addr = 443
3769335 [L2] Cache miss: addr = 443
3770125 [MEM] Mem hit: addr = 508, data = 00
3770135 [L2] Cache Allocate: addr = 443 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3770145 [L1] Cache Allocate: addr = 443 data = 0f0e0d0c0b0a09080706050403020100
3770145 [L1] Cache hit from L2: addr = 443, data = 03
3770145 [TEST] CPU read @0x49d
3770155 [L1] Cache miss: addr = 49d
3770235 [L2] Cache hit: addr = 49d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3770245 [L1] Cache Allocate: addr = 49d data = 2f2e2d2c2b2a29282726252423222120
3770245 [L1] Cache hit from L2: addr = 49d, data = 2d
3770245 [TEST] CPU read @0x68d
3770255 [L1] Cache miss: addr = 68d
3770335 [L2] Cache miss: addr = 68d
3771125 [MEM] Mem hit: addr = 443, data = 40
3771135 [L2] Cache Allocate: addr = 68d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3771145 [L1] Cache Allocate: addr = 68d data = 4f4e4d4c4b4a49484746454443424140
3771145 [L1] Cache hit from L2: addr = 68d, data = 4d
3771145 [TEST] CPU read @0x5c0
3771155 [L1] Cache miss: addr = 5c0
3771235 [L2] Cache hit: addr = 5c0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3771245 [L1] Cache Allocate: addr = 5c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3771245 [L1] Cache hit from L2: addr = 5c0, data = a0
3771245 [TEST] CPU read @0x25f
3771255 [L1] Cache miss: addr = 25f
3771335 [L2] Cache hit: addr = 25f, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3771345 [L1] Cache Allocate: addr = 25f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3771345 [L1] Cache hit from L2: addr = 25f, data = ef
3771345 [TEST] CPU read @0x033
3771355 [L1] Cache miss: addr = 033
3771435 [L2] Cache miss: addr = 033
3772125 [MEM] Mem hit: addr = 68d, data = 80
3772135 [L2] Cache Allocate: addr = 033 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3772145 [L1] Cache Allocate: addr = 033 data = 9f9e9d9c9b9a99989796959493929190
3772145 [L1] Cache hit from L2: addr = 033, data = 93
3772145 [TEST] CPU read @0x16c
3772155 [L1] Cache miss: addr = 16c
3772235 [L2] Cache hit: addr = 16c, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3772245 [L1] Cache Allocate: addr = 16c data = 4f4e4d4c4b4a49484746454443424140
3772245 [L1] Cache hit from L2: addr = 16c, data = 4c
3772245 [TEST] CPU read @0x645
3772255 [L1] Cache miss: addr = 645
3772335 [L2] Cache miss: addr = 645
3773125 [MEM] Mem hit: addr = 033, data = 20
3773135 [L2] Cache Allocate: addr = 645 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3773145 [L1] Cache Allocate: addr = 645 data = 2f2e2d2c2b2a29282726252423222120
3773145 [L1] Cache hit from L2: addr = 645, data = 25
3773145 [TEST] CPU read @0x1ae
3773155 [L1] Cache miss: addr = 1ae
3773235 [L2] Cache miss: addr = 1ae
3774125 [MEM] Mem hit: addr = 645, data = 40
3774135 [L2] Cache Allocate: addr = 1ae data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3774145 [L1] Cache Allocate: addr = 1ae data = 4f4e4d4c4b4a49484746454443424140
3774145 [L1] Cache hit from L2: addr = 1ae, data = 4e
3774145 [TEST] CPU read @0x092
3774155 [L1] Cache miss: addr = 092
3774235 [L2] Cache miss: addr = 092
3775125 [MEM] Mem hit: addr = 1ae, data = a0
3775135 [L2] Cache Allocate: addr = 092 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3775145 [L1] Cache Allocate: addr = 092 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3775145 [L1] Cache hit from L2: addr = 092, data = b2
3775145 [TEST] CPU read @0x77c
3775155 [L1] Cache miss: addr = 77c
3775235 [L2] Cache miss: addr = 77c
3776125 [MEM] Mem hit: addr = 092, data = 80
3776135 [L2] Cache Allocate: addr = 77c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3776145 [L1] Cache Allocate: addr = 77c data = 9f9e9d9c9b9a99989796959493929190
3776145 [L1] Cache hit from L2: addr = 77c, data = 9c
3776145 [TEST] CPU read @0x0a1
3776155 [L1] Cache miss: addr = 0a1
3776235 [L2] Cache miss: addr = 0a1
3777125 [MEM] Mem hit: addr = 77c, data = 60
3777135 [L2] Cache Allocate: addr = 0a1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3777145 [L1] Cache Allocate: addr = 0a1 data = 6f6e6d6c6b6a69686766656463626160
3777145 [L1] Cache hit from L2: addr = 0a1, data = 61
3777145 [TEST] CPU read @0x694
3777155 [L1] Cache hit: addr = 694, data = b4
3777165 [TEST] CPU read @0x146
3777175 [L1] Cache miss: addr = 146
3777235 [L2] Cache miss: addr = 146
3778125 [MEM] Mem hit: addr = 0a1, data = a0
3778135 [L2] Cache Allocate: addr = 146 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3778145 [L1] Cache Allocate: addr = 146 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3778145 [L1] Cache hit from L2: addr = 146, data = a6
3778145 [TEST] CPU read @0x45e
3778155 [L1] Cache miss: addr = 45e
3778235 [L2] Cache miss: addr = 45e
3779125 [MEM] Mem hit: addr = 146, data = 40
3779135 [L2] Cache Allocate: addr = 45e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3779145 [L1] Cache Allocate: addr = 45e data = 5f5e5d5c5b5a59585756555453525150
3779145 [L1] Cache hit from L2: addr = 45e, data = 5e
3779145 [TEST] CPU read @0x68d
3779155 [L1] Cache miss: addr = 68d
3779235 [L2] Cache miss: addr = 68d
3780125 [MEM] Mem hit: addr = 45e, data = 40
3780135 [L2] Cache Allocate: addr = 68d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3780145 [L1] Cache Allocate: addr = 68d data = 4f4e4d4c4b4a49484746454443424140
3780145 [L1] Cache hit from L2: addr = 68d, data = 4d
3780145 [TEST] CPU read @0x0bf
3780155 [L1] Cache miss: addr = 0bf
3780235 [L2] Cache hit: addr = 0bf, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3780245 [L1] Cache Allocate: addr = 0bf data = 6f6e6d6c6b6a69686766656463626160
3780245 [L1] Cache hit from L2: addr = 0bf, data = 6f
3780245 [TEST] CPU read @0x035
3780255 [L1] Cache miss: addr = 035
3780335 [L2] Cache miss: addr = 035
3781125 [MEM] Mem hit: addr = 68d, data = 80
3781135 [L2] Cache Allocate: addr = 035 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3781145 [L1] Cache Allocate: addr = 035 data = 9f9e9d9c9b9a99989796959493929190
3781145 [L1] Cache hit from L2: addr = 035, data = 95
3781145 [TEST] CPU read @0x47d
3781155 [L1] Cache miss: addr = 47d
3781235 [L2] Cache miss: addr = 47d
3782125 [MEM] Mem hit: addr = 035, data = 20
3782135 [L2] Cache Allocate: addr = 47d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3782145 [L1] Cache Allocate: addr = 47d data = 3f3e3d3c3b3a39383736353433323130
3782145 [L1] Cache hit from L2: addr = 47d, data = 3d
3782145 [TEST] CPU read @0x6d9
3782155 [L1] Cache hit: addr = 6d9, data = b9
3782165 [TEST] CPU read @0x736
3782175 [L1] Cache miss: addr = 736
3782235 [L2] Cache miss: addr = 736
3783125 [MEM] Mem hit: addr = 47d, data = 60
3783135 [L2] Cache Allocate: addr = 736 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3783145 [L1] Cache Allocate: addr = 736 data = 7f7e7d7c7b7a79787776757473727170
3783145 [L1] Cache hit from L2: addr = 736, data = 76
3783145 [TEST] CPU read @0x2c4
3783155 [L1] Cache miss: addr = 2c4
3783235 [L2] Cache miss: addr = 2c4
3784125 [MEM] Mem hit: addr = 736, data = 20
3784135 [L2] Cache Allocate: addr = 2c4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3784145 [L1] Cache Allocate: addr = 2c4 data = 2f2e2d2c2b2a29282726252423222120
3784145 [L1] Cache hit from L2: addr = 2c4, data = 24
3784145 [TEST] CPU read @0x747
3784155 [L1] Cache miss: addr = 747
3784235 [L2] Cache miss: addr = 747
3785125 [MEM] Mem hit: addr = 2c4, data = c0
3785135 [L2] Cache Allocate: addr = 747 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3785145 [L1] Cache Allocate: addr = 747 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3785145 [L1] Cache hit from L2: addr = 747, data = c7
3785145 [TEST] CPU read @0x3c3
3785155 [L1] Cache miss: addr = 3c3
3785235 [L2] Cache miss: addr = 3c3
3786125 [MEM] Mem hit: addr = 747, data = 40
3786135 [L2] Cache Allocate: addr = 3c3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3786145 [L1] Cache Allocate: addr = 3c3 data = 4f4e4d4c4b4a49484746454443424140
3786145 [L1] Cache hit from L2: addr = 3c3, data = 43
3786145 [TEST] CPU read @0x28d
3786155 [L1] Cache miss: addr = 28d
3786235 [L2] Cache miss: addr = 28d
3787125 [MEM] Mem hit: addr = 3c3, data = c0
3787135 [L2] Cache Allocate: addr = 28d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3787145 [L1] Cache Allocate: addr = 28d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3787145 [L1] Cache hit from L2: addr = 28d, data = cd
3787145 [TEST] CPU read @0x560
3787155 [L1] Cache miss: addr = 560
3787235 [L2] Cache miss: addr = 560
3788125 [MEM] Mem hit: addr = 28d, data = 80
3788135 [L2] Cache Allocate: addr = 560 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3788145 [L1] Cache Allocate: addr = 560 data = 8f8e8d8c8b8a89888786858483828180
3788145 [L1] Cache hit from L2: addr = 560, data = 80
3788145 [TEST] CPU read @0x35f
3788155 [L1] Cache miss: addr = 35f
3788235 [L2] Cache miss: addr = 35f
3789125 [MEM] Mem hit: addr = 560, data = 60
3789135 [L2] Cache Allocate: addr = 35f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3789145 [L1] Cache Allocate: addr = 35f data = 7f7e7d7c7b7a79787776757473727170
3789145 [L1] Cache hit from L2: addr = 35f, data = 7f
3789145 [TEST] CPU read @0x60c
3789155 [L1] Cache miss: addr = 60c
3789235 [L2] Cache miss: addr = 60c
3790125 [MEM] Mem hit: addr = 35f, data = 40
3790135 [L2] Cache Allocate: addr = 60c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3790145 [L1] Cache Allocate: addr = 60c data = 4f4e4d4c4b4a49484746454443424140
3790145 [L1] Cache hit from L2: addr = 60c, data = 4c
3790145 [TEST] CPU read @0x6c3
3790155 [L1] Cache miss: addr = 6c3
3790235 [L2] Cache hit: addr = 6c3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3790245 [L1] Cache Allocate: addr = 6c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3790245 [L1] Cache hit from L2: addr = 6c3, data = a3
3790245 [TEST] CPU read @0x66f
3790255 [L1] Cache miss: addr = 66f
3790335 [L2] Cache miss: addr = 66f
3791125 [MEM] Mem hit: addr = 60c, data = 00
3791135 [L2] Cache Allocate: addr = 66f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3791145 [L1] Cache Allocate: addr = 66f data = 0f0e0d0c0b0a09080706050403020100
3791145 [L1] Cache hit from L2: addr = 66f, data = 0f
3791145 [TEST] CPU read @0x6fe
3791155 [L1] Cache miss: addr = 6fe
3791235 [L2] Cache miss: addr = 6fe
3792125 [MEM] Mem hit: addr = 66f, data = 60
3792135 [L2] Cache Allocate: addr = 6fe data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3792145 [L1] Cache Allocate: addr = 6fe data = 7f7e7d7c7b7a79787776757473727170
3792145 [L1] Cache hit from L2: addr = 6fe, data = 7e
3792145 [TEST] CPU read @0x18e
3792155 [L1] Cache miss: addr = 18e
3792235 [L2] Cache miss: addr = 18e
3793125 [MEM] Mem hit: addr = 6fe, data = e0
3793135 [L2] Cache Allocate: addr = 18e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3793145 [L1] Cache Allocate: addr = 18e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3793145 [L1] Cache hit from L2: addr = 18e, data = ee
3793145 [TEST] CPU read @0x3b6
3793155 [L1] Cache miss: addr = 3b6
3793235 [L2] Cache miss: addr = 3b6
3794125 [MEM] Mem hit: addr = 18e, data = 80
3794135 [L2] Cache Allocate: addr = 3b6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3794145 [L1] Cache Allocate: addr = 3b6 data = 9f9e9d9c9b9a99989796959493929190
3794145 [L1] Cache hit from L2: addr = 3b6, data = 96
3794145 [TEST] CPU read @0x340
3794155 [L1] Cache miss: addr = 340
3794235 [L2] Cache miss: addr = 340
3795125 [MEM] Mem hit: addr = 3b6, data = a0
3795135 [L2] Cache Allocate: addr = 340 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3795145 [L1] Cache Allocate: addr = 340 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3795145 [L1] Cache hit from L2: addr = 340, data = a0
3795145 [TEST] CPU read @0x63f
3795155 [L1] Cache miss: addr = 63f
3795235 [L2] Cache miss: addr = 63f
3796125 [MEM] Mem hit: addr = 340, data = 40
3796135 [L2] Cache Allocate: addr = 63f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3796145 [L1] Cache Allocate: addr = 63f data = 5f5e5d5c5b5a59585756555453525150
3796145 [L1] Cache hit from L2: addr = 63f, data = 5f
3796145 [TEST] CPU read @0x5b3
3796155 [L1] Cache hit: addr = 5b3, data = 93
3796165 [TEST] CPU read @0x6b0
3796175 [L1] Cache miss: addr = 6b0
3796235 [L2] Cache miss: addr = 6b0
3797125 [MEM] Mem hit: addr = 63f, data = 20
3797135 [L2] Cache Allocate: addr = 6b0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3797145 [L1] Cache Allocate: addr = 6b0 data = 3f3e3d3c3b3a39383736353433323130
3797145 [L1] Cache hit from L2: addr = 6b0, data = 30
3797145 [TEST] CPU read @0x726
3797155 [L1] Cache miss: addr = 726
3797235 [L2] Cache miss: addr = 726
3798125 [MEM] Mem hit: addr = 6b0, data = a0
3798135 [L2] Cache Allocate: addr = 726 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3798145 [L1] Cache Allocate: addr = 726 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3798145 [L1] Cache hit from L2: addr = 726, data = a6
3798145 [TEST] CPU read @0x683
3798155 [L1] Cache miss: addr = 683
3798235 [L2] Cache miss: addr = 683
3799125 [MEM] Mem hit: addr = 726, data = 20
3799135 [L2] Cache Allocate: addr = 683 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3799145 [L1] Cache Allocate: addr = 683 data = 2f2e2d2c2b2a29282726252423222120
3799145 [L1] Cache hit from L2: addr = 683, data = 23
3799145 [TEST] CPU read @0x3ae
3799155 [L1] Cache miss: addr = 3ae
3799235 [L2] Cache miss: addr = 3ae
3800125 [MEM] Mem hit: addr = 683, data = 80
3800135 [L2] Cache Allocate: addr = 3ae data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3800145 [L1] Cache Allocate: addr = 3ae data = 8f8e8d8c8b8a89888786858483828180
3800145 [L1] Cache hit from L2: addr = 3ae, data = 8e
3800145 [TEST] CPU read @0x0f7
3800155 [L1] Cache miss: addr = 0f7
3800235 [L2] Cache miss: addr = 0f7
3801125 [MEM] Mem hit: addr = 3ae, data = a0
3801135 [L2] Cache Allocate: addr = 0f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3801145 [L1] Cache Allocate: addr = 0f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3801145 [L1] Cache hit from L2: addr = 0f7, data = b7
3801145 [TEST] CPU read @0x43d
3801155 [L1] Cache miss: addr = 43d
3801235 [L2] Cache miss: addr = 43d
3802125 [MEM] Mem hit: addr = 0f7, data = e0
3802135 [L2] Cache Allocate: addr = 43d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3802145 [L1] Cache Allocate: addr = 43d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3802145 [L1] Cache hit from L2: addr = 43d, data = fd
3802145 [TEST] CPU read @0x3b7
3802155 [L1] Cache miss: addr = 3b7
3802235 [L2] Cache miss: addr = 3b7
3803125 [MEM] Mem hit: addr = 43d, data = 20
3803135 [L2] Cache Allocate: addr = 3b7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3803145 [L1] Cache Allocate: addr = 3b7 data = 3f3e3d3c3b3a39383736353433323130
3803145 [L1] Cache hit from L2: addr = 3b7, data = 37
3803145 [TEST] CPU read @0x3bc
3803155 [L1] Cache hit: addr = 3bc, data = 3c
3803165 [TEST] CPU read @0x4ec
3803175 [L1] Cache miss: addr = 4ec
3803235 [L2] Cache hit: addr = 4ec, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3803245 [L1] Cache Allocate: addr = 4ec data = 8f8e8d8c8b8a89888786858483828180
3803245 [L1] Cache hit from L2: addr = 4ec, data = 8c
3803245 [TEST] CPU read @0x101
3803255 [L1] Cache miss: addr = 101
3803335 [L2] Cache miss: addr = 101
3804125 [MEM] Mem hit: addr = 3b7, data = a0
3804135 [L2] Cache Allocate: addr = 101 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3804145 [L1] Cache Allocate: addr = 101 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3804145 [L1] Cache hit from L2: addr = 101, data = a1
3804145 [TEST] CPU read @0x5a0
3804155 [L1] Cache miss: addr = 5a0
3804235 [L2] Cache hit: addr = 5a0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3804245 [L1] Cache Allocate: addr = 5a0 data = 8f8e8d8c8b8a89888786858483828180
3804245 [L1] Cache hit from L2: addr = 5a0, data = 80
3804245 [TEST] CPU read @0x653
3804255 [L1] Cache miss: addr = 653
3804335 [L2] Cache miss: addr = 653
3805125 [MEM] Mem hit: addr = 101, data = 00
3805135 [L2] Cache Allocate: addr = 653 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3805145 [L1] Cache Allocate: addr = 653 data = 1f1e1d1c1b1a19181716151413121110
3805145 [L1] Cache hit from L2: addr = 653, data = 13
3805145 [TEST] CPU read @0x69d
3805155 [L1] Cache hit: addr = 69d, data = bd
3805165 [TEST] CPU read @0x14b
3805175 [L1] Cache miss: addr = 14b
3805235 [L2] Cache miss: addr = 14b
3806125 [MEM] Mem hit: addr = 653, data = 40
3806135 [L2] Cache Allocate: addr = 14b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3806145 [L1] Cache Allocate: addr = 14b data = 4f4e4d4c4b4a49484746454443424140
3806145 [L1] Cache hit from L2: addr = 14b, data = 4b
3806145 [TEST] CPU read @0x4f1
3806155 [L1] Cache miss: addr = 4f1
3806235 [L2] Cache hit: addr = 4f1, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3806245 [L1] Cache Allocate: addr = 4f1 data = 8f8e8d8c8b8a89888786858483828180
3806245 [L1] Cache hit from L2: addr = 4f1, data = 81
3806245 [TEST] CPU read @0x592
3806255 [L1] Cache miss: addr = 592
3806335 [L2] Cache miss: addr = 592
3807125 [MEM] Mem hit: addr = 14b, data = 40
3807135 [L2] Cache Allocate: addr = 592 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3807145 [L1] Cache Allocate: addr = 592 data = 5f5e5d5c5b5a59585756555453525150
3807145 [L1] Cache hit from L2: addr = 592, data = 52
3807145 [TEST] CPU read @0x24d
3807155 [L1] Cache hit: addr = 24d, data = ed
3807165 [TEST] CPU read @0x6c8
3807175 [L1] Cache miss: addr = 6c8
3807235 [L2] Cache hit: addr = 6c8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3807245 [L1] Cache Allocate: addr = 6c8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3807245 [L1] Cache hit from L2: addr = 6c8, data = a8
3807245 [TEST] CPU read @0x366
3807255 [L1] Cache hit: addr = 366, data = c6
3807265 [TEST] CPU read @0x6cb
3807275 [L1] Cache hit: addr = 6cb, data = ab
3807285 [TEST] CPU read @0x2e6
3807295 [L1] Cache hit: addr = 2e6, data = c6
3807305 [TEST] CPU read @0x08e
3807315 [L1] Cache miss: addr = 08e
3807335 [L2] Cache miss: addr = 08e
3808125 [MEM] Mem hit: addr = 592, data = 80
3808135 [L2] Cache Allocate: addr = 08e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3808145 [L1] Cache Allocate: addr = 08e data = 8f8e8d8c8b8a89888786858483828180
3808145 [L1] Cache hit from L2: addr = 08e, data = 8e
3808145 [TEST] CPU read @0x790
3808155 [L1] Cache miss: addr = 790
3808235 [L2] Cache miss: addr = 790
3809125 [MEM] Mem hit: addr = 08e, data = 80
3809135 [L2] Cache Allocate: addr = 790 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3809145 [L1] Cache Allocate: addr = 790 data = 9f9e9d9c9b9a99989796959493929190
3809145 [L1] Cache hit from L2: addr = 790, data = 90
3809145 [TEST] CPU read @0x37d
3809155 [L1] Cache hit: addr = 37d, data = cd
3809165 [TEST] CPU read @0x7d1
3809175 [L1] Cache miss: addr = 7d1
3809235 [L2] Cache hit: addr = 7d1, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3809245 [L1] Cache Allocate: addr = 7d1 data = 4f4e4d4c4b4a49484746454443424140
3809245 [L1] Cache hit from L2: addr = 7d1, data = 41
3809245 [TEST] CPU read @0x0d2
3809255 [L1] Cache miss: addr = 0d2
3809335 [L2] Cache miss: addr = 0d2
3810125 [MEM] Mem hit: addr = 790, data = 80
3810135 [L2] Cache Allocate: addr = 0d2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3810145 [L1] Cache Allocate: addr = 0d2 data = 9f9e9d9c9b9a99989796959493929190
3810145 [L1] Cache hit from L2: addr = 0d2, data = 92
3810145 [TEST] CPU read @0x090
3810155 [L1] Cache miss: addr = 090
3810235 [L2] Cache miss: addr = 090
3811125 [MEM] Mem hit: addr = 0d2, data = c0
3811135 [L2] Cache Allocate: addr = 090 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3811145 [L1] Cache Allocate: addr = 090 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3811145 [L1] Cache hit from L2: addr = 090, data = d0
3811145 [TEST] CPU read @0x098
3811155 [L1] Cache hit: addr = 098, data = d8
3811165 [TEST] CPU read @0x72c
3811175 [L1] Cache miss: addr = 72c
3811235 [L2] Cache miss: addr = 72c
3812125 [MEM] Mem hit: addr = 090, data = 80
3812135 [L2] Cache Allocate: addr = 72c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3812145 [L1] Cache Allocate: addr = 72c data = 8f8e8d8c8b8a89888786858483828180
3812145 [L1] Cache hit from L2: addr = 72c, data = 8c
3812145 [TEST] CPU read @0x36e
3812155 [L1] Cache hit: addr = 36e, data = ce
3812165 [TEST] CPU read @0x783
3812175 [L1] Cache miss: addr = 783
3812235 [L2] Cache miss: addr = 783
3813125 [MEM] Mem hit: addr = 72c, data = 20
3813135 [L2] Cache Allocate: addr = 783 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3813145 [L1] Cache Allocate: addr = 783 data = 2f2e2d2c2b2a29282726252423222120
3813145 [L1] Cache hit from L2: addr = 783, data = 23
3813145 [TEST] CPU read @0x264
3813155 [L1] Cache miss: addr = 264
3813235 [L2] Cache miss: addr = 264
3814125 [MEM] Mem hit: addr = 783, data = 80
3814135 [L2] Cache Allocate: addr = 264 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3814145 [L1] Cache Allocate: addr = 264 data = 8f8e8d8c8b8a89888786858483828180
3814145 [L1] Cache hit from L2: addr = 264, data = 84
3814145 [TEST] CPU read @0x0ca
3814155 [L1] Cache miss: addr = 0ca
3814235 [L2] Cache miss: addr = 0ca
3815125 [MEM] Mem hit: addr = 264, data = 60
3815135 [L2] Cache Allocate: addr = 0ca data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3815145 [L1] Cache Allocate: addr = 0ca data = 6f6e6d6c6b6a69686766656463626160
3815145 [L1] Cache hit from L2: addr = 0ca, data = 6a
3815145 [TEST] CPU read @0x53d
3815155 [L1] Cache miss: addr = 53d
3815235 [L2] Cache miss: addr = 53d
3816125 [MEM] Mem hit: addr = 0ca, data = c0
3816135 [L2] Cache Allocate: addr = 53d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3816145 [L1] Cache Allocate: addr = 53d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3816145 [L1] Cache hit from L2: addr = 53d, data = dd
3816145 [TEST] CPU read @0x5be
3816155 [L1] Cache hit: addr = 5be, data = 9e
3816165 [TEST] CPU read @0x6e1
3816175 [L1] Cache miss: addr = 6e1
3816235 [L2] Cache miss: addr = 6e1
3817125 [MEM] Mem hit: addr = 53d, data = 20
3817135 [L2] Cache Allocate: addr = 6e1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3817145 [L1] Cache Allocate: addr = 6e1 data = 2f2e2d2c2b2a29282726252423222120
3817145 [L1] Cache hit from L2: addr = 6e1, data = 21
3817145 [TEST] CPU read @0x008
3817155 [L1] Cache miss: addr = 008
3817235 [L2] Cache miss: addr = 008
3818125 [MEM] Mem hit: addr = 6e1, data = e0
3818135 [L2] Cache Allocate: addr = 008 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3818145 [L1] Cache Allocate: addr = 008 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3818145 [L1] Cache hit from L2: addr = 008, data = e8
3818145 [TEST] CPU read @0x1f8
3818155 [L1] Cache miss: addr = 1f8
3818235 [L2] Cache miss: addr = 1f8
3819125 [MEM] Mem hit: addr = 008, data = 00
3819135 [L2] Cache Allocate: addr = 1f8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3819145 [L1] Cache Allocate: addr = 1f8 data = 1f1e1d1c1b1a19181716151413121110
3819145 [L1] Cache hit from L2: addr = 1f8, data = 18
3819145 [TEST] CPU read @0x6b2
3819155 [L1] Cache miss: addr = 6b2
3819235 [L2] Cache miss: addr = 6b2
3820125 [MEM] Mem hit: addr = 1f8, data = e0
3820135 [L2] Cache Allocate: addr = 6b2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3820145 [L1] Cache Allocate: addr = 6b2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3820145 [L1] Cache hit from L2: addr = 6b2, data = f2
3820145 [TEST] CPU read @0x5f4
3820155 [L1] Cache miss: addr = 5f4
3820235 [L2] Cache miss: addr = 5f4
3821125 [MEM] Mem hit: addr = 6b2, data = a0
3821135 [L2] Cache Allocate: addr = 5f4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3821145 [L1] Cache Allocate: addr = 5f4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3821145 [L1] Cache hit from L2: addr = 5f4, data = b4
3821145 [TEST] CPU read @0x3e0
3821155 [L1] Cache miss: addr = 3e0
3821235 [L2] Cache hit: addr = 3e0, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3821245 [L1] Cache Allocate: addr = 3e0 data = 6f6e6d6c6b6a69686766656463626160
3821245 [L1] Cache hit from L2: addr = 3e0, data = 60
3821245 [TEST] CPU read @0x38c
3821255 [L1] Cache miss: addr = 38c
3821335 [L2] Cache miss: addr = 38c
3822125 [MEM] Mem hit: addr = 5f4, data = e0
3822135 [L2] Cache Allocate: addr = 38c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3822145 [L1] Cache Allocate: addr = 38c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3822145 [L1] Cache hit from L2: addr = 38c, data = ec
3822145 [TEST] CPU read @0x795
3822155 [L1] Cache miss: addr = 795
3822235 [L2] Cache miss: addr = 795
3823125 [MEM] Mem hit: addr = 38c, data = 80
3823135 [L2] Cache Allocate: addr = 795 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3823145 [L1] Cache Allocate: addr = 795 data = 9f9e9d9c9b9a99989796959493929190
3823145 [L1] Cache hit from L2: addr = 795, data = 95
3823145 [TEST] CPU read @0x047
3823155 [L1] Cache miss: addr = 047
3823235 [L2] Cache miss: addr = 047
3824125 [MEM] Mem hit: addr = 795, data = 80
3824135 [L2] Cache Allocate: addr = 047 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3824145 [L1] Cache Allocate: addr = 047 data = 8f8e8d8c8b8a89888786858483828180
3824145 [L1] Cache hit from L2: addr = 047, data = 87
3824145 [TEST] CPU read @0x23e
3824155 [L1] Cache miss: addr = 23e
3824235 [L2] Cache hit: addr = 23e, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3824245 [L1] Cache Allocate: addr = 23e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3824245 [L1] Cache hit from L2: addr = 23e, data = ee
3824245 [TEST] CPU read @0x1b0
3824255 [L1] Cache miss: addr = 1b0
3824335 [L2] Cache miss: addr = 1b0
3825125 [MEM] Mem hit: addr = 047, data = 40
3825135 [L2] Cache Allocate: addr = 1b0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3825145 [L1] Cache Allocate: addr = 1b0 data = 5f5e5d5c5b5a59585756555453525150
3825145 [L1] Cache hit from L2: addr = 1b0, data = 50
3825145 [TEST] CPU read @0x491
3825155 [L1] Cache miss: addr = 491
3825235 [L2] Cache hit: addr = 491, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3825245 [L1] Cache Allocate: addr = 491 data = 2f2e2d2c2b2a29282726252423222120
3825245 [L1] Cache hit from L2: addr = 491, data = 21
3825245 [TEST] CPU read @0x320
3825255 [L1] Cache miss: addr = 320
3825335 [L2] Cache miss: addr = 320
3826125 [MEM] Mem hit: addr = 1b0, data = a0
3826135 [L2] Cache Allocate: addr = 320 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3826145 [L1] Cache Allocate: addr = 320 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3826145 [L1] Cache hit from L2: addr = 320, data = a0
3826145 [TEST] CPU read @0x4fe
3826155 [L1] Cache miss: addr = 4fe
3826235 [L2] Cache hit: addr = 4fe, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3826245 [L1] Cache Allocate: addr = 4fe data = 8f8e8d8c8b8a89888786858483828180
3826245 [L1] Cache hit from L2: addr = 4fe, data = 8e
3826245 [TEST] CPU read @0x59f
3826255 [L1] Cache miss: addr = 59f
3826335 [L2] Cache miss: addr = 59f
3827125 [MEM] Mem hit: addr = 320, data = 20
3827135 [L2] Cache Allocate: addr = 59f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3827145 [L1] Cache Allocate: addr = 59f data = 3f3e3d3c3b3a39383736353433323130
3827145 [L1] Cache hit from L2: addr = 59f, data = 3f
3827145 [TEST] CPU read @0x0be
3827155 [L1] Cache miss: addr = 0be
3827235 [L2] Cache miss: addr = 0be
3828125 [MEM] Mem hit: addr = 59f, data = 80
3828135 [L2] Cache Allocate: addr = 0be data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3828145 [L1] Cache Allocate: addr = 0be data = 9f9e9d9c9b9a99989796959493929190
3828145 [L1] Cache hit from L2: addr = 0be, data = 9e
3828145 [TEST] CPU read @0x318
3828155 [L1] Cache miss: addr = 318
3828235 [L2] Cache miss: addr = 318
3829125 [MEM] Mem hit: addr = 0be, data = a0
3829135 [L2] Cache Allocate: addr = 318 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3829145 [L1] Cache Allocate: addr = 318 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3829145 [L1] Cache hit from L2: addr = 318, data = b8
3829145 [TEST] CPU read @0x49e
3829155 [L1] Cache miss: addr = 49e
3829235 [L2] Cache hit: addr = 49e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3829245 [L1] Cache Allocate: addr = 49e data = 2f2e2d2c2b2a29282726252423222120
3829245 [L1] Cache hit from L2: addr = 49e, data = 2e
3829245 [TEST] CPU read @0x3ba
3829255 [L1] Cache miss: addr = 3ba
3829335 [L2] Cache miss: addr = 3ba
3830125 [MEM] Mem hit: addr = 318, data = 00
3830135 [L2] Cache Allocate: addr = 3ba data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3830145 [L1] Cache Allocate: addr = 3ba data = 1f1e1d1c1b1a19181716151413121110
3830145 [L1] Cache hit from L2: addr = 3ba, data = 1a
3830145 [TEST] CPU read @0x388
3830155 [L1] Cache miss: addr = 388
3830235 [L2] Cache miss: addr = 388
3831125 [MEM] Mem hit: addr = 3ba, data = a0
3831135 [L2] Cache Allocate: addr = 388 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3831145 [L1] Cache Allocate: addr = 388 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3831145 [L1] Cache hit from L2: addr = 388, data = a8
3831145 [TEST] CPU read @0x503
3831155 [L1] Cache miss: addr = 503
3831235 [L2] Cache miss: addr = 503
3832125 [MEM] Mem hit: addr = 388, data = 80
3832135 [L2] Cache Allocate: addr = 503 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3832145 [L1] Cache Allocate: addr = 503 data = 8f8e8d8c8b8a89888786858483828180
3832145 [L1] Cache hit from L2: addr = 503, data = 83
3832145 [TEST] CPU read @0x412
3832155 [L1] Cache miss: addr = 412
3832235 [L2] Cache miss: addr = 412
3833125 [MEM] Mem hit: addr = 503, data = 00
3833135 [L2] Cache Allocate: addr = 412 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3833145 [L1] Cache Allocate: addr = 412 data = 1f1e1d1c1b1a19181716151413121110
3833145 [L1] Cache hit from L2: addr = 412, data = 12
3833145 [TEST] CPU read @0x00f
3833155 [L1] Cache miss: addr = 00f
3833235 [L2] Cache miss: addr = 00f
3834125 [MEM] Mem hit: addr = 412, data = 00
3834135 [L2] Cache Allocate: addr = 00f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3834145 [L1] Cache Allocate: addr = 00f data = 0f0e0d0c0b0a09080706050403020100
3834145 [L1] Cache hit from L2: addr = 00f, data = 0f
3834145 [TEST] CPU read @0x3c9
3834155 [L1] Cache miss: addr = 3c9
3834235 [L2] Cache miss: addr = 3c9
3835125 [MEM] Mem hit: addr = 00f, data = 00
3835135 [L2] Cache Allocate: addr = 3c9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3835145 [L1] Cache Allocate: addr = 3c9 data = 0f0e0d0c0b0a09080706050403020100
3835145 [L1] Cache hit from L2: addr = 3c9, data = 09
3835145 [TEST] CPU read @0x3df
3835155 [L1] Cache miss: addr = 3df
3835235 [L2] Cache hit: addr = 3df, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3835245 [L1] Cache Allocate: addr = 3df data = 0f0e0d0c0b0a09080706050403020100
3835245 [L1] Cache hit from L2: addr = 3df, data = 0f
3835245 [TEST] CPU read @0x4b3
3835255 [L1] Cache miss: addr = 4b3
3835335 [L2] Cache miss: addr = 4b3
3836125 [MEM] Mem hit: addr = 3c9, data = c0
3836135 [L2] Cache Allocate: addr = 4b3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3836145 [L1] Cache Allocate: addr = 4b3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3836145 [L1] Cache hit from L2: addr = 4b3, data = d3
3836145 [TEST] CPU read @0x266
3836155 [L1] Cache miss: addr = 266
3836235 [L2] Cache miss: addr = 266
3837125 [MEM] Mem hit: addr = 4b3, data = a0
3837135 [L2] Cache Allocate: addr = 266 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3837145 [L1] Cache Allocate: addr = 266 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3837145 [L1] Cache hit from L2: addr = 266, data = a6
3837145 [TEST] CPU read @0x649
3837155 [L1] Cache miss: addr = 649
3837235 [L2] Cache miss: addr = 649
3838125 [MEM] Mem hit: addr = 266, data = 60
3838135 [L2] Cache Allocate: addr = 649 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3838145 [L1] Cache Allocate: addr = 649 data = 6f6e6d6c6b6a69686766656463626160
3838145 [L1] Cache hit from L2: addr = 649, data = 69
3838145 [TEST] CPU read @0x026
3838155 [L1] Cache miss: addr = 026
3838235 [L2] Cache miss: addr = 026
3839125 [MEM] Mem hit: addr = 649, data = 40
3839135 [L2] Cache Allocate: addr = 026 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3839145 [L1] Cache Allocate: addr = 026 data = 4f4e4d4c4b4a49484746454443424140
3839145 [L1] Cache hit from L2: addr = 026, data = 46
3839145 [TEST] CPU read @0x4bc
3839155 [L1] Cache hit: addr = 4bc, data = dc
3839165 [TEST] CPU read @0x1eb
3839175 [L1] Cache miss: addr = 1eb
3839235 [L2] Cache miss: addr = 1eb
3840125 [MEM] Mem hit: addr = 026, data = 20
3840135 [L2] Cache Allocate: addr = 1eb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3840145 [L1] Cache Allocate: addr = 1eb data = 2f2e2d2c2b2a29282726252423222120
3840145 [L1] Cache hit from L2: addr = 1eb, data = 2b
3840145 [TEST] CPU read @0x2e3
3840155 [L1] Cache hit: addr = 2e3, data = c3
3840165 [TEST] CPU read @0x25b
3840175 [L1] Cache miss: addr = 25b
3840235 [L2] Cache hit: addr = 25b, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3840245 [L1] Cache Allocate: addr = 25b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3840245 [L1] Cache hit from L2: addr = 25b, data = eb
3840245 [TEST] CPU read @0x25d
3840255 [L1] Cache hit: addr = 25d, data = ed
3840265 [TEST] CPU read @0x216
3840275 [L1] Cache miss: addr = 216
3840335 [L2] Cache miss: addr = 216
3841125 [MEM] Mem hit: addr = 1eb, data = e0
3841135 [L2] Cache Allocate: addr = 216 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3841145 [L1] Cache Allocate: addr = 216 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3841145 [L1] Cache hit from L2: addr = 216, data = f6
3841145 [TEST] CPU read @0x2fa
3841155 [L1] Cache miss: addr = 2fa
3841235 [L2] Cache hit: addr = 2fa, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3841245 [L1] Cache Allocate: addr = 2fa data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3841245 [L1] Cache hit from L2: addr = 2fa, data = ca
3841245 [TEST] CPU read @0x622
3841255 [L1] Cache miss: addr = 622
3841335 [L2] Cache miss: addr = 622
3842125 [MEM] Mem hit: addr = 216, data = 00
3842135 [L2] Cache Allocate: addr = 622 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3842145 [L1] Cache Allocate: addr = 622 data = 0f0e0d0c0b0a09080706050403020100
3842145 [L1] Cache hit from L2: addr = 622, data = 02
3842145 [TEST] CPU read @0x2cc
3842155 [L1] Cache miss: addr = 2cc
3842235 [L2] Cache miss: addr = 2cc
3843125 [MEM] Mem hit: addr = 622, data = 20
3843135 [L2] Cache Allocate: addr = 2cc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3843145 [L1] Cache Allocate: addr = 2cc data = 2f2e2d2c2b2a29282726252423222120
3843145 [L1] Cache hit from L2: addr = 2cc, data = 2c
3843145 [TEST] CPU read @0x5d1
3843155 [L1] Cache miss: addr = 5d1
3843235 [L2] Cache hit: addr = 5d1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3843245 [L1] Cache Allocate: addr = 5d1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3843245 [L1] Cache hit from L2: addr = 5d1, data = a1
3843245 [TEST] CPU read @0x180
3843255 [L1] Cache miss: addr = 180
3843335 [L2] Cache miss: addr = 180
3844125 [MEM] Mem hit: addr = 2cc, data = c0
3844135 [L2] Cache Allocate: addr = 180 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3844145 [L1] Cache Allocate: addr = 180 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3844145 [L1] Cache hit from L2: addr = 180, data = c0
3844145 [TEST] CPU read @0x0ce
3844155 [L1] Cache miss: addr = 0ce
3844235 [L2] Cache miss: addr = 0ce
3845125 [MEM] Mem hit: addr = 180, data = 80
3845135 [L2] Cache Allocate: addr = 0ce data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3845145 [L1] Cache Allocate: addr = 0ce data = 8f8e8d8c8b8a89888786858483828180
3845145 [L1] Cache hit from L2: addr = 0ce, data = 8e
3845145 [TEST] CPU read @0x04c
3845155 [L1] Cache miss: addr = 04c
3845235 [L2] Cache miss: addr = 04c
3846125 [MEM] Mem hit: addr = 0ce, data = c0
3846135 [L2] Cache Allocate: addr = 04c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3846145 [L1] Cache Allocate: addr = 04c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3846145 [L1] Cache hit from L2: addr = 04c, data = cc
3846145 [TEST] CPU read @0x791
3846155 [L1] Cache miss: addr = 791
3846235 [L2] Cache miss: addr = 791
3847125 [MEM] Mem hit: addr = 04c, data = 40
3847135 [L2] Cache Allocate: addr = 791 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3847145 [L1] Cache Allocate: addr = 791 data = 5f5e5d5c5b5a59585756555453525150
3847145 [L1] Cache hit from L2: addr = 791, data = 51
3847145 [TEST] CPU read @0x448
3847155 [L1] Cache miss: addr = 448
3847235 [L2] Cache miss: addr = 448
3848125 [MEM] Mem hit: addr = 791, data = 80
3848135 [L2] Cache Allocate: addr = 448 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3848145 [L1] Cache Allocate: addr = 448 data = 8f8e8d8c8b8a89888786858483828180
3848145 [L1] Cache hit from L2: addr = 448, data = 88
3848145 [TEST] CPU read @0x1a1
3848155 [L1] Cache miss: addr = 1a1
3848235 [L2] Cache miss: addr = 1a1
3849125 [MEM] Mem hit: addr = 448, data = 40
3849135 [L2] Cache Allocate: addr = 1a1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3849145 [L1] Cache Allocate: addr = 1a1 data = 4f4e4d4c4b4a49484746454443424140
3849145 [L1] Cache hit from L2: addr = 1a1, data = 41
3849145 [TEST] CPU read @0x7b2
3849155 [L1] Cache miss: addr = 7b2
3849235 [L2] Cache miss: addr = 7b2
3850125 [MEM] Mem hit: addr = 1a1, data = a0
3850135 [L2] Cache Allocate: addr = 7b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3850145 [L1] Cache Allocate: addr = 7b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3850145 [L1] Cache hit from L2: addr = 7b2, data = b2
3850145 [TEST] CPU read @0x267
3850155 [L1] Cache miss: addr = 267
3850235 [L2] Cache miss: addr = 267
3851125 [MEM] Mem hit: addr = 7b2, data = a0
3851135 [L2] Cache Allocate: addr = 267 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3851145 [L1] Cache Allocate: addr = 267 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3851145 [L1] Cache hit from L2: addr = 267, data = a7
3851145 [TEST] CPU read @0x7d1
3851155 [L1] Cache miss: addr = 7d1
3851235 [L2] Cache hit: addr = 7d1, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3851245 [L1] Cache Allocate: addr = 7d1 data = 4f4e4d4c4b4a49484746454443424140
3851245 [L1] Cache hit from L2: addr = 7d1, data = 41
3851245 [TEST] CPU read @0x1b4
3851255 [L1] Cache miss: addr = 1b4
3851335 [L2] Cache miss: addr = 1b4
3852125 [MEM] Mem hit: addr = 267, data = 60
3852135 [L2] Cache Allocate: addr = 1b4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3852145 [L1] Cache Allocate: addr = 1b4 data = 7f7e7d7c7b7a79787776757473727170
3852145 [L1] Cache hit from L2: addr = 1b4, data = 74
3852145 [TEST] CPU read @0x54e
3852155 [L1] Cache miss: addr = 54e
3852235 [L2] Cache hit: addr = 54e, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3852245 [L1] Cache Allocate: addr = 54e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3852245 [L1] Cache hit from L2: addr = 54e, data = ce
3852245 [TEST] CPU read @0x7a7
3852255 [L1] Cache miss: addr = 7a7
3852335 [L2] Cache miss: addr = 7a7
3853125 [MEM] Mem hit: addr = 1b4, data = a0
3853135 [L2] Cache Allocate: addr = 7a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3853145 [L1] Cache Allocate: addr = 7a7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3853145 [L1] Cache hit from L2: addr = 7a7, data = a7
3853145 [TEST] CPU read @0x651
3853155 [L1] Cache miss: addr = 651
3853235 [L2] Cache miss: addr = 651
3854125 [MEM] Mem hit: addr = 7a7, data = a0
3854135 [L2] Cache Allocate: addr = 651 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3854145 [L1] Cache Allocate: addr = 651 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3854145 [L1] Cache hit from L2: addr = 651, data = b1
3854145 [TEST] CPU read @0x6c5
3854155 [L1] Cache miss: addr = 6c5
3854235 [L2] Cache hit: addr = 6c5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3854245 [L1] Cache Allocate: addr = 6c5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3854245 [L1] Cache hit from L2: addr = 6c5, data = a5
3854245 [TEST] CPU read @0x4be
3854255 [L1] Cache miss: addr = 4be
3854335 [L2] Cache miss: addr = 4be
3855125 [MEM] Mem hit: addr = 651, data = 40
3855135 [L2] Cache Allocate: addr = 4be data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3855145 [L1] Cache Allocate: addr = 4be data = 5f5e5d5c5b5a59585756555453525150
3855145 [L1] Cache hit from L2: addr = 4be, data = 5e
3855145 [TEST] CPU read @0x23b
3855155 [L1] Cache miss: addr = 23b
3855235 [L2] Cache hit: addr = 23b, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3855245 [L1] Cache Allocate: addr = 23b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3855245 [L1] Cache hit from L2: addr = 23b, data = eb
3855245 [TEST] CPU read @0x427
3855255 [L1] Cache miss: addr = 427
3855335 [L2] Cache miss: addr = 427
3856125 [MEM] Mem hit: addr = 4be, data = a0
3856135 [L2] Cache Allocate: addr = 427 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3856145 [L1] Cache Allocate: addr = 427 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3856145 [L1] Cache hit from L2: addr = 427, data = a7
3856145 [TEST] CPU read @0x3d4
3856155 [L1] Cache miss: addr = 3d4
3856235 [L2] Cache miss: addr = 3d4
3857125 [MEM] Mem hit: addr = 427, data = 20
3857135 [L2] Cache Allocate: addr = 3d4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3857145 [L1] Cache Allocate: addr = 3d4 data = 3f3e3d3c3b3a39383736353433323130
3857145 [L1] Cache hit from L2: addr = 3d4, data = 34
3857145 [TEST] CPU read @0x090
3857155 [L1] Cache miss: addr = 090
3857235 [L2] Cache miss: addr = 090
3858125 [MEM] Mem hit: addr = 3d4, data = c0
3858135 [L2] Cache Allocate: addr = 090 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3858145 [L1] Cache Allocate: addr = 090 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3858145 [L1] Cache hit from L2: addr = 090, data = d0
3858145 [TEST] CPU read @0x040
3858155 [L1] Cache miss: addr = 040
3858235 [L2] Cache miss: addr = 040
3859125 [MEM] Mem hit: addr = 090, data = 80
3859135 [L2] Cache Allocate: addr = 040 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3859145 [L1] Cache Allocate: addr = 040 data = 8f8e8d8c8b8a89888786858483828180
3859145 [L1] Cache hit from L2: addr = 040, data = 80
3859145 [TEST] CPU read @0x77a
3859155 [L1] Cache miss: addr = 77a
3859235 [L2] Cache miss: addr = 77a
3860125 [MEM] Mem hit: addr = 040, data = 40
3860135 [L2] Cache Allocate: addr = 77a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3860145 [L1] Cache Allocate: addr = 77a data = 5f5e5d5c5b5a59585756555453525150
3860145 [L1] Cache hit from L2: addr = 77a, data = 5a
3860145 [TEST] CPU read @0x7e5
3860155 [L1] Cache miss: addr = 7e5
3860235 [L2] Cache miss: addr = 7e5
3861125 [MEM] Mem hit: addr = 77a, data = 60
3861135 [L2] Cache Allocate: addr = 7e5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3861145 [L1] Cache Allocate: addr = 7e5 data = 6f6e6d6c6b6a69686766656463626160
3861145 [L1] Cache hit from L2: addr = 7e5, data = 65
3861145 [TEST] CPU read @0x64a
3861155 [L1] Cache miss: addr = 64a
3861235 [L2] Cache miss: addr = 64a
3862125 [MEM] Mem hit: addr = 7e5, data = e0
3862135 [L2] Cache Allocate: addr = 64a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3862145 [L1] Cache Allocate: addr = 64a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3862145 [L1] Cache hit from L2: addr = 64a, data = ea
3862145 [TEST] CPU read @0x6fb
3862155 [L1] Cache miss: addr = 6fb
3862235 [L2] Cache miss: addr = 6fb
3863125 [MEM] Mem hit: addr = 64a, data = 40
3863135 [L2] Cache Allocate: addr = 6fb data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3863145 [L1] Cache Allocate: addr = 6fb data = 5f5e5d5c5b5a59585756555453525150
3863145 [L1] Cache hit from L2: addr = 6fb, data = 5b
3863145 [TEST] CPU read @0x033
3863155 [L1] Cache miss: addr = 033
3863235 [L2] Cache miss: addr = 033
3864125 [MEM] Mem hit: addr = 6fb, data = e0
3864135 [L2] Cache Allocate: addr = 033 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3864145 [L1] Cache Allocate: addr = 033 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3864145 [L1] Cache hit from L2: addr = 033, data = f3
3864145 [TEST] CPU read @0x0b2
3864155 [L1] Cache miss: addr = 0b2
3864235 [L2] Cache miss: addr = 0b2
3865125 [MEM] Mem hit: addr = 033, data = 20
3865135 [L2] Cache Allocate: addr = 0b2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3865145 [L1] Cache Allocate: addr = 0b2 data = 3f3e3d3c3b3a39383736353433323130
3865145 [L1] Cache hit from L2: addr = 0b2, data = 32
3865145 [TEST] CPU read @0x2ad
3865155 [L1] Cache miss: addr = 2ad
3865235 [L2] Cache miss: addr = 2ad
3866125 [MEM] Mem hit: addr = 0b2, data = a0
3866135 [L2] Cache Allocate: addr = 2ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3866145 [L1] Cache Allocate: addr = 2ad data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3866145 [L1] Cache hit from L2: addr = 2ad, data = ad
3866145 [TEST] CPU read @0x6c7
3866155 [L1] Cache miss: addr = 6c7
3866235 [L2] Cache hit: addr = 6c7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3866245 [L1] Cache Allocate: addr = 6c7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3866245 [L1] Cache hit from L2: addr = 6c7, data = a7
3866245 [TEST] CPU read @0x715
3866255 [L1] Cache miss: addr = 715
3866335 [L2] Cache miss: addr = 715
3867125 [MEM] Mem hit: addr = 2ad, data = a0
3867135 [L2] Cache Allocate: addr = 715 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3867145 [L1] Cache Allocate: addr = 715 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3867145 [L1] Cache hit from L2: addr = 715, data = b5
3867145 [TEST] CPU read @0x2b7
3867155 [L1] Cache miss: addr = 2b7
3867235 [L2] Cache hit: addr = 2b7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3867245 [L1] Cache Allocate: addr = 2b7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3867245 [L1] Cache hit from L2: addr = 2b7, data = a7
3867245 [TEST] CPU read @0x1c3
3867255 [L1] Cache miss: addr = 1c3
3867335 [L2] Cache miss: addr = 1c3
3868125 [MEM] Mem hit: addr = 715, data = 00
3868135 [L2] Cache Allocate: addr = 1c3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3868145 [L1] Cache Allocate: addr = 1c3 data = 0f0e0d0c0b0a09080706050403020100
3868145 [L1] Cache hit from L2: addr = 1c3, data = 03
3868145 [TEST] CPU read @0x40f
3868155 [L1] Cache miss: addr = 40f
3868235 [L2] Cache miss: addr = 40f
3869125 [MEM] Mem hit: addr = 1c3, data = c0
3869135 [L2] Cache Allocate: addr = 40f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3869145 [L1] Cache Allocate: addr = 40f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3869145 [L1] Cache hit from L2: addr = 40f, data = cf
3869145 [TEST] CPU read @0x220
3869155 [L1] Cache hit: addr = 220, data = e0
3869165 [TEST] CPU read @0x163
3869175 [L1] Cache miss: addr = 163
3869235 [L2] Cache hit: addr = 163, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3869245 [L1] Cache Allocate: addr = 163 data = 4f4e4d4c4b4a49484746454443424140
3869245 [L1] Cache hit from L2: addr = 163, data = 43
3869245 [TEST] CPU read @0x5a9
3869255 [L1] Cache miss: addr = 5a9
3869335 [L2] Cache hit: addr = 5a9, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3869345 [L1] Cache Allocate: addr = 5a9 data = 8f8e8d8c8b8a89888786858483828180
3869345 [L1] Cache hit from L2: addr = 5a9, data = 89
3869345 [TEST] CPU read @0x7f1
3869355 [L1] Cache miss: addr = 7f1
3869435 [L2] Cache miss: addr = 7f1
3870125 [MEM] Mem hit: addr = 40f, data = 00
3870135 [L2] Cache Allocate: addr = 7f1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3870145 [L1] Cache Allocate: addr = 7f1 data = 1f1e1d1c1b1a19181716151413121110
3870145 [L1] Cache hit from L2: addr = 7f1, data = 11
3870145 [TEST] CPU read @0x5fa
3870155 [L1] Cache miss: addr = 5fa
3870235 [L2] Cache miss: addr = 5fa
3871125 [MEM] Mem hit: addr = 7f1, data = e0
3871135 [L2] Cache Allocate: addr = 5fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3871145 [L1] Cache Allocate: addr = 5fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3871145 [L1] Cache hit from L2: addr = 5fa, data = fa
3871145 [TEST] CPU read @0x1ce
3871155 [L1] Cache miss: addr = 1ce
3871235 [L2] Cache miss: addr = 1ce
3872125 [MEM] Mem hit: addr = 5fa, data = e0
3872135 [L2] Cache Allocate: addr = 1ce data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3872145 [L1] Cache Allocate: addr = 1ce data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3872145 [L1] Cache hit from L2: addr = 1ce, data = ee
3872145 [TEST] CPU read @0x28a
3872155 [L1] Cache miss: addr = 28a
3872235 [L2] Cache miss: addr = 28a
3873125 [MEM] Mem hit: addr = 1ce, data = c0
3873135 [L2] Cache Allocate: addr = 28a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3873145 [L1] Cache Allocate: addr = 28a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3873145 [L1] Cache hit from L2: addr = 28a, data = ca
3873145 [TEST] CPU read @0x697
3873155 [L1] Cache hit: addr = 697, data = b7
3873165 [TEST] CPU read @0x59a
3873175 [L1] Cache miss: addr = 59a
3873235 [L2] Cache miss: addr = 59a
3874125 [MEM] Mem hit: addr = 28a, data = 80
3874135 [L2] Cache Allocate: addr = 59a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3874145 [L1] Cache Allocate: addr = 59a data = 9f9e9d9c9b9a99989796959493929190
3874145 [L1] Cache hit from L2: addr = 59a, data = 9a
3874145 [TEST] CPU read @0x5c2
3874155 [L1] Cache miss: addr = 5c2
3874235 [L2] Cache hit: addr = 5c2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3874245 [L1] Cache Allocate: addr = 5c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3874245 [L1] Cache hit from L2: addr = 5c2, data = a2
3874245 [TEST] CPU read @0x7c8
3874255 [L1] Cache miss: addr = 7c8
3874335 [L2] Cache hit: addr = 7c8, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3874345 [L1] Cache Allocate: addr = 7c8 data = 4f4e4d4c4b4a49484746454443424140
3874345 [L1] Cache hit from L2: addr = 7c8, data = 48
3874345 [TEST] CPU read @0x2ed
3874355 [L1] Cache hit: addr = 2ed, data = cd
3874365 [TEST] CPU read @0x2ee
3874375 [L1] Cache hit: addr = 2ee, data = ce
3874385 [TEST] CPU read @0x07f
3874395 [L1] Cache miss: addr = 07f
3874435 [L2] Cache miss: addr = 07f
3875125 [MEM] Mem hit: addr = 59a, data = 80
3875135 [L2] Cache Allocate: addr = 07f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3875145 [L1] Cache Allocate: addr = 07f data = 9f9e9d9c9b9a99989796959493929190
3875145 [L1] Cache hit from L2: addr = 07f, data = 9f
3875145 [TEST] CPU read @0x3c2
3875155 [L1] Cache miss: addr = 3c2
3875235 [L2] Cache miss: addr = 3c2
3876125 [MEM] Mem hit: addr = 07f, data = 60
3876135 [L2] Cache Allocate: addr = 3c2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3876145 [L1] Cache Allocate: addr = 3c2 data = 6f6e6d6c6b6a69686766656463626160
3876145 [L1] Cache hit from L2: addr = 3c2, data = 62
3876145 [TEST] CPU read @0x4c2
3876155 [L1] Cache hit: addr = 4c2, data = e2
3876165 [TEST] CPU read @0x6a6
3876175 [L1] Cache miss: addr = 6a6
3876235 [L2] Cache miss: addr = 6a6
3877125 [MEM] Mem hit: addr = 3c2, data = c0
3877135 [L2] Cache Allocate: addr = 6a6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3877145 [L1] Cache Allocate: addr = 6a6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3877145 [L1] Cache hit from L2: addr = 6a6, data = c6
3877145 [TEST] CPU read @0x3ff
3877155 [L1] Cache hit: addr = 3ff, data = 7f
3877165 [TEST] CPU read @0x543
3877175 [L1] Cache miss: addr = 543
3877235 [L2] Cache hit: addr = 543, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3877245 [L1] Cache Allocate: addr = 543 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3877245 [L1] Cache hit from L2: addr = 543, data = c3
3877245 [TEST] CPU read @0x1ed
3877255 [L1] Cache miss: addr = 1ed
3877335 [L2] Cache miss: addr = 1ed
3878125 [MEM] Mem hit: addr = 6a6, data = a0
3878135 [L2] Cache Allocate: addr = 1ed data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3878145 [L1] Cache Allocate: addr = 1ed data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3878145 [L1] Cache hit from L2: addr = 1ed, data = ad
3878145 [TEST] CPU read @0x6f4
3878155 [L1] Cache miss: addr = 6f4
3878235 [L2] Cache miss: addr = 6f4
3879125 [MEM] Mem hit: addr = 1ed, data = e0
3879135 [L2] Cache Allocate: addr = 6f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3879145 [L1] Cache Allocate: addr = 6f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3879145 [L1] Cache hit from L2: addr = 6f4, data = f4
3879145 [TEST] CPU read @0x523
3879155 [L1] Cache miss: addr = 523
3879235 [L2] Cache miss: addr = 523
3880125 [MEM] Mem hit: addr = 6f4, data = e0
3880135 [L2] Cache Allocate: addr = 523 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3880145 [L1] Cache Allocate: addr = 523 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3880145 [L1] Cache hit from L2: addr = 523, data = e3
3880145 [TEST] CPU read @0x2f3
3880155 [L1] Cache miss: addr = 2f3
3880235 [L2] Cache hit: addr = 2f3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3880245 [L1] Cache Allocate: addr = 2f3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3880245 [L1] Cache hit from L2: addr = 2f3, data = c3
3880245 [TEST] CPU read @0x48e
3880255 [L1] Cache hit: addr = 48e, data = 2e
3880265 [TEST] CPU read @0x662
3880275 [L1] Cache miss: addr = 662
3880335 [L2] Cache miss: addr = 662
3881125 [MEM] Mem hit: addr = 523, data = 20
3881135 [L2] Cache Allocate: addr = 662 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3881145 [L1] Cache Allocate: addr = 662 data = 2f2e2d2c2b2a29282726252423222120
3881145 [L1] Cache hit from L2: addr = 662, data = 22
3881145 [TEST] CPU read @0x495
3881155 [L1] Cache miss: addr = 495
3881235 [L2] Cache hit: addr = 495, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3881245 [L1] Cache Allocate: addr = 495 data = 2f2e2d2c2b2a29282726252423222120
3881245 [L1] Cache hit from L2: addr = 495, data = 25
3881245 [TEST] CPU read @0x4e2
3881255 [L1] Cache miss: addr = 4e2
3881335 [L2] Cache hit: addr = 4e2, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3881345 [L1] Cache Allocate: addr = 4e2 data = 8f8e8d8c8b8a89888786858483828180
3881345 [L1] Cache hit from L2: addr = 4e2, data = 82
3881345 [TEST] CPU read @0x20f
3881355 [L1] Cache miss: addr = 20f
3881435 [L2] Cache miss: addr = 20f
3882125 [MEM] Mem hit: addr = 662, data = 60
3882135 [L2] Cache Allocate: addr = 20f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3882145 [L1] Cache Allocate: addr = 20f data = 6f6e6d6c6b6a69686766656463626160
3882145 [L1] Cache hit from L2: addr = 20f, data = 6f
3882145 [TEST] CPU read @0x381
3882155 [L1] Cache miss: addr = 381
3882235 [L2] Cache miss: addr = 381
3883125 [MEM] Mem hit: addr = 20f, data = 00
3883135 [L2] Cache Allocate: addr = 381 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3883145 [L1] Cache Allocate: addr = 381 data = 0f0e0d0c0b0a09080706050403020100
3883145 [L1] Cache hit from L2: addr = 381, data = 01
3883145 [TEST] CPU read @0x5bc
3883155 [L1] Cache hit: addr = 5bc, data = 9c
3883165 [TEST] CPU read @0x190
3883175 [L1] Cache miss: addr = 190
3883235 [L2] Cache miss: addr = 190
3884125 [MEM] Mem hit: addr = 381, data = 80
3884135 [L2] Cache Allocate: addr = 190 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3884145 [L1] Cache Allocate: addr = 190 data = 9f9e9d9c9b9a99989796959493929190
3884145 [L1] Cache hit from L2: addr = 190, data = 90
3884145 [TEST] CPU read @0x7e0
3884155 [L1] Cache miss: addr = 7e0
3884235 [L2] Cache miss: addr = 7e0
3885125 [MEM] Mem hit: addr = 190, data = 80
3885135 [L2] Cache Allocate: addr = 7e0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3885145 [L1] Cache Allocate: addr = 7e0 data = 8f8e8d8c8b8a89888786858483828180
3885145 [L1] Cache hit from L2: addr = 7e0, data = 80
3885145 [TEST] CPU read @0x5a9
3885155 [L1] Cache miss: addr = 5a9
3885235 [L2] Cache hit: addr = 5a9, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3885245 [L1] Cache Allocate: addr = 5a9 data = 8f8e8d8c8b8a89888786858483828180
3885245 [L1] Cache hit from L2: addr = 5a9, data = 89
3885245 [TEST] CPU read @0x09c
3885255 [L1] Cache miss: addr = 09c
3885335 [L2] Cache miss: addr = 09c
3886125 [MEM] Mem hit: addr = 7e0, data = e0
3886135 [L2] Cache Allocate: addr = 09c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3886145 [L1] Cache Allocate: addr = 09c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3886145 [L1] Cache hit from L2: addr = 09c, data = fc
3886145 [TEST] CPU read @0x36f
3886155 [L1] Cache hit: addr = 36f, data = cf
3886165 [TEST] CPU read @0x6ab
3886175 [L1] Cache miss: addr = 6ab
3886235 [L2] Cache miss: addr = 6ab
3887125 [MEM] Mem hit: addr = 09c, data = 80
3887135 [L2] Cache Allocate: addr = 6ab data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3887145 [L1] Cache Allocate: addr = 6ab data = 8f8e8d8c8b8a89888786858483828180
3887145 [L1] Cache hit from L2: addr = 6ab, data = 8b
3887145 [TEST] CPU read @0x483
3887155 [L1] Cache hit: addr = 483, data = 23
3887165 [TEST] CPU read @0x6f4
3887175 [L1] Cache miss: addr = 6f4
3887235 [L2] Cache miss: addr = 6f4
3888125 [MEM] Mem hit: addr = 6ab, data = a0
3888135 [L2] Cache Allocate: addr = 6f4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3888145 [L1] Cache Allocate: addr = 6f4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3888145 [L1] Cache hit from L2: addr = 6f4, data = b4
3888145 [TEST] CPU read @0x561
3888155 [L1] Cache miss: addr = 561
3888235 [L2] Cache miss: addr = 561
3889125 [MEM] Mem hit: addr = 6f4, data = e0
3889135 [L2] Cache Allocate: addr = 561 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3889145 [L1] Cache Allocate: addr = 561 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3889145 [L1] Cache hit from L2: addr = 561, data = e1
3889145 [TEST] CPU read @0x5fd
3889155 [L1] Cache miss: addr = 5fd
3889235 [L2] Cache miss: addr = 5fd
3890125 [MEM] Mem hit: addr = 561, data = 60
3890135 [L2] Cache Allocate: addr = 5fd data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3890145 [L1] Cache Allocate: addr = 5fd data = 7f7e7d7c7b7a79787776757473727170
3890145 [L1] Cache hit from L2: addr = 5fd, data = 7d
3890145 [TEST] CPU read @0x38c
3890155 [L1] Cache miss: addr = 38c
3890235 [L2] Cache miss: addr = 38c
3891125 [MEM] Mem hit: addr = 5fd, data = e0
3891135 [L2] Cache Allocate: addr = 38c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3891145 [L1] Cache Allocate: addr = 38c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3891145 [L1] Cache hit from L2: addr = 38c, data = ec
3891145 [TEST] CPU read @0x07c
3891155 [L1] Cache miss: addr = 07c
3891235 [L2] Cache miss: addr = 07c
3892125 [MEM] Mem hit: addr = 38c, data = 80
3892135 [L2] Cache Allocate: addr = 07c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3892145 [L1] Cache Allocate: addr = 07c data = 9f9e9d9c9b9a99989796959493929190
3892145 [L1] Cache hit from L2: addr = 07c, data = 9c
3892145 [TEST] CPU read @0x612
3892155 [L1] Cache miss: addr = 612
3892235 [L2] Cache miss: addr = 612
3893125 [MEM] Mem hit: addr = 07c, data = 60
3893135 [L2] Cache Allocate: addr = 612 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3893145 [L1] Cache Allocate: addr = 612 data = 7f7e7d7c7b7a79787776757473727170
3893145 [L1] Cache hit from L2: addr = 612, data = 72
3893145 [TEST] CPU read @0x7ff
3893155 [L1] Cache miss: addr = 7ff
3893235 [L2] Cache miss: addr = 7ff
3894125 [MEM] Mem hit: addr = 612, data = 00
3894135 [L2] Cache Allocate: addr = 7ff data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3894145 [L1] Cache Allocate: addr = 7ff data = 1f1e1d1c1b1a19181716151413121110
3894145 [L1] Cache hit from L2: addr = 7ff, data = 1f
3894145 [TEST] CPU read @0x657
3894155 [L1] Cache miss: addr = 657
3894235 [L2] Cache miss: addr = 657
3895125 [MEM] Mem hit: addr = 7ff, data = e0
3895135 [L2] Cache Allocate: addr = 657 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3895145 [L1] Cache Allocate: addr = 657 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3895145 [L1] Cache hit from L2: addr = 657, data = f7
3895145 [TEST] CPU read @0x387
3895155 [L1] Cache hit: addr = 387, data = e7
3895165 [TEST] CPU read @0x1c8
3895175 [L1] Cache miss: addr = 1c8
3895235 [L2] Cache miss: addr = 1c8
3896125 [MEM] Mem hit: addr = 657, data = 40
3896135 [L2] Cache Allocate: addr = 1c8 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3896145 [L1] Cache Allocate: addr = 1c8 data = 4f4e4d4c4b4a49484746454443424140
3896145 [L1] Cache hit from L2: addr = 1c8, data = 48
3896145 [TEST] CPU read @0x469
3896155 [L1] Cache miss: addr = 469
3896235 [L2] Cache miss: addr = 469
3897125 [MEM] Mem hit: addr = 1c8, data = c0
3897135 [L2] Cache Allocate: addr = 469 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3897145 [L1] Cache Allocate: addr = 469 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3897145 [L1] Cache hit from L2: addr = 469, data = c9
3897145 [TEST] CPU read @0x1b5
3897155 [L1] Cache miss: addr = 1b5
3897235 [L2] Cache miss: addr = 1b5
3898125 [MEM] Mem hit: addr = 469, data = 60
3898135 [L2] Cache Allocate: addr = 1b5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3898145 [L1] Cache Allocate: addr = 1b5 data = 7f7e7d7c7b7a79787776757473727170
3898145 [L1] Cache hit from L2: addr = 1b5, data = 75
3898145 [TEST] CPU read @0x300
3898155 [L1] Cache miss: addr = 300
3898235 [L2] Cache miss: addr = 300
3899125 [MEM] Mem hit: addr = 1b5, data = a0
3899135 [L2] Cache Allocate: addr = 300 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3899145 [L1] Cache Allocate: addr = 300 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3899145 [L1] Cache hit from L2: addr = 300, data = a0
3899145 [TEST] CPU read @0x382
3899155 [L1] Cache miss: addr = 382
3899235 [L2] Cache miss: addr = 382
3900125 [MEM] Mem hit: addr = 300, data = 00
3900135 [L2] Cache Allocate: addr = 382 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3900145 [L1] Cache Allocate: addr = 382 data = 0f0e0d0c0b0a09080706050403020100
3900145 [L1] Cache hit from L2: addr = 382, data = 02
3900145 [TEST] CPU read @0x133
3900155 [L1] Cache miss: addr = 133
3900235 [L2] Cache miss: addr = 133
3901125 [MEM] Mem hit: addr = 382, data = 80
3901135 [L2] Cache Allocate: addr = 133 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3901145 [L1] Cache Allocate: addr = 133 data = 9f9e9d9c9b9a99989796959493929190
3901145 [L1] Cache hit from L2: addr = 133, data = 93
3901145 [TEST] CPU read @0x791
3901155 [L1] Cache miss: addr = 791
3901235 [L2] Cache miss: addr = 791
3902125 [MEM] Mem hit: addr = 133, data = 20
3902135 [L2] Cache Allocate: addr = 791 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3902145 [L1] Cache Allocate: addr = 791 data = 3f3e3d3c3b3a39383736353433323130
3902145 [L1] Cache hit from L2: addr = 791, data = 31
3902145 [TEST] CPU read @0x3fc
3902155 [L1] Cache hit: addr = 3fc, data = 7c
3902165 [TEST] CPU read @0x5eb
3902175 [L1] Cache miss: addr = 5eb
3902235 [L2] Cache miss: addr = 5eb
3903125 [MEM] Mem hit: addr = 791, data = 80
3903135 [L2] Cache Allocate: addr = 5eb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3903145 [L1] Cache Allocate: addr = 5eb data = 8f8e8d8c8b8a89888786858483828180
3903145 [L1] Cache hit from L2: addr = 5eb, data = 8b
3903145 [TEST] CPU read @0x121
3903155 [L1] Cache miss: addr = 121
3903235 [L2] Cache miss: addr = 121
3904125 [MEM] Mem hit: addr = 5eb, data = e0
3904135 [L2] Cache Allocate: addr = 121 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3904145 [L1] Cache Allocate: addr = 121 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3904145 [L1] Cache hit from L2: addr = 121, data = e1
3904145 [TEST] CPU read @0x4a2
3904155 [L1] Cache miss: addr = 4a2
3904235 [L2] Cache miss: addr = 4a2
3905125 [MEM] Mem hit: addr = 121, data = 20
3905135 [L2] Cache Allocate: addr = 4a2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3905145 [L1] Cache Allocate: addr = 4a2 data = 2f2e2d2c2b2a29282726252423222120
3905145 [L1] Cache hit from L2: addr = 4a2, data = 22
3905145 [TEST] CPU read @0x0c9
3905155 [L1] Cache miss: addr = 0c9
3905235 [L2] Cache miss: addr = 0c9
3906125 [MEM] Mem hit: addr = 4a2, data = a0
3906135 [L2] Cache Allocate: addr = 0c9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3906145 [L1] Cache Allocate: addr = 0c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3906145 [L1] Cache hit from L2: addr = 0c9, data = a9
3906145 [TEST] CPU read @0x422
3906155 [L1] Cache miss: addr = 422
3906235 [L2] Cache miss: addr = 422
3907125 [MEM] Mem hit: addr = 0c9, data = c0
3907135 [L2] Cache Allocate: addr = 422 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3907145 [L1] Cache Allocate: addr = 422 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3907145 [L1] Cache hit from L2: addr = 422, data = c2
3907145 [TEST] CPU read @0x5cc
3907155 [L1] Cache miss: addr = 5cc
3907235 [L2] Cache hit: addr = 5cc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3907245 [L1] Cache Allocate: addr = 5cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3907245 [L1] Cache hit from L2: addr = 5cc, data = ac
3907245 [TEST] CPU read @0x4b4
3907255 [L1] Cache miss: addr = 4b4
3907335 [L2] Cache miss: addr = 4b4
3908125 [MEM] Mem hit: addr = 422, data = 20
3908135 [L2] Cache Allocate: addr = 4b4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3908145 [L1] Cache Allocate: addr = 4b4 data = 3f3e3d3c3b3a39383736353433323130
3908145 [L1] Cache hit from L2: addr = 4b4, data = 34
3908145 [TEST] CPU read @0x6d2
3908155 [L1] Cache hit: addr = 6d2, data = b2
3908165 [TEST] CPU read @0x7b7
3908175 [L1] Cache miss: addr = 7b7
3908235 [L2] Cache miss: addr = 7b7
3909125 [MEM] Mem hit: addr = 4b4, data = a0
3909135 [L2] Cache Allocate: addr = 7b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3909145 [L1] Cache Allocate: addr = 7b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3909145 [L1] Cache hit from L2: addr = 7b7, data = b7
3909145 [TEST] CPU read @0x034
3909155 [L1] Cache miss: addr = 034
3909235 [L2] Cache miss: addr = 034
3910125 [MEM] Mem hit: addr = 7b7, data = a0
3910135 [L2] Cache Allocate: addr = 034 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3910145 [L1] Cache Allocate: addr = 034 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3910145 [L1] Cache hit from L2: addr = 034, data = b4
3910145 [TEST] CPU read @0x7c9
3910155 [L1] Cache miss: addr = 7c9
3910235 [L2] Cache hit: addr = 7c9, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3910245 [L1] Cache Allocate: addr = 7c9 data = 4f4e4d4c4b4a49484746454443424140
3910245 [L1] Cache hit from L2: addr = 7c9, data = 49
3910245 [TEST] CPU read @0x023
3910255 [L1] Cache miss: addr = 023
3910335 [L2] Cache hit: addr = 023, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3910345 [L1] Cache Allocate: addr = 023 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3910345 [L1] Cache hit from L2: addr = 023, data = a3
3910345 [TEST] CPU read @0x6f2
3910355 [L1] Cache miss: addr = 6f2
3910435 [L2] Cache miss: addr = 6f2
3911125 [MEM] Mem hit: addr = 034, data = 20
3911135 [L2] Cache Allocate: addr = 6f2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3911145 [L1] Cache Allocate: addr = 6f2 data = 3f3e3d3c3b3a39383736353433323130
3911145 [L1] Cache hit from L2: addr = 6f2, data = 32
3911145 [TEST] CPU read @0x675
3911155 [L1] Cache miss: addr = 675
3911235 [L2] Cache miss: addr = 675
3912125 [MEM] Mem hit: addr = 6f2, data = e0
3912135 [L2] Cache Allocate: addr = 675 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3912145 [L1] Cache Allocate: addr = 675 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3912145 [L1] Cache hit from L2: addr = 675, data = f5
3912145 [TEST] CPU read @0x5b8
3912155 [L1] Cache hit: addr = 5b8, data = 98
3912165 [TEST] CPU read @0x4fc
3912175 [L1] Cache miss: addr = 4fc
3912235 [L2] Cache hit: addr = 4fc, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3912245 [L1] Cache Allocate: addr = 4fc data = 8f8e8d8c8b8a89888786858483828180
3912245 [L1] Cache hit from L2: addr = 4fc, data = 8c
3912245 [TEST] CPU read @0x1c7
3912255 [L1] Cache miss: addr = 1c7
3912335 [L2] Cache miss: addr = 1c7
3913125 [MEM] Mem hit: addr = 675, data = 60
3913135 [L2] Cache Allocate: addr = 1c7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3913145 [L1] Cache Allocate: addr = 1c7 data = 6f6e6d6c6b6a69686766656463626160
3913145 [L1] Cache hit from L2: addr = 1c7, data = 67
3913145 [TEST] CPU read @0x2c0
3913155 [L1] Cache miss: addr = 2c0
3913235 [L2] Cache miss: addr = 2c0
3914125 [MEM] Mem hit: addr = 1c7, data = c0
3914135 [L2] Cache Allocate: addr = 2c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3914145 [L1] Cache Allocate: addr = 2c0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3914145 [L1] Cache hit from L2: addr = 2c0, data = c0
3914145 [TEST] CPU read @0x193
3914155 [L1] Cache miss: addr = 193
3914235 [L2] Cache miss: addr = 193
3915125 [MEM] Mem hit: addr = 2c0, data = c0
3915135 [L2] Cache Allocate: addr = 193 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3915145 [L1] Cache Allocate: addr = 193 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3915145 [L1] Cache hit from L2: addr = 193, data = d3
3915145 [TEST] CPU read @0x533
3915155 [L1] Cache miss: addr = 533
3915235 [L2] Cache miss: addr = 533
3916125 [MEM] Mem hit: addr = 193, data = 80
3916135 [L2] Cache Allocate: addr = 533 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3916145 [L1] Cache Allocate: addr = 533 data = 9f9e9d9c9b9a99989796959493929190
3916145 [L1] Cache hit from L2: addr = 533, data = 93
3916145 [TEST] CPU read @0x76e
3916155 [L1] Cache miss: addr = 76e
3916235 [L2] Cache miss: addr = 76e
3917125 [MEM] Mem hit: addr = 533, data = 20
3917135 [L2] Cache Allocate: addr = 76e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3917145 [L1] Cache Allocate: addr = 76e data = 2f2e2d2c2b2a29282726252423222120
3917145 [L1] Cache hit from L2: addr = 76e, data = 2e
3917145 [TEST] CPU read @0x125
3917155 [L1] Cache miss: addr = 125
3917235 [L2] Cache miss: addr = 125
3918125 [MEM] Mem hit: addr = 76e, data = 60
3918135 [L2] Cache Allocate: addr = 125 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3918145 [L1] Cache Allocate: addr = 125 data = 6f6e6d6c6b6a69686766656463626160
3918145 [L1] Cache hit from L2: addr = 125, data = 65
3918145 [TEST] CPU read @0x17e
3918155 [L1] Cache miss: addr = 17e
3918235 [L2] Cache hit: addr = 17e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3918245 [L1] Cache Allocate: addr = 17e data = 4f4e4d4c4b4a49484746454443424140
3918245 [L1] Cache hit from L2: addr = 17e, data = 4e
3918245 [TEST] CPU read @0x6c9
3918255 [L1] Cache miss: addr = 6c9
3918335 [L2] Cache hit: addr = 6c9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3918345 [L1] Cache Allocate: addr = 6c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3918345 [L1] Cache hit from L2: addr = 6c9, data = a9
3918345 [TEST] CPU read @0x02f
3918355 [L1] Cache miss: addr = 02f
3918435 [L2] Cache miss: addr = 02f
3919125 [MEM] Mem hit: addr = 125, data = 20
3919135 [L2] Cache Allocate: addr = 02f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3919145 [L1] Cache Allocate: addr = 02f data = 2f2e2d2c2b2a29282726252423222120
3919145 [L1] Cache hit from L2: addr = 02f, data = 2f
3919145 [TEST] CPU read @0x74c
3919155 [L1] Cache miss: addr = 74c
3919235 [L2] Cache miss: addr = 74c
3920125 [MEM] Mem hit: addr = 02f, data = 20
3920135 [L2] Cache Allocate: addr = 74c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3920145 [L1] Cache Allocate: addr = 74c data = 2f2e2d2c2b2a29282726252423222120
3920145 [L1] Cache hit from L2: addr = 74c, data = 2c
3920145 [TEST] CPU read @0x33d
3920155 [L1] Cache miss: addr = 33d
3920235 [L2] Cache miss: addr = 33d
3921125 [MEM] Mem hit: addr = 74c, data = 40
3921135 [L2] Cache Allocate: addr = 33d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3921145 [L1] Cache Allocate: addr = 33d data = 5f5e5d5c5b5a59585756555453525150
3921145 [L1] Cache hit from L2: addr = 33d, data = 5d
3921145 [TEST] CPU read @0x28f
3921155 [L1] Cache miss: addr = 28f
3921235 [L2] Cache miss: addr = 28f
3922125 [MEM] Mem hit: addr = 33d, data = 20
3922135 [L2] Cache Allocate: addr = 28f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3922145 [L1] Cache Allocate: addr = 28f data = 2f2e2d2c2b2a29282726252423222120
3922145 [L1] Cache hit from L2: addr = 28f, data = 2f
3922145 [TEST] CPU read @0x63b
3922155 [L1] Cache miss: addr = 63b
3922235 [L2] Cache miss: addr = 63b
3923125 [MEM] Mem hit: addr = 28f, data = 80
3923135 [L2] Cache Allocate: addr = 63b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3923145 [L1] Cache Allocate: addr = 63b data = 9f9e9d9c9b9a99989796959493929190
3923145 [L1] Cache hit from L2: addr = 63b, data = 9b
3923145 [TEST] CPU read @0x6b2
3923155 [L1] Cache miss: addr = 6b2
3923235 [L2] Cache miss: addr = 6b2
3924125 [MEM] Mem hit: addr = 63b, data = 20
3924135 [L2] Cache Allocate: addr = 6b2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3924145 [L1] Cache Allocate: addr = 6b2 data = 3f3e3d3c3b3a39383736353433323130
3924145 [L1] Cache hit from L2: addr = 6b2, data = 32
3924145 [TEST] CPU read @0x720
3924155 [L1] Cache miss: addr = 720
3924235 [L2] Cache miss: addr = 720
3925125 [MEM] Mem hit: addr = 6b2, data = a0
3925135 [L2] Cache Allocate: addr = 720 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3925145 [L1] Cache Allocate: addr = 720 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3925145 [L1] Cache hit from L2: addr = 720, data = a0
3925145 [TEST] CPU read @0x322
3925155 [L1] Cache miss: addr = 322
3925235 [L2] Cache miss: addr = 322
3926125 [MEM] Mem hit: addr = 720, data = 20
3926135 [L2] Cache Allocate: addr = 322 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3926145 [L1] Cache Allocate: addr = 322 data = 2f2e2d2c2b2a29282726252423222120
3926145 [L1] Cache hit from L2: addr = 322, data = 22
3926145 [TEST] CPU read @0x021
3926155 [L1] Cache miss: addr = 021
3926235 [L2] Cache miss: addr = 021
3927125 [MEM] Mem hit: addr = 322, data = 20
3927135 [L2] Cache Allocate: addr = 021 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3927145 [L1] Cache Allocate: addr = 021 data = 2f2e2d2c2b2a29282726252423222120
3927145 [L1] Cache hit from L2: addr = 021, data = 21
3927145 [TEST] CPU read @0x785
3927155 [L1] Cache miss: addr = 785
3927235 [L2] Cache miss: addr = 785
3928125 [MEM] Mem hit: addr = 021, data = 20
3928135 [L2] Cache Allocate: addr = 785 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3928145 [L1] Cache Allocate: addr = 785 data = 2f2e2d2c2b2a29282726252423222120
3928145 [L1] Cache hit from L2: addr = 785, data = 25
3928145 [TEST] CPU read @0x298
3928155 [L1] Cache miss: addr = 298
3928235 [L2] Cache miss: addr = 298
3929125 [MEM] Mem hit: addr = 785, data = 80
3929135 [L2] Cache Allocate: addr = 298 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3929145 [L1] Cache Allocate: addr = 298 data = 9f9e9d9c9b9a99989796959493929190
3929145 [L1] Cache hit from L2: addr = 298, data = 98
3929145 [TEST] CPU read @0x42e
3929155 [L1] Cache miss: addr = 42e
3929235 [L2] Cache miss: addr = 42e
3930125 [MEM] Mem hit: addr = 298, data = 80
3930135 [L2] Cache Allocate: addr = 42e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3930145 [L1] Cache Allocate: addr = 42e data = 8f8e8d8c8b8a89888786858483828180
3930145 [L1] Cache hit from L2: addr = 42e, data = 8e
3930145 [TEST] CPU read @0x6c8
3930155 [L1] Cache miss: addr = 6c8
3930235 [L2] Cache hit: addr = 6c8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3930245 [L1] Cache Allocate: addr = 6c8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3930245 [L1] Cache hit from L2: addr = 6c8, data = a8
3930245 [TEST] CPU read @0x1b5
3930255 [L1] Cache miss: addr = 1b5
3930335 [L2] Cache miss: addr = 1b5
3931125 [MEM] Mem hit: addr = 42e, data = 20
3931135 [L2] Cache Allocate: addr = 1b5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3931145 [L1] Cache Allocate: addr = 1b5 data = 3f3e3d3c3b3a39383736353433323130
3931145 [L1] Cache hit from L2: addr = 1b5, data = 35
3931145 [TEST] CPU read @0x11b
3931155 [L1] Cache miss: addr = 11b
3931235 [L2] Cache miss: addr = 11b
3932125 [MEM] Mem hit: addr = 1b5, data = a0
3932135 [L2] Cache Allocate: addr = 11b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3932145 [L1] Cache Allocate: addr = 11b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3932145 [L1] Cache hit from L2: addr = 11b, data = bb
3932145 [TEST] CPU read @0x132
3932155 [L1] Cache miss: addr = 132
3932235 [L2] Cache miss: addr = 132
3933125 [MEM] Mem hit: addr = 11b, data = 00
3933135 [L2] Cache Allocate: addr = 132 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3933145 [L1] Cache Allocate: addr = 132 data = 1f1e1d1c1b1a19181716151413121110
3933145 [L1] Cache hit from L2: addr = 132, data = 12
3933145 [TEST] CPU read @0x673
3933155 [L1] Cache miss: addr = 673
3933235 [L2] Cache miss: addr = 673
3934125 [MEM] Mem hit: addr = 132, data = 20
3934135 [L2] Cache Allocate: addr = 673 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3934145 [L1] Cache Allocate: addr = 673 data = 3f3e3d3c3b3a39383736353433323130
3934145 [L1] Cache hit from L2: addr = 673, data = 33
3934145 [TEST] CPU read @0x154
3934155 [L1] Cache miss: addr = 154
3934235 [L2] Cache miss: addr = 154
3935125 [MEM] Mem hit: addr = 673, data = 60
3935135 [L2] Cache Allocate: addr = 154 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3935145 [L1] Cache Allocate: addr = 154 data = 7f7e7d7c7b7a79787776757473727170
3935145 [L1] Cache hit from L2: addr = 154, data = 74
3935145 [TEST] CPU read @0x1a3
3935155 [L1] Cache miss: addr = 1a3
3935235 [L2] Cache miss: addr = 1a3
3936125 [MEM] Mem hit: addr = 154, data = 40
3936135 [L2] Cache Allocate: addr = 1a3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3936145 [L1] Cache Allocate: addr = 1a3 data = 4f4e4d4c4b4a49484746454443424140
3936145 [L1] Cache hit from L2: addr = 1a3, data = 43
3936145 [TEST] CPU read @0x2be
3936155 [L1] Cache miss: addr = 2be
3936235 [L2] Cache miss: addr = 2be
3937125 [MEM] Mem hit: addr = 1a3, data = a0
3937135 [L2] Cache Allocate: addr = 2be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3937145 [L1] Cache Allocate: addr = 2be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3937145 [L1] Cache hit from L2: addr = 2be, data = be
3937145 [TEST] CPU read @0x5bc
3937155 [L1] Cache hit: addr = 5bc, data = 9c
3937165 [TEST] CPU read @0x4d8
3937175 [L1] Cache miss: addr = 4d8
3937235 [L2] Cache hit: addr = 4d8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3937245 [L1] Cache Allocate: addr = 4d8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3937245 [L1] Cache hit from L2: addr = 4d8, data = e8
3937245 [TEST] CPU read @0x463
3937255 [L1] Cache miss: addr = 463
3937335 [L2] Cache miss: addr = 463
3938125 [MEM] Mem hit: addr = 2be, data = a0
3938135 [L2] Cache Allocate: addr = 463 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3938145 [L1] Cache Allocate: addr = 463 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3938145 [L1] Cache hit from L2: addr = 463, data = a3
3938145 [TEST] CPU read @0x265
3938155 [L1] Cache miss: addr = 265
3938235 [L2] Cache miss: addr = 265
3939125 [MEM] Mem hit: addr = 463, data = 60
3939135 [L2] Cache Allocate: addr = 265 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3939145 [L1] Cache Allocate: addr = 265 data = 6f6e6d6c6b6a69686766656463626160
3939145 [L1] Cache hit from L2: addr = 265, data = 65
3939145 [TEST] CPU read @0x305
3939155 [L1] Cache miss: addr = 305
3939235 [L2] Cache miss: addr = 305
3940125 [MEM] Mem hit: addr = 265, data = 60
3940135 [L2] Cache Allocate: addr = 305 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3940145 [L1] Cache Allocate: addr = 305 data = 6f6e6d6c6b6a69686766656463626160
3940145 [L1] Cache hit from L2: addr = 305, data = 65
3940145 [TEST] CPU read @0x75f
3940155 [L1] Cache miss: addr = 75f
3940235 [L2] Cache miss: addr = 75f
3941125 [MEM] Mem hit: addr = 305, data = 00
3941135 [L2] Cache Allocate: addr = 75f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3941145 [L1] Cache Allocate: addr = 75f data = 1f1e1d1c1b1a19181716151413121110
3941145 [L1] Cache hit from L2: addr = 75f, data = 1f
3941145 [TEST] CPU read @0x610
3941155 [L1] Cache miss: addr = 610
3941235 [L2] Cache miss: addr = 610
3942125 [MEM] Mem hit: addr = 75f, data = 40
3942135 [L2] Cache Allocate: addr = 610 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3942145 [L1] Cache Allocate: addr = 610 data = 5f5e5d5c5b5a59585756555453525150
3942145 [L1] Cache hit from L2: addr = 610, data = 50
3942145 [TEST] CPU read @0x152
3942155 [L1] Cache miss: addr = 152
3942235 [L2] Cache miss: addr = 152
3943125 [MEM] Mem hit: addr = 610, data = 00
3943135 [L2] Cache Allocate: addr = 152 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3943145 [L1] Cache Allocate: addr = 152 data = 1f1e1d1c1b1a19181716151413121110
3943145 [L1] Cache hit from L2: addr = 152, data = 12
3943145 [TEST] CPU read @0x054
3943155 [L1] Cache miss: addr = 054
3943235 [L2] Cache miss: addr = 054
3944125 [MEM] Mem hit: addr = 152, data = 40
3944135 [L2] Cache Allocate: addr = 054 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3944145 [L1] Cache Allocate: addr = 054 data = 5f5e5d5c5b5a59585756555453525150
3944145 [L1] Cache hit from L2: addr = 054, data = 54
3944145 [TEST] CPU read @0x483
3944155 [L1] Cache hit: addr = 483, data = 23
3944165 [TEST] CPU read @0x54f
3944175 [L1] Cache miss: addr = 54f
3944235 [L2] Cache hit: addr = 54f, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3944245 [L1] Cache Allocate: addr = 54f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3944245 [L1] Cache hit from L2: addr = 54f, data = cf
3944245 [TEST] CPU read @0x0cc
3944255 [L1] Cache miss: addr = 0cc
3944335 [L2] Cache miss: addr = 0cc
3945125 [MEM] Mem hit: addr = 054, data = 40
3945135 [L2] Cache Allocate: addr = 0cc data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3945145 [L1] Cache Allocate: addr = 0cc data = 4f4e4d4c4b4a49484746454443424140
3945145 [L1] Cache hit from L2: addr = 0cc, data = 4c
3945145 [TEST] CPU read @0x70e
3945155 [L1] Cache miss: addr = 70e
3945235 [L2] Cache miss: addr = 70e
3946125 [MEM] Mem hit: addr = 0cc, data = c0
3946135 [L2] Cache Allocate: addr = 70e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3946145 [L1] Cache Allocate: addr = 70e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3946145 [L1] Cache hit from L2: addr = 70e, data = ce
3946145 [TEST] CPU read @0x0e1
3946155 [L1] Cache miss: addr = 0e1
3946235 [L2] Cache miss: addr = 0e1
3947125 [MEM] Mem hit: addr = 70e, data = 00
3947135 [L2] Cache Allocate: addr = 0e1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3947145 [L1] Cache Allocate: addr = 0e1 data = 0f0e0d0c0b0a09080706050403020100
3947145 [L1] Cache hit from L2: addr = 0e1, data = 01
3947145 [TEST] CPU read @0x4a0
3947155 [L1] Cache miss: addr = 4a0
3947235 [L2] Cache miss: addr = 4a0
3948125 [MEM] Mem hit: addr = 0e1, data = e0
3948135 [L2] Cache Allocate: addr = 4a0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3948145 [L1] Cache Allocate: addr = 4a0 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3948145 [L1] Cache hit from L2: addr = 4a0, data = e0
3948145 [TEST] CPU read @0x57c
3948155 [L1] Cache miss: addr = 57c
3948235 [L2] Cache miss: addr = 57c
3949125 [MEM] Mem hit: addr = 4a0, data = a0
3949135 [L2] Cache Allocate: addr = 57c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3949145 [L1] Cache Allocate: addr = 57c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3949145 [L1] Cache hit from L2: addr = 57c, data = bc
3949145 [TEST] CPU read @0x496
3949155 [L1] Cache miss: addr = 496
3949235 [L2] Cache hit: addr = 496, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3949245 [L1] Cache Allocate: addr = 496 data = 2f2e2d2c2b2a29282726252423222120
3949245 [L1] Cache hit from L2: addr = 496, data = 26
3949245 [TEST] CPU read @0x7e3
3949255 [L1] Cache miss: addr = 7e3
3949335 [L2] Cache miss: addr = 7e3
3950125 [MEM] Mem hit: addr = 57c, data = 60
3950135 [L2] Cache Allocate: addr = 7e3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3950145 [L1] Cache Allocate: addr = 7e3 data = 6f6e6d6c6b6a69686766656463626160
3950145 [L1] Cache hit from L2: addr = 7e3, data = 63
3950145 [TEST] CPU read @0x669
3950155 [L1] Cache miss: addr = 669
3950235 [L2] Cache miss: addr = 669
3951125 [MEM] Mem hit: addr = 7e3, data = e0
3951135 [L2] Cache Allocate: addr = 669 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3951145 [L1] Cache Allocate: addr = 669 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3951145 [L1] Cache hit from L2: addr = 669, data = e9
3951145 [TEST] CPU read @0x1e2
3951155 [L1] Cache miss: addr = 1e2
3951235 [L2] Cache miss: addr = 1e2
3952125 [MEM] Mem hit: addr = 669, data = 60
3952135 [L2] Cache Allocate: addr = 1e2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3952145 [L1] Cache Allocate: addr = 1e2 data = 6f6e6d6c6b6a69686766656463626160
3952145 [L1] Cache hit from L2: addr = 1e2, data = 62
3952145 [TEST] CPU read @0x239
3952155 [L1] Cache miss: addr = 239
3952235 [L2] Cache hit: addr = 239, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3952245 [L1] Cache Allocate: addr = 239 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3952245 [L1] Cache hit from L2: addr = 239, data = e9
3952245 [TEST] CPU read @0x4e5
3952255 [L1] Cache miss: addr = 4e5
3952335 [L2] Cache hit: addr = 4e5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3952345 [L1] Cache Allocate: addr = 4e5 data = 8f8e8d8c8b8a89888786858483828180
3952345 [L1] Cache hit from L2: addr = 4e5, data = 85
3952345 [TEST] CPU read @0x063
3952355 [L1] Cache miss: addr = 063
3952435 [L2] Cache miss: addr = 063
3953125 [MEM] Mem hit: addr = 1e2, data = e0
3953135 [L2] Cache Allocate: addr = 063 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3953145 [L1] Cache Allocate: addr = 063 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3953145 [L1] Cache hit from L2: addr = 063, data = e3
3953145 [TEST] CPU read @0x1b9
3953155 [L1] Cache miss: addr = 1b9
3953235 [L2] Cache miss: addr = 1b9
3954125 [MEM] Mem hit: addr = 063, data = 60
3954135 [L2] Cache Allocate: addr = 1b9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3954145 [L1] Cache Allocate: addr = 1b9 data = 7f7e7d7c7b7a79787776757473727170
3954145 [L1] Cache hit from L2: addr = 1b9, data = 79
3954145 [TEST] CPU read @0x669
3954155 [L1] Cache miss: addr = 669
3954235 [L2] Cache miss: addr = 669
3955125 [MEM] Mem hit: addr = 1b9, data = a0
3955135 [L2] Cache Allocate: addr = 669 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3955145 [L1] Cache Allocate: addr = 669 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3955145 [L1] Cache hit from L2: addr = 669, data = a9
3955145 [TEST] CPU read @0x556
3955155 [L1] Cache hit: addr = 556, data = d6
3955165 [TEST] CPU read @0x51d
3955175 [L1] Cache miss: addr = 51d
3955235 [L2] Cache miss: addr = 51d
3956125 [MEM] Mem hit: addr = 669, data = 60
3956135 [L2] Cache Allocate: addr = 51d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3956145 [L1] Cache Allocate: addr = 51d data = 7f7e7d7c7b7a79787776757473727170
3956145 [L1] Cache hit from L2: addr = 51d, data = 7d
3956145 [TEST] CPU read @0x3ae
3956155 [L1] Cache miss: addr = 3ae
3956235 [L2] Cache miss: addr = 3ae
3957125 [MEM] Mem hit: addr = 51d, data = 00
3957135 [L2] Cache Allocate: addr = 3ae data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3957145 [L1] Cache Allocate: addr = 3ae data = 0f0e0d0c0b0a09080706050403020100
3957145 [L1] Cache hit from L2: addr = 3ae, data = 0e
3957145 [TEST] CPU read @0x4b7
3957155 [L1] Cache miss: addr = 4b7
3957235 [L2] Cache miss: addr = 4b7
3958125 [MEM] Mem hit: addr = 3ae, data = a0
3958135 [L2] Cache Allocate: addr = 4b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3958145 [L1] Cache Allocate: addr = 4b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3958145 [L1] Cache hit from L2: addr = 4b7, data = b7
3958145 [TEST] CPU read @0x2e0
3958155 [L1] Cache hit: addr = 2e0, data = c0
3958165 [TEST] CPU read @0x3d5
3958175 [L1] Cache miss: addr = 3d5
3958235 [L2] Cache miss: addr = 3d5
3959125 [MEM] Mem hit: addr = 4b7, data = a0
3959135 [L2] Cache Allocate: addr = 3d5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3959145 [L1] Cache Allocate: addr = 3d5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3959145 [L1] Cache hit from L2: addr = 3d5, data = b5
3959145 [TEST] CPU read @0x248
3959155 [L1] Cache hit: addr = 248, data = e8
3959165 [TEST] CPU read @0x18e
3959175 [L1] Cache miss: addr = 18e
3959235 [L2] Cache miss: addr = 18e
3960125 [MEM] Mem hit: addr = 3d5, data = c0
3960135 [L2] Cache Allocate: addr = 18e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3960145 [L1] Cache Allocate: addr = 18e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3960145 [L1] Cache hit from L2: addr = 18e, data = ce
3960145 [TEST] CPU read @0x43a
3960155 [L1] Cache miss: addr = 43a
3960235 [L2] Cache miss: addr = 43a
3961125 [MEM] Mem hit: addr = 18e, data = 80
3961135 [L2] Cache Allocate: addr = 43a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3961145 [L1] Cache Allocate: addr = 43a data = 9f9e9d9c9b9a99989796959493929190
3961145 [L1] Cache hit from L2: addr = 43a, data = 9a
3961145 [TEST] CPU read @0x449
3961155 [L1] Cache miss: addr = 449
3961235 [L2] Cache miss: addr = 449
3962125 [MEM] Mem hit: addr = 43a, data = 20
3962135 [L2] Cache Allocate: addr = 449 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3962145 [L1] Cache Allocate: addr = 449 data = 2f2e2d2c2b2a29282726252423222120
3962145 [L1] Cache hit from L2: addr = 449, data = 29
3962145 [TEST] CPU read @0x044
3962155 [L1] Cache miss: addr = 044
3962235 [L2] Cache miss: addr = 044
3963125 [MEM] Mem hit: addr = 449, data = 40
3963135 [L2] Cache Allocate: addr = 044 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3963145 [L1] Cache Allocate: addr = 044 data = 4f4e4d4c4b4a49484746454443424140
3963145 [L1] Cache hit from L2: addr = 044, data = 44
3963145 [TEST] CPU read @0x61e
3963155 [L1] Cache miss: addr = 61e
3963235 [L2] Cache miss: addr = 61e
3964125 [MEM] Mem hit: addr = 044, data = 40
3964135 [L2] Cache Allocate: addr = 61e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3964145 [L1] Cache Allocate: addr = 61e data = 5f5e5d5c5b5a59585756555453525150
3964145 [L1] Cache hit from L2: addr = 61e, data = 5e
3964145 [TEST] CPU read @0x4b1
3964155 [L1] Cache miss: addr = 4b1
3964235 [L2] Cache miss: addr = 4b1
3965125 [MEM] Mem hit: addr = 61e, data = 00
3965135 [L2] Cache Allocate: addr = 4b1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3965145 [L1] Cache Allocate: addr = 4b1 data = 1f1e1d1c1b1a19181716151413121110
3965145 [L1] Cache hit from L2: addr = 4b1, data = 11
3965145 [TEST] CPU read @0x5df
3965155 [L1] Cache miss: addr = 5df
3965235 [L2] Cache hit: addr = 5df, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3965245 [L1] Cache Allocate: addr = 5df data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3965245 [L1] Cache hit from L2: addr = 5df, data = af
3965245 [TEST] CPU read @0x65c
3965255 [L1] Cache miss: addr = 65c
3965335 [L2] Cache miss: addr = 65c
3966125 [MEM] Mem hit: addr = 4b1, data = a0
3966135 [L2] Cache Allocate: addr = 65c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3966145 [L1] Cache Allocate: addr = 65c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3966145 [L1] Cache hit from L2: addr = 65c, data = bc
3966145 [TEST] CPU read @0x074
3966155 [L1] Cache miss: addr = 074
3966235 [L2] Cache miss: addr = 074
3967125 [MEM] Mem hit: addr = 65c, data = 40
3967135 [L2] Cache Allocate: addr = 074 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3967145 [L1] Cache Allocate: addr = 074 data = 5f5e5d5c5b5a59585756555453525150
3967145 [L1] Cache hit from L2: addr = 074, data = 54
3967145 [TEST] CPU read @0x011
3967155 [L1] Cache miss: addr = 011
3967235 [L2] Cache miss: addr = 011
3968125 [MEM] Mem hit: addr = 074, data = 60
3968135 [L2] Cache Allocate: addr = 011 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3968145 [L1] Cache Allocate: addr = 011 data = 7f7e7d7c7b7a79787776757473727170
3968145 [L1] Cache hit from L2: addr = 011, data = 71
3968145 [TEST] CPU read @0x0aa
3968155 [L1] Cache miss: addr = 0aa
3968235 [L2] Cache miss: addr = 0aa
3969125 [MEM] Mem hit: addr = 011, data = 00
3969135 [L2] Cache Allocate: addr = 0aa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3969145 [L1] Cache Allocate: addr = 0aa data = 0f0e0d0c0b0a09080706050403020100
3969145 [L1] Cache hit from L2: addr = 0aa, data = 0a
3969145 [TEST] CPU read @0x3ac
3969155 [L1] Cache miss: addr = 3ac
3969235 [L2] Cache miss: addr = 3ac
3970125 [MEM] Mem hit: addr = 0aa, data = a0
3970135 [L2] Cache Allocate: addr = 3ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3970145 [L1] Cache Allocate: addr = 3ac data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3970145 [L1] Cache hit from L2: addr = 3ac, data = ac
3970145 [TEST] CPU read @0x733
3970155 [L1] Cache miss: addr = 733
3970235 [L2] Cache miss: addr = 733
3971125 [MEM] Mem hit: addr = 3ac, data = a0
3971135 [L2] Cache Allocate: addr = 733 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3971145 [L1] Cache Allocate: addr = 733 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3971145 [L1] Cache hit from L2: addr = 733, data = b3
3971145 [TEST] CPU read @0x1f4
3971155 [L1] Cache miss: addr = 1f4
3971235 [L2] Cache miss: addr = 1f4
3972125 [MEM] Mem hit: addr = 733, data = 20
3972135 [L2] Cache Allocate: addr = 1f4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3972145 [L1] Cache Allocate: addr = 1f4 data = 3f3e3d3c3b3a39383736353433323130
3972145 [L1] Cache hit from L2: addr = 1f4, data = 34
3972145 [TEST] CPU read @0x4b6
3972155 [L1] Cache miss: addr = 4b6
3972235 [L2] Cache miss: addr = 4b6
3973125 [MEM] Mem hit: addr = 1f4, data = e0
3973135 [L2] Cache Allocate: addr = 4b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3973145 [L1] Cache Allocate: addr = 4b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3973145 [L1] Cache hit from L2: addr = 4b6, data = f6
3973145 [TEST] CPU read @0x5b0
3973155 [L1] Cache hit: addr = 5b0, data = 90
3973165 [TEST] CPU read @0x1ef
3973175 [L1] Cache miss: addr = 1ef
3973235 [L2] Cache miss: addr = 1ef
3974125 [MEM] Mem hit: addr = 4b6, data = a0
3974135 [L2] Cache Allocate: addr = 1ef data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3974145 [L1] Cache Allocate: addr = 1ef data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3974145 [L1] Cache hit from L2: addr = 1ef, data = af
3974145 [TEST] CPU read @0x714
3974155 [L1] Cache miss: addr = 714
3974235 [L2] Cache miss: addr = 714
3975125 [MEM] Mem hit: addr = 1ef, data = e0
3975135 [L2] Cache Allocate: addr = 714 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3975145 [L1] Cache Allocate: addr = 714 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3975145 [L1] Cache hit from L2: addr = 714, data = f4
3975145 [TEST] CPU read @0x72c
3975155 [L1] Cache miss: addr = 72c
3975235 [L2] Cache miss: addr = 72c
3976125 [MEM] Mem hit: addr = 714, data = 00
3976135 [L2] Cache Allocate: addr = 72c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3976145 [L1] Cache Allocate: addr = 72c data = 0f0e0d0c0b0a09080706050403020100
3976145 [L1] Cache hit from L2: addr = 72c, data = 0c
3976145 [TEST] CPU read @0x61e
3976155 [L1] Cache miss: addr = 61e
3976235 [L2] Cache miss: addr = 61e
3977125 [MEM] Mem hit: addr = 72c, data = 20
3977135 [L2] Cache Allocate: addr = 61e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3977145 [L1] Cache Allocate: addr = 61e data = 3f3e3d3c3b3a39383736353433323130
3977145 [L1] Cache hit from L2: addr = 61e, data = 3e
3977145 [TEST] CPU read @0x492
3977155 [L1] Cache miss: addr = 492
3977235 [L2] Cache hit: addr = 492, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3977245 [L1] Cache Allocate: addr = 492 data = 2f2e2d2c2b2a29282726252423222120
3977245 [L1] Cache hit from L2: addr = 492, data = 22
3977245 [TEST] CPU read @0x0c4
3977255 [L1] Cache miss: addr = 0c4
3977335 [L2] Cache miss: addr = 0c4
3978125 [MEM] Mem hit: addr = 61e, data = 00
3978135 [L2] Cache Allocate: addr = 0c4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3978145 [L1] Cache Allocate: addr = 0c4 data = 0f0e0d0c0b0a09080706050403020100
3978145 [L1] Cache hit from L2: addr = 0c4, data = 04
3978145 [TEST] CPU read @0x49a
3978155 [L1] Cache hit: addr = 49a, data = 2a
3978165 [TEST] CPU read @0x678
3978175 [L1] Cache miss: addr = 678
3978235 [L2] Cache miss: addr = 678
3979125 [MEM] Mem hit: addr = 0c4, data = c0
3979135 [L2] Cache Allocate: addr = 678 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3979145 [L1] Cache Allocate: addr = 678 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3979145 [L1] Cache hit from L2: addr = 678, data = d8
3979145 [TEST] CPU read @0x1d3
3979155 [L1] Cache miss: addr = 1d3
3979235 [L2] Cache miss: addr = 1d3
3980125 [MEM] Mem hit: addr = 678, data = 60
3980135 [L2] Cache Allocate: addr = 1d3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3980145 [L1] Cache Allocate: addr = 1d3 data = 7f7e7d7c7b7a79787776757473727170
3980145 [L1] Cache hit from L2: addr = 1d3, data = 73
3980145 [TEST] CPU read @0x616
3980155 [L1] Cache miss: addr = 616
3980235 [L2] Cache miss: addr = 616
3981125 [MEM] Mem hit: addr = 1d3, data = c0
3981135 [L2] Cache Allocate: addr = 616 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3981145 [L1] Cache Allocate: addr = 616 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3981145 [L1] Cache hit from L2: addr = 616, data = d6
3981145 [TEST] CPU read @0x118
3981155 [L1] Cache miss: addr = 118
3981235 [L2] Cache miss: addr = 118
3982125 [MEM] Mem hit: addr = 616, data = 00
3982135 [L2] Cache Allocate: addr = 118 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3982145 [L1] Cache Allocate: addr = 118 data = 1f1e1d1c1b1a19181716151413121110
3982145 [L1] Cache hit from L2: addr = 118, data = 18
3982145 [TEST] CPU read @0x6af
3982155 [L1] Cache miss: addr = 6af
3982235 [L2] Cache miss: addr = 6af
3983125 [MEM] Mem hit: addr = 118, data = 00
3983135 [L2] Cache Allocate: addr = 6af data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3983145 [L1] Cache Allocate: addr = 6af data = 0f0e0d0c0b0a09080706050403020100
3983145 [L1] Cache hit from L2: addr = 6af, data = 0f
3983145 [TEST] CPU read @0x430
3983155 [L1] Cache miss: addr = 430
3983235 [L2] Cache miss: addr = 430
3984125 [MEM] Mem hit: addr = 6af, data = a0
3984135 [L2] Cache Allocate: addr = 430 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3984145 [L1] Cache Allocate: addr = 430 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3984145 [L1] Cache hit from L2: addr = 430, data = b0
3984145 [TEST] CPU read @0x5d2
3984155 [L1] Cache miss: addr = 5d2
3984235 [L2] Cache hit: addr = 5d2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3984245 [L1] Cache Allocate: addr = 5d2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3984245 [L1] Cache hit from L2: addr = 5d2, data = a2
3984245 [TEST] CPU read @0x473
3984255 [L1] Cache miss: addr = 473
3984335 [L2] Cache miss: addr = 473
3985125 [MEM] Mem hit: addr = 430, data = 20
3985135 [L2] Cache Allocate: addr = 473 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3985145 [L1] Cache Allocate: addr = 473 data = 3f3e3d3c3b3a39383736353433323130
3985145 [L1] Cache hit from L2: addr = 473, data = 33
3985145 [TEST] CPU read @0x3b5
3985155 [L1] Cache miss: addr = 3b5
3985235 [L2] Cache miss: addr = 3b5
3986125 [MEM] Mem hit: addr = 473, data = 60
3986135 [L2] Cache Allocate: addr = 3b5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3986145 [L1] Cache Allocate: addr = 3b5 data = 7f7e7d7c7b7a79787776757473727170
3986145 [L1] Cache hit from L2: addr = 3b5, data = 75
3986145 [TEST] CPU read @0x465
3986155 [L1] Cache miss: addr = 465
3986235 [L2] Cache miss: addr = 465
3987125 [MEM] Mem hit: addr = 3b5, data = a0
3987135 [L2] Cache Allocate: addr = 465 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3987145 [L1] Cache Allocate: addr = 465 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3987145 [L1] Cache hit from L2: addr = 465, data = a5
3987145 [TEST] CPU read @0x5d5
3987155 [L1] Cache miss: addr = 5d5
3987235 [L2] Cache hit: addr = 5d5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3987245 [L1] Cache Allocate: addr = 5d5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3987245 [L1] Cache hit from L2: addr = 5d5, data = a5
3987245 [TEST] CPU read @0x427
3987255 [L1] Cache miss: addr = 427
3987335 [L2] Cache miss: addr = 427
3988125 [MEM] Mem hit: addr = 465, data = 60
3988135 [L2] Cache Allocate: addr = 427 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3988145 [L1] Cache Allocate: addr = 427 data = 6f6e6d6c6b6a69686766656463626160
3988145 [L1] Cache hit from L2: addr = 427, data = 67
3988145 [TEST] CPU read @0x04b
3988155 [L1] Cache miss: addr = 04b
3988235 [L2] Cache miss: addr = 04b
3989125 [MEM] Mem hit: addr = 427, data = 20
3989135 [L2] Cache Allocate: addr = 04b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3989145 [L1] Cache Allocate: addr = 04b data = 2f2e2d2c2b2a29282726252423222120
3989145 [L1] Cache hit from L2: addr = 04b, data = 2b
3989145 [TEST] CPU read @0x1cb
3989155 [L1] Cache miss: addr = 1cb
3989235 [L2] Cache miss: addr = 1cb
3990125 [MEM] Mem hit: addr = 04b, data = 40
3990135 [L2] Cache Allocate: addr = 1cb data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3990145 [L1] Cache Allocate: addr = 1cb data = 4f4e4d4c4b4a49484746454443424140
3990145 [L1] Cache hit from L2: addr = 1cb, data = 4b
3990145 [TEST] CPU read @0x3e4
3990155 [L1] Cache miss: addr = 3e4
3990235 [L2] Cache hit: addr = 3e4, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3990245 [L1] Cache Allocate: addr = 3e4 data = 6f6e6d6c6b6a69686766656463626160
3990245 [L1] Cache hit from L2: addr = 3e4, data = 64
3990245 [TEST] CPU read @0x253
3990255 [L1] Cache miss: addr = 253
3990335 [L2] Cache hit: addr = 253, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3990345 [L1] Cache Allocate: addr = 253 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3990345 [L1] Cache hit from L2: addr = 253, data = e3
3990345 [TEST] CPU read @0x3ea
3990355 [L1] Cache hit: addr = 3ea, data = 6a
3990365 [TEST] CPU read @0x2b7
3990375 [L1] Cache miss: addr = 2b7
3990435 [L2] Cache miss: addr = 2b7
3991125 [MEM] Mem hit: addr = 1cb, data = c0
3991135 [L2] Cache Allocate: addr = 2b7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3991145 [L1] Cache Allocate: addr = 2b7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3991145 [L1] Cache hit from L2: addr = 2b7, data = d7
3991145 [TEST] CPU read @0x3a2
3991155 [L1] Cache miss: addr = 3a2
3991235 [L2] Cache miss: addr = 3a2
3992125 [MEM] Mem hit: addr = 2b7, data = a0
3992135 [L2] Cache Allocate: addr = 3a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3992145 [L1] Cache Allocate: addr = 3a2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3992145 [L1] Cache hit from L2: addr = 3a2, data = a2
3992145 [TEST] CPU read @0x46a
3992155 [L1] Cache miss: addr = 46a
3992235 [L2] Cache miss: addr = 46a
3993125 [MEM] Mem hit: addr = 3a2, data = a0
3993135 [L2] Cache Allocate: addr = 46a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3993145 [L1] Cache Allocate: addr = 46a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3993145 [L1] Cache hit from L2: addr = 46a, data = aa
3993145 [TEST] CPU read @0x51e
3993155 [L1] Cache miss: addr = 51e
3993235 [L2] Cache miss: addr = 51e
3994125 [MEM] Mem hit: addr = 46a, data = 60
3994135 [L2] Cache Allocate: addr = 51e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3994145 [L1] Cache Allocate: addr = 51e data = 7f7e7d7c7b7a79787776757473727170
3994145 [L1] Cache hit from L2: addr = 51e, data = 7e
3994145 [TEST] CPU read @0x428
3994155 [L1] Cache miss: addr = 428
3994235 [L2] Cache miss: addr = 428
3995125 [MEM] Mem hit: addr = 51e, data = 00
3995135 [L2] Cache Allocate: addr = 428 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3995145 [L1] Cache Allocate: addr = 428 data = 0f0e0d0c0b0a09080706050403020100
3995145 [L1] Cache hit from L2: addr = 428, data = 08
3995145 [TEST] CPU read @0x2a9
3995155 [L1] Cache miss: addr = 2a9
3995235 [L2] Cache miss: addr = 2a9
3996125 [MEM] Mem hit: addr = 428, data = 20
3996135 [L2] Cache Allocate: addr = 2a9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3996145 [L1] Cache Allocate: addr = 2a9 data = 2f2e2d2c2b2a29282726252423222120
3996145 [L1] Cache hit from L2: addr = 2a9, data = 29
3996145 [TEST] CPU read @0x7d1
3996155 [L1] Cache miss: addr = 7d1
3996235 [L2] Cache hit: addr = 7d1, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3996245 [L1] Cache Allocate: addr = 7d1 data = 4f4e4d4c4b4a49484746454443424140
3996245 [L1] Cache hit from L2: addr = 7d1, data = 41
3996245 [TEST] CPU read @0x42a
3996255 [L1] Cache miss: addr = 42a
3996335 [L2] Cache miss: addr = 42a
3997125 [MEM] Mem hit: addr = 2a9, data = a0
3997135 [L2] Cache Allocate: addr = 42a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3997145 [L1] Cache Allocate: addr = 42a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3997145 [L1] Cache hit from L2: addr = 42a, data = aa
3997145 [TEST] CPU read @0x7de
3997155 [L1] Cache hit: addr = 7de, data = 4e
3997165 [TEST] CPU read @0x56d
3997175 [L1] Cache miss: addr = 56d
3997235 [L2] Cache miss: addr = 56d
3998125 [MEM] Mem hit: addr = 42a, data = 20
3998135 [L2] Cache Allocate: addr = 56d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3998145 [L1] Cache Allocate: addr = 56d data = 2f2e2d2c2b2a29282726252423222120
3998145 [L1] Cache hit from L2: addr = 56d, data = 2d
3998145 [TEST] CPU read @0x420
3998155 [L1] Cache miss: addr = 420
3998235 [L2] Cache miss: addr = 420
3999125 [MEM] Mem hit: addr = 56d, data = 60
3999135 [L2] Cache Allocate: addr = 420 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3999145 [L1] Cache Allocate: addr = 420 data = 6f6e6d6c6b6a69686766656463626160
3999145 [L1] Cache hit from L2: addr = 420, data = 60
3999145 [TEST] CPU read @0x452
3999155 [L1] Cache miss: addr = 452
3999235 [L2] Cache miss: addr = 452
4000125 [MEM] Mem hit: addr = 420, data = 20
4000135 [L2] Cache Allocate: addr = 452 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4000145 [L1] Cache Allocate: addr = 452 data = 3f3e3d3c3b3a39383736353433323130
4000145 [L1] Cache hit from L2: addr = 452, data = 32
4000145 [TEST] CPU read @0x13f
4000155 [L1] Cache miss: addr = 13f
4000235 [L2] Cache miss: addr = 13f
4001125 [MEM] Mem hit: addr = 452, data = 40
4001135 [L2] Cache Allocate: addr = 13f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4001145 [L1] Cache Allocate: addr = 13f data = 5f5e5d5c5b5a59585756555453525150
4001145 [L1] Cache hit from L2: addr = 13f, data = 5f
4001145 [TEST] CPU read @0x6fc
4001155 [L1] Cache miss: addr = 6fc
4001235 [L2] Cache miss: addr = 6fc
4002125 [MEM] Mem hit: addr = 13f, data = 20
4002135 [L2] Cache Allocate: addr = 6fc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4002145 [L1] Cache Allocate: addr = 6fc data = 3f3e3d3c3b3a39383736353433323130
4002145 [L1] Cache hit from L2: addr = 6fc, data = 3c
4002145 [TEST] CPU read @0x24d
4002155 [L1] Cache hit: addr = 24d, data = ed
4002165 [TEST] CPU read @0x391
4002175 [L1] Cache miss: addr = 391
4002235 [L2] Cache miss: addr = 391
4003125 [MEM] Mem hit: addr = 6fc, data = e0
4003135 [L2] Cache Allocate: addr = 391 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4003145 [L1] Cache Allocate: addr = 391 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4003145 [L1] Cache hit from L2: addr = 391, data = f1
4003145 [TEST] CPU read @0x108
4003155 [L1] Cache miss: addr = 108
4003235 [L2] Cache miss: addr = 108
4004125 [MEM] Mem hit: addr = 391, data = 80
4004135 [L2] Cache Allocate: addr = 108 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4004145 [L1] Cache Allocate: addr = 108 data = 8f8e8d8c8b8a89888786858483828180
4004145 [L1] Cache hit from L2: addr = 108, data = 88
4004145 [TEST] CPU read @0x331
4004155 [L1] Cache miss: addr = 331
4004235 [L2] Cache miss: addr = 331
4005125 [MEM] Mem hit: addr = 108, data = 00
4005135 [L2] Cache Allocate: addr = 331 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4005145 [L1] Cache Allocate: addr = 331 data = 1f1e1d1c1b1a19181716151413121110
4005145 [L1] Cache hit from L2: addr = 331, data = 11
4005145 [TEST] CPU read @0x562
4005155 [L1] Cache miss: addr = 562
4005235 [L2] Cache miss: addr = 562
4006125 [MEM] Mem hit: addr = 331, data = 20
4006135 [L2] Cache Allocate: addr = 562 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4006145 [L1] Cache Allocate: addr = 562 data = 2f2e2d2c2b2a29282726252423222120
4006145 [L1] Cache hit from L2: addr = 562, data = 22
4006145 [TEST] CPU read @0x036
4006155 [L1] Cache miss: addr = 036
4006235 [L2] Cache miss: addr = 036
4007125 [MEM] Mem hit: addr = 562, data = 60
4007135 [L2] Cache Allocate: addr = 036 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4007145 [L1] Cache Allocate: addr = 036 data = 7f7e7d7c7b7a79787776757473727170
4007145 [L1] Cache hit from L2: addr = 036, data = 76
4007145 [TEST] CPU read @0x341
4007155 [L1] Cache miss: addr = 341
4007235 [L2] Cache miss: addr = 341
4008125 [MEM] Mem hit: addr = 036, data = 20
4008135 [L2] Cache Allocate: addr = 341 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4008145 [L1] Cache Allocate: addr = 341 data = 2f2e2d2c2b2a29282726252423222120
4008145 [L1] Cache hit from L2: addr = 341, data = 21
4008145 [TEST] CPU read @0x47a
4008155 [L1] Cache miss: addr = 47a
4008235 [L2] Cache miss: addr = 47a
4009125 [MEM] Mem hit: addr = 341, data = 40
4009135 [L2] Cache Allocate: addr = 47a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4009145 [L1] Cache Allocate: addr = 47a data = 5f5e5d5c5b5a59585756555453525150
4009145 [L1] Cache hit from L2: addr = 47a, data = 5a
4009145 [TEST] CPU read @0x70c
4009155 [L1] Cache miss: addr = 70c
4009235 [L2] Cache miss: addr = 70c
4010125 [MEM] Mem hit: addr = 47a, data = 60
4010135 [L2] Cache Allocate: addr = 70c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4010145 [L1] Cache Allocate: addr = 70c data = 6f6e6d6c6b6a69686766656463626160
4010145 [L1] Cache hit from L2: addr = 70c, data = 6c
4010145 [TEST] CPU read @0x313
4010155 [L1] Cache miss: addr = 313
4010235 [L2] Cache miss: addr = 313
4011125 [MEM] Mem hit: addr = 70c, data = 00
4011135 [L2] Cache Allocate: addr = 313 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4011145 [L1] Cache Allocate: addr = 313 data = 1f1e1d1c1b1a19181716151413121110
4011145 [L1] Cache hit from L2: addr = 313, data = 13
4011145 [TEST] CPU read @0x271
4011155 [L1] Cache miss: addr = 271
4011235 [L2] Cache miss: addr = 271
4012125 [MEM] Mem hit: addr = 313, data = 00
4012135 [L2] Cache Allocate: addr = 271 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4012145 [L1] Cache Allocate: addr = 271 data = 1f1e1d1c1b1a19181716151413121110
4012145 [L1] Cache hit from L2: addr = 271, data = 11
4012145 [TEST] CPU read @0x3bd
4012155 [L1] Cache miss: addr = 3bd
4012235 [L2] Cache miss: addr = 3bd
4013125 [MEM] Mem hit: addr = 271, data = 60
4013135 [L2] Cache Allocate: addr = 3bd data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4013145 [L1] Cache Allocate: addr = 3bd data = 7f7e7d7c7b7a79787776757473727170
4013145 [L1] Cache hit from L2: addr = 3bd, data = 7d
4013145 [TEST] CPU read @0x3af
4013155 [L1] Cache miss: addr = 3af
4013235 [L2] Cache hit: addr = 3af, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4013245 [L1] Cache Allocate: addr = 3af data = 6f6e6d6c6b6a69686766656463626160
4013245 [L1] Cache hit from L2: addr = 3af, data = 6f
4013245 [TEST] CPU read @0x6c0
4013255 [L1] Cache miss: addr = 6c0
4013335 [L2] Cache hit: addr = 6c0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4013345 [L1] Cache Allocate: addr = 6c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4013345 [L1] Cache hit from L2: addr = 6c0, data = a0
4013345 [TEST] CPU read @0x47d
4013355 [L1] Cache miss: addr = 47d
4013435 [L2] Cache miss: addr = 47d
4014125 [MEM] Mem hit: addr = 3bd, data = a0
4014135 [L2] Cache Allocate: addr = 47d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4014145 [L1] Cache Allocate: addr = 47d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4014145 [L1] Cache hit from L2: addr = 47d, data = bd
4014145 [TEST] CPU read @0x67e
4014155 [L1] Cache miss: addr = 67e
4014235 [L2] Cache miss: addr = 67e
4015125 [MEM] Mem hit: addr = 47d, data = 60
4015135 [L2] Cache Allocate: addr = 67e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4015145 [L1] Cache Allocate: addr = 67e data = 7f7e7d7c7b7a79787776757473727170
4015145 [L1] Cache hit from L2: addr = 67e, data = 7e
4015145 [TEST] CPU read @0x136
4015155 [L1] Cache miss: addr = 136
4015235 [L2] Cache miss: addr = 136
4016125 [MEM] Mem hit: addr = 67e, data = 60
4016135 [L2] Cache Allocate: addr = 136 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4016145 [L1] Cache Allocate: addr = 136 data = 7f7e7d7c7b7a79787776757473727170
4016145 [L1] Cache hit from L2: addr = 136, data = 76
4016145 [TEST] CPU read @0x7af
4016155 [L1] Cache miss: addr = 7af
4016235 [L2] Cache miss: addr = 7af
4017125 [MEM] Mem hit: addr = 136, data = 20
4017135 [L2] Cache Allocate: addr = 7af data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4017145 [L1] Cache Allocate: addr = 7af data = 2f2e2d2c2b2a29282726252423222120
4017145 [L1] Cache hit from L2: addr = 7af, data = 2f
4017145 [TEST] CPU read @0x33e
4017155 [L1] Cache miss: addr = 33e
4017235 [L2] Cache miss: addr = 33e
4018125 [MEM] Mem hit: addr = 7af, data = a0
4018135 [L2] Cache Allocate: addr = 33e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4018145 [L1] Cache Allocate: addr = 33e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4018145 [L1] Cache hit from L2: addr = 33e, data = be
4018145 [TEST] CPU read @0x6de
4018155 [L1] Cache hit: addr = 6de, data = be
4018165 [TEST] CPU read @0x161
4018175 [L1] Cache miss: addr = 161
4018235 [L2] Cache hit: addr = 161, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4018245 [L1] Cache Allocate: addr = 161 data = 4f4e4d4c4b4a49484746454443424140
4018245 [L1] Cache hit from L2: addr = 161, data = 41
4018245 [TEST] CPU read @0x670
4018255 [L1] Cache miss: addr = 670
4018335 [L2] Cache miss: addr = 670
4019125 [MEM] Mem hit: addr = 33e, data = 20
4019135 [L2] Cache Allocate: addr = 670 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4019145 [L1] Cache Allocate: addr = 670 data = 3f3e3d3c3b3a39383736353433323130
4019145 [L1] Cache hit from L2: addr = 670, data = 30
4019145 [TEST] CPU read @0x42b
4019155 [L1] Cache miss: addr = 42b
4019235 [L2] Cache miss: addr = 42b
4020125 [MEM] Mem hit: addr = 670, data = 60
4020135 [L2] Cache Allocate: addr = 42b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4020145 [L1] Cache Allocate: addr = 42b data = 6f6e6d6c6b6a69686766656463626160
4020145 [L1] Cache hit from L2: addr = 42b, data = 6b
4020145 [TEST] CPU read @0x47e
4020155 [L1] Cache miss: addr = 47e
4020235 [L2] Cache miss: addr = 47e
4021125 [MEM] Mem hit: addr = 42b, data = 20
4021135 [L2] Cache Allocate: addr = 47e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4021145 [L1] Cache Allocate: addr = 47e data = 3f3e3d3c3b3a39383736353433323130
4021145 [L1] Cache hit from L2: addr = 47e, data = 3e
4021145 [TEST] CPU read @0x1b9
4021155 [L1] Cache miss: addr = 1b9
4021235 [L2] Cache miss: addr = 1b9
4022125 [MEM] Mem hit: addr = 47e, data = 60
4022135 [L2] Cache Allocate: addr = 1b9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4022145 [L1] Cache Allocate: addr = 1b9 data = 7f7e7d7c7b7a79787776757473727170
4022145 [L1] Cache hit from L2: addr = 1b9, data = 79
4022145 [TEST] CPU read @0x504
4022155 [L1] Cache miss: addr = 504
4022235 [L2] Cache miss: addr = 504
4023125 [MEM] Mem hit: addr = 1b9, data = a0
4023135 [L2] Cache Allocate: addr = 504 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4023145 [L1] Cache Allocate: addr = 504 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4023145 [L1] Cache hit from L2: addr = 504, data = a4
4023145 [TEST] CPU read @0x232
4023155 [L1] Cache miss: addr = 232
4023235 [L2] Cache hit: addr = 232, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4023245 [L1] Cache Allocate: addr = 232 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4023245 [L1] Cache hit from L2: addr = 232, data = e2
4023245 [TEST] CPU read @0x4ef
4023255 [L1] Cache miss: addr = 4ef
4023335 [L2] Cache hit: addr = 4ef, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4023345 [L1] Cache Allocate: addr = 4ef data = 8f8e8d8c8b8a89888786858483828180
4023345 [L1] Cache hit from L2: addr = 4ef, data = 8f
4023345 [TEST] CPU read @0x4f7
4023355 [L1] Cache miss: addr = 4f7
4023435 [L2] Cache hit: addr = 4f7, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4023445 [L1] Cache Allocate: addr = 4f7 data = 8f8e8d8c8b8a89888786858483828180
4023445 [L1] Cache hit from L2: addr = 4f7, data = 87
4023445 [TEST] CPU read @0x390
4023455 [L1] Cache miss: addr = 390
4023535 [L2] Cache miss: addr = 390
4024125 [MEM] Mem hit: addr = 504, data = 00
4024135 [L2] Cache Allocate: addr = 390 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4024145 [L1] Cache Allocate: addr = 390 data = 1f1e1d1c1b1a19181716151413121110
4024145 [L1] Cache hit from L2: addr = 390, data = 10
4024145 [TEST] CPU read @0x210
4024155 [L1] Cache miss: addr = 210
4024235 [L2] Cache miss: addr = 210
4025125 [MEM] Mem hit: addr = 390, data = 80
4025135 [L2] Cache Allocate: addr = 210 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4025145 [L1] Cache Allocate: addr = 210 data = 9f9e9d9c9b9a99989796959493929190
4025145 [L1] Cache hit from L2: addr = 210, data = 90
4025145 [TEST] CPU read @0x5c1
4025155 [L1] Cache miss: addr = 5c1
4025235 [L2] Cache hit: addr = 5c1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4025245 [L1] Cache Allocate: addr = 5c1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4025245 [L1] Cache hit from L2: addr = 5c1, data = a1
4025245 [TEST] CPU read @0x102
4025255 [L1] Cache miss: addr = 102
4025335 [L2] Cache miss: addr = 102
4026125 [MEM] Mem hit: addr = 210, data = 00
4026135 [L2] Cache Allocate: addr = 102 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4026145 [L1] Cache Allocate: addr = 102 data = 0f0e0d0c0b0a09080706050403020100
4026145 [L1] Cache hit from L2: addr = 102, data = 02
4026145 [TEST] CPU read @0x644
4026155 [L1] Cache miss: addr = 644
4026235 [L2] Cache miss: addr = 644
4027125 [MEM] Mem hit: addr = 102, data = 00
4027135 [L2] Cache Allocate: addr = 644 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4027145 [L1] Cache Allocate: addr = 644 data = 0f0e0d0c0b0a09080706050403020100
4027145 [L1] Cache hit from L2: addr = 644, data = 04
4027145 [TEST] CPU read @0x146
4027155 [L1] Cache miss: addr = 146
4027235 [L2] Cache miss: addr = 146
4028125 [MEM] Mem hit: addr = 644, data = 40
4028135 [L2] Cache Allocate: addr = 146 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4028145 [L1] Cache Allocate: addr = 146 data = 4f4e4d4c4b4a49484746454443424140
4028145 [L1] Cache hit from L2: addr = 146, data = 46
4028145 [TEST] CPU read @0x7bf
4028155 [L1] Cache miss: addr = 7bf
4028235 [L2] Cache miss: addr = 7bf
4029125 [MEM] Mem hit: addr = 146, data = 40
4029135 [L2] Cache Allocate: addr = 7bf data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4029145 [L1] Cache Allocate: addr = 7bf data = 5f5e5d5c5b5a59585756555453525150
4029145 [L1] Cache hit from L2: addr = 7bf, data = 5f
4029145 [TEST] CPU read @0x048
4029155 [L1] Cache miss: addr = 048
4029235 [L2] Cache miss: addr = 048
4030125 [MEM] Mem hit: addr = 7bf, data = a0
4030135 [L2] Cache Allocate: addr = 048 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4030145 [L1] Cache Allocate: addr = 048 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4030145 [L1] Cache hit from L2: addr = 048, data = a8
4030145 [TEST] CPU read @0x3dc
4030155 [L1] Cache miss: addr = 3dc
4030235 [L2] Cache miss: addr = 3dc
4031125 [MEM] Mem hit: addr = 048, data = 40
4031135 [L2] Cache Allocate: addr = 3dc data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4031145 [L1] Cache Allocate: addr = 3dc data = 5f5e5d5c5b5a59585756555453525150
4031145 [L1] Cache hit from L2: addr = 3dc, data = 5c
4031145 [TEST] CPU read @0x104
4031155 [L1] Cache miss: addr = 104
4031235 [L2] Cache miss: addr = 104
4032125 [MEM] Mem hit: addr = 3dc, data = c0
4032135 [L2] Cache Allocate: addr = 104 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4032145 [L1] Cache Allocate: addr = 104 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4032145 [L1] Cache hit from L2: addr = 104, data = c4
4032145 [TEST] CPU read @0x681
4032155 [L1] Cache miss: addr = 681
4032235 [L2] Cache miss: addr = 681
4033125 [MEM] Mem hit: addr = 104, data = 00
4033135 [L2] Cache Allocate: addr = 681 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4033145 [L1] Cache Allocate: addr = 681 data = 0f0e0d0c0b0a09080706050403020100
4033145 [L1] Cache hit from L2: addr = 681, data = 01
4033145 [TEST] CPU read @0x0a3
4033155 [L1] Cache miss: addr = 0a3
4033235 [L2] Cache miss: addr = 0a3
4034125 [MEM] Mem hit: addr = 681, data = 80
4034135 [L2] Cache Allocate: addr = 0a3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4034145 [L1] Cache Allocate: addr = 0a3 data = 8f8e8d8c8b8a89888786858483828180
4034145 [L1] Cache hit from L2: addr = 0a3, data = 83
4034145 [TEST] CPU read @0x384
4034155 [L1] Cache miss: addr = 384
4034235 [L2] Cache miss: addr = 384
4035125 [MEM] Mem hit: addr = 0a3, data = a0
4035135 [L2] Cache Allocate: addr = 384 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4035145 [L1] Cache Allocate: addr = 384 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4035145 [L1] Cache hit from L2: addr = 384, data = a4
4035145 [TEST] CPU read @0x61d
4035155 [L1] Cache miss: addr = 61d
4035235 [L2] Cache miss: addr = 61d
4036125 [MEM] Mem hit: addr = 384, data = 80
4036135 [L2] Cache Allocate: addr = 61d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4036145 [L1] Cache Allocate: addr = 61d data = 9f9e9d9c9b9a99989796959493929190
4036145 [L1] Cache hit from L2: addr = 61d, data = 9d
4036145 [TEST] CPU read @0x2de
4036155 [L1] Cache miss: addr = 2de
4036235 [L2] Cache miss: addr = 2de
4037125 [MEM] Mem hit: addr = 61d, data = 00
4037135 [L2] Cache Allocate: addr = 2de data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4037145 [L1] Cache Allocate: addr = 2de data = 1f1e1d1c1b1a19181716151413121110
4037145 [L1] Cache hit from L2: addr = 2de, data = 1e
4037145 [TEST] CPU read @0x38e
4037155 [L1] Cache hit: addr = 38e, data = ae
4037165 [TEST] CPU read @0x482
4037175 [L1] Cache hit: addr = 482, data = 22
4037185 [TEST] CPU read @0x65e
4037195 [L1] Cache miss: addr = 65e
4037235 [L2] Cache miss: addr = 65e
4038125 [MEM] Mem hit: addr = 2de, data = c0
4038135 [L2] Cache Allocate: addr = 65e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4038145 [L1] Cache Allocate: addr = 65e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4038145 [L1] Cache hit from L2: addr = 65e, data = de
4038145 [TEST] CPU read @0x460
4038155 [L1] Cache miss: addr = 460
4038235 [L2] Cache miss: addr = 460
4039125 [MEM] Mem hit: addr = 65e, data = 40
4039135 [L2] Cache Allocate: addr = 460 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4039145 [L1] Cache Allocate: addr = 460 data = 4f4e4d4c4b4a49484746454443424140
4039145 [L1] Cache hit from L2: addr = 460, data = 40
4039145 [TEST] CPU read @0x6cd
4039155 [L1] Cache miss: addr = 6cd
4039235 [L2] Cache hit: addr = 6cd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4039245 [L1] Cache Allocate: addr = 6cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4039245 [L1] Cache hit from L2: addr = 6cd, data = ad
4039245 [TEST] CPU read @0x374
4039255 [L1] Cache hit: addr = 374, data = c4
4039265 [TEST] CPU read @0x560
4039275 [L1] Cache miss: addr = 560
4039335 [L2] Cache miss: addr = 560
4040125 [MEM] Mem hit: addr = 460, data = 60
4040135 [L2] Cache Allocate: addr = 560 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4040145 [L1] Cache Allocate: addr = 560 data = 6f6e6d6c6b6a69686766656463626160
4040145 [L1] Cache hit from L2: addr = 560, data = 60
4040145 [TEST] CPU read @0x348
4040155 [L1] Cache miss: addr = 348
4040235 [L2] Cache miss: addr = 348
4041125 [MEM] Mem hit: addr = 560, data = 60
4041135 [L2] Cache Allocate: addr = 348 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4041145 [L1] Cache Allocate: addr = 348 data = 6f6e6d6c6b6a69686766656463626160
4041145 [L1] Cache hit from L2: addr = 348, data = 68
4041145 [TEST] CPU read @0x458
4041155 [L1] Cache miss: addr = 458
4041235 [L2] Cache miss: addr = 458
4042125 [MEM] Mem hit: addr = 348, data = 40
4042135 [L2] Cache Allocate: addr = 458 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4042145 [L1] Cache Allocate: addr = 458 data = 5f5e5d5c5b5a59585756555453525150
4042145 [L1] Cache hit from L2: addr = 458, data = 58
4042145 [TEST] CPU read @0x286
4042155 [L1] Cache miss: addr = 286
4042235 [L2] Cache miss: addr = 286
4043125 [MEM] Mem hit: addr = 458, data = 40
4043135 [L2] Cache Allocate: addr = 286 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4043145 [L1] Cache Allocate: addr = 286 data = 4f4e4d4c4b4a49484746454443424140
4043145 [L1] Cache hit from L2: addr = 286, data = 46
4043145 [TEST] CPU read @0x234
4043155 [L1] Cache miss: addr = 234
4043235 [L2] Cache hit: addr = 234, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4043245 [L1] Cache Allocate: addr = 234 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4043245 [L1] Cache hit from L2: addr = 234, data = e4
4043245 [TEST] CPU read @0x646
4043255 [L1] Cache miss: addr = 646
4043335 [L2] Cache miss: addr = 646
4044125 [MEM] Mem hit: addr = 286, data = 80
4044135 [L2] Cache Allocate: addr = 646 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4044145 [L1] Cache Allocate: addr = 646 data = 8f8e8d8c8b8a89888786858483828180
4044145 [L1] Cache hit from L2: addr = 646, data = 86
4044145 [TEST] CPU read @0x3af
4044155 [L1] Cache miss: addr = 3af
4044235 [L2] Cache miss: addr = 3af
4045125 [MEM] Mem hit: addr = 646, data = 40
4045135 [L2] Cache Allocate: addr = 3af data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4045145 [L1] Cache Allocate: addr = 3af data = 4f4e4d4c4b4a49484746454443424140
4045145 [L1] Cache hit from L2: addr = 3af, data = 4f
4045145 [TEST] CPU read @0x56d
4045155 [L1] Cache miss: addr = 56d
4045235 [L2] Cache miss: addr = 56d
4046125 [MEM] Mem hit: addr = 3af, data = a0
4046135 [L2] Cache Allocate: addr = 56d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4046145 [L1] Cache Allocate: addr = 56d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4046145 [L1] Cache hit from L2: addr = 56d, data = ad
4046145 [TEST] CPU read @0x6f0
4046155 [L1] Cache miss: addr = 6f0
4046235 [L2] Cache miss: addr = 6f0
4047125 [MEM] Mem hit: addr = 56d, data = 60
4047135 [L2] Cache Allocate: addr = 6f0 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4047145 [L1] Cache Allocate: addr = 6f0 data = 7f7e7d7c7b7a79787776757473727170
4047145 [L1] Cache hit from L2: addr = 6f0, data = 70
4047145 [TEST] CPU read @0x471
4047155 [L1] Cache miss: addr = 471
4047235 [L2] Cache miss: addr = 471
4048125 [MEM] Mem hit: addr = 6f0, data = e0
4048135 [L2] Cache Allocate: addr = 471 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4048145 [L1] Cache Allocate: addr = 471 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4048145 [L1] Cache hit from L2: addr = 471, data = f1
4048145 [TEST] CPU read @0x457
4048155 [L1] Cache miss: addr = 457
4048235 [L2] Cache miss: addr = 457
4049125 [MEM] Mem hit: addr = 471, data = 60
4049135 [L2] Cache Allocate: addr = 457 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4049145 [L1] Cache Allocate: addr = 457 data = 7f7e7d7c7b7a79787776757473727170
4049145 [L1] Cache hit from L2: addr = 457, data = 77
4049145 [TEST] CPU read @0x384
4049155 [L1] Cache miss: addr = 384
4049235 [L2] Cache miss: addr = 384
4050125 [MEM] Mem hit: addr = 457, data = 40
4050135 [L2] Cache Allocate: addr = 384 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4050145 [L1] Cache Allocate: addr = 384 data = 4f4e4d4c4b4a49484746454443424140
4050145 [L1] Cache hit from L2: addr = 384, data = 44
4050145 [TEST] CPU read @0x689
4050155 [L1] Cache miss: addr = 689
4050235 [L2] Cache miss: addr = 689
4051125 [MEM] Mem hit: addr = 384, data = 80
4051135 [L2] Cache Allocate: addr = 689 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4051145 [L1] Cache Allocate: addr = 689 data = 8f8e8d8c8b8a89888786858483828180
4051145 [L1] Cache hit from L2: addr = 689, data = 89
4051145 [TEST] CPU read @0x19d
4051155 [L1] Cache miss: addr = 19d
4051235 [L2] Cache miss: addr = 19d
4052125 [MEM] Mem hit: addr = 689, data = 80
4052135 [L2] Cache Allocate: addr = 19d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4052145 [L1] Cache Allocate: addr = 19d data = 9f9e9d9c9b9a99989796959493929190
4052145 [L1] Cache hit from L2: addr = 19d, data = 9d
4052145 [TEST] CPU read @0x6b8
4052155 [L1] Cache miss: addr = 6b8
4052235 [L2] Cache miss: addr = 6b8
4053125 [MEM] Mem hit: addr = 19d, data = 80
4053135 [L2] Cache Allocate: addr = 6b8 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4053145 [L1] Cache Allocate: addr = 6b8 data = 9f9e9d9c9b9a99989796959493929190
4053145 [L1] Cache hit from L2: addr = 6b8, data = 98
4053145 [TEST] CPU read @0x3e5
4053155 [L1] Cache miss: addr = 3e5
4053235 [L2] Cache hit: addr = 3e5, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4053245 [L1] Cache Allocate: addr = 3e5 data = 6f6e6d6c6b6a69686766656463626160
4053245 [L1] Cache hit from L2: addr = 3e5, data = 65
4053245 [TEST] CPU read @0x300
4053255 [L1] Cache miss: addr = 300
4053335 [L2] Cache miss: addr = 300
4054125 [MEM] Mem hit: addr = 6b8, data = a0
4054135 [L2] Cache Allocate: addr = 300 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4054145 [L1] Cache Allocate: addr = 300 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4054145 [L1] Cache hit from L2: addr = 300, data = a0
4054145 [TEST] CPU read @0x0ac
4054155 [L1] Cache miss: addr = 0ac
4054235 [L2] Cache miss: addr = 0ac
4055125 [MEM] Mem hit: addr = 300, data = 00
4055135 [L2] Cache Allocate: addr = 0ac data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4055145 [L1] Cache Allocate: addr = 0ac data = 0f0e0d0c0b0a09080706050403020100
4055145 [L1] Cache hit from L2: addr = 0ac, data = 0c
4055145 [TEST] CPU read @0x410
4055155 [L1] Cache miss: addr = 410
4055235 [L2] Cache miss: addr = 410
4056125 [MEM] Mem hit: addr = 0ac, data = a0
4056135 [L2] Cache Allocate: addr = 410 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4056145 [L1] Cache Allocate: addr = 410 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4056145 [L1] Cache hit from L2: addr = 410, data = b0
4056145 [TEST] CPU read @0x4d2
4056155 [L1] Cache miss: addr = 4d2
4056235 [L2] Cache hit: addr = 4d2, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4056245 [L1] Cache Allocate: addr = 4d2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4056245 [L1] Cache hit from L2: addr = 4d2, data = e2
4056245 [TEST] CPU read @0x14e
4056255 [L1] Cache miss: addr = 14e
4056335 [L2] Cache miss: addr = 14e
4057125 [MEM] Mem hit: addr = 410, data = 00
4057135 [L2] Cache Allocate: addr = 14e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4057145 [L1] Cache Allocate: addr = 14e data = 0f0e0d0c0b0a09080706050403020100
4057145 [L1] Cache hit from L2: addr = 14e, data = 0e
4057145 [TEST] CPU read @0x0e7
4057155 [L1] Cache miss: addr = 0e7
4057235 [L2] Cache miss: addr = 0e7
4058125 [MEM] Mem hit: addr = 14e, data = 40
4058135 [L2] Cache Allocate: addr = 0e7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4058145 [L1] Cache Allocate: addr = 0e7 data = 4f4e4d4c4b4a49484746454443424140
4058145 [L1] Cache hit from L2: addr = 0e7, data = 47
4058145 [TEST] CPU read @0x3b6
4058155 [L1] Cache miss: addr = 3b6
4058235 [L2] Cache miss: addr = 3b6
4059125 [MEM] Mem hit: addr = 0e7, data = e0
4059135 [L2] Cache Allocate: addr = 3b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4059145 [L1] Cache Allocate: addr = 3b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4059145 [L1] Cache hit from L2: addr = 3b6, data = f6
4059145 [TEST] CPU read @0x346
4059155 [L1] Cache miss: addr = 346
4059235 [L2] Cache miss: addr = 346
4060125 [MEM] Mem hit: addr = 3b6, data = a0
4060135 [L2] Cache Allocate: addr = 346 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4060145 [L1] Cache Allocate: addr = 346 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4060145 [L1] Cache hit from L2: addr = 346, data = a6
4060145 [TEST] CPU read @0x40c
4060155 [L1] Cache miss: addr = 40c
4060235 [L2] Cache miss: addr = 40c
4061125 [MEM] Mem hit: addr = 346, data = 40
4061135 [L2] Cache Allocate: addr = 40c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4061145 [L1] Cache Allocate: addr = 40c data = 4f4e4d4c4b4a49484746454443424140
4061145 [L1] Cache hit from L2: addr = 40c, data = 4c
4061145 [TEST] CPU read @0x2fc
4061155 [L1] Cache miss: addr = 2fc
4061235 [L2] Cache hit: addr = 2fc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4061245 [L1] Cache Allocate: addr = 2fc data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4061245 [L1] Cache hit from L2: addr = 2fc, data = cc
4061245 [TEST] CPU read @0x367
4061255 [L1] Cache hit: addr = 367, data = c7
4061265 [TEST] CPU read @0x309
4061275 [L1] Cache miss: addr = 309
4061335 [L2] Cache miss: addr = 309
4062125 [MEM] Mem hit: addr = 40c, data = 00
4062135 [L2] Cache Allocate: addr = 309 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4062145 [L1] Cache Allocate: addr = 309 data = 0f0e0d0c0b0a09080706050403020100
4062145 [L1] Cache hit from L2: addr = 309, data = 09
4062145 [TEST] CPU read @0x14f
4062155 [L1] Cache miss: addr = 14f
4062235 [L2] Cache miss: addr = 14f
4063125 [MEM] Mem hit: addr = 309, data = 00
4063135 [L2] Cache Allocate: addr = 14f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4063145 [L1] Cache Allocate: addr = 14f data = 0f0e0d0c0b0a09080706050403020100
4063145 [L1] Cache hit from L2: addr = 14f, data = 0f
4063145 [TEST] CPU read @0x3be
4063155 [L1] Cache miss: addr = 3be
4063235 [L2] Cache hit: addr = 3be, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4063245 [L1] Cache Allocate: addr = 3be data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4063245 [L1] Cache hit from L2: addr = 3be, data = ee
4063245 [TEST] CPU read @0x5d0
4063255 [L1] Cache miss: addr = 5d0
4063335 [L2] Cache hit: addr = 5d0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4063345 [L1] Cache Allocate: addr = 5d0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4063345 [L1] Cache hit from L2: addr = 5d0, data = a0
4063345 [TEST] CPU read @0x71d
4063355 [L1] Cache miss: addr = 71d
4063435 [L2] Cache miss: addr = 71d
4064125 [MEM] Mem hit: addr = 14f, data = 40
4064135 [L2] Cache Allocate: addr = 71d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4064145 [L1] Cache Allocate: addr = 71d data = 5f5e5d5c5b5a59585756555453525150
4064145 [L1] Cache hit from L2: addr = 71d, data = 5d
4064145 [TEST] CPU read @0x5ae
4064155 [L1] Cache miss: addr = 5ae
4064235 [L2] Cache hit: addr = 5ae, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4064245 [L1] Cache Allocate: addr = 5ae data = 8f8e8d8c8b8a89888786858483828180
4064245 [L1] Cache hit from L2: addr = 5ae, data = 8e
4064245 [TEST] CPU read @0x43a
4064255 [L1] Cache miss: addr = 43a
4064335 [L2] Cache miss: addr = 43a
4065125 [MEM] Mem hit: addr = 71d, data = 00
4065135 [L2] Cache Allocate: addr = 43a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4065145 [L1] Cache Allocate: addr = 43a data = 1f1e1d1c1b1a19181716151413121110
4065145 [L1] Cache hit from L2: addr = 43a, data = 1a
4065145 [TEST] CPU read @0x011
4065155 [L1] Cache miss: addr = 011
4065235 [L2] Cache miss: addr = 011
4066125 [MEM] Mem hit: addr = 43a, data = 20
4066135 [L2] Cache Allocate: addr = 011 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4066145 [L1] Cache Allocate: addr = 011 data = 3f3e3d3c3b3a39383736353433323130
4066145 [L1] Cache hit from L2: addr = 011, data = 31
4066145 [TEST] CPU read @0x5df
4066155 [L1] Cache miss: addr = 5df
4066235 [L2] Cache hit: addr = 5df, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4066245 [L1] Cache Allocate: addr = 5df data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4066245 [L1] Cache hit from L2: addr = 5df, data = af
4066245 [TEST] CPU read @0x3f2
4066255 [L1] Cache hit: addr = 3f2, data = 72
4066265 [TEST] CPU read @0x630
4066275 [L1] Cache miss: addr = 630
4066335 [L2] Cache miss: addr = 630
4067125 [MEM] Mem hit: addr = 011, data = 00
4067135 [L2] Cache Allocate: addr = 630 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4067145 [L1] Cache Allocate: addr = 630 data = 1f1e1d1c1b1a19181716151413121110
4067145 [L1] Cache hit from L2: addr = 630, data = 10
4067145 [TEST] CPU read @0x46c
4067155 [L1] Cache miss: addr = 46c
4067235 [L2] Cache miss: addr = 46c
4068125 [MEM] Mem hit: addr = 630, data = 20
4068135 [L2] Cache Allocate: addr = 46c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4068145 [L1] Cache Allocate: addr = 46c data = 2f2e2d2c2b2a29282726252423222120
4068145 [L1] Cache hit from L2: addr = 46c, data = 2c
4068145 [TEST] CPU read @0x7ad
4068155 [L1] Cache miss: addr = 7ad
4068235 [L2] Cache miss: addr = 7ad
4069125 [MEM] Mem hit: addr = 46c, data = 60
4069135 [L2] Cache Allocate: addr = 7ad data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4069145 [L1] Cache Allocate: addr = 7ad data = 6f6e6d6c6b6a69686766656463626160
4069145 [L1] Cache hit from L2: addr = 7ad, data = 6d
4069145 [TEST] CPU read @0x457
4069155 [L1] Cache miss: addr = 457
4069235 [L2] Cache miss: addr = 457
4070125 [MEM] Mem hit: addr = 7ad, data = a0
4070135 [L2] Cache Allocate: addr = 457 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4070145 [L1] Cache Allocate: addr = 457 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4070145 [L1] Cache hit from L2: addr = 457, data = b7
4070145 [TEST] CPU read @0x3a2
4070155 [L1] Cache miss: addr = 3a2
4070235 [L2] Cache miss: addr = 3a2
4071125 [MEM] Mem hit: addr = 457, data = 40
4071135 [L2] Cache Allocate: addr = 3a2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4071145 [L1] Cache Allocate: addr = 3a2 data = 4f4e4d4c4b4a49484746454443424140
4071145 [L1] Cache hit from L2: addr = 3a2, data = 42
4071145 [TEST] CPU read @0x5e1
4071155 [L1] Cache miss: addr = 5e1
4071235 [L2] Cache miss: addr = 5e1
4072125 [MEM] Mem hit: addr = 3a2, data = a0
4072135 [L2] Cache Allocate: addr = 5e1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4072145 [L1] Cache Allocate: addr = 5e1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4072145 [L1] Cache hit from L2: addr = 5e1, data = a1
4072145 [TEST] CPU read @0x070
4072155 [L1] Cache miss: addr = 070
4072235 [L2] Cache miss: addr = 070
4073125 [MEM] Mem hit: addr = 5e1, data = e0
4073135 [L2] Cache Allocate: addr = 070 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4073145 [L1] Cache Allocate: addr = 070 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4073145 [L1] Cache hit from L2: addr = 070, data = f0
4073145 [TEST] CPU read @0x1e8
4073155 [L1] Cache miss: addr = 1e8
4073235 [L2] Cache miss: addr = 1e8
4074125 [MEM] Mem hit: addr = 070, data = 60
4074135 [L2] Cache Allocate: addr = 1e8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4074145 [L1] Cache Allocate: addr = 1e8 data = 6f6e6d6c6b6a69686766656463626160
4074145 [L1] Cache hit from L2: addr = 1e8, data = 68
4074145 [TEST] CPU read @0x772
4074155 [L1] Cache miss: addr = 772
4074235 [L2] Cache miss: addr = 772
4075125 [MEM] Mem hit: addr = 1e8, data = e0
4075135 [L2] Cache Allocate: addr = 772 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4075145 [L1] Cache Allocate: addr = 772 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4075145 [L1] Cache hit from L2: addr = 772, data = f2
4075145 [TEST] CPU read @0x5e7
4075155 [L1] Cache miss: addr = 5e7
4075235 [L2] Cache miss: addr = 5e7
4076125 [MEM] Mem hit: addr = 772, data = 60
4076135 [L2] Cache Allocate: addr = 5e7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4076145 [L1] Cache Allocate: addr = 5e7 data = 6f6e6d6c6b6a69686766656463626160
4076145 [L1] Cache hit from L2: addr = 5e7, data = 67
4076145 [TEST] CPU read @0x7e3
4076155 [L1] Cache miss: addr = 7e3
4076235 [L2] Cache miss: addr = 7e3
4077125 [MEM] Mem hit: addr = 5e7, data = e0
4077135 [L2] Cache Allocate: addr = 7e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4077145 [L1] Cache Allocate: addr = 7e3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4077145 [L1] Cache hit from L2: addr = 7e3, data = e3
4077145 [TEST] CPU read @0x3e4
4077155 [L1] Cache miss: addr = 3e4
4077235 [L2] Cache hit: addr = 3e4, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4077245 [L1] Cache Allocate: addr = 3e4 data = 6f6e6d6c6b6a69686766656463626160
4077245 [L1] Cache hit from L2: addr = 3e4, data = 64
4077245 [TEST] CPU read @0x4be
4077255 [L1] Cache miss: addr = 4be
4077335 [L2] Cache miss: addr = 4be
4078125 [MEM] Mem hit: addr = 7e3, data = e0
4078135 [L2] Cache Allocate: addr = 4be data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4078145 [L1] Cache Allocate: addr = 4be data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4078145 [L1] Cache hit from L2: addr = 4be, data = fe
4078145 [TEST] CPU read @0x0f9
4078155 [L1] Cache miss: addr = 0f9
4078235 [L2] Cache miss: addr = 0f9
4079125 [MEM] Mem hit: addr = 4be, data = a0
4079135 [L2] Cache Allocate: addr = 0f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4079145 [L1] Cache Allocate: addr = 0f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4079145 [L1] Cache hit from L2: addr = 0f9, data = b9
4079145 [TEST] CPU read @0x7e2
4079155 [L1] Cache miss: addr = 7e2
4079235 [L2] Cache miss: addr = 7e2
4080125 [MEM] Mem hit: addr = 0f9, data = e0
4080135 [L2] Cache Allocate: addr = 7e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4080145 [L1] Cache Allocate: addr = 7e2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4080145 [L1] Cache hit from L2: addr = 7e2, data = e2
4080145 [TEST] CPU read @0x6aa
4080155 [L1] Cache miss: addr = 6aa
4080235 [L2] Cache miss: addr = 6aa
4081125 [MEM] Mem hit: addr = 7e2, data = e0
4081135 [L2] Cache Allocate: addr = 6aa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4081145 [L1] Cache Allocate: addr = 6aa data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4081145 [L1] Cache hit from L2: addr = 6aa, data = ea
4081145 [TEST] CPU read @0x205
4081155 [L1] Cache miss: addr = 205
4081235 [L2] Cache miss: addr = 205
4082125 [MEM] Mem hit: addr = 6aa, data = a0
4082135 [L2] Cache Allocate: addr = 205 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4082145 [L1] Cache Allocate: addr = 205 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4082145 [L1] Cache hit from L2: addr = 205, data = a5
4082145 [TEST] CPU read @0x43a
4082155 [L1] Cache miss: addr = 43a
4082235 [L2] Cache miss: addr = 43a
4083125 [MEM] Mem hit: addr = 205, data = 00
4083135 [L2] Cache Allocate: addr = 43a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4083145 [L1] Cache Allocate: addr = 43a data = 1f1e1d1c1b1a19181716151413121110
4083145 [L1] Cache hit from L2: addr = 43a, data = 1a
4083145 [TEST] CPU read @0x5ac
4083155 [L1] Cache miss: addr = 5ac
4083235 [L2] Cache hit: addr = 5ac, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4083245 [L1] Cache Allocate: addr = 5ac data = 8f8e8d8c8b8a89888786858483828180
4083245 [L1] Cache hit from L2: addr = 5ac, data = 8c
4083245 [TEST] CPU read @0x119
4083255 [L1] Cache miss: addr = 119
4083335 [L2] Cache miss: addr = 119
4084125 [MEM] Mem hit: addr = 43a, data = 20
4084135 [L2] Cache Allocate: addr = 119 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4084145 [L1] Cache Allocate: addr = 119 data = 3f3e3d3c3b3a39383736353433323130
4084145 [L1] Cache hit from L2: addr = 119, data = 39
4084145 [TEST] CPU read @0x0b2
4084155 [L1] Cache miss: addr = 0b2
4084235 [L2] Cache miss: addr = 0b2
4085125 [MEM] Mem hit: addr = 119, data = 00
4085135 [L2] Cache Allocate: addr = 0b2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4085145 [L1] Cache Allocate: addr = 0b2 data = 1f1e1d1c1b1a19181716151413121110
4085145 [L1] Cache hit from L2: addr = 0b2, data = 12
4085145 [TEST] CPU read @0x3d7
4085155 [L1] Cache miss: addr = 3d7
4085235 [L2] Cache miss: addr = 3d7
4086125 [MEM] Mem hit: addr = 0b2, data = a0
4086135 [L2] Cache Allocate: addr = 3d7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4086145 [L1] Cache Allocate: addr = 3d7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4086145 [L1] Cache hit from L2: addr = 3d7, data = b7
4086145 [TEST] CPU read @0x063
4086155 [L1] Cache miss: addr = 063
4086235 [L2] Cache miss: addr = 063
4087125 [MEM] Mem hit: addr = 3d7, data = c0
4087135 [L2] Cache Allocate: addr = 063 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4087145 [L1] Cache Allocate: addr = 063 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4087145 [L1] Cache hit from L2: addr = 063, data = c3
4087145 [TEST] CPU read @0x4e9
4087155 [L1] Cache miss: addr = 4e9
4087235 [L2] Cache hit: addr = 4e9, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4087245 [L1] Cache Allocate: addr = 4e9 data = 8f8e8d8c8b8a89888786858483828180
4087245 [L1] Cache hit from L2: addr = 4e9, data = 89
4087245 [TEST] CPU read @0x729
4087255 [L1] Cache miss: addr = 729
4087335 [L2] Cache miss: addr = 729
4088125 [MEM] Mem hit: addr = 063, data = 60
4088135 [L2] Cache Allocate: addr = 729 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4088145 [L1] Cache Allocate: addr = 729 data = 6f6e6d6c6b6a69686766656463626160
4088145 [L1] Cache hit from L2: addr = 729, data = 69
4088145 [TEST] CPU read @0x375
4088155 [L1] Cache hit: addr = 375, data = c5
4088165 [TEST] CPU read @0x2a2
4088175 [L1] Cache miss: addr = 2a2
4088235 [L2] Cache miss: addr = 2a2
4089125 [MEM] Mem hit: addr = 729, data = 20
4089135 [L2] Cache Allocate: addr = 2a2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4089145 [L1] Cache Allocate: addr = 2a2 data = 2f2e2d2c2b2a29282726252423222120
4089145 [L1] Cache hit from L2: addr = 2a2, data = 22
4089145 [TEST] CPU read @0x5f1
4089155 [L1] Cache miss: addr = 5f1
4089235 [L2] Cache miss: addr = 5f1
4090125 [MEM] Mem hit: addr = 2a2, data = a0
4090135 [L2] Cache Allocate: addr = 5f1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4090145 [L1] Cache Allocate: addr = 5f1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4090145 [L1] Cache hit from L2: addr = 5f1, data = b1
4090145 [TEST] CPU read @0x0e4
4090155 [L1] Cache miss: addr = 0e4
4090235 [L2] Cache miss: addr = 0e4
4091125 [MEM] Mem hit: addr = 5f1, data = e0
4091135 [L2] Cache Allocate: addr = 0e4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4091145 [L1] Cache Allocate: addr = 0e4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4091145 [L1] Cache hit from L2: addr = 0e4, data = e4
4091145 [TEST] CPU read @0x547
4091155 [L1] Cache miss: addr = 547
4091235 [L2] Cache hit: addr = 547, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4091245 [L1] Cache Allocate: addr = 547 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4091245 [L1] Cache hit from L2: addr = 547, data = c7
4091245 [TEST] CPU read @0x68e
4091255 [L1] Cache miss: addr = 68e
4091335 [L2] Cache miss: addr = 68e
4092125 [MEM] Mem hit: addr = 0e4, data = e0
4092135 [L2] Cache Allocate: addr = 68e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4092145 [L1] Cache Allocate: addr = 68e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4092145 [L1] Cache hit from L2: addr = 68e, data = ee
4092145 [TEST] CPU read @0x1cd
4092155 [L1] Cache miss: addr = 1cd
4092235 [L2] Cache miss: addr = 1cd
4093125 [MEM] Mem hit: addr = 68e, data = 80
4093135 [L2] Cache Allocate: addr = 1cd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4093145 [L1] Cache Allocate: addr = 1cd data = 8f8e8d8c8b8a89888786858483828180
4093145 [L1] Cache hit from L2: addr = 1cd, data = 8d
4093145 [TEST] CPU read @0x1be
4093155 [L1] Cache miss: addr = 1be
4093235 [L2] Cache miss: addr = 1be
4094125 [MEM] Mem hit: addr = 1cd, data = c0
4094135 [L2] Cache Allocate: addr = 1be data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4094145 [L1] Cache Allocate: addr = 1be data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4094145 [L1] Cache hit from L2: addr = 1be, data = de
4094145 [TEST] CPU read @0x621
4094155 [L1] Cache miss: addr = 621
4094235 [L2] Cache miss: addr = 621
4095125 [MEM] Mem hit: addr = 1be, data = a0
4095135 [L2] Cache Allocate: addr = 621 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4095145 [L1] Cache Allocate: addr = 621 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4095145 [L1] Cache hit from L2: addr = 621, data = a1
4095145 [TEST] CPU read @0x724
4095155 [L1] Cache miss: addr = 724
4095235 [L2] Cache miss: addr = 724
4096125 [MEM] Mem hit: addr = 621, data = 20
4096135 [L2] Cache Allocate: addr = 724 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4096145 [L1] Cache Allocate: addr = 724 data = 2f2e2d2c2b2a29282726252423222120
4096145 [L1] Cache hit from L2: addr = 724, data = 24
4096145 [TEST] CPU read @0x0dd
4096155 [L1] Cache miss: addr = 0dd
4096235 [L2] Cache miss: addr = 0dd
4097125 [MEM] Mem hit: addr = 724, data = 20
4097135 [L2] Cache Allocate: addr = 0dd data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4097145 [L1] Cache Allocate: addr = 0dd data = 3f3e3d3c3b3a39383736353433323130
4097145 [L1] Cache hit from L2: addr = 0dd, data = 3d
4097145 [TEST] CPU read @0x30a
4097155 [L1] Cache miss: addr = 30a
4097235 [L2] Cache miss: addr = 30a
4098125 [MEM] Mem hit: addr = 0dd, data = c0
4098135 [L2] Cache Allocate: addr = 30a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4098145 [L1] Cache Allocate: addr = 30a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4098145 [L1] Cache hit from L2: addr = 30a, data = ca
4098145 [TEST] CPU read @0x42d
4098155 [L1] Cache miss: addr = 42d
4098235 [L2] Cache miss: addr = 42d
4099125 [MEM] Mem hit: addr = 30a, data = 00
4099135 [L2] Cache Allocate: addr = 42d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4099145 [L1] Cache Allocate: addr = 42d data = 0f0e0d0c0b0a09080706050403020100
4099145 [L1] Cache hit from L2: addr = 42d, data = 0d
4099145 [TEST] CPU read @0x732
4099155 [L1] Cache miss: addr = 732
4099235 [L2] Cache miss: addr = 732
4100125 [MEM] Mem hit: addr = 42d, data = 20
4100135 [L2] Cache Allocate: addr = 732 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4100145 [L1] Cache Allocate: addr = 732 data = 3f3e3d3c3b3a39383736353433323130
4100145 [L1] Cache hit from L2: addr = 732, data = 32
4100145 [TEST] CPU read @0x522
4100155 [L1] Cache miss: addr = 522
4100235 [L2] Cache miss: addr = 522
4101125 [MEM] Mem hit: addr = 732, data = 20
4101135 [L2] Cache Allocate: addr = 522 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4101145 [L1] Cache Allocate: addr = 522 data = 2f2e2d2c2b2a29282726252423222120
4101145 [L1] Cache hit from L2: addr = 522, data = 22
4101145 [TEST] CPU read @0x47c
4101155 [L1] Cache miss: addr = 47c
4101235 [L2] Cache miss: addr = 47c
4102125 [MEM] Mem hit: addr = 522, data = 20
4102135 [L2] Cache Allocate: addr = 47c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4102145 [L1] Cache Allocate: addr = 47c data = 3f3e3d3c3b3a39383736353433323130
4102145 [L1] Cache hit from L2: addr = 47c, data = 3c
4102145 [TEST] CPU read @0x37c
4102155 [L1] Cache hit: addr = 37c, data = cc
4102165 [TEST] CPU read @0x5c5
4102175 [L1] Cache miss: addr = 5c5
4102235 [L2] Cache hit: addr = 5c5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4102245 [L1] Cache Allocate: addr = 5c5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4102245 [L1] Cache hit from L2: addr = 5c5, data = a5
4102245 [TEST] CPU read @0x4d6
4102255 [L1] Cache miss: addr = 4d6
4102335 [L2] Cache hit: addr = 4d6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4102345 [L1] Cache Allocate: addr = 4d6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4102345 [L1] Cache hit from L2: addr = 4d6, data = e6
4102345 [TEST] CPU read @0x093
4102355 [L1] Cache miss: addr = 093
4102435 [L2] Cache miss: addr = 093
4103125 [MEM] Mem hit: addr = 47c, data = 60
4103135 [L2] Cache Allocate: addr = 093 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4103145 [L1] Cache Allocate: addr = 093 data = 7f7e7d7c7b7a79787776757473727170
4103145 [L1] Cache hit from L2: addr = 093, data = 73
4103145 [TEST] CPU read @0x538
4103155 [L1] Cache miss: addr = 538
4103235 [L2] Cache miss: addr = 538
4104125 [MEM] Mem hit: addr = 093, data = 80
4104135 [L2] Cache Allocate: addr = 538 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4104145 [L1] Cache Allocate: addr = 538 data = 9f9e9d9c9b9a99989796959493929190
4104145 [L1] Cache hit from L2: addr = 538, data = 98
4104145 [TEST] CPU read @0x16d
4104155 [L1] Cache miss: addr = 16d
4104235 [L2] Cache hit: addr = 16d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4104245 [L1] Cache Allocate: addr = 16d data = 4f4e4d4c4b4a49484746454443424140
4104245 [L1] Cache hit from L2: addr = 16d, data = 4d
4104245 [TEST] CPU read @0x65b
4104255 [L1] Cache miss: addr = 65b
4104335 [L2] Cache miss: addr = 65b
4105125 [MEM] Mem hit: addr = 538, data = 20
4105135 [L2] Cache Allocate: addr = 65b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4105145 [L1] Cache Allocate: addr = 65b data = 3f3e3d3c3b3a39383736353433323130
4105145 [L1] Cache hit from L2: addr = 65b, data = 3b
4105145 [TEST] CPU read @0x38b
4105155 [L1] Cache miss: addr = 38b
4105235 [L2] Cache miss: addr = 38b
4106125 [MEM] Mem hit: addr = 65b, data = 40
4106135 [L2] Cache Allocate: addr = 38b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4106145 [L1] Cache Allocate: addr = 38b data = 4f4e4d4c4b4a49484746454443424140
4106145 [L1] Cache hit from L2: addr = 38b, data = 4b
4106145 [TEST] CPU read @0x79b
4106155 [L1] Cache miss: addr = 79b
4106235 [L2] Cache miss: addr = 79b
4107125 [MEM] Mem hit: addr = 38b, data = 80
4107135 [L2] Cache Allocate: addr = 79b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4107145 [L1] Cache Allocate: addr = 79b data = 9f9e9d9c9b9a99989796959493929190
4107145 [L1] Cache hit from L2: addr = 79b, data = 9b
4107145 [TEST] CPU read @0x523
4107155 [L1] Cache miss: addr = 523
4107235 [L2] Cache hit: addr = 523, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4107245 [L1] Cache Allocate: addr = 523 data = 8f8e8d8c8b8a89888786858483828180
4107245 [L1] Cache hit from L2: addr = 523, data = 83
4107245 [TEST] CPU read @0x655
4107255 [L1] Cache miss: addr = 655
4107335 [L2] Cache miss: addr = 655
4108125 [MEM] Mem hit: addr = 79b, data = 80
4108135 [L2] Cache Allocate: addr = 655 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4108145 [L1] Cache Allocate: addr = 655 data = 9f9e9d9c9b9a99989796959493929190
4108145 [L1] Cache hit from L2: addr = 655, data = 95
4108145 [TEST] CPU read @0x174
4108155 [L1] Cache miss: addr = 174
4108235 [L2] Cache hit: addr = 174, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4108245 [L1] Cache Allocate: addr = 174 data = 4f4e4d4c4b4a49484746454443424140
4108245 [L1] Cache hit from L2: addr = 174, data = 44
4108245 [TEST] CPU read @0x272
4108255 [L1] Cache miss: addr = 272
4108335 [L2] Cache miss: addr = 272
4109125 [MEM] Mem hit: addr = 655, data = 40
4109135 [L2] Cache Allocate: addr = 272 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4109145 [L1] Cache Allocate: addr = 272 data = 5f5e5d5c5b5a59585756555453525150
4109145 [L1] Cache hit from L2: addr = 272, data = 52
4109145 [TEST] CPU read @0x138
4109155 [L1] Cache miss: addr = 138
4109235 [L2] Cache miss: addr = 138
4110125 [MEM] Mem hit: addr = 272, data = 60
4110135 [L2] Cache Allocate: addr = 138 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4110145 [L1] Cache Allocate: addr = 138 data = 7f7e7d7c7b7a79787776757473727170
4110145 [L1] Cache hit from L2: addr = 138, data = 78
4110145 [TEST] CPU read @0x67e
4110155 [L1] Cache miss: addr = 67e
4110235 [L2] Cache miss: addr = 67e
4111125 [MEM] Mem hit: addr = 138, data = 20
4111135 [L2] Cache Allocate: addr = 67e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4111145 [L1] Cache Allocate: addr = 67e data = 3f3e3d3c3b3a39383736353433323130
4111145 [L1] Cache hit from L2: addr = 67e, data = 3e
4111145 [TEST] CPU read @0x586
4111155 [L1] Cache miss: addr = 586
4111235 [L2] Cache miss: addr = 586
4112125 [MEM] Mem hit: addr = 67e, data = 60
4112135 [L2] Cache Allocate: addr = 586 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4112145 [L1] Cache Allocate: addr = 586 data = 6f6e6d6c6b6a69686766656463626160
4112145 [L1] Cache hit from L2: addr = 586, data = 66
4112145 [TEST] CPU read @0x165
4112155 [L1] Cache miss: addr = 165
4112235 [L2] Cache hit: addr = 165, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4112245 [L1] Cache Allocate: addr = 165 data = 4f4e4d4c4b4a49484746454443424140
4112245 [L1] Cache hit from L2: addr = 165, data = 45
4112245 [TEST] CPU read @0x018
4112255 [L1] Cache miss: addr = 018
4112335 [L2] Cache miss: addr = 018
4113125 [MEM] Mem hit: addr = 586, data = 80
4113135 [L2] Cache Allocate: addr = 018 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4113145 [L1] Cache Allocate: addr = 018 data = 9f9e9d9c9b9a99989796959493929190
4113145 [L1] Cache hit from L2: addr = 018, data = 98
4113145 [TEST] CPU read @0x729
4113155 [L1] Cache miss: addr = 729
4113235 [L2] Cache miss: addr = 729
4114125 [MEM] Mem hit: addr = 018, data = 00
4114135 [L2] Cache Allocate: addr = 729 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4114145 [L1] Cache Allocate: addr = 729 data = 0f0e0d0c0b0a09080706050403020100
4114145 [L1] Cache hit from L2: addr = 729, data = 09
4114145 [TEST] CPU read @0x451
4114155 [L1] Cache miss: addr = 451
4114235 [L2] Cache miss: addr = 451
4115125 [MEM] Mem hit: addr = 729, data = 20
4115135 [L2] Cache Allocate: addr = 451 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4115145 [L1] Cache Allocate: addr = 451 data = 3f3e3d3c3b3a39383736353433323130
4115145 [L1] Cache hit from L2: addr = 451, data = 31
4115145 [TEST] CPU read @0x0ab
4115155 [L1] Cache miss: addr = 0ab
4115235 [L2] Cache miss: addr = 0ab
4116125 [MEM] Mem hit: addr = 451, data = 40
4116135 [L2] Cache Allocate: addr = 0ab data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4116145 [L1] Cache Allocate: addr = 0ab data = 4f4e4d4c4b4a49484746454443424140
4116145 [L1] Cache hit from L2: addr = 0ab, data = 4b
4116145 [TEST] CPU read @0x042
4116155 [L1] Cache miss: addr = 042
4116235 [L2] Cache miss: addr = 042
4117125 [MEM] Mem hit: addr = 0ab, data = a0
4117135 [L2] Cache Allocate: addr = 042 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4117145 [L1] Cache Allocate: addr = 042 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4117145 [L1] Cache hit from L2: addr = 042, data = a2
4117145 [TEST] CPU read @0x6e3
4117155 [L1] Cache miss: addr = 6e3
4117235 [L2] Cache miss: addr = 6e3
4118125 [MEM] Mem hit: addr = 042, data = 40
4118135 [L2] Cache Allocate: addr = 6e3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4118145 [L1] Cache Allocate: addr = 6e3 data = 4f4e4d4c4b4a49484746454443424140
4118145 [L1] Cache hit from L2: addr = 6e3, data = 43
4118145 [TEST] CPU read @0x3cf
4118155 [L1] Cache miss: addr = 3cf
4118235 [L2] Cache miss: addr = 3cf
4119125 [MEM] Mem hit: addr = 6e3, data = e0
4119135 [L2] Cache Allocate: addr = 3cf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4119145 [L1] Cache Allocate: addr = 3cf data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4119145 [L1] Cache hit from L2: addr = 3cf, data = ef
4119145 [TEST] CPU read @0x077
4119155 [L1] Cache miss: addr = 077
4119235 [L2] Cache miss: addr = 077
4120125 [MEM] Mem hit: addr = 3cf, data = c0
4120135 [L2] Cache Allocate: addr = 077 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4120145 [L1] Cache Allocate: addr = 077 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4120145 [L1] Cache hit from L2: addr = 077, data = d7
4120145 [TEST] CPU read @0x64b
4120155 [L1] Cache miss: addr = 64b
4120235 [L2] Cache miss: addr = 64b
4121125 [MEM] Mem hit: addr = 077, data = 60
4121135 [L2] Cache Allocate: addr = 64b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4121145 [L1] Cache Allocate: addr = 64b data = 6f6e6d6c6b6a69686766656463626160
4121145 [L1] Cache hit from L2: addr = 64b, data = 6b
4121145 [TEST] CPU read @0x732
4121155 [L1] Cache miss: addr = 732
4121235 [L2] Cache miss: addr = 732
4122125 [MEM] Mem hit: addr = 64b, data = 40
4122135 [L2] Cache Allocate: addr = 732 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4122145 [L1] Cache Allocate: addr = 732 data = 5f5e5d5c5b5a59585756555453525150
4122145 [L1] Cache hit from L2: addr = 732, data = 52
4122145 [TEST] CPU read @0x209
4122155 [L1] Cache miss: addr = 209
4122235 [L2] Cache miss: addr = 209
4123125 [MEM] Mem hit: addr = 732, data = 20
4123135 [L2] Cache Allocate: addr = 209 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4123145 [L1] Cache Allocate: addr = 209 data = 2f2e2d2c2b2a29282726252423222120
4123145 [L1] Cache hit from L2: addr = 209, data = 29
4123145 [TEST] CPU read @0x4ca
4123155 [L1] Cache hit: addr = 4ca, data = ea
4123165 [TEST] CPU read @0x53a
4123175 [L1] Cache miss: addr = 53a
4123235 [L2] Cache miss: addr = 53a
4124125 [MEM] Mem hit: addr = 209, data = 00
4124135 [L2] Cache Allocate: addr = 53a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4124145 [L1] Cache Allocate: addr = 53a data = 1f1e1d1c1b1a19181716151413121110
4124145 [L1] Cache hit from L2: addr = 53a, data = 1a
4124145 [TEST] CPU read @0x6e4
4124155 [L1] Cache miss: addr = 6e4
4124235 [L2] Cache miss: addr = 6e4
4125125 [MEM] Mem hit: addr = 53a, data = 20
4125135 [L2] Cache Allocate: addr = 6e4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4125145 [L1] Cache Allocate: addr = 6e4 data = 2f2e2d2c2b2a29282726252423222120
4125145 [L1] Cache hit from L2: addr = 6e4, data = 24
4125145 [TEST] CPU read @0x24c
4125155 [L1] Cache hit: addr = 24c, data = ec
4125165 [TEST] CPU read @0x0df
4125175 [L1] Cache miss: addr = 0df
4125235 [L2] Cache miss: addr = 0df
4126125 [MEM] Mem hit: addr = 6e4, data = e0
4126135 [L2] Cache Allocate: addr = 0df data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4126145 [L1] Cache Allocate: addr = 0df data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4126145 [L1] Cache hit from L2: addr = 0df, data = ff
4126145 [TEST] CPU read @0x128
4126155 [L1] Cache miss: addr = 128
4126235 [L2] Cache miss: addr = 128
4127125 [MEM] Mem hit: addr = 0df, data = c0
4127135 [L2] Cache Allocate: addr = 128 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4127145 [L1] Cache Allocate: addr = 128 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4127145 [L1] Cache hit from L2: addr = 128, data = c8
4127145 [TEST] CPU read @0x5f3
4127155 [L1] Cache miss: addr = 5f3
4127235 [L2] Cache miss: addr = 5f3
4128125 [MEM] Mem hit: addr = 128, data = 20
4128135 [L2] Cache Allocate: addr = 5f3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4128145 [L1] Cache Allocate: addr = 5f3 data = 3f3e3d3c3b3a39383736353433323130
4128145 [L1] Cache hit from L2: addr = 5f3, data = 33
4128145 [TEST] CPU read @0x4a1
4128155 [L1] Cache miss: addr = 4a1
4128235 [L2] Cache miss: addr = 4a1
4129125 [MEM] Mem hit: addr = 5f3, data = e0
4129135 [L2] Cache Allocate: addr = 4a1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4129145 [L1] Cache Allocate: addr = 4a1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4129145 [L1] Cache hit from L2: addr = 4a1, data = e1
4129145 [TEST] CPU read @0x0fc
4129155 [L1] Cache miss: addr = 0fc
4129235 [L2] Cache miss: addr = 0fc
4130125 [MEM] Mem hit: addr = 4a1, data = a0
4130135 [L2] Cache Allocate: addr = 0fc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4130145 [L1] Cache Allocate: addr = 0fc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4130145 [L1] Cache hit from L2: addr = 0fc, data = bc
4130145 [TEST] CPU read @0x56c
4130155 [L1] Cache miss: addr = 56c
4130235 [L2] Cache miss: addr = 56c
4131125 [MEM] Mem hit: addr = 0fc, data = e0
4131135 [L2] Cache Allocate: addr = 56c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4131145 [L1] Cache Allocate: addr = 56c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4131145 [L1] Cache hit from L2: addr = 56c, data = ec
4131145 [TEST] CPU read @0x45d
4131155 [L1] Cache miss: addr = 45d
4131235 [L2] Cache miss: addr = 45d
4132125 [MEM] Mem hit: addr = 56c, data = 60
4132135 [L2] Cache Allocate: addr = 45d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4132145 [L1] Cache Allocate: addr = 45d data = 7f7e7d7c7b7a79787776757473727170
4132145 [L1] Cache hit from L2: addr = 45d, data = 7d
4132145 [TEST] CPU read @0x483
4132155 [L1] Cache hit: addr = 483, data = 23
4132165 [TEST] CPU read @0x0be
4132175 [L1] Cache miss: addr = 0be
4132235 [L2] Cache miss: addr = 0be
4133125 [MEM] Mem hit: addr = 45d, data = 40
4133135 [L2] Cache Allocate: addr = 0be data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4133145 [L1] Cache Allocate: addr = 0be data = 5f5e5d5c5b5a59585756555453525150
4133145 [L1] Cache hit from L2: addr = 0be, data = 5e
4133145 [TEST] CPU read @0x52f
4133155 [L1] Cache miss: addr = 52f
4133235 [L2] Cache miss: addr = 52f
4134125 [MEM] Mem hit: addr = 0be, data = a0
4134135 [L2] Cache Allocate: addr = 52f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4134145 [L1] Cache Allocate: addr = 52f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4134145 [L1] Cache hit from L2: addr = 52f, data = af
4134145 [TEST] CPU read @0x30b
4134155 [L1] Cache miss: addr = 30b
4134235 [L2] Cache miss: addr = 30b
4135125 [MEM] Mem hit: addr = 52f, data = 20
4135135 [L2] Cache Allocate: addr = 30b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4135145 [L1] Cache Allocate: addr = 30b data = 2f2e2d2c2b2a29282726252423222120
4135145 [L1] Cache hit from L2: addr = 30b, data = 2b
4135145 [TEST] CPU read @0x18e
4135155 [L1] Cache miss: addr = 18e
4135235 [L2] Cache miss: addr = 18e
4136125 [MEM] Mem hit: addr = 30b, data = 00
4136135 [L2] Cache Allocate: addr = 18e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4136145 [L1] Cache Allocate: addr = 18e data = 0f0e0d0c0b0a09080706050403020100
4136145 [L1] Cache hit from L2: addr = 18e, data = 0e
4136145 [TEST] CPU read @0x3c3
4136155 [L1] Cache miss: addr = 3c3
4136235 [L2] Cache miss: addr = 3c3
4137125 [MEM] Mem hit: addr = 18e, data = 80
4137135 [L2] Cache Allocate: addr = 3c3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4137145 [L1] Cache Allocate: addr = 3c3 data = 8f8e8d8c8b8a89888786858483828180
4137145 [L1] Cache hit from L2: addr = 3c3, data = 83
4137145 [TEST] CPU read @0x6c7
4137155 [L1] Cache miss: addr = 6c7
4137235 [L2] Cache hit: addr = 6c7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4137245 [L1] Cache Allocate: addr = 6c7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4137245 [L1] Cache hit from L2: addr = 6c7, data = a7
4137245 [TEST] CPU read @0x317
4137255 [L1] Cache miss: addr = 317
4137335 [L2] Cache miss: addr = 317
4138125 [MEM] Mem hit: addr = 3c3, data = c0
4138135 [L2] Cache Allocate: addr = 317 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4138145 [L1] Cache Allocate: addr = 317 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4138145 [L1] Cache hit from L2: addr = 317, data = d7
4138145 [TEST] CPU read @0x215
4138155 [L1] Cache miss: addr = 215
4138235 [L2] Cache miss: addr = 215
4139125 [MEM] Mem hit: addr = 317, data = 00
4139135 [L2] Cache Allocate: addr = 215 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4139145 [L1] Cache Allocate: addr = 215 data = 1f1e1d1c1b1a19181716151413121110
4139145 [L1] Cache hit from L2: addr = 215, data = 15
4139145 [TEST] CPU read @0x7c3
4139155 [L1] Cache miss: addr = 7c3
4139235 [L2] Cache hit: addr = 7c3, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4139245 [L1] Cache Allocate: addr = 7c3 data = 4f4e4d4c4b4a49484746454443424140
4139245 [L1] Cache hit from L2: addr = 7c3, data = 43
4139245 [TEST] CPU read @0x5a6
4139255 [L1] Cache miss: addr = 5a6
4139335 [L2] Cache hit: addr = 5a6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4139345 [L1] Cache Allocate: addr = 5a6 data = 8f8e8d8c8b8a89888786858483828180
4139345 [L1] Cache hit from L2: addr = 5a6, data = 86
4139345 [TEST] CPU read @0x78f
4139355 [L1] Cache miss: addr = 78f
4139435 [L2] Cache miss: addr = 78f
4140125 [MEM] Mem hit: addr = 215, data = 00
4140135 [L2] Cache Allocate: addr = 78f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4140145 [L1] Cache Allocate: addr = 78f data = 0f0e0d0c0b0a09080706050403020100
4140145 [L1] Cache hit from L2: addr = 78f, data = 0f
4140145 [TEST] CPU read @0x762
4140155 [L1] Cache miss: addr = 762
4140235 [L2] Cache miss: addr = 762
4141125 [MEM] Mem hit: addr = 78f, data = 80
4141135 [L2] Cache Allocate: addr = 762 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4141145 [L1] Cache Allocate: addr = 762 data = 8f8e8d8c8b8a89888786858483828180
4141145 [L1] Cache hit from L2: addr = 762, data = 82
4141145 [TEST] CPU read @0x4e7
4141155 [L1] Cache miss: addr = 4e7
4141235 [L2] Cache hit: addr = 4e7, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4141245 [L1] Cache Allocate: addr = 4e7 data = 8f8e8d8c8b8a89888786858483828180
4141245 [L1] Cache hit from L2: addr = 4e7, data = 87
4141245 [TEST] CPU read @0x240
4141255 [L1] Cache hit: addr = 240, data = e0
4141265 [TEST] CPU read @0x70e
4141275 [L1] Cache miss: addr = 70e
4141335 [L2] Cache miss: addr = 70e
4142125 [MEM] Mem hit: addr = 762, data = 60
4142135 [L2] Cache Allocate: addr = 70e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4142145 [L1] Cache Allocate: addr = 70e data = 6f6e6d6c6b6a69686766656463626160
4142145 [L1] Cache hit from L2: addr = 70e, data = 6e
4142145 [TEST] CPU read @0x297
4142155 [L1] Cache miss: addr = 297
4142235 [L2] Cache miss: addr = 297
4143125 [MEM] Mem hit: addr = 70e, data = 00
4143135 [L2] Cache Allocate: addr = 297 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4143145 [L1] Cache Allocate: addr = 297 data = 1f1e1d1c1b1a19181716151413121110
4143145 [L1] Cache hit from L2: addr = 297, data = 17
4143145 [TEST] CPU read @0x28f
4143155 [L1] Cache miss: addr = 28f
4143235 [L2] Cache hit: addr = 28f, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4143245 [L1] Cache Allocate: addr = 28f data = 0f0e0d0c0b0a09080706050403020100
4143245 [L1] Cache hit from L2: addr = 28f, data = 0f
4143245 [TEST] CPU read @0x6b2
4143255 [L1] Cache miss: addr = 6b2
4143335 [L2] Cache miss: addr = 6b2
4144125 [MEM] Mem hit: addr = 297, data = 80
4144135 [L2] Cache Allocate: addr = 6b2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4144145 [L1] Cache Allocate: addr = 6b2 data = 9f9e9d9c9b9a99989796959493929190
4144145 [L1] Cache hit from L2: addr = 6b2, data = 92
4144145 [TEST] CPU read @0x23b
4144155 [L1] Cache miss: addr = 23b
4144235 [L2] Cache hit: addr = 23b, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4144245 [L1] Cache Allocate: addr = 23b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4144245 [L1] Cache hit from L2: addr = 23b, data = eb
4144245 [TEST] CPU read @0x2d6
4144255 [L1] Cache miss: addr = 2d6
4144335 [L2] Cache miss: addr = 2d6
4145125 [MEM] Mem hit: addr = 6b2, data = a0
4145135 [L2] Cache Allocate: addr = 2d6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4145145 [L1] Cache Allocate: addr = 2d6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4145145 [L1] Cache hit from L2: addr = 2d6, data = b6
4145145 [TEST] CPU read @0x440
4145155 [L1] Cache miss: addr = 440
4145235 [L2] Cache miss: addr = 440
4146125 [MEM] Mem hit: addr = 2d6, data = c0
4146135 [L2] Cache Allocate: addr = 440 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4146145 [L1] Cache Allocate: addr = 440 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4146145 [L1] Cache hit from L2: addr = 440, data = c0
4146145 [TEST] CPU read @0x295
4146155 [L1] Cache miss: addr = 295
4146235 [L2] Cache miss: addr = 295
4147125 [MEM] Mem hit: addr = 440, data = 40
4147135 [L2] Cache Allocate: addr = 295 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4147145 [L1] Cache Allocate: addr = 295 data = 5f5e5d5c5b5a59585756555453525150
4147145 [L1] Cache hit from L2: addr = 295, data = 55
4147145 [TEST] CPU read @0x195
4147155 [L1] Cache miss: addr = 195
4147235 [L2] Cache miss: addr = 195
4148125 [MEM] Mem hit: addr = 295, data = 80
4148135 [L2] Cache Allocate: addr = 195 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4148145 [L1] Cache Allocate: addr = 195 data = 9f9e9d9c9b9a99989796959493929190
4148145 [L1] Cache hit from L2: addr = 195, data = 95
4148145 [TEST] CPU read @0x6cf
4148155 [L1] Cache miss: addr = 6cf
4148235 [L2] Cache hit: addr = 6cf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4148245 [L1] Cache Allocate: addr = 6cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4148245 [L1] Cache hit from L2: addr = 6cf, data = af
4148245 [TEST] CPU read @0x7f0
4148255 [L1] Cache miss: addr = 7f0
4148335 [L2] Cache miss: addr = 7f0
4149125 [MEM] Mem hit: addr = 195, data = 80
4149135 [L2] Cache Allocate: addr = 7f0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4149145 [L1] Cache Allocate: addr = 7f0 data = 9f9e9d9c9b9a99989796959493929190
4149145 [L1] Cache hit from L2: addr = 7f0, data = 90
4149145 [TEST] CPU read @0x5c3
4149155 [L1] Cache miss: addr = 5c3
4149235 [L2] Cache hit: addr = 5c3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4149245 [L1] Cache Allocate: addr = 5c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4149245 [L1] Cache hit from L2: addr = 5c3, data = a3
4149245 [TEST] CPU read @0x68d
4149255 [L1] Cache miss: addr = 68d
4149335 [L2] Cache miss: addr = 68d
4150125 [MEM] Mem hit: addr = 7f0, data = e0
4150135 [L2] Cache Allocate: addr = 68d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4150145 [L1] Cache Allocate: addr = 68d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4150145 [L1] Cache hit from L2: addr = 68d, data = ed
4150145 [TEST] CPU read @0x734
4150155 [L1] Cache miss: addr = 734
4150235 [L2] Cache miss: addr = 734
4151125 [MEM] Mem hit: addr = 68d, data = 80
4151135 [L2] Cache Allocate: addr = 734 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4151145 [L1] Cache Allocate: addr = 734 data = 9f9e9d9c9b9a99989796959493929190
4151145 [L1] Cache hit from L2: addr = 734, data = 94
4151145 [TEST] CPU read @0x469
4151155 [L1] Cache miss: addr = 469
4151235 [L2] Cache miss: addr = 469
4152125 [MEM] Mem hit: addr = 734, data = 20
4152135 [L2] Cache Allocate: addr = 469 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4152145 [L1] Cache Allocate: addr = 469 data = 2f2e2d2c2b2a29282726252423222120
4152145 [L1] Cache hit from L2: addr = 469, data = 29
4152145 [TEST] CPU read @0x76f
4152155 [L1] Cache miss: addr = 76f
4152235 [L2] Cache miss: addr = 76f
4153125 [MEM] Mem hit: addr = 469, data = 60
4153135 [L2] Cache Allocate: addr = 76f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4153145 [L1] Cache Allocate: addr = 76f data = 6f6e6d6c6b6a69686766656463626160
4153145 [L1] Cache hit from L2: addr = 76f, data = 6f
4153145 [TEST] CPU read @0x564
4153155 [L1] Cache miss: addr = 564
4153235 [L2] Cache miss: addr = 564
4154125 [MEM] Mem hit: addr = 76f, data = 60
4154135 [L2] Cache Allocate: addr = 564 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4154145 [L1] Cache Allocate: addr = 564 data = 6f6e6d6c6b6a69686766656463626160
4154145 [L1] Cache hit from L2: addr = 564, data = 64
4154145 [TEST] CPU read @0x74e
4154155 [L1] Cache miss: addr = 74e
4154235 [L2] Cache miss: addr = 74e
4155125 [MEM] Mem hit: addr = 564, data = 60
4155135 [L2] Cache Allocate: addr = 74e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4155145 [L1] Cache Allocate: addr = 74e data = 6f6e6d6c6b6a69686766656463626160
4155145 [L1] Cache hit from L2: addr = 74e, data = 6e
4155145 [TEST] CPU read @0x201
4155155 [L1] Cache miss: addr = 201
4155235 [L2] Cache miss: addr = 201
4156125 [MEM] Mem hit: addr = 74e, data = 40
4156135 [L2] Cache Allocate: addr = 201 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4156145 [L1] Cache Allocate: addr = 201 data = 4f4e4d4c4b4a49484746454443424140
4156145 [L1] Cache hit from L2: addr = 201, data = 41
4156145 [TEST] CPU read @0x46b
4156155 [L1] Cache miss: addr = 46b
4156235 [L2] Cache miss: addr = 46b
4157125 [MEM] Mem hit: addr = 201, data = 00
4157135 [L2] Cache Allocate: addr = 46b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4157145 [L1] Cache Allocate: addr = 46b data = 0f0e0d0c0b0a09080706050403020100
4157145 [L1] Cache hit from L2: addr = 46b, data = 0b
4157145 [TEST] CPU read @0x6be
4157155 [L1] Cache miss: addr = 6be
4157235 [L2] Cache miss: addr = 6be
4158125 [MEM] Mem hit: addr = 46b, data = 60
4158135 [L2] Cache Allocate: addr = 6be data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4158145 [L1] Cache Allocate: addr = 6be data = 7f7e7d7c7b7a79787776757473727170
4158145 [L1] Cache hit from L2: addr = 6be, data = 7e
4158145 [TEST] CPU read @0x623
4158155 [L1] Cache miss: addr = 623
4158235 [L2] Cache miss: addr = 623
4159125 [MEM] Mem hit: addr = 6be, data = a0
4159135 [L2] Cache Allocate: addr = 623 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4159145 [L1] Cache Allocate: addr = 623 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4159145 [L1] Cache hit from L2: addr = 623, data = a3
4159145 [TEST] CPU read @0x34f
4159155 [L1] Cache miss: addr = 34f
4159235 [L2] Cache miss: addr = 34f
4160125 [MEM] Mem hit: addr = 623, data = 20
4160135 [L2] Cache Allocate: addr = 34f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4160145 [L1] Cache Allocate: addr = 34f data = 2f2e2d2c2b2a29282726252423222120
4160145 [L1] Cache hit from L2: addr = 34f, data = 2f
4160145 [TEST] CPU read @0x4e7
4160155 [L1] Cache miss: addr = 4e7
4160235 [L2] Cache hit: addr = 4e7, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4160245 [L1] Cache Allocate: addr = 4e7 data = 8f8e8d8c8b8a89888786858483828180
4160245 [L1] Cache hit from L2: addr = 4e7, data = 87
4160245 [TEST] CPU read @0x577
4160255 [L1] Cache miss: addr = 577
4160335 [L2] Cache miss: addr = 577
4161125 [MEM] Mem hit: addr = 34f, data = 40
4161135 [L2] Cache Allocate: addr = 577 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4161145 [L1] Cache Allocate: addr = 577 data = 5f5e5d5c5b5a59585756555453525150
4161145 [L1] Cache hit from L2: addr = 577, data = 57
4161145 [TEST] CPU read @0x06c
4161155 [L1] Cache miss: addr = 06c
4161235 [L2] Cache miss: addr = 06c
4162125 [MEM] Mem hit: addr = 577, data = 60
4162135 [L2] Cache Allocate: addr = 06c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4162145 [L1] Cache Allocate: addr = 06c data = 6f6e6d6c6b6a69686766656463626160
4162145 [L1] Cache hit from L2: addr = 06c, data = 6c
4162145 [TEST] CPU read @0x52b
4162155 [L1] Cache miss: addr = 52b
4162235 [L2] Cache miss: addr = 52b
4163125 [MEM] Mem hit: addr = 06c, data = 60
4163135 [L2] Cache Allocate: addr = 52b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4163145 [L1] Cache Allocate: addr = 52b data = 6f6e6d6c6b6a69686766656463626160
4163145 [L1] Cache hit from L2: addr = 52b, data = 6b
4163145 [TEST] CPU read @0x191
4163155 [L1] Cache miss: addr = 191
4163235 [L2] Cache miss: addr = 191
4164125 [MEM] Mem hit: addr = 52b, data = 20
4164135 [L2] Cache Allocate: addr = 191 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4164145 [L1] Cache Allocate: addr = 191 data = 3f3e3d3c3b3a39383736353433323130
4164145 [L1] Cache hit from L2: addr = 191, data = 31
4164145 [TEST] CPU read @0x092
4164155 [L1] Cache miss: addr = 092
4164235 [L2] Cache miss: addr = 092
4165125 [MEM] Mem hit: addr = 191, data = 80
4165135 [L2] Cache Allocate: addr = 092 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4165145 [L1] Cache Allocate: addr = 092 data = 9f9e9d9c9b9a99989796959493929190
4165145 [L1] Cache hit from L2: addr = 092, data = 92
4165145 [TEST] CPU read @0x2d2
4165155 [L1] Cache miss: addr = 2d2
4165235 [L2] Cache miss: addr = 2d2
4166125 [MEM] Mem hit: addr = 092, data = 80
4166135 [L2] Cache Allocate: addr = 2d2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4166145 [L1] Cache Allocate: addr = 2d2 data = 9f9e9d9c9b9a99989796959493929190
4166145 [L1] Cache hit from L2: addr = 2d2, data = 92
4166145 [TEST] CPU read @0x09e
4166155 [L1] Cache miss: addr = 09e
4166235 [L2] Cache miss: addr = 09e
4167125 [MEM] Mem hit: addr = 2d2, data = c0
4167135 [L2] Cache Allocate: addr = 09e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4167145 [L1] Cache Allocate: addr = 09e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4167145 [L1] Cache hit from L2: addr = 09e, data = de
4167145 [TEST] CPU read @0x564
4167155 [L1] Cache miss: addr = 564
4167235 [L2] Cache miss: addr = 564
4168125 [MEM] Mem hit: addr = 09e, data = 80
4168135 [L2] Cache Allocate: addr = 564 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4168145 [L1] Cache Allocate: addr = 564 data = 8f8e8d8c8b8a89888786858483828180
4168145 [L1] Cache hit from L2: addr = 564, data = 84
4168145 [TEST] CPU read @0x4db
4168155 [L1] Cache miss: addr = 4db
4168235 [L2] Cache hit: addr = 4db, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4168245 [L1] Cache Allocate: addr = 4db data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4168245 [L1] Cache hit from L2: addr = 4db, data = eb
4168245 [TEST] CPU read @0x5a2
4168255 [L1] Cache miss: addr = 5a2
4168335 [L2] Cache hit: addr = 5a2, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4168345 [L1] Cache Allocate: addr = 5a2 data = 8f8e8d8c8b8a89888786858483828180
4168345 [L1] Cache hit from L2: addr = 5a2, data = 82
4168345 [TEST] CPU read @0x502
4168355 [L1] Cache miss: addr = 502
4168435 [L2] Cache miss: addr = 502
4169125 [MEM] Mem hit: addr = 564, data = 60
4169135 [L2] Cache Allocate: addr = 502 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4169145 [L1] Cache Allocate: addr = 502 data = 6f6e6d6c6b6a69686766656463626160
4169145 [L1] Cache hit from L2: addr = 502, data = 62
4169145 [TEST] CPU read @0x701
4169155 [L1] Cache miss: addr = 701
4169235 [L2] Cache miss: addr = 701
4170125 [MEM] Mem hit: addr = 502, data = 00
4170135 [L2] Cache Allocate: addr = 701 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4170145 [L1] Cache Allocate: addr = 701 data = 0f0e0d0c0b0a09080706050403020100
4170145 [L1] Cache hit from L2: addr = 701, data = 01
4170145 [TEST] CPU read @0x116
4170155 [L1] Cache miss: addr = 116
4170235 [L2] Cache miss: addr = 116
4171125 [MEM] Mem hit: addr = 701, data = 00
4171135 [L2] Cache Allocate: addr = 116 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4171145 [L1] Cache Allocate: addr = 116 data = 1f1e1d1c1b1a19181716151413121110
4171145 [L1] Cache hit from L2: addr = 116, data = 16
4171145 [TEST] CPU read @0x082
4171155 [L1] Cache miss: addr = 082
4171235 [L2] Cache miss: addr = 082
4172125 [MEM] Mem hit: addr = 116, data = 00
4172135 [L2] Cache Allocate: addr = 082 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4172145 [L1] Cache Allocate: addr = 082 data = 0f0e0d0c0b0a09080706050403020100
4172145 [L1] Cache hit from L2: addr = 082, data = 02
4172145 [TEST] CPU read @0x410
4172155 [L1] Cache miss: addr = 410
4172235 [L2] Cache miss: addr = 410
4173125 [MEM] Mem hit: addr = 082, data = 80
4173135 [L2] Cache Allocate: addr = 410 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4173145 [L1] Cache Allocate: addr = 410 data = 9f9e9d9c9b9a99989796959493929190
4173145 [L1] Cache hit from L2: addr = 410, data = 90
4173145 [TEST] CPU read @0x3e6
4173155 [L1] Cache miss: addr = 3e6
4173235 [L2] Cache hit: addr = 3e6, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4173245 [L1] Cache Allocate: addr = 3e6 data = 6f6e6d6c6b6a69686766656463626160
4173245 [L1] Cache hit from L2: addr = 3e6, data = 66
4173245 [TEST] CPU read @0x551
4173255 [L1] Cache hit: addr = 551, data = d1
4173265 [TEST] CPU read @0x445
4173275 [L1] Cache miss: addr = 445
4173335 [L2] Cache miss: addr = 445
4174125 [MEM] Mem hit: addr = 410, data = 00
4174135 [L2] Cache Allocate: addr = 445 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4174145 [L1] Cache Allocate: addr = 445 data = 0f0e0d0c0b0a09080706050403020100
4174145 [L1] Cache hit from L2: addr = 445, data = 05
4174145 [TEST] CPU read @0x504
4174155 [L1] Cache miss: addr = 504
4174235 [L2] Cache miss: addr = 504
4175125 [MEM] Mem hit: addr = 445, data = 40
4175135 [L2] Cache Allocate: addr = 504 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4175145 [L1] Cache Allocate: addr = 504 data = 4f4e4d4c4b4a49484746454443424140
4175145 [L1] Cache hit from L2: addr = 504, data = 44
4175145 [TEST] CPU read @0x164
4175155 [L1] Cache miss: addr = 164
4175235 [L2] Cache hit: addr = 164, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4175245 [L1] Cache Allocate: addr = 164 data = 4f4e4d4c4b4a49484746454443424140
4175245 [L1] Cache hit from L2: addr = 164, data = 44
4175245 [TEST] CPU read @0x734
4175255 [L1] Cache miss: addr = 734
4175335 [L2] Cache miss: addr = 734
4176125 [MEM] Mem hit: addr = 504, data = 00
4176135 [L2] Cache Allocate: addr = 734 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4176145 [L1] Cache Allocate: addr = 734 data = 1f1e1d1c1b1a19181716151413121110
4176145 [L1] Cache hit from L2: addr = 734, data = 14
4176145 [TEST] CPU read @0x274
4176155 [L1] Cache miss: addr = 274
4176235 [L2] Cache miss: addr = 274
4177125 [MEM] Mem hit: addr = 734, data = 20
4177135 [L2] Cache Allocate: addr = 274 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4177145 [L1] Cache Allocate: addr = 274 data = 3f3e3d3c3b3a39383736353433323130
4177145 [L1] Cache hit from L2: addr = 274, data = 34
4177145 [TEST] CPU read @0x19f
4177155 [L1] Cache miss: addr = 19f
4177235 [L2] Cache miss: addr = 19f
4178125 [MEM] Mem hit: addr = 274, data = 60
4178135 [L2] Cache Allocate: addr = 19f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4178145 [L1] Cache Allocate: addr = 19f data = 7f7e7d7c7b7a79787776757473727170
4178145 [L1] Cache hit from L2: addr = 19f, data = 7f
4178145 [TEST] CPU read @0x0a1
4178155 [L1] Cache miss: addr = 0a1
4178235 [L2] Cache miss: addr = 0a1
4179125 [MEM] Mem hit: addr = 19f, data = 80
4179135 [L2] Cache Allocate: addr = 0a1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4179145 [L1] Cache Allocate: addr = 0a1 data = 8f8e8d8c8b8a89888786858483828180
4179145 [L1] Cache hit from L2: addr = 0a1, data = 81
4179145 [TEST] CPU read @0x2d9
4179155 [L1] Cache miss: addr = 2d9
4179235 [L2] Cache miss: addr = 2d9
4180125 [MEM] Mem hit: addr = 0a1, data = a0
4180135 [L2] Cache Allocate: addr = 2d9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4180145 [L1] Cache Allocate: addr = 2d9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4180145 [L1] Cache hit from L2: addr = 2d9, data = b9
4180145 [TEST] CPU read @0x7a3
4180155 [L1] Cache miss: addr = 7a3
4180235 [L2] Cache miss: addr = 7a3
4181125 [MEM] Mem hit: addr = 2d9, data = c0
4181135 [L2] Cache Allocate: addr = 7a3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4181145 [L1] Cache Allocate: addr = 7a3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4181145 [L1] Cache hit from L2: addr = 7a3, data = c3
4181145 [TEST] CPU read @0x338
4181155 [L1] Cache miss: addr = 338
4181235 [L2] Cache miss: addr = 338
4182125 [MEM] Mem hit: addr = 7a3, data = a0
4182135 [L2] Cache Allocate: addr = 338 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4182145 [L1] Cache Allocate: addr = 338 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4182145 [L1] Cache hit from L2: addr = 338, data = b8
4182145 [TEST] CPU read @0x48d
4182155 [L1] Cache hit: addr = 48d, data = 2d
4182165 [TEST] CPU read @0x528
4182175 [L1] Cache miss: addr = 528
4182235 [L2] Cache miss: addr = 528
4183125 [MEM] Mem hit: addr = 338, data = 20
4183135 [L2] Cache Allocate: addr = 528 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4183145 [L1] Cache Allocate: addr = 528 data = 2f2e2d2c2b2a29282726252423222120
4183145 [L1] Cache hit from L2: addr = 528, data = 28
4183145 [TEST] CPU read @0x72f
4183155 [L1] Cache miss: addr = 72f
4183235 [L2] Cache miss: addr = 72f
4184125 [MEM] Mem hit: addr = 528, data = 20
4184135 [L2] Cache Allocate: addr = 72f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4184145 [L1] Cache Allocate: addr = 72f data = 2f2e2d2c2b2a29282726252423222120
4184145 [L1] Cache hit from L2: addr = 72f, data = 2f
4184145 [TEST] CPU read @0x391
4184155 [L1] Cache miss: addr = 391
4184235 [L2] Cache miss: addr = 391
4185125 [MEM] Mem hit: addr = 72f, data = 20
4185135 [L2] Cache Allocate: addr = 391 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4185145 [L1] Cache Allocate: addr = 391 data = 3f3e3d3c3b3a39383736353433323130
4185145 [L1] Cache hit from L2: addr = 391, data = 31
4185145 [TEST] CPU read @0x207
4185155 [L1] Cache miss: addr = 207
4185235 [L2] Cache miss: addr = 207
4186125 [MEM] Mem hit: addr = 391, data = 80
4186135 [L2] Cache Allocate: addr = 207 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4186145 [L1] Cache Allocate: addr = 207 data = 8f8e8d8c8b8a89888786858483828180
4186145 [L1] Cache hit from L2: addr = 207, data = 87
4186145 [TEST] CPU read @0x015
4186155 [L1] Cache miss: addr = 015
4186235 [L2] Cache miss: addr = 015
4187125 [MEM] Mem hit: addr = 207, data = 00
4187135 [L2] Cache Allocate: addr = 015 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4187145 [L1] Cache Allocate: addr = 015 data = 1f1e1d1c1b1a19181716151413121110
4187145 [L1] Cache hit from L2: addr = 015, data = 15
4187145 [TEST] CPU read @0x479
4187155 [L1] Cache miss: addr = 479
4187235 [L2] Cache miss: addr = 479
4188125 [MEM] Mem hit: addr = 015, data = 00
4188135 [L2] Cache Allocate: addr = 479 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4188145 [L1] Cache Allocate: addr = 479 data = 1f1e1d1c1b1a19181716151413121110
4188145 [L1] Cache hit from L2: addr = 479, data = 19
4188145 [TEST] CPU read @0x0af
4188155 [L1] Cache miss: addr = 0af
4188235 [L2] Cache miss: addr = 0af
4189125 [MEM] Mem hit: addr = 479, data = 60
4189135 [L2] Cache Allocate: addr = 0af data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4189145 [L1] Cache Allocate: addr = 0af data = 6f6e6d6c6b6a69686766656463626160
4189145 [L1] Cache hit from L2: addr = 0af, data = 6f
4189145 [TEST] CPU read @0x431
4189155 [L1] Cache miss: addr = 431
4189235 [L2] Cache miss: addr = 431
4190125 [MEM] Mem hit: addr = 0af, data = a0
4190135 [L2] Cache Allocate: addr = 431 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4190145 [L1] Cache Allocate: addr = 431 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4190145 [L1] Cache hit from L2: addr = 431, data = b1
4190145 [TEST] CPU read @0x0dc
4190155 [L1] Cache miss: addr = 0dc
4190235 [L2] Cache miss: addr = 0dc
4191125 [MEM] Mem hit: addr = 431, data = 20
4191135 [L2] Cache Allocate: addr = 0dc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4191145 [L1] Cache Allocate: addr = 0dc data = 3f3e3d3c3b3a39383736353433323130
4191145 [L1] Cache hit from L2: addr = 0dc, data = 3c
4191145 [TEST] CPU read @0x731
4191155 [L1] Cache miss: addr = 731
4191235 [L2] Cache miss: addr = 731
4192125 [MEM] Mem hit: addr = 0dc, data = c0
4192135 [L2] Cache Allocate: addr = 731 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4192145 [L1] Cache Allocate: addr = 731 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4192145 [L1] Cache hit from L2: addr = 731, data = d1
4192145 [TEST] CPU read @0x468
4192155 [L1] Cache miss: addr = 468
4192235 [L2] Cache miss: addr = 468
4193125 [MEM] Mem hit: addr = 731, data = 20
4193135 [L2] Cache Allocate: addr = 468 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4193145 [L1] Cache Allocate: addr = 468 data = 2f2e2d2c2b2a29282726252423222120
4193145 [L1] Cache hit from L2: addr = 468, data = 28
4193145 [TEST] CPU read @0x024
4193155 [L1] Cache miss: addr = 024
4193235 [L2] Cache miss: addr = 024
4194125 [MEM] Mem hit: addr = 468, data = 60
4194135 [L2] Cache Allocate: addr = 024 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4194145 [L1] Cache Allocate: addr = 024 data = 6f6e6d6c6b6a69686766656463626160
4194145 [L1] Cache hit from L2: addr = 024, data = 64
4194145 [TEST] CPU read @0x592
4194155 [L1] Cache miss: addr = 592
4194235 [L2] Cache miss: addr = 592
4195125 [MEM] Mem hit: addr = 024, data = 20
4195135 [L2] Cache Allocate: addr = 592 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4195145 [L1] Cache Allocate: addr = 592 data = 3f3e3d3c3b3a39383736353433323130
4195145 [L1] Cache hit from L2: addr = 592, data = 32
4195145 [TEST] CPU read @0x7d5
4195155 [L1] Cache miss: addr = 7d5
4195235 [L2] Cache hit: addr = 7d5, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4195245 [L1] Cache Allocate: addr = 7d5 data = 4f4e4d4c4b4a49484746454443424140
4195245 [L1] Cache hit from L2: addr = 7d5, data = 45
4195245 [TEST] CPU read @0x7e1
4195255 [L1] Cache miss: addr = 7e1
4195335 [L2] Cache miss: addr = 7e1
4196125 [MEM] Mem hit: addr = 592, data = 80
4196135 [L2] Cache Allocate: addr = 7e1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4196145 [L1] Cache Allocate: addr = 7e1 data = 8f8e8d8c8b8a89888786858483828180
4196145 [L1] Cache hit from L2: addr = 7e1, data = 81
4196145 [TEST] CPU read @0x6f8
4196155 [L1] Cache miss: addr = 6f8
4196235 [L2] Cache miss: addr = 6f8
4197125 [MEM] Mem hit: addr = 7e1, data = e0
4197135 [L2] Cache Allocate: addr = 6f8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4197145 [L1] Cache Allocate: addr = 6f8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4197145 [L1] Cache hit from L2: addr = 6f8, data = f8
4197145 [TEST] CPU read @0x51b
4197155 [L1] Cache miss: addr = 51b
4197235 [L2] Cache miss: addr = 51b
4198125 [MEM] Mem hit: addr = 6f8, data = e0
4198135 [L2] Cache Allocate: addr = 51b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4198145 [L1] Cache Allocate: addr = 51b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4198145 [L1] Cache hit from L2: addr = 51b, data = fb
4198145 [TEST] CPU read @0x0f4
4198155 [L1] Cache miss: addr = 0f4
4198235 [L2] Cache miss: addr = 0f4
4199125 [MEM] Mem hit: addr = 51b, data = 00
4199135 [L2] Cache Allocate: addr = 0f4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4199145 [L1] Cache Allocate: addr = 0f4 data = 1f1e1d1c1b1a19181716151413121110
4199145 [L1] Cache hit from L2: addr = 0f4, data = 14
4199145 [TEST] CPU read @0x4b1
4199155 [L1] Cache miss: addr = 4b1
4199235 [L2] Cache miss: addr = 4b1
4200125 [MEM] Mem hit: addr = 0f4, data = e0
4200135 [L2] Cache Allocate: addr = 4b1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4200145 [L1] Cache Allocate: addr = 4b1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4200145 [L1] Cache hit from L2: addr = 4b1, data = f1
4200145 [TEST] CPU read @0x068
4200155 [L1] Cache miss: addr = 068
4200235 [L2] Cache miss: addr = 068
4201125 [MEM] Mem hit: addr = 4b1, data = a0
4201135 [L2] Cache Allocate: addr = 068 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4201145 [L1] Cache Allocate: addr = 068 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4201145 [L1] Cache hit from L2: addr = 068, data = a8
4201145 [TEST] CPU read @0x7ee
4201155 [L1] Cache miss: addr = 7ee
4201235 [L2] Cache miss: addr = 7ee
4202125 [MEM] Mem hit: addr = 068, data = 60
4202135 [L2] Cache Allocate: addr = 7ee data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4202145 [L1] Cache Allocate: addr = 7ee data = 6f6e6d6c6b6a69686766656463626160
4202145 [L1] Cache hit from L2: addr = 7ee, data = 6e
4202145 [TEST] CPU read @0x34b
4202155 [L1] Cache miss: addr = 34b
4202235 [L2] Cache miss: addr = 34b
4203125 [MEM] Mem hit: addr = 7ee, data = e0
4203135 [L2] Cache Allocate: addr = 34b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4203145 [L1] Cache Allocate: addr = 34b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4203145 [L1] Cache hit from L2: addr = 34b, data = eb
4203145 [TEST] CPU read @0x2eb
4203155 [L1] Cache hit: addr = 2eb, data = cb
4203165 [TEST] CPU read @0x5f0
4203175 [L1] Cache miss: addr = 5f0
4203235 [L2] Cache miss: addr = 5f0
4204125 [MEM] Mem hit: addr = 34b, data = 40
4204135 [L2] Cache Allocate: addr = 5f0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4204145 [L1] Cache Allocate: addr = 5f0 data = 5f5e5d5c5b5a59585756555453525150
4204145 [L1] Cache hit from L2: addr = 5f0, data = 50
4204145 [TEST] CPU read @0x7a9
4204155 [L1] Cache miss: addr = 7a9
4204235 [L2] Cache miss: addr = 7a9
4205125 [MEM] Mem hit: addr = 5f0, data = e0
4205135 [L2] Cache Allocate: addr = 7a9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4205145 [L1] Cache Allocate: addr = 7a9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4205145 [L1] Cache hit from L2: addr = 7a9, data = e9
4205145 [TEST] CPU read @0x65d
4205155 [L1] Cache miss: addr = 65d
4205235 [L2] Cache miss: addr = 65d
4206125 [MEM] Mem hit: addr = 7a9, data = a0
4206135 [L2] Cache Allocate: addr = 65d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4206145 [L1] Cache Allocate: addr = 65d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4206145 [L1] Cache hit from L2: addr = 65d, data = bd
4206145 [TEST] CPU read @0x4b3
4206155 [L1] Cache miss: addr = 4b3
4206235 [L2] Cache miss: addr = 4b3
4207125 [MEM] Mem hit: addr = 65d, data = 40
4207135 [L2] Cache Allocate: addr = 4b3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4207145 [L1] Cache Allocate: addr = 4b3 data = 5f5e5d5c5b5a59585756555453525150
4207145 [L1] Cache hit from L2: addr = 4b3, data = 53
4207145 [TEST] CPU read @0x3c3
4207155 [L1] Cache miss: addr = 3c3
4207235 [L2] Cache miss: addr = 3c3
4208125 [MEM] Mem hit: addr = 4b3, data = a0
4208135 [L2] Cache Allocate: addr = 3c3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4208145 [L1] Cache Allocate: addr = 3c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4208145 [L1] Cache hit from L2: addr = 3c3, data = a3
4208145 [TEST] CPU read @0x0e2
4208155 [L1] Cache miss: addr = 0e2
4208235 [L2] Cache miss: addr = 0e2
4209125 [MEM] Mem hit: addr = 3c3, data = c0
4209135 [L2] Cache Allocate: addr = 0e2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4209145 [L1] Cache Allocate: addr = 0e2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4209145 [L1] Cache hit from L2: addr = 0e2, data = c2
4209145 [TEST] CPU read @0x093
4209155 [L1] Cache miss: addr = 093
4209235 [L2] Cache miss: addr = 093
4210125 [MEM] Mem hit: addr = 0e2, data = e0
4210135 [L2] Cache Allocate: addr = 093 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4210145 [L1] Cache Allocate: addr = 093 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4210145 [L1] Cache hit from L2: addr = 093, data = f3
4210145 [TEST] CPU read @0x5b1
4210155 [L1] Cache hit: addr = 5b1, data = 91
4210165 [TEST] CPU read @0x660
4210175 [L1] Cache miss: addr = 660
4210235 [L2] Cache miss: addr = 660
4211125 [MEM] Mem hit: addr = 093, data = 80
4211135 [L2] Cache Allocate: addr = 660 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4211145 [L1] Cache Allocate: addr = 660 data = 8f8e8d8c8b8a89888786858483828180
4211145 [L1] Cache hit from L2: addr = 660, data = 80
4211145 [TEST] CPU read @0x03b
4211155 [L1] Cache miss: addr = 03b
4211235 [L2] Cache miss: addr = 03b
4212125 [MEM] Mem hit: addr = 660, data = 60
4212135 [L2] Cache Allocate: addr = 03b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4212145 [L1] Cache Allocate: addr = 03b data = 7f7e7d7c7b7a79787776757473727170
4212145 [L1] Cache hit from L2: addr = 03b, data = 7b
4212145 [TEST] CPU read @0x786
4212155 [L1] Cache miss: addr = 786
4212235 [L2] Cache miss: addr = 786
4213125 [MEM] Mem hit: addr = 03b, data = 20
4213135 [L2] Cache Allocate: addr = 786 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4213145 [L1] Cache Allocate: addr = 786 data = 2f2e2d2c2b2a29282726252423222120
4213145 [L1] Cache hit from L2: addr = 786, data = 26
4213145 [TEST] CPU read @0x3fe
4213155 [L1] Cache hit: addr = 3fe, data = 7e
4213165 [TEST] CPU read @0x12f
4213175 [L1] Cache miss: addr = 12f
4213235 [L2] Cache miss: addr = 12f
4214125 [MEM] Mem hit: addr = 786, data = 80
4214135 [L2] Cache Allocate: addr = 12f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4214145 [L1] Cache Allocate: addr = 12f data = 8f8e8d8c8b8a89888786858483828180
4214145 [L1] Cache hit from L2: addr = 12f, data = 8f
4214145 [TEST] CPU read @0x324
4214155 [L1] Cache miss: addr = 324
4214235 [L2] Cache miss: addr = 324
4215125 [MEM] Mem hit: addr = 12f, data = 20
4215135 [L2] Cache Allocate: addr = 324 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4215145 [L1] Cache Allocate: addr = 324 data = 2f2e2d2c2b2a29282726252423222120
4215145 [L1] Cache hit from L2: addr = 324, data = 24
4215145 [TEST] CPU read @0x284
4215155 [L1] Cache miss: addr = 284
4215235 [L2] Cache miss: addr = 284
4216125 [MEM] Mem hit: addr = 324, data = 20
4216135 [L2] Cache Allocate: addr = 284 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4216145 [L1] Cache Allocate: addr = 284 data = 2f2e2d2c2b2a29282726252423222120
4216145 [L1] Cache hit from L2: addr = 284, data = 24
4216145 [TEST] CPU read @0x7db
4216155 [L1] Cache miss: addr = 7db
4216235 [L2] Cache hit: addr = 7db, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4216245 [L1] Cache Allocate: addr = 7db data = 4f4e4d4c4b4a49484746454443424140
4216245 [L1] Cache hit from L2: addr = 7db, data = 4b
4216245 [TEST] CPU read @0x1f9
4216255 [L1] Cache miss: addr = 1f9
4216335 [L2] Cache miss: addr = 1f9
4217125 [MEM] Mem hit: addr = 284, data = 80
4217135 [L2] Cache Allocate: addr = 1f9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4217145 [L1] Cache Allocate: addr = 1f9 data = 9f9e9d9c9b9a99989796959493929190
4217145 [L1] Cache hit from L2: addr = 1f9, data = 99
4217145 [TEST] CPU read @0x24d
4217155 [L1] Cache hit: addr = 24d, data = ed
4217165 [TEST] CPU read @0x0ea
4217175 [L1] Cache miss: addr = 0ea
4217235 [L2] Cache miss: addr = 0ea
4218125 [MEM] Mem hit: addr = 1f9, data = e0
4218135 [L2] Cache Allocate: addr = 0ea data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4218145 [L1] Cache Allocate: addr = 0ea data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4218145 [L1] Cache hit from L2: addr = 0ea, data = ea
4218145 [TEST] CPU read @0x0d9
4218155 [L1] Cache miss: addr = 0d9
4218235 [L2] Cache miss: addr = 0d9
4219125 [MEM] Mem hit: addr = 0ea, data = e0
4219135 [L2] Cache Allocate: addr = 0d9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4219145 [L1] Cache Allocate: addr = 0d9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4219145 [L1] Cache hit from L2: addr = 0d9, data = f9
4219145 [TEST] CPU read @0x28e
4219155 [L1] Cache miss: addr = 28e
4219235 [L2] Cache miss: addr = 28e
4220125 [MEM] Mem hit: addr = 0d9, data = c0
4220135 [L2] Cache Allocate: addr = 28e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4220145 [L1] Cache Allocate: addr = 28e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4220145 [L1] Cache hit from L2: addr = 28e, data = ce
4220145 [TEST] CPU read @0x333
4220155 [L1] Cache miss: addr = 333
4220235 [L2] Cache miss: addr = 333
4221125 [MEM] Mem hit: addr = 28e, data = 80
4221135 [L2] Cache Allocate: addr = 333 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4221145 [L1] Cache Allocate: addr = 333 data = 9f9e9d9c9b9a99989796959493929190
4221145 [L1] Cache hit from L2: addr = 333, data = 93
4221145 [TEST] CPU read @0x76d
4221155 [L1] Cache miss: addr = 76d
4221235 [L2] Cache miss: addr = 76d
4222125 [MEM] Mem hit: addr = 333, data = 20
4222135 [L2] Cache Allocate: addr = 76d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4222145 [L1] Cache Allocate: addr = 76d data = 2f2e2d2c2b2a29282726252423222120
4222145 [L1] Cache hit from L2: addr = 76d, data = 2d
4222145 [TEST] CPU read @0x0b4
4222155 [L1] Cache miss: addr = 0b4
4222235 [L2] Cache miss: addr = 0b4
4223125 [MEM] Mem hit: addr = 76d, data = 60
4223135 [L2] Cache Allocate: addr = 0b4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4223145 [L1] Cache Allocate: addr = 0b4 data = 7f7e7d7c7b7a79787776757473727170
4223145 [L1] Cache hit from L2: addr = 0b4, data = 74
4223145 [TEST] CPU read @0x170
4223155 [L1] Cache miss: addr = 170
4223235 [L2] Cache hit: addr = 170, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4223245 [L1] Cache Allocate: addr = 170 data = 4f4e4d4c4b4a49484746454443424140
4223245 [L1] Cache hit from L2: addr = 170, data = 40
4223245 [TEST] CPU read @0x3d7
4223255 [L1] Cache miss: addr = 3d7
4223335 [L2] Cache miss: addr = 3d7
4224125 [MEM] Mem hit: addr = 0b4, data = a0
4224135 [L2] Cache Allocate: addr = 3d7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4224145 [L1] Cache Allocate: addr = 3d7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4224145 [L1] Cache hit from L2: addr = 3d7, data = b7
4224145 [TEST] CPU read @0x0eb
4224155 [L1] Cache miss: addr = 0eb
4224235 [L2] Cache miss: addr = 0eb
4225125 [MEM] Mem hit: addr = 3d7, data = c0
4225135 [L2] Cache Allocate: addr = 0eb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4225145 [L1] Cache Allocate: addr = 0eb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4225145 [L1] Cache hit from L2: addr = 0eb, data = cb
4225145 [TEST] CPU read @0x594
4225155 [L1] Cache miss: addr = 594
4225235 [L2] Cache miss: addr = 594
4226125 [MEM] Mem hit: addr = 0eb, data = e0
4226135 [L2] Cache Allocate: addr = 594 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4226145 [L1] Cache Allocate: addr = 594 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4226145 [L1] Cache hit from L2: addr = 594, data = f4
4226145 [TEST] CPU read @0x7ee
4226155 [L1] Cache miss: addr = 7ee
4226235 [L2] Cache miss: addr = 7ee
4227125 [MEM] Mem hit: addr = 594, data = 80
4227135 [L2] Cache Allocate: addr = 7ee data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4227145 [L1] Cache Allocate: addr = 7ee data = 8f8e8d8c8b8a89888786858483828180
4227145 [L1] Cache hit from L2: addr = 7ee, data = 8e
4227145 [TEST] CPU read @0x2fa
4227155 [L1] Cache miss: addr = 2fa
4227235 [L2] Cache hit: addr = 2fa, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4227245 [L1] Cache Allocate: addr = 2fa data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4227245 [L1] Cache hit from L2: addr = 2fa, data = ca
4227245 [TEST] CPU read @0x6d3
4227255 [L1] Cache hit: addr = 6d3, data = b3
4227265 [TEST] CPU read @0x0eb
4227275 [L1] Cache miss: addr = 0eb
4227335 [L2] Cache miss: addr = 0eb
4228125 [MEM] Mem hit: addr = 7ee, data = e0
4228135 [L2] Cache Allocate: addr = 0eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4228145 [L1] Cache Allocate: addr = 0eb data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4228145 [L1] Cache hit from L2: addr = 0eb, data = eb
4228145 [TEST] CPU read @0x167
4228155 [L1] Cache miss: addr = 167
4228235 [L2] Cache hit: addr = 167, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4228245 [L1] Cache Allocate: addr = 167 data = 4f4e4d4c4b4a49484746454443424140
4228245 [L1] Cache hit from L2: addr = 167, data = 47
4228245 [TEST] CPU read @0x0eb
4228255 [L1] Cache miss: addr = 0eb
4228335 [L2] Cache hit: addr = 0eb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4228345 [L1] Cache Allocate: addr = 0eb data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4228345 [L1] Cache hit from L2: addr = 0eb, data = eb
4228345 [TEST] CPU read @0x0c6
4228355 [L1] Cache miss: addr = 0c6
4228435 [L2] Cache miss: addr = 0c6
4229125 [MEM] Mem hit: addr = 0eb, data = e0
4229135 [L2] Cache Allocate: addr = 0c6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4229145 [L1] Cache Allocate: addr = 0c6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4229145 [L1] Cache hit from L2: addr = 0c6, data = e6
4229145 [TEST] CPU read @0x1b3
4229155 [L1] Cache miss: addr = 1b3
4229235 [L2] Cache miss: addr = 1b3
4230125 [MEM] Mem hit: addr = 0c6, data = c0
4230135 [L2] Cache Allocate: addr = 1b3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4230145 [L1] Cache Allocate: addr = 1b3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4230145 [L1] Cache hit from L2: addr = 1b3, data = d3
4230145 [TEST] CPU read @0x52d
4230155 [L1] Cache miss: addr = 52d
4230235 [L2] Cache miss: addr = 52d
4231125 [MEM] Mem hit: addr = 1b3, data = a0
4231135 [L2] Cache Allocate: addr = 52d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4231145 [L1] Cache Allocate: addr = 52d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4231145 [L1] Cache hit from L2: addr = 52d, data = ad
4231145 [TEST] CPU read @0x05a
4231155 [L1] Cache miss: addr = 05a
4231235 [L2] Cache miss: addr = 05a
4232125 [MEM] Mem hit: addr = 52d, data = 20
4232135 [L2] Cache Allocate: addr = 05a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4232145 [L1] Cache Allocate: addr = 05a data = 3f3e3d3c3b3a39383736353433323130
4232145 [L1] Cache hit from L2: addr = 05a, data = 3a
4232145 [TEST] CPU read @0x288
4232155 [L1] Cache miss: addr = 288
4232235 [L2] Cache miss: addr = 288
4233125 [MEM] Mem hit: addr = 05a, data = 40
4233135 [L2] Cache Allocate: addr = 288 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4233145 [L1] Cache Allocate: addr = 288 data = 4f4e4d4c4b4a49484746454443424140
4233145 [L1] Cache hit from L2: addr = 288, data = 48
4233145 [TEST] CPU read @0x62f
4233155 [L1] Cache miss: addr = 62f
4233235 [L2] Cache miss: addr = 62f
4234125 [MEM] Mem hit: addr = 288, data = 80
4234135 [L2] Cache Allocate: addr = 62f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4234145 [L1] Cache Allocate: addr = 62f data = 8f8e8d8c8b8a89888786858483828180
4234145 [L1] Cache hit from L2: addr = 62f, data = 8f
4234145 [TEST] CPU read @0x7c8
4234155 [L1] Cache miss: addr = 7c8
4234235 [L2] Cache hit: addr = 7c8, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4234245 [L1] Cache Allocate: addr = 7c8 data = 4f4e4d4c4b4a49484746454443424140
4234245 [L1] Cache hit from L2: addr = 7c8, data = 48
4234245 [TEST] CPU read @0x622
4234255 [L1] Cache miss: addr = 622
4234335 [L2] Cache hit: addr = 622, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4234345 [L1] Cache Allocate: addr = 622 data = 8f8e8d8c8b8a89888786858483828180
4234345 [L1] Cache hit from L2: addr = 622, data = 82
4234345 [TEST] CPU read @0x4d4
4234355 [L1] Cache miss: addr = 4d4
4234435 [L2] Cache hit: addr = 4d4, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4234445 [L1] Cache Allocate: addr = 4d4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4234445 [L1] Cache hit from L2: addr = 4d4, data = e4
4234445 [TEST] CPU read @0x300
4234455 [L1] Cache miss: addr = 300
4234535 [L2] Cache miss: addr = 300
4235125 [MEM] Mem hit: addr = 62f, data = 20
4235135 [L2] Cache Allocate: addr = 300 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4235145 [L1] Cache Allocate: addr = 300 data = 2f2e2d2c2b2a29282726252423222120
4235145 [L1] Cache hit from L2: addr = 300, data = 20
4235145 [TEST] CPU read @0x7fe
4235155 [L1] Cache miss: addr = 7fe
4235235 [L2] Cache miss: addr = 7fe
4236125 [MEM] Mem hit: addr = 300, data = 00
4236135 [L2] Cache Allocate: addr = 7fe data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4236145 [L1] Cache Allocate: addr = 7fe data = 1f1e1d1c1b1a19181716151413121110
4236145 [L1] Cache hit from L2: addr = 7fe, data = 1e
4236145 [TEST] CPU read @0x48e
4236155 [L1] Cache hit: addr = 48e, data = 2e
4236165 [TEST] CPU read @0x12b
4236175 [L1] Cache miss: addr = 12b
4236235 [L2] Cache miss: addr = 12b
4237125 [MEM] Mem hit: addr = 7fe, data = e0
4237135 [L2] Cache Allocate: addr = 12b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4237145 [L1] Cache Allocate: addr = 12b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4237145 [L1] Cache hit from L2: addr = 12b, data = eb
4237145 [TEST] CPU read @0x4b0
4237155 [L1] Cache miss: addr = 4b0
4237235 [L2] Cache miss: addr = 4b0
4238125 [MEM] Mem hit: addr = 12b, data = 20
4238135 [L2] Cache Allocate: addr = 4b0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4238145 [L1] Cache Allocate: addr = 4b0 data = 3f3e3d3c3b3a39383736353433323130
4238145 [L1] Cache hit from L2: addr = 4b0, data = 30
4238145 [TEST] CPU read @0x774
4238155 [L1] Cache miss: addr = 774
4238235 [L2] Cache miss: addr = 774
4239125 [MEM] Mem hit: addr = 4b0, data = a0
4239135 [L2] Cache Allocate: addr = 774 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4239145 [L1] Cache Allocate: addr = 774 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4239145 [L1] Cache hit from L2: addr = 774, data = b4
4239145 [TEST] CPU read @0x3fc
4239155 [L1] Cache hit: addr = 3fc, data = 7c
4239165 [TEST] CPU read @0x43d
4239175 [L1] Cache miss: addr = 43d
4239235 [L2] Cache miss: addr = 43d
4240125 [MEM] Mem hit: addr = 774, data = 60
4240135 [L2] Cache Allocate: addr = 43d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4240145 [L1] Cache Allocate: addr = 43d data = 7f7e7d7c7b7a79787776757473727170
4240145 [L1] Cache hit from L2: addr = 43d, data = 7d
4240145 [TEST] CPU read @0x47a
4240155 [L1] Cache miss: addr = 47a
4240235 [L2] Cache miss: addr = 47a
4241125 [MEM] Mem hit: addr = 43d, data = 20
4241135 [L2] Cache Allocate: addr = 47a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4241145 [L1] Cache Allocate: addr = 47a data = 3f3e3d3c3b3a39383736353433323130
4241145 [L1] Cache hit from L2: addr = 47a, data = 3a
4241145 [TEST] CPU read @0x445
4241155 [L1] Cache miss: addr = 445
4241235 [L2] Cache miss: addr = 445
4242125 [MEM] Mem hit: addr = 47a, data = 60
4242135 [L2] Cache Allocate: addr = 445 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4242145 [L1] Cache Allocate: addr = 445 data = 6f6e6d6c6b6a69686766656463626160
4242145 [L1] Cache hit from L2: addr = 445, data = 65
4242145 [TEST] CPU read @0x276
4242155 [L1] Cache miss: addr = 276
4242235 [L2] Cache miss: addr = 276
4243125 [MEM] Mem hit: addr = 445, data = 40
4243135 [L2] Cache Allocate: addr = 276 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4243145 [L1] Cache Allocate: addr = 276 data = 5f5e5d5c5b5a59585756555453525150
4243145 [L1] Cache hit from L2: addr = 276, data = 56
4243145 [TEST] CPU read @0x1ff
4243155 [L1] Cache miss: addr = 1ff
4243235 [L2] Cache miss: addr = 1ff
4244125 [MEM] Mem hit: addr = 276, data = 60
4244135 [L2] Cache Allocate: addr = 1ff data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4244145 [L1] Cache Allocate: addr = 1ff data = 7f7e7d7c7b7a79787776757473727170
4244145 [L1] Cache hit from L2: addr = 1ff, data = 7f
4244145 [TEST] CPU read @0x27d
4244155 [L1] Cache miss: addr = 27d
4244235 [L2] Cache miss: addr = 27d
4245125 [MEM] Mem hit: addr = 1ff, data = e0
4245135 [L2] Cache Allocate: addr = 27d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4245145 [L1] Cache Allocate: addr = 27d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4245145 [L1] Cache hit from L2: addr = 27d, data = fd
4245145 [TEST] CPU read @0x058
4245155 [L1] Cache miss: addr = 058
4245235 [L2] Cache miss: addr = 058
4246125 [MEM] Mem hit: addr = 27d, data = 60
4246135 [L2] Cache Allocate: addr = 058 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4246145 [L1] Cache Allocate: addr = 058 data = 7f7e7d7c7b7a79787776757473727170
4246145 [L1] Cache hit from L2: addr = 058, data = 78
4246145 [TEST] CPU read @0x712
4246155 [L1] Cache miss: addr = 712
4246235 [L2] Cache miss: addr = 712
4247125 [MEM] Mem hit: addr = 058, data = 40
4247135 [L2] Cache Allocate: addr = 712 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4247145 [L1] Cache Allocate: addr = 712 data = 5f5e5d5c5b5a59585756555453525150
4247145 [L1] Cache hit from L2: addr = 712, data = 52
4247145 [TEST] CPU read @0x600
4247155 [L1] Cache miss: addr = 600
4247235 [L2] Cache miss: addr = 600
4248125 [MEM] Mem hit: addr = 712, data = 00
4248135 [L2] Cache Allocate: addr = 600 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4248145 [L1] Cache Allocate: addr = 600 data = 0f0e0d0c0b0a09080706050403020100
4248145 [L1] Cache hit from L2: addr = 600, data = 00
4248145 [TEST] CPU read @0x520
4248155 [L1] Cache miss: addr = 520
4248235 [L2] Cache miss: addr = 520
4249125 [MEM] Mem hit: addr = 600, data = 00
4249135 [L2] Cache Allocate: addr = 520 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4249145 [L1] Cache Allocate: addr = 520 data = 0f0e0d0c0b0a09080706050403020100
4249145 [L1] Cache hit from L2: addr = 520, data = 00
4249145 [TEST] CPU read @0x4e3
4249155 [L1] Cache miss: addr = 4e3
4249235 [L2] Cache hit: addr = 4e3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4249245 [L1] Cache Allocate: addr = 4e3 data = 8f8e8d8c8b8a89888786858483828180
4249245 [L1] Cache hit from L2: addr = 4e3, data = 83
4249245 [TEST] CPU read @0x5b9
4249255 [L1] Cache hit: addr = 5b9, data = 99
4249265 [TEST] CPU read @0x427
4249275 [L1] Cache miss: addr = 427
4249335 [L2] Cache miss: addr = 427
4250125 [MEM] Mem hit: addr = 520, data = 20
4250135 [L2] Cache Allocate: addr = 427 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4250145 [L1] Cache Allocate: addr = 427 data = 2f2e2d2c2b2a29282726252423222120
4250145 [L1] Cache hit from L2: addr = 427, data = 27
4250145 [TEST] CPU read @0x6c5
4250155 [L1] Cache miss: addr = 6c5
4250235 [L2] Cache hit: addr = 6c5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4250245 [L1] Cache Allocate: addr = 6c5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4250245 [L1] Cache hit from L2: addr = 6c5, data = a5
4250245 [TEST] CPU read @0x7de
4250255 [L1] Cache miss: addr = 7de
4250335 [L2] Cache hit: addr = 7de, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4250345 [L1] Cache Allocate: addr = 7de data = 4f4e4d4c4b4a49484746454443424140
4250345 [L1] Cache hit from L2: addr = 7de, data = 4e
4250345 [TEST] CPU read @0x12d
4250355 [L1] Cache miss: addr = 12d
4250435 [L2] Cache miss: addr = 12d
4251125 [MEM] Mem hit: addr = 427, data = 20
4251135 [L2] Cache Allocate: addr = 12d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4251145 [L1] Cache Allocate: addr = 12d data = 2f2e2d2c2b2a29282726252423222120
4251145 [L1] Cache hit from L2: addr = 12d, data = 2d
4251145 [TEST] CPU read @0x55b
4251155 [L1] Cache hit: addr = 55b, data = db
4251165 [TEST] CPU read @0x4a5
4251175 [L1] Cache miss: addr = 4a5
4251235 [L2] Cache miss: addr = 4a5
4252125 [MEM] Mem hit: addr = 12d, data = 20
4252135 [L2] Cache Allocate: addr = 4a5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4252145 [L1] Cache Allocate: addr = 4a5 data = 2f2e2d2c2b2a29282726252423222120
4252145 [L1] Cache hit from L2: addr = 4a5, data = 25
4252145 [TEST] CPU read @0x0d1
4252155 [L1] Cache miss: addr = 0d1
4252235 [L2] Cache miss: addr = 0d1
4253125 [MEM] Mem hit: addr = 4a5, data = a0
4253135 [L2] Cache Allocate: addr = 0d1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4253145 [L1] Cache Allocate: addr = 0d1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4253145 [L1] Cache hit from L2: addr = 0d1, data = b1
4253145 [TEST] CPU read @0x6d3
4253155 [L1] Cache hit: addr = 6d3, data = b3
4253165 [TEST] CPU read @0x342
4253175 [L1] Cache miss: addr = 342
4253235 [L2] Cache miss: addr = 342
4254125 [MEM] Mem hit: addr = 0d1, data = c0
4254135 [L2] Cache Allocate: addr = 342 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4254145 [L1] Cache Allocate: addr = 342 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4254145 [L1] Cache hit from L2: addr = 342, data = c2
4254145 [TEST] CPU read @0x0f1
4254155 [L1] Cache miss: addr = 0f1
4254235 [L2] Cache miss: addr = 0f1
4255125 [MEM] Mem hit: addr = 342, data = 40
4255135 [L2] Cache Allocate: addr = 0f1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4255145 [L1] Cache Allocate: addr = 0f1 data = 5f5e5d5c5b5a59585756555453525150
4255145 [L1] Cache hit from L2: addr = 0f1, data = 51
4255145 [TEST] CPU read @0x7c2
4255155 [L1] Cache miss: addr = 7c2
4255235 [L2] Cache hit: addr = 7c2, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4255245 [L1] Cache Allocate: addr = 7c2 data = 4f4e4d4c4b4a49484746454443424140
4255245 [L1] Cache hit from L2: addr = 7c2, data = 42
4255245 [TEST] CPU read @0x340
4255255 [L1] Cache miss: addr = 340
4255335 [L2] Cache hit: addr = 340, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4255345 [L1] Cache Allocate: addr = 340 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4255345 [L1] Cache hit from L2: addr = 340, data = c0
4255345 [TEST] CPU read @0x59c
4255355 [L1] Cache miss: addr = 59c
4255435 [L2] Cache miss: addr = 59c
4256125 [MEM] Mem hit: addr = 0f1, data = e0
4256135 [L2] Cache Allocate: addr = 59c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4256145 [L1] Cache Allocate: addr = 59c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4256145 [L1] Cache hit from L2: addr = 59c, data = fc
4256145 [TEST] CPU read @0x3fd
4256155 [L1] Cache hit: addr = 3fd, data = 7d
4256165 [TEST] CPU read @0x6aa
4256175 [L1] Cache miss: addr = 6aa
4256235 [L2] Cache miss: addr = 6aa
4257125 [MEM] Mem hit: addr = 59c, data = 80
4257135 [L2] Cache Allocate: addr = 6aa data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4257145 [L1] Cache Allocate: addr = 6aa data = 8f8e8d8c8b8a89888786858483828180
4257145 [L1] Cache hit from L2: addr = 6aa, data = 8a
4257145 [TEST] CPU read @0x1f3
4257155 [L1] Cache miss: addr = 1f3
4257235 [L2] Cache miss: addr = 1f3
4258125 [MEM] Mem hit: addr = 6aa, data = a0
4258135 [L2] Cache Allocate: addr = 1f3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4258145 [L1] Cache Allocate: addr = 1f3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4258145 [L1] Cache hit from L2: addr = 1f3, data = b3
4258145 [TEST] CPU read @0x565
4258155 [L1] Cache miss: addr = 565
4258235 [L2] Cache miss: addr = 565
4259125 [MEM] Mem hit: addr = 1f3, data = e0
4259135 [L2] Cache Allocate: addr = 565 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4259145 [L1] Cache Allocate: addr = 565 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4259145 [L1] Cache hit from L2: addr = 565, data = e5
4259145 [TEST] CPU read @0x3ab
4259155 [L1] Cache miss: addr = 3ab
4259235 [L2] Cache miss: addr = 3ab
4260125 [MEM] Mem hit: addr = 565, data = 60
4260135 [L2] Cache Allocate: addr = 3ab data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4260145 [L1] Cache Allocate: addr = 3ab data = 6f6e6d6c6b6a69686766656463626160
4260145 [L1] Cache hit from L2: addr = 3ab, data = 6b
4260145 [TEST] CPU read @0x344
4260155 [L1] Cache miss: addr = 344
4260235 [L2] Cache miss: addr = 344
4261125 [MEM] Mem hit: addr = 3ab, data = a0
4261135 [L2] Cache Allocate: addr = 344 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4261145 [L1] Cache Allocate: addr = 344 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4261145 [L1] Cache hit from L2: addr = 344, data = a4
4261145 [TEST] CPU read @0x43c
4261155 [L1] Cache miss: addr = 43c
4261235 [L2] Cache miss: addr = 43c
4262125 [MEM] Mem hit: addr = 344, data = 40
4262135 [L2] Cache Allocate: addr = 43c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4262145 [L1] Cache Allocate: addr = 43c data = 5f5e5d5c5b5a59585756555453525150
4262145 [L1] Cache hit from L2: addr = 43c, data = 5c
4262145 [TEST] CPU read @0x146
4262155 [L1] Cache miss: addr = 146
4262235 [L2] Cache miss: addr = 146
4263125 [MEM] Mem hit: addr = 43c, data = 20
4263135 [L2] Cache Allocate: addr = 146 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4263145 [L1] Cache Allocate: addr = 146 data = 2f2e2d2c2b2a29282726252423222120
4263145 [L1] Cache hit from L2: addr = 146, data = 26
4263145 [TEST] CPU read @0x1cc
4263155 [L1] Cache miss: addr = 1cc
4263235 [L2] Cache miss: addr = 1cc
4264125 [MEM] Mem hit: addr = 146, data = 40
4264135 [L2] Cache Allocate: addr = 1cc data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4264145 [L1] Cache Allocate: addr = 1cc data = 4f4e4d4c4b4a49484746454443424140
4264145 [L1] Cache hit from L2: addr = 1cc, data = 4c
4264145 [TEST] CPU read @0x688
4264155 [L1] Cache miss: addr = 688
4264235 [L2] Cache miss: addr = 688
4265125 [MEM] Mem hit: addr = 1cc, data = c0
4265135 [L2] Cache Allocate: addr = 688 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4265145 [L1] Cache Allocate: addr = 688 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4265145 [L1] Cache hit from L2: addr = 688, data = c8
4265145 [TEST] CPU read @0x0c9
4265155 [L1] Cache miss: addr = 0c9
4265235 [L2] Cache miss: addr = 0c9
4266125 [MEM] Mem hit: addr = 688, data = 80
4266135 [L2] Cache Allocate: addr = 0c9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4266145 [L1] Cache Allocate: addr = 0c9 data = 8f8e8d8c8b8a89888786858483828180
4266145 [L1] Cache hit from L2: addr = 0c9, data = 89
4266145 [TEST] CPU read @0x277
4266155 [L1] Cache miss: addr = 277
4266235 [L2] Cache miss: addr = 277
4267125 [MEM] Mem hit: addr = 0c9, data = c0
4267135 [L2] Cache Allocate: addr = 277 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4267145 [L1] Cache Allocate: addr = 277 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4267145 [L1] Cache hit from L2: addr = 277, data = d7
4267145 [TEST] CPU read @0x5b5
4267155 [L1] Cache hit: addr = 5b5, data = 95
4267165 [TEST] CPU read @0x0b9
4267175 [L1] Cache miss: addr = 0b9
4267235 [L2] Cache miss: addr = 0b9
4268125 [MEM] Mem hit: addr = 277, data = 60
4268135 [L2] Cache Allocate: addr = 0b9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4268145 [L1] Cache Allocate: addr = 0b9 data = 7f7e7d7c7b7a79787776757473727170
4268145 [L1] Cache hit from L2: addr = 0b9, data = 79
4268145 [TEST] CPU read @0x2c9
4268155 [L1] Cache miss: addr = 2c9
4268235 [L2] Cache miss: addr = 2c9
4269125 [MEM] Mem hit: addr = 0b9, data = a0
4269135 [L2] Cache Allocate: addr = 2c9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4269145 [L1] Cache Allocate: addr = 2c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4269145 [L1] Cache hit from L2: addr = 2c9, data = a9
4269145 [TEST] CPU read @0x6a2
4269155 [L1] Cache miss: addr = 6a2
4269235 [L2] Cache miss: addr = 6a2
4270125 [MEM] Mem hit: addr = 2c9, data = c0
4270135 [L2] Cache Allocate: addr = 6a2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4270145 [L1] Cache Allocate: addr = 6a2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4270145 [L1] Cache hit from L2: addr = 6a2, data = c2
4270145 [TEST] CPU read @0x4b5
4270155 [L1] Cache miss: addr = 4b5
4270235 [L2] Cache miss: addr = 4b5
4271125 [MEM] Mem hit: addr = 6a2, data = a0
4271135 [L2] Cache Allocate: addr = 4b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4271145 [L1] Cache Allocate: addr = 4b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4271145 [L1] Cache hit from L2: addr = 4b5, data = b5
4271145 [TEST] CPU read @0x24a
4271155 [L1] Cache hit: addr = 24a, data = ea
4271165 [TEST] CPU read @0x12a
4271175 [L1] Cache miss: addr = 12a
4271235 [L2] Cache miss: addr = 12a
4272125 [MEM] Mem hit: addr = 4b5, data = a0
4272135 [L2] Cache Allocate: addr = 12a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4272145 [L1] Cache Allocate: addr = 12a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4272145 [L1] Cache hit from L2: addr = 12a, data = aa
4272145 [TEST] CPU read @0x2ea
4272155 [L1] Cache hit: addr = 2ea, data = ca
4272165 [TEST] CPU read @0x4ae
4272175 [L1] Cache miss: addr = 4ae
4272235 [L2] Cache miss: addr = 4ae
4273125 [MEM] Mem hit: addr = 12a, data = 20
4273135 [L2] Cache Allocate: addr = 4ae data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4273145 [L1] Cache Allocate: addr = 4ae data = 2f2e2d2c2b2a29282726252423222120
4273145 [L1] Cache hit from L2: addr = 4ae, data = 2e
4273145 [TEST] CPU read @0x384
4273155 [L1] Cache miss: addr = 384
4273235 [L2] Cache miss: addr = 384
4274125 [MEM] Mem hit: addr = 4ae, data = a0
4274135 [L2] Cache Allocate: addr = 384 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4274145 [L1] Cache Allocate: addr = 384 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4274145 [L1] Cache hit from L2: addr = 384, data = a4
4274145 [TEST] CPU read @0x3dc
4274155 [L1] Cache miss: addr = 3dc
4274235 [L2] Cache miss: addr = 3dc
4275125 [MEM] Mem hit: addr = 384, data = 80
4275135 [L2] Cache Allocate: addr = 3dc data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4275145 [L1] Cache Allocate: addr = 3dc data = 9f9e9d9c9b9a99989796959493929190
4275145 [L1] Cache hit from L2: addr = 3dc, data = 9c
4275145 [TEST] CPU read @0x1a3
4275155 [L1] Cache miss: addr = 1a3
4275235 [L2] Cache miss: addr = 1a3
4276125 [MEM] Mem hit: addr = 3dc, data = c0
4276135 [L2] Cache Allocate: addr = 1a3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4276145 [L1] Cache Allocate: addr = 1a3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4276145 [L1] Cache hit from L2: addr = 1a3, data = c3
4276145 [TEST] CPU read @0x187
4276155 [L1] Cache miss: addr = 187
4276235 [L2] Cache miss: addr = 187
4277125 [MEM] Mem hit: addr = 1a3, data = a0
4277135 [L2] Cache Allocate: addr = 187 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4277145 [L1] Cache Allocate: addr = 187 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4277145 [L1] Cache hit from L2: addr = 187, data = a7
4277145 [TEST] CPU read @0x239
4277155 [L1] Cache miss: addr = 239
4277235 [L2] Cache hit: addr = 239, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4277245 [L1] Cache Allocate: addr = 239 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4277245 [L1] Cache hit from L2: addr = 239, data = e9
4277245 [TEST] CPU read @0x69a
4277255 [L1] Cache hit: addr = 69a, data = ba
4277265 [TEST] CPU read @0x5d9
4277275 [L1] Cache miss: addr = 5d9
4277335 [L2] Cache hit: addr = 5d9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4277345 [L1] Cache Allocate: addr = 5d9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4277345 [L1] Cache hit from L2: addr = 5d9, data = a9
4277345 [TEST] CPU read @0x3ab
4277355 [L1] Cache miss: addr = 3ab
4277435 [L2] Cache miss: addr = 3ab
4278125 [MEM] Mem hit: addr = 187, data = 80
4278135 [L2] Cache Allocate: addr = 3ab data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4278145 [L1] Cache Allocate: addr = 3ab data = 8f8e8d8c8b8a89888786858483828180
4278145 [L1] Cache hit from L2: addr = 3ab, data = 8b
4278145 [TEST] CPU read @0x662
4278155 [L1] Cache miss: addr = 662
4278235 [L2] Cache miss: addr = 662
4279125 [MEM] Mem hit: addr = 3ab, data = a0
4279135 [L2] Cache Allocate: addr = 662 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4279145 [L1] Cache Allocate: addr = 662 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4279145 [L1] Cache hit from L2: addr = 662, data = a2
4279145 [TEST] CPU read @0x02e
4279155 [L1] Cache miss: addr = 02e
4279235 [L2] Cache miss: addr = 02e
4280125 [MEM] Mem hit: addr = 662, data = 60
4280135 [L2] Cache Allocate: addr = 02e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4280145 [L1] Cache Allocate: addr = 02e data = 6f6e6d6c6b6a69686766656463626160
4280145 [L1] Cache hit from L2: addr = 02e, data = 6e
4280145 [TEST] CPU read @0x539
4280155 [L1] Cache miss: addr = 539
4280235 [L2] Cache miss: addr = 539
4281125 [MEM] Mem hit: addr = 02e, data = 20
4281135 [L2] Cache Allocate: addr = 539 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4281145 [L1] Cache Allocate: addr = 539 data = 3f3e3d3c3b3a39383736353433323130
4281145 [L1] Cache hit from L2: addr = 539, data = 39
4281145 [TEST] CPU read @0x350
4281155 [L1] Cache miss: addr = 350
4281235 [L2] Cache miss: addr = 350
4282125 [MEM] Mem hit: addr = 539, data = 20
4282135 [L2] Cache Allocate: addr = 350 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4282145 [L1] Cache Allocate: addr = 350 data = 3f3e3d3c3b3a39383736353433323130
4282145 [L1] Cache hit from L2: addr = 350, data = 30
4282145 [TEST] CPU read @0x404
4282155 [L1] Cache miss: addr = 404
4282235 [L2] Cache miss: addr = 404
4283125 [MEM] Mem hit: addr = 350, data = 40
4283135 [L2] Cache Allocate: addr = 404 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4283145 [L1] Cache Allocate: addr = 404 data = 4f4e4d4c4b4a49484746454443424140
4283145 [L1] Cache hit from L2: addr = 404, data = 44
4283145 [TEST] CPU read @0x2ad
4283155 [L1] Cache miss: addr = 2ad
4283235 [L2] Cache miss: addr = 2ad
4284125 [MEM] Mem hit: addr = 404, data = 00
4284135 [L2] Cache Allocate: addr = 2ad data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4284145 [L1] Cache Allocate: addr = 2ad data = 0f0e0d0c0b0a09080706050403020100
4284145 [L1] Cache hit from L2: addr = 2ad, data = 0d
4284145 [TEST] CPU read @0x280
4284155 [L1] Cache miss: addr = 280
4284235 [L2] Cache miss: addr = 280
4285125 [MEM] Mem hit: addr = 2ad, data = a0
4285135 [L2] Cache Allocate: addr = 280 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4285145 [L1] Cache Allocate: addr = 280 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4285145 [L1] Cache hit from L2: addr = 280, data = a0
4285145 [TEST] CPU read @0x1be
4285155 [L1] Cache miss: addr = 1be
4285235 [L2] Cache miss: addr = 1be
4286125 [MEM] Mem hit: addr = 280, data = 80
4286135 [L2] Cache Allocate: addr = 1be data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4286145 [L1] Cache Allocate: addr = 1be data = 9f9e9d9c9b9a99989796959493929190
4286145 [L1] Cache hit from L2: addr = 1be, data = 9e
4286145 [TEST] CPU read @0x622
4286155 [L1] Cache miss: addr = 622
4286235 [L2] Cache miss: addr = 622
4287125 [MEM] Mem hit: addr = 1be, data = a0
4287135 [L2] Cache Allocate: addr = 622 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4287145 [L1] Cache Allocate: addr = 622 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4287145 [L1] Cache hit from L2: addr = 622, data = a2
4287145 [TEST] CPU read @0x494
4287155 [L1] Cache miss: addr = 494
4287235 [L2] Cache hit: addr = 494, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4287245 [L1] Cache Allocate: addr = 494 data = 2f2e2d2c2b2a29282726252423222120
4287245 [L1] Cache hit from L2: addr = 494, data = 24
4287245 [TEST] CPU read @0x5f5
4287255 [L1] Cache miss: addr = 5f5
4287335 [L2] Cache miss: addr = 5f5
4288125 [MEM] Mem hit: addr = 622, data = 20
4288135 [L2] Cache Allocate: addr = 5f5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4288145 [L1] Cache Allocate: addr = 5f5 data = 3f3e3d3c3b3a39383736353433323130
4288145 [L1] Cache hit from L2: addr = 5f5, data = 35
4288145 [TEST] CPU read @0x54b
4288155 [L1] Cache miss: addr = 54b
4288235 [L2] Cache hit: addr = 54b, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4288245 [L1] Cache Allocate: addr = 54b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4288245 [L1] Cache hit from L2: addr = 54b, data = cb
4288245 [TEST] CPU read @0x02c
4288255 [L1] Cache miss: addr = 02c
4288335 [L2] Cache miss: addr = 02c
4289125 [MEM] Mem hit: addr = 5f5, data = e0
4289135 [L2] Cache Allocate: addr = 02c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4289145 [L1] Cache Allocate: addr = 02c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4289145 [L1] Cache hit from L2: addr = 02c, data = ec
4289145 [TEST] CPU read @0x654
4289155 [L1] Cache miss: addr = 654
4289235 [L2] Cache miss: addr = 654
4290125 [MEM] Mem hit: addr = 02c, data = 20
4290135 [L2] Cache Allocate: addr = 654 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4290145 [L1] Cache Allocate: addr = 654 data = 3f3e3d3c3b3a39383736353433323130
4290145 [L1] Cache hit from L2: addr = 654, data = 34
4290145 [TEST] CPU read @0x319
4290155 [L1] Cache miss: addr = 319
4290235 [L2] Cache miss: addr = 319
4291125 [MEM] Mem hit: addr = 654, data = 40
4291135 [L2] Cache Allocate: addr = 319 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4291145 [L1] Cache Allocate: addr = 319 data = 5f5e5d5c5b5a59585756555453525150
4291145 [L1] Cache hit from L2: addr = 319, data = 59
4291145 [TEST] CPU read @0x64d
4291155 [L1] Cache miss: addr = 64d
4291235 [L2] Cache miss: addr = 64d
4292125 [MEM] Mem hit: addr = 319, data = 00
4292135 [L2] Cache Allocate: addr = 64d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4292145 [L1] Cache Allocate: addr = 64d data = 0f0e0d0c0b0a09080706050403020100
4292145 [L1] Cache hit from L2: addr = 64d, data = 0d
4292145 [TEST] CPU read @0x0b3
4292155 [L1] Cache miss: addr = 0b3
4292235 [L2] Cache miss: addr = 0b3
4293125 [MEM] Mem hit: addr = 64d, data = 40
4293135 [L2] Cache Allocate: addr = 0b3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4293145 [L1] Cache Allocate: addr = 0b3 data = 5f5e5d5c5b5a59585756555453525150
4293145 [L1] Cache hit from L2: addr = 0b3, data = 53
4293145 [TEST] CPU read @0x133
4293155 [L1] Cache miss: addr = 133
4293235 [L2] Cache miss: addr = 133
4294125 [MEM] Mem hit: addr = 0b3, data = a0
4294135 [L2] Cache Allocate: addr = 133 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4294145 [L1] Cache Allocate: addr = 133 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4294145 [L1] Cache hit from L2: addr = 133, data = b3
4294145 [TEST] CPU read @0x618
4294155 [L1] Cache miss: addr = 618
4294235 [L2] Cache miss: addr = 618
4295125 [MEM] Mem hit: addr = 133, data = 20
4295135 [L2] Cache Allocate: addr = 618 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4295145 [L1] Cache Allocate: addr = 618 data = 3f3e3d3c3b3a39383736353433323130
4295145 [L1] Cache hit from L2: addr = 618, data = 38
4295145 [TEST] CPU read @0x4ab
4295155 [L1] Cache miss: addr = 4ab
4295235 [L2] Cache miss: addr = 4ab
4296125 [MEM] Mem hit: addr = 618, data = 00
4296135 [L2] Cache Allocate: addr = 4ab data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4296145 [L1] Cache Allocate: addr = 4ab data = 0f0e0d0c0b0a09080706050403020100
4296145 [L1] Cache hit from L2: addr = 4ab, data = 0b
4296145 [TEST] CPU read @0x1c0
4296155 [L1] Cache miss: addr = 1c0
4296235 [L2] Cache miss: addr = 1c0
4297125 [MEM] Mem hit: addr = 4ab, data = a0
4297135 [L2] Cache Allocate: addr = 1c0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4297145 [L1] Cache Allocate: addr = 1c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4297145 [L1] Cache hit from L2: addr = 1c0, data = a0
4297145 [TEST] CPU read @0x202
4297155 [L1] Cache miss: addr = 202
4297235 [L2] Cache miss: addr = 202
4298125 [MEM] Mem hit: addr = 1c0, data = c0
4298135 [L2] Cache Allocate: addr = 202 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4298145 [L1] Cache Allocate: addr = 202 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4298145 [L1] Cache hit from L2: addr = 202, data = c2
4298145 [TEST] CPU read @0x717
4298155 [L1] Cache miss: addr = 717
4298235 [L2] Cache miss: addr = 717
4299125 [MEM] Mem hit: addr = 202, data = 00
4299135 [L2] Cache Allocate: addr = 717 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4299145 [L1] Cache Allocate: addr = 717 data = 1f1e1d1c1b1a19181716151413121110
4299145 [L1] Cache hit from L2: addr = 717, data = 17
4299145 [TEST] CPU read @0x355
4299155 [L1] Cache miss: addr = 355
4299235 [L2] Cache miss: addr = 355
4300125 [MEM] Mem hit: addr = 717, data = 00
4300135 [L2] Cache Allocate: addr = 355 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4300145 [L1] Cache Allocate: addr = 355 data = 1f1e1d1c1b1a19181716151413121110
4300145 [L1] Cache hit from L2: addr = 355, data = 15
4300145 [TEST] CPU read @0x69f
4300155 [L1] Cache hit: addr = 69f, data = bf
4300165 [TEST] CPU read @0x39c
4300175 [L1] Cache miss: addr = 39c
4300235 [L2] Cache miss: addr = 39c
4301125 [MEM] Mem hit: addr = 355, data = 40
4301135 [L2] Cache Allocate: addr = 39c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4301145 [L1] Cache Allocate: addr = 39c data = 5f5e5d5c5b5a59585756555453525150
4301145 [L1] Cache hit from L2: addr = 39c, data = 5c
4301145 [TEST] CPU read @0x2fc
4301155 [L1] Cache miss: addr = 2fc
4301235 [L2] Cache hit: addr = 2fc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4301245 [L1] Cache Allocate: addr = 2fc data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4301245 [L1] Cache hit from L2: addr = 2fc, data = cc
4301245 [TEST] CPU read @0x24f
4301255 [L1] Cache hit: addr = 24f, data = ef
4301265 [TEST] CPU read @0x484
4301275 [L1] Cache hit: addr = 484, data = 24
4301285 [TEST] CPU read @0x4b1
4301295 [L1] Cache miss: addr = 4b1
4301335 [L2] Cache hit: addr = 4b1, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4301345 [L1] Cache Allocate: addr = 4b1 data = 0f0e0d0c0b0a09080706050403020100
4301345 [L1] Cache hit from L2: addr = 4b1, data = 01
4301345 [TEST] CPU read @0x6be
4301355 [L1] Cache miss: addr = 6be
4301435 [L2] Cache miss: addr = 6be
4302125 [MEM] Mem hit: addr = 39c, data = 80
4302135 [L2] Cache Allocate: addr = 6be data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4302145 [L1] Cache Allocate: addr = 6be data = 9f9e9d9c9b9a99989796959493929190
4302145 [L1] Cache hit from L2: addr = 6be, data = 9e
4302145 [TEST] CPU read @0x58a
4302155 [L1] Cache miss: addr = 58a
4302235 [L2] Cache miss: addr = 58a
4303125 [MEM] Mem hit: addr = 6be, data = a0
4303135 [L2] Cache Allocate: addr = 58a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4303145 [L1] Cache Allocate: addr = 58a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4303145 [L1] Cache hit from L2: addr = 58a, data = aa
4303145 [TEST] CPU read @0x6d4
4303155 [L1] Cache hit: addr = 6d4, data = b4
4303165 [TEST] CPU read @0x5bf
4303175 [L1] Cache hit: addr = 5bf, data = 9f
4303185 [TEST] CPU read @0x5e0
4303195 [L1] Cache miss: addr = 5e0
4303235 [L2] Cache miss: addr = 5e0
4304125 [MEM] Mem hit: addr = 58a, data = 80
4304135 [L2] Cache Allocate: addr = 5e0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4304145 [L1] Cache Allocate: addr = 5e0 data = 8f8e8d8c8b8a89888786858483828180
4304145 [L1] Cache hit from L2: addr = 5e0, data = 80
4304145 [TEST] CPU read @0x24e
4304155 [L1] Cache hit: addr = 24e, data = ee
4304165 [TEST] CPU read @0x372
4304175 [L1] Cache hit: addr = 372, data = c2
4304185 [TEST] CPU read @0x7cd
4304195 [L1] Cache miss: addr = 7cd
4304235 [L2] Cache hit: addr = 7cd, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4304245 [L1] Cache Allocate: addr = 7cd data = 4f4e4d4c4b4a49484746454443424140
4304245 [L1] Cache hit from L2: addr = 7cd, data = 4d
4304245 [TEST] CPU read @0x023
4304255 [L1] Cache miss: addr = 023
4304335 [L2] Cache miss: addr = 023
4305125 [MEM] Mem hit: addr = 5e0, data = e0
4305135 [L2] Cache Allocate: addr = 023 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4305145 [L1] Cache Allocate: addr = 023 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4305145 [L1] Cache hit from L2: addr = 023, data = e3
4305145 [TEST] CPU read @0x654
4305155 [L1] Cache miss: addr = 654
4305235 [L2] Cache miss: addr = 654
4306125 [MEM] Mem hit: addr = 023, data = 20
4306135 [L2] Cache Allocate: addr = 654 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4306145 [L1] Cache Allocate: addr = 654 data = 3f3e3d3c3b3a39383736353433323130
4306145 [L1] Cache hit from L2: addr = 654, data = 34
4306145 [TEST] CPU read @0x2e0
4306155 [L1] Cache hit: addr = 2e0, data = c0
4306165 [TEST] CPU read @0x5c4
4306175 [L1] Cache miss: addr = 5c4
4306235 [L2] Cache hit: addr = 5c4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4306245 [L1] Cache Allocate: addr = 5c4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4306245 [L1] Cache hit from L2: addr = 5c4, data = a4
4306245 [TEST] CPU read @0x614
4306255 [L1] Cache miss: addr = 614
4306335 [L2] Cache miss: addr = 614
4307125 [MEM] Mem hit: addr = 654, data = 40
4307135 [L2] Cache Allocate: addr = 614 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4307145 [L1] Cache Allocate: addr = 614 data = 5f5e5d5c5b5a59585756555453525150
4307145 [L1] Cache hit from L2: addr = 614, data = 54
4307145 [TEST] CPU read @0x767
4307155 [L1] Cache miss: addr = 767
4307235 [L2] Cache miss: addr = 767
4308125 [MEM] Mem hit: addr = 614, data = 00
4308135 [L2] Cache Allocate: addr = 767 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4308145 [L1] Cache Allocate: addr = 767 data = 0f0e0d0c0b0a09080706050403020100
4308145 [L1] Cache hit from L2: addr = 767, data = 07
4308145 [TEST] CPU read @0x59d
4308155 [L1] Cache miss: addr = 59d
4308235 [L2] Cache miss: addr = 59d
4309125 [MEM] Mem hit: addr = 767, data = 60
4309135 [L2] Cache Allocate: addr = 59d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4309145 [L1] Cache Allocate: addr = 59d data = 7f7e7d7c7b7a79787776757473727170
4309145 [L1] Cache hit from L2: addr = 59d, data = 7d
4309145 [TEST] CPU read @0x7f7
4309155 [L1] Cache miss: addr = 7f7
4309235 [L2] Cache miss: addr = 7f7
4310125 [MEM] Mem hit: addr = 59d, data = 80
4310135 [L2] Cache Allocate: addr = 7f7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4310145 [L1] Cache Allocate: addr = 7f7 data = 9f9e9d9c9b9a99989796959493929190
4310145 [L1] Cache hit from L2: addr = 7f7, data = 97
4310145 [TEST] CPU read @0x583
4310155 [L1] Cache miss: addr = 583
4310235 [L2] Cache hit: addr = 583, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4310245 [L1] Cache Allocate: addr = 583 data = 6f6e6d6c6b6a69686766656463626160
4310245 [L1] Cache hit from L2: addr = 583, data = 63
4310245 [TEST] CPU read @0x1ac
4310255 [L1] Cache miss: addr = 1ac
4310335 [L2] Cache miss: addr = 1ac
4311125 [MEM] Mem hit: addr = 7f7, data = e0
4311135 [L2] Cache Allocate: addr = 1ac data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4311145 [L1] Cache Allocate: addr = 1ac data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4311145 [L1] Cache hit from L2: addr = 1ac, data = ec
4311145 [TEST] CPU read @0x17f
4311155 [L1] Cache miss: addr = 17f
4311235 [L2] Cache hit: addr = 17f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4311245 [L1] Cache Allocate: addr = 17f data = 4f4e4d4c4b4a49484746454443424140
4311245 [L1] Cache hit from L2: addr = 17f, data = 4f
4311245 [TEST] CPU read @0x4be
4311255 [L1] Cache miss: addr = 4be
4311335 [L2] Cache miss: addr = 4be
4312125 [MEM] Mem hit: addr = 1ac, data = a0
4312135 [L2] Cache Allocate: addr = 4be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4312145 [L1] Cache Allocate: addr = 4be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4312145 [L1] Cache hit from L2: addr = 4be, data = be
4312145 [TEST] CPU read @0x482
4312155 [L1] Cache hit: addr = 482, data = 22
4312165 [TEST] CPU read @0x452
4312175 [L1] Cache miss: addr = 452
4312235 [L2] Cache miss: addr = 452
4313125 [MEM] Mem hit: addr = 4be, data = a0
4313135 [L2] Cache Allocate: addr = 452 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4313145 [L1] Cache Allocate: addr = 452 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4313145 [L1] Cache hit from L2: addr = 452, data = b2
4313145 [TEST] CPU read @0x176
4313155 [L1] Cache miss: addr = 176
4313235 [L2] Cache hit: addr = 176, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4313245 [L1] Cache Allocate: addr = 176 data = 4f4e4d4c4b4a49484746454443424140
4313245 [L1] Cache hit from L2: addr = 176, data = 46
4313245 [TEST] CPU read @0x6ad
4313255 [L1] Cache miss: addr = 6ad
4313335 [L2] Cache miss: addr = 6ad
4314125 [MEM] Mem hit: addr = 452, data = 40
4314135 [L2] Cache Allocate: addr = 6ad data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4314145 [L1] Cache Allocate: addr = 6ad data = 4f4e4d4c4b4a49484746454443424140
4314145 [L1] Cache hit from L2: addr = 6ad, data = 4d
4314145 [TEST] CPU read @0x500
4314155 [L1] Cache miss: addr = 500
4314235 [L2] Cache miss: addr = 500
4315125 [MEM] Mem hit: addr = 6ad, data = a0
4315135 [L2] Cache Allocate: addr = 500 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4315145 [L1] Cache Allocate: addr = 500 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4315145 [L1] Cache hit from L2: addr = 500, data = a0
4315145 [TEST] CPU read @0x1e2
4315155 [L1] Cache miss: addr = 1e2
4315235 [L2] Cache miss: addr = 1e2
4316125 [MEM] Mem hit: addr = 500, data = 00
4316135 [L2] Cache Allocate: addr = 1e2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4316145 [L1] Cache Allocate: addr = 1e2 data = 0f0e0d0c0b0a09080706050403020100
4316145 [L1] Cache hit from L2: addr = 1e2, data = 02
4316145 [TEST] CPU read @0x38c
4316155 [L1] Cache miss: addr = 38c
4316235 [L2] Cache miss: addr = 38c
4317125 [MEM] Mem hit: addr = 1e2, data = e0
4317135 [L2] Cache Allocate: addr = 38c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4317145 [L1] Cache Allocate: addr = 38c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4317145 [L1] Cache hit from L2: addr = 38c, data = ec
4317145 [TEST] CPU read @0x44a
4317155 [L1] Cache miss: addr = 44a
4317235 [L2] Cache miss: addr = 44a
4318125 [MEM] Mem hit: addr = 38c, data = 80
4318135 [L2] Cache Allocate: addr = 44a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4318145 [L1] Cache Allocate: addr = 44a data = 8f8e8d8c8b8a89888786858483828180
4318145 [L1] Cache hit from L2: addr = 44a, data = 8a
4318145 [TEST] CPU read @0x69a
4318155 [L1] Cache hit: addr = 69a, data = ba
4318165 [TEST] CPU read @0x6ea
4318175 [L1] Cache miss: addr = 6ea
4318235 [L2] Cache miss: addr = 6ea
4319125 [MEM] Mem hit: addr = 44a, data = 40
4319135 [L2] Cache Allocate: addr = 6ea data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4319145 [L1] Cache Allocate: addr = 6ea data = 4f4e4d4c4b4a49484746454443424140
4319145 [L1] Cache hit from L2: addr = 6ea, data = 4a
4319145 [TEST] CPU read @0x66d
4319155 [L1] Cache miss: addr = 66d
4319235 [L2] Cache miss: addr = 66d
4320125 [MEM] Mem hit: addr = 6ea, data = e0
4320135 [L2] Cache Allocate: addr = 66d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4320145 [L1] Cache Allocate: addr = 66d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4320145 [L1] Cache hit from L2: addr = 66d, data = ed
4320145 [TEST] CPU read @0x4d5
4320155 [L1] Cache miss: addr = 4d5
4320235 [L2] Cache hit: addr = 4d5, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4320245 [L1] Cache Allocate: addr = 4d5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4320245 [L1] Cache hit from L2: addr = 4d5, data = e5
4320245 [TEST] CPU read @0x7ba
4320255 [L1] Cache miss: addr = 7ba
4320335 [L2] Cache miss: addr = 7ba
4321125 [MEM] Mem hit: addr = 66d, data = 60
4321135 [L2] Cache Allocate: addr = 7ba data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4321145 [L1] Cache Allocate: addr = 7ba data = 7f7e7d7c7b7a79787776757473727170
4321145 [L1] Cache hit from L2: addr = 7ba, data = 7a
4321145 [TEST] CPU read @0x733
4321155 [L1] Cache miss: addr = 733
4321235 [L2] Cache miss: addr = 733
4322125 [MEM] Mem hit: addr = 7ba, data = a0
4322135 [L2] Cache Allocate: addr = 733 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4322145 [L1] Cache Allocate: addr = 733 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4322145 [L1] Cache hit from L2: addr = 733, data = b3
4322145 [TEST] CPU read @0x15d
4322155 [L1] Cache miss: addr = 15d
4322235 [L2] Cache miss: addr = 15d
4323125 [MEM] Mem hit: addr = 733, data = 20
4323135 [L2] Cache Allocate: addr = 15d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4323145 [L1] Cache Allocate: addr = 15d data = 3f3e3d3c3b3a39383736353433323130
4323145 [L1] Cache hit from L2: addr = 15d, data = 3d
4323145 [TEST] CPU read @0x2ff
4323155 [L1] Cache miss: addr = 2ff
4323235 [L2] Cache hit: addr = 2ff, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4323245 [L1] Cache Allocate: addr = 2ff data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4323245 [L1] Cache hit from L2: addr = 2ff, data = cf
4323245 [TEST] CPU read @0x29c
4323255 [L1] Cache miss: addr = 29c
4323335 [L2] Cache miss: addr = 29c
4324125 [MEM] Mem hit: addr = 15d, data = 40
4324135 [L2] Cache Allocate: addr = 29c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4324145 [L1] Cache Allocate: addr = 29c data = 5f5e5d5c5b5a59585756555453525150
4324145 [L1] Cache hit from L2: addr = 29c, data = 5c
4324145 [TEST] CPU read @0x341
4324155 [L1] Cache miss: addr = 341
4324235 [L2] Cache miss: addr = 341
4325125 [MEM] Mem hit: addr = 29c, data = 80
4325135 [L2] Cache Allocate: addr = 341 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4325145 [L1] Cache Allocate: addr = 341 data = 8f8e8d8c8b8a89888786858483828180
4325145 [L1] Cache hit from L2: addr = 341, data = 81
4325145 [TEST] CPU read @0x0f3
4325155 [L1] Cache miss: addr = 0f3
4325235 [L2] Cache miss: addr = 0f3
4326125 [MEM] Mem hit: addr = 341, data = 40
4326135 [L2] Cache Allocate: addr = 0f3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4326145 [L1] Cache Allocate: addr = 0f3 data = 5f5e5d5c5b5a59585756555453525150
4326145 [L1] Cache hit from L2: addr = 0f3, data = 53
4326145 [TEST] CPU read @0x01d
4326155 [L1] Cache miss: addr = 01d
4326235 [L2] Cache miss: addr = 01d
4327125 [MEM] Mem hit: addr = 0f3, data = e0
4327135 [L2] Cache Allocate: addr = 01d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4327145 [L1] Cache Allocate: addr = 01d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4327145 [L1] Cache hit from L2: addr = 01d, data = fd
4327145 [TEST] CPU read @0x44e
4327155 [L1] Cache miss: addr = 44e
4327235 [L2] Cache miss: addr = 44e
4328125 [MEM] Mem hit: addr = 01d, data = 00
4328135 [L2] Cache Allocate: addr = 44e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4328145 [L1] Cache Allocate: addr = 44e data = 0f0e0d0c0b0a09080706050403020100
4328145 [L1] Cache hit from L2: addr = 44e, data = 0e
4328145 [TEST] CPU read @0x54f
4328155 [L1] Cache miss: addr = 54f
4328235 [L2] Cache hit: addr = 54f, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4328245 [L1] Cache Allocate: addr = 54f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4328245 [L1] Cache hit from L2: addr = 54f, data = cf
4328245 [TEST] CPU read @0x66a
4328255 [L1] Cache miss: addr = 66a
4328335 [L2] Cache miss: addr = 66a
4329125 [MEM] Mem hit: addr = 44e, data = 40
4329135 [L2] Cache Allocate: addr = 66a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4329145 [L1] Cache Allocate: addr = 66a data = 4f4e4d4c4b4a49484746454443424140
4329145 [L1] Cache hit from L2: addr = 66a, data = 4a
4329145 [TEST] CPU read @0x7c5
4329155 [L1] Cache miss: addr = 7c5
4329235 [L2] Cache hit: addr = 7c5, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4329245 [L1] Cache Allocate: addr = 7c5 data = 4f4e4d4c4b4a49484746454443424140
4329245 [L1] Cache hit from L2: addr = 7c5, data = 45
4329245 [TEST] CPU read @0x346
4329255 [L1] Cache miss: addr = 346
4329335 [L2] Cache miss: addr = 346
4330125 [MEM] Mem hit: addr = 66a, data = 60
4330135 [L2] Cache Allocate: addr = 346 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4330145 [L1] Cache Allocate: addr = 346 data = 6f6e6d6c6b6a69686766656463626160
4330145 [L1] Cache hit from L2: addr = 346, data = 66
4330145 [TEST] CPU read @0x28b
4330155 [L1] Cache miss: addr = 28b
4330235 [L2] Cache miss: addr = 28b
4331125 [MEM] Mem hit: addr = 346, data = 40
4331135 [L2] Cache Allocate: addr = 28b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4331145 [L1] Cache Allocate: addr = 28b data = 4f4e4d4c4b4a49484746454443424140
4331145 [L1] Cache hit from L2: addr = 28b, data = 4b
4331145 [TEST] CPU read @0x6e2
4331155 [L1] Cache miss: addr = 6e2
4331235 [L2] Cache miss: addr = 6e2
4332125 [MEM] Mem hit: addr = 28b, data = 80
4332135 [L2] Cache Allocate: addr = 6e2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4332145 [L1] Cache Allocate: addr = 6e2 data = 8f8e8d8c8b8a89888786858483828180
4332145 [L1] Cache hit from L2: addr = 6e2, data = 82
4332145 [TEST] CPU read @0x548
4332155 [L1] Cache miss: addr = 548
4332235 [L2] Cache hit: addr = 548, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4332245 [L1] Cache Allocate: addr = 548 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4332245 [L1] Cache hit from L2: addr = 548, data = c8
4332245 [TEST] CPU read @0x6aa
4332255 [L1] Cache miss: addr = 6aa
4332335 [L2] Cache miss: addr = 6aa
4333125 [MEM] Mem hit: addr = 6e2, data = e0
4333135 [L2] Cache Allocate: addr = 6aa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4333145 [L1] Cache Allocate: addr = 6aa data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4333145 [L1] Cache hit from L2: addr = 6aa, data = ea
4333145 [TEST] CPU read @0x2b6
4333155 [L1] Cache miss: addr = 2b6
4333235 [L2] Cache miss: addr = 2b6
4334125 [MEM] Mem hit: addr = 6aa, data = a0
4334135 [L2] Cache Allocate: addr = 2b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4334145 [L1] Cache Allocate: addr = 2b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4334145 [L1] Cache hit from L2: addr = 2b6, data = b6
4334145 [TEST] CPU read @0x36b
4334155 [L1] Cache hit: addr = 36b, data = cb
4334165 [TEST] CPU read @0x212
4334175 [L1] Cache miss: addr = 212
4334235 [L2] Cache miss: addr = 212
4335125 [MEM] Mem hit: addr = 2b6, data = a0
4335135 [L2] Cache Allocate: addr = 212 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4335145 [L1] Cache Allocate: addr = 212 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4335145 [L1] Cache hit from L2: addr = 212, data = b2
4335145 [TEST] CPU read @0x4d9
4335155 [L1] Cache miss: addr = 4d9
4335235 [L2] Cache hit: addr = 4d9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4335245 [L1] Cache Allocate: addr = 4d9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4335245 [L1] Cache hit from L2: addr = 4d9, data = e9
4335245 [TEST] CPU read @0x5f2
4335255 [L1] Cache miss: addr = 5f2
4335335 [L2] Cache miss: addr = 5f2
4336125 [MEM] Mem hit: addr = 212, data = 00
4336135 [L2] Cache Allocate: addr = 5f2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4336145 [L1] Cache Allocate: addr = 5f2 data = 1f1e1d1c1b1a19181716151413121110
4336145 [L1] Cache hit from L2: addr = 5f2, data = 12
4336145 [TEST] CPU read @0x639
4336155 [L1] Cache miss: addr = 639
4336235 [L2] Cache miss: addr = 639
4337125 [MEM] Mem hit: addr = 5f2, data = e0
4337135 [L2] Cache Allocate: addr = 639 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4337145 [L1] Cache Allocate: addr = 639 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4337145 [L1] Cache hit from L2: addr = 639, data = f9
4337145 [TEST] CPU read @0x152
4337155 [L1] Cache miss: addr = 152
4337235 [L2] Cache miss: addr = 152
4338125 [MEM] Mem hit: addr = 639, data = 20
4338135 [L2] Cache Allocate: addr = 152 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4338145 [L1] Cache Allocate: addr = 152 data = 3f3e3d3c3b3a39383736353433323130
4338145 [L1] Cache hit from L2: addr = 152, data = 32
4338145 [TEST] CPU read @0x351
4338155 [L1] Cache miss: addr = 351
4338235 [L2] Cache miss: addr = 351
4339125 [MEM] Mem hit: addr = 152, data = 40
4339135 [L2] Cache Allocate: addr = 351 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4339145 [L1] Cache Allocate: addr = 351 data = 5f5e5d5c5b5a59585756555453525150
4339145 [L1] Cache hit from L2: addr = 351, data = 51
4339145 [TEST] CPU read @0x7f3
4339155 [L1] Cache miss: addr = 7f3
4339235 [L2] Cache miss: addr = 7f3
4340125 [MEM] Mem hit: addr = 351, data = 40
4340135 [L2] Cache Allocate: addr = 7f3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4340145 [L1] Cache Allocate: addr = 7f3 data = 5f5e5d5c5b5a59585756555453525150
4340145 [L1] Cache hit from L2: addr = 7f3, data = 53
4340145 [TEST] CPU read @0x6c3
4340155 [L1] Cache miss: addr = 6c3
4340235 [L2] Cache hit: addr = 6c3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4340245 [L1] Cache Allocate: addr = 6c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4340245 [L1] Cache hit from L2: addr = 6c3, data = a3
4340245 [TEST] CPU read @0x4fb
4340255 [L1] Cache miss: addr = 4fb
4340335 [L2] Cache hit: addr = 4fb, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4340345 [L1] Cache Allocate: addr = 4fb data = 8f8e8d8c8b8a89888786858483828180
4340345 [L1] Cache hit from L2: addr = 4fb, data = 8b
4340345 [TEST] CPU read @0x38c
4340355 [L1] Cache miss: addr = 38c
4340435 [L2] Cache miss: addr = 38c
4341125 [MEM] Mem hit: addr = 7f3, data = e0
4341135 [L2] Cache Allocate: addr = 38c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4341145 [L1] Cache Allocate: addr = 38c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4341145 [L1] Cache hit from L2: addr = 38c, data = ec
4341145 [TEST] CPU read @0x33f
4341155 [L1] Cache miss: addr = 33f
4341235 [L2] Cache miss: addr = 33f
4342125 [MEM] Mem hit: addr = 38c, data = 80
4342135 [L2] Cache Allocate: addr = 33f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4342145 [L1] Cache Allocate: addr = 33f data = 9f9e9d9c9b9a99989796959493929190
4342145 [L1] Cache hit from L2: addr = 33f, data = 9f
4342145 [TEST] CPU read @0x044
4342155 [L1] Cache miss: addr = 044
4342235 [L2] Cache miss: addr = 044
4343125 [MEM] Mem hit: addr = 33f, data = 20
4343135 [L2] Cache Allocate: addr = 044 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4343145 [L1] Cache Allocate: addr = 044 data = 2f2e2d2c2b2a29282726252423222120
4343145 [L1] Cache hit from L2: addr = 044, data = 24
4343145 [TEST] CPU read @0x378
4343155 [L1] Cache hit: addr = 378, data = c8
4343165 [TEST] CPU read @0x1ee
4343175 [L1] Cache miss: addr = 1ee
4343235 [L2] Cache miss: addr = 1ee
4344125 [MEM] Mem hit: addr = 044, data = 40
4344135 [L2] Cache Allocate: addr = 1ee data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4344145 [L1] Cache Allocate: addr = 1ee data = 4f4e4d4c4b4a49484746454443424140
4344145 [L1] Cache hit from L2: addr = 1ee, data = 4e
4344145 [TEST] CPU read @0x0c3
4344155 [L1] Cache miss: addr = 0c3
4344235 [L2] Cache miss: addr = 0c3
4345125 [MEM] Mem hit: addr = 1ee, data = e0
4345135 [L2] Cache Allocate: addr = 0c3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4345145 [L1] Cache Allocate: addr = 0c3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4345145 [L1] Cache hit from L2: addr = 0c3, data = e3
4345145 [TEST] CPU read @0x158
4345155 [L1] Cache miss: addr = 158
4345235 [L2] Cache miss: addr = 158
4346125 [MEM] Mem hit: addr = 0c3, data = c0
4346135 [L2] Cache Allocate: addr = 158 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4346145 [L1] Cache Allocate: addr = 158 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4346145 [L1] Cache hit from L2: addr = 158, data = d8
4346145 [TEST] CPU read @0x72e
4346155 [L1] Cache miss: addr = 72e
4346235 [L2] Cache miss: addr = 72e
4347125 [MEM] Mem hit: addr = 158, data = 40
4347135 [L2] Cache Allocate: addr = 72e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4347145 [L1] Cache Allocate: addr = 72e data = 4f4e4d4c4b4a49484746454443424140
4347145 [L1] Cache hit from L2: addr = 72e, data = 4e
4347145 [TEST] CPU read @0x351
4347155 [L1] Cache miss: addr = 351
4347235 [L2] Cache miss: addr = 351
4348125 [MEM] Mem hit: addr = 72e, data = 20
4348135 [L2] Cache Allocate: addr = 351 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4348145 [L1] Cache Allocate: addr = 351 data = 3f3e3d3c3b3a39383736353433323130
4348145 [L1] Cache hit from L2: addr = 351, data = 31
4348145 [TEST] CPU read @0x36e
4348155 [L1] Cache hit: addr = 36e, data = ce
4348165 [TEST] CPU read @0x71f
4348175 [L1] Cache miss: addr = 71f
4348235 [L2] Cache miss: addr = 71f
4349125 [MEM] Mem hit: addr = 351, data = 40
4349135 [L2] Cache Allocate: addr = 71f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4349145 [L1] Cache Allocate: addr = 71f data = 5f5e5d5c5b5a59585756555453525150
4349145 [L1] Cache hit from L2: addr = 71f, data = 5f
4349145 [TEST] CPU read @0x41f
4349155 [L1] Cache miss: addr = 41f
4349235 [L2] Cache miss: addr = 41f
4350125 [MEM] Mem hit: addr = 71f, data = 00
4350135 [L2] Cache Allocate: addr = 41f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4350145 [L1] Cache Allocate: addr = 41f data = 1f1e1d1c1b1a19181716151413121110
4350145 [L1] Cache hit from L2: addr = 41f, data = 1f
4350145 [TEST] CPU read @0x355
4350155 [L1] Cache miss: addr = 355
4350235 [L2] Cache miss: addr = 355
4351125 [MEM] Mem hit: addr = 41f, data = 00
4351135 [L2] Cache Allocate: addr = 355 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4351145 [L1] Cache Allocate: addr = 355 data = 1f1e1d1c1b1a19181716151413121110
4351145 [L1] Cache hit from L2: addr = 355, data = 15
4351145 [TEST] CPU read @0x30c
4351155 [L1] Cache miss: addr = 30c
4351235 [L2] Cache miss: addr = 30c
4352125 [MEM] Mem hit: addr = 355, data = 40
4352135 [L2] Cache Allocate: addr = 30c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4352145 [L1] Cache Allocate: addr = 30c data = 4f4e4d4c4b4a49484746454443424140
4352145 [L1] Cache hit from L2: addr = 30c, data = 4c
4352145 [TEST] CPU read @0x5c1
4352155 [L1] Cache miss: addr = 5c1
4352235 [L2] Cache hit: addr = 5c1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4352245 [L1] Cache Allocate: addr = 5c1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4352245 [L1] Cache hit from L2: addr = 5c1, data = a1
4352245 [TEST] CPU read @0x7c7
4352255 [L1] Cache miss: addr = 7c7
4352335 [L2] Cache hit: addr = 7c7, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4352345 [L1] Cache Allocate: addr = 7c7 data = 4f4e4d4c4b4a49484746454443424140
4352345 [L1] Cache hit from L2: addr = 7c7, data = 47
4352345 [TEST] CPU read @0x702
4352355 [L1] Cache miss: addr = 702
4352435 [L2] Cache miss: addr = 702
4353125 [MEM] Mem hit: addr = 30c, data = 00
4353135 [L2] Cache Allocate: addr = 702 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4353145 [L1] Cache Allocate: addr = 702 data = 0f0e0d0c0b0a09080706050403020100
4353145 [L1] Cache hit from L2: addr = 702, data = 02
4353145 [TEST] CPU read @0x719
4353155 [L1] Cache miss: addr = 719
4353235 [L2] Cache hit: addr = 719, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4353245 [L1] Cache Allocate: addr = 719 data = 0f0e0d0c0b0a09080706050403020100
4353245 [L1] Cache hit from L2: addr = 719, data = 09
4353245 [TEST] CPU read @0x196
4353255 [L1] Cache miss: addr = 196
4353335 [L2] Cache miss: addr = 196
4354125 [MEM] Mem hit: addr = 702, data = 00
4354135 [L2] Cache Allocate: addr = 196 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4354145 [L1] Cache Allocate: addr = 196 data = 1f1e1d1c1b1a19181716151413121110
4354145 [L1] Cache hit from L2: addr = 196, data = 16
4354145 [TEST] CPU read @0x498
4354155 [L1] Cache miss: addr = 498
4354235 [L2] Cache hit: addr = 498, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4354245 [L1] Cache Allocate: addr = 498 data = 2f2e2d2c2b2a29282726252423222120
4354245 [L1] Cache hit from L2: addr = 498, data = 28
4354245 [TEST] CPU read @0x6da
4354255 [L1] Cache hit: addr = 6da, data = ba
4354265 [TEST] CPU read @0x3c1
4354275 [L1] Cache miss: addr = 3c1
4354335 [L2] Cache miss: addr = 3c1
4355125 [MEM] Mem hit: addr = 196, data = 80
4355135 [L2] Cache Allocate: addr = 3c1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4355145 [L1] Cache Allocate: addr = 3c1 data = 8f8e8d8c8b8a89888786858483828180
4355145 [L1] Cache hit from L2: addr = 3c1, data = 81
4355145 [TEST] CPU read @0x3e1
4355155 [L1] Cache miss: addr = 3e1
4355235 [L2] Cache hit: addr = 3e1, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4355245 [L1] Cache Allocate: addr = 3e1 data = 6f6e6d6c6b6a69686766656463626160
4355245 [L1] Cache hit from L2: addr = 3e1, data = 61
4355245 [TEST] CPU read @0x60b
4355255 [L1] Cache miss: addr = 60b
4355335 [L2] Cache miss: addr = 60b
4356125 [MEM] Mem hit: addr = 3c1, data = c0
4356135 [L2] Cache Allocate: addr = 60b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4356145 [L1] Cache Allocate: addr = 60b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4356145 [L1] Cache hit from L2: addr = 60b, data = cb
4356145 [TEST] CPU read @0x4ec
4356155 [L1] Cache miss: addr = 4ec
4356235 [L2] Cache hit: addr = 4ec, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4356245 [L1] Cache Allocate: addr = 4ec data = 8f8e8d8c8b8a89888786858483828180
4356245 [L1] Cache hit from L2: addr = 4ec, data = 8c
4356245 [TEST] CPU read @0x4cb
4356255 [L1] Cache hit: addr = 4cb, data = eb
4356265 [TEST] CPU read @0x56a
4356275 [L1] Cache miss: addr = 56a
4356335 [L2] Cache miss: addr = 56a
4357125 [MEM] Mem hit: addr = 60b, data = 00
4357135 [L2] Cache Allocate: addr = 56a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4357145 [L1] Cache Allocate: addr = 56a data = 0f0e0d0c0b0a09080706050403020100
4357145 [L1] Cache hit from L2: addr = 56a, data = 0a
4357145 [TEST] CPU read @0x3cf
4357155 [L1] Cache miss: addr = 3cf
4357235 [L2] Cache miss: addr = 3cf
4358125 [MEM] Mem hit: addr = 56a, data = 60
4358135 [L2] Cache Allocate: addr = 3cf data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4358145 [L1] Cache Allocate: addr = 3cf data = 6f6e6d6c6b6a69686766656463626160
4358145 [L1] Cache hit from L2: addr = 3cf, data = 6f
4358145 [TEST] CPU read @0x70b
4358155 [L1] Cache miss: addr = 70b
4358235 [L2] Cache miss: addr = 70b
4359125 [MEM] Mem hit: addr = 3cf, data = c0
4359135 [L2] Cache Allocate: addr = 70b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4359145 [L1] Cache Allocate: addr = 70b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4359145 [L1] Cache hit from L2: addr = 70b, data = cb
4359145 [TEST] CPU read @0x3a0
4359155 [L1] Cache miss: addr = 3a0
4359235 [L2] Cache miss: addr = 3a0
4360125 [MEM] Mem hit: addr = 70b, data = 00
4360135 [L2] Cache Allocate: addr = 3a0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4360145 [L1] Cache Allocate: addr = 3a0 data = 0f0e0d0c0b0a09080706050403020100
4360145 [L1] Cache hit from L2: addr = 3a0, data = 00
4360145 [TEST] CPU read @0x4d1
4360155 [L1] Cache miss: addr = 4d1
4360235 [L2] Cache hit: addr = 4d1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4360245 [L1] Cache Allocate: addr = 4d1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4360245 [L1] Cache hit from L2: addr = 4d1, data = e1
4360245 [TEST] CPU read @0x7fa
4360255 [L1] Cache miss: addr = 7fa
4360335 [L2] Cache miss: addr = 7fa
4361125 [MEM] Mem hit: addr = 3a0, data = a0
4361135 [L2] Cache Allocate: addr = 7fa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4361145 [L1] Cache Allocate: addr = 7fa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4361145 [L1] Cache hit from L2: addr = 7fa, data = ba
4361145 [TEST] CPU read @0x4b8
4361155 [L1] Cache miss: addr = 4b8
4361235 [L2] Cache miss: addr = 4b8
4362125 [MEM] Mem hit: addr = 7fa, data = e0
4362135 [L2] Cache Allocate: addr = 4b8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4362145 [L1] Cache Allocate: addr = 4b8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4362145 [L1] Cache hit from L2: addr = 4b8, data = f8
4362145 [TEST] CPU read @0x72c
4362155 [L1] Cache miss: addr = 72c
4362235 [L2] Cache miss: addr = 72c
4363125 [MEM] Mem hit: addr = 4b8, data = a0
4363135 [L2] Cache Allocate: addr = 72c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4363145 [L1] Cache Allocate: addr = 72c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4363145 [L1] Cache hit from L2: addr = 72c, data = ac
4363145 [TEST] CPU read @0x5f3
4363155 [L1] Cache miss: addr = 5f3
4363235 [L2] Cache miss: addr = 5f3
4364125 [MEM] Mem hit: addr = 72c, data = 20
4364135 [L2] Cache Allocate: addr = 5f3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4364145 [L1] Cache Allocate: addr = 5f3 data = 3f3e3d3c3b3a39383736353433323130
4364145 [L1] Cache hit from L2: addr = 5f3, data = 33
4364145 [TEST] CPU read @0x3c7
4364155 [L1] Cache miss: addr = 3c7
4364235 [L2] Cache miss: addr = 3c7
4365125 [MEM] Mem hit: addr = 5f3, data = e0
4365135 [L2] Cache Allocate: addr = 3c7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4365145 [L1] Cache Allocate: addr = 3c7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4365145 [L1] Cache hit from L2: addr = 3c7, data = e7
4365145 [TEST] CPU read @0x3d3
4365155 [L1] Cache miss: addr = 3d3
4365235 [L2] Cache hit: addr = 3d3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4365245 [L1] Cache Allocate: addr = 3d3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4365245 [L1] Cache hit from L2: addr = 3d3, data = e3
4365245 [TEST] CPU read @0x3cf
4365255 [L1] Cache hit: addr = 3cf, data = ef
4365265 [TEST] CPU read @0x139
4365275 [L1] Cache miss: addr = 139
4365335 [L2] Cache miss: addr = 139
4366125 [MEM] Mem hit: addr = 3c7, data = c0
4366135 [L2] Cache Allocate: addr = 139 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4366145 [L1] Cache Allocate: addr = 139 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4366145 [L1] Cache hit from L2: addr = 139, data = d9
4366145 [TEST] CPU read @0x3c7
4366155 [L1] Cache hit: addr = 3c7, data = e7
4366165 [TEST] CPU read @0x2bb
4366175 [L1] Cache miss: addr = 2bb
4366235 [L2] Cache miss: addr = 2bb
4367125 [MEM] Mem hit: addr = 139, data = 20
4367135 [L2] Cache Allocate: addr = 2bb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4367145 [L1] Cache Allocate: addr = 2bb data = 3f3e3d3c3b3a39383736353433323130
4367145 [L1] Cache hit from L2: addr = 2bb, data = 3b
4367145 [TEST] CPU read @0x311
4367155 [L1] Cache miss: addr = 311
4367235 [L2] Cache miss: addr = 311
4368125 [MEM] Mem hit: addr = 2bb, data = a0
4368135 [L2] Cache Allocate: addr = 311 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4368145 [L1] Cache Allocate: addr = 311 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4368145 [L1] Cache hit from L2: addr = 311, data = b1
4368145 [TEST] CPU read @0x725
4368155 [L1] Cache miss: addr = 725
4368235 [L2] Cache miss: addr = 725
4369125 [MEM] Mem hit: addr = 311, data = 00
4369135 [L2] Cache Allocate: addr = 725 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4369145 [L1] Cache Allocate: addr = 725 data = 0f0e0d0c0b0a09080706050403020100
4369145 [L1] Cache hit from L2: addr = 725, data = 05
4369145 [TEST] CPU read @0x60b
4369155 [L1] Cache miss: addr = 60b
4369235 [L2] Cache miss: addr = 60b
4370125 [MEM] Mem hit: addr = 725, data = 20
4370135 [L2] Cache Allocate: addr = 60b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4370145 [L1] Cache Allocate: addr = 60b data = 2f2e2d2c2b2a29282726252423222120
4370145 [L1] Cache hit from L2: addr = 60b, data = 2b
4370145 [TEST] CPU read @0x1e9
4370155 [L1] Cache miss: addr = 1e9
4370235 [L2] Cache miss: addr = 1e9
4371125 [MEM] Mem hit: addr = 60b, data = 00
4371135 [L2] Cache Allocate: addr = 1e9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4371145 [L1] Cache Allocate: addr = 1e9 data = 0f0e0d0c0b0a09080706050403020100
4371145 [L1] Cache hit from L2: addr = 1e9, data = 09
4371145 [TEST] CPU read @0x05c
4371155 [L1] Cache miss: addr = 05c
4371235 [L2] Cache miss: addr = 05c
4372125 [MEM] Mem hit: addr = 1e9, data = e0
4372135 [L2] Cache Allocate: addr = 05c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4372145 [L1] Cache Allocate: addr = 05c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4372145 [L1] Cache hit from L2: addr = 05c, data = fc
4372145 [TEST] CPU read @0x000
4372155 [L1] Cache miss: addr = 000
4372235 [L2] Cache miss: addr = 000
4373125 [MEM] Mem hit: addr = 05c, data = 40
4373135 [L2] Cache Allocate: addr = 000 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4373145 [L1] Cache Allocate: addr = 000 data = 4f4e4d4c4b4a49484746454443424140
4373145 [L1] Cache hit from L2: addr = 000, data = 40
4373145 [TEST] CPU read @0x034
4373155 [L1] Cache miss: addr = 034
4373235 [L2] Cache miss: addr = 034
4374125 [MEM] Mem hit: addr = 000, data = 00
4374135 [L2] Cache Allocate: addr = 034 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4374145 [L1] Cache Allocate: addr = 034 data = 1f1e1d1c1b1a19181716151413121110
4374145 [L1] Cache hit from L2: addr = 034, data = 14
4374145 [TEST] CPU read @0x09c
4374155 [L1] Cache miss: addr = 09c
4374235 [L2] Cache miss: addr = 09c
4375125 [MEM] Mem hit: addr = 034, data = 20
4375135 [L2] Cache Allocate: addr = 09c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4375145 [L1] Cache Allocate: addr = 09c data = 3f3e3d3c3b3a39383736353433323130
4375145 [L1] Cache hit from L2: addr = 09c, data = 3c
4375145 [TEST] CPU read @0x36a
4375155 [L1] Cache hit: addr = 36a, data = ca
4375165 [TEST] CPU read @0x2f0
4375175 [L1] Cache miss: addr = 2f0
4375235 [L2] Cache hit: addr = 2f0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4375245 [L1] Cache Allocate: addr = 2f0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4375245 [L1] Cache hit from L2: addr = 2f0, data = c0
4375245 [TEST] CPU read @0x2ee
4375255 [L1] Cache hit: addr = 2ee, data = ce
4375265 [TEST] CPU read @0x1b7
4375275 [L1] Cache miss: addr = 1b7
4375335 [L2] Cache miss: addr = 1b7
4376125 [MEM] Mem hit: addr = 09c, data = 80
4376135 [L2] Cache Allocate: addr = 1b7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4376145 [L1] Cache Allocate: addr = 1b7 data = 9f9e9d9c9b9a99989796959493929190
4376145 [L1] Cache hit from L2: addr = 1b7, data = 97
4376145 [TEST] CPU read @0x4a0
4376155 [L1] Cache miss: addr = 4a0
4376235 [L2] Cache miss: addr = 4a0
4377125 [MEM] Mem hit: addr = 1b7, data = a0
4377135 [L2] Cache Allocate: addr = 4a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4377145 [L1] Cache Allocate: addr = 4a0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4377145 [L1] Cache hit from L2: addr = 4a0, data = a0
4377145 [TEST] CPU read @0x361
4377155 [L1] Cache hit: addr = 361, data = c1
4377165 [TEST] CPU read @0x5c2
4377175 [L1] Cache miss: addr = 5c2
4377235 [L2] Cache hit: addr = 5c2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4377245 [L1] Cache Allocate: addr = 5c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4377245 [L1] Cache hit from L2: addr = 5c2, data = a2
4377245 [TEST] CPU read @0x361
4377255 [L1] Cache hit: addr = 361, data = c1
4377265 [TEST] CPU read @0x315
4377275 [L1] Cache miss: addr = 315
4377335 [L2] Cache miss: addr = 315
4378125 [MEM] Mem hit: addr = 4a0, data = a0
4378135 [L2] Cache Allocate: addr = 315 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4378145 [L1] Cache Allocate: addr = 315 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4378145 [L1] Cache hit from L2: addr = 315, data = b5
4378145 [TEST] CPU read @0x306
4378155 [L1] Cache miss: addr = 306
4378235 [L2] Cache hit: addr = 306, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4378245 [L1] Cache Allocate: addr = 306 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4378245 [L1] Cache hit from L2: addr = 306, data = a6
4378245 [TEST] CPU read @0x7b7
4378255 [L1] Cache miss: addr = 7b7
4378335 [L2] Cache miss: addr = 7b7
4379125 [MEM] Mem hit: addr = 315, data = 00
4379135 [L2] Cache Allocate: addr = 7b7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4379145 [L1] Cache Allocate: addr = 7b7 data = 1f1e1d1c1b1a19181716151413121110
4379145 [L1] Cache hit from L2: addr = 7b7, data = 17
4379145 [TEST] CPU read @0x58b
4379155 [L1] Cache miss: addr = 58b
4379235 [L2] Cache miss: addr = 58b
4380125 [MEM] Mem hit: addr = 7b7, data = a0
4380135 [L2] Cache Allocate: addr = 58b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4380145 [L1] Cache Allocate: addr = 58b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4380145 [L1] Cache hit from L2: addr = 58b, data = ab
4380145 [TEST] CPU read @0x177
4380155 [L1] Cache miss: addr = 177
4380235 [L2] Cache hit: addr = 177, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4380245 [L1] Cache Allocate: addr = 177 data = 4f4e4d4c4b4a49484746454443424140
4380245 [L1] Cache hit from L2: addr = 177, data = 47
4380245 [TEST] CPU read @0x05d
4380255 [L1] Cache miss: addr = 05d
4380335 [L2] Cache miss: addr = 05d
4381125 [MEM] Mem hit: addr = 58b, data = 80
4381135 [L2] Cache Allocate: addr = 05d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4381145 [L1] Cache Allocate: addr = 05d data = 9f9e9d9c9b9a99989796959493929190
4381145 [L1] Cache hit from L2: addr = 05d, data = 9d
4381145 [TEST] CPU read @0x6cc
4381155 [L1] Cache miss: addr = 6cc
4381235 [L2] Cache hit: addr = 6cc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4381245 [L1] Cache Allocate: addr = 6cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4381245 [L1] Cache hit from L2: addr = 6cc, data = ac
4381245 [TEST] CPU read @0x0db
4381255 [L1] Cache miss: addr = 0db
4381335 [L2] Cache miss: addr = 0db
4382125 [MEM] Mem hit: addr = 05d, data = 40
4382135 [L2] Cache Allocate: addr = 0db data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4382145 [L1] Cache Allocate: addr = 0db data = 5f5e5d5c5b5a59585756555453525150
4382145 [L1] Cache hit from L2: addr = 0db, data = 5b
4382145 [TEST] CPU read @0x286
4382155 [L1] Cache miss: addr = 286
4382235 [L2] Cache miss: addr = 286
4383125 [MEM] Mem hit: addr = 0db, data = c0
4383135 [L2] Cache Allocate: addr = 286 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4383145 [L1] Cache Allocate: addr = 286 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4383145 [L1] Cache hit from L2: addr = 286, data = c6
4383145 [TEST] CPU read @0x6fc
4383155 [L1] Cache miss: addr = 6fc
4383235 [L2] Cache miss: addr = 6fc
4384125 [MEM] Mem hit: addr = 286, data = 80
4384135 [L2] Cache Allocate: addr = 6fc data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4384145 [L1] Cache Allocate: addr = 6fc data = 9f9e9d9c9b9a99989796959493929190
4384145 [L1] Cache hit from L2: addr = 6fc, data = 9c
4384145 [TEST] CPU read @0x1a4
4384155 [L1] Cache miss: addr = 1a4
4384235 [L2] Cache miss: addr = 1a4
4385125 [MEM] Mem hit: addr = 6fc, data = e0
4385135 [L2] Cache Allocate: addr = 1a4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4385145 [L1] Cache Allocate: addr = 1a4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4385145 [L1] Cache hit from L2: addr = 1a4, data = e4
4385145 [TEST] CPU read @0x338
4385155 [L1] Cache miss: addr = 338
4385235 [L2] Cache miss: addr = 338
4386125 [MEM] Mem hit: addr = 1a4, data = a0
4386135 [L2] Cache Allocate: addr = 338 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4386145 [L1] Cache Allocate: addr = 338 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4386145 [L1] Cache hit from L2: addr = 338, data = b8
4386145 [TEST] CPU read @0x563
4386155 [L1] Cache miss: addr = 563
4386235 [L2] Cache miss: addr = 563
4387125 [MEM] Mem hit: addr = 338, data = 20
4387135 [L2] Cache Allocate: addr = 563 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4387145 [L1] Cache Allocate: addr = 563 data = 2f2e2d2c2b2a29282726252423222120
4387145 [L1] Cache hit from L2: addr = 563, data = 23
4387145 [TEST] CPU read @0x08d
4387155 [L1] Cache miss: addr = 08d
4387235 [L2] Cache miss: addr = 08d
4388125 [MEM] Mem hit: addr = 563, data = 60
4388135 [L2] Cache Allocate: addr = 08d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4388145 [L1] Cache Allocate: addr = 08d data = 6f6e6d6c6b6a69686766656463626160
4388145 [L1] Cache hit from L2: addr = 08d, data = 6d
4388145 [TEST] CPU read @0x07e
4388155 [L1] Cache miss: addr = 07e
4388235 [L2] Cache miss: addr = 07e
4389125 [MEM] Mem hit: addr = 08d, data = 80
4389135 [L2] Cache Allocate: addr = 07e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4389145 [L1] Cache Allocate: addr = 07e data = 9f9e9d9c9b9a99989796959493929190
4389145 [L1] Cache hit from L2: addr = 07e, data = 9e
4389145 [TEST] CPU read @0x06d
4389155 [L1] Cache miss: addr = 06d
4389235 [L2] Cache hit: addr = 06d, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4389245 [L1] Cache Allocate: addr = 06d data = 8f8e8d8c8b8a89888786858483828180
4389245 [L1] Cache hit from L2: addr = 06d, data = 8d
4389245 [TEST] CPU read @0x15e
4389255 [L1] Cache miss: addr = 15e
4389335 [L2] Cache miss: addr = 15e
4390125 [MEM] Mem hit: addr = 07e, data = 60
4390135 [L2] Cache Allocate: addr = 15e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4390145 [L1] Cache Allocate: addr = 15e data = 7f7e7d7c7b7a79787776757473727170
4390145 [L1] Cache hit from L2: addr = 15e, data = 7e
4390145 [TEST] CPU read @0x4cc
4390155 [L1] Cache hit: addr = 4cc, data = ec
4390165 [TEST] CPU read @0x3d3
4390175 [L1] Cache miss: addr = 3d3
4390235 [L2] Cache miss: addr = 3d3
4391125 [MEM] Mem hit: addr = 15e, data = 40
4391135 [L2] Cache Allocate: addr = 3d3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4391145 [L1] Cache Allocate: addr = 3d3 data = 5f5e5d5c5b5a59585756555453525150
4391145 [L1] Cache hit from L2: addr = 3d3, data = 53
4391145 [TEST] CPU read @0x510
4391155 [L1] Cache miss: addr = 510
4391235 [L2] Cache miss: addr = 510
4392125 [MEM] Mem hit: addr = 3d3, data = c0
4392135 [L2] Cache Allocate: addr = 510 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4392145 [L1] Cache Allocate: addr = 510 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4392145 [L1] Cache hit from L2: addr = 510, data = d0
4392145 [TEST] CPU read @0x68c
4392155 [L1] Cache miss: addr = 68c
4392235 [L2] Cache miss: addr = 68c
4393125 [MEM] Mem hit: addr = 510, data = 00
4393135 [L2] Cache Allocate: addr = 68c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4393145 [L1] Cache Allocate: addr = 68c data = 0f0e0d0c0b0a09080706050403020100
4393145 [L1] Cache hit from L2: addr = 68c, data = 0c
4393145 [TEST] CPU read @0x458
4393155 [L1] Cache miss: addr = 458
4393235 [L2] Cache miss: addr = 458
4394125 [MEM] Mem hit: addr = 68c, data = 80
4394135 [L2] Cache Allocate: addr = 458 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4394145 [L1] Cache Allocate: addr = 458 data = 9f9e9d9c9b9a99989796959493929190
4394145 [L1] Cache hit from L2: addr = 458, data = 98
4394145 [TEST] CPU read @0x0ab
4394155 [L1] Cache miss: addr = 0ab
4394235 [L2] Cache miss: addr = 0ab
4395125 [MEM] Mem hit: addr = 458, data = 40
4395135 [L2] Cache Allocate: addr = 0ab data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4395145 [L1] Cache Allocate: addr = 0ab data = 4f4e4d4c4b4a49484746454443424140
4395145 [L1] Cache hit from L2: addr = 0ab, data = 4b
4395145 [TEST] CPU read @0x53d
4395155 [L1] Cache miss: addr = 53d
4395235 [L2] Cache miss: addr = 53d
4396125 [MEM] Mem hit: addr = 0ab, data = a0
4396135 [L2] Cache Allocate: addr = 53d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4396145 [L1] Cache Allocate: addr = 53d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4396145 [L1] Cache hit from L2: addr = 53d, data = bd
4396145 [TEST] CPU read @0x7d1
4396155 [L1] Cache miss: addr = 7d1
4396235 [L2] Cache hit: addr = 7d1, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4396245 [L1] Cache Allocate: addr = 7d1 data = 4f4e4d4c4b4a49484746454443424140
4396245 [L1] Cache hit from L2: addr = 7d1, data = 41
4396245 [TEST] CPU read @0x5bd
4396255 [L1] Cache hit: addr = 5bd, data = 9d
4396265 [TEST] CPU read @0x20a
4396275 [L1] Cache miss: addr = 20a
4396335 [L2] Cache miss: addr = 20a
4397125 [MEM] Mem hit: addr = 53d, data = 20
4397135 [L2] Cache Allocate: addr = 20a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4397145 [L1] Cache Allocate: addr = 20a data = 2f2e2d2c2b2a29282726252423222120
4397145 [L1] Cache hit from L2: addr = 20a, data = 2a
4397145 [TEST] CPU read @0x23e
4397155 [L1] Cache miss: addr = 23e
4397235 [L2] Cache hit: addr = 23e, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4397245 [L1] Cache Allocate: addr = 23e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4397245 [L1] Cache hit from L2: addr = 23e, data = ee
4397245 [TEST] CPU read @0x69b
4397255 [L1] Cache hit: addr = 69b, data = bb
4397265 [TEST] CPU read @0x383
4397275 [L1] Cache miss: addr = 383
4397335 [L2] Cache miss: addr = 383
4398125 [MEM] Mem hit: addr = 20a, data = 00
4398135 [L2] Cache Allocate: addr = 383 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4398145 [L1] Cache Allocate: addr = 383 data = 0f0e0d0c0b0a09080706050403020100
4398145 [L1] Cache hit from L2: addr = 383, data = 03
4398145 [TEST] CPU read @0x083
4398155 [L1] Cache miss: addr = 083
4398235 [L2] Cache miss: addr = 083
4399125 [MEM] Mem hit: addr = 383, data = 80
4399135 [L2] Cache Allocate: addr = 083 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4399145 [L1] Cache Allocate: addr = 083 data = 8f8e8d8c8b8a89888786858483828180
4399145 [L1] Cache hit from L2: addr = 083, data = 83
4399145 [TEST] CPU read @0x3ba
4399155 [L1] Cache miss: addr = 3ba
4399235 [L2] Cache miss: addr = 3ba
4400125 [MEM] Mem hit: addr = 083, data = 80
4400135 [L2] Cache Allocate: addr = 3ba data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4400145 [L1] Cache Allocate: addr = 3ba data = 9f9e9d9c9b9a99989796959493929190
4400145 [L1] Cache hit from L2: addr = 3ba, data = 9a
4400145 [TEST] CPU read @0x200
4400155 [L1] Cache miss: addr = 200
4400235 [L2] Cache miss: addr = 200
4401125 [MEM] Mem hit: addr = 3ba, data = a0
4401135 [L2] Cache Allocate: addr = 200 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4401145 [L1] Cache Allocate: addr = 200 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4401145 [L1] Cache hit from L2: addr = 200, data = a0
4401145 [TEST] CPU read @0x1a0
4401155 [L1] Cache miss: addr = 1a0
4401235 [L2] Cache miss: addr = 1a0
4402125 [MEM] Mem hit: addr = 200, data = 00
4402135 [L2] Cache Allocate: addr = 1a0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4402145 [L1] Cache Allocate: addr = 1a0 data = 0f0e0d0c0b0a09080706050403020100
4402145 [L1] Cache hit from L2: addr = 1a0, data = 00
4402145 [TEST] CPU read @0x05a
4402155 [L1] Cache miss: addr = 05a
4402235 [L2] Cache miss: addr = 05a
4403125 [MEM] Mem hit: addr = 1a0, data = a0
4403135 [L2] Cache Allocate: addr = 05a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4403145 [L1] Cache Allocate: addr = 05a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4403145 [L1] Cache hit from L2: addr = 05a, data = ba
4403145 [TEST] CPU read @0x281
4403155 [L1] Cache miss: addr = 281
4403235 [L2] Cache miss: addr = 281
4404125 [MEM] Mem hit: addr = 05a, data = 40
4404135 [L2] Cache Allocate: addr = 281 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4404145 [L1] Cache Allocate: addr = 281 data = 4f4e4d4c4b4a49484746454443424140
4404145 [L1] Cache hit from L2: addr = 281, data = 41
4404145 [TEST] CPU read @0x67f
4404155 [L1] Cache miss: addr = 67f
4404235 [L2] Cache miss: addr = 67f
4405125 [MEM] Mem hit: addr = 281, data = 80
4405135 [L2] Cache Allocate: addr = 67f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4405145 [L1] Cache Allocate: addr = 67f data = 9f9e9d9c9b9a99989796959493929190
4405145 [L1] Cache hit from L2: addr = 67f, data = 9f
4405145 [TEST] CPU read @0x424
4405155 [L1] Cache miss: addr = 424
4405235 [L2] Cache miss: addr = 424
4406125 [MEM] Mem hit: addr = 67f, data = 60
4406135 [L2] Cache Allocate: addr = 424 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4406145 [L1] Cache Allocate: addr = 424 data = 6f6e6d6c6b6a69686766656463626160
4406145 [L1] Cache hit from L2: addr = 424, data = 64
4406145 [TEST] CPU read @0x62d
4406155 [L1] Cache miss: addr = 62d
4406235 [L2] Cache miss: addr = 62d
4407125 [MEM] Mem hit: addr = 424, data = 20
4407135 [L2] Cache Allocate: addr = 62d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4407145 [L1] Cache Allocate: addr = 62d data = 2f2e2d2c2b2a29282726252423222120
4407145 [L1] Cache hit from L2: addr = 62d, data = 2d
4407145 [TEST] CPU read @0x48a
4407155 [L1] Cache hit: addr = 48a, data = 2a
4407165 [TEST] CPU read @0x71c
4407175 [L1] Cache miss: addr = 71c
4407235 [L2] Cache miss: addr = 71c
4408125 [MEM] Mem hit: addr = 62d, data = 20
4408135 [L2] Cache Allocate: addr = 71c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4408145 [L1] Cache Allocate: addr = 71c data = 3f3e3d3c3b3a39383736353433323130
4408145 [L1] Cache hit from L2: addr = 71c, data = 3c
4408145 [TEST] CPU read @0x076
4408155 [L1] Cache miss: addr = 076
4408235 [L2] Cache miss: addr = 076
4409125 [MEM] Mem hit: addr = 71c, data = 00
4409135 [L2] Cache Allocate: addr = 076 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4409145 [L1] Cache Allocate: addr = 076 data = 1f1e1d1c1b1a19181716151413121110
4409145 [L1] Cache hit from L2: addr = 076, data = 16
4409145 [TEST] CPU read @0x7ab
4409155 [L1] Cache miss: addr = 7ab
4409235 [L2] Cache miss: addr = 7ab
4410125 [MEM] Mem hit: addr = 076, data = 60
4410135 [L2] Cache Allocate: addr = 7ab data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4410145 [L1] Cache Allocate: addr = 7ab data = 6f6e6d6c6b6a69686766656463626160
4410145 [L1] Cache hit from L2: addr = 7ab, data = 6b
4410145 [TEST] CPU read @0x547
4410155 [L1] Cache miss: addr = 547
4410235 [L2] Cache hit: addr = 547, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4410245 [L1] Cache Allocate: addr = 547 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4410245 [L1] Cache hit from L2: addr = 547, data = c7
4410245 [TEST] CPU read @0x605
4410255 [L1] Cache miss: addr = 605
4410335 [L2] Cache miss: addr = 605
4411125 [MEM] Mem hit: addr = 7ab, data = a0
4411135 [L2] Cache Allocate: addr = 605 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4411145 [L1] Cache Allocate: addr = 605 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4411145 [L1] Cache hit from L2: addr = 605, data = a5
4411145 [TEST] CPU read @0x1f9
4411155 [L1] Cache miss: addr = 1f9
4411235 [L2] Cache miss: addr = 1f9
4412125 [MEM] Mem hit: addr = 605, data = 00
4412135 [L2] Cache Allocate: addr = 1f9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4412145 [L1] Cache Allocate: addr = 1f9 data = 1f1e1d1c1b1a19181716151413121110
4412145 [L1] Cache hit from L2: addr = 1f9, data = 19
4412145 [TEST] CPU read @0x53c
4412155 [L1] Cache miss: addr = 53c
4412235 [L2] Cache miss: addr = 53c
4413125 [MEM] Mem hit: addr = 1f9, data = e0
4413135 [L2] Cache Allocate: addr = 53c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4413145 [L1] Cache Allocate: addr = 53c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4413145 [L1] Cache hit from L2: addr = 53c, data = fc
4413145 [TEST] CPU read @0x0d3
4413155 [L1] Cache miss: addr = 0d3
4413235 [L2] Cache miss: addr = 0d3
4414125 [MEM] Mem hit: addr = 53c, data = 20
4414135 [L2] Cache Allocate: addr = 0d3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4414145 [L1] Cache Allocate: addr = 0d3 data = 3f3e3d3c3b3a39383736353433323130
4414145 [L1] Cache hit from L2: addr = 0d3, data = 33
4414145 [TEST] CPU read @0x080
4414155 [L1] Cache miss: addr = 080
4414235 [L2] Cache miss: addr = 080
4415125 [MEM] Mem hit: addr = 0d3, data = c0
4415135 [L2] Cache Allocate: addr = 080 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4415145 [L1] Cache Allocate: addr = 080 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4415145 [L1] Cache hit from L2: addr = 080, data = c0
4415145 [TEST] CPU read @0x274
4415155 [L1] Cache miss: addr = 274
4415235 [L2] Cache miss: addr = 274
4416125 [MEM] Mem hit: addr = 080, data = 80
4416135 [L2] Cache Allocate: addr = 274 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4416145 [L1] Cache Allocate: addr = 274 data = 9f9e9d9c9b9a99989796959493929190
4416145 [L1] Cache hit from L2: addr = 274, data = 94
4416145 [TEST] CPU read @0x521
4416155 [L1] Cache miss: addr = 521
4416235 [L2] Cache miss: addr = 521
4417125 [MEM] Mem hit: addr = 274, data = 60
4417135 [L2] Cache Allocate: addr = 521 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4417145 [L1] Cache Allocate: addr = 521 data = 6f6e6d6c6b6a69686766656463626160
4417145 [L1] Cache hit from L2: addr = 521, data = 61
4417145 [TEST] CPU read @0x229
4417155 [L1] Cache hit: addr = 229, data = e9
4417165 [TEST] CPU read @0x55d
4417175 [L1] Cache hit: addr = 55d, data = dd
4417185 [TEST] CPU read @0x014
4417195 [L1] Cache miss: addr = 014
4417235 [L2] Cache miss: addr = 014
4418125 [MEM] Mem hit: addr = 521, data = 20
4418135 [L2] Cache Allocate: addr = 014 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4418145 [L1] Cache Allocate: addr = 014 data = 3f3e3d3c3b3a39383736353433323130
4418145 [L1] Cache hit from L2: addr = 014, data = 34
4418145 [TEST] CPU read @0x204
4418155 [L1] Cache miss: addr = 204
4418235 [L2] Cache miss: addr = 204
4419125 [MEM] Mem hit: addr = 014, data = 00
4419135 [L2] Cache Allocate: addr = 204 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4419145 [L1] Cache Allocate: addr = 204 data = 0f0e0d0c0b0a09080706050403020100
4419145 [L1] Cache hit from L2: addr = 204, data = 04
4419145 [TEST] CPU read @0x1e7
4419155 [L1] Cache miss: addr = 1e7
4419235 [L2] Cache miss: addr = 1e7
4420125 [MEM] Mem hit: addr = 204, data = 00
4420135 [L2] Cache Allocate: addr = 1e7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4420145 [L1] Cache Allocate: addr = 1e7 data = 0f0e0d0c0b0a09080706050403020100
4420145 [L1] Cache hit from L2: addr = 1e7, data = 07
4420145 [TEST] CPU read @0x298
4420155 [L1] Cache miss: addr = 298
4420235 [L2] Cache miss: addr = 298
4421125 [MEM] Mem hit: addr = 1e7, data = e0
4421135 [L2] Cache Allocate: addr = 298 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4421145 [L1] Cache Allocate: addr = 298 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4421145 [L1] Cache hit from L2: addr = 298, data = f8
4421145 [TEST] CPU read @0x062
4421155 [L1] Cache miss: addr = 062
4421235 [L2] Cache miss: addr = 062
4422125 [MEM] Mem hit: addr = 298, data = 80
4422135 [L2] Cache Allocate: addr = 062 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4422145 [L1] Cache Allocate: addr = 062 data = 8f8e8d8c8b8a89888786858483828180
4422145 [L1] Cache hit from L2: addr = 062, data = 82
4422145 [TEST] CPU read @0x062
4422155 [L1] Cache hit: addr = 062, data = 82
4422165 [TEST] CPU read @0x4c5
4422175 [L1] Cache hit: addr = 4c5, data = e5
4422185 [TEST] CPU read @0x074
4422195 [L1] Cache miss: addr = 074
4422235 [L2] Cache hit: addr = 074, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4422245 [L1] Cache Allocate: addr = 074 data = 8f8e8d8c8b8a89888786858483828180
4422245 [L1] Cache hit from L2: addr = 074, data = 84
4422245 [TEST] CPU read @0x2f7
4422255 [L1] Cache miss: addr = 2f7
4422335 [L2] Cache hit: addr = 2f7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4422345 [L1] Cache Allocate: addr = 2f7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4422345 [L1] Cache hit from L2: addr = 2f7, data = c7
4422345 [TEST] CPU read @0x5d6
4422355 [L1] Cache miss: addr = 5d6
4422435 [L2] Cache hit: addr = 5d6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4422445 [L1] Cache Allocate: addr = 5d6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4422445 [L1] Cache hit from L2: addr = 5d6, data = a6
4422445 [TEST] CPU read @0x24e
4422455 [L1] Cache hit: addr = 24e, data = ee
4422465 [TEST] CPU read @0x3b3
4422475 [L1] Cache miss: addr = 3b3
4422535 [L2] Cache miss: addr = 3b3
4423125 [MEM] Mem hit: addr = 062, data = 60
4423135 [L2] Cache Allocate: addr = 3b3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4423145 [L1] Cache Allocate: addr = 3b3 data = 7f7e7d7c7b7a79787776757473727170
4423145 [L1] Cache hit from L2: addr = 3b3, data = 73
4423145 [TEST] CPU read @0x063
4423155 [L1] Cache hit: addr = 063, data = 83
4423165 [TEST] CPU read @0x4bc
4423175 [L1] Cache miss: addr = 4bc
4423235 [L2] Cache miss: addr = 4bc
4424125 [MEM] Mem hit: addr = 3b3, data = a0
4424135 [L2] Cache Allocate: addr = 4bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4424145 [L1] Cache Allocate: addr = 4bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4424145 [L1] Cache hit from L2: addr = 4bc, data = bc
4424145 [TEST] CPU read @0x7f9
4424155 [L1] Cache miss: addr = 7f9
4424235 [L2] Cache miss: addr = 7f9
4425125 [MEM] Mem hit: addr = 4bc, data = a0
4425135 [L2] Cache Allocate: addr = 7f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4425145 [L1] Cache Allocate: addr = 7f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4425145 [L1] Cache hit from L2: addr = 7f9, data = b9
4425145 [TEST] CPU read @0x437
4425155 [L1] Cache miss: addr = 437
4425235 [L2] Cache miss: addr = 437
4426125 [MEM] Mem hit: addr = 7f9, data = e0
4426135 [L2] Cache Allocate: addr = 437 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4426145 [L1] Cache Allocate: addr = 437 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4426145 [L1] Cache hit from L2: addr = 437, data = f7
4426145 [TEST] CPU read @0x0fe
4426155 [L1] Cache miss: addr = 0fe
4426235 [L2] Cache miss: addr = 0fe
4427125 [MEM] Mem hit: addr = 437, data = 20
4427135 [L2] Cache Allocate: addr = 0fe data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4427145 [L1] Cache Allocate: addr = 0fe data = 3f3e3d3c3b3a39383736353433323130
4427145 [L1] Cache hit from L2: addr = 0fe, data = 3e
4427145 [TEST] CPU read @0x013
4427155 [L1] Cache miss: addr = 013
4427235 [L2] Cache miss: addr = 013
4428125 [MEM] Mem hit: addr = 0fe, data = e0
4428135 [L2] Cache Allocate: addr = 013 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4428145 [L1] Cache Allocate: addr = 013 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4428145 [L1] Cache hit from L2: addr = 013, data = f3
4428145 [TEST] CPU read @0x634
4428155 [L1] Cache miss: addr = 634
4428235 [L2] Cache miss: addr = 634
4429125 [MEM] Mem hit: addr = 013, data = 00
4429135 [L2] Cache Allocate: addr = 634 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4429145 [L1] Cache Allocate: addr = 634 data = 1f1e1d1c1b1a19181716151413121110
4429145 [L1] Cache hit from L2: addr = 634, data = 14
4429145 [TEST] CPU read @0x2b4
4429155 [L1] Cache miss: addr = 2b4
4429235 [L2] Cache miss: addr = 2b4
4430125 [MEM] Mem hit: addr = 634, data = 20
4430135 [L2] Cache Allocate: addr = 2b4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4430145 [L1] Cache Allocate: addr = 2b4 data = 3f3e3d3c3b3a39383736353433323130
4430145 [L1] Cache hit from L2: addr = 2b4, data = 34
4430145 [TEST] CPU read @0x314
4430155 [L1] Cache miss: addr = 314
4430235 [L2] Cache miss: addr = 314
4431125 [MEM] Mem hit: addr = 2b4, data = a0
4431135 [L2] Cache Allocate: addr = 314 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4431145 [L1] Cache Allocate: addr = 314 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4431145 [L1] Cache hit from L2: addr = 314, data = b4
4431145 [TEST] CPU read @0x730
4431155 [L1] Cache miss: addr = 730
4431235 [L2] Cache miss: addr = 730
4432125 [MEM] Mem hit: addr = 314, data = 00
4432135 [L2] Cache Allocate: addr = 730 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4432145 [L1] Cache Allocate: addr = 730 data = 1f1e1d1c1b1a19181716151413121110
4432145 [L1] Cache hit from L2: addr = 730, data = 10
4432145 [TEST] CPU read @0x680
4432155 [L1] Cache miss: addr = 680
4432235 [L2] Cache miss: addr = 680
4433125 [MEM] Mem hit: addr = 730, data = 20
4433135 [L2] Cache Allocate: addr = 680 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4433145 [L1] Cache Allocate: addr = 680 data = 2f2e2d2c2b2a29282726252423222120
4433145 [L1] Cache hit from L2: addr = 680, data = 20
4433145 [TEST] CPU read @0x1b2
4433155 [L1] Cache miss: addr = 1b2
4433235 [L2] Cache miss: addr = 1b2
4434125 [MEM] Mem hit: addr = 680, data = 80
4434135 [L2] Cache Allocate: addr = 1b2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4434145 [L1] Cache Allocate: addr = 1b2 data = 9f9e9d9c9b9a99989796959493929190
4434145 [L1] Cache hit from L2: addr = 1b2, data = 92
4434145 [TEST] CPU read @0x137
4434155 [L1] Cache miss: addr = 137
4434235 [L2] Cache miss: addr = 137
4435125 [MEM] Mem hit: addr = 1b2, data = a0
4435135 [L2] Cache Allocate: addr = 137 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4435145 [L1] Cache Allocate: addr = 137 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4435145 [L1] Cache hit from L2: addr = 137, data = b7
4435145 [TEST] CPU read @0x224
4435155 [L1] Cache hit: addr = 224, data = e4
4435165 [TEST] CPU read @0x130
4435175 [L1] Cache hit: addr = 130, data = b0
4435185 [TEST] CPU read @0x19c
4435195 [L1] Cache miss: addr = 19c
4435235 [L2] Cache miss: addr = 19c
4436125 [MEM] Mem hit: addr = 137, data = 20
4436135 [L2] Cache Allocate: addr = 19c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4436145 [L1] Cache Allocate: addr = 19c data = 3f3e3d3c3b3a39383736353433323130
4436145 [L1] Cache hit from L2: addr = 19c, data = 3c
4436145 [TEST] CPU read @0x112
4436155 [L1] Cache miss: addr = 112
4436235 [L2] Cache miss: addr = 112
4437125 [MEM] Mem hit: addr = 19c, data = 80
4437135 [L2] Cache Allocate: addr = 112 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4437145 [L1] Cache Allocate: addr = 112 data = 9f9e9d9c9b9a99989796959493929190
4437145 [L1] Cache hit from L2: addr = 112, data = 92
4437145 [TEST] CPU read @0x756
4437155 [L1] Cache miss: addr = 756
4437235 [L2] Cache miss: addr = 756
4438125 [MEM] Mem hit: addr = 112, data = 00
4438135 [L2] Cache Allocate: addr = 756 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4438145 [L1] Cache Allocate: addr = 756 data = 1f1e1d1c1b1a19181716151413121110
4438145 [L1] Cache hit from L2: addr = 756, data = 16
4438145 [TEST] CPU read @0x0e9
4438155 [L1] Cache miss: addr = 0e9
4438235 [L2] Cache miss: addr = 0e9
4439125 [MEM] Mem hit: addr = 756, data = 40
4439135 [L2] Cache Allocate: addr = 0e9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4439145 [L1] Cache Allocate: addr = 0e9 data = 4f4e4d4c4b4a49484746454443424140
4439145 [L1] Cache hit from L2: addr = 0e9, data = 49
4439145 [TEST] CPU read @0x30a
4439155 [L1] Cache miss: addr = 30a
4439235 [L2] Cache miss: addr = 30a
4440125 [MEM] Mem hit: addr = 0e9, data = e0
4440135 [L2] Cache Allocate: addr = 30a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4440145 [L1] Cache Allocate: addr = 30a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4440145 [L1] Cache hit from L2: addr = 30a, data = ea
4440145 [TEST] CPU read @0x496
4440155 [L1] Cache miss: addr = 496
4440235 [L2] Cache hit: addr = 496, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4440245 [L1] Cache Allocate: addr = 496 data = 2f2e2d2c2b2a29282726252423222120
4440245 [L1] Cache hit from L2: addr = 496, data = 26
4440245 [TEST] CPU read @0x251
4440255 [L1] Cache miss: addr = 251
4440335 [L2] Cache hit: addr = 251, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4440345 [L1] Cache Allocate: addr = 251 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4440345 [L1] Cache hit from L2: addr = 251, data = e1
4440345 [TEST] CPU read @0x372
4440355 [L1] Cache hit: addr = 372, data = c2
4440365 [TEST] CPU read @0x600
4440375 [L1] Cache miss: addr = 600
4440435 [L2] Cache miss: addr = 600
4441125 [MEM] Mem hit: addr = 30a, data = 00
4441135 [L2] Cache Allocate: addr = 600 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4441145 [L1] Cache Allocate: addr = 600 data = 0f0e0d0c0b0a09080706050403020100
4441145 [L1] Cache hit from L2: addr = 600, data = 00
4441145 [TEST] CPU read @0x2db
4441155 [L1] Cache miss: addr = 2db
4441235 [L2] Cache miss: addr = 2db
4442125 [MEM] Mem hit: addr = 600, data = 00
4442135 [L2] Cache Allocate: addr = 2db data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4442145 [L1] Cache Allocate: addr = 2db data = 1f1e1d1c1b1a19181716151413121110
4442145 [L1] Cache hit from L2: addr = 2db, data = 1b
4442145 [TEST] CPU read @0x126
4442155 [L1] Cache miss: addr = 126
4442235 [L2] Cache miss: addr = 126
4443125 [MEM] Mem hit: addr = 2db, data = c0
4443135 [L2] Cache Allocate: addr = 126 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4443145 [L1] Cache Allocate: addr = 126 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4443145 [L1] Cache hit from L2: addr = 126, data = c6
4443145 [TEST] CPU read @0x4f7
4443155 [L1] Cache miss: addr = 4f7
4443235 [L2] Cache hit: addr = 4f7, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4443245 [L1] Cache Allocate: addr = 4f7 data = 8f8e8d8c8b8a89888786858483828180
4443245 [L1] Cache hit from L2: addr = 4f7, data = 87
4443245 [TEST] CPU read @0x262
4443255 [L1] Cache miss: addr = 262
4443335 [L2] Cache miss: addr = 262
4444125 [MEM] Mem hit: addr = 126, data = 20
4444135 [L2] Cache Allocate: addr = 262 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4444145 [L1] Cache Allocate: addr = 262 data = 2f2e2d2c2b2a29282726252423222120
4444145 [L1] Cache hit from L2: addr = 262, data = 22
4444145 [TEST] CPU read @0x585
4444155 [L1] Cache miss: addr = 585
4444235 [L2] Cache miss: addr = 585
4445125 [MEM] Mem hit: addr = 262, data = 60
4445135 [L2] Cache Allocate: addr = 585 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4445145 [L1] Cache Allocate: addr = 585 data = 6f6e6d6c6b6a69686766656463626160
4445145 [L1] Cache hit from L2: addr = 585, data = 65
4445145 [TEST] CPU read @0x379
4445155 [L1] Cache hit: addr = 379, data = c9
4445165 [TEST] CPU read @0x04c
4445175 [L1] Cache miss: addr = 04c
4445235 [L2] Cache miss: addr = 04c
4446125 [MEM] Mem hit: addr = 585, data = 80
4446135 [L2] Cache Allocate: addr = 04c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4446145 [L1] Cache Allocate: addr = 04c data = 8f8e8d8c8b8a89888786858483828180
4446145 [L1] Cache hit from L2: addr = 04c, data = 8c
4446145 [TEST] CPU read @0x34f
4446155 [L1] Cache miss: addr = 34f
4446235 [L2] Cache miss: addr = 34f
4447125 [MEM] Mem hit: addr = 04c, data = 40
4447135 [L2] Cache Allocate: addr = 34f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4447145 [L1] Cache Allocate: addr = 34f data = 4f4e4d4c4b4a49484746454443424140
4447145 [L1] Cache hit from L2: addr = 34f, data = 4f
4447145 [TEST] CPU read @0x711
4447155 [L1] Cache miss: addr = 711
4447235 [L2] Cache miss: addr = 711
4448125 [MEM] Mem hit: addr = 34f, data = 40
4448135 [L2] Cache Allocate: addr = 711 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4448145 [L1] Cache Allocate: addr = 711 data = 5f5e5d5c5b5a59585756555453525150
4448145 [L1] Cache hit from L2: addr = 711, data = 51
4448145 [TEST] CPU read @0x79a
4448155 [L1] Cache miss: addr = 79a
4448235 [L2] Cache miss: addr = 79a
4449125 [MEM] Mem hit: addr = 711, data = 00
4449135 [L2] Cache Allocate: addr = 79a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4449145 [L1] Cache Allocate: addr = 79a data = 1f1e1d1c1b1a19181716151413121110
4449145 [L1] Cache hit from L2: addr = 79a, data = 1a
4449145 [TEST] CPU read @0x456
4449155 [L1] Cache miss: addr = 456
4449235 [L2] Cache miss: addr = 456
4450125 [MEM] Mem hit: addr = 79a, data = 80
4450135 [L2] Cache Allocate: addr = 456 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4450145 [L1] Cache Allocate: addr = 456 data = 9f9e9d9c9b9a99989796959493929190
4450145 [L1] Cache hit from L2: addr = 456, data = 96
4450145 [TEST] CPU read @0x297
4450155 [L1] Cache miss: addr = 297
4450235 [L2] Cache miss: addr = 297
4451125 [MEM] Mem hit: addr = 456, data = 40
4451135 [L2] Cache Allocate: addr = 297 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4451145 [L1] Cache Allocate: addr = 297 data = 5f5e5d5c5b5a59585756555453525150
4451145 [L1] Cache hit from L2: addr = 297, data = 57
4451145 [TEST] CPU read @0x5d7
4451155 [L1] Cache miss: addr = 5d7
4451235 [L2] Cache hit: addr = 5d7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4451245 [L1] Cache Allocate: addr = 5d7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4451245 [L1] Cache hit from L2: addr = 5d7, data = a7
4451245 [TEST] CPU read @0x1a9
4451255 [L1] Cache miss: addr = 1a9
4451335 [L2] Cache miss: addr = 1a9
4452125 [MEM] Mem hit: addr = 297, data = 80
4452135 [L2] Cache Allocate: addr = 1a9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4452145 [L1] Cache Allocate: addr = 1a9 data = 8f8e8d8c8b8a89888786858483828180
4452145 [L1] Cache hit from L2: addr = 1a9, data = 89
4452145 [TEST] CPU read @0x21e
4452155 [L1] Cache miss: addr = 21e
4452235 [L2] Cache miss: addr = 21e
4453125 [MEM] Mem hit: addr = 1a9, data = a0
4453135 [L2] Cache Allocate: addr = 21e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4453145 [L1] Cache Allocate: addr = 21e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4453145 [L1] Cache hit from L2: addr = 21e, data = be
4453145 [TEST] CPU read @0x70b
4453155 [L1] Cache miss: addr = 70b
4453235 [L2] Cache miss: addr = 70b
4454125 [MEM] Mem hit: addr = 21e, data = 00
4454135 [L2] Cache Allocate: addr = 70b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4454145 [L1] Cache Allocate: addr = 70b data = 0f0e0d0c0b0a09080706050403020100
4454145 [L1] Cache hit from L2: addr = 70b, data = 0b
4454145 [TEST] CPU read @0x51e
4454155 [L1] Cache miss: addr = 51e
4454235 [L2] Cache miss: addr = 51e
4455125 [MEM] Mem hit: addr = 70b, data = 00
4455135 [L2] Cache Allocate: addr = 51e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4455145 [L1] Cache Allocate: addr = 51e data = 1f1e1d1c1b1a19181716151413121110
4455145 [L1] Cache hit from L2: addr = 51e, data = 1e
4455145 [TEST] CPU read @0x43e
4455155 [L1] Cache miss: addr = 43e
4455235 [L2] Cache miss: addr = 43e
4456125 [MEM] Mem hit: addr = 51e, data = 00
4456135 [L2] Cache Allocate: addr = 43e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4456145 [L1] Cache Allocate: addr = 43e data = 1f1e1d1c1b1a19181716151413121110
4456145 [L1] Cache hit from L2: addr = 43e, data = 1e
4456145 [TEST] CPU read @0x0bc
4456155 [L1] Cache miss: addr = 0bc
4456235 [L2] Cache miss: addr = 0bc
4457125 [MEM] Mem hit: addr = 43e, data = 20
4457135 [L2] Cache Allocate: addr = 0bc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4457145 [L1] Cache Allocate: addr = 0bc data = 3f3e3d3c3b3a39383736353433323130
4457145 [L1] Cache hit from L2: addr = 0bc, data = 3c
4457145 [TEST] CPU read @0x3de
4457155 [L1] Cache miss: addr = 3de
4457235 [L2] Cache miss: addr = 3de
4458125 [MEM] Mem hit: addr = 0bc, data = a0
4458135 [L2] Cache Allocate: addr = 3de data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4458145 [L1] Cache Allocate: addr = 3de data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4458145 [L1] Cache hit from L2: addr = 3de, data = be
4458145 [TEST] CPU read @0x31d
4458155 [L1] Cache miss: addr = 31d
4458235 [L2] Cache miss: addr = 31d
4459125 [MEM] Mem hit: addr = 3de, data = c0
4459135 [L2] Cache Allocate: addr = 31d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4459145 [L1] Cache Allocate: addr = 31d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4459145 [L1] Cache hit from L2: addr = 31d, data = dd
4459145 [TEST] CPU read @0x790
4459155 [L1] Cache miss: addr = 790
4459235 [L2] Cache miss: addr = 790
4460125 [MEM] Mem hit: addr = 31d, data = 00
4460135 [L2] Cache Allocate: addr = 790 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4460145 [L1] Cache Allocate: addr = 790 data = 1f1e1d1c1b1a19181716151413121110
4460145 [L1] Cache hit from L2: addr = 790, data = 10
4460145 [TEST] CPU read @0x7a1
4460155 [L1] Cache miss: addr = 7a1
4460235 [L2] Cache miss: addr = 7a1
4461125 [MEM] Mem hit: addr = 790, data = 80
4461135 [L2] Cache Allocate: addr = 7a1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4461145 [L1] Cache Allocate: addr = 7a1 data = 8f8e8d8c8b8a89888786858483828180
4461145 [L1] Cache hit from L2: addr = 7a1, data = 81
4461145 [TEST] CPU read @0x0ce
4461155 [L1] Cache miss: addr = 0ce
4461235 [L2] Cache miss: addr = 0ce
4462125 [MEM] Mem hit: addr = 7a1, data = a0
4462135 [L2] Cache Allocate: addr = 0ce data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4462145 [L1] Cache Allocate: addr = 0ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4462145 [L1] Cache hit from L2: addr = 0ce, data = ae
4462145 [TEST] CPU read @0x637
4462155 [L1] Cache miss: addr = 637
4462235 [L2] Cache miss: addr = 637
4463125 [MEM] Mem hit: addr = 0ce, data = c0
4463135 [L2] Cache Allocate: addr = 637 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4463145 [L1] Cache Allocate: addr = 637 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4463145 [L1] Cache hit from L2: addr = 637, data = d7
4463145 [TEST] CPU read @0x38c
4463155 [L1] Cache miss: addr = 38c
4463235 [L2] Cache miss: addr = 38c
4464125 [MEM] Mem hit: addr = 637, data = 20
4464135 [L2] Cache Allocate: addr = 38c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4464145 [L1] Cache Allocate: addr = 38c data = 2f2e2d2c2b2a29282726252423222120
4464145 [L1] Cache hit from L2: addr = 38c, data = 2c
4464145 [TEST] CPU read @0x561
4464155 [L1] Cache miss: addr = 561
4464235 [L2] Cache miss: addr = 561
4465125 [MEM] Mem hit: addr = 38c, data = 80
4465135 [L2] Cache Allocate: addr = 561 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4465145 [L1] Cache Allocate: addr = 561 data = 8f8e8d8c8b8a89888786858483828180
4465145 [L1] Cache hit from L2: addr = 561, data = 81
4465145 [TEST] CPU read @0x047
4465155 [L1] Cache miss: addr = 047
4465235 [L2] Cache miss: addr = 047
4466125 [MEM] Mem hit: addr = 561, data = 60
4466135 [L2] Cache Allocate: addr = 047 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4466145 [L1] Cache Allocate: addr = 047 data = 6f6e6d6c6b6a69686766656463626160
4466145 [L1] Cache hit from L2: addr = 047, data = 67
4466145 [TEST] CPU read @0x159
4466155 [L1] Cache miss: addr = 159
4466235 [L2] Cache miss: addr = 159
4467125 [MEM] Mem hit: addr = 047, data = 40
4467135 [L2] Cache Allocate: addr = 159 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4467145 [L1] Cache Allocate: addr = 159 data = 5f5e5d5c5b5a59585756555453525150
4467145 [L1] Cache hit from L2: addr = 159, data = 59
4467145 [TEST] CPU read @0x2d9
4467155 [L1] Cache miss: addr = 2d9
4467235 [L2] Cache miss: addr = 2d9
4468125 [MEM] Mem hit: addr = 159, data = 40
4468135 [L2] Cache Allocate: addr = 2d9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4468145 [L1] Cache Allocate: addr = 2d9 data = 5f5e5d5c5b5a59585756555453525150
4468145 [L1] Cache hit from L2: addr = 2d9, data = 59
4468145 [TEST] CPU read @0x692
4468155 [L1] Cache hit: addr = 692, data = b2
4468165 [TEST] CPU read @0x243
4468175 [L1] Cache hit: addr = 243, data = e3
4468185 [TEST] CPU read @0x4bf
4468195 [L1] Cache miss: addr = 4bf
4468235 [L2] Cache miss: addr = 4bf
4469125 [MEM] Mem hit: addr = 2d9, data = c0
4469135 [L2] Cache Allocate: addr = 4bf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4469145 [L1] Cache Allocate: addr = 4bf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4469145 [L1] Cache hit from L2: addr = 4bf, data = df
4469145 [TEST] CPU read @0x63e
4469155 [L1] Cache miss: addr = 63e
4469235 [L2] Cache miss: addr = 63e
4470125 [MEM] Mem hit: addr = 4bf, data = a0
4470135 [L2] Cache Allocate: addr = 63e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4470145 [L1] Cache Allocate: addr = 63e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4470145 [L1] Cache hit from L2: addr = 63e, data = be
4470145 [TEST] CPU read @0x7d9
4470155 [L1] Cache miss: addr = 7d9
4470235 [L2] Cache hit: addr = 7d9, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4470245 [L1] Cache Allocate: addr = 7d9 data = 4f4e4d4c4b4a49484746454443424140
4470245 [L1] Cache hit from L2: addr = 7d9, data = 49
4470245 [TEST] CPU read @0x418
4470255 [L1] Cache miss: addr = 418
4470335 [L2] Cache miss: addr = 418
4471125 [MEM] Mem hit: addr = 63e, data = 20
4471135 [L2] Cache Allocate: addr = 418 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4471145 [L1] Cache Allocate: addr = 418 data = 3f3e3d3c3b3a39383736353433323130
4471145 [L1] Cache hit from L2: addr = 418, data = 38
4471145 [TEST] CPU read @0x40e
4471155 [L1] Cache miss: addr = 40e
4471235 [L2] Cache hit: addr = 40e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4471245 [L1] Cache Allocate: addr = 40e data = 2f2e2d2c2b2a29282726252423222120
4471245 [L1] Cache hit from L2: addr = 40e, data = 2e
4471245 [TEST] CPU read @0x763
4471255 [L1] Cache miss: addr = 763
4471335 [L2] Cache miss: addr = 763
4472125 [MEM] Mem hit: addr = 418, data = 00
4472135 [L2] Cache Allocate: addr = 763 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4472145 [L1] Cache Allocate: addr = 763 data = 0f0e0d0c0b0a09080706050403020100
4472145 [L1] Cache hit from L2: addr = 763, data = 03
4472145 [TEST] CPU read @0x1bd
4472155 [L1] Cache miss: addr = 1bd
4472235 [L2] Cache miss: addr = 1bd
4473125 [MEM] Mem hit: addr = 763, data = 60
4473135 [L2] Cache Allocate: addr = 1bd data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4473145 [L1] Cache Allocate: addr = 1bd data = 7f7e7d7c7b7a79787776757473727170
4473145 [L1] Cache hit from L2: addr = 1bd, data = 7d
4473145 [TEST] CPU read @0x2ec
4473155 [L1] Cache hit: addr = 2ec, data = cc
4473165 [TEST] CPU read @0x407
4473175 [L1] Cache miss: addr = 407
4473235 [L2] Cache hit: addr = 407, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4473245 [L1] Cache Allocate: addr = 407 data = 2f2e2d2c2b2a29282726252423222120
4473245 [L1] Cache hit from L2: addr = 407, data = 27
4473245 [TEST] CPU read @0x36b
4473255 [L1] Cache hit: addr = 36b, data = cb
4473265 [TEST] CPU read @0x252
4473275 [L1] Cache miss: addr = 252
4473335 [L2] Cache hit: addr = 252, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4473345 [L1] Cache Allocate: addr = 252 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4473345 [L1] Cache hit from L2: addr = 252, data = e2
4473345 [TEST] CPU read @0x00c
4473355 [L1] Cache miss: addr = 00c
4473435 [L2] Cache miss: addr = 00c
4474125 [MEM] Mem hit: addr = 1bd, data = a0
4474135 [L2] Cache Allocate: addr = 00c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4474145 [L1] Cache Allocate: addr = 00c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4474145 [L1] Cache hit from L2: addr = 00c, data = ac
4474145 [TEST] CPU read @0x3b7
4474155 [L1] Cache miss: addr = 3b7
4474235 [L2] Cache miss: addr = 3b7
4475125 [MEM] Mem hit: addr = 00c, data = 00
4475135 [L2] Cache Allocate: addr = 3b7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4475145 [L1] Cache Allocate: addr = 3b7 data = 1f1e1d1c1b1a19181716151413121110
4475145 [L1] Cache hit from L2: addr = 3b7, data = 17
4475145 [TEST] CPU read @0x354
4475155 [L1] Cache miss: addr = 354
4475235 [L2] Cache miss: addr = 354
4476125 [MEM] Mem hit: addr = 3b7, data = a0
4476135 [L2] Cache Allocate: addr = 354 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4476145 [L1] Cache Allocate: addr = 354 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4476145 [L1] Cache hit from L2: addr = 354, data = b4
4476145 [TEST] CPU read @0x666
4476155 [L1] Cache miss: addr = 666
4476235 [L2] Cache miss: addr = 666
4477125 [MEM] Mem hit: addr = 354, data = 40
4477135 [L2] Cache Allocate: addr = 666 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4477145 [L1] Cache Allocate: addr = 666 data = 4f4e4d4c4b4a49484746454443424140
4477145 [L1] Cache hit from L2: addr = 666, data = 46
4477145 [TEST] CPU read @0x3d7
4477155 [L1] Cache miss: addr = 3d7
4477235 [L2] Cache miss: addr = 3d7
4478125 [MEM] Mem hit: addr = 666, data = 60
4478135 [L2] Cache Allocate: addr = 3d7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4478145 [L1] Cache Allocate: addr = 3d7 data = 7f7e7d7c7b7a79787776757473727170
4478145 [L1] Cache hit from L2: addr = 3d7, data = 77
4478145 [TEST] CPU read @0x676
4478155 [L1] Cache miss: addr = 676
4478235 [L2] Cache hit: addr = 676, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4478245 [L1] Cache Allocate: addr = 676 data = 4f4e4d4c4b4a49484746454443424140
4478245 [L1] Cache hit from L2: addr = 676, data = 46
4478245 [TEST] CPU read @0x597
4478255 [L1] Cache miss: addr = 597
4478335 [L2] Cache miss: addr = 597
4479125 [MEM] Mem hit: addr = 3d7, data = c0
4479135 [L2] Cache Allocate: addr = 597 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4479145 [L1] Cache Allocate: addr = 597 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4479145 [L1] Cache hit from L2: addr = 597, data = d7
4479145 [TEST] CPU read @0x12c
4479155 [L1] Cache miss: addr = 12c
4479235 [L2] Cache miss: addr = 12c
4480125 [MEM] Mem hit: addr = 597, data = 80
4480135 [L2] Cache Allocate: addr = 12c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4480145 [L1] Cache Allocate: addr = 12c data = 8f8e8d8c8b8a89888786858483828180
4480145 [L1] Cache hit from L2: addr = 12c, data = 8c
4480145 [TEST] CPU read @0x577
4480155 [L1] Cache miss: addr = 577
4480235 [L2] Cache miss: addr = 577
4481125 [MEM] Mem hit: addr = 12c, data = 20
4481135 [L2] Cache Allocate: addr = 577 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4481145 [L1] Cache Allocate: addr = 577 data = 3f3e3d3c3b3a39383736353433323130
4481145 [L1] Cache hit from L2: addr = 577, data = 37
4481145 [TEST] CPU read @0x397
4481155 [L1] Cache miss: addr = 397
4481235 [L2] Cache miss: addr = 397
4482125 [MEM] Mem hit: addr = 577, data = 60
4482135 [L2] Cache Allocate: addr = 397 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4482145 [L1] Cache Allocate: addr = 397 data = 7f7e7d7c7b7a79787776757473727170
4482145 [L1] Cache hit from L2: addr = 397, data = 77
4482145 [TEST] CPU read @0x412
4482155 [L1] Cache miss: addr = 412
4482235 [L2] Cache miss: addr = 412
4483125 [MEM] Mem hit: addr = 397, data = 80
4483135 [L2] Cache Allocate: addr = 412 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4483145 [L1] Cache Allocate: addr = 412 data = 9f9e9d9c9b9a99989796959493929190
4483145 [L1] Cache hit from L2: addr = 412, data = 92
4483145 [TEST] CPU read @0x719
4483155 [L1] Cache miss: addr = 719
4483235 [L2] Cache miss: addr = 719
4484125 [MEM] Mem hit: addr = 412, data = 00
4484135 [L2] Cache Allocate: addr = 719 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4484145 [L1] Cache Allocate: addr = 719 data = 1f1e1d1c1b1a19181716151413121110
4484145 [L1] Cache hit from L2: addr = 719, data = 19
4484145 [TEST] CPU read @0x12a
4484155 [L1] Cache hit: addr = 12a, data = 8a
4484165 [TEST] CPU read @0x60a
4484175 [L1] Cache miss: addr = 60a
4484235 [L2] Cache miss: addr = 60a
4485125 [MEM] Mem hit: addr = 719, data = 00
4485135 [L2] Cache Allocate: addr = 60a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4485145 [L1] Cache Allocate: addr = 60a data = 0f0e0d0c0b0a09080706050403020100
4485145 [L1] Cache hit from L2: addr = 60a, data = 0a
4485145 [TEST] CPU read @0x494
4485155 [L1] Cache miss: addr = 494
4485235 [L2] Cache hit: addr = 494, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4485245 [L1] Cache Allocate: addr = 494 data = 2f2e2d2c2b2a29282726252423222120
4485245 [L1] Cache hit from L2: addr = 494, data = 24
4485245 [TEST] CPU read @0x3f7
4485255 [L1] Cache hit: addr = 3f7, data = 77
4485265 [TEST] CPU read @0x63f
4485275 [L1] Cache miss: addr = 63f
4485335 [L2] Cache miss: addr = 63f
4486125 [MEM] Mem hit: addr = 60a, data = 00
4486135 [L2] Cache Allocate: addr = 63f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4486145 [L1] Cache Allocate: addr = 63f data = 1f1e1d1c1b1a19181716151413121110
4486145 [L1] Cache hit from L2: addr = 63f, data = 1f
4486145 [TEST] CPU read @0x7ed
4486155 [L1] Cache miss: addr = 7ed
4486235 [L2] Cache miss: addr = 7ed
4487125 [MEM] Mem hit: addr = 63f, data = 20
4487135 [L2] Cache Allocate: addr = 7ed data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4487145 [L1] Cache Allocate: addr = 7ed data = 2f2e2d2c2b2a29282726252423222120
4487145 [L1] Cache hit from L2: addr = 7ed, data = 2d
4487145 [TEST] CPU read @0x41d
4487155 [L1] Cache miss: addr = 41d
4487235 [L2] Cache miss: addr = 41d
4488125 [MEM] Mem hit: addr = 7ed, data = e0
4488135 [L2] Cache Allocate: addr = 41d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4488145 [L1] Cache Allocate: addr = 41d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4488145 [L1] Cache hit from L2: addr = 41d, data = fd
4488145 [TEST] CPU read @0x3d0
4488155 [L1] Cache miss: addr = 3d0
4488235 [L2] Cache miss: addr = 3d0
4489125 [MEM] Mem hit: addr = 41d, data = 00
4489135 [L2] Cache Allocate: addr = 3d0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4489145 [L1] Cache Allocate: addr = 3d0 data = 1f1e1d1c1b1a19181716151413121110
4489145 [L1] Cache hit from L2: addr = 3d0, data = 10
4489145 [TEST] CPU read @0x794
4489155 [L1] Cache miss: addr = 794
4489235 [L2] Cache miss: addr = 794
4490125 [MEM] Mem hit: addr = 3d0, data = c0
4490135 [L2] Cache Allocate: addr = 794 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4490145 [L1] Cache Allocate: addr = 794 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4490145 [L1] Cache hit from L2: addr = 794, data = d4
4490145 [TEST] CPU read @0x73a
4490155 [L1] Cache miss: addr = 73a
4490235 [L2] Cache miss: addr = 73a
4491125 [MEM] Mem hit: addr = 794, data = 80
4491135 [L2] Cache Allocate: addr = 73a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4491145 [L1] Cache Allocate: addr = 73a data = 9f9e9d9c9b9a99989796959493929190
4491145 [L1] Cache hit from L2: addr = 73a, data = 9a
4491145 [TEST] CPU read @0x448
4491155 [L1] Cache miss: addr = 448
4491235 [L2] Cache miss: addr = 448
4492125 [MEM] Mem hit: addr = 73a, data = 20
4492135 [L2] Cache Allocate: addr = 448 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4492145 [L1] Cache Allocate: addr = 448 data = 2f2e2d2c2b2a29282726252423222120
4492145 [L1] Cache hit from L2: addr = 448, data = 28
4492145 [TEST] CPU read @0x1c9
4492155 [L1] Cache miss: addr = 1c9
4492235 [L2] Cache miss: addr = 1c9
4493125 [MEM] Mem hit: addr = 448, data = 40
4493135 [L2] Cache Allocate: addr = 1c9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4493145 [L1] Cache Allocate: addr = 1c9 data = 4f4e4d4c4b4a49484746454443424140
4493145 [L1] Cache hit from L2: addr = 1c9, data = 49
4493145 [TEST] CPU read @0x6bd
4493155 [L1] Cache miss: addr = 6bd
4493235 [L2] Cache miss: addr = 6bd
4494125 [MEM] Mem hit: addr = 1c9, data = c0
4494135 [L2] Cache Allocate: addr = 6bd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4494145 [L1] Cache Allocate: addr = 6bd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4494145 [L1] Cache hit from L2: addr = 6bd, data = dd
4494145 [TEST] CPU read @0x489
4494155 [L1] Cache hit: addr = 489, data = 29
4494165 [TEST] CPU read @0x5c1
4494175 [L1] Cache miss: addr = 5c1
4494235 [L2] Cache hit: addr = 5c1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4494245 [L1] Cache Allocate: addr = 5c1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4494245 [L1] Cache hit from L2: addr = 5c1, data = a1
4494245 [TEST] CPU read @0x17f
4494255 [L1] Cache miss: addr = 17f
4494335 [L2] Cache hit: addr = 17f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4494345 [L1] Cache Allocate: addr = 17f data = 4f4e4d4c4b4a49484746454443424140
4494345 [L1] Cache hit from L2: addr = 17f, data = 4f
4494345 [TEST] CPU read @0x399
4494355 [L1] Cache miss: addr = 399
4494435 [L2] Cache miss: addr = 399
4495125 [MEM] Mem hit: addr = 6bd, data = a0
4495135 [L2] Cache Allocate: addr = 399 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4495145 [L1] Cache Allocate: addr = 399 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4495145 [L1] Cache hit from L2: addr = 399, data = b9
4495145 [TEST] CPU read @0x237
4495155 [L1] Cache miss: addr = 237
4495235 [L2] Cache hit: addr = 237, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4495245 [L1] Cache Allocate: addr = 237 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4495245 [L1] Cache hit from L2: addr = 237, data = e7
4495245 [TEST] CPU read @0x45c
4495255 [L1] Cache miss: addr = 45c
4495335 [L2] Cache miss: addr = 45c
4496125 [MEM] Mem hit: addr = 399, data = 80
4496135 [L2] Cache Allocate: addr = 45c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4496145 [L1] Cache Allocate: addr = 45c data = 9f9e9d9c9b9a99989796959493929190
4496145 [L1] Cache hit from L2: addr = 45c, data = 9c
4496145 [TEST] CPU read @0x101
4496155 [L1] Cache miss: addr = 101
4496235 [L2] Cache miss: addr = 101
4497125 [MEM] Mem hit: addr = 45c, data = 40
4497135 [L2] Cache Allocate: addr = 101 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4497145 [L1] Cache Allocate: addr = 101 data = 4f4e4d4c4b4a49484746454443424140
4497145 [L1] Cache hit from L2: addr = 101, data = 41
4497145 [TEST] CPU read @0x77f
4497155 [L1] Cache miss: addr = 77f
4497235 [L2] Cache miss: addr = 77f
4498125 [MEM] Mem hit: addr = 101, data = 00
4498135 [L2] Cache Allocate: addr = 77f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4498145 [L1] Cache Allocate: addr = 77f data = 1f1e1d1c1b1a19181716151413121110
4498145 [L1] Cache hit from L2: addr = 77f, data = 1f
4498145 [TEST] CPU read @0x7bb
4498155 [L1] Cache miss: addr = 7bb
4498235 [L2] Cache miss: addr = 7bb
4499125 [MEM] Mem hit: addr = 77f, data = 60
4499135 [L2] Cache Allocate: addr = 7bb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4499145 [L1] Cache Allocate: addr = 7bb data = 7f7e7d7c7b7a79787776757473727170
4499145 [L1] Cache hit from L2: addr = 7bb, data = 7b
4499145 [TEST] CPU read @0x2b0
4499155 [L1] Cache miss: addr = 2b0
4499235 [L2] Cache miss: addr = 2b0
4500125 [MEM] Mem hit: addr = 7bb, data = a0
4500135 [L2] Cache Allocate: addr = 2b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4500145 [L1] Cache Allocate: addr = 2b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4500145 [L1] Cache hit from L2: addr = 2b0, data = b0
4500145 [TEST] CPU read @0x302
4500155 [L1] Cache miss: addr = 302
4500235 [L2] Cache miss: addr = 302
4501125 [MEM] Mem hit: addr = 2b0, data = a0
4501135 [L2] Cache Allocate: addr = 302 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4501145 [L1] Cache Allocate: addr = 302 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4501145 [L1] Cache hit from L2: addr = 302, data = a2
4501145 [TEST] CPU read @0x6c6
4501155 [L1] Cache miss: addr = 6c6
4501235 [L2] Cache hit: addr = 6c6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4501245 [L1] Cache Allocate: addr = 6c6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4501245 [L1] Cache hit from L2: addr = 6c6, data = a6
4501245 [TEST] CPU read @0x295
4501255 [L1] Cache miss: addr = 295
4501335 [L2] Cache miss: addr = 295
4502125 [MEM] Mem hit: addr = 302, data = 00
4502135 [L2] Cache Allocate: addr = 295 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4502145 [L1] Cache Allocate: addr = 295 data = 1f1e1d1c1b1a19181716151413121110
4502145 [L1] Cache hit from L2: addr = 295, data = 15
4502145 [TEST] CPU read @0x2b9
4502155 [L1] Cache miss: addr = 2b9
4502235 [L2] Cache hit: addr = 2b9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4502245 [L1] Cache Allocate: addr = 2b9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4502245 [L1] Cache hit from L2: addr = 2b9, data = a9
4502245 [TEST] CPU read @0x259
4502255 [L1] Cache miss: addr = 259
4502335 [L2] Cache hit: addr = 259, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4502345 [L1] Cache Allocate: addr = 259 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4502345 [L1] Cache hit from L2: addr = 259, data = e9
4502345 [TEST] CPU read @0x6e2
4502355 [L1] Cache miss: addr = 6e2
4502435 [L2] Cache miss: addr = 6e2
4503125 [MEM] Mem hit: addr = 295, data = 80
4503135 [L2] Cache Allocate: addr = 6e2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4503145 [L1] Cache Allocate: addr = 6e2 data = 8f8e8d8c8b8a89888786858483828180
4503145 [L1] Cache hit from L2: addr = 6e2, data = 82
4503145 [TEST] CPU read @0x3a8
4503155 [L1] Cache miss: addr = 3a8
4503235 [L2] Cache miss: addr = 3a8
4504125 [MEM] Mem hit: addr = 6e2, data = e0
4504135 [L2] Cache Allocate: addr = 3a8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4504145 [L1] Cache Allocate: addr = 3a8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4504145 [L1] Cache hit from L2: addr = 3a8, data = e8
4504145 [TEST] CPU read @0x076
4504155 [L1] Cache miss: addr = 076
4504235 [L2] Cache miss: addr = 076
4505125 [MEM] Mem hit: addr = 3a8, data = a0
4505135 [L2] Cache Allocate: addr = 076 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4505145 [L1] Cache Allocate: addr = 076 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4505145 [L1] Cache hit from L2: addr = 076, data = b6
4505145 [TEST] CPU read @0x764
4505155 [L1] Cache miss: addr = 764
4505235 [L2] Cache miss: addr = 764
4506125 [MEM] Mem hit: addr = 076, data = 60
4506135 [L2] Cache Allocate: addr = 764 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4506145 [L1] Cache Allocate: addr = 764 data = 6f6e6d6c6b6a69686766656463626160
4506145 [L1] Cache hit from L2: addr = 764, data = 64
4506145 [TEST] CPU read @0x0bb
4506155 [L1] Cache miss: addr = 0bb
4506235 [L2] Cache miss: addr = 0bb
4507125 [MEM] Mem hit: addr = 764, data = 60
4507135 [L2] Cache Allocate: addr = 0bb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4507145 [L1] Cache Allocate: addr = 0bb data = 7f7e7d7c7b7a79787776757473727170
4507145 [L1] Cache hit from L2: addr = 0bb, data = 7b
4507145 [TEST] CPU read @0x54a
4507155 [L1] Cache miss: addr = 54a
4507235 [L2] Cache hit: addr = 54a, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4507245 [L1] Cache Allocate: addr = 54a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4507245 [L1] Cache hit from L2: addr = 54a, data = ca
4507245 [TEST] CPU read @0x0f7
4507255 [L1] Cache miss: addr = 0f7
4507335 [L2] Cache miss: addr = 0f7
4508125 [MEM] Mem hit: addr = 0bb, data = a0
4508135 [L2] Cache Allocate: addr = 0f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4508145 [L1] Cache Allocate: addr = 0f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4508145 [L1] Cache hit from L2: addr = 0f7, data = b7
4508145 [TEST] CPU read @0x168
4508155 [L1] Cache miss: addr = 168
4508235 [L2] Cache hit: addr = 168, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4508245 [L1] Cache Allocate: addr = 168 data = 4f4e4d4c4b4a49484746454443424140
4508245 [L1] Cache hit from L2: addr = 168, data = 48
4508245 [TEST] CPU read @0x494
4508255 [L1] Cache miss: addr = 494
4508335 [L2] Cache hit: addr = 494, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4508345 [L1] Cache Allocate: addr = 494 data = 2f2e2d2c2b2a29282726252423222120
4508345 [L1] Cache hit from L2: addr = 494, data = 24
4508345 [TEST] CPU read @0x3fe
4508355 [L1] Cache hit: addr = 3fe, data = 7e
4508365 [TEST] CPU read @0x5d6
4508375 [L1] Cache miss: addr = 5d6
4508435 [L2] Cache hit: addr = 5d6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4508445 [L1] Cache Allocate: addr = 5d6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4508445 [L1] Cache hit from L2: addr = 5d6, data = a6
4508445 [TEST] CPU read @0x58d
4508455 [L1] Cache miss: addr = 58d
4508535 [L2] Cache miss: addr = 58d
4509125 [MEM] Mem hit: addr = 0f7, data = e0
4509135 [L2] Cache Allocate: addr = 58d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4509145 [L1] Cache Allocate: addr = 58d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4509145 [L1] Cache hit from L2: addr = 58d, data = ed
4509145 [TEST] CPU read @0x21b
4509155 [L1] Cache miss: addr = 21b
4509235 [L2] Cache miss: addr = 21b
4510125 [MEM] Mem hit: addr = 58d, data = 80
4510135 [L2] Cache Allocate: addr = 21b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4510145 [L1] Cache Allocate: addr = 21b data = 9f9e9d9c9b9a99989796959493929190
4510145 [L1] Cache hit from L2: addr = 21b, data = 9b
4510145 [TEST] CPU read @0x111
4510155 [L1] Cache miss: addr = 111
4510235 [L2] Cache miss: addr = 111
4511125 [MEM] Mem hit: addr = 21b, data = 00
4511135 [L2] Cache Allocate: addr = 111 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4511145 [L1] Cache Allocate: addr = 111 data = 1f1e1d1c1b1a19181716151413121110
4511145 [L1] Cache hit from L2: addr = 111, data = 11
4511145 [TEST] CPU read @0x49e
4511155 [L1] Cache miss: addr = 49e
4511235 [L2] Cache hit: addr = 49e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4511245 [L1] Cache Allocate: addr = 49e data = 2f2e2d2c2b2a29282726252423222120
4511245 [L1] Cache hit from L2: addr = 49e, data = 2e
4511245 [TEST] CPU read @0x07b
4511255 [L1] Cache miss: addr = 07b
4511335 [L2] Cache miss: addr = 07b
4512125 [MEM] Mem hit: addr = 111, data = 00
4512135 [L2] Cache Allocate: addr = 07b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4512145 [L1] Cache Allocate: addr = 07b data = 1f1e1d1c1b1a19181716151413121110
4512145 [L1] Cache hit from L2: addr = 07b, data = 1b
4512145 [TEST] CPU read @0x0f4
4512155 [L1] Cache miss: addr = 0f4
4512235 [L2] Cache miss: addr = 0f4
4513125 [MEM] Mem hit: addr = 07b, data = 60
4513135 [L2] Cache Allocate: addr = 0f4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4513145 [L1] Cache Allocate: addr = 0f4 data = 7f7e7d7c7b7a79787776757473727170
4513145 [L1] Cache hit from L2: addr = 0f4, data = 74
4513145 [TEST] CPU read @0x407
4513155 [L1] Cache miss: addr = 407
4513235 [L2] Cache miss: addr = 407
4514125 [MEM] Mem hit: addr = 0f4, data = e0
4514135 [L2] Cache Allocate: addr = 407 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4514145 [L1] Cache Allocate: addr = 407 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4514145 [L1] Cache hit from L2: addr = 407, data = e7
4514145 [TEST] CPU read @0x0fb
4514155 [L1] Cache hit: addr = 0fb, data = 7b
4514165 [TEST] CPU read @0x14b
4514175 [L1] Cache miss: addr = 14b
4514235 [L2] Cache miss: addr = 14b
4515125 [MEM] Mem hit: addr = 407, data = 00
4515135 [L2] Cache Allocate: addr = 14b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4515145 [L1] Cache Allocate: addr = 14b data = 0f0e0d0c0b0a09080706050403020100
4515145 [L1] Cache hit from L2: addr = 14b, data = 0b
4515145 [TEST] CPU read @0x35f
4515155 [L1] Cache miss: addr = 35f
4515235 [L2] Cache miss: addr = 35f
4516125 [MEM] Mem hit: addr = 14b, data = 40
4516135 [L2] Cache Allocate: addr = 35f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4516145 [L1] Cache Allocate: addr = 35f data = 5f5e5d5c5b5a59585756555453525150
4516145 [L1] Cache hit from L2: addr = 35f, data = 5f
4516145 [TEST] CPU read @0x12d
4516155 [L1] Cache miss: addr = 12d
4516235 [L2] Cache miss: addr = 12d
4517125 [MEM] Mem hit: addr = 35f, data = 40
4517135 [L2] Cache Allocate: addr = 12d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4517145 [L1] Cache Allocate: addr = 12d data = 4f4e4d4c4b4a49484746454443424140
4517145 [L1] Cache hit from L2: addr = 12d, data = 4d
4517145 [TEST] CPU read @0x652
4517155 [L1] Cache miss: addr = 652
4517235 [L2] Cache miss: addr = 652
4518125 [MEM] Mem hit: addr = 12d, data = 20
4518135 [L2] Cache Allocate: addr = 652 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4518145 [L1] Cache Allocate: addr = 652 data = 3f3e3d3c3b3a39383736353433323130
4518145 [L1] Cache hit from L2: addr = 652, data = 32
4518145 [TEST] CPU read @0x5cb
4518155 [L1] Cache miss: addr = 5cb
4518235 [L2] Cache hit: addr = 5cb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4518245 [L1] Cache Allocate: addr = 5cb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4518245 [L1] Cache hit from L2: addr = 5cb, data = ab
4518245 [TEST] CPU read @0x44d
4518255 [L1] Cache miss: addr = 44d
4518335 [L2] Cache miss: addr = 44d
4519125 [MEM] Mem hit: addr = 652, data = 40
4519135 [L2] Cache Allocate: addr = 44d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4519145 [L1] Cache Allocate: addr = 44d data = 4f4e4d4c4b4a49484746454443424140
4519145 [L1] Cache hit from L2: addr = 44d, data = 4d
4519145 [TEST] CPU read @0x31a
4519155 [L1] Cache miss: addr = 31a
4519235 [L2] Cache miss: addr = 31a
4520125 [MEM] Mem hit: addr = 44d, data = 40
4520135 [L2] Cache Allocate: addr = 31a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4520145 [L1] Cache Allocate: addr = 31a data = 5f5e5d5c5b5a59585756555453525150
4520145 [L1] Cache hit from L2: addr = 31a, data = 5a
4520145 [TEST] CPU read @0x491
4520155 [L1] Cache miss: addr = 491
4520235 [L2] Cache hit: addr = 491, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4520245 [L1] Cache Allocate: addr = 491 data = 2f2e2d2c2b2a29282726252423222120
4520245 [L1] Cache hit from L2: addr = 491, data = 21
4520245 [TEST] CPU read @0x5be
4520255 [L1] Cache hit: addr = 5be, data = 9e
4520265 [TEST] CPU read @0x37f
4520275 [L1] Cache hit: addr = 37f, data = cf
4520285 [TEST] CPU read @0x48d
4520295 [L1] Cache hit: addr = 48d, data = 2d
4520305 [TEST] CPU read @0x3d6
4520315 [L1] Cache miss: addr = 3d6
4520335 [L2] Cache miss: addr = 3d6
4521125 [MEM] Mem hit: addr = 31a, data = 00
4521135 [L2] Cache Allocate: addr = 3d6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4521145 [L1] Cache Allocate: addr = 3d6 data = 1f1e1d1c1b1a19181716151413121110
4521145 [L1] Cache hit from L2: addr = 3d6, data = 16
4521145 [TEST] CPU read @0x422
4521155 [L1] Cache miss: addr = 422
4521235 [L2] Cache miss: addr = 422
4522125 [MEM] Mem hit: addr = 3d6, data = c0
4522135 [L2] Cache Allocate: addr = 422 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4522145 [L1] Cache Allocate: addr = 422 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4522145 [L1] Cache hit from L2: addr = 422, data = c2
4522145 [TEST] CPU read @0x1fa
4522155 [L1] Cache miss: addr = 1fa
4522235 [L2] Cache miss: addr = 1fa
4523125 [MEM] Mem hit: addr = 422, data = 20
4523135 [L2] Cache Allocate: addr = 1fa data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4523145 [L1] Cache Allocate: addr = 1fa data = 3f3e3d3c3b3a39383736353433323130
4523145 [L1] Cache hit from L2: addr = 1fa, data = 3a
4523145 [TEST] CPU read @0x36d
4523155 [L1] Cache hit: addr = 36d, data = cd
4523165 [TEST] CPU read @0x5be
4523175 [L1] Cache hit: addr = 5be, data = 9e
4523185 [TEST] CPU read @0x525
4523195 [L1] Cache miss: addr = 525
4523235 [L2] Cache miss: addr = 525
4524125 [MEM] Mem hit: addr = 1fa, data = e0
4524135 [L2] Cache Allocate: addr = 525 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4524145 [L1] Cache Allocate: addr = 525 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4524145 [L1] Cache hit from L2: addr = 525, data = e5
4524145 [TEST] CPU read @0x085
4524155 [L1] Cache miss: addr = 085
4524235 [L2] Cache miss: addr = 085
4525125 [MEM] Mem hit: addr = 525, data = 20
4525135 [L2] Cache Allocate: addr = 085 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4525145 [L1] Cache Allocate: addr = 085 data = 2f2e2d2c2b2a29282726252423222120
4525145 [L1] Cache hit from L2: addr = 085, data = 25
4525145 [TEST] CPU read @0x34f
4525155 [L1] Cache miss: addr = 34f
4525235 [L2] Cache miss: addr = 34f
4526125 [MEM] Mem hit: addr = 085, data = 80
4526135 [L2] Cache Allocate: addr = 34f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4526145 [L1] Cache Allocate: addr = 34f data = 8f8e8d8c8b8a89888786858483828180
4526145 [L1] Cache hit from L2: addr = 34f, data = 8f
4526145 [TEST] CPU read @0x2f6
4526155 [L1] Cache miss: addr = 2f6
4526235 [L2] Cache hit: addr = 2f6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4526245 [L1] Cache Allocate: addr = 2f6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4526245 [L1] Cache hit from L2: addr = 2f6, data = c6
4526245 [TEST] CPU read @0x6cd
4526255 [L1] Cache miss: addr = 6cd
4526335 [L2] Cache hit: addr = 6cd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4526345 [L1] Cache Allocate: addr = 6cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4526345 [L1] Cache hit from L2: addr = 6cd, data = ad
4526345 [TEST] CPU read @0x361
4526355 [L1] Cache hit: addr = 361, data = c1
4526365 [TEST] CPU read @0x74e
4526375 [L1] Cache miss: addr = 74e
4526435 [L2] Cache miss: addr = 74e
4527125 [MEM] Mem hit: addr = 34f, data = 40
4527135 [L2] Cache Allocate: addr = 74e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4527145 [L1] Cache Allocate: addr = 74e data = 4f4e4d4c4b4a49484746454443424140
4527145 [L1] Cache hit from L2: addr = 74e, data = 4e
4527145 [TEST] CPU read @0x6f4
4527155 [L1] Cache miss: addr = 6f4
4527235 [L2] Cache miss: addr = 6f4
4528125 [MEM] Mem hit: addr = 74e, data = 40
4528135 [L2] Cache Allocate: addr = 6f4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4528145 [L1] Cache Allocate: addr = 6f4 data = 5f5e5d5c5b5a59585756555453525150
4528145 [L1] Cache hit from L2: addr = 6f4, data = 54
4528145 [TEST] CPU read @0x003
4528155 [L1] Cache miss: addr = 003
4528235 [L2] Cache miss: addr = 003
4529125 [MEM] Mem hit: addr = 6f4, data = e0
4529135 [L2] Cache Allocate: addr = 003 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4529145 [L1] Cache Allocate: addr = 003 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4529145 [L1] Cache hit from L2: addr = 003, data = e3
4529145 [TEST] CPU read @0x7fc
4529155 [L1] Cache miss: addr = 7fc
4529235 [L2] Cache miss: addr = 7fc
4530125 [MEM] Mem hit: addr = 003, data = 00
4530135 [L2] Cache Allocate: addr = 7fc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4530145 [L1] Cache Allocate: addr = 7fc data = 1f1e1d1c1b1a19181716151413121110
4530145 [L1] Cache hit from L2: addr = 7fc, data = 1c
4530145 [TEST] CPU read @0x2a2
4530155 [L1] Cache miss: addr = 2a2
4530235 [L2] Cache miss: addr = 2a2
4531125 [MEM] Mem hit: addr = 7fc, data = e0
4531135 [L2] Cache Allocate: addr = 2a2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4531145 [L1] Cache Allocate: addr = 2a2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4531145 [L1] Cache hit from L2: addr = 2a2, data = e2
4531145 [TEST] CPU read @0x34d
4531155 [L1] Cache miss: addr = 34d
4531235 [L2] Cache miss: addr = 34d
4532125 [MEM] Mem hit: addr = 2a2, data = a0
4532135 [L2] Cache Allocate: addr = 34d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4532145 [L1] Cache Allocate: addr = 34d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4532145 [L1] Cache hit from L2: addr = 34d, data = ad
4532145 [TEST] CPU read @0x2fa
4532155 [L1] Cache miss: addr = 2fa
4532235 [L2] Cache hit: addr = 2fa, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4532245 [L1] Cache Allocate: addr = 2fa data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4532245 [L1] Cache hit from L2: addr = 2fa, data = ca
4532245 [TEST] CPU read @0x2d4
4532255 [L1] Cache miss: addr = 2d4
4532335 [L2] Cache miss: addr = 2d4
4533125 [MEM] Mem hit: addr = 34d, data = 40
4533135 [L2] Cache Allocate: addr = 2d4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4533145 [L1] Cache Allocate: addr = 2d4 data = 5f5e5d5c5b5a59585756555453525150
4533145 [L1] Cache hit from L2: addr = 2d4, data = 54
4533145 [TEST] CPU read @0x4b1
4533155 [L1] Cache miss: addr = 4b1
4533235 [L2] Cache miss: addr = 4b1
4534125 [MEM] Mem hit: addr = 2d4, data = c0
4534135 [L2] Cache Allocate: addr = 4b1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4534145 [L1] Cache Allocate: addr = 4b1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4534145 [L1] Cache hit from L2: addr = 4b1, data = d1
4534145 [TEST] CPU read @0x7af
4534155 [L1] Cache miss: addr = 7af
4534235 [L2] Cache miss: addr = 7af
4535125 [MEM] Mem hit: addr = 4b1, data = a0
4535135 [L2] Cache Allocate: addr = 7af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4535145 [L1] Cache Allocate: addr = 7af data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4535145 [L1] Cache hit from L2: addr = 7af, data = af
4535145 [TEST] CPU read @0x7b0
4535155 [L1] Cache miss: addr = 7b0
4535235 [L2] Cache hit: addr = 7b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4535245 [L1] Cache Allocate: addr = 7b0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4535245 [L1] Cache hit from L2: addr = 7b0, data = a0
4535245 [TEST] CPU read @0x33d
4535255 [L1] Cache miss: addr = 33d
4535335 [L2] Cache miss: addr = 33d
4536125 [MEM] Mem hit: addr = 7af, data = a0
4536135 [L2] Cache Allocate: addr = 33d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4536145 [L1] Cache Allocate: addr = 33d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4536145 [L1] Cache hit from L2: addr = 33d, data = bd
4536145 [TEST] CPU read @0x10b
4536155 [L1] Cache miss: addr = 10b
4536235 [L2] Cache miss: addr = 10b
4537125 [MEM] Mem hit: addr = 33d, data = 20
4537135 [L2] Cache Allocate: addr = 10b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4537145 [L1] Cache Allocate: addr = 10b data = 2f2e2d2c2b2a29282726252423222120
4537145 [L1] Cache hit from L2: addr = 10b, data = 2b
4537145 [TEST] CPU read @0x2ea
4537155 [L1] Cache hit: addr = 2ea, data = ca
4537165 [TEST] CPU read @0x276
4537175 [L1] Cache miss: addr = 276
4537235 [L2] Cache miss: addr = 276
4538125 [MEM] Mem hit: addr = 10b, data = 00
4538135 [L2] Cache Allocate: addr = 276 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4538145 [L1] Cache Allocate: addr = 276 data = 1f1e1d1c1b1a19181716151413121110
4538145 [L1] Cache hit from L2: addr = 276, data = 16
4538145 [TEST] CPU read @0x24e
4538155 [L1] Cache hit: addr = 24e, data = ee
4538165 [TEST] CPU read @0x721
4538175 [L1] Cache miss: addr = 721
4538235 [L2] Cache miss: addr = 721
4539125 [MEM] Mem hit: addr = 276, data = 60
4539135 [L2] Cache Allocate: addr = 721 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4539145 [L1] Cache Allocate: addr = 721 data = 6f6e6d6c6b6a69686766656463626160
4539145 [L1] Cache hit from L2: addr = 721, data = 61
4539145 [TEST] CPU read @0x505
4539155 [L1] Cache miss: addr = 505
4539235 [L2] Cache miss: addr = 505
4540125 [MEM] Mem hit: addr = 721, data = 20
4540135 [L2] Cache Allocate: addr = 505 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4540145 [L1] Cache Allocate: addr = 505 data = 2f2e2d2c2b2a29282726252423222120
4540145 [L1] Cache hit from L2: addr = 505, data = 25
4540145 [TEST] CPU read @0x042
4540155 [L1] Cache miss: addr = 042
4540235 [L2] Cache miss: addr = 042
4541125 [MEM] Mem hit: addr = 505, data = 00
4541135 [L2] Cache Allocate: addr = 042 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4541145 [L1] Cache Allocate: addr = 042 data = 0f0e0d0c0b0a09080706050403020100
4541145 [L1] Cache hit from L2: addr = 042, data = 02
4541145 [TEST] CPU read @0x79f
4541155 [L1] Cache miss: addr = 79f
4541235 [L2] Cache miss: addr = 79f
4542125 [MEM] Mem hit: addr = 042, data = 40
4542135 [L2] Cache Allocate: addr = 79f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4542145 [L1] Cache Allocate: addr = 79f data = 5f5e5d5c5b5a59585756555453525150
4542145 [L1] Cache hit from L2: addr = 79f, data = 5f
4542145 [TEST] CPU read @0x705
4542155 [L1] Cache miss: addr = 705
4542235 [L2] Cache miss: addr = 705
4543125 [MEM] Mem hit: addr = 79f, data = 80
4543135 [L2] Cache Allocate: addr = 705 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4543145 [L1] Cache Allocate: addr = 705 data = 8f8e8d8c8b8a89888786858483828180
4543145 [L1] Cache hit from L2: addr = 705, data = 85
4543145 [TEST] CPU read @0x1d9
4543155 [L1] Cache miss: addr = 1d9
4543235 [L2] Cache miss: addr = 1d9
4544125 [MEM] Mem hit: addr = 705, data = 00
4544135 [L2] Cache Allocate: addr = 1d9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4544145 [L1] Cache Allocate: addr = 1d9 data = 1f1e1d1c1b1a19181716151413121110
4544145 [L1] Cache hit from L2: addr = 1d9, data = 19
4544145 [TEST] CPU read @0x5c2
4544155 [L1] Cache miss: addr = 5c2
4544235 [L2] Cache hit: addr = 5c2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4544245 [L1] Cache Allocate: addr = 5c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4544245 [L1] Cache hit from L2: addr = 5c2, data = a2
4544245 [TEST] CPU read @0x016
4544255 [L1] Cache miss: addr = 016
4544335 [L2] Cache miss: addr = 016
4545125 [MEM] Mem hit: addr = 1d9, data = c0
4545135 [L2] Cache Allocate: addr = 016 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4545145 [L1] Cache Allocate: addr = 016 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4545145 [L1] Cache hit from L2: addr = 016, data = d6
4545145 [TEST] CPU read @0x21b
4545155 [L1] Cache miss: addr = 21b
4545235 [L2] Cache miss: addr = 21b
4546125 [MEM] Mem hit: addr = 016, data = 00
4546135 [L2] Cache Allocate: addr = 21b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4546145 [L1] Cache Allocate: addr = 21b data = 1f1e1d1c1b1a19181716151413121110
4546145 [L1] Cache hit from L2: addr = 21b, data = 1b
4546145 [TEST] CPU read @0x323
4546155 [L1] Cache miss: addr = 323
4546235 [L2] Cache miss: addr = 323
4547125 [MEM] Mem hit: addr = 21b, data = 00
4547135 [L2] Cache Allocate: addr = 323 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4547145 [L1] Cache Allocate: addr = 323 data = 0f0e0d0c0b0a09080706050403020100
4547145 [L1] Cache hit from L2: addr = 323, data = 03
4547145 [TEST] CPU read @0x5d8
4547155 [L1] Cache miss: addr = 5d8
4547235 [L2] Cache hit: addr = 5d8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4547245 [L1] Cache Allocate: addr = 5d8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4547245 [L1] Cache hit from L2: addr = 5d8, data = a8
4547245 [TEST] CPU read @0x085
4547255 [L1] Cache miss: addr = 085
4547335 [L2] Cache miss: addr = 085
4548125 [MEM] Mem hit: addr = 323, data = 20
4548135 [L2] Cache Allocate: addr = 085 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4548145 [L1] Cache Allocate: addr = 085 data = 2f2e2d2c2b2a29282726252423222120
4548145 [L1] Cache hit from L2: addr = 085, data = 25
4548145 [TEST] CPU read @0x006
4548155 [L1] Cache miss: addr = 006
4548235 [L2] Cache miss: addr = 006
4549125 [MEM] Mem hit: addr = 085, data = 80
4549135 [L2] Cache Allocate: addr = 006 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4549145 [L1] Cache Allocate: addr = 006 data = 8f8e8d8c8b8a89888786858483828180
4549145 [L1] Cache hit from L2: addr = 006, data = 86
4549145 [TEST] CPU read @0x68c
4549155 [L1] Cache miss: addr = 68c
4549235 [L2] Cache miss: addr = 68c
4550125 [MEM] Mem hit: addr = 006, data = 00
4550135 [L2] Cache Allocate: addr = 68c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4550145 [L1] Cache Allocate: addr = 68c data = 0f0e0d0c0b0a09080706050403020100
4550145 [L1] Cache hit from L2: addr = 68c, data = 0c
4550145 [TEST] CPU read @0x394
4550155 [L1] Cache miss: addr = 394
4550235 [L2] Cache miss: addr = 394
4551125 [MEM] Mem hit: addr = 68c, data = 80
4551135 [L2] Cache Allocate: addr = 394 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4551145 [L1] Cache Allocate: addr = 394 data = 9f9e9d9c9b9a99989796959493929190
4551145 [L1] Cache hit from L2: addr = 394, data = 94
4551145 [TEST] CPU read @0x73a
4551155 [L1] Cache miss: addr = 73a
4551235 [L2] Cache miss: addr = 73a
4552125 [MEM] Mem hit: addr = 394, data = 80
4552135 [L2] Cache Allocate: addr = 73a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4552145 [L1] Cache Allocate: addr = 73a data = 9f9e9d9c9b9a99989796959493929190
4552145 [L1] Cache hit from L2: addr = 73a, data = 9a
4552145 [TEST] CPU read @0x3b7
4552155 [L1] Cache miss: addr = 3b7
4552235 [L2] Cache miss: addr = 3b7
4553125 [MEM] Mem hit: addr = 73a, data = 20
4553135 [L2] Cache Allocate: addr = 3b7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4553145 [L1] Cache Allocate: addr = 3b7 data = 3f3e3d3c3b3a39383736353433323130
4553145 [L1] Cache hit from L2: addr = 3b7, data = 37
4553145 [TEST] CPU read @0x79f
4553155 [L1] Cache miss: addr = 79f
4553235 [L2] Cache miss: addr = 79f
4554125 [MEM] Mem hit: addr = 3b7, data = a0
4554135 [L2] Cache Allocate: addr = 79f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4554145 [L1] Cache Allocate: addr = 79f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4554145 [L1] Cache hit from L2: addr = 79f, data = bf
4554145 [TEST] CPU read @0x543
4554155 [L1] Cache miss: addr = 543
4554235 [L2] Cache hit: addr = 543, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4554245 [L1] Cache Allocate: addr = 543 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4554245 [L1] Cache hit from L2: addr = 543, data = c3
4554245 [TEST] CPU read @0x351
4554255 [L1] Cache miss: addr = 351
4554335 [L2] Cache miss: addr = 351
4555125 [MEM] Mem hit: addr = 79f, data = 80
4555135 [L2] Cache Allocate: addr = 351 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4555145 [L1] Cache Allocate: addr = 351 data = 9f9e9d9c9b9a99989796959493929190
4555145 [L1] Cache hit from L2: addr = 351, data = 91
4555145 [TEST] CPU read @0x7e2
4555155 [L1] Cache miss: addr = 7e2
4555235 [L2] Cache miss: addr = 7e2
4556125 [MEM] Mem hit: addr = 351, data = 40
4556135 [L2] Cache Allocate: addr = 7e2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4556145 [L1] Cache Allocate: addr = 7e2 data = 4f4e4d4c4b4a49484746454443424140
4556145 [L1] Cache hit from L2: addr = 7e2, data = 42
4556145 [TEST] CPU read @0x31d
4556155 [L1] Cache miss: addr = 31d
4556235 [L2] Cache miss: addr = 31d
4557125 [MEM] Mem hit: addr = 7e2, data = e0
4557135 [L2] Cache Allocate: addr = 31d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4557145 [L1] Cache Allocate: addr = 31d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4557145 [L1] Cache hit from L2: addr = 31d, data = fd
4557145 [TEST] CPU read @0x5ae
4557155 [L1] Cache miss: addr = 5ae
4557235 [L2] Cache hit: addr = 5ae, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4557245 [L1] Cache Allocate: addr = 5ae data = 8f8e8d8c8b8a89888786858483828180
4557245 [L1] Cache hit from L2: addr = 5ae, data = 8e
4557245 [TEST] CPU read @0x5ef
4557255 [L1] Cache miss: addr = 5ef
4557335 [L2] Cache miss: addr = 5ef
4558125 [MEM] Mem hit: addr = 31d, data = 00
4558135 [L2] Cache Allocate: addr = 5ef data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4558145 [L1] Cache Allocate: addr = 5ef data = 0f0e0d0c0b0a09080706050403020100
4558145 [L1] Cache hit from L2: addr = 5ef, data = 0f
4558145 [TEST] CPU read @0x5c5
4558155 [L1] Cache miss: addr = 5c5
4558235 [L2] Cache hit: addr = 5c5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4558245 [L1] Cache Allocate: addr = 5c5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4558245 [L1] Cache hit from L2: addr = 5c5, data = a5
4558245 [TEST] CPU read @0x2b3
4558255 [L1] Cache miss: addr = 2b3
4558335 [L2] Cache miss: addr = 2b3
4559125 [MEM] Mem hit: addr = 5ef, data = e0
4559135 [L2] Cache Allocate: addr = 2b3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4559145 [L1] Cache Allocate: addr = 2b3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4559145 [L1] Cache hit from L2: addr = 2b3, data = f3
4559145 [TEST] CPU read @0x616
4559155 [L1] Cache miss: addr = 616
4559235 [L2] Cache miss: addr = 616
4560125 [MEM] Mem hit: addr = 2b3, data = a0
4560135 [L2] Cache Allocate: addr = 616 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4560145 [L1] Cache Allocate: addr = 616 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4560145 [L1] Cache hit from L2: addr = 616, data = b6
4560145 [TEST] CPU read @0x32c
4560155 [L1] Cache miss: addr = 32c
4560235 [L2] Cache miss: addr = 32c
4561125 [MEM] Mem hit: addr = 616, data = 00
4561135 [L2] Cache Allocate: addr = 32c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4561145 [L1] Cache Allocate: addr = 32c data = 0f0e0d0c0b0a09080706050403020100
4561145 [L1] Cache hit from L2: addr = 32c, data = 0c
4561145 [TEST] CPU read @0x68e
4561155 [L1] Cache miss: addr = 68e
4561235 [L2] Cache miss: addr = 68e
4562125 [MEM] Mem hit: addr = 32c, data = 20
4562135 [L2] Cache Allocate: addr = 68e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4562145 [L1] Cache Allocate: addr = 68e data = 2f2e2d2c2b2a29282726252423222120
4562145 [L1] Cache hit from L2: addr = 68e, data = 2e
4562145 [TEST] CPU read @0x57a
4562155 [L1] Cache miss: addr = 57a
4562235 [L2] Cache miss: addr = 57a
4563125 [MEM] Mem hit: addr = 68e, data = 80
4563135 [L2] Cache Allocate: addr = 57a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4563145 [L1] Cache Allocate: addr = 57a data = 9f9e9d9c9b9a99989796959493929190
4563145 [L1] Cache hit from L2: addr = 57a, data = 9a
4563145 [TEST] CPU read @0x11a
4563155 [L1] Cache miss: addr = 11a
4563235 [L2] Cache miss: addr = 11a
4564125 [MEM] Mem hit: addr = 57a, data = 60
4564135 [L2] Cache Allocate: addr = 11a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4564145 [L1] Cache Allocate: addr = 11a data = 7f7e7d7c7b7a79787776757473727170
4564145 [L1] Cache hit from L2: addr = 11a, data = 7a
4564145 [TEST] CPU read @0x1d1
4564155 [L1] Cache miss: addr = 1d1
4564235 [L2] Cache miss: addr = 1d1
4565125 [MEM] Mem hit: addr = 11a, data = 00
4565135 [L2] Cache Allocate: addr = 1d1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4565145 [L1] Cache Allocate: addr = 1d1 data = 1f1e1d1c1b1a19181716151413121110
4565145 [L1] Cache hit from L2: addr = 1d1, data = 11
4565145 [TEST] CPU read @0x338
4565155 [L1] Cache miss: addr = 338
4565235 [L2] Cache miss: addr = 338
4566125 [MEM] Mem hit: addr = 1d1, data = c0
4566135 [L2] Cache Allocate: addr = 338 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4566145 [L1] Cache Allocate: addr = 338 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4566145 [L1] Cache hit from L2: addr = 338, data = d8
4566145 [TEST] CPU read @0x550
4566155 [L1] Cache hit: addr = 550, data = d0
4566165 [TEST] CPU read @0x40a
4566175 [L1] Cache miss: addr = 40a
4566235 [L2] Cache miss: addr = 40a
4567125 [MEM] Mem hit: addr = 338, data = 20
4567135 [L2] Cache Allocate: addr = 40a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4567145 [L1] Cache Allocate: addr = 40a data = 2f2e2d2c2b2a29282726252423222120
4567145 [L1] Cache hit from L2: addr = 40a, data = 2a
4567145 [TEST] CPU read @0x2bc
4567155 [L1] Cache miss: addr = 2bc
4567235 [L2] Cache miss: addr = 2bc
4568125 [MEM] Mem hit: addr = 40a, data = 00
4568135 [L2] Cache Allocate: addr = 2bc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4568145 [L1] Cache Allocate: addr = 2bc data = 1f1e1d1c1b1a19181716151413121110
4568145 [L1] Cache hit from L2: addr = 2bc, data = 1c
4568145 [TEST] CPU read @0x040
4568155 [L1] Cache miss: addr = 040
4568235 [L2] Cache miss: addr = 040
4569125 [MEM] Mem hit: addr = 2bc, data = a0
4569135 [L2] Cache Allocate: addr = 040 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4569145 [L1] Cache Allocate: addr = 040 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4569145 [L1] Cache hit from L2: addr = 040, data = a0
4569145 [TEST] CPU read @0x667
4569155 [L1] Cache miss: addr = 667
4569235 [L2] Cache miss: addr = 667
4570125 [MEM] Mem hit: addr = 040, data = 40
4570135 [L2] Cache Allocate: addr = 667 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4570145 [L1] Cache Allocate: addr = 667 data = 4f4e4d4c4b4a49484746454443424140
4570145 [L1] Cache hit from L2: addr = 667, data = 47
4570145 [TEST] CPU read @0x7c8
4570155 [L1] Cache miss: addr = 7c8
4570235 [L2] Cache hit: addr = 7c8, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4570245 [L1] Cache Allocate: addr = 7c8 data = 4f4e4d4c4b4a49484746454443424140
4570245 [L1] Cache hit from L2: addr = 7c8, data = 48
4570245 [TEST] CPU read @0x203
4570255 [L1] Cache miss: addr = 203
4570335 [L2] Cache miss: addr = 203
4571125 [MEM] Mem hit: addr = 667, data = 60
4571135 [L2] Cache Allocate: addr = 203 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4571145 [L1] Cache Allocate: addr = 203 data = 6f6e6d6c6b6a69686766656463626160
4571145 [L1] Cache hit from L2: addr = 203, data = 63
4571145 [TEST] CPU read @0x5fc
4571155 [L1] Cache miss: addr = 5fc
4571235 [L2] Cache miss: addr = 5fc
4572125 [MEM] Mem hit: addr = 203, data = 00
4572135 [L2] Cache Allocate: addr = 5fc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4572145 [L1] Cache Allocate: addr = 5fc data = 1f1e1d1c1b1a19181716151413121110
4572145 [L1] Cache hit from L2: addr = 5fc, data = 1c
4572145 [TEST] CPU read @0x619
4572155 [L1] Cache miss: addr = 619
4572235 [L2] Cache miss: addr = 619
4573125 [MEM] Mem hit: addr = 5fc, data = e0
4573135 [L2] Cache Allocate: addr = 619 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4573145 [L1] Cache Allocate: addr = 619 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4573145 [L1] Cache hit from L2: addr = 619, data = f9
4573145 [TEST] CPU read @0x5d0
4573155 [L1] Cache miss: addr = 5d0
4573235 [L2] Cache hit: addr = 5d0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4573245 [L1] Cache Allocate: addr = 5d0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4573245 [L1] Cache hit from L2: addr = 5d0, data = a0
4573245 [TEST] CPU read @0x1ae
4573255 [L1] Cache miss: addr = 1ae
4573335 [L2] Cache miss: addr = 1ae
4574125 [MEM] Mem hit: addr = 619, data = 00
4574135 [L2] Cache Allocate: addr = 1ae data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4574145 [L1] Cache Allocate: addr = 1ae data = 0f0e0d0c0b0a09080706050403020100
4574145 [L1] Cache hit from L2: addr = 1ae, data = 0e
4574145 [TEST] CPU read @0x7f8
4574155 [L1] Cache miss: addr = 7f8
4574235 [L2] Cache miss: addr = 7f8
4575125 [MEM] Mem hit: addr = 1ae, data = a0
4575135 [L2] Cache Allocate: addr = 7f8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4575145 [L1] Cache Allocate: addr = 7f8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4575145 [L1] Cache hit from L2: addr = 7f8, data = b8
4575145 [TEST] CPU read @0x16a
4575155 [L1] Cache miss: addr = 16a
4575235 [L2] Cache hit: addr = 16a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4575245 [L1] Cache Allocate: addr = 16a data = 4f4e4d4c4b4a49484746454443424140
4575245 [L1] Cache hit from L2: addr = 16a, data = 4a
4575245 [TEST] CPU read @0x183
4575255 [L1] Cache miss: addr = 183
4575335 [L2] Cache miss: addr = 183
4576125 [MEM] Mem hit: addr = 7f8, data = e0
4576135 [L2] Cache Allocate: addr = 183 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4576145 [L1] Cache Allocate: addr = 183 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4576145 [L1] Cache hit from L2: addr = 183, data = e3
4576145 [TEST] CPU read @0x529
4576155 [L1] Cache miss: addr = 529
4576235 [L2] Cache miss: addr = 529
4577125 [MEM] Mem hit: addr = 183, data = 80
4577135 [L2] Cache Allocate: addr = 529 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4577145 [L1] Cache Allocate: addr = 529 data = 8f8e8d8c8b8a89888786858483828180
4577145 [L1] Cache hit from L2: addr = 529, data = 89
4577145 [TEST] CPU read @0x72b
4577155 [L1] Cache miss: addr = 72b
4577235 [L2] Cache miss: addr = 72b
4578125 [MEM] Mem hit: addr = 529, data = 20
4578135 [L2] Cache Allocate: addr = 72b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4578145 [L1] Cache Allocate: addr = 72b data = 2f2e2d2c2b2a29282726252423222120
4578145 [L1] Cache hit from L2: addr = 72b, data = 2b
4578145 [TEST] CPU read @0x138
4578155 [L1] Cache miss: addr = 138
4578235 [L2] Cache miss: addr = 138
4579125 [MEM] Mem hit: addr = 72b, data = 20
4579135 [L2] Cache Allocate: addr = 138 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4579145 [L1] Cache Allocate: addr = 138 data = 3f3e3d3c3b3a39383736353433323130
4579145 [L1] Cache hit from L2: addr = 138, data = 38
4579145 [TEST] CPU read @0x738
4579155 [L1] Cache miss: addr = 738
4579235 [L2] Cache miss: addr = 738
4580125 [MEM] Mem hit: addr = 138, data = 20
4580135 [L2] Cache Allocate: addr = 738 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4580145 [L1] Cache Allocate: addr = 738 data = 3f3e3d3c3b3a39383736353433323130
4580145 [L1] Cache hit from L2: addr = 738, data = 38
4580145 [TEST] CPU read @0x62a
4580155 [L1] Cache miss: addr = 62a
4580235 [L2] Cache miss: addr = 62a
4581125 [MEM] Mem hit: addr = 738, data = 20
4581135 [L2] Cache Allocate: addr = 62a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4581145 [L1] Cache Allocate: addr = 62a data = 2f2e2d2c2b2a29282726252423222120
4581145 [L1] Cache hit from L2: addr = 62a, data = 2a
4581145 [TEST] CPU read @0x05e
4581155 [L1] Cache miss: addr = 05e
4581235 [L2] Cache miss: addr = 05e
4582125 [MEM] Mem hit: addr = 62a, data = 20
4582135 [L2] Cache Allocate: addr = 05e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4582145 [L1] Cache Allocate: addr = 05e data = 3f3e3d3c3b3a39383736353433323130
4582145 [L1] Cache hit from L2: addr = 05e, data = 3e
4582145 [TEST] CPU read @0x18f
4582155 [L1] Cache miss: addr = 18f
4582235 [L2] Cache miss: addr = 18f
4583125 [MEM] Mem hit: addr = 05e, data = 40
4583135 [L2] Cache Allocate: addr = 18f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4583145 [L1] Cache Allocate: addr = 18f data = 4f4e4d4c4b4a49484746454443424140
4583145 [L1] Cache hit from L2: addr = 18f, data = 4f
4583145 [TEST] CPU read @0x450
4583155 [L1] Cache miss: addr = 450
4583235 [L2] Cache miss: addr = 450
4584125 [MEM] Mem hit: addr = 18f, data = 80
4584135 [L2] Cache Allocate: addr = 450 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4584145 [L1] Cache Allocate: addr = 450 data = 9f9e9d9c9b9a99989796959493929190
4584145 [L1] Cache hit from L2: addr = 450, data = 90
4584145 [TEST] CPU read @0x74e
4584155 [L1] Cache miss: addr = 74e
4584235 [L2] Cache miss: addr = 74e
4585125 [MEM] Mem hit: addr = 450, data = 40
4585135 [L2] Cache Allocate: addr = 74e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4585145 [L1] Cache Allocate: addr = 74e data = 4f4e4d4c4b4a49484746454443424140
4585145 [L1] Cache hit from L2: addr = 74e, data = 4e
4585145 [TEST] CPU read @0x79d
4585155 [L1] Cache miss: addr = 79d
4585235 [L2] Cache miss: addr = 79d
4586125 [MEM] Mem hit: addr = 74e, data = 40
4586135 [L2] Cache Allocate: addr = 79d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4586145 [L1] Cache Allocate: addr = 79d data = 5f5e5d5c5b5a59585756555453525150
4586145 [L1] Cache hit from L2: addr = 79d, data = 5d
4586145 [TEST] CPU read @0x115
4586155 [L1] Cache miss: addr = 115
4586235 [L2] Cache miss: addr = 115
4587125 [MEM] Mem hit: addr = 79d, data = 80
4587135 [L2] Cache Allocate: addr = 115 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4587145 [L1] Cache Allocate: addr = 115 data = 9f9e9d9c9b9a99989796959493929190
4587145 [L1] Cache hit from L2: addr = 115, data = 95
4587145 [TEST] CPU read @0x6bc
4587155 [L1] Cache miss: addr = 6bc
4587235 [L2] Cache miss: addr = 6bc
4588125 [MEM] Mem hit: addr = 115, data = 00
4588135 [L2] Cache Allocate: addr = 6bc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4588145 [L1] Cache Allocate: addr = 6bc data = 1f1e1d1c1b1a19181716151413121110
4588145 [L1] Cache hit from L2: addr = 6bc, data = 1c
4588145 [TEST] CPU read @0x21b
4588155 [L1] Cache miss: addr = 21b
4588235 [L2] Cache miss: addr = 21b
4589125 [MEM] Mem hit: addr = 6bc, data = a0
4589135 [L2] Cache Allocate: addr = 21b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4589145 [L1] Cache Allocate: addr = 21b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4589145 [L1] Cache hit from L2: addr = 21b, data = bb
4589145 [TEST] CPU read @0x507
4589155 [L1] Cache miss: addr = 507
4589235 [L2] Cache miss: addr = 507
4590125 [MEM] Mem hit: addr = 21b, data = 00
4590135 [L2] Cache Allocate: addr = 507 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4590145 [L1] Cache Allocate: addr = 507 data = 0f0e0d0c0b0a09080706050403020100
4590145 [L1] Cache hit from L2: addr = 507, data = 07
4590145 [TEST] CPU read @0x10f
4590155 [L1] Cache miss: addr = 10f
4590235 [L2] Cache miss: addr = 10f
4591125 [MEM] Mem hit: addr = 507, data = 00
4591135 [L2] Cache Allocate: addr = 10f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4591145 [L1] Cache Allocate: addr = 10f data = 0f0e0d0c0b0a09080706050403020100
4591145 [L1] Cache hit from L2: addr = 10f, data = 0f
4591145 [TEST] CPU read @0x42b
4591155 [L1] Cache miss: addr = 42b
4591235 [L2] Cache miss: addr = 42b
4592125 [MEM] Mem hit: addr = 10f, data = 00
4592135 [L2] Cache Allocate: addr = 42b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4592145 [L1] Cache Allocate: addr = 42b data = 0f0e0d0c0b0a09080706050403020100
4592145 [L1] Cache hit from L2: addr = 42b, data = 0b
4592145 [TEST] CPU read @0x79d
4592155 [L1] Cache miss: addr = 79d
4592235 [L2] Cache miss: addr = 79d
4593125 [MEM] Mem hit: addr = 42b, data = 20
4593135 [L2] Cache Allocate: addr = 79d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4593145 [L1] Cache Allocate: addr = 79d data = 3f3e3d3c3b3a39383736353433323130
4593145 [L1] Cache hit from L2: addr = 79d, data = 3d
4593145 [TEST] CPU read @0x6dc
4593155 [L1] Cache hit: addr = 6dc, data = bc
4593165 [TEST] CPU read @0x7ed
4593175 [L1] Cache miss: addr = 7ed
4593235 [L2] Cache miss: addr = 7ed
4594125 [MEM] Mem hit: addr = 79d, data = 80
4594135 [L2] Cache Allocate: addr = 7ed data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4594145 [L1] Cache Allocate: addr = 7ed data = 8f8e8d8c8b8a89888786858483828180
4594145 [L1] Cache hit from L2: addr = 7ed, data = 8d
4594145 [TEST] CPU read @0x66d
4594155 [L1] Cache miss: addr = 66d
4594235 [L2] Cache miss: addr = 66d
4595125 [MEM] Mem hit: addr = 7ed, data = e0
4595135 [L2] Cache Allocate: addr = 66d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4595145 [L1] Cache Allocate: addr = 66d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4595145 [L1] Cache hit from L2: addr = 66d, data = ed
4595145 [TEST] CPU read @0x664
4595155 [L1] Cache hit: addr = 664, data = e4
4595165 [TEST] CPU read @0x217
4595175 [L1] Cache miss: addr = 217
4595235 [L2] Cache miss: addr = 217
4596125 [MEM] Mem hit: addr = 66d, data = 60
4596135 [L2] Cache Allocate: addr = 217 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4596145 [L1] Cache Allocate: addr = 217 data = 7f7e7d7c7b7a79787776757473727170
4596145 [L1] Cache hit from L2: addr = 217, data = 77
4596145 [TEST] CPU read @0x7da
4596155 [L1] Cache miss: addr = 7da
4596235 [L2] Cache hit: addr = 7da, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4596245 [L1] Cache Allocate: addr = 7da data = 4f4e4d4c4b4a49484746454443424140
4596245 [L1] Cache hit from L2: addr = 7da, data = 4a
4596245 [TEST] CPU read @0x01d
4596255 [L1] Cache miss: addr = 01d
4596335 [L2] Cache miss: addr = 01d
4597125 [MEM] Mem hit: addr = 217, data = 00
4597135 [L2] Cache Allocate: addr = 01d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4597145 [L1] Cache Allocate: addr = 01d data = 1f1e1d1c1b1a19181716151413121110
4597145 [L1] Cache hit from L2: addr = 01d, data = 1d
4597145 [TEST] CPU read @0x404
4597155 [L1] Cache miss: addr = 404
4597235 [L2] Cache miss: addr = 404
4598125 [MEM] Mem hit: addr = 01d, data = 00
4598135 [L2] Cache Allocate: addr = 404 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4598145 [L1] Cache Allocate: addr = 404 data = 0f0e0d0c0b0a09080706050403020100
4598145 [L1] Cache hit from L2: addr = 404, data = 04
4598145 [TEST] CPU read @0x476
4598155 [L1] Cache miss: addr = 476
4598235 [L2] Cache miss: addr = 476
4599125 [MEM] Mem hit: addr = 404, data = 00
4599135 [L2] Cache Allocate: addr = 476 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4599145 [L1] Cache Allocate: addr = 476 data = 1f1e1d1c1b1a19181716151413121110
4599145 [L1] Cache hit from L2: addr = 476, data = 16
4599145 [TEST] CPU read @0x44a
4599155 [L1] Cache miss: addr = 44a
4599235 [L2] Cache miss: addr = 44a
4600125 [MEM] Mem hit: addr = 476, data = 60
4600135 [L2] Cache Allocate: addr = 44a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4600145 [L1] Cache Allocate: addr = 44a data = 6f6e6d6c6b6a69686766656463626160
4600145 [L1] Cache hit from L2: addr = 44a, data = 6a
4600145 [TEST] CPU read @0x23b
4600155 [L1] Cache miss: addr = 23b
4600235 [L2] Cache hit: addr = 23b, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4600245 [L1] Cache Allocate: addr = 23b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4600245 [L1] Cache hit from L2: addr = 23b, data = eb
4600245 [TEST] CPU read @0x1ed
4600255 [L1] Cache miss: addr = 1ed
4600335 [L2] Cache miss: addr = 1ed
4601125 [MEM] Mem hit: addr = 44a, data = 40
4601135 [L2] Cache Allocate: addr = 1ed data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4601145 [L1] Cache Allocate: addr = 1ed data = 4f4e4d4c4b4a49484746454443424140
4601145 [L1] Cache hit from L2: addr = 1ed, data = 4d
4601145 [TEST] CPU read @0x444
4601155 [L1] Cache miss: addr = 444
4601235 [L2] Cache hit: addr = 444, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4601245 [L1] Cache Allocate: addr = 444 data = 6f6e6d6c6b6a69686766656463626160
4601245 [L1] Cache hit from L2: addr = 444, data = 64
4601245 [TEST] CPU read @0x2f9
4601255 [L1] Cache miss: addr = 2f9
4601335 [L2] Cache hit: addr = 2f9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4601345 [L1] Cache Allocate: addr = 2f9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4601345 [L1] Cache hit from L2: addr = 2f9, data = c9
4601345 [TEST] CPU read @0x6b9
4601355 [L1] Cache miss: addr = 6b9
4601435 [L2] Cache miss: addr = 6b9
4602125 [MEM] Mem hit: addr = 1ed, data = e0
4602135 [L2] Cache Allocate: addr = 6b9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4602145 [L1] Cache Allocate: addr = 6b9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4602145 [L1] Cache hit from L2: addr = 6b9, data = f9
4602145 [TEST] CPU read @0x2b1
4602155 [L1] Cache miss: addr = 2b1
4602235 [L2] Cache miss: addr = 2b1
4603125 [MEM] Mem hit: addr = 6b9, data = a0
4603135 [L2] Cache Allocate: addr = 2b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4603145 [L1] Cache Allocate: addr = 2b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4603145 [L1] Cache hit from L2: addr = 2b1, data = b1
4603145 [TEST] CPU read @0x5b5
4603155 [L1] Cache hit: addr = 5b5, data = 95
4603165 [TEST] CPU read @0x057
4603175 [L1] Cache miss: addr = 057
4603235 [L2] Cache miss: addr = 057
4604125 [MEM] Mem hit: addr = 2b1, data = a0
4604135 [L2] Cache Allocate: addr = 057 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4604145 [L1] Cache Allocate: addr = 057 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4604145 [L1] Cache hit from L2: addr = 057, data = b7
4604145 [TEST] CPU read @0x3a4
4604155 [L1] Cache miss: addr = 3a4
4604235 [L2] Cache miss: addr = 3a4
4605125 [MEM] Mem hit: addr = 057, data = 40
4605135 [L2] Cache Allocate: addr = 3a4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4605145 [L1] Cache Allocate: addr = 3a4 data = 4f4e4d4c4b4a49484746454443424140
4605145 [L1] Cache hit from L2: addr = 3a4, data = 44
4605145 [TEST] CPU read @0x292
4605155 [L1] Cache miss: addr = 292
4605235 [L2] Cache miss: addr = 292
4606125 [MEM] Mem hit: addr = 3a4, data = a0
4606135 [L2] Cache Allocate: addr = 292 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4606145 [L1] Cache Allocate: addr = 292 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4606145 [L1] Cache hit from L2: addr = 292, data = b2
4606145 [TEST] CPU read @0x33c
4606155 [L1] Cache miss: addr = 33c
4606235 [L2] Cache miss: addr = 33c
4607125 [MEM] Mem hit: addr = 292, data = 80
4607135 [L2] Cache Allocate: addr = 33c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4607145 [L1] Cache Allocate: addr = 33c data = 9f9e9d9c9b9a99989796959493929190
4607145 [L1] Cache hit from L2: addr = 33c, data = 9c
4607145 [TEST] CPU read @0x0d8
4607155 [L1] Cache miss: addr = 0d8
4607235 [L2] Cache miss: addr = 0d8
4608125 [MEM] Mem hit: addr = 33c, data = 20
4608135 [L2] Cache Allocate: addr = 0d8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4608145 [L1] Cache Allocate: addr = 0d8 data = 3f3e3d3c3b3a39383736353433323130
4608145 [L1] Cache hit from L2: addr = 0d8, data = 38
4608145 [TEST] CPU read @0x7f8
4608155 [L1] Cache miss: addr = 7f8
4608235 [L2] Cache miss: addr = 7f8
4609125 [MEM] Mem hit: addr = 0d8, data = c0
4609135 [L2] Cache Allocate: addr = 7f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4609145 [L1] Cache Allocate: addr = 7f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4609145 [L1] Cache hit from L2: addr = 7f8, data = d8
4609145 [TEST] CPU read @0x171
4609155 [L1] Cache miss: addr = 171
4609235 [L2] Cache hit: addr = 171, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4609245 [L1] Cache Allocate: addr = 171 data = 4f4e4d4c4b4a49484746454443424140
4609245 [L1] Cache hit from L2: addr = 171, data = 41
4609245 [TEST] CPU read @0x7a9
4609255 [L1] Cache miss: addr = 7a9
4609335 [L2] Cache miss: addr = 7a9
4610125 [MEM] Mem hit: addr = 7f8, data = e0
4610135 [L2] Cache Allocate: addr = 7a9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4610145 [L1] Cache Allocate: addr = 7a9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4610145 [L1] Cache hit from L2: addr = 7a9, data = e9
4610145 [TEST] CPU read @0x41d
4610155 [L1] Cache miss: addr = 41d
4610235 [L2] Cache miss: addr = 41d
4611125 [MEM] Mem hit: addr = 7a9, data = a0
4611135 [L2] Cache Allocate: addr = 41d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4611145 [L1] Cache Allocate: addr = 41d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4611145 [L1] Cache hit from L2: addr = 41d, data = bd
4611145 [TEST] CPU read @0x4bb
4611155 [L1] Cache miss: addr = 4bb
4611235 [L2] Cache miss: addr = 4bb
4612125 [MEM] Mem hit: addr = 41d, data = 00
4612135 [L2] Cache Allocate: addr = 4bb data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4612145 [L1] Cache Allocate: addr = 4bb data = 1f1e1d1c1b1a19181716151413121110
4612145 [L1] Cache hit from L2: addr = 4bb, data = 1b
4612145 [TEST] CPU read @0x3f2
4612155 [L1] Cache hit: addr = 3f2, data = 72
4612165 [TEST] CPU read @0x263
4612175 [L1] Cache miss: addr = 263
4612235 [L2] Cache miss: addr = 263
4613125 [MEM] Mem hit: addr = 4bb, data = a0
4613135 [L2] Cache Allocate: addr = 263 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4613145 [L1] Cache Allocate: addr = 263 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4613145 [L1] Cache hit from L2: addr = 263, data = a3
4613145 [TEST] CPU read @0x270
4613155 [L1] Cache miss: addr = 270
4613235 [L2] Cache hit: addr = 270, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4613245 [L1] Cache Allocate: addr = 270 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4613245 [L1] Cache hit from L2: addr = 270, data = a0
4613245 [TEST] CPU read @0x274
4613255 [L1] Cache hit: addr = 274, data = a4
4613265 [TEST] CPU read @0x4f1
4613275 [L1] Cache miss: addr = 4f1
4613335 [L2] Cache hit: addr = 4f1, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4613345 [L1] Cache Allocate: addr = 4f1 data = 8f8e8d8c8b8a89888786858483828180
4613345 [L1] Cache hit from L2: addr = 4f1, data = 81
4613345 [TEST] CPU read @0x5a3
4613355 [L1] Cache miss: addr = 5a3
4613435 [L2] Cache hit: addr = 5a3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4613445 [L1] Cache Allocate: addr = 5a3 data = 8f8e8d8c8b8a89888786858483828180
4613445 [L1] Cache hit from L2: addr = 5a3, data = 83
4613445 [TEST] CPU read @0x692
4613455 [L1] Cache hit: addr = 692, data = b2
4613465 [TEST] CPU read @0x297
4613475 [L1] Cache miss: addr = 297
4613535 [L2] Cache miss: addr = 297
4614125 [MEM] Mem hit: addr = 263, data = 60
4614135 [L2] Cache Allocate: addr = 297 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4614145 [L1] Cache Allocate: addr = 297 data = 7f7e7d7c7b7a79787776757473727170
4614145 [L1] Cache hit from L2: addr = 297, data = 77
4614145 [TEST] CPU read @0x21d
4614155 [L1] Cache miss: addr = 21d
4614235 [L2] Cache miss: addr = 21d
4615125 [MEM] Mem hit: addr = 297, data = 80
4615135 [L2] Cache Allocate: addr = 21d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4615145 [L1] Cache Allocate: addr = 21d data = 9f9e9d9c9b9a99989796959493929190
4615145 [L1] Cache hit from L2: addr = 21d, data = 9d
4615145 [TEST] CPU read @0x7fa
4615155 [L1] Cache miss: addr = 7fa
4615235 [L2] Cache miss: addr = 7fa
4616125 [MEM] Mem hit: addr = 21d, data = 00
4616135 [L2] Cache Allocate: addr = 7fa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4616145 [L1] Cache Allocate: addr = 7fa data = 1f1e1d1c1b1a19181716151413121110
4616145 [L1] Cache hit from L2: addr = 7fa, data = 1a
4616145 [TEST] CPU read @0x546
4616155 [L1] Cache miss: addr = 546
4616235 [L2] Cache hit: addr = 546, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4616245 [L1] Cache Allocate: addr = 546 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4616245 [L1] Cache hit from L2: addr = 546, data = c6
4616245 [TEST] CPU read @0x002
4616255 [L1] Cache miss: addr = 002
4616335 [L2] Cache miss: addr = 002
4617125 [MEM] Mem hit: addr = 7fa, data = e0
4617135 [L2] Cache Allocate: addr = 002 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4617145 [L1] Cache Allocate: addr = 002 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4617145 [L1] Cache hit from L2: addr = 002, data = e2
4617145 [TEST] CPU read @0x7d8
4617155 [L1] Cache miss: addr = 7d8
4617235 [L2] Cache hit: addr = 7d8, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4617245 [L1] Cache Allocate: addr = 7d8 data = 4f4e4d4c4b4a49484746454443424140
4617245 [L1] Cache hit from L2: addr = 7d8, data = 48
4617245 [TEST] CPU read @0x405
4617255 [L1] Cache miss: addr = 405
4617335 [L2] Cache miss: addr = 405
4618125 [MEM] Mem hit: addr = 002, data = 00
4618135 [L2] Cache Allocate: addr = 405 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4618145 [L1] Cache Allocate: addr = 405 data = 0f0e0d0c0b0a09080706050403020100
4618145 [L1] Cache hit from L2: addr = 405, data = 05
4618145 [TEST] CPU read @0x198
4618155 [L1] Cache miss: addr = 198
4618235 [L2] Cache miss: addr = 198
4619125 [MEM] Mem hit: addr = 405, data = 00
4619135 [L2] Cache Allocate: addr = 198 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4619145 [L1] Cache Allocate: addr = 198 data = 1f1e1d1c1b1a19181716151413121110
4619145 [L1] Cache hit from L2: addr = 198, data = 18
4619145 [TEST] CPU read @0x31a
4619155 [L1] Cache miss: addr = 31a
4619235 [L2] Cache miss: addr = 31a
4620125 [MEM] Mem hit: addr = 198, data = 80
4620135 [L2] Cache Allocate: addr = 31a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4620145 [L1] Cache Allocate: addr = 31a data = 9f9e9d9c9b9a99989796959493929190
4620145 [L1] Cache hit from L2: addr = 31a, data = 9a
4620145 [TEST] CPU read @0x025
4620155 [L1] Cache miss: addr = 025
4620235 [L2] Cache miss: addr = 025
4621125 [MEM] Mem hit: addr = 31a, data = 00
4621135 [L2] Cache Allocate: addr = 025 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4621145 [L1] Cache Allocate: addr = 025 data = 0f0e0d0c0b0a09080706050403020100
4621145 [L1] Cache hit from L2: addr = 025, data = 05
4621145 [TEST] CPU read @0x4a1
4621155 [L1] Cache miss: addr = 4a1
4621235 [L2] Cache miss: addr = 4a1
4622125 [MEM] Mem hit: addr = 025, data = 20
4622135 [L2] Cache Allocate: addr = 4a1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4622145 [L1] Cache Allocate: addr = 4a1 data = 2f2e2d2c2b2a29282726252423222120
4622145 [L1] Cache hit from L2: addr = 4a1, data = 21
4622145 [TEST] CPU read @0x65a
4622155 [L1] Cache miss: addr = 65a
4622235 [L2] Cache miss: addr = 65a
4623125 [MEM] Mem hit: addr = 4a1, data = a0
4623135 [L2] Cache Allocate: addr = 65a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4623145 [L1] Cache Allocate: addr = 65a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4623145 [L1] Cache hit from L2: addr = 65a, data = ba
4623145 [TEST] CPU read @0x3ac
4623155 [L1] Cache miss: addr = 3ac
4623235 [L2] Cache miss: addr = 3ac
4624125 [MEM] Mem hit: addr = 65a, data = 40
4624135 [L2] Cache Allocate: addr = 3ac data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4624145 [L1] Cache Allocate: addr = 3ac data = 4f4e4d4c4b4a49484746454443424140
4624145 [L1] Cache hit from L2: addr = 3ac, data = 4c
4624145 [TEST] CPU read @0x1ce
4624155 [L1] Cache miss: addr = 1ce
4624235 [L2] Cache miss: addr = 1ce
4625125 [MEM] Mem hit: addr = 3ac, data = a0
4625135 [L2] Cache Allocate: addr = 1ce data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4625145 [L1] Cache Allocate: addr = 1ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4625145 [L1] Cache hit from L2: addr = 1ce, data = ae
4625145 [TEST] CPU read @0x175
4625155 [L1] Cache miss: addr = 175
4625235 [L2] Cache hit: addr = 175, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4625245 [L1] Cache Allocate: addr = 175 data = 4f4e4d4c4b4a49484746454443424140
4625245 [L1] Cache hit from L2: addr = 175, data = 45
4625245 [TEST] CPU read @0x2cd
4625255 [L1] Cache miss: addr = 2cd
4625335 [L2] Cache miss: addr = 2cd
4626125 [MEM] Mem hit: addr = 1ce, data = c0
4626135 [L2] Cache Allocate: addr = 2cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4626145 [L1] Cache Allocate: addr = 2cd data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4626145 [L1] Cache hit from L2: addr = 2cd, data = cd
4626145 [TEST] CPU read @0x61f
4626155 [L1] Cache miss: addr = 61f
4626235 [L2] Cache miss: addr = 61f
4627125 [MEM] Mem hit: addr = 2cd, data = c0
4627135 [L2] Cache Allocate: addr = 61f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4627145 [L1] Cache Allocate: addr = 61f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4627145 [L1] Cache hit from L2: addr = 61f, data = df
4627145 [TEST] CPU read @0x68b
4627155 [L1] Cache miss: addr = 68b
4627235 [L2] Cache miss: addr = 68b
4628125 [MEM] Mem hit: addr = 61f, data = 00
4628135 [L2] Cache Allocate: addr = 68b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4628145 [L1] Cache Allocate: addr = 68b data = 0f0e0d0c0b0a09080706050403020100
4628145 [L1] Cache hit from L2: addr = 68b, data = 0b
4628145 [TEST] CPU read @0x538
4628155 [L1] Cache miss: addr = 538
4628235 [L2] Cache miss: addr = 538
4629125 [MEM] Mem hit: addr = 68b, data = 80
4629135 [L2] Cache Allocate: addr = 538 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4629145 [L1] Cache Allocate: addr = 538 data = 9f9e9d9c9b9a99989796959493929190
4629145 [L1] Cache hit from L2: addr = 538, data = 98
4629145 [TEST] CPU read @0x7ea
4629155 [L1] Cache miss: addr = 7ea
4629235 [L2] Cache miss: addr = 7ea
4630125 [MEM] Mem hit: addr = 538, data = 20
4630135 [L2] Cache Allocate: addr = 7ea data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4630145 [L1] Cache Allocate: addr = 7ea data = 2f2e2d2c2b2a29282726252423222120
4630145 [L1] Cache hit from L2: addr = 7ea, data = 2a
4630145 [TEST] CPU read @0x110
4630155 [L1] Cache miss: addr = 110
4630235 [L2] Cache miss: addr = 110
4631125 [MEM] Mem hit: addr = 7ea, data = e0
4631135 [L2] Cache Allocate: addr = 110 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4631145 [L1] Cache Allocate: addr = 110 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4631145 [L1] Cache hit from L2: addr = 110, data = f0
4631145 [TEST] CPU read @0x253
4631155 [L1] Cache miss: addr = 253
4631235 [L2] Cache hit: addr = 253, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4631245 [L1] Cache Allocate: addr = 253 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4631245 [L1] Cache hit from L2: addr = 253, data = e3
4631245 [TEST] CPU read @0x670
4631255 [L1] Cache miss: addr = 670
4631335 [L2] Cache miss: addr = 670
4632125 [MEM] Mem hit: addr = 110, data = 00
4632135 [L2] Cache Allocate: addr = 670 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4632145 [L1] Cache Allocate: addr = 670 data = 1f1e1d1c1b1a19181716151413121110
4632145 [L1] Cache hit from L2: addr = 670, data = 10
4632145 [TEST] CPU read @0x148
4632155 [L1] Cache miss: addr = 148
4632235 [L2] Cache miss: addr = 148
4633125 [MEM] Mem hit: addr = 670, data = 60
4633135 [L2] Cache Allocate: addr = 148 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4633145 [L1] Cache Allocate: addr = 148 data = 6f6e6d6c6b6a69686766656463626160
4633145 [L1] Cache hit from L2: addr = 148, data = 68
4633145 [TEST] CPU read @0x402
4633155 [L1] Cache miss: addr = 402
4633235 [L2] Cache miss: addr = 402
4634125 [MEM] Mem hit: addr = 148, data = 40
4634135 [L2] Cache Allocate: addr = 402 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4634145 [L1] Cache Allocate: addr = 402 data = 4f4e4d4c4b4a49484746454443424140
4634145 [L1] Cache hit from L2: addr = 402, data = 42
4634145 [TEST] CPU read @0x391
4634155 [L1] Cache miss: addr = 391
4634235 [L2] Cache miss: addr = 391
4635125 [MEM] Mem hit: addr = 402, data = 00
4635135 [L2] Cache Allocate: addr = 391 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4635145 [L1] Cache Allocate: addr = 391 data = 1f1e1d1c1b1a19181716151413121110
4635145 [L1] Cache hit from L2: addr = 391, data = 11
4635145 [TEST] CPU read @0x124
4635155 [L1] Cache miss: addr = 124
4635235 [L2] Cache miss: addr = 124
4636125 [MEM] Mem hit: addr = 391, data = 80
4636135 [L2] Cache Allocate: addr = 124 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4636145 [L1] Cache Allocate: addr = 124 data = 8f8e8d8c8b8a89888786858483828180
4636145 [L1] Cache hit from L2: addr = 124, data = 84
4636145 [TEST] CPU read @0x618
4636155 [L1] Cache miss: addr = 618
4636235 [L2] Cache miss: addr = 618
4637125 [MEM] Mem hit: addr = 124, data = 20
4637135 [L2] Cache Allocate: addr = 618 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4637145 [L1] Cache Allocate: addr = 618 data = 3f3e3d3c3b3a39383736353433323130
4637145 [L1] Cache hit from L2: addr = 618, data = 38
4637145 [TEST] CPU read @0x117
4637155 [L1] Cache miss: addr = 117
4637235 [L2] Cache miss: addr = 117
4638125 [MEM] Mem hit: addr = 618, data = 00
4638135 [L2] Cache Allocate: addr = 117 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4638145 [L1] Cache Allocate: addr = 117 data = 1f1e1d1c1b1a19181716151413121110
4638145 [L1] Cache hit from L2: addr = 117, data = 17
4638145 [TEST] CPU read @0x383
4638155 [L1] Cache miss: addr = 383
4638235 [L2] Cache miss: addr = 383
4639125 [MEM] Mem hit: addr = 117, data = 00
4639135 [L2] Cache Allocate: addr = 383 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4639145 [L1] Cache Allocate: addr = 383 data = 0f0e0d0c0b0a09080706050403020100
4639145 [L1] Cache hit from L2: addr = 383, data = 03
4639145 [TEST] CPU read @0x13c
4639155 [L1] Cache miss: addr = 13c
4639235 [L2] Cache hit: addr = 13c, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4639245 [L1] Cache Allocate: addr = 13c data = 8f8e8d8c8b8a89888786858483828180
4639245 [L1] Cache hit from L2: addr = 13c, data = 8c
4639245 [TEST] CPU read @0x02b
4639255 [L1] Cache miss: addr = 02b
4639335 [L2] Cache miss: addr = 02b
4640125 [MEM] Mem hit: addr = 383, data = 80
4640135 [L2] Cache Allocate: addr = 02b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4640145 [L1] Cache Allocate: addr = 02b data = 8f8e8d8c8b8a89888786858483828180
4640145 [L1] Cache hit from L2: addr = 02b, data = 8b
4640145 [TEST] CPU read @0x78f
4640155 [L1] Cache miss: addr = 78f
4640235 [L2] Cache miss: addr = 78f
4641125 [MEM] Mem hit: addr = 02b, data = 20
4641135 [L2] Cache Allocate: addr = 78f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4641145 [L1] Cache Allocate: addr = 78f data = 2f2e2d2c2b2a29282726252423222120
4641145 [L1] Cache hit from L2: addr = 78f, data = 2f
4641145 [TEST] CPU read @0x764
4641155 [L1] Cache miss: addr = 764
4641235 [L2] Cache miss: addr = 764
4642125 [MEM] Mem hit: addr = 78f, data = 80
4642135 [L2] Cache Allocate: addr = 764 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4642145 [L1] Cache Allocate: addr = 764 data = 8f8e8d8c8b8a89888786858483828180
4642145 [L1] Cache hit from L2: addr = 764, data = 84
4642145 [TEST] CPU read @0x0f4
4642155 [L1] Cache miss: addr = 0f4
4642235 [L2] Cache miss: addr = 0f4
4643125 [MEM] Mem hit: addr = 764, data = 60
4643135 [L2] Cache Allocate: addr = 0f4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4643145 [L1] Cache Allocate: addr = 0f4 data = 7f7e7d7c7b7a79787776757473727170
4643145 [L1] Cache hit from L2: addr = 0f4, data = 74
4643145 [TEST] CPU read @0x476
4643155 [L1] Cache miss: addr = 476
4643235 [L2] Cache miss: addr = 476
4644125 [MEM] Mem hit: addr = 0f4, data = e0
4644135 [L2] Cache Allocate: addr = 476 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4644145 [L1] Cache Allocate: addr = 476 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4644145 [L1] Cache hit from L2: addr = 476, data = f6
4644145 [TEST] CPU read @0x20f
4644155 [L1] Cache miss: addr = 20f
4644235 [L2] Cache miss: addr = 20f
4645125 [MEM] Mem hit: addr = 476, data = 60
4645135 [L2] Cache Allocate: addr = 20f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4645145 [L1] Cache Allocate: addr = 20f data = 6f6e6d6c6b6a69686766656463626160
4645145 [L1] Cache hit from L2: addr = 20f, data = 6f
4645145 [TEST] CPU read @0x0b3
4645155 [L1] Cache miss: addr = 0b3
4645235 [L2] Cache miss: addr = 0b3
4646125 [MEM] Mem hit: addr = 20f, data = 00
4646135 [L2] Cache Allocate: addr = 0b3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4646145 [L1] Cache Allocate: addr = 0b3 data = 1f1e1d1c1b1a19181716151413121110
4646145 [L1] Cache hit from L2: addr = 0b3, data = 13
4646145 [TEST] CPU read @0x43d
4646155 [L1] Cache miss: addr = 43d
4646235 [L2] Cache miss: addr = 43d
4647125 [MEM] Mem hit: addr = 0b3, data = a0
4647135 [L2] Cache Allocate: addr = 43d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4647145 [L1] Cache Allocate: addr = 43d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4647145 [L1] Cache hit from L2: addr = 43d, data = bd
4647145 [TEST] CPU read @0x61d
4647155 [L1] Cache miss: addr = 61d
4647235 [L2] Cache miss: addr = 61d
4648125 [MEM] Mem hit: addr = 43d, data = 20
4648135 [L2] Cache Allocate: addr = 61d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4648145 [L1] Cache Allocate: addr = 61d data = 3f3e3d3c3b3a39383736353433323130
4648145 [L1] Cache hit from L2: addr = 61d, data = 3d
4648145 [TEST] CPU read @0x34a
4648155 [L1] Cache miss: addr = 34a
4648235 [L2] Cache miss: addr = 34a
4649125 [MEM] Mem hit: addr = 61d, data = 00
4649135 [L2] Cache Allocate: addr = 34a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4649145 [L1] Cache Allocate: addr = 34a data = 0f0e0d0c0b0a09080706050403020100
4649145 [L1] Cache hit from L2: addr = 34a, data = 0a
4649145 [TEST] CPU read @0x031
4649155 [L1] Cache miss: addr = 031
4649235 [L2] Cache miss: addr = 031
4650125 [MEM] Mem hit: addr = 34a, data = 40
4650135 [L2] Cache Allocate: addr = 031 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4650145 [L1] Cache Allocate: addr = 031 data = 5f5e5d5c5b5a59585756555453525150
4650145 [L1] Cache hit from L2: addr = 031, data = 51
4650145 [TEST] CPU read @0x35e
4650155 [L1] Cache miss: addr = 35e
4650235 [L2] Cache hit: addr = 35e, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4650245 [L1] Cache Allocate: addr = 35e data = 0f0e0d0c0b0a09080706050403020100
4650245 [L1] Cache hit from L2: addr = 35e, data = 0e
4650245 [TEST] CPU read @0x067
4650255 [L1] Cache miss: addr = 067
4650335 [L2] Cache miss: addr = 067
4651125 [MEM] Mem hit: addr = 031, data = 20
4651135 [L2] Cache Allocate: addr = 067 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4651145 [L1] Cache Allocate: addr = 067 data = 2f2e2d2c2b2a29282726252423222120
4651145 [L1] Cache hit from L2: addr = 067, data = 27
4651145 [TEST] CPU read @0x12d
4651155 [L1] Cache miss: addr = 12d
4651235 [L2] Cache miss: addr = 12d
4652125 [MEM] Mem hit: addr = 067, data = 60
4652135 [L2] Cache Allocate: addr = 12d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4652145 [L1] Cache Allocate: addr = 12d data = 6f6e6d6c6b6a69686766656463626160
4652145 [L1] Cache hit from L2: addr = 12d, data = 6d
4652145 [TEST] CPU read @0x6f1
4652155 [L1] Cache miss: addr = 6f1
4652235 [L2] Cache miss: addr = 6f1
4653125 [MEM] Mem hit: addr = 12d, data = 20
4653135 [L2] Cache Allocate: addr = 6f1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4653145 [L1] Cache Allocate: addr = 6f1 data = 3f3e3d3c3b3a39383736353433323130
4653145 [L1] Cache hit from L2: addr = 6f1, data = 31
4653145 [TEST] CPU read @0x4a8
4653155 [L1] Cache miss: addr = 4a8
4653235 [L2] Cache miss: addr = 4a8
4654125 [MEM] Mem hit: addr = 6f1, data = e0
4654135 [L2] Cache Allocate: addr = 4a8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4654145 [L1] Cache Allocate: addr = 4a8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4654145 [L1] Cache hit from L2: addr = 4a8, data = e8
4654145 [TEST] CPU read @0x3a2
4654155 [L1] Cache miss: addr = 3a2
4654235 [L2] Cache miss: addr = 3a2
4655125 [MEM] Mem hit: addr = 4a8, data = a0
4655135 [L2] Cache Allocate: addr = 3a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4655145 [L1] Cache Allocate: addr = 3a2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4655145 [L1] Cache hit from L2: addr = 3a2, data = a2
4655145 [TEST] CPU read @0x21b
4655155 [L1] Cache miss: addr = 21b
4655235 [L2] Cache miss: addr = 21b
4656125 [MEM] Mem hit: addr = 3a2, data = a0
4656135 [L2] Cache Allocate: addr = 21b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4656145 [L1] Cache Allocate: addr = 21b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4656145 [L1] Cache hit from L2: addr = 21b, data = bb
4656145 [TEST] CPU read @0x20f
4656155 [L1] Cache miss: addr = 20f
4656235 [L2] Cache hit: addr = 20f, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4656245 [L1] Cache Allocate: addr = 20f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4656245 [L1] Cache hit from L2: addr = 20f, data = af
4656245 [TEST] CPU read @0x6a7
4656255 [L1] Cache miss: addr = 6a7
4656335 [L2] Cache miss: addr = 6a7
4657125 [MEM] Mem hit: addr = 21b, data = 00
4657135 [L2] Cache Allocate: addr = 6a7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4657145 [L1] Cache Allocate: addr = 6a7 data = 0f0e0d0c0b0a09080706050403020100
4657145 [L1] Cache hit from L2: addr = 6a7, data = 07
4657145 [TEST] CPU read @0x46a
4657155 [L1] Cache miss: addr = 46a
4657235 [L2] Cache miss: addr = 46a
4658125 [MEM] Mem hit: addr = 6a7, data = a0
4658135 [L2] Cache Allocate: addr = 46a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4658145 [L1] Cache Allocate: addr = 46a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4658145 [L1] Cache hit from L2: addr = 46a, data = aa
4658145 [TEST] CPU read @0x15f
4658155 [L1] Cache miss: addr = 15f
4658235 [L2] Cache miss: addr = 15f
4659125 [MEM] Mem hit: addr = 46a, data = 60
4659135 [L2] Cache Allocate: addr = 15f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4659145 [L1] Cache Allocate: addr = 15f data = 7f7e7d7c7b7a79787776757473727170
4659145 [L1] Cache hit from L2: addr = 15f, data = 7f
4659145 [TEST] CPU read @0x562
4659155 [L1] Cache miss: addr = 562
4659235 [L2] Cache miss: addr = 562
4660125 [MEM] Mem hit: addr = 15f, data = 40
4660135 [L2] Cache Allocate: addr = 562 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4660145 [L1] Cache Allocate: addr = 562 data = 4f4e4d4c4b4a49484746454443424140
4660145 [L1] Cache hit from L2: addr = 562, data = 42
4660145 [TEST] CPU read @0x793
4660155 [L1] Cache miss: addr = 793
4660235 [L2] Cache miss: addr = 793
4661125 [MEM] Mem hit: addr = 562, data = 60
4661135 [L2] Cache Allocate: addr = 793 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4661145 [L1] Cache Allocate: addr = 793 data = 7f7e7d7c7b7a79787776757473727170
4661145 [L1] Cache hit from L2: addr = 793, data = 73
4661145 [TEST] CPU read @0x64d
4661155 [L1] Cache miss: addr = 64d
4661235 [L2] Cache miss: addr = 64d
4662125 [MEM] Mem hit: addr = 793, data = 80
4662135 [L2] Cache Allocate: addr = 64d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4662145 [L1] Cache Allocate: addr = 64d data = 8f8e8d8c8b8a89888786858483828180
4662145 [L1] Cache hit from L2: addr = 64d, data = 8d
4662145 [TEST] CPU read @0x558
4662155 [L1] Cache hit: addr = 558, data = d8
4662165 [TEST] CPU read @0x2d0
4662175 [L1] Cache miss: addr = 2d0
4662235 [L2] Cache miss: addr = 2d0
4663125 [MEM] Mem hit: addr = 64d, data = 40
4663135 [L2] Cache Allocate: addr = 2d0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4663145 [L1] Cache Allocate: addr = 2d0 data = 5f5e5d5c5b5a59585756555453525150
4663145 [L1] Cache hit from L2: addr = 2d0, data = 50
4663145 [TEST] CPU read @0x666
4663155 [L1] Cache miss: addr = 666
4663235 [L2] Cache miss: addr = 666
4664125 [MEM] Mem hit: addr = 2d0, data = c0
4664135 [L2] Cache Allocate: addr = 666 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4664145 [L1] Cache Allocate: addr = 666 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4664145 [L1] Cache hit from L2: addr = 666, data = c6
4664145 [TEST] CPU read @0x03f
4664155 [L1] Cache miss: addr = 03f
4664235 [L2] Cache miss: addr = 03f
4665125 [MEM] Mem hit: addr = 666, data = 60
4665135 [L2] Cache Allocate: addr = 03f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4665145 [L1] Cache Allocate: addr = 03f data = 7f7e7d7c7b7a79787776757473727170
4665145 [L1] Cache hit from L2: addr = 03f, data = 7f
4665145 [TEST] CPU read @0x58e
4665155 [L1] Cache miss: addr = 58e
4665235 [L2] Cache miss: addr = 58e
4666125 [MEM] Mem hit: addr = 03f, data = 20
4666135 [L2] Cache Allocate: addr = 58e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4666145 [L1] Cache Allocate: addr = 58e data = 2f2e2d2c2b2a29282726252423222120
4666145 [L1] Cache hit from L2: addr = 58e, data = 2e
4666145 [TEST] CPU read @0x182
4666155 [L1] Cache miss: addr = 182
4666235 [L2] Cache miss: addr = 182
4667125 [MEM] Mem hit: addr = 58e, data = 80
4667135 [L2] Cache Allocate: addr = 182 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4667145 [L1] Cache Allocate: addr = 182 data = 8f8e8d8c8b8a89888786858483828180
4667145 [L1] Cache hit from L2: addr = 182, data = 82
4667145 [TEST] CPU read @0x56d
4667155 [L1] Cache miss: addr = 56d
4667235 [L2] Cache miss: addr = 56d
4668125 [MEM] Mem hit: addr = 182, data = 80
4668135 [L2] Cache Allocate: addr = 56d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4668145 [L1] Cache Allocate: addr = 56d data = 8f8e8d8c8b8a89888786858483828180
4668145 [L1] Cache hit from L2: addr = 56d, data = 8d
4668145 [TEST] CPU read @0x0dc
4668155 [L1] Cache miss: addr = 0dc
4668235 [L2] Cache miss: addr = 0dc
4669125 [MEM] Mem hit: addr = 56d, data = 60
4669135 [L2] Cache Allocate: addr = 0dc data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4669145 [L1] Cache Allocate: addr = 0dc data = 7f7e7d7c7b7a79787776757473727170
4669145 [L1] Cache hit from L2: addr = 0dc, data = 7c
4669145 [TEST] CPU read @0x033
4669155 [L1] Cache miss: addr = 033
4669235 [L2] Cache miss: addr = 033
4670125 [MEM] Mem hit: addr = 0dc, data = c0
4670135 [L2] Cache Allocate: addr = 033 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4670145 [L1] Cache Allocate: addr = 033 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4670145 [L1] Cache hit from L2: addr = 033, data = d3
4670145 [TEST] CPU read @0x1b1
4670155 [L1] Cache miss: addr = 1b1
4670235 [L2] Cache miss: addr = 1b1
4671125 [MEM] Mem hit: addr = 033, data = 20
4671135 [L2] Cache Allocate: addr = 1b1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4671145 [L1] Cache Allocate: addr = 1b1 data = 3f3e3d3c3b3a39383736353433323130
4671145 [L1] Cache hit from L2: addr = 1b1, data = 31
4671145 [TEST] CPU read @0x3a5
4671155 [L1] Cache miss: addr = 3a5
4671235 [L2] Cache miss: addr = 3a5
4672125 [MEM] Mem hit: addr = 1b1, data = a0
4672135 [L2] Cache Allocate: addr = 3a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4672145 [L1] Cache Allocate: addr = 3a5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4672145 [L1] Cache hit from L2: addr = 3a5, data = a5
4672145 [TEST] CPU read @0x3ee
4672155 [L1] Cache miss: addr = 3ee
4672235 [L2] Cache hit: addr = 3ee, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4672245 [L1] Cache Allocate: addr = 3ee data = 6f6e6d6c6b6a69686766656463626160
4672245 [L1] Cache hit from L2: addr = 3ee, data = 6e
4672245 [TEST] CPU read @0x436
4672255 [L1] Cache miss: addr = 436
4672335 [L2] Cache miss: addr = 436
4673125 [MEM] Mem hit: addr = 3a5, data = a0
4673135 [L2] Cache Allocate: addr = 436 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4673145 [L1] Cache Allocate: addr = 436 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4673145 [L1] Cache hit from L2: addr = 436, data = b6
4673145 [TEST] CPU read @0x342
4673155 [L1] Cache miss: addr = 342
4673235 [L2] Cache miss: addr = 342
4674125 [MEM] Mem hit: addr = 436, data = 20
4674135 [L2] Cache Allocate: addr = 342 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4674145 [L1] Cache Allocate: addr = 342 data = 2f2e2d2c2b2a29282726252423222120
4674145 [L1] Cache hit from L2: addr = 342, data = 22
4674145 [TEST] CPU read @0x5ca
4674155 [L1] Cache miss: addr = 5ca
4674235 [L2] Cache hit: addr = 5ca, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4674245 [L1] Cache Allocate: addr = 5ca data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4674245 [L1] Cache hit from L2: addr = 5ca, data = aa
4674245 [TEST] CPU read @0x22d
4674255 [L1] Cache hit: addr = 22d, data = ed
4674265 [TEST] CPU read @0x27f
4674275 [L1] Cache miss: addr = 27f
4674335 [L2] Cache miss: addr = 27f
4675125 [MEM] Mem hit: addr = 342, data = 40
4675135 [L2] Cache Allocate: addr = 27f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4675145 [L1] Cache Allocate: addr = 27f data = 5f5e5d5c5b5a59585756555453525150
4675145 [L1] Cache hit from L2: addr = 27f, data = 5f
4675145 [TEST] CPU read @0x0e7
4675155 [L1] Cache miss: addr = 0e7
4675235 [L2] Cache miss: addr = 0e7
4676125 [MEM] Mem hit: addr = 27f, data = 60
4676135 [L2] Cache Allocate: addr = 0e7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4676145 [L1] Cache Allocate: addr = 0e7 data = 6f6e6d6c6b6a69686766656463626160
4676145 [L1] Cache hit from L2: addr = 0e7, data = 67
4676145 [TEST] CPU read @0x162
4676155 [L1] Cache miss: addr = 162
4676235 [L2] Cache hit: addr = 162, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4676245 [L1] Cache Allocate: addr = 162 data = 4f4e4d4c4b4a49484746454443424140
4676245 [L1] Cache hit from L2: addr = 162, data = 42
4676245 [TEST] CPU read @0x5b2
4676255 [L1] Cache hit: addr = 5b2, data = 92
4676265 [TEST] CPU read @0x660
4676275 [L1] Cache miss: addr = 660
4676335 [L2] Cache miss: addr = 660
4677125 [MEM] Mem hit: addr = 0e7, data = e0
4677135 [L2] Cache Allocate: addr = 660 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4677145 [L1] Cache Allocate: addr = 660 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4677145 [L1] Cache hit from L2: addr = 660, data = e0
4677145 [TEST] CPU read @0x506
4677155 [L1] Cache miss: addr = 506
4677235 [L2] Cache miss: addr = 506
4678125 [MEM] Mem hit: addr = 660, data = 60
4678135 [L2] Cache Allocate: addr = 506 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4678145 [L1] Cache Allocate: addr = 506 data = 6f6e6d6c6b6a69686766656463626160
4678145 [L1] Cache hit from L2: addr = 506, data = 66
4678145 [TEST] CPU read @0x19e
4678155 [L1] Cache miss: addr = 19e
4678235 [L2] Cache miss: addr = 19e
4679125 [MEM] Mem hit: addr = 506, data = 00
4679135 [L2] Cache Allocate: addr = 19e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4679145 [L1] Cache Allocate: addr = 19e data = 1f1e1d1c1b1a19181716151413121110
4679145 [L1] Cache hit from L2: addr = 19e, data = 1e
4679145 [TEST] CPU read @0x316
4679155 [L1] Cache miss: addr = 316
4679235 [L2] Cache miss: addr = 316
4680125 [MEM] Mem hit: addr = 19e, data = 80
4680135 [L2] Cache Allocate: addr = 316 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4680145 [L1] Cache Allocate: addr = 316 data = 9f9e9d9c9b9a99989796959493929190
4680145 [L1] Cache hit from L2: addr = 316, data = 96
4680145 [TEST] CPU read @0x4e3
4680155 [L1] Cache miss: addr = 4e3
4680235 [L2] Cache hit: addr = 4e3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4680245 [L1] Cache Allocate: addr = 4e3 data = 8f8e8d8c8b8a89888786858483828180
4680245 [L1] Cache hit from L2: addr = 4e3, data = 83
4680245 [TEST] CPU read @0x510
4680255 [L1] Cache miss: addr = 510
4680335 [L2] Cache miss: addr = 510
4681125 [MEM] Mem hit: addr = 316, data = 00
4681135 [L2] Cache Allocate: addr = 510 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4681145 [L1] Cache Allocate: addr = 510 data = 1f1e1d1c1b1a19181716151413121110
4681145 [L1] Cache hit from L2: addr = 510, data = 10
4681145 [TEST] CPU read @0x378
4681155 [L1] Cache hit: addr = 378, data = c8
4681165 [TEST] CPU read @0x4b9
4681175 [L1] Cache miss: addr = 4b9
4681235 [L2] Cache miss: addr = 4b9
4682125 [MEM] Mem hit: addr = 510, data = 00
4682135 [L2] Cache Allocate: addr = 4b9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4682145 [L1] Cache Allocate: addr = 4b9 data = 1f1e1d1c1b1a19181716151413121110
4682145 [L1] Cache hit from L2: addr = 4b9, data = 19
4682145 [TEST] CPU read @0x200
4682155 [L1] Cache miss: addr = 200
4682235 [L2] Cache miss: addr = 200
4683125 [MEM] Mem hit: addr = 4b9, data = a0
4683135 [L2] Cache Allocate: addr = 200 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4683145 [L1] Cache Allocate: addr = 200 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4683145 [L1] Cache hit from L2: addr = 200, data = a0
4683145 [TEST] CPU read @0x789
4683155 [L1] Cache miss: addr = 789
4683235 [L2] Cache miss: addr = 789
4684125 [MEM] Mem hit: addr = 200, data = 00
4684135 [L2] Cache Allocate: addr = 789 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4684145 [L1] Cache Allocate: addr = 789 data = 0f0e0d0c0b0a09080706050403020100
4684145 [L1] Cache hit from L2: addr = 789, data = 09
4684145 [TEST] CPU read @0x7cb
4684155 [L1] Cache miss: addr = 7cb
4684235 [L2] Cache hit: addr = 7cb, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4684245 [L1] Cache Allocate: addr = 7cb data = 4f4e4d4c4b4a49484746454443424140
4684245 [L1] Cache hit from L2: addr = 7cb, data = 4b
4684245 [TEST] CPU read @0x31a
4684255 [L1] Cache miss: addr = 31a
4684335 [L2] Cache miss: addr = 31a
4685125 [MEM] Mem hit: addr = 789, data = 80
4685135 [L2] Cache Allocate: addr = 31a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4685145 [L1] Cache Allocate: addr = 31a data = 9f9e9d9c9b9a99989796959493929190
4685145 [L1] Cache hit from L2: addr = 31a, data = 9a
4685145 [TEST] CPU read @0x25e
4685155 [L1] Cache miss: addr = 25e
4685235 [L2] Cache hit: addr = 25e, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4685245 [L1] Cache Allocate: addr = 25e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4685245 [L1] Cache hit from L2: addr = 25e, data = ee
4685245 [TEST] CPU read @0x280
4685255 [L1] Cache miss: addr = 280
4685335 [L2] Cache miss: addr = 280
4686125 [MEM] Mem hit: addr = 31a, data = 00
4686135 [L2] Cache Allocate: addr = 280 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4686145 [L1] Cache Allocate: addr = 280 data = 0f0e0d0c0b0a09080706050403020100
4686145 [L1] Cache hit from L2: addr = 280, data = 00
4686145 [TEST] CPU read @0x7dc
4686155 [L1] Cache miss: addr = 7dc
4686235 [L2] Cache hit: addr = 7dc, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4686245 [L1] Cache Allocate: addr = 7dc data = 4f4e4d4c4b4a49484746454443424140
4686245 [L1] Cache hit from L2: addr = 7dc, data = 4c
4686245 [TEST] CPU read @0x4d0
4686255 [L1] Cache miss: addr = 4d0
4686335 [L2] Cache hit: addr = 4d0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4686345 [L1] Cache Allocate: addr = 4d0 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4686345 [L1] Cache hit from L2: addr = 4d0, data = e0
4686345 [TEST] CPU read @0x3ad
4686355 [L1] Cache miss: addr = 3ad
4686435 [L2] Cache miss: addr = 3ad
4687125 [MEM] Mem hit: addr = 280, data = 80
4687135 [L2] Cache Allocate: addr = 3ad data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4687145 [L1] Cache Allocate: addr = 3ad data = 8f8e8d8c8b8a89888786858483828180
4687145 [L1] Cache hit from L2: addr = 3ad, data = 8d
4687145 [TEST] CPU read @0x796
4687155 [L1] Cache miss: addr = 796
4687235 [L2] Cache miss: addr = 796
4688125 [MEM] Mem hit: addr = 3ad, data = a0
4688135 [L2] Cache Allocate: addr = 796 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4688145 [L1] Cache Allocate: addr = 796 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4688145 [L1] Cache hit from L2: addr = 796, data = b6
4688145 [TEST] CPU read @0x013
4688155 [L1] Cache miss: addr = 013
4688235 [L2] Cache miss: addr = 013
4689125 [MEM] Mem hit: addr = 796, data = 80
4689135 [L2] Cache Allocate: addr = 013 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4689145 [L1] Cache Allocate: addr = 013 data = 9f9e9d9c9b9a99989796959493929190
4689145 [L1] Cache hit from L2: addr = 013, data = 93
4689145 [TEST] CPU read @0x202
4689155 [L1] Cache miss: addr = 202
4689235 [L2] Cache miss: addr = 202
4690125 [MEM] Mem hit: addr = 013, data = 00
4690135 [L2] Cache Allocate: addr = 202 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4690145 [L1] Cache Allocate: addr = 202 data = 0f0e0d0c0b0a09080706050403020100
4690145 [L1] Cache hit from L2: addr = 202, data = 02
4690145 [TEST] CPU read @0x537
4690155 [L1] Cache miss: addr = 537
4690235 [L2] Cache miss: addr = 537
4691125 [MEM] Mem hit: addr = 202, data = 00
4691135 [L2] Cache Allocate: addr = 537 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4691145 [L1] Cache Allocate: addr = 537 data = 1f1e1d1c1b1a19181716151413121110
4691145 [L1] Cache hit from L2: addr = 537, data = 17
4691145 [TEST] CPU read @0x471
4691155 [L1] Cache miss: addr = 471
4691235 [L2] Cache miss: addr = 471
4692125 [MEM] Mem hit: addr = 537, data = 20
4692135 [L2] Cache Allocate: addr = 471 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4692145 [L1] Cache Allocate: addr = 471 data = 3f3e3d3c3b3a39383736353433323130
4692145 [L1] Cache hit from L2: addr = 471, data = 31
4692145 [TEST] CPU read @0x446
4692155 [L1] Cache miss: addr = 446
4692235 [L2] Cache miss: addr = 446
4693125 [MEM] Mem hit: addr = 471, data = 60
4693135 [L2] Cache Allocate: addr = 446 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4693145 [L1] Cache Allocate: addr = 446 data = 6f6e6d6c6b6a69686766656463626160
4693145 [L1] Cache hit from L2: addr = 446, data = 66
4693145 [TEST] CPU read @0x2ea
4693155 [L1] Cache hit: addr = 2ea, data = ca
4693165 [TEST] CPU read @0x5bf
4693175 [L1] Cache hit: addr = 5bf, data = 9f
4693185 [TEST] CPU read @0x5a9
4693195 [L1] Cache miss: addr = 5a9
4693235 [L2] Cache hit: addr = 5a9, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4693245 [L1] Cache Allocate: addr = 5a9 data = 8f8e8d8c8b8a89888786858483828180
4693245 [L1] Cache hit from L2: addr = 5a9, data = 89
4693245 [TEST] CPU read @0x670
4693255 [L1] Cache miss: addr = 670
4693335 [L2] Cache miss: addr = 670
4694125 [MEM] Mem hit: addr = 446, data = 40
4694135 [L2] Cache Allocate: addr = 670 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4694145 [L1] Cache Allocate: addr = 670 data = 5f5e5d5c5b5a59585756555453525150
4694145 [L1] Cache hit from L2: addr = 670, data = 50
4694145 [TEST] CPU read @0x052
4694155 [L1] Cache miss: addr = 052
4694235 [L2] Cache miss: addr = 052
4695125 [MEM] Mem hit: addr = 670, data = 60
4695135 [L2] Cache Allocate: addr = 052 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4695145 [L1] Cache Allocate: addr = 052 data = 7f7e7d7c7b7a79787776757473727170
4695145 [L1] Cache hit from L2: addr = 052, data = 72
4695145 [TEST] CPU read @0x144
4695155 [L1] Cache miss: addr = 144
4695235 [L2] Cache miss: addr = 144
4696125 [MEM] Mem hit: addr = 052, data = 40
4696135 [L2] Cache Allocate: addr = 144 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4696145 [L1] Cache Allocate: addr = 144 data = 4f4e4d4c4b4a49484746454443424140
4696145 [L1] Cache hit from L2: addr = 144, data = 44
4696145 [TEST] CPU read @0x012
4696155 [L1] Cache miss: addr = 012
4696235 [L2] Cache miss: addr = 012
4697125 [MEM] Mem hit: addr = 144, data = 40
4697135 [L2] Cache Allocate: addr = 012 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4697145 [L1] Cache Allocate: addr = 012 data = 5f5e5d5c5b5a59585756555453525150
4697145 [L1] Cache hit from L2: addr = 012, data = 52
4697145 [TEST] CPU read @0x62c
4697155 [L1] Cache miss: addr = 62c
4697235 [L2] Cache miss: addr = 62c
4698125 [MEM] Mem hit: addr = 012, data = 00
4698135 [L2] Cache Allocate: addr = 62c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4698145 [L1] Cache Allocate: addr = 62c data = 0f0e0d0c0b0a09080706050403020100
4698145 [L1] Cache hit from L2: addr = 62c, data = 0c
4698145 [TEST] CPU read @0x684
4698155 [L1] Cache miss: addr = 684
4698235 [L2] Cache miss: addr = 684
4699125 [MEM] Mem hit: addr = 62c, data = 20
4699135 [L2] Cache Allocate: addr = 684 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4699145 [L1] Cache Allocate: addr = 684 data = 2f2e2d2c2b2a29282726252423222120
4699145 [L1] Cache hit from L2: addr = 684, data = 24
4699145 [TEST] CPU read @0x2c5
4699155 [L1] Cache miss: addr = 2c5
4699235 [L2] Cache miss: addr = 2c5
4700125 [MEM] Mem hit: addr = 684, data = 80
4700135 [L2] Cache Allocate: addr = 2c5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4700145 [L1] Cache Allocate: addr = 2c5 data = 8f8e8d8c8b8a89888786858483828180
4700145 [L1] Cache hit from L2: addr = 2c5, data = 85
4700145 [TEST] CPU read @0x371
4700155 [L1] Cache hit: addr = 371, data = c1
4700165 [TEST] CPU read @0x4c3
4700175 [L1] Cache hit: addr = 4c3, data = e3
4700185 [TEST] CPU read @0x4a3
4700195 [L1] Cache miss: addr = 4a3
4700235 [L2] Cache miss: addr = 4a3
4701125 [MEM] Mem hit: addr = 2c5, data = c0
4701135 [L2] Cache Allocate: addr = 4a3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4701145 [L1] Cache Allocate: addr = 4a3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4701145 [L1] Cache hit from L2: addr = 4a3, data = c3
4701145 [TEST] CPU read @0x197
4701155 [L1] Cache miss: addr = 197
4701235 [L2] Cache miss: addr = 197
4702125 [MEM] Mem hit: addr = 4a3, data = a0
4702135 [L2] Cache Allocate: addr = 197 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4702145 [L1] Cache Allocate: addr = 197 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4702145 [L1] Cache hit from L2: addr = 197, data = b7
4702145 [TEST] CPU read @0x177
4702155 [L1] Cache miss: addr = 177
4702235 [L2] Cache hit: addr = 177, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4702245 [L1] Cache Allocate: addr = 177 data = 4f4e4d4c4b4a49484746454443424140
4702245 [L1] Cache hit from L2: addr = 177, data = 47
4702245 [TEST] CPU read @0x52e
4702255 [L1] Cache miss: addr = 52e
4702335 [L2] Cache miss: addr = 52e
4703125 [MEM] Mem hit: addr = 197, data = 80
4703135 [L2] Cache Allocate: addr = 52e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4703145 [L1] Cache Allocate: addr = 52e data = 8f8e8d8c8b8a89888786858483828180
4703145 [L1] Cache hit from L2: addr = 52e, data = 8e
4703145 [TEST] CPU read @0x3ee
4703155 [L1] Cache miss: addr = 3ee
4703235 [L2] Cache hit: addr = 3ee, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4703245 [L1] Cache Allocate: addr = 3ee data = 6f6e6d6c6b6a69686766656463626160
4703245 [L1] Cache hit from L2: addr = 3ee, data = 6e
4703245 [TEST] CPU read @0x568
4703255 [L1] Cache miss: addr = 568
4703335 [L2] Cache miss: addr = 568
4704125 [MEM] Mem hit: addr = 52e, data = 20
4704135 [L2] Cache Allocate: addr = 568 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4704145 [L1] Cache Allocate: addr = 568 data = 2f2e2d2c2b2a29282726252423222120
4704145 [L1] Cache hit from L2: addr = 568, data = 28
4704145 [TEST] CPU read @0x129
4704155 [L1] Cache miss: addr = 129
4704235 [L2] Cache miss: addr = 129
4705125 [MEM] Mem hit: addr = 568, data = 60
4705135 [L2] Cache Allocate: addr = 129 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4705145 [L1] Cache Allocate: addr = 129 data = 6f6e6d6c6b6a69686766656463626160
4705145 [L1] Cache hit from L2: addr = 129, data = 69
4705145 [TEST] CPU read @0x0e7
4705155 [L1] Cache miss: addr = 0e7
4705235 [L2] Cache miss: addr = 0e7
4706125 [MEM] Mem hit: addr = 129, data = 20
4706135 [L2] Cache Allocate: addr = 0e7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4706145 [L1] Cache Allocate: addr = 0e7 data = 2f2e2d2c2b2a29282726252423222120
4706145 [L1] Cache hit from L2: addr = 0e7, data = 27
4706145 [TEST] CPU read @0x1d7
4706155 [L1] Cache miss: addr = 1d7
4706235 [L2] Cache miss: addr = 1d7
4707125 [MEM] Mem hit: addr = 0e7, data = e0
4707135 [L2] Cache Allocate: addr = 1d7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4707145 [L1] Cache Allocate: addr = 1d7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4707145 [L1] Cache hit from L2: addr = 1d7, data = f7
4707145 [TEST] CPU read @0x38b
4707155 [L1] Cache miss: addr = 38b
4707235 [L2] Cache miss: addr = 38b
4708125 [MEM] Mem hit: addr = 1d7, data = c0
4708135 [L2] Cache Allocate: addr = 38b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4708145 [L1] Cache Allocate: addr = 38b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4708145 [L1] Cache hit from L2: addr = 38b, data = cb
4708145 [TEST] CPU read @0x267
4708155 [L1] Cache miss: addr = 267
4708235 [L2] Cache miss: addr = 267
4709125 [MEM] Mem hit: addr = 38b, data = 80
4709135 [L2] Cache Allocate: addr = 267 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4709145 [L1] Cache Allocate: addr = 267 data = 8f8e8d8c8b8a89888786858483828180
4709145 [L1] Cache hit from L2: addr = 267, data = 87
4709145 [TEST] CPU read @0x5d1
4709155 [L1] Cache miss: addr = 5d1
4709235 [L2] Cache hit: addr = 5d1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4709245 [L1] Cache Allocate: addr = 5d1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4709245 [L1] Cache hit from L2: addr = 5d1, data = a1
4709245 [TEST] CPU read @0x772
4709255 [L1] Cache miss: addr = 772
4709335 [L2] Cache miss: addr = 772
4710125 [MEM] Mem hit: addr = 267, data = 60
4710135 [L2] Cache Allocate: addr = 772 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4710145 [L1] Cache Allocate: addr = 772 data = 7f7e7d7c7b7a79787776757473727170
4710145 [L1] Cache hit from L2: addr = 772, data = 72
4710145 [TEST] CPU read @0x19e
4710155 [L1] Cache miss: addr = 19e
4710235 [L2] Cache miss: addr = 19e
4711125 [MEM] Mem hit: addr = 772, data = 60
4711135 [L2] Cache Allocate: addr = 19e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4711145 [L1] Cache Allocate: addr = 19e data = 7f7e7d7c7b7a79787776757473727170
4711145 [L1] Cache hit from L2: addr = 19e, data = 7e
4711145 [TEST] CPU read @0x4de
4711155 [L1] Cache miss: addr = 4de
4711235 [L2] Cache hit: addr = 4de, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4711245 [L1] Cache Allocate: addr = 4de data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4711245 [L1] Cache hit from L2: addr = 4de, data = ee
4711245 [TEST] CPU read @0x526
4711255 [L1] Cache miss: addr = 526
4711335 [L2] Cache miss: addr = 526
4712125 [MEM] Mem hit: addr = 19e, data = 80
4712135 [L2] Cache Allocate: addr = 526 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4712145 [L1] Cache Allocate: addr = 526 data = 8f8e8d8c8b8a89888786858483828180
4712145 [L1] Cache hit from L2: addr = 526, data = 86
4712145 [TEST] CPU read @0x231
4712155 [L1] Cache miss: addr = 231
4712235 [L2] Cache hit: addr = 231, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4712245 [L1] Cache Allocate: addr = 231 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4712245 [L1] Cache hit from L2: addr = 231, data = e1
4712245 [TEST] CPU read @0x12a
4712255 [L1] Cache miss: addr = 12a
4712335 [L2] Cache miss: addr = 12a
4713125 [MEM] Mem hit: addr = 526, data = 20
4713135 [L2] Cache Allocate: addr = 12a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4713145 [L1] Cache Allocate: addr = 12a data = 2f2e2d2c2b2a29282726252423222120
4713145 [L1] Cache hit from L2: addr = 12a, data = 2a
4713145 [TEST] CPU read @0x109
4713155 [L1] Cache miss: addr = 109
4713235 [L2] Cache miss: addr = 109
4714125 [MEM] Mem hit: addr = 12a, data = 20
4714135 [L2] Cache Allocate: addr = 109 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4714145 [L1] Cache Allocate: addr = 109 data = 2f2e2d2c2b2a29282726252423222120
4714145 [L1] Cache hit from L2: addr = 109, data = 29
4714145 [TEST] CPU read @0x6a9
4714155 [L1] Cache miss: addr = 6a9
4714235 [L2] Cache miss: addr = 6a9
4715125 [MEM] Mem hit: addr = 109, data = 00
4715135 [L2] Cache Allocate: addr = 6a9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4715145 [L1] Cache Allocate: addr = 6a9 data = 0f0e0d0c0b0a09080706050403020100
4715145 [L1] Cache hit from L2: addr = 6a9, data = 09
4715145 [TEST] CPU read @0x15c
4715155 [L1] Cache miss: addr = 15c
4715235 [L2] Cache miss: addr = 15c
4716125 [MEM] Mem hit: addr = 6a9, data = a0
4716135 [L2] Cache Allocate: addr = 15c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4716145 [L1] Cache Allocate: addr = 15c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4716145 [L1] Cache hit from L2: addr = 15c, data = bc
4716145 [TEST] CPU read @0x74a
4716155 [L1] Cache miss: addr = 74a
4716235 [L2] Cache miss: addr = 74a
4717125 [MEM] Mem hit: addr = 15c, data = 40
4717135 [L2] Cache Allocate: addr = 74a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4717145 [L1] Cache Allocate: addr = 74a data = 4f4e4d4c4b4a49484746454443424140
4717145 [L1] Cache hit from L2: addr = 74a, data = 4a
4717145 [TEST] CPU read @0x787
4717155 [L1] Cache miss: addr = 787
4717235 [L2] Cache miss: addr = 787
4718125 [MEM] Mem hit: addr = 74a, data = 40
4718135 [L2] Cache Allocate: addr = 787 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4718145 [L1] Cache Allocate: addr = 787 data = 4f4e4d4c4b4a49484746454443424140
4718145 [L1] Cache hit from L2: addr = 787, data = 47
4718145 [TEST] CPU read @0x70c
4718155 [L1] Cache miss: addr = 70c
4718235 [L2] Cache miss: addr = 70c
4719125 [MEM] Mem hit: addr = 787, data = 80
4719135 [L2] Cache Allocate: addr = 70c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4719145 [L1] Cache Allocate: addr = 70c data = 8f8e8d8c8b8a89888786858483828180
4719145 [L1] Cache hit from L2: addr = 70c, data = 8c
4719145 [TEST] CPU read @0x54e
4719155 [L1] Cache miss: addr = 54e
4719235 [L2] Cache hit: addr = 54e, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4719245 [L1] Cache Allocate: addr = 54e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4719245 [L1] Cache hit from L2: addr = 54e, data = ce
4719245 [TEST] CPU read @0x0fd
4719255 [L1] Cache miss: addr = 0fd
4719335 [L2] Cache miss: addr = 0fd
4720125 [MEM] Mem hit: addr = 70c, data = 00
4720135 [L2] Cache Allocate: addr = 0fd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4720145 [L1] Cache Allocate: addr = 0fd data = 1f1e1d1c1b1a19181716151413121110
4720145 [L1] Cache hit from L2: addr = 0fd, data = 1d
4720145 [TEST] CPU read @0x076
4720155 [L1] Cache miss: addr = 076
4720235 [L2] Cache miss: addr = 076
4721125 [MEM] Mem hit: addr = 0fd, data = e0
4721135 [L2] Cache Allocate: addr = 076 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4721145 [L1] Cache Allocate: addr = 076 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4721145 [L1] Cache hit from L2: addr = 076, data = f6
4721145 [TEST] CPU read @0x5d5
4721155 [L1] Cache miss: addr = 5d5
4721235 [L2] Cache hit: addr = 5d5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4721245 [L1] Cache Allocate: addr = 5d5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4721245 [L1] Cache hit from L2: addr = 5d5, data = a5
4721245 [TEST] CPU read @0x2de
4721255 [L1] Cache miss: addr = 2de
4721335 [L2] Cache miss: addr = 2de
4722125 [MEM] Mem hit: addr = 076, data = 60
4722135 [L2] Cache Allocate: addr = 2de data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4722145 [L1] Cache Allocate: addr = 2de data = 7f7e7d7c7b7a79787776757473727170
4722145 [L1] Cache hit from L2: addr = 2de, data = 7e
4722145 [TEST] CPU read @0x033
4722155 [L1] Cache miss: addr = 033
4722235 [L2] Cache miss: addr = 033
4723125 [MEM] Mem hit: addr = 2de, data = c0
4723135 [L2] Cache Allocate: addr = 033 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4723145 [L1] Cache Allocate: addr = 033 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4723145 [L1] Cache hit from L2: addr = 033, data = d3
4723145 [TEST] CPU read @0x00b
4723155 [L1] Cache miss: addr = 00b
4723235 [L2] Cache miss: addr = 00b
4724125 [MEM] Mem hit: addr = 033, data = 20
4724135 [L2] Cache Allocate: addr = 00b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4724145 [L1] Cache Allocate: addr = 00b data = 2f2e2d2c2b2a29282726252423222120
4724145 [L1] Cache hit from L2: addr = 00b, data = 2b
4724145 [TEST] CPU read @0x297
4724155 [L1] Cache miss: addr = 297
4724235 [L2] Cache miss: addr = 297
4725125 [MEM] Mem hit: addr = 00b, data = 00
4725135 [L2] Cache Allocate: addr = 297 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4725145 [L1] Cache Allocate: addr = 297 data = 1f1e1d1c1b1a19181716151413121110
4725145 [L1] Cache hit from L2: addr = 297, data = 17
4725145 [TEST] CPU read @0x4f8
4725155 [L1] Cache miss: addr = 4f8
4725235 [L2] Cache hit: addr = 4f8, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4725245 [L1] Cache Allocate: addr = 4f8 data = 8f8e8d8c8b8a89888786858483828180
4725245 [L1] Cache hit from L2: addr = 4f8, data = 88
4725245 [TEST] CPU read @0x533
4725255 [L1] Cache miss: addr = 533
4725335 [L2] Cache miss: addr = 533
4726125 [MEM] Mem hit: addr = 297, data = 80
4726135 [L2] Cache Allocate: addr = 533 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4726145 [L1] Cache Allocate: addr = 533 data = 9f9e9d9c9b9a99989796959493929190
4726145 [L1] Cache hit from L2: addr = 533, data = 93
4726145 [TEST] CPU read @0x528
4726155 [L1] Cache miss: addr = 528
4726235 [L2] Cache hit: addr = 528, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4726245 [L1] Cache Allocate: addr = 528 data = 8f8e8d8c8b8a89888786858483828180
4726245 [L1] Cache hit from L2: addr = 528, data = 88
4726245 [TEST] CPU read @0x6e8
4726255 [L1] Cache miss: addr = 6e8
4726335 [L2] Cache miss: addr = 6e8
4727125 [MEM] Mem hit: addr = 533, data = 20
4727135 [L2] Cache Allocate: addr = 6e8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4727145 [L1] Cache Allocate: addr = 6e8 data = 2f2e2d2c2b2a29282726252423222120
4727145 [L1] Cache hit from L2: addr = 6e8, data = 28
4727145 [TEST] CPU read @0x3d8
4727155 [L1] Cache miss: addr = 3d8
4727235 [L2] Cache miss: addr = 3d8
4728125 [MEM] Mem hit: addr = 6e8, data = e0
4728135 [L2] Cache Allocate: addr = 3d8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4728145 [L1] Cache Allocate: addr = 3d8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4728145 [L1] Cache hit from L2: addr = 3d8, data = f8
4728145 [TEST] CPU read @0x565
4728155 [L1] Cache miss: addr = 565
4728235 [L2] Cache miss: addr = 565
4729125 [MEM] Mem hit: addr = 3d8, data = c0
4729135 [L2] Cache Allocate: addr = 565 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4729145 [L1] Cache Allocate: addr = 565 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4729145 [L1] Cache hit from L2: addr = 565, data = c5
4729145 [TEST] CPU read @0x01a
4729155 [L1] Cache miss: addr = 01a
4729235 [L2] Cache miss: addr = 01a
4730125 [MEM] Mem hit: addr = 565, data = 60
4730135 [L2] Cache Allocate: addr = 01a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4730145 [L1] Cache Allocate: addr = 01a data = 7f7e7d7c7b7a79787776757473727170
4730145 [L1] Cache hit from L2: addr = 01a, data = 7a
4730145 [TEST] CPU read @0x1cf
4730155 [L1] Cache miss: addr = 1cf
4730235 [L2] Cache miss: addr = 1cf
4731125 [MEM] Mem hit: addr = 01a, data = 00
4731135 [L2] Cache Allocate: addr = 1cf data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4731145 [L1] Cache Allocate: addr = 1cf data = 0f0e0d0c0b0a09080706050403020100
4731145 [L1] Cache hit from L2: addr = 1cf, data = 0f
4731145 [TEST] CPU read @0x4e0
4731155 [L1] Cache miss: addr = 4e0
4731235 [L2] Cache hit: addr = 4e0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4731245 [L1] Cache Allocate: addr = 4e0 data = 8f8e8d8c8b8a89888786858483828180
4731245 [L1] Cache hit from L2: addr = 4e0, data = 80
4731245 [TEST] CPU read @0x22f
4731255 [L1] Cache hit: addr = 22f, data = ef
4731265 [TEST] CPU read @0x346
4731275 [L1] Cache miss: addr = 346
4731335 [L2] Cache miss: addr = 346
4732125 [MEM] Mem hit: addr = 1cf, data = c0
4732135 [L2] Cache Allocate: addr = 346 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4732145 [L1] Cache Allocate: addr = 346 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4732145 [L1] Cache hit from L2: addr = 346, data = c6
4732145 [TEST] CPU read @0x329
4732155 [L1] Cache miss: addr = 329
4732235 [L2] Cache miss: addr = 329
4733125 [MEM] Mem hit: addr = 346, data = 40
4733135 [L2] Cache Allocate: addr = 329 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4733145 [L1] Cache Allocate: addr = 329 data = 4f4e4d4c4b4a49484746454443424140
4733145 [L1] Cache hit from L2: addr = 329, data = 49
4733145 [TEST] CPU read @0x182
4733155 [L1] Cache miss: addr = 182
4733235 [L2] Cache miss: addr = 182
4734125 [MEM] Mem hit: addr = 329, data = 20
4734135 [L2] Cache Allocate: addr = 182 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4734145 [L1] Cache Allocate: addr = 182 data = 2f2e2d2c2b2a29282726252423222120
4734145 [L1] Cache hit from L2: addr = 182, data = 22
4734145 [TEST] CPU read @0x5e5
4734155 [L1] Cache miss: addr = 5e5
4734235 [L2] Cache miss: addr = 5e5
4735125 [MEM] Mem hit: addr = 182, data = 80
4735135 [L2] Cache Allocate: addr = 5e5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4735145 [L1] Cache Allocate: addr = 5e5 data = 8f8e8d8c8b8a89888786858483828180
4735145 [L1] Cache hit from L2: addr = 5e5, data = 85
4735145 [TEST] CPU read @0x0ef
4735155 [L1] Cache miss: addr = 0ef
4735235 [L2] Cache miss: addr = 0ef
4736125 [MEM] Mem hit: addr = 5e5, data = e0
4736135 [L2] Cache Allocate: addr = 0ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4736145 [L1] Cache Allocate: addr = 0ef data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4736145 [L1] Cache hit from L2: addr = 0ef, data = ef
4736145 [TEST] CPU read @0x2b3
4736155 [L1] Cache miss: addr = 2b3
4736235 [L2] Cache miss: addr = 2b3
4737125 [MEM] Mem hit: addr = 0ef, data = e0
4737135 [L2] Cache Allocate: addr = 2b3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4737145 [L1] Cache Allocate: addr = 2b3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4737145 [L1] Cache hit from L2: addr = 2b3, data = f3
4737145 [TEST] CPU read @0x536
4737155 [L1] Cache miss: addr = 536
4737235 [L2] Cache miss: addr = 536
4738125 [MEM] Mem hit: addr = 2b3, data = a0
4738135 [L2] Cache Allocate: addr = 536 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4738145 [L1] Cache Allocate: addr = 536 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4738145 [L1] Cache hit from L2: addr = 536, data = b6
4738145 [TEST] CPU read @0x272
4738155 [L1] Cache miss: addr = 272
4738235 [L2] Cache miss: addr = 272
4739125 [MEM] Mem hit: addr = 536, data = 20
4739135 [L2] Cache Allocate: addr = 272 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4739145 [L1] Cache Allocate: addr = 272 data = 3f3e3d3c3b3a39383736353433323130
4739145 [L1] Cache hit from L2: addr = 272, data = 32
4739145 [TEST] CPU read @0x4d8
4739155 [L1] Cache miss: addr = 4d8
4739235 [L2] Cache hit: addr = 4d8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4739245 [L1] Cache Allocate: addr = 4d8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4739245 [L1] Cache hit from L2: addr = 4d8, data = e8
4739245 [TEST] CPU read @0x236
4739255 [L1] Cache miss: addr = 236
4739335 [L2] Cache hit: addr = 236, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4739345 [L1] Cache Allocate: addr = 236 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4739345 [L1] Cache hit from L2: addr = 236, data = e6
4739345 [TEST] CPU read @0x1f0
4739355 [L1] Cache miss: addr = 1f0
4739435 [L2] Cache miss: addr = 1f0
4740125 [MEM] Mem hit: addr = 272, data = 60
4740135 [L2] Cache Allocate: addr = 1f0 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4740145 [L1] Cache Allocate: addr = 1f0 data = 7f7e7d7c7b7a79787776757473727170
4740145 [L1] Cache hit from L2: addr = 1f0, data = 70
4740145 [TEST] CPU read @0x0d0
4740155 [L1] Cache miss: addr = 0d0
4740235 [L2] Cache miss: addr = 0d0
4741125 [MEM] Mem hit: addr = 1f0, data = e0
4741135 [L2] Cache Allocate: addr = 0d0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4741145 [L1] Cache Allocate: addr = 0d0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4741145 [L1] Cache hit from L2: addr = 0d0, data = f0
4741145 [TEST] CPU read @0x1f0
4741155 [L1] Cache miss: addr = 1f0
4741235 [L2] Cache hit: addr = 1f0, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4741245 [L1] Cache Allocate: addr = 1f0 data = 6f6e6d6c6b6a69686766656463626160
4741245 [L1] Cache hit from L2: addr = 1f0, data = 60
4741245 [TEST] CPU read @0x791
4741255 [L1] Cache miss: addr = 791
4741335 [L2] Cache miss: addr = 791
4742125 [MEM] Mem hit: addr = 0d0, data = c0
4742135 [L2] Cache Allocate: addr = 791 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4742145 [L1] Cache Allocate: addr = 791 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4742145 [L1] Cache hit from L2: addr = 791, data = d1
4742145 [TEST] CPU read @0x01b
4742155 [L1] Cache miss: addr = 01b
4742235 [L2] Cache miss: addr = 01b
4743125 [MEM] Mem hit: addr = 791, data = 80
4743135 [L2] Cache Allocate: addr = 01b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4743145 [L1] Cache Allocate: addr = 01b data = 9f9e9d9c9b9a99989796959493929190
4743145 [L1] Cache hit from L2: addr = 01b, data = 9b
4743145 [TEST] CPU read @0x1e5
4743155 [L1] Cache miss: addr = 1e5
4743235 [L2] Cache hit: addr = 1e5, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4743245 [L1] Cache Allocate: addr = 1e5 data = 6f6e6d6c6b6a69686766656463626160
4743245 [L1] Cache hit from L2: addr = 1e5, data = 65
4743245 [TEST] CPU read @0x1cf
4743255 [L1] Cache miss: addr = 1cf
4743335 [L2] Cache miss: addr = 1cf
4744125 [MEM] Mem hit: addr = 01b, data = 00
4744135 [L2] Cache Allocate: addr = 1cf data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4744145 [L1] Cache Allocate: addr = 1cf data = 0f0e0d0c0b0a09080706050403020100
4744145 [L1] Cache hit from L2: addr = 1cf, data = 0f
4744145 [TEST] CPU read @0x50a
4744155 [L1] Cache miss: addr = 50a
4744235 [L2] Cache miss: addr = 50a
4745125 [MEM] Mem hit: addr = 1cf, data = c0
4745135 [L2] Cache Allocate: addr = 50a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4745145 [L1] Cache Allocate: addr = 50a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4745145 [L1] Cache hit from L2: addr = 50a, data = ca
4745145 [TEST] CPU read @0x479
4745155 [L1] Cache miss: addr = 479
4745235 [L2] Cache miss: addr = 479
4746125 [MEM] Mem hit: addr = 50a, data = 00
4746135 [L2] Cache Allocate: addr = 479 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4746145 [L1] Cache Allocate: addr = 479 data = 1f1e1d1c1b1a19181716151413121110
4746145 [L1] Cache hit from L2: addr = 479, data = 19
4746145 [TEST] CPU read @0x6d8
4746155 [L1] Cache hit: addr = 6d8, data = b8
4746165 [TEST] CPU read @0x728
4746175 [L1] Cache miss: addr = 728
4746235 [L2] Cache miss: addr = 728
4747125 [MEM] Mem hit: addr = 479, data = 60
4747135 [L2] Cache Allocate: addr = 728 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4747145 [L1] Cache Allocate: addr = 728 data = 6f6e6d6c6b6a69686766656463626160
4747145 [L1] Cache hit from L2: addr = 728, data = 68
4747145 [TEST] CPU read @0x7b7
4747155 [L1] Cache miss: addr = 7b7
4747235 [L2] Cache miss: addr = 7b7
4748125 [MEM] Mem hit: addr = 728, data = 20
4748135 [L2] Cache Allocate: addr = 7b7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4748145 [L1] Cache Allocate: addr = 7b7 data = 3f3e3d3c3b3a39383736353433323130
4748145 [L1] Cache hit from L2: addr = 7b7, data = 37
4748145 [TEST] CPU read @0x7fe
4748155 [L1] Cache miss: addr = 7fe
4748235 [L2] Cache miss: addr = 7fe
4749125 [MEM] Mem hit: addr = 7b7, data = a0
4749135 [L2] Cache Allocate: addr = 7fe data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4749145 [L1] Cache Allocate: addr = 7fe data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4749145 [L1] Cache hit from L2: addr = 7fe, data = be
4749145 [TEST] CPU read @0x686
4749155 [L1] Cache miss: addr = 686
4749235 [L2] Cache miss: addr = 686
4750125 [MEM] Mem hit: addr = 7fe, data = e0
4750135 [L2] Cache Allocate: addr = 686 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4750145 [L1] Cache Allocate: addr = 686 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4750145 [L1] Cache hit from L2: addr = 686, data = e6
4750145 [TEST] CPU read @0x1fb
4750155 [L1] Cache miss: addr = 1fb
4750235 [L2] Cache miss: addr = 1fb
4751125 [MEM] Mem hit: addr = 686, data = 80
4751135 [L2] Cache Allocate: addr = 1fb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4751145 [L1] Cache Allocate: addr = 1fb data = 9f9e9d9c9b9a99989796959493929190
4751145 [L1] Cache hit from L2: addr = 1fb, data = 9b
4751145 [TEST] CPU read @0x15a
4751155 [L1] Cache miss: addr = 15a
4751235 [L2] Cache miss: addr = 15a
4752125 [MEM] Mem hit: addr = 1fb, data = e0
4752135 [L2] Cache Allocate: addr = 15a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4752145 [L1] Cache Allocate: addr = 15a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4752145 [L1] Cache hit from L2: addr = 15a, data = fa
4752145 [TEST] CPU read @0x0ff
4752155 [L1] Cache miss: addr = 0ff
4752235 [L2] Cache miss: addr = 0ff
4753125 [MEM] Mem hit: addr = 15a, data = 40
4753135 [L2] Cache Allocate: addr = 0ff data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4753145 [L1] Cache Allocate: addr = 0ff data = 5f5e5d5c5b5a59585756555453525150
4753145 [L1] Cache hit from L2: addr = 0ff, data = 5f
4753145 [TEST] CPU read @0x71a
4753155 [L1] Cache miss: addr = 71a
4753235 [L2] Cache miss: addr = 71a
4754125 [MEM] Mem hit: addr = 0ff, data = e0
4754135 [L2] Cache Allocate: addr = 71a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4754145 [L1] Cache Allocate: addr = 71a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4754145 [L1] Cache hit from L2: addr = 71a, data = fa
4754145 [TEST] CPU read @0x3ad
4754155 [L1] Cache miss: addr = 3ad
4754235 [L2] Cache miss: addr = 3ad
4755125 [MEM] Mem hit: addr = 71a, data = 00
4755135 [L2] Cache Allocate: addr = 3ad data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4755145 [L1] Cache Allocate: addr = 3ad data = 0f0e0d0c0b0a09080706050403020100
4755145 [L1] Cache hit from L2: addr = 3ad, data = 0d
4755145 [TEST] CPU read @0x084
4755155 [L1] Cache miss: addr = 084
4755235 [L2] Cache miss: addr = 084
4756125 [MEM] Mem hit: addr = 3ad, data = a0
4756135 [L2] Cache Allocate: addr = 084 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4756145 [L1] Cache Allocate: addr = 084 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4756145 [L1] Cache hit from L2: addr = 084, data = a4
4756145 [TEST] CPU read @0x2ce
4756155 [L1] Cache miss: addr = 2ce
4756235 [L2] Cache miss: addr = 2ce
4757125 [MEM] Mem hit: addr = 084, data = 80
4757135 [L2] Cache Allocate: addr = 2ce data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4757145 [L1] Cache Allocate: addr = 2ce data = 8f8e8d8c8b8a89888786858483828180
4757145 [L1] Cache hit from L2: addr = 2ce, data = 8e
4757145 [TEST] CPU read @0x071
4757155 [L1] Cache miss: addr = 071
4757235 [L2] Cache miss: addr = 071
4758125 [MEM] Mem hit: addr = 2ce, data = c0
4758135 [L2] Cache Allocate: addr = 071 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4758145 [L1] Cache Allocate: addr = 071 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4758145 [L1] Cache hit from L2: addr = 071, data = d1
4758145 [TEST] CPU read @0x0d5
4758155 [L1] Cache miss: addr = 0d5
4758235 [L2] Cache miss: addr = 0d5
4759125 [MEM] Mem hit: addr = 071, data = 60
4759135 [L2] Cache Allocate: addr = 0d5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4759145 [L1] Cache Allocate: addr = 0d5 data = 7f7e7d7c7b7a79787776757473727170
4759145 [L1] Cache hit from L2: addr = 0d5, data = 75
4759145 [TEST] CPU read @0x15d
4759155 [L1] Cache miss: addr = 15d
4759235 [L2] Cache miss: addr = 15d
4760125 [MEM] Mem hit: addr = 0d5, data = c0
4760135 [L2] Cache Allocate: addr = 15d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4760145 [L1] Cache Allocate: addr = 15d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4760145 [L1] Cache hit from L2: addr = 15d, data = dd
4760145 [TEST] CPU read @0x416
4760155 [L1] Cache miss: addr = 416
4760235 [L2] Cache miss: addr = 416
4761125 [MEM] Mem hit: addr = 15d, data = 40
4761135 [L2] Cache Allocate: addr = 416 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4761145 [L1] Cache Allocate: addr = 416 data = 5f5e5d5c5b5a59585756555453525150
4761145 [L1] Cache hit from L2: addr = 416, data = 56
4761145 [TEST] CPU read @0x35a
4761155 [L1] Cache miss: addr = 35a
4761235 [L2] Cache miss: addr = 35a
4762125 [MEM] Mem hit: addr = 416, data = 00
4762135 [L2] Cache Allocate: addr = 35a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4762145 [L1] Cache Allocate: addr = 35a data = 1f1e1d1c1b1a19181716151413121110
4762145 [L1] Cache hit from L2: addr = 35a, data = 1a
4762145 [TEST] CPU read @0x7da
4762155 [L1] Cache miss: addr = 7da
4762235 [L2] Cache hit: addr = 7da, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4762245 [L1] Cache Allocate: addr = 7da data = 4f4e4d4c4b4a49484746454443424140
4762245 [L1] Cache hit from L2: addr = 7da, data = 4a
4762245 [TEST] CPU read @0x6e1
4762255 [L1] Cache miss: addr = 6e1
4762335 [L2] Cache miss: addr = 6e1
4763125 [MEM] Mem hit: addr = 35a, data = 40
4763135 [L2] Cache Allocate: addr = 6e1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4763145 [L1] Cache Allocate: addr = 6e1 data = 4f4e4d4c4b4a49484746454443424140
4763145 [L1] Cache hit from L2: addr = 6e1, data = 41
4763145 [TEST] CPU read @0x415
4763155 [L1] Cache miss: addr = 415
4763235 [L2] Cache miss: addr = 415
4764125 [MEM] Mem hit: addr = 6e1, data = e0
4764135 [L2] Cache Allocate: addr = 415 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4764145 [L1] Cache Allocate: addr = 415 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4764145 [L1] Cache hit from L2: addr = 415, data = f5
4764145 [TEST] CPU read @0x74b
4764155 [L1] Cache miss: addr = 74b
4764235 [L2] Cache miss: addr = 74b
4765125 [MEM] Mem hit: addr = 415, data = 00
4765135 [L2] Cache Allocate: addr = 74b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4765145 [L1] Cache Allocate: addr = 74b data = 0f0e0d0c0b0a09080706050403020100
4765145 [L1] Cache hit from L2: addr = 74b, data = 0b
4765145 [TEST] CPU read @0x133
4765155 [L1] Cache miss: addr = 133
4765235 [L2] Cache miss: addr = 133
4766125 [MEM] Mem hit: addr = 74b, data = 40
4766135 [L2] Cache Allocate: addr = 133 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4766145 [L1] Cache Allocate: addr = 133 data = 5f5e5d5c5b5a59585756555453525150
4766145 [L1] Cache hit from L2: addr = 133, data = 53
4766145 [TEST] CPU read @0x5f0
4766155 [L1] Cache miss: addr = 5f0
4766235 [L2] Cache miss: addr = 5f0
4767125 [MEM] Mem hit: addr = 133, data = 20
4767135 [L2] Cache Allocate: addr = 5f0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4767145 [L1] Cache Allocate: addr = 5f0 data = 3f3e3d3c3b3a39383736353433323130
4767145 [L1] Cache hit from L2: addr = 5f0, data = 30
4767145 [TEST] CPU read @0x60a
4767155 [L1] Cache miss: addr = 60a
4767235 [L2] Cache miss: addr = 60a
4768125 [MEM] Mem hit: addr = 5f0, data = e0
4768135 [L2] Cache Allocate: addr = 60a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4768145 [L1] Cache Allocate: addr = 60a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4768145 [L1] Cache hit from L2: addr = 60a, data = ea
4768145 [TEST] CPU read @0x1a3
4768155 [L1] Cache miss: addr = 1a3
4768235 [L2] Cache miss: addr = 1a3
4769125 [MEM] Mem hit: addr = 60a, data = 00
4769135 [L2] Cache Allocate: addr = 1a3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4769145 [L1] Cache Allocate: addr = 1a3 data = 0f0e0d0c0b0a09080706050403020100
4769145 [L1] Cache hit from L2: addr = 1a3, data = 03
4769145 [TEST] CPU read @0x370
4769155 [L1] Cache hit: addr = 370, data = c0
4769165 [TEST] CPU read @0x70c
4769175 [L1] Cache miss: addr = 70c
4769235 [L2] Cache miss: addr = 70c
4770125 [MEM] Mem hit: addr = 1a3, data = a0
4770135 [L2] Cache Allocate: addr = 70c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4770145 [L1] Cache Allocate: addr = 70c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4770145 [L1] Cache hit from L2: addr = 70c, data = ac
4770145 [TEST] CPU read @0x7ec
4770155 [L1] Cache miss: addr = 7ec
4770235 [L2] Cache miss: addr = 7ec
4771125 [MEM] Mem hit: addr = 70c, data = 00
4771135 [L2] Cache Allocate: addr = 7ec data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4771145 [L1] Cache Allocate: addr = 7ec data = 0f0e0d0c0b0a09080706050403020100
4771145 [L1] Cache hit from L2: addr = 7ec, data = 0c
4771145 [TEST] CPU read @0x711
4771155 [L1] Cache miss: addr = 711
4771235 [L2] Cache hit: addr = 711, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4771245 [L1] Cache Allocate: addr = 711 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4771245 [L1] Cache hit from L2: addr = 711, data = a1
4771245 [TEST] CPU read @0x6d0
4771255 [L1] Cache hit: addr = 6d0, data = b0
4771265 [TEST] CPU read @0x313
4771275 [L1] Cache miss: addr = 313
4771335 [L2] Cache miss: addr = 313
4772125 [MEM] Mem hit: addr = 7ec, data = e0
4772135 [L2] Cache Allocate: addr = 313 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4772145 [L1] Cache Allocate: addr = 313 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4772145 [L1] Cache hit from L2: addr = 313, data = f3
4772145 [TEST] CPU read @0x0c8
4772155 [L1] Cache miss: addr = 0c8
4772235 [L2] Cache miss: addr = 0c8
4773125 [MEM] Mem hit: addr = 313, data = 00
4773135 [L2] Cache Allocate: addr = 0c8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4773145 [L1] Cache Allocate: addr = 0c8 data = 0f0e0d0c0b0a09080706050403020100
4773145 [L1] Cache hit from L2: addr = 0c8, data = 08
4773145 [TEST] CPU read @0x33b
4773155 [L1] Cache miss: addr = 33b
4773235 [L2] Cache miss: addr = 33b
4774125 [MEM] Mem hit: addr = 0c8, data = c0
4774135 [L2] Cache Allocate: addr = 33b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4774145 [L1] Cache Allocate: addr = 33b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4774145 [L1] Cache hit from L2: addr = 33b, data = db
4774145 [TEST] CPU read @0x593
4774155 [L1] Cache miss: addr = 593
4774235 [L2] Cache miss: addr = 593
4775125 [MEM] Mem hit: addr = 33b, data = 20
4775135 [L2] Cache Allocate: addr = 593 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4775145 [L1] Cache Allocate: addr = 593 data = 3f3e3d3c3b3a39383736353433323130
4775145 [L1] Cache hit from L2: addr = 593, data = 33
4775145 [TEST] CPU read @0x2d2
4775155 [L1] Cache miss: addr = 2d2
4775235 [L2] Cache miss: addr = 2d2
4776125 [MEM] Mem hit: addr = 593, data = 80
4776135 [L2] Cache Allocate: addr = 2d2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4776145 [L1] Cache Allocate: addr = 2d2 data = 9f9e9d9c9b9a99989796959493929190
4776145 [L1] Cache hit from L2: addr = 2d2, data = 92
4776145 [TEST] CPU read @0x6d5
4776155 [L1] Cache hit: addr = 6d5, data = b5
4776165 [TEST] CPU read @0x23b
4776175 [L1] Cache miss: addr = 23b
4776235 [L2] Cache hit: addr = 23b, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4776245 [L1] Cache Allocate: addr = 23b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4776245 [L1] Cache hit from L2: addr = 23b, data = eb
4776245 [TEST] CPU read @0x5c2
4776255 [L1] Cache miss: addr = 5c2
4776335 [L2] Cache hit: addr = 5c2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4776345 [L1] Cache Allocate: addr = 5c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4776345 [L1] Cache hit from L2: addr = 5c2, data = a2
4776345 [TEST] CPU read @0x2d1
4776355 [L1] Cache miss: addr = 2d1
4776435 [L2] Cache hit: addr = 2d1, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4776445 [L1] Cache Allocate: addr = 2d1 data = 8f8e8d8c8b8a89888786858483828180
4776445 [L1] Cache hit from L2: addr = 2d1, data = 81
4776445 [TEST] CPU read @0x0a3
4776455 [L1] Cache miss: addr = 0a3
4776535 [L2] Cache miss: addr = 0a3
4777125 [MEM] Mem hit: addr = 2d2, data = c0
4777135 [L2] Cache Allocate: addr = 0a3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4777145 [L1] Cache Allocate: addr = 0a3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4777145 [L1] Cache hit from L2: addr = 0a3, data = c3
4777145 [TEST] CPU read @0x104
4777155 [L1] Cache miss: addr = 104
4777235 [L2] Cache miss: addr = 104
4778125 [MEM] Mem hit: addr = 0a3, data = a0
4778135 [L2] Cache Allocate: addr = 104 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4778145 [L1] Cache Allocate: addr = 104 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4778145 [L1] Cache hit from L2: addr = 104, data = a4
4778145 [TEST] CPU read @0x4ac
4778155 [L1] Cache miss: addr = 4ac
4778235 [L2] Cache miss: addr = 4ac
4779125 [MEM] Mem hit: addr = 104, data = 00
4779135 [L2] Cache Allocate: addr = 4ac data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4779145 [L1] Cache Allocate: addr = 4ac data = 0f0e0d0c0b0a09080706050403020100
4779145 [L1] Cache hit from L2: addr = 4ac, data = 0c
4779145 [TEST] CPU read @0x01e
4779155 [L1] Cache miss: addr = 01e
4779235 [L2] Cache miss: addr = 01e
4780125 [MEM] Mem hit: addr = 4ac, data = a0
4780135 [L2] Cache Allocate: addr = 01e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4780145 [L1] Cache Allocate: addr = 01e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4780145 [L1] Cache hit from L2: addr = 01e, data = be
4780145 [TEST] CPU read @0x66d
4780155 [L1] Cache miss: addr = 66d
4780235 [L2] Cache miss: addr = 66d
4781125 [MEM] Mem hit: addr = 01e, data = 00
4781135 [L2] Cache Allocate: addr = 66d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4781145 [L1] Cache Allocate: addr = 66d data = 0f0e0d0c0b0a09080706050403020100
4781145 [L1] Cache hit from L2: addr = 66d, data = 0d
4781145 [TEST] CPU read @0x151
4781155 [L1] Cache miss: addr = 151
4781235 [L2] Cache miss: addr = 151
4782125 [MEM] Mem hit: addr = 66d, data = 60
4782135 [L2] Cache Allocate: addr = 151 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4782145 [L1] Cache Allocate: addr = 151 data = 7f7e7d7c7b7a79787776757473727170
4782145 [L1] Cache hit from L2: addr = 151, data = 71
4782145 [TEST] CPU read @0x1c4
4782155 [L1] Cache miss: addr = 1c4
4782235 [L2] Cache miss: addr = 1c4
4783125 [MEM] Mem hit: addr = 151, data = 40
4783135 [L2] Cache Allocate: addr = 1c4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4783145 [L1] Cache Allocate: addr = 1c4 data = 4f4e4d4c4b4a49484746454443424140
4783145 [L1] Cache hit from L2: addr = 1c4, data = 44
4783145 [TEST] CPU read @0x683
4783155 [L1] Cache miss: addr = 683
4783235 [L2] Cache miss: addr = 683
4784125 [MEM] Mem hit: addr = 1c4, data = c0
4784135 [L2] Cache Allocate: addr = 683 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4784145 [L1] Cache Allocate: addr = 683 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4784145 [L1] Cache hit from L2: addr = 683, data = c3
4784145 [TEST] CPU read @0x7fb
4784155 [L1] Cache miss: addr = 7fb
4784235 [L2] Cache miss: addr = 7fb
4785125 [MEM] Mem hit: addr = 683, data = 80
4785135 [L2] Cache Allocate: addr = 7fb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4785145 [L1] Cache Allocate: addr = 7fb data = 9f9e9d9c9b9a99989796959493929190
4785145 [L1] Cache hit from L2: addr = 7fb, data = 9b
4785145 [TEST] CPU read @0x132
4785155 [L1] Cache miss: addr = 132
4785235 [L2] Cache miss: addr = 132
4786125 [MEM] Mem hit: addr = 7fb, data = e0
4786135 [L2] Cache Allocate: addr = 132 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4786145 [L1] Cache Allocate: addr = 132 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4786145 [L1] Cache hit from L2: addr = 132, data = f2
4786145 [TEST] CPU read @0x426
4786155 [L1] Cache miss: addr = 426
4786235 [L2] Cache miss: addr = 426
4787125 [MEM] Mem hit: addr = 132, data = 20
4787135 [L2] Cache Allocate: addr = 426 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4787145 [L1] Cache Allocate: addr = 426 data = 2f2e2d2c2b2a29282726252423222120
4787145 [L1] Cache hit from L2: addr = 426, data = 26
4787145 [TEST] CPU read @0x3ed
4787155 [L1] Cache miss: addr = 3ed
4787235 [L2] Cache hit: addr = 3ed, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4787245 [L1] Cache Allocate: addr = 3ed data = 6f6e6d6c6b6a69686766656463626160
4787245 [L1] Cache hit from L2: addr = 3ed, data = 6d
4787245 [TEST] CPU read @0x50a
4787255 [L1] Cache miss: addr = 50a
4787335 [L2] Cache miss: addr = 50a
4788125 [MEM] Mem hit: addr = 426, data = 20
4788135 [L2] Cache Allocate: addr = 50a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4788145 [L1] Cache Allocate: addr = 50a data = 2f2e2d2c2b2a29282726252423222120
4788145 [L1] Cache hit from L2: addr = 50a, data = 2a
4788145 [TEST] CPU read @0x3cd
4788155 [L1] Cache miss: addr = 3cd
4788235 [L2] Cache miss: addr = 3cd
4789125 [MEM] Mem hit: addr = 50a, data = 00
4789135 [L2] Cache Allocate: addr = 3cd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4789145 [L1] Cache Allocate: addr = 3cd data = 0f0e0d0c0b0a09080706050403020100
4789145 [L1] Cache hit from L2: addr = 3cd, data = 0d
4789145 [TEST] CPU read @0x569
4789155 [L1] Cache miss: addr = 569
4789235 [L2] Cache miss: addr = 569
4790125 [MEM] Mem hit: addr = 3cd, data = c0
4790135 [L2] Cache Allocate: addr = 569 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4790145 [L1] Cache Allocate: addr = 569 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4790145 [L1] Cache hit from L2: addr = 569, data = c9
4790145 [TEST] CPU read @0x66f
4790155 [L1] Cache miss: addr = 66f
4790235 [L2] Cache miss: addr = 66f
4791125 [MEM] Mem hit: addr = 569, data = 60
4791135 [L2] Cache Allocate: addr = 66f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4791145 [L1] Cache Allocate: addr = 66f data = 6f6e6d6c6b6a69686766656463626160
4791145 [L1] Cache hit from L2: addr = 66f, data = 6f
4791145 [TEST] CPU read @0x5c5
4791155 [L1] Cache miss: addr = 5c5
4791235 [L2] Cache hit: addr = 5c5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4791245 [L1] Cache Allocate: addr = 5c5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4791245 [L1] Cache hit from L2: addr = 5c5, data = a5
4791245 [TEST] CPU read @0x26a
4791255 [L1] Cache miss: addr = 26a
4791335 [L2] Cache miss: addr = 26a
4792125 [MEM] Mem hit: addr = 66f, data = 60
4792135 [L2] Cache Allocate: addr = 26a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4792145 [L1] Cache Allocate: addr = 26a data = 6f6e6d6c6b6a69686766656463626160
4792145 [L1] Cache hit from L2: addr = 26a, data = 6a
4792145 [TEST] CPU read @0x40d
4792155 [L1] Cache miss: addr = 40d
4792235 [L2] Cache miss: addr = 40d
4793125 [MEM] Mem hit: addr = 26a, data = 60
4793135 [L2] Cache Allocate: addr = 40d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4793145 [L1] Cache Allocate: addr = 40d data = 6f6e6d6c6b6a69686766656463626160
4793145 [L1] Cache hit from L2: addr = 40d, data = 6d
4793145 [TEST] CPU read @0x7a1
4793155 [L1] Cache miss: addr = 7a1
4793235 [L2] Cache miss: addr = 7a1
4794125 [MEM] Mem hit: addr = 40d, data = 00
4794135 [L2] Cache Allocate: addr = 7a1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4794145 [L1] Cache Allocate: addr = 7a1 data = 0f0e0d0c0b0a09080706050403020100
4794145 [L1] Cache hit from L2: addr = 7a1, data = 01
4794145 [TEST] CPU read @0x22c
4794155 [L1] Cache hit: addr = 22c, data = ec
4794165 [TEST] CPU read @0x66b
4794175 [L1] Cache miss: addr = 66b
4794235 [L2] Cache miss: addr = 66b
4795125 [MEM] Mem hit: addr = 7a1, data = a0
4795135 [L2] Cache Allocate: addr = 66b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4795145 [L1] Cache Allocate: addr = 66b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4795145 [L1] Cache hit from L2: addr = 66b, data = ab
4795145 [TEST] CPU read @0x727
4795155 [L1] Cache miss: addr = 727
4795235 [L2] Cache miss: addr = 727
4796125 [MEM] Mem hit: addr = 66b, data = 60
4796135 [L2] Cache Allocate: addr = 727 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4796145 [L1] Cache Allocate: addr = 727 data = 6f6e6d6c6b6a69686766656463626160
4796145 [L1] Cache hit from L2: addr = 727, data = 67
4796145 [TEST] CPU read @0x1cf
4796155 [L1] Cache miss: addr = 1cf
4796235 [L2] Cache miss: addr = 1cf
4797125 [MEM] Mem hit: addr = 727, data = 20
4797135 [L2] Cache Allocate: addr = 1cf data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4797145 [L1] Cache Allocate: addr = 1cf data = 2f2e2d2c2b2a29282726252423222120
4797145 [L1] Cache hit from L2: addr = 1cf, data = 2f
4797145 [TEST] CPU read @0x2f4
4797155 [L1] Cache miss: addr = 2f4
4797235 [L2] Cache hit: addr = 2f4, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4797245 [L1] Cache Allocate: addr = 2f4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4797245 [L1] Cache hit from L2: addr = 2f4, data = c4
4797245 [TEST] CPU read @0x03b
4797255 [L1] Cache miss: addr = 03b
4797335 [L2] Cache miss: addr = 03b
4798125 [MEM] Mem hit: addr = 1cf, data = c0
4798135 [L2] Cache Allocate: addr = 03b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4798145 [L1] Cache Allocate: addr = 03b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4798145 [L1] Cache hit from L2: addr = 03b, data = db
4798145 [TEST] CPU read @0x28e
4798155 [L1] Cache miss: addr = 28e
4798235 [L2] Cache miss: addr = 28e
4799125 [MEM] Mem hit: addr = 03b, data = 20
4799135 [L2] Cache Allocate: addr = 28e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4799145 [L1] Cache Allocate: addr = 28e data = 2f2e2d2c2b2a29282726252423222120
4799145 [L1] Cache hit from L2: addr = 28e, data = 2e
4799145 [TEST] CPU read @0x6b5
4799155 [L1] Cache miss: addr = 6b5
4799235 [L2] Cache miss: addr = 6b5
4800125 [MEM] Mem hit: addr = 28e, data = 80
4800135 [L2] Cache Allocate: addr = 6b5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4800145 [L1] Cache Allocate: addr = 6b5 data = 9f9e9d9c9b9a99989796959493929190
4800145 [L1] Cache hit from L2: addr = 6b5, data = 95
4800145 [TEST] CPU read @0x1d5
4800155 [L1] Cache miss: addr = 1d5
4800235 [L2] Cache miss: addr = 1d5
4801125 [MEM] Mem hit: addr = 6b5, data = a0
4801135 [L2] Cache Allocate: addr = 1d5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4801145 [L1] Cache Allocate: addr = 1d5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4801145 [L1] Cache hit from L2: addr = 1d5, data = b5
4801145 [TEST] CPU read @0x6d4
4801155 [L1] Cache hit: addr = 6d4, data = b4
4801165 [TEST] CPU read @0x048
4801175 [L1] Cache miss: addr = 048
4801235 [L2] Cache miss: addr = 048
4802125 [MEM] Mem hit: addr = 1d5, data = c0
4802135 [L2] Cache Allocate: addr = 048 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4802145 [L1] Cache Allocate: addr = 048 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4802145 [L1] Cache hit from L2: addr = 048, data = c8
4802145 [TEST] CPU read @0x734
4802155 [L1] Cache miss: addr = 734
4802235 [L2] Cache miss: addr = 734
4803125 [MEM] Mem hit: addr = 048, data = 40
4803135 [L2] Cache Allocate: addr = 734 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4803145 [L1] Cache Allocate: addr = 734 data = 5f5e5d5c5b5a59585756555453525150
4803145 [L1] Cache hit from L2: addr = 734, data = 54
4803145 [TEST] CPU read @0x6ba
4803155 [L1] Cache miss: addr = 6ba
4803235 [L2] Cache miss: addr = 6ba
4804125 [MEM] Mem hit: addr = 734, data = 20
4804135 [L2] Cache Allocate: addr = 6ba data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4804145 [L1] Cache Allocate: addr = 6ba data = 3f3e3d3c3b3a39383736353433323130
4804145 [L1] Cache hit from L2: addr = 6ba, data = 3a
4804145 [TEST] CPU read @0x2f8
4804155 [L1] Cache miss: addr = 2f8
4804235 [L2] Cache hit: addr = 2f8, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4804245 [L1] Cache Allocate: addr = 2f8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4804245 [L1] Cache hit from L2: addr = 2f8, data = c8
4804245 [TEST] CPU read @0x757
4804255 [L1] Cache miss: addr = 757
4804335 [L2] Cache miss: addr = 757
4805125 [MEM] Mem hit: addr = 6ba, data = a0
4805135 [L2] Cache Allocate: addr = 757 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4805145 [L1] Cache Allocate: addr = 757 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4805145 [L1] Cache hit from L2: addr = 757, data = b7
4805145 [TEST] CPU read @0x0cd
4805155 [L1] Cache miss: addr = 0cd
4805235 [L2] Cache miss: addr = 0cd
4806125 [MEM] Mem hit: addr = 757, data = 40
4806135 [L2] Cache Allocate: addr = 0cd data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4806145 [L1] Cache Allocate: addr = 0cd data = 4f4e4d4c4b4a49484746454443424140
4806145 [L1] Cache hit from L2: addr = 0cd, data = 4d
4806145 [TEST] CPU read @0x2c5
4806155 [L1] Cache miss: addr = 2c5
4806235 [L2] Cache miss: addr = 2c5
4807125 [MEM] Mem hit: addr = 0cd, data = c0
4807135 [L2] Cache Allocate: addr = 2c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4807145 [L1] Cache Allocate: addr = 2c5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4807145 [L1] Cache hit from L2: addr = 2c5, data = c5
4807145 [TEST] CPU read @0x0a7
4807155 [L1] Cache miss: addr = 0a7
4807235 [L2] Cache miss: addr = 0a7
4808125 [MEM] Mem hit: addr = 2c5, data = c0
4808135 [L2] Cache Allocate: addr = 0a7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4808145 [L1] Cache Allocate: addr = 0a7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4808145 [L1] Cache hit from L2: addr = 0a7, data = c7
4808145 [TEST] CPU read @0x1bb
4808155 [L1] Cache miss: addr = 1bb
4808235 [L2] Cache miss: addr = 1bb
4809125 [MEM] Mem hit: addr = 0a7, data = a0
4809135 [L2] Cache Allocate: addr = 1bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4809145 [L1] Cache Allocate: addr = 1bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4809145 [L1] Cache hit from L2: addr = 1bb, data = bb
4809145 [TEST] CPU read @0x744
4809155 [L1] Cache miss: addr = 744
4809235 [L2] Cache miss: addr = 744
4810125 [MEM] Mem hit: addr = 1bb, data = a0
4810135 [L2] Cache Allocate: addr = 744 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4810145 [L1] Cache Allocate: addr = 744 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4810145 [L1] Cache hit from L2: addr = 744, data = a4
4810145 [TEST] CPU read @0x3b5
4810155 [L1] Cache miss: addr = 3b5
4810235 [L2] Cache miss: addr = 3b5
4811125 [MEM] Mem hit: addr = 744, data = 40
4811135 [L2] Cache Allocate: addr = 3b5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4811145 [L1] Cache Allocate: addr = 3b5 data = 5f5e5d5c5b5a59585756555453525150
4811145 [L1] Cache hit from L2: addr = 3b5, data = 55
4811145 [TEST] CPU read @0x4f7
4811155 [L1] Cache miss: addr = 4f7
4811235 [L2] Cache hit: addr = 4f7, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4811245 [L1] Cache Allocate: addr = 4f7 data = 8f8e8d8c8b8a89888786858483828180
4811245 [L1] Cache hit from L2: addr = 4f7, data = 87
4811245 [TEST] CPU read @0x2d0
4811255 [L1] Cache miss: addr = 2d0
4811335 [L2] Cache miss: addr = 2d0
4812125 [MEM] Mem hit: addr = 3b5, data = a0
4812135 [L2] Cache Allocate: addr = 2d0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4812145 [L1] Cache Allocate: addr = 2d0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4812145 [L1] Cache hit from L2: addr = 2d0, data = b0
4812145 [TEST] CPU read @0x62e
4812155 [L1] Cache miss: addr = 62e
4812235 [L2] Cache miss: addr = 62e
4813125 [MEM] Mem hit: addr = 2d0, data = c0
4813135 [L2] Cache Allocate: addr = 62e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4813145 [L1] Cache Allocate: addr = 62e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4813145 [L1] Cache hit from L2: addr = 62e, data = ce
4813145 [TEST] CPU read @0x78a
4813155 [L1] Cache miss: addr = 78a
4813235 [L2] Cache miss: addr = 78a
4814125 [MEM] Mem hit: addr = 62e, data = 20
4814135 [L2] Cache Allocate: addr = 78a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4814145 [L1] Cache Allocate: addr = 78a data = 2f2e2d2c2b2a29282726252423222120
4814145 [L1] Cache hit from L2: addr = 78a, data = 2a
4814145 [TEST] CPU read @0x5e4
4814155 [L1] Cache miss: addr = 5e4
4814235 [L2] Cache miss: addr = 5e4
4815125 [MEM] Mem hit: addr = 78a, data = 80
4815135 [L2] Cache Allocate: addr = 5e4 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4815145 [L1] Cache Allocate: addr = 5e4 data = 8f8e8d8c8b8a89888786858483828180
4815145 [L1] Cache hit from L2: addr = 5e4, data = 84
4815145 [TEST] CPU read @0x0bf
4815155 [L1] Cache miss: addr = 0bf
4815235 [L2] Cache miss: addr = 0bf
4816125 [MEM] Mem hit: addr = 5e4, data = e0
4816135 [L2] Cache Allocate: addr = 0bf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4816145 [L1] Cache Allocate: addr = 0bf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4816145 [L1] Cache hit from L2: addr = 0bf, data = ff
4816145 [TEST] CPU read @0x1e4
4816155 [L1] Cache miss: addr = 1e4
4816235 [L2] Cache miss: addr = 1e4
4817125 [MEM] Mem hit: addr = 0bf, data = a0
4817135 [L2] Cache Allocate: addr = 1e4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4817145 [L1] Cache Allocate: addr = 1e4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4817145 [L1] Cache hit from L2: addr = 1e4, data = a4
4817145 [TEST] CPU read @0x5f5
4817155 [L1] Cache miss: addr = 5f5
4817235 [L2] Cache miss: addr = 5f5
4818125 [MEM] Mem hit: addr = 1e4, data = e0
4818135 [L2] Cache Allocate: addr = 5f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4818145 [L1] Cache Allocate: addr = 5f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4818145 [L1] Cache hit from L2: addr = 5f5, data = f5
4818145 [TEST] CPU read @0x527
4818155 [L1] Cache miss: addr = 527
4818235 [L2] Cache miss: addr = 527
4819125 [MEM] Mem hit: addr = 5f5, data = e0
4819135 [L2] Cache Allocate: addr = 527 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4819145 [L1] Cache Allocate: addr = 527 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4819145 [L1] Cache hit from L2: addr = 527, data = e7
4819145 [TEST] CPU read @0x744
4819155 [L1] Cache miss: addr = 744
4819235 [L2] Cache miss: addr = 744
4820125 [MEM] Mem hit: addr = 527, data = 20
4820135 [L2] Cache Allocate: addr = 744 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4820145 [L1] Cache Allocate: addr = 744 data = 2f2e2d2c2b2a29282726252423222120
4820145 [L1] Cache hit from L2: addr = 744, data = 24
4820145 [TEST] CPU read @0x68d
4820155 [L1] Cache miss: addr = 68d
4820235 [L2] Cache miss: addr = 68d
4821125 [MEM] Mem hit: addr = 744, data = 40
4821135 [L2] Cache Allocate: addr = 68d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4821145 [L1] Cache Allocate: addr = 68d data = 4f4e4d4c4b4a49484746454443424140
4821145 [L1] Cache hit from L2: addr = 68d, data = 4d
4821145 [TEST] CPU read @0x07c
4821155 [L1] Cache miss: addr = 07c
4821235 [L2] Cache miss: addr = 07c
4822125 [MEM] Mem hit: addr = 68d, data = 80
4822135 [L2] Cache Allocate: addr = 07c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4822145 [L1] Cache Allocate: addr = 07c data = 9f9e9d9c9b9a99989796959493929190
4822145 [L1] Cache hit from L2: addr = 07c, data = 9c
4822145 [TEST] CPU read @0x6b9
4822155 [L1] Cache miss: addr = 6b9
4822235 [L2] Cache miss: addr = 6b9
4823125 [MEM] Mem hit: addr = 07c, data = 60
4823135 [L2] Cache Allocate: addr = 6b9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4823145 [L1] Cache Allocate: addr = 6b9 data = 7f7e7d7c7b7a79787776757473727170
4823145 [L1] Cache hit from L2: addr = 6b9, data = 79
4823145 [TEST] CPU read @0x776
4823155 [L1] Cache miss: addr = 776
4823235 [L2] Cache miss: addr = 776
4824125 [MEM] Mem hit: addr = 6b9, data = a0
4824135 [L2] Cache Allocate: addr = 776 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4824145 [L1] Cache Allocate: addr = 776 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4824145 [L1] Cache hit from L2: addr = 776, data = b6
4824145 [TEST] CPU read @0x7b6
4824155 [L1] Cache miss: addr = 7b6
4824235 [L2] Cache miss: addr = 7b6
4825125 [MEM] Mem hit: addr = 776, data = 60
4825135 [L2] Cache Allocate: addr = 7b6 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4825145 [L1] Cache Allocate: addr = 7b6 data = 7f7e7d7c7b7a79787776757473727170
4825145 [L1] Cache hit from L2: addr = 7b6, data = 76
4825145 [TEST] CPU read @0x5dd
4825155 [L1] Cache miss: addr = 5dd
4825235 [L2] Cache hit: addr = 5dd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4825245 [L1] Cache Allocate: addr = 5dd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4825245 [L1] Cache hit from L2: addr = 5dd, data = ad
4825245 [TEST] CPU read @0x70e
4825255 [L1] Cache miss: addr = 70e
4825335 [L2] Cache miss: addr = 70e
4826125 [MEM] Mem hit: addr = 7b6, data = a0
4826135 [L2] Cache Allocate: addr = 70e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4826145 [L1] Cache Allocate: addr = 70e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4826145 [L1] Cache hit from L2: addr = 70e, data = ae
4826145 [TEST] CPU read @0x1d6
4826155 [L1] Cache miss: addr = 1d6
4826235 [L2] Cache miss: addr = 1d6
4827125 [MEM] Mem hit: addr = 70e, data = 00
4827135 [L2] Cache Allocate: addr = 1d6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4827145 [L1] Cache Allocate: addr = 1d6 data = 1f1e1d1c1b1a19181716151413121110
4827145 [L1] Cache hit from L2: addr = 1d6, data = 16
4827145 [TEST] CPU read @0x240
4827155 [L1] Cache hit: addr = 240, data = e0
4827165 [TEST] CPU read @0x090
4827175 [L1] Cache miss: addr = 090
4827235 [L2] Cache miss: addr = 090
4828125 [MEM] Mem hit: addr = 1d6, data = c0
4828135 [L2] Cache Allocate: addr = 090 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4828145 [L1] Cache Allocate: addr = 090 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4828145 [L1] Cache hit from L2: addr = 090, data = d0
4828145 [TEST] CPU read @0x0ab
4828155 [L1] Cache miss: addr = 0ab
4828235 [L2] Cache miss: addr = 0ab
4829125 [MEM] Mem hit: addr = 090, data = 80
4829135 [L2] Cache Allocate: addr = 0ab data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4829145 [L1] Cache Allocate: addr = 0ab data = 8f8e8d8c8b8a89888786858483828180
4829145 [L1] Cache hit from L2: addr = 0ab, data = 8b
4829145 [TEST] CPU read @0x54e
4829155 [L1] Cache miss: addr = 54e
4829235 [L2] Cache hit: addr = 54e, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4829245 [L1] Cache Allocate: addr = 54e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4829245 [L1] Cache hit from L2: addr = 54e, data = ce
4829245 [TEST] CPU read @0x1fe
4829255 [L1] Cache miss: addr = 1fe
4829335 [L2] Cache miss: addr = 1fe
4830125 [MEM] Mem hit: addr = 0ab, data = a0
4830135 [L2] Cache Allocate: addr = 1fe data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4830145 [L1] Cache Allocate: addr = 1fe data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4830145 [L1] Cache hit from L2: addr = 1fe, data = be
4830145 [TEST] CPU read @0x7f4
4830155 [L1] Cache miss: addr = 7f4
4830235 [L2] Cache miss: addr = 7f4
4831125 [MEM] Mem hit: addr = 1fe, data = e0
4831135 [L2] Cache Allocate: addr = 7f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4831145 [L1] Cache Allocate: addr = 7f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4831145 [L1] Cache hit from L2: addr = 7f4, data = f4
4831145 [TEST] CPU read @0x223
4831155 [L1] Cache hit: addr = 223, data = e3
4831165 [TEST] CPU read @0x166
4831175 [L1] Cache miss: addr = 166
4831235 [L2] Cache hit: addr = 166, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4831245 [L1] Cache Allocate: addr = 166 data = 4f4e4d4c4b4a49484746454443424140
4831245 [L1] Cache hit from L2: addr = 166, data = 46
4831245 [TEST] CPU read @0x3da
4831255 [L1] Cache miss: addr = 3da
4831335 [L2] Cache miss: addr = 3da
4832125 [MEM] Mem hit: addr = 7f4, data = e0
4832135 [L2] Cache Allocate: addr = 3da data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4832145 [L1] Cache Allocate: addr = 3da data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4832145 [L1] Cache hit from L2: addr = 3da, data = fa
4832145 [TEST] CPU read @0x115
4832155 [L1] Cache miss: addr = 115
4832235 [L2] Cache miss: addr = 115
4833125 [MEM] Mem hit: addr = 3da, data = c0
4833135 [L2] Cache Allocate: addr = 115 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4833145 [L1] Cache Allocate: addr = 115 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4833145 [L1] Cache hit from L2: addr = 115, data = d5
4833145 [TEST] CPU read @0x722
4833155 [L1] Cache miss: addr = 722
4833235 [L2] Cache miss: addr = 722
4834125 [MEM] Mem hit: addr = 115, data = 00
4834135 [L2] Cache Allocate: addr = 722 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4834145 [L1] Cache Allocate: addr = 722 data = 0f0e0d0c0b0a09080706050403020100
4834145 [L1] Cache hit from L2: addr = 722, data = 02
4834145 [TEST] CPU read @0x159
4834155 [L1] Cache miss: addr = 159
4834235 [L2] Cache miss: addr = 159
4835125 [MEM] Mem hit: addr = 722, data = 20
4835135 [L2] Cache Allocate: addr = 159 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4835145 [L1] Cache Allocate: addr = 159 data = 3f3e3d3c3b3a39383736353433323130
4835145 [L1] Cache hit from L2: addr = 159, data = 39
4835145 [TEST] CPU read @0x4e4
4835155 [L1] Cache miss: addr = 4e4
4835235 [L2] Cache hit: addr = 4e4, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4835245 [L1] Cache Allocate: addr = 4e4 data = 8f8e8d8c8b8a89888786858483828180
4835245 [L1] Cache hit from L2: addr = 4e4, data = 84
4835245 [TEST] CPU read @0x584
4835255 [L1] Cache miss: addr = 584
4835335 [L2] Cache miss: addr = 584
4836125 [MEM] Mem hit: addr = 159, data = 40
4836135 [L2] Cache Allocate: addr = 584 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4836145 [L1] Cache Allocate: addr = 584 data = 4f4e4d4c4b4a49484746454443424140
4836145 [L1] Cache hit from L2: addr = 584, data = 44
4836145 [TEST] CPU read @0x28c
4836155 [L1] Cache miss: addr = 28c
4836235 [L2] Cache miss: addr = 28c
4837125 [MEM] Mem hit: addr = 584, data = 80
4837135 [L2] Cache Allocate: addr = 28c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4837145 [L1] Cache Allocate: addr = 28c data = 8f8e8d8c8b8a89888786858483828180
4837145 [L1] Cache hit from L2: addr = 28c, data = 8c
4837145 [TEST] CPU read @0x151
4837155 [L1] Cache hit: addr = 151, data = 31
4837165 [TEST] CPU read @0x213
4837175 [L1] Cache miss: addr = 213
4837235 [L2] Cache miss: addr = 213
4838125 [MEM] Mem hit: addr = 28c, data = 80
4838135 [L2] Cache Allocate: addr = 213 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4838145 [L1] Cache Allocate: addr = 213 data = 9f9e9d9c9b9a99989796959493929190
4838145 [L1] Cache hit from L2: addr = 213, data = 93
4838145 [TEST] CPU read @0x642
4838155 [L1] Cache miss: addr = 642
4838235 [L2] Cache miss: addr = 642
4839125 [MEM] Mem hit: addr = 213, data = 00
4839135 [L2] Cache Allocate: addr = 642 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4839145 [L1] Cache Allocate: addr = 642 data = 0f0e0d0c0b0a09080706050403020100
4839145 [L1] Cache hit from L2: addr = 642, data = 02
4839145 [TEST] CPU read @0x156
4839155 [L1] Cache miss: addr = 156
4839235 [L2] Cache miss: addr = 156
4840125 [MEM] Mem hit: addr = 642, data = 40
4840135 [L2] Cache Allocate: addr = 156 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4840145 [L1] Cache Allocate: addr = 156 data = 5f5e5d5c5b5a59585756555453525150
4840145 [L1] Cache hit from L2: addr = 156, data = 56
4840145 [TEST] CPU read @0x474
4840155 [L1] Cache miss: addr = 474
4840235 [L2] Cache miss: addr = 474
4841125 [MEM] Mem hit: addr = 156, data = 40
4841135 [L2] Cache Allocate: addr = 474 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4841145 [L1] Cache Allocate: addr = 474 data = 5f5e5d5c5b5a59585756555453525150
4841145 [L1] Cache hit from L2: addr = 474, data = 54
4841145 [TEST] CPU read @0x219
4841155 [L1] Cache miss: addr = 219
4841235 [L2] Cache miss: addr = 219
4842125 [MEM] Mem hit: addr = 474, data = 60
4842135 [L2] Cache Allocate: addr = 219 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4842145 [L1] Cache Allocate: addr = 219 data = 7f7e7d7c7b7a79787776757473727170
4842145 [L1] Cache hit from L2: addr = 219, data = 79
4842145 [TEST] CPU read @0x224
4842155 [L1] Cache hit: addr = 224, data = e4
4842165 [TEST] CPU read @0x731
4842175 [L1] Cache miss: addr = 731
4842235 [L2] Cache miss: addr = 731
4843125 [MEM] Mem hit: addr = 219, data = 00
4843135 [L2] Cache Allocate: addr = 731 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4843145 [L1] Cache Allocate: addr = 731 data = 1f1e1d1c1b1a19181716151413121110
4843145 [L1] Cache hit from L2: addr = 731, data = 11
4843145 [TEST] CPU read @0x009
4843155 [L1] Cache miss: addr = 009
4843235 [L2] Cache miss: addr = 009
4844125 [MEM] Mem hit: addr = 731, data = 20
4844135 [L2] Cache Allocate: addr = 009 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4844145 [L1] Cache Allocate: addr = 009 data = 2f2e2d2c2b2a29282726252423222120
4844145 [L1] Cache hit from L2: addr = 009, data = 29
4844145 [TEST] CPU read @0x022
4844155 [L1] Cache miss: addr = 022
4844235 [L2] Cache miss: addr = 022
4845125 [MEM] Mem hit: addr = 009, data = 00
4845135 [L2] Cache Allocate: addr = 022 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4845145 [L1] Cache Allocate: addr = 022 data = 0f0e0d0c0b0a09080706050403020100
4845145 [L1] Cache hit from L2: addr = 022, data = 02
4845145 [TEST] CPU read @0x4b8
4845155 [L1] Cache miss: addr = 4b8
4845235 [L2] Cache miss: addr = 4b8
4846125 [MEM] Mem hit: addr = 022, data = 20
4846135 [L2] Cache Allocate: addr = 4b8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4846145 [L1] Cache Allocate: addr = 4b8 data = 3f3e3d3c3b3a39383736353433323130
4846145 [L1] Cache hit from L2: addr = 4b8, data = 38
4846145 [TEST] CPU read @0x594
4846155 [L1] Cache miss: addr = 594
4846235 [L2] Cache miss: addr = 594
4847125 [MEM] Mem hit: addr = 4b8, data = a0
4847135 [L2] Cache Allocate: addr = 594 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4847145 [L1] Cache Allocate: addr = 594 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4847145 [L1] Cache hit from L2: addr = 594, data = b4
4847145 [TEST] CPU read @0x759
4847155 [L1] Cache miss: addr = 759
4847235 [L2] Cache miss: addr = 759
4848125 [MEM] Mem hit: addr = 594, data = 80
4848135 [L2] Cache Allocate: addr = 759 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4848145 [L1] Cache Allocate: addr = 759 data = 9f9e9d9c9b9a99989796959493929190
4848145 [L1] Cache hit from L2: addr = 759, data = 99
4848145 [TEST] CPU read @0x5d6
4848155 [L1] Cache miss: addr = 5d6
4848235 [L2] Cache hit: addr = 5d6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4848245 [L1] Cache Allocate: addr = 5d6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4848245 [L1] Cache hit from L2: addr = 5d6, data = a6
4848245 [TEST] CPU read @0x01e
4848255 [L1] Cache miss: addr = 01e
4848335 [L2] Cache miss: addr = 01e
4849125 [MEM] Mem hit: addr = 759, data = 40
4849135 [L2] Cache Allocate: addr = 01e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4849145 [L1] Cache Allocate: addr = 01e data = 5f5e5d5c5b5a59585756555453525150
4849145 [L1] Cache hit from L2: addr = 01e, data = 5e
4849145 [TEST] CPU read @0x343
4849155 [L1] Cache miss: addr = 343
4849235 [L2] Cache miss: addr = 343
4850125 [MEM] Mem hit: addr = 01e, data = 00
4850135 [L2] Cache Allocate: addr = 343 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4850145 [L1] Cache Allocate: addr = 343 data = 0f0e0d0c0b0a09080706050403020100
4850145 [L1] Cache hit from L2: addr = 343, data = 03
4850145 [TEST] CPU read @0x79b
4850155 [L1] Cache miss: addr = 79b
4850235 [L2] Cache miss: addr = 79b
4851125 [MEM] Mem hit: addr = 343, data = 40
4851135 [L2] Cache Allocate: addr = 79b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4851145 [L1] Cache Allocate: addr = 79b data = 5f5e5d5c5b5a59585756555453525150
4851145 [L1] Cache hit from L2: addr = 79b, data = 5b
4851145 [TEST] CPU read @0x66f
4851155 [L1] Cache miss: addr = 66f
4851235 [L2] Cache miss: addr = 66f
4852125 [MEM] Mem hit: addr = 79b, data = 80
4852135 [L2] Cache Allocate: addr = 66f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4852145 [L1] Cache Allocate: addr = 66f data = 8f8e8d8c8b8a89888786858483828180
4852145 [L1] Cache hit from L2: addr = 66f, data = 8f
4852145 [TEST] CPU read @0x1ce
4852155 [L1] Cache miss: addr = 1ce
4852235 [L2] Cache miss: addr = 1ce
4853125 [MEM] Mem hit: addr = 66f, data = 60
4853135 [L2] Cache Allocate: addr = 1ce data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4853145 [L1] Cache Allocate: addr = 1ce data = 6f6e6d6c6b6a69686766656463626160
4853145 [L1] Cache hit from L2: addr = 1ce, data = 6e
4853145 [TEST] CPU read @0x5f0
4853155 [L1] Cache miss: addr = 5f0
4853235 [L2] Cache miss: addr = 5f0
4854125 [MEM] Mem hit: addr = 1ce, data = c0
4854135 [L2] Cache Allocate: addr = 5f0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4854145 [L1] Cache Allocate: addr = 5f0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4854145 [L1] Cache hit from L2: addr = 5f0, data = d0
4854145 [TEST] CPU read @0x08f
4854155 [L1] Cache miss: addr = 08f
4854235 [L2] Cache miss: addr = 08f
4855125 [MEM] Mem hit: addr = 5f0, data = e0
4855135 [L2] Cache Allocate: addr = 08f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4855145 [L1] Cache Allocate: addr = 08f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4855145 [L1] Cache hit from L2: addr = 08f, data = ef
4855145 [TEST] CPU read @0x245
4855155 [L1] Cache hit: addr = 245, data = e5
4855165 [TEST] CPU read @0x5b9
4855175 [L1] Cache hit: addr = 5b9, data = 99
4855185 [TEST] CPU read @0x50a
4855195 [L1] Cache miss: addr = 50a
4855235 [L2] Cache miss: addr = 50a
4856125 [MEM] Mem hit: addr = 08f, data = 80
4856135 [L2] Cache Allocate: addr = 50a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4856145 [L1] Cache Allocate: addr = 50a data = 8f8e8d8c8b8a89888786858483828180
4856145 [L1] Cache hit from L2: addr = 50a, data = 8a
4856145 [TEST] CPU read @0x20c
4856155 [L1] Cache miss: addr = 20c
4856235 [L2] Cache miss: addr = 20c
4857125 [MEM] Mem hit: addr = 50a, data = 00
4857135 [L2] Cache Allocate: addr = 20c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4857145 [L1] Cache Allocate: addr = 20c data = 0f0e0d0c0b0a09080706050403020100
4857145 [L1] Cache hit from L2: addr = 20c, data = 0c
4857145 [TEST] CPU read @0x3a4
4857155 [L1] Cache miss: addr = 3a4
4857235 [L2] Cache miss: addr = 3a4
4858125 [MEM] Mem hit: addr = 20c, data = 00
4858135 [L2] Cache Allocate: addr = 3a4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4858145 [L1] Cache Allocate: addr = 3a4 data = 0f0e0d0c0b0a09080706050403020100
4858145 [L1] Cache hit from L2: addr = 3a4, data = 04
4858145 [TEST] CPU read @0x4d1
4858155 [L1] Cache miss: addr = 4d1
4858235 [L2] Cache hit: addr = 4d1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4858245 [L1] Cache Allocate: addr = 4d1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4858245 [L1] Cache hit from L2: addr = 4d1, data = e1
4858245 [TEST] CPU read @0x64b
4858255 [L1] Cache miss: addr = 64b
4858335 [L2] Cache miss: addr = 64b
4859125 [MEM] Mem hit: addr = 3a4, data = a0
4859135 [L2] Cache Allocate: addr = 64b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4859145 [L1] Cache Allocate: addr = 64b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4859145 [L1] Cache hit from L2: addr = 64b, data = ab
4859145 [TEST] CPU read @0x037
4859155 [L1] Cache miss: addr = 037
4859235 [L2] Cache miss: addr = 037
4860125 [MEM] Mem hit: addr = 64b, data = 40
4860135 [L2] Cache Allocate: addr = 037 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4860145 [L1] Cache Allocate: addr = 037 data = 5f5e5d5c5b5a59585756555453525150
4860145 [L1] Cache hit from L2: addr = 037, data = 57
4860145 [TEST] CPU read @0x33e
4860155 [L1] Cache miss: addr = 33e
4860235 [L2] Cache miss: addr = 33e
4861125 [MEM] Mem hit: addr = 037, data = 20
4861135 [L2] Cache Allocate: addr = 33e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4861145 [L1] Cache Allocate: addr = 33e data = 3f3e3d3c3b3a39383736353433323130
4861145 [L1] Cache hit from L2: addr = 33e, data = 3e
4861145 [TEST] CPU read @0x15c
4861155 [L1] Cache miss: addr = 15c
4861235 [L2] Cache miss: addr = 15c
4862125 [MEM] Mem hit: addr = 33e, data = 20
4862135 [L2] Cache Allocate: addr = 15c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4862145 [L1] Cache Allocate: addr = 15c data = 3f3e3d3c3b3a39383736353433323130
4862145 [L1] Cache hit from L2: addr = 15c, data = 3c
4862145 [TEST] CPU read @0x02a
4862155 [L1] Cache miss: addr = 02a
4862235 [L2] Cache miss: addr = 02a
4863125 [MEM] Mem hit: addr = 15c, data = 40
4863135 [L2] Cache Allocate: addr = 02a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4863145 [L1] Cache Allocate: addr = 02a data = 4f4e4d4c4b4a49484746454443424140
4863145 [L1] Cache hit from L2: addr = 02a, data = 4a
4863145 [TEST] CPU read @0x796
4863155 [L1] Cache miss: addr = 796
4863235 [L2] Cache miss: addr = 796
4864125 [MEM] Mem hit: addr = 02a, data = 20
4864135 [L2] Cache Allocate: addr = 796 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4864145 [L1] Cache Allocate: addr = 796 data = 3f3e3d3c3b3a39383736353433323130
4864145 [L1] Cache hit from L2: addr = 796, data = 36
4864145 [TEST] CPU read @0x021
4864155 [L1] Cache hit: addr = 021, data = 41
4864165 [TEST] CPU read @0x116
4864175 [L1] Cache miss: addr = 116
4864235 [L2] Cache miss: addr = 116
4865125 [MEM] Mem hit: addr = 796, data = 80
4865135 [L2] Cache Allocate: addr = 116 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4865145 [L1] Cache Allocate: addr = 116 data = 9f9e9d9c9b9a99989796959493929190
4865145 [L1] Cache hit from L2: addr = 116, data = 96
4865145 [TEST] CPU read @0x5c1
4865155 [L1] Cache miss: addr = 5c1
4865235 [L2] Cache hit: addr = 5c1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4865245 [L1] Cache Allocate: addr = 5c1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4865245 [L1] Cache hit from L2: addr = 5c1, data = a1
4865245 [TEST] CPU read @0x1bd
4865255 [L1] Cache miss: addr = 1bd
4865335 [L2] Cache miss: addr = 1bd
4866125 [MEM] Mem hit: addr = 116, data = 00
4866135 [L2] Cache Allocate: addr = 1bd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4866145 [L1] Cache Allocate: addr = 1bd data = 1f1e1d1c1b1a19181716151413121110
4866145 [L1] Cache hit from L2: addr = 1bd, data = 1d
4866145 [TEST] CPU read @0x46e
4866155 [L1] Cache miss: addr = 46e
4866235 [L2] Cache miss: addr = 46e
4867125 [MEM] Mem hit: addr = 1bd, data = a0
4867135 [L2] Cache Allocate: addr = 46e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4867145 [L1] Cache Allocate: addr = 46e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4867145 [L1] Cache hit from L2: addr = 46e, data = ae
4867145 [TEST] CPU read @0x296
4867155 [L1] Cache miss: addr = 296
4867235 [L2] Cache miss: addr = 296
4868125 [MEM] Mem hit: addr = 46e, data = 60
4868135 [L2] Cache Allocate: addr = 296 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4868145 [L1] Cache Allocate: addr = 296 data = 7f7e7d7c7b7a79787776757473727170
4868145 [L1] Cache hit from L2: addr = 296, data = 76
4868145 [TEST] CPU read @0x73b
4868155 [L1] Cache miss: addr = 73b
4868235 [L2] Cache miss: addr = 73b
4869125 [MEM] Mem hit: addr = 296, data = 80
4869135 [L2] Cache Allocate: addr = 73b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4869145 [L1] Cache Allocate: addr = 73b data = 9f9e9d9c9b9a99989796959493929190
4869145 [L1] Cache hit from L2: addr = 73b, data = 9b
4869145 [TEST] CPU read @0x2ca
4869155 [L1] Cache miss: addr = 2ca
4869235 [L2] Cache miss: addr = 2ca
4870125 [MEM] Mem hit: addr = 73b, data = 20
4870135 [L2] Cache Allocate: addr = 2ca data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4870145 [L1] Cache Allocate: addr = 2ca data = 2f2e2d2c2b2a29282726252423222120
4870145 [L1] Cache hit from L2: addr = 2ca, data = 2a
4870145 [TEST] CPU read @0x1cf
4870155 [L1] Cache miss: addr = 1cf
4870235 [L2] Cache miss: addr = 1cf
4871125 [MEM] Mem hit: addr = 2ca, data = c0
4871135 [L2] Cache Allocate: addr = 1cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4871145 [L1] Cache Allocate: addr = 1cf data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4871145 [L1] Cache hit from L2: addr = 1cf, data = cf
4871145 [TEST] CPU read @0x2f1
4871155 [L1] Cache miss: addr = 2f1
4871235 [L2] Cache hit: addr = 2f1, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4871245 [L1] Cache Allocate: addr = 2f1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4871245 [L1] Cache hit from L2: addr = 2f1, data = c1
4871245 [TEST] CPU read @0x572
4871255 [L1] Cache miss: addr = 572
4871335 [L2] Cache miss: addr = 572
4872125 [MEM] Mem hit: addr = 1cf, data = c0
4872135 [L2] Cache Allocate: addr = 572 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4872145 [L1] Cache Allocate: addr = 572 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4872145 [L1] Cache hit from L2: addr = 572, data = d2
4872145 [TEST] CPU read @0x766
4872155 [L1] Cache miss: addr = 766
4872235 [L2] Cache miss: addr = 766
4873125 [MEM] Mem hit: addr = 572, data = 60
4873135 [L2] Cache Allocate: addr = 766 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4873145 [L1] Cache Allocate: addr = 766 data = 6f6e6d6c6b6a69686766656463626160
4873145 [L1] Cache hit from L2: addr = 766, data = 66
4873145 [TEST] CPU read @0x5d8
4873155 [L1] Cache miss: addr = 5d8
4873235 [L2] Cache hit: addr = 5d8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4873245 [L1] Cache Allocate: addr = 5d8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4873245 [L1] Cache hit from L2: addr = 5d8, data = a8
4873245 [TEST] CPU read @0x208
4873255 [L1] Cache miss: addr = 208
4873335 [L2] Cache miss: addr = 208
4874125 [MEM] Mem hit: addr = 766, data = 60
4874135 [L2] Cache Allocate: addr = 208 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4874145 [L1] Cache Allocate: addr = 208 data = 6f6e6d6c6b6a69686766656463626160
4874145 [L1] Cache hit from L2: addr = 208, data = 68
4874145 [TEST] CPU read @0x0c0
4874155 [L1] Cache miss: addr = 0c0
4874235 [L2] Cache miss: addr = 0c0
4875125 [MEM] Mem hit: addr = 208, data = 00
4875135 [L2] Cache Allocate: addr = 0c0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4875145 [L1] Cache Allocate: addr = 0c0 data = 0f0e0d0c0b0a09080706050403020100
4875145 [L1] Cache hit from L2: addr = 0c0, data = 00
4875145 [TEST] CPU read @0x48b
4875155 [L1] Cache hit: addr = 48b, data = 2b
4875165 [TEST] CPU read @0x453
4875175 [L1] Cache miss: addr = 453
4875235 [L2] Cache miss: addr = 453
4876125 [MEM] Mem hit: addr = 0c0, data = c0
4876135 [L2] Cache Allocate: addr = 453 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4876145 [L1] Cache Allocate: addr = 453 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4876145 [L1] Cache hit from L2: addr = 453, data = d3
4876145 [TEST] CPU read @0x38f
4876155 [L1] Cache miss: addr = 38f
4876235 [L2] Cache miss: addr = 38f
4877125 [MEM] Mem hit: addr = 453, data = 40
4877135 [L2] Cache Allocate: addr = 38f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4877145 [L1] Cache Allocate: addr = 38f data = 4f4e4d4c4b4a49484746454443424140
4877145 [L1] Cache hit from L2: addr = 38f, data = 4f
4877145 [TEST] CPU read @0x0ae
4877155 [L1] Cache miss: addr = 0ae
4877235 [L2] Cache miss: addr = 0ae
4878125 [MEM] Mem hit: addr = 38f, data = 80
4878135 [L2] Cache Allocate: addr = 0ae data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4878145 [L1] Cache Allocate: addr = 0ae data = 8f8e8d8c8b8a89888786858483828180
4878145 [L1] Cache hit from L2: addr = 0ae, data = 8e
4878145 [TEST] CPU read @0x5bc
4878155 [L1] Cache hit: addr = 5bc, data = 9c
4878165 [TEST] CPU read @0x4b7
4878175 [L1] Cache miss: addr = 4b7
4878235 [L2] Cache miss: addr = 4b7
4879125 [MEM] Mem hit: addr = 0ae, data = a0
4879135 [L2] Cache Allocate: addr = 4b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4879145 [L1] Cache Allocate: addr = 4b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4879145 [L1] Cache hit from L2: addr = 4b7, data = b7
4879145 [TEST] CPU read @0x228
4879155 [L1] Cache hit: addr = 228, data = e8
4879165 [TEST] CPU read @0x788
4879175 [L1] Cache miss: addr = 788
4879235 [L2] Cache miss: addr = 788
4880125 [MEM] Mem hit: addr = 4b7, data = a0
4880135 [L2] Cache Allocate: addr = 788 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4880145 [L1] Cache Allocate: addr = 788 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4880145 [L1] Cache hit from L2: addr = 788, data = a8
4880145 [TEST] CPU read @0x5f1
4880155 [L1] Cache miss: addr = 5f1
4880235 [L2] Cache miss: addr = 5f1
4881125 [MEM] Mem hit: addr = 788, data = 80
4881135 [L2] Cache Allocate: addr = 5f1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4881145 [L1] Cache Allocate: addr = 5f1 data = 9f9e9d9c9b9a99989796959493929190
4881145 [L1] Cache hit from L2: addr = 5f1, data = 91
4881145 [TEST] CPU read @0x3a4
4881155 [L1] Cache miss: addr = 3a4
4881235 [L2] Cache miss: addr = 3a4
4882125 [MEM] Mem hit: addr = 5f1, data = e0
4882135 [L2] Cache Allocate: addr = 3a4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4882145 [L1] Cache Allocate: addr = 3a4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4882145 [L1] Cache hit from L2: addr = 3a4, data = e4
4882145 [TEST] CPU read @0x3aa
4882155 [L1] Cache hit: addr = 3aa, data = ea
4882165 [TEST] CPU read @0x680
4882175 [L1] Cache miss: addr = 680
4882235 [L2] Cache miss: addr = 680
4883125 [MEM] Mem hit: addr = 3a4, data = a0
4883135 [L2] Cache Allocate: addr = 680 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4883145 [L1] Cache Allocate: addr = 680 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4883145 [L1] Cache hit from L2: addr = 680, data = a0
4883145 [TEST] CPU read @0x0e5
4883155 [L1] Cache miss: addr = 0e5
4883235 [L2] Cache miss: addr = 0e5
4884125 [MEM] Mem hit: addr = 680, data = 80
4884135 [L2] Cache Allocate: addr = 0e5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4884145 [L1] Cache Allocate: addr = 0e5 data = 8f8e8d8c8b8a89888786858483828180
4884145 [L1] Cache hit from L2: addr = 0e5, data = 85
4884145 [TEST] CPU read @0x0c6
4884155 [L1] Cache miss: addr = 0c6
4884235 [L2] Cache miss: addr = 0c6
4885125 [MEM] Mem hit: addr = 0e5, data = e0
4885135 [L2] Cache Allocate: addr = 0c6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4885145 [L1] Cache Allocate: addr = 0c6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4885145 [L1] Cache hit from L2: addr = 0c6, data = e6
4885145 [TEST] CPU read @0x2ea
4885155 [L1] Cache hit: addr = 2ea, data = ca
4885165 [TEST] CPU read @0x666
4885175 [L1] Cache miss: addr = 666
4885235 [L2] Cache miss: addr = 666
4886125 [MEM] Mem hit: addr = 0c6, data = c0
4886135 [L2] Cache Allocate: addr = 666 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4886145 [L1] Cache Allocate: addr = 666 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4886145 [L1] Cache hit from L2: addr = 666, data = c6
4886145 [TEST] CPU read @0x408
4886155 [L1] Cache miss: addr = 408
4886235 [L2] Cache miss: addr = 408
4887125 [MEM] Mem hit: addr = 666, data = 60
4887135 [L2] Cache Allocate: addr = 408 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4887145 [L1] Cache Allocate: addr = 408 data = 6f6e6d6c6b6a69686766656463626160
4887145 [L1] Cache hit from L2: addr = 408, data = 68
4887145 [TEST] CPU read @0x4f6
4887155 [L1] Cache miss: addr = 4f6
4887235 [L2] Cache hit: addr = 4f6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4887245 [L1] Cache Allocate: addr = 4f6 data = 8f8e8d8c8b8a89888786858483828180
4887245 [L1] Cache hit from L2: addr = 4f6, data = 86
4887245 [TEST] CPU read @0x122
4887255 [L1] Cache miss: addr = 122
4887335 [L2] Cache miss: addr = 122
4888125 [MEM] Mem hit: addr = 408, data = 00
4888135 [L2] Cache Allocate: addr = 122 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4888145 [L1] Cache Allocate: addr = 122 data = 0f0e0d0c0b0a09080706050403020100
4888145 [L1] Cache hit from L2: addr = 122, data = 02
4888145 [TEST] CPU read @0x09a
4888155 [L1] Cache miss: addr = 09a
4888235 [L2] Cache miss: addr = 09a
4889125 [MEM] Mem hit: addr = 122, data = 20
4889135 [L2] Cache Allocate: addr = 09a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4889145 [L1] Cache Allocate: addr = 09a data = 3f3e3d3c3b3a39383736353433323130
4889145 [L1] Cache hit from L2: addr = 09a, data = 3a
4889145 [TEST] CPU read @0x5c9
4889155 [L1] Cache miss: addr = 5c9
4889235 [L2] Cache hit: addr = 5c9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4889245 [L1] Cache Allocate: addr = 5c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4889245 [L1] Cache hit from L2: addr = 5c9, data = a9
4889245 [TEST] CPU read @0x1de
4889255 [L1] Cache miss: addr = 1de
4889335 [L2] Cache miss: addr = 1de
4890125 [MEM] Mem hit: addr = 09a, data = 80
4890135 [L2] Cache Allocate: addr = 1de data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4890145 [L1] Cache Allocate: addr = 1de data = 9f9e9d9c9b9a99989796959493929190
4890145 [L1] Cache hit from L2: addr = 1de, data = 9e
4890145 [TEST] CPU read @0x048
4890155 [L1] Cache miss: addr = 048
4890235 [L2] Cache miss: addr = 048
4891125 [MEM] Mem hit: addr = 1de, data = c0
4891135 [L2] Cache Allocate: addr = 048 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4891145 [L1] Cache Allocate: addr = 048 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4891145 [L1] Cache hit from L2: addr = 048, data = c8
4891145 [TEST] CPU read @0x14c
4891155 [L1] Cache miss: addr = 14c
4891235 [L2] Cache miss: addr = 14c
4892125 [MEM] Mem hit: addr = 048, data = 40
4892135 [L2] Cache Allocate: addr = 14c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4892145 [L1] Cache Allocate: addr = 14c data = 4f4e4d4c4b4a49484746454443424140
4892145 [L1] Cache hit from L2: addr = 14c, data = 4c
4892145 [TEST] CPU read @0x56b
4892155 [L1] Cache miss: addr = 56b
4892235 [L2] Cache miss: addr = 56b
4893125 [MEM] Mem hit: addr = 14c, data = 40
4893135 [L2] Cache Allocate: addr = 56b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4893145 [L1] Cache Allocate: addr = 56b data = 4f4e4d4c4b4a49484746454443424140
4893145 [L1] Cache hit from L2: addr = 56b, data = 4b
4893145 [TEST] CPU read @0x016
4893155 [L1] Cache miss: addr = 016
4893235 [L2] Cache miss: addr = 016
4894125 [MEM] Mem hit: addr = 56b, data = 60
4894135 [L2] Cache Allocate: addr = 016 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4894145 [L1] Cache Allocate: addr = 016 data = 7f7e7d7c7b7a79787776757473727170
4894145 [L1] Cache hit from L2: addr = 016, data = 76
4894145 [TEST] CPU read @0x772
4894155 [L1] Cache miss: addr = 772
4894235 [L2] Cache miss: addr = 772
4895125 [MEM] Mem hit: addr = 016, data = 00
4895135 [L2] Cache Allocate: addr = 772 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4895145 [L1] Cache Allocate: addr = 772 data = 1f1e1d1c1b1a19181716151413121110
4895145 [L1] Cache hit from L2: addr = 772, data = 12
4895145 [TEST] CPU read @0x59d
4895155 [L1] Cache miss: addr = 59d
4895235 [L2] Cache miss: addr = 59d
4896125 [MEM] Mem hit: addr = 772, data = 60
4896135 [L2] Cache Allocate: addr = 59d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4896145 [L1] Cache Allocate: addr = 59d data = 7f7e7d7c7b7a79787776757473727170
4896145 [L1] Cache hit from L2: addr = 59d, data = 7d
4896145 [TEST] CPU read @0x726
4896155 [L1] Cache miss: addr = 726
4896235 [L2] Cache miss: addr = 726
4897125 [MEM] Mem hit: addr = 59d, data = 80
4897135 [L2] Cache Allocate: addr = 726 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4897145 [L1] Cache Allocate: addr = 726 data = 8f8e8d8c8b8a89888786858483828180
4897145 [L1] Cache hit from L2: addr = 726, data = 86
4897145 [TEST] CPU read @0x3f9
4897155 [L1] Cache hit: addr = 3f9, data = 79
4897165 [TEST] CPU read @0x7a5
4897175 [L1] Cache miss: addr = 7a5
4897235 [L2] Cache miss: addr = 7a5
4898125 [MEM] Mem hit: addr = 726, data = 20
4898135 [L2] Cache Allocate: addr = 7a5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4898145 [L1] Cache Allocate: addr = 7a5 data = 2f2e2d2c2b2a29282726252423222120
4898145 [L1] Cache hit from L2: addr = 7a5, data = 25
4898145 [TEST] CPU read @0x7c5
4898155 [L1] Cache miss: addr = 7c5
4898235 [L2] Cache hit: addr = 7c5, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4898245 [L1] Cache Allocate: addr = 7c5 data = 4f4e4d4c4b4a49484746454443424140
4898245 [L1] Cache hit from L2: addr = 7c5, data = 45
4898245 [TEST] CPU read @0x3c6
4898255 [L1] Cache miss: addr = 3c6
4898335 [L2] Cache miss: addr = 3c6
4899125 [MEM] Mem hit: addr = 7a5, data = a0
4899135 [L2] Cache Allocate: addr = 3c6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4899145 [L1] Cache Allocate: addr = 3c6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4899145 [L1] Cache hit from L2: addr = 3c6, data = a6
4899145 [TEST] CPU read @0x117
4899155 [L1] Cache miss: addr = 117
4899235 [L2] Cache miss: addr = 117
4900125 [MEM] Mem hit: addr = 3c6, data = c0
4900135 [L2] Cache Allocate: addr = 117 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4900145 [L1] Cache Allocate: addr = 117 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4900145 [L1] Cache hit from L2: addr = 117, data = d7
4900145 [TEST] CPU read @0x30b
4900155 [L1] Cache miss: addr = 30b
4900235 [L2] Cache miss: addr = 30b
4901125 [MEM] Mem hit: addr = 117, data = 00
4901135 [L2] Cache Allocate: addr = 30b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4901145 [L1] Cache Allocate: addr = 30b data = 0f0e0d0c0b0a09080706050403020100
4901145 [L1] Cache hit from L2: addr = 30b, data = 0b
4901145 [TEST] CPU read @0x2c6
4901155 [L1] Cache miss: addr = 2c6
4901235 [L2] Cache miss: addr = 2c6
4902125 [MEM] Mem hit: addr = 30b, data = 00
4902135 [L2] Cache Allocate: addr = 2c6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4902145 [L1] Cache Allocate: addr = 2c6 data = 0f0e0d0c0b0a09080706050403020100
4902145 [L1] Cache hit from L2: addr = 2c6, data = 06
4902145 [TEST] CPU read @0x080
4902155 [L1] Cache miss: addr = 080
4902235 [L2] Cache miss: addr = 080
4903125 [MEM] Mem hit: addr = 2c6, data = c0
4903135 [L2] Cache Allocate: addr = 080 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4903145 [L1] Cache Allocate: addr = 080 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4903145 [L1] Cache hit from L2: addr = 080, data = c0
4903145 [TEST] CPU read @0x799
4903155 [L1] Cache miss: addr = 799
4903235 [L2] Cache miss: addr = 799
4904125 [MEM] Mem hit: addr = 080, data = 80
4904135 [L2] Cache Allocate: addr = 799 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4904145 [L1] Cache Allocate: addr = 799 data = 9f9e9d9c9b9a99989796959493929190
4904145 [L1] Cache hit from L2: addr = 799, data = 99
4904145 [TEST] CPU read @0x219
4904155 [L1] Cache miss: addr = 219
4904235 [L2] Cache miss: addr = 219
4905125 [MEM] Mem hit: addr = 799, data = 80
4905135 [L2] Cache Allocate: addr = 219 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4905145 [L1] Cache Allocate: addr = 219 data = 9f9e9d9c9b9a99989796959493929190
4905145 [L1] Cache hit from L2: addr = 219, data = 99
4905145 [TEST] CPU read @0x6d4
4905155 [L1] Cache hit: addr = 6d4, data = b4
4905165 [TEST] CPU read @0x736
4905175 [L1] Cache miss: addr = 736
4905235 [L2] Cache miss: addr = 736
4906125 [MEM] Mem hit: addr = 219, data = 00
4906135 [L2] Cache Allocate: addr = 736 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4906145 [L1] Cache Allocate: addr = 736 data = 1f1e1d1c1b1a19181716151413121110
4906145 [L1] Cache hit from L2: addr = 736, data = 16
4906145 [TEST] CPU read @0x269
4906155 [L1] Cache miss: addr = 269
4906235 [L2] Cache miss: addr = 269
4907125 [MEM] Mem hit: addr = 736, data = 20
4907135 [L2] Cache Allocate: addr = 269 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4907145 [L1] Cache Allocate: addr = 269 data = 2f2e2d2c2b2a29282726252423222120
4907145 [L1] Cache hit from L2: addr = 269, data = 29
4907145 [TEST] CPU read @0x785
4907155 [L1] Cache miss: addr = 785
4907235 [L2] Cache miss: addr = 785
4908125 [MEM] Mem hit: addr = 269, data = 60
4908135 [L2] Cache Allocate: addr = 785 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4908145 [L1] Cache Allocate: addr = 785 data = 6f6e6d6c6b6a69686766656463626160
4908145 [L1] Cache hit from L2: addr = 785, data = 65
4908145 [TEST] CPU read @0x6fa
4908155 [L1] Cache miss: addr = 6fa
4908235 [L2] Cache miss: addr = 6fa
4909125 [MEM] Mem hit: addr = 785, data = 80
4909135 [L2] Cache Allocate: addr = 6fa data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4909145 [L1] Cache Allocate: addr = 6fa data = 9f9e9d9c9b9a99989796959493929190
4909145 [L1] Cache hit from L2: addr = 6fa, data = 9a
4909145 [TEST] CPU read @0x0ea
4909155 [L1] Cache miss: addr = 0ea
4909235 [L2] Cache miss: addr = 0ea
4910125 [MEM] Mem hit: addr = 6fa, data = e0
4910135 [L2] Cache Allocate: addr = 0ea data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4910145 [L1] Cache Allocate: addr = 0ea data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4910145 [L1] Cache hit from L2: addr = 0ea, data = ea
4910145 [TEST] CPU read @0x687
4910155 [L1] Cache miss: addr = 687
4910235 [L2] Cache miss: addr = 687
4911125 [MEM] Mem hit: addr = 0ea, data = e0
4911135 [L2] Cache Allocate: addr = 687 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4911145 [L1] Cache Allocate: addr = 687 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4911145 [L1] Cache hit from L2: addr = 687, data = e7
4911145 [TEST] CPU read @0x595
4911155 [L1] Cache miss: addr = 595
4911235 [L2] Cache miss: addr = 595
4912125 [MEM] Mem hit: addr = 687, data = 80
4912135 [L2] Cache Allocate: addr = 595 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4912145 [L1] Cache Allocate: addr = 595 data = 9f9e9d9c9b9a99989796959493929190
4912145 [L1] Cache hit from L2: addr = 595, data = 95
4912145 [TEST] CPU read @0x22a
4912155 [L1] Cache hit: addr = 22a, data = ea
4912165 [TEST] CPU read @0x384
4912175 [L1] Cache miss: addr = 384
4912235 [L2] Cache miss: addr = 384
4913125 [MEM] Mem hit: addr = 595, data = 80
4913135 [L2] Cache Allocate: addr = 384 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4913145 [L1] Cache Allocate: addr = 384 data = 8f8e8d8c8b8a89888786858483828180
4913145 [L1] Cache hit from L2: addr = 384, data = 84
4913145 [TEST] CPU read @0x149
4913155 [L1] Cache miss: addr = 149
4913235 [L2] Cache miss: addr = 149
4914125 [MEM] Mem hit: addr = 384, data = 80
4914135 [L2] Cache Allocate: addr = 149 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4914145 [L1] Cache Allocate: addr = 149 data = 8f8e8d8c8b8a89888786858483828180
4914145 [L1] Cache hit from L2: addr = 149, data = 89
4914145 [TEST] CPU read @0x2ba
4914155 [L1] Cache miss: addr = 2ba
4914235 [L2] Cache miss: addr = 2ba
4915125 [MEM] Mem hit: addr = 149, data = 40
4915135 [L2] Cache Allocate: addr = 2ba data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4915145 [L1] Cache Allocate: addr = 2ba data = 5f5e5d5c5b5a59585756555453525150
4915145 [L1] Cache hit from L2: addr = 2ba, data = 5a
4915145 [TEST] CPU read @0x330
4915155 [L1] Cache miss: addr = 330
4915235 [L2] Cache miss: addr = 330
4916125 [MEM] Mem hit: addr = 2ba, data = a0
4916135 [L2] Cache Allocate: addr = 330 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4916145 [L1] Cache Allocate: addr = 330 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4916145 [L1] Cache hit from L2: addr = 330, data = b0
4916145 [TEST] CPU read @0x1bc
4916155 [L1] Cache miss: addr = 1bc
4916235 [L2] Cache miss: addr = 1bc
4917125 [MEM] Mem hit: addr = 330, data = 20
4917135 [L2] Cache Allocate: addr = 1bc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4917145 [L1] Cache Allocate: addr = 1bc data = 3f3e3d3c3b3a39383736353433323130
4917145 [L1] Cache hit from L2: addr = 1bc, data = 3c
4917145 [TEST] CPU read @0x2f8
4917155 [L1] Cache miss: addr = 2f8
4917235 [L2] Cache hit: addr = 2f8, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4917245 [L1] Cache Allocate: addr = 2f8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4917245 [L1] Cache hit from L2: addr = 2f8, data = c8
4917245 [TEST] CPU read @0x0eb
4917255 [L1] Cache miss: addr = 0eb
4917335 [L2] Cache miss: addr = 0eb
4918125 [MEM] Mem hit: addr = 1bc, data = a0
4918135 [L2] Cache Allocate: addr = 0eb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4918145 [L1] Cache Allocate: addr = 0eb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4918145 [L1] Cache hit from L2: addr = 0eb, data = ab
4918145 [TEST] CPU read @0x2c5
4918155 [L1] Cache miss: addr = 2c5
4918235 [L2] Cache miss: addr = 2c5
4919125 [MEM] Mem hit: addr = 0eb, data = e0
4919135 [L2] Cache Allocate: addr = 2c5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4919145 [L1] Cache Allocate: addr = 2c5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4919145 [L1] Cache hit from L2: addr = 2c5, data = e5
4919145 [TEST] CPU read @0x749
4919155 [L1] Cache miss: addr = 749
4919235 [L2] Cache miss: addr = 749
4920125 [MEM] Mem hit: addr = 2c5, data = c0
4920135 [L2] Cache Allocate: addr = 749 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4920145 [L1] Cache Allocate: addr = 749 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4920145 [L1] Cache hit from L2: addr = 749, data = c9
4920145 [TEST] CPU read @0x094
4920155 [L1] Cache miss: addr = 094
4920235 [L2] Cache miss: addr = 094
4921125 [MEM] Mem hit: addr = 749, data = 40
4921135 [L2] Cache Allocate: addr = 094 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4921145 [L1] Cache Allocate: addr = 094 data = 5f5e5d5c5b5a59585756555453525150
4921145 [L1] Cache hit from L2: addr = 094, data = 54
4921145 [TEST] CPU read @0x2be
4921155 [L1] Cache miss: addr = 2be
4921235 [L2] Cache miss: addr = 2be
4922125 [MEM] Mem hit: addr = 094, data = 80
4922135 [L2] Cache Allocate: addr = 2be data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4922145 [L1] Cache Allocate: addr = 2be data = 9f9e9d9c9b9a99989796959493929190
4922145 [L1] Cache hit from L2: addr = 2be, data = 9e
4922145 [TEST] CPU read @0x23a
4922155 [L1] Cache miss: addr = 23a
4922235 [L2] Cache hit: addr = 23a, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4922245 [L1] Cache Allocate: addr = 23a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4922245 [L1] Cache hit from L2: addr = 23a, data = ea
4922245 [TEST] CPU read @0x71f
4922255 [L1] Cache miss: addr = 71f
4922335 [L2] Cache miss: addr = 71f
4923125 [MEM] Mem hit: addr = 2be, data = a0
4923135 [L2] Cache Allocate: addr = 71f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4923145 [L1] Cache Allocate: addr = 71f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4923145 [L1] Cache hit from L2: addr = 71f, data = bf
4923145 [TEST] CPU read @0x111
4923155 [L1] Cache miss: addr = 111
4923235 [L2] Cache miss: addr = 111
4924125 [MEM] Mem hit: addr = 71f, data = 00
4924135 [L2] Cache Allocate: addr = 111 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4924145 [L1] Cache Allocate: addr = 111 data = 1f1e1d1c1b1a19181716151413121110
4924145 [L1] Cache hit from L2: addr = 111, data = 11
4924145 [TEST] CPU read @0x0b5
4924155 [L1] Cache miss: addr = 0b5
4924235 [L2] Cache miss: addr = 0b5
4925125 [MEM] Mem hit: addr = 111, data = 00
4925135 [L2] Cache Allocate: addr = 0b5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4925145 [L1] Cache Allocate: addr = 0b5 data = 1f1e1d1c1b1a19181716151413121110
4925145 [L1] Cache hit from L2: addr = 0b5, data = 15
4925145 [TEST] CPU read @0x4e8
4925155 [L1] Cache miss: addr = 4e8
4925235 [L2] Cache hit: addr = 4e8, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4925245 [L1] Cache Allocate: addr = 4e8 data = 8f8e8d8c8b8a89888786858483828180
4925245 [L1] Cache hit from L2: addr = 4e8, data = 88
4925245 [TEST] CPU read @0x0e9
4925255 [L1] Cache miss: addr = 0e9
4925335 [L2] Cache miss: addr = 0e9
4926125 [MEM] Mem hit: addr = 0b5, data = a0
4926135 [L2] Cache Allocate: addr = 0e9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4926145 [L1] Cache Allocate: addr = 0e9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4926145 [L1] Cache hit from L2: addr = 0e9, data = a9
4926145 [TEST] CPU read @0x5fd
4926155 [L1] Cache miss: addr = 5fd
4926235 [L2] Cache miss: addr = 5fd
4927125 [MEM] Mem hit: addr = 0e9, data = e0
4927135 [L2] Cache Allocate: addr = 5fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4927145 [L1] Cache Allocate: addr = 5fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4927145 [L1] Cache hit from L2: addr = 5fd, data = fd
4927145 [TEST] CPU read @0x4b3
4927155 [L1] Cache miss: addr = 4b3
4927235 [L2] Cache miss: addr = 4b3
4928125 [MEM] Mem hit: addr = 5fd, data = e0
4928135 [L2] Cache Allocate: addr = 4b3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4928145 [L1] Cache Allocate: addr = 4b3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4928145 [L1] Cache hit from L2: addr = 4b3, data = f3
4928145 [TEST] CPU read @0x7f3
4928155 [L1] Cache miss: addr = 7f3
4928235 [L2] Cache miss: addr = 7f3
4929125 [MEM] Mem hit: addr = 4b3, data = a0
4929135 [L2] Cache Allocate: addr = 7f3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4929145 [L1] Cache Allocate: addr = 7f3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4929145 [L1] Cache hit from L2: addr = 7f3, data = b3
4929145 [TEST] CPU read @0x47b
4929155 [L1] Cache miss: addr = 47b
4929235 [L2] Cache miss: addr = 47b
4930125 [MEM] Mem hit: addr = 7f3, data = e0
4930135 [L2] Cache Allocate: addr = 47b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4930145 [L1] Cache Allocate: addr = 47b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4930145 [L1] Cache hit from L2: addr = 47b, data = fb
4930145 [TEST] CPU read @0x0c7
4930155 [L1] Cache miss: addr = 0c7
4930235 [L2] Cache miss: addr = 0c7
4931125 [MEM] Mem hit: addr = 47b, data = 60
4931135 [L2] Cache Allocate: addr = 0c7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4931145 [L1] Cache Allocate: addr = 0c7 data = 6f6e6d6c6b6a69686766656463626160
4931145 [L1] Cache hit from L2: addr = 0c7, data = 67
4931145 [TEST] CPU read @0x11a
4931155 [L1] Cache miss: addr = 11a
4931235 [L2] Cache miss: addr = 11a
4932125 [MEM] Mem hit: addr = 0c7, data = c0
4932135 [L2] Cache Allocate: addr = 11a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4932145 [L1] Cache Allocate: addr = 11a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4932145 [L1] Cache hit from L2: addr = 11a, data = da
4932145 [TEST] CPU read @0x178
4932155 [L1] Cache miss: addr = 178
4932235 [L2] Cache hit: addr = 178, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4932245 [L1] Cache Allocate: addr = 178 data = 4f4e4d4c4b4a49484746454443424140
4932245 [L1] Cache hit from L2: addr = 178, data = 48
4932245 [TEST] CPU read @0x174
4932255 [L1] Cache hit: addr = 174, data = 44
4932265 [TEST] CPU read @0x39d
4932275 [L1] Cache miss: addr = 39d
4932335 [L2] Cache miss: addr = 39d
4933125 [MEM] Mem hit: addr = 11a, data = 00
4933135 [L2] Cache Allocate: addr = 39d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4933145 [L1] Cache Allocate: addr = 39d data = 1f1e1d1c1b1a19181716151413121110
4933145 [L1] Cache hit from L2: addr = 39d, data = 1d
4933145 [TEST] CPU read @0x480
4933155 [L1] Cache hit: addr = 480, data = 20
4933165 [TEST] CPU read @0x5c9
4933175 [L1] Cache miss: addr = 5c9
4933235 [L2] Cache hit: addr = 5c9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4933245 [L1] Cache Allocate: addr = 5c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4933245 [L1] Cache hit from L2: addr = 5c9, data = a9
4933245 [TEST] CPU read @0x0c6
4933255 [L1] Cache miss: addr = 0c6
4933335 [L2] Cache miss: addr = 0c6
4934125 [MEM] Mem hit: addr = 39d, data = 80
4934135 [L2] Cache Allocate: addr = 0c6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4934145 [L1] Cache Allocate: addr = 0c6 data = 8f8e8d8c8b8a89888786858483828180
4934145 [L1] Cache hit from L2: addr = 0c6, data = 86
4934145 [TEST] CPU read @0x623
4934155 [L1] Cache miss: addr = 623
4934235 [L2] Cache miss: addr = 623
4935125 [MEM] Mem hit: addr = 0c6, data = c0
4935135 [L2] Cache Allocate: addr = 623 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4935145 [L1] Cache Allocate: addr = 623 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4935145 [L1] Cache hit from L2: addr = 623, data = c3
4935145 [TEST] CPU read @0x079
4935155 [L1] Cache miss: addr = 079
4935235 [L2] Cache miss: addr = 079
4936125 [MEM] Mem hit: addr = 623, data = 20
4936135 [L2] Cache Allocate: addr = 079 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4936145 [L1] Cache Allocate: addr = 079 data = 3f3e3d3c3b3a39383736353433323130
4936145 [L1] Cache hit from L2: addr = 079, data = 39
4936145 [TEST] CPU read @0x0b8
4936155 [L1] Cache miss: addr = 0b8
4936235 [L2] Cache miss: addr = 0b8
4937125 [MEM] Mem hit: addr = 079, data = 60
4937135 [L2] Cache Allocate: addr = 0b8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4937145 [L1] Cache Allocate: addr = 0b8 data = 7f7e7d7c7b7a79787776757473727170
4937145 [L1] Cache hit from L2: addr = 0b8, data = 78
4937145 [TEST] CPU read @0x163
4937155 [L1] Cache miss: addr = 163
4937235 [L2] Cache hit: addr = 163, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4937245 [L1] Cache Allocate: addr = 163 data = 4f4e4d4c4b4a49484746454443424140
4937245 [L1] Cache hit from L2: addr = 163, data = 43
4937245 [TEST] CPU read @0x5e7
4937255 [L1] Cache miss: addr = 5e7
4937335 [L2] Cache miss: addr = 5e7
4938125 [MEM] Mem hit: addr = 0b8, data = a0
4938135 [L2] Cache Allocate: addr = 5e7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4938145 [L1] Cache Allocate: addr = 5e7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4938145 [L1] Cache hit from L2: addr = 5e7, data = a7
4938145 [TEST] CPU read @0x36c
4938155 [L1] Cache hit: addr = 36c, data = cc
4938165 [TEST] CPU read @0x6a7
4938175 [L1] Cache miss: addr = 6a7
4938235 [L2] Cache miss: addr = 6a7
4939125 [MEM] Mem hit: addr = 5e7, data = e0
4939135 [L2] Cache Allocate: addr = 6a7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4939145 [L1] Cache Allocate: addr = 6a7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4939145 [L1] Cache hit from L2: addr = 6a7, data = e7
4939145 [TEST] CPU read @0x4b6
4939155 [L1] Cache miss: addr = 4b6
4939235 [L2] Cache miss: addr = 4b6
4940125 [MEM] Mem hit: addr = 6a7, data = a0
4940135 [L2] Cache Allocate: addr = 4b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4940145 [L1] Cache Allocate: addr = 4b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4940145 [L1] Cache hit from L2: addr = 4b6, data = b6
4940145 [TEST] CPU read @0x5e7
4940155 [L1] Cache miss: addr = 5e7
4940235 [L2] Cache miss: addr = 5e7
4941125 [MEM] Mem hit: addr = 4b6, data = a0
4941135 [L2] Cache Allocate: addr = 5e7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4941145 [L1] Cache Allocate: addr = 5e7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4941145 [L1] Cache hit from L2: addr = 5e7, data = a7
4941145 [TEST] CPU read @0x6ec
4941155 [L1] Cache miss: addr = 6ec
4941235 [L2] Cache miss: addr = 6ec
4942125 [MEM] Mem hit: addr = 5e7, data = e0
4942135 [L2] Cache Allocate: addr = 6ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4942145 [L1] Cache Allocate: addr = 6ec data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4942145 [L1] Cache hit from L2: addr = 6ec, data = ec
4942145 [TEST] CPU read @0x25e
4942155 [L1] Cache miss: addr = 25e
4942235 [L2] Cache hit: addr = 25e, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4942245 [L1] Cache Allocate: addr = 25e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4942245 [L1] Cache hit from L2: addr = 25e, data = ee
4942245 [TEST] CPU read @0x73a
4942255 [L1] Cache miss: addr = 73a
4942335 [L2] Cache miss: addr = 73a
4943125 [MEM] Mem hit: addr = 6ec, data = e0
4943135 [L2] Cache Allocate: addr = 73a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4943145 [L1] Cache Allocate: addr = 73a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4943145 [L1] Cache hit from L2: addr = 73a, data = fa
4943145 [TEST] CPU read @0x1fd
4943155 [L1] Cache miss: addr = 1fd
4943235 [L2] Cache miss: addr = 1fd
4944125 [MEM] Mem hit: addr = 73a, data = 20
4944135 [L2] Cache Allocate: addr = 1fd data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4944145 [L1] Cache Allocate: addr = 1fd data = 3f3e3d3c3b3a39383736353433323130
4944145 [L1] Cache hit from L2: addr = 1fd, data = 3d
4944145 [TEST] CPU read @0x18f
4944155 [L1] Cache miss: addr = 18f
4944235 [L2] Cache miss: addr = 18f
4945125 [MEM] Mem hit: addr = 1fd, data = e0
4945135 [L2] Cache Allocate: addr = 18f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4945145 [L1] Cache Allocate: addr = 18f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4945145 [L1] Cache hit from L2: addr = 18f, data = ef
4945145 [TEST] CPU read @0x243
4945155 [L1] Cache hit: addr = 243, data = e3
4945165 [TEST] CPU read @0x6cd
4945175 [L1] Cache miss: addr = 6cd
4945235 [L2] Cache hit: addr = 6cd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4945245 [L1] Cache Allocate: addr = 6cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4945245 [L1] Cache hit from L2: addr = 6cd, data = ad
4945245 [TEST] CPU read @0x690
4945255 [L1] Cache hit: addr = 690, data = b0
4945265 [TEST] CPU read @0x4b2
4945275 [L1] Cache miss: addr = 4b2
4945335 [L2] Cache miss: addr = 4b2
4946125 [MEM] Mem hit: addr = 18f, data = 80
4946135 [L2] Cache Allocate: addr = 4b2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4946145 [L1] Cache Allocate: addr = 4b2 data = 9f9e9d9c9b9a99989796959493929190
4946145 [L1] Cache hit from L2: addr = 4b2, data = 92
4946145 [TEST] CPU read @0x117
4946155 [L1] Cache miss: addr = 117
4946235 [L2] Cache miss: addr = 117
4947125 [MEM] Mem hit: addr = 4b2, data = a0
4947135 [L2] Cache Allocate: addr = 117 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4947145 [L1] Cache Allocate: addr = 117 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4947145 [L1] Cache hit from L2: addr = 117, data = b7
4947145 [TEST] CPU read @0x407
4947155 [L1] Cache miss: addr = 407
4947235 [L2] Cache miss: addr = 407
4948125 [MEM] Mem hit: addr = 117, data = 00
4948135 [L2] Cache Allocate: addr = 407 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4948145 [L1] Cache Allocate: addr = 407 data = 0f0e0d0c0b0a09080706050403020100
4948145 [L1] Cache hit from L2: addr = 407, data = 07
4948145 [TEST] CPU read @0x05e
4948155 [L1] Cache miss: addr = 05e
4948235 [L2] Cache miss: addr = 05e
4949125 [MEM] Mem hit: addr = 407, data = 00
4949135 [L2] Cache Allocate: addr = 05e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4949145 [L1] Cache Allocate: addr = 05e data = 1f1e1d1c1b1a19181716151413121110
4949145 [L1] Cache hit from L2: addr = 05e, data = 1e
4949145 [TEST] CPU read @0x42f
4949155 [L1] Cache miss: addr = 42f
4949235 [L2] Cache miss: addr = 42f
4950125 [MEM] Mem hit: addr = 05e, data = 40
4950135 [L2] Cache Allocate: addr = 42f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4950145 [L1] Cache Allocate: addr = 42f data = 4f4e4d4c4b4a49484746454443424140
4950145 [L1] Cache hit from L2: addr = 42f, data = 4f
4950145 [TEST] CPU read @0x3c5
4950155 [L1] Cache miss: addr = 3c5
4950235 [L2] Cache miss: addr = 3c5
4951125 [MEM] Mem hit: addr = 42f, data = 20
4951135 [L2] Cache Allocate: addr = 3c5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4951145 [L1] Cache Allocate: addr = 3c5 data = 2f2e2d2c2b2a29282726252423222120
4951145 [L1] Cache hit from L2: addr = 3c5, data = 25
4951145 [TEST] CPU read @0x149
4951155 [L1] Cache miss: addr = 149
4951235 [L2] Cache miss: addr = 149
4952125 [MEM] Mem hit: addr = 3c5, data = c0
4952135 [L2] Cache Allocate: addr = 149 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4952145 [L1] Cache Allocate: addr = 149 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4952145 [L1] Cache hit from L2: addr = 149, data = c9
4952145 [TEST] CPU read @0x5b7
4952155 [L1] Cache hit: addr = 5b7, data = 97
4952165 [TEST] CPU read @0x174
4952175 [L1] Cache miss: addr = 174
4952235 [L2] Cache hit: addr = 174, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4952245 [L1] Cache Allocate: addr = 174 data = 4f4e4d4c4b4a49484746454443424140
4952245 [L1] Cache hit from L2: addr = 174, data = 44
4952245 [TEST] CPU read @0x35b
4952255 [L1] Cache miss: addr = 35b
4952335 [L2] Cache miss: addr = 35b
4953125 [MEM] Mem hit: addr = 149, data = 40
4953135 [L2] Cache Allocate: addr = 35b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4953145 [L1] Cache Allocate: addr = 35b data = 5f5e5d5c5b5a59585756555453525150
4953145 [L1] Cache hit from L2: addr = 35b, data = 5b
4953145 [TEST] CPU read @0x3bb
4953155 [L1] Cache miss: addr = 3bb
4953235 [L2] Cache miss: addr = 3bb
4954125 [MEM] Mem hit: addr = 35b, data = 40
4954135 [L2] Cache Allocate: addr = 3bb data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4954145 [L1] Cache Allocate: addr = 3bb data = 5f5e5d5c5b5a59585756555453525150
4954145 [L1] Cache hit from L2: addr = 3bb, data = 5b
4954145 [TEST] CPU read @0x3fe
4954155 [L1] Cache hit: addr = 3fe, data = 7e
4954165 [TEST] CPU read @0x0f3
4954175 [L1] Cache miss: addr = 0f3
4954235 [L2] Cache miss: addr = 0f3
4955125 [MEM] Mem hit: addr = 3bb, data = a0
4955135 [L2] Cache Allocate: addr = 0f3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4955145 [L1] Cache Allocate: addr = 0f3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4955145 [L1] Cache hit from L2: addr = 0f3, data = b3
4955145 [TEST] CPU read @0x5d3
4955155 [L1] Cache miss: addr = 5d3
4955235 [L2] Cache hit: addr = 5d3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4955245 [L1] Cache Allocate: addr = 5d3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4955245 [L1] Cache hit from L2: addr = 5d3, data = a3
4955245 [TEST] CPU read @0x1f2
4955255 [L1] Cache miss: addr = 1f2
4955335 [L2] Cache miss: addr = 1f2
4956125 [MEM] Mem hit: addr = 0f3, data = e0
4956135 [L2] Cache Allocate: addr = 1f2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4956145 [L1] Cache Allocate: addr = 1f2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4956145 [L1] Cache hit from L2: addr = 1f2, data = f2
4956145 [TEST] CPU read @0x5d6
4956155 [L1] Cache miss: addr = 5d6
4956235 [L2] Cache hit: addr = 5d6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4956245 [L1] Cache Allocate: addr = 5d6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4956245 [L1] Cache hit from L2: addr = 5d6, data = a6
4956245 [TEST] CPU read @0x26c
4956255 [L1] Cache miss: addr = 26c
4956335 [L2] Cache miss: addr = 26c
4957125 [MEM] Mem hit: addr = 1f2, data = e0
4957135 [L2] Cache Allocate: addr = 26c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4957145 [L1] Cache Allocate: addr = 26c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4957145 [L1] Cache hit from L2: addr = 26c, data = ec
4957145 [TEST] CPU read @0x7ab
4957155 [L1] Cache miss: addr = 7ab
4957235 [L2] Cache miss: addr = 7ab
4958125 [MEM] Mem hit: addr = 26c, data = 60
4958135 [L2] Cache Allocate: addr = 7ab data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4958145 [L1] Cache Allocate: addr = 7ab data = 6f6e6d6c6b6a69686766656463626160
4958145 [L1] Cache hit from L2: addr = 7ab, data = 6b
4958145 [TEST] CPU read @0x772
4958155 [L1] Cache miss: addr = 772
4958235 [L2] Cache miss: addr = 772
4959125 [MEM] Mem hit: addr = 7ab, data = a0
4959135 [L2] Cache Allocate: addr = 772 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4959145 [L1] Cache Allocate: addr = 772 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4959145 [L1] Cache hit from L2: addr = 772, data = b2
4959145 [TEST] CPU read @0x1b8
4959155 [L1] Cache miss: addr = 1b8
4959235 [L2] Cache miss: addr = 1b8
4960125 [MEM] Mem hit: addr = 772, data = 60
4960135 [L2] Cache Allocate: addr = 1b8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4960145 [L1] Cache Allocate: addr = 1b8 data = 7f7e7d7c7b7a79787776757473727170
4960145 [L1] Cache hit from L2: addr = 1b8, data = 78
4960145 [TEST] CPU read @0x3fb
4960155 [L1] Cache hit: addr = 3fb, data = 7b
4960165 [TEST] CPU read @0x3ff
4960175 [L1] Cache hit: addr = 3ff, data = 7f
4960185 [TEST] CPU read @0x1cc
4960195 [L1] Cache miss: addr = 1cc
4960235 [L2] Cache miss: addr = 1cc
4961125 [MEM] Mem hit: addr = 1b8, data = a0
4961135 [L2] Cache Allocate: addr = 1cc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4961145 [L1] Cache Allocate: addr = 1cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4961145 [L1] Cache hit from L2: addr = 1cc, data = ac
4961145 [TEST] CPU read @0x66b
4961155 [L1] Cache miss: addr = 66b
4961235 [L2] Cache miss: addr = 66b
4962125 [MEM] Mem hit: addr = 1cc, data = c0
4962135 [L2] Cache Allocate: addr = 66b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4962145 [L1] Cache Allocate: addr = 66b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4962145 [L1] Cache hit from L2: addr = 66b, data = cb
4962145 [TEST] CPU read @0x56e
4962155 [L1] Cache miss: addr = 56e
4962235 [L2] Cache miss: addr = 56e
4963125 [MEM] Mem hit: addr = 66b, data = 60
4963135 [L2] Cache Allocate: addr = 56e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4963145 [L1] Cache Allocate: addr = 56e data = 6f6e6d6c6b6a69686766656463626160
4963145 [L1] Cache hit from L2: addr = 56e, data = 6e
4963145 [TEST] CPU read @0x42a
4963155 [L1] Cache miss: addr = 42a
4963235 [L2] Cache miss: addr = 42a
4964125 [MEM] Mem hit: addr = 56e, data = 60
4964135 [L2] Cache Allocate: addr = 42a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4964145 [L1] Cache Allocate: addr = 42a data = 6f6e6d6c6b6a69686766656463626160
4964145 [L1] Cache hit from L2: addr = 42a, data = 6a
4964145 [TEST] CPU read @0x18b
4964155 [L1] Cache miss: addr = 18b
4964235 [L2] Cache miss: addr = 18b
4965125 [MEM] Mem hit: addr = 42a, data = 20
4965135 [L2] Cache Allocate: addr = 18b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4965145 [L1] Cache Allocate: addr = 18b data = 2f2e2d2c2b2a29282726252423222120
4965145 [L1] Cache hit from L2: addr = 18b, data = 2b
4965145 [TEST] CPU read @0x21d
4965155 [L1] Cache miss: addr = 21d
4965235 [L2] Cache miss: addr = 21d
4966125 [MEM] Mem hit: addr = 18b, data = 80
4966135 [L2] Cache Allocate: addr = 21d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4966145 [L1] Cache Allocate: addr = 21d data = 9f9e9d9c9b9a99989796959493929190
4966145 [L1] Cache hit from L2: addr = 21d, data = 9d
4966145 [TEST] CPU read @0x4d8
4966155 [L1] Cache miss: addr = 4d8
4966235 [L2] Cache hit: addr = 4d8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4966245 [L1] Cache Allocate: addr = 4d8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4966245 [L1] Cache hit from L2: addr = 4d8, data = e8
4966245 [TEST] CPU read @0x38e
4966255 [L1] Cache miss: addr = 38e
4966335 [L2] Cache miss: addr = 38e
4967125 [MEM] Mem hit: addr = 21d, data = 00
4967135 [L2] Cache Allocate: addr = 38e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4967145 [L1] Cache Allocate: addr = 38e data = 0f0e0d0c0b0a09080706050403020100
4967145 [L1] Cache hit from L2: addr = 38e, data = 0e
4967145 [TEST] CPU read @0x6a3
4967155 [L1] Cache miss: addr = 6a3
4967235 [L2] Cache miss: addr = 6a3
4968125 [MEM] Mem hit: addr = 38e, data = 80
4968135 [L2] Cache Allocate: addr = 6a3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4968145 [L1] Cache Allocate: addr = 6a3 data = 8f8e8d8c8b8a89888786858483828180
4968145 [L1] Cache hit from L2: addr = 6a3, data = 83
4968145 [TEST] CPU read @0x47c
4968155 [L1] Cache miss: addr = 47c
4968235 [L2] Cache miss: addr = 47c
4969125 [MEM] Mem hit: addr = 6a3, data = a0
4969135 [L2] Cache Allocate: addr = 47c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4969145 [L1] Cache Allocate: addr = 47c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4969145 [L1] Cache hit from L2: addr = 47c, data = bc
4969145 [TEST] CPU read @0x6ce
4969155 [L1] Cache miss: addr = 6ce
4969235 [L2] Cache hit: addr = 6ce, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4969245 [L1] Cache Allocate: addr = 6ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4969245 [L1] Cache hit from L2: addr = 6ce, data = ae
4969245 [TEST] CPU read @0x79a
4969255 [L1] Cache miss: addr = 79a
4969335 [L2] Cache miss: addr = 79a
4970125 [MEM] Mem hit: addr = 47c, data = 60
4970135 [L2] Cache Allocate: addr = 79a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4970145 [L1] Cache Allocate: addr = 79a data = 7f7e7d7c7b7a79787776757473727170
4970145 [L1] Cache hit from L2: addr = 79a, data = 7a
4970145 [TEST] CPU read @0x3a9
4970155 [L1] Cache miss: addr = 3a9
4970235 [L2] Cache miss: addr = 3a9
4971125 [MEM] Mem hit: addr = 79a, data = 80
4971135 [L2] Cache Allocate: addr = 3a9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4971145 [L1] Cache Allocate: addr = 3a9 data = 8f8e8d8c8b8a89888786858483828180
4971145 [L1] Cache hit from L2: addr = 3a9, data = 89
4971145 [TEST] CPU read @0x5ad
4971155 [L1] Cache miss: addr = 5ad
4971235 [L2] Cache hit: addr = 5ad, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4971245 [L1] Cache Allocate: addr = 5ad data = 8f8e8d8c8b8a89888786858483828180
4971245 [L1] Cache hit from L2: addr = 5ad, data = 8d
4971245 [TEST] CPU read @0x660
4971255 [L1] Cache miss: addr = 660
4971335 [L2] Cache miss: addr = 660
4972125 [MEM] Mem hit: addr = 3a9, data = a0
4972135 [L2] Cache Allocate: addr = 660 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4972145 [L1] Cache Allocate: addr = 660 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4972145 [L1] Cache hit from L2: addr = 660, data = a0
4972145 [TEST] CPU read @0x5a6
4972155 [L1] Cache miss: addr = 5a6
4972235 [L2] Cache hit: addr = 5a6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4972245 [L1] Cache Allocate: addr = 5a6 data = 8f8e8d8c8b8a89888786858483828180
4972245 [L1] Cache hit from L2: addr = 5a6, data = 86
4972245 [TEST] CPU read @0x47a
4972255 [L1] Cache miss: addr = 47a
4972335 [L2] Cache miss: addr = 47a
4973125 [MEM] Mem hit: addr = 660, data = 60
4973135 [L2] Cache Allocate: addr = 47a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4973145 [L1] Cache Allocate: addr = 47a data = 7f7e7d7c7b7a79787776757473727170
4973145 [L1] Cache hit from L2: addr = 47a, data = 7a
4973145 [TEST] CPU read @0x776
4973155 [L1] Cache miss: addr = 776
4973235 [L2] Cache miss: addr = 776
4974125 [MEM] Mem hit: addr = 47a, data = 60
4974135 [L2] Cache Allocate: addr = 776 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4974145 [L1] Cache Allocate: addr = 776 data = 7f7e7d7c7b7a79787776757473727170
4974145 [L1] Cache hit from L2: addr = 776, data = 76
4974145 [TEST] CPU read @0x625
4974155 [L1] Cache miss: addr = 625
4974235 [L2] Cache miss: addr = 625
4975125 [MEM] Mem hit: addr = 776, data = 60
4975135 [L2] Cache Allocate: addr = 625 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4975145 [L1] Cache Allocate: addr = 625 data = 6f6e6d6c6b6a69686766656463626160
4975145 [L1] Cache hit from L2: addr = 625, data = 65
4975145 [TEST] CPU read @0x3b9
4975155 [L1] Cache miss: addr = 3b9
4975235 [L2] Cache miss: addr = 3b9
4976125 [MEM] Mem hit: addr = 625, data = 20
4976135 [L2] Cache Allocate: addr = 3b9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4976145 [L1] Cache Allocate: addr = 3b9 data = 3f3e3d3c3b3a39383736353433323130
4976145 [L1] Cache hit from L2: addr = 3b9, data = 39
4976145 [TEST] CPU read @0x495
4976155 [L1] Cache miss: addr = 495
4976235 [L2] Cache hit: addr = 495, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4976245 [L1] Cache Allocate: addr = 495 data = 2f2e2d2c2b2a29282726252423222120
4976245 [L1] Cache hit from L2: addr = 495, data = 25
4976245 [TEST] CPU read @0x567
4976255 [L1] Cache miss: addr = 567
4976335 [L2] Cache miss: addr = 567
4977125 [MEM] Mem hit: addr = 3b9, data = a0
4977135 [L2] Cache Allocate: addr = 567 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4977145 [L1] Cache Allocate: addr = 567 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4977145 [L1] Cache hit from L2: addr = 567, data = a7
4977145 [TEST] CPU read @0x76c
4977155 [L1] Cache miss: addr = 76c
4977235 [L2] Cache miss: addr = 76c
4978125 [MEM] Mem hit: addr = 567, data = 60
4978135 [L2] Cache Allocate: addr = 76c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4978145 [L1] Cache Allocate: addr = 76c data = 6f6e6d6c6b6a69686766656463626160
4978145 [L1] Cache hit from L2: addr = 76c, data = 6c
4978145 [TEST] CPU read @0x4d9
4978155 [L1] Cache miss: addr = 4d9
4978235 [L2] Cache hit: addr = 4d9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4978245 [L1] Cache Allocate: addr = 4d9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4978245 [L1] Cache hit from L2: addr = 4d9, data = e9
4978245 [TEST] CPU read @0x0dd
4978255 [L1] Cache miss: addr = 0dd
4978335 [L2] Cache miss: addr = 0dd
4979125 [MEM] Mem hit: addr = 76c, data = 60
4979135 [L2] Cache Allocate: addr = 0dd data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4979145 [L1] Cache Allocate: addr = 0dd data = 7f7e7d7c7b7a79787776757473727170
4979145 [L1] Cache hit from L2: addr = 0dd, data = 7d
4979145 [TEST] CPU read @0x273
4979155 [L1] Cache miss: addr = 273
4979235 [L2] Cache miss: addr = 273
4980125 [MEM] Mem hit: addr = 0dd, data = c0
4980135 [L2] Cache Allocate: addr = 273 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4980145 [L1] Cache Allocate: addr = 273 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4980145 [L1] Cache hit from L2: addr = 273, data = d3
4980145 [TEST] CPU read @0x7fc
4980155 [L1] Cache miss: addr = 7fc
4980235 [L2] Cache miss: addr = 7fc
4981125 [MEM] Mem hit: addr = 273, data = 60
4981135 [L2] Cache Allocate: addr = 7fc data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4981145 [L1] Cache Allocate: addr = 7fc data = 7f7e7d7c7b7a79787776757473727170
4981145 [L1] Cache hit from L2: addr = 7fc, data = 7c
4981145 [TEST] CPU read @0x2f5
4981155 [L1] Cache miss: addr = 2f5
4981235 [L2] Cache hit: addr = 2f5, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4981245 [L1] Cache Allocate: addr = 2f5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4981245 [L1] Cache hit from L2: addr = 2f5, data = c5
4981245 [TEST] CPU read @0x5f9
4981255 [L1] Cache miss: addr = 5f9
4981335 [L2] Cache miss: addr = 5f9
4982125 [MEM] Mem hit: addr = 7fc, data = e0
4982135 [L2] Cache Allocate: addr = 5f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4982145 [L1] Cache Allocate: addr = 5f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4982145 [L1] Cache hit from L2: addr = 5f9, data = f9
4982145 [TEST] CPU read @0x5b9
4982155 [L1] Cache hit: addr = 5b9, data = 99
4982165 [TEST] CPU read @0x464
4982175 [L1] Cache miss: addr = 464
4982235 [L2] Cache miss: addr = 464
4983125 [MEM] Mem hit: addr = 5f9, data = e0
4983135 [L2] Cache Allocate: addr = 464 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4983145 [L1] Cache Allocate: addr = 464 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4983145 [L1] Cache hit from L2: addr = 464, data = e4
4983145 [TEST] CPU read @0x40b
4983155 [L1] Cache miss: addr = 40b
4983235 [L2] Cache miss: addr = 40b
4984125 [MEM] Mem hit: addr = 464, data = 60
4984135 [L2] Cache Allocate: addr = 40b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4984145 [L1] Cache Allocate: addr = 40b data = 6f6e6d6c6b6a69686766656463626160
4984145 [L1] Cache hit from L2: addr = 40b, data = 6b
4984145 [TEST] CPU read @0x40c
4984155 [L1] Cache hit: addr = 40c, data = 6c
4984165 [TEST] CPU read @0x1de
4984175 [L1] Cache miss: addr = 1de
4984235 [L2] Cache miss: addr = 1de
4985125 [MEM] Mem hit: addr = 40b, data = 00
4985135 [L2] Cache Allocate: addr = 1de data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4985145 [L1] Cache Allocate: addr = 1de data = 1f1e1d1c1b1a19181716151413121110
4985145 [L1] Cache hit from L2: addr = 1de, data = 1e
4985145 [TEST] CPU read @0x44d
4985155 [L1] Cache miss: addr = 44d
4985235 [L2] Cache miss: addr = 44d
4986125 [MEM] Mem hit: addr = 1de, data = c0
4986135 [L2] Cache Allocate: addr = 44d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4986145 [L1] Cache Allocate: addr = 44d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4986145 [L1] Cache hit from L2: addr = 44d, data = cd
4986145 [TEST] CPU read @0x78f
4986155 [L1] Cache miss: addr = 78f
4986235 [L2] Cache miss: addr = 78f
4987125 [MEM] Mem hit: addr = 44d, data = 40
4987135 [L2] Cache Allocate: addr = 78f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4987145 [L1] Cache Allocate: addr = 78f data = 4f4e4d4c4b4a49484746454443424140
4987145 [L1] Cache hit from L2: addr = 78f, data = 4f
4987145 [TEST] CPU read @0x3ff
4987155 [L1] Cache hit: addr = 3ff, data = 7f
4987165 [TEST] CPU read @0x3d9
4987175 [L1] Cache miss: addr = 3d9
4987235 [L2] Cache miss: addr = 3d9
4988125 [MEM] Mem hit: addr = 78f, data = 80
4988135 [L2] Cache Allocate: addr = 3d9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4988145 [L1] Cache Allocate: addr = 3d9 data = 9f9e9d9c9b9a99989796959493929190
4988145 [L1] Cache hit from L2: addr = 3d9, data = 99
4988145 [TEST] CPU read @0x3c2
4988155 [L1] Cache miss: addr = 3c2
4988235 [L2] Cache hit: addr = 3c2, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4988245 [L1] Cache Allocate: addr = 3c2 data = 8f8e8d8c8b8a89888786858483828180
4988245 [L1] Cache hit from L2: addr = 3c2, data = 82
4988245 [TEST] CPU read @0x0c5
4988255 [L1] Cache miss: addr = 0c5
4988335 [L2] Cache miss: addr = 0c5
4989125 [MEM] Mem hit: addr = 3d9, data = c0
4989135 [L2] Cache Allocate: addr = 0c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4989145 [L1] Cache Allocate: addr = 0c5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4989145 [L1] Cache hit from L2: addr = 0c5, data = c5
4989145 [TEST] CPU read @0x60d
4989155 [L1] Cache miss: addr = 60d
4989235 [L2] Cache miss: addr = 60d
4990125 [MEM] Mem hit: addr = 0c5, data = c0
4990135 [L2] Cache Allocate: addr = 60d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4990145 [L1] Cache Allocate: addr = 60d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4990145 [L1] Cache hit from L2: addr = 60d, data = cd
4990145 [TEST] CPU read @0x375
4990155 [L1] Cache hit: addr = 375, data = c5
4990165 [TEST] CPU read @0x1f2
4990175 [L1] Cache miss: addr = 1f2
4990235 [L2] Cache miss: addr = 1f2
4991125 [MEM] Mem hit: addr = 60d, data = 00
4991135 [L2] Cache Allocate: addr = 1f2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4991145 [L1] Cache Allocate: addr = 1f2 data = 1f1e1d1c1b1a19181716151413121110
4991145 [L1] Cache hit from L2: addr = 1f2, data = 12
4991145 [TEST] CPU read @0x410
4991155 [L1] Cache miss: addr = 410
4991235 [L2] Cache miss: addr = 410
4992125 [MEM] Mem hit: addr = 1f2, data = e0
4992135 [L2] Cache Allocate: addr = 410 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4992145 [L1] Cache Allocate: addr = 410 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4992145 [L1] Cache hit from L2: addr = 410, data = f0
4992145 [TEST] CPU read @0x0d4
4992155 [L1] Cache miss: addr = 0d4
4992235 [L2] Cache miss: addr = 0d4
4993125 [MEM] Mem hit: addr = 410, data = 00
4993135 [L2] Cache Allocate: addr = 0d4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4993145 [L1] Cache Allocate: addr = 0d4 data = 1f1e1d1c1b1a19181716151413121110
4993145 [L1] Cache hit from L2: addr = 0d4, data = 14
4993145 [TEST] CPU read @0x375
4993155 [L1] Cache hit: addr = 375, data = c5
4993165 [TEST] CPU read @0x75f
4993175 [L1] Cache miss: addr = 75f
4993235 [L2] Cache miss: addr = 75f
4994125 [MEM] Mem hit: addr = 0d4, data = c0
4994135 [L2] Cache Allocate: addr = 75f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4994145 [L1] Cache Allocate: addr = 75f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4994145 [L1] Cache hit from L2: addr = 75f, data = df
4994145 [TEST] CPU read @0x0d9
4994155 [L1] Cache miss: addr = 0d9
4994235 [L2] Cache miss: addr = 0d9
4995125 [MEM] Mem hit: addr = 75f, data = 40
4995135 [L2] Cache Allocate: addr = 0d9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4995145 [L1] Cache Allocate: addr = 0d9 data = 5f5e5d5c5b5a59585756555453525150
4995145 [L1] Cache hit from L2: addr = 0d9, data = 59
4995145 [TEST] CPU read @0x19a
4995155 [L1] Cache miss: addr = 19a
4995235 [L2] Cache miss: addr = 19a
4996125 [MEM] Mem hit: addr = 0d9, data = c0
4996135 [L2] Cache Allocate: addr = 19a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4996145 [L1] Cache Allocate: addr = 19a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4996145 [L1] Cache hit from L2: addr = 19a, data = da
4996145 [TEST] CPU read @0x0a9
4996155 [L1] Cache miss: addr = 0a9
4996235 [L2] Cache miss: addr = 0a9
4997125 [MEM] Mem hit: addr = 19a, data = 80
4997135 [L2] Cache Allocate: addr = 0a9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4997145 [L1] Cache Allocate: addr = 0a9 data = 8f8e8d8c8b8a89888786858483828180
4997145 [L1] Cache hit from L2: addr = 0a9, data = 89
4997145 [TEST] CPU read @0x6e6
4997155 [L1] Cache miss: addr = 6e6
4997235 [L2] Cache miss: addr = 6e6
4998125 [MEM] Mem hit: addr = 0a9, data = a0
4998135 [L2] Cache Allocate: addr = 6e6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4998145 [L1] Cache Allocate: addr = 6e6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4998145 [L1] Cache hit from L2: addr = 6e6, data = a6
4998145 [TEST] CPU read @0x526
4998155 [L1] Cache miss: addr = 526
4998235 [L2] Cache miss: addr = 526
4999125 [MEM] Mem hit: addr = 6e6, data = e0
4999135 [L2] Cache Allocate: addr = 526 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4999145 [L1] Cache Allocate: addr = 526 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
4999145 [L1] Cache hit from L2: addr = 526, data = e6
4999145 [TEST] CPU read @0x603
4999155 [L1] Cache miss: addr = 603
4999235 [L2] Cache miss: addr = 603
5000125 [MEM] Mem hit: addr = 526, data = 20
5000135 [L2] Cache Allocate: addr = 603 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5000145 [L1] Cache Allocate: addr = 603 data = 2f2e2d2c2b2a29282726252423222120
5000145 [L1] Cache hit from L2: addr = 603, data = 23
5000145 [TEST] CPU read @0x4c5
5000155 [L1] Cache hit: addr = 4c5, data = e5
5000165 [TEST] CPU read @0x2b0
5000175 [L1] Cache miss: addr = 2b0
5000235 [L2] Cache miss: addr = 2b0
5001125 [MEM] Mem hit: addr = 603, data = 00
5001135 [L2] Cache Allocate: addr = 2b0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5001145 [L1] Cache Allocate: addr = 2b0 data = 1f1e1d1c1b1a19181716151413121110
5001145 [L1] Cache hit from L2: addr = 2b0, data = 10
5001145 [TEST] CPU read @0x372
5001155 [L1] Cache hit: addr = 372, data = c2
5001165 [TEST] CPU read @0x0ef
5001175 [L1] Cache miss: addr = 0ef
5001235 [L2] Cache miss: addr = 0ef
5002125 [MEM] Mem hit: addr = 2b0, data = a0
5002135 [L2] Cache Allocate: addr = 0ef data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5002145 [L1] Cache Allocate: addr = 0ef data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5002145 [L1] Cache hit from L2: addr = 0ef, data = af
5002145 [TEST] CPU read @0x165
5002155 [L1] Cache miss: addr = 165
5002235 [L2] Cache hit: addr = 165, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5002245 [L1] Cache Allocate: addr = 165 data = 4f4e4d4c4b4a49484746454443424140
5002245 [L1] Cache hit from L2: addr = 165, data = 45
5002245 [TEST] CPU read @0x16d
5002255 [L1] Cache hit: addr = 16d, data = 4d
5002265 [TEST] CPU read @0x0e2
5002275 [L1] Cache miss: addr = 0e2
5002335 [L2] Cache hit: addr = 0e2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5002345 [L1] Cache Allocate: addr = 0e2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5002345 [L1] Cache hit from L2: addr = 0e2, data = a2
5002345 [TEST] CPU read @0x3b6
5002355 [L1] Cache miss: addr = 3b6
5002435 [L2] Cache miss: addr = 3b6
5003125 [MEM] Mem hit: addr = 0ef, data = e0
5003135 [L2] Cache Allocate: addr = 3b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5003145 [L1] Cache Allocate: addr = 3b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5003145 [L1] Cache hit from L2: addr = 3b6, data = f6
5003145 [TEST] CPU read @0x300
5003155 [L1] Cache miss: addr = 300
5003235 [L2] Cache miss: addr = 300
5004125 [MEM] Mem hit: addr = 3b6, data = a0
5004135 [L2] Cache Allocate: addr = 300 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5004145 [L1] Cache Allocate: addr = 300 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5004145 [L1] Cache hit from L2: addr = 300, data = a0
5004145 [TEST] CPU read @0x5dc
5004155 [L1] Cache miss: addr = 5dc
5004235 [L2] Cache hit: addr = 5dc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5004245 [L1] Cache Allocate: addr = 5dc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5004245 [L1] Cache hit from L2: addr = 5dc, data = ac
5004245 [TEST] CPU read @0x17a
5004255 [L1] Cache miss: addr = 17a
5004335 [L2] Cache hit: addr = 17a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5004345 [L1] Cache Allocate: addr = 17a data = 4f4e4d4c4b4a49484746454443424140
5004345 [L1] Cache hit from L2: addr = 17a, data = 4a
5004345 [TEST] CPU read @0x07c
5004355 [L1] Cache miss: addr = 07c
5004435 [L2] Cache miss: addr = 07c
5005125 [MEM] Mem hit: addr = 300, data = 00
5005135 [L2] Cache Allocate: addr = 07c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5005145 [L1] Cache Allocate: addr = 07c data = 1f1e1d1c1b1a19181716151413121110
5005145 [L1] Cache hit from L2: addr = 07c, data = 1c
5005145 [TEST] CPU read @0x531
5005155 [L1] Cache miss: addr = 531
5005235 [L2] Cache miss: addr = 531
5006125 [MEM] Mem hit: addr = 07c, data = 60
5006135 [L2] Cache Allocate: addr = 531 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5006145 [L1] Cache Allocate: addr = 531 data = 7f7e7d7c7b7a79787776757473727170
5006145 [L1] Cache hit from L2: addr = 531, data = 71
5006145 [TEST] CPU read @0x21c
5006155 [L1] Cache miss: addr = 21c
5006235 [L2] Cache miss: addr = 21c
5007125 [MEM] Mem hit: addr = 531, data = 20
5007135 [L2] Cache Allocate: addr = 21c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5007145 [L1] Cache Allocate: addr = 21c data = 3f3e3d3c3b3a39383736353433323130
5007145 [L1] Cache hit from L2: addr = 21c, data = 3c
5007145 [TEST] CPU read @0x74f
5007155 [L1] Cache miss: addr = 74f
5007235 [L2] Cache miss: addr = 74f
5008125 [MEM] Mem hit: addr = 21c, data = 00
5008135 [L2] Cache Allocate: addr = 74f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5008145 [L1] Cache Allocate: addr = 74f data = 0f0e0d0c0b0a09080706050403020100
5008145 [L1] Cache hit from L2: addr = 74f, data = 0f
5008145 [TEST] CPU read @0x5d5
5008155 [L1] Cache miss: addr = 5d5
5008235 [L2] Cache hit: addr = 5d5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5008245 [L1] Cache Allocate: addr = 5d5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5008245 [L1] Cache hit from L2: addr = 5d5, data = a5
5008245 [TEST] CPU read @0x32d
5008255 [L1] Cache miss: addr = 32d
5008335 [L2] Cache miss: addr = 32d
5009125 [MEM] Mem hit: addr = 74f, data = 40
5009135 [L2] Cache Allocate: addr = 32d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5009145 [L1] Cache Allocate: addr = 32d data = 4f4e4d4c4b4a49484746454443424140
5009145 [L1] Cache hit from L2: addr = 32d, data = 4d
5009145 [TEST] CPU read @0x7b0
5009155 [L1] Cache miss: addr = 7b0
5009235 [L2] Cache miss: addr = 7b0
5010125 [MEM] Mem hit: addr = 32d, data = 20
5010135 [L2] Cache Allocate: addr = 7b0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5010145 [L1] Cache Allocate: addr = 7b0 data = 3f3e3d3c3b3a39383736353433323130
5010145 [L1] Cache hit from L2: addr = 7b0, data = 30
5010145 [TEST] CPU read @0x16c
5010155 [L1] Cache miss: addr = 16c
5010235 [L2] Cache hit: addr = 16c, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5010245 [L1] Cache Allocate: addr = 16c data = 4f4e4d4c4b4a49484746454443424140
5010245 [L1] Cache hit from L2: addr = 16c, data = 4c
5010245 [TEST] CPU read @0x770
5010255 [L1] Cache miss: addr = 770
5010335 [L2] Cache miss: addr = 770
5011125 [MEM] Mem hit: addr = 7b0, data = a0
5011135 [L2] Cache Allocate: addr = 770 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5011145 [L1] Cache Allocate: addr = 770 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5011145 [L1] Cache hit from L2: addr = 770, data = b0
5011145 [TEST] CPU read @0x2b2
5011155 [L1] Cache miss: addr = 2b2
5011235 [L2] Cache miss: addr = 2b2
5012125 [MEM] Mem hit: addr = 770, data = 60
5012135 [L2] Cache Allocate: addr = 2b2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5012145 [L1] Cache Allocate: addr = 2b2 data = 7f7e7d7c7b7a79787776757473727170
5012145 [L1] Cache hit from L2: addr = 2b2, data = 72
5012145 [TEST] CPU read @0x4c0
5012155 [L1] Cache hit: addr = 4c0, data = e0
5012165 [TEST] CPU read @0x06d
5012175 [L1] Cache miss: addr = 06d
5012235 [L2] Cache miss: addr = 06d
5013125 [MEM] Mem hit: addr = 2b2, data = a0
5013135 [L2] Cache Allocate: addr = 06d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5013145 [L1] Cache Allocate: addr = 06d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5013145 [L1] Cache hit from L2: addr = 06d, data = ad
5013145 [TEST] CPU read @0x702
5013155 [L1] Cache miss: addr = 702
5013235 [L2] Cache miss: addr = 702
5014125 [MEM] Mem hit: addr = 06d, data = 60
5014135 [L2] Cache Allocate: addr = 702 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5014145 [L1] Cache Allocate: addr = 702 data = 6f6e6d6c6b6a69686766656463626160
5014145 [L1] Cache hit from L2: addr = 702, data = 62
5014145 [TEST] CPU read @0x758
5014155 [L1] Cache miss: addr = 758
5014235 [L2] Cache miss: addr = 758
5015125 [MEM] Mem hit: addr = 702, data = 00
5015135 [L2] Cache Allocate: addr = 758 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5015145 [L1] Cache Allocate: addr = 758 data = 1f1e1d1c1b1a19181716151413121110
5015145 [L1] Cache hit from L2: addr = 758, data = 18
5015145 [TEST] CPU read @0x07b
5015155 [L1] Cache miss: addr = 07b
5015235 [L2] Cache hit: addr = 07b, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5015245 [L1] Cache Allocate: addr = 07b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5015245 [L1] Cache hit from L2: addr = 07b, data = ab
5015245 [TEST] CPU read @0x476
5015255 [L1] Cache miss: addr = 476
5015335 [L2] Cache miss: addr = 476
5016125 [MEM] Mem hit: addr = 758, data = 40
5016135 [L2] Cache Allocate: addr = 476 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5016145 [L1] Cache Allocate: addr = 476 data = 5f5e5d5c5b5a59585756555453525150
5016145 [L1] Cache hit from L2: addr = 476, data = 56
5016145 [TEST] CPU read @0x42a
5016155 [L1] Cache miss: addr = 42a
5016235 [L2] Cache miss: addr = 42a
5017125 [MEM] Mem hit: addr = 476, data = 60
5017135 [L2] Cache Allocate: addr = 42a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5017145 [L1] Cache Allocate: addr = 42a data = 6f6e6d6c6b6a69686766656463626160
5017145 [L1] Cache hit from L2: addr = 42a, data = 6a
5017145 [TEST] CPU read @0x38e
5017155 [L1] Cache miss: addr = 38e
5017235 [L2] Cache miss: addr = 38e
5018125 [MEM] Mem hit: addr = 42a, data = 20
5018135 [L2] Cache Allocate: addr = 38e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5018145 [L1] Cache Allocate: addr = 38e data = 2f2e2d2c2b2a29282726252423222120
5018145 [L1] Cache hit from L2: addr = 38e, data = 2e
5018145 [TEST] CPU read @0x426
5018155 [L1] Cache miss: addr = 426
5018235 [L2] Cache hit: addr = 426, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5018245 [L1] Cache Allocate: addr = 426 data = 6f6e6d6c6b6a69686766656463626160
5018245 [L1] Cache hit from L2: addr = 426, data = 66
5018245 [TEST] CPU read @0x790
5018255 [L1] Cache miss: addr = 790
5018335 [L2] Cache miss: addr = 790
5019125 [MEM] Mem hit: addr = 38e, data = 80
5019135 [L2] Cache Allocate: addr = 790 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5019145 [L1] Cache Allocate: addr = 790 data = 9f9e9d9c9b9a99989796959493929190
5019145 [L1] Cache hit from L2: addr = 790, data = 90
5019145 [TEST] CPU read @0x17e
5019155 [L1] Cache miss: addr = 17e
5019235 [L2] Cache hit: addr = 17e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5019245 [L1] Cache Allocate: addr = 17e data = 4f4e4d4c4b4a49484746454443424140
5019245 [L1] Cache hit from L2: addr = 17e, data = 4e
5019245 [TEST] CPU read @0x423
5019255 [L1] Cache hit: addr = 423, data = 63
5019265 [TEST] CPU read @0x7bf
5019275 [L1] Cache miss: addr = 7bf
5019335 [L2] Cache miss: addr = 7bf
5020125 [MEM] Mem hit: addr = 790, data = 80
5020135 [L2] Cache Allocate: addr = 7bf data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5020145 [L1] Cache Allocate: addr = 7bf data = 9f9e9d9c9b9a99989796959493929190
5020145 [L1] Cache hit from L2: addr = 7bf, data = 9f
5020145 [TEST] CPU read @0x30e
5020155 [L1] Cache miss: addr = 30e
5020235 [L2] Cache miss: addr = 30e
5021125 [MEM] Mem hit: addr = 7bf, data = a0
5021135 [L2] Cache Allocate: addr = 30e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5021145 [L1] Cache Allocate: addr = 30e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5021145 [L1] Cache hit from L2: addr = 30e, data = ae
5021145 [TEST] CPU read @0x089
5021155 [L1] Cache miss: addr = 089
5021235 [L2] Cache miss: addr = 089
5022125 [MEM] Mem hit: addr = 30e, data = 00
5022135 [L2] Cache Allocate: addr = 089 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5022145 [L1] Cache Allocate: addr = 089 data = 0f0e0d0c0b0a09080706050403020100
5022145 [L1] Cache hit from L2: addr = 089, data = 09
5022145 [TEST] CPU read @0x6b0
5022155 [L1] Cache miss: addr = 6b0
5022235 [L2] Cache miss: addr = 6b0
5023125 [MEM] Mem hit: addr = 089, data = 80
5023135 [L2] Cache Allocate: addr = 6b0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5023145 [L1] Cache Allocate: addr = 6b0 data = 9f9e9d9c9b9a99989796959493929190
5023145 [L1] Cache hit from L2: addr = 6b0, data = 90
5023145 [TEST] CPU read @0x4bd
5023155 [L1] Cache miss: addr = 4bd
5023235 [L2] Cache miss: addr = 4bd
5024125 [MEM] Mem hit: addr = 6b0, data = a0
5024135 [L2] Cache Allocate: addr = 4bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5024145 [L1] Cache Allocate: addr = 4bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5024145 [L1] Cache hit from L2: addr = 4bd, data = bd
5024145 [TEST] CPU read @0x615
5024155 [L1] Cache miss: addr = 615
5024235 [L2] Cache miss: addr = 615
5025125 [MEM] Mem hit: addr = 4bd, data = a0
5025135 [L2] Cache Allocate: addr = 615 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5025145 [L1] Cache Allocate: addr = 615 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5025145 [L1] Cache hit from L2: addr = 615, data = b5
5025145 [TEST] CPU read @0x1e1
5025155 [L1] Cache miss: addr = 1e1
5025235 [L2] Cache miss: addr = 1e1
5026125 [MEM] Mem hit: addr = 615, data = 00
5026135 [L2] Cache Allocate: addr = 1e1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5026145 [L1] Cache Allocate: addr = 1e1 data = 0f0e0d0c0b0a09080706050403020100
5026145 [L1] Cache hit from L2: addr = 1e1, data = 01
5026145 [TEST] CPU read @0x6bc
5026155 [L1] Cache miss: addr = 6bc
5026235 [L2] Cache miss: addr = 6bc
5027125 [MEM] Mem hit: addr = 1e1, data = e0
5027135 [L2] Cache Allocate: addr = 6bc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5027145 [L1] Cache Allocate: addr = 6bc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5027145 [L1] Cache hit from L2: addr = 6bc, data = fc
5027145 [TEST] CPU read @0x6cf
5027155 [L1] Cache miss: addr = 6cf
5027235 [L2] Cache hit: addr = 6cf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5027245 [L1] Cache Allocate: addr = 6cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5027245 [L1] Cache hit from L2: addr = 6cf, data = af
5027245 [TEST] CPU read @0x4d2
5027255 [L1] Cache miss: addr = 4d2
5027335 [L2] Cache hit: addr = 4d2, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5027345 [L1] Cache Allocate: addr = 4d2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5027345 [L1] Cache hit from L2: addr = 4d2, data = e2
5027345 [TEST] CPU read @0x41a
5027355 [L1] Cache miss: addr = 41a
5027435 [L2] Cache miss: addr = 41a
5028125 [MEM] Mem hit: addr = 6bc, data = a0
5028135 [L2] Cache Allocate: addr = 41a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5028145 [L1] Cache Allocate: addr = 41a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5028145 [L1] Cache hit from L2: addr = 41a, data = ba
5028145 [TEST] CPU read @0x6ed
5028155 [L1] Cache miss: addr = 6ed
5028235 [L2] Cache miss: addr = 6ed
5029125 [MEM] Mem hit: addr = 41a, data = 00
5029135 [L2] Cache Allocate: addr = 6ed data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5029145 [L1] Cache Allocate: addr = 6ed data = 0f0e0d0c0b0a09080706050403020100
5029145 [L1] Cache hit from L2: addr = 6ed, data = 0d
5029145 [TEST] CPU read @0x226
5029155 [L1] Cache hit: addr = 226, data = e6
5029165 [TEST] CPU read @0x183
5029175 [L1] Cache miss: addr = 183
5029235 [L2] Cache miss: addr = 183
5030125 [MEM] Mem hit: addr = 6ed, data = e0
5030135 [L2] Cache Allocate: addr = 183 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5030145 [L1] Cache Allocate: addr = 183 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5030145 [L1] Cache hit from L2: addr = 183, data = e3
5030145 [TEST] CPU read @0x7c0
5030155 [L1] Cache miss: addr = 7c0
5030235 [L2] Cache hit: addr = 7c0, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5030245 [L1] Cache Allocate: addr = 7c0 data = 4f4e4d4c4b4a49484746454443424140
5030245 [L1] Cache hit from L2: addr = 7c0, data = 40
5030245 [TEST] CPU read @0x32d
5030255 [L1] Cache miss: addr = 32d
5030335 [L2] Cache miss: addr = 32d
5031125 [MEM] Mem hit: addr = 183, data = 80
5031135 [L2] Cache Allocate: addr = 32d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5031145 [L1] Cache Allocate: addr = 32d data = 8f8e8d8c8b8a89888786858483828180
5031145 [L1] Cache hit from L2: addr = 32d, data = 8d
5031145 [TEST] CPU read @0x43e
5031155 [L1] Cache miss: addr = 43e
5031235 [L2] Cache miss: addr = 43e
5032125 [MEM] Mem hit: addr = 32d, data = 20
5032135 [L2] Cache Allocate: addr = 43e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5032145 [L1] Cache Allocate: addr = 43e data = 3f3e3d3c3b3a39383736353433323130
5032145 [L1] Cache hit from L2: addr = 43e, data = 3e
5032145 [TEST] CPU read @0x1df
5032155 [L1] Cache miss: addr = 1df
5032235 [L2] Cache miss: addr = 1df
5033125 [MEM] Mem hit: addr = 43e, data = 20
5033135 [L2] Cache Allocate: addr = 1df data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5033145 [L1] Cache Allocate: addr = 1df data = 3f3e3d3c3b3a39383736353433323130
5033145 [L1] Cache hit from L2: addr = 1df, data = 3f
5033145 [TEST] CPU read @0x626
5033155 [L1] Cache miss: addr = 626
5033235 [L2] Cache miss: addr = 626
5034125 [MEM] Mem hit: addr = 1df, data = c0
5034135 [L2] Cache Allocate: addr = 626 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5034145 [L1] Cache Allocate: addr = 626 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5034145 [L1] Cache hit from L2: addr = 626, data = c6
5034145 [TEST] CPU read @0x002
5034155 [L1] Cache miss: addr = 002
5034235 [L2] Cache miss: addr = 002
5035125 [MEM] Mem hit: addr = 626, data = 20
5035135 [L2] Cache Allocate: addr = 002 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5035145 [L1] Cache Allocate: addr = 002 data = 2f2e2d2c2b2a29282726252423222120
5035145 [L1] Cache hit from L2: addr = 002, data = 22
5035145 [TEST] CPU read @0x791
5035155 [L1] Cache miss: addr = 791
5035235 [L2] Cache miss: addr = 791
5036125 [MEM] Mem hit: addr = 002, data = 00
5036135 [L2] Cache Allocate: addr = 791 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5036145 [L1] Cache Allocate: addr = 791 data = 1f1e1d1c1b1a19181716151413121110
5036145 [L1] Cache hit from L2: addr = 791, data = 11
5036145 [TEST] CPU read @0x703
5036155 [L1] Cache miss: addr = 703
5036235 [L2] Cache miss: addr = 703
5037125 [MEM] Mem hit: addr = 791, data = 80
5037135 [L2] Cache Allocate: addr = 703 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5037145 [L1] Cache Allocate: addr = 703 data = 8f8e8d8c8b8a89888786858483828180
5037145 [L1] Cache hit from L2: addr = 703, data = 83
5037145 [TEST] CPU read @0x426
5037155 [L1] Cache miss: addr = 426
5037235 [L2] Cache miss: addr = 426
5038125 [MEM] Mem hit: addr = 703, data = 00
5038135 [L2] Cache Allocate: addr = 426 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5038145 [L1] Cache Allocate: addr = 426 data = 0f0e0d0c0b0a09080706050403020100
5038145 [L1] Cache hit from L2: addr = 426, data = 06
5038145 [TEST] CPU read @0x30f
5038155 [L1] Cache miss: addr = 30f
5038235 [L2] Cache miss: addr = 30f
5039125 [MEM] Mem hit: addr = 426, data = 20
5039135 [L2] Cache Allocate: addr = 30f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5039145 [L1] Cache Allocate: addr = 30f data = 2f2e2d2c2b2a29282726252423222120
5039145 [L1] Cache hit from L2: addr = 30f, data = 2f
5039145 [TEST] CPU read @0x03d
5039155 [L1] Cache miss: addr = 03d
5039235 [L2] Cache miss: addr = 03d
5040125 [MEM] Mem hit: addr = 30f, data = 00
5040135 [L2] Cache Allocate: addr = 03d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5040145 [L1] Cache Allocate: addr = 03d data = 1f1e1d1c1b1a19181716151413121110
5040145 [L1] Cache hit from L2: addr = 03d, data = 1d
5040145 [TEST] CPU read @0x170
5040155 [L1] Cache miss: addr = 170
5040235 [L2] Cache hit: addr = 170, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5040245 [L1] Cache Allocate: addr = 170 data = 4f4e4d4c4b4a49484746454443424140
5040245 [L1] Cache hit from L2: addr = 170, data = 40
5040245 [TEST] CPU read @0x1a3
5040255 [L1] Cache miss: addr = 1a3
5040335 [L2] Cache miss: addr = 1a3
5041125 [MEM] Mem hit: addr = 03d, data = 20
5041135 [L2] Cache Allocate: addr = 1a3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5041145 [L1] Cache Allocate: addr = 1a3 data = 2f2e2d2c2b2a29282726252423222120
5041145 [L1] Cache hit from L2: addr = 1a3, data = 23
5041145 [TEST] CPU read @0x5f9
5041155 [L1] Cache miss: addr = 5f9
5041235 [L2] Cache miss: addr = 5f9
5042125 [MEM] Mem hit: addr = 1a3, data = a0
5042135 [L2] Cache Allocate: addr = 5f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5042145 [L1] Cache Allocate: addr = 5f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5042145 [L1] Cache hit from L2: addr = 5f9, data = b9
5042145 [TEST] CPU read @0x30b
5042155 [L1] Cache miss: addr = 30b
5042235 [L2] Cache hit: addr = 30b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5042245 [L1] Cache Allocate: addr = 30b data = 2f2e2d2c2b2a29282726252423222120
5042245 [L1] Cache hit from L2: addr = 30b, data = 2b
5042245 [TEST] CPU read @0x63a
5042255 [L1] Cache miss: addr = 63a
5042335 [L2] Cache miss: addr = 63a
5043125 [MEM] Mem hit: addr = 5f9, data = e0
5043135 [L2] Cache Allocate: addr = 63a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5043145 [L1] Cache Allocate: addr = 63a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5043145 [L1] Cache hit from L2: addr = 63a, data = fa
5043145 [TEST] CPU read @0x3f6
5043155 [L1] Cache hit: addr = 3f6, data = 76
5043165 [TEST] CPU read @0x4a0
5043175 [L1] Cache miss: addr = 4a0
5043235 [L2] Cache miss: addr = 4a0
5044125 [MEM] Mem hit: addr = 63a, data = 20
5044135 [L2] Cache Allocate: addr = 4a0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5044145 [L1] Cache Allocate: addr = 4a0 data = 2f2e2d2c2b2a29282726252423222120
5044145 [L1] Cache hit from L2: addr = 4a0, data = 20
5044145 [TEST] CPU read @0x5d0
5044155 [L1] Cache miss: addr = 5d0
5044235 [L2] Cache hit: addr = 5d0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5044245 [L1] Cache Allocate: addr = 5d0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5044245 [L1] Cache hit from L2: addr = 5d0, data = a0
5044245 [TEST] CPU read @0x3f4
5044255 [L1] Cache hit: addr = 3f4, data = 74
5044265 [TEST] CPU read @0x102
5044275 [L1] Cache miss: addr = 102
5044335 [L2] Cache miss: addr = 102
5045125 [MEM] Mem hit: addr = 4a0, data = a0
5045135 [L2] Cache Allocate: addr = 102 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5045145 [L1] Cache Allocate: addr = 102 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5045145 [L1] Cache hit from L2: addr = 102, data = a2
5045145 [TEST] CPU read @0x4ef
5045155 [L1] Cache miss: addr = 4ef
5045235 [L2] Cache hit: addr = 4ef, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5045245 [L1] Cache Allocate: addr = 4ef data = 8f8e8d8c8b8a89888786858483828180
5045245 [L1] Cache hit from L2: addr = 4ef, data = 8f
5045245 [TEST] CPU read @0x7a3
5045255 [L1] Cache miss: addr = 7a3
5045335 [L2] Cache miss: addr = 7a3
5046125 [MEM] Mem hit: addr = 102, data = 00
5046135 [L2] Cache Allocate: addr = 7a3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5046145 [L1] Cache Allocate: addr = 7a3 data = 0f0e0d0c0b0a09080706050403020100
5046145 [L1] Cache hit from L2: addr = 7a3, data = 03
5046145 [TEST] CPU read @0x387
5046155 [L1] Cache miss: addr = 387
5046235 [L2] Cache miss: addr = 387
5047125 [MEM] Mem hit: addr = 7a3, data = a0
5047135 [L2] Cache Allocate: addr = 387 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5047145 [L1] Cache Allocate: addr = 387 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5047145 [L1] Cache hit from L2: addr = 387, data = a7
5047145 [TEST] CPU read @0x629
5047155 [L1] Cache miss: addr = 629
5047235 [L2] Cache miss: addr = 629
5048125 [MEM] Mem hit: addr = 387, data = 80
5048135 [L2] Cache Allocate: addr = 629 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5048145 [L1] Cache Allocate: addr = 629 data = 8f8e8d8c8b8a89888786858483828180
5048145 [L1] Cache hit from L2: addr = 629, data = 89
5048145 [TEST] CPU read @0x233
5048155 [L1] Cache miss: addr = 233
5048235 [L2] Cache hit: addr = 233, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5048245 [L1] Cache Allocate: addr = 233 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5048245 [L1] Cache hit from L2: addr = 233, data = e3
5048245 [TEST] CPU read @0x6e1
5048255 [L1] Cache miss: addr = 6e1
5048335 [L2] Cache miss: addr = 6e1
5049125 [MEM] Mem hit: addr = 629, data = 20
5049135 [L2] Cache Allocate: addr = 6e1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5049145 [L1] Cache Allocate: addr = 6e1 data = 2f2e2d2c2b2a29282726252423222120
5049145 [L1] Cache hit from L2: addr = 6e1, data = 21
5049145 [TEST] CPU read @0x671
5049155 [L1] Cache miss: addr = 671
5049235 [L2] Cache miss: addr = 671
5050125 [MEM] Mem hit: addr = 6e1, data = e0
5050135 [L2] Cache Allocate: addr = 671 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5050145 [L1] Cache Allocate: addr = 671 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5050145 [L1] Cache hit from L2: addr = 671, data = f1
5050145 [TEST] CPU read @0x7dc
5050155 [L1] Cache miss: addr = 7dc
5050235 [L2] Cache hit: addr = 7dc, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5050245 [L1] Cache Allocate: addr = 7dc data = 4f4e4d4c4b4a49484746454443424140
5050245 [L1] Cache hit from L2: addr = 7dc, data = 4c
5050245 [TEST] CPU read @0x133
5050255 [L1] Cache miss: addr = 133
5050335 [L2] Cache miss: addr = 133
5051125 [MEM] Mem hit: addr = 671, data = 60
5051135 [L2] Cache Allocate: addr = 133 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5051145 [L1] Cache Allocate: addr = 133 data = 7f7e7d7c7b7a79787776757473727170
5051145 [L1] Cache hit from L2: addr = 133, data = 73
5051145 [TEST] CPU read @0x06f
5051155 [L1] Cache miss: addr = 06f
5051235 [L2] Cache miss: addr = 06f
5052125 [MEM] Mem hit: addr = 133, data = 20
5052135 [L2] Cache Allocate: addr = 06f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5052145 [L1] Cache Allocate: addr = 06f data = 2f2e2d2c2b2a29282726252423222120
5052145 [L1] Cache hit from L2: addr = 06f, data = 2f
5052145 [TEST] CPU read @0x39b
5052155 [L1] Cache miss: addr = 39b
5052235 [L2] Cache hit: addr = 39b, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5052245 [L1] Cache Allocate: addr = 39b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5052245 [L1] Cache hit from L2: addr = 39b, data = ab
5052245 [TEST] CPU read @0x1ef
5052255 [L1] Cache miss: addr = 1ef
5052335 [L2] Cache miss: addr = 1ef
5053125 [MEM] Mem hit: addr = 06f, data = 60
5053135 [L2] Cache Allocate: addr = 1ef data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5053145 [L1] Cache Allocate: addr = 1ef data = 6f6e6d6c6b6a69686766656463626160
5053145 [L1] Cache hit from L2: addr = 1ef, data = 6f
5053145 [TEST] CPU read @0x204
5053155 [L1] Cache miss: addr = 204
5053235 [L2] Cache miss: addr = 204
5054125 [MEM] Mem hit: addr = 1ef, data = e0
5054135 [L2] Cache Allocate: addr = 204 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5054145 [L1] Cache Allocate: addr = 204 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5054145 [L1] Cache hit from L2: addr = 204, data = e4
5054145 [TEST] CPU read @0x13c
5054155 [L1] Cache miss: addr = 13c
5054235 [L2] Cache miss: addr = 13c
5055125 [MEM] Mem hit: addr = 204, data = 00
5055135 [L2] Cache Allocate: addr = 13c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5055145 [L1] Cache Allocate: addr = 13c data = 1f1e1d1c1b1a19181716151413121110
5055145 [L1] Cache hit from L2: addr = 13c, data = 1c
5055145 [TEST] CPU read @0x151
5055155 [L1] Cache miss: addr = 151
5055235 [L2] Cache miss: addr = 151
5056125 [MEM] Mem hit: addr = 13c, data = 20
5056135 [L2] Cache Allocate: addr = 151 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5056145 [L1] Cache Allocate: addr = 151 data = 3f3e3d3c3b3a39383736353433323130
5056145 [L1] Cache hit from L2: addr = 151, data = 31
5056145 [TEST] CPU read @0x685
5056155 [L1] Cache miss: addr = 685
5056235 [L2] Cache miss: addr = 685
5057125 [MEM] Mem hit: addr = 151, data = 40
5057135 [L2] Cache Allocate: addr = 685 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5057145 [L1] Cache Allocate: addr = 685 data = 4f4e4d4c4b4a49484746454443424140
5057145 [L1] Cache hit from L2: addr = 685, data = 45
5057145 [TEST] CPU read @0x7cc
5057155 [L1] Cache miss: addr = 7cc
5057235 [L2] Cache hit: addr = 7cc, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5057245 [L1] Cache Allocate: addr = 7cc data = 4f4e4d4c4b4a49484746454443424140
5057245 [L1] Cache hit from L2: addr = 7cc, data = 4c
5057245 [TEST] CPU read @0x276
5057255 [L1] Cache miss: addr = 276
5057335 [L2] Cache miss: addr = 276
5058125 [MEM] Mem hit: addr = 685, data = 80
5058135 [L2] Cache Allocate: addr = 276 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5058145 [L1] Cache Allocate: addr = 276 data = 9f9e9d9c9b9a99989796959493929190
5058145 [L1] Cache hit from L2: addr = 276, data = 96
5058145 [TEST] CPU read @0x476
5058155 [L1] Cache miss: addr = 476
5058235 [L2] Cache miss: addr = 476
5059125 [MEM] Mem hit: addr = 276, data = 60
5059135 [L2] Cache Allocate: addr = 476 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5059145 [L1] Cache Allocate: addr = 476 data = 7f7e7d7c7b7a79787776757473727170
5059145 [L1] Cache hit from L2: addr = 476, data = 76
5059145 [TEST] CPU read @0x2ab
5059155 [L1] Cache miss: addr = 2ab
5059235 [L2] Cache miss: addr = 2ab
5060125 [MEM] Mem hit: addr = 476, data = 60
5060135 [L2] Cache Allocate: addr = 2ab data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5060145 [L1] Cache Allocate: addr = 2ab data = 6f6e6d6c6b6a69686766656463626160
5060145 [L1] Cache hit from L2: addr = 2ab, data = 6b
5060145 [TEST] CPU read @0x66d
5060155 [L1] Cache miss: addr = 66d
5060235 [L2] Cache miss: addr = 66d
5061125 [MEM] Mem hit: addr = 2ab, data = a0
5061135 [L2] Cache Allocate: addr = 66d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5061145 [L1] Cache Allocate: addr = 66d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5061145 [L1] Cache hit from L2: addr = 66d, data = ad
5061145 [TEST] CPU read @0x066
5061155 [L1] Cache miss: addr = 066
5061235 [L2] Cache miss: addr = 066
5062125 [MEM] Mem hit: addr = 66d, data = 60
5062135 [L2] Cache Allocate: addr = 066 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5062145 [L1] Cache Allocate: addr = 066 data = 6f6e6d6c6b6a69686766656463626160
5062145 [L1] Cache hit from L2: addr = 066, data = 66
5062145 [TEST] CPU read @0x291
5062155 [L1] Cache miss: addr = 291
5062235 [L2] Cache miss: addr = 291
5063125 [MEM] Mem hit: addr = 066, data = 60
5063135 [L2] Cache Allocate: addr = 291 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5063145 [L1] Cache Allocate: addr = 291 data = 7f7e7d7c7b7a79787776757473727170
5063145 [L1] Cache hit from L2: addr = 291, data = 71
5063145 [TEST] CPU read @0x379
5063155 [L1] Cache hit: addr = 379, data = c9
5063165 [TEST] CPU read @0x158
5063175 [L1] Cache miss: addr = 158
5063235 [L2] Cache miss: addr = 158
5064125 [MEM] Mem hit: addr = 291, data = 80
5064135 [L2] Cache Allocate: addr = 158 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5064145 [L1] Cache Allocate: addr = 158 data = 9f9e9d9c9b9a99989796959493929190
5064145 [L1] Cache hit from L2: addr = 158, data = 98
5064145 [TEST] CPU read @0x376
5064155 [L1] Cache hit: addr = 376, data = c6
5064165 [TEST] CPU read @0x1c2
5064175 [L1] Cache miss: addr = 1c2
5064235 [L2] Cache miss: addr = 1c2
5065125 [MEM] Mem hit: addr = 158, data = 40
5065135 [L2] Cache Allocate: addr = 1c2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5065145 [L1] Cache Allocate: addr = 1c2 data = 4f4e4d4c4b4a49484746454443424140
5065145 [L1] Cache hit from L2: addr = 1c2, data = 42
5065145 [TEST] CPU read @0x5d4
5065155 [L1] Cache miss: addr = 5d4
5065235 [L2] Cache hit: addr = 5d4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5065245 [L1] Cache Allocate: addr = 5d4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5065245 [L1] Cache hit from L2: addr = 5d4, data = a4
5065245 [TEST] CPU read @0x473
5065255 [L1] Cache miss: addr = 473
5065335 [L2] Cache miss: addr = 473
5066125 [MEM] Mem hit: addr = 1c2, data = c0
5066135 [L2] Cache Allocate: addr = 473 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5066145 [L1] Cache Allocate: addr = 473 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5066145 [L1] Cache hit from L2: addr = 473, data = d3
5066145 [TEST] CPU read @0x04f
5066155 [L1] Cache miss: addr = 04f
5066235 [L2] Cache miss: addr = 04f
5067125 [MEM] Mem hit: addr = 473, data = 60
5067135 [L2] Cache Allocate: addr = 04f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5067145 [L1] Cache Allocate: addr = 04f data = 6f6e6d6c6b6a69686766656463626160
5067145 [L1] Cache hit from L2: addr = 04f, data = 6f
5067145 [TEST] CPU read @0x145
5067155 [L1] Cache miss: addr = 145
5067235 [L2] Cache miss: addr = 145
5068125 [MEM] Mem hit: addr = 04f, data = 40
5068135 [L2] Cache Allocate: addr = 145 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5068145 [L1] Cache Allocate: addr = 145 data = 4f4e4d4c4b4a49484746454443424140
5068145 [L1] Cache hit from L2: addr = 145, data = 45
5068145 [TEST] CPU read @0x0a9
5068155 [L1] Cache miss: addr = 0a9
5068235 [L2] Cache miss: addr = 0a9
5069125 [MEM] Mem hit: addr = 145, data = 40
5069135 [L2] Cache Allocate: addr = 0a9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5069145 [L1] Cache Allocate: addr = 0a9 data = 4f4e4d4c4b4a49484746454443424140
5069145 [L1] Cache hit from L2: addr = 0a9, data = 49
5069145 [TEST] CPU read @0x555
5069155 [L1] Cache hit: addr = 555, data = d5
5069165 [TEST] CPU read @0x38a
5069175 [L1] Cache miss: addr = 38a
5069235 [L2] Cache miss: addr = 38a
5070125 [MEM] Mem hit: addr = 0a9, data = a0
5070135 [L2] Cache Allocate: addr = 38a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5070145 [L1] Cache Allocate: addr = 38a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5070145 [L1] Cache hit from L2: addr = 38a, data = aa
5070145 [TEST] CPU read @0x08c
5070155 [L1] Cache miss: addr = 08c
5070235 [L2] Cache miss: addr = 08c
5071125 [MEM] Mem hit: addr = 38a, data = 80
5071135 [L2] Cache Allocate: addr = 08c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5071145 [L1] Cache Allocate: addr = 08c data = 8f8e8d8c8b8a89888786858483828180
5071145 [L1] Cache hit from L2: addr = 08c, data = 8c
5071145 [TEST] CPU read @0x4b4
5071155 [L1] Cache miss: addr = 4b4
5071235 [L2] Cache miss: addr = 4b4
5072125 [MEM] Mem hit: addr = 08c, data = 80
5072135 [L2] Cache Allocate: addr = 4b4 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5072145 [L1] Cache Allocate: addr = 4b4 data = 9f9e9d9c9b9a99989796959493929190
5072145 [L1] Cache hit from L2: addr = 4b4, data = 94
5072145 [TEST] CPU read @0x6c2
5072155 [L1] Cache miss: addr = 6c2
5072235 [L2] Cache hit: addr = 6c2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5072245 [L1] Cache Allocate: addr = 6c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5072245 [L1] Cache hit from L2: addr = 6c2, data = a2
5072245 [TEST] CPU read @0x0ee
5072255 [L1] Cache miss: addr = 0ee
5072335 [L2] Cache miss: addr = 0ee
5073125 [MEM] Mem hit: addr = 4b4, data = a0
5073135 [L2] Cache Allocate: addr = 0ee data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5073145 [L1] Cache Allocate: addr = 0ee data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5073145 [L1] Cache hit from L2: addr = 0ee, data = ae
5073145 [TEST] CPU read @0x28b
5073155 [L1] Cache miss: addr = 28b
5073235 [L2] Cache miss: addr = 28b
5074125 [MEM] Mem hit: addr = 0ee, data = e0
5074135 [L2] Cache Allocate: addr = 28b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5074145 [L1] Cache Allocate: addr = 28b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5074145 [L1] Cache hit from L2: addr = 28b, data = eb
5074145 [TEST] CPU read @0x2af
5074155 [L1] Cache miss: addr = 2af
5074235 [L2] Cache miss: addr = 2af
5075125 [MEM] Mem hit: addr = 28b, data = 80
5075135 [L2] Cache Allocate: addr = 2af data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5075145 [L1] Cache Allocate: addr = 2af data = 8f8e8d8c8b8a89888786858483828180
5075145 [L1] Cache hit from L2: addr = 2af, data = 8f
5075145 [TEST] CPU read @0x3bd
5075155 [L1] Cache miss: addr = 3bd
5075235 [L2] Cache miss: addr = 3bd
5076125 [MEM] Mem hit: addr = 2af, data = a0
5076135 [L2] Cache Allocate: addr = 3bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5076145 [L1] Cache Allocate: addr = 3bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5076145 [L1] Cache hit from L2: addr = 3bd, data = bd
5076145 [TEST] CPU read @0x1b2
5076155 [L1] Cache miss: addr = 1b2
5076235 [L2] Cache miss: addr = 1b2
5077125 [MEM] Mem hit: addr = 3bd, data = a0
5077135 [L2] Cache Allocate: addr = 1b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5077145 [L1] Cache Allocate: addr = 1b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5077145 [L1] Cache hit from L2: addr = 1b2, data = b2
5077145 [TEST] CPU read @0x260
5077155 [L1] Cache miss: addr = 260
5077235 [L2] Cache miss: addr = 260
5078125 [MEM] Mem hit: addr = 1b2, data = a0
5078135 [L2] Cache Allocate: addr = 260 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5078145 [L1] Cache Allocate: addr = 260 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5078145 [L1] Cache hit from L2: addr = 260, data = a0
5078145 [TEST] CPU read @0x206
5078155 [L1] Cache miss: addr = 206
5078235 [L2] Cache miss: addr = 206
5079125 [MEM] Mem hit: addr = 260, data = 60
5079135 [L2] Cache Allocate: addr = 206 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5079145 [L1] Cache Allocate: addr = 206 data = 6f6e6d6c6b6a69686766656463626160
5079145 [L1] Cache hit from L2: addr = 206, data = 66
5079145 [TEST] CPU read @0x4f8
5079155 [L1] Cache miss: addr = 4f8
5079235 [L2] Cache hit: addr = 4f8, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5079245 [L1] Cache Allocate: addr = 4f8 data = 8f8e8d8c8b8a89888786858483828180
5079245 [L1] Cache hit from L2: addr = 4f8, data = 88
5079245 [TEST] CPU read @0x6b7
5079255 [L1] Cache miss: addr = 6b7
5079335 [L2] Cache miss: addr = 6b7
5080125 [MEM] Mem hit: addr = 206, data = 00
5080135 [L2] Cache Allocate: addr = 6b7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5080145 [L1] Cache Allocate: addr = 6b7 data = 1f1e1d1c1b1a19181716151413121110
5080145 [L1] Cache hit from L2: addr = 6b7, data = 17
5080145 [TEST] CPU read @0x7cf
5080155 [L1] Cache miss: addr = 7cf
5080235 [L2] Cache hit: addr = 7cf, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5080245 [L1] Cache Allocate: addr = 7cf data = 4f4e4d4c4b4a49484746454443424140
5080245 [L1] Cache hit from L2: addr = 7cf, data = 4f
5080245 [TEST] CPU read @0x7d7
5080255 [L1] Cache miss: addr = 7d7
5080335 [L2] Cache hit: addr = 7d7, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5080345 [L1] Cache Allocate: addr = 7d7 data = 4f4e4d4c4b4a49484746454443424140
5080345 [L1] Cache hit from L2: addr = 7d7, data = 47
5080345 [TEST] CPU read @0x510
5080355 [L1] Cache miss: addr = 510
5080435 [L2] Cache miss: addr = 510
5081125 [MEM] Mem hit: addr = 6b7, data = a0
5081135 [L2] Cache Allocate: addr = 510 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5081145 [L1] Cache Allocate: addr = 510 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5081145 [L1] Cache hit from L2: addr = 510, data = b0
5081145 [TEST] CPU read @0x539
5081155 [L1] Cache miss: addr = 539
5081235 [L2] Cache miss: addr = 539
5082125 [MEM] Mem hit: addr = 510, data = 00
5082135 [L2] Cache Allocate: addr = 539 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5082145 [L1] Cache Allocate: addr = 539 data = 1f1e1d1c1b1a19181716151413121110
5082145 [L1] Cache hit from L2: addr = 539, data = 19
5082145 [TEST] CPU read @0x1c7
5082155 [L1] Cache miss: addr = 1c7
5082235 [L2] Cache miss: addr = 1c7
5083125 [MEM] Mem hit: addr = 539, data = 20
5083135 [L2] Cache Allocate: addr = 1c7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5083145 [L1] Cache Allocate: addr = 1c7 data = 2f2e2d2c2b2a29282726252423222120
5083145 [L1] Cache hit from L2: addr = 1c7, data = 27
5083145 [TEST] CPU read @0x174
5083155 [L1] Cache miss: addr = 174
5083235 [L2] Cache hit: addr = 174, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5083245 [L1] Cache Allocate: addr = 174 data = 4f4e4d4c4b4a49484746454443424140
5083245 [L1] Cache hit from L2: addr = 174, data = 44
5083245 [TEST] CPU read @0x35c
5083255 [L1] Cache miss: addr = 35c
5083335 [L2] Cache miss: addr = 35c
5084125 [MEM] Mem hit: addr = 1c7, data = c0
5084135 [L2] Cache Allocate: addr = 35c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5084145 [L1] Cache Allocate: addr = 35c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5084145 [L1] Cache hit from L2: addr = 35c, data = dc
5084145 [TEST] CPU read @0x3ee
5084155 [L1] Cache miss: addr = 3ee
5084235 [L2] Cache hit: addr = 3ee, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5084245 [L1] Cache Allocate: addr = 3ee data = 6f6e6d6c6b6a69686766656463626160
5084245 [L1] Cache hit from L2: addr = 3ee, data = 6e
5084245 [TEST] CPU read @0x679
5084255 [L1] Cache miss: addr = 679
5084335 [L2] Cache miss: addr = 679
5085125 [MEM] Mem hit: addr = 35c, data = 40
5085135 [L2] Cache Allocate: addr = 679 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5085145 [L1] Cache Allocate: addr = 679 data = 5f5e5d5c5b5a59585756555453525150
5085145 [L1] Cache hit from L2: addr = 679, data = 59
5085145 [TEST] CPU read @0x714
5085155 [L1] Cache miss: addr = 714
5085235 [L2] Cache miss: addr = 714
5086125 [MEM] Mem hit: addr = 679, data = 60
5086135 [L2] Cache Allocate: addr = 714 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5086145 [L1] Cache Allocate: addr = 714 data = 7f7e7d7c7b7a79787776757473727170
5086145 [L1] Cache hit from L2: addr = 714, data = 74
5086145 [TEST] CPU read @0x2b1
5086155 [L1] Cache miss: addr = 2b1
5086235 [L2] Cache miss: addr = 2b1
5087125 [MEM] Mem hit: addr = 714, data = 00
5087135 [L2] Cache Allocate: addr = 2b1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5087145 [L1] Cache Allocate: addr = 2b1 data = 1f1e1d1c1b1a19181716151413121110
5087145 [L1] Cache hit from L2: addr = 2b1, data = 11
5087145 [TEST] CPU read @0x1fe
5087155 [L1] Cache miss: addr = 1fe
5087235 [L2] Cache miss: addr = 1fe
5088125 [MEM] Mem hit: addr = 2b1, data = a0
5088135 [L2] Cache Allocate: addr = 1fe data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5088145 [L1] Cache Allocate: addr = 1fe data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5088145 [L1] Cache hit from L2: addr = 1fe, data = be
5088145 [TEST] CPU read @0x21c
5088155 [L1] Cache miss: addr = 21c
5088235 [L2] Cache miss: addr = 21c
5089125 [MEM] Mem hit: addr = 1fe, data = e0
5089135 [L2] Cache Allocate: addr = 21c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5089145 [L1] Cache Allocate: addr = 21c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5089145 [L1] Cache hit from L2: addr = 21c, data = fc
5089145 [TEST] CPU read @0x6fa
5089155 [L1] Cache miss: addr = 6fa
5089235 [L2] Cache miss: addr = 6fa
5090125 [MEM] Mem hit: addr = 21c, data = 00
5090135 [L2] Cache Allocate: addr = 6fa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5090145 [L1] Cache Allocate: addr = 6fa data = 1f1e1d1c1b1a19181716151413121110
5090145 [L1] Cache hit from L2: addr = 6fa, data = 1a
5090145 [TEST] CPU read @0x6ef
5090155 [L1] Cache miss: addr = 6ef
5090235 [L2] Cache hit: addr = 6ef, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5090245 [L1] Cache Allocate: addr = 6ef data = 0f0e0d0c0b0a09080706050403020100
5090245 [L1] Cache hit from L2: addr = 6ef, data = 0f
5090245 [TEST] CPU read @0x6e5
5090255 [L1] Cache hit: addr = 6e5, data = 05
5090265 [TEST] CPU read @0x0f9
5090275 [L1] Cache miss: addr = 0f9
5090335 [L2] Cache miss: addr = 0f9
5091125 [MEM] Mem hit: addr = 6fa, data = e0
5091135 [L2] Cache Allocate: addr = 0f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5091145 [L1] Cache Allocate: addr = 0f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5091145 [L1] Cache hit from L2: addr = 0f9, data = f9
5091145 [TEST] CPU read @0x0c8
5091155 [L1] Cache miss: addr = 0c8
5091235 [L2] Cache miss: addr = 0c8
5092125 [MEM] Mem hit: addr = 0f9, data = e0
5092135 [L2] Cache Allocate: addr = 0c8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5092145 [L1] Cache Allocate: addr = 0c8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5092145 [L1] Cache hit from L2: addr = 0c8, data = e8
5092145 [TEST] CPU read @0x3ac
5092155 [L1] Cache miss: addr = 3ac
5092235 [L2] Cache miss: addr = 3ac
5093125 [MEM] Mem hit: addr = 0c8, data = c0
5093135 [L2] Cache Allocate: addr = 3ac data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5093145 [L1] Cache Allocate: addr = 3ac data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5093145 [L1] Cache hit from L2: addr = 3ac, data = cc
5093145 [TEST] CPU read @0x599
5093155 [L1] Cache miss: addr = 599
5093235 [L2] Cache miss: addr = 599
5094125 [MEM] Mem hit: addr = 3ac, data = a0
5094135 [L2] Cache Allocate: addr = 599 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5094145 [L1] Cache Allocate: addr = 599 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5094145 [L1] Cache hit from L2: addr = 599, data = b9
5094145 [TEST] CPU read @0x6cd
5094155 [L1] Cache miss: addr = 6cd
5094235 [L2] Cache hit: addr = 6cd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5094245 [L1] Cache Allocate: addr = 6cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5094245 [L1] Cache hit from L2: addr = 6cd, data = ad
5094245 [TEST] CPU read @0x222
5094255 [L1] Cache hit: addr = 222, data = e2
5094265 [TEST] CPU read @0x3e1
5094275 [L1] Cache miss: addr = 3e1
5094335 [L2] Cache hit: addr = 3e1, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5094345 [L1] Cache Allocate: addr = 3e1 data = 6f6e6d6c6b6a69686766656463626160
5094345 [L1] Cache hit from L2: addr = 3e1, data = 61
5094345 [TEST] CPU read @0x10c
5094355 [L1] Cache miss: addr = 10c
5094435 [L2] Cache miss: addr = 10c
5095125 [MEM] Mem hit: addr = 599, data = 80
5095135 [L2] Cache Allocate: addr = 10c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5095145 [L1] Cache Allocate: addr = 10c data = 8f8e8d8c8b8a89888786858483828180
5095145 [L1] Cache hit from L2: addr = 10c, data = 8c
5095145 [TEST] CPU read @0x72f
5095155 [L1] Cache miss: addr = 72f
5095235 [L2] Cache miss: addr = 72f
5096125 [MEM] Mem hit: addr = 10c, data = 00
5096135 [L2] Cache Allocate: addr = 72f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5096145 [L1] Cache Allocate: addr = 72f data = 0f0e0d0c0b0a09080706050403020100
5096145 [L1] Cache hit from L2: addr = 72f, data = 0f
5096145 [TEST] CPU read @0x77a
5096155 [L1] Cache miss: addr = 77a
5096235 [L2] Cache miss: addr = 77a
5097125 [MEM] Mem hit: addr = 72f, data = 20
5097135 [L2] Cache Allocate: addr = 77a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5097145 [L1] Cache Allocate: addr = 77a data = 3f3e3d3c3b3a39383736353433323130
5097145 [L1] Cache hit from L2: addr = 77a, data = 3a
5097145 [TEST] CPU read @0x5db
5097155 [L1] Cache miss: addr = 5db
5097235 [L2] Cache hit: addr = 5db, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5097245 [L1] Cache Allocate: addr = 5db data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5097245 [L1] Cache hit from L2: addr = 5db, data = ab
5097245 [TEST] CPU read @0x763
5097255 [L1] Cache miss: addr = 763
5097335 [L2] Cache hit: addr = 763, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5097345 [L1] Cache Allocate: addr = 763 data = 2f2e2d2c2b2a29282726252423222120
5097345 [L1] Cache hit from L2: addr = 763, data = 23
5097345 [TEST] CPU read @0x5f3
5097355 [L1] Cache miss: addr = 5f3
5097435 [L2] Cache miss: addr = 5f3
5098125 [MEM] Mem hit: addr = 77a, data = 60
5098135 [L2] Cache Allocate: addr = 5f3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5098145 [L1] Cache Allocate: addr = 5f3 data = 7f7e7d7c7b7a79787776757473727170
5098145 [L1] Cache hit from L2: addr = 5f3, data = 73
5098145 [TEST] CPU read @0x521
5098155 [L1] Cache miss: addr = 521
5098235 [L2] Cache miss: addr = 521
5099125 [MEM] Mem hit: addr = 5f3, data = e0
5099135 [L2] Cache Allocate: addr = 521 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5099145 [L1] Cache Allocate: addr = 521 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5099145 [L1] Cache hit from L2: addr = 521, data = e1
5099145 [TEST] CPU read @0x464
5099155 [L1] Cache miss: addr = 464
5099235 [L2] Cache miss: addr = 464
5100125 [MEM] Mem hit: addr = 521, data = 20
5100135 [L2] Cache Allocate: addr = 464 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5100145 [L1] Cache Allocate: addr = 464 data = 2f2e2d2c2b2a29282726252423222120
5100145 [L1] Cache hit from L2: addr = 464, data = 24
5100145 [TEST] CPU read @0x2ef
5100155 [L1] Cache hit: addr = 2ef, data = cf
5100165 [TEST] CPU read @0x63b
5100175 [L1] Cache miss: addr = 63b
5100235 [L2] Cache miss: addr = 63b
5101125 [MEM] Mem hit: addr = 464, data = 60
5101135 [L2] Cache Allocate: addr = 63b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5101145 [L1] Cache Allocate: addr = 63b data = 7f7e7d7c7b7a79787776757473727170
5101145 [L1] Cache hit from L2: addr = 63b, data = 7b
5101145 [TEST] CPU read @0x662
5101155 [L1] Cache miss: addr = 662
5101235 [L2] Cache miss: addr = 662
5102125 [MEM] Mem hit: addr = 63b, data = 20
5102135 [L2] Cache Allocate: addr = 662 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5102145 [L1] Cache Allocate: addr = 662 data = 2f2e2d2c2b2a29282726252423222120
5102145 [L1] Cache hit from L2: addr = 662, data = 22
5102145 [TEST] CPU read @0x364
5102155 [L1] Cache hit: addr = 364, data = c4
5102165 [TEST] CPU read @0x15c
5102175 [L1] Cache miss: addr = 15c
5102235 [L2] Cache miss: addr = 15c
5103125 [MEM] Mem hit: addr = 662, data = 60
5103135 [L2] Cache Allocate: addr = 15c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5103145 [L1] Cache Allocate: addr = 15c data = 7f7e7d7c7b7a79787776757473727170
5103145 [L1] Cache hit from L2: addr = 15c, data = 7c
5103145 [TEST] CPU read @0x64b
5103155 [L1] Cache miss: addr = 64b
5103235 [L2] Cache miss: addr = 64b
5104125 [MEM] Mem hit: addr = 15c, data = 40
5104135 [L2] Cache Allocate: addr = 64b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5104145 [L1] Cache Allocate: addr = 64b data = 4f4e4d4c4b4a49484746454443424140
5104145 [L1] Cache hit from L2: addr = 64b, data = 4b
5104145 [TEST] CPU read @0x7dc
5104155 [L1] Cache miss: addr = 7dc
5104235 [L2] Cache hit: addr = 7dc, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5104245 [L1] Cache Allocate: addr = 7dc data = 4f4e4d4c4b4a49484746454443424140
5104245 [L1] Cache hit from L2: addr = 7dc, data = 4c
5104245 [TEST] CPU read @0x1de
5104255 [L1] Cache miss: addr = 1de
5104335 [L2] Cache miss: addr = 1de
5105125 [MEM] Mem hit: addr = 64b, data = 40
5105135 [L2] Cache Allocate: addr = 1de data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5105145 [L1] Cache Allocate: addr = 1de data = 5f5e5d5c5b5a59585756555453525150
5105145 [L1] Cache hit from L2: addr = 1de, data = 5e
5105145 [TEST] CPU read @0x305
5105155 [L1] Cache miss: addr = 305
5105235 [L2] Cache miss: addr = 305
5106125 [MEM] Mem hit: addr = 1de, data = c0
5106135 [L2] Cache Allocate: addr = 305 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5106145 [L1] Cache Allocate: addr = 305 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5106145 [L1] Cache hit from L2: addr = 305, data = c5
5106145 [TEST] CPU read @0x3a2
5106155 [L1] Cache miss: addr = 3a2
5106235 [L2] Cache miss: addr = 3a2
5107125 [MEM] Mem hit: addr = 305, data = 00
5107135 [L2] Cache Allocate: addr = 3a2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5107145 [L1] Cache Allocate: addr = 3a2 data = 0f0e0d0c0b0a09080706050403020100
5107145 [L1] Cache hit from L2: addr = 3a2, data = 02
5107145 [TEST] CPU read @0x3d6
5107155 [L1] Cache miss: addr = 3d6
5107235 [L2] Cache miss: addr = 3d6
5108125 [MEM] Mem hit: addr = 3a2, data = a0
5108135 [L2] Cache Allocate: addr = 3d6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5108145 [L1] Cache Allocate: addr = 3d6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5108145 [L1] Cache hit from L2: addr = 3d6, data = b6
5108145 [TEST] CPU read @0x49f
5108155 [L1] Cache miss: addr = 49f
5108235 [L2] Cache hit: addr = 49f, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5108245 [L1] Cache Allocate: addr = 49f data = 2f2e2d2c2b2a29282726252423222120
5108245 [L1] Cache hit from L2: addr = 49f, data = 2f
5108245 [TEST] CPU read @0x1f3
5108255 [L1] Cache miss: addr = 1f3
5108335 [L2] Cache miss: addr = 1f3
5109125 [MEM] Mem hit: addr = 3d6, data = c0
5109135 [L2] Cache Allocate: addr = 1f3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5109145 [L1] Cache Allocate: addr = 1f3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5109145 [L1] Cache hit from L2: addr = 1f3, data = d3
5109145 [TEST] CPU read @0x295
5109155 [L1] Cache miss: addr = 295
5109235 [L2] Cache miss: addr = 295
5110125 [MEM] Mem hit: addr = 1f3, data = e0
5110135 [L2] Cache Allocate: addr = 295 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5110145 [L1] Cache Allocate: addr = 295 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5110145 [L1] Cache hit from L2: addr = 295, data = f5
5110145 [TEST] CPU read @0x6c1
5110155 [L1] Cache miss: addr = 6c1
5110235 [L2] Cache hit: addr = 6c1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5110245 [L1] Cache Allocate: addr = 6c1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5110245 [L1] Cache hit from L2: addr = 6c1, data = a1
5110245 [TEST] CPU read @0x679
5110255 [L1] Cache miss: addr = 679
5110335 [L2] Cache miss: addr = 679
5111125 [MEM] Mem hit: addr = 295, data = 80
5111135 [L2] Cache Allocate: addr = 679 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5111145 [L1] Cache Allocate: addr = 679 data = 9f9e9d9c9b9a99989796959493929190
5111145 [L1] Cache hit from L2: addr = 679, data = 99
5111145 [TEST] CPU read @0x36e
5111155 [L1] Cache hit: addr = 36e, data = ce
5111165 [TEST] CPU read @0x1dd
5111175 [L1] Cache miss: addr = 1dd
5111235 [L2] Cache miss: addr = 1dd
5112125 [MEM] Mem hit: addr = 679, data = 60
5112135 [L2] Cache Allocate: addr = 1dd data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5112145 [L1] Cache Allocate: addr = 1dd data = 7f7e7d7c7b7a79787776757473727170
5112145 [L1] Cache hit from L2: addr = 1dd, data = 7d
5112145 [TEST] CPU read @0x19d
5112155 [L1] Cache miss: addr = 19d
5112235 [L2] Cache miss: addr = 19d
5113125 [MEM] Mem hit: addr = 1dd, data = c0
5113135 [L2] Cache Allocate: addr = 19d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5113145 [L1] Cache Allocate: addr = 19d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5113145 [L1] Cache hit from L2: addr = 19d, data = dd
5113145 [TEST] CPU read @0x059
5113155 [L1] Cache miss: addr = 059
5113235 [L2] Cache miss: addr = 059
5114125 [MEM] Mem hit: addr = 19d, data = 80
5114135 [L2] Cache Allocate: addr = 059 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5114145 [L1] Cache Allocate: addr = 059 data = 9f9e9d9c9b9a99989796959493929190
5114145 [L1] Cache hit from L2: addr = 059, data = 99
5114145 [TEST] CPU read @0x6ad
5114155 [L1] Cache miss: addr = 6ad
5114235 [L2] Cache miss: addr = 6ad
5115125 [MEM] Mem hit: addr = 059, data = 40
5115135 [L2] Cache Allocate: addr = 6ad data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5115145 [L1] Cache Allocate: addr = 6ad data = 4f4e4d4c4b4a49484746454443424140
5115145 [L1] Cache hit from L2: addr = 6ad, data = 4d
5115145 [TEST] CPU read @0x24f
5115155 [L1] Cache hit: addr = 24f, data = ef
5115165 [TEST] CPU read @0x789
5115175 [L1] Cache miss: addr = 789
5115235 [L2] Cache miss: addr = 789
5116125 [MEM] Mem hit: addr = 6ad, data = a0
5116135 [L2] Cache Allocate: addr = 789 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5116145 [L1] Cache Allocate: addr = 789 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5116145 [L1] Cache hit from L2: addr = 789, data = a9
5116145 [TEST] CPU read @0x11d
5116155 [L1] Cache miss: addr = 11d
5116235 [L2] Cache miss: addr = 11d
5117125 [MEM] Mem hit: addr = 789, data = 80
5117135 [L2] Cache Allocate: addr = 11d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5117145 [L1] Cache Allocate: addr = 11d data = 9f9e9d9c9b9a99989796959493929190
5117145 [L1] Cache hit from L2: addr = 11d, data = 9d
5117145 [TEST] CPU read @0x287
5117155 [L1] Cache miss: addr = 287
5117235 [L2] Cache miss: addr = 287
5118125 [MEM] Mem hit: addr = 11d, data = 00
5118135 [L2] Cache Allocate: addr = 287 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5118145 [L1] Cache Allocate: addr = 287 data = 0f0e0d0c0b0a09080706050403020100
5118145 [L1] Cache hit from L2: addr = 287, data = 07
5118145 [TEST] CPU read @0x043
5118155 [L1] Cache miss: addr = 043
5118235 [L2] Cache miss: addr = 043
5119125 [MEM] Mem hit: addr = 287, data = 80
5119135 [L2] Cache Allocate: addr = 043 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5119145 [L1] Cache Allocate: addr = 043 data = 8f8e8d8c8b8a89888786858483828180
5119145 [L1] Cache hit from L2: addr = 043, data = 83
5119145 [TEST] CPU read @0x31b
5119155 [L1] Cache miss: addr = 31b
5119235 [L2] Cache miss: addr = 31b
5120125 [MEM] Mem hit: addr = 043, data = 40
5120135 [L2] Cache Allocate: addr = 31b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5120145 [L1] Cache Allocate: addr = 31b data = 5f5e5d5c5b5a59585756555453525150
5120145 [L1] Cache hit from L2: addr = 31b, data = 5b
5120145 [TEST] CPU read @0x077
5120155 [L1] Cache miss: addr = 077
5120235 [L2] Cache miss: addr = 077
5121125 [MEM] Mem hit: addr = 31b, data = 00
5121135 [L2] Cache Allocate: addr = 077 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5121145 [L1] Cache Allocate: addr = 077 data = 1f1e1d1c1b1a19181716151413121110
5121145 [L1] Cache hit from L2: addr = 077, data = 17
5121145 [TEST] CPU read @0x7ad
5121155 [L1] Cache miss: addr = 7ad
5121235 [L2] Cache miss: addr = 7ad
5122125 [MEM] Mem hit: addr = 077, data = 60
5122135 [L2] Cache Allocate: addr = 7ad data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5122145 [L1] Cache Allocate: addr = 7ad data = 6f6e6d6c6b6a69686766656463626160
5122145 [L1] Cache hit from L2: addr = 7ad, data = 6d
5122145 [TEST] CPU read @0x7cc
5122155 [L1] Cache miss: addr = 7cc
5122235 [L2] Cache hit: addr = 7cc, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5122245 [L1] Cache Allocate: addr = 7cc data = 4f4e4d4c4b4a49484746454443424140
5122245 [L1] Cache hit from L2: addr = 7cc, data = 4c
5122245 [TEST] CPU read @0x7d7
5122255 [L1] Cache miss: addr = 7d7
5122335 [L2] Cache hit: addr = 7d7, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5122345 [L1] Cache Allocate: addr = 7d7 data = 4f4e4d4c4b4a49484746454443424140
5122345 [L1] Cache hit from L2: addr = 7d7, data = 47
5122345 [TEST] CPU read @0x5be
5122355 [L1] Cache hit: addr = 5be, data = 9e
5122365 [TEST] CPU read @0x660
5122375 [L1] Cache miss: addr = 660
5122435 [L2] Cache miss: addr = 660
5123125 [MEM] Mem hit: addr = 7ad, data = a0
5123135 [L2] Cache Allocate: addr = 660 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5123145 [L1] Cache Allocate: addr = 660 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5123145 [L1] Cache hit from L2: addr = 660, data = a0
5123145 [TEST] CPU read @0x652
5123155 [L1] Cache miss: addr = 652
5123235 [L2] Cache miss: addr = 652
5124125 [MEM] Mem hit: addr = 660, data = 60
5124135 [L2] Cache Allocate: addr = 652 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5124145 [L1] Cache Allocate: addr = 652 data = 7f7e7d7c7b7a79787776757473727170
5124145 [L1] Cache hit from L2: addr = 652, data = 72
5124145 [TEST] CPU read @0x760
5124155 [L1] Cache miss: addr = 760
5124235 [L2] Cache miss: addr = 760
5125125 [MEM] Mem hit: addr = 652, data = 40
5125135 [L2] Cache Allocate: addr = 760 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5125145 [L1] Cache Allocate: addr = 760 data = 4f4e4d4c4b4a49484746454443424140
5125145 [L1] Cache hit from L2: addr = 760, data = 40
5125145 [TEST] CPU read @0x2f8
5125155 [L1] Cache miss: addr = 2f8
5125235 [L2] Cache hit: addr = 2f8, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5125245 [L1] Cache Allocate: addr = 2f8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5125245 [L1] Cache hit from L2: addr = 2f8, data = c8
5125245 [TEST] CPU read @0x217
5125255 [L1] Cache miss: addr = 217
5125335 [L2] Cache miss: addr = 217
5126125 [MEM] Mem hit: addr = 760, data = 60
5126135 [L2] Cache Allocate: addr = 217 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5126145 [L1] Cache Allocate: addr = 217 data = 7f7e7d7c7b7a79787776757473727170
5126145 [L1] Cache hit from L2: addr = 217, data = 77
5126145 [TEST] CPU read @0x5b1
5126155 [L1] Cache hit: addr = 5b1, data = 91
5126165 [TEST] CPU read @0x5b6
5126175 [L1] Cache hit: addr = 5b6, data = 96
5126185 [TEST] CPU read @0x40d
5126195 [L1] Cache miss: addr = 40d
5126235 [L2] Cache miss: addr = 40d
5127125 [MEM] Mem hit: addr = 217, data = 00
5127135 [L2] Cache Allocate: addr = 40d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5127145 [L1] Cache Allocate: addr = 40d data = 0f0e0d0c0b0a09080706050403020100
5127145 [L1] Cache hit from L2: addr = 40d, data = 0d
5127145 [TEST] CPU read @0x514
5127155 [L1] Cache miss: addr = 514
5127235 [L2] Cache miss: addr = 514
5128125 [MEM] Mem hit: addr = 40d, data = 00
5128135 [L2] Cache Allocate: addr = 514 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5128145 [L1] Cache Allocate: addr = 514 data = 1f1e1d1c1b1a19181716151413121110
5128145 [L1] Cache hit from L2: addr = 514, data = 14
5128145 [TEST] CPU read @0x45f
5128155 [L1] Cache miss: addr = 45f
5128235 [L2] Cache miss: addr = 45f
5129125 [MEM] Mem hit: addr = 514, data = 00
5129135 [L2] Cache Allocate: addr = 45f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5129145 [L1] Cache Allocate: addr = 45f data = 1f1e1d1c1b1a19181716151413121110
5129145 [L1] Cache hit from L2: addr = 45f, data = 1f
5129145 [TEST] CPU read @0x71b
5129155 [L1] Cache miss: addr = 71b
5129235 [L2] Cache miss: addr = 71b
5130125 [MEM] Mem hit: addr = 45f, data = 40
5130135 [L2] Cache Allocate: addr = 71b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5130145 [L1] Cache Allocate: addr = 71b data = 5f5e5d5c5b5a59585756555453525150
5130145 [L1] Cache hit from L2: addr = 71b, data = 5b
5130145 [TEST] CPU read @0x759
5130155 [L1] Cache miss: addr = 759
5130235 [L2] Cache miss: addr = 759
5131125 [MEM] Mem hit: addr = 71b, data = 00
5131135 [L2] Cache Allocate: addr = 759 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5131145 [L1] Cache Allocate: addr = 759 data = 1f1e1d1c1b1a19181716151413121110
5131145 [L1] Cache hit from L2: addr = 759, data = 19
5131145 [TEST] CPU read @0x75b
5131155 [L1] Cache hit: addr = 75b, data = 1b
5131165 [TEST] CPU read @0x5d2
5131175 [L1] Cache miss: addr = 5d2
5131235 [L2] Cache hit: addr = 5d2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5131245 [L1] Cache Allocate: addr = 5d2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5131245 [L1] Cache hit from L2: addr = 5d2, data = a2
5131245 [TEST] CPU read @0x1f8
5131255 [L1] Cache miss: addr = 1f8
5131335 [L2] Cache miss: addr = 1f8
5132125 [MEM] Mem hit: addr = 759, data = 40
5132135 [L2] Cache Allocate: addr = 1f8 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5132145 [L1] Cache Allocate: addr = 1f8 data = 5f5e5d5c5b5a59585756555453525150
5132145 [L1] Cache hit from L2: addr = 1f8, data = 58
5132145 [TEST] CPU read @0x694
5132155 [L1] Cache hit: addr = 694, data = b4
5132165 [TEST] CPU read @0x003
5132175 [L1] Cache miss: addr = 003
5132235 [L2] Cache miss: addr = 003
5133125 [MEM] Mem hit: addr = 1f8, data = e0
5133135 [L2] Cache Allocate: addr = 003 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5133145 [L1] Cache Allocate: addr = 003 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5133145 [L1] Cache hit from L2: addr = 003, data = e3
5133145 [TEST] CPU read @0x79c
5133155 [L1] Cache miss: addr = 79c
5133235 [L2] Cache miss: addr = 79c
5134125 [MEM] Mem hit: addr = 003, data = 00
5134135 [L2] Cache Allocate: addr = 79c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5134145 [L1] Cache Allocate: addr = 79c data = 1f1e1d1c1b1a19181716151413121110
5134145 [L1] Cache hit from L2: addr = 79c, data = 1c
5134145 [TEST] CPU read @0x662
5134155 [L1] Cache miss: addr = 662
5134235 [L2] Cache miss: addr = 662
5135125 [MEM] Mem hit: addr = 79c, data = 80
5135135 [L2] Cache Allocate: addr = 662 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5135145 [L1] Cache Allocate: addr = 662 data = 8f8e8d8c8b8a89888786858483828180
5135145 [L1] Cache hit from L2: addr = 662, data = 82
5135145 [TEST] CPU read @0x657
5135155 [L1] Cache miss: addr = 657
5135235 [L2] Cache miss: addr = 657
5136125 [MEM] Mem hit: addr = 662, data = 60
5136135 [L2] Cache Allocate: addr = 657 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5136145 [L1] Cache Allocate: addr = 657 data = 7f7e7d7c7b7a79787776757473727170
5136145 [L1] Cache hit from L2: addr = 657, data = 77
5136145 [TEST] CPU read @0x35c
5136155 [L1] Cache miss: addr = 35c
5136235 [L2] Cache miss: addr = 35c
5137125 [MEM] Mem hit: addr = 657, data = 40
5137135 [L2] Cache Allocate: addr = 35c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5137145 [L1] Cache Allocate: addr = 35c data = 5f5e5d5c5b5a59585756555453525150
5137145 [L1] Cache hit from L2: addr = 35c, data = 5c
5137145 [TEST] CPU read @0x16b
5137155 [L1] Cache miss: addr = 16b
5137235 [L2] Cache hit: addr = 16b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5137245 [L1] Cache Allocate: addr = 16b data = 4f4e4d4c4b4a49484746454443424140
5137245 [L1] Cache hit from L2: addr = 16b, data = 4b
5137245 [TEST] CPU read @0x478
5137255 [L1] Cache miss: addr = 478
5137335 [L2] Cache miss: addr = 478
5138125 [MEM] Mem hit: addr = 35c, data = 40
5138135 [L2] Cache Allocate: addr = 478 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5138145 [L1] Cache Allocate: addr = 478 data = 5f5e5d5c5b5a59585756555453525150
5138145 [L1] Cache hit from L2: addr = 478, data = 58
5138145 [TEST] CPU read @0x41d
5138155 [L1] Cache miss: addr = 41d
5138235 [L2] Cache miss: addr = 41d
5139125 [MEM] Mem hit: addr = 478, data = 60
5139135 [L2] Cache Allocate: addr = 41d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5139145 [L1] Cache Allocate: addr = 41d data = 7f7e7d7c7b7a79787776757473727170
5139145 [L1] Cache hit from L2: addr = 41d, data = 7d
5139145 [TEST] CPU read @0x3e3
5139155 [L1] Cache miss: addr = 3e3
5139235 [L2] Cache hit: addr = 3e3, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5139245 [L1] Cache Allocate: addr = 3e3 data = 6f6e6d6c6b6a69686766656463626160
5139245 [L1] Cache hit from L2: addr = 3e3, data = 63
5139245 [TEST] CPU read @0x583
5139255 [L1] Cache miss: addr = 583
5139335 [L2] Cache miss: addr = 583
5140125 [MEM] Mem hit: addr = 41d, data = 00
5140135 [L2] Cache Allocate: addr = 583 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5140145 [L1] Cache Allocate: addr = 583 data = 0f0e0d0c0b0a09080706050403020100
5140145 [L1] Cache hit from L2: addr = 583, data = 03
5140145 [TEST] CPU read @0x667
5140155 [L1] Cache miss: addr = 667
5140235 [L2] Cache miss: addr = 667
5141125 [MEM] Mem hit: addr = 583, data = 80
5141135 [L2] Cache Allocate: addr = 667 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5141145 [L1] Cache Allocate: addr = 667 data = 8f8e8d8c8b8a89888786858483828180
5141145 [L1] Cache hit from L2: addr = 667, data = 87
5141145 [TEST] CPU read @0x212
5141155 [L1] Cache miss: addr = 212
5141235 [L2] Cache miss: addr = 212
5142125 [MEM] Mem hit: addr = 667, data = 60
5142135 [L2] Cache Allocate: addr = 212 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5142145 [L1] Cache Allocate: addr = 212 data = 7f7e7d7c7b7a79787776757473727170
5142145 [L1] Cache hit from L2: addr = 212, data = 72
5142145 [TEST] CPU read @0x573
5142155 [L1] Cache miss: addr = 573
5142235 [L2] Cache miss: addr = 573
5143125 [MEM] Mem hit: addr = 212, data = 00
5143135 [L2] Cache Allocate: addr = 573 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5143145 [L1] Cache Allocate: addr = 573 data = 1f1e1d1c1b1a19181716151413121110
5143145 [L1] Cache hit from L2: addr = 573, data = 13
5143145 [TEST] CPU read @0x6bb
5143155 [L1] Cache miss: addr = 6bb
5143235 [L2] Cache miss: addr = 6bb
5144125 [MEM] Mem hit: addr = 573, data = 60
5144135 [L2] Cache Allocate: addr = 6bb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5144145 [L1] Cache Allocate: addr = 6bb data = 7f7e7d7c7b7a79787776757473727170
5144145 [L1] Cache hit from L2: addr = 6bb, data = 7b
5144145 [TEST] CPU read @0x033
5144155 [L1] Cache miss: addr = 033
5144235 [L2] Cache miss: addr = 033
5145125 [MEM] Mem hit: addr = 6bb, data = a0
5145135 [L2] Cache Allocate: addr = 033 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5145145 [L1] Cache Allocate: addr = 033 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5145145 [L1] Cache hit from L2: addr = 033, data = b3
5145145 [TEST] CPU read @0x58f
5145155 [L1] Cache miss: addr = 58f
5145235 [L2] Cache miss: addr = 58f
5146125 [MEM] Mem hit: addr = 033, data = 20
5146135 [L2] Cache Allocate: addr = 58f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5146145 [L1] Cache Allocate: addr = 58f data = 2f2e2d2c2b2a29282726252423222120
5146145 [L1] Cache hit from L2: addr = 58f, data = 2f
5146145 [TEST] CPU read @0x5bb
5146155 [L1] Cache hit: addr = 5bb, data = 9b
5146165 [TEST] CPU read @0x4a8
5146175 [L1] Cache miss: addr = 4a8
5146235 [L2] Cache miss: addr = 4a8
5147125 [MEM] Mem hit: addr = 58f, data = 80
5147135 [L2] Cache Allocate: addr = 4a8 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5147145 [L1] Cache Allocate: addr = 4a8 data = 8f8e8d8c8b8a89888786858483828180
5147145 [L1] Cache hit from L2: addr = 4a8, data = 88
5147145 [TEST] CPU read @0x507
5147155 [L1] Cache miss: addr = 507
5147235 [L2] Cache miss: addr = 507
5148125 [MEM] Mem hit: addr = 4a8, data = a0
5148135 [L2] Cache Allocate: addr = 507 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5148145 [L1] Cache Allocate: addr = 507 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5148145 [L1] Cache hit from L2: addr = 507, data = a7
5148145 [TEST] CPU read @0x094
5148155 [L1] Cache miss: addr = 094
5148235 [L2] Cache miss: addr = 094
5149125 [MEM] Mem hit: addr = 507, data = 00
5149135 [L2] Cache Allocate: addr = 094 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5149145 [L1] Cache Allocate: addr = 094 data = 1f1e1d1c1b1a19181716151413121110
5149145 [L1] Cache hit from L2: addr = 094, data = 14
5149145 [TEST] CPU read @0x65c
5149155 [L1] Cache miss: addr = 65c
5149235 [L2] Cache miss: addr = 65c
5150125 [MEM] Mem hit: addr = 094, data = 80
5150135 [L2] Cache Allocate: addr = 65c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5150145 [L1] Cache Allocate: addr = 65c data = 9f9e9d9c9b9a99989796959493929190
5150145 [L1] Cache hit from L2: addr = 65c, data = 9c
5150145 [TEST] CPU read @0x000
5150155 [L1] Cache miss: addr = 000
5150235 [L2] Cache miss: addr = 000
5151125 [MEM] Mem hit: addr = 65c, data = 40
5151135 [L2] Cache Allocate: addr = 000 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5151145 [L1] Cache Allocate: addr = 000 data = 4f4e4d4c4b4a49484746454443424140
5151145 [L1] Cache hit from L2: addr = 000, data = 40
5151145 [TEST] CPU read @0x34c
5151155 [L1] Cache miss: addr = 34c
5151235 [L2] Cache miss: addr = 34c
5152125 [MEM] Mem hit: addr = 000, data = 00
5152135 [L2] Cache Allocate: addr = 34c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5152145 [L1] Cache Allocate: addr = 34c data = 0f0e0d0c0b0a09080706050403020100
5152145 [L1] Cache hit from L2: addr = 34c, data = 0c
5152145 [TEST] CPU read @0x01d
5152155 [L1] Cache miss: addr = 01d
5152235 [L2] Cache miss: addr = 01d
5153125 [MEM] Mem hit: addr = 34c, data = 40
5153135 [L2] Cache Allocate: addr = 01d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5153145 [L1] Cache Allocate: addr = 01d data = 5f5e5d5c5b5a59585756555453525150
5153145 [L1] Cache hit from L2: addr = 01d, data = 5d
5153145 [TEST] CPU read @0x4bb
5153155 [L1] Cache miss: addr = 4bb
5153235 [L2] Cache hit: addr = 4bb, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5153245 [L1] Cache Allocate: addr = 4bb data = 8f8e8d8c8b8a89888786858483828180
5153245 [L1] Cache hit from L2: addr = 4bb, data = 8b
5153245 [TEST] CPU read @0x0d9
5153255 [L1] Cache miss: addr = 0d9
5153335 [L2] Cache miss: addr = 0d9
5154125 [MEM] Mem hit: addr = 01d, data = 00
5154135 [L2] Cache Allocate: addr = 0d9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5154145 [L1] Cache Allocate: addr = 0d9 data = 1f1e1d1c1b1a19181716151413121110
5154145 [L1] Cache hit from L2: addr = 0d9, data = 19
5154145 [TEST] CPU read @0x233
5154155 [L1] Cache miss: addr = 233
5154235 [L2] Cache hit: addr = 233, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5154245 [L1] Cache Allocate: addr = 233 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5154245 [L1] Cache hit from L2: addr = 233, data = e3
5154245 [TEST] CPU read @0x0ac
5154255 [L1] Cache miss: addr = 0ac
5154335 [L2] Cache miss: addr = 0ac
5155125 [MEM] Mem hit: addr = 0d9, data = c0
5155135 [L2] Cache Allocate: addr = 0ac data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5155145 [L1] Cache Allocate: addr = 0ac data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5155145 [L1] Cache hit from L2: addr = 0ac, data = cc
5155145 [TEST] CPU read @0x6f7
5155155 [L1] Cache miss: addr = 6f7
5155235 [L2] Cache miss: addr = 6f7
5156125 [MEM] Mem hit: addr = 0ac, data = a0
5156135 [L2] Cache Allocate: addr = 6f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5156145 [L1] Cache Allocate: addr = 6f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5156145 [L1] Cache hit from L2: addr = 6f7, data = b7
5156145 [TEST] CPU read @0x7cf
5156155 [L1] Cache miss: addr = 7cf
5156235 [L2] Cache hit: addr = 7cf, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5156245 [L1] Cache Allocate: addr = 7cf data = 4f4e4d4c4b4a49484746454443424140
5156245 [L1] Cache hit from L2: addr = 7cf, data = 4f
5156245 [TEST] CPU read @0x2ea
5156255 [L1] Cache hit: addr = 2ea, data = ca
5156265 [TEST] CPU read @0x7d6
5156275 [L1] Cache miss: addr = 7d6
5156335 [L2] Cache hit: addr = 7d6, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5156345 [L1] Cache Allocate: addr = 7d6 data = 4f4e4d4c4b4a49484746454443424140
5156345 [L1] Cache hit from L2: addr = 7d6, data = 46
5156345 [TEST] CPU read @0x4f0
5156355 [L1] Cache miss: addr = 4f0
5156435 [L2] Cache hit: addr = 4f0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5156445 [L1] Cache Allocate: addr = 4f0 data = 8f8e8d8c8b8a89888786858483828180
5156445 [L1] Cache hit from L2: addr = 4f0, data = 80
5156445 [TEST] CPU read @0x6b3
5156455 [L1] Cache miss: addr = 6b3
5156535 [L2] Cache miss: addr = 6b3
5157125 [MEM] Mem hit: addr = 6f7, data = e0
5157135 [L2] Cache Allocate: addr = 6b3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5157145 [L1] Cache Allocate: addr = 6b3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5157145 [L1] Cache hit from L2: addr = 6b3, data = f3
5157145 [TEST] CPU read @0x745
5157155 [L1] Cache miss: addr = 745
5157235 [L2] Cache miss: addr = 745
5158125 [MEM] Mem hit: addr = 6b3, data = a0
5158135 [L2] Cache Allocate: addr = 745 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5158145 [L1] Cache Allocate: addr = 745 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5158145 [L1] Cache hit from L2: addr = 745, data = a5
5158145 [TEST] CPU read @0x538
5158155 [L1] Cache miss: addr = 538
5158235 [L2] Cache miss: addr = 538
5159125 [MEM] Mem hit: addr = 745, data = 40
5159135 [L2] Cache Allocate: addr = 538 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5159145 [L1] Cache Allocate: addr = 538 data = 5f5e5d5c5b5a59585756555453525150
5159145 [L1] Cache hit from L2: addr = 538, data = 58
5159145 [TEST] CPU read @0x5f2
5159155 [L1] Cache miss: addr = 5f2
5159235 [L2] Cache miss: addr = 5f2
5160125 [MEM] Mem hit: addr = 538, data = 20
5160135 [L2] Cache Allocate: addr = 5f2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5160145 [L1] Cache Allocate: addr = 5f2 data = 3f3e3d3c3b3a39383736353433323130
5160145 [L1] Cache hit from L2: addr = 5f2, data = 32
5160145 [TEST] CPU read @0x6d5
5160155 [L1] Cache hit: addr = 6d5, data = b5
5160165 [TEST] CPU read @0x2f6
5160175 [L1] Cache miss: addr = 2f6
5160235 [L2] Cache hit: addr = 2f6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5160245 [L1] Cache Allocate: addr = 2f6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5160245 [L1] Cache hit from L2: addr = 2f6, data = c6
5160245 [TEST] CPU read @0x09e
5160255 [L1] Cache miss: addr = 09e
5160335 [L2] Cache miss: addr = 09e
5161125 [MEM] Mem hit: addr = 5f2, data = e0
5161135 [L2] Cache Allocate: addr = 09e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5161145 [L1] Cache Allocate: addr = 09e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5161145 [L1] Cache hit from L2: addr = 09e, data = fe
5161145 [TEST] CPU read @0x2dc
5161155 [L1] Cache miss: addr = 2dc
5161235 [L2] Cache miss: addr = 2dc
5162125 [MEM] Mem hit: addr = 09e, data = 80
5162135 [L2] Cache Allocate: addr = 2dc data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5162145 [L1] Cache Allocate: addr = 2dc data = 9f9e9d9c9b9a99989796959493929190
5162145 [L1] Cache hit from L2: addr = 2dc, data = 9c
5162145 [TEST] CPU read @0x087
5162155 [L1] Cache miss: addr = 087
5162235 [L2] Cache miss: addr = 087
5163125 [MEM] Mem hit: addr = 2dc, data = c0
5163135 [L2] Cache Allocate: addr = 087 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5163145 [L1] Cache Allocate: addr = 087 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5163145 [L1] Cache hit from L2: addr = 087, data = c7
5163145 [TEST] CPU read @0x22d
5163155 [L1] Cache hit: addr = 22d, data = ed
5163165 [TEST] CPU read @0x4c6
5163175 [L1] Cache hit: addr = 4c6, data = e6
5163185 [TEST] CPU read @0x252
5163195 [L1] Cache miss: addr = 252
5163235 [L2] Cache hit: addr = 252, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5163245 [L1] Cache Allocate: addr = 252 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5163245 [L1] Cache hit from L2: addr = 252, data = e2
5163245 [TEST] CPU read @0x0eb
5163255 [L1] Cache miss: addr = 0eb
5163335 [L2] Cache miss: addr = 0eb
5164125 [MEM] Mem hit: addr = 087, data = 80
5164135 [L2] Cache Allocate: addr = 0eb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5164145 [L1] Cache Allocate: addr = 0eb data = 8f8e8d8c8b8a89888786858483828180
5164145 [L1] Cache hit from L2: addr = 0eb, data = 8b
5164145 [TEST] CPU read @0x3bb
5164155 [L1] Cache miss: addr = 3bb
5164235 [L2] Cache miss: addr = 3bb
5165125 [MEM] Mem hit: addr = 0eb, data = e0
5165135 [L2] Cache Allocate: addr = 3bb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5165145 [L1] Cache Allocate: addr = 3bb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5165145 [L1] Cache hit from L2: addr = 3bb, data = fb
5165145 [TEST] CPU read @0x57e
5165155 [L1] Cache miss: addr = 57e
5165235 [L2] Cache miss: addr = 57e
5166125 [MEM] Mem hit: addr = 3bb, data = a0
5166135 [L2] Cache Allocate: addr = 57e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5166145 [L1] Cache Allocate: addr = 57e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5166145 [L1] Cache hit from L2: addr = 57e, data = be
5166145 [TEST] CPU read @0x1ec
5166155 [L1] Cache miss: addr = 1ec
5166235 [L2] Cache miss: addr = 1ec
5167125 [MEM] Mem hit: addr = 57e, data = 60
5167135 [L2] Cache Allocate: addr = 1ec data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5167145 [L1] Cache Allocate: addr = 1ec data = 6f6e6d6c6b6a69686766656463626160
5167145 [L1] Cache hit from L2: addr = 1ec, data = 6c
5167145 [TEST] CPU read @0x4a7
5167155 [L1] Cache miss: addr = 4a7
5167235 [L2] Cache miss: addr = 4a7
5168125 [MEM] Mem hit: addr = 1ec, data = e0
5168135 [L2] Cache Allocate: addr = 4a7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5168145 [L1] Cache Allocate: addr = 4a7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5168145 [L1] Cache hit from L2: addr = 4a7, data = e7
5168145 [TEST] CPU read @0x481
5168155 [L1] Cache hit: addr = 481, data = 21
5168165 [TEST] CPU read @0x795
5168175 [L1] Cache miss: addr = 795
5168235 [L2] Cache miss: addr = 795
5169125 [MEM] Mem hit: addr = 4a7, data = a0
5169135 [L2] Cache Allocate: addr = 795 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5169145 [L1] Cache Allocate: addr = 795 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5169145 [L1] Cache hit from L2: addr = 795, data = b5
5169145 [TEST] CPU read @0x0d5
5169155 [L1] Cache miss: addr = 0d5
5169235 [L2] Cache miss: addr = 0d5
5170125 [MEM] Mem hit: addr = 795, data = 80
5170135 [L2] Cache Allocate: addr = 0d5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5170145 [L1] Cache Allocate: addr = 0d5 data = 9f9e9d9c9b9a99989796959493929190
5170145 [L1] Cache hit from L2: addr = 0d5, data = 95
5170145 [TEST] CPU read @0x796
5170155 [L1] Cache miss: addr = 796
5170235 [L2] Cache miss: addr = 796
5171125 [MEM] Mem hit: addr = 0d5, data = c0
5171135 [L2] Cache Allocate: addr = 796 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5171145 [L1] Cache Allocate: addr = 796 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5171145 [L1] Cache hit from L2: addr = 796, data = d6
5171145 [TEST] CPU read @0x162
5171155 [L1] Cache miss: addr = 162
5171235 [L2] Cache hit: addr = 162, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5171245 [L1] Cache Allocate: addr = 162 data = 4f4e4d4c4b4a49484746454443424140
5171245 [L1] Cache hit from L2: addr = 162, data = 42
5171245 [TEST] CPU read @0x456
5171255 [L1] Cache miss: addr = 456
5171335 [L2] Cache miss: addr = 456
5172125 [MEM] Mem hit: addr = 796, data = 80
5172135 [L2] Cache Allocate: addr = 456 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5172145 [L1] Cache Allocate: addr = 456 data = 9f9e9d9c9b9a99989796959493929190
5172145 [L1] Cache hit from L2: addr = 456, data = 96
5172145 [TEST] CPU read @0x7d4
5172155 [L1] Cache miss: addr = 7d4
5172235 [L2] Cache hit: addr = 7d4, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5172245 [L1] Cache Allocate: addr = 7d4 data = 4f4e4d4c4b4a49484746454443424140
5172245 [L1] Cache hit from L2: addr = 7d4, data = 44
5172245 [TEST] CPU read @0x511
5172255 [L1] Cache miss: addr = 511
5172335 [L2] Cache miss: addr = 511
5173125 [MEM] Mem hit: addr = 456, data = 40
5173135 [L2] Cache Allocate: addr = 511 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5173145 [L1] Cache Allocate: addr = 511 data = 5f5e5d5c5b5a59585756555453525150
5173145 [L1] Cache hit from L2: addr = 511, data = 51
5173145 [TEST] CPU read @0x668
5173155 [L1] Cache miss: addr = 668
5173235 [L2] Cache miss: addr = 668
5174125 [MEM] Mem hit: addr = 511, data = 00
5174135 [L2] Cache Allocate: addr = 668 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5174145 [L1] Cache Allocate: addr = 668 data = 0f0e0d0c0b0a09080706050403020100
5174145 [L1] Cache hit from L2: addr = 668, data = 08
5174145 [TEST] CPU read @0x5fc
5174155 [L1] Cache miss: addr = 5fc
5174235 [L2] Cache miss: addr = 5fc
5175125 [MEM] Mem hit: addr = 668, data = 60
5175135 [L2] Cache Allocate: addr = 5fc data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5175145 [L1] Cache Allocate: addr = 5fc data = 7f7e7d7c7b7a79787776757473727170
5175145 [L1] Cache hit from L2: addr = 5fc, data = 7c
5175145 [TEST] CPU read @0x43d
5175155 [L1] Cache miss: addr = 43d
5175235 [L2] Cache miss: addr = 43d
5176125 [MEM] Mem hit: addr = 5fc, data = e0
5176135 [L2] Cache Allocate: addr = 43d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5176145 [L1] Cache Allocate: addr = 43d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5176145 [L1] Cache hit from L2: addr = 43d, data = fd
5176145 [TEST] CPU read @0x1e1
5176155 [L1] Cache miss: addr = 1e1
5176235 [L2] Cache miss: addr = 1e1
5177125 [MEM] Mem hit: addr = 43d, data = 20
5177135 [L2] Cache Allocate: addr = 1e1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5177145 [L1] Cache Allocate: addr = 1e1 data = 2f2e2d2c2b2a29282726252423222120
5177145 [L1] Cache hit from L2: addr = 1e1, data = 21
5177145 [TEST] CPU read @0x557
5177155 [L1] Cache hit: addr = 557, data = d7
5177165 [TEST] CPU read @0x7f0
5177175 [L1] Cache miss: addr = 7f0
5177235 [L2] Cache miss: addr = 7f0
5178125 [MEM] Mem hit: addr = 1e1, data = e0
5178135 [L2] Cache Allocate: addr = 7f0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5178145 [L1] Cache Allocate: addr = 7f0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5178145 [L1] Cache hit from L2: addr = 7f0, data = f0
5178145 [TEST] CPU read @0x0bd
5178155 [L1] Cache miss: addr = 0bd
5178235 [L2] Cache miss: addr = 0bd
5179125 [MEM] Mem hit: addr = 7f0, data = e0
5179135 [L2] Cache Allocate: addr = 0bd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5179145 [L1] Cache Allocate: addr = 0bd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5179145 [L1] Cache hit from L2: addr = 0bd, data = fd
5179145 [TEST] CPU read @0x67b
5179155 [L1] Cache miss: addr = 67b
5179235 [L2] Cache miss: addr = 67b
5180125 [MEM] Mem hit: addr = 0bd, data = a0
5180135 [L2] Cache Allocate: addr = 67b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5180145 [L1] Cache Allocate: addr = 67b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5180145 [L1] Cache hit from L2: addr = 67b, data = bb
5180145 [TEST] CPU read @0x76f
5180155 [L1] Cache miss: addr = 76f
5180235 [L2] Cache miss: addr = 76f
5181125 [MEM] Mem hit: addr = 67b, data = 60
5181135 [L2] Cache Allocate: addr = 76f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5181145 [L1] Cache Allocate: addr = 76f data = 6f6e6d6c6b6a69686766656463626160
5181145 [L1] Cache hit from L2: addr = 76f, data = 6f
5181145 [TEST] CPU read @0x528
5181155 [L1] Cache miss: addr = 528
5181235 [L2] Cache miss: addr = 528
5182125 [MEM] Mem hit: addr = 76f, data = 60
5182135 [L2] Cache Allocate: addr = 528 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5182145 [L1] Cache Allocate: addr = 528 data = 6f6e6d6c6b6a69686766656463626160
5182145 [L1] Cache hit from L2: addr = 528, data = 68
5182145 [TEST] CPU read @0x076
5182155 [L1] Cache miss: addr = 076
5182235 [L2] Cache miss: addr = 076
5183125 [MEM] Mem hit: addr = 528, data = 20
5183135 [L2] Cache Allocate: addr = 076 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5183145 [L1] Cache Allocate: addr = 076 data = 3f3e3d3c3b3a39383736353433323130
5183145 [L1] Cache hit from L2: addr = 076, data = 36
5183145 [TEST] CPU read @0x396
5183155 [L1] Cache miss: addr = 396
5183235 [L2] Cache miss: addr = 396
5184125 [MEM] Mem hit: addr = 076, data = 60
5184135 [L2] Cache Allocate: addr = 396 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5184145 [L1] Cache Allocate: addr = 396 data = 7f7e7d7c7b7a79787776757473727170
5184145 [L1] Cache hit from L2: addr = 396, data = 76
5184145 [TEST] CPU read @0x183
5184155 [L1] Cache miss: addr = 183
5184235 [L2] Cache miss: addr = 183
5185125 [MEM] Mem hit: addr = 396, data = 80
5185135 [L2] Cache Allocate: addr = 183 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5185145 [L1] Cache Allocate: addr = 183 data = 8f8e8d8c8b8a89888786858483828180
5185145 [L1] Cache hit from L2: addr = 183, data = 83
5185145 [TEST] CPU read @0x478
5185155 [L1] Cache miss: addr = 478
5185235 [L2] Cache miss: addr = 478
5186125 [MEM] Mem hit: addr = 183, data = 80
5186135 [L2] Cache Allocate: addr = 478 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5186145 [L1] Cache Allocate: addr = 478 data = 9f9e9d9c9b9a99989796959493929190
5186145 [L1] Cache hit from L2: addr = 478, data = 98
5186145 [TEST] CPU read @0x467
5186155 [L1] Cache miss: addr = 467
5186235 [L2] Cache hit: addr = 467, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5186245 [L1] Cache Allocate: addr = 467 data = 8f8e8d8c8b8a89888786858483828180
5186245 [L1] Cache hit from L2: addr = 467, data = 87
5186245 [TEST] CPU read @0x2bb
5186255 [L1] Cache miss: addr = 2bb
5186335 [L2] Cache miss: addr = 2bb
5187125 [MEM] Mem hit: addr = 478, data = 60
5187135 [L2] Cache Allocate: addr = 2bb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5187145 [L1] Cache Allocate: addr = 2bb data = 7f7e7d7c7b7a79787776757473727170
5187145 [L1] Cache hit from L2: addr = 2bb, data = 7b
5187145 [TEST] CPU read @0x733
5187155 [L1] Cache miss: addr = 733
5187235 [L2] Cache miss: addr = 733
5188125 [MEM] Mem hit: addr = 2bb, data = a0
5188135 [L2] Cache Allocate: addr = 733 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5188145 [L1] Cache Allocate: addr = 733 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5188145 [L1] Cache hit from L2: addr = 733, data = b3
5188145 [TEST] CPU read @0x642
5188155 [L1] Cache miss: addr = 642
5188235 [L2] Cache miss: addr = 642
5189125 [MEM] Mem hit: addr = 733, data = 20
5189135 [L2] Cache Allocate: addr = 642 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5189145 [L1] Cache Allocate: addr = 642 data = 2f2e2d2c2b2a29282726252423222120
5189145 [L1] Cache hit from L2: addr = 642, data = 22
5189145 [TEST] CPU read @0x29c
5189155 [L1] Cache miss: addr = 29c
5189235 [L2] Cache miss: addr = 29c
5190125 [MEM] Mem hit: addr = 642, data = 40
5190135 [L2] Cache Allocate: addr = 29c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5190145 [L1] Cache Allocate: addr = 29c data = 5f5e5d5c5b5a59585756555453525150
5190145 [L1] Cache hit from L2: addr = 29c, data = 5c
5190145 [TEST] CPU read @0x3db
5190155 [L1] Cache miss: addr = 3db
5190235 [L2] Cache miss: addr = 3db
5191125 [MEM] Mem hit: addr = 29c, data = 80
5191135 [L2] Cache Allocate: addr = 3db data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5191145 [L1] Cache Allocate: addr = 3db data = 9f9e9d9c9b9a99989796959493929190
5191145 [L1] Cache hit from L2: addr = 3db, data = 9b
5191145 [TEST] CPU read @0x56b
5191155 [L1] Cache miss: addr = 56b
5191235 [L2] Cache miss: addr = 56b
5192125 [MEM] Mem hit: addr = 3db, data = c0
5192135 [L2] Cache Allocate: addr = 56b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5192145 [L1] Cache Allocate: addr = 56b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5192145 [L1] Cache hit from L2: addr = 56b, data = cb
5192145 [TEST] CPU read @0x446
5192155 [L1] Cache miss: addr = 446
5192235 [L2] Cache miss: addr = 446
5193125 [MEM] Mem hit: addr = 56b, data = 60
5193135 [L2] Cache Allocate: addr = 446 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5193145 [L1] Cache Allocate: addr = 446 data = 6f6e6d6c6b6a69686766656463626160
5193145 [L1] Cache hit from L2: addr = 446, data = 66
5193145 [TEST] CPU read @0x615
5193155 [L1] Cache miss: addr = 615
5193235 [L2] Cache miss: addr = 615
5194125 [MEM] Mem hit: addr = 446, data = 40
5194135 [L2] Cache Allocate: addr = 615 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5194145 [L1] Cache Allocate: addr = 615 data = 5f5e5d5c5b5a59585756555453525150
5194145 [L1] Cache hit from L2: addr = 615, data = 55
5194145 [TEST] CPU read @0x494
5194155 [L1] Cache miss: addr = 494
5194235 [L2] Cache hit: addr = 494, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5194245 [L1] Cache Allocate: addr = 494 data = 2f2e2d2c2b2a29282726252423222120
5194245 [L1] Cache hit from L2: addr = 494, data = 24
5194245 [TEST] CPU read @0x5f3
5194255 [L1] Cache miss: addr = 5f3
5194335 [L2] Cache miss: addr = 5f3
5195125 [MEM] Mem hit: addr = 615, data = 00
5195135 [L2] Cache Allocate: addr = 5f3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5195145 [L1] Cache Allocate: addr = 5f3 data = 1f1e1d1c1b1a19181716151413121110
5195145 [L1] Cache hit from L2: addr = 5f3, data = 13
5195145 [TEST] CPU read @0x5f4
5195155 [L1] Cache hit: addr = 5f4, data = 14
5195165 [TEST] CPU read @0x3e3
5195175 [L1] Cache miss: addr = 3e3
5195235 [L2] Cache hit: addr = 3e3, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5195245 [L1] Cache Allocate: addr = 3e3 data = 6f6e6d6c6b6a69686766656463626160
5195245 [L1] Cache hit from L2: addr = 3e3, data = 63
5195245 [TEST] CPU read @0x52b
5195255 [L1] Cache miss: addr = 52b
5195335 [L2] Cache miss: addr = 52b
5196125 [MEM] Mem hit: addr = 5f3, data = e0
5196135 [L2] Cache Allocate: addr = 52b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5196145 [L1] Cache Allocate: addr = 52b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5196145 [L1] Cache hit from L2: addr = 52b, data = eb
5196145 [TEST] CPU read @0x733
5196155 [L1] Cache miss: addr = 733
5196235 [L2] Cache miss: addr = 733
5197125 [MEM] Mem hit: addr = 52b, data = 20
5197135 [L2] Cache Allocate: addr = 733 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5197145 [L1] Cache Allocate: addr = 733 data = 3f3e3d3c3b3a39383736353433323130
5197145 [L1] Cache hit from L2: addr = 733, data = 33
5197145 [TEST] CPU read @0x11b
5197155 [L1] Cache miss: addr = 11b
5197235 [L2] Cache miss: addr = 11b
5198125 [MEM] Mem hit: addr = 733, data = 20
5198135 [L2] Cache Allocate: addr = 11b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5198145 [L1] Cache Allocate: addr = 11b data = 3f3e3d3c3b3a39383736353433323130
5198145 [L1] Cache hit from L2: addr = 11b, data = 3b
5198145 [TEST] CPU read @0x76d
5198155 [L1] Cache miss: addr = 76d
5198235 [L2] Cache miss: addr = 76d
5199125 [MEM] Mem hit: addr = 11b, data = 00
5199135 [L2] Cache Allocate: addr = 76d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5199145 [L1] Cache Allocate: addr = 76d data = 0f0e0d0c0b0a09080706050403020100
5199145 [L1] Cache hit from L2: addr = 76d, data = 0d
5199145 [TEST] CPU read @0x6e2
5199155 [L1] Cache miss: addr = 6e2
5199235 [L2] Cache miss: addr = 6e2
5200125 [MEM] Mem hit: addr = 76d, data = 60
5200135 [L2] Cache Allocate: addr = 6e2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5200145 [L1] Cache Allocate: addr = 6e2 data = 6f6e6d6c6b6a69686766656463626160
5200145 [L1] Cache hit from L2: addr = 6e2, data = 62
5200145 [TEST] CPU read @0x2fd
5200155 [L1] Cache miss: addr = 2fd
5200235 [L2] Cache hit: addr = 2fd, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5200245 [L1] Cache Allocate: addr = 2fd data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5200245 [L1] Cache hit from L2: addr = 2fd, data = cd
5200245 [TEST] CPU read @0x647
5200255 [L1] Cache miss: addr = 647
5200335 [L2] Cache miss: addr = 647
5201125 [MEM] Mem hit: addr = 6e2, data = e0
5201135 [L2] Cache Allocate: addr = 647 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5201145 [L1] Cache Allocate: addr = 647 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5201145 [L1] Cache hit from L2: addr = 647, data = e7
5201145 [TEST] CPU read @0x55e
5201155 [L1] Cache hit: addr = 55e, data = de
5201165 [TEST] CPU read @0x0b5
5201175 [L1] Cache miss: addr = 0b5
5201235 [L2] Cache miss: addr = 0b5
5202125 [MEM] Mem hit: addr = 647, data = 40
5202135 [L2] Cache Allocate: addr = 0b5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5202145 [L1] Cache Allocate: addr = 0b5 data = 5f5e5d5c5b5a59585756555453525150
5202145 [L1] Cache hit from L2: addr = 0b5, data = 55
5202145 [TEST] CPU read @0x679
5202155 [L1] Cache miss: addr = 679
5202235 [L2] Cache miss: addr = 679
5203125 [MEM] Mem hit: addr = 0b5, data = a0
5203135 [L2] Cache Allocate: addr = 679 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5203145 [L1] Cache Allocate: addr = 679 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5203145 [L1] Cache hit from L2: addr = 679, data = b9
5203145 [TEST] CPU read @0x1ab
5203155 [L1] Cache miss: addr = 1ab
5203235 [L2] Cache miss: addr = 1ab
5204125 [MEM] Mem hit: addr = 679, data = 60
5204135 [L2] Cache Allocate: addr = 1ab data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5204145 [L1] Cache Allocate: addr = 1ab data = 6f6e6d6c6b6a69686766656463626160
5204145 [L1] Cache hit from L2: addr = 1ab, data = 6b
5204145 [TEST] CPU read @0x629
5204155 [L1] Cache miss: addr = 629
5204235 [L2] Cache miss: addr = 629
5205125 [MEM] Mem hit: addr = 1ab, data = a0
5205135 [L2] Cache Allocate: addr = 629 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5205145 [L1] Cache Allocate: addr = 629 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5205145 [L1] Cache hit from L2: addr = 629, data = a9
5205145 [TEST] CPU read @0x524
5205155 [L1] Cache miss: addr = 524
5205235 [L2] Cache miss: addr = 524
5206125 [MEM] Mem hit: addr = 629, data = 20
5206135 [L2] Cache Allocate: addr = 524 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5206145 [L1] Cache Allocate: addr = 524 data = 2f2e2d2c2b2a29282726252423222120
5206145 [L1] Cache hit from L2: addr = 524, data = 24
5206145 [TEST] CPU read @0x6ff
5206155 [L1] Cache miss: addr = 6ff
5206235 [L2] Cache miss: addr = 6ff
5207125 [MEM] Mem hit: addr = 524, data = 20
5207135 [L2] Cache Allocate: addr = 6ff data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5207145 [L1] Cache Allocate: addr = 6ff data = 3f3e3d3c3b3a39383736353433323130
5207145 [L1] Cache hit from L2: addr = 6ff, data = 3f
5207145 [TEST] CPU read @0x2e9
5207155 [L1] Cache hit: addr = 2e9, data = c9
5207165 [TEST] CPU read @0x2a4
5207175 [L1] Cache miss: addr = 2a4
5207235 [L2] Cache miss: addr = 2a4
5208125 [MEM] Mem hit: addr = 6ff, data = e0
5208135 [L2] Cache Allocate: addr = 2a4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5208145 [L1] Cache Allocate: addr = 2a4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5208145 [L1] Cache hit from L2: addr = 2a4, data = e4
5208145 [TEST] CPU read @0x112
5208155 [L1] Cache miss: addr = 112
5208235 [L2] Cache miss: addr = 112
5209125 [MEM] Mem hit: addr = 2a4, data = a0
5209135 [L2] Cache Allocate: addr = 112 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5209145 [L1] Cache Allocate: addr = 112 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5209145 [L1] Cache hit from L2: addr = 112, data = b2
5209145 [TEST] CPU read @0x715
5209155 [L1] Cache miss: addr = 715
5209235 [L2] Cache miss: addr = 715
5210125 [MEM] Mem hit: addr = 112, data = 00
5210135 [L2] Cache Allocate: addr = 715 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5210145 [L1] Cache Allocate: addr = 715 data = 1f1e1d1c1b1a19181716151413121110
5210145 [L1] Cache hit from L2: addr = 715, data = 15
5210145 [TEST] CPU read @0x197
5210155 [L1] Cache miss: addr = 197
5210235 [L2] Cache miss: addr = 197
5211125 [MEM] Mem hit: addr = 715, data = 00
5211135 [L2] Cache Allocate: addr = 197 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5211145 [L1] Cache Allocate: addr = 197 data = 1f1e1d1c1b1a19181716151413121110
5211145 [L1] Cache hit from L2: addr = 197, data = 17
5211145 [TEST] CPU read @0x4b0
5211155 [L1] Cache miss: addr = 4b0
5211235 [L2] Cache miss: addr = 4b0
5212125 [MEM] Mem hit: addr = 197, data = 80
5212135 [L2] Cache Allocate: addr = 4b0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5212145 [L1] Cache Allocate: addr = 4b0 data = 9f9e9d9c9b9a99989796959493929190
5212145 [L1] Cache hit from L2: addr = 4b0, data = 90
5212145 [TEST] CPU read @0x765
5212155 [L1] Cache miss: addr = 765
5212235 [L2] Cache miss: addr = 765
5213125 [MEM] Mem hit: addr = 4b0, data = a0
5213135 [L2] Cache Allocate: addr = 765 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5213145 [L1] Cache Allocate: addr = 765 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5213145 [L1] Cache hit from L2: addr = 765, data = a5
5213145 [TEST] CPU read @0x236
5213155 [L1] Cache miss: addr = 236
5213235 [L2] Cache hit: addr = 236, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5213245 [L1] Cache Allocate: addr = 236 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5213245 [L1] Cache hit from L2: addr = 236, data = e6
5213245 [TEST] CPU read @0x1d1
5213255 [L1] Cache miss: addr = 1d1
5213335 [L2] Cache miss: addr = 1d1
5214125 [MEM] Mem hit: addr = 765, data = 60
5214135 [L2] Cache Allocate: addr = 1d1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5214145 [L1] Cache Allocate: addr = 1d1 data = 7f7e7d7c7b7a79787776757473727170
5214145 [L1] Cache hit from L2: addr = 1d1, data = 71
5214145 [TEST] CPU read @0x15d
5214155 [L1] Cache miss: addr = 15d
5214235 [L2] Cache miss: addr = 15d
5215125 [MEM] Mem hit: addr = 1d1, data = c0
5215135 [L2] Cache Allocate: addr = 15d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5215145 [L1] Cache Allocate: addr = 15d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5215145 [L1] Cache hit from L2: addr = 15d, data = dd
5215145 [TEST] CPU read @0x464
5215155 [L1] Cache miss: addr = 464
5215235 [L2] Cache miss: addr = 464
5216125 [MEM] Mem hit: addr = 15d, data = 40
5216135 [L2] Cache Allocate: addr = 464 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5216145 [L1] Cache Allocate: addr = 464 data = 4f4e4d4c4b4a49484746454443424140
5216145 [L1] Cache hit from L2: addr = 464, data = 44
5216145 [TEST] CPU read @0x7b9
5216155 [L1] Cache miss: addr = 7b9
5216235 [L2] Cache miss: addr = 7b9
5217125 [MEM] Mem hit: addr = 464, data = 60
5217135 [L2] Cache Allocate: addr = 7b9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5217145 [L1] Cache Allocate: addr = 7b9 data = 7f7e7d7c7b7a79787776757473727170
5217145 [L1] Cache hit from L2: addr = 7b9, data = 79
5217145 [TEST] CPU read @0x7bc
5217155 [L1] Cache hit: addr = 7bc, data = 7c
5217165 [TEST] CPU read @0x390
5217175 [L1] Cache miss: addr = 390
5217235 [L2] Cache miss: addr = 390
5218125 [MEM] Mem hit: addr = 7b9, data = a0
5218135 [L2] Cache Allocate: addr = 390 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5218145 [L1] Cache Allocate: addr = 390 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5218145 [L1] Cache hit from L2: addr = 390, data = b0
5218145 [TEST] CPU read @0x38a
5218155 [L1] Cache miss: addr = 38a
5218235 [L2] Cache hit: addr = 38a, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5218245 [L1] Cache Allocate: addr = 38a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5218245 [L1] Cache hit from L2: addr = 38a, data = aa
5218245 [TEST] CPU read @0x478
5218255 [L1] Cache miss: addr = 478
5218335 [L2] Cache miss: addr = 478
5219125 [MEM] Mem hit: addr = 390, data = 80
5219135 [L2] Cache Allocate: addr = 478 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5219145 [L1] Cache Allocate: addr = 478 data = 9f9e9d9c9b9a99989796959493929190
5219145 [L1] Cache hit from L2: addr = 478, data = 98
5219145 [TEST] CPU read @0x240
5219155 [L1] Cache hit: addr = 240, data = e0
5219165 [TEST] CPU read @0x79f
5219175 [L1] Cache miss: addr = 79f
5219235 [L2] Cache miss: addr = 79f
5220125 [MEM] Mem hit: addr = 478, data = 60
5220135 [L2] Cache Allocate: addr = 79f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5220145 [L1] Cache Allocate: addr = 79f data = 7f7e7d7c7b7a79787776757473727170
5220145 [L1] Cache hit from L2: addr = 79f, data = 7f
5220145 [TEST] CPU read @0x1cd
5220155 [L1] Cache miss: addr = 1cd
5220235 [L2] Cache miss: addr = 1cd
5221125 [MEM] Mem hit: addr = 79f, data = 80
5221135 [L2] Cache Allocate: addr = 1cd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5221145 [L1] Cache Allocate: addr = 1cd data = 8f8e8d8c8b8a89888786858483828180
5221145 [L1] Cache hit from L2: addr = 1cd, data = 8d
5221145 [TEST] CPU read @0x471
5221155 [L1] Cache miss: addr = 471
5221235 [L2] Cache hit: addr = 471, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5221245 [L1] Cache Allocate: addr = 471 data = 8f8e8d8c8b8a89888786858483828180
5221245 [L1] Cache hit from L2: addr = 471, data = 81
5221245 [TEST] CPU read @0x4e6
5221255 [L1] Cache miss: addr = 4e6
5221335 [L2] Cache hit: addr = 4e6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5221345 [L1] Cache Allocate: addr = 4e6 data = 8f8e8d8c8b8a89888786858483828180
5221345 [L1] Cache hit from L2: addr = 4e6, data = 86
5221345 [TEST] CPU read @0x7d0
5221355 [L1] Cache miss: addr = 7d0
5221435 [L2] Cache hit: addr = 7d0, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5221445 [L1] Cache Allocate: addr = 7d0 data = 4f4e4d4c4b4a49484746454443424140
5221445 [L1] Cache hit from L2: addr = 7d0, data = 40
5221445 [TEST] CPU read @0x3fd
5221455 [L1] Cache hit: addr = 3fd, data = 7d
5221465 [TEST] CPU read @0x72b
5221475 [L1] Cache miss: addr = 72b
5221535 [L2] Cache miss: addr = 72b
5222125 [MEM] Mem hit: addr = 1cd, data = c0
5222135 [L2] Cache Allocate: addr = 72b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5222145 [L1] Cache Allocate: addr = 72b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5222145 [L1] Cache hit from L2: addr = 72b, data = cb
5222145 [TEST] CPU read @0x022
5222155 [L1] Cache miss: addr = 022
5222235 [L2] Cache miss: addr = 022
5223125 [MEM] Mem hit: addr = 72b, data = 20
5223135 [L2] Cache Allocate: addr = 022 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5223145 [L1] Cache Allocate: addr = 022 data = 2f2e2d2c2b2a29282726252423222120
5223145 [L1] Cache hit from L2: addr = 022, data = 22
5223145 [TEST] CPU read @0x340
5223155 [L1] Cache miss: addr = 340
5223235 [L2] Cache miss: addr = 340
5224125 [MEM] Mem hit: addr = 022, data = 20
5224135 [L2] Cache Allocate: addr = 340 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5224145 [L1] Cache Allocate: addr = 340 data = 2f2e2d2c2b2a29282726252423222120
5224145 [L1] Cache hit from L2: addr = 340, data = 20
5224145 [TEST] CPU read @0x250
5224155 [L1] Cache miss: addr = 250
5224235 [L2] Cache hit: addr = 250, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5224245 [L1] Cache Allocate: addr = 250 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5224245 [L1] Cache hit from L2: addr = 250, data = e0
5224245 [TEST] CPU read @0x0ff
5224255 [L1] Cache miss: addr = 0ff
5224335 [L2] Cache miss: addr = 0ff
5225125 [MEM] Mem hit: addr = 340, data = 40
5225135 [L2] Cache Allocate: addr = 0ff data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5225145 [L1] Cache Allocate: addr = 0ff data = 5f5e5d5c5b5a59585756555453525150
5225145 [L1] Cache hit from L2: addr = 0ff, data = 5f
5225145 [TEST] CPU read @0x0e6
5225155 [L1] Cache miss: addr = 0e6
5225235 [L2] Cache hit: addr = 0e6, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5225245 [L1] Cache Allocate: addr = 0e6 data = 4f4e4d4c4b4a49484746454443424140
5225245 [L1] Cache hit from L2: addr = 0e6, data = 46
5225245 [TEST] CPU read @0x228
5225255 [L1] Cache hit: addr = 228, data = e8
5225265 [TEST] CPU read @0x5b5
5225275 [L1] Cache hit: addr = 5b5, data = 95
5225285 [TEST] CPU read @0x70f
5225295 [L1] Cache miss: addr = 70f
5225335 [L2] Cache miss: addr = 70f
5226125 [MEM] Mem hit: addr = 0ff, data = e0
5226135 [L2] Cache Allocate: addr = 70f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5226145 [L1] Cache Allocate: addr = 70f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5226145 [L1] Cache hit from L2: addr = 70f, data = ef
5226145 [TEST] CPU read @0x1d9
5226155 [L1] Cache miss: addr = 1d9
5226235 [L2] Cache miss: addr = 1d9
5227125 [MEM] Mem hit: addr = 70f, data = 00
5227135 [L2] Cache Allocate: addr = 1d9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5227145 [L1] Cache Allocate: addr = 1d9 data = 1f1e1d1c1b1a19181716151413121110
5227145 [L1] Cache hit from L2: addr = 1d9, data = 19
5227145 [TEST] CPU read @0x7f3
5227155 [L1] Cache miss: addr = 7f3
5227235 [L2] Cache miss: addr = 7f3
5228125 [MEM] Mem hit: addr = 1d9, data = c0
5228135 [L2] Cache Allocate: addr = 7f3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5228145 [L1] Cache Allocate: addr = 7f3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5228145 [L1] Cache hit from L2: addr = 7f3, data = d3
5228145 [TEST] CPU read @0x704
5228155 [L1] Cache hit: addr = 704, data = e4
5228165 [TEST] CPU read @0x51a
5228175 [L1] Cache miss: addr = 51a
5228235 [L2] Cache miss: addr = 51a
5229125 [MEM] Mem hit: addr = 7f3, data = e0
5229135 [L2] Cache Allocate: addr = 51a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5229145 [L1] Cache Allocate: addr = 51a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5229145 [L1] Cache hit from L2: addr = 51a, data = fa
5229145 [TEST] CPU read @0x603
5229155 [L1] Cache miss: addr = 603
5229235 [L2] Cache miss: addr = 603
5230125 [MEM] Mem hit: addr = 51a, data = 00
5230135 [L2] Cache Allocate: addr = 603 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5230145 [L1] Cache Allocate: addr = 603 data = 0f0e0d0c0b0a09080706050403020100
5230145 [L1] Cache hit from L2: addr = 603, data = 03
5230145 [TEST] CPU read @0x71d
5230155 [L1] Cache miss: addr = 71d
5230235 [L2] Cache miss: addr = 71d
5231125 [MEM] Mem hit: addr = 603, data = 00
5231135 [L2] Cache Allocate: addr = 71d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5231145 [L1] Cache Allocate: addr = 71d data = 1f1e1d1c1b1a19181716151413121110
5231145 [L1] Cache hit from L2: addr = 71d, data = 1d
5231145 [TEST] CPU read @0x3a3
5231155 [L1] Cache miss: addr = 3a3
5231235 [L2] Cache miss: addr = 3a3
5232125 [MEM] Mem hit: addr = 71d, data = 00
5232135 [L2] Cache Allocate: addr = 3a3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5232145 [L1] Cache Allocate: addr = 3a3 data = 0f0e0d0c0b0a09080706050403020100
5232145 [L1] Cache hit from L2: addr = 3a3, data = 03
5232145 [TEST] CPU read @0x7ec
5232155 [L1] Cache miss: addr = 7ec
5232235 [L2] Cache miss: addr = 7ec
5233125 [MEM] Mem hit: addr = 3a3, data = a0
5233135 [L2] Cache Allocate: addr = 7ec data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5233145 [L1] Cache Allocate: addr = 7ec data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5233145 [L1] Cache hit from L2: addr = 7ec, data = ac
5233145 [TEST] CPU read @0x254
5233155 [L1] Cache miss: addr = 254
5233235 [L2] Cache hit: addr = 254, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5233245 [L1] Cache Allocate: addr = 254 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5233245 [L1] Cache hit from L2: addr = 254, data = e4
5233245 [TEST] CPU read @0x058
5233255 [L1] Cache miss: addr = 058
5233335 [L2] Cache miss: addr = 058
5234125 [MEM] Mem hit: addr = 7ec, data = e0
5234135 [L2] Cache Allocate: addr = 058 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5234145 [L1] Cache Allocate: addr = 058 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5234145 [L1] Cache hit from L2: addr = 058, data = f8
5234145 [TEST] CPU read @0x4b7
5234155 [L1] Cache miss: addr = 4b7
5234235 [L2] Cache miss: addr = 4b7
5235125 [MEM] Mem hit: addr = 058, data = 40
5235135 [L2] Cache Allocate: addr = 4b7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5235145 [L1] Cache Allocate: addr = 4b7 data = 5f5e5d5c5b5a59585756555453525150
5235145 [L1] Cache hit from L2: addr = 4b7, data = 57
5235145 [TEST] CPU read @0x092
5235155 [L1] Cache miss: addr = 092
5235235 [L2] Cache miss: addr = 092
5236125 [MEM] Mem hit: addr = 4b7, data = a0
5236135 [L2] Cache Allocate: addr = 092 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5236145 [L1] Cache Allocate: addr = 092 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5236145 [L1] Cache hit from L2: addr = 092, data = b2
5236145 [TEST] CPU read @0x6cb
5236155 [L1] Cache miss: addr = 6cb
5236235 [L2] Cache hit: addr = 6cb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5236245 [L1] Cache Allocate: addr = 6cb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5236245 [L1] Cache hit from L2: addr = 6cb, data = ab
5236245 [TEST] CPU read @0x1f0
5236255 [L1] Cache miss: addr = 1f0
5236335 [L2] Cache miss: addr = 1f0
5237125 [MEM] Mem hit: addr = 092, data = 80
5237135 [L2] Cache Allocate: addr = 1f0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5237145 [L1] Cache Allocate: addr = 1f0 data = 9f9e9d9c9b9a99989796959493929190
5237145 [L1] Cache hit from L2: addr = 1f0, data = 90
5237145 [TEST] CPU read @0x37e
5237155 [L1] Cache hit: addr = 37e, data = ce
5237165 [TEST] CPU read @0x425
5237175 [L1] Cache miss: addr = 425
5237235 [L2] Cache miss: addr = 425
5238125 [MEM] Mem hit: addr = 1f0, data = e0
5238135 [L2] Cache Allocate: addr = 425 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5238145 [L1] Cache Allocate: addr = 425 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5238145 [L1] Cache hit from L2: addr = 425, data = e5
5238145 [TEST] CPU read @0x39f
5238155 [L1] Cache miss: addr = 39f
5238235 [L2] Cache miss: addr = 39f
5239125 [MEM] Mem hit: addr = 425, data = 20
5239135 [L2] Cache Allocate: addr = 39f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5239145 [L1] Cache Allocate: addr = 39f data = 3f3e3d3c3b3a39383736353433323130
5239145 [L1] Cache hit from L2: addr = 39f, data = 3f
5239145 [TEST] CPU read @0x1dc
5239155 [L1] Cache miss: addr = 1dc
5239235 [L2] Cache miss: addr = 1dc
5240125 [MEM] Mem hit: addr = 39f, data = 80
5240135 [L2] Cache Allocate: addr = 1dc data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5240145 [L1] Cache Allocate: addr = 1dc data = 9f9e9d9c9b9a99989796959493929190
5240145 [L1] Cache hit from L2: addr = 1dc, data = 9c
5240145 [TEST] CPU read @0x6e3
5240155 [L1] Cache miss: addr = 6e3
5240235 [L2] Cache miss: addr = 6e3
5241125 [MEM] Mem hit: addr = 1dc, data = c0
5241135 [L2] Cache Allocate: addr = 6e3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5241145 [L1] Cache Allocate: addr = 6e3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5241145 [L1] Cache hit from L2: addr = 6e3, data = c3
5241145 [TEST] CPU read @0x348
5241155 [L1] Cache miss: addr = 348
5241235 [L2] Cache miss: addr = 348
5242125 [MEM] Mem hit: addr = 6e3, data = e0
5242135 [L2] Cache Allocate: addr = 348 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5242145 [L1] Cache Allocate: addr = 348 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5242145 [L1] Cache hit from L2: addr = 348, data = e8
5242145 [TEST] CPU read @0x24a
5242155 [L1] Cache hit: addr = 24a, data = ea
5242165 [TEST] CPU read @0x07d
5242175 [L1] Cache miss: addr = 07d
5242235 [L2] Cache miss: addr = 07d
5243125 [MEM] Mem hit: addr = 348, data = 40
5243135 [L2] Cache Allocate: addr = 07d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5243145 [L1] Cache Allocate: addr = 07d data = 5f5e5d5c5b5a59585756555453525150
5243145 [L1] Cache hit from L2: addr = 07d, data = 5d
5243145 [TEST] CPU read @0x7eb
5243155 [L1] Cache miss: addr = 7eb
5243235 [L2] Cache miss: addr = 7eb
5244125 [MEM] Mem hit: addr = 07d, data = 60
5244135 [L2] Cache Allocate: addr = 7eb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5244145 [L1] Cache Allocate: addr = 7eb data = 6f6e6d6c6b6a69686766656463626160
5244145 [L1] Cache hit from L2: addr = 7eb, data = 6b
5244145 [TEST] CPU read @0x225
5244155 [L1] Cache hit: addr = 225, data = e5
5244165 [TEST] CPU read @0x3bb
5244175 [L1] Cache miss: addr = 3bb
5244235 [L2] Cache miss: addr = 3bb
5245125 [MEM] Mem hit: addr = 7eb, data = e0
5245135 [L2] Cache Allocate: addr = 3bb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5245145 [L1] Cache Allocate: addr = 3bb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5245145 [L1] Cache hit from L2: addr = 3bb, data = fb
5245145 [TEST] CPU read @0x183
5245155 [L1] Cache miss: addr = 183
5245235 [L2] Cache miss: addr = 183
5246125 [MEM] Mem hit: addr = 3bb, data = a0
5246135 [L2] Cache Allocate: addr = 183 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5246145 [L1] Cache Allocate: addr = 183 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5246145 [L1] Cache hit from L2: addr = 183, data = a3
5246145 [TEST] CPU read @0x40d
5246155 [L1] Cache miss: addr = 40d
5246235 [L2] Cache miss: addr = 40d
5247125 [MEM] Mem hit: addr = 183, data = 80
5247135 [L2] Cache Allocate: addr = 40d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5247145 [L1] Cache Allocate: addr = 40d data = 8f8e8d8c8b8a89888786858483828180
5247145 [L1] Cache hit from L2: addr = 40d, data = 8d
5247145 [TEST] CPU read @0x313
5247155 [L1] Cache miss: addr = 313
5247235 [L2] Cache miss: addr = 313
5248125 [MEM] Mem hit: addr = 40d, data = 00
5248135 [L2] Cache Allocate: addr = 313 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5248145 [L1] Cache Allocate: addr = 313 data = 1f1e1d1c1b1a19181716151413121110
5248145 [L1] Cache hit from L2: addr = 313, data = 13
5248145 [TEST] CPU read @0x09a
5248155 [L1] Cache miss: addr = 09a
5248235 [L2] Cache miss: addr = 09a
5249125 [MEM] Mem hit: addr = 313, data = 00
5249135 [L2] Cache Allocate: addr = 09a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5249145 [L1] Cache Allocate: addr = 09a data = 1f1e1d1c1b1a19181716151413121110
5249145 [L1] Cache hit from L2: addr = 09a, data = 1a
5249145 [TEST] CPU read @0x1eb
5249155 [L1] Cache miss: addr = 1eb
5249235 [L2] Cache miss: addr = 1eb
5250125 [MEM] Mem hit: addr = 09a, data = 80
5250135 [L2] Cache Allocate: addr = 1eb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5250145 [L1] Cache Allocate: addr = 1eb data = 8f8e8d8c8b8a89888786858483828180
5250145 [L1] Cache hit from L2: addr = 1eb, data = 8b
5250145 [TEST] CPU read @0x40d
5250155 [L1] Cache miss: addr = 40d
5250235 [L2] Cache miss: addr = 40d
5251125 [MEM] Mem hit: addr = 1eb, data = e0
5251135 [L2] Cache Allocate: addr = 40d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5251145 [L1] Cache Allocate: addr = 40d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5251145 [L1] Cache hit from L2: addr = 40d, data = ed
5251145 [TEST] CPU read @0x7ac
5251155 [L1] Cache miss: addr = 7ac
5251235 [L2] Cache miss: addr = 7ac
5252125 [MEM] Mem hit: addr = 40d, data = 00
5252135 [L2] Cache Allocate: addr = 7ac data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5252145 [L1] Cache Allocate: addr = 7ac data = 0f0e0d0c0b0a09080706050403020100
5252145 [L1] Cache hit from L2: addr = 7ac, data = 0c
5252145 [TEST] CPU read @0x7e8
5252155 [L1] Cache miss: addr = 7e8
5252235 [L2] Cache miss: addr = 7e8
5253125 [MEM] Mem hit: addr = 7ac, data = a0
5253135 [L2] Cache Allocate: addr = 7e8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5253145 [L1] Cache Allocate: addr = 7e8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5253145 [L1] Cache hit from L2: addr = 7e8, data = a8
5253145 [TEST] CPU read @0x190
5253155 [L1] Cache miss: addr = 190
5253235 [L2] Cache miss: addr = 190
5254125 [MEM] Mem hit: addr = 7e8, data = e0
5254135 [L2] Cache Allocate: addr = 190 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5254145 [L1] Cache Allocate: addr = 190 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5254145 [L1] Cache hit from L2: addr = 190, data = f0
5254145 [TEST] CPU read @0x57d
5254155 [L1] Cache miss: addr = 57d
5254235 [L2] Cache miss: addr = 57d
5255125 [MEM] Mem hit: addr = 190, data = 80
5255135 [L2] Cache Allocate: addr = 57d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5255145 [L1] Cache Allocate: addr = 57d data = 9f9e9d9c9b9a99989796959493929190
5255145 [L1] Cache hit from L2: addr = 57d, data = 9d
5255145 [TEST] CPU read @0x37b
5255155 [L1] Cache hit: addr = 37b, data = cb
5255165 [TEST] CPU read @0x3d9
5255175 [L1] Cache miss: addr = 3d9
5255235 [L2] Cache miss: addr = 3d9
5256125 [MEM] Mem hit: addr = 57d, data = 60
5256135 [L2] Cache Allocate: addr = 3d9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5256145 [L1] Cache Allocate: addr = 3d9 data = 7f7e7d7c7b7a79787776757473727170
5256145 [L1] Cache hit from L2: addr = 3d9, data = 79
5256145 [TEST] CPU read @0x648
5256155 [L1] Cache miss: addr = 648
5256235 [L2] Cache miss: addr = 648
5257125 [MEM] Mem hit: addr = 3d9, data = c0
5257135 [L2] Cache Allocate: addr = 648 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5257145 [L1] Cache Allocate: addr = 648 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5257145 [L1] Cache hit from L2: addr = 648, data = c8
5257145 [TEST] CPU read @0x66a
5257155 [L1] Cache miss: addr = 66a
5257235 [L2] Cache miss: addr = 66a
5258125 [MEM] Mem hit: addr = 648, data = 40
5258135 [L2] Cache Allocate: addr = 66a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5258145 [L1] Cache Allocate: addr = 66a data = 4f4e4d4c4b4a49484746454443424140
5258145 [L1] Cache hit from L2: addr = 66a, data = 4a
5258145 [TEST] CPU read @0x303
5258155 [L1] Cache miss: addr = 303
5258235 [L2] Cache miss: addr = 303
5259125 [MEM] Mem hit: addr = 66a, data = 60
5259135 [L2] Cache Allocate: addr = 303 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5259145 [L1] Cache Allocate: addr = 303 data = 6f6e6d6c6b6a69686766656463626160
5259145 [L1] Cache hit from L2: addr = 303, data = 63
5259145 [TEST] CPU read @0x644
5259155 [L1] Cache miss: addr = 644
5259235 [L2] Cache miss: addr = 644
5260125 [MEM] Mem hit: addr = 303, data = 00
5260135 [L2] Cache Allocate: addr = 644 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5260145 [L1] Cache Allocate: addr = 644 data = 0f0e0d0c0b0a09080706050403020100
5260145 [L1] Cache hit from L2: addr = 644, data = 04
5260145 [TEST] CPU read @0x609
5260155 [L1] Cache miss: addr = 609
5260235 [L2] Cache miss: addr = 609
5261125 [MEM] Mem hit: addr = 644, data = 40
5261135 [L2] Cache Allocate: addr = 609 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5261145 [L1] Cache Allocate: addr = 609 data = 4f4e4d4c4b4a49484746454443424140
5261145 [L1] Cache hit from L2: addr = 609, data = 49
5261145 [TEST] CPU read @0x65c
5261155 [L1] Cache miss: addr = 65c
5261235 [L2] Cache miss: addr = 65c
5262125 [MEM] Mem hit: addr = 609, data = 00
5262135 [L2] Cache Allocate: addr = 65c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5262145 [L1] Cache Allocate: addr = 65c data = 1f1e1d1c1b1a19181716151413121110
5262145 [L1] Cache hit from L2: addr = 65c, data = 1c
5262145 [TEST] CPU read @0x35a
5262155 [L1] Cache miss: addr = 35a
5262235 [L2] Cache miss: addr = 35a
5263125 [MEM] Mem hit: addr = 65c, data = 40
5263135 [L2] Cache Allocate: addr = 35a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5263145 [L1] Cache Allocate: addr = 35a data = 5f5e5d5c5b5a59585756555453525150
5263145 [L1] Cache hit from L2: addr = 35a, data = 5a
5263145 [TEST] CPU read @0x778
5263155 [L1] Cache miss: addr = 778
5263235 [L2] Cache miss: addr = 778
5264125 [MEM] Mem hit: addr = 35a, data = 40
5264135 [L2] Cache Allocate: addr = 778 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5264145 [L1] Cache Allocate: addr = 778 data = 5f5e5d5c5b5a59585756555453525150
5264145 [L1] Cache hit from L2: addr = 778, data = 58
5264145 [TEST] CPU read @0x4ff
5264155 [L1] Cache miss: addr = 4ff
5264235 [L2] Cache hit: addr = 4ff, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5264245 [L1] Cache Allocate: addr = 4ff data = 8f8e8d8c8b8a89888786858483828180
5264245 [L1] Cache hit from L2: addr = 4ff, data = 8f
5264245 [TEST] CPU read @0x339
5264255 [L1] Cache miss: addr = 339
5264335 [L2] Cache miss: addr = 339
5265125 [MEM] Mem hit: addr = 778, data = 60
5265135 [L2] Cache Allocate: addr = 339 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5265145 [L1] Cache Allocate: addr = 339 data = 7f7e7d7c7b7a79787776757473727170
5265145 [L1] Cache hit from L2: addr = 339, data = 79
5265145 [TEST] CPU read @0x406
5265155 [L1] Cache miss: addr = 406
5265235 [L2] Cache miss: addr = 406
5266125 [MEM] Mem hit: addr = 339, data = 20
5266135 [L2] Cache Allocate: addr = 406 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5266145 [L1] Cache Allocate: addr = 406 data = 2f2e2d2c2b2a29282726252423222120
5266145 [L1] Cache hit from L2: addr = 406, data = 26
5266145 [TEST] CPU read @0x1d1
5266155 [L1] Cache miss: addr = 1d1
5266235 [L2] Cache miss: addr = 1d1
5267125 [MEM] Mem hit: addr = 406, data = 00
5267135 [L2] Cache Allocate: addr = 1d1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5267145 [L1] Cache Allocate: addr = 1d1 data = 1f1e1d1c1b1a19181716151413121110
5267145 [L1] Cache hit from L2: addr = 1d1, data = 11
5267145 [TEST] CPU read @0x422
5267155 [L1] Cache miss: addr = 422
5267235 [L2] Cache miss: addr = 422
5268125 [MEM] Mem hit: addr = 1d1, data = c0
5268135 [L2] Cache Allocate: addr = 422 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5268145 [L1] Cache Allocate: addr = 422 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5268145 [L1] Cache hit from L2: addr = 422, data = c2
5268145 [TEST] CPU read @0x42b
5268155 [L1] Cache hit: addr = 42b, data = cb
5268165 [TEST] CPU read @0x05b
5268175 [L1] Cache miss: addr = 05b
5268235 [L2] Cache miss: addr = 05b
5269125 [MEM] Mem hit: addr = 422, data = 20
5269135 [L2] Cache Allocate: addr = 05b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5269145 [L1] Cache Allocate: addr = 05b data = 3f3e3d3c3b3a39383736353433323130
5269145 [L1] Cache hit from L2: addr = 05b, data = 3b
5269145 [TEST] CPU read @0x7f0
5269155 [L1] Cache miss: addr = 7f0
5269235 [L2] Cache miss: addr = 7f0
5270125 [MEM] Mem hit: addr = 05b, data = 40
5270135 [L2] Cache Allocate: addr = 7f0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5270145 [L1] Cache Allocate: addr = 7f0 data = 5f5e5d5c5b5a59585756555453525150
5270145 [L1] Cache hit from L2: addr = 7f0, data = 50
5270145 [TEST] CPU read @0x02c
5270155 [L1] Cache miss: addr = 02c
5270235 [L2] Cache miss: addr = 02c
5271125 [MEM] Mem hit: addr = 7f0, data = e0
5271135 [L2] Cache Allocate: addr = 02c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5271145 [L1] Cache Allocate: addr = 02c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5271145 [L1] Cache hit from L2: addr = 02c, data = ec
5271145 [TEST] CPU read @0x00f
5271155 [L1] Cache miss: addr = 00f
5271235 [L2] Cache miss: addr = 00f
5272125 [MEM] Mem hit: addr = 02c, data = 20
5272135 [L2] Cache Allocate: addr = 00f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5272145 [L1] Cache Allocate: addr = 00f data = 2f2e2d2c2b2a29282726252423222120
5272145 [L1] Cache hit from L2: addr = 00f, data = 2f
5272145 [TEST] CPU read @0x714
5272155 [L1] Cache miss: addr = 714
5272235 [L2] Cache miss: addr = 714
5273125 [MEM] Mem hit: addr = 00f, data = 00
5273135 [L2] Cache Allocate: addr = 714 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5273145 [L1] Cache Allocate: addr = 714 data = 1f1e1d1c1b1a19181716151413121110
5273145 [L1] Cache hit from L2: addr = 714, data = 14
5273145 [TEST] CPU read @0x4d6
5273155 [L1] Cache miss: addr = 4d6
5273235 [L2] Cache hit: addr = 4d6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5273245 [L1] Cache Allocate: addr = 4d6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5273245 [L1] Cache hit from L2: addr = 4d6, data = e6
5273245 [TEST] CPU read @0x07f
5273255 [L1] Cache miss: addr = 07f
5273335 [L2] Cache miss: addr = 07f
5274125 [MEM] Mem hit: addr = 714, data = 00
5274135 [L2] Cache Allocate: addr = 07f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5274145 [L1] Cache Allocate: addr = 07f data = 1f1e1d1c1b1a19181716151413121110
5274145 [L1] Cache hit from L2: addr = 07f, data = 1f
5274145 [TEST] CPU read @0x4a2
5274155 [L1] Cache miss: addr = 4a2
5274235 [L2] Cache miss: addr = 4a2
5275125 [MEM] Mem hit: addr = 07f, data = 60
5275135 [L2] Cache Allocate: addr = 4a2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5275145 [L1] Cache Allocate: addr = 4a2 data = 6f6e6d6c6b6a69686766656463626160
5275145 [L1] Cache hit from L2: addr = 4a2, data = 62
5275145 [TEST] CPU read @0x456
5275155 [L1] Cache miss: addr = 456
5275235 [L2] Cache miss: addr = 456
5276125 [MEM] Mem hit: addr = 4a2, data = a0
5276135 [L2] Cache Allocate: addr = 456 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5276145 [L1] Cache Allocate: addr = 456 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5276145 [L1] Cache hit from L2: addr = 456, data = b6
5276145 [TEST] CPU read @0x0d7
5276155 [L1] Cache miss: addr = 0d7
5276235 [L2] Cache miss: addr = 0d7
5277125 [MEM] Mem hit: addr = 456, data = 40
5277135 [L2] Cache Allocate: addr = 0d7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5277145 [L1] Cache Allocate: addr = 0d7 data = 5f5e5d5c5b5a59585756555453525150
5277145 [L1] Cache hit from L2: addr = 0d7, data = 57
5277145 [TEST] CPU read @0x4d7
5277155 [L1] Cache miss: addr = 4d7
5277235 [L2] Cache hit: addr = 4d7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5277245 [L1] Cache Allocate: addr = 4d7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5277245 [L1] Cache hit from L2: addr = 4d7, data = e7
5277245 [TEST] CPU read @0x4e5
5277255 [L1] Cache miss: addr = 4e5
5277335 [L2] Cache hit: addr = 4e5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5277345 [L1] Cache Allocate: addr = 4e5 data = 8f8e8d8c8b8a89888786858483828180
5277345 [L1] Cache hit from L2: addr = 4e5, data = 85
5277345 [TEST] CPU read @0x7e1
5277355 [L1] Cache miss: addr = 7e1
5277435 [L2] Cache miss: addr = 7e1
5278125 [MEM] Mem hit: addr = 0d7, data = c0
5278135 [L2] Cache Allocate: addr = 7e1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5278145 [L1] Cache Allocate: addr = 7e1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5278145 [L1] Cache hit from L2: addr = 7e1, data = c1
5278145 [TEST] CPU read @0x5a3
5278155 [L1] Cache miss: addr = 5a3
5278235 [L2] Cache hit: addr = 5a3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5278245 [L1] Cache Allocate: addr = 5a3 data = 8f8e8d8c8b8a89888786858483828180
5278245 [L1] Cache hit from L2: addr = 5a3, data = 83
5278245 [TEST] CPU read @0x25f
5278255 [L1] Cache miss: addr = 25f
5278335 [L2] Cache hit: addr = 25f, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5278345 [L1] Cache Allocate: addr = 25f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5278345 [L1] Cache hit from L2: addr = 25f, data = ef
5278345 [TEST] CPU read @0x0e9
5278355 [L1] Cache miss: addr = 0e9
5278435 [L2] Cache miss: addr = 0e9
5279125 [MEM] Mem hit: addr = 7e1, data = e0
5279135 [L2] Cache Allocate: addr = 0e9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5279145 [L1] Cache Allocate: addr = 0e9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5279145 [L1] Cache hit from L2: addr = 0e9, data = e9
5279145 [TEST] CPU read @0x096
5279155 [L1] Cache miss: addr = 096
5279235 [L2] Cache miss: addr = 096
5280125 [MEM] Mem hit: addr = 0e9, data = e0
5280135 [L2] Cache Allocate: addr = 096 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5280145 [L1] Cache Allocate: addr = 096 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5280145 [L1] Cache hit from L2: addr = 096, data = f6
5280145 [TEST] CPU read @0x750
5280155 [L1] Cache miss: addr = 750
5280235 [L2] Cache miss: addr = 750
5281125 [MEM] Mem hit: addr = 096, data = 80
5281135 [L2] Cache Allocate: addr = 750 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5281145 [L1] Cache Allocate: addr = 750 data = 9f9e9d9c9b9a99989796959493929190
5281145 [L1] Cache hit from L2: addr = 750, data = 90
5281145 [TEST] CPU read @0x008
5281155 [L1] Cache miss: addr = 008
5281235 [L2] Cache miss: addr = 008
5282125 [MEM] Mem hit: addr = 750, data = 40
5282135 [L2] Cache Allocate: addr = 008 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5282145 [L1] Cache Allocate: addr = 008 data = 4f4e4d4c4b4a49484746454443424140
5282145 [L1] Cache hit from L2: addr = 008, data = 48
5282145 [TEST] CPU read @0x089
5282155 [L1] Cache miss: addr = 089
5282235 [L2] Cache miss: addr = 089
5283125 [MEM] Mem hit: addr = 008, data = 00
5283135 [L2] Cache Allocate: addr = 089 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5283145 [L1] Cache Allocate: addr = 089 data = 0f0e0d0c0b0a09080706050403020100
5283145 [L1] Cache hit from L2: addr = 089, data = 09
5283145 [TEST] CPU read @0x622
5283155 [L1] Cache miss: addr = 622
5283235 [L2] Cache miss: addr = 622
5284125 [MEM] Mem hit: addr = 089, data = 80
5284135 [L2] Cache Allocate: addr = 622 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5284145 [L1] Cache Allocate: addr = 622 data = 8f8e8d8c8b8a89888786858483828180
5284145 [L1] Cache hit from L2: addr = 622, data = 82
5284145 [TEST] CPU read @0x1b2
5284155 [L1] Cache miss: addr = 1b2
5284235 [L2] Cache miss: addr = 1b2
5285125 [MEM] Mem hit: addr = 622, data = 20
5285135 [L2] Cache Allocate: addr = 1b2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5285145 [L1] Cache Allocate: addr = 1b2 data = 3f3e3d3c3b3a39383736353433323130
5285145 [L1] Cache hit from L2: addr = 1b2, data = 32
5285145 [TEST] CPU read @0x7a3
5285155 [L1] Cache miss: addr = 7a3
5285235 [L2] Cache miss: addr = 7a3
5286125 [MEM] Mem hit: addr = 1b2, data = a0
5286135 [L2] Cache Allocate: addr = 7a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5286145 [L1] Cache Allocate: addr = 7a3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5286145 [L1] Cache hit from L2: addr = 7a3, data = a3
5286145 [TEST] CPU read @0x034
5286155 [L1] Cache miss: addr = 034
5286235 [L2] Cache miss: addr = 034
5287125 [MEM] Mem hit: addr = 7a3, data = a0
5287135 [L2] Cache Allocate: addr = 034 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5287145 [L1] Cache Allocate: addr = 034 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5287145 [L1] Cache hit from L2: addr = 034, data = b4
5287145 [TEST] CPU read @0x4ef
5287155 [L1] Cache miss: addr = 4ef
5287235 [L2] Cache hit: addr = 4ef, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5287245 [L1] Cache Allocate: addr = 4ef data = 8f8e8d8c8b8a89888786858483828180
5287245 [L1] Cache hit from L2: addr = 4ef, data = 8f
5287245 [TEST] CPU read @0x6de
5287255 [L1] Cache hit: addr = 6de, data = be
5287265 [TEST] CPU read @0x0c0
5287275 [L1] Cache miss: addr = 0c0
5287335 [L2] Cache miss: addr = 0c0
5288125 [MEM] Mem hit: addr = 034, data = 20
5288135 [L2] Cache Allocate: addr = 0c0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5288145 [L1] Cache Allocate: addr = 0c0 data = 2f2e2d2c2b2a29282726252423222120
5288145 [L1] Cache hit from L2: addr = 0c0, data = 20
5288145 [TEST] CPU read @0x062
5288155 [L1] Cache miss: addr = 062
5288235 [L2] Cache miss: addr = 062
5289125 [MEM] Mem hit: addr = 0c0, data = c0
5289135 [L2] Cache Allocate: addr = 062 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5289145 [L1] Cache Allocate: addr = 062 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5289145 [L1] Cache hit from L2: addr = 062, data = c2
5289145 [TEST] CPU read @0x41d
5289155 [L1] Cache miss: addr = 41d
5289235 [L2] Cache miss: addr = 41d
5290125 [MEM] Mem hit: addr = 062, data = 60
5290135 [L2] Cache Allocate: addr = 41d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5290145 [L1] Cache Allocate: addr = 41d data = 7f7e7d7c7b7a79787776757473727170
5290145 [L1] Cache hit from L2: addr = 41d, data = 7d
5290145 [TEST] CPU read @0x72e
5290155 [L1] Cache miss: addr = 72e
5290235 [L2] Cache miss: addr = 72e
5291125 [MEM] Mem hit: addr = 41d, data = 00
5291135 [L2] Cache Allocate: addr = 72e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5291145 [L1] Cache Allocate: addr = 72e data = 0f0e0d0c0b0a09080706050403020100
5291145 [L1] Cache hit from L2: addr = 72e, data = 0e
5291145 [TEST] CPU read @0x7b2
5291155 [L1] Cache miss: addr = 7b2
5291235 [L2] Cache miss: addr = 7b2
5292125 [MEM] Mem hit: addr = 72e, data = 20
5292135 [L2] Cache Allocate: addr = 7b2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5292145 [L1] Cache Allocate: addr = 7b2 data = 3f3e3d3c3b3a39383736353433323130
5292145 [L1] Cache hit from L2: addr = 7b2, data = 32
5292145 [TEST] CPU read @0x3bc
5292155 [L1] Cache miss: addr = 3bc
5292235 [L2] Cache miss: addr = 3bc
5293125 [MEM] Mem hit: addr = 7b2, data = a0
5293135 [L2] Cache Allocate: addr = 3bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5293145 [L1] Cache Allocate: addr = 3bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5293145 [L1] Cache hit from L2: addr = 3bc, data = bc
5293145 [TEST] CPU read @0x6c3
5293155 [L1] Cache miss: addr = 6c3
5293235 [L2] Cache hit: addr = 6c3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5293245 [L1] Cache Allocate: addr = 6c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5293245 [L1] Cache hit from L2: addr = 6c3, data = a3
5293245 [TEST] CPU read @0x29b
5293255 [L1] Cache miss: addr = 29b
5293335 [L2] Cache miss: addr = 29b
5294125 [MEM] Mem hit: addr = 3bc, data = a0
5294135 [L2] Cache Allocate: addr = 29b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5294145 [L1] Cache Allocate: addr = 29b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5294145 [L1] Cache hit from L2: addr = 29b, data = bb
5294145 [TEST] CPU read @0x2ce
5294155 [L1] Cache miss: addr = 2ce
5294235 [L2] Cache miss: addr = 2ce
5295125 [MEM] Mem hit: addr = 29b, data = 80
5295135 [L2] Cache Allocate: addr = 2ce data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5295145 [L1] Cache Allocate: addr = 2ce data = 8f8e8d8c8b8a89888786858483828180
5295145 [L1] Cache hit from L2: addr = 2ce, data = 8e
5295145 [TEST] CPU read @0x5a2
5295155 [L1] Cache miss: addr = 5a2
5295235 [L2] Cache hit: addr = 5a2, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5295245 [L1] Cache Allocate: addr = 5a2 data = 8f8e8d8c8b8a89888786858483828180
5295245 [L1] Cache hit from L2: addr = 5a2, data = 82
5295245 [TEST] CPU read @0x31a
5295255 [L1] Cache miss: addr = 31a
5295335 [L2] Cache miss: addr = 31a
5296125 [MEM] Mem hit: addr = 2ce, data = c0
5296135 [L2] Cache Allocate: addr = 31a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5296145 [L1] Cache Allocate: addr = 31a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5296145 [L1] Cache hit from L2: addr = 31a, data = da
5296145 [TEST] CPU read @0x6d1
5296155 [L1] Cache hit: addr = 6d1, data = b1
5296165 [TEST] CPU read @0x742
5296175 [L1] Cache miss: addr = 742
5296235 [L2] Cache miss: addr = 742
5297125 [MEM] Mem hit: addr = 31a, data = 00
5297135 [L2] Cache Allocate: addr = 742 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5297145 [L1] Cache Allocate: addr = 742 data = 0f0e0d0c0b0a09080706050403020100
5297145 [L1] Cache hit from L2: addr = 742, data = 02
5297145 [TEST] CPU read @0x61c
5297155 [L1] Cache miss: addr = 61c
5297235 [L2] Cache miss: addr = 61c
5298125 [MEM] Mem hit: addr = 742, data = 40
5298135 [L2] Cache Allocate: addr = 61c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5298145 [L1] Cache Allocate: addr = 61c data = 5f5e5d5c5b5a59585756555453525150
5298145 [L1] Cache hit from L2: addr = 61c, data = 5c
5298145 [TEST] CPU read @0x7e1
5298155 [L1] Cache miss: addr = 7e1
5298235 [L2] Cache miss: addr = 7e1
5299125 [MEM] Mem hit: addr = 61c, data = 00
5299135 [L2] Cache Allocate: addr = 7e1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5299145 [L1] Cache Allocate: addr = 7e1 data = 0f0e0d0c0b0a09080706050403020100
5299145 [L1] Cache hit from L2: addr = 7e1, data = 01
5299145 [TEST] CPU read @0x0c5
5299155 [L1] Cache miss: addr = 0c5
5299235 [L2] Cache miss: addr = 0c5
5300125 [MEM] Mem hit: addr = 7e1, data = e0
5300135 [L2] Cache Allocate: addr = 0c5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5300145 [L1] Cache Allocate: addr = 0c5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5300145 [L1] Cache hit from L2: addr = 0c5, data = e5
5300145 [TEST] CPU read @0x28b
5300155 [L1] Cache miss: addr = 28b
5300235 [L2] Cache miss: addr = 28b
5301125 [MEM] Mem hit: addr = 0c5, data = c0
5301135 [L2] Cache Allocate: addr = 28b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5301145 [L1] Cache Allocate: addr = 28b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5301145 [L1] Cache hit from L2: addr = 28b, data = cb
5301145 [TEST] CPU read @0x3cd
5301155 [L1] Cache miss: addr = 3cd
5301235 [L2] Cache miss: addr = 3cd
5302125 [MEM] Mem hit: addr = 28b, data = 80
5302135 [L2] Cache Allocate: addr = 3cd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5302145 [L1] Cache Allocate: addr = 3cd data = 8f8e8d8c8b8a89888786858483828180
5302145 [L1] Cache hit from L2: addr = 3cd, data = 8d
5302145 [TEST] CPU read @0x7ab
5302155 [L1] Cache miss: addr = 7ab
5302235 [L2] Cache miss: addr = 7ab
5303125 [MEM] Mem hit: addr = 3cd, data = c0
5303135 [L2] Cache Allocate: addr = 7ab data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5303145 [L1] Cache Allocate: addr = 7ab data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5303145 [L1] Cache hit from L2: addr = 7ab, data = cb
5303145 [TEST] CPU read @0x42d
5303155 [L1] Cache miss: addr = 42d
5303235 [L2] Cache miss: addr = 42d
5304125 [MEM] Mem hit: addr = 7ab, data = a0
5304135 [L2] Cache Allocate: addr = 42d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5304145 [L1] Cache Allocate: addr = 42d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5304145 [L1] Cache hit from L2: addr = 42d, data = ad
5304145 [TEST] CPU read @0x6ff
5304155 [L1] Cache miss: addr = 6ff
5304235 [L2] Cache miss: addr = 6ff
5305125 [MEM] Mem hit: addr = 42d, data = 20
5305135 [L2] Cache Allocate: addr = 6ff data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5305145 [L1] Cache Allocate: addr = 6ff data = 3f3e3d3c3b3a39383736353433323130
5305145 [L1] Cache hit from L2: addr = 6ff, data = 3f
5305145 [TEST] CPU read @0x60b
5305155 [L1] Cache miss: addr = 60b
5305235 [L2] Cache miss: addr = 60b
5306125 [MEM] Mem hit: addr = 6ff, data = e0
5306135 [L2] Cache Allocate: addr = 60b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5306145 [L1] Cache Allocate: addr = 60b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5306145 [L1] Cache hit from L2: addr = 60b, data = eb
5306145 [TEST] CPU read @0x741
5306155 [L1] Cache miss: addr = 741
5306235 [L2] Cache miss: addr = 741
5307125 [MEM] Mem hit: addr = 60b, data = 00
5307135 [L2] Cache Allocate: addr = 741 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5307145 [L1] Cache Allocate: addr = 741 data = 0f0e0d0c0b0a09080706050403020100
5307145 [L1] Cache hit from L2: addr = 741, data = 01
5307145 [TEST] CPU read @0x2b6
5307155 [L1] Cache miss: addr = 2b6
5307235 [L2] Cache miss: addr = 2b6
5308125 [MEM] Mem hit: addr = 741, data = 40
5308135 [L2] Cache Allocate: addr = 2b6 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5308145 [L1] Cache Allocate: addr = 2b6 data = 5f5e5d5c5b5a59585756555453525150
5308145 [L1] Cache hit from L2: addr = 2b6, data = 56
5308145 [TEST] CPU read @0x167
5308155 [L1] Cache miss: addr = 167
5308235 [L2] Cache hit: addr = 167, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5308245 [L1] Cache Allocate: addr = 167 data = 4f4e4d4c4b4a49484746454443424140
5308245 [L1] Cache hit from L2: addr = 167, data = 47
5308245 [TEST] CPU read @0x4a4
5308255 [L1] Cache miss: addr = 4a4
5308335 [L2] Cache miss: addr = 4a4
5309125 [MEM] Mem hit: addr = 2b6, data = a0
5309135 [L2] Cache Allocate: addr = 4a4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5309145 [L1] Cache Allocate: addr = 4a4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5309145 [L1] Cache hit from L2: addr = 4a4, data = a4
5309145 [TEST] CPU read @0x3e6
5309155 [L1] Cache miss: addr = 3e6
5309235 [L2] Cache hit: addr = 3e6, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5309245 [L1] Cache Allocate: addr = 3e6 data = 6f6e6d6c6b6a69686766656463626160
5309245 [L1] Cache hit from L2: addr = 3e6, data = 66
5309245 [TEST] CPU read @0x247
5309255 [L1] Cache hit: addr = 247, data = e7
5309265 [TEST] CPU read @0x512
5309275 [L1] Cache miss: addr = 512
5309335 [L2] Cache miss: addr = 512
5310125 [MEM] Mem hit: addr = 4a4, data = a0
5310135 [L2] Cache Allocate: addr = 512 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5310145 [L1] Cache Allocate: addr = 512 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5310145 [L1] Cache hit from L2: addr = 512, data = b2
5310145 [TEST] CPU read @0x078
5310155 [L1] Cache miss: addr = 078
5310235 [L2] Cache miss: addr = 078
5311125 [MEM] Mem hit: addr = 512, data = 00
5311135 [L2] Cache Allocate: addr = 078 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5311145 [L1] Cache Allocate: addr = 078 data = 1f1e1d1c1b1a19181716151413121110
5311145 [L1] Cache hit from L2: addr = 078, data = 18
5311145 [TEST] CPU read @0x5a4
5311155 [L1] Cache miss: addr = 5a4
5311235 [L2] Cache hit: addr = 5a4, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5311245 [L1] Cache Allocate: addr = 5a4 data = 8f8e8d8c8b8a89888786858483828180
5311245 [L1] Cache hit from L2: addr = 5a4, data = 84
5311245 [TEST] CPU read @0x733
5311255 [L1] Cache miss: addr = 733
5311335 [L2] Cache miss: addr = 733
5312125 [MEM] Mem hit: addr = 078, data = 60
5312135 [L2] Cache Allocate: addr = 733 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5312145 [L1] Cache Allocate: addr = 733 data = 7f7e7d7c7b7a79787776757473727170
5312145 [L1] Cache hit from L2: addr = 733, data = 73
5312145 [TEST] CPU read @0x76c
5312155 [L1] Cache miss: addr = 76c
5312235 [L2] Cache miss: addr = 76c
5313125 [MEM] Mem hit: addr = 733, data = 20
5313135 [L2] Cache Allocate: addr = 76c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5313145 [L1] Cache Allocate: addr = 76c data = 2f2e2d2c2b2a29282726252423222120
5313145 [L1] Cache hit from L2: addr = 76c, data = 2c
5313145 [TEST] CPU read @0x172
5313155 [L1] Cache miss: addr = 172
5313235 [L2] Cache hit: addr = 172, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5313245 [L1] Cache Allocate: addr = 172 data = 4f4e4d4c4b4a49484746454443424140
5313245 [L1] Cache hit from L2: addr = 172, data = 42
5313245 [TEST] CPU read @0x569
5313255 [L1] Cache miss: addr = 569
5313335 [L2] Cache miss: addr = 569
5314125 [MEM] Mem hit: addr = 76c, data = 60
5314135 [L2] Cache Allocate: addr = 569 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5314145 [L1] Cache Allocate: addr = 569 data = 6f6e6d6c6b6a69686766656463626160
5314145 [L1] Cache hit from L2: addr = 569, data = 69
5314145 [TEST] CPU read @0x4a4
5314155 [L1] Cache miss: addr = 4a4
5314235 [L2] Cache miss: addr = 4a4
5315125 [MEM] Mem hit: addr = 569, data = 60
5315135 [L2] Cache Allocate: addr = 4a4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5315145 [L1] Cache Allocate: addr = 4a4 data = 6f6e6d6c6b6a69686766656463626160
5315145 [L1] Cache hit from L2: addr = 4a4, data = 64
5315145 [TEST] CPU read @0x387
5315155 [L1] Cache miss: addr = 387
5315235 [L2] Cache miss: addr = 387
5316125 [MEM] Mem hit: addr = 4a4, data = a0
5316135 [L2] Cache Allocate: addr = 387 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5316145 [L1] Cache Allocate: addr = 387 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5316145 [L1] Cache hit from L2: addr = 387, data = a7
5316145 [TEST] CPU read @0x604
5316155 [L1] Cache miss: addr = 604
5316235 [L2] Cache miss: addr = 604
5317125 [MEM] Mem hit: addr = 387, data = 80
5317135 [L2] Cache Allocate: addr = 604 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5317145 [L1] Cache Allocate: addr = 604 data = 8f8e8d8c8b8a89888786858483828180
5317145 [L1] Cache hit from L2: addr = 604, data = 84
5317145 [TEST] CPU read @0x215
5317155 [L1] Cache miss: addr = 215
5317235 [L2] Cache miss: addr = 215
5318125 [MEM] Mem hit: addr = 604, data = 00
5318135 [L2] Cache Allocate: addr = 215 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5318145 [L1] Cache Allocate: addr = 215 data = 1f1e1d1c1b1a19181716151413121110
5318145 [L1] Cache hit from L2: addr = 215, data = 15
5318145 [TEST] CPU read @0x725
5318155 [L1] Cache miss: addr = 725
5318235 [L2] Cache miss: addr = 725
5319125 [MEM] Mem hit: addr = 215, data = 00
5319135 [L2] Cache Allocate: addr = 725 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5319145 [L1] Cache Allocate: addr = 725 data = 0f0e0d0c0b0a09080706050403020100
5319145 [L1] Cache hit from L2: addr = 725, data = 05
5319145 [TEST] CPU read @0x38c
5319155 [L1] Cache miss: addr = 38c
5319235 [L2] Cache miss: addr = 38c
5320125 [MEM] Mem hit: addr = 725, data = 20
5320135 [L2] Cache Allocate: addr = 38c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5320145 [L1] Cache Allocate: addr = 38c data = 2f2e2d2c2b2a29282726252423222120
5320145 [L1] Cache hit from L2: addr = 38c, data = 2c
5320145 [TEST] CPU read @0x1b6
5320155 [L1] Cache miss: addr = 1b6
5320235 [L2] Cache miss: addr = 1b6
5321125 [MEM] Mem hit: addr = 38c, data = 80
5321135 [L2] Cache Allocate: addr = 1b6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5321145 [L1] Cache Allocate: addr = 1b6 data = 9f9e9d9c9b9a99989796959493929190
5321145 [L1] Cache hit from L2: addr = 1b6, data = 96
5321145 [TEST] CPU read @0x751
5321155 [L1] Cache miss: addr = 751
5321235 [L2] Cache miss: addr = 751
5322125 [MEM] Mem hit: addr = 1b6, data = a0
5322135 [L2] Cache Allocate: addr = 751 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5322145 [L1] Cache Allocate: addr = 751 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5322145 [L1] Cache hit from L2: addr = 751, data = b1
5322145 [TEST] CPU read @0x2a1
5322155 [L1] Cache miss: addr = 2a1
5322235 [L2] Cache miss: addr = 2a1
5323125 [MEM] Mem hit: addr = 751, data = 40
5323135 [L2] Cache Allocate: addr = 2a1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5323145 [L1] Cache Allocate: addr = 2a1 data = 4f4e4d4c4b4a49484746454443424140
5323145 [L1] Cache hit from L2: addr = 2a1, data = 41
5323145 [TEST] CPU read @0x795
5323155 [L1] Cache miss: addr = 795
5323235 [L2] Cache miss: addr = 795
5324125 [MEM] Mem hit: addr = 2a1, data = a0
5324135 [L2] Cache Allocate: addr = 795 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5324145 [L1] Cache Allocate: addr = 795 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5324145 [L1] Cache hit from L2: addr = 795, data = b5
5324145 [TEST] CPU read @0x1de
5324155 [L1] Cache miss: addr = 1de
5324235 [L2] Cache miss: addr = 1de
5325125 [MEM] Mem hit: addr = 795, data = 80
5325135 [L2] Cache Allocate: addr = 1de data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5325145 [L1] Cache Allocate: addr = 1de data = 9f9e9d9c9b9a99989796959493929190
5325145 [L1] Cache hit from L2: addr = 1de, data = 9e
5325145 [TEST] CPU read @0x045
5325155 [L1] Cache miss: addr = 045
5325235 [L2] Cache miss: addr = 045
5326125 [MEM] Mem hit: addr = 1de, data = c0
5326135 [L2] Cache Allocate: addr = 045 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5326145 [L1] Cache Allocate: addr = 045 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5326145 [L1] Cache hit from L2: addr = 045, data = c5
5326145 [TEST] CPU read @0x0a4
5326155 [L1] Cache miss: addr = 0a4
5326235 [L2] Cache miss: addr = 0a4
5327125 [MEM] Mem hit: addr = 045, data = 40
5327135 [L2] Cache Allocate: addr = 0a4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5327145 [L1] Cache Allocate: addr = 0a4 data = 4f4e4d4c4b4a49484746454443424140
5327145 [L1] Cache hit from L2: addr = 0a4, data = 44
5327145 [TEST] CPU read @0x6dc
5327155 [L1] Cache hit: addr = 6dc, data = bc
5327165 [TEST] CPU read @0x32b
5327175 [L1] Cache miss: addr = 32b
5327235 [L2] Cache miss: addr = 32b
5328125 [MEM] Mem hit: addr = 0a4, data = a0
5328135 [L2] Cache Allocate: addr = 32b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5328145 [L1] Cache Allocate: addr = 32b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5328145 [L1] Cache hit from L2: addr = 32b, data = ab
5328145 [TEST] CPU read @0x604
5328155 [L1] Cache miss: addr = 604
5328235 [L2] Cache miss: addr = 604
5329125 [MEM] Mem hit: addr = 32b, data = 20
5329135 [L2] Cache Allocate: addr = 604 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5329145 [L1] Cache Allocate: addr = 604 data = 2f2e2d2c2b2a29282726252423222120
5329145 [L1] Cache hit from L2: addr = 604, data = 24
5329145 [TEST] CPU read @0x340
5329155 [L1] Cache miss: addr = 340
5329235 [L2] Cache miss: addr = 340
5330125 [MEM] Mem hit: addr = 604, data = 00
5330135 [L2] Cache Allocate: addr = 340 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5330145 [L1] Cache Allocate: addr = 340 data = 0f0e0d0c0b0a09080706050403020100
5330145 [L1] Cache hit from L2: addr = 340, data = 00
5330145 [TEST] CPU read @0x1c5
5330155 [L1] Cache miss: addr = 1c5
5330235 [L2] Cache miss: addr = 1c5
5331125 [MEM] Mem hit: addr = 340, data = 40
5331135 [L2] Cache Allocate: addr = 1c5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5331145 [L1] Cache Allocate: addr = 1c5 data = 4f4e4d4c4b4a49484746454443424140
5331145 [L1] Cache hit from L2: addr = 1c5, data = 45
5331145 [TEST] CPU read @0x5fc
5331155 [L1] Cache miss: addr = 5fc
5331235 [L2] Cache miss: addr = 5fc
5332125 [MEM] Mem hit: addr = 1c5, data = c0
5332135 [L2] Cache Allocate: addr = 5fc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5332145 [L1] Cache Allocate: addr = 5fc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5332145 [L1] Cache hit from L2: addr = 5fc, data = dc
5332145 [TEST] CPU read @0x4cc
5332155 [L1] Cache hit: addr = 4cc, data = ec
5332165 [TEST] CPU read @0x670
5332175 [L1] Cache miss: addr = 670
5332235 [L2] Cache miss: addr = 670
5333125 [MEM] Mem hit: addr = 5fc, data = e0
5333135 [L2] Cache Allocate: addr = 670 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5333145 [L1] Cache Allocate: addr = 670 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5333145 [L1] Cache hit from L2: addr = 670, data = f0
5333145 [TEST] CPU read @0x0ab
5333155 [L1] Cache miss: addr = 0ab
5333235 [L2] Cache miss: addr = 0ab
5334125 [MEM] Mem hit: addr = 670, data = 60
5334135 [L2] Cache Allocate: addr = 0ab data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5334145 [L1] Cache Allocate: addr = 0ab data = 6f6e6d6c6b6a69686766656463626160
5334145 [L1] Cache hit from L2: addr = 0ab, data = 6b
5334145 [TEST] CPU read @0x13a
5334155 [L1] Cache miss: addr = 13a
5334235 [L2] Cache miss: addr = 13a
5335125 [MEM] Mem hit: addr = 0ab, data = a0
5335135 [L2] Cache Allocate: addr = 13a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5335145 [L1] Cache Allocate: addr = 13a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5335145 [L1] Cache hit from L2: addr = 13a, data = ba
5335145 [TEST] CPU read @0x6e5
5335155 [L1] Cache miss: addr = 6e5
5335235 [L2] Cache miss: addr = 6e5
5336125 [MEM] Mem hit: addr = 13a, data = 20
5336135 [L2] Cache Allocate: addr = 6e5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5336145 [L1] Cache Allocate: addr = 6e5 data = 2f2e2d2c2b2a29282726252423222120
5336145 [L1] Cache hit from L2: addr = 6e5, data = 25
5336145 [TEST] CPU read @0x545
5336155 [L1] Cache miss: addr = 545
5336235 [L2] Cache hit: addr = 545, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5336245 [L1] Cache Allocate: addr = 545 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5336245 [L1] Cache hit from L2: addr = 545, data = c5
5336245 [TEST] CPU read @0x2f9
5336255 [L1] Cache miss: addr = 2f9
5336335 [L2] Cache hit: addr = 2f9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5336345 [L1] Cache Allocate: addr = 2f9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5336345 [L1] Cache hit from L2: addr = 2f9, data = c9
5336345 [TEST] CPU read @0x2b9
5336355 [L1] Cache miss: addr = 2b9
5336435 [L2] Cache miss: addr = 2b9
5337125 [MEM] Mem hit: addr = 6e5, data = e0
5337135 [L2] Cache Allocate: addr = 2b9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5337145 [L1] Cache Allocate: addr = 2b9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5337145 [L1] Cache hit from L2: addr = 2b9, data = f9
5337145 [TEST] CPU read @0x748
5337155 [L1] Cache miss: addr = 748
5337235 [L2] Cache miss: addr = 748
5338125 [MEM] Mem hit: addr = 2b9, data = a0
5338135 [L2] Cache Allocate: addr = 748 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5338145 [L1] Cache Allocate: addr = 748 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5338145 [L1] Cache hit from L2: addr = 748, data = a8
5338145 [TEST] CPU read @0x1c3
5338155 [L1] Cache miss: addr = 1c3
5338235 [L2] Cache miss: addr = 1c3
5339125 [MEM] Mem hit: addr = 748, data = 40
5339135 [L2] Cache Allocate: addr = 1c3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5339145 [L1] Cache Allocate: addr = 1c3 data = 4f4e4d4c4b4a49484746454443424140
5339145 [L1] Cache hit from L2: addr = 1c3, data = 43
5339145 [TEST] CPU read @0x377
5339155 [L1] Cache hit: addr = 377, data = c7
5339165 [TEST] CPU read @0x1bf
5339175 [L1] Cache miss: addr = 1bf
5339235 [L2] Cache miss: addr = 1bf
5340125 [MEM] Mem hit: addr = 1c3, data = c0
5340135 [L2] Cache Allocate: addr = 1bf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5340145 [L1] Cache Allocate: addr = 1bf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5340145 [L1] Cache hit from L2: addr = 1bf, data = df
5340145 [TEST] CPU read @0x5db
5340155 [L1] Cache miss: addr = 5db
5340235 [L2] Cache hit: addr = 5db, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5340245 [L1] Cache Allocate: addr = 5db data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5340245 [L1] Cache hit from L2: addr = 5db, data = ab
5340245 [TEST] CPU read @0x3ba
5340255 [L1] Cache miss: addr = 3ba
5340335 [L2] Cache miss: addr = 3ba
5341125 [MEM] Mem hit: addr = 1bf, data = a0
5341135 [L2] Cache Allocate: addr = 3ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5341145 [L1] Cache Allocate: addr = 3ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5341145 [L1] Cache hit from L2: addr = 3ba, data = ba
5341145 [TEST] CPU read @0x451
5341155 [L1] Cache miss: addr = 451
5341235 [L2] Cache miss: addr = 451
5342125 [MEM] Mem hit: addr = 3ba, data = a0
5342135 [L2] Cache Allocate: addr = 451 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5342145 [L1] Cache Allocate: addr = 451 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5342145 [L1] Cache hit from L2: addr = 451, data = b1
5342145 [TEST] CPU read @0x5cc
5342155 [L1] Cache miss: addr = 5cc
5342235 [L2] Cache hit: addr = 5cc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5342245 [L1] Cache Allocate: addr = 5cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5342245 [L1] Cache hit from L2: addr = 5cc, data = ac
5342245 [TEST] CPU read @0x05b
5342255 [L1] Cache miss: addr = 05b
5342335 [L2] Cache miss: addr = 05b
5343125 [MEM] Mem hit: addr = 451, data = 40
5343135 [L2] Cache Allocate: addr = 05b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5343145 [L1] Cache Allocate: addr = 05b data = 5f5e5d5c5b5a59585756555453525150
5343145 [L1] Cache hit from L2: addr = 05b, data = 5b
5343145 [TEST] CPU read @0x280
5343155 [L1] Cache miss: addr = 280
5343235 [L2] Cache miss: addr = 280
5344125 [MEM] Mem hit: addr = 05b, data = 40
5344135 [L2] Cache Allocate: addr = 280 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5344145 [L1] Cache Allocate: addr = 280 data = 4f4e4d4c4b4a49484746454443424140
5344145 [L1] Cache hit from L2: addr = 280, data = 40
5344145 [TEST] CPU read @0x4c6
5344155 [L1] Cache hit: addr = 4c6, data = e6
5344165 [TEST] CPU read @0x334
5344175 [L1] Cache miss: addr = 334
5344235 [L2] Cache miss: addr = 334
5345125 [MEM] Mem hit: addr = 280, data = 80
5345135 [L2] Cache Allocate: addr = 334 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5345145 [L1] Cache Allocate: addr = 334 data = 9f9e9d9c9b9a99989796959493929190
5345145 [L1] Cache hit from L2: addr = 334, data = 94
5345145 [TEST] CPU read @0x2cb
5345155 [L1] Cache miss: addr = 2cb
5345235 [L2] Cache miss: addr = 2cb
5346125 [MEM] Mem hit: addr = 334, data = 20
5346135 [L2] Cache Allocate: addr = 2cb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5346145 [L1] Cache Allocate: addr = 2cb data = 2f2e2d2c2b2a29282726252423222120
5346145 [L1] Cache hit from L2: addr = 2cb, data = 2b
5346145 [TEST] CPU read @0x4d3
5346155 [L1] Cache miss: addr = 4d3
5346235 [L2] Cache hit: addr = 4d3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5346245 [L1] Cache Allocate: addr = 4d3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5346245 [L1] Cache hit from L2: addr = 4d3, data = e3
5346245 [TEST] CPU read @0x5f7
5346255 [L1] Cache miss: addr = 5f7
5346335 [L2] Cache miss: addr = 5f7
5347125 [MEM] Mem hit: addr = 2cb, data = c0
5347135 [L2] Cache Allocate: addr = 5f7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5347145 [L1] Cache Allocate: addr = 5f7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5347145 [L1] Cache hit from L2: addr = 5f7, data = d7
5347145 [TEST] CPU read @0x0a7
5347155 [L1] Cache miss: addr = 0a7
5347235 [L2] Cache miss: addr = 0a7
5348125 [MEM] Mem hit: addr = 5f7, data = e0
5348135 [L2] Cache Allocate: addr = 0a7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5348145 [L1] Cache Allocate: addr = 0a7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5348145 [L1] Cache hit from L2: addr = 0a7, data = e7
5348145 [TEST] CPU read @0x38b
5348155 [L1] Cache miss: addr = 38b
5348235 [L2] Cache miss: addr = 38b
5349125 [MEM] Mem hit: addr = 0a7, data = a0
5349135 [L2] Cache Allocate: addr = 38b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5349145 [L1] Cache Allocate: addr = 38b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5349145 [L1] Cache hit from L2: addr = 38b, data = ab
5349145 [TEST] CPU read @0x3cc
5349155 [L1] Cache miss: addr = 3cc
5349235 [L2] Cache miss: addr = 3cc
5350125 [MEM] Mem hit: addr = 38b, data = 80
5350135 [L2] Cache Allocate: addr = 3cc data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5350145 [L1] Cache Allocate: addr = 3cc data = 8f8e8d8c8b8a89888786858483828180
5350145 [L1] Cache hit from L2: addr = 3cc, data = 8c
5350145 [TEST] CPU read @0x5db
5350155 [L1] Cache miss: addr = 5db
5350235 [L2] Cache hit: addr = 5db, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5350245 [L1] Cache Allocate: addr = 5db data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5350245 [L1] Cache hit from L2: addr = 5db, data = ab
5350245 [TEST] CPU read @0x240
5350255 [L1] Cache hit: addr = 240, data = e0
5350265 [TEST] CPU read @0x6dc
5350275 [L1] Cache hit: addr = 6dc, data = bc
5350285 [TEST] CPU read @0x131
5350295 [L1] Cache miss: addr = 131
5350335 [L2] Cache miss: addr = 131
5351125 [MEM] Mem hit: addr = 3cc, data = c0
5351135 [L2] Cache Allocate: addr = 131 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5351145 [L1] Cache Allocate: addr = 131 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5351145 [L1] Cache hit from L2: addr = 131, data = d1
5351145 [TEST] CPU read @0x4bf
5351155 [L1] Cache miss: addr = 4bf
5351235 [L2] Cache miss: addr = 4bf
5352125 [MEM] Mem hit: addr = 131, data = 20
5352135 [L2] Cache Allocate: addr = 4bf data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5352145 [L1] Cache Allocate: addr = 4bf data = 3f3e3d3c3b3a39383736353433323130
5352145 [L1] Cache hit from L2: addr = 4bf, data = 3f
5352145 [TEST] CPU read @0x031
5352155 [L1] Cache miss: addr = 031
5352235 [L2] Cache miss: addr = 031
5353125 [MEM] Mem hit: addr = 4bf, data = a0
5353135 [L2] Cache Allocate: addr = 031 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5353145 [L1] Cache Allocate: addr = 031 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5353145 [L1] Cache hit from L2: addr = 031, data = b1
5353145 [TEST] CPU read @0x2fe
5353155 [L1] Cache miss: addr = 2fe
5353235 [L2] Cache hit: addr = 2fe, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5353245 [L1] Cache Allocate: addr = 2fe data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5353245 [L1] Cache hit from L2: addr = 2fe, data = ce
5353245 [TEST] CPU read @0x2fe
5353255 [L1] Cache hit: addr = 2fe, data = ce
5353265 [TEST] CPU read @0x350
5353275 [L1] Cache miss: addr = 350
5353335 [L2] Cache miss: addr = 350
5354125 [MEM] Mem hit: addr = 031, data = 20
5354135 [L2] Cache Allocate: addr = 350 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5354145 [L1] Cache Allocate: addr = 350 data = 3f3e3d3c3b3a39383736353433323130
5354145 [L1] Cache hit from L2: addr = 350, data = 30
5354145 [TEST] CPU read @0x2a1
5354155 [L1] Cache miss: addr = 2a1
5354235 [L2] Cache miss: addr = 2a1
5355125 [MEM] Mem hit: addr = 350, data = 40
5355135 [L2] Cache Allocate: addr = 2a1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5355145 [L1] Cache Allocate: addr = 2a1 data = 4f4e4d4c4b4a49484746454443424140
5355145 [L1] Cache hit from L2: addr = 2a1, data = 41
5355145 [TEST] CPU read @0x3ad
5355155 [L1] Cache miss: addr = 3ad
5355235 [L2] Cache miss: addr = 3ad
5356125 [MEM] Mem hit: addr = 2a1, data = a0
5356135 [L2] Cache Allocate: addr = 3ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5356145 [L1] Cache Allocate: addr = 3ad data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5356145 [L1] Cache hit from L2: addr = 3ad, data = ad
5356145 [TEST] CPU read @0x785
5356155 [L1] Cache miss: addr = 785
5356235 [L2] Cache miss: addr = 785
5357125 [MEM] Mem hit: addr = 3ad, data = a0
5357135 [L2] Cache Allocate: addr = 785 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5357145 [L1] Cache Allocate: addr = 785 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5357145 [L1] Cache hit from L2: addr = 785, data = a5
5357145 [TEST] CPU read @0x2b3
5357155 [L1] Cache miss: addr = 2b3
5357235 [L2] Cache miss: addr = 2b3
5358125 [MEM] Mem hit: addr = 785, data = 80
5358135 [L2] Cache Allocate: addr = 2b3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5358145 [L1] Cache Allocate: addr = 2b3 data = 9f9e9d9c9b9a99989796959493929190
5358145 [L1] Cache hit from L2: addr = 2b3, data = 93
5358145 [TEST] CPU read @0x5de
5358155 [L1] Cache miss: addr = 5de
5358235 [L2] Cache hit: addr = 5de, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5358245 [L1] Cache Allocate: addr = 5de data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5358245 [L1] Cache hit from L2: addr = 5de, data = ae
5358245 [TEST] CPU read @0x120
5358255 [L1] Cache miss: addr = 120
5358335 [L2] Cache miss: addr = 120
5359125 [MEM] Mem hit: addr = 2b3, data = a0
5359135 [L2] Cache Allocate: addr = 120 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5359145 [L1] Cache Allocate: addr = 120 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5359145 [L1] Cache hit from L2: addr = 120, data = a0
5359145 [TEST] CPU read @0x0f0
5359155 [L1] Cache miss: addr = 0f0
5359235 [L2] Cache miss: addr = 0f0
5360125 [MEM] Mem hit: addr = 120, data = 20
5360135 [L2] Cache Allocate: addr = 0f0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5360145 [L1] Cache Allocate: addr = 0f0 data = 3f3e3d3c3b3a39383736353433323130
5360145 [L1] Cache hit from L2: addr = 0f0, data = 30
5360145 [TEST] CPU read @0x18b
5360155 [L1] Cache miss: addr = 18b
5360235 [L2] Cache miss: addr = 18b
5361125 [MEM] Mem hit: addr = 0f0, data = e0
5361135 [L2] Cache Allocate: addr = 18b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5361145 [L1] Cache Allocate: addr = 18b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5361145 [L1] Cache hit from L2: addr = 18b, data = eb
5361145 [TEST] CPU read @0x772
5361155 [L1] Cache miss: addr = 772
5361235 [L2] Cache miss: addr = 772
5362125 [MEM] Mem hit: addr = 18b, data = 80
5362135 [L2] Cache Allocate: addr = 772 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5362145 [L1] Cache Allocate: addr = 772 data = 9f9e9d9c9b9a99989796959493929190
5362145 [L1] Cache hit from L2: addr = 772, data = 92
5362145 [TEST] CPU read @0x461
5362155 [L1] Cache miss: addr = 461
5362235 [L2] Cache miss: addr = 461
5363125 [MEM] Mem hit: addr = 772, data = 60
5363135 [L2] Cache Allocate: addr = 461 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5363145 [L1] Cache Allocate: addr = 461 data = 6f6e6d6c6b6a69686766656463626160
5363145 [L1] Cache hit from L2: addr = 461, data = 61
5363145 [TEST] CPU read @0x090
5363155 [L1] Cache miss: addr = 090
5363235 [L2] Cache miss: addr = 090
5364125 [MEM] Mem hit: addr = 461, data = 60
5364135 [L2] Cache Allocate: addr = 090 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5364145 [L1] Cache Allocate: addr = 090 data = 7f7e7d7c7b7a79787776757473727170
5364145 [L1] Cache hit from L2: addr = 090, data = 70
5364145 [TEST] CPU read @0x67b
5364155 [L1] Cache miss: addr = 67b
5364235 [L2] Cache miss: addr = 67b
5365125 [MEM] Mem hit: addr = 090, data = 80
5365135 [L2] Cache Allocate: addr = 67b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5365145 [L1] Cache Allocate: addr = 67b data = 9f9e9d9c9b9a99989796959493929190
5365145 [L1] Cache hit from L2: addr = 67b, data = 9b
5365145 [TEST] CPU read @0x230
5365155 [L1] Cache miss: addr = 230
5365235 [L2] Cache hit: addr = 230, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5365245 [L1] Cache Allocate: addr = 230 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5365245 [L1] Cache hit from L2: addr = 230, data = e0
5365245 [TEST] CPU read @0x619
5365255 [L1] Cache miss: addr = 619
5365335 [L2] Cache miss: addr = 619
5366125 [MEM] Mem hit: addr = 67b, data = 60
5366135 [L2] Cache Allocate: addr = 619 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5366145 [L1] Cache Allocate: addr = 619 data = 7f7e7d7c7b7a79787776757473727170
5366145 [L1] Cache hit from L2: addr = 619, data = 79
5366145 [TEST] CPU read @0x1b6
5366155 [L1] Cache miss: addr = 1b6
5366235 [L2] Cache miss: addr = 1b6
5367125 [MEM] Mem hit: addr = 619, data = 00
5367135 [L2] Cache Allocate: addr = 1b6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5367145 [L1] Cache Allocate: addr = 1b6 data = 1f1e1d1c1b1a19181716151413121110
5367145 [L1] Cache hit from L2: addr = 1b6, data = 16
5367145 [TEST] CPU read @0x413
5367155 [L1] Cache miss: addr = 413
5367235 [L2] Cache miss: addr = 413
5368125 [MEM] Mem hit: addr = 1b6, data = a0
5368135 [L2] Cache Allocate: addr = 413 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5368145 [L1] Cache Allocate: addr = 413 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5368145 [L1] Cache hit from L2: addr = 413, data = b3
5368145 [TEST] CPU read @0x6de
5368155 [L1] Cache hit: addr = 6de, data = be
5368165 [TEST] CPU read @0x692
5368175 [L1] Cache hit: addr = 692, data = b2
5368185 [TEST] CPU read @0x78c
5368195 [L1] Cache miss: addr = 78c
5368235 [L2] Cache miss: addr = 78c
5369125 [MEM] Mem hit: addr = 413, data = 00
5369135 [L2] Cache Allocate: addr = 78c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5369145 [L1] Cache Allocate: addr = 78c data = 0f0e0d0c0b0a09080706050403020100
5369145 [L1] Cache hit from L2: addr = 78c, data = 0c
5369145 [TEST] CPU read @0x59f
5369155 [L1] Cache miss: addr = 59f
5369235 [L2] Cache miss: addr = 59f
5370125 [MEM] Mem hit: addr = 78c, data = 80
5370135 [L2] Cache Allocate: addr = 59f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5370145 [L1] Cache Allocate: addr = 59f data = 9f9e9d9c9b9a99989796959493929190
5370145 [L1] Cache hit from L2: addr = 59f, data = 9f
5370145 [TEST] CPU read @0x28a
5370155 [L1] Cache miss: addr = 28a
5370235 [L2] Cache miss: addr = 28a
5371125 [MEM] Mem hit: addr = 59f, data = 80
5371135 [L2] Cache Allocate: addr = 28a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5371145 [L1] Cache Allocate: addr = 28a data = 8f8e8d8c8b8a89888786858483828180
5371145 [L1] Cache hit from L2: addr = 28a, data = 8a
5371145 [TEST] CPU read @0x533
5371155 [L1] Cache miss: addr = 533
5371235 [L2] Cache miss: addr = 533
5372125 [MEM] Mem hit: addr = 28a, data = 80
5372135 [L2] Cache Allocate: addr = 533 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5372145 [L1] Cache Allocate: addr = 533 data = 9f9e9d9c9b9a99989796959493929190
5372145 [L1] Cache hit from L2: addr = 533, data = 93
5372145 [TEST] CPU read @0x2af
5372155 [L1] Cache miss: addr = 2af
5372235 [L2] Cache miss: addr = 2af
5373125 [MEM] Mem hit: addr = 533, data = 20
5373135 [L2] Cache Allocate: addr = 2af data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5373145 [L1] Cache Allocate: addr = 2af data = 2f2e2d2c2b2a29282726252423222120
5373145 [L1] Cache hit from L2: addr = 2af, data = 2f
5373145 [TEST] CPU read @0x1cd
5373155 [L1] Cache miss: addr = 1cd
5373235 [L2] Cache miss: addr = 1cd
5374125 [MEM] Mem hit: addr = 2af, data = a0
5374135 [L2] Cache Allocate: addr = 1cd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5374145 [L1] Cache Allocate: addr = 1cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5374145 [L1] Cache hit from L2: addr = 1cd, data = ad
5374145 [TEST] CPU read @0x123
5374155 [L1] Cache miss: addr = 123
5374235 [L2] Cache miss: addr = 123
5375125 [MEM] Mem hit: addr = 1cd, data = c0
5375135 [L2] Cache Allocate: addr = 123 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5375145 [L1] Cache Allocate: addr = 123 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5375145 [L1] Cache hit from L2: addr = 123, data = c3
5375145 [TEST] CPU read @0x719
5375155 [L1] Cache miss: addr = 719
5375235 [L2] Cache miss: addr = 719
5376125 [MEM] Mem hit: addr = 123, data = 20
5376135 [L2] Cache Allocate: addr = 719 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5376145 [L1] Cache Allocate: addr = 719 data = 3f3e3d3c3b3a39383736353433323130
5376145 [L1] Cache hit from L2: addr = 719, data = 39
5376145 [TEST] CPU read @0x6ea
5376155 [L1] Cache miss: addr = 6ea
5376235 [L2] Cache miss: addr = 6ea
5377125 [MEM] Mem hit: addr = 719, data = 00
5377135 [L2] Cache Allocate: addr = 6ea data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5377145 [L1] Cache Allocate: addr = 6ea data = 0f0e0d0c0b0a09080706050403020100
5377145 [L1] Cache hit from L2: addr = 6ea, data = 0a
5377145 [TEST] CPU read @0x7b1
5377155 [L1] Cache miss: addr = 7b1
5377235 [L2] Cache miss: addr = 7b1
5378125 [MEM] Mem hit: addr = 6ea, data = e0
5378135 [L2] Cache Allocate: addr = 7b1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5378145 [L1] Cache Allocate: addr = 7b1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5378145 [L1] Cache hit from L2: addr = 7b1, data = f1
5378145 [TEST] CPU read @0x672
5378155 [L1] Cache miss: addr = 672
5378235 [L2] Cache miss: addr = 672
5379125 [MEM] Mem hit: addr = 7b1, data = a0
5379135 [L2] Cache Allocate: addr = 672 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5379145 [L1] Cache Allocate: addr = 672 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5379145 [L1] Cache hit from L2: addr = 672, data = b2
5379145 [TEST] CPU read @0x016
5379155 [L1] Cache miss: addr = 016
5379235 [L2] Cache miss: addr = 016
5380125 [MEM] Mem hit: addr = 672, data = 60
5380135 [L2] Cache Allocate: addr = 016 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5380145 [L1] Cache Allocate: addr = 016 data = 7f7e7d7c7b7a79787776757473727170
5380145 [L1] Cache hit from L2: addr = 016, data = 76
5380145 [TEST] CPU read @0x0f6
5380155 [L1] Cache miss: addr = 0f6
5380235 [L2] Cache miss: addr = 0f6
5381125 [MEM] Mem hit: addr = 016, data = 00
5381135 [L2] Cache Allocate: addr = 0f6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5381145 [L1] Cache Allocate: addr = 0f6 data = 1f1e1d1c1b1a19181716151413121110
5381145 [L1] Cache hit from L2: addr = 0f6, data = 16
5381145 [TEST] CPU read @0x20b
5381155 [L1] Cache miss: addr = 20b
5381235 [L2] Cache miss: addr = 20b
5382125 [MEM] Mem hit: addr = 0f6, data = e0
5382135 [L2] Cache Allocate: addr = 20b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5382145 [L1] Cache Allocate: addr = 20b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5382145 [L1] Cache hit from L2: addr = 20b, data = eb
5382145 [TEST] CPU read @0x705
5382155 [L1] Cache miss: addr = 705
5382235 [L2] Cache miss: addr = 705
5383125 [MEM] Mem hit: addr = 20b, data = 00
5383135 [L2] Cache Allocate: addr = 705 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5383145 [L1] Cache Allocate: addr = 705 data = 0f0e0d0c0b0a09080706050403020100
5383145 [L1] Cache hit from L2: addr = 705, data = 05
5383145 [TEST] CPU read @0x6c3
5383155 [L1] Cache miss: addr = 6c3
5383235 [L2] Cache hit: addr = 6c3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5383245 [L1] Cache Allocate: addr = 6c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5383245 [L1] Cache hit from L2: addr = 6c3, data = a3
5383245 [TEST] CPU read @0x377
5383255 [L1] Cache hit: addr = 377, data = c7
5383265 [TEST] CPU read @0x055
5383275 [L1] Cache miss: addr = 055
5383335 [L2] Cache miss: addr = 055
5384125 [MEM] Mem hit: addr = 705, data = 00
5384135 [L2] Cache Allocate: addr = 055 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5384145 [L1] Cache Allocate: addr = 055 data = 1f1e1d1c1b1a19181716151413121110
5384145 [L1] Cache hit from L2: addr = 055, data = 15
5384145 [TEST] CPU read @0x42a
5384155 [L1] Cache miss: addr = 42a
5384235 [L2] Cache miss: addr = 42a
5385125 [MEM] Mem hit: addr = 055, data = 40
5385135 [L2] Cache Allocate: addr = 42a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5385145 [L1] Cache Allocate: addr = 42a data = 4f4e4d4c4b4a49484746454443424140
5385145 [L1] Cache hit from L2: addr = 42a, data = 4a
5385145 [TEST] CPU read @0x3e7
5385155 [L1] Cache miss: addr = 3e7
5385235 [L2] Cache hit: addr = 3e7, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5385245 [L1] Cache Allocate: addr = 3e7 data = 6f6e6d6c6b6a69686766656463626160
5385245 [L1] Cache hit from L2: addr = 3e7, data = 67
5385245 [TEST] CPU read @0x039
5385255 [L1] Cache miss: addr = 039
5385335 [L2] Cache miss: addr = 039
5386125 [MEM] Mem hit: addr = 42a, data = 20
5386135 [L2] Cache Allocate: addr = 039 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5386145 [L1] Cache Allocate: addr = 039 data = 3f3e3d3c3b3a39383736353433323130
5386145 [L1] Cache hit from L2: addr = 039, data = 39
5386145 [TEST] CPU read @0x48a
5386155 [L1] Cache hit: addr = 48a, data = 2a
5386165 [TEST] CPU read @0x791
5386175 [L1] Cache miss: addr = 791
5386235 [L2] Cache miss: addr = 791
5387125 [MEM] Mem hit: addr = 039, data = 20
5387135 [L2] Cache Allocate: addr = 791 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5387145 [L1] Cache Allocate: addr = 791 data = 3f3e3d3c3b3a39383736353433323130
5387145 [L1] Cache hit from L2: addr = 791, data = 31
5387145 [TEST] CPU read @0x4df
5387155 [L1] Cache miss: addr = 4df
5387235 [L2] Cache hit: addr = 4df, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5387245 [L1] Cache Allocate: addr = 4df data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5387245 [L1] Cache hit from L2: addr = 4df, data = ef
5387245 [TEST] CPU read @0x1dd
5387255 [L1] Cache miss: addr = 1dd
5387335 [L2] Cache miss: addr = 1dd
5388125 [MEM] Mem hit: addr = 791, data = 80
5388135 [L2] Cache Allocate: addr = 1dd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5388145 [L1] Cache Allocate: addr = 1dd data = 9f9e9d9c9b9a99989796959493929190
5388145 [L1] Cache hit from L2: addr = 1dd, data = 9d
5388145 [TEST] CPU read @0x225
5388155 [L1] Cache hit: addr = 225, data = e5
5388165 [TEST] CPU read @0x6a8
5388175 [L1] Cache miss: addr = 6a8
5388235 [L2] Cache miss: addr = 6a8
5389125 [MEM] Mem hit: addr = 1dd, data = c0
5389135 [L2] Cache Allocate: addr = 6a8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5389145 [L1] Cache Allocate: addr = 6a8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5389145 [L1] Cache hit from L2: addr = 6a8, data = c8
5389145 [TEST] CPU read @0x448
5389155 [L1] Cache miss: addr = 448
5389235 [L2] Cache miss: addr = 448
5390125 [MEM] Mem hit: addr = 6a8, data = a0
5390135 [L2] Cache Allocate: addr = 448 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5390145 [L1] Cache Allocate: addr = 448 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5390145 [L1] Cache hit from L2: addr = 448, data = a8
5390145 [TEST] CPU read @0x5ea
5390155 [L1] Cache miss: addr = 5ea
5390235 [L2] Cache miss: addr = 5ea
5391125 [MEM] Mem hit: addr = 448, data = 40
5391135 [L2] Cache Allocate: addr = 5ea data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5391145 [L1] Cache Allocate: addr = 5ea data = 4f4e4d4c4b4a49484746454443424140
5391145 [L1] Cache hit from L2: addr = 5ea, data = 4a
5391145 [TEST] CPU read @0x646
5391155 [L1] Cache miss: addr = 646
5391235 [L2] Cache miss: addr = 646
5392125 [MEM] Mem hit: addr = 5ea, data = e0
5392135 [L2] Cache Allocate: addr = 646 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5392145 [L1] Cache Allocate: addr = 646 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5392145 [L1] Cache hit from L2: addr = 646, data = e6
5392145 [TEST] CPU read @0x34e
5392155 [L1] Cache miss: addr = 34e
5392235 [L2] Cache miss: addr = 34e
5393125 [MEM] Mem hit: addr = 646, data = 40
5393135 [L2] Cache Allocate: addr = 34e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5393145 [L1] Cache Allocate: addr = 34e data = 4f4e4d4c4b4a49484746454443424140
5393145 [L1] Cache hit from L2: addr = 34e, data = 4e
5393145 [TEST] CPU read @0x3a8
5393155 [L1] Cache miss: addr = 3a8
5393235 [L2] Cache miss: addr = 3a8
5394125 [MEM] Mem hit: addr = 34e, data = 40
5394135 [L2] Cache Allocate: addr = 3a8 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5394145 [L1] Cache Allocate: addr = 3a8 data = 4f4e4d4c4b4a49484746454443424140
5394145 [L1] Cache hit from L2: addr = 3a8, data = 48
5394145 [TEST] CPU read @0x08a
5394155 [L1] Cache miss: addr = 08a
5394235 [L2] Cache miss: addr = 08a
5395125 [MEM] Mem hit: addr = 3a8, data = a0
5395135 [L2] Cache Allocate: addr = 08a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5395145 [L1] Cache Allocate: addr = 08a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5395145 [L1] Cache hit from L2: addr = 08a, data = aa
5395145 [TEST] CPU read @0x27c
5395155 [L1] Cache miss: addr = 27c
5395235 [L2] Cache miss: addr = 27c
5396125 [MEM] Mem hit: addr = 08a, data = 80
5396135 [L2] Cache Allocate: addr = 27c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5396145 [L1] Cache Allocate: addr = 27c data = 9f9e9d9c9b9a99989796959493929190
5396145 [L1] Cache hit from L2: addr = 27c, data = 9c
5396145 [TEST] CPU read @0x4f4
5396155 [L1] Cache miss: addr = 4f4
5396235 [L2] Cache hit: addr = 4f4, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5396245 [L1] Cache Allocate: addr = 4f4 data = 8f8e8d8c8b8a89888786858483828180
5396245 [L1] Cache hit from L2: addr = 4f4, data = 84
5396245 [TEST] CPU read @0x637
5396255 [L1] Cache miss: addr = 637
5396335 [L2] Cache miss: addr = 637
5397125 [MEM] Mem hit: addr = 27c, data = 60
5397135 [L2] Cache Allocate: addr = 637 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5397145 [L1] Cache Allocate: addr = 637 data = 7f7e7d7c7b7a79787776757473727170
5397145 [L1] Cache hit from L2: addr = 637, data = 77
5397145 [TEST] CPU read @0x2d2
5397155 [L1] Cache miss: addr = 2d2
5397235 [L2] Cache miss: addr = 2d2
5398125 [MEM] Mem hit: addr = 637, data = 20
5398135 [L2] Cache Allocate: addr = 2d2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5398145 [L1] Cache Allocate: addr = 2d2 data = 3f3e3d3c3b3a39383736353433323130
5398145 [L1] Cache hit from L2: addr = 2d2, data = 32
5398145 [TEST] CPU read @0x530
5398155 [L1] Cache miss: addr = 530
5398235 [L2] Cache miss: addr = 530
5399125 [MEM] Mem hit: addr = 2d2, data = c0
5399135 [L2] Cache Allocate: addr = 530 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5399145 [L1] Cache Allocate: addr = 530 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5399145 [L1] Cache hit from L2: addr = 530, data = d0
5399145 [TEST] CPU read @0x0c5
5399155 [L1] Cache miss: addr = 0c5
5399235 [L2] Cache miss: addr = 0c5
5400125 [MEM] Mem hit: addr = 530, data = 20
5400135 [L2] Cache Allocate: addr = 0c5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5400145 [L1] Cache Allocate: addr = 0c5 data = 2f2e2d2c2b2a29282726252423222120
5400145 [L1] Cache hit from L2: addr = 0c5, data = 25
5400145 [TEST] CPU read @0x69d
5400155 [L1] Cache hit: addr = 69d, data = bd
5400165 [TEST] CPU read @0x5ef
5400175 [L1] Cache miss: addr = 5ef
5400235 [L2] Cache miss: addr = 5ef
5401125 [MEM] Mem hit: addr = 0c5, data = c0
5401135 [L2] Cache Allocate: addr = 5ef data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5401145 [L1] Cache Allocate: addr = 5ef data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5401145 [L1] Cache hit from L2: addr = 5ef, data = cf
5401145 [TEST] CPU read @0x219
5401155 [L1] Cache miss: addr = 219
5401235 [L2] Cache miss: addr = 219
5402125 [MEM] Mem hit: addr = 5ef, data = e0
5402135 [L2] Cache Allocate: addr = 219 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5402145 [L1] Cache Allocate: addr = 219 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5402145 [L1] Cache hit from L2: addr = 219, data = f9
5402145 [TEST] CPU read @0x4e4
5402155 [L1] Cache miss: addr = 4e4
5402235 [L2] Cache hit: addr = 4e4, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5402245 [L1] Cache Allocate: addr = 4e4 data = 8f8e8d8c8b8a89888786858483828180
5402245 [L1] Cache hit from L2: addr = 4e4, data = 84
5402245 [TEST] CPU read @0x6ca
5402255 [L1] Cache miss: addr = 6ca
5402335 [L2] Cache hit: addr = 6ca, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5402345 [L1] Cache Allocate: addr = 6ca data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5402345 [L1] Cache hit from L2: addr = 6ca, data = aa
5402345 [TEST] CPU read @0x504
5402355 [L1] Cache miss: addr = 504
5402435 [L2] Cache miss: addr = 504
5403125 [MEM] Mem hit: addr = 219, data = 00
5403135 [L2] Cache Allocate: addr = 504 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5403145 [L1] Cache Allocate: addr = 504 data = 0f0e0d0c0b0a09080706050403020100
5403145 [L1] Cache hit from L2: addr = 504, data = 04
5403145 [TEST] CPU read @0x4c7
5403155 [L1] Cache hit: addr = 4c7, data = e7
5403165 [TEST] CPU read @0x26d
5403175 [L1] Cache miss: addr = 26d
5403235 [L2] Cache miss: addr = 26d
5404125 [MEM] Mem hit: addr = 504, data = 00
5404135 [L2] Cache Allocate: addr = 26d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5404145 [L1] Cache Allocate: addr = 26d data = 0f0e0d0c0b0a09080706050403020100
5404145 [L1] Cache hit from L2: addr = 26d, data = 0d
5404145 [TEST] CPU read @0x2a7
5404155 [L1] Cache miss: addr = 2a7
5404235 [L2] Cache miss: addr = 2a7
5405125 [MEM] Mem hit: addr = 26d, data = 60
5405135 [L2] Cache Allocate: addr = 2a7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5405145 [L1] Cache Allocate: addr = 2a7 data = 6f6e6d6c6b6a69686766656463626160
5405145 [L1] Cache hit from L2: addr = 2a7, data = 67
5405145 [TEST] CPU read @0x525
5405155 [L1] Cache miss: addr = 525
5405235 [L2] Cache miss: addr = 525
5406125 [MEM] Mem hit: addr = 2a7, data = a0
5406135 [L2] Cache Allocate: addr = 525 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5406145 [L1] Cache Allocate: addr = 525 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5406145 [L1] Cache hit from L2: addr = 525, data = a5
5406145 [TEST] CPU read @0x0a8
5406155 [L1] Cache miss: addr = 0a8
5406235 [L2] Cache miss: addr = 0a8
5407125 [MEM] Mem hit: addr = 525, data = 20
5407135 [L2] Cache Allocate: addr = 0a8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5407145 [L1] Cache Allocate: addr = 0a8 data = 2f2e2d2c2b2a29282726252423222120
5407145 [L1] Cache hit from L2: addr = 0a8, data = 28
5407145 [TEST] CPU read @0x734
5407155 [L1] Cache miss: addr = 734
5407235 [L2] Cache miss: addr = 734
5408125 [MEM] Mem hit: addr = 0a8, data = a0
5408135 [L2] Cache Allocate: addr = 734 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5408145 [L1] Cache Allocate: addr = 734 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5408145 [L1] Cache hit from L2: addr = 734, data = b4
5408145 [TEST] CPU read @0x5d4
5408155 [L1] Cache miss: addr = 5d4
5408235 [L2] Cache hit: addr = 5d4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5408245 [L1] Cache Allocate: addr = 5d4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5408245 [L1] Cache hit from L2: addr = 5d4, data = a4
5408245 [TEST] CPU read @0x030
5408255 [L1] Cache miss: addr = 030
5408335 [L2] Cache miss: addr = 030
5409125 [MEM] Mem hit: addr = 734, data = 20
5409135 [L2] Cache Allocate: addr = 030 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5409145 [L1] Cache Allocate: addr = 030 data = 3f3e3d3c3b3a39383736353433323130
5409145 [L1] Cache hit from L2: addr = 030, data = 30
5409145 [TEST] CPU read @0x38f
5409155 [L1] Cache miss: addr = 38f
5409235 [L2] Cache miss: addr = 38f
5410125 [MEM] Mem hit: addr = 030, data = 20
5410135 [L2] Cache Allocate: addr = 38f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5410145 [L1] Cache Allocate: addr = 38f data = 2f2e2d2c2b2a29282726252423222120
5410145 [L1] Cache hit from L2: addr = 38f, data = 2f
5410145 [TEST] CPU read @0x7f7
5410155 [L1] Cache miss: addr = 7f7
5410235 [L2] Cache miss: addr = 7f7
5411125 [MEM] Mem hit: addr = 38f, data = 80
5411135 [L2] Cache Allocate: addr = 7f7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5411145 [L1] Cache Allocate: addr = 7f7 data = 9f9e9d9c9b9a99989796959493929190
5411145 [L1] Cache hit from L2: addr = 7f7, data = 97
5411145 [TEST] CPU read @0x42f
5411155 [L1] Cache miss: addr = 42f
5411235 [L2] Cache miss: addr = 42f
5412125 [MEM] Mem hit: addr = 7f7, data = e0
5412135 [L2] Cache Allocate: addr = 42f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5412145 [L1] Cache Allocate: addr = 42f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5412145 [L1] Cache hit from L2: addr = 42f, data = ef
5412145 [TEST] CPU read @0x6f0
5412155 [L1] Cache miss: addr = 6f0
5412235 [L2] Cache miss: addr = 6f0
5413125 [MEM] Mem hit: addr = 42f, data = 20
5413135 [L2] Cache Allocate: addr = 6f0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5413145 [L1] Cache Allocate: addr = 6f0 data = 3f3e3d3c3b3a39383736353433323130
5413145 [L1] Cache hit from L2: addr = 6f0, data = 30
5413145 [TEST] CPU read @0x529
5413155 [L1] Cache miss: addr = 529
5413235 [L2] Cache miss: addr = 529
5414125 [MEM] Mem hit: addr = 6f0, data = e0
5414135 [L2] Cache Allocate: addr = 529 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5414145 [L1] Cache Allocate: addr = 529 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5414145 [L1] Cache hit from L2: addr = 529, data = e9
5414145 [TEST] CPU read @0x502
5414155 [L1] Cache miss: addr = 502
5414235 [L2] Cache miss: addr = 502
5415125 [MEM] Mem hit: addr = 529, data = 20
5415135 [L2] Cache Allocate: addr = 502 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5415145 [L1] Cache Allocate: addr = 502 data = 2f2e2d2c2b2a29282726252423222120
5415145 [L1] Cache hit from L2: addr = 502, data = 22
5415145 [TEST] CPU read @0x25d
5415155 [L1] Cache miss: addr = 25d
5415235 [L2] Cache hit: addr = 25d, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5415245 [L1] Cache Allocate: addr = 25d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5415245 [L1] Cache hit from L2: addr = 25d, data = ed
5415245 [TEST] CPU read @0x056
5415255 [L1] Cache miss: addr = 056
5415335 [L2] Cache miss: addr = 056
5416125 [MEM] Mem hit: addr = 502, data = 00
5416135 [L2] Cache Allocate: addr = 056 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5416145 [L1] Cache Allocate: addr = 056 data = 1f1e1d1c1b1a19181716151413121110
5416145 [L1] Cache hit from L2: addr = 056, data = 16
5416145 [TEST] CPU read @0x765
5416155 [L1] Cache miss: addr = 765
5416235 [L2] Cache miss: addr = 765
5417125 [MEM] Mem hit: addr = 056, data = 40
5417135 [L2] Cache Allocate: addr = 765 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5417145 [L1] Cache Allocate: addr = 765 data = 4f4e4d4c4b4a49484746454443424140
5417145 [L1] Cache hit from L2: addr = 765, data = 45
5417145 [TEST] CPU read @0x6f5
5417155 [L1] Cache miss: addr = 6f5
5417235 [L2] Cache miss: addr = 6f5
5418125 [MEM] Mem hit: addr = 765, data = 60
5418135 [L2] Cache Allocate: addr = 6f5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5418145 [L1] Cache Allocate: addr = 6f5 data = 7f7e7d7c7b7a79787776757473727170
5418145 [L1] Cache hit from L2: addr = 6f5, data = 75
5418145 [TEST] CPU read @0x707
5418155 [L1] Cache miss: addr = 707
5418235 [L2] Cache miss: addr = 707
5419125 [MEM] Mem hit: addr = 6f5, data = e0
5419135 [L2] Cache Allocate: addr = 707 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5419145 [L1] Cache Allocate: addr = 707 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5419145 [L1] Cache hit from L2: addr = 707, data = e7
5419145 [TEST] CPU read @0x321
5419155 [L1] Cache miss: addr = 321
5419235 [L2] Cache miss: addr = 321
5420125 [MEM] Mem hit: addr = 707, data = 00
5420135 [L2] Cache Allocate: addr = 321 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5420145 [L1] Cache Allocate: addr = 321 data = 0f0e0d0c0b0a09080706050403020100
5420145 [L1] Cache hit from L2: addr = 321, data = 01
5420145 [TEST] CPU read @0x137
5420155 [L1] Cache miss: addr = 137
5420235 [L2] Cache miss: addr = 137
5421125 [MEM] Mem hit: addr = 321, data = 20
5421135 [L2] Cache Allocate: addr = 137 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5421145 [L1] Cache Allocate: addr = 137 data = 3f3e3d3c3b3a39383736353433323130
5421145 [L1] Cache hit from L2: addr = 137, data = 37
5421145 [TEST] CPU read @0x4aa
5421155 [L1] Cache miss: addr = 4aa
5421235 [L2] Cache miss: addr = 4aa
5422125 [MEM] Mem hit: addr = 137, data = 20
5422135 [L2] Cache Allocate: addr = 4aa data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5422145 [L1] Cache Allocate: addr = 4aa data = 2f2e2d2c2b2a29282726252423222120
5422145 [L1] Cache hit from L2: addr = 4aa, data = 2a
5422145 [TEST] CPU read @0x107
5422155 [L1] Cache miss: addr = 107
5422235 [L2] Cache miss: addr = 107
5423125 [MEM] Mem hit: addr = 4aa, data = a0
5423135 [L2] Cache Allocate: addr = 107 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5423145 [L1] Cache Allocate: addr = 107 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5423145 [L1] Cache hit from L2: addr = 107, data = a7
5423145 [TEST] CPU read @0x2d8
5423155 [L1] Cache miss: addr = 2d8
5423235 [L2] Cache miss: addr = 2d8
5424125 [MEM] Mem hit: addr = 107, data = 00
5424135 [L2] Cache Allocate: addr = 2d8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5424145 [L1] Cache Allocate: addr = 2d8 data = 1f1e1d1c1b1a19181716151413121110
5424145 [L1] Cache hit from L2: addr = 2d8, data = 18
5424145 [TEST] CPU read @0x2bb
5424155 [L1] Cache miss: addr = 2bb
5424235 [L2] Cache miss: addr = 2bb
5425125 [MEM] Mem hit: addr = 2d8, data = c0
5425135 [L2] Cache Allocate: addr = 2bb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5425145 [L1] Cache Allocate: addr = 2bb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5425145 [L1] Cache hit from L2: addr = 2bb, data = db
5425145 [TEST] CPU read @0x0ec
5425155 [L1] Cache miss: addr = 0ec
5425235 [L2] Cache miss: addr = 0ec
5426125 [MEM] Mem hit: addr = 2bb, data = a0
5426135 [L2] Cache Allocate: addr = 0ec data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5426145 [L1] Cache Allocate: addr = 0ec data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5426145 [L1] Cache hit from L2: addr = 0ec, data = ac
5426145 [TEST] CPU read @0x63f
5426155 [L1] Cache miss: addr = 63f
5426235 [L2] Cache miss: addr = 63f
5427125 [MEM] Mem hit: addr = 0ec, data = e0
5427135 [L2] Cache Allocate: addr = 63f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5427145 [L1] Cache Allocate: addr = 63f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5427145 [L1] Cache hit from L2: addr = 63f, data = ff
5427145 [TEST] CPU read @0x25a
5427155 [L1] Cache miss: addr = 25a
5427235 [L2] Cache hit: addr = 25a, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5427245 [L1] Cache Allocate: addr = 25a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5427245 [L1] Cache hit from L2: addr = 25a, data = ea
5427245 [TEST] CPU read @0x52e
5427255 [L1] Cache miss: addr = 52e
5427335 [L2] Cache miss: addr = 52e
5428125 [MEM] Mem hit: addr = 63f, data = 20
5428135 [L2] Cache Allocate: addr = 52e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5428145 [L1] Cache Allocate: addr = 52e data = 2f2e2d2c2b2a29282726252423222120
5428145 [L1] Cache hit from L2: addr = 52e, data = 2e
5428145 [TEST] CPU read @0x001
5428155 [L1] Cache miss: addr = 001
5428235 [L2] Cache miss: addr = 001
5429125 [MEM] Mem hit: addr = 52e, data = 20
5429135 [L2] Cache Allocate: addr = 001 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5429145 [L1] Cache Allocate: addr = 001 data = 2f2e2d2c2b2a29282726252423222120
5429145 [L1] Cache hit from L2: addr = 001, data = 21
5429145 [TEST] CPU read @0x44a
5429155 [L1] Cache miss: addr = 44a
5429235 [L2] Cache miss: addr = 44a
5430125 [MEM] Mem hit: addr = 001, data = 00
5430135 [L2] Cache Allocate: addr = 44a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5430145 [L1] Cache Allocate: addr = 44a data = 0f0e0d0c0b0a09080706050403020100
5430145 [L1] Cache hit from L2: addr = 44a, data = 0a
5430145 [TEST] CPU read @0x1f1
5430155 [L1] Cache miss: addr = 1f1
5430235 [L2] Cache miss: addr = 1f1
5431125 [MEM] Mem hit: addr = 44a, data = 40
5431135 [L2] Cache Allocate: addr = 1f1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5431145 [L1] Cache Allocate: addr = 1f1 data = 5f5e5d5c5b5a59585756555453525150
5431145 [L1] Cache hit from L2: addr = 1f1, data = 51
5431145 [TEST] CPU read @0x4aa
5431155 [L1] Cache miss: addr = 4aa
5431235 [L2] Cache miss: addr = 4aa
5432125 [MEM] Mem hit: addr = 1f1, data = e0
5432135 [L2] Cache Allocate: addr = 4aa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5432145 [L1] Cache Allocate: addr = 4aa data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5432145 [L1] Cache hit from L2: addr = 4aa, data = ea
5432145 [TEST] CPU read @0x4b6
5432155 [L1] Cache miss: addr = 4b6
5432235 [L2] Cache hit: addr = 4b6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5432245 [L1] Cache Allocate: addr = 4b6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5432245 [L1] Cache hit from L2: addr = 4b6, data = e6
5432245 [TEST] CPU read @0x5ce
5432255 [L1] Cache miss: addr = 5ce
5432335 [L2] Cache hit: addr = 5ce, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5432345 [L1] Cache Allocate: addr = 5ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5432345 [L1] Cache hit from L2: addr = 5ce, data = ae
5432345 [TEST] CPU read @0x631
5432355 [L1] Cache miss: addr = 631
5432435 [L2] Cache miss: addr = 631
5433125 [MEM] Mem hit: addr = 4aa, data = a0
5433135 [L2] Cache Allocate: addr = 631 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5433145 [L1] Cache Allocate: addr = 631 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5433145 [L1] Cache hit from L2: addr = 631, data = b1
5433145 [TEST] CPU read @0x732
5433155 [L1] Cache miss: addr = 732
5433235 [L2] Cache miss: addr = 732
5434125 [MEM] Mem hit: addr = 631, data = 20
5434135 [L2] Cache Allocate: addr = 732 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5434145 [L1] Cache Allocate: addr = 732 data = 3f3e3d3c3b3a39383736353433323130
5434145 [L1] Cache hit from L2: addr = 732, data = 32
5434145 [TEST] CPU read @0x1ee
5434155 [L1] Cache miss: addr = 1ee
5434235 [L2] Cache miss: addr = 1ee
5435125 [MEM] Mem hit: addr = 732, data = 20
5435135 [L2] Cache Allocate: addr = 1ee data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5435145 [L1] Cache Allocate: addr = 1ee data = 2f2e2d2c2b2a29282726252423222120
5435145 [L1] Cache hit from L2: addr = 1ee, data = 2e
5435145 [TEST] CPU read @0x692
5435155 [L1] Cache hit: addr = 692, data = b2
5435165 [TEST] CPU read @0x083
5435175 [L1] Cache miss: addr = 083
5435235 [L2] Cache miss: addr = 083
5436125 [MEM] Mem hit: addr = 1ee, data = e0
5436135 [L2] Cache Allocate: addr = 083 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5436145 [L1] Cache Allocate: addr = 083 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5436145 [L1] Cache hit from L2: addr = 083, data = e3
5436145 [TEST] CPU read @0x7ec
5436155 [L1] Cache miss: addr = 7ec
5436235 [L2] Cache miss: addr = 7ec
5437125 [MEM] Mem hit: addr = 083, data = 80
5437135 [L2] Cache Allocate: addr = 7ec data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5437145 [L1] Cache Allocate: addr = 7ec data = 8f8e8d8c8b8a89888786858483828180
5437145 [L1] Cache hit from L2: addr = 7ec, data = 8c
5437145 [TEST] CPU read @0x757
5437155 [L1] Cache miss: addr = 757
5437235 [L2] Cache miss: addr = 757
5438125 [MEM] Mem hit: addr = 7ec, data = e0
5438135 [L2] Cache Allocate: addr = 757 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5438145 [L1] Cache Allocate: addr = 757 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5438145 [L1] Cache hit from L2: addr = 757, data = f7
5438145 [TEST] CPU read @0x426
5438155 [L1] Cache miss: addr = 426
5438235 [L2] Cache miss: addr = 426
5439125 [MEM] Mem hit: addr = 757, data = 40
5439135 [L2] Cache Allocate: addr = 426 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5439145 [L1] Cache Allocate: addr = 426 data = 4f4e4d4c4b4a49484746454443424140
5439145 [L1] Cache hit from L2: addr = 426, data = 46
5439145 [TEST] CPU read @0x5b1
5439155 [L1] Cache hit: addr = 5b1, data = 91
5439165 [TEST] CPU read @0x119
5439175 [L1] Cache miss: addr = 119
5439235 [L2] Cache miss: addr = 119
5440125 [MEM] Mem hit: addr = 426, data = 20
5440135 [L2] Cache Allocate: addr = 119 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5440145 [L1] Cache Allocate: addr = 119 data = 3f3e3d3c3b3a39383736353433323130
5440145 [L1] Cache hit from L2: addr = 119, data = 39
5440145 [TEST] CPU read @0x366
5440155 [L1] Cache hit: addr = 366, data = c6
5440165 [TEST] CPU read @0x042
5440175 [L1] Cache miss: addr = 042
5440235 [L2] Cache miss: addr = 042
5441125 [MEM] Mem hit: addr = 119, data = 00
5441135 [L2] Cache Allocate: addr = 042 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5441145 [L1] Cache Allocate: addr = 042 data = 0f0e0d0c0b0a09080706050403020100
5441145 [L1] Cache hit from L2: addr = 042, data = 02
5441145 [TEST] CPU read @0x44b
5441155 [L1] Cache miss: addr = 44b
5441235 [L2] Cache miss: addr = 44b
5442125 [MEM] Mem hit: addr = 042, data = 40
5442135 [L2] Cache Allocate: addr = 44b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5442145 [L1] Cache Allocate: addr = 44b data = 4f4e4d4c4b4a49484746454443424140
5442145 [L1] Cache hit from L2: addr = 44b, data = 4b
5442145 [TEST] CPU read @0x6b3
5442155 [L1] Cache miss: addr = 6b3
5442235 [L2] Cache miss: addr = 6b3
5443125 [MEM] Mem hit: addr = 44b, data = 40
5443135 [L2] Cache Allocate: addr = 6b3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5443145 [L1] Cache Allocate: addr = 6b3 data = 5f5e5d5c5b5a59585756555453525150
5443145 [L1] Cache hit from L2: addr = 6b3, data = 53
5443145 [TEST] CPU read @0x01e
5443155 [L1] Cache miss: addr = 01e
5443235 [L2] Cache miss: addr = 01e
5444125 [MEM] Mem hit: addr = 6b3, data = a0
5444135 [L2] Cache Allocate: addr = 01e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5444145 [L1] Cache Allocate: addr = 01e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5444145 [L1] Cache hit from L2: addr = 01e, data = be
5444145 [TEST] CPU read @0x1a1
5444155 [L1] Cache miss: addr = 1a1
5444235 [L2] Cache miss: addr = 1a1
5445125 [MEM] Mem hit: addr = 01e, data = 00
5445135 [L2] Cache Allocate: addr = 1a1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5445145 [L1] Cache Allocate: addr = 1a1 data = 0f0e0d0c0b0a09080706050403020100
5445145 [L1] Cache hit from L2: addr = 1a1, data = 01
5445145 [TEST] CPU read @0x640
5445155 [L1] Cache miss: addr = 640
5445235 [L2] Cache miss: addr = 640
5446125 [MEM] Mem hit: addr = 1a1, data = a0
5446135 [L2] Cache Allocate: addr = 640 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5446145 [L1] Cache Allocate: addr = 640 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5446145 [L1] Cache hit from L2: addr = 640, data = a0
5446145 [TEST] CPU read @0x12e
5446155 [L1] Cache miss: addr = 12e
5446235 [L2] Cache miss: addr = 12e
5447125 [MEM] Mem hit: addr = 640, data = 40
5447135 [L2] Cache Allocate: addr = 12e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5447145 [L1] Cache Allocate: addr = 12e data = 4f4e4d4c4b4a49484746454443424140
5447145 [L1] Cache hit from L2: addr = 12e, data = 4e
5447145 [TEST] CPU read @0x7c9
5447155 [L1] Cache miss: addr = 7c9
5447235 [L2] Cache hit: addr = 7c9, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5447245 [L1] Cache Allocate: addr = 7c9 data = 4f4e4d4c4b4a49484746454443424140
5447245 [L1] Cache hit from L2: addr = 7c9, data = 49
5447245 [TEST] CPU read @0x38d
5447255 [L1] Cache miss: addr = 38d
5447335 [L2] Cache miss: addr = 38d
5448125 [MEM] Mem hit: addr = 12e, data = 20
5448135 [L2] Cache Allocate: addr = 38d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5448145 [L1] Cache Allocate: addr = 38d data = 2f2e2d2c2b2a29282726252423222120
5448145 [L1] Cache hit from L2: addr = 38d, data = 2d
5448145 [TEST] CPU read @0x278
5448155 [L1] Cache miss: addr = 278
5448235 [L2] Cache miss: addr = 278
5449125 [MEM] Mem hit: addr = 38d, data = 80
5449135 [L2] Cache Allocate: addr = 278 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5449145 [L1] Cache Allocate: addr = 278 data = 9f9e9d9c9b9a99989796959493929190
5449145 [L1] Cache hit from L2: addr = 278, data = 98
5449145 [TEST] CPU read @0x75d
5449155 [L1] Cache miss: addr = 75d
5449235 [L2] Cache miss: addr = 75d
5450125 [MEM] Mem hit: addr = 278, data = 60
5450135 [L2] Cache Allocate: addr = 75d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5450145 [L1] Cache Allocate: addr = 75d data = 7f7e7d7c7b7a79787776757473727170
5450145 [L1] Cache hit from L2: addr = 75d, data = 7d
5450145 [TEST] CPU read @0x638
5450155 [L1] Cache miss: addr = 638
5450235 [L2] Cache miss: addr = 638
5451125 [MEM] Mem hit: addr = 75d, data = 40
5451135 [L2] Cache Allocate: addr = 638 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5451145 [L1] Cache Allocate: addr = 638 data = 5f5e5d5c5b5a59585756555453525150
5451145 [L1] Cache hit from L2: addr = 638, data = 58
5451145 [TEST] CPU read @0x7cf
5451155 [L1] Cache miss: addr = 7cf
5451235 [L2] Cache hit: addr = 7cf, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5451245 [L1] Cache Allocate: addr = 7cf data = 4f4e4d4c4b4a49484746454443424140
5451245 [L1] Cache hit from L2: addr = 7cf, data = 4f
5451245 [TEST] CPU read @0x2e0
5451255 [L1] Cache hit: addr = 2e0, data = c0
5451265 [TEST] CPU read @0x1db
5451275 [L1] Cache miss: addr = 1db
5451335 [L2] Cache miss: addr = 1db
5452125 [MEM] Mem hit: addr = 638, data = 20
5452135 [L2] Cache Allocate: addr = 1db data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5452145 [L1] Cache Allocate: addr = 1db data = 3f3e3d3c3b3a39383736353433323130
5452145 [L1] Cache hit from L2: addr = 1db, data = 3b
5452145 [TEST] CPU read @0x69b
5452155 [L1] Cache hit: addr = 69b, data = bb
5452165 [TEST] CPU read @0x23c
5452175 [L1] Cache miss: addr = 23c
5452235 [L2] Cache hit: addr = 23c, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5452245 [L1] Cache Allocate: addr = 23c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5452245 [L1] Cache hit from L2: addr = 23c, data = ec
5452245 [TEST] CPU read @0x49a
5452255 [L1] Cache miss: addr = 49a
5452335 [L2] Cache hit: addr = 49a, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5452345 [L1] Cache Allocate: addr = 49a data = 2f2e2d2c2b2a29282726252423222120
5452345 [L1] Cache hit from L2: addr = 49a, data = 2a
5452345 [TEST] CPU read @0x610
5452355 [L1] Cache miss: addr = 610
5452435 [L2] Cache miss: addr = 610
5453125 [MEM] Mem hit: addr = 1db, data = c0
5453135 [L2] Cache Allocate: addr = 610 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5453145 [L1] Cache Allocate: addr = 610 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5453145 [L1] Cache hit from L2: addr = 610, data = d0
5453145 [TEST] CPU read @0x197
5453155 [L1] Cache miss: addr = 197
5453235 [L2] Cache miss: addr = 197
5454125 [MEM] Mem hit: addr = 610, data = 00
5454135 [L2] Cache Allocate: addr = 197 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5454145 [L1] Cache Allocate: addr = 197 data = 1f1e1d1c1b1a19181716151413121110
5454145 [L1] Cache hit from L2: addr = 197, data = 17
5454145 [TEST] CPU read @0x0a5
5454155 [L1] Cache miss: addr = 0a5
5454235 [L2] Cache miss: addr = 0a5
5455125 [MEM] Mem hit: addr = 197, data = 80
5455135 [L2] Cache Allocate: addr = 0a5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5455145 [L1] Cache Allocate: addr = 0a5 data = 8f8e8d8c8b8a89888786858483828180
5455145 [L1] Cache hit from L2: addr = 0a5, data = 85
5455145 [TEST] CPU read @0x1d3
5455155 [L1] Cache miss: addr = 1d3
5455235 [L2] Cache miss: addr = 1d3
5456125 [MEM] Mem hit: addr = 0a5, data = a0
5456135 [L2] Cache Allocate: addr = 1d3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5456145 [L1] Cache Allocate: addr = 1d3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5456145 [L1] Cache hit from L2: addr = 1d3, data = b3
5456145 [TEST] CPU read @0x62d
5456155 [L1] Cache miss: addr = 62d
5456235 [L2] Cache miss: addr = 62d
5457125 [MEM] Mem hit: addr = 1d3, data = c0
5457135 [L2] Cache Allocate: addr = 62d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5457145 [L1] Cache Allocate: addr = 62d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5457145 [L1] Cache hit from L2: addr = 62d, data = cd
5457145 [TEST] CPU read @0x09f
5457155 [L1] Cache miss: addr = 09f
5457235 [L2] Cache miss: addr = 09f
5458125 [MEM] Mem hit: addr = 62d, data = 20
5458135 [L2] Cache Allocate: addr = 09f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5458145 [L1] Cache Allocate: addr = 09f data = 3f3e3d3c3b3a39383736353433323130
5458145 [L1] Cache hit from L2: addr = 09f, data = 3f
5458145 [TEST] CPU read @0x148
5458155 [L1] Cache miss: addr = 148
5458235 [L2] Cache miss: addr = 148
5459125 [MEM] Mem hit: addr = 09f, data = 80
5459135 [L2] Cache Allocate: addr = 148 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5459145 [L1] Cache Allocate: addr = 148 data = 8f8e8d8c8b8a89888786858483828180
5459145 [L1] Cache hit from L2: addr = 148, data = 88
5459145 [TEST] CPU read @0x3f4
5459155 [L1] Cache hit: addr = 3f4, data = 74
5459165 [TEST] CPU read @0x52c
5459175 [L1] Cache miss: addr = 52c
5459235 [L2] Cache miss: addr = 52c
5460125 [MEM] Mem hit: addr = 148, data = 40
5460135 [L2] Cache Allocate: addr = 52c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5460145 [L1] Cache Allocate: addr = 52c data = 4f4e4d4c4b4a49484746454443424140
5460145 [L1] Cache hit from L2: addr = 52c, data = 4c
5460145 [TEST] CPU read @0x53d
5460155 [L1] Cache miss: addr = 53d
5460235 [L2] Cache hit: addr = 53d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5460245 [L1] Cache Allocate: addr = 53d data = 4f4e4d4c4b4a49484746454443424140
5460245 [L1] Cache hit from L2: addr = 53d, data = 4d
5460245 [TEST] CPU read @0x591
5460255 [L1] Cache miss: addr = 591
5460335 [L2] Cache miss: addr = 591
5461125 [MEM] Mem hit: addr = 52c, data = 20
5461135 [L2] Cache Allocate: addr = 591 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5461145 [L1] Cache Allocate: addr = 591 data = 3f3e3d3c3b3a39383736353433323130
5461145 [L1] Cache hit from L2: addr = 591, data = 31
5461145 [TEST] CPU read @0x29e
5461155 [L1] Cache miss: addr = 29e
5461235 [L2] Cache miss: addr = 29e
5462125 [MEM] Mem hit: addr = 591, data = 80
5462135 [L2] Cache Allocate: addr = 29e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5462145 [L1] Cache Allocate: addr = 29e data = 9f9e9d9c9b9a99989796959493929190
5462145 [L1] Cache hit from L2: addr = 29e, data = 9e
5462145 [TEST] CPU read @0x33e
5462155 [L1] Cache miss: addr = 33e
5462235 [L2] Cache miss: addr = 33e
5463125 [MEM] Mem hit: addr = 29e, data = 80
5463135 [L2] Cache Allocate: addr = 33e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5463145 [L1] Cache Allocate: addr = 33e data = 9f9e9d9c9b9a99989796959493929190
5463145 [L1] Cache hit from L2: addr = 33e, data = 9e
5463145 [TEST] CPU read @0x651
5463155 [L1] Cache miss: addr = 651
5463235 [L2] Cache miss: addr = 651
5464125 [MEM] Mem hit: addr = 33e, data = 20
5464135 [L2] Cache Allocate: addr = 651 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5464145 [L1] Cache Allocate: addr = 651 data = 3f3e3d3c3b3a39383736353433323130
5464145 [L1] Cache hit from L2: addr = 651, data = 31
5464145 [TEST] CPU read @0x659
5464155 [L1] Cache hit: addr = 659, data = 39
5464165 [TEST] CPU read @0x135
5464175 [L1] Cache miss: addr = 135
5464235 [L2] Cache miss: addr = 135
5465125 [MEM] Mem hit: addr = 651, data = 40
5465135 [L2] Cache Allocate: addr = 135 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5465145 [L1] Cache Allocate: addr = 135 data = 5f5e5d5c5b5a59585756555453525150
5465145 [L1] Cache hit from L2: addr = 135, data = 55
5465145 [TEST] CPU read @0x0a6
5465155 [L1] Cache miss: addr = 0a6
5465235 [L2] Cache miss: addr = 0a6
5466125 [MEM] Mem hit: addr = 135, data = 20
5466135 [L2] Cache Allocate: addr = 0a6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5466145 [L1] Cache Allocate: addr = 0a6 data = 2f2e2d2c2b2a29282726252423222120
5466145 [L1] Cache hit from L2: addr = 0a6, data = 26
5466145 [TEST] CPU read @0x4e9
5466155 [L1] Cache miss: addr = 4e9
5466235 [L2] Cache hit: addr = 4e9, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5466245 [L1] Cache Allocate: addr = 4e9 data = 8f8e8d8c8b8a89888786858483828180
5466245 [L1] Cache hit from L2: addr = 4e9, data = 89
5466245 [TEST] CPU read @0x460
5466255 [L1] Cache miss: addr = 460
5466335 [L2] Cache miss: addr = 460
5467125 [MEM] Mem hit: addr = 0a6, data = a0
5467135 [L2] Cache Allocate: addr = 460 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5467145 [L1] Cache Allocate: addr = 460 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5467145 [L1] Cache hit from L2: addr = 460, data = a0
5467145 [TEST] CPU read @0x06a
5467155 [L1] Cache miss: addr = 06a
5467235 [L2] Cache miss: addr = 06a
5468125 [MEM] Mem hit: addr = 460, data = 60
5468135 [L2] Cache Allocate: addr = 06a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5468145 [L1] Cache Allocate: addr = 06a data = 6f6e6d6c6b6a69686766656463626160
5468145 [L1] Cache hit from L2: addr = 06a, data = 6a
5468145 [TEST] CPU read @0x67a
5468155 [L1] Cache miss: addr = 67a
5468235 [L2] Cache miss: addr = 67a
5469125 [MEM] Mem hit: addr = 06a, data = 60
5469135 [L2] Cache Allocate: addr = 67a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5469145 [L1] Cache Allocate: addr = 67a data = 7f7e7d7c7b7a79787776757473727170
5469145 [L1] Cache hit from L2: addr = 67a, data = 7a
5469145 [TEST] CPU read @0x1c5
5469155 [L1] Cache miss: addr = 1c5
5469235 [L2] Cache miss: addr = 1c5
5470125 [MEM] Mem hit: addr = 67a, data = 60
5470135 [L2] Cache Allocate: addr = 1c5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5470145 [L1] Cache Allocate: addr = 1c5 data = 6f6e6d6c6b6a69686766656463626160
5470145 [L1] Cache hit from L2: addr = 1c5, data = 65
5470145 [TEST] CPU read @0x52a
5470155 [L1] Cache miss: addr = 52a
5470235 [L2] Cache miss: addr = 52a
5471125 [MEM] Mem hit: addr = 1c5, data = c0
5471135 [L2] Cache Allocate: addr = 52a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5471145 [L1] Cache Allocate: addr = 52a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5471145 [L1] Cache hit from L2: addr = 52a, data = ca
5471145 [TEST] CPU read @0x483
5471155 [L1] Cache hit: addr = 483, data = 23
5471165 [TEST] CPU read @0x43b
5471175 [L1] Cache miss: addr = 43b
5471235 [L2] Cache miss: addr = 43b
5472125 [MEM] Mem hit: addr = 52a, data = 20
5472135 [L2] Cache Allocate: addr = 43b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5472145 [L1] Cache Allocate: addr = 43b data = 3f3e3d3c3b3a39383736353433323130
5472145 [L1] Cache hit from L2: addr = 43b, data = 3b
5472145 [TEST] CPU read @0x621
5472155 [L1] Cache miss: addr = 621
5472235 [L2] Cache miss: addr = 621
5473125 [MEM] Mem hit: addr = 43b, data = 20
5473135 [L2] Cache Allocate: addr = 621 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5473145 [L1] Cache Allocate: addr = 621 data = 2f2e2d2c2b2a29282726252423222120
5473145 [L1] Cache hit from L2: addr = 621, data = 21
5473145 [TEST] CPU read @0x614
5473155 [L1] Cache miss: addr = 614
5473235 [L2] Cache miss: addr = 614
5474125 [MEM] Mem hit: addr = 621, data = 20
5474135 [L2] Cache Allocate: addr = 614 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5474145 [L1] Cache Allocate: addr = 614 data = 3f3e3d3c3b3a39383736353433323130
5474145 [L1] Cache hit from L2: addr = 614, data = 34
5474145 [TEST] CPU read @0x0ca
5474155 [L1] Cache miss: addr = 0ca
5474235 [L2] Cache miss: addr = 0ca
5475125 [MEM] Mem hit: addr = 614, data = 00
5475135 [L2] Cache Allocate: addr = 0ca data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5475145 [L1] Cache Allocate: addr = 0ca data = 0f0e0d0c0b0a09080706050403020100
5475145 [L1] Cache hit from L2: addr = 0ca, data = 0a
5475145 [TEST] CPU read @0x2c7
5475155 [L1] Cache miss: addr = 2c7
5475235 [L2] Cache miss: addr = 2c7
5476125 [MEM] Mem hit: addr = 0ca, data = c0
5476135 [L2] Cache Allocate: addr = 2c7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5476145 [L1] Cache Allocate: addr = 2c7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5476145 [L1] Cache hit from L2: addr = 2c7, data = c7
5476145 [TEST] CPU read @0x5de
5476155 [L1] Cache miss: addr = 5de
5476235 [L2] Cache hit: addr = 5de, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5476245 [L1] Cache Allocate: addr = 5de data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5476245 [L1] Cache hit from L2: addr = 5de, data = ae
5476245 [TEST] CPU read @0x0c0
5476255 [L1] Cache miss: addr = 0c0
5476335 [L2] Cache miss: addr = 0c0
5477125 [MEM] Mem hit: addr = 2c7, data = c0
5477135 [L2] Cache Allocate: addr = 0c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5477145 [L1] Cache Allocate: addr = 0c0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5477145 [L1] Cache hit from L2: addr = 0c0, data = c0
5477145 [TEST] CPU read @0x1f5
5477155 [L1] Cache miss: addr = 1f5
5477235 [L2] Cache miss: addr = 1f5
5478125 [MEM] Mem hit: addr = 0c0, data = c0
5478135 [L2] Cache Allocate: addr = 1f5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5478145 [L1] Cache Allocate: addr = 1f5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5478145 [L1] Cache hit from L2: addr = 1f5, data = d5
5478145 [TEST] CPU read @0x68c
5478155 [L1] Cache miss: addr = 68c
5478235 [L2] Cache miss: addr = 68c
5479125 [MEM] Mem hit: addr = 1f5, data = e0
5479135 [L2] Cache Allocate: addr = 68c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5479145 [L1] Cache Allocate: addr = 68c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5479145 [L1] Cache hit from L2: addr = 68c, data = ec
5479145 [TEST] CPU read @0x49c
5479155 [L1] Cache miss: addr = 49c
5479235 [L2] Cache hit: addr = 49c, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5479245 [L1] Cache Allocate: addr = 49c data = 2f2e2d2c2b2a29282726252423222120
5479245 [L1] Cache hit from L2: addr = 49c, data = 2c
5479245 [TEST] CPU read @0x594
5479255 [L1] Cache miss: addr = 594
5479335 [L2] Cache miss: addr = 594
5480125 [MEM] Mem hit: addr = 68c, data = 80
5480135 [L2] Cache Allocate: addr = 594 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5480145 [L1] Cache Allocate: addr = 594 data = 9f9e9d9c9b9a99989796959493929190
5480145 [L1] Cache hit from L2: addr = 594, data = 94
5480145 [TEST] CPU read @0x2dd
5480155 [L1] Cache miss: addr = 2dd
5480235 [L2] Cache miss: addr = 2dd
5481125 [MEM] Mem hit: addr = 594, data = 80
5481135 [L2] Cache Allocate: addr = 2dd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5481145 [L1] Cache Allocate: addr = 2dd data = 9f9e9d9c9b9a99989796959493929190
5481145 [L1] Cache hit from L2: addr = 2dd, data = 9d
5481145 [TEST] CPU read @0x48c
5481155 [L1] Cache hit: addr = 48c, data = 2c
5481165 [TEST] CPU read @0x2e9
5481175 [L1] Cache hit: addr = 2e9, data = c9
5481185 [TEST] CPU read @0x291
5481195 [L1] Cache miss: addr = 291
5481235 [L2] Cache miss: addr = 291
5482125 [MEM] Mem hit: addr = 2dd, data = c0
5482135 [L2] Cache Allocate: addr = 291 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5482145 [L1] Cache Allocate: addr = 291 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5482145 [L1] Cache hit from L2: addr = 291, data = d1
5482145 [TEST] CPU read @0x262
5482155 [L1] Cache miss: addr = 262
5482235 [L2] Cache miss: addr = 262
5483125 [MEM] Mem hit: addr = 291, data = 80
5483135 [L2] Cache Allocate: addr = 262 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5483145 [L1] Cache Allocate: addr = 262 data = 8f8e8d8c8b8a89888786858483828180
5483145 [L1] Cache hit from L2: addr = 262, data = 82
5483145 [TEST] CPU read @0x111
5483155 [L1] Cache miss: addr = 111
5483235 [L2] Cache miss: addr = 111
5484125 [MEM] Mem hit: addr = 262, data = 60
5484135 [L2] Cache Allocate: addr = 111 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5484145 [L1] Cache Allocate: addr = 111 data = 7f7e7d7c7b7a79787776757473727170
5484145 [L1] Cache hit from L2: addr = 111, data = 71
5484145 [TEST] CPU read @0x40d
5484155 [L1] Cache miss: addr = 40d
5484235 [L2] Cache miss: addr = 40d
5485125 [MEM] Mem hit: addr = 111, data = 00
5485135 [L2] Cache Allocate: addr = 40d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5485145 [L1] Cache Allocate: addr = 40d data = 0f0e0d0c0b0a09080706050403020100
5485145 [L1] Cache hit from L2: addr = 40d, data = 0d
5485145 [TEST] CPU read @0x432
5485155 [L1] Cache miss: addr = 432
5485235 [L2] Cache miss: addr = 432
5486125 [MEM] Mem hit: addr = 40d, data = 00
5486135 [L2] Cache Allocate: addr = 432 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5486145 [L1] Cache Allocate: addr = 432 data = 1f1e1d1c1b1a19181716151413121110
5486145 [L1] Cache hit from L2: addr = 432, data = 12
5486145 [TEST] CPU read @0x0ce
5486155 [L1] Cache miss: addr = 0ce
5486235 [L2] Cache miss: addr = 0ce
5487125 [MEM] Mem hit: addr = 432, data = 20
5487135 [L2] Cache Allocate: addr = 0ce data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5487145 [L1] Cache Allocate: addr = 0ce data = 2f2e2d2c2b2a29282726252423222120
5487145 [L1] Cache hit from L2: addr = 0ce, data = 2e
5487145 [TEST] CPU read @0x698
5487155 [L1] Cache hit: addr = 698, data = b8
5487165 [TEST] CPU read @0x49b
5487175 [L1] Cache miss: addr = 49b
5487235 [L2] Cache hit: addr = 49b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5487245 [L1] Cache Allocate: addr = 49b data = 2f2e2d2c2b2a29282726252423222120
5487245 [L1] Cache hit from L2: addr = 49b, data = 2b
5487245 [TEST] CPU read @0x57f
5487255 [L1] Cache miss: addr = 57f
5487335 [L2] Cache miss: addr = 57f
5488125 [MEM] Mem hit: addr = 0ce, data = c0
5488135 [L2] Cache Allocate: addr = 57f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5488145 [L1] Cache Allocate: addr = 57f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5488145 [L1] Cache hit from L2: addr = 57f, data = df
5488145 [TEST] CPU read @0x694
5488155 [L1] Cache hit: addr = 694, data = b4
5488165 [TEST] CPU read @0x0ef
5488175 [L1] Cache miss: addr = 0ef
5488235 [L2] Cache miss: addr = 0ef
5489125 [MEM] Mem hit: addr = 57f, data = 60
5489135 [L2] Cache Allocate: addr = 0ef data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5489145 [L1] Cache Allocate: addr = 0ef data = 6f6e6d6c6b6a69686766656463626160
5489145 [L1] Cache hit from L2: addr = 0ef, data = 6f
5489145 [TEST] CPU read @0x151
5489155 [L1] Cache miss: addr = 151
5489235 [L2] Cache miss: addr = 151
5490125 [MEM] Mem hit: addr = 0ef, data = e0
5490135 [L2] Cache Allocate: addr = 151 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5490145 [L1] Cache Allocate: addr = 151 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5490145 [L1] Cache hit from L2: addr = 151, data = f1
5490145 [TEST] CPU read @0x025
5490155 [L1] Cache miss: addr = 025
5490235 [L2] Cache miss: addr = 025
5491125 [MEM] Mem hit: addr = 151, data = 40
5491135 [L2] Cache Allocate: addr = 025 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5491145 [L1] Cache Allocate: addr = 025 data = 4f4e4d4c4b4a49484746454443424140
5491145 [L1] Cache hit from L2: addr = 025, data = 45
5491145 [TEST] CPU read @0x3bd
5491155 [L1] Cache miss: addr = 3bd
5491235 [L2] Cache miss: addr = 3bd
5492125 [MEM] Mem hit: addr = 025, data = 20
5492135 [L2] Cache Allocate: addr = 3bd data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5492145 [L1] Cache Allocate: addr = 3bd data = 3f3e3d3c3b3a39383736353433323130
5492145 [L1] Cache hit from L2: addr = 3bd, data = 3d
5492145 [TEST] CPU read @0x7e8
5492155 [L1] Cache miss: addr = 7e8
5492235 [L2] Cache miss: addr = 7e8
5493125 [MEM] Mem hit: addr = 3bd, data = a0
5493135 [L2] Cache Allocate: addr = 7e8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5493145 [L1] Cache Allocate: addr = 7e8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5493145 [L1] Cache hit from L2: addr = 7e8, data = a8
5493145 [TEST] CPU read @0x16b
5493155 [L1] Cache miss: addr = 16b
5493235 [L2] Cache hit: addr = 16b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5493245 [L1] Cache Allocate: addr = 16b data = 4f4e4d4c4b4a49484746454443424140
5493245 [L1] Cache hit from L2: addr = 16b, data = 4b
5493245 [TEST] CPU read @0x4b5
5493255 [L1] Cache miss: addr = 4b5
5493335 [L2] Cache miss: addr = 4b5
5494125 [MEM] Mem hit: addr = 7e8, data = e0
5494135 [L2] Cache Allocate: addr = 4b5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5494145 [L1] Cache Allocate: addr = 4b5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5494145 [L1] Cache hit from L2: addr = 4b5, data = f5
5494145 [TEST] CPU read @0x4e0
5494155 [L1] Cache miss: addr = 4e0
5494235 [L2] Cache hit: addr = 4e0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5494245 [L1] Cache Allocate: addr = 4e0 data = 8f8e8d8c8b8a89888786858483828180
5494245 [L1] Cache hit from L2: addr = 4e0, data = 80
5494245 [TEST] CPU read @0x0b5
5494255 [L1] Cache miss: addr = 0b5
5494335 [L2] Cache miss: addr = 0b5
5495125 [MEM] Mem hit: addr = 4b5, data = a0
5495135 [L2] Cache Allocate: addr = 0b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5495145 [L1] Cache Allocate: addr = 0b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5495145 [L1] Cache hit from L2: addr = 0b5, data = b5
5495145 [TEST] CPU read @0x6f7
5495155 [L1] Cache miss: addr = 6f7
5495235 [L2] Cache miss: addr = 6f7
5496125 [MEM] Mem hit: addr = 0b5, data = a0
5496135 [L2] Cache Allocate: addr = 6f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5496145 [L1] Cache Allocate: addr = 6f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5496145 [L1] Cache hit from L2: addr = 6f7, data = b7
5496145 [TEST] CPU read @0x6d0
5496155 [L1] Cache hit: addr = 6d0, data = b0
5496165 [TEST] CPU read @0x7fd
5496175 [L1] Cache miss: addr = 7fd
5496235 [L2] Cache miss: addr = 7fd
5497125 [MEM] Mem hit: addr = 6f7, data = e0
5497135 [L2] Cache Allocate: addr = 7fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5497145 [L1] Cache Allocate: addr = 7fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5497145 [L1] Cache hit from L2: addr = 7fd, data = fd
5497145 [TEST] CPU read @0x44f
5497155 [L1] Cache miss: addr = 44f
5497235 [L2] Cache miss: addr = 44f
5498125 [MEM] Mem hit: addr = 7fd, data = e0
5498135 [L2] Cache Allocate: addr = 44f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5498145 [L1] Cache Allocate: addr = 44f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5498145 [L1] Cache hit from L2: addr = 44f, data = ef
5498145 [TEST] CPU read @0x14b
5498155 [L1] Cache miss: addr = 14b
5498235 [L2] Cache miss: addr = 14b
5499125 [MEM] Mem hit: addr = 44f, data = 40
5499135 [L2] Cache Allocate: addr = 14b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5499145 [L1] Cache Allocate: addr = 14b data = 4f4e4d4c4b4a49484746454443424140
5499145 [L1] Cache hit from L2: addr = 14b, data = 4b
5499145 [TEST] CPU read @0x46c
5499155 [L1] Cache miss: addr = 46c
5499235 [L2] Cache miss: addr = 46c
5500125 [MEM] Mem hit: addr = 14b, data = 40
5500135 [L2] Cache Allocate: addr = 46c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5500145 [L1] Cache Allocate: addr = 46c data = 4f4e4d4c4b4a49484746454443424140
5500145 [L1] Cache hit from L2: addr = 46c, data = 4c
5500145 [TEST] CPU read @0x710
5500155 [L1] Cache miss: addr = 710
5500235 [L2] Cache miss: addr = 710
5501125 [MEM] Mem hit: addr = 46c, data = 60
5501135 [L2] Cache Allocate: addr = 710 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5501145 [L1] Cache Allocate: addr = 710 data = 7f7e7d7c7b7a79787776757473727170
5501145 [L1] Cache hit from L2: addr = 710, data = 70
5501145 [TEST] CPU read @0x0ed
5501155 [L1] Cache miss: addr = 0ed
5501235 [L2] Cache miss: addr = 0ed
5502125 [MEM] Mem hit: addr = 710, data = 00
5502135 [L2] Cache Allocate: addr = 0ed data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5502145 [L1] Cache Allocate: addr = 0ed data = 0f0e0d0c0b0a09080706050403020100
5502145 [L1] Cache hit from L2: addr = 0ed, data = 0d
5502145 [TEST] CPU read @0x72b
5502155 [L1] Cache miss: addr = 72b
5502235 [L2] Cache miss: addr = 72b
5503125 [MEM] Mem hit: addr = 0ed, data = e0
5503135 [L2] Cache Allocate: addr = 72b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5503145 [L1] Cache Allocate: addr = 72b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5503145 [L1] Cache hit from L2: addr = 72b, data = eb
5503145 [TEST] CPU read @0x0f6
5503155 [L1] Cache miss: addr = 0f6
5503235 [L2] Cache miss: addr = 0f6
5504125 [MEM] Mem hit: addr = 72b, data = 20
5504135 [L2] Cache Allocate: addr = 0f6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5504145 [L1] Cache Allocate: addr = 0f6 data = 3f3e3d3c3b3a39383736353433323130
5504145 [L1] Cache hit from L2: addr = 0f6, data = 36
5504145 [TEST] CPU read @0x7b7
5504155 [L1] Cache miss: addr = 7b7
5504235 [L2] Cache miss: addr = 7b7
5505125 [MEM] Mem hit: addr = 0f6, data = e0
5505135 [L2] Cache Allocate: addr = 7b7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5505145 [L1] Cache Allocate: addr = 7b7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5505145 [L1] Cache hit from L2: addr = 7b7, data = f7
5505145 [TEST] CPU read @0x5fc
5505155 [L1] Cache miss: addr = 5fc
5505235 [L2] Cache miss: addr = 5fc
5506125 [MEM] Mem hit: addr = 7b7, data = a0
5506135 [L2] Cache Allocate: addr = 5fc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5506145 [L1] Cache Allocate: addr = 5fc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5506145 [L1] Cache hit from L2: addr = 5fc, data = bc
5506145 [TEST] CPU read @0x5c4
5506155 [L1] Cache miss: addr = 5c4
5506235 [L2] Cache hit: addr = 5c4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5506245 [L1] Cache Allocate: addr = 5c4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5506245 [L1] Cache hit from L2: addr = 5c4, data = a4
5506245 [TEST] CPU read @0x484
5506255 [L1] Cache hit: addr = 484, data = 24
5506265 [TEST] CPU read @0x2be
5506275 [L1] Cache miss: addr = 2be
5506335 [L2] Cache miss: addr = 2be
5507125 [MEM] Mem hit: addr = 5fc, data = e0
5507135 [L2] Cache Allocate: addr = 2be data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5507145 [L1] Cache Allocate: addr = 2be data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5507145 [L1] Cache hit from L2: addr = 2be, data = fe
5507145 [TEST] CPU read @0x595
5507155 [L1] Cache miss: addr = 595
5507235 [L2] Cache miss: addr = 595
5508125 [MEM] Mem hit: addr = 2be, data = a0
5508135 [L2] Cache Allocate: addr = 595 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5508145 [L1] Cache Allocate: addr = 595 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5508145 [L1] Cache hit from L2: addr = 595, data = b5
5508145 [TEST] CPU read @0x503
5508155 [L1] Cache miss: addr = 503
5508235 [L2] Cache miss: addr = 503
5509125 [MEM] Mem hit: addr = 595, data = 80
5509135 [L2] Cache Allocate: addr = 503 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5509145 [L1] Cache Allocate: addr = 503 data = 8f8e8d8c8b8a89888786858483828180
5509145 [L1] Cache hit from L2: addr = 503, data = 83
5509145 [TEST] CPU read @0x4c6
5509155 [L1] Cache hit: addr = 4c6, data = e6
5509165 [TEST] CPU read @0x1f2
5509175 [L1] Cache miss: addr = 1f2
5509235 [L2] Cache miss: addr = 1f2
5510125 [MEM] Mem hit: addr = 503, data = 00
5510135 [L2] Cache Allocate: addr = 1f2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5510145 [L1] Cache Allocate: addr = 1f2 data = 1f1e1d1c1b1a19181716151413121110
5510145 [L1] Cache hit from L2: addr = 1f2, data = 12
5510145 [TEST] CPU read @0x1e3
5510155 [L1] Cache miss: addr = 1e3
5510235 [L2] Cache hit: addr = 1e3, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5510245 [L1] Cache Allocate: addr = 1e3 data = 0f0e0d0c0b0a09080706050403020100
5510245 [L1] Cache hit from L2: addr = 1e3, data = 03
5510245 [TEST] CPU read @0x373
5510255 [L1] Cache hit: addr = 373, data = c3
5510265 [TEST] CPU read @0x305
5510275 [L1] Cache miss: addr = 305
5510335 [L2] Cache miss: addr = 305
5511125 [MEM] Mem hit: addr = 1f2, data = e0
5511135 [L2] Cache Allocate: addr = 305 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5511145 [L1] Cache Allocate: addr = 305 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5511145 [L1] Cache hit from L2: addr = 305, data = e5
5511145 [TEST] CPU read @0x205
5511155 [L1] Cache miss: addr = 205
5511235 [L2] Cache miss: addr = 205
5512125 [MEM] Mem hit: addr = 305, data = 00
5512135 [L2] Cache Allocate: addr = 205 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5512145 [L1] Cache Allocate: addr = 205 data = 0f0e0d0c0b0a09080706050403020100
5512145 [L1] Cache hit from L2: addr = 205, data = 05
5512145 [TEST] CPU read @0x277
5512155 [L1] Cache miss: addr = 277
5512235 [L2] Cache miss: addr = 277
5513125 [MEM] Mem hit: addr = 205, data = 00
5513135 [L2] Cache Allocate: addr = 277 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5513145 [L1] Cache Allocate: addr = 277 data = 1f1e1d1c1b1a19181716151413121110
5513145 [L1] Cache hit from L2: addr = 277, data = 17
5513145 [TEST] CPU read @0x328
5513155 [L1] Cache miss: addr = 328
5513235 [L2] Cache miss: addr = 328
5514125 [MEM] Mem hit: addr = 277, data = 60
5514135 [L2] Cache Allocate: addr = 328 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5514145 [L1] Cache Allocate: addr = 328 data = 6f6e6d6c6b6a69686766656463626160
5514145 [L1] Cache hit from L2: addr = 328, data = 68
5514145 [TEST] CPU read @0x5cb
5514155 [L1] Cache miss: addr = 5cb
5514235 [L2] Cache hit: addr = 5cb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5514245 [L1] Cache Allocate: addr = 5cb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5514245 [L1] Cache hit from L2: addr = 5cb, data = ab
5514245 [TEST] CPU read @0x5ef
5514255 [L1] Cache miss: addr = 5ef
5514335 [L2] Cache miss: addr = 5ef
5515125 [MEM] Mem hit: addr = 328, data = 20
5515135 [L2] Cache Allocate: addr = 5ef data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5515145 [L1] Cache Allocate: addr = 5ef data = 2f2e2d2c2b2a29282726252423222120
5515145 [L1] Cache hit from L2: addr = 5ef, data = 2f
5515145 [TEST] CPU read @0x502
5515155 [L1] Cache miss: addr = 502
5515235 [L2] Cache miss: addr = 502
5516125 [MEM] Mem hit: addr = 5ef, data = e0
5516135 [L2] Cache Allocate: addr = 502 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5516145 [L1] Cache Allocate: addr = 502 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5516145 [L1] Cache hit from L2: addr = 502, data = e2
5516145 [TEST] CPU read @0x2e0
5516155 [L1] Cache hit: addr = 2e0, data = c0
5516165 [TEST] CPU read @0x681
5516175 [L1] Cache miss: addr = 681
5516235 [L2] Cache miss: addr = 681
5517125 [MEM] Mem hit: addr = 502, data = 00
5517135 [L2] Cache Allocate: addr = 681 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5517145 [L1] Cache Allocate: addr = 681 data = 0f0e0d0c0b0a09080706050403020100
5517145 [L1] Cache hit from L2: addr = 681, data = 01
5517145 [TEST] CPU read @0x48f
5517155 [L1] Cache hit: addr = 48f, data = 2f
5517165 [TEST] CPU read @0x660
5517175 [L1] Cache miss: addr = 660
5517235 [L2] Cache miss: addr = 660
5518125 [MEM] Mem hit: addr = 681, data = 80
5518135 [L2] Cache Allocate: addr = 660 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5518145 [L1] Cache Allocate: addr = 660 data = 8f8e8d8c8b8a89888786858483828180
5518145 [L1] Cache hit from L2: addr = 660, data = 80
5518145 [TEST] CPU read @0x5e2
5518155 [L1] Cache miss: addr = 5e2
5518235 [L2] Cache miss: addr = 5e2
5519125 [MEM] Mem hit: addr = 660, data = 60
5519135 [L2] Cache Allocate: addr = 5e2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5519145 [L1] Cache Allocate: addr = 5e2 data = 6f6e6d6c6b6a69686766656463626160
5519145 [L1] Cache hit from L2: addr = 5e2, data = 62
5519145 [TEST] CPU read @0x4ba
5519155 [L1] Cache miss: addr = 4ba
5519235 [L2] Cache miss: addr = 4ba
5520125 [MEM] Mem hit: addr = 5e2, data = e0
5520135 [L2] Cache Allocate: addr = 4ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5520145 [L1] Cache Allocate: addr = 4ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5520145 [L1] Cache hit from L2: addr = 4ba, data = fa
5520145 [TEST] CPU read @0x4f3
5520155 [L1] Cache miss: addr = 4f3
5520235 [L2] Cache hit: addr = 4f3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5520245 [L1] Cache Allocate: addr = 4f3 data = 8f8e8d8c8b8a89888786858483828180
5520245 [L1] Cache hit from L2: addr = 4f3, data = 83
5520245 [TEST] CPU read @0x088
5520255 [L1] Cache miss: addr = 088
5520335 [L2] Cache miss: addr = 088
5521125 [MEM] Mem hit: addr = 4ba, data = a0
5521135 [L2] Cache Allocate: addr = 088 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5521145 [L1] Cache Allocate: addr = 088 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5521145 [L1] Cache hit from L2: addr = 088, data = a8
5521145 [TEST] CPU read @0x6be
5521155 [L1] Cache miss: addr = 6be
5521235 [L2] Cache miss: addr = 6be
5522125 [MEM] Mem hit: addr = 088, data = 80
5522135 [L2] Cache Allocate: addr = 6be data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5522145 [L1] Cache Allocate: addr = 6be data = 9f9e9d9c9b9a99989796959493929190
5522145 [L1] Cache hit from L2: addr = 6be, data = 9e
5522145 [TEST] CPU read @0x24f
5522155 [L1] Cache hit: addr = 24f, data = ef
5522165 [TEST] CPU read @0x312
5522175 [L1] Cache miss: addr = 312
5522235 [L2] Cache miss: addr = 312
5523125 [MEM] Mem hit: addr = 6be, data = a0
5523135 [L2] Cache Allocate: addr = 312 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5523145 [L1] Cache Allocate: addr = 312 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5523145 [L1] Cache hit from L2: addr = 312, data = b2
5523145 [TEST] CPU read @0x135
5523155 [L1] Cache miss: addr = 135
5523235 [L2] Cache miss: addr = 135
5524125 [MEM] Mem hit: addr = 312, data = 00
5524135 [L2] Cache Allocate: addr = 135 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5524145 [L1] Cache Allocate: addr = 135 data = 1f1e1d1c1b1a19181716151413121110
5524145 [L1] Cache hit from L2: addr = 135, data = 15
5524145 [TEST] CPU read @0x283
5524155 [L1] Cache miss: addr = 283
5524235 [L2] Cache miss: addr = 283
5525125 [MEM] Mem hit: addr = 135, data = 20
5525135 [L2] Cache Allocate: addr = 283 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5525145 [L1] Cache Allocate: addr = 283 data = 2f2e2d2c2b2a29282726252423222120
5525145 [L1] Cache hit from L2: addr = 283, data = 23
5525145 [TEST] CPU read @0x524
5525155 [L1] Cache miss: addr = 524
5525235 [L2] Cache miss: addr = 524
5526125 [MEM] Mem hit: addr = 283, data = 80
5526135 [L2] Cache Allocate: addr = 524 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5526145 [L1] Cache Allocate: addr = 524 data = 8f8e8d8c8b8a89888786858483828180
5526145 [L1] Cache hit from L2: addr = 524, data = 84
5526145 [TEST] CPU read @0x063
5526155 [L1] Cache miss: addr = 063
5526235 [L2] Cache miss: addr = 063
5527125 [MEM] Mem hit: addr = 524, data = 20
5527135 [L2] Cache Allocate: addr = 063 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5527145 [L1] Cache Allocate: addr = 063 data = 2f2e2d2c2b2a29282726252423222120
5527145 [L1] Cache hit from L2: addr = 063, data = 23
5527145 [TEST] CPU read @0x2df
5527155 [L1] Cache miss: addr = 2df
5527235 [L2] Cache miss: addr = 2df
5528125 [MEM] Mem hit: addr = 063, data = 60
5528135 [L2] Cache Allocate: addr = 2df data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5528145 [L1] Cache Allocate: addr = 2df data = 7f7e7d7c7b7a79787776757473727170
5528145 [L1] Cache hit from L2: addr = 2df, data = 7f
5528145 [TEST] CPU read @0x581
5528155 [L1] Cache miss: addr = 581
5528235 [L2] Cache miss: addr = 581
5529125 [MEM] Mem hit: addr = 2df, data = c0
5529135 [L2] Cache Allocate: addr = 581 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5529145 [L1] Cache Allocate: addr = 581 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5529145 [L1] Cache hit from L2: addr = 581, data = c1
5529145 [TEST] CPU read @0x6ac
5529155 [L1] Cache miss: addr = 6ac
5529235 [L2] Cache miss: addr = 6ac
5530125 [MEM] Mem hit: addr = 581, data = 80
5530135 [L2] Cache Allocate: addr = 6ac data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5530145 [L1] Cache Allocate: addr = 6ac data = 8f8e8d8c8b8a89888786858483828180
5530145 [L1] Cache hit from L2: addr = 6ac, data = 8c
5530145 [TEST] CPU read @0x317
5530155 [L1] Cache miss: addr = 317
5530235 [L2] Cache miss: addr = 317
5531125 [MEM] Mem hit: addr = 6ac, data = a0
5531135 [L2] Cache Allocate: addr = 317 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5531145 [L1] Cache Allocate: addr = 317 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5531145 [L1] Cache hit from L2: addr = 317, data = b7
5531145 [TEST] CPU read @0x2eb
5531155 [L1] Cache hit: addr = 2eb, data = cb
5531165 [TEST] CPU read @0x232
5531175 [L1] Cache miss: addr = 232
5531235 [L2] Cache hit: addr = 232, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5531245 [L1] Cache Allocate: addr = 232 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5531245 [L1] Cache hit from L2: addr = 232, data = e2
5531245 [TEST] CPU read @0x301
5531255 [L1] Cache miss: addr = 301
5531335 [L2] Cache hit: addr = 301, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5531345 [L1] Cache Allocate: addr = 301 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5531345 [L1] Cache hit from L2: addr = 301, data = a1
5531345 [TEST] CPU read @0x64f
5531355 [L1] Cache miss: addr = 64f
5531435 [L2] Cache miss: addr = 64f
5532125 [MEM] Mem hit: addr = 317, data = 00
5532135 [L2] Cache Allocate: addr = 64f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5532145 [L1] Cache Allocate: addr = 64f data = 0f0e0d0c0b0a09080706050403020100
5532145 [L1] Cache hit from L2: addr = 64f, data = 0f
5532145 [TEST] CPU read @0x58f
5532155 [L1] Cache miss: addr = 58f
5532235 [L2] Cache miss: addr = 58f
5533125 [MEM] Mem hit: addr = 64f, data = 40
5533135 [L2] Cache Allocate: addr = 58f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5533145 [L1] Cache Allocate: addr = 58f data = 4f4e4d4c4b4a49484746454443424140
5533145 [L1] Cache hit from L2: addr = 58f, data = 4f
5533145 [TEST] CPU read @0x65e
5533155 [L1] Cache miss: addr = 65e
5533235 [L2] Cache miss: addr = 65e
5534125 [MEM] Mem hit: addr = 58f, data = 80
5534135 [L2] Cache Allocate: addr = 65e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5534145 [L1] Cache Allocate: addr = 65e data = 9f9e9d9c9b9a99989796959493929190
5534145 [L1] Cache hit from L2: addr = 65e, data = 9e
5534145 [TEST] CPU read @0x0b7
5534155 [L1] Cache miss: addr = 0b7
5534235 [L2] Cache miss: addr = 0b7
5535125 [MEM] Mem hit: addr = 65e, data = 40
5535135 [L2] Cache Allocate: addr = 0b7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5535145 [L1] Cache Allocate: addr = 0b7 data = 5f5e5d5c5b5a59585756555453525150
5535145 [L1] Cache hit from L2: addr = 0b7, data = 57
5535145 [TEST] CPU read @0x737
5535155 [L1] Cache miss: addr = 737
5535235 [L2] Cache miss: addr = 737
5536125 [MEM] Mem hit: addr = 0b7, data = a0
5536135 [L2] Cache Allocate: addr = 737 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5536145 [L1] Cache Allocate: addr = 737 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5536145 [L1] Cache hit from L2: addr = 737, data = b7
5536145 [TEST] CPU read @0x35f
5536155 [L1] Cache miss: addr = 35f
5536235 [L2] Cache miss: addr = 35f
5537125 [MEM] Mem hit: addr = 737, data = 20
5537135 [L2] Cache Allocate: addr = 35f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5537145 [L1] Cache Allocate: addr = 35f data = 3f3e3d3c3b3a39383736353433323130
5537145 [L1] Cache hit from L2: addr = 35f, data = 3f
5537145 [TEST] CPU read @0x616
5537155 [L1] Cache miss: addr = 616
5537235 [L2] Cache miss: addr = 616
5538125 [MEM] Mem hit: addr = 35f, data = 40
5538135 [L2] Cache Allocate: addr = 616 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5538145 [L1] Cache Allocate: addr = 616 data = 5f5e5d5c5b5a59585756555453525150
5538145 [L1] Cache hit from L2: addr = 616, data = 56
5538145 [TEST] CPU read @0x023
5538155 [L1] Cache miss: addr = 023
5538235 [L2] Cache miss: addr = 023
5539125 [MEM] Mem hit: addr = 616, data = 00
5539135 [L2] Cache Allocate: addr = 023 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5539145 [L1] Cache Allocate: addr = 023 data = 0f0e0d0c0b0a09080706050403020100
5539145 [L1] Cache hit from L2: addr = 023, data = 03
5539145 [TEST] CPU read @0x64c
5539155 [L1] Cache miss: addr = 64c
5539235 [L2] Cache miss: addr = 64c
5540125 [MEM] Mem hit: addr = 023, data = 20
5540135 [L2] Cache Allocate: addr = 64c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5540145 [L1] Cache Allocate: addr = 64c data = 2f2e2d2c2b2a29282726252423222120
5540145 [L1] Cache hit from L2: addr = 64c, data = 2c
5540145 [TEST] CPU read @0x406
5540155 [L1] Cache miss: addr = 406
5540235 [L2] Cache miss: addr = 406
5541125 [MEM] Mem hit: addr = 64c, data = 40
5541135 [L2] Cache Allocate: addr = 406 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5541145 [L1] Cache Allocate: addr = 406 data = 4f4e4d4c4b4a49484746454443424140
5541145 [L1] Cache hit from L2: addr = 406, data = 46
5541145 [TEST] CPU read @0x5a0
5541155 [L1] Cache miss: addr = 5a0
5541235 [L2] Cache hit: addr = 5a0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5541245 [L1] Cache Allocate: addr = 5a0 data = 8f8e8d8c8b8a89888786858483828180
5541245 [L1] Cache hit from L2: addr = 5a0, data = 80
5541245 [TEST] CPU read @0x057
5541255 [L1] Cache miss: addr = 057
5541335 [L2] Cache miss: addr = 057
5542125 [MEM] Mem hit: addr = 406, data = 00
5542135 [L2] Cache Allocate: addr = 057 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5542145 [L1] Cache Allocate: addr = 057 data = 1f1e1d1c1b1a19181716151413121110
5542145 [L1] Cache hit from L2: addr = 057, data = 17
5542145 [TEST] CPU read @0x5aa
5542155 [L1] Cache hit: addr = 5aa, data = 8a
5542165 [TEST] CPU read @0x30c
5542175 [L1] Cache miss: addr = 30c
5542235 [L2] Cache miss: addr = 30c
5543125 [MEM] Mem hit: addr = 057, data = 40
5543135 [L2] Cache Allocate: addr = 30c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5543145 [L1] Cache Allocate: addr = 30c data = 4f4e4d4c4b4a49484746454443424140
5543145 [L1] Cache hit from L2: addr = 30c, data = 4c
5543145 [TEST] CPU read @0x4e0
5543155 [L1] Cache miss: addr = 4e0
5543235 [L2] Cache hit: addr = 4e0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5543245 [L1] Cache Allocate: addr = 4e0 data = 8f8e8d8c8b8a89888786858483828180
5543245 [L1] Cache hit from L2: addr = 4e0, data = 80
5543245 [TEST] CPU read @0x581
5543255 [L1] Cache miss: addr = 581
5543335 [L2] Cache miss: addr = 581
5544125 [MEM] Mem hit: addr = 30c, data = 00
5544135 [L2] Cache Allocate: addr = 581 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5544145 [L1] Cache Allocate: addr = 581 data = 0f0e0d0c0b0a09080706050403020100
5544145 [L1] Cache hit from L2: addr = 581, data = 01
5544145 [TEST] CPU read @0x2bf
5544155 [L1] Cache miss: addr = 2bf
5544235 [L2] Cache miss: addr = 2bf
5545125 [MEM] Mem hit: addr = 581, data = 80
5545135 [L2] Cache Allocate: addr = 2bf data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5545145 [L1] Cache Allocate: addr = 2bf data = 9f9e9d9c9b9a99989796959493929190
5545145 [L1] Cache hit from L2: addr = 2bf, data = 9f
5545145 [TEST] CPU read @0x341
5545155 [L1] Cache miss: addr = 341
5545235 [L2] Cache miss: addr = 341
5546125 [MEM] Mem hit: addr = 2bf, data = a0
5546135 [L2] Cache Allocate: addr = 341 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5546145 [L1] Cache Allocate: addr = 341 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5546145 [L1] Cache hit from L2: addr = 341, data = a1
5546145 [TEST] CPU read @0x469
5546155 [L1] Cache miss: addr = 469
5546235 [L2] Cache miss: addr = 469
5547125 [MEM] Mem hit: addr = 341, data = 40
5547135 [L2] Cache Allocate: addr = 469 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5547145 [L1] Cache Allocate: addr = 469 data = 4f4e4d4c4b4a49484746454443424140
5547145 [L1] Cache hit from L2: addr = 469, data = 49
5547145 [TEST] CPU read @0x1f1
5547155 [L1] Cache miss: addr = 1f1
5547235 [L2] Cache miss: addr = 1f1
5548125 [MEM] Mem hit: addr = 469, data = 60
5548135 [L2] Cache Allocate: addr = 1f1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5548145 [L1] Cache Allocate: addr = 1f1 data = 7f7e7d7c7b7a79787776757473727170
5548145 [L1] Cache hit from L2: addr = 1f1, data = 71
5548145 [TEST] CPU read @0x738
5548155 [L1] Cache miss: addr = 738
5548235 [L2] Cache miss: addr = 738
5549125 [MEM] Mem hit: addr = 1f1, data = e0
5549135 [L2] Cache Allocate: addr = 738 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5549145 [L1] Cache Allocate: addr = 738 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5549145 [L1] Cache hit from L2: addr = 738, data = f8
5549145 [TEST] CPU read @0x0a2
5549155 [L1] Cache miss: addr = 0a2
5549235 [L2] Cache miss: addr = 0a2
5550125 [MEM] Mem hit: addr = 738, data = 20
5550135 [L2] Cache Allocate: addr = 0a2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5550145 [L1] Cache Allocate: addr = 0a2 data = 2f2e2d2c2b2a29282726252423222120
5550145 [L1] Cache hit from L2: addr = 0a2, data = 22
5550145 [TEST] CPU read @0x7b8
5550155 [L1] Cache miss: addr = 7b8
5550235 [L2] Cache miss: addr = 7b8
5551125 [MEM] Mem hit: addr = 0a2, data = a0
5551135 [L2] Cache Allocate: addr = 7b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5551145 [L1] Cache Allocate: addr = 7b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5551145 [L1] Cache hit from L2: addr = 7b8, data = b8
5551145 [TEST] CPU read @0x06a
5551155 [L1] Cache miss: addr = 06a
5551235 [L2] Cache miss: addr = 06a
5552125 [MEM] Mem hit: addr = 7b8, data = a0
5552135 [L2] Cache Allocate: addr = 06a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5552145 [L1] Cache Allocate: addr = 06a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5552145 [L1] Cache hit from L2: addr = 06a, data = aa
5552145 [TEST] CPU read @0x27b
5552155 [L1] Cache miss: addr = 27b
5552235 [L2] Cache miss: addr = 27b
5553125 [MEM] Mem hit: addr = 06a, data = 60
5553135 [L2] Cache Allocate: addr = 27b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5553145 [L1] Cache Allocate: addr = 27b data = 7f7e7d7c7b7a79787776757473727170
5553145 [L1] Cache hit from L2: addr = 27b, data = 7b
5553145 [TEST] CPU read @0x051
5553155 [L1] Cache miss: addr = 051
5553235 [L2] Cache miss: addr = 051
5554125 [MEM] Mem hit: addr = 27b, data = 60
5554135 [L2] Cache Allocate: addr = 051 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5554145 [L1] Cache Allocate: addr = 051 data = 7f7e7d7c7b7a79787776757473727170
5554145 [L1] Cache hit from L2: addr = 051, data = 71
5554145 [TEST] CPU read @0x7c9
5554155 [L1] Cache miss: addr = 7c9
5554235 [L2] Cache hit: addr = 7c9, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5554245 [L1] Cache Allocate: addr = 7c9 data = 4f4e4d4c4b4a49484746454443424140
5554245 [L1] Cache hit from L2: addr = 7c9, data = 49
5554245 [TEST] CPU read @0x00e
5554255 [L1] Cache miss: addr = 00e
5554335 [L2] Cache miss: addr = 00e
5555125 [MEM] Mem hit: addr = 051, data = 40
5555135 [L2] Cache Allocate: addr = 00e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5555145 [L1] Cache Allocate: addr = 00e data = 4f4e4d4c4b4a49484746454443424140
5555145 [L1] Cache hit from L2: addr = 00e, data = 4e
5555145 [TEST] CPU read @0x290
5555155 [L1] Cache miss: addr = 290
5555235 [L2] Cache miss: addr = 290
5556125 [MEM] Mem hit: addr = 00e, data = 00
5556135 [L2] Cache Allocate: addr = 290 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5556145 [L1] Cache Allocate: addr = 290 data = 1f1e1d1c1b1a19181716151413121110
5556145 [L1] Cache hit from L2: addr = 290, data = 10
5556145 [TEST] CPU read @0x77e
5556155 [L1] Cache miss: addr = 77e
5556235 [L2] Cache miss: addr = 77e
5557125 [MEM] Mem hit: addr = 290, data = 80
5557135 [L2] Cache Allocate: addr = 77e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5557145 [L1] Cache Allocate: addr = 77e data = 9f9e9d9c9b9a99989796959493929190
5557145 [L1] Cache hit from L2: addr = 77e, data = 9e
5557145 [TEST] CPU read @0x286
5557155 [L1] Cache miss: addr = 286
5557235 [L2] Cache hit: addr = 286, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5557245 [L1] Cache Allocate: addr = 286 data = 0f0e0d0c0b0a09080706050403020100
5557245 [L1] Cache hit from L2: addr = 286, data = 06
5557245 [TEST] CPU read @0x38f
5557255 [L1] Cache miss: addr = 38f
5557335 [L2] Cache miss: addr = 38f
5558125 [MEM] Mem hit: addr = 77e, data = 60
5558135 [L2] Cache Allocate: addr = 38f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5558145 [L1] Cache Allocate: addr = 38f data = 6f6e6d6c6b6a69686766656463626160
5558145 [L1] Cache hit from L2: addr = 38f, data = 6f
5558145 [TEST] CPU read @0x4c6
5558155 [L1] Cache hit: addr = 4c6, data = e6
5558165 [TEST] CPU read @0x7c5
5558175 [L1] Cache miss: addr = 7c5
5558235 [L2] Cache hit: addr = 7c5, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5558245 [L1] Cache Allocate: addr = 7c5 data = 4f4e4d4c4b4a49484746454443424140
5558245 [L1] Cache hit from L2: addr = 7c5, data = 45
5558245 [TEST] CPU read @0x53b
5558255 [L1] Cache miss: addr = 53b
5558335 [L2] Cache miss: addr = 53b
5559125 [MEM] Mem hit: addr = 38f, data = 80
5559135 [L2] Cache Allocate: addr = 53b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5559145 [L1] Cache Allocate: addr = 53b data = 9f9e9d9c9b9a99989796959493929190
5559145 [L1] Cache hit from L2: addr = 53b, data = 9b
5559145 [TEST] CPU read @0x6d8
5559155 [L1] Cache hit: addr = 6d8, data = b8
5559165 [TEST] CPU read @0x3f7
5559175 [L1] Cache hit: addr = 3f7, data = 77
5559185 [TEST] CPU read @0x4ff
5559195 [L1] Cache miss: addr = 4ff
5559235 [L2] Cache hit: addr = 4ff, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5559245 [L1] Cache Allocate: addr = 4ff data = 8f8e8d8c8b8a89888786858483828180
5559245 [L1] Cache hit from L2: addr = 4ff, data = 8f
5559245 [TEST] CPU read @0x39e
5559255 [L1] Cache miss: addr = 39e
5559335 [L2] Cache hit: addr = 39e, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5559345 [L1] Cache Allocate: addr = 39e data = 6f6e6d6c6b6a69686766656463626160
5559345 [L1] Cache hit from L2: addr = 39e, data = 6e
5559345 [TEST] CPU read @0x5f8
5559355 [L1] Cache miss: addr = 5f8
5559435 [L2] Cache miss: addr = 5f8
5560125 [MEM] Mem hit: addr = 53b, data = 20
5560135 [L2] Cache Allocate: addr = 5f8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5560145 [L1] Cache Allocate: addr = 5f8 data = 3f3e3d3c3b3a39383736353433323130
5560145 [L1] Cache hit from L2: addr = 5f8, data = 38
5560145 [TEST] CPU read @0x3bb
5560155 [L1] Cache miss: addr = 3bb
5560235 [L2] Cache miss: addr = 3bb
5561125 [MEM] Mem hit: addr = 5f8, data = e0
5561135 [L2] Cache Allocate: addr = 3bb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5561145 [L1] Cache Allocate: addr = 3bb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5561145 [L1] Cache hit from L2: addr = 3bb, data = fb
5561145 [TEST] CPU read @0x3eb
5561155 [L1] Cache miss: addr = 3eb
5561235 [L2] Cache hit: addr = 3eb, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5561245 [L1] Cache Allocate: addr = 3eb data = 6f6e6d6c6b6a69686766656463626160
5561245 [L1] Cache hit from L2: addr = 3eb, data = 6b
5561245 [TEST] CPU read @0x680
5561255 [L1] Cache miss: addr = 680
5561335 [L2] Cache miss: addr = 680
5562125 [MEM] Mem hit: addr = 3bb, data = a0
5562135 [L2] Cache Allocate: addr = 680 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5562145 [L1] Cache Allocate: addr = 680 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5562145 [L1] Cache hit from L2: addr = 680, data = a0
5562145 [TEST] CPU read @0x376
5562155 [L1] Cache hit: addr = 376, data = c6
5562165 [TEST] CPU read @0x560
5562175 [L1] Cache miss: addr = 560
5562235 [L2] Cache miss: addr = 560
5563125 [MEM] Mem hit: addr = 680, data = 80
5563135 [L2] Cache Allocate: addr = 560 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5563145 [L1] Cache Allocate: addr = 560 data = 8f8e8d8c8b8a89888786858483828180
5563145 [L1] Cache hit from L2: addr = 560, data = 80
5563145 [TEST] CPU read @0x6be
5563155 [L1] Cache miss: addr = 6be
5563235 [L2] Cache miss: addr = 6be
5564125 [MEM] Mem hit: addr = 560, data = 60
5564135 [L2] Cache Allocate: addr = 6be data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5564145 [L1] Cache Allocate: addr = 6be data = 7f7e7d7c7b7a79787776757473727170
5564145 [L1] Cache hit from L2: addr = 6be, data = 7e
5564145 [TEST] CPU read @0x4cb
5564155 [L1] Cache hit: addr = 4cb, data = eb
5564165 [TEST] CPU read @0x5ce
5564175 [L1] Cache miss: addr = 5ce
5564235 [L2] Cache hit: addr = 5ce, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5564245 [L1] Cache Allocate: addr = 5ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5564245 [L1] Cache hit from L2: addr = 5ce, data = ae
5564245 [TEST] CPU read @0x30e
5564255 [L1] Cache miss: addr = 30e
5564335 [L2] Cache miss: addr = 30e
5565125 [MEM] Mem hit: addr = 6be, data = a0
5565135 [L2] Cache Allocate: addr = 30e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5565145 [L1] Cache Allocate: addr = 30e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5565145 [L1] Cache hit from L2: addr = 30e, data = ae
5565145 [TEST] CPU read @0x7fd
5565155 [L1] Cache miss: addr = 7fd
5565235 [L2] Cache miss: addr = 7fd
5566125 [MEM] Mem hit: addr = 30e, data = 00
5566135 [L2] Cache Allocate: addr = 7fd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5566145 [L1] Cache Allocate: addr = 7fd data = 1f1e1d1c1b1a19181716151413121110
5566145 [L1] Cache hit from L2: addr = 7fd, data = 1d
5566145 [TEST] CPU read @0x0d7
5566155 [L1] Cache miss: addr = 0d7
5566235 [L2] Cache miss: addr = 0d7
5567125 [MEM] Mem hit: addr = 7fd, data = e0
5567135 [L2] Cache Allocate: addr = 0d7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5567145 [L1] Cache Allocate: addr = 0d7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5567145 [L1] Cache hit from L2: addr = 0d7, data = f7
5567145 [TEST] CPU read @0x750
5567155 [L1] Cache miss: addr = 750
5567235 [L2] Cache miss: addr = 750
5568125 [MEM] Mem hit: addr = 0d7, data = c0
5568135 [L2] Cache Allocate: addr = 750 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5568145 [L1] Cache Allocate: addr = 750 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5568145 [L1] Cache hit from L2: addr = 750, data = d0
5568145 [TEST] CPU read @0x2d9
5568155 [L1] Cache miss: addr = 2d9
5568235 [L2] Cache miss: addr = 2d9
5569125 [MEM] Mem hit: addr = 750, data = 40
5569135 [L2] Cache Allocate: addr = 2d9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5569145 [L1] Cache Allocate: addr = 2d9 data = 5f5e5d5c5b5a59585756555453525150
5569145 [L1] Cache hit from L2: addr = 2d9, data = 59
5569145 [TEST] CPU read @0x3a8
5569155 [L1] Cache miss: addr = 3a8
5569235 [L2] Cache miss: addr = 3a8
5570125 [MEM] Mem hit: addr = 2d9, data = c0
5570135 [L2] Cache Allocate: addr = 3a8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5570145 [L1] Cache Allocate: addr = 3a8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5570145 [L1] Cache hit from L2: addr = 3a8, data = c8
5570145 [TEST] CPU read @0x1b9
5570155 [L1] Cache miss: addr = 1b9
5570235 [L2] Cache miss: addr = 1b9
5571125 [MEM] Mem hit: addr = 3a8, data = a0
5571135 [L2] Cache Allocate: addr = 1b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5571145 [L1] Cache Allocate: addr = 1b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5571145 [L1] Cache hit from L2: addr = 1b9, data = b9
5571145 [TEST] CPU read @0x50e
5571155 [L1] Cache miss: addr = 50e
5571235 [L2] Cache miss: addr = 50e
5572125 [MEM] Mem hit: addr = 1b9, data = a0
5572135 [L2] Cache Allocate: addr = 50e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5572145 [L1] Cache Allocate: addr = 50e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5572145 [L1] Cache hit from L2: addr = 50e, data = ae
5572145 [TEST] CPU read @0x52f
5572155 [L1] Cache miss: addr = 52f
5572235 [L2] Cache miss: addr = 52f
5573125 [MEM] Mem hit: addr = 50e, data = 00
5573135 [L2] Cache Allocate: addr = 52f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5573145 [L1] Cache Allocate: addr = 52f data = 0f0e0d0c0b0a09080706050403020100
5573145 [L1] Cache hit from L2: addr = 52f, data = 0f
5573145 [TEST] CPU read @0x026
5573155 [L1] Cache miss: addr = 026
5573235 [L2] Cache miss: addr = 026
5574125 [MEM] Mem hit: addr = 52f, data = 20
5574135 [L2] Cache Allocate: addr = 026 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5574145 [L1] Cache Allocate: addr = 026 data = 2f2e2d2c2b2a29282726252423222120
5574145 [L1] Cache hit from L2: addr = 026, data = 26
5574145 [TEST] CPU read @0x19c
5574155 [L1] Cache miss: addr = 19c
5574235 [L2] Cache miss: addr = 19c
5575125 [MEM] Mem hit: addr = 026, data = 20
5575135 [L2] Cache Allocate: addr = 19c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5575145 [L1] Cache Allocate: addr = 19c data = 3f3e3d3c3b3a39383736353433323130
5575145 [L1] Cache hit from L2: addr = 19c, data = 3c
5575145 [TEST] CPU read @0x329
5575155 [L1] Cache miss: addr = 329
5575235 [L2] Cache miss: addr = 329
5576125 [MEM] Mem hit: addr = 19c, data = 80
5576135 [L2] Cache Allocate: addr = 329 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5576145 [L1] Cache Allocate: addr = 329 data = 8f8e8d8c8b8a89888786858483828180
5576145 [L1] Cache hit from L2: addr = 329, data = 89
5576145 [TEST] CPU read @0x364
5576155 [L1] Cache hit: addr = 364, data = c4
5576165 [TEST] CPU read @0x5ef
5576175 [L1] Cache miss: addr = 5ef
5576235 [L2] Cache miss: addr = 5ef
5577125 [MEM] Mem hit: addr = 329, data = 20
5577135 [L2] Cache Allocate: addr = 5ef data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5577145 [L1] Cache Allocate: addr = 5ef data = 2f2e2d2c2b2a29282726252423222120
5577145 [L1] Cache hit from L2: addr = 5ef, data = 2f
5577145 [TEST] CPU read @0x3c3
5577155 [L1] Cache miss: addr = 3c3
5577235 [L2] Cache miss: addr = 3c3
5578125 [MEM] Mem hit: addr = 5ef, data = e0
5578135 [L2] Cache Allocate: addr = 3c3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5578145 [L1] Cache Allocate: addr = 3c3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5578145 [L1] Cache hit from L2: addr = 3c3, data = e3
5578145 [TEST] CPU read @0x213
5578155 [L1] Cache miss: addr = 213
5578235 [L2] Cache miss: addr = 213
5579125 [MEM] Mem hit: addr = 3c3, data = c0
5579135 [L2] Cache Allocate: addr = 213 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5579145 [L1] Cache Allocate: addr = 213 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5579145 [L1] Cache hit from L2: addr = 213, data = d3
5579145 [TEST] CPU read @0x2cd
5579155 [L1] Cache miss: addr = 2cd
5579235 [L2] Cache miss: addr = 2cd
5580125 [MEM] Mem hit: addr = 213, data = 00
5580135 [L2] Cache Allocate: addr = 2cd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5580145 [L1] Cache Allocate: addr = 2cd data = 0f0e0d0c0b0a09080706050403020100
5580145 [L1] Cache hit from L2: addr = 2cd, data = 0d
5580145 [TEST] CPU read @0x067
5580155 [L1] Cache miss: addr = 067
5580235 [L2] Cache miss: addr = 067
5581125 [MEM] Mem hit: addr = 2cd, data = c0
5581135 [L2] Cache Allocate: addr = 067 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5581145 [L1] Cache Allocate: addr = 067 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5581145 [L1] Cache hit from L2: addr = 067, data = c7
5581145 [TEST] CPU read @0x242
5581155 [L1] Cache hit: addr = 242, data = e2
5581165 [TEST] CPU read @0x422
5581175 [L1] Cache miss: addr = 422
5581235 [L2] Cache miss: addr = 422
5582125 [MEM] Mem hit: addr = 067, data = 60
5582135 [L2] Cache Allocate: addr = 422 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5582145 [L1] Cache Allocate: addr = 422 data = 6f6e6d6c6b6a69686766656463626160
5582145 [L1] Cache hit from L2: addr = 422, data = 62
5582145 [TEST] CPU read @0x626
5582155 [L1] Cache miss: addr = 626
5582235 [L2] Cache miss: addr = 626
5583125 [MEM] Mem hit: addr = 422, data = 20
5583135 [L2] Cache Allocate: addr = 626 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5583145 [L1] Cache Allocate: addr = 626 data = 2f2e2d2c2b2a29282726252423222120
5583145 [L1] Cache hit from L2: addr = 626, data = 26
5583145 [TEST] CPU read @0x5e6
5583155 [L1] Cache miss: addr = 5e6
5583235 [L2] Cache miss: addr = 5e6
5584125 [MEM] Mem hit: addr = 626, data = 20
5584135 [L2] Cache Allocate: addr = 5e6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5584145 [L1] Cache Allocate: addr = 5e6 data = 2f2e2d2c2b2a29282726252423222120
5584145 [L1] Cache hit from L2: addr = 5e6, data = 26
5584145 [TEST] CPU read @0x519
5584155 [L1] Cache miss: addr = 519
5584235 [L2] Cache miss: addr = 519
5585125 [MEM] Mem hit: addr = 5e6, data = e0
5585135 [L2] Cache Allocate: addr = 519 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5585145 [L1] Cache Allocate: addr = 519 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5585145 [L1] Cache hit from L2: addr = 519, data = f9
5585145 [TEST] CPU read @0x00b
5585155 [L1] Cache miss: addr = 00b
5585235 [L2] Cache miss: addr = 00b
5586125 [MEM] Mem hit: addr = 519, data = 00
5586135 [L2] Cache Allocate: addr = 00b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5586145 [L1] Cache Allocate: addr = 00b data = 0f0e0d0c0b0a09080706050403020100
5586145 [L1] Cache hit from L2: addr = 00b, data = 0b
5586145 [TEST] CPU read @0x4b7
5586155 [L1] Cache miss: addr = 4b7
5586235 [L2] Cache miss: addr = 4b7
5587125 [MEM] Mem hit: addr = 00b, data = 00
5587135 [L2] Cache Allocate: addr = 4b7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5587145 [L1] Cache Allocate: addr = 4b7 data = 1f1e1d1c1b1a19181716151413121110
5587145 [L1] Cache hit from L2: addr = 4b7, data = 17
5587145 [TEST] CPU read @0x262
5587155 [L1] Cache miss: addr = 262
5587235 [L2] Cache miss: addr = 262
5588125 [MEM] Mem hit: addr = 4b7, data = a0
5588135 [L2] Cache Allocate: addr = 262 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5588145 [L1] Cache Allocate: addr = 262 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5588145 [L1] Cache hit from L2: addr = 262, data = a2
5588145 [TEST] CPU read @0x7ad
5588155 [L1] Cache miss: addr = 7ad
5588235 [L2] Cache miss: addr = 7ad
5589125 [MEM] Mem hit: addr = 262, data = 60
5589135 [L2] Cache Allocate: addr = 7ad data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5589145 [L1] Cache Allocate: addr = 7ad data = 6f6e6d6c6b6a69686766656463626160
5589145 [L1] Cache hit from L2: addr = 7ad, data = 6d
5589145 [TEST] CPU read @0x499
5589155 [L1] Cache miss: addr = 499
5589235 [L2] Cache hit: addr = 499, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5589245 [L1] Cache Allocate: addr = 499 data = 2f2e2d2c2b2a29282726252423222120
5589245 [L1] Cache hit from L2: addr = 499, data = 29
5589245 [TEST] CPU read @0x7f9
5589255 [L1] Cache miss: addr = 7f9
5589335 [L2] Cache miss: addr = 7f9
5590125 [MEM] Mem hit: addr = 7ad, data = a0
5590135 [L2] Cache Allocate: addr = 7f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5590145 [L1] Cache Allocate: addr = 7f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5590145 [L1] Cache hit from L2: addr = 7f9, data = b9
5590145 [TEST] CPU read @0x5b6
5590155 [L1] Cache hit: addr = 5b6, data = 96
5590165 [TEST] CPU read @0x351
5590175 [L1] Cache miss: addr = 351
5590235 [L2] Cache miss: addr = 351
5591125 [MEM] Mem hit: addr = 7f9, data = e0
5591135 [L2] Cache Allocate: addr = 351 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5591145 [L1] Cache Allocate: addr = 351 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5591145 [L1] Cache hit from L2: addr = 351, data = f1
5591145 [TEST] CPU read @0x541
5591155 [L1] Cache miss: addr = 541
5591235 [L2] Cache hit: addr = 541, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5591245 [L1] Cache Allocate: addr = 541 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5591245 [L1] Cache hit from L2: addr = 541, data = c1
5591245 [TEST] CPU read @0x021
5591255 [L1] Cache miss: addr = 021
5591335 [L2] Cache miss: addr = 021
5592125 [MEM] Mem hit: addr = 351, data = 40
5592135 [L2] Cache Allocate: addr = 021 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5592145 [L1] Cache Allocate: addr = 021 data = 4f4e4d4c4b4a49484746454443424140
5592145 [L1] Cache hit from L2: addr = 021, data = 41
5592145 [TEST] CPU read @0x1fc
5592155 [L1] Cache miss: addr = 1fc
5592235 [L2] Cache miss: addr = 1fc
5593125 [MEM] Mem hit: addr = 021, data = 20
5593135 [L2] Cache Allocate: addr = 1fc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5593145 [L1] Cache Allocate: addr = 1fc data = 3f3e3d3c3b3a39383736353433323130
5593145 [L1] Cache hit from L2: addr = 1fc, data = 3c
5593145 [TEST] CPU read @0x6eb
5593155 [L1] Cache miss: addr = 6eb
5593235 [L2] Cache miss: addr = 6eb
5594125 [MEM] Mem hit: addr = 1fc, data = e0
5594135 [L2] Cache Allocate: addr = 6eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5594145 [L1] Cache Allocate: addr = 6eb data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5594145 [L1] Cache hit from L2: addr = 6eb, data = eb
5594145 [TEST] CPU read @0x4e2
5594155 [L1] Cache miss: addr = 4e2
5594235 [L2] Cache hit: addr = 4e2, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5594245 [L1] Cache Allocate: addr = 4e2 data = 8f8e8d8c8b8a89888786858483828180
5594245 [L1] Cache hit from L2: addr = 4e2, data = 82
5594245 [TEST] CPU read @0x764
5594255 [L1] Cache miss: addr = 764
5594335 [L2] Cache miss: addr = 764
5595125 [MEM] Mem hit: addr = 6eb, data = e0
5595135 [L2] Cache Allocate: addr = 764 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5595145 [L1] Cache Allocate: addr = 764 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5595145 [L1] Cache hit from L2: addr = 764, data = e4
5595145 [TEST] CPU read @0x3f3
5595155 [L1] Cache hit: addr = 3f3, data = 73
5595165 [TEST] CPU read @0x54b
5595175 [L1] Cache miss: addr = 54b
5595235 [L2] Cache hit: addr = 54b, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5595245 [L1] Cache Allocate: addr = 54b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5595245 [L1] Cache hit from L2: addr = 54b, data = cb
5595245 [TEST] CPU read @0x14f
5595255 [L1] Cache miss: addr = 14f
5595335 [L2] Cache miss: addr = 14f
5596125 [MEM] Mem hit: addr = 764, data = 60
5596135 [L2] Cache Allocate: addr = 14f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5596145 [L1] Cache Allocate: addr = 14f data = 6f6e6d6c6b6a69686766656463626160
5596145 [L1] Cache hit from L2: addr = 14f, data = 6f
5596145 [TEST] CPU read @0x749
5596155 [L1] Cache miss: addr = 749
5596235 [L2] Cache miss: addr = 749
5597125 [MEM] Mem hit: addr = 14f, data = 40
5597135 [L2] Cache Allocate: addr = 749 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5597145 [L1] Cache Allocate: addr = 749 data = 4f4e4d4c4b4a49484746454443424140
5597145 [L1] Cache hit from L2: addr = 749, data = 49
5597145 [TEST] CPU read @0x6e9
5597155 [L1] Cache miss: addr = 6e9
5597235 [L2] Cache miss: addr = 6e9
5598125 [MEM] Mem hit: addr = 749, data = 40
5598135 [L2] Cache Allocate: addr = 6e9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5598145 [L1] Cache Allocate: addr = 6e9 data = 4f4e4d4c4b4a49484746454443424140
5598145 [L1] Cache hit from L2: addr = 6e9, data = 49
5598145 [TEST] CPU read @0x354
5598155 [L1] Cache miss: addr = 354
5598235 [L2] Cache miss: addr = 354
5599125 [MEM] Mem hit: addr = 6e9, data = e0
5599135 [L2] Cache Allocate: addr = 354 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5599145 [L1] Cache Allocate: addr = 354 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5599145 [L1] Cache hit from L2: addr = 354, data = f4
5599145 [TEST] CPU read @0x5f0
5599155 [L1] Cache miss: addr = 5f0
5599235 [L2] Cache miss: addr = 5f0
5600125 [MEM] Mem hit: addr = 354, data = 40
5600135 [L2] Cache Allocate: addr = 5f0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5600145 [L1] Cache Allocate: addr = 5f0 data = 5f5e5d5c5b5a59585756555453525150
5600145 [L1] Cache hit from L2: addr = 5f0, data = 50
5600145 [TEST] CPU read @0x4ea
5600155 [L1] Cache miss: addr = 4ea
5600235 [L2] Cache hit: addr = 4ea, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5600245 [L1] Cache Allocate: addr = 4ea data = 8f8e8d8c8b8a89888786858483828180
5600245 [L1] Cache hit from L2: addr = 4ea, data = 8a
5600245 [TEST] CPU read @0x11a
5600255 [L1] Cache miss: addr = 11a
5600335 [L2] Cache miss: addr = 11a
5601125 [MEM] Mem hit: addr = 5f0, data = e0
5601135 [L2] Cache Allocate: addr = 11a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5601145 [L1] Cache Allocate: addr = 11a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5601145 [L1] Cache hit from L2: addr = 11a, data = fa
5601145 [TEST] CPU read @0x084
5601155 [L1] Cache miss: addr = 084
5601235 [L2] Cache miss: addr = 084
5602125 [MEM] Mem hit: addr = 11a, data = 00
5602135 [L2] Cache Allocate: addr = 084 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5602145 [L1] Cache Allocate: addr = 084 data = 0f0e0d0c0b0a09080706050403020100
5602145 [L1] Cache hit from L2: addr = 084, data = 04
5602145 [TEST] CPU read @0x32b
5602155 [L1] Cache miss: addr = 32b
5602235 [L2] Cache miss: addr = 32b
5603125 [MEM] Mem hit: addr = 084, data = 80
5603135 [L2] Cache Allocate: addr = 32b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5603145 [L1] Cache Allocate: addr = 32b data = 8f8e8d8c8b8a89888786858483828180
5603145 [L1] Cache hit from L2: addr = 32b, data = 8b
5603145 [TEST] CPU read @0x073
5603155 [L1] Cache miss: addr = 073
5603235 [L2] Cache miss: addr = 073
5604125 [MEM] Mem hit: addr = 32b, data = 20
5604135 [L2] Cache Allocate: addr = 073 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5604145 [L1] Cache Allocate: addr = 073 data = 3f3e3d3c3b3a39383736353433323130
5604145 [L1] Cache hit from L2: addr = 073, data = 33
5604145 [TEST] CPU read @0x50f
5604155 [L1] Cache miss: addr = 50f
5604235 [L2] Cache miss: addr = 50f
5605125 [MEM] Mem hit: addr = 073, data = 60
5605135 [L2] Cache Allocate: addr = 50f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5605145 [L1] Cache Allocate: addr = 50f data = 6f6e6d6c6b6a69686766656463626160
5605145 [L1] Cache hit from L2: addr = 50f, data = 6f
5605145 [TEST] CPU read @0x601
5605155 [L1] Cache miss: addr = 601
5605235 [L2] Cache miss: addr = 601
5606125 [MEM] Mem hit: addr = 50f, data = 00
5606135 [L2] Cache Allocate: addr = 601 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5606145 [L1] Cache Allocate: addr = 601 data = 0f0e0d0c0b0a09080706050403020100
5606145 [L1] Cache hit from L2: addr = 601, data = 01
5606145 [TEST] CPU read @0x3c9
5606155 [L1] Cache miss: addr = 3c9
5606235 [L2] Cache miss: addr = 3c9
5607125 [MEM] Mem hit: addr = 601, data = 00
5607135 [L2] Cache Allocate: addr = 3c9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5607145 [L1] Cache Allocate: addr = 3c9 data = 0f0e0d0c0b0a09080706050403020100
5607145 [L1] Cache hit from L2: addr = 3c9, data = 09
5607145 [TEST] CPU read @0x3bd
5607155 [L1] Cache miss: addr = 3bd
5607235 [L2] Cache miss: addr = 3bd
5608125 [MEM] Mem hit: addr = 3c9, data = c0
5608135 [L2] Cache Allocate: addr = 3bd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5608145 [L1] Cache Allocate: addr = 3bd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5608145 [L1] Cache hit from L2: addr = 3bd, data = dd
5608145 [TEST] CPU read @0x5de
5608155 [L1] Cache miss: addr = 5de
5608235 [L2] Cache hit: addr = 5de, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5608245 [L1] Cache Allocate: addr = 5de data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5608245 [L1] Cache hit from L2: addr = 5de, data = ae
5608245 [TEST] CPU read @0x1b9
5608255 [L1] Cache miss: addr = 1b9
5608335 [L2] Cache miss: addr = 1b9
5609125 [MEM] Mem hit: addr = 3bd, data = a0
5609135 [L2] Cache Allocate: addr = 1b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5609145 [L1] Cache Allocate: addr = 1b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5609145 [L1] Cache hit from L2: addr = 1b9, data = b9
5609145 [TEST] CPU read @0x517
5609155 [L1] Cache miss: addr = 517
5609235 [L2] Cache miss: addr = 517
5610125 [MEM] Mem hit: addr = 1b9, data = a0
5610135 [L2] Cache Allocate: addr = 517 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5610145 [L1] Cache Allocate: addr = 517 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5610145 [L1] Cache hit from L2: addr = 517, data = b7
5610145 [TEST] CPU read @0x756
5610155 [L1] Cache miss: addr = 756
5610235 [L2] Cache miss: addr = 756
5611125 [MEM] Mem hit: addr = 517, data = 00
5611135 [L2] Cache Allocate: addr = 756 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5611145 [L1] Cache Allocate: addr = 756 data = 1f1e1d1c1b1a19181716151413121110
5611145 [L1] Cache hit from L2: addr = 756, data = 16
5611145 [TEST] CPU read @0x1d1
5611155 [L1] Cache miss: addr = 1d1
5611235 [L2] Cache miss: addr = 1d1
5612125 [MEM] Mem hit: addr = 756, data = 40
5612135 [L2] Cache Allocate: addr = 1d1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5612145 [L1] Cache Allocate: addr = 1d1 data = 5f5e5d5c5b5a59585756555453525150
5612145 [L1] Cache hit from L2: addr = 1d1, data = 51
5612145 [TEST] CPU read @0x0ab
5612155 [L1] Cache miss: addr = 0ab
5612235 [L2] Cache miss: addr = 0ab
5613125 [MEM] Mem hit: addr = 1d1, data = c0
5613135 [L2] Cache Allocate: addr = 0ab data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5613145 [L1] Cache Allocate: addr = 0ab data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5613145 [L1] Cache hit from L2: addr = 0ab, data = cb
5613145 [TEST] CPU read @0x7ef
5613155 [L1] Cache miss: addr = 7ef
5613235 [L2] Cache miss: addr = 7ef
5614125 [MEM] Mem hit: addr = 0ab, data = a0
5614135 [L2] Cache Allocate: addr = 7ef data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5614145 [L1] Cache Allocate: addr = 7ef data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5614145 [L1] Cache hit from L2: addr = 7ef, data = af
5614145 [TEST] CPU read @0x6d5
5614155 [L1] Cache hit: addr = 6d5, data = b5
5614165 [TEST] CPU read @0x068
5614175 [L1] Cache miss: addr = 068
5614235 [L2] Cache miss: addr = 068
5615125 [MEM] Mem hit: addr = 7ef, data = e0
5615135 [L2] Cache Allocate: addr = 068 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5615145 [L1] Cache Allocate: addr = 068 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5615145 [L1] Cache hit from L2: addr = 068, data = e8
5615145 [TEST] CPU read @0x2fa
5615155 [L1] Cache miss: addr = 2fa
5615235 [L2] Cache hit: addr = 2fa, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5615245 [L1] Cache Allocate: addr = 2fa data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5615245 [L1] Cache hit from L2: addr = 2fa, data = ca
5615245 [TEST] CPU read @0x472
5615255 [L1] Cache miss: addr = 472
5615335 [L2] Cache miss: addr = 472
5616125 [MEM] Mem hit: addr = 068, data = 60
5616135 [L2] Cache Allocate: addr = 472 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5616145 [L1] Cache Allocate: addr = 472 data = 7f7e7d7c7b7a79787776757473727170
5616145 [L1] Cache hit from L2: addr = 472, data = 72
5616145 [TEST] CPU read @0x6d5
5616155 [L1] Cache hit: addr = 6d5, data = b5
5616165 [TEST] CPU read @0x432
5616175 [L1] Cache miss: addr = 432
5616235 [L2] Cache miss: addr = 432
5617125 [MEM] Mem hit: addr = 472, data = 60
5617135 [L2] Cache Allocate: addr = 432 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5617145 [L1] Cache Allocate: addr = 432 data = 7f7e7d7c7b7a79787776757473727170
5617145 [L1] Cache hit from L2: addr = 432, data = 72
5617145 [TEST] CPU read @0x5df
5617155 [L1] Cache miss: addr = 5df
5617235 [L2] Cache hit: addr = 5df, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5617245 [L1] Cache Allocate: addr = 5df data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5617245 [L1] Cache hit from L2: addr = 5df, data = af
5617245 [TEST] CPU read @0x398
5617255 [L1] Cache miss: addr = 398
5617335 [L2] Cache miss: addr = 398
5618125 [MEM] Mem hit: addr = 432, data = 20
5618135 [L2] Cache Allocate: addr = 398 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5618145 [L1] Cache Allocate: addr = 398 data = 3f3e3d3c3b3a39383736353433323130
5618145 [L1] Cache hit from L2: addr = 398, data = 38
5618145 [TEST] CPU read @0x45e
5618155 [L1] Cache miss: addr = 45e
5618235 [L2] Cache miss: addr = 45e
5619125 [MEM] Mem hit: addr = 398, data = 80
5619135 [L2] Cache Allocate: addr = 45e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5619145 [L1] Cache Allocate: addr = 45e data = 9f9e9d9c9b9a99989796959493929190
5619145 [L1] Cache hit from L2: addr = 45e, data = 9e
5619145 [TEST] CPU read @0x469
5619155 [L1] Cache miss: addr = 469
5619235 [L2] Cache miss: addr = 469
5620125 [MEM] Mem hit: addr = 45e, data = 40
5620135 [L2] Cache Allocate: addr = 469 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5620145 [L1] Cache Allocate: addr = 469 data = 4f4e4d4c4b4a49484746454443424140
5620145 [L1] Cache hit from L2: addr = 469, data = 49
5620145 [TEST] CPU read @0x10c
5620155 [L1] Cache miss: addr = 10c
5620235 [L2] Cache miss: addr = 10c
5621125 [MEM] Mem hit: addr = 469, data = 60
5621135 [L2] Cache Allocate: addr = 10c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5621145 [L1] Cache Allocate: addr = 10c data = 6f6e6d6c6b6a69686766656463626160
5621145 [L1] Cache hit from L2: addr = 10c, data = 6c
5621145 [TEST] CPU read @0x562
5621155 [L1] Cache miss: addr = 562
5621235 [L2] Cache miss: addr = 562
5622125 [MEM] Mem hit: addr = 10c, data = 00
5622135 [L2] Cache Allocate: addr = 562 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5622145 [L1] Cache Allocate: addr = 562 data = 0f0e0d0c0b0a09080706050403020100
5622145 [L1] Cache hit from L2: addr = 562, data = 02
5622145 [TEST] CPU read @0x129
5622155 [L1] Cache miss: addr = 129
5622235 [L2] Cache miss: addr = 129
5623125 [MEM] Mem hit: addr = 562, data = 60
5623135 [L2] Cache Allocate: addr = 129 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5623145 [L1] Cache Allocate: addr = 129 data = 6f6e6d6c6b6a69686766656463626160
5623145 [L1] Cache hit from L2: addr = 129, data = 69
5623145 [TEST] CPU read @0x7dd
5623155 [L1] Cache miss: addr = 7dd
5623235 [L2] Cache hit: addr = 7dd, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5623245 [L1] Cache Allocate: addr = 7dd data = 4f4e4d4c4b4a49484746454443424140
5623245 [L1] Cache hit from L2: addr = 7dd, data = 4d
5623245 [TEST] CPU read @0x2a0
5623255 [L1] Cache miss: addr = 2a0
5623335 [L2] Cache miss: addr = 2a0
5624125 [MEM] Mem hit: addr = 129, data = 20
5624135 [L2] Cache Allocate: addr = 2a0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5624145 [L1] Cache Allocate: addr = 2a0 data = 2f2e2d2c2b2a29282726252423222120
5624145 [L1] Cache hit from L2: addr = 2a0, data = 20
5624145 [TEST] CPU read @0x7d0
5624155 [L1] Cache hit: addr = 7d0, data = 40
5624165 [TEST] CPU read @0x58c
5624175 [L1] Cache miss: addr = 58c
5624235 [L2] Cache miss: addr = 58c
5625125 [MEM] Mem hit: addr = 2a0, data = a0
5625135 [L2] Cache Allocate: addr = 58c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5625145 [L1] Cache Allocate: addr = 58c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5625145 [L1] Cache hit from L2: addr = 58c, data = ac
5625145 [TEST] CPU read @0x610
5625155 [L1] Cache miss: addr = 610
5625235 [L2] Cache miss: addr = 610
5626125 [MEM] Mem hit: addr = 58c, data = 80
5626135 [L2] Cache Allocate: addr = 610 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5626145 [L1] Cache Allocate: addr = 610 data = 9f9e9d9c9b9a99989796959493929190
5626145 [L1] Cache hit from L2: addr = 610, data = 90
5626145 [TEST] CPU read @0x03d
5626155 [L1] Cache miss: addr = 03d
5626235 [L2] Cache miss: addr = 03d
5627125 [MEM] Mem hit: addr = 610, data = 00
5627135 [L2] Cache Allocate: addr = 03d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5627145 [L1] Cache Allocate: addr = 03d data = 1f1e1d1c1b1a19181716151413121110
5627145 [L1] Cache hit from L2: addr = 03d, data = 1d
5627145 [TEST] CPU read @0x268
5627155 [L1] Cache miss: addr = 268
5627235 [L2] Cache miss: addr = 268
5628125 [MEM] Mem hit: addr = 03d, data = 20
5628135 [L2] Cache Allocate: addr = 268 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5628145 [L1] Cache Allocate: addr = 268 data = 2f2e2d2c2b2a29282726252423222120
5628145 [L1] Cache hit from L2: addr = 268, data = 28
5628145 [TEST] CPU read @0x061
5628155 [L1] Cache miss: addr = 061
5628235 [L2] Cache miss: addr = 061
5629125 [MEM] Mem hit: addr = 268, data = 60
5629135 [L2] Cache Allocate: addr = 061 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5629145 [L1] Cache Allocate: addr = 061 data = 6f6e6d6c6b6a69686766656463626160
5629145 [L1] Cache hit from L2: addr = 061, data = 61
5629145 [TEST] CPU read @0x70e
5629155 [L1] Cache miss: addr = 70e
5629235 [L2] Cache miss: addr = 70e
5630125 [MEM] Mem hit: addr = 061, data = 60
5630135 [L2] Cache Allocate: addr = 70e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5630145 [L1] Cache Allocate: addr = 70e data = 6f6e6d6c6b6a69686766656463626160
5630145 [L1] Cache hit from L2: addr = 70e, data = 6e
5630145 [TEST] CPU read @0x55f
5630155 [L1] Cache hit: addr = 55f, data = df
5630165 [TEST] CPU read @0x178
5630175 [L1] Cache miss: addr = 178
5630235 [L2] Cache hit: addr = 178, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5630245 [L1] Cache Allocate: addr = 178 data = 4f4e4d4c4b4a49484746454443424140
5630245 [L1] Cache hit from L2: addr = 178, data = 48
5630245 [TEST] CPU read @0x0d1
5630255 [L1] Cache miss: addr = 0d1
5630335 [L2] Cache miss: addr = 0d1
5631125 [MEM] Mem hit: addr = 70e, data = 00
5631135 [L2] Cache Allocate: addr = 0d1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5631145 [L1] Cache Allocate: addr = 0d1 data = 1f1e1d1c1b1a19181716151413121110
5631145 [L1] Cache hit from L2: addr = 0d1, data = 11
5631145 [TEST] CPU read @0x7e8
5631155 [L1] Cache miss: addr = 7e8
5631235 [L2] Cache miss: addr = 7e8
5632125 [MEM] Mem hit: addr = 0d1, data = c0
5632135 [L2] Cache Allocate: addr = 7e8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5632145 [L1] Cache Allocate: addr = 7e8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5632145 [L1] Cache hit from L2: addr = 7e8, data = c8
5632145 [TEST] CPU read @0x488
5632155 [L1] Cache hit: addr = 488, data = 28
5632165 [TEST] CPU read @0x1cd
5632175 [L1] Cache miss: addr = 1cd
5632235 [L2] Cache miss: addr = 1cd
5633125 [MEM] Mem hit: addr = 7e8, data = e0
5633135 [L2] Cache Allocate: addr = 1cd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5633145 [L1] Cache Allocate: addr = 1cd data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5633145 [L1] Cache hit from L2: addr = 1cd, data = ed
5633145 [TEST] CPU read @0x146
5633155 [L1] Cache miss: addr = 146
5633235 [L2] Cache miss: addr = 146
5634125 [MEM] Mem hit: addr = 1cd, data = c0
5634135 [L2] Cache Allocate: addr = 146 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5634145 [L1] Cache Allocate: addr = 146 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5634145 [L1] Cache hit from L2: addr = 146, data = c6
5634145 [TEST] CPU read @0x758
5634155 [L1] Cache miss: addr = 758
5634235 [L2] Cache miss: addr = 758
5635125 [MEM] Mem hit: addr = 146, data = 40
5635135 [L2] Cache Allocate: addr = 758 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5635145 [L1] Cache Allocate: addr = 758 data = 5f5e5d5c5b5a59585756555453525150
5635145 [L1] Cache hit from L2: addr = 758, data = 58
5635145 [TEST] CPU read @0x257
5635155 [L1] Cache miss: addr = 257
5635235 [L2] Cache hit: addr = 257, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5635245 [L1] Cache Allocate: addr = 257 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5635245 [L1] Cache hit from L2: addr = 257, data = e7
5635245 [TEST] CPU read @0x123
5635255 [L1] Cache miss: addr = 123
5635335 [L2] Cache miss: addr = 123
5636125 [MEM] Mem hit: addr = 758, data = 40
5636135 [L2] Cache Allocate: addr = 123 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5636145 [L1] Cache Allocate: addr = 123 data = 4f4e4d4c4b4a49484746454443424140
5636145 [L1] Cache hit from L2: addr = 123, data = 43
5636145 [TEST] CPU read @0x66e
5636155 [L1] Cache miss: addr = 66e
5636235 [L2] Cache miss: addr = 66e
5637125 [MEM] Mem hit: addr = 123, data = 20
5637135 [L2] Cache Allocate: addr = 66e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5637145 [L1] Cache Allocate: addr = 66e data = 2f2e2d2c2b2a29282726252423222120
5637145 [L1] Cache hit from L2: addr = 66e, data = 2e
5637145 [TEST] CPU read @0x785
5637155 [L1] Cache miss: addr = 785
5637235 [L2] Cache miss: addr = 785
5638125 [MEM] Mem hit: addr = 66e, data = 60
5638135 [L2] Cache Allocate: addr = 785 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5638145 [L1] Cache Allocate: addr = 785 data = 6f6e6d6c6b6a69686766656463626160
5638145 [L1] Cache hit from L2: addr = 785, data = 65
5638145 [TEST] CPU read @0x325
5638155 [L1] Cache miss: addr = 325
5638235 [L2] Cache miss: addr = 325
5639125 [MEM] Mem hit: addr = 785, data = 80
5639135 [L2] Cache Allocate: addr = 325 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5639145 [L1] Cache Allocate: addr = 325 data = 8f8e8d8c8b8a89888786858483828180
5639145 [L1] Cache hit from L2: addr = 325, data = 85
5639145 [TEST] CPU read @0x4f0
5639155 [L1] Cache miss: addr = 4f0
5639235 [L2] Cache hit: addr = 4f0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5639245 [L1] Cache Allocate: addr = 4f0 data = 8f8e8d8c8b8a89888786858483828180
5639245 [L1] Cache hit from L2: addr = 4f0, data = 80
5639245 [TEST] CPU read @0x49c
5639255 [L1] Cache miss: addr = 49c
5639335 [L2] Cache hit: addr = 49c, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5639345 [L1] Cache Allocate: addr = 49c data = 2f2e2d2c2b2a29282726252423222120
5639345 [L1] Cache hit from L2: addr = 49c, data = 2c
5639345 [TEST] CPU read @0x74c
5639355 [L1] Cache miss: addr = 74c
5639435 [L2] Cache miss: addr = 74c
5640125 [MEM] Mem hit: addr = 325, data = 20
5640135 [L2] Cache Allocate: addr = 74c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5640145 [L1] Cache Allocate: addr = 74c data = 2f2e2d2c2b2a29282726252423222120
5640145 [L1] Cache hit from L2: addr = 74c, data = 2c
5640145 [TEST] CPU read @0x346
5640155 [L1] Cache miss: addr = 346
5640235 [L2] Cache miss: addr = 346
5641125 [MEM] Mem hit: addr = 74c, data = 40
5641135 [L2] Cache Allocate: addr = 346 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5641145 [L1] Cache Allocate: addr = 346 data = 4f4e4d4c4b4a49484746454443424140
5641145 [L1] Cache hit from L2: addr = 346, data = 46
5641145 [TEST] CPU read @0x0d8
5641155 [L1] Cache miss: addr = 0d8
5641235 [L2] Cache miss: addr = 0d8
5642125 [MEM] Mem hit: addr = 346, data = 40
5642135 [L2] Cache Allocate: addr = 0d8 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5642145 [L1] Cache Allocate: addr = 0d8 data = 5f5e5d5c5b5a59585756555453525150
5642145 [L1] Cache hit from L2: addr = 0d8, data = 58
5642145 [TEST] CPU read @0x165
5642155 [L1] Cache miss: addr = 165
5642235 [L2] Cache hit: addr = 165, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5642245 [L1] Cache Allocate: addr = 165 data = 4f4e4d4c4b4a49484746454443424140
5642245 [L1] Cache hit from L2: addr = 165, data = 45
5642245 [TEST] CPU read @0x524
5642255 [L1] Cache miss: addr = 524
5642335 [L2] Cache miss: addr = 524
5643125 [MEM] Mem hit: addr = 0d8, data = c0
5643135 [L2] Cache Allocate: addr = 524 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5643145 [L1] Cache Allocate: addr = 524 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5643145 [L1] Cache hit from L2: addr = 524, data = c4
5643145 [TEST] CPU read @0x571
5643155 [L1] Cache miss: addr = 571
5643235 [L2] Cache miss: addr = 571
5644125 [MEM] Mem hit: addr = 524, data = 20
5644135 [L2] Cache Allocate: addr = 571 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5644145 [L1] Cache Allocate: addr = 571 data = 3f3e3d3c3b3a39383736353433323130
5644145 [L1] Cache hit from L2: addr = 571, data = 31
5644145 [TEST] CPU read @0x175
5644155 [L1] Cache miss: addr = 175
5644235 [L2] Cache hit: addr = 175, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5644245 [L1] Cache Allocate: addr = 175 data = 4f4e4d4c4b4a49484746454443424140
5644245 [L1] Cache hit from L2: addr = 175, data = 45
5644245 [TEST] CPU read @0x4c9
5644255 [L1] Cache hit: addr = 4c9, data = e9
5644265 [TEST] CPU read @0x4fd
5644275 [L1] Cache miss: addr = 4fd
5644335 [L2] Cache hit: addr = 4fd, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5644345 [L1] Cache Allocate: addr = 4fd data = 8f8e8d8c8b8a89888786858483828180
5644345 [L1] Cache hit from L2: addr = 4fd, data = 8d
5644345 [TEST] CPU read @0x489
5644355 [L1] Cache hit: addr = 489, data = 29
5644365 [TEST] CPU read @0x1af
5644375 [L1] Cache miss: addr = 1af
5644435 [L2] Cache miss: addr = 1af
5645125 [MEM] Mem hit: addr = 571, data = 60
5645135 [L2] Cache Allocate: addr = 1af data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5645145 [L1] Cache Allocate: addr = 1af data = 6f6e6d6c6b6a69686766656463626160
5645145 [L1] Cache hit from L2: addr = 1af, data = 6f
5645145 [TEST] CPU read @0x4ce
5645155 [L1] Cache hit: addr = 4ce, data = ee
5645165 [TEST] CPU read @0x21d
5645175 [L1] Cache miss: addr = 21d
5645235 [L2] Cache miss: addr = 21d
5646125 [MEM] Mem hit: addr = 1af, data = a0
5646135 [L2] Cache Allocate: addr = 21d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5646145 [L1] Cache Allocate: addr = 21d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5646145 [L1] Cache hit from L2: addr = 21d, data = bd
5646145 [TEST] CPU read @0x139
5646155 [L1] Cache miss: addr = 139
5646235 [L2] Cache miss: addr = 139
5647125 [MEM] Mem hit: addr = 21d, data = 00
5647135 [L2] Cache Allocate: addr = 139 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5647145 [L1] Cache Allocate: addr = 139 data = 1f1e1d1c1b1a19181716151413121110
5647145 [L1] Cache hit from L2: addr = 139, data = 19
5647145 [TEST] CPU read @0x259
5647155 [L1] Cache miss: addr = 259
5647235 [L2] Cache hit: addr = 259, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5647245 [L1] Cache Allocate: addr = 259 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5647245 [L1] Cache hit from L2: addr = 259, data = e9
5647245 [TEST] CPU read @0x7d4
5647255 [L1] Cache miss: addr = 7d4
5647335 [L2] Cache hit: addr = 7d4, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5647345 [L1] Cache Allocate: addr = 7d4 data = 4f4e4d4c4b4a49484746454443424140
5647345 [L1] Cache hit from L2: addr = 7d4, data = 44
5647345 [TEST] CPU read @0x36d
5647355 [L1] Cache hit: addr = 36d, data = cd
5647365 [TEST] CPU read @0x39a
5647375 [L1] Cache miss: addr = 39a
5647435 [L2] Cache miss: addr = 39a
5648125 [MEM] Mem hit: addr = 139, data = 20
5648135 [L2] Cache Allocate: addr = 39a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5648145 [L1] Cache Allocate: addr = 39a data = 3f3e3d3c3b3a39383736353433323130
5648145 [L1] Cache hit from L2: addr = 39a, data = 3a
5648145 [TEST] CPU read @0x751
5648155 [L1] Cache miss: addr = 751
5648235 [L2] Cache miss: addr = 751
5649125 [MEM] Mem hit: addr = 39a, data = 80
5649135 [L2] Cache Allocate: addr = 751 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5649145 [L1] Cache Allocate: addr = 751 data = 9f9e9d9c9b9a99989796959493929190
5649145 [L1] Cache hit from L2: addr = 751, data = 91
5649145 [TEST] CPU read @0x589
5649155 [L1] Cache miss: addr = 589
5649235 [L2] Cache miss: addr = 589
5650125 [MEM] Mem hit: addr = 751, data = 40
5650135 [L2] Cache Allocate: addr = 589 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5650145 [L1] Cache Allocate: addr = 589 data = 4f4e4d4c4b4a49484746454443424140
5650145 [L1] Cache hit from L2: addr = 589, data = 49
5650145 [TEST] CPU read @0x63a
5650155 [L1] Cache miss: addr = 63a
5650235 [L2] Cache miss: addr = 63a
5651125 [MEM] Mem hit: addr = 589, data = 80
5651135 [L2] Cache Allocate: addr = 63a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5651145 [L1] Cache Allocate: addr = 63a data = 9f9e9d9c9b9a99989796959493929190
5651145 [L1] Cache hit from L2: addr = 63a, data = 9a
5651145 [TEST] CPU read @0x668
5651155 [L1] Cache miss: addr = 668
5651235 [L2] Cache miss: addr = 668
5652125 [MEM] Mem hit: addr = 63a, data = 20
5652135 [L2] Cache Allocate: addr = 668 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5652145 [L1] Cache Allocate: addr = 668 data = 2f2e2d2c2b2a29282726252423222120
5652145 [L1] Cache hit from L2: addr = 668, data = 28
5652145 [TEST] CPU read @0x4d7
5652155 [L1] Cache miss: addr = 4d7
5652235 [L2] Cache hit: addr = 4d7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5652245 [L1] Cache Allocate: addr = 4d7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5652245 [L1] Cache hit from L2: addr = 4d7, data = e7
5652245 [TEST] CPU read @0x3cb
5652255 [L1] Cache miss: addr = 3cb
5652335 [L2] Cache miss: addr = 3cb
5653125 [MEM] Mem hit: addr = 668, data = 60
5653135 [L2] Cache Allocate: addr = 3cb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5653145 [L1] Cache Allocate: addr = 3cb data = 6f6e6d6c6b6a69686766656463626160
5653145 [L1] Cache hit from L2: addr = 3cb, data = 6b
5653145 [TEST] CPU read @0x6cf
5653155 [L1] Cache miss: addr = 6cf
5653235 [L2] Cache hit: addr = 6cf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5653245 [L1] Cache Allocate: addr = 6cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5653245 [L1] Cache hit from L2: addr = 6cf, data = af
5653245 [TEST] CPU read @0x2e6
5653255 [L1] Cache hit: addr = 2e6, data = c6
5653265 [TEST] CPU read @0x354
5653275 [L1] Cache miss: addr = 354
5653335 [L2] Cache miss: addr = 354
5654125 [MEM] Mem hit: addr = 3cb, data = c0
5654135 [L2] Cache Allocate: addr = 354 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5654145 [L1] Cache Allocate: addr = 354 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5654145 [L1] Cache hit from L2: addr = 354, data = d4
5654145 [TEST] CPU read @0x652
5654155 [L1] Cache miss: addr = 652
5654235 [L2] Cache miss: addr = 652
5655125 [MEM] Mem hit: addr = 354, data = 40
5655135 [L2] Cache Allocate: addr = 652 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5655145 [L1] Cache Allocate: addr = 652 data = 5f5e5d5c5b5a59585756555453525150
5655145 [L1] Cache hit from L2: addr = 652, data = 52
5655145 [TEST] CPU read @0x3f2
5655155 [L1] Cache hit: addr = 3f2, data = 72
5655165 [TEST] CPU read @0x20c
5655175 [L1] Cache miss: addr = 20c
5655235 [L2] Cache miss: addr = 20c
5656125 [MEM] Mem hit: addr = 652, data = 40
5656135 [L2] Cache Allocate: addr = 20c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5656145 [L1] Cache Allocate: addr = 20c data = 4f4e4d4c4b4a49484746454443424140
5656145 [L1] Cache hit from L2: addr = 20c, data = 4c
5656145 [TEST] CPU read @0x543
5656155 [L1] Cache miss: addr = 543
5656235 [L2] Cache hit: addr = 543, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5656245 [L1] Cache Allocate: addr = 543 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5656245 [L1] Cache hit from L2: addr = 543, data = c3
5656245 [TEST] CPU read @0x382
5656255 [L1] Cache miss: addr = 382
5656335 [L2] Cache miss: addr = 382
5657125 [MEM] Mem hit: addr = 20c, data = 00
5657135 [L2] Cache Allocate: addr = 382 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5657145 [L1] Cache Allocate: addr = 382 data = 0f0e0d0c0b0a09080706050403020100
5657145 [L1] Cache hit from L2: addr = 382, data = 02
5657145 [TEST] CPU read @0x1b0
5657155 [L1] Cache miss: addr = 1b0
5657235 [L2] Cache miss: addr = 1b0
5658125 [MEM] Mem hit: addr = 382, data = 80
5658135 [L2] Cache Allocate: addr = 1b0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5658145 [L1] Cache Allocate: addr = 1b0 data = 9f9e9d9c9b9a99989796959493929190
5658145 [L1] Cache hit from L2: addr = 1b0, data = 90
5658145 [TEST] CPU read @0x70a
5658155 [L1] Cache miss: addr = 70a
5658235 [L2] Cache miss: addr = 70a
5659125 [MEM] Mem hit: addr = 1b0, data = a0
5659135 [L2] Cache Allocate: addr = 70a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5659145 [L1] Cache Allocate: addr = 70a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5659145 [L1] Cache hit from L2: addr = 70a, data = aa
5659145 [TEST] CPU read @0x681
5659155 [L1] Cache miss: addr = 681
5659235 [L2] Cache miss: addr = 681
5660125 [MEM] Mem hit: addr = 70a, data = 00
5660135 [L2] Cache Allocate: addr = 681 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5660145 [L1] Cache Allocate: addr = 681 data = 0f0e0d0c0b0a09080706050403020100
5660145 [L1] Cache hit from L2: addr = 681, data = 01
5660145 [TEST] CPU read @0x430
5660155 [L1] Cache miss: addr = 430
5660235 [L2] Cache miss: addr = 430
5661125 [MEM] Mem hit: addr = 681, data = 80
5661135 [L2] Cache Allocate: addr = 430 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5661145 [L1] Cache Allocate: addr = 430 data = 9f9e9d9c9b9a99989796959493929190
5661145 [L1] Cache hit from L2: addr = 430, data = 90
5661145 [TEST] CPU read @0x77a
5661155 [L1] Cache miss: addr = 77a
5661235 [L2] Cache miss: addr = 77a
5662125 [MEM] Mem hit: addr = 430, data = 20
5662135 [L2] Cache Allocate: addr = 77a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5662145 [L1] Cache Allocate: addr = 77a data = 3f3e3d3c3b3a39383736353433323130
5662145 [L1] Cache hit from L2: addr = 77a, data = 3a
5662145 [TEST] CPU read @0x6c9
5662155 [L1] Cache miss: addr = 6c9
5662235 [L2] Cache hit: addr = 6c9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5662245 [L1] Cache Allocate: addr = 6c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5662245 [L1] Cache hit from L2: addr = 6c9, data = a9
5662245 [TEST] CPU read @0x5af
5662255 [L1] Cache miss: addr = 5af
5662335 [L2] Cache hit: addr = 5af, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5662345 [L1] Cache Allocate: addr = 5af data = 8f8e8d8c8b8a89888786858483828180
5662345 [L1] Cache hit from L2: addr = 5af, data = 8f
5662345 [TEST] CPU read @0x7ba
5662355 [L1] Cache miss: addr = 7ba
5662435 [L2] Cache miss: addr = 7ba
5663125 [MEM] Mem hit: addr = 77a, data = 60
5663135 [L2] Cache Allocate: addr = 7ba data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5663145 [L1] Cache Allocate: addr = 7ba data = 7f7e7d7c7b7a79787776757473727170
5663145 [L1] Cache hit from L2: addr = 7ba, data = 7a
5663145 [TEST] CPU read @0x4fe
5663155 [L1] Cache miss: addr = 4fe
5663235 [L2] Cache hit: addr = 4fe, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5663245 [L1] Cache Allocate: addr = 4fe data = 8f8e8d8c8b8a89888786858483828180
5663245 [L1] Cache hit from L2: addr = 4fe, data = 8e
5663245 [TEST] CPU read @0x771
5663255 [L1] Cache miss: addr = 771
5663335 [L2] Cache miss: addr = 771
5664125 [MEM] Mem hit: addr = 7ba, data = a0
5664135 [L2] Cache Allocate: addr = 771 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5664145 [L1] Cache Allocate: addr = 771 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5664145 [L1] Cache hit from L2: addr = 771, data = b1
5664145 [TEST] CPU read @0x3ea
5664155 [L1] Cache miss: addr = 3ea
5664235 [L2] Cache hit: addr = 3ea, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5664245 [L1] Cache Allocate: addr = 3ea data = 6f6e6d6c6b6a69686766656463626160
5664245 [L1] Cache hit from L2: addr = 3ea, data = 6a
5664245 [TEST] CPU read @0x54e
5664255 [L1] Cache miss: addr = 54e
5664335 [L2] Cache hit: addr = 54e, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5664345 [L1] Cache Allocate: addr = 54e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5664345 [L1] Cache hit from L2: addr = 54e, data = ce
5664345 [TEST] CPU read @0x6c2
5664355 [L1] Cache miss: addr = 6c2
5664435 [L2] Cache hit: addr = 6c2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5664445 [L1] Cache Allocate: addr = 6c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5664445 [L1] Cache hit from L2: addr = 6c2, data = a2
5664445 [TEST] CPU read @0x69e
5664455 [L1] Cache hit: addr = 69e, data = be
5664465 [TEST] CPU read @0x27f
5664475 [L1] Cache miss: addr = 27f
5664535 [L2] Cache miss: addr = 27f
5665125 [MEM] Mem hit: addr = 771, data = 60
5665135 [L2] Cache Allocate: addr = 27f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5665145 [L1] Cache Allocate: addr = 27f data = 7f7e7d7c7b7a79787776757473727170
5665145 [L1] Cache hit from L2: addr = 27f, data = 7f
5665145 [TEST] CPU read @0x4a5
5665155 [L1] Cache miss: addr = 4a5
5665235 [L2] Cache miss: addr = 4a5
5666125 [MEM] Mem hit: addr = 27f, data = 60
5666135 [L2] Cache Allocate: addr = 4a5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5666145 [L1] Cache Allocate: addr = 4a5 data = 6f6e6d6c6b6a69686766656463626160
5666145 [L1] Cache hit from L2: addr = 4a5, data = 65
5666145 [TEST] CPU read @0x4ee
5666155 [L1] Cache miss: addr = 4ee
5666235 [L2] Cache hit: addr = 4ee, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5666245 [L1] Cache Allocate: addr = 4ee data = 8f8e8d8c8b8a89888786858483828180
5666245 [L1] Cache hit from L2: addr = 4ee, data = 8e
5666245 [TEST] CPU read @0x049
5666255 [L1] Cache miss: addr = 049
5666335 [L2] Cache miss: addr = 049
5667125 [MEM] Mem hit: addr = 4a5, data = a0
5667135 [L2] Cache Allocate: addr = 049 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5667145 [L1] Cache Allocate: addr = 049 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5667145 [L1] Cache hit from L2: addr = 049, data = a9
5667145 [TEST] CPU read @0x5ef
5667155 [L1] Cache miss: addr = 5ef
5667235 [L2] Cache miss: addr = 5ef
5668125 [MEM] Mem hit: addr = 049, data = 40
5668135 [L2] Cache Allocate: addr = 5ef data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5668145 [L1] Cache Allocate: addr = 5ef data = 4f4e4d4c4b4a49484746454443424140
5668145 [L1] Cache hit from L2: addr = 5ef, data = 4f
5668145 [TEST] CPU read @0x02a
5668155 [L1] Cache miss: addr = 02a
5668235 [L2] Cache miss: addr = 02a
5669125 [MEM] Mem hit: addr = 5ef, data = e0
5669135 [L2] Cache Allocate: addr = 02a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5669145 [L1] Cache Allocate: addr = 02a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5669145 [L1] Cache hit from L2: addr = 02a, data = ea
5669145 [TEST] CPU read @0x047
5669155 [L1] Cache miss: addr = 047
5669235 [L2] Cache hit: addr = 047, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5669245 [L1] Cache Allocate: addr = 047 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5669245 [L1] Cache hit from L2: addr = 047, data = a7
5669245 [TEST] CPU read @0x211
5669255 [L1] Cache miss: addr = 211
5669335 [L2] Cache miss: addr = 211
5670125 [MEM] Mem hit: addr = 02a, data = 20
5670135 [L2] Cache Allocate: addr = 211 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5670145 [L1] Cache Allocate: addr = 211 data = 3f3e3d3c3b3a39383736353433323130
5670145 [L1] Cache hit from L2: addr = 211, data = 31
5670145 [TEST] CPU read @0x0d8
5670155 [L1] Cache miss: addr = 0d8
5670235 [L2] Cache miss: addr = 0d8
5671125 [MEM] Mem hit: addr = 211, data = 00
5671135 [L2] Cache Allocate: addr = 0d8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5671145 [L1] Cache Allocate: addr = 0d8 data = 1f1e1d1c1b1a19181716151413121110
5671145 [L1] Cache hit from L2: addr = 0d8, data = 18
5671145 [TEST] CPU read @0x5c3
5671155 [L1] Cache miss: addr = 5c3
5671235 [L2] Cache hit: addr = 5c3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5671245 [L1] Cache Allocate: addr = 5c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5671245 [L1] Cache hit from L2: addr = 5c3, data = a3
5671245 [TEST] CPU read @0x4c5
5671255 [L1] Cache hit: addr = 4c5, data = e5
5671265 [TEST] CPU read @0x5e4
5671275 [L1] Cache miss: addr = 5e4
5671335 [L2] Cache miss: addr = 5e4
5672125 [MEM] Mem hit: addr = 0d8, data = c0
5672135 [L2] Cache Allocate: addr = 5e4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5672145 [L1] Cache Allocate: addr = 5e4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5672145 [L1] Cache hit from L2: addr = 5e4, data = c4
5672145 [TEST] CPU read @0x51d
5672155 [L1] Cache miss: addr = 51d
5672235 [L2] Cache miss: addr = 51d
5673125 [MEM] Mem hit: addr = 5e4, data = e0
5673135 [L2] Cache Allocate: addr = 51d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5673145 [L1] Cache Allocate: addr = 51d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5673145 [L1] Cache hit from L2: addr = 51d, data = fd
5673145 [TEST] CPU read @0x72a
5673155 [L1] Cache miss: addr = 72a
5673235 [L2] Cache miss: addr = 72a
5674125 [MEM] Mem hit: addr = 51d, data = 00
5674135 [L2] Cache Allocate: addr = 72a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5674145 [L1] Cache Allocate: addr = 72a data = 0f0e0d0c0b0a09080706050403020100
5674145 [L1] Cache hit from L2: addr = 72a, data = 0a
5674145 [TEST] CPU read @0x0ce
5674155 [L1] Cache miss: addr = 0ce
5674235 [L2] Cache miss: addr = 0ce
5675125 [MEM] Mem hit: addr = 72a, data = 20
5675135 [L2] Cache Allocate: addr = 0ce data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5675145 [L1] Cache Allocate: addr = 0ce data = 2f2e2d2c2b2a29282726252423222120
5675145 [L1] Cache hit from L2: addr = 0ce, data = 2e
5675145 [TEST] CPU read @0x0bd
5675155 [L1] Cache miss: addr = 0bd
5675235 [L2] Cache miss: addr = 0bd
5676125 [MEM] Mem hit: addr = 0ce, data = c0
5676135 [L2] Cache Allocate: addr = 0bd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5676145 [L1] Cache Allocate: addr = 0bd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5676145 [L1] Cache hit from L2: addr = 0bd, data = dd
5676145 [TEST] CPU read @0x4ec
5676155 [L1] Cache miss: addr = 4ec
5676235 [L2] Cache hit: addr = 4ec, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5676245 [L1] Cache Allocate: addr = 4ec data = 8f8e8d8c8b8a89888786858483828180
5676245 [L1] Cache hit from L2: addr = 4ec, data = 8c
5676245 [TEST] CPU read @0x229
5676255 [L1] Cache hit: addr = 229, data = e9
5676265 [TEST] CPU read @0x57c
5676275 [L1] Cache miss: addr = 57c
5676335 [L2] Cache miss: addr = 57c
5677125 [MEM] Mem hit: addr = 0bd, data = a0
5677135 [L2] Cache Allocate: addr = 57c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5677145 [L1] Cache Allocate: addr = 57c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5677145 [L1] Cache hit from L2: addr = 57c, data = bc
5677145 [TEST] CPU read @0x56f
5677155 [L1] Cache miss: addr = 56f
5677235 [L2] Cache hit: addr = 56f, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5677245 [L1] Cache Allocate: addr = 56f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5677245 [L1] Cache hit from L2: addr = 56f, data = af
5677245 [TEST] CPU read @0x4e9
5677255 [L1] Cache miss: addr = 4e9
5677335 [L2] Cache hit: addr = 4e9, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5677345 [L1] Cache Allocate: addr = 4e9 data = 8f8e8d8c8b8a89888786858483828180
5677345 [L1] Cache hit from L2: addr = 4e9, data = 89
5677345 [TEST] CPU read @0x08c
5677355 [L1] Cache miss: addr = 08c
5677435 [L2] Cache miss: addr = 08c
5678125 [MEM] Mem hit: addr = 57c, data = 60
5678135 [L2] Cache Allocate: addr = 08c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5678145 [L1] Cache Allocate: addr = 08c data = 6f6e6d6c6b6a69686766656463626160
5678145 [L1] Cache hit from L2: addr = 08c, data = 6c
5678145 [TEST] CPU read @0x7f7
5678155 [L1] Cache miss: addr = 7f7
5678235 [L2] Cache miss: addr = 7f7
5679125 [MEM] Mem hit: addr = 08c, data = 80
5679135 [L2] Cache Allocate: addr = 7f7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5679145 [L1] Cache Allocate: addr = 7f7 data = 9f9e9d9c9b9a99989796959493929190
5679145 [L1] Cache hit from L2: addr = 7f7, data = 97
5679145 [TEST] CPU read @0x338
5679155 [L1] Cache miss: addr = 338
5679235 [L2] Cache miss: addr = 338
5680125 [MEM] Mem hit: addr = 7f7, data = e0
5680135 [L2] Cache Allocate: addr = 338 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5680145 [L1] Cache Allocate: addr = 338 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5680145 [L1] Cache hit from L2: addr = 338, data = f8
5680145 [TEST] CPU read @0x02d
5680155 [L1] Cache miss: addr = 02d
5680235 [L2] Cache miss: addr = 02d
5681125 [MEM] Mem hit: addr = 338, data = 20
5681135 [L2] Cache Allocate: addr = 02d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5681145 [L1] Cache Allocate: addr = 02d data = 2f2e2d2c2b2a29282726252423222120
5681145 [L1] Cache hit from L2: addr = 02d, data = 2d
5681145 [TEST] CPU read @0x126
5681155 [L1] Cache miss: addr = 126
5681235 [L2] Cache miss: addr = 126
5682125 [MEM] Mem hit: addr = 02d, data = 20
5682135 [L2] Cache Allocate: addr = 126 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5682145 [L1] Cache Allocate: addr = 126 data = 2f2e2d2c2b2a29282726252423222120
5682145 [L1] Cache hit from L2: addr = 126, data = 26
5682145 [TEST] CPU read @0x34b
5682155 [L1] Cache miss: addr = 34b
5682235 [L2] Cache miss: addr = 34b
5683125 [MEM] Mem hit: addr = 126, data = 20
5683135 [L2] Cache Allocate: addr = 34b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5683145 [L1] Cache Allocate: addr = 34b data = 2f2e2d2c2b2a29282726252423222120
5683145 [L1] Cache hit from L2: addr = 34b, data = 2b
5683145 [TEST] CPU read @0x70f
5683155 [L1] Cache miss: addr = 70f
5683235 [L2] Cache miss: addr = 70f
5684125 [MEM] Mem hit: addr = 34b, data = 40
5684135 [L2] Cache Allocate: addr = 70f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5684145 [L1] Cache Allocate: addr = 70f data = 4f4e4d4c4b4a49484746454443424140
5684145 [L1] Cache hit from L2: addr = 70f, data = 4f
5684145 [TEST] CPU read @0x254
5684155 [L1] Cache miss: addr = 254
5684235 [L2] Cache hit: addr = 254, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5684245 [L1] Cache Allocate: addr = 254 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5684245 [L1] Cache hit from L2: addr = 254, data = e4
5684245 [TEST] CPU read @0x4be
5684255 [L1] Cache miss: addr = 4be
5684335 [L2] Cache miss: addr = 4be
5685125 [MEM] Mem hit: addr = 70f, data = 00
5685135 [L2] Cache Allocate: addr = 4be data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5685145 [L1] Cache Allocate: addr = 4be data = 1f1e1d1c1b1a19181716151413121110
5685145 [L1] Cache hit from L2: addr = 4be, data = 1e
5685145 [TEST] CPU read @0x5ba
5685155 [L1] Cache hit: addr = 5ba, data = 9a
5685165 [TEST] CPU read @0x665
5685175 [L1] Cache miss: addr = 665
5685235 [L2] Cache miss: addr = 665
5686125 [MEM] Mem hit: addr = 4be, data = a0
5686135 [L2] Cache Allocate: addr = 665 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5686145 [L1] Cache Allocate: addr = 665 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5686145 [L1] Cache hit from L2: addr = 665, data = a5
5686145 [TEST] CPU read @0x358
5686155 [L1] Cache miss: addr = 358
5686235 [L2] Cache miss: addr = 358
5687125 [MEM] Mem hit: addr = 665, data = 60
5687135 [L2] Cache Allocate: addr = 358 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5687145 [L1] Cache Allocate: addr = 358 data = 7f7e7d7c7b7a79787776757473727170
5687145 [L1] Cache hit from L2: addr = 358, data = 78
5687145 [TEST] CPU read @0x342
5687155 [L1] Cache miss: addr = 342
5687235 [L2] Cache hit: addr = 342, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5687245 [L1] Cache Allocate: addr = 342 data = 6f6e6d6c6b6a69686766656463626160
5687245 [L1] Cache hit from L2: addr = 342, data = 62
5687245 [TEST] CPU read @0x00b
5687255 [L1] Cache miss: addr = 00b
5687335 [L2] Cache miss: addr = 00b
5688125 [MEM] Mem hit: addr = 358, data = 40
5688135 [L2] Cache Allocate: addr = 00b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5688145 [L1] Cache Allocate: addr = 00b data = 4f4e4d4c4b4a49484746454443424140
5688145 [L1] Cache hit from L2: addr = 00b, data = 4b
5688145 [TEST] CPU read @0x55b
5688155 [L1] Cache hit: addr = 55b, data = db
5688165 [TEST] CPU read @0x066
5688175 [L1] Cache miss: addr = 066
5688235 [L2] Cache miss: addr = 066
5689125 [MEM] Mem hit: addr = 00b, data = 00
5689135 [L2] Cache Allocate: addr = 066 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5689145 [L1] Cache Allocate: addr = 066 data = 0f0e0d0c0b0a09080706050403020100
5689145 [L1] Cache hit from L2: addr = 066, data = 06
5689145 [TEST] CPU read @0x50c
5689155 [L1] Cache miss: addr = 50c
5689235 [L2] Cache miss: addr = 50c
5690125 [MEM] Mem hit: addr = 066, data = 60
5690135 [L2] Cache Allocate: addr = 50c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5690145 [L1] Cache Allocate: addr = 50c data = 6f6e6d6c6b6a69686766656463626160
5690145 [L1] Cache hit from L2: addr = 50c, data = 6c
5690145 [TEST] CPU read @0x0b6
5690155 [L1] Cache miss: addr = 0b6
5690235 [L2] Cache miss: addr = 0b6
5691125 [MEM] Mem hit: addr = 50c, data = 00
5691135 [L2] Cache Allocate: addr = 0b6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5691145 [L1] Cache Allocate: addr = 0b6 data = 1f1e1d1c1b1a19181716151413121110
5691145 [L1] Cache hit from L2: addr = 0b6, data = 16
5691145 [TEST] CPU read @0x616
5691155 [L1] Cache miss: addr = 616
5691235 [L2] Cache miss: addr = 616
5692125 [MEM] Mem hit: addr = 0b6, data = a0
5692135 [L2] Cache Allocate: addr = 616 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5692145 [L1] Cache Allocate: addr = 616 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5692145 [L1] Cache hit from L2: addr = 616, data = b6
5692145 [TEST] CPU read @0x469
5692155 [L1] Cache miss: addr = 469
5692235 [L2] Cache miss: addr = 469
5693125 [MEM] Mem hit: addr = 616, data = 00
5693135 [L2] Cache Allocate: addr = 469 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5693145 [L1] Cache Allocate: addr = 469 data = 0f0e0d0c0b0a09080706050403020100
5693145 [L1] Cache hit from L2: addr = 469, data = 09
5693145 [TEST] CPU read @0x1a2
5693155 [L1] Cache miss: addr = 1a2
5693235 [L2] Cache miss: addr = 1a2
5694125 [MEM] Mem hit: addr = 469, data = 60
5694135 [L2] Cache Allocate: addr = 1a2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5694145 [L1] Cache Allocate: addr = 1a2 data = 6f6e6d6c6b6a69686766656463626160
5694145 [L1] Cache hit from L2: addr = 1a2, data = 62
5694145 [TEST] CPU read @0x481
5694155 [L1] Cache hit: addr = 481, data = 21
5694165 [TEST] CPU read @0x637
5694175 [L1] Cache miss: addr = 637
5694235 [L2] Cache miss: addr = 637
5695125 [MEM] Mem hit: addr = 1a2, data = a0
5695135 [L2] Cache Allocate: addr = 637 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5695145 [L1] Cache Allocate: addr = 637 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5695145 [L1] Cache hit from L2: addr = 637, data = b7
5695145 [TEST] CPU read @0x68d
5695155 [L1] Cache miss: addr = 68d
5695235 [L2] Cache miss: addr = 68d
5696125 [MEM] Mem hit: addr = 637, data = 20
5696135 [L2] Cache Allocate: addr = 68d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5696145 [L1] Cache Allocate: addr = 68d data = 2f2e2d2c2b2a29282726252423222120
5696145 [L1] Cache hit from L2: addr = 68d, data = 2d
5696145 [TEST] CPU read @0x6b6
5696155 [L1] Cache miss: addr = 6b6
5696235 [L2] Cache miss: addr = 6b6
5697125 [MEM] Mem hit: addr = 68d, data = 80
5697135 [L2] Cache Allocate: addr = 6b6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5697145 [L1] Cache Allocate: addr = 6b6 data = 9f9e9d9c9b9a99989796959493929190
5697145 [L1] Cache hit from L2: addr = 6b6, data = 96
5697145 [TEST] CPU read @0x56f
5697155 [L1] Cache miss: addr = 56f
5697235 [L2] Cache miss: addr = 56f
5698125 [MEM] Mem hit: addr = 6b6, data = a0
5698135 [L2] Cache Allocate: addr = 56f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5698145 [L1] Cache Allocate: addr = 56f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5698145 [L1] Cache hit from L2: addr = 56f, data = af
5698145 [TEST] CPU read @0x11f
5698155 [L1] Cache miss: addr = 11f
5698235 [L2] Cache miss: addr = 11f
5699125 [MEM] Mem hit: addr = 56f, data = 60
5699135 [L2] Cache Allocate: addr = 11f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5699145 [L1] Cache Allocate: addr = 11f data = 7f7e7d7c7b7a79787776757473727170
5699145 [L1] Cache hit from L2: addr = 11f, data = 7f
5699145 [TEST] CPU read @0x462
5699155 [L1] Cache miss: addr = 462
5699235 [L2] Cache miss: addr = 462
5700125 [MEM] Mem hit: addr = 11f, data = 00
5700135 [L2] Cache Allocate: addr = 462 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5700145 [L1] Cache Allocate: addr = 462 data = 0f0e0d0c0b0a09080706050403020100
5700145 [L1] Cache hit from L2: addr = 462, data = 02
5700145 [TEST] CPU read @0x1cd
5700155 [L1] Cache miss: addr = 1cd
5700235 [L2] Cache miss: addr = 1cd
5701125 [MEM] Mem hit: addr = 462, data = 60
5701135 [L2] Cache Allocate: addr = 1cd data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5701145 [L1] Cache Allocate: addr = 1cd data = 6f6e6d6c6b6a69686766656463626160
5701145 [L1] Cache hit from L2: addr = 1cd, data = 6d
5701145 [TEST] CPU read @0x685
5701155 [L1] Cache miss: addr = 685
5701235 [L2] Cache miss: addr = 685
5702125 [MEM] Mem hit: addr = 1cd, data = c0
5702135 [L2] Cache Allocate: addr = 685 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5702145 [L1] Cache Allocate: addr = 685 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5702145 [L1] Cache hit from L2: addr = 685, data = c5
5702145 [TEST] CPU read @0x310
5702155 [L1] Cache miss: addr = 310
5702235 [L2] Cache miss: addr = 310
5703125 [MEM] Mem hit: addr = 685, data = 80
5703135 [L2] Cache Allocate: addr = 310 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5703145 [L1] Cache Allocate: addr = 310 data = 9f9e9d9c9b9a99989796959493929190
5703145 [L1] Cache hit from L2: addr = 310, data = 90
5703145 [TEST] CPU read @0x2e1
5703155 [L1] Cache hit: addr = 2e1, data = c1
5703165 [TEST] CPU read @0x461
5703175 [L1] Cache miss: addr = 461
5703235 [L2] Cache hit: addr = 461, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5703245 [L1] Cache Allocate: addr = 461 data = 0f0e0d0c0b0a09080706050403020100
5703245 [L1] Cache hit from L2: addr = 461, data = 01
5703245 [TEST] CPU read @0x660
5703255 [L1] Cache miss: addr = 660
5703335 [L2] Cache miss: addr = 660
5704125 [MEM] Mem hit: addr = 310, data = 00
5704135 [L2] Cache Allocate: addr = 660 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5704145 [L1] Cache Allocate: addr = 660 data = 0f0e0d0c0b0a09080706050403020100
5704145 [L1] Cache hit from L2: addr = 660, data = 00
5704145 [TEST] CPU read @0x6bd
5704155 [L1] Cache miss: addr = 6bd
5704235 [L2] Cache miss: addr = 6bd
5705125 [MEM] Mem hit: addr = 660, data = 60
5705135 [L2] Cache Allocate: addr = 6bd data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5705145 [L1] Cache Allocate: addr = 6bd data = 7f7e7d7c7b7a79787776757473727170
5705145 [L1] Cache hit from L2: addr = 6bd, data = 7d
5705145 [TEST] CPU read @0x505
5705155 [L1] Cache miss: addr = 505
5705235 [L2] Cache miss: addr = 505
5706125 [MEM] Mem hit: addr = 6bd, data = a0
5706135 [L2] Cache Allocate: addr = 505 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5706145 [L1] Cache Allocate: addr = 505 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5706145 [L1] Cache hit from L2: addr = 505, data = a5
5706145 [TEST] CPU read @0x3cd
5706155 [L1] Cache miss: addr = 3cd
5706235 [L2] Cache miss: addr = 3cd
5707125 [MEM] Mem hit: addr = 505, data = 00
5707135 [L2] Cache Allocate: addr = 3cd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5707145 [L1] Cache Allocate: addr = 3cd data = 0f0e0d0c0b0a09080706050403020100
5707145 [L1] Cache hit from L2: addr = 3cd, data = 0d
5707145 [TEST] CPU read @0x006
5707155 [L1] Cache miss: addr = 006
5707235 [L2] Cache miss: addr = 006
5708125 [MEM] Mem hit: addr = 3cd, data = c0
5708135 [L2] Cache Allocate: addr = 006 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5708145 [L1] Cache Allocate: addr = 006 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5708145 [L1] Cache hit from L2: addr = 006, data = c6
5708145 [TEST] CPU read @0x075
5708155 [L1] Cache miss: addr = 075
5708235 [L2] Cache miss: addr = 075
5709125 [MEM] Mem hit: addr = 006, data = 00
5709135 [L2] Cache Allocate: addr = 075 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5709145 [L1] Cache Allocate: addr = 075 data = 1f1e1d1c1b1a19181716151413121110
5709145 [L1] Cache hit from L2: addr = 075, data = 15
5709145 [TEST] CPU read @0x43c
5709155 [L1] Cache miss: addr = 43c
5709235 [L2] Cache miss: addr = 43c
5710125 [MEM] Mem hit: addr = 075, data = 60
5710135 [L2] Cache Allocate: addr = 43c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5710145 [L1] Cache Allocate: addr = 43c data = 7f7e7d7c7b7a79787776757473727170
5710145 [L1] Cache hit from L2: addr = 43c, data = 7c
5710145 [TEST] CPU read @0x7ec
5710155 [L1] Cache miss: addr = 7ec
5710235 [L2] Cache miss: addr = 7ec
5711125 [MEM] Mem hit: addr = 43c, data = 20
5711135 [L2] Cache Allocate: addr = 7ec data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5711145 [L1] Cache Allocate: addr = 7ec data = 2f2e2d2c2b2a29282726252423222120
5711145 [L1] Cache hit from L2: addr = 7ec, data = 2c
5711145 [TEST] CPU read @0x0f7
5711155 [L1] Cache miss: addr = 0f7
5711235 [L2] Cache miss: addr = 0f7
5712125 [MEM] Mem hit: addr = 7ec, data = e0
5712135 [L2] Cache Allocate: addr = 0f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5712145 [L1] Cache Allocate: addr = 0f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5712145 [L1] Cache hit from L2: addr = 0f7, data = f7
5712145 [TEST] CPU read @0x763
5712155 [L1] Cache miss: addr = 763
5712235 [L2] Cache miss: addr = 763
5713125 [MEM] Mem hit: addr = 0f7, data = e0
5713135 [L2] Cache Allocate: addr = 763 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5713145 [L1] Cache Allocate: addr = 763 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5713145 [L1] Cache hit from L2: addr = 763, data = e3
5713145 [TEST] CPU read @0x258
5713155 [L1] Cache miss: addr = 258
5713235 [L2] Cache hit: addr = 258, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5713245 [L1] Cache Allocate: addr = 258 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5713245 [L1] Cache hit from L2: addr = 258, data = e8
5713245 [TEST] CPU read @0x0b2
5713255 [L1] Cache miss: addr = 0b2
5713335 [L2] Cache miss: addr = 0b2
5714125 [MEM] Mem hit: addr = 763, data = 60
5714135 [L2] Cache Allocate: addr = 0b2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5714145 [L1] Cache Allocate: addr = 0b2 data = 7f7e7d7c7b7a79787776757473727170
5714145 [L1] Cache hit from L2: addr = 0b2, data = 72
5714145 [TEST] CPU read @0x2f4
5714155 [L1] Cache miss: addr = 2f4
5714235 [L2] Cache hit: addr = 2f4, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5714245 [L1] Cache Allocate: addr = 2f4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5714245 [L1] Cache hit from L2: addr = 2f4, data = c4
5714245 [TEST] CPU read @0x316
5714255 [L1] Cache miss: addr = 316
5714335 [L2] Cache miss: addr = 316
5715125 [MEM] Mem hit: addr = 0b2, data = a0
5715135 [L2] Cache Allocate: addr = 316 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5715145 [L1] Cache Allocate: addr = 316 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5715145 [L1] Cache hit from L2: addr = 316, data = b6
5715145 [TEST] CPU read @0x63f
5715155 [L1] Cache miss: addr = 63f
5715235 [L2] Cache miss: addr = 63f
5716125 [MEM] Mem hit: addr = 316, data = 00
5716135 [L2] Cache Allocate: addr = 63f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5716145 [L1] Cache Allocate: addr = 63f data = 1f1e1d1c1b1a19181716151413121110
5716145 [L1] Cache hit from L2: addr = 63f, data = 1f
5716145 [TEST] CPU read @0x0a3
5716155 [L1] Cache miss: addr = 0a3
5716235 [L2] Cache miss: addr = 0a3
5717125 [MEM] Mem hit: addr = 63f, data = 20
5717135 [L2] Cache Allocate: addr = 0a3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5717145 [L1] Cache Allocate: addr = 0a3 data = 2f2e2d2c2b2a29282726252423222120
5717145 [L1] Cache hit from L2: addr = 0a3, data = 23
5717145 [TEST] CPU read @0x368
5717155 [L1] Cache hit: addr = 368, data = c8
5717165 [TEST] CPU read @0x0e0
5717175 [L1] Cache miss: addr = 0e0
5717235 [L2] Cache miss: addr = 0e0
5718125 [MEM] Mem hit: addr = 0a3, data = a0
5718135 [L2] Cache Allocate: addr = 0e0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5718145 [L1] Cache Allocate: addr = 0e0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5718145 [L1] Cache hit from L2: addr = 0e0, data = a0
5718145 [TEST] CPU read @0x01b
5718155 [L1] Cache miss: addr = 01b
5718235 [L2] Cache miss: addr = 01b
5719125 [MEM] Mem hit: addr = 0e0, data = e0
5719135 [L2] Cache Allocate: addr = 01b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5719145 [L1] Cache Allocate: addr = 01b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5719145 [L1] Cache hit from L2: addr = 01b, data = fb
5719145 [TEST] CPU read @0x377
5719155 [L1] Cache hit: addr = 377, data = c7
5719165 [TEST] CPU read @0x203
5719175 [L1] Cache miss: addr = 203
5719235 [L2] Cache miss: addr = 203
5720125 [MEM] Mem hit: addr = 01b, data = 00
5720135 [L2] Cache Allocate: addr = 203 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5720145 [L1] Cache Allocate: addr = 203 data = 0f0e0d0c0b0a09080706050403020100
5720145 [L1] Cache hit from L2: addr = 203, data = 03
5720145 [TEST] CPU read @0x61a
5720155 [L1] Cache miss: addr = 61a
5720235 [L2] Cache miss: addr = 61a
5721125 [MEM] Mem hit: addr = 203, data = 00
5721135 [L2] Cache Allocate: addr = 61a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5721145 [L1] Cache Allocate: addr = 61a data = 1f1e1d1c1b1a19181716151413121110
5721145 [L1] Cache hit from L2: addr = 61a, data = 1a
5721145 [TEST] CPU read @0x12e
5721155 [L1] Cache miss: addr = 12e
5721235 [L2] Cache miss: addr = 12e
5722125 [MEM] Mem hit: addr = 61a, data = 00
5722135 [L2] Cache Allocate: addr = 12e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5722145 [L1] Cache Allocate: addr = 12e data = 0f0e0d0c0b0a09080706050403020100
5722145 [L1] Cache hit from L2: addr = 12e, data = 0e
5722145 [TEST] CPU read @0x1cf
5722155 [L1] Cache miss: addr = 1cf
5722235 [L2] Cache miss: addr = 1cf
5723125 [MEM] Mem hit: addr = 12e, data = 20
5723135 [L2] Cache Allocate: addr = 1cf data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5723145 [L1] Cache Allocate: addr = 1cf data = 2f2e2d2c2b2a29282726252423222120
5723145 [L1] Cache hit from L2: addr = 1cf, data = 2f
5723145 [TEST] CPU read @0x363
5723155 [L1] Cache hit: addr = 363, data = c3
5723165 [TEST] CPU read @0x1f3
5723175 [L1] Cache miss: addr = 1f3
5723235 [L2] Cache miss: addr = 1f3
5724125 [MEM] Mem hit: addr = 1cf, data = c0
5724135 [L2] Cache Allocate: addr = 1f3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5724145 [L1] Cache Allocate: addr = 1f3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5724145 [L1] Cache hit from L2: addr = 1f3, data = d3
5724145 [TEST] CPU read @0x516
5724155 [L1] Cache miss: addr = 516
5724235 [L2] Cache miss: addr = 516
5725125 [MEM] Mem hit: addr = 1f3, data = e0
5725135 [L2] Cache Allocate: addr = 516 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5725145 [L1] Cache Allocate: addr = 516 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5725145 [L1] Cache hit from L2: addr = 516, data = f6
5725145 [TEST] CPU read @0x642
5725155 [L1] Cache miss: addr = 642
5725235 [L2] Cache miss: addr = 642
5726125 [MEM] Mem hit: addr = 516, data = 00
5726135 [L2] Cache Allocate: addr = 642 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5726145 [L1] Cache Allocate: addr = 642 data = 0f0e0d0c0b0a09080706050403020100
5726145 [L1] Cache hit from L2: addr = 642, data = 02
5726145 [TEST] CPU read @0x259
5726155 [L1] Cache miss: addr = 259
5726235 [L2] Cache hit: addr = 259, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5726245 [L1] Cache Allocate: addr = 259 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5726245 [L1] Cache hit from L2: addr = 259, data = e9
5726245 [TEST] CPU read @0x6dd
5726255 [L1] Cache hit: addr = 6dd, data = bd
5726265 [TEST] CPU read @0x1ae
5726275 [L1] Cache miss: addr = 1ae
5726335 [L2] Cache miss: addr = 1ae
5727125 [MEM] Mem hit: addr = 642, data = 40
5727135 [L2] Cache Allocate: addr = 1ae data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5727145 [L1] Cache Allocate: addr = 1ae data = 4f4e4d4c4b4a49484746454443424140
5727145 [L1] Cache hit from L2: addr = 1ae, data = 4e
5727145 [TEST] CPU read @0x1ac
5727155 [L1] Cache hit: addr = 1ac, data = 4c
5727165 [TEST] CPU read @0x1b1
5727175 [L1] Cache miss: addr = 1b1
5727235 [L2] Cache hit: addr = 1b1, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5727245 [L1] Cache Allocate: addr = 1b1 data = 4f4e4d4c4b4a49484746454443424140
5727245 [L1] Cache hit from L2: addr = 1b1, data = 41
5727245 [TEST] CPU read @0x12e
5727255 [L1] Cache miss: addr = 12e
5727335 [L2] Cache miss: addr = 12e
5728125 [MEM] Mem hit: addr = 1ae, data = a0
5728135 [L2] Cache Allocate: addr = 12e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5728145 [L1] Cache Allocate: addr = 12e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5728145 [L1] Cache hit from L2: addr = 12e, data = ae
5728145 [TEST] CPU read @0x045
5728155 [L1] Cache miss: addr = 045
5728235 [L2] Cache miss: addr = 045
5729125 [MEM] Mem hit: addr = 12e, data = 20
5729135 [L2] Cache Allocate: addr = 045 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5729145 [L1] Cache Allocate: addr = 045 data = 2f2e2d2c2b2a29282726252423222120
5729145 [L1] Cache hit from L2: addr = 045, data = 25
5729145 [TEST] CPU read @0x409
5729155 [L1] Cache miss: addr = 409
5729235 [L2] Cache miss: addr = 409
5730125 [MEM] Mem hit: addr = 045, data = 40
5730135 [L2] Cache Allocate: addr = 409 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5730145 [L1] Cache Allocate: addr = 409 data = 4f4e4d4c4b4a49484746454443424140
5730145 [L1] Cache hit from L2: addr = 409, data = 49
5730145 [TEST] CPU read @0x00c
5730155 [L1] Cache miss: addr = 00c
5730235 [L2] Cache miss: addr = 00c
5731125 [MEM] Mem hit: addr = 409, data = 00
5731135 [L2] Cache Allocate: addr = 00c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5731145 [L1] Cache Allocate: addr = 00c data = 0f0e0d0c0b0a09080706050403020100
5731145 [L1] Cache hit from L2: addr = 00c, data = 0c
5731145 [TEST] CPU read @0x20b
5731155 [L1] Cache miss: addr = 20b
5731235 [L2] Cache miss: addr = 20b
5732125 [MEM] Mem hit: addr = 00c, data = 00
5732135 [L2] Cache Allocate: addr = 20b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5732145 [L1] Cache Allocate: addr = 20b data = 0f0e0d0c0b0a09080706050403020100
5732145 [L1] Cache hit from L2: addr = 20b, data = 0b
5732145 [TEST] CPU read @0x666
5732155 [L1] Cache miss: addr = 666
5732235 [L2] Cache miss: addr = 666
5733125 [MEM] Mem hit: addr = 20b, data = 00
5733135 [L2] Cache Allocate: addr = 666 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5733145 [L1] Cache Allocate: addr = 666 data = 0f0e0d0c0b0a09080706050403020100
5733145 [L1] Cache hit from L2: addr = 666, data = 06
5733145 [TEST] CPU read @0x6bc
5733155 [L1] Cache miss: addr = 6bc
5733235 [L2] Cache miss: addr = 6bc
5734125 [MEM] Mem hit: addr = 666, data = 60
5734135 [L2] Cache Allocate: addr = 6bc data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5734145 [L1] Cache Allocate: addr = 6bc data = 7f7e7d7c7b7a79787776757473727170
5734145 [L1] Cache hit from L2: addr = 6bc, data = 7c
5734145 [TEST] CPU read @0x6a5
5734155 [L1] Cache miss: addr = 6a5
5734235 [L2] Cache hit: addr = 6a5, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5734245 [L1] Cache Allocate: addr = 6a5 data = 6f6e6d6c6b6a69686766656463626160
5734245 [L1] Cache hit from L2: addr = 6a5, data = 65
5734245 [TEST] CPU read @0x543
5734255 [L1] Cache miss: addr = 543
5734335 [L2] Cache hit: addr = 543, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5734345 [L1] Cache Allocate: addr = 543 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5734345 [L1] Cache hit from L2: addr = 543, data = c3
5734345 [TEST] CPU read @0x3ea
5734355 [L1] Cache miss: addr = 3ea
5734435 [L2] Cache hit: addr = 3ea, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5734445 [L1] Cache Allocate: addr = 3ea data = 6f6e6d6c6b6a69686766656463626160
5734445 [L1] Cache hit from L2: addr = 3ea, data = 6a
5734445 [TEST] CPU read @0x696
5734455 [L1] Cache hit: addr = 696, data = b6
5734465 [TEST] CPU read @0x593
5734475 [L1] Cache miss: addr = 593
5734535 [L2] Cache miss: addr = 593
5735125 [MEM] Mem hit: addr = 6bc, data = a0
5735135 [L2] Cache Allocate: addr = 593 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5735145 [L1] Cache Allocate: addr = 593 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5735145 [L1] Cache hit from L2: addr = 593, data = b3
5735145 [TEST] CPU read @0x019
5735155 [L1] Cache miss: addr = 019
5735235 [L2] Cache miss: addr = 019
5736125 [MEM] Mem hit: addr = 593, data = 80
5736135 [L2] Cache Allocate: addr = 019 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5736145 [L1] Cache Allocate: addr = 019 data = 9f9e9d9c9b9a99989796959493929190
5736145 [L1] Cache hit from L2: addr = 019, data = 99
5736145 [TEST] CPU read @0x57f
5736155 [L1] Cache miss: addr = 57f
5736235 [L2] Cache miss: addr = 57f
5737125 [MEM] Mem hit: addr = 019, data = 00
5737135 [L2] Cache Allocate: addr = 57f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5737145 [L1] Cache Allocate: addr = 57f data = 1f1e1d1c1b1a19181716151413121110
5737145 [L1] Cache hit from L2: addr = 57f, data = 1f
5737145 [TEST] CPU read @0x778
5737155 [L1] Cache miss: addr = 778
5737235 [L2] Cache miss: addr = 778
5738125 [MEM] Mem hit: addr = 57f, data = 60
5738135 [L2] Cache Allocate: addr = 778 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5738145 [L1] Cache Allocate: addr = 778 data = 7f7e7d7c7b7a79787776757473727170
5738145 [L1] Cache hit from L2: addr = 778, data = 78
5738145 [TEST] CPU read @0x375
5738155 [L1] Cache hit: addr = 375, data = c5
5738165 [TEST] CPU read @0x4b2
5738175 [L1] Cache miss: addr = 4b2
5738235 [L2] Cache miss: addr = 4b2
5739125 [MEM] Mem hit: addr = 778, data = 60
5739135 [L2] Cache Allocate: addr = 4b2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5739145 [L1] Cache Allocate: addr = 4b2 data = 7f7e7d7c7b7a79787776757473727170
5739145 [L1] Cache hit from L2: addr = 4b2, data = 72
5739145 [TEST] CPU read @0x47a
5739155 [L1] Cache miss: addr = 47a
5739235 [L2] Cache miss: addr = 47a
5740125 [MEM] Mem hit: addr = 4b2, data = a0
5740135 [L2] Cache Allocate: addr = 47a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5740145 [L1] Cache Allocate: addr = 47a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5740145 [L1] Cache hit from L2: addr = 47a, data = ba
5740145 [TEST] CPU read @0x4e6
5740155 [L1] Cache miss: addr = 4e6
5740235 [L2] Cache hit: addr = 4e6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5740245 [L1] Cache Allocate: addr = 4e6 data = 8f8e8d8c8b8a89888786858483828180
5740245 [L1] Cache hit from L2: addr = 4e6, data = 86
5740245 [TEST] CPU read @0x202
5740255 [L1] Cache miss: addr = 202
5740335 [L2] Cache miss: addr = 202
5741125 [MEM] Mem hit: addr = 47a, data = 60
5741135 [L2] Cache Allocate: addr = 202 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5741145 [L1] Cache Allocate: addr = 202 data = 6f6e6d6c6b6a69686766656463626160
5741145 [L1] Cache hit from L2: addr = 202, data = 62
5741145 [TEST] CPU read @0x123
5741155 [L1] Cache miss: addr = 123
5741235 [L2] Cache miss: addr = 123
5742125 [MEM] Mem hit: addr = 202, data = 00
5742135 [L2] Cache Allocate: addr = 123 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5742145 [L1] Cache Allocate: addr = 123 data = 0f0e0d0c0b0a09080706050403020100
5742145 [L1] Cache hit from L2: addr = 123, data = 03
5742145 [TEST] CPU read @0x201
5742155 [L1] Cache miss: addr = 201
5742235 [L2] Cache hit: addr = 201, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5742245 [L1] Cache Allocate: addr = 201 data = 6f6e6d6c6b6a69686766656463626160
5742245 [L1] Cache hit from L2: addr = 201, data = 61
5742245 [TEST] CPU read @0x064
5742255 [L1] Cache miss: addr = 064
5742335 [L2] Cache miss: addr = 064
5743125 [MEM] Mem hit: addr = 123, data = 20
5743135 [L2] Cache Allocate: addr = 064 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5743145 [L1] Cache Allocate: addr = 064 data = 2f2e2d2c2b2a29282726252423222120
5743145 [L1] Cache hit from L2: addr = 064, data = 24
5743145 [TEST] CPU read @0x672
5743155 [L1] Cache miss: addr = 672
5743235 [L2] Cache miss: addr = 672
5744125 [MEM] Mem hit: addr = 064, data = 60
5744135 [L2] Cache Allocate: addr = 672 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5744145 [L1] Cache Allocate: addr = 672 data = 7f7e7d7c7b7a79787776757473727170
5744145 [L1] Cache hit from L2: addr = 672, data = 72
5744145 [TEST] CPU read @0x6d1
5744155 [L1] Cache hit: addr = 6d1, data = b1
5744165 [TEST] CPU read @0x56f
5744175 [L1] Cache miss: addr = 56f
5744235 [L2] Cache miss: addr = 56f
5745125 [MEM] Mem hit: addr = 672, data = 60
5745135 [L2] Cache Allocate: addr = 56f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5745145 [L1] Cache Allocate: addr = 56f data = 6f6e6d6c6b6a69686766656463626160
5745145 [L1] Cache hit from L2: addr = 56f, data = 6f
5745145 [TEST] CPU read @0x5f2
5745155 [L1] Cache miss: addr = 5f2
5745235 [L2] Cache miss: addr = 5f2
5746125 [MEM] Mem hit: addr = 56f, data = 60
5746135 [L2] Cache Allocate: addr = 5f2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5746145 [L1] Cache Allocate: addr = 5f2 data = 7f7e7d7c7b7a79787776757473727170
5746145 [L1] Cache hit from L2: addr = 5f2, data = 72
5746145 [TEST] CPU read @0x43c
5746155 [L1] Cache miss: addr = 43c
5746235 [L2] Cache miss: addr = 43c
5747125 [MEM] Mem hit: addr = 5f2, data = e0
5747135 [L2] Cache Allocate: addr = 43c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5747145 [L1] Cache Allocate: addr = 43c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5747145 [L1] Cache hit from L2: addr = 43c, data = fc
5747145 [TEST] CPU read @0x424
5747155 [L1] Cache miss: addr = 424
5747235 [L2] Cache hit: addr = 424, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5747245 [L1] Cache Allocate: addr = 424 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5747245 [L1] Cache hit from L2: addr = 424, data = e4
5747245 [TEST] CPU read @0x710
5747255 [L1] Cache miss: addr = 710
5747335 [L2] Cache miss: addr = 710
5748125 [MEM] Mem hit: addr = 43c, data = 20
5748135 [L2] Cache Allocate: addr = 710 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5748145 [L1] Cache Allocate: addr = 710 data = 3f3e3d3c3b3a39383736353433323130
5748145 [L1] Cache hit from L2: addr = 710, data = 30
5748145 [TEST] CPU read @0x683
5748155 [L1] Cache miss: addr = 683
5748235 [L2] Cache miss: addr = 683
5749125 [MEM] Mem hit: addr = 710, data = 00
5749135 [L2] Cache Allocate: addr = 683 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5749145 [L1] Cache Allocate: addr = 683 data = 0f0e0d0c0b0a09080706050403020100
5749145 [L1] Cache hit from L2: addr = 683, data = 03
5749145 [TEST] CPU read @0x01f
5749155 [L1] Cache miss: addr = 01f
5749235 [L2] Cache miss: addr = 01f
5750125 [MEM] Mem hit: addr = 683, data = 80
5750135 [L2] Cache Allocate: addr = 01f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5750145 [L1] Cache Allocate: addr = 01f data = 9f9e9d9c9b9a99989796959493929190
5750145 [L1] Cache hit from L2: addr = 01f, data = 9f
5750145 [TEST] CPU read @0x437
5750155 [L1] Cache miss: addr = 437
5750235 [L2] Cache hit: addr = 437, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5750245 [L1] Cache Allocate: addr = 437 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5750245 [L1] Cache hit from L2: addr = 437, data = e7
5750245 [TEST] CPU read @0x5f3
5750255 [L1] Cache miss: addr = 5f3
5750335 [L2] Cache miss: addr = 5f3
5751125 [MEM] Mem hit: addr = 01f, data = 00
5751135 [L2] Cache Allocate: addr = 5f3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5751145 [L1] Cache Allocate: addr = 5f3 data = 1f1e1d1c1b1a19181716151413121110
5751145 [L1] Cache hit from L2: addr = 5f3, data = 13
5751145 [TEST] CPU read @0x1cb
5751155 [L1] Cache miss: addr = 1cb
5751235 [L2] Cache miss: addr = 1cb
5752125 [MEM] Mem hit: addr = 5f3, data = e0
5752135 [L2] Cache Allocate: addr = 1cb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5752145 [L1] Cache Allocate: addr = 1cb data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5752145 [L1] Cache hit from L2: addr = 1cb, data = eb
5752145 [TEST] CPU read @0x6f0
5752155 [L1] Cache miss: addr = 6f0
5752235 [L2] Cache miss: addr = 6f0
5753125 [MEM] Mem hit: addr = 1cb, data = c0
5753135 [L2] Cache Allocate: addr = 6f0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5753145 [L1] Cache Allocate: addr = 6f0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5753145 [L1] Cache hit from L2: addr = 6f0, data = d0
5753145 [TEST] CPU read @0x392
5753155 [L1] Cache miss: addr = 392
5753235 [L2] Cache miss: addr = 392
5754125 [MEM] Mem hit: addr = 6f0, data = e0
5754135 [L2] Cache Allocate: addr = 392 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5754145 [L1] Cache Allocate: addr = 392 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5754145 [L1] Cache hit from L2: addr = 392, data = f2
5754145 [TEST] CPU read @0x110
5754155 [L1] Cache miss: addr = 110
5754235 [L2] Cache miss: addr = 110
5755125 [MEM] Mem hit: addr = 392, data = 80
5755135 [L2] Cache Allocate: addr = 110 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5755145 [L1] Cache Allocate: addr = 110 data = 9f9e9d9c9b9a99989796959493929190
5755145 [L1] Cache hit from L2: addr = 110, data = 90
5755145 [TEST] CPU read @0x629
5755155 [L1] Cache miss: addr = 629
5755235 [L2] Cache miss: addr = 629
5756125 [MEM] Mem hit: addr = 110, data = 00
5756135 [L2] Cache Allocate: addr = 629 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5756145 [L1] Cache Allocate: addr = 629 data = 0f0e0d0c0b0a09080706050403020100
5756145 [L1] Cache hit from L2: addr = 629, data = 09
5756145 [TEST] CPU read @0x325
5756155 [L1] Cache miss: addr = 325
5756235 [L2] Cache miss: addr = 325
5757125 [MEM] Mem hit: addr = 629, data = 20
5757135 [L2] Cache Allocate: addr = 325 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5757145 [L1] Cache Allocate: addr = 325 data = 2f2e2d2c2b2a29282726252423222120
5757145 [L1] Cache hit from L2: addr = 325, data = 25
5757145 [TEST] CPU read @0x489
5757155 [L1] Cache hit: addr = 489, data = 29
5757165 [TEST] CPU read @0x371
5757175 [L1] Cache hit: addr = 371, data = c1
5757185 [TEST] CPU read @0x723
5757195 [L1] Cache miss: addr = 723
5757235 [L2] Cache miss: addr = 723
5758125 [MEM] Mem hit: addr = 325, data = 20
5758135 [L2] Cache Allocate: addr = 723 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5758145 [L1] Cache Allocate: addr = 723 data = 2f2e2d2c2b2a29282726252423222120
5758145 [L1] Cache hit from L2: addr = 723, data = 23
5758145 [TEST] CPU read @0x189
5758155 [L1] Cache miss: addr = 189
5758235 [L2] Cache miss: addr = 189
5759125 [MEM] Mem hit: addr = 723, data = 20
5759135 [L2] Cache Allocate: addr = 189 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5759145 [L1] Cache Allocate: addr = 189 data = 2f2e2d2c2b2a29282726252423222120
5759145 [L1] Cache hit from L2: addr = 189, data = 29
5759145 [TEST] CPU read @0x55c
5759155 [L1] Cache hit: addr = 55c, data = dc
5759165 [TEST] CPU read @0x2a1
5759175 [L1] Cache miss: addr = 2a1
5759235 [L2] Cache miss: addr = 2a1
5760125 [MEM] Mem hit: addr = 189, data = 80
5760135 [L2] Cache Allocate: addr = 2a1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5760145 [L1] Cache Allocate: addr = 2a1 data = 8f8e8d8c8b8a89888786858483828180
5760145 [L1] Cache hit from L2: addr = 2a1, data = 81
5760145 [TEST] CPU read @0x22d
5760155 [L1] Cache hit: addr = 22d, data = ed
5760165 [TEST] CPU read @0x52e
5760175 [L1] Cache miss: addr = 52e
5760235 [L2] Cache miss: addr = 52e
5761125 [MEM] Mem hit: addr = 2a1, data = a0
5761135 [L2] Cache Allocate: addr = 52e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5761145 [L1] Cache Allocate: addr = 52e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5761145 [L1] Cache hit from L2: addr = 52e, data = ae
5761145 [TEST] CPU read @0x1a4
5761155 [L1] Cache miss: addr = 1a4
5761235 [L2] Cache miss: addr = 1a4
5762125 [MEM] Mem hit: addr = 52e, data = 20
5762135 [L2] Cache Allocate: addr = 1a4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5762145 [L1] Cache Allocate: addr = 1a4 data = 2f2e2d2c2b2a29282726252423222120
5762145 [L1] Cache hit from L2: addr = 1a4, data = 24
5762145 [TEST] CPU read @0x007
5762155 [L1] Cache miss: addr = 007
5762235 [L2] Cache miss: addr = 007
5763125 [MEM] Mem hit: addr = 1a4, data = a0
5763135 [L2] Cache Allocate: addr = 007 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5763145 [L1] Cache Allocate: addr = 007 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5763145 [L1] Cache hit from L2: addr = 007, data = a7
5763145 [TEST] CPU read @0x72d
5763155 [L1] Cache miss: addr = 72d
5763235 [L2] Cache miss: addr = 72d
5764125 [MEM] Mem hit: addr = 007, data = 00
5764135 [L2] Cache Allocate: addr = 72d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5764145 [L1] Cache Allocate: addr = 72d data = 0f0e0d0c0b0a09080706050403020100
5764145 [L1] Cache hit from L2: addr = 72d, data = 0d
5764145 [TEST] CPU read @0x1ee
5764155 [L1] Cache miss: addr = 1ee
5764235 [L2] Cache miss: addr = 1ee
5765125 [MEM] Mem hit: addr = 72d, data = 20
5765135 [L2] Cache Allocate: addr = 1ee data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5765145 [L1] Cache Allocate: addr = 1ee data = 2f2e2d2c2b2a29282726252423222120
5765145 [L1] Cache hit from L2: addr = 1ee, data = 2e
5765145 [TEST] CPU read @0x23e
5765155 [L1] Cache miss: addr = 23e
5765235 [L2] Cache hit: addr = 23e, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5765245 [L1] Cache Allocate: addr = 23e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5765245 [L1] Cache hit from L2: addr = 23e, data = ee
5765245 [TEST] CPU read @0x57e
5765255 [L1] Cache miss: addr = 57e
5765335 [L2] Cache miss: addr = 57e
5766125 [MEM] Mem hit: addr = 1ee, data = e0
5766135 [L2] Cache Allocate: addr = 57e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5766145 [L1] Cache Allocate: addr = 57e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5766145 [L1] Cache hit from L2: addr = 57e, data = fe
5766145 [TEST] CPU read @0x17e
5766155 [L1] Cache miss: addr = 17e
5766235 [L2] Cache hit: addr = 17e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5766245 [L1] Cache Allocate: addr = 17e data = 4f4e4d4c4b4a49484746454443424140
5766245 [L1] Cache hit from L2: addr = 17e, data = 4e
5766245 [TEST] CPU read @0x299
5766255 [L1] Cache miss: addr = 299
5766335 [L2] Cache miss: addr = 299
5767125 [MEM] Mem hit: addr = 57e, data = 60
5767135 [L2] Cache Allocate: addr = 299 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5767145 [L1] Cache Allocate: addr = 299 data = 7f7e7d7c7b7a79787776757473727170
5767145 [L1] Cache hit from L2: addr = 299, data = 79
5767145 [TEST] CPU read @0x627
5767155 [L1] Cache miss: addr = 627
5767235 [L2] Cache miss: addr = 627
5768125 [MEM] Mem hit: addr = 299, data = 80
5768135 [L2] Cache Allocate: addr = 627 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5768145 [L1] Cache Allocate: addr = 627 data = 8f8e8d8c8b8a89888786858483828180
5768145 [L1] Cache hit from L2: addr = 627, data = 87
5768145 [TEST] CPU read @0x4cd
5768155 [L1] Cache hit: addr = 4cd, data = ed
5768165 [TEST] CPU read @0x3e0
5768175 [L1] Cache miss: addr = 3e0
5768235 [L2] Cache hit: addr = 3e0, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5768245 [L1] Cache Allocate: addr = 3e0 data = 6f6e6d6c6b6a69686766656463626160
5768245 [L1] Cache hit from L2: addr = 3e0, data = 60
5768245 [TEST] CPU read @0x12c
5768255 [L1] Cache miss: addr = 12c
5768335 [L2] Cache miss: addr = 12c
5769125 [MEM] Mem hit: addr = 627, data = 20
5769135 [L2] Cache Allocate: addr = 12c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5769145 [L1] Cache Allocate: addr = 12c data = 2f2e2d2c2b2a29282726252423222120
5769145 [L1] Cache hit from L2: addr = 12c, data = 2c
5769145 [TEST] CPU read @0x285
5769155 [L1] Cache miss: addr = 285
5769235 [L2] Cache hit: addr = 285, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5769245 [L1] Cache Allocate: addr = 285 data = 6f6e6d6c6b6a69686766656463626160
5769245 [L1] Cache hit from L2: addr = 285, data = 65
5769245 [TEST] CPU read @0x53d
5769255 [L1] Cache miss: addr = 53d
5769335 [L2] Cache miss: addr = 53d
5770125 [MEM] Mem hit: addr = 12c, data = 20
5770135 [L2] Cache Allocate: addr = 53d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5770145 [L1] Cache Allocate: addr = 53d data = 3f3e3d3c3b3a39383736353433323130
5770145 [L1] Cache hit from L2: addr = 53d, data = 3d
5770145 [TEST] CPU read @0x315
5770155 [L1] Cache miss: addr = 315
5770235 [L2] Cache miss: addr = 315
5771125 [MEM] Mem hit: addr = 53d, data = 20
5771135 [L2] Cache Allocate: addr = 315 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5771145 [L1] Cache Allocate: addr = 315 data = 3f3e3d3c3b3a39383736353433323130
5771145 [L1] Cache hit from L2: addr = 315, data = 35
5771145 [TEST] CPU read @0x315
5771155 [L1] Cache hit: addr = 315, data = 35
5771165 [TEST] CPU read @0x15f
5771175 [L1] Cache miss: addr = 15f
5771235 [L2] Cache miss: addr = 15f
5772125 [MEM] Mem hit: addr = 315, data = 00
5772135 [L2] Cache Allocate: addr = 15f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5772145 [L1] Cache Allocate: addr = 15f data = 1f1e1d1c1b1a19181716151413121110
5772145 [L1] Cache hit from L2: addr = 15f, data = 1f
5772145 [TEST] CPU read @0x00c
5772155 [L1] Cache miss: addr = 00c
5772235 [L2] Cache miss: addr = 00c
5773125 [MEM] Mem hit: addr = 15f, data = 40
5773135 [L2] Cache Allocate: addr = 00c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5773145 [L1] Cache Allocate: addr = 00c data = 4f4e4d4c4b4a49484746454443424140
5773145 [L1] Cache hit from L2: addr = 00c, data = 4c
5773145 [TEST] CPU read @0x29c
5773155 [L1] Cache miss: addr = 29c
5773235 [L2] Cache miss: addr = 29c
5774125 [MEM] Mem hit: addr = 00c, data = 00
5774135 [L2] Cache Allocate: addr = 29c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5774145 [L1] Cache Allocate: addr = 29c data = 1f1e1d1c1b1a19181716151413121110
5774145 [L1] Cache hit from L2: addr = 29c, data = 1c
5774145 [TEST] CPU read @0x6fe
5774155 [L1] Cache miss: addr = 6fe
5774235 [L2] Cache miss: addr = 6fe
5775125 [MEM] Mem hit: addr = 29c, data = 80
5775135 [L2] Cache Allocate: addr = 6fe data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5775145 [L1] Cache Allocate: addr = 6fe data = 9f9e9d9c9b9a99989796959493929190
5775145 [L1] Cache hit from L2: addr = 6fe, data = 9e
5775145 [TEST] CPU read @0x423
5775155 [L1] Cache miss: addr = 423
5775235 [L2] Cache miss: addr = 423
5776125 [MEM] Mem hit: addr = 6fe, data = e0
5776135 [L2] Cache Allocate: addr = 423 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5776145 [L1] Cache Allocate: addr = 423 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5776145 [L1] Cache hit from L2: addr = 423, data = e3
5776145 [TEST] CPU read @0x3ed
5776155 [L1] Cache miss: addr = 3ed
5776235 [L2] Cache hit: addr = 3ed, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5776245 [L1] Cache Allocate: addr = 3ed data = 6f6e6d6c6b6a69686766656463626160
5776245 [L1] Cache hit from L2: addr = 3ed, data = 6d
5776245 [TEST] CPU read @0x648
5776255 [L1] Cache miss: addr = 648
5776335 [L2] Cache miss: addr = 648
5777125 [MEM] Mem hit: addr = 423, data = 20
5777135 [L2] Cache Allocate: addr = 648 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5777145 [L1] Cache Allocate: addr = 648 data = 2f2e2d2c2b2a29282726252423222120
5777145 [L1] Cache hit from L2: addr = 648, data = 28
5777145 [TEST] CPU read @0x111
5777155 [L1] Cache miss: addr = 111
5777235 [L2] Cache miss: addr = 111
5778125 [MEM] Mem hit: addr = 648, data = 40
5778135 [L2] Cache Allocate: addr = 111 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5778145 [L1] Cache Allocate: addr = 111 data = 5f5e5d5c5b5a59585756555453525150
5778145 [L1] Cache hit from L2: addr = 111, data = 51
5778145 [TEST] CPU read @0x492
5778155 [L1] Cache miss: addr = 492
5778235 [L2] Cache hit: addr = 492, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5778245 [L1] Cache Allocate: addr = 492 data = 2f2e2d2c2b2a29282726252423222120
5778245 [L1] Cache hit from L2: addr = 492, data = 22
5778245 [TEST] CPU read @0x34b
5778255 [L1] Cache miss: addr = 34b
5778335 [L2] Cache miss: addr = 34b
5779125 [MEM] Mem hit: addr = 111, data = 00
5779135 [L2] Cache Allocate: addr = 34b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5779145 [L1] Cache Allocate: addr = 34b data = 0f0e0d0c0b0a09080706050403020100
5779145 [L1] Cache hit from L2: addr = 34b, data = 0b
5779145 [TEST] CPU read @0x529
5779155 [L1] Cache miss: addr = 529
5779235 [L2] Cache miss: addr = 529
5780125 [MEM] Mem hit: addr = 34b, data = 40
5780135 [L2] Cache Allocate: addr = 529 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5780145 [L1] Cache Allocate: addr = 529 data = 4f4e4d4c4b4a49484746454443424140
5780145 [L1] Cache hit from L2: addr = 529, data = 49
5780145 [TEST] CPU read @0x231
5780155 [L1] Cache miss: addr = 231
5780235 [L2] Cache hit: addr = 231, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5780245 [L1] Cache Allocate: addr = 231 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5780245 [L1] Cache hit from L2: addr = 231, data = e1
5780245 [TEST] CPU read @0x22b
5780255 [L1] Cache hit: addr = 22b, data = eb
5780265 [TEST] CPU read @0x096
5780275 [L1] Cache miss: addr = 096
5780335 [L2] Cache miss: addr = 096
5781125 [MEM] Mem hit: addr = 529, data = 20
5781135 [L2] Cache Allocate: addr = 096 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5781145 [L1] Cache Allocate: addr = 096 data = 3f3e3d3c3b3a39383736353433323130
5781145 [L1] Cache hit from L2: addr = 096, data = 36
5781145 [TEST] CPU read @0x77d
5781155 [L1] Cache miss: addr = 77d
5781235 [L2] Cache miss: addr = 77d
5782125 [MEM] Mem hit: addr = 096, data = 80
5782135 [L2] Cache Allocate: addr = 77d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5782145 [L1] Cache Allocate: addr = 77d data = 9f9e9d9c9b9a99989796959493929190
5782145 [L1] Cache hit from L2: addr = 77d, data = 9d
5782145 [TEST] CPU read @0x41a
5782155 [L1] Cache miss: addr = 41a
5782235 [L2] Cache miss: addr = 41a
5783125 [MEM] Mem hit: addr = 77d, data = 60
5783135 [L2] Cache Allocate: addr = 41a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5783145 [L1] Cache Allocate: addr = 41a data = 7f7e7d7c7b7a79787776757473727170
5783145 [L1] Cache hit from L2: addr = 41a, data = 7a
5783145 [TEST] CPU read @0x5a9
5783155 [L1] Cache miss: addr = 5a9
5783235 [L2] Cache hit: addr = 5a9, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5783245 [L1] Cache Allocate: addr = 5a9 data = 8f8e8d8c8b8a89888786858483828180
5783245 [L1] Cache hit from L2: addr = 5a9, data = 89
5783245 [TEST] CPU read @0x53b
5783255 [L1] Cache miss: addr = 53b
5783335 [L2] Cache miss: addr = 53b
5784125 [MEM] Mem hit: addr = 41a, data = 00
5784135 [L2] Cache Allocate: addr = 53b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5784145 [L1] Cache Allocate: addr = 53b data = 1f1e1d1c1b1a19181716151413121110
5784145 [L1] Cache hit from L2: addr = 53b, data = 1b
5784145 [TEST] CPU read @0x120
5784155 [L1] Cache miss: addr = 120
5784235 [L2] Cache miss: addr = 120
5785125 [MEM] Mem hit: addr = 53b, data = 20
5785135 [L2] Cache Allocate: addr = 120 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5785145 [L1] Cache Allocate: addr = 120 data = 2f2e2d2c2b2a29282726252423222120
5785145 [L1] Cache hit from L2: addr = 120, data = 20
5785145 [TEST] CPU read @0x7ee
5785155 [L1] Cache miss: addr = 7ee
5785235 [L2] Cache miss: addr = 7ee
5786125 [MEM] Mem hit: addr = 120, data = 20
5786135 [L2] Cache Allocate: addr = 7ee data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5786145 [L1] Cache Allocate: addr = 7ee data = 2f2e2d2c2b2a29282726252423222120
5786145 [L1] Cache hit from L2: addr = 7ee, data = 2e
5786145 [TEST] CPU read @0x3b0
5786155 [L1] Cache miss: addr = 3b0
5786235 [L2] Cache miss: addr = 3b0
5787125 [MEM] Mem hit: addr = 7ee, data = e0
5787135 [L2] Cache Allocate: addr = 3b0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5787145 [L1] Cache Allocate: addr = 3b0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5787145 [L1] Cache hit from L2: addr = 3b0, data = f0
5787145 [TEST] CPU read @0x797
5787155 [L1] Cache miss: addr = 797
5787235 [L2] Cache miss: addr = 797
5788125 [MEM] Mem hit: addr = 3b0, data = a0
5788135 [L2] Cache Allocate: addr = 797 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5788145 [L1] Cache Allocate: addr = 797 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5788145 [L1] Cache hit from L2: addr = 797, data = b7
5788145 [TEST] CPU read @0x13d
5788155 [L1] Cache miss: addr = 13d
5788235 [L2] Cache miss: addr = 13d
5789125 [MEM] Mem hit: addr = 797, data = 80
5789135 [L2] Cache Allocate: addr = 13d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5789145 [L1] Cache Allocate: addr = 13d data = 9f9e9d9c9b9a99989796959493929190
5789145 [L1] Cache hit from L2: addr = 13d, data = 9d
5789145 [TEST] CPU read @0x010
5789155 [L1] Cache miss: addr = 010
5789235 [L2] Cache miss: addr = 010
5790125 [MEM] Mem hit: addr = 13d, data = 20
5790135 [L2] Cache Allocate: addr = 010 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5790145 [L1] Cache Allocate: addr = 010 data = 3f3e3d3c3b3a39383736353433323130
5790145 [L1] Cache hit from L2: addr = 010, data = 30
5790145 [TEST] CPU read @0x73e
5790155 [L1] Cache miss: addr = 73e
5790235 [L2] Cache miss: addr = 73e
5791125 [MEM] Mem hit: addr = 010, data = 00
5791135 [L2] Cache Allocate: addr = 73e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5791145 [L1] Cache Allocate: addr = 73e data = 1f1e1d1c1b1a19181716151413121110
5791145 [L1] Cache hit from L2: addr = 73e, data = 1e
5791145 [TEST] CPU read @0x588
5791155 [L1] Cache miss: addr = 588
5791235 [L2] Cache miss: addr = 588
5792125 [MEM] Mem hit: addr = 73e, data = 20
5792135 [L2] Cache Allocate: addr = 588 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5792145 [L1] Cache Allocate: addr = 588 data = 2f2e2d2c2b2a29282726252423222120
5792145 [L1] Cache hit from L2: addr = 588, data = 28
5792145 [TEST] CPU read @0x1a8
5792155 [L1] Cache miss: addr = 1a8
5792235 [L2] Cache miss: addr = 1a8
5793125 [MEM] Mem hit: addr = 588, data = 80
5793135 [L2] Cache Allocate: addr = 1a8 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5793145 [L1] Cache Allocate: addr = 1a8 data = 8f8e8d8c8b8a89888786858483828180
5793145 [L1] Cache hit from L2: addr = 1a8, data = 88
5793145 [TEST] CPU read @0x3df
5793155 [L1] Cache miss: addr = 3df
5793235 [L2] Cache miss: addr = 3df
5794125 [MEM] Mem hit: addr = 1a8, data = a0
5794135 [L2] Cache Allocate: addr = 3df data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5794145 [L1] Cache Allocate: addr = 3df data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5794145 [L1] Cache hit from L2: addr = 3df, data = bf
5794145 [TEST] CPU read @0x7fd
5794155 [L1] Cache miss: addr = 7fd
5794235 [L2] Cache miss: addr = 7fd
5795125 [MEM] Mem hit: addr = 3df, data = c0
5795135 [L2] Cache Allocate: addr = 7fd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5795145 [L1] Cache Allocate: addr = 7fd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5795145 [L1] Cache hit from L2: addr = 7fd, data = dd
5795145 [TEST] CPU read @0x2e5
5795155 [L1] Cache hit: addr = 2e5, data = c5
5795165 [TEST] CPU read @0x7a8
5795175 [L1] Cache miss: addr = 7a8
5795235 [L2] Cache miss: addr = 7a8
5796125 [MEM] Mem hit: addr = 7fd, data = e0
5796135 [L2] Cache Allocate: addr = 7a8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5796145 [L1] Cache Allocate: addr = 7a8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5796145 [L1] Cache hit from L2: addr = 7a8, data = e8
5796145 [TEST] CPU read @0x338
5796155 [L1] Cache miss: addr = 338
5796235 [L2] Cache miss: addr = 338
5797125 [MEM] Mem hit: addr = 7a8, data = a0
5797135 [L2] Cache Allocate: addr = 338 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5797145 [L1] Cache Allocate: addr = 338 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5797145 [L1] Cache hit from L2: addr = 338, data = b8
5797145 [TEST] CPU read @0x203
5797155 [L1] Cache miss: addr = 203
5797235 [L2] Cache miss: addr = 203
5798125 [MEM] Mem hit: addr = 338, data = 20
5798135 [L2] Cache Allocate: addr = 203 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5798145 [L1] Cache Allocate: addr = 203 data = 2f2e2d2c2b2a29282726252423222120
5798145 [L1] Cache hit from L2: addr = 203, data = 23
5798145 [TEST] CPU read @0x288
5798155 [L1] Cache miss: addr = 288
5798235 [L2] Cache miss: addr = 288
5799125 [MEM] Mem hit: addr = 203, data = 00
5799135 [L2] Cache Allocate: addr = 288 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5799145 [L1] Cache Allocate: addr = 288 data = 0f0e0d0c0b0a09080706050403020100
5799145 [L1] Cache hit from L2: addr = 288, data = 08
5799145 [TEST] CPU read @0x59d
5799155 [L1] Cache miss: addr = 59d
5799235 [L2] Cache miss: addr = 59d
5800125 [MEM] Mem hit: addr = 288, data = 80
5800135 [L2] Cache Allocate: addr = 59d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5800145 [L1] Cache Allocate: addr = 59d data = 9f9e9d9c9b9a99989796959493929190
5800145 [L1] Cache hit from L2: addr = 59d, data = 9d
5800145 [TEST] CPU read @0x538
5800155 [L1] Cache miss: addr = 538
5800235 [L2] Cache miss: addr = 538
5801125 [MEM] Mem hit: addr = 59d, data = 80
5801135 [L2] Cache Allocate: addr = 538 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5801145 [L1] Cache Allocate: addr = 538 data = 9f9e9d9c9b9a99989796959493929190
5801145 [L1] Cache hit from L2: addr = 538, data = 98
5801145 [TEST] CPU read @0x62d
5801155 [L1] Cache miss: addr = 62d
5801235 [L2] Cache miss: addr = 62d
5802125 [MEM] Mem hit: addr = 538, data = 20
5802135 [L2] Cache Allocate: addr = 62d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5802145 [L1] Cache Allocate: addr = 62d data = 2f2e2d2c2b2a29282726252423222120
5802145 [L1] Cache hit from L2: addr = 62d, data = 2d
5802145 [TEST] CPU read @0x42b
5802155 [L1] Cache miss: addr = 42b
5802235 [L2] Cache miss: addr = 42b
5803125 [MEM] Mem hit: addr = 62d, data = 20
5803135 [L2] Cache Allocate: addr = 42b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5803145 [L1] Cache Allocate: addr = 42b data = 2f2e2d2c2b2a29282726252423222120
5803145 [L1] Cache hit from L2: addr = 42b, data = 2b
5803145 [TEST] CPU read @0x646
5803155 [L1] Cache miss: addr = 646
5803235 [L2] Cache miss: addr = 646
5804125 [MEM] Mem hit: addr = 42b, data = 20
5804135 [L2] Cache Allocate: addr = 646 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5804145 [L1] Cache Allocate: addr = 646 data = 2f2e2d2c2b2a29282726252423222120
5804145 [L1] Cache hit from L2: addr = 646, data = 26
5804145 [TEST] CPU read @0x53d
5804155 [L1] Cache hit: addr = 53d, data = 9d
5804165 [TEST] CPU read @0x590
5804175 [L1] Cache miss: addr = 590
5804235 [L2] Cache miss: addr = 590
5805125 [MEM] Mem hit: addr = 646, data = 40
5805135 [L2] Cache Allocate: addr = 590 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5805145 [L1] Cache Allocate: addr = 590 data = 5f5e5d5c5b5a59585756555453525150
5805145 [L1] Cache hit from L2: addr = 590, data = 50
5805145 [TEST] CPU read @0x2cc
5805155 [L1] Cache miss: addr = 2cc
5805235 [L2] Cache miss: addr = 2cc
5806125 [MEM] Mem hit: addr = 590, data = 80
5806135 [L2] Cache Allocate: addr = 2cc data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5806145 [L1] Cache Allocate: addr = 2cc data = 8f8e8d8c8b8a89888786858483828180
5806145 [L1] Cache hit from L2: addr = 2cc, data = 8c
5806145 [TEST] CPU read @0x210
5806155 [L1] Cache miss: addr = 210
5806235 [L2] Cache miss: addr = 210
5807125 [MEM] Mem hit: addr = 2cc, data = c0
5807135 [L2] Cache Allocate: addr = 210 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5807145 [L1] Cache Allocate: addr = 210 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5807145 [L1] Cache hit from L2: addr = 210, data = d0
5807145 [TEST] CPU read @0x69b
5807155 [L1] Cache hit: addr = 69b, data = bb
5807165 [TEST] CPU read @0x02f
5807175 [L1] Cache miss: addr = 02f
5807235 [L2] Cache miss: addr = 02f
5808125 [MEM] Mem hit: addr = 210, data = 00
5808135 [L2] Cache Allocate: addr = 02f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5808145 [L1] Cache Allocate: addr = 02f data = 0f0e0d0c0b0a09080706050403020100
5808145 [L1] Cache hit from L2: addr = 02f, data = 0f
5808145 [TEST] CPU read @0x6ca
5808155 [L1] Cache miss: addr = 6ca
5808235 [L2] Cache hit: addr = 6ca, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5808245 [L1] Cache Allocate: addr = 6ca data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5808245 [L1] Cache hit from L2: addr = 6ca, data = aa
5808245 [TEST] CPU read @0x23a
5808255 [L1] Cache miss: addr = 23a
5808335 [L2] Cache hit: addr = 23a, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5808345 [L1] Cache Allocate: addr = 23a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5808345 [L1] Cache hit from L2: addr = 23a, data = ea
5808345 [TEST] CPU read @0x4fc
5808355 [L1] Cache miss: addr = 4fc
5808435 [L2] Cache hit: addr = 4fc, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5808445 [L1] Cache Allocate: addr = 4fc data = 8f8e8d8c8b8a89888786858483828180
5808445 [L1] Cache hit from L2: addr = 4fc, data = 8c
5808445 [TEST] CPU read @0x68a
5808455 [L1] Cache miss: addr = 68a
5808535 [L2] Cache miss: addr = 68a
5809125 [MEM] Mem hit: addr = 02f, data = 20
5809135 [L2] Cache Allocate: addr = 68a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5809145 [L1] Cache Allocate: addr = 68a data = 2f2e2d2c2b2a29282726252423222120
5809145 [L1] Cache hit from L2: addr = 68a, data = 2a
5809145 [TEST] CPU read @0x689
5809155 [L1] Cache hit: addr = 689, data = 29
5809165 [TEST] CPU read @0x52d
5809175 [L1] Cache miss: addr = 52d
5809235 [L2] Cache miss: addr = 52d
5810125 [MEM] Mem hit: addr = 68a, data = 80
5810135 [L2] Cache Allocate: addr = 52d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5810145 [L1] Cache Allocate: addr = 52d data = 8f8e8d8c8b8a89888786858483828180
5810145 [L1] Cache hit from L2: addr = 52d, data = 8d
5810145 [TEST] CPU read @0x6e1
5810155 [L1] Cache miss: addr = 6e1
5810235 [L2] Cache miss: addr = 6e1
5811125 [MEM] Mem hit: addr = 52d, data = 20
5811135 [L2] Cache Allocate: addr = 6e1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5811145 [L1] Cache Allocate: addr = 6e1 data = 2f2e2d2c2b2a29282726252423222120
5811145 [L1] Cache hit from L2: addr = 6e1, data = 21
5811145 [TEST] CPU read @0x516
5811155 [L1] Cache miss: addr = 516
5811235 [L2] Cache miss: addr = 516
5812125 [MEM] Mem hit: addr = 6e1, data = e0
5812135 [L2] Cache Allocate: addr = 516 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5812145 [L1] Cache Allocate: addr = 516 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5812145 [L1] Cache hit from L2: addr = 516, data = f6
5812145 [TEST] CPU read @0x1b4
5812155 [L1] Cache miss: addr = 1b4
5812235 [L2] Cache miss: addr = 1b4
5813125 [MEM] Mem hit: addr = 516, data = 00
5813135 [L2] Cache Allocate: addr = 1b4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5813145 [L1] Cache Allocate: addr = 1b4 data = 1f1e1d1c1b1a19181716151413121110
5813145 [L1] Cache hit from L2: addr = 1b4, data = 14
5813145 [TEST] CPU read @0x0da
5813155 [L1] Cache miss: addr = 0da
5813235 [L2] Cache miss: addr = 0da
5814125 [MEM] Mem hit: addr = 1b4, data = a0
5814135 [L2] Cache Allocate: addr = 0da data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5814145 [L1] Cache Allocate: addr = 0da data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5814145 [L1] Cache hit from L2: addr = 0da, data = ba
5814145 [TEST] CPU read @0x543
5814155 [L1] Cache miss: addr = 543
5814235 [L2] Cache hit: addr = 543, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5814245 [L1] Cache Allocate: addr = 543 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5814245 [L1] Cache hit from L2: addr = 543, data = c3
5814245 [TEST] CPU read @0x436
5814255 [L1] Cache miss: addr = 436
5814335 [L2] Cache miss: addr = 436
5815125 [MEM] Mem hit: addr = 0da, data = c0
5815135 [L2] Cache Allocate: addr = 436 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5815145 [L1] Cache Allocate: addr = 436 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5815145 [L1] Cache hit from L2: addr = 436, data = d6
5815145 [TEST] CPU read @0x4f0
5815155 [L1] Cache miss: addr = 4f0
5815235 [L2] Cache hit: addr = 4f0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5815245 [L1] Cache Allocate: addr = 4f0 data = 8f8e8d8c8b8a89888786858483828180
5815245 [L1] Cache hit from L2: addr = 4f0, data = 80
5815245 [TEST] CPU read @0x17d
5815255 [L1] Cache miss: addr = 17d
5815335 [L2] Cache hit: addr = 17d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5815345 [L1] Cache Allocate: addr = 17d data = 4f4e4d4c4b4a49484746454443424140
5815345 [L1] Cache hit from L2: addr = 17d, data = 4d
5815345 [TEST] CPU read @0x6c3
5815355 [L1] Cache miss: addr = 6c3
5815435 [L2] Cache hit: addr = 6c3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5815445 [L1] Cache Allocate: addr = 6c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5815445 [L1] Cache hit from L2: addr = 6c3, data = a3
5815445 [TEST] CPU read @0x4dc
5815455 [L1] Cache miss: addr = 4dc
5815535 [L2] Cache hit: addr = 4dc, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5815545 [L1] Cache Allocate: addr = 4dc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5815545 [L1] Cache hit from L2: addr = 4dc, data = ec
5815545 [TEST] CPU read @0x12e
5815555 [L1] Cache miss: addr = 12e
5815635 [L2] Cache miss: addr = 12e
5816125 [MEM] Mem hit: addr = 436, data = 20
5816135 [L2] Cache Allocate: addr = 12e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5816145 [L1] Cache Allocate: addr = 12e data = 2f2e2d2c2b2a29282726252423222120
5816145 [L1] Cache hit from L2: addr = 12e, data = 2e
5816145 [TEST] CPU read @0x29a
5816155 [L1] Cache miss: addr = 29a
5816235 [L2] Cache miss: addr = 29a
5817125 [MEM] Mem hit: addr = 12e, data = 20
5817135 [L2] Cache Allocate: addr = 29a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5817145 [L1] Cache Allocate: addr = 29a data = 3f3e3d3c3b3a39383736353433323130
5817145 [L1] Cache hit from L2: addr = 29a, data = 3a
5817145 [TEST] CPU read @0x466
5817155 [L1] Cache miss: addr = 466
5817235 [L2] Cache miss: addr = 466
5818125 [MEM] Mem hit: addr = 29a, data = 80
5818135 [L2] Cache Allocate: addr = 466 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5818145 [L1] Cache Allocate: addr = 466 data = 8f8e8d8c8b8a89888786858483828180
5818145 [L1] Cache hit from L2: addr = 466, data = 86
5818145 [TEST] CPU read @0x75a
5818155 [L1] Cache miss: addr = 75a
5818235 [L2] Cache miss: addr = 75a
5819125 [MEM] Mem hit: addr = 466, data = 60
5819135 [L2] Cache Allocate: addr = 75a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5819145 [L1] Cache Allocate: addr = 75a data = 7f7e7d7c7b7a79787776757473727170
5819145 [L1] Cache hit from L2: addr = 75a, data = 7a
5819145 [TEST] CPU read @0x754
5819155 [L1] Cache hit: addr = 754, data = 74
5819165 [TEST] CPU read @0x787
5819175 [L1] Cache miss: addr = 787
5819235 [L2] Cache miss: addr = 787
5820125 [MEM] Mem hit: addr = 75a, data = 40
5820135 [L2] Cache Allocate: addr = 787 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5820145 [L1] Cache Allocate: addr = 787 data = 4f4e4d4c4b4a49484746454443424140
5820145 [L1] Cache hit from L2: addr = 787, data = 47
5820145 [TEST] CPU read @0x55b
5820155 [L1] Cache hit: addr = 55b, data = db
5820165 [TEST] CPU read @0x77b
5820175 [L1] Cache miss: addr = 77b
5820235 [L2] Cache miss: addr = 77b
5821125 [MEM] Mem hit: addr = 787, data = 80
5821135 [L2] Cache Allocate: addr = 77b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5821145 [L1] Cache Allocate: addr = 77b data = 9f9e9d9c9b9a99989796959493929190
5821145 [L1] Cache hit from L2: addr = 77b, data = 9b
5821145 [TEST] CPU read @0x670
5821155 [L1] Cache miss: addr = 670
5821235 [L2] Cache miss: addr = 670
5822125 [MEM] Mem hit: addr = 77b, data = 60
5822135 [L2] Cache Allocate: addr = 670 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5822145 [L1] Cache Allocate: addr = 670 data = 7f7e7d7c7b7a79787776757473727170
5822145 [L1] Cache hit from L2: addr = 670, data = 70
5822145 [TEST] CPU read @0x065
5822155 [L1] Cache miss: addr = 065
5822235 [L2] Cache miss: addr = 065
5823125 [MEM] Mem hit: addr = 670, data = 60
5823135 [L2] Cache Allocate: addr = 065 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5823145 [L1] Cache Allocate: addr = 065 data = 6f6e6d6c6b6a69686766656463626160
5823145 [L1] Cache hit from L2: addr = 065, data = 65
5823145 [TEST] CPU read @0x2b2
5823155 [L1] Cache miss: addr = 2b2
5823235 [L2] Cache miss: addr = 2b2
5824125 [MEM] Mem hit: addr = 065, data = 60
5824135 [L2] Cache Allocate: addr = 2b2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5824145 [L1] Cache Allocate: addr = 2b2 data = 7f7e7d7c7b7a79787776757473727170
5824145 [L1] Cache hit from L2: addr = 2b2, data = 72
5824145 [TEST] CPU read @0x28f
5824155 [L1] Cache miss: addr = 28f
5824235 [L2] Cache miss: addr = 28f
5825125 [MEM] Mem hit: addr = 2b2, data = a0
5825135 [L2] Cache Allocate: addr = 28f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5825145 [L1] Cache Allocate: addr = 28f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5825145 [L1] Cache hit from L2: addr = 28f, data = af
5825145 [TEST] CPU read @0x23e
5825155 [L1] Cache miss: addr = 23e
5825235 [L2] Cache hit: addr = 23e, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5825245 [L1] Cache Allocate: addr = 23e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5825245 [L1] Cache hit from L2: addr = 23e, data = ee
5825245 [TEST] CPU read @0x1d6
5825255 [L1] Cache miss: addr = 1d6
5825335 [L2] Cache miss: addr = 1d6
5826125 [MEM] Mem hit: addr = 28f, data = 80
5826135 [L2] Cache Allocate: addr = 1d6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5826145 [L1] Cache Allocate: addr = 1d6 data = 9f9e9d9c9b9a99989796959493929190
5826145 [L1] Cache hit from L2: addr = 1d6, data = 96
5826145 [TEST] CPU read @0x191
5826155 [L1] Cache miss: addr = 191
5826235 [L2] Cache miss: addr = 191
5827125 [MEM] Mem hit: addr = 1d6, data = c0
5827135 [L2] Cache Allocate: addr = 191 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5827145 [L1] Cache Allocate: addr = 191 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5827145 [L1] Cache hit from L2: addr = 191, data = d1
5827145 [TEST] CPU read @0x565
5827155 [L1] Cache miss: addr = 565
5827235 [L2] Cache miss: addr = 565
5828125 [MEM] Mem hit: addr = 191, data = 80
5828135 [L2] Cache Allocate: addr = 565 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5828145 [L1] Cache Allocate: addr = 565 data = 8f8e8d8c8b8a89888786858483828180
5828145 [L1] Cache hit from L2: addr = 565, data = 85
5828145 [TEST] CPU read @0x520
5828155 [L1] Cache miss: addr = 520
5828235 [L2] Cache miss: addr = 520
5829125 [MEM] Mem hit: addr = 565, data = 60
5829135 [L2] Cache Allocate: addr = 520 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5829145 [L1] Cache Allocate: addr = 520 data = 6f6e6d6c6b6a69686766656463626160
5829145 [L1] Cache hit from L2: addr = 520, data = 60
5829145 [TEST] CPU read @0x74e
5829155 [L1] Cache miss: addr = 74e
5829235 [L2] Cache miss: addr = 74e
5830125 [MEM] Mem hit: addr = 520, data = 20
5830135 [L2] Cache Allocate: addr = 74e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5830145 [L1] Cache Allocate: addr = 74e data = 2f2e2d2c2b2a29282726252423222120
5830145 [L1] Cache hit from L2: addr = 74e, data = 2e
5830145 [TEST] CPU read @0x7ca
5830155 [L1] Cache miss: addr = 7ca
5830235 [L2] Cache hit: addr = 7ca, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5830245 [L1] Cache Allocate: addr = 7ca data = 4f4e4d4c4b4a49484746454443424140
5830245 [L1] Cache hit from L2: addr = 7ca, data = 4a
5830245 [TEST] CPU read @0x3e9
5830255 [L1] Cache miss: addr = 3e9
5830335 [L2] Cache hit: addr = 3e9, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5830345 [L1] Cache Allocate: addr = 3e9 data = 6f6e6d6c6b6a69686766656463626160
5830345 [L1] Cache hit from L2: addr = 3e9, data = 69
5830345 [TEST] CPU read @0x25b
5830355 [L1] Cache miss: addr = 25b
5830435 [L2] Cache hit: addr = 25b, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5830445 [L1] Cache Allocate: addr = 25b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5830445 [L1] Cache hit from L2: addr = 25b, data = eb
5830445 [TEST] CPU read @0x759
5830455 [L1] Cache miss: addr = 759
5830535 [L2] Cache hit: addr = 759, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5830545 [L1] Cache Allocate: addr = 759 data = 2f2e2d2c2b2a29282726252423222120
5830545 [L1] Cache hit from L2: addr = 759, data = 29
5830545 [TEST] CPU read @0x460
5830555 [L1] Cache miss: addr = 460
5830635 [L2] Cache miss: addr = 460
5831125 [MEM] Mem hit: addr = 74e, data = 40
5831135 [L2] Cache Allocate: addr = 460 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5831145 [L1] Cache Allocate: addr = 460 data = 4f4e4d4c4b4a49484746454443424140
5831145 [L1] Cache hit from L2: addr = 460, data = 40
5831145 [TEST] CPU read @0x764
5831155 [L1] Cache miss: addr = 764
5831235 [L2] Cache miss: addr = 764
5832125 [MEM] Mem hit: addr = 460, data = 60
5832135 [L2] Cache Allocate: addr = 764 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5832145 [L1] Cache Allocate: addr = 764 data = 6f6e6d6c6b6a69686766656463626160
5832145 [L1] Cache hit from L2: addr = 764, data = 64
5832145 [TEST] CPU read @0x2b7
5832155 [L1] Cache miss: addr = 2b7
5832235 [L2] Cache miss: addr = 2b7
5833125 [MEM] Mem hit: addr = 764, data = 60
5833135 [L2] Cache Allocate: addr = 2b7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5833145 [L1] Cache Allocate: addr = 2b7 data = 7f7e7d7c7b7a79787776757473727170
5833145 [L1] Cache hit from L2: addr = 2b7, data = 77
5833145 [TEST] CPU read @0x2a3
5833155 [L1] Cache miss: addr = 2a3
5833235 [L2] Cache hit: addr = 2a3, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5833245 [L1] Cache Allocate: addr = 2a3 data = 6f6e6d6c6b6a69686766656463626160
5833245 [L1] Cache hit from L2: addr = 2a3, data = 63
5833245 [TEST] CPU read @0x2db
5833255 [L1] Cache miss: addr = 2db
5833335 [L2] Cache miss: addr = 2db
5834125 [MEM] Mem hit: addr = 2b7, data = a0
5834135 [L2] Cache Allocate: addr = 2db data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5834145 [L1] Cache Allocate: addr = 2db data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5834145 [L1] Cache hit from L2: addr = 2db, data = bb
5834145 [TEST] CPU read @0x405
5834155 [L1] Cache miss: addr = 405
5834235 [L2] Cache miss: addr = 405
5835125 [MEM] Mem hit: addr = 2db, data = c0
5835135 [L2] Cache Allocate: addr = 405 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5835145 [L1] Cache Allocate: addr = 405 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5835145 [L1] Cache hit from L2: addr = 405, data = c5
5835145 [TEST] CPU read @0x54d
5835155 [L1] Cache miss: addr = 54d
5835235 [L2] Cache hit: addr = 54d, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5835245 [L1] Cache Allocate: addr = 54d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5835245 [L1] Cache hit from L2: addr = 54d, data = cd
5835245 [TEST] CPU read @0x62a
5835255 [L1] Cache miss: addr = 62a
5835335 [L2] Cache miss: addr = 62a
5836125 [MEM] Mem hit: addr = 405, data = 00
5836135 [L2] Cache Allocate: addr = 62a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5836145 [L1] Cache Allocate: addr = 62a data = 0f0e0d0c0b0a09080706050403020100
5836145 [L1] Cache hit from L2: addr = 62a, data = 0a
5836145 [TEST] CPU read @0x1fb
5836155 [L1] Cache miss: addr = 1fb
5836235 [L2] Cache miss: addr = 1fb
5837125 [MEM] Mem hit: addr = 62a, data = 20
5837135 [L2] Cache Allocate: addr = 1fb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5837145 [L1] Cache Allocate: addr = 1fb data = 3f3e3d3c3b3a39383736353433323130
5837145 [L1] Cache hit from L2: addr = 1fb, data = 3b
5837145 [TEST] CPU read @0x3cf
5837155 [L1] Cache miss: addr = 3cf
5837235 [L2] Cache miss: addr = 3cf
5838125 [MEM] Mem hit: addr = 1fb, data = e0
5838135 [L2] Cache Allocate: addr = 3cf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5838145 [L1] Cache Allocate: addr = 3cf data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5838145 [L1] Cache hit from L2: addr = 3cf, data = ef
5838145 [TEST] CPU read @0x7b8
5838155 [L1] Cache miss: addr = 7b8
5838235 [L2] Cache miss: addr = 7b8
5839125 [MEM] Mem hit: addr = 3cf, data = c0
5839135 [L2] Cache Allocate: addr = 7b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5839145 [L1] Cache Allocate: addr = 7b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5839145 [L1] Cache hit from L2: addr = 7b8, data = d8
5839145 [TEST] CPU read @0x661
5839155 [L1] Cache miss: addr = 661
5839235 [L2] Cache miss: addr = 661
5840125 [MEM] Mem hit: addr = 7b8, data = a0
5840135 [L2] Cache Allocate: addr = 661 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5840145 [L1] Cache Allocate: addr = 661 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5840145 [L1] Cache hit from L2: addr = 661, data = a1
5840145 [TEST] CPU read @0x5b1
5840155 [L1] Cache hit: addr = 5b1, data = 91
5840165 [TEST] CPU read @0x270
5840175 [L1] Cache miss: addr = 270
5840235 [L2] Cache miss: addr = 270
5841125 [MEM] Mem hit: addr = 661, data = 60
5841135 [L2] Cache Allocate: addr = 270 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5841145 [L1] Cache Allocate: addr = 270 data = 7f7e7d7c7b7a79787776757473727170
5841145 [L1] Cache hit from L2: addr = 270, data = 70
5841145 [TEST] CPU read @0x255
5841155 [L1] Cache miss: addr = 255
5841235 [L2] Cache hit: addr = 255, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5841245 [L1] Cache Allocate: addr = 255 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5841245 [L1] Cache hit from L2: addr = 255, data = e5
5841245 [TEST] CPU read @0x0ac
5841255 [L1] Cache miss: addr = 0ac
5841335 [L2] Cache miss: addr = 0ac
5842125 [MEM] Mem hit: addr = 270, data = 60
5842135 [L2] Cache Allocate: addr = 0ac data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5842145 [L1] Cache Allocate: addr = 0ac data = 6f6e6d6c6b6a69686766656463626160
5842145 [L1] Cache hit from L2: addr = 0ac, data = 6c
5842145 [TEST] CPU read @0x3d9
5842155 [L1] Cache miss: addr = 3d9
5842235 [L2] Cache hit: addr = 3d9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5842245 [L1] Cache Allocate: addr = 3d9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5842245 [L1] Cache hit from L2: addr = 3d9, data = e9
5842245 [TEST] CPU read @0x12c
5842255 [L1] Cache miss: addr = 12c
5842335 [L2] Cache miss: addr = 12c
5843125 [MEM] Mem hit: addr = 0ac, data = a0
5843135 [L2] Cache Allocate: addr = 12c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5843145 [L1] Cache Allocate: addr = 12c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5843145 [L1] Cache hit from L2: addr = 12c, data = ac
5843145 [TEST] CPU read @0x0d7
5843155 [L1] Cache miss: addr = 0d7
5843235 [L2] Cache miss: addr = 0d7
5844125 [MEM] Mem hit: addr = 12c, data = 20
5844135 [L2] Cache Allocate: addr = 0d7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5844145 [L1] Cache Allocate: addr = 0d7 data = 3f3e3d3c3b3a39383736353433323130
5844145 [L1] Cache hit from L2: addr = 0d7, data = 37
5844145 [TEST] CPU read @0x003
5844155 [L1] Cache miss: addr = 003
5844235 [L2] Cache miss: addr = 003
5845125 [MEM] Mem hit: addr = 0d7, data = c0
5845135 [L2] Cache Allocate: addr = 003 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5845145 [L1] Cache Allocate: addr = 003 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5845145 [L1] Cache hit from L2: addr = 003, data = c3
5845145 [TEST] CPU read @0x6b3
5845155 [L1] Cache miss: addr = 6b3
5845235 [L2] Cache miss: addr = 6b3
5846125 [MEM] Mem hit: addr = 003, data = 00
5846135 [L2] Cache Allocate: addr = 6b3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5846145 [L1] Cache Allocate: addr = 6b3 data = 1f1e1d1c1b1a19181716151413121110
5846145 [L1] Cache hit from L2: addr = 6b3, data = 13
5846145 [TEST] CPU read @0x373
5846155 [L1] Cache hit: addr = 373, data = c3
5846165 [TEST] CPU read @0x2e6
5846175 [L1] Cache hit: addr = 2e6, data = c6
5846185 [TEST] CPU read @0x712
5846195 [L1] Cache miss: addr = 712
5846235 [L2] Cache miss: addr = 712
5847125 [MEM] Mem hit: addr = 6b3, data = a0
5847135 [L2] Cache Allocate: addr = 712 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5847145 [L1] Cache Allocate: addr = 712 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5847145 [L1] Cache hit from L2: addr = 712, data = b2
5847145 [TEST] CPU read @0x594
5847155 [L1] Cache miss: addr = 594
5847235 [L2] Cache miss: addr = 594
5848125 [MEM] Mem hit: addr = 712, data = 00
5848135 [L2] Cache Allocate: addr = 594 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5848145 [L1] Cache Allocate: addr = 594 data = 1f1e1d1c1b1a19181716151413121110
5848145 [L1] Cache hit from L2: addr = 594, data = 14
5848145 [TEST] CPU read @0x225
5848155 [L1] Cache hit: addr = 225, data = e5
5848165 [TEST] CPU read @0x3f4
5848175 [L1] Cache hit: addr = 3f4, data = 74
5848185 [TEST] CPU read @0x5bc
5848195 [L1] Cache hit: addr = 5bc, data = 9c
5848205 [TEST] CPU read @0x7b6
5848215 [L1] Cache miss: addr = 7b6
5848235 [L2] Cache miss: addr = 7b6
5849125 [MEM] Mem hit: addr = 594, data = 80
5849135 [L2] Cache Allocate: addr = 7b6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5849145 [L1] Cache Allocate: addr = 7b6 data = 9f9e9d9c9b9a99989796959493929190
5849145 [L1] Cache hit from L2: addr = 7b6, data = 96
5849145 [TEST] CPU read @0x740
5849155 [L1] Cache miss: addr = 740
5849235 [L2] Cache miss: addr = 740
5850125 [MEM] Mem hit: addr = 7b6, data = a0
5850135 [L2] Cache Allocate: addr = 740 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5850145 [L1] Cache Allocate: addr = 740 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5850145 [L1] Cache hit from L2: addr = 740, data = a0
5850145 [TEST] CPU read @0x713
5850155 [L1] Cache miss: addr = 713
5850235 [L2] Cache miss: addr = 713
5851125 [MEM] Mem hit: addr = 740, data = 40
5851135 [L2] Cache Allocate: addr = 713 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5851145 [L1] Cache Allocate: addr = 713 data = 5f5e5d5c5b5a59585756555453525150
5851145 [L1] Cache hit from L2: addr = 713, data = 53
5851145 [TEST] CPU read @0x141
5851155 [L1] Cache miss: addr = 141
5851235 [L2] Cache miss: addr = 141
5852125 [MEM] Mem hit: addr = 713, data = 00
5852135 [L2] Cache Allocate: addr = 141 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5852145 [L1] Cache Allocate: addr = 141 data = 0f0e0d0c0b0a09080706050403020100
5852145 [L1] Cache hit from L2: addr = 141, data = 01
5852145 [TEST] CPU read @0x4b9
5852155 [L1] Cache miss: addr = 4b9
5852235 [L2] Cache miss: addr = 4b9
5853125 [MEM] Mem hit: addr = 141, data = 40
5853135 [L2] Cache Allocate: addr = 4b9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5853145 [L1] Cache Allocate: addr = 4b9 data = 5f5e5d5c5b5a59585756555453525150
5853145 [L1] Cache hit from L2: addr = 4b9, data = 59
5853145 [TEST] CPU read @0x6e7
5853155 [L1] Cache miss: addr = 6e7
5853235 [L2] Cache miss: addr = 6e7
5854125 [MEM] Mem hit: addr = 4b9, data = a0
5854135 [L2] Cache Allocate: addr = 6e7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5854145 [L1] Cache Allocate: addr = 6e7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5854145 [L1] Cache hit from L2: addr = 6e7, data = a7
5854145 [TEST] CPU read @0x2f8
5854155 [L1] Cache miss: addr = 2f8
5854235 [L2] Cache hit: addr = 2f8, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5854245 [L1] Cache Allocate: addr = 2f8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5854245 [L1] Cache hit from L2: addr = 2f8, data = c8
5854245 [TEST] CPU read @0x203
5854255 [L1] Cache miss: addr = 203
5854335 [L2] Cache miss: addr = 203
5855125 [MEM] Mem hit: addr = 6e7, data = e0
5855135 [L2] Cache Allocate: addr = 203 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5855145 [L1] Cache Allocate: addr = 203 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5855145 [L1] Cache hit from L2: addr = 203, data = e3
5855145 [TEST] CPU read @0x7b5
5855155 [L1] Cache miss: addr = 7b5
5855235 [L2] Cache miss: addr = 7b5
5856125 [MEM] Mem hit: addr = 203, data = 00
5856135 [L2] Cache Allocate: addr = 7b5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5856145 [L1] Cache Allocate: addr = 7b5 data = 1f1e1d1c1b1a19181716151413121110
5856145 [L1] Cache hit from L2: addr = 7b5, data = 15
5856145 [TEST] CPU read @0x47d
5856155 [L1] Cache miss: addr = 47d
5856235 [L2] Cache miss: addr = 47d
5857125 [MEM] Mem hit: addr = 7b5, data = a0
5857135 [L2] Cache Allocate: addr = 47d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5857145 [L1] Cache Allocate: addr = 47d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5857145 [L1] Cache hit from L2: addr = 47d, data = bd
5857145 [TEST] CPU read @0x5df
5857155 [L1] Cache miss: addr = 5df
5857235 [L2] Cache hit: addr = 5df, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5857245 [L1] Cache Allocate: addr = 5df data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5857245 [L1] Cache hit from L2: addr = 5df, data = af
5857245 [TEST] CPU read @0x512
5857255 [L1] Cache miss: addr = 512
5857335 [L2] Cache miss: addr = 512
5858125 [MEM] Mem hit: addr = 47d, data = 60
5858135 [L2] Cache Allocate: addr = 512 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5858145 [L1] Cache Allocate: addr = 512 data = 7f7e7d7c7b7a79787776757473727170
5858145 [L1] Cache hit from L2: addr = 512, data = 72
5858145 [TEST] CPU read @0x367
5858155 [L1] Cache hit: addr = 367, data = c7
5858165 [TEST] CPU read @0x7d8
5858175 [L1] Cache miss: addr = 7d8
5858235 [L2] Cache hit: addr = 7d8, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5858245 [L1] Cache Allocate: addr = 7d8 data = 4f4e4d4c4b4a49484746454443424140
5858245 [L1] Cache hit from L2: addr = 7d8, data = 48
5858245 [TEST] CPU read @0x299
5858255 [L1] Cache miss: addr = 299
5858335 [L2] Cache miss: addr = 299
5859125 [MEM] Mem hit: addr = 512, data = 00
5859135 [L2] Cache Allocate: addr = 299 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5859145 [L1] Cache Allocate: addr = 299 data = 1f1e1d1c1b1a19181716151413121110
5859145 [L1] Cache hit from L2: addr = 299, data = 19
5859145 [TEST] CPU read @0x58b
5859155 [L1] Cache miss: addr = 58b
5859235 [L2] Cache miss: addr = 58b
5860125 [MEM] Mem hit: addr = 299, data = 80
5860135 [L2] Cache Allocate: addr = 58b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5860145 [L1] Cache Allocate: addr = 58b data = 8f8e8d8c8b8a89888786858483828180
5860145 [L1] Cache hit from L2: addr = 58b, data = 8b
5860145 [TEST] CPU read @0x767
5860155 [L1] Cache miss: addr = 767
5860235 [L2] Cache miss: addr = 767
5861125 [MEM] Mem hit: addr = 58b, data = 80
5861135 [L2] Cache Allocate: addr = 767 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5861145 [L1] Cache Allocate: addr = 767 data = 8f8e8d8c8b8a89888786858483828180
5861145 [L1] Cache hit from L2: addr = 767, data = 87
5861145 [TEST] CPU read @0x42b
5861155 [L1] Cache miss: addr = 42b
5861235 [L2] Cache miss: addr = 42b
5862125 [MEM] Mem hit: addr = 767, data = 60
5862135 [L2] Cache Allocate: addr = 42b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5862145 [L1] Cache Allocate: addr = 42b data = 6f6e6d6c6b6a69686766656463626160
5862145 [L1] Cache hit from L2: addr = 42b, data = 6b
5862145 [TEST] CPU read @0x76a
5862155 [L1] Cache miss: addr = 76a
5862235 [L2] Cache miss: addr = 76a
5863125 [MEM] Mem hit: addr = 42b, data = 20
5863135 [L2] Cache Allocate: addr = 76a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5863145 [L1] Cache Allocate: addr = 76a data = 2f2e2d2c2b2a29282726252423222120
5863145 [L1] Cache hit from L2: addr = 76a, data = 2a
5863145 [TEST] CPU read @0x4f5
5863155 [L1] Cache miss: addr = 4f5
5863235 [L2] Cache hit: addr = 4f5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5863245 [L1] Cache Allocate: addr = 4f5 data = 8f8e8d8c8b8a89888786858483828180
5863245 [L1] Cache hit from L2: addr = 4f5, data = 85
5863245 [TEST] CPU read @0x3de
5863255 [L1] Cache miss: addr = 3de
5863335 [L2] Cache miss: addr = 3de
5864125 [MEM] Mem hit: addr = 76a, data = 60
5864135 [L2] Cache Allocate: addr = 3de data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5864145 [L1] Cache Allocate: addr = 3de data = 7f7e7d7c7b7a79787776757473727170
5864145 [L1] Cache hit from L2: addr = 3de, data = 7e
5864145 [TEST] CPU read @0x3ba
5864155 [L1] Cache miss: addr = 3ba
5864235 [L2] Cache miss: addr = 3ba
5865125 [MEM] Mem hit: addr = 3de, data = c0
5865135 [L2] Cache Allocate: addr = 3ba data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5865145 [L1] Cache Allocate: addr = 3ba data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5865145 [L1] Cache hit from L2: addr = 3ba, data = da
5865145 [TEST] CPU read @0x2f6
5865155 [L1] Cache miss: addr = 2f6
5865235 [L2] Cache hit: addr = 2f6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5865245 [L1] Cache Allocate: addr = 2f6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5865245 [L1] Cache hit from L2: addr = 2f6, data = c6
5865245 [TEST] CPU read @0x194
5865255 [L1] Cache miss: addr = 194
5865335 [L2] Cache miss: addr = 194
5866125 [MEM] Mem hit: addr = 3ba, data = a0
5866135 [L2] Cache Allocate: addr = 194 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5866145 [L1] Cache Allocate: addr = 194 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5866145 [L1] Cache hit from L2: addr = 194, data = b4
5866145 [TEST] CPU read @0x2bb
5866155 [L1] Cache miss: addr = 2bb
5866235 [L2] Cache miss: addr = 2bb
5867125 [MEM] Mem hit: addr = 194, data = 80
5867135 [L2] Cache Allocate: addr = 2bb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5867145 [L1] Cache Allocate: addr = 2bb data = 9f9e9d9c9b9a99989796959493929190
5867145 [L1] Cache hit from L2: addr = 2bb, data = 9b
5867145 [TEST] CPU read @0x2f7
5867155 [L1] Cache miss: addr = 2f7
5867235 [L2] Cache hit: addr = 2f7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5867245 [L1] Cache Allocate: addr = 2f7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5867245 [L1] Cache hit from L2: addr = 2f7, data = c7
5867245 [TEST] CPU read @0x300
5867255 [L1] Cache miss: addr = 300
5867335 [L2] Cache miss: addr = 300
5868125 [MEM] Mem hit: addr = 2bb, data = a0
5868135 [L2] Cache Allocate: addr = 300 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5868145 [L1] Cache Allocate: addr = 300 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5868145 [L1] Cache hit from L2: addr = 300, data = a0
5868145 [TEST] CPU read @0x6f5
5868155 [L1] Cache miss: addr = 6f5
5868235 [L2] Cache miss: addr = 6f5
5869125 [MEM] Mem hit: addr = 300, data = 00
5869135 [L2] Cache Allocate: addr = 6f5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5869145 [L1] Cache Allocate: addr = 6f5 data = 1f1e1d1c1b1a19181716151413121110
5869145 [L1] Cache hit from L2: addr = 6f5, data = 15
5869145 [TEST] CPU read @0x6de
5869155 [L1] Cache hit: addr = 6de, data = be
5869165 [TEST] CPU read @0x11e
5869175 [L1] Cache miss: addr = 11e
5869235 [L2] Cache miss: addr = 11e
5870125 [MEM] Mem hit: addr = 6f5, data = e0
5870135 [L2] Cache Allocate: addr = 11e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5870145 [L1] Cache Allocate: addr = 11e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5870145 [L1] Cache hit from L2: addr = 11e, data = fe
5870145 [TEST] CPU read @0x016
5870155 [L1] Cache miss: addr = 016
5870235 [L2] Cache miss: addr = 016
5871125 [MEM] Mem hit: addr = 11e, data = 00
5871135 [L2] Cache Allocate: addr = 016 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5871145 [L1] Cache Allocate: addr = 016 data = 1f1e1d1c1b1a19181716151413121110
5871145 [L1] Cache hit from L2: addr = 016, data = 16
5871145 [TEST] CPU read @0x09c
5871155 [L1] Cache miss: addr = 09c
5871235 [L2] Cache miss: addr = 09c
5872125 [MEM] Mem hit: addr = 016, data = 00
5872135 [L2] Cache Allocate: addr = 09c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5872145 [L1] Cache Allocate: addr = 09c data = 1f1e1d1c1b1a19181716151413121110
5872145 [L1] Cache hit from L2: addr = 09c, data = 1c
5872145 [TEST] CPU read @0x128
5872155 [L1] Cache miss: addr = 128
5872235 [L2] Cache miss: addr = 128
5873125 [MEM] Mem hit: addr = 09c, data = 80
5873135 [L2] Cache Allocate: addr = 128 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5873145 [L1] Cache Allocate: addr = 128 data = 8f8e8d8c8b8a89888786858483828180
5873145 [L1] Cache hit from L2: addr = 128, data = 88
5873145 [TEST] CPU read @0x1e0
5873155 [L1] Cache miss: addr = 1e0
5873235 [L2] Cache miss: addr = 1e0
5874125 [MEM] Mem hit: addr = 128, data = 20
5874135 [L2] Cache Allocate: addr = 1e0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5874145 [L1] Cache Allocate: addr = 1e0 data = 2f2e2d2c2b2a29282726252423222120
5874145 [L1] Cache hit from L2: addr = 1e0, data = 20
5874145 [TEST] CPU read @0x30a
5874155 [L1] Cache miss: addr = 30a
5874235 [L2] Cache miss: addr = 30a
5875125 [MEM] Mem hit: addr = 1e0, data = e0
5875135 [L2] Cache Allocate: addr = 30a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5875145 [L1] Cache Allocate: addr = 30a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5875145 [L1] Cache hit from L2: addr = 30a, data = ea
5875145 [TEST] CPU read @0x21b
5875155 [L1] Cache miss: addr = 21b
5875235 [L2] Cache miss: addr = 21b
5876125 [MEM] Mem hit: addr = 30a, data = 00
5876135 [L2] Cache Allocate: addr = 21b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5876145 [L1] Cache Allocate: addr = 21b data = 1f1e1d1c1b1a19181716151413121110
5876145 [L1] Cache hit from L2: addr = 21b, data = 1b
5876145 [TEST] CPU read @0x2f3
5876155 [L1] Cache miss: addr = 2f3
5876235 [L2] Cache hit: addr = 2f3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5876245 [L1] Cache Allocate: addr = 2f3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5876245 [L1] Cache hit from L2: addr = 2f3, data = c3
5876245 [TEST] CPU read @0x143
5876255 [L1] Cache miss: addr = 143
5876335 [L2] Cache miss: addr = 143
5877125 [MEM] Mem hit: addr = 21b, data = 00
5877135 [L2] Cache Allocate: addr = 143 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5877145 [L1] Cache Allocate: addr = 143 data = 0f0e0d0c0b0a09080706050403020100
5877145 [L1] Cache hit from L2: addr = 143, data = 03
5877145 [TEST] CPU read @0x448
5877155 [L1] Cache miss: addr = 448
5877235 [L2] Cache miss: addr = 448
5878125 [MEM] Mem hit: addr = 143, data = 40
5878135 [L2] Cache Allocate: addr = 448 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5878145 [L1] Cache Allocate: addr = 448 data = 4f4e4d4c4b4a49484746454443424140
5878145 [L1] Cache hit from L2: addr = 448, data = 48
5878145 [TEST] CPU read @0x378
5878155 [L1] Cache hit: addr = 378, data = c8
5878165 [TEST] CPU read @0x4e7
5878175 [L1] Cache miss: addr = 4e7
5878235 [L2] Cache hit: addr = 4e7, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5878245 [L1] Cache Allocate: addr = 4e7 data = 8f8e8d8c8b8a89888786858483828180
5878245 [L1] Cache hit from L2: addr = 4e7, data = 87
5878245 [TEST] CPU read @0x243
5878255 [L1] Cache hit: addr = 243, data = e3
5878265 [TEST] CPU read @0x2de
5878275 [L1] Cache miss: addr = 2de
5878335 [L2] Cache miss: addr = 2de
5879125 [MEM] Mem hit: addr = 448, data = 40
5879135 [L2] Cache Allocate: addr = 2de data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5879145 [L1] Cache Allocate: addr = 2de data = 5f5e5d5c5b5a59585756555453525150
5879145 [L1] Cache hit from L2: addr = 2de, data = 5e
5879145 [TEST] CPU read @0x231
5879155 [L1] Cache miss: addr = 231
5879235 [L2] Cache hit: addr = 231, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5879245 [L1] Cache Allocate: addr = 231 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5879245 [L1] Cache hit from L2: addr = 231, data = e1
5879245 [TEST] CPU read @0x69c
5879255 [L1] Cache hit: addr = 69c, data = bc
5879265 [TEST] CPU read @0x452
5879275 [L1] Cache miss: addr = 452
5879335 [L2] Cache miss: addr = 452
5880125 [MEM] Mem hit: addr = 2de, data = c0
5880135 [L2] Cache Allocate: addr = 452 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5880145 [L1] Cache Allocate: addr = 452 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5880145 [L1] Cache hit from L2: addr = 452, data = d2
5880145 [TEST] CPU read @0x061
5880155 [L1] Cache miss: addr = 061
5880235 [L2] Cache miss: addr = 061
5881125 [MEM] Mem hit: addr = 452, data = 40
5881135 [L2] Cache Allocate: addr = 061 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5881145 [L1] Cache Allocate: addr = 061 data = 4f4e4d4c4b4a49484746454443424140
5881145 [L1] Cache hit from L2: addr = 061, data = 41
5881145 [TEST] CPU read @0x0bf
5881155 [L1] Cache miss: addr = 0bf
5881235 [L2] Cache miss: addr = 0bf
5882125 [MEM] Mem hit: addr = 061, data = 60
5882135 [L2] Cache Allocate: addr = 0bf data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5882145 [L1] Cache Allocate: addr = 0bf data = 7f7e7d7c7b7a79787776757473727170
5882145 [L1] Cache hit from L2: addr = 0bf, data = 7f
5882145 [TEST] CPU read @0x70d
5882155 [L1] Cache miss: addr = 70d
5882235 [L2] Cache miss: addr = 70d
5883125 [MEM] Mem hit: addr = 0bf, data = a0
5883135 [L2] Cache Allocate: addr = 70d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5883145 [L1] Cache Allocate: addr = 70d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5883145 [L1] Cache hit from L2: addr = 70d, data = ad
5883145 [TEST] CPU read @0x14a
5883155 [L1] Cache miss: addr = 14a
5883235 [L2] Cache miss: addr = 14a
5884125 [MEM] Mem hit: addr = 70d, data = 00
5884135 [L2] Cache Allocate: addr = 14a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5884145 [L1] Cache Allocate: addr = 14a data = 0f0e0d0c0b0a09080706050403020100
5884145 [L1] Cache hit from L2: addr = 14a, data = 0a
5884145 [TEST] CPU read @0x268
5884155 [L1] Cache miss: addr = 268
5884235 [L2] Cache miss: addr = 268
5885125 [MEM] Mem hit: addr = 14a, data = 40
5885135 [L2] Cache Allocate: addr = 268 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5885145 [L1] Cache Allocate: addr = 268 data = 4f4e4d4c4b4a49484746454443424140
5885145 [L1] Cache hit from L2: addr = 268, data = 48
5885145 [TEST] CPU read @0x7e3
5885155 [L1] Cache miss: addr = 7e3
5885235 [L2] Cache miss: addr = 7e3
5886125 [MEM] Mem hit: addr = 268, data = 60
5886135 [L2] Cache Allocate: addr = 7e3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5886145 [L1] Cache Allocate: addr = 7e3 data = 6f6e6d6c6b6a69686766656463626160
5886145 [L1] Cache hit from L2: addr = 7e3, data = 63
5886145 [TEST] CPU read @0x14e
5886155 [L1] Cache miss: addr = 14e
5886235 [L2] Cache hit: addr = 14e, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5886245 [L1] Cache Allocate: addr = 14e data = 0f0e0d0c0b0a09080706050403020100
5886245 [L1] Cache hit from L2: addr = 14e, data = 0e
5886245 [TEST] CPU read @0x2f4
5886255 [L1] Cache miss: addr = 2f4
5886335 [L2] Cache hit: addr = 2f4, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5886345 [L1] Cache Allocate: addr = 2f4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5886345 [L1] Cache hit from L2: addr = 2f4, data = c4
5886345 [TEST] CPU read @0x5da
5886355 [L1] Cache miss: addr = 5da
5886435 [L2] Cache hit: addr = 5da, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5886445 [L1] Cache Allocate: addr = 5da data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5886445 [L1] Cache hit from L2: addr = 5da, data = aa
5886445 [TEST] CPU read @0x0a3
5886455 [L1] Cache miss: addr = 0a3
5886535 [L2] Cache miss: addr = 0a3
5887125 [MEM] Mem hit: addr = 7e3, data = e0
5887135 [L2] Cache Allocate: addr = 0a3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5887145 [L1] Cache Allocate: addr = 0a3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5887145 [L1] Cache hit from L2: addr = 0a3, data = e3
5887145 [TEST] CPU read @0x07c
5887155 [L1] Cache miss: addr = 07c
5887235 [L2] Cache miss: addr = 07c
5888125 [MEM] Mem hit: addr = 0a3, data = a0
5888135 [L2] Cache Allocate: addr = 07c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5888145 [L1] Cache Allocate: addr = 07c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5888145 [L1] Cache hit from L2: addr = 07c, data = bc
5888145 [TEST] CPU read @0x0b0
5888155 [L1] Cache miss: addr = 0b0
5888235 [L2] Cache miss: addr = 0b0
5889125 [MEM] Mem hit: addr = 07c, data = 60
5889135 [L2] Cache Allocate: addr = 0b0 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5889145 [L1] Cache Allocate: addr = 0b0 data = 7f7e7d7c7b7a79787776757473727170
5889145 [L1] Cache hit from L2: addr = 0b0, data = 70
5889145 [TEST] CPU read @0x1bf
5889155 [L1] Cache miss: addr = 1bf
5889235 [L2] Cache miss: addr = 1bf
5890125 [MEM] Mem hit: addr = 0b0, data = a0
5890135 [L2] Cache Allocate: addr = 1bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5890145 [L1] Cache Allocate: addr = 1bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5890145 [L1] Cache hit from L2: addr = 1bf, data = bf
5890145 [TEST] CPU read @0x545
5890155 [L1] Cache miss: addr = 545
5890235 [L2] Cache hit: addr = 545, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5890245 [L1] Cache Allocate: addr = 545 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5890245 [L1] Cache hit from L2: addr = 545, data = c5
5890245 [TEST] CPU read @0x360
5890255 [L1] Cache hit: addr = 360, data = c0
5890265 [TEST] CPU read @0x555
5890275 [L1] Cache hit: addr = 555, data = d5
5890285 [TEST] CPU read @0x6d4
5890295 [L1] Cache hit: addr = 6d4, data = b4
5890305 [TEST] CPU read @0x523
5890315 [L1] Cache miss: addr = 523
5890335 [L2] Cache miss: addr = 523
5891125 [MEM] Mem hit: addr = 1bf, data = a0
5891135 [L2] Cache Allocate: addr = 523 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5891145 [L1] Cache Allocate: addr = 523 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5891145 [L1] Cache hit from L2: addr = 523, data = a3
5891145 [TEST] CPU read @0x1c0
5891155 [L1] Cache miss: addr = 1c0
5891235 [L2] Cache miss: addr = 1c0
5892125 [MEM] Mem hit: addr = 523, data = 20
5892135 [L2] Cache Allocate: addr = 1c0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5892145 [L1] Cache Allocate: addr = 1c0 data = 2f2e2d2c2b2a29282726252423222120
5892145 [L1] Cache hit from L2: addr = 1c0, data = 20
5892145 [TEST] CPU read @0x4f3
5892155 [L1] Cache miss: addr = 4f3
5892235 [L2] Cache hit: addr = 4f3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5892245 [L1] Cache Allocate: addr = 4f3 data = 8f8e8d8c8b8a89888786858483828180
5892245 [L1] Cache hit from L2: addr = 4f3, data = 83
5892245 [TEST] CPU read @0x693
5892255 [L1] Cache hit: addr = 693, data = b3
5892265 [TEST] CPU read @0x4b3
5892275 [L1] Cache miss: addr = 4b3
5892335 [L2] Cache miss: addr = 4b3
5893125 [MEM] Mem hit: addr = 1c0, data = c0
5893135 [L2] Cache Allocate: addr = 4b3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5893145 [L1] Cache Allocate: addr = 4b3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5893145 [L1] Cache hit from L2: addr = 4b3, data = d3
5893145 [TEST] CPU read @0x2cf
5893155 [L1] Cache miss: addr = 2cf
5893235 [L2] Cache miss: addr = 2cf
5894125 [MEM] Mem hit: addr = 4b3, data = a0
5894135 [L2] Cache Allocate: addr = 2cf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5894145 [L1] Cache Allocate: addr = 2cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5894145 [L1] Cache hit from L2: addr = 2cf, data = af
5894145 [TEST] CPU read @0x376
5894155 [L1] Cache hit: addr = 376, data = c6
5894165 [TEST] CPU read @0x7f1
5894175 [L1] Cache miss: addr = 7f1
5894235 [L2] Cache miss: addr = 7f1
5895125 [MEM] Mem hit: addr = 2cf, data = c0
5895135 [L2] Cache Allocate: addr = 7f1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5895145 [L1] Cache Allocate: addr = 7f1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5895145 [L1] Cache hit from L2: addr = 7f1, data = d1
5895145 [TEST] CPU read @0x29b
5895155 [L1] Cache miss: addr = 29b
5895235 [L2] Cache miss: addr = 29b
5896125 [MEM] Mem hit: addr = 7f1, data = e0
5896135 [L2] Cache Allocate: addr = 29b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5896145 [L1] Cache Allocate: addr = 29b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5896145 [L1] Cache hit from L2: addr = 29b, data = fb
5896145 [TEST] CPU read @0x1c1
5896155 [L1] Cache miss: addr = 1c1
5896235 [L2] Cache miss: addr = 1c1
5897125 [MEM] Mem hit: addr = 29b, data = 80
5897135 [L2] Cache Allocate: addr = 1c1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5897145 [L1] Cache Allocate: addr = 1c1 data = 8f8e8d8c8b8a89888786858483828180
5897145 [L1] Cache hit from L2: addr = 1c1, data = 81
5897145 [TEST] CPU read @0x2d9
5897155 [L1] Cache miss: addr = 2d9
5897235 [L2] Cache miss: addr = 2d9
5898125 [MEM] Mem hit: addr = 1c1, data = c0
5898135 [L2] Cache Allocate: addr = 2d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5898145 [L1] Cache Allocate: addr = 2d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5898145 [L1] Cache hit from L2: addr = 2d9, data = d9
5898145 [TEST] CPU read @0x37a
5898155 [L1] Cache hit: addr = 37a, data = ca
5898165 [TEST] CPU read @0x019
5898175 [L1] Cache miss: addr = 019
5898235 [L2] Cache miss: addr = 019
5899125 [MEM] Mem hit: addr = 2d9, data = c0
5899135 [L2] Cache Allocate: addr = 019 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5899145 [L1] Cache Allocate: addr = 019 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5899145 [L1] Cache hit from L2: addr = 019, data = d9
5899145 [TEST] CPU read @0x0e6
5899155 [L1] Cache miss: addr = 0e6
5899235 [L2] Cache miss: addr = 0e6
5900125 [MEM] Mem hit: addr = 019, data = 00
5900135 [L2] Cache Allocate: addr = 0e6 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5900145 [L1] Cache Allocate: addr = 0e6 data = 0f0e0d0c0b0a09080706050403020100
5900145 [L1] Cache hit from L2: addr = 0e6, data = 06
5900145 [TEST] CPU read @0x2ee
5900155 [L1] Cache hit: addr = 2ee, data = ce
5900165 [TEST] CPU read @0x615
5900175 [L1] Cache miss: addr = 615
5900235 [L2] Cache miss: addr = 615
5901125 [MEM] Mem hit: addr = 0e6, data = e0
5901135 [L2] Cache Allocate: addr = 615 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5901145 [L1] Cache Allocate: addr = 615 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5901145 [L1] Cache hit from L2: addr = 615, data = f5
5901145 [TEST] CPU read @0x4ba
5901155 [L1] Cache miss: addr = 4ba
5901235 [L2] Cache miss: addr = 4ba
5902125 [MEM] Mem hit: addr = 615, data = 00
5902135 [L2] Cache Allocate: addr = 4ba data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5902145 [L1] Cache Allocate: addr = 4ba data = 1f1e1d1c1b1a19181716151413121110
5902145 [L1] Cache hit from L2: addr = 4ba, data = 1a
5902145 [TEST] CPU read @0x75e
5902155 [L1] Cache miss: addr = 75e
5902235 [L2] Cache miss: addr = 75e
5903125 [MEM] Mem hit: addr = 4ba, data = a0
5903135 [L2] Cache Allocate: addr = 75e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5903145 [L1] Cache Allocate: addr = 75e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5903145 [L1] Cache hit from L2: addr = 75e, data = be
5903145 [TEST] CPU read @0x461
5903155 [L1] Cache miss: addr = 461
5903235 [L2] Cache miss: addr = 461
5904125 [MEM] Mem hit: addr = 75e, data = 40
5904135 [L2] Cache Allocate: addr = 461 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5904145 [L1] Cache Allocate: addr = 461 data = 4f4e4d4c4b4a49484746454443424140
5904145 [L1] Cache hit from L2: addr = 461, data = 41
5904145 [TEST] CPU read @0x71e
5904155 [L1] Cache miss: addr = 71e
5904235 [L2] Cache miss: addr = 71e
5905125 [MEM] Mem hit: addr = 461, data = 60
5905135 [L2] Cache Allocate: addr = 71e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5905145 [L1] Cache Allocate: addr = 71e data = 7f7e7d7c7b7a79787776757473727170
5905145 [L1] Cache hit from L2: addr = 71e, data = 7e
5905145 [TEST] CPU read @0x08f
5905155 [L1] Cache miss: addr = 08f
5905235 [L2] Cache miss: addr = 08f
5906125 [MEM] Mem hit: addr = 71e, data = 00
5906135 [L2] Cache Allocate: addr = 08f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5906145 [L1] Cache Allocate: addr = 08f data = 0f0e0d0c0b0a09080706050403020100
5906145 [L1] Cache hit from L2: addr = 08f, data = 0f
5906145 [TEST] CPU read @0x6c4
5906155 [L1] Cache miss: addr = 6c4
5906235 [L2] Cache hit: addr = 6c4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5906245 [L1] Cache Allocate: addr = 6c4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5906245 [L1] Cache hit from L2: addr = 6c4, data = a4
5906245 [TEST] CPU read @0x405
5906255 [L1] Cache miss: addr = 405
5906335 [L2] Cache miss: addr = 405
5907125 [MEM] Mem hit: addr = 08f, data = 80
5907135 [L2] Cache Allocate: addr = 405 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5907145 [L1] Cache Allocate: addr = 405 data = 8f8e8d8c8b8a89888786858483828180
5907145 [L1] Cache hit from L2: addr = 405, data = 85
5907145 [TEST] CPU read @0x608
5907155 [L1] Cache miss: addr = 608
5907235 [L2] Cache miss: addr = 608
5908125 [MEM] Mem hit: addr = 405, data = 00
5908135 [L2] Cache Allocate: addr = 608 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5908145 [L1] Cache Allocate: addr = 608 data = 0f0e0d0c0b0a09080706050403020100
5908145 [L1] Cache hit from L2: addr = 608, data = 08
5908145 [TEST] CPU read @0x1d5
5908155 [L1] Cache miss: addr = 1d5
5908235 [L2] Cache miss: addr = 1d5
5909125 [MEM] Mem hit: addr = 608, data = 00
5909135 [L2] Cache Allocate: addr = 1d5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5909145 [L1] Cache Allocate: addr = 1d5 data = 1f1e1d1c1b1a19181716151413121110
5909145 [L1] Cache hit from L2: addr = 1d5, data = 15
5909145 [TEST] CPU read @0x5e0
5909155 [L1] Cache miss: addr = 5e0
5909235 [L2] Cache miss: addr = 5e0
5910125 [MEM] Mem hit: addr = 1d5, data = c0
5910135 [L2] Cache Allocate: addr = 5e0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5910145 [L1] Cache Allocate: addr = 5e0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5910145 [L1] Cache hit from L2: addr = 5e0, data = c0
5910145 [TEST] CPU read @0x109
5910155 [L1] Cache miss: addr = 109
5910235 [L2] Cache miss: addr = 109
5911125 [MEM] Mem hit: addr = 5e0, data = e0
5911135 [L2] Cache Allocate: addr = 109 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5911145 [L1] Cache Allocate: addr = 109 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5911145 [L1] Cache hit from L2: addr = 109, data = e9
5911145 [TEST] CPU read @0x151
5911155 [L1] Cache miss: addr = 151
5911235 [L2] Cache miss: addr = 151
5912125 [MEM] Mem hit: addr = 109, data = 00
5912135 [L2] Cache Allocate: addr = 151 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5912145 [L1] Cache Allocate: addr = 151 data = 1f1e1d1c1b1a19181716151413121110
5912145 [L1] Cache hit from L2: addr = 151, data = 11
5912145 [TEST] CPU read @0x260
5912155 [L1] Cache miss: addr = 260
5912235 [L2] Cache miss: addr = 260
5913125 [MEM] Mem hit: addr = 151, data = 40
5913135 [L2] Cache Allocate: addr = 260 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5913145 [L1] Cache Allocate: addr = 260 data = 4f4e4d4c4b4a49484746454443424140
5913145 [L1] Cache hit from L2: addr = 260, data = 40
5913145 [TEST] CPU read @0x4c4
5913155 [L1] Cache hit: addr = 4c4, data = e4
5913165 [TEST] CPU read @0x22a
5913175 [L1] Cache hit: addr = 22a, data = ea
5913185 [TEST] CPU read @0x5ef
5913195 [L1] Cache miss: addr = 5ef
5913235 [L2] Cache miss: addr = 5ef
5914125 [MEM] Mem hit: addr = 260, data = 60
5914135 [L2] Cache Allocate: addr = 5ef data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5914145 [L1] Cache Allocate: addr = 5ef data = 6f6e6d6c6b6a69686766656463626160
5914145 [L1] Cache hit from L2: addr = 5ef, data = 6f
5914145 [TEST] CPU read @0x099
5914155 [L1] Cache miss: addr = 099
5914235 [L2] Cache miss: addr = 099
5915125 [MEM] Mem hit: addr = 5ef, data = e0
5915135 [L2] Cache Allocate: addr = 099 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5915145 [L1] Cache Allocate: addr = 099 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5915145 [L1] Cache hit from L2: addr = 099, data = f9
5915145 [TEST] CPU read @0x256
5915155 [L1] Cache miss: addr = 256
5915235 [L2] Cache hit: addr = 256, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5915245 [L1] Cache Allocate: addr = 256 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5915245 [L1] Cache hit from L2: addr = 256, data = e6
5915245 [TEST] CPU read @0x17a
5915255 [L1] Cache miss: addr = 17a
5915335 [L2] Cache hit: addr = 17a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5915345 [L1] Cache Allocate: addr = 17a data = 4f4e4d4c4b4a49484746454443424140
5915345 [L1] Cache hit from L2: addr = 17a, data = 4a
5915345 [TEST] CPU read @0x3f8
5915355 [L1] Cache hit: addr = 3f8, data = 78
5915365 [TEST] CPU read @0x170
5915375 [L1] Cache hit: addr = 170, data = 40
5915385 [TEST] CPU read @0x0c4
5915395 [L1] Cache miss: addr = 0c4
5915435 [L2] Cache miss: addr = 0c4
5916125 [MEM] Mem hit: addr = 099, data = 80
5916135 [L2] Cache Allocate: addr = 0c4 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5916145 [L1] Cache Allocate: addr = 0c4 data = 8f8e8d8c8b8a89888786858483828180
5916145 [L1] Cache hit from L2: addr = 0c4, data = 84
5916145 [TEST] CPU read @0x5d4
5916155 [L1] Cache miss: addr = 5d4
5916235 [L2] Cache hit: addr = 5d4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5916245 [L1] Cache Allocate: addr = 5d4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5916245 [L1] Cache hit from L2: addr = 5d4, data = a4
5916245 [TEST] CPU read @0x0b3
5916255 [L1] Cache miss: addr = 0b3
5916335 [L2] Cache miss: addr = 0b3
5917125 [MEM] Mem hit: addr = 0c4, data = c0
5917135 [L2] Cache Allocate: addr = 0b3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5917145 [L1] Cache Allocate: addr = 0b3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5917145 [L1] Cache hit from L2: addr = 0b3, data = d3
5917145 [TEST] CPU read @0x21c
5917155 [L1] Cache miss: addr = 21c
5917235 [L2] Cache miss: addr = 21c
5918125 [MEM] Mem hit: addr = 0b3, data = a0
5918135 [L2] Cache Allocate: addr = 21c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5918145 [L1] Cache Allocate: addr = 21c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5918145 [L1] Cache hit from L2: addr = 21c, data = bc
5918145 [TEST] CPU read @0x5c8
5918155 [L1] Cache miss: addr = 5c8
5918235 [L2] Cache hit: addr = 5c8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5918245 [L1] Cache Allocate: addr = 5c8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5918245 [L1] Cache hit from L2: addr = 5c8, data = a8
5918245 [TEST] CPU read @0x296
5918255 [L1] Cache miss: addr = 296
5918335 [L2] Cache miss: addr = 296
5919125 [MEM] Mem hit: addr = 21c, data = 00
5919135 [L2] Cache Allocate: addr = 296 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5919145 [L1] Cache Allocate: addr = 296 data = 1f1e1d1c1b1a19181716151413121110
5919145 [L1] Cache hit from L2: addr = 296, data = 16
5919145 [TEST] CPU read @0x3da
5919155 [L1] Cache miss: addr = 3da
5919235 [L2] Cache miss: addr = 3da
5920125 [MEM] Mem hit: addr = 296, data = 80
5920135 [L2] Cache Allocate: addr = 3da data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5920145 [L1] Cache Allocate: addr = 3da data = 9f9e9d9c9b9a99989796959493929190
5920145 [L1] Cache hit from L2: addr = 3da, data = 9a
5920145 [TEST] CPU read @0x1f6
5920155 [L1] Cache miss: addr = 1f6
5920235 [L2] Cache miss: addr = 1f6
5921125 [MEM] Mem hit: addr = 3da, data = c0
5921135 [L2] Cache Allocate: addr = 1f6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5921145 [L1] Cache Allocate: addr = 1f6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5921145 [L1] Cache hit from L2: addr = 1f6, data = d6
5921145 [TEST] CPU read @0x54c
5921155 [L1] Cache miss: addr = 54c
5921235 [L2] Cache hit: addr = 54c, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5921245 [L1] Cache Allocate: addr = 54c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5921245 [L1] Cache hit from L2: addr = 54c, data = cc
5921245 [TEST] CPU read @0x7b9
5921255 [L1] Cache miss: addr = 7b9
5921335 [L2] Cache miss: addr = 7b9
5922125 [MEM] Mem hit: addr = 1f6, data = e0
5922135 [L2] Cache Allocate: addr = 7b9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5922145 [L1] Cache Allocate: addr = 7b9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5922145 [L1] Cache hit from L2: addr = 7b9, data = f9
5922145 [TEST] CPU read @0x536
5922155 [L1] Cache miss: addr = 536
5922235 [L2] Cache miss: addr = 536
5923125 [MEM] Mem hit: addr = 7b9, data = a0
5923135 [L2] Cache Allocate: addr = 536 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5923145 [L1] Cache Allocate: addr = 536 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5923145 [L1] Cache hit from L2: addr = 536, data = b6
5923145 [TEST] CPU read @0x053
5923155 [L1] Cache miss: addr = 053
5923235 [L2] Cache miss: addr = 053
5924125 [MEM] Mem hit: addr = 536, data = 20
5924135 [L2] Cache Allocate: addr = 053 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5924145 [L1] Cache Allocate: addr = 053 data = 3f3e3d3c3b3a39383736353433323130
5924145 [L1] Cache hit from L2: addr = 053, data = 33
5924145 [TEST] CPU read @0x04e
5924155 [L1] Cache miss: addr = 04e
5924235 [L2] Cache hit: addr = 04e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5924245 [L1] Cache Allocate: addr = 04e data = 2f2e2d2c2b2a29282726252423222120
5924245 [L1] Cache hit from L2: addr = 04e, data = 2e
5924245 [TEST] CPU read @0x7df
5924255 [L1] Cache miss: addr = 7df
5924335 [L2] Cache hit: addr = 7df, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5924345 [L1] Cache Allocate: addr = 7df data = 4f4e4d4c4b4a49484746454443424140
5924345 [L1] Cache hit from L2: addr = 7df, data = 4f
5924345 [TEST] CPU read @0x351
5924355 [L1] Cache miss: addr = 351
5924435 [L2] Cache miss: addr = 351
5925125 [MEM] Mem hit: addr = 053, data = 40
5925135 [L2] Cache Allocate: addr = 351 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5925145 [L1] Cache Allocate: addr = 351 data = 5f5e5d5c5b5a59585756555453525150
5925145 [L1] Cache hit from L2: addr = 351, data = 51
5925145 [TEST] CPU read @0x3aa
5925155 [L1] Cache miss: addr = 3aa
5925235 [L2] Cache miss: addr = 3aa
5926125 [MEM] Mem hit: addr = 351, data = 40
5926135 [L2] Cache Allocate: addr = 3aa data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5926145 [L1] Cache Allocate: addr = 3aa data = 4f4e4d4c4b4a49484746454443424140
5926145 [L1] Cache hit from L2: addr = 3aa, data = 4a
5926145 [TEST] CPU read @0x793
5926155 [L1] Cache miss: addr = 793
5926235 [L2] Cache miss: addr = 793
5927125 [MEM] Mem hit: addr = 3aa, data = a0
5927135 [L2] Cache Allocate: addr = 793 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5927145 [L1] Cache Allocate: addr = 793 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5927145 [L1] Cache hit from L2: addr = 793, data = b3
5927145 [TEST] CPU read @0x76b
5927155 [L1] Cache miss: addr = 76b
5927235 [L2] Cache miss: addr = 76b
5928125 [MEM] Mem hit: addr = 793, data = 80
5928135 [L2] Cache Allocate: addr = 76b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5928145 [L1] Cache Allocate: addr = 76b data = 8f8e8d8c8b8a89888786858483828180
5928145 [L1] Cache hit from L2: addr = 76b, data = 8b
5928145 [TEST] CPU read @0x17c
5928155 [L1] Cache miss: addr = 17c
5928235 [L2] Cache hit: addr = 17c, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5928245 [L1] Cache Allocate: addr = 17c data = 4f4e4d4c4b4a49484746454443424140
5928245 [L1] Cache hit from L2: addr = 17c, data = 4c
5928245 [TEST] CPU read @0x0e7
5928255 [L1] Cache miss: addr = 0e7
5928335 [L2] Cache miss: addr = 0e7
5929125 [MEM] Mem hit: addr = 76b, data = 60
5929135 [L2] Cache Allocate: addr = 0e7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5929145 [L1] Cache Allocate: addr = 0e7 data = 6f6e6d6c6b6a69686766656463626160
5929145 [L1] Cache hit from L2: addr = 0e7, data = 67
5929145 [TEST] CPU read @0x30a
5929155 [L1] Cache miss: addr = 30a
5929235 [L2] Cache miss: addr = 30a
5930125 [MEM] Mem hit: addr = 0e7, data = e0
5930135 [L2] Cache Allocate: addr = 30a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5930145 [L1] Cache Allocate: addr = 30a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5930145 [L1] Cache hit from L2: addr = 30a, data = ea
5930145 [TEST] CPU read @0x145
5930155 [L1] Cache miss: addr = 145
5930235 [L2] Cache miss: addr = 145
5931125 [MEM] Mem hit: addr = 30a, data = 00
5931135 [L2] Cache Allocate: addr = 145 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5931145 [L1] Cache Allocate: addr = 145 data = 0f0e0d0c0b0a09080706050403020100
5931145 [L1] Cache hit from L2: addr = 145, data = 05
5931145 [TEST] CPU read @0x0d8
5931155 [L1] Cache miss: addr = 0d8
5931235 [L2] Cache miss: addr = 0d8
5932125 [MEM] Mem hit: addr = 145, data = 40
5932135 [L2] Cache Allocate: addr = 0d8 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5932145 [L1] Cache Allocate: addr = 0d8 data = 5f5e5d5c5b5a59585756555453525150
5932145 [L1] Cache hit from L2: addr = 0d8, data = 58
5932145 [TEST] CPU read @0x140
5932155 [L1] Cache hit: addr = 140, data = 00
5932165 [TEST] CPU read @0x66b
5932175 [L1] Cache miss: addr = 66b
5932235 [L2] Cache miss: addr = 66b
5933125 [MEM] Mem hit: addr = 0d8, data = c0
5933135 [L2] Cache Allocate: addr = 66b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5933145 [L1] Cache Allocate: addr = 66b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5933145 [L1] Cache hit from L2: addr = 66b, data = cb
5933145 [TEST] CPU read @0x153
5933155 [L1] Cache miss: addr = 153
5933235 [L2] Cache miss: addr = 153
5934125 [MEM] Mem hit: addr = 66b, data = 60
5934135 [L2] Cache Allocate: addr = 153 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5934145 [L1] Cache Allocate: addr = 153 data = 7f7e7d7c7b7a79787776757473727170
5934145 [L1] Cache hit from L2: addr = 153, data = 73
5934145 [TEST] CPU read @0x3a3
5934155 [L1] Cache miss: addr = 3a3
5934235 [L2] Cache miss: addr = 3a3
5935125 [MEM] Mem hit: addr = 153, data = 40
5935135 [L2] Cache Allocate: addr = 3a3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5935145 [L1] Cache Allocate: addr = 3a3 data = 4f4e4d4c4b4a49484746454443424140
5935145 [L1] Cache hit from L2: addr = 3a3, data = 43
5935145 [TEST] CPU read @0x461
5935155 [L1] Cache miss: addr = 461
5935235 [L2] Cache miss: addr = 461
5936125 [MEM] Mem hit: addr = 3a3, data = a0
5936135 [L2] Cache Allocate: addr = 461 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5936145 [L1] Cache Allocate: addr = 461 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5936145 [L1] Cache hit from L2: addr = 461, data = a1
5936145 [TEST] CPU read @0x2fc
5936155 [L1] Cache miss: addr = 2fc
5936235 [L2] Cache hit: addr = 2fc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5936245 [L1] Cache Allocate: addr = 2fc data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5936245 [L1] Cache hit from L2: addr = 2fc, data = cc
5936245 [TEST] CPU read @0x250
5936255 [L1] Cache miss: addr = 250
5936335 [L2] Cache hit: addr = 250, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5936345 [L1] Cache Allocate: addr = 250 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5936345 [L1] Cache hit from L2: addr = 250, data = e0
5936345 [TEST] CPU read @0x77a
5936355 [L1] Cache miss: addr = 77a
5936435 [L2] Cache miss: addr = 77a
5937125 [MEM] Mem hit: addr = 461, data = 60
5937135 [L2] Cache Allocate: addr = 77a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5937145 [L1] Cache Allocate: addr = 77a data = 7f7e7d7c7b7a79787776757473727170
5937145 [L1] Cache hit from L2: addr = 77a, data = 7a
5937145 [TEST] CPU read @0x24d
5937155 [L1] Cache hit: addr = 24d, data = ed
5937165 [TEST] CPU read @0x001
5937175 [L1] Cache miss: addr = 001
5937235 [L2] Cache miss: addr = 001
5938125 [MEM] Mem hit: addr = 77a, data = 60
5938135 [L2] Cache Allocate: addr = 001 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5938145 [L1] Cache Allocate: addr = 001 data = 6f6e6d6c6b6a69686766656463626160
5938145 [L1] Cache hit from L2: addr = 001, data = 61
5938145 [TEST] CPU read @0x409
5938155 [L1] Cache miss: addr = 409
5938235 [L2] Cache miss: addr = 409
5939125 [MEM] Mem hit: addr = 001, data = 00
5939135 [L2] Cache Allocate: addr = 409 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5939145 [L1] Cache Allocate: addr = 409 data = 0f0e0d0c0b0a09080706050403020100
5939145 [L1] Cache hit from L2: addr = 409, data = 09
5939145 [TEST] CPU read @0x2c7
5939155 [L1] Cache miss: addr = 2c7
5939235 [L2] Cache miss: addr = 2c7
5940125 [MEM] Mem hit: addr = 409, data = 00
5940135 [L2] Cache Allocate: addr = 2c7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5940145 [L1] Cache Allocate: addr = 2c7 data = 0f0e0d0c0b0a09080706050403020100
5940145 [L1] Cache hit from L2: addr = 2c7, data = 07
5940145 [TEST] CPU read @0x5c3
5940155 [L1] Cache miss: addr = 5c3
5940235 [L2] Cache hit: addr = 5c3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5940245 [L1] Cache Allocate: addr = 5c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5940245 [L1] Cache hit from L2: addr = 5c3, data = a3
5940245 [TEST] CPU read @0x2bb
5940255 [L1] Cache miss: addr = 2bb
5940335 [L2] Cache miss: addr = 2bb
5941125 [MEM] Mem hit: addr = 2c7, data = c0
5941135 [L2] Cache Allocate: addr = 2bb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5941145 [L1] Cache Allocate: addr = 2bb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5941145 [L1] Cache hit from L2: addr = 2bb, data = db
5941145 [TEST] CPU read @0x0a9
5941155 [L1] Cache miss: addr = 0a9
5941235 [L2] Cache miss: addr = 0a9
5942125 [MEM] Mem hit: addr = 2bb, data = a0
5942135 [L2] Cache Allocate: addr = 0a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5942145 [L1] Cache Allocate: addr = 0a9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5942145 [L1] Cache hit from L2: addr = 0a9, data = a9
5942145 [TEST] CPU read @0x31f
5942155 [L1] Cache miss: addr = 31f
5942235 [L2] Cache miss: addr = 31f
5943125 [MEM] Mem hit: addr = 0a9, data = a0
5943135 [L2] Cache Allocate: addr = 31f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5943145 [L1] Cache Allocate: addr = 31f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5943145 [L1] Cache hit from L2: addr = 31f, data = bf
5943145 [TEST] CPU read @0x78b
5943155 [L1] Cache miss: addr = 78b
5943235 [L2] Cache miss: addr = 78b
5944125 [MEM] Mem hit: addr = 31f, data = 00
5944135 [L2] Cache Allocate: addr = 78b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5944145 [L1] Cache Allocate: addr = 78b data = 0f0e0d0c0b0a09080706050403020100
5944145 [L1] Cache hit from L2: addr = 78b, data = 0b
5944145 [TEST] CPU read @0x68a
5944155 [L1] Cache miss: addr = 68a
5944235 [L2] Cache miss: addr = 68a
5945125 [MEM] Mem hit: addr = 78b, data = 80
5945135 [L2] Cache Allocate: addr = 68a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5945145 [L1] Cache Allocate: addr = 68a data = 8f8e8d8c8b8a89888786858483828180
5945145 [L1] Cache hit from L2: addr = 68a, data = 8a
5945145 [TEST] CPU read @0x514
5945155 [L1] Cache miss: addr = 514
5945235 [L2] Cache miss: addr = 514
5946125 [MEM] Mem hit: addr = 68a, data = 80
5946135 [L2] Cache Allocate: addr = 514 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5946145 [L1] Cache Allocate: addr = 514 data = 9f9e9d9c9b9a99989796959493929190
5946145 [L1] Cache hit from L2: addr = 514, data = 94
5946145 [TEST] CPU read @0x3ba
5946155 [L1] Cache miss: addr = 3ba
5946235 [L2] Cache miss: addr = 3ba
5947125 [MEM] Mem hit: addr = 514, data = 00
5947135 [L2] Cache Allocate: addr = 3ba data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5947145 [L1] Cache Allocate: addr = 3ba data = 1f1e1d1c1b1a19181716151413121110
5947145 [L1] Cache hit from L2: addr = 3ba, data = 1a
5947145 [TEST] CPU read @0x479
5947155 [L1] Cache miss: addr = 479
5947235 [L2] Cache miss: addr = 479
5948125 [MEM] Mem hit: addr = 3ba, data = a0
5948135 [L2] Cache Allocate: addr = 479 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5948145 [L1] Cache Allocate: addr = 479 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5948145 [L1] Cache hit from L2: addr = 479, data = b9
5948145 [TEST] CPU read @0x10b
5948155 [L1] Cache miss: addr = 10b
5948235 [L2] Cache miss: addr = 10b
5949125 [MEM] Mem hit: addr = 479, data = 60
5949135 [L2] Cache Allocate: addr = 10b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5949145 [L1] Cache Allocate: addr = 10b data = 6f6e6d6c6b6a69686766656463626160
5949145 [L1] Cache hit from L2: addr = 10b, data = 6b
5949145 [TEST] CPU read @0x209
5949155 [L1] Cache miss: addr = 209
5949235 [L2] Cache miss: addr = 209
5950125 [MEM] Mem hit: addr = 10b, data = 00
5950135 [L2] Cache Allocate: addr = 209 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5950145 [L1] Cache Allocate: addr = 209 data = 0f0e0d0c0b0a09080706050403020100
5950145 [L1] Cache hit from L2: addr = 209, data = 09
5950145 [TEST] CPU read @0x6c0
5950155 [L1] Cache miss: addr = 6c0
5950235 [L2] Cache hit: addr = 6c0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5950245 [L1] Cache Allocate: addr = 6c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5950245 [L1] Cache hit from L2: addr = 6c0, data = a0
5950245 [TEST] CPU read @0x57e
5950255 [L1] Cache miss: addr = 57e
5950335 [L2] Cache miss: addr = 57e
5951125 [MEM] Mem hit: addr = 209, data = 00
5951135 [L2] Cache Allocate: addr = 57e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5951145 [L1] Cache Allocate: addr = 57e data = 1f1e1d1c1b1a19181716151413121110
5951145 [L1] Cache hit from L2: addr = 57e, data = 1e
5951145 [TEST] CPU read @0x5c8
5951155 [L1] Cache miss: addr = 5c8
5951235 [L2] Cache hit: addr = 5c8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5951245 [L1] Cache Allocate: addr = 5c8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5951245 [L1] Cache hit from L2: addr = 5c8, data = a8
5951245 [TEST] CPU read @0x101
5951255 [L1] Cache miss: addr = 101
5951335 [L2] Cache miss: addr = 101
5952125 [MEM] Mem hit: addr = 57e, data = 60
5952135 [L2] Cache Allocate: addr = 101 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5952145 [L1] Cache Allocate: addr = 101 data = 6f6e6d6c6b6a69686766656463626160
5952145 [L1] Cache hit from L2: addr = 101, data = 61
5952145 [TEST] CPU read @0x3ac
5952155 [L1] Cache miss: addr = 3ac
5952235 [L2] Cache miss: addr = 3ac
5953125 [MEM] Mem hit: addr = 101, data = 00
5953135 [L2] Cache Allocate: addr = 3ac data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5953145 [L1] Cache Allocate: addr = 3ac data = 0f0e0d0c0b0a09080706050403020100
5953145 [L1] Cache hit from L2: addr = 3ac, data = 0c
5953145 [TEST] CPU read @0x2ac
5953155 [L1] Cache miss: addr = 2ac
5953235 [L2] Cache miss: addr = 2ac
5954125 [MEM] Mem hit: addr = 3ac, data = a0
5954135 [L2] Cache Allocate: addr = 2ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5954145 [L1] Cache Allocate: addr = 2ac data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5954145 [L1] Cache hit from L2: addr = 2ac, data = ac
5954145 [TEST] CPU read @0x654
5954155 [L1] Cache miss: addr = 654
5954235 [L2] Cache miss: addr = 654
5955125 [MEM] Mem hit: addr = 2ac, data = a0
5955135 [L2] Cache Allocate: addr = 654 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5955145 [L1] Cache Allocate: addr = 654 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5955145 [L1] Cache hit from L2: addr = 654, data = b4
5955145 [TEST] CPU read @0x781
5955155 [L1] Cache miss: addr = 781
5955235 [L2] Cache miss: addr = 781
5956125 [MEM] Mem hit: addr = 654, data = 40
5956135 [L2] Cache Allocate: addr = 781 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5956145 [L1] Cache Allocate: addr = 781 data = 4f4e4d4c4b4a49484746454443424140
5956145 [L1] Cache hit from L2: addr = 781, data = 41
5956145 [TEST] CPU read @0x071
5956155 [L1] Cache miss: addr = 071
5956235 [L2] Cache miss: addr = 071
5957125 [MEM] Mem hit: addr = 781, data = 80
5957135 [L2] Cache Allocate: addr = 071 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5957145 [L1] Cache Allocate: addr = 071 data = 9f9e9d9c9b9a99989796959493929190
5957145 [L1] Cache hit from L2: addr = 071, data = 91
5957145 [TEST] CPU read @0x772
5957155 [L1] Cache miss: addr = 772
5957235 [L2] Cache miss: addr = 772
5958125 [MEM] Mem hit: addr = 071, data = 60
5958135 [L2] Cache Allocate: addr = 772 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5958145 [L1] Cache Allocate: addr = 772 data = 7f7e7d7c7b7a79787776757473727170
5958145 [L1] Cache hit from L2: addr = 772, data = 72
5958145 [TEST] CPU read @0x36e
5958155 [L1] Cache hit: addr = 36e, data = ce
5958165 [TEST] CPU read @0x4df
5958175 [L1] Cache miss: addr = 4df
5958235 [L2] Cache hit: addr = 4df, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5958245 [L1] Cache Allocate: addr = 4df data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5958245 [L1] Cache hit from L2: addr = 4df, data = ef
5958245 [TEST] CPU read @0x0a3
5958255 [L1] Cache miss: addr = 0a3
5958335 [L2] Cache miss: addr = 0a3
5959125 [MEM] Mem hit: addr = 772, data = 60
5959135 [L2] Cache Allocate: addr = 0a3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5959145 [L1] Cache Allocate: addr = 0a3 data = 6f6e6d6c6b6a69686766656463626160
5959145 [L1] Cache hit from L2: addr = 0a3, data = 63
5959145 [TEST] CPU read @0x1f5
5959155 [L1] Cache miss: addr = 1f5
5959235 [L2] Cache miss: addr = 1f5
5960125 [MEM] Mem hit: addr = 0a3, data = a0
5960135 [L2] Cache Allocate: addr = 1f5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5960145 [L1] Cache Allocate: addr = 1f5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5960145 [L1] Cache hit from L2: addr = 1f5, data = b5
5960145 [TEST] CPU read @0x2fa
5960155 [L1] Cache miss: addr = 2fa
5960235 [L2] Cache hit: addr = 2fa, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5960245 [L1] Cache Allocate: addr = 2fa data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5960245 [L1] Cache hit from L2: addr = 2fa, data = ca
5960245 [TEST] CPU read @0x625
5960255 [L1] Cache miss: addr = 625
5960335 [L2] Cache miss: addr = 625
5961125 [MEM] Mem hit: addr = 1f5, data = e0
5961135 [L2] Cache Allocate: addr = 625 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5961145 [L1] Cache Allocate: addr = 625 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5961145 [L1] Cache hit from L2: addr = 625, data = e5
5961145 [TEST] CPU read @0x353
5961155 [L1] Cache miss: addr = 353
5961235 [L2] Cache miss: addr = 353
5962125 [MEM] Mem hit: addr = 625, data = 20
5962135 [L2] Cache Allocate: addr = 353 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5962145 [L1] Cache Allocate: addr = 353 data = 3f3e3d3c3b3a39383736353433323130
5962145 [L1] Cache hit from L2: addr = 353, data = 33
5962145 [TEST] CPU read @0x4e0
5962155 [L1] Cache miss: addr = 4e0
5962235 [L2] Cache hit: addr = 4e0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5962245 [L1] Cache Allocate: addr = 4e0 data = 8f8e8d8c8b8a89888786858483828180
5962245 [L1] Cache hit from L2: addr = 4e0, data = 80
5962245 [TEST] CPU read @0x66d
5962255 [L1] Cache miss: addr = 66d
5962335 [L2] Cache miss: addr = 66d
5963125 [MEM] Mem hit: addr = 353, data = 40
5963135 [L2] Cache Allocate: addr = 66d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5963145 [L1] Cache Allocate: addr = 66d data = 4f4e4d4c4b4a49484746454443424140
5963145 [L1] Cache hit from L2: addr = 66d, data = 4d
5963145 [TEST] CPU read @0x71b
5963155 [L1] Cache miss: addr = 71b
5963235 [L2] Cache miss: addr = 71b
5964125 [MEM] Mem hit: addr = 66d, data = 60
5964135 [L2] Cache Allocate: addr = 71b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5964145 [L1] Cache Allocate: addr = 71b data = 7f7e7d7c7b7a79787776757473727170
5964145 [L1] Cache hit from L2: addr = 71b, data = 7b
5964145 [TEST] CPU read @0x5de
5964155 [L1] Cache miss: addr = 5de
5964235 [L2] Cache hit: addr = 5de, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5964245 [L1] Cache Allocate: addr = 5de data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5964245 [L1] Cache hit from L2: addr = 5de, data = ae
5964245 [TEST] CPU read @0x471
5964255 [L1] Cache miss: addr = 471
5964335 [L2] Cache miss: addr = 471
5965125 [MEM] Mem hit: addr = 71b, data = 00
5965135 [L2] Cache Allocate: addr = 471 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5965145 [L1] Cache Allocate: addr = 471 data = 1f1e1d1c1b1a19181716151413121110
5965145 [L1] Cache hit from L2: addr = 471, data = 11
5965145 [TEST] CPU read @0x691
5965155 [L1] Cache hit: addr = 691, data = b1
5965165 [TEST] CPU read @0x11a
5965175 [L1] Cache miss: addr = 11a
5965235 [L2] Cache miss: addr = 11a
5966125 [MEM] Mem hit: addr = 471, data = 60
5966135 [L2] Cache Allocate: addr = 11a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5966145 [L1] Cache Allocate: addr = 11a data = 7f7e7d7c7b7a79787776757473727170
5966145 [L1] Cache hit from L2: addr = 11a, data = 7a
5966145 [TEST] CPU read @0x361
5966155 [L1] Cache hit: addr = 361, data = c1
5966165 [TEST] CPU read @0x534
5966175 [L1] Cache miss: addr = 534
5966235 [L2] Cache miss: addr = 534
5967125 [MEM] Mem hit: addr = 11a, data = 00
5967135 [L2] Cache Allocate: addr = 534 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5967145 [L1] Cache Allocate: addr = 534 data = 1f1e1d1c1b1a19181716151413121110
5967145 [L1] Cache hit from L2: addr = 534, data = 14
5967145 [TEST] CPU read @0x317
5967155 [L1] Cache miss: addr = 317
5967235 [L2] Cache miss: addr = 317
5968125 [MEM] Mem hit: addr = 534, data = 20
5968135 [L2] Cache Allocate: addr = 317 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5968145 [L1] Cache Allocate: addr = 317 data = 3f3e3d3c3b3a39383736353433323130
5968145 [L1] Cache hit from L2: addr = 317, data = 37
5968145 [TEST] CPU read @0x3bb
5968155 [L1] Cache miss: addr = 3bb
5968235 [L2] Cache miss: addr = 3bb
5969125 [MEM] Mem hit: addr = 317, data = 00
5969135 [L2] Cache Allocate: addr = 3bb data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5969145 [L1] Cache Allocate: addr = 3bb data = 1f1e1d1c1b1a19181716151413121110
5969145 [L1] Cache hit from L2: addr = 3bb, data = 1b
5969145 [TEST] CPU read @0x010
5969155 [L1] Cache miss: addr = 010
5969235 [L2] Cache miss: addr = 010
5970125 [MEM] Mem hit: addr = 3bb, data = a0
5970135 [L2] Cache Allocate: addr = 010 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5970145 [L1] Cache Allocate: addr = 010 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5970145 [L1] Cache hit from L2: addr = 010, data = b0
5970145 [TEST] CPU read @0x231
5970155 [L1] Cache miss: addr = 231
5970235 [L2] Cache hit: addr = 231, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5970245 [L1] Cache Allocate: addr = 231 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5970245 [L1] Cache hit from L2: addr = 231, data = e1
5970245 [TEST] CPU read @0x3f9
5970255 [L1] Cache hit: addr = 3f9, data = 79
5970265 [TEST] CPU read @0x6fd
5970275 [L1] Cache miss: addr = 6fd
5970335 [L2] Cache miss: addr = 6fd
5971125 [MEM] Mem hit: addr = 010, data = 00
5971135 [L2] Cache Allocate: addr = 6fd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5971145 [L1] Cache Allocate: addr = 6fd data = 1f1e1d1c1b1a19181716151413121110
5971145 [L1] Cache hit from L2: addr = 6fd, data = 1d
5971145 [TEST] CPU read @0x320
5971155 [L1] Cache miss: addr = 320
5971235 [L2] Cache miss: addr = 320
5972125 [MEM] Mem hit: addr = 6fd, data = e0
5972135 [L2] Cache Allocate: addr = 320 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5972145 [L1] Cache Allocate: addr = 320 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5972145 [L1] Cache hit from L2: addr = 320, data = e0
5972145 [TEST] CPU read @0x7ec
5972155 [L1] Cache miss: addr = 7ec
5972235 [L2] Cache miss: addr = 7ec
5973125 [MEM] Mem hit: addr = 320, data = 20
5973135 [L2] Cache Allocate: addr = 7ec data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5973145 [L1] Cache Allocate: addr = 7ec data = 2f2e2d2c2b2a29282726252423222120
5973145 [L1] Cache hit from L2: addr = 7ec, data = 2c
5973145 [TEST] CPU read @0x424
5973155 [L1] Cache miss: addr = 424
5973235 [L2] Cache miss: addr = 424
5974125 [MEM] Mem hit: addr = 7ec, data = e0
5974135 [L2] Cache Allocate: addr = 424 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5974145 [L1] Cache Allocate: addr = 424 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5974145 [L1] Cache hit from L2: addr = 424, data = e4
5974145 [TEST] CPU read @0x1f6
5974155 [L1] Cache miss: addr = 1f6
5974235 [L2] Cache miss: addr = 1f6
5975125 [MEM] Mem hit: addr = 424, data = 20
5975135 [L2] Cache Allocate: addr = 1f6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5975145 [L1] Cache Allocate: addr = 1f6 data = 3f3e3d3c3b3a39383736353433323130
5975145 [L1] Cache hit from L2: addr = 1f6, data = 36
5975145 [TEST] CPU read @0x584
5975155 [L1] Cache miss: addr = 584
5975235 [L2] Cache miss: addr = 584
5976125 [MEM] Mem hit: addr = 1f6, data = e0
5976135 [L2] Cache Allocate: addr = 584 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5976145 [L1] Cache Allocate: addr = 584 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5976145 [L1] Cache hit from L2: addr = 584, data = e4
5976145 [TEST] CPU read @0x311
5976155 [L1] Cache miss: addr = 311
5976235 [L2] Cache miss: addr = 311
5977125 [MEM] Mem hit: addr = 584, data = 80
5977135 [L2] Cache Allocate: addr = 311 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5977145 [L1] Cache Allocate: addr = 311 data = 9f9e9d9c9b9a99989796959493929190
5977145 [L1] Cache hit from L2: addr = 311, data = 91
5977145 [TEST] CPU read @0x451
5977155 [L1] Cache miss: addr = 451
5977235 [L2] Cache miss: addr = 451
5978125 [MEM] Mem hit: addr = 311, data = 00
5978135 [L2] Cache Allocate: addr = 451 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5978145 [L1] Cache Allocate: addr = 451 data = 1f1e1d1c1b1a19181716151413121110
5978145 [L1] Cache hit from L2: addr = 451, data = 11
5978145 [TEST] CPU read @0x6af
5978155 [L1] Cache miss: addr = 6af
5978235 [L2] Cache miss: addr = 6af
5979125 [MEM] Mem hit: addr = 451, data = 40
5979135 [L2] Cache Allocate: addr = 6af data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5979145 [L1] Cache Allocate: addr = 6af data = 4f4e4d4c4b4a49484746454443424140
5979145 [L1] Cache hit from L2: addr = 6af, data = 4f
5979145 [TEST] CPU read @0x130
5979155 [L1] Cache miss: addr = 130
5979235 [L2] Cache miss: addr = 130
5980125 [MEM] Mem hit: addr = 6af, data = a0
5980135 [L2] Cache Allocate: addr = 130 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5980145 [L1] Cache Allocate: addr = 130 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5980145 [L1] Cache hit from L2: addr = 130, data = b0
5980145 [TEST] CPU read @0x71d
5980155 [L1] Cache miss: addr = 71d
5980235 [L2] Cache miss: addr = 71d
5981125 [MEM] Mem hit: addr = 130, data = 20
5981135 [L2] Cache Allocate: addr = 71d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5981145 [L1] Cache Allocate: addr = 71d data = 3f3e3d3c3b3a39383736353433323130
5981145 [L1] Cache hit from L2: addr = 71d, data = 3d
5981145 [TEST] CPU read @0x49f
5981155 [L1] Cache miss: addr = 49f
5981235 [L2] Cache hit: addr = 49f, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5981245 [L1] Cache Allocate: addr = 49f data = 2f2e2d2c2b2a29282726252423222120
5981245 [L1] Cache hit from L2: addr = 49f, data = 2f
5981245 [TEST] CPU read @0x335
5981255 [L1] Cache miss: addr = 335
5981335 [L2] Cache miss: addr = 335
5982125 [MEM] Mem hit: addr = 71d, data = 00
5982135 [L2] Cache Allocate: addr = 335 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5982145 [L1] Cache Allocate: addr = 335 data = 1f1e1d1c1b1a19181716151413121110
5982145 [L1] Cache hit from L2: addr = 335, data = 15
5982145 [TEST] CPU read @0x619
5982155 [L1] Cache miss: addr = 619
5982235 [L2] Cache miss: addr = 619
5983125 [MEM] Mem hit: addr = 335, data = 20
5983135 [L2] Cache Allocate: addr = 619 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5983145 [L1] Cache Allocate: addr = 619 data = 3f3e3d3c3b3a39383736353433323130
5983145 [L1] Cache hit from L2: addr = 619, data = 39
5983145 [TEST] CPU read @0x6e8
5983155 [L1] Cache miss: addr = 6e8
5983235 [L2] Cache miss: addr = 6e8
5984125 [MEM] Mem hit: addr = 619, data = 00
5984135 [L2] Cache Allocate: addr = 6e8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5984145 [L1] Cache Allocate: addr = 6e8 data = 0f0e0d0c0b0a09080706050403020100
5984145 [L1] Cache hit from L2: addr = 6e8, data = 08
5984145 [TEST] CPU read @0x4cf
5984155 [L1] Cache hit: addr = 4cf, data = ef
5984165 [TEST] CPU read @0x385
5984175 [L1] Cache miss: addr = 385
5984235 [L2] Cache miss: addr = 385
5985125 [MEM] Mem hit: addr = 6e8, data = e0
5985135 [L2] Cache Allocate: addr = 385 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5985145 [L1] Cache Allocate: addr = 385 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5985145 [L1] Cache hit from L2: addr = 385, data = e5
5985145 [TEST] CPU read @0x7b5
5985155 [L1] Cache miss: addr = 7b5
5985235 [L2] Cache miss: addr = 7b5
5986125 [MEM] Mem hit: addr = 385, data = 80
5986135 [L2] Cache Allocate: addr = 7b5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5986145 [L1] Cache Allocate: addr = 7b5 data = 9f9e9d9c9b9a99989796959493929190
5986145 [L1] Cache hit from L2: addr = 7b5, data = 95
5986145 [TEST] CPU read @0x656
5986155 [L1] Cache miss: addr = 656
5986235 [L2] Cache miss: addr = 656
5987125 [MEM] Mem hit: addr = 7b5, data = a0
5987135 [L2] Cache Allocate: addr = 656 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5987145 [L1] Cache Allocate: addr = 656 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5987145 [L1] Cache hit from L2: addr = 656, data = b6
5987145 [TEST] CPU read @0x4a9
5987155 [L1] Cache miss: addr = 4a9
5987235 [L2] Cache miss: addr = 4a9
5988125 [MEM] Mem hit: addr = 656, data = 40
5988135 [L2] Cache Allocate: addr = 4a9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5988145 [L1] Cache Allocate: addr = 4a9 data = 4f4e4d4c4b4a49484746454443424140
5988145 [L1] Cache hit from L2: addr = 4a9, data = 49
5988145 [TEST] CPU read @0x166
5988155 [L1] Cache miss: addr = 166
5988235 [L2] Cache hit: addr = 166, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5988245 [L1] Cache Allocate: addr = 166 data = 4f4e4d4c4b4a49484746454443424140
5988245 [L1] Cache hit from L2: addr = 166, data = 46
5988245 [TEST] CPU read @0x721
5988255 [L1] Cache miss: addr = 721
5988335 [L2] Cache miss: addr = 721
5989125 [MEM] Mem hit: addr = 4a9, data = a0
5989135 [L2] Cache Allocate: addr = 721 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5989145 [L1] Cache Allocate: addr = 721 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5989145 [L1] Cache hit from L2: addr = 721, data = a1
5989145 [TEST] CPU read @0x41d
5989155 [L1] Cache miss: addr = 41d
5989235 [L2] Cache miss: addr = 41d
5990125 [MEM] Mem hit: addr = 721, data = 20
5990135 [L2] Cache Allocate: addr = 41d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5990145 [L1] Cache Allocate: addr = 41d data = 3f3e3d3c3b3a39383736353433323130
5990145 [L1] Cache hit from L2: addr = 41d, data = 3d
5990145 [TEST] CPU read @0x578
5990155 [L1] Cache miss: addr = 578
5990235 [L2] Cache miss: addr = 578
5991125 [MEM] Mem hit: addr = 41d, data = 00
5991135 [L2] Cache Allocate: addr = 578 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5991145 [L1] Cache Allocate: addr = 578 data = 1f1e1d1c1b1a19181716151413121110
5991145 [L1] Cache hit from L2: addr = 578, data = 18
5991145 [TEST] CPU read @0x0c9
5991155 [L1] Cache miss: addr = 0c9
5991235 [L2] Cache miss: addr = 0c9
5992125 [MEM] Mem hit: addr = 578, data = 60
5992135 [L2] Cache Allocate: addr = 0c9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5992145 [L1] Cache Allocate: addr = 0c9 data = 6f6e6d6c6b6a69686766656463626160
5992145 [L1] Cache hit from L2: addr = 0c9, data = 69
5992145 [TEST] CPU read @0x3af
5992155 [L1] Cache miss: addr = 3af
5992235 [L2] Cache miss: addr = 3af
5993125 [MEM] Mem hit: addr = 0c9, data = c0
5993135 [L2] Cache Allocate: addr = 3af data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5993145 [L1] Cache Allocate: addr = 3af data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5993145 [L1] Cache hit from L2: addr = 3af, data = cf
5993145 [TEST] CPU read @0x3e2
5993155 [L1] Cache miss: addr = 3e2
5993235 [L2] Cache hit: addr = 3e2, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5993245 [L1] Cache Allocate: addr = 3e2 data = 6f6e6d6c6b6a69686766656463626160
5993245 [L1] Cache hit from L2: addr = 3e2, data = 62
5993245 [TEST] CPU read @0x51f
5993255 [L1] Cache miss: addr = 51f
5993335 [L2] Cache miss: addr = 51f
5994125 [MEM] Mem hit: addr = 3af, data = a0
5994135 [L2] Cache Allocate: addr = 51f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5994145 [L1] Cache Allocate: addr = 51f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5994145 [L1] Cache hit from L2: addr = 51f, data = bf
5994145 [TEST] CPU read @0x0bf
5994155 [L1] Cache miss: addr = 0bf
5994235 [L2] Cache miss: addr = 0bf
5995125 [MEM] Mem hit: addr = 51f, data = 00
5995135 [L2] Cache Allocate: addr = 0bf data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5995145 [L1] Cache Allocate: addr = 0bf data = 1f1e1d1c1b1a19181716151413121110
5995145 [L1] Cache hit from L2: addr = 0bf, data = 1f
5995145 [TEST] CPU read @0x71f
5995155 [L1] Cache miss: addr = 71f
5995235 [L2] Cache miss: addr = 71f
5996125 [MEM] Mem hit: addr = 0bf, data = a0
5996135 [L2] Cache Allocate: addr = 71f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5996145 [L1] Cache Allocate: addr = 71f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5996145 [L1] Cache hit from L2: addr = 71f, data = bf
5996145 [TEST] CPU read @0x699
5996155 [L1] Cache hit: addr = 699, data = b9
5996165 [TEST] CPU read @0x2b5
5996175 [L1] Cache miss: addr = 2b5
5996235 [L2] Cache miss: addr = 2b5
5997125 [MEM] Mem hit: addr = 71f, data = 00
5997135 [L2] Cache Allocate: addr = 2b5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5997145 [L1] Cache Allocate: addr = 2b5 data = 1f1e1d1c1b1a19181716151413121110
5997145 [L1] Cache hit from L2: addr = 2b5, data = 15
5997145 [TEST] CPU read @0x2b0
5997155 [L1] Cache hit: addr = 2b0, data = 10
5997165 [TEST] CPU read @0x620
5997175 [L1] Cache miss: addr = 620
5997235 [L2] Cache miss: addr = 620
5998125 [MEM] Mem hit: addr = 2b5, data = a0
5998135 [L2] Cache Allocate: addr = 620 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5998145 [L1] Cache Allocate: addr = 620 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5998145 [L1] Cache hit from L2: addr = 620, data = a0
5998145 [TEST] CPU read @0x26c
5998155 [L1] Cache miss: addr = 26c
5998235 [L2] Cache miss: addr = 26c
5999125 [MEM] Mem hit: addr = 620, data = 20
5999135 [L2] Cache Allocate: addr = 26c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5999145 [L1] Cache Allocate: addr = 26c data = 2f2e2d2c2b2a29282726252423222120
5999145 [L1] Cache hit from L2: addr = 26c, data = 2c
5999145 [TEST] CPU read @0x224
5999155 [L1] Cache hit: addr = 224, data = e4
5999165 [TEST] CPU read @0x2d4
5999175 [L1] Cache miss: addr = 2d4
5999235 [L2] Cache miss: addr = 2d4
6000125 [MEM] Mem hit: addr = 26c, data = 60
6000135 [L2] Cache Allocate: addr = 2d4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6000145 [L1] Cache Allocate: addr = 2d4 data = 7f7e7d7c7b7a79787776757473727170
6000145 [L1] Cache hit from L2: addr = 2d4, data = 74
6000145 [TEST] CPU read @0x76a
6000155 [L1] Cache miss: addr = 76a
6000235 [L2] Cache miss: addr = 76a
6001125 [MEM] Mem hit: addr = 2d4, data = c0
6001135 [L2] Cache Allocate: addr = 76a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6001145 [L1] Cache Allocate: addr = 76a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6001145 [L1] Cache hit from L2: addr = 76a, data = ca
6001145 [TEST] CPU read @0x319
6001155 [L1] Cache miss: addr = 319
6001235 [L2] Cache miss: addr = 319
6002125 [MEM] Mem hit: addr = 76a, data = 60
6002135 [L2] Cache Allocate: addr = 319 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6002145 [L1] Cache Allocate: addr = 319 data = 7f7e7d7c7b7a79787776757473727170
6002145 [L1] Cache hit from L2: addr = 319, data = 79
6002145 [TEST] CPU read @0x1cb
6002155 [L1] Cache miss: addr = 1cb
6002235 [L2] Cache miss: addr = 1cb
6003125 [MEM] Mem hit: addr = 319, data = 00
6003135 [L2] Cache Allocate: addr = 1cb data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6003145 [L1] Cache Allocate: addr = 1cb data = 0f0e0d0c0b0a09080706050403020100
6003145 [L1] Cache hit from L2: addr = 1cb, data = 0b
6003145 [TEST] CPU read @0x69d
6003155 [L1] Cache hit: addr = 69d, data = bd
6003165 [TEST] CPU read @0x120
6003175 [L1] Cache miss: addr = 120
6003235 [L2] Cache miss: addr = 120
6004125 [MEM] Mem hit: addr = 1cb, data = c0
6004135 [L2] Cache Allocate: addr = 120 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6004145 [L1] Cache Allocate: addr = 120 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6004145 [L1] Cache hit from L2: addr = 120, data = c0
6004145 [TEST] CPU read @0x502
6004155 [L1] Cache miss: addr = 502
6004235 [L2] Cache miss: addr = 502
6005125 [MEM] Mem hit: addr = 120, data = 20
6005135 [L2] Cache Allocate: addr = 502 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6005145 [L1] Cache Allocate: addr = 502 data = 2f2e2d2c2b2a29282726252423222120
6005145 [L1] Cache hit from L2: addr = 502, data = 22
6005145 [TEST] CPU read @0x088
6005155 [L1] Cache miss: addr = 088
6005235 [L2] Cache miss: addr = 088
6006125 [MEM] Mem hit: addr = 502, data = 00
6006135 [L2] Cache Allocate: addr = 088 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6006145 [L1] Cache Allocate: addr = 088 data = 0f0e0d0c0b0a09080706050403020100
6006145 [L1] Cache hit from L2: addr = 088, data = 08
6006145 [TEST] CPU read @0x113
6006155 [L1] Cache miss: addr = 113
6006235 [L2] Cache miss: addr = 113
6007125 [MEM] Mem hit: addr = 088, data = 80
6007135 [L2] Cache Allocate: addr = 113 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6007145 [L1] Cache Allocate: addr = 113 data = 9f9e9d9c9b9a99989796959493929190
6007145 [L1] Cache hit from L2: addr = 113, data = 93
6007145 [TEST] CPU read @0x5a9
6007155 [L1] Cache miss: addr = 5a9
6007235 [L2] Cache hit: addr = 5a9, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6007245 [L1] Cache Allocate: addr = 5a9 data = 8f8e8d8c8b8a89888786858483828180
6007245 [L1] Cache hit from L2: addr = 5a9, data = 89
6007245 [TEST] CPU read @0x2e3
6007255 [L1] Cache hit: addr = 2e3, data = c3
6007265 [TEST] CPU read @0x435
6007275 [L1] Cache miss: addr = 435
6007335 [L2] Cache miss: addr = 435
6008125 [MEM] Mem hit: addr = 113, data = 00
6008135 [L2] Cache Allocate: addr = 435 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6008145 [L1] Cache Allocate: addr = 435 data = 1f1e1d1c1b1a19181716151413121110
6008145 [L1] Cache hit from L2: addr = 435, data = 15
6008145 [TEST] CPU read @0x4cf
6008155 [L1] Cache hit: addr = 4cf, data = ef
6008165 [TEST] CPU read @0x2cb
6008175 [L1] Cache miss: addr = 2cb
6008235 [L2] Cache miss: addr = 2cb
6009125 [MEM] Mem hit: addr = 435, data = 20
6009135 [L2] Cache Allocate: addr = 2cb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6009145 [L1] Cache Allocate: addr = 2cb data = 2f2e2d2c2b2a29282726252423222120
6009145 [L1] Cache hit from L2: addr = 2cb, data = 2b
6009145 [TEST] CPU read @0x175
6009155 [L1] Cache miss: addr = 175
6009235 [L2] Cache hit: addr = 175, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6009245 [L1] Cache Allocate: addr = 175 data = 4f4e4d4c4b4a49484746454443424140
6009245 [L1] Cache hit from L2: addr = 175, data = 45
6009245 [TEST] CPU read @0x40b
6009255 [L1] Cache miss: addr = 40b
6009335 [L2] Cache miss: addr = 40b
6010125 [MEM] Mem hit: addr = 2cb, data = c0
6010135 [L2] Cache Allocate: addr = 40b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6010145 [L1] Cache Allocate: addr = 40b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6010145 [L1] Cache hit from L2: addr = 40b, data = cb
6010145 [TEST] CPU read @0x09f
6010155 [L1] Cache miss: addr = 09f
6010235 [L2] Cache miss: addr = 09f
6011125 [MEM] Mem hit: addr = 40b, data = 00
6011135 [L2] Cache Allocate: addr = 09f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6011145 [L1] Cache Allocate: addr = 09f data = 1f1e1d1c1b1a19181716151413121110
6011145 [L1] Cache hit from L2: addr = 09f, data = 1f
6011145 [TEST] CPU read @0x130
6011155 [L1] Cache miss: addr = 130
6011235 [L2] Cache miss: addr = 130
6012125 [MEM] Mem hit: addr = 09f, data = 80
6012135 [L2] Cache Allocate: addr = 130 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6012145 [L1] Cache Allocate: addr = 130 data = 9f9e9d9c9b9a99989796959493929190
6012145 [L1] Cache hit from L2: addr = 130, data = 90
6012145 [TEST] CPU read @0x5d8
6012155 [L1] Cache miss: addr = 5d8
6012235 [L2] Cache hit: addr = 5d8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6012245 [L1] Cache Allocate: addr = 5d8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6012245 [L1] Cache hit from L2: addr = 5d8, data = a8
6012245 [TEST] CPU read @0x1d6
6012255 [L1] Cache miss: addr = 1d6
6012335 [L2] Cache miss: addr = 1d6
6013125 [MEM] Mem hit: addr = 130, data = 20
6013135 [L2] Cache Allocate: addr = 1d6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6013145 [L1] Cache Allocate: addr = 1d6 data = 3f3e3d3c3b3a39383736353433323130
6013145 [L1] Cache hit from L2: addr = 1d6, data = 36
6013145 [TEST] CPU read @0x16e
6013155 [L1] Cache miss: addr = 16e
6013235 [L2] Cache hit: addr = 16e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6013245 [L1] Cache Allocate: addr = 16e data = 4f4e4d4c4b4a49484746454443424140
6013245 [L1] Cache hit from L2: addr = 16e, data = 4e
6013245 [TEST] CPU read @0x212
6013255 [L1] Cache miss: addr = 212
6013335 [L2] Cache miss: addr = 212
6014125 [MEM] Mem hit: addr = 1d6, data = c0
6014135 [L2] Cache Allocate: addr = 212 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6014145 [L1] Cache Allocate: addr = 212 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6014145 [L1] Cache hit from L2: addr = 212, data = d2
6014145 [TEST] CPU read @0x123
6014155 [L1] Cache miss: addr = 123
6014235 [L2] Cache hit: addr = 123, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6014245 [L1] Cache Allocate: addr = 123 data = 8f8e8d8c8b8a89888786858483828180
6014245 [L1] Cache hit from L2: addr = 123, data = 83
6014245 [TEST] CPU read @0x688
6014255 [L1] Cache miss: addr = 688
6014335 [L2] Cache miss: addr = 688
6015125 [MEM] Mem hit: addr = 212, data = 00
6015135 [L2] Cache Allocate: addr = 688 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6015145 [L1] Cache Allocate: addr = 688 data = 0f0e0d0c0b0a09080706050403020100
6015145 [L1] Cache hit from L2: addr = 688, data = 08
6015145 [TEST] CPU read @0x58d
6015155 [L1] Cache miss: addr = 58d
6015235 [L2] Cache miss: addr = 58d
6016125 [MEM] Mem hit: addr = 688, data = 80
6016135 [L2] Cache Allocate: addr = 58d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6016145 [L1] Cache Allocate: addr = 58d data = 8f8e8d8c8b8a89888786858483828180
6016145 [L1] Cache hit from L2: addr = 58d, data = 8d
6016145 [TEST] CPU read @0x446
6016155 [L1] Cache miss: addr = 446
6016235 [L2] Cache miss: addr = 446
6017125 [MEM] Mem hit: addr = 58d, data = 80
6017135 [L2] Cache Allocate: addr = 446 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6017145 [L1] Cache Allocate: addr = 446 data = 8f8e8d8c8b8a89888786858483828180
6017145 [L1] Cache hit from L2: addr = 446, data = 86
6017145 [TEST] CPU read @0x2e8
6017155 [L1] Cache hit: addr = 2e8, data = c8
6017165 [TEST] CPU read @0x412
6017175 [L1] Cache miss: addr = 412
6017235 [L2] Cache miss: addr = 412
6018125 [MEM] Mem hit: addr = 446, data = 40
6018135 [L2] Cache Allocate: addr = 412 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6018145 [L1] Cache Allocate: addr = 412 data = 5f5e5d5c5b5a59585756555453525150
6018145 [L1] Cache hit from L2: addr = 412, data = 52
6018145 [TEST] CPU read @0x4f0
6018155 [L1] Cache miss: addr = 4f0
6018235 [L2] Cache hit: addr = 4f0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6018245 [L1] Cache Allocate: addr = 4f0 data = 8f8e8d8c8b8a89888786858483828180
6018245 [L1] Cache hit from L2: addr = 4f0, data = 80
6018245 [TEST] CPU read @0x364
6018255 [L1] Cache hit: addr = 364, data = c4
6018265 [TEST] CPU read @0x411
6018275 [L1] Cache miss: addr = 411
6018335 [L2] Cache hit: addr = 411, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6018345 [L1] Cache Allocate: addr = 411 data = 4f4e4d4c4b4a49484746454443424140
6018345 [L1] Cache hit from L2: addr = 411, data = 41
6018345 [TEST] CPU read @0x3fc
6018355 [L1] Cache hit: addr = 3fc, data = 7c
6018365 [TEST] CPU read @0x57b
6018375 [L1] Cache miss: addr = 57b
6018435 [L2] Cache miss: addr = 57b
6019125 [MEM] Mem hit: addr = 412, data = 00
6019135 [L2] Cache Allocate: addr = 57b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6019145 [L1] Cache Allocate: addr = 57b data = 1f1e1d1c1b1a19181716151413121110
6019145 [L1] Cache hit from L2: addr = 57b, data = 1b
6019145 [TEST] CPU read @0x13a
6019155 [L1] Cache miss: addr = 13a
6019235 [L2] Cache miss: addr = 13a
6020125 [MEM] Mem hit: addr = 57b, data = 60
6020135 [L2] Cache Allocate: addr = 13a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6020145 [L1] Cache Allocate: addr = 13a data = 7f7e7d7c7b7a79787776757473727170
6020145 [L1] Cache hit from L2: addr = 13a, data = 7a
6020145 [TEST] CPU read @0x2e1
6020155 [L1] Cache hit: addr = 2e1, data = c1
6020165 [TEST] CPU read @0x5c5
6020175 [L1] Cache miss: addr = 5c5
6020235 [L2] Cache hit: addr = 5c5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6020245 [L1] Cache Allocate: addr = 5c5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6020245 [L1] Cache hit from L2: addr = 5c5, data = a5
6020245 [TEST] CPU read @0x5ed
6020255 [L1] Cache miss: addr = 5ed
6020335 [L2] Cache miss: addr = 5ed
6021125 [MEM] Mem hit: addr = 13a, data = 20
6021135 [L2] Cache Allocate: addr = 5ed data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6021145 [L1] Cache Allocate: addr = 5ed data = 2f2e2d2c2b2a29282726252423222120
6021145 [L1] Cache hit from L2: addr = 5ed, data = 2d
6021145 [TEST] CPU read @0x145
6021155 [L1] Cache miss: addr = 145
6021235 [L2] Cache miss: addr = 145
6022125 [MEM] Mem hit: addr = 5ed, data = e0
6022135 [L2] Cache Allocate: addr = 145 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6022145 [L1] Cache Allocate: addr = 145 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6022145 [L1] Cache hit from L2: addr = 145, data = e5
6022145 [TEST] CPU read @0x277
6022155 [L1] Cache miss: addr = 277
6022235 [L2] Cache miss: addr = 277
6023125 [MEM] Mem hit: addr = 145, data = 40
6023135 [L2] Cache Allocate: addr = 277 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6023145 [L1] Cache Allocate: addr = 277 data = 5f5e5d5c5b5a59585756555453525150
6023145 [L1] Cache hit from L2: addr = 277, data = 57
6023145 [TEST] CPU read @0x369
6023155 [L1] Cache hit: addr = 369, data = c9
6023165 [TEST] CPU read @0x790
6023175 [L1] Cache miss: addr = 790
6023235 [L2] Cache miss: addr = 790
6024125 [MEM] Mem hit: addr = 277, data = 60
6024135 [L2] Cache Allocate: addr = 790 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6024145 [L1] Cache Allocate: addr = 790 data = 7f7e7d7c7b7a79787776757473727170
6024145 [L1] Cache hit from L2: addr = 790, data = 70
6024145 [TEST] CPU read @0x36d
6024155 [L1] Cache hit: addr = 36d, data = cd
6024165 [TEST] CPU read @0x7a9
6024175 [L1] Cache miss: addr = 7a9
6024235 [L2] Cache miss: addr = 7a9
6025125 [MEM] Mem hit: addr = 790, data = 80
6025135 [L2] Cache Allocate: addr = 7a9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6025145 [L1] Cache Allocate: addr = 7a9 data = 8f8e8d8c8b8a89888786858483828180
6025145 [L1] Cache hit from L2: addr = 7a9, data = 89
6025145 [TEST] CPU read @0x61c
6025155 [L1] Cache miss: addr = 61c
6025235 [L2] Cache miss: addr = 61c
6026125 [MEM] Mem hit: addr = 7a9, data = a0
6026135 [L2] Cache Allocate: addr = 61c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6026145 [L1] Cache Allocate: addr = 61c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6026145 [L1] Cache hit from L2: addr = 61c, data = bc
6026145 [TEST] CPU read @0x03f
6026155 [L1] Cache miss: addr = 03f
6026235 [L2] Cache miss: addr = 03f
6027125 [MEM] Mem hit: addr = 61c, data = 00
6027135 [L2] Cache Allocate: addr = 03f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6027145 [L1] Cache Allocate: addr = 03f data = 1f1e1d1c1b1a19181716151413121110
6027145 [L1] Cache hit from L2: addr = 03f, data = 1f
6027145 [TEST] CPU read @0x6b6
6027155 [L1] Cache miss: addr = 6b6
6027235 [L2] Cache miss: addr = 6b6
6028125 [MEM] Mem hit: addr = 03f, data = 20
6028135 [L2] Cache Allocate: addr = 6b6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6028145 [L1] Cache Allocate: addr = 6b6 data = 3f3e3d3c3b3a39383736353433323130
6028145 [L1] Cache hit from L2: addr = 6b6, data = 36
6028145 [TEST] CPU read @0x29a
6028155 [L1] Cache miss: addr = 29a
6028235 [L2] Cache miss: addr = 29a
6029125 [MEM] Mem hit: addr = 6b6, data = a0
6029135 [L2] Cache Allocate: addr = 29a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6029145 [L1] Cache Allocate: addr = 29a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6029145 [L1] Cache hit from L2: addr = 29a, data = ba
6029145 [TEST] CPU read @0x2a3
6029155 [L1] Cache miss: addr = 2a3
6029235 [L2] Cache miss: addr = 2a3
6030125 [MEM] Mem hit: addr = 29a, data = 80
6030135 [L2] Cache Allocate: addr = 2a3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6030145 [L1] Cache Allocate: addr = 2a3 data = 8f8e8d8c8b8a89888786858483828180
6030145 [L1] Cache hit from L2: addr = 2a3, data = 83
6030145 [TEST] CPU read @0x3d2
6030155 [L1] Cache miss: addr = 3d2
6030235 [L2] Cache miss: addr = 3d2
6031125 [MEM] Mem hit: addr = 2a3, data = a0
6031135 [L2] Cache Allocate: addr = 3d2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6031145 [L1] Cache Allocate: addr = 3d2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6031145 [L1] Cache hit from L2: addr = 3d2, data = b2
6031145 [TEST] CPU read @0x226
6031155 [L1] Cache hit: addr = 226, data = e6
6031165 [TEST] CPU read @0x5cb
6031175 [L1] Cache miss: addr = 5cb
6031235 [L2] Cache hit: addr = 5cb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6031245 [L1] Cache Allocate: addr = 5cb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6031245 [L1] Cache hit from L2: addr = 5cb, data = ab
6031245 [TEST] CPU read @0x64a
6031255 [L1] Cache miss: addr = 64a
6031335 [L2] Cache miss: addr = 64a
6032125 [MEM] Mem hit: addr = 3d2, data = c0
6032135 [L2] Cache Allocate: addr = 64a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6032145 [L1] Cache Allocate: addr = 64a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6032145 [L1] Cache hit from L2: addr = 64a, data = ca
6032145 [TEST] CPU read @0x798
6032155 [L1] Cache miss: addr = 798
6032235 [L2] Cache miss: addr = 798
6033125 [MEM] Mem hit: addr = 64a, data = 40
6033135 [L2] Cache Allocate: addr = 798 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6033145 [L1] Cache Allocate: addr = 798 data = 5f5e5d5c5b5a59585756555453525150
6033145 [L1] Cache hit from L2: addr = 798, data = 58
6033145 [TEST] CPU read @0x389
6033155 [L1] Cache miss: addr = 389
6033235 [L2] Cache miss: addr = 389
6034125 [MEM] Mem hit: addr = 798, data = 80
6034135 [L2] Cache Allocate: addr = 389 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6034145 [L1] Cache Allocate: addr = 389 data = 8f8e8d8c8b8a89888786858483828180
6034145 [L1] Cache hit from L2: addr = 389, data = 89
6034145 [TEST] CPU read @0x118
6034155 [L1] Cache miss: addr = 118
6034235 [L2] Cache miss: addr = 118
6035125 [MEM] Mem hit: addr = 389, data = 80
6035135 [L2] Cache Allocate: addr = 118 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6035145 [L1] Cache Allocate: addr = 118 data = 9f9e9d9c9b9a99989796959493929190
6035145 [L1] Cache hit from L2: addr = 118, data = 98
6035145 [TEST] CPU read @0x2f0
6035155 [L1] Cache miss: addr = 2f0
6035235 [L2] Cache hit: addr = 2f0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6035245 [L1] Cache Allocate: addr = 2f0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6035245 [L1] Cache hit from L2: addr = 2f0, data = c0
6035245 [TEST] CPU read @0x3e5
6035255 [L1] Cache miss: addr = 3e5
6035335 [L2] Cache hit: addr = 3e5, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6035345 [L1] Cache Allocate: addr = 3e5 data = 6f6e6d6c6b6a69686766656463626160
6035345 [L1] Cache hit from L2: addr = 3e5, data = 65
6035345 [TEST] CPU read @0x35b
6035355 [L1] Cache miss: addr = 35b
6035435 [L2] Cache miss: addr = 35b
6036125 [MEM] Mem hit: addr = 118, data = 00
6036135 [L2] Cache Allocate: addr = 35b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6036145 [L1] Cache Allocate: addr = 35b data = 1f1e1d1c1b1a19181716151413121110
6036145 [L1] Cache hit from L2: addr = 35b, data = 1b
6036145 [TEST] CPU read @0x66b
6036155 [L1] Cache miss: addr = 66b
6036235 [L2] Cache miss: addr = 66b
6037125 [MEM] Mem hit: addr = 35b, data = 40
6037135 [L2] Cache Allocate: addr = 66b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6037145 [L1] Cache Allocate: addr = 66b data = 4f4e4d4c4b4a49484746454443424140
6037145 [L1] Cache hit from L2: addr = 66b, data = 4b
6037145 [TEST] CPU read @0x41d
6037155 [L1] Cache miss: addr = 41d
6037235 [L2] Cache miss: addr = 41d
6038125 [MEM] Mem hit: addr = 66b, data = 60
6038135 [L2] Cache Allocate: addr = 41d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6038145 [L1] Cache Allocate: addr = 41d data = 7f7e7d7c7b7a79787776757473727170
6038145 [L1] Cache hit from L2: addr = 41d, data = 7d
6038145 [TEST] CPU read @0x164
6038155 [L1] Cache miss: addr = 164
6038235 [L2] Cache hit: addr = 164, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6038245 [L1] Cache Allocate: addr = 164 data = 4f4e4d4c4b4a49484746454443424140
6038245 [L1] Cache hit from L2: addr = 164, data = 44
6038245 [TEST] CPU read @0x68c
6038255 [L1] Cache miss: addr = 68c
6038335 [L2] Cache miss: addr = 68c
6039125 [MEM] Mem hit: addr = 41d, data = 00
6039135 [L2] Cache Allocate: addr = 68c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6039145 [L1] Cache Allocate: addr = 68c data = 0f0e0d0c0b0a09080706050403020100
6039145 [L1] Cache hit from L2: addr = 68c, data = 0c
6039145 [TEST] CPU read @0x783
6039155 [L1] Cache miss: addr = 783
6039235 [L2] Cache miss: addr = 783
6040125 [MEM] Mem hit: addr = 68c, data = 80
6040135 [L2] Cache Allocate: addr = 783 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6040145 [L1] Cache Allocate: addr = 783 data = 8f8e8d8c8b8a89888786858483828180
6040145 [L1] Cache hit from L2: addr = 783, data = 83
6040145 [TEST] CPU read @0x096
6040155 [L1] Cache miss: addr = 096
6040235 [L2] Cache miss: addr = 096
6041125 [MEM] Mem hit: addr = 783, data = 80
6041135 [L2] Cache Allocate: addr = 096 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6041145 [L1] Cache Allocate: addr = 096 data = 9f9e9d9c9b9a99989796959493929190
6041145 [L1] Cache hit from L2: addr = 096, data = 96
6041145 [TEST] CPU read @0x524
6041155 [L1] Cache miss: addr = 524
6041235 [L2] Cache miss: addr = 524
6042125 [MEM] Mem hit: addr = 096, data = 80
6042135 [L2] Cache Allocate: addr = 524 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6042145 [L1] Cache Allocate: addr = 524 data = 8f8e8d8c8b8a89888786858483828180
6042145 [L1] Cache hit from L2: addr = 524, data = 84
6042145 [TEST] CPU read @0x04a
6042155 [L1] Cache miss: addr = 04a
6042235 [L2] Cache miss: addr = 04a
6043125 [MEM] Mem hit: addr = 524, data = 20
6043135 [L2] Cache Allocate: addr = 04a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6043145 [L1] Cache Allocate: addr = 04a data = 2f2e2d2c2b2a29282726252423222120
6043145 [L1] Cache hit from L2: addr = 04a, data = 2a
6043145 [TEST] CPU read @0x39e
6043155 [L1] Cache miss: addr = 39e
6043235 [L2] Cache miss: addr = 39e
6044125 [MEM] Mem hit: addr = 04a, data = 40
6044135 [L2] Cache Allocate: addr = 39e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6044145 [L1] Cache Allocate: addr = 39e data = 5f5e5d5c5b5a59585756555453525150
6044145 [L1] Cache hit from L2: addr = 39e, data = 5e
6044145 [TEST] CPU read @0x379
6044155 [L1] Cache hit: addr = 379, data = c9
6044165 [TEST] CPU read @0x41a
6044175 [L1] Cache miss: addr = 41a
6044235 [L2] Cache miss: addr = 41a
6045125 [MEM] Mem hit: addr = 39e, data = 80
6045135 [L2] Cache Allocate: addr = 41a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6045145 [L1] Cache Allocate: addr = 41a data = 9f9e9d9c9b9a99989796959493929190
6045145 [L1] Cache hit from L2: addr = 41a, data = 9a
6045145 [TEST] CPU read @0x19c
6045155 [L1] Cache miss: addr = 19c
6045235 [L2] Cache miss: addr = 19c
6046125 [MEM] Mem hit: addr = 41a, data = 00
6046135 [L2] Cache Allocate: addr = 19c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6046145 [L1] Cache Allocate: addr = 19c data = 1f1e1d1c1b1a19181716151413121110
6046145 [L1] Cache hit from L2: addr = 19c, data = 1c
6046145 [TEST] CPU read @0x16b
6046155 [L1] Cache miss: addr = 16b
6046235 [L2] Cache hit: addr = 16b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6046245 [L1] Cache Allocate: addr = 16b data = 4f4e4d4c4b4a49484746454443424140
6046245 [L1] Cache hit from L2: addr = 16b, data = 4b
6046245 [TEST] CPU read @0x73d
6046255 [L1] Cache miss: addr = 73d
6046335 [L2] Cache miss: addr = 73d
6047125 [MEM] Mem hit: addr = 19c, data = 80
6047135 [L2] Cache Allocate: addr = 73d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6047145 [L1] Cache Allocate: addr = 73d data = 9f9e9d9c9b9a99989796959493929190
6047145 [L1] Cache hit from L2: addr = 73d, data = 9d
6047145 [TEST] CPU read @0x21b
6047155 [L1] Cache miss: addr = 21b
6047235 [L2] Cache miss: addr = 21b
6048125 [MEM] Mem hit: addr = 73d, data = 20
6048135 [L2] Cache Allocate: addr = 21b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6048145 [L1] Cache Allocate: addr = 21b data = 3f3e3d3c3b3a39383736353433323130
6048145 [L1] Cache hit from L2: addr = 21b, data = 3b
6048145 [TEST] CPU read @0x7f8
6048155 [L1] Cache miss: addr = 7f8
6048235 [L2] Cache miss: addr = 7f8
6049125 [MEM] Mem hit: addr = 21b, data = 00
6049135 [L2] Cache Allocate: addr = 7f8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6049145 [L1] Cache Allocate: addr = 7f8 data = 1f1e1d1c1b1a19181716151413121110
6049145 [L1] Cache hit from L2: addr = 7f8, data = 18
6049145 [TEST] CPU read @0x314
6049155 [L1] Cache miss: addr = 314
6049235 [L2] Cache miss: addr = 314
6050125 [MEM] Mem hit: addr = 7f8, data = e0
6050135 [L2] Cache Allocate: addr = 314 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6050145 [L1] Cache Allocate: addr = 314 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6050145 [L1] Cache hit from L2: addr = 314, data = f4
6050145 [TEST] CPU read @0x6ad
6050155 [L1] Cache miss: addr = 6ad
6050235 [L2] Cache miss: addr = 6ad
6051125 [MEM] Mem hit: addr = 314, data = 00
6051135 [L2] Cache Allocate: addr = 6ad data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6051145 [L1] Cache Allocate: addr = 6ad data = 0f0e0d0c0b0a09080706050403020100
6051145 [L1] Cache hit from L2: addr = 6ad, data = 0d
6051145 [TEST] CPU read @0x5e6
6051155 [L1] Cache miss: addr = 5e6
6051235 [L2] Cache miss: addr = 5e6
6052125 [MEM] Mem hit: addr = 6ad, data = a0
6052135 [L2] Cache Allocate: addr = 5e6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6052145 [L1] Cache Allocate: addr = 5e6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6052145 [L1] Cache hit from L2: addr = 5e6, data = a6
6052145 [TEST] CPU read @0x390
6052155 [L1] Cache miss: addr = 390
6052235 [L2] Cache miss: addr = 390
6053125 [MEM] Mem hit: addr = 5e6, data = e0
6053135 [L2] Cache Allocate: addr = 390 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6053145 [L1] Cache Allocate: addr = 390 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6053145 [L1] Cache hit from L2: addr = 390, data = f0
6053145 [TEST] CPU read @0x7ba
6053155 [L1] Cache miss: addr = 7ba
6053235 [L2] Cache miss: addr = 7ba
6054125 [MEM] Mem hit: addr = 390, data = 80
6054135 [L2] Cache Allocate: addr = 7ba data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6054145 [L1] Cache Allocate: addr = 7ba data = 9f9e9d9c9b9a99989796959493929190
6054145 [L1] Cache hit from L2: addr = 7ba, data = 9a
6054145 [TEST] CPU read @0x338
6054155 [L1] Cache miss: addr = 338
6054235 [L2] Cache miss: addr = 338
6055125 [MEM] Mem hit: addr = 7ba, data = a0
6055135 [L2] Cache Allocate: addr = 338 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6055145 [L1] Cache Allocate: addr = 338 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6055145 [L1] Cache hit from L2: addr = 338, data = b8
6055145 [TEST] CPU read @0x565
6055155 [L1] Cache miss: addr = 565
6055235 [L2] Cache miss: addr = 565
6056125 [MEM] Mem hit: addr = 338, data = 20
6056135 [L2] Cache Allocate: addr = 565 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6056145 [L1] Cache Allocate: addr = 565 data = 2f2e2d2c2b2a29282726252423222120
6056145 [L1] Cache hit from L2: addr = 565, data = 25
6056145 [TEST] CPU read @0x593
6056155 [L1] Cache miss: addr = 593
6056235 [L2] Cache miss: addr = 593
6057125 [MEM] Mem hit: addr = 565, data = 60
6057135 [L2] Cache Allocate: addr = 593 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6057145 [L1] Cache Allocate: addr = 593 data = 7f7e7d7c7b7a79787776757473727170
6057145 [L1] Cache hit from L2: addr = 593, data = 73
6057145 [TEST] CPU read @0x534
6057155 [L1] Cache miss: addr = 534
6057235 [L2] Cache miss: addr = 534
6058125 [MEM] Mem hit: addr = 593, data = 80
6058135 [L2] Cache Allocate: addr = 534 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6058145 [L1] Cache Allocate: addr = 534 data = 9f9e9d9c9b9a99989796959493929190
6058145 [L1] Cache hit from L2: addr = 534, data = 94
6058145 [TEST] CPU read @0x3aa
6058155 [L1] Cache miss: addr = 3aa
6058235 [L2] Cache miss: addr = 3aa
6059125 [MEM] Mem hit: addr = 534, data = 20
6059135 [L2] Cache Allocate: addr = 3aa data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6059145 [L1] Cache Allocate: addr = 3aa data = 2f2e2d2c2b2a29282726252423222120
6059145 [L1] Cache hit from L2: addr = 3aa, data = 2a
6059145 [TEST] CPU read @0x6ae
6059155 [L1] Cache miss: addr = 6ae
6059235 [L2] Cache miss: addr = 6ae
6060125 [MEM] Mem hit: addr = 3aa, data = a0
6060135 [L2] Cache Allocate: addr = 6ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6060145 [L1] Cache Allocate: addr = 6ae data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6060145 [L1] Cache hit from L2: addr = 6ae, data = ae
6060145 [TEST] CPU read @0x20c
6060155 [L1] Cache miss: addr = 20c
6060235 [L2] Cache miss: addr = 20c
6061125 [MEM] Mem hit: addr = 6ae, data = a0
6061135 [L2] Cache Allocate: addr = 20c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6061145 [L1] Cache Allocate: addr = 20c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6061145 [L1] Cache hit from L2: addr = 20c, data = ac
6061145 [TEST] CPU read @0x67d
6061155 [L1] Cache miss: addr = 67d
6061235 [L2] Cache miss: addr = 67d
6062125 [MEM] Mem hit: addr = 20c, data = 00
6062135 [L2] Cache Allocate: addr = 67d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6062145 [L1] Cache Allocate: addr = 67d data = 1f1e1d1c1b1a19181716151413121110
6062145 [L1] Cache hit from L2: addr = 67d, data = 1d
6062145 [TEST] CPU read @0x5ac
6062155 [L1] Cache miss: addr = 5ac
6062235 [L2] Cache hit: addr = 5ac, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6062245 [L1] Cache Allocate: addr = 5ac data = 8f8e8d8c8b8a89888786858483828180
6062245 [L1] Cache hit from L2: addr = 5ac, data = 8c
6062245 [TEST] CPU read @0x1e4
6062255 [L1] Cache miss: addr = 1e4
6062335 [L2] Cache miss: addr = 1e4
6063125 [MEM] Mem hit: addr = 67d, data = 60
6063135 [L2] Cache Allocate: addr = 1e4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6063145 [L1] Cache Allocate: addr = 1e4 data = 6f6e6d6c6b6a69686766656463626160
6063145 [L1] Cache hit from L2: addr = 1e4, data = 64
6063145 [TEST] CPU read @0x0af
6063155 [L1] Cache miss: addr = 0af
6063235 [L2] Cache miss: addr = 0af
6064125 [MEM] Mem hit: addr = 1e4, data = e0
6064135 [L2] Cache Allocate: addr = 0af data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6064145 [L1] Cache Allocate: addr = 0af data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6064145 [L1] Cache hit from L2: addr = 0af, data = ef
6064145 [TEST] CPU read @0x28a
6064155 [L1] Cache miss: addr = 28a
6064235 [L2] Cache miss: addr = 28a
6065125 [MEM] Mem hit: addr = 0af, data = a0
6065135 [L2] Cache Allocate: addr = 28a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6065145 [L1] Cache Allocate: addr = 28a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6065145 [L1] Cache hit from L2: addr = 28a, data = aa
6065145 [TEST] CPU read @0x41a
6065155 [L1] Cache miss: addr = 41a
6065235 [L2] Cache miss: addr = 41a
6066125 [MEM] Mem hit: addr = 28a, data = 80
6066135 [L2] Cache Allocate: addr = 41a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6066145 [L1] Cache Allocate: addr = 41a data = 9f9e9d9c9b9a99989796959493929190
6066145 [L1] Cache hit from L2: addr = 41a, data = 9a
6066145 [TEST] CPU read @0x588
6066155 [L1] Cache miss: addr = 588
6066235 [L2] Cache miss: addr = 588
6067125 [MEM] Mem hit: addr = 41a, data = 00
6067135 [L2] Cache Allocate: addr = 588 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6067145 [L1] Cache Allocate: addr = 588 data = 0f0e0d0c0b0a09080706050403020100
6067145 [L1] Cache hit from L2: addr = 588, data = 08
6067145 [TEST] CPU read @0x32d
6067155 [L1] Cache miss: addr = 32d
6067235 [L2] Cache miss: addr = 32d
6068125 [MEM] Mem hit: addr = 588, data = 80
6068135 [L2] Cache Allocate: addr = 32d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6068145 [L1] Cache Allocate: addr = 32d data = 8f8e8d8c8b8a89888786858483828180
6068145 [L1] Cache hit from L2: addr = 32d, data = 8d
6068145 [TEST] CPU read @0x104
6068155 [L1] Cache miss: addr = 104
6068235 [L2] Cache miss: addr = 104
6069125 [MEM] Mem hit: addr = 32d, data = 20
6069135 [L2] Cache Allocate: addr = 104 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6069145 [L1] Cache Allocate: addr = 104 data = 2f2e2d2c2b2a29282726252423222120
6069145 [L1] Cache hit from L2: addr = 104, data = 24
6069145 [TEST] CPU read @0x796
6069155 [L1] Cache miss: addr = 796
6069235 [L2] Cache miss: addr = 796
6070125 [MEM] Mem hit: addr = 104, data = 00
6070135 [L2] Cache Allocate: addr = 796 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6070145 [L1] Cache Allocate: addr = 796 data = 1f1e1d1c1b1a19181716151413121110
6070145 [L1] Cache hit from L2: addr = 796, data = 16
6070145 [TEST] CPU read @0x65f
6070155 [L1] Cache miss: addr = 65f
6070235 [L2] Cache miss: addr = 65f
6071125 [MEM] Mem hit: addr = 796, data = 80
6071135 [L2] Cache Allocate: addr = 65f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6071145 [L1] Cache Allocate: addr = 65f data = 9f9e9d9c9b9a99989796959493929190
6071145 [L1] Cache hit from L2: addr = 65f, data = 9f
6071145 [TEST] CPU read @0x366
6071155 [L1] Cache hit: addr = 366, data = c6
6071165 [TEST] CPU read @0x59b
6071175 [L1] Cache miss: addr = 59b
6071235 [L2] Cache miss: addr = 59b
6072125 [MEM] Mem hit: addr = 65f, data = 40
6072135 [L2] Cache Allocate: addr = 59b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6072145 [L1] Cache Allocate: addr = 59b data = 5f5e5d5c5b5a59585756555453525150
6072145 [L1] Cache hit from L2: addr = 59b, data = 5b
6072145 [TEST] CPU read @0x659
6072155 [L1] Cache miss: addr = 659
6072235 [L2] Cache miss: addr = 659
6073125 [MEM] Mem hit: addr = 59b, data = 80
6073135 [L2] Cache Allocate: addr = 659 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6073145 [L1] Cache Allocate: addr = 659 data = 9f9e9d9c9b9a99989796959493929190
6073145 [L1] Cache hit from L2: addr = 659, data = 99
6073145 [TEST] CPU read @0x57a
6073155 [L1] Cache miss: addr = 57a
6073235 [L2] Cache miss: addr = 57a
6074125 [MEM] Mem hit: addr = 659, data = 40
6074135 [L2] Cache Allocate: addr = 57a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6074145 [L1] Cache Allocate: addr = 57a data = 5f5e5d5c5b5a59585756555453525150
6074145 [L1] Cache hit from L2: addr = 57a, data = 5a
6074145 [TEST] CPU read @0x118
6074155 [L1] Cache miss: addr = 118
6074235 [L2] Cache miss: addr = 118
6075125 [MEM] Mem hit: addr = 57a, data = 60
6075135 [L2] Cache Allocate: addr = 118 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6075145 [L1] Cache Allocate: addr = 118 data = 7f7e7d7c7b7a79787776757473727170
6075145 [L1] Cache hit from L2: addr = 118, data = 78
6075145 [TEST] CPU read @0x665
6075155 [L1] Cache miss: addr = 665
6075235 [L2] Cache miss: addr = 665
6076125 [MEM] Mem hit: addr = 118, data = 00
6076135 [L2] Cache Allocate: addr = 665 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6076145 [L1] Cache Allocate: addr = 665 data = 0f0e0d0c0b0a09080706050403020100
6076145 [L1] Cache hit from L2: addr = 665, data = 05
6076145 [TEST] CPU read @0x1b4
6076155 [L1] Cache miss: addr = 1b4
6076235 [L2] Cache miss: addr = 1b4
6077125 [MEM] Mem hit: addr = 665, data = 60
6077135 [L2] Cache Allocate: addr = 1b4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6077145 [L1] Cache Allocate: addr = 1b4 data = 7f7e7d7c7b7a79787776757473727170
6077145 [L1] Cache hit from L2: addr = 1b4, data = 74
6077145 [TEST] CPU read @0x07a
6077155 [L1] Cache miss: addr = 07a
6077235 [L2] Cache miss: addr = 07a
6078125 [MEM] Mem hit: addr = 1b4, data = a0
6078135 [L2] Cache Allocate: addr = 07a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6078145 [L1] Cache Allocate: addr = 07a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6078145 [L1] Cache hit from L2: addr = 07a, data = ba
6078145 [TEST] CPU read @0x455
6078155 [L1] Cache miss: addr = 455
6078235 [L2] Cache miss: addr = 455
6079125 [MEM] Mem hit: addr = 07a, data = 60
6079135 [L2] Cache Allocate: addr = 455 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6079145 [L1] Cache Allocate: addr = 455 data = 7f7e7d7c7b7a79787776757473727170
6079145 [L1] Cache hit from L2: addr = 455, data = 75
6079145 [TEST] CPU read @0x716
6079155 [L1] Cache miss: addr = 716
6079235 [L2] Cache miss: addr = 716
6080125 [MEM] Mem hit: addr = 455, data = 40
6080135 [L2] Cache Allocate: addr = 716 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6080145 [L1] Cache Allocate: addr = 716 data = 5f5e5d5c5b5a59585756555453525150
6080145 [L1] Cache hit from L2: addr = 716, data = 56
6080145 [TEST] CPU read @0x147
6080155 [L1] Cache miss: addr = 147
6080235 [L2] Cache miss: addr = 147
6081125 [MEM] Mem hit: addr = 716, data = 00
6081135 [L2] Cache Allocate: addr = 147 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6081145 [L1] Cache Allocate: addr = 147 data = 0f0e0d0c0b0a09080706050403020100
6081145 [L1] Cache hit from L2: addr = 147, data = 07
6081145 [TEST] CPU read @0x7ac
6081155 [L1] Cache miss: addr = 7ac
6081235 [L2] Cache miss: addr = 7ac
6082125 [MEM] Mem hit: addr = 147, data = 40
6082135 [L2] Cache Allocate: addr = 7ac data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6082145 [L1] Cache Allocate: addr = 7ac data = 4f4e4d4c4b4a49484746454443424140
6082145 [L1] Cache hit from L2: addr = 7ac, data = 4c
6082145 [TEST] CPU read @0x76b
6082155 [L1] Cache miss: addr = 76b
6082235 [L2] Cache miss: addr = 76b
6083125 [MEM] Mem hit: addr = 7ac, data = a0
6083135 [L2] Cache Allocate: addr = 76b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6083145 [L1] Cache Allocate: addr = 76b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6083145 [L1] Cache hit from L2: addr = 76b, data = ab
6083145 [TEST] CPU read @0x061
6083155 [L1] Cache miss: addr = 061
6083235 [L2] Cache miss: addr = 061
6084125 [MEM] Mem hit: addr = 76b, data = 60
6084135 [L2] Cache Allocate: addr = 061 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6084145 [L1] Cache Allocate: addr = 061 data = 6f6e6d6c6b6a69686766656463626160
6084145 [L1] Cache hit from L2: addr = 061, data = 61
6084145 [TEST] CPU read @0x14a
6084155 [L1] Cache miss: addr = 14a
6084235 [L2] Cache hit: addr = 14a, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6084245 [L1] Cache Allocate: addr = 14a data = 0f0e0d0c0b0a09080706050403020100
6084245 [L1] Cache hit from L2: addr = 14a, data = 0a
6084245 [TEST] CPU read @0x513
6084255 [L1] Cache miss: addr = 513
6084335 [L2] Cache miss: addr = 513
6085125 [MEM] Mem hit: addr = 061, data = 60
6085135 [L2] Cache Allocate: addr = 513 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6085145 [L1] Cache Allocate: addr = 513 data = 7f7e7d7c7b7a79787776757473727170
6085145 [L1] Cache hit from L2: addr = 513, data = 73
6085145 [TEST] CPU read @0x67f
6085155 [L1] Cache miss: addr = 67f
6085235 [L2] Cache miss: addr = 67f
6086125 [MEM] Mem hit: addr = 513, data = 00
6086135 [L2] Cache Allocate: addr = 67f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6086145 [L1] Cache Allocate: addr = 67f data = 1f1e1d1c1b1a19181716151413121110
6086145 [L1] Cache hit from L2: addr = 67f, data = 1f
6086145 [TEST] CPU read @0x66d
6086155 [L1] Cache miss: addr = 66d
6086235 [L2] Cache hit: addr = 66d, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6086245 [L1] Cache Allocate: addr = 66d data = 0f0e0d0c0b0a09080706050403020100
6086245 [L1] Cache hit from L2: addr = 66d, data = 0d
6086245 [TEST] CPU read @0x105
6086255 [L1] Cache miss: addr = 105
6086335 [L2] Cache miss: addr = 105
6087125 [MEM] Mem hit: addr = 67f, data = 60
6087135 [L2] Cache Allocate: addr = 105 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6087145 [L1] Cache Allocate: addr = 105 data = 6f6e6d6c6b6a69686766656463626160
6087145 [L1] Cache hit from L2: addr = 105, data = 65
6087145 [TEST] CPU read @0x6f2
6087155 [L1] Cache miss: addr = 6f2
6087235 [L2] Cache miss: addr = 6f2
6088125 [MEM] Mem hit: addr = 105, data = 00
6088135 [L2] Cache Allocate: addr = 6f2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6088145 [L1] Cache Allocate: addr = 6f2 data = 1f1e1d1c1b1a19181716151413121110
6088145 [L1] Cache hit from L2: addr = 6f2, data = 12
6088145 [TEST] CPU read @0x28c
6088155 [L1] Cache miss: addr = 28c
6088235 [L2] Cache miss: addr = 28c
6089125 [MEM] Mem hit: addr = 6f2, data = e0
6089135 [L2] Cache Allocate: addr = 28c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6089145 [L1] Cache Allocate: addr = 28c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6089145 [L1] Cache hit from L2: addr = 28c, data = ec
6089145 [TEST] CPU read @0x4a5
6089155 [L1] Cache miss: addr = 4a5
6089235 [L2] Cache miss: addr = 4a5
6090125 [MEM] Mem hit: addr = 28c, data = 80
6090135 [L2] Cache Allocate: addr = 4a5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6090145 [L1] Cache Allocate: addr = 4a5 data = 8f8e8d8c8b8a89888786858483828180
6090145 [L1] Cache hit from L2: addr = 4a5, data = 85
6090145 [TEST] CPU read @0x1c9
6090155 [L1] Cache miss: addr = 1c9
6090235 [L2] Cache miss: addr = 1c9
6091125 [MEM] Mem hit: addr = 4a5, data = a0
6091135 [L2] Cache Allocate: addr = 1c9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6091145 [L1] Cache Allocate: addr = 1c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6091145 [L1] Cache hit from L2: addr = 1c9, data = a9
6091145 [TEST] CPU read @0x5fc
6091155 [L1] Cache miss: addr = 5fc
6091235 [L2] Cache miss: addr = 5fc
6092125 [MEM] Mem hit: addr = 1c9, data = c0
6092135 [L2] Cache Allocate: addr = 5fc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6092145 [L1] Cache Allocate: addr = 5fc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6092145 [L1] Cache hit from L2: addr = 5fc, data = dc
6092145 [TEST] CPU read @0x707
6092155 [L1] Cache miss: addr = 707
6092235 [L2] Cache miss: addr = 707
6093125 [MEM] Mem hit: addr = 5fc, data = e0
6093135 [L2] Cache Allocate: addr = 707 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6093145 [L1] Cache Allocate: addr = 707 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6093145 [L1] Cache hit from L2: addr = 707, data = e7
6093145 [TEST] CPU read @0x6c2
6093155 [L1] Cache miss: addr = 6c2
6093235 [L2] Cache hit: addr = 6c2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6093245 [L1] Cache Allocate: addr = 6c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6093245 [L1] Cache hit from L2: addr = 6c2, data = a2
6093245 [TEST] CPU read @0x687
6093255 [L1] Cache miss: addr = 687
6093335 [L2] Cache miss: addr = 687
6094125 [MEM] Mem hit: addr = 707, data = 00
6094135 [L2] Cache Allocate: addr = 687 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6094145 [L1] Cache Allocate: addr = 687 data = 0f0e0d0c0b0a09080706050403020100
6094145 [L1] Cache hit from L2: addr = 687, data = 07
6094145 [TEST] CPU read @0x6b2
6094155 [L1] Cache miss: addr = 6b2
6094235 [L2] Cache miss: addr = 6b2
6095125 [MEM] Mem hit: addr = 687, data = 80
6095135 [L2] Cache Allocate: addr = 6b2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6095145 [L1] Cache Allocate: addr = 6b2 data = 9f9e9d9c9b9a99989796959493929190
6095145 [L1] Cache hit from L2: addr = 6b2, data = 92
6095145 [TEST] CPU read @0x6d5
6095155 [L1] Cache hit: addr = 6d5, data = b5
6095165 [TEST] CPU read @0x26c
6095175 [L1] Cache miss: addr = 26c
6095235 [L2] Cache miss: addr = 26c
6096125 [MEM] Mem hit: addr = 6b2, data = a0
6096135 [L2] Cache Allocate: addr = 26c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6096145 [L1] Cache Allocate: addr = 26c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6096145 [L1] Cache hit from L2: addr = 26c, data = ac
6096145 [TEST] CPU read @0x758
6096155 [L1] Cache miss: addr = 758
6096235 [L2] Cache miss: addr = 758
6097125 [MEM] Mem hit: addr = 26c, data = 60
6097135 [L2] Cache Allocate: addr = 758 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6097145 [L1] Cache Allocate: addr = 758 data = 7f7e7d7c7b7a79787776757473727170
6097145 [L1] Cache hit from L2: addr = 758, data = 78
6097145 [TEST] CPU read @0x115
6097155 [L1] Cache miss: addr = 115
6097235 [L2] Cache miss: addr = 115
6098125 [MEM] Mem hit: addr = 758, data = 40
6098135 [L2] Cache Allocate: addr = 115 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6098145 [L1] Cache Allocate: addr = 115 data = 5f5e5d5c5b5a59585756555453525150
6098145 [L1] Cache hit from L2: addr = 115, data = 55
6098145 [TEST] CPU read @0x4d3
6098155 [L1] Cache miss: addr = 4d3
6098235 [L2] Cache hit: addr = 4d3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6098245 [L1] Cache Allocate: addr = 4d3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6098245 [L1] Cache hit from L2: addr = 4d3, data = e3
6098245 [TEST] CPU read @0x43c
6098255 [L1] Cache miss: addr = 43c
6098335 [L2] Cache miss: addr = 43c
6099125 [MEM] Mem hit: addr = 115, data = 00
6099135 [L2] Cache Allocate: addr = 43c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6099145 [L1] Cache Allocate: addr = 43c data = 1f1e1d1c1b1a19181716151413121110
6099145 [L1] Cache hit from L2: addr = 43c, data = 1c
6099145 [TEST] CPU read @0x410
6099155 [L1] Cache miss: addr = 410
6099235 [L2] Cache miss: addr = 410
6100125 [MEM] Mem hit: addr = 43c, data = 20
6100135 [L2] Cache Allocate: addr = 410 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6100145 [L1] Cache Allocate: addr = 410 data = 3f3e3d3c3b3a39383736353433323130
6100145 [L1] Cache hit from L2: addr = 410, data = 30
6100145 [TEST] CPU read @0x337
6100155 [L1] Cache miss: addr = 337
6100235 [L2] Cache miss: addr = 337
6101125 [MEM] Mem hit: addr = 410, data = 00
6101135 [L2] Cache Allocate: addr = 337 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6101145 [L1] Cache Allocate: addr = 337 data = 1f1e1d1c1b1a19181716151413121110
6101145 [L1] Cache hit from L2: addr = 337, data = 17
6101145 [TEST] CPU read @0x1a5
6101155 [L1] Cache miss: addr = 1a5
6101235 [L2] Cache miss: addr = 1a5
6102125 [MEM] Mem hit: addr = 337, data = 20
6102135 [L2] Cache Allocate: addr = 1a5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6102145 [L1] Cache Allocate: addr = 1a5 data = 2f2e2d2c2b2a29282726252423222120
6102145 [L1] Cache hit from L2: addr = 1a5, data = 25
6102145 [TEST] CPU read @0x486
6102155 [L1] Cache hit: addr = 486, data = 26
6102165 [TEST] CPU read @0x239
6102175 [L1] Cache miss: addr = 239
6102235 [L2] Cache hit: addr = 239, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6102245 [L1] Cache Allocate: addr = 239 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6102245 [L1] Cache hit from L2: addr = 239, data = e9
6102245 [TEST] CPU read @0x6cc
6102255 [L1] Cache miss: addr = 6cc
6102335 [L2] Cache hit: addr = 6cc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6102345 [L1] Cache Allocate: addr = 6cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6102345 [L1] Cache hit from L2: addr = 6cc, data = ac
6102345 [TEST] CPU read @0x208
6102355 [L1] Cache miss: addr = 208
6102435 [L2] Cache miss: addr = 208
6103125 [MEM] Mem hit: addr = 1a5, data = a0
6103135 [L2] Cache Allocate: addr = 208 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6103145 [L1] Cache Allocate: addr = 208 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6103145 [L1] Cache hit from L2: addr = 208, data = a8
6103145 [TEST] CPU read @0x5ba
6103155 [L1] Cache hit: addr = 5ba, data = 9a
6103165 [TEST] CPU read @0x083
6103175 [L1] Cache miss: addr = 083
6103235 [L2] Cache miss: addr = 083
6104125 [MEM] Mem hit: addr = 208, data = 00
6104135 [L2] Cache Allocate: addr = 083 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6104145 [L1] Cache Allocate: addr = 083 data = 0f0e0d0c0b0a09080706050403020100
6104145 [L1] Cache hit from L2: addr = 083, data = 03
6104145 [TEST] CPU read @0x356
6104155 [L1] Cache miss: addr = 356
6104235 [L2] Cache miss: addr = 356
6105125 [MEM] Mem hit: addr = 083, data = 80
6105135 [L2] Cache Allocate: addr = 356 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6105145 [L1] Cache Allocate: addr = 356 data = 9f9e9d9c9b9a99989796959493929190
6105145 [L1] Cache hit from L2: addr = 356, data = 96
6105145 [TEST] CPU read @0x252
6105155 [L1] Cache miss: addr = 252
6105235 [L2] Cache hit: addr = 252, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6105245 [L1] Cache Allocate: addr = 252 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6105245 [L1] Cache hit from L2: addr = 252, data = e2
6105245 [TEST] CPU read @0x3b6
6105255 [L1] Cache miss: addr = 3b6
6105335 [L2] Cache miss: addr = 3b6
6106125 [MEM] Mem hit: addr = 356, data = 40
6106135 [L2] Cache Allocate: addr = 3b6 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6106145 [L1] Cache Allocate: addr = 3b6 data = 5f5e5d5c5b5a59585756555453525150
6106145 [L1] Cache hit from L2: addr = 3b6, data = 56
6106145 [TEST] CPU read @0x111
6106155 [L1] Cache miss: addr = 111
6106235 [L2] Cache miss: addr = 111
6107125 [MEM] Mem hit: addr = 3b6, data = a0
6107135 [L2] Cache Allocate: addr = 111 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6107145 [L1] Cache Allocate: addr = 111 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6107145 [L1] Cache hit from L2: addr = 111, data = b1
6107145 [TEST] CPU read @0x7f2
6107155 [L1] Cache miss: addr = 7f2
6107235 [L2] Cache miss: addr = 7f2
6108125 [MEM] Mem hit: addr = 111, data = 00
6108135 [L2] Cache Allocate: addr = 7f2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6108145 [L1] Cache Allocate: addr = 7f2 data = 1f1e1d1c1b1a19181716151413121110
6108145 [L1] Cache hit from L2: addr = 7f2, data = 12
6108145 [TEST] CPU read @0x16c
6108155 [L1] Cache miss: addr = 16c
6108235 [L2] Cache hit: addr = 16c, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6108245 [L1] Cache Allocate: addr = 16c data = 4f4e4d4c4b4a49484746454443424140
6108245 [L1] Cache hit from L2: addr = 16c, data = 4c
6108245 [TEST] CPU read @0x6e6
6108255 [L1] Cache miss: addr = 6e6
6108335 [L2] Cache miss: addr = 6e6
6109125 [MEM] Mem hit: addr = 7f2, data = e0
6109135 [L2] Cache Allocate: addr = 6e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6109145 [L1] Cache Allocate: addr = 6e6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6109145 [L1] Cache hit from L2: addr = 6e6, data = e6
6109145 [TEST] CPU read @0x5a0
6109155 [L1] Cache miss: addr = 5a0
6109235 [L2] Cache hit: addr = 5a0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6109245 [L1] Cache Allocate: addr = 5a0 data = 8f8e8d8c8b8a89888786858483828180
6109245 [L1] Cache hit from L2: addr = 5a0, data = 80
6109245 [TEST] CPU read @0x579
6109255 [L1] Cache miss: addr = 579
6109335 [L2] Cache miss: addr = 579
6110125 [MEM] Mem hit: addr = 6e6, data = e0
6110135 [L2] Cache Allocate: addr = 579 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6110145 [L1] Cache Allocate: addr = 579 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6110145 [L1] Cache hit from L2: addr = 579, data = f9
6110145 [TEST] CPU read @0x2f0
6110155 [L1] Cache miss: addr = 2f0
6110235 [L2] Cache hit: addr = 2f0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6110245 [L1] Cache Allocate: addr = 2f0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6110245 [L1] Cache hit from L2: addr = 2f0, data = c0
6110245 [TEST] CPU read @0x37b
6110255 [L1] Cache hit: addr = 37b, data = cb
6110265 [TEST] CPU read @0x20d
6110275 [L1] Cache miss: addr = 20d
6110335 [L2] Cache miss: addr = 20d
6111125 [MEM] Mem hit: addr = 579, data = 60
6111135 [L2] Cache Allocate: addr = 20d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6111145 [L1] Cache Allocate: addr = 20d data = 6f6e6d6c6b6a69686766656463626160
6111145 [L1] Cache hit from L2: addr = 20d, data = 6d
6111145 [TEST] CPU read @0x2f6
6111155 [L1] Cache hit: addr = 2f6, data = c6
6111165 [TEST] CPU read @0x5a3
6111175 [L1] Cache miss: addr = 5a3
6111235 [L2] Cache hit: addr = 5a3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6111245 [L1] Cache Allocate: addr = 5a3 data = 8f8e8d8c8b8a89888786858483828180
6111245 [L1] Cache hit from L2: addr = 5a3, data = 83
6111245 [TEST] CPU read @0x4aa
6111255 [L1] Cache miss: addr = 4aa
6111335 [L2] Cache miss: addr = 4aa
6112125 [MEM] Mem hit: addr = 20d, data = 00
6112135 [L2] Cache Allocate: addr = 4aa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6112145 [L1] Cache Allocate: addr = 4aa data = 0f0e0d0c0b0a09080706050403020100
6112145 [L1] Cache hit from L2: addr = 4aa, data = 0a
6112145 [TEST] CPU read @0x717
6112155 [L1] Cache miss: addr = 717
6112235 [L2] Cache miss: addr = 717
6113125 [MEM] Mem hit: addr = 4aa, data = a0
6113135 [L2] Cache Allocate: addr = 717 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6113145 [L1] Cache Allocate: addr = 717 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6113145 [L1] Cache hit from L2: addr = 717, data = b7
6113145 [TEST] CPU read @0x210
6113155 [L1] Cache miss: addr = 210
6113235 [L2] Cache miss: addr = 210
6114125 [MEM] Mem hit: addr = 717, data = 00
6114135 [L2] Cache Allocate: addr = 210 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6114145 [L1] Cache Allocate: addr = 210 data = 1f1e1d1c1b1a19181716151413121110
6114145 [L1] Cache hit from L2: addr = 210, data = 10
6114145 [TEST] CPU read @0x30a
6114155 [L1] Cache miss: addr = 30a
6114235 [L2] Cache miss: addr = 30a
6115125 [MEM] Mem hit: addr = 210, data = 00
6115135 [L2] Cache Allocate: addr = 30a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6115145 [L1] Cache Allocate: addr = 30a data = 0f0e0d0c0b0a09080706050403020100
6115145 [L1] Cache hit from L2: addr = 30a, data = 0a
6115145 [TEST] CPU read @0x72d
6115155 [L1] Cache miss: addr = 72d
6115235 [L2] Cache miss: addr = 72d
6116125 [MEM] Mem hit: addr = 30a, data = 00
6116135 [L2] Cache Allocate: addr = 72d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6116145 [L1] Cache Allocate: addr = 72d data = 0f0e0d0c0b0a09080706050403020100
6116145 [L1] Cache hit from L2: addr = 72d, data = 0d
6116145 [TEST] CPU read @0x4ef
6116155 [L1] Cache miss: addr = 4ef
6116235 [L2] Cache hit: addr = 4ef, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6116245 [L1] Cache Allocate: addr = 4ef data = 8f8e8d8c8b8a89888786858483828180
6116245 [L1] Cache hit from L2: addr = 4ef, data = 8f
6116245 [TEST] CPU read @0x088
6116255 [L1] Cache miss: addr = 088
6116335 [L2] Cache miss: addr = 088
6117125 [MEM] Mem hit: addr = 72d, data = 20
6117135 [L2] Cache Allocate: addr = 088 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6117145 [L1] Cache Allocate: addr = 088 data = 2f2e2d2c2b2a29282726252423222120
6117145 [L1] Cache hit from L2: addr = 088, data = 28
6117145 [TEST] CPU read @0x64e
6117155 [L1] Cache miss: addr = 64e
6117235 [L2] Cache miss: addr = 64e
6118125 [MEM] Mem hit: addr = 088, data = 80
6118135 [L2] Cache Allocate: addr = 64e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6118145 [L1] Cache Allocate: addr = 64e data = 8f8e8d8c8b8a89888786858483828180
6118145 [L1] Cache hit from L2: addr = 64e, data = 8e
6118145 [TEST] CPU read @0x5fe
6118155 [L1] Cache miss: addr = 5fe
6118235 [L2] Cache miss: addr = 5fe
6119125 [MEM] Mem hit: addr = 64e, data = 40
6119135 [L2] Cache Allocate: addr = 5fe data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6119145 [L1] Cache Allocate: addr = 5fe data = 5f5e5d5c5b5a59585756555453525150
6119145 [L1] Cache hit from L2: addr = 5fe, data = 5e
6119145 [TEST] CPU read @0x080
6119155 [L1] Cache miss: addr = 080
6119235 [L2] Cache miss: addr = 080
6120125 [MEM] Mem hit: addr = 5fe, data = e0
6120135 [L2] Cache Allocate: addr = 080 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6120145 [L1] Cache Allocate: addr = 080 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6120145 [L1] Cache hit from L2: addr = 080, data = e0
6120145 [TEST] CPU read @0x355
6120155 [L1] Cache miss: addr = 355
6120235 [L2] Cache miss: addr = 355
6121125 [MEM] Mem hit: addr = 080, data = 80
6121135 [L2] Cache Allocate: addr = 355 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6121145 [L1] Cache Allocate: addr = 355 data = 9f9e9d9c9b9a99989796959493929190
6121145 [L1] Cache hit from L2: addr = 355, data = 95
6121145 [TEST] CPU read @0x028
6121155 [L1] Cache miss: addr = 028
6121235 [L2] Cache miss: addr = 028
6122125 [MEM] Mem hit: addr = 355, data = 40
6122135 [L2] Cache Allocate: addr = 028 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6122145 [L1] Cache Allocate: addr = 028 data = 4f4e4d4c4b4a49484746454443424140
6122145 [L1] Cache hit from L2: addr = 028, data = 48
6122145 [TEST] CPU read @0x583
6122155 [L1] Cache miss: addr = 583
6122235 [L2] Cache miss: addr = 583
6123125 [MEM] Mem hit: addr = 028, data = 20
6123135 [L2] Cache Allocate: addr = 583 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6123145 [L1] Cache Allocate: addr = 583 data = 2f2e2d2c2b2a29282726252423222120
6123145 [L1] Cache hit from L2: addr = 583, data = 23
6123145 [TEST] CPU read @0x7ec
6123155 [L1] Cache miss: addr = 7ec
6123235 [L2] Cache miss: addr = 7ec
6124125 [MEM] Mem hit: addr = 583, data = 80
6124135 [L2] Cache Allocate: addr = 7ec data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6124145 [L1] Cache Allocate: addr = 7ec data = 8f8e8d8c8b8a89888786858483828180
6124145 [L1] Cache hit from L2: addr = 7ec, data = 8c
6124145 [TEST] CPU read @0x389
6124155 [L1] Cache miss: addr = 389
6124235 [L2] Cache miss: addr = 389
6125125 [MEM] Mem hit: addr = 7ec, data = e0
6125135 [L2] Cache Allocate: addr = 389 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6125145 [L1] Cache Allocate: addr = 389 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6125145 [L1] Cache hit from L2: addr = 389, data = e9
6125145 [TEST] CPU read @0x10b
6125155 [L1] Cache miss: addr = 10b
6125235 [L2] Cache miss: addr = 10b
6126125 [MEM] Mem hit: addr = 389, data = 80
6126135 [L2] Cache Allocate: addr = 10b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6126145 [L1] Cache Allocate: addr = 10b data = 8f8e8d8c8b8a89888786858483828180
6126145 [L1] Cache hit from L2: addr = 10b, data = 8b
6126145 [TEST] CPU read @0x121
6126155 [L1] Cache miss: addr = 121
6126235 [L2] Cache miss: addr = 121
6127125 [MEM] Mem hit: addr = 10b, data = 00
6127135 [L2] Cache Allocate: addr = 121 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6127145 [L1] Cache Allocate: addr = 121 data = 0f0e0d0c0b0a09080706050403020100
6127145 [L1] Cache hit from L2: addr = 121, data = 01
6127145 [TEST] CPU read @0x232
6127155 [L1] Cache miss: addr = 232
6127235 [L2] Cache hit: addr = 232, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6127245 [L1] Cache Allocate: addr = 232 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6127245 [L1] Cache hit from L2: addr = 232, data = e2
6127245 [TEST] CPU read @0x67a
6127255 [L1] Cache miss: addr = 67a
6127335 [L2] Cache miss: addr = 67a
6128125 [MEM] Mem hit: addr = 121, data = 20
6128135 [L2] Cache Allocate: addr = 67a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6128145 [L1] Cache Allocate: addr = 67a data = 3f3e3d3c3b3a39383736353433323130
6128145 [L1] Cache hit from L2: addr = 67a, data = 3a
6128145 [TEST] CPU read @0x645
6128155 [L1] Cache miss: addr = 645
6128235 [L2] Cache miss: addr = 645
6129125 [MEM] Mem hit: addr = 67a, data = 60
6129135 [L2] Cache Allocate: addr = 645 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6129145 [L1] Cache Allocate: addr = 645 data = 6f6e6d6c6b6a69686766656463626160
6129145 [L1] Cache hit from L2: addr = 645, data = 65
6129145 [TEST] CPU read @0x476
6129155 [L1] Cache miss: addr = 476
6129235 [L2] Cache miss: addr = 476
6130125 [MEM] Mem hit: addr = 645, data = 40
6130135 [L2] Cache Allocate: addr = 476 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6130145 [L1] Cache Allocate: addr = 476 data = 5f5e5d5c5b5a59585756555453525150
6130145 [L1] Cache hit from L2: addr = 476, data = 56
6130145 [TEST] CPU read @0x77a
6130155 [L1] Cache miss: addr = 77a
6130235 [L2] Cache miss: addr = 77a
6131125 [MEM] Mem hit: addr = 476, data = 60
6131135 [L2] Cache Allocate: addr = 77a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6131145 [L1] Cache Allocate: addr = 77a data = 7f7e7d7c7b7a79787776757473727170
6131145 [L1] Cache hit from L2: addr = 77a, data = 7a
6131145 [TEST] CPU read @0x06e
6131155 [L1] Cache miss: addr = 06e
6131235 [L2] Cache miss: addr = 06e
6132125 [MEM] Mem hit: addr = 77a, data = 60
6132135 [L2] Cache Allocate: addr = 06e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6132145 [L1] Cache Allocate: addr = 06e data = 6f6e6d6c6b6a69686766656463626160
6132145 [L1] Cache hit from L2: addr = 06e, data = 6e
6132145 [TEST] CPU read @0x253
6132155 [L1] Cache miss: addr = 253
6132235 [L2] Cache hit: addr = 253, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6132245 [L1] Cache Allocate: addr = 253 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6132245 [L1] Cache hit from L2: addr = 253, data = e3
6132245 [TEST] CPU read @0x727
6132255 [L1] Cache miss: addr = 727
6132335 [L2] Cache miss: addr = 727
6133125 [MEM] Mem hit: addr = 06e, data = 60
6133135 [L2] Cache Allocate: addr = 727 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6133145 [L1] Cache Allocate: addr = 727 data = 6f6e6d6c6b6a69686766656463626160
6133145 [L1] Cache hit from L2: addr = 727, data = 67
6133145 [TEST] CPU read @0x0fc
6133155 [L1] Cache miss: addr = 0fc
6133235 [L2] Cache miss: addr = 0fc
6134125 [MEM] Mem hit: addr = 727, data = 20
6134135 [L2] Cache Allocate: addr = 0fc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6134145 [L1] Cache Allocate: addr = 0fc data = 3f3e3d3c3b3a39383736353433323130
6134145 [L1] Cache hit from L2: addr = 0fc, data = 3c
6134145 [TEST] CPU read @0x435
6134155 [L1] Cache miss: addr = 435
6134235 [L2] Cache miss: addr = 435
6135125 [MEM] Mem hit: addr = 0fc, data = e0
6135135 [L2] Cache Allocate: addr = 435 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6135145 [L1] Cache Allocate: addr = 435 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6135145 [L1] Cache hit from L2: addr = 435, data = f5
6135145 [TEST] CPU read @0x218
6135155 [L1] Cache miss: addr = 218
6135235 [L2] Cache miss: addr = 218
6136125 [MEM] Mem hit: addr = 435, data = 20
6136135 [L2] Cache Allocate: addr = 218 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6136145 [L1] Cache Allocate: addr = 218 data = 3f3e3d3c3b3a39383736353433323130
6136145 [L1] Cache hit from L2: addr = 218, data = 38
6136145 [TEST] CPU read @0x183
6136155 [L1] Cache miss: addr = 183
6136235 [L2] Cache miss: addr = 183
6137125 [MEM] Mem hit: addr = 218, data = 00
6137135 [L2] Cache Allocate: addr = 183 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6137145 [L1] Cache Allocate: addr = 183 data = 0f0e0d0c0b0a09080706050403020100
6137145 [L1] Cache hit from L2: addr = 183, data = 03
6137145 [TEST] CPU read @0x6f6
6137155 [L1] Cache miss: addr = 6f6
6137235 [L2] Cache miss: addr = 6f6
6138125 [MEM] Mem hit: addr = 183, data = 80
6138135 [L2] Cache Allocate: addr = 6f6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6138145 [L1] Cache Allocate: addr = 6f6 data = 9f9e9d9c9b9a99989796959493929190
6138145 [L1] Cache hit from L2: addr = 6f6, data = 96
6138145 [TEST] CPU read @0x1f8
6138155 [L1] Cache miss: addr = 1f8
6138235 [L2] Cache miss: addr = 1f8
6139125 [MEM] Mem hit: addr = 6f6, data = e0
6139135 [L2] Cache Allocate: addr = 1f8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6139145 [L1] Cache Allocate: addr = 1f8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6139145 [L1] Cache hit from L2: addr = 1f8, data = f8
6139145 [TEST] CPU read @0x239
6139155 [L1] Cache miss: addr = 239
6139235 [L2] Cache hit: addr = 239, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6139245 [L1] Cache Allocate: addr = 239 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6139245 [L1] Cache hit from L2: addr = 239, data = e9
6139245 [TEST] CPU read @0x1ef
6139255 [L1] Cache miss: addr = 1ef
6139335 [L2] Cache hit: addr = 1ef, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6139345 [L1] Cache Allocate: addr = 1ef data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6139345 [L1] Cache hit from L2: addr = 1ef, data = ef
6139345 [TEST] CPU read @0x0b7
6139355 [L1] Cache miss: addr = 0b7
6139435 [L2] Cache miss: addr = 0b7
6140125 [MEM] Mem hit: addr = 1f8, data = e0
6140135 [L2] Cache Allocate: addr = 0b7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6140145 [L1] Cache Allocate: addr = 0b7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6140145 [L1] Cache hit from L2: addr = 0b7, data = f7
6140145 [TEST] CPU read @0x6a8
6140155 [L1] Cache miss: addr = 6a8
6140235 [L2] Cache miss: addr = 6a8
6141125 [MEM] Mem hit: addr = 0b7, data = a0
6141135 [L2] Cache Allocate: addr = 6a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6141145 [L1] Cache Allocate: addr = 6a8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6141145 [L1] Cache hit from L2: addr = 6a8, data = a8
6141145 [TEST] CPU read @0x74a
6141155 [L1] Cache miss: addr = 74a
6141235 [L2] Cache miss: addr = 74a
6142125 [MEM] Mem hit: addr = 6a8, data = a0
6142135 [L2] Cache Allocate: addr = 74a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6142145 [L1] Cache Allocate: addr = 74a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6142145 [L1] Cache hit from L2: addr = 74a, data = aa
6142145 [TEST] CPU read @0x050
6142155 [L1] Cache miss: addr = 050
6142235 [L2] Cache miss: addr = 050
6143125 [MEM] Mem hit: addr = 74a, data = 40
6143135 [L2] Cache Allocate: addr = 050 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6143145 [L1] Cache Allocate: addr = 050 data = 5f5e5d5c5b5a59585756555453525150
6143145 [L1] Cache hit from L2: addr = 050, data = 50
6143145 [TEST] CPU read @0x426
6143155 [L1] Cache miss: addr = 426
6143235 [L2] Cache miss: addr = 426
6144125 [MEM] Mem hit: addr = 050, data = 40
6144135 [L2] Cache Allocate: addr = 426 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6144145 [L1] Cache Allocate: addr = 426 data = 4f4e4d4c4b4a49484746454443424140
6144145 [L1] Cache hit from L2: addr = 426, data = 46
6144145 [TEST] CPU read @0x34f
6144155 [L1] Cache miss: addr = 34f
6144235 [L2] Cache miss: addr = 34f
6145125 [MEM] Mem hit: addr = 426, data = 20
6145135 [L2] Cache Allocate: addr = 34f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6145145 [L1] Cache Allocate: addr = 34f data = 2f2e2d2c2b2a29282726252423222120
6145145 [L1] Cache hit from L2: addr = 34f, data = 2f
6145145 [TEST] CPU read @0x10c
6145155 [L1] Cache miss: addr = 10c
6145235 [L2] Cache miss: addr = 10c
6146125 [MEM] Mem hit: addr = 34f, data = 40
6146135 [L2] Cache Allocate: addr = 10c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6146145 [L1] Cache Allocate: addr = 10c data = 4f4e4d4c4b4a49484746454443424140
6146145 [L1] Cache hit from L2: addr = 10c, data = 4c
6146145 [TEST] CPU read @0x475
6146155 [L1] Cache miss: addr = 475
6146235 [L2] Cache miss: addr = 475
6147125 [MEM] Mem hit: addr = 10c, data = 00
6147135 [L2] Cache Allocate: addr = 475 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6147145 [L1] Cache Allocate: addr = 475 data = 1f1e1d1c1b1a19181716151413121110
6147145 [L1] Cache hit from L2: addr = 475, data = 15
6147145 [TEST] CPU read @0x7c4
6147155 [L1] Cache miss: addr = 7c4
6147235 [L2] Cache hit: addr = 7c4, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6147245 [L1] Cache Allocate: addr = 7c4 data = 4f4e4d4c4b4a49484746454443424140
6147245 [L1] Cache hit from L2: addr = 7c4, data = 44
6147245 [TEST] CPU read @0x2b0
6147255 [L1] Cache miss: addr = 2b0
6147335 [L2] Cache miss: addr = 2b0
6148125 [MEM] Mem hit: addr = 475, data = 60
6148135 [L2] Cache Allocate: addr = 2b0 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6148145 [L1] Cache Allocate: addr = 2b0 data = 7f7e7d7c7b7a79787776757473727170
6148145 [L1] Cache hit from L2: addr = 2b0, data = 70
6148145 [TEST] CPU read @0x07c
6148155 [L1] Cache miss: addr = 07c
6148235 [L2] Cache miss: addr = 07c
6149125 [MEM] Mem hit: addr = 2b0, data = a0
6149135 [L2] Cache Allocate: addr = 07c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6149145 [L1] Cache Allocate: addr = 07c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6149145 [L1] Cache hit from L2: addr = 07c, data = bc
6149145 [TEST] CPU read @0x3ac
6149155 [L1] Cache miss: addr = 3ac
6149235 [L2] Cache miss: addr = 3ac
6150125 [MEM] Mem hit: addr = 07c, data = 60
6150135 [L2] Cache Allocate: addr = 3ac data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6150145 [L1] Cache Allocate: addr = 3ac data = 6f6e6d6c6b6a69686766656463626160
6150145 [L1] Cache hit from L2: addr = 3ac, data = 6c
6150145 [TEST] CPU read @0x1a7
6150155 [L1] Cache miss: addr = 1a7
6150235 [L2] Cache miss: addr = 1a7
6151125 [MEM] Mem hit: addr = 3ac, data = a0
6151135 [L2] Cache Allocate: addr = 1a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6151145 [L1] Cache Allocate: addr = 1a7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6151145 [L1] Cache hit from L2: addr = 1a7, data = a7
6151145 [TEST] CPU read @0x17d
6151155 [L1] Cache miss: addr = 17d
6151235 [L2] Cache hit: addr = 17d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6151245 [L1] Cache Allocate: addr = 17d data = 4f4e4d4c4b4a49484746454443424140
6151245 [L1] Cache hit from L2: addr = 17d, data = 4d
6151245 [TEST] CPU read @0x7d1
6151255 [L1] Cache miss: addr = 7d1
6151335 [L2] Cache hit: addr = 7d1, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6151345 [L1] Cache Allocate: addr = 7d1 data = 4f4e4d4c4b4a49484746454443424140
6151345 [L1] Cache hit from L2: addr = 7d1, data = 41
6151345 [TEST] CPU read @0x585
6151355 [L1] Cache miss: addr = 585
6151435 [L2] Cache miss: addr = 585
6152125 [MEM] Mem hit: addr = 1a7, data = a0
6152135 [L2] Cache Allocate: addr = 585 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6152145 [L1] Cache Allocate: addr = 585 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6152145 [L1] Cache hit from L2: addr = 585, data = a5
6152145 [TEST] CPU read @0x35c
6152155 [L1] Cache miss: addr = 35c
6152235 [L2] Cache miss: addr = 35c
6153125 [MEM] Mem hit: addr = 585, data = 80
6153135 [L2] Cache Allocate: addr = 35c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6153145 [L1] Cache Allocate: addr = 35c data = 9f9e9d9c9b9a99989796959493929190
6153145 [L1] Cache hit from L2: addr = 35c, data = 9c
6153145 [TEST] CPU read @0x28d
6153155 [L1] Cache miss: addr = 28d
6153235 [L2] Cache miss: addr = 28d
6154125 [MEM] Mem hit: addr = 35c, data = 40
6154135 [L2] Cache Allocate: addr = 28d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6154145 [L1] Cache Allocate: addr = 28d data = 4f4e4d4c4b4a49484746454443424140
6154145 [L1] Cache hit from L2: addr = 28d, data = 4d
6154145 [TEST] CPU read @0x33f
6154155 [L1] Cache miss: addr = 33f
6154235 [L2] Cache miss: addr = 33f
6155125 [MEM] Mem hit: addr = 28d, data = 80
6155135 [L2] Cache Allocate: addr = 33f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6155145 [L1] Cache Allocate: addr = 33f data = 9f9e9d9c9b9a99989796959493929190
6155145 [L1] Cache hit from L2: addr = 33f, data = 9f
6155145 [TEST] CPU read @0x6f5
6155155 [L1] Cache miss: addr = 6f5
6155235 [L2] Cache miss: addr = 6f5
6156125 [MEM] Mem hit: addr = 33f, data = 20
6156135 [L2] Cache Allocate: addr = 6f5 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6156145 [L1] Cache Allocate: addr = 6f5 data = 3f3e3d3c3b3a39383736353433323130
6156145 [L1] Cache hit from L2: addr = 6f5, data = 35
6156145 [TEST] CPU read @0x430
6156155 [L1] Cache miss: addr = 430
6156235 [L2] Cache miss: addr = 430
6157125 [MEM] Mem hit: addr = 6f5, data = e0
6157135 [L2] Cache Allocate: addr = 430 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6157145 [L1] Cache Allocate: addr = 430 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6157145 [L1] Cache hit from L2: addr = 430, data = f0
6157145 [TEST] CPU read @0x04b
6157155 [L1] Cache miss: addr = 04b
6157235 [L2] Cache miss: addr = 04b
6158125 [MEM] Mem hit: addr = 430, data = 20
6158135 [L2] Cache Allocate: addr = 04b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6158145 [L1] Cache Allocate: addr = 04b data = 2f2e2d2c2b2a29282726252423222120
6158145 [L1] Cache hit from L2: addr = 04b, data = 2b
6158145 [TEST] CPU read @0x4a4
6158155 [L1] Cache miss: addr = 4a4
6158235 [L2] Cache miss: addr = 4a4
6159125 [MEM] Mem hit: addr = 04b, data = 40
6159135 [L2] Cache Allocate: addr = 4a4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6159145 [L1] Cache Allocate: addr = 4a4 data = 4f4e4d4c4b4a49484746454443424140
6159145 [L1] Cache hit from L2: addr = 4a4, data = 44
6159145 [TEST] CPU read @0x6cf
6159155 [L1] Cache miss: addr = 6cf
6159235 [L2] Cache hit: addr = 6cf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6159245 [L1] Cache Allocate: addr = 6cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6159245 [L1] Cache hit from L2: addr = 6cf, data = af
6159245 [TEST] CPU read @0x6cd
6159255 [L1] Cache hit: addr = 6cd, data = ad
6159265 [TEST] CPU read @0x5ec
6159275 [L1] Cache miss: addr = 5ec
6159335 [L2] Cache miss: addr = 5ec
6160125 [MEM] Mem hit: addr = 4a4, data = a0
6160135 [L2] Cache Allocate: addr = 5ec data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6160145 [L1] Cache Allocate: addr = 5ec data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6160145 [L1] Cache hit from L2: addr = 5ec, data = ac
6160145 [TEST] CPU read @0x3dd
6160155 [L1] Cache miss: addr = 3dd
6160235 [L2] Cache miss: addr = 3dd
6161125 [MEM] Mem hit: addr = 5ec, data = e0
6161135 [L2] Cache Allocate: addr = 3dd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6161145 [L1] Cache Allocate: addr = 3dd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6161145 [L1] Cache hit from L2: addr = 3dd, data = fd
6161145 [TEST] CPU read @0x7d8
6161155 [L1] Cache miss: addr = 7d8
6161235 [L2] Cache hit: addr = 7d8, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6161245 [L1] Cache Allocate: addr = 7d8 data = 4f4e4d4c4b4a49484746454443424140
6161245 [L1] Cache hit from L2: addr = 7d8, data = 48
6161245 [TEST] CPU read @0x0b8
6161255 [L1] Cache miss: addr = 0b8
6161335 [L2] Cache miss: addr = 0b8
6162125 [MEM] Mem hit: addr = 3dd, data = c0
6162135 [L2] Cache Allocate: addr = 0b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6162145 [L1] Cache Allocate: addr = 0b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6162145 [L1] Cache hit from L2: addr = 0b8, data = d8
6162145 [TEST] CPU read @0x479
6162155 [L1] Cache miss: addr = 479
6162235 [L2] Cache miss: addr = 479
6163125 [MEM] Mem hit: addr = 0b8, data = a0
6163135 [L2] Cache Allocate: addr = 479 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6163145 [L1] Cache Allocate: addr = 479 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6163145 [L1] Cache hit from L2: addr = 479, data = b9
6163145 [TEST] CPU read @0x0f9
6163155 [L1] Cache miss: addr = 0f9
6163235 [L2] Cache miss: addr = 0f9
6164125 [MEM] Mem hit: addr = 479, data = 60
6164135 [L2] Cache Allocate: addr = 0f9 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6164145 [L1] Cache Allocate: addr = 0f9 data = 7f7e7d7c7b7a79787776757473727170
6164145 [L1] Cache hit from L2: addr = 0f9, data = 79
6164145 [TEST] CPU read @0x457
6164155 [L1] Cache miss: addr = 457
6164235 [L2] Cache miss: addr = 457
6165125 [MEM] Mem hit: addr = 0f9, data = e0
6165135 [L2] Cache Allocate: addr = 457 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6165145 [L1] Cache Allocate: addr = 457 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6165145 [L1] Cache hit from L2: addr = 457, data = f7
6165145 [TEST] CPU read @0x18c
6165155 [L1] Cache miss: addr = 18c
6165235 [L2] Cache miss: addr = 18c
6166125 [MEM] Mem hit: addr = 457, data = 40
6166135 [L2] Cache Allocate: addr = 18c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6166145 [L1] Cache Allocate: addr = 18c data = 4f4e4d4c4b4a49484746454443424140
6166145 [L1] Cache hit from L2: addr = 18c, data = 4c
6166145 [TEST] CPU read @0x158
6166155 [L1] Cache miss: addr = 158
6166235 [L2] Cache miss: addr = 158
6167125 [MEM] Mem hit: addr = 18c, data = 80
6167135 [L2] Cache Allocate: addr = 158 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6167145 [L1] Cache Allocate: addr = 158 data = 9f9e9d9c9b9a99989796959493929190
6167145 [L1] Cache hit from L2: addr = 158, data = 98
6167145 [TEST] CPU read @0x10a
6167155 [L1] Cache miss: addr = 10a
6167235 [L2] Cache miss: addr = 10a
6168125 [MEM] Mem hit: addr = 158, data = 40
6168135 [L2] Cache Allocate: addr = 10a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6168145 [L1] Cache Allocate: addr = 10a data = 4f4e4d4c4b4a49484746454443424140
6168145 [L1] Cache hit from L2: addr = 10a, data = 4a
6168145 [TEST] CPU read @0x277
6168155 [L1] Cache miss: addr = 277
6168235 [L2] Cache miss: addr = 277
6169125 [MEM] Mem hit: addr = 10a, data = 00
6169135 [L2] Cache Allocate: addr = 277 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6169145 [L1] Cache Allocate: addr = 277 data = 1f1e1d1c1b1a19181716151413121110
6169145 [L1] Cache hit from L2: addr = 277, data = 17
6169145 [TEST] CPU read @0x381
6169155 [L1] Cache miss: addr = 381
6169235 [L2] Cache miss: addr = 381
6170125 [MEM] Mem hit: addr = 277, data = 60
6170135 [L2] Cache Allocate: addr = 381 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6170145 [L1] Cache Allocate: addr = 381 data = 6f6e6d6c6b6a69686766656463626160
6170145 [L1] Cache hit from L2: addr = 381, data = 61
6170145 [TEST] CPU read @0x55b
6170155 [L1] Cache hit: addr = 55b, data = db
6170165 [TEST] CPU read @0x3bb
6170175 [L1] Cache miss: addr = 3bb
6170235 [L2] Cache miss: addr = 3bb
6171125 [MEM] Mem hit: addr = 381, data = 80
6171135 [L2] Cache Allocate: addr = 3bb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6171145 [L1] Cache Allocate: addr = 3bb data = 9f9e9d9c9b9a99989796959493929190
6171145 [L1] Cache hit from L2: addr = 3bb, data = 9b
6171145 [TEST] CPU read @0x44d
6171155 [L1] Cache miss: addr = 44d
6171235 [L2] Cache miss: addr = 44d
6172125 [MEM] Mem hit: addr = 3bb, data = a0
6172135 [L2] Cache Allocate: addr = 44d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6172145 [L1] Cache Allocate: addr = 44d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6172145 [L1] Cache hit from L2: addr = 44d, data = ad
6172145 [TEST] CPU read @0x22e
6172155 [L1] Cache hit: addr = 22e, data = ee
6172165 [TEST] CPU read @0x2fc
6172175 [L1] Cache miss: addr = 2fc
6172235 [L2] Cache hit: addr = 2fc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6172245 [L1] Cache Allocate: addr = 2fc data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6172245 [L1] Cache hit from L2: addr = 2fc, data = cc
6172245 [TEST] CPU read @0x175
6172255 [L1] Cache miss: addr = 175
6172335 [L2] Cache hit: addr = 175, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6172345 [L1] Cache Allocate: addr = 175 data = 4f4e4d4c4b4a49484746454443424140
6172345 [L1] Cache hit from L2: addr = 175, data = 45
6172345 [TEST] CPU read @0x1e9
6172355 [L1] Cache miss: addr = 1e9
6172435 [L2] Cache miss: addr = 1e9
6173125 [MEM] Mem hit: addr = 44d, data = 40
6173135 [L2] Cache Allocate: addr = 1e9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6173145 [L1] Cache Allocate: addr = 1e9 data = 4f4e4d4c4b4a49484746454443424140
6173145 [L1] Cache hit from L2: addr = 1e9, data = 49
6173145 [TEST] CPU read @0x5fc
6173155 [L1] Cache miss: addr = 5fc
6173235 [L2] Cache miss: addr = 5fc
6174125 [MEM] Mem hit: addr = 1e9, data = e0
6174135 [L2] Cache Allocate: addr = 5fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6174145 [L1] Cache Allocate: addr = 5fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6174145 [L1] Cache hit from L2: addr = 5fc, data = fc
6174145 [TEST] CPU read @0x7d1
6174155 [L1] Cache miss: addr = 7d1
6174235 [L2] Cache hit: addr = 7d1, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6174245 [L1] Cache Allocate: addr = 7d1 data = 4f4e4d4c4b4a49484746454443424140
6174245 [L1] Cache hit from L2: addr = 7d1, data = 41
6174245 [TEST] CPU read @0x545
6174255 [L1] Cache miss: addr = 545
6174335 [L2] Cache hit: addr = 545, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6174345 [L1] Cache Allocate: addr = 545 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6174345 [L1] Cache hit from L2: addr = 545, data = c5
6174345 [TEST] CPU read @0x13a
6174355 [L1] Cache miss: addr = 13a
6174435 [L2] Cache miss: addr = 13a
6175125 [MEM] Mem hit: addr = 5fc, data = e0
6175135 [L2] Cache Allocate: addr = 13a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6175145 [L1] Cache Allocate: addr = 13a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6175145 [L1] Cache hit from L2: addr = 13a, data = fa
6175145 [TEST] CPU read @0x242
6175155 [L1] Cache hit: addr = 242, data = e2
6175165 [TEST] CPU read @0x4d6
6175175 [L1] Cache miss: addr = 4d6
6175235 [L2] Cache hit: addr = 4d6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6175245 [L1] Cache Allocate: addr = 4d6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6175245 [L1] Cache hit from L2: addr = 4d6, data = e6
6175245 [TEST] CPU read @0x532
6175255 [L1] Cache miss: addr = 532
6175335 [L2] Cache miss: addr = 532
6176125 [MEM] Mem hit: addr = 13a, data = 20
6176135 [L2] Cache Allocate: addr = 532 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6176145 [L1] Cache Allocate: addr = 532 data = 3f3e3d3c3b3a39383736353433323130
6176145 [L1] Cache hit from L2: addr = 532, data = 32
6176145 [TEST] CPU read @0x321
6176155 [L1] Cache miss: addr = 321
6176235 [L2] Cache miss: addr = 321
6177125 [MEM] Mem hit: addr = 532, data = 20
6177135 [L2] Cache Allocate: addr = 321 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6177145 [L1] Cache Allocate: addr = 321 data = 2f2e2d2c2b2a29282726252423222120
6177145 [L1] Cache hit from L2: addr = 321, data = 21
6177145 [TEST] CPU read @0x58f
6177155 [L1] Cache miss: addr = 58f
6177235 [L2] Cache miss: addr = 58f
6178125 [MEM] Mem hit: addr = 321, data = 20
6178135 [L2] Cache Allocate: addr = 58f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6178145 [L1] Cache Allocate: addr = 58f data = 2f2e2d2c2b2a29282726252423222120
6178145 [L1] Cache hit from L2: addr = 58f, data = 2f
6178145 [TEST] CPU read @0x2a8
6178155 [L1] Cache miss: addr = 2a8
6178235 [L2] Cache miss: addr = 2a8
6179125 [MEM] Mem hit: addr = 58f, data = 80
6179135 [L2] Cache Allocate: addr = 2a8 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6179145 [L1] Cache Allocate: addr = 2a8 data = 8f8e8d8c8b8a89888786858483828180
6179145 [L1] Cache hit from L2: addr = 2a8, data = 88
6179145 [TEST] CPU read @0x749
6179155 [L1] Cache miss: addr = 749
6179235 [L2] Cache miss: addr = 749
6180125 [MEM] Mem hit: addr = 2a8, data = a0
6180135 [L2] Cache Allocate: addr = 749 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6180145 [L1] Cache Allocate: addr = 749 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6180145 [L1] Cache hit from L2: addr = 749, data = a9
6180145 [TEST] CPU read @0x698
6180155 [L1] Cache hit: addr = 698, data = b8
6180165 [TEST] CPU read @0x303
6180175 [L1] Cache miss: addr = 303
6180235 [L2] Cache miss: addr = 303
6181125 [MEM] Mem hit: addr = 749, data = 40
6181135 [L2] Cache Allocate: addr = 303 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6181145 [L1] Cache Allocate: addr = 303 data = 4f4e4d4c4b4a49484746454443424140
6181145 [L1] Cache hit from L2: addr = 303, data = 43
6181145 [TEST] CPU read @0x23f
6181155 [L1] Cache miss: addr = 23f
6181235 [L2] Cache hit: addr = 23f, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6181245 [L1] Cache Allocate: addr = 23f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6181245 [L1] Cache hit from L2: addr = 23f, data = ef
6181245 [TEST] CPU read @0x30d
6181255 [L1] Cache hit: addr = 30d, data = 4d
6181265 [TEST] CPU read @0x62d
6181275 [L1] Cache miss: addr = 62d
6181335 [L2] Cache miss: addr = 62d
6182125 [MEM] Mem hit: addr = 303, data = 00
6182135 [L2] Cache Allocate: addr = 62d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6182145 [L1] Cache Allocate: addr = 62d data = 0f0e0d0c0b0a09080706050403020100
6182145 [L1] Cache hit from L2: addr = 62d, data = 0d
6182145 [TEST] CPU read @0x541
6182155 [L1] Cache miss: addr = 541
6182235 [L2] Cache hit: addr = 541, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6182245 [L1] Cache Allocate: addr = 541 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6182245 [L1] Cache hit from L2: addr = 541, data = c1
6182245 [TEST] CPU read @0x24f
6182255 [L1] Cache hit: addr = 24f, data = ef
6182265 [TEST] CPU read @0x68a
6182275 [L1] Cache miss: addr = 68a
6182335 [L2] Cache miss: addr = 68a
6183125 [MEM] Mem hit: addr = 62d, data = 20
6183135 [L2] Cache Allocate: addr = 68a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6183145 [L1] Cache Allocate: addr = 68a data = 2f2e2d2c2b2a29282726252423222120
6183145 [L1] Cache hit from L2: addr = 68a, data = 2a
6183145 [TEST] CPU read @0x1c2
6183155 [L1] Cache miss: addr = 1c2
6183235 [L2] Cache miss: addr = 1c2
6184125 [MEM] Mem hit: addr = 68a, data = 80
6184135 [L2] Cache Allocate: addr = 1c2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6184145 [L1] Cache Allocate: addr = 1c2 data = 8f8e8d8c8b8a89888786858483828180
6184145 [L1] Cache hit from L2: addr = 1c2, data = 82
6184145 [TEST] CPU read @0x2f1
6184155 [L1] Cache miss: addr = 2f1
6184235 [L2] Cache hit: addr = 2f1, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6184245 [L1] Cache Allocate: addr = 2f1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6184245 [L1] Cache hit from L2: addr = 2f1, data = c1
6184245 [TEST] CPU read @0x4d4
6184255 [L1] Cache miss: addr = 4d4
6184335 [L2] Cache hit: addr = 4d4, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6184345 [L1] Cache Allocate: addr = 4d4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6184345 [L1] Cache hit from L2: addr = 4d4, data = e4
6184345 [TEST] CPU read @0x5ba
6184355 [L1] Cache hit: addr = 5ba, data = 9a
6184365 [TEST] CPU read @0x5da
6184375 [L1] Cache miss: addr = 5da
6184435 [L2] Cache hit: addr = 5da, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6184445 [L1] Cache Allocate: addr = 5da data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6184445 [L1] Cache hit from L2: addr = 5da, data = aa
6184445 [TEST] CPU read @0x23b
6184455 [L1] Cache miss: addr = 23b
6184535 [L2] Cache hit: addr = 23b, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6184545 [L1] Cache Allocate: addr = 23b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6184545 [L1] Cache hit from L2: addr = 23b, data = eb
6184545 [TEST] CPU read @0x5f5
6184555 [L1] Cache miss: addr = 5f5
6184635 [L2] Cache miss: addr = 5f5
6185125 [MEM] Mem hit: addr = 1c2, data = c0
6185135 [L2] Cache Allocate: addr = 5f5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6185145 [L1] Cache Allocate: addr = 5f5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6185145 [L1] Cache hit from L2: addr = 5f5, data = d5
6185145 [TEST] CPU read @0x47e
6185155 [L1] Cache miss: addr = 47e
6185235 [L2] Cache miss: addr = 47e
6186125 [MEM] Mem hit: addr = 5f5, data = e0
6186135 [L2] Cache Allocate: addr = 47e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6186145 [L1] Cache Allocate: addr = 47e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6186145 [L1] Cache hit from L2: addr = 47e, data = fe
6186145 [TEST] CPU read @0x74a
6186155 [L1] Cache miss: addr = 74a
6186235 [L2] Cache miss: addr = 74a
6187125 [MEM] Mem hit: addr = 47e, data = 60
6187135 [L2] Cache Allocate: addr = 74a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6187145 [L1] Cache Allocate: addr = 74a data = 6f6e6d6c6b6a69686766656463626160
6187145 [L1] Cache hit from L2: addr = 74a, data = 6a
6187145 [TEST] CPU read @0x049
6187155 [L1] Cache miss: addr = 049
6187235 [L2] Cache miss: addr = 049
6188125 [MEM] Mem hit: addr = 74a, data = 40
6188135 [L2] Cache Allocate: addr = 049 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6188145 [L1] Cache Allocate: addr = 049 data = 4f4e4d4c4b4a49484746454443424140
6188145 [L1] Cache hit from L2: addr = 049, data = 49
6188145 [TEST] CPU read @0x0c4
6188155 [L1] Cache miss: addr = 0c4
6188235 [L2] Cache miss: addr = 0c4
6189125 [MEM] Mem hit: addr = 049, data = 40
6189135 [L2] Cache Allocate: addr = 0c4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6189145 [L1] Cache Allocate: addr = 0c4 data = 4f4e4d4c4b4a49484746454443424140
6189145 [L1] Cache hit from L2: addr = 0c4, data = 44
6189145 [TEST] CPU read @0x0df
6189155 [L1] Cache miss: addr = 0df
6189235 [L2] Cache hit: addr = 0df, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6189245 [L1] Cache Allocate: addr = 0df data = 4f4e4d4c4b4a49484746454443424140
6189245 [L1] Cache hit from L2: addr = 0df, data = 4f
6189245 [TEST] CPU read @0x7b8
6189255 [L1] Cache miss: addr = 7b8
6189335 [L2] Cache miss: addr = 7b8
6190125 [MEM] Mem hit: addr = 0c4, data = c0
6190135 [L2] Cache Allocate: addr = 7b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6190145 [L1] Cache Allocate: addr = 7b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6190145 [L1] Cache hit from L2: addr = 7b8, data = d8
6190145 [TEST] CPU read @0x733
6190155 [L1] Cache miss: addr = 733
6190235 [L2] Cache miss: addr = 733
6191125 [MEM] Mem hit: addr = 7b8, data = a0
6191135 [L2] Cache Allocate: addr = 733 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6191145 [L1] Cache Allocate: addr = 733 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6191145 [L1] Cache hit from L2: addr = 733, data = b3
6191145 [TEST] CPU read @0x203
6191155 [L1] Cache miss: addr = 203
6191235 [L2] Cache miss: addr = 203
6192125 [MEM] Mem hit: addr = 733, data = 20
6192135 [L2] Cache Allocate: addr = 203 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6192145 [L1] Cache Allocate: addr = 203 data = 2f2e2d2c2b2a29282726252423222120
6192145 [L1] Cache hit from L2: addr = 203, data = 23
6192145 [TEST] CPU read @0x2c9
6192155 [L1] Cache miss: addr = 2c9
6192235 [L2] Cache miss: addr = 2c9
6193125 [MEM] Mem hit: addr = 203, data = 00
6193135 [L2] Cache Allocate: addr = 2c9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6193145 [L1] Cache Allocate: addr = 2c9 data = 0f0e0d0c0b0a09080706050403020100
6193145 [L1] Cache hit from L2: addr = 2c9, data = 09
6193145 [TEST] CPU read @0x4a8
6193155 [L1] Cache miss: addr = 4a8
6193235 [L2] Cache miss: addr = 4a8
6194125 [MEM] Mem hit: addr = 2c9, data = c0
6194135 [L2] Cache Allocate: addr = 4a8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6194145 [L1] Cache Allocate: addr = 4a8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6194145 [L1] Cache hit from L2: addr = 4a8, data = c8
6194145 [TEST] CPU read @0x45c
6194155 [L1] Cache miss: addr = 45c
6194235 [L2] Cache miss: addr = 45c
6195125 [MEM] Mem hit: addr = 4a8, data = a0
6195135 [L2] Cache Allocate: addr = 45c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6195145 [L1] Cache Allocate: addr = 45c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6195145 [L1] Cache hit from L2: addr = 45c, data = bc
6195145 [TEST] CPU read @0x079
6195155 [L1] Cache miss: addr = 079
6195235 [L2] Cache miss: addr = 079
6196125 [MEM] Mem hit: addr = 45c, data = 40
6196135 [L2] Cache Allocate: addr = 079 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6196145 [L1] Cache Allocate: addr = 079 data = 5f5e5d5c5b5a59585756555453525150
6196145 [L1] Cache hit from L2: addr = 079, data = 59
6196145 [TEST] CPU read @0x007
6196155 [L1] Cache miss: addr = 007
6196235 [L2] Cache miss: addr = 007
6197125 [MEM] Mem hit: addr = 079, data = 60
6197135 [L2] Cache Allocate: addr = 007 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6197145 [L1] Cache Allocate: addr = 007 data = 6f6e6d6c6b6a69686766656463626160
6197145 [L1] Cache hit from L2: addr = 007, data = 67
6197145 [TEST] CPU read @0x47f
6197155 [L1] Cache miss: addr = 47f
6197235 [L2] Cache miss: addr = 47f
6198125 [MEM] Mem hit: addr = 007, data = 00
6198135 [L2] Cache Allocate: addr = 47f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6198145 [L1] Cache Allocate: addr = 47f data = 1f1e1d1c1b1a19181716151413121110
6198145 [L1] Cache hit from L2: addr = 47f, data = 1f
6198145 [TEST] CPU read @0x2b1
6198155 [L1] Cache miss: addr = 2b1
6198235 [L2] Cache miss: addr = 2b1
6199125 [MEM] Mem hit: addr = 47f, data = 60
6199135 [L2] Cache Allocate: addr = 2b1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6199145 [L1] Cache Allocate: addr = 2b1 data = 7f7e7d7c7b7a79787776757473727170
6199145 [L1] Cache hit from L2: addr = 2b1, data = 71
6199145 [TEST] CPU read @0x5f8
6199155 [L1] Cache miss: addr = 5f8
6199235 [L2] Cache miss: addr = 5f8
6200125 [MEM] Mem hit: addr = 2b1, data = a0
6200135 [L2] Cache Allocate: addr = 5f8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6200145 [L1] Cache Allocate: addr = 5f8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6200145 [L1] Cache hit from L2: addr = 5f8, data = b8
6200145 [TEST] CPU read @0x0a2
6200155 [L1] Cache miss: addr = 0a2
6200235 [L2] Cache miss: addr = 0a2
6201125 [MEM] Mem hit: addr = 5f8, data = e0
6201135 [L2] Cache Allocate: addr = 0a2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6201145 [L1] Cache Allocate: addr = 0a2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6201145 [L1] Cache hit from L2: addr = 0a2, data = e2
6201145 [TEST] CPU read @0x050
6201155 [L1] Cache miss: addr = 050
6201235 [L2] Cache miss: addr = 050
6202125 [MEM] Mem hit: addr = 0a2, data = a0
6202135 [L2] Cache Allocate: addr = 050 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6202145 [L1] Cache Allocate: addr = 050 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6202145 [L1] Cache hit from L2: addr = 050, data = b0
6202145 [TEST] CPU read @0x1c3
6202155 [L1] Cache miss: addr = 1c3
6202235 [L2] Cache miss: addr = 1c3
6203125 [MEM] Mem hit: addr = 050, data = 40
6203135 [L2] Cache Allocate: addr = 1c3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6203145 [L1] Cache Allocate: addr = 1c3 data = 4f4e4d4c4b4a49484746454443424140
6203145 [L1] Cache hit from L2: addr = 1c3, data = 43
6203145 [TEST] CPU read @0x3a5
6203155 [L1] Cache miss: addr = 3a5
6203235 [L2] Cache miss: addr = 3a5
6204125 [MEM] Mem hit: addr = 1c3, data = c0
6204135 [L2] Cache Allocate: addr = 3a5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6204145 [L1] Cache Allocate: addr = 3a5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6204145 [L1] Cache hit from L2: addr = 3a5, data = c5
6204145 [TEST] CPU read @0x371
6204155 [L1] Cache hit: addr = 371, data = c1
6204165 [TEST] CPU read @0x4cc
6204175 [L1] Cache hit: addr = 4cc, data = ec
6204185 [TEST] CPU read @0x637
6204195 [L1] Cache miss: addr = 637
6204235 [L2] Cache miss: addr = 637
6205125 [MEM] Mem hit: addr = 3a5, data = a0
6205135 [L2] Cache Allocate: addr = 637 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6205145 [L1] Cache Allocate: addr = 637 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6205145 [L1] Cache hit from L2: addr = 637, data = b7
6205145 [TEST] CPU read @0x1a2
6205155 [L1] Cache miss: addr = 1a2
6205235 [L2] Cache miss: addr = 1a2
6206125 [MEM] Mem hit: addr = 637, data = 20
6206135 [L2] Cache Allocate: addr = 1a2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6206145 [L1] Cache Allocate: addr = 1a2 data = 2f2e2d2c2b2a29282726252423222120
6206145 [L1] Cache hit from L2: addr = 1a2, data = 22
6206145 [TEST] CPU read @0x40a
6206155 [L1] Cache miss: addr = 40a
6206235 [L2] Cache miss: addr = 40a
6207125 [MEM] Mem hit: addr = 1a2, data = a0
6207135 [L2] Cache Allocate: addr = 40a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6207145 [L1] Cache Allocate: addr = 40a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6207145 [L1] Cache hit from L2: addr = 40a, data = aa
6207145 [TEST] CPU read @0x425
6207155 [L1] Cache miss: addr = 425
6207235 [L2] Cache miss: addr = 425
6208125 [MEM] Mem hit: addr = 40a, data = 00
6208135 [L2] Cache Allocate: addr = 425 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6208145 [L1] Cache Allocate: addr = 425 data = 0f0e0d0c0b0a09080706050403020100
6208145 [L1] Cache hit from L2: addr = 425, data = 05
6208145 [TEST] CPU read @0x37b
6208155 [L1] Cache hit: addr = 37b, data = cb
6208165 [TEST] CPU read @0x1ab
6208175 [L1] Cache miss: addr = 1ab
6208235 [L2] Cache miss: addr = 1ab
6209125 [MEM] Mem hit: addr = 425, data = 20
6209135 [L2] Cache Allocate: addr = 1ab data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6209145 [L1] Cache Allocate: addr = 1ab data = 2f2e2d2c2b2a29282726252423222120
6209145 [L1] Cache hit from L2: addr = 1ab, data = 2b
6209145 [TEST] CPU read @0x0be
6209155 [L1] Cache miss: addr = 0be
6209235 [L2] Cache miss: addr = 0be
6210125 [MEM] Mem hit: addr = 1ab, data = a0
6210135 [L2] Cache Allocate: addr = 0be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6210145 [L1] Cache Allocate: addr = 0be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6210145 [L1] Cache hit from L2: addr = 0be, data = be
6210145 [TEST] CPU read @0x64a
6210155 [L1] Cache miss: addr = 64a
6210235 [L2] Cache miss: addr = 64a
6211125 [MEM] Mem hit: addr = 0be, data = a0
6211135 [L2] Cache Allocate: addr = 64a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6211145 [L1] Cache Allocate: addr = 64a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6211145 [L1] Cache hit from L2: addr = 64a, data = aa
6211145 [TEST] CPU read @0x048
6211155 [L1] Cache miss: addr = 048
6211235 [L2] Cache miss: addr = 048
6212125 [MEM] Mem hit: addr = 64a, data = 40
6212135 [L2] Cache Allocate: addr = 048 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6212145 [L1] Cache Allocate: addr = 048 data = 4f4e4d4c4b4a49484746454443424140
6212145 [L1] Cache hit from L2: addr = 048, data = 48
6212145 [TEST] CPU read @0x7bd
6212155 [L1] Cache miss: addr = 7bd
6212235 [L2] Cache miss: addr = 7bd
6213125 [MEM] Mem hit: addr = 048, data = 40
6213135 [L2] Cache Allocate: addr = 7bd data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6213145 [L1] Cache Allocate: addr = 7bd data = 5f5e5d5c5b5a59585756555453525150
6213145 [L1] Cache hit from L2: addr = 7bd, data = 5d
6213145 [TEST] CPU read @0x6f3
6213155 [L1] Cache miss: addr = 6f3
6213235 [L2] Cache miss: addr = 6f3
6214125 [MEM] Mem hit: addr = 7bd, data = a0
6214135 [L2] Cache Allocate: addr = 6f3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6214145 [L1] Cache Allocate: addr = 6f3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6214145 [L1] Cache hit from L2: addr = 6f3, data = b3
6214145 [TEST] CPU read @0x649
6214155 [L1] Cache miss: addr = 649
6214235 [L2] Cache miss: addr = 649
6215125 [MEM] Mem hit: addr = 6f3, data = e0
6215135 [L2] Cache Allocate: addr = 649 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6215145 [L1] Cache Allocate: addr = 649 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6215145 [L1] Cache hit from L2: addr = 649, data = e9
6215145 [TEST] CPU read @0x4d7
6215155 [L1] Cache miss: addr = 4d7
6215235 [L2] Cache hit: addr = 4d7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6215245 [L1] Cache Allocate: addr = 4d7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6215245 [L1] Cache hit from L2: addr = 4d7, data = e7
6215245 [TEST] CPU read @0x16b
6215255 [L1] Cache miss: addr = 16b
6215335 [L2] Cache hit: addr = 16b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6215345 [L1] Cache Allocate: addr = 16b data = 4f4e4d4c4b4a49484746454443424140
6215345 [L1] Cache hit from L2: addr = 16b, data = 4b
6215345 [TEST] CPU read @0x17d
6215355 [L1] Cache miss: addr = 17d
6215435 [L2] Cache hit: addr = 17d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6215445 [L1] Cache Allocate: addr = 17d data = 4f4e4d4c4b4a49484746454443424140
6215445 [L1] Cache hit from L2: addr = 17d, data = 4d
6215445 [TEST] CPU read @0x531
6215455 [L1] Cache miss: addr = 531
6215535 [L2] Cache miss: addr = 531
6216125 [MEM] Mem hit: addr = 649, data = 40
6216135 [L2] Cache Allocate: addr = 531 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6216145 [L1] Cache Allocate: addr = 531 data = 5f5e5d5c5b5a59585756555453525150
6216145 [L1] Cache hit from L2: addr = 531, data = 51
6216145 [TEST] CPU read @0x34f
6216155 [L1] Cache miss: addr = 34f
6216235 [L2] Cache miss: addr = 34f
6217125 [MEM] Mem hit: addr = 531, data = 20
6217135 [L2] Cache Allocate: addr = 34f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6217145 [L1] Cache Allocate: addr = 34f data = 2f2e2d2c2b2a29282726252423222120
6217145 [L1] Cache hit from L2: addr = 34f, data = 2f
6217145 [TEST] CPU read @0x1e9
6217155 [L1] Cache miss: addr = 1e9
6217235 [L2] Cache miss: addr = 1e9
6218125 [MEM] Mem hit: addr = 34f, data = 40
6218135 [L2] Cache Allocate: addr = 1e9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6218145 [L1] Cache Allocate: addr = 1e9 data = 4f4e4d4c4b4a49484746454443424140
6218145 [L1] Cache hit from L2: addr = 1e9, data = 49
6218145 [TEST] CPU read @0x03a
6218155 [L1] Cache miss: addr = 03a
6218235 [L2] Cache miss: addr = 03a
6219125 [MEM] Mem hit: addr = 1e9, data = e0
6219135 [L2] Cache Allocate: addr = 03a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6219145 [L1] Cache Allocate: addr = 03a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6219145 [L1] Cache hit from L2: addr = 03a, data = fa
6219145 [TEST] CPU read @0x253
6219155 [L1] Cache miss: addr = 253
6219235 [L2] Cache hit: addr = 253, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6219245 [L1] Cache Allocate: addr = 253 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6219245 [L1] Cache hit from L2: addr = 253, data = e3
6219245 [TEST] CPU read @0x45a
6219255 [L1] Cache miss: addr = 45a
6219335 [L2] Cache miss: addr = 45a
6220125 [MEM] Mem hit: addr = 03a, data = 20
6220135 [L2] Cache Allocate: addr = 45a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6220145 [L1] Cache Allocate: addr = 45a data = 3f3e3d3c3b3a39383736353433323130
6220145 [L1] Cache hit from L2: addr = 45a, data = 3a
6220145 [TEST] CPU read @0x46e
6220155 [L1] Cache miss: addr = 46e
6220235 [L2] Cache miss: addr = 46e
6221125 [MEM] Mem hit: addr = 45a, data = 40
6221135 [L2] Cache Allocate: addr = 46e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6221145 [L1] Cache Allocate: addr = 46e data = 4f4e4d4c4b4a49484746454443424140
6221145 [L1] Cache hit from L2: addr = 46e, data = 4e
6221145 [TEST] CPU read @0x5a1
6221155 [L1] Cache miss: addr = 5a1
6221235 [L2] Cache hit: addr = 5a1, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6221245 [L1] Cache Allocate: addr = 5a1 data = 8f8e8d8c8b8a89888786858483828180
6221245 [L1] Cache hit from L2: addr = 5a1, data = 81
6221245 [TEST] CPU read @0x62c
6221255 [L1] Cache miss: addr = 62c
6221335 [L2] Cache miss: addr = 62c
6222125 [MEM] Mem hit: addr = 46e, data = 60
6222135 [L2] Cache Allocate: addr = 62c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6222145 [L1] Cache Allocate: addr = 62c data = 6f6e6d6c6b6a69686766656463626160
6222145 [L1] Cache hit from L2: addr = 62c, data = 6c
6222145 [TEST] CPU read @0x364
6222155 [L1] Cache hit: addr = 364, data = c4
6222165 [TEST] CPU read @0x407
6222175 [L1] Cache miss: addr = 407
6222235 [L2] Cache miss: addr = 407
6223125 [MEM] Mem hit: addr = 62c, data = 20
6223135 [L2] Cache Allocate: addr = 407 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6223145 [L1] Cache Allocate: addr = 407 data = 2f2e2d2c2b2a29282726252423222120
6223145 [L1] Cache hit from L2: addr = 407, data = 27
6223145 [TEST] CPU read @0x088
6223155 [L1] Cache miss: addr = 088
6223235 [L2] Cache miss: addr = 088
6224125 [MEM] Mem hit: addr = 407, data = 00
6224135 [L2] Cache Allocate: addr = 088 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6224145 [L1] Cache Allocate: addr = 088 data = 0f0e0d0c0b0a09080706050403020100
6224145 [L1] Cache hit from L2: addr = 088, data = 08
6224145 [TEST] CPU read @0x0e2
6224155 [L1] Cache miss: addr = 0e2
6224235 [L2] Cache miss: addr = 0e2
6225125 [MEM] Mem hit: addr = 088, data = 80
6225135 [L2] Cache Allocate: addr = 0e2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6225145 [L1] Cache Allocate: addr = 0e2 data = 8f8e8d8c8b8a89888786858483828180
6225145 [L1] Cache hit from L2: addr = 0e2, data = 82
6225145 [TEST] CPU read @0x56d
6225155 [L1] Cache miss: addr = 56d
6225235 [L2] Cache miss: addr = 56d
6226125 [MEM] Mem hit: addr = 0e2, data = e0
6226135 [L2] Cache Allocate: addr = 56d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6226145 [L1] Cache Allocate: addr = 56d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6226145 [L1] Cache hit from L2: addr = 56d, data = ed
6226145 [TEST] CPU read @0x36d
6226155 [L1] Cache hit: addr = 36d, data = cd
6226165 [TEST] CPU read @0x3ca
6226175 [L1] Cache miss: addr = 3ca
6226235 [L2] Cache miss: addr = 3ca
6227125 [MEM] Mem hit: addr = 56d, data = 60
6227135 [L2] Cache Allocate: addr = 3ca data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6227145 [L1] Cache Allocate: addr = 3ca data = 6f6e6d6c6b6a69686766656463626160
6227145 [L1] Cache hit from L2: addr = 3ca, data = 6a
6227145 [TEST] CPU read @0x29a
6227155 [L1] Cache miss: addr = 29a
6227235 [L2] Cache miss: addr = 29a
6228125 [MEM] Mem hit: addr = 3ca, data = c0
6228135 [L2] Cache Allocate: addr = 29a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6228145 [L1] Cache Allocate: addr = 29a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6228145 [L1] Cache hit from L2: addr = 29a, data = da
6228145 [TEST] CPU read @0x0f7
6228155 [L1] Cache miss: addr = 0f7
6228235 [L2] Cache miss: addr = 0f7
6229125 [MEM] Mem hit: addr = 29a, data = 80
6229135 [L2] Cache Allocate: addr = 0f7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6229145 [L1] Cache Allocate: addr = 0f7 data = 9f9e9d9c9b9a99989796959493929190
6229145 [L1] Cache hit from L2: addr = 0f7, data = 97
6229145 [TEST] CPU read @0x4f7
6229155 [L1] Cache miss: addr = 4f7
6229235 [L2] Cache hit: addr = 4f7, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6229245 [L1] Cache Allocate: addr = 4f7 data = 8f8e8d8c8b8a89888786858483828180
6229245 [L1] Cache hit from L2: addr = 4f7, data = 87
6229245 [TEST] CPU read @0x110
6229255 [L1] Cache miss: addr = 110
6229335 [L2] Cache miss: addr = 110
6230125 [MEM] Mem hit: addr = 0f7, data = e0
6230135 [L2] Cache Allocate: addr = 110 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6230145 [L1] Cache Allocate: addr = 110 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6230145 [L1] Cache hit from L2: addr = 110, data = f0
6230145 [TEST] CPU read @0x38e
6230155 [L1] Cache miss: addr = 38e
6230235 [L2] Cache miss: addr = 38e
6231125 [MEM] Mem hit: addr = 110, data = 00
6231135 [L2] Cache Allocate: addr = 38e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6231145 [L1] Cache Allocate: addr = 38e data = 0f0e0d0c0b0a09080706050403020100
6231145 [L1] Cache hit from L2: addr = 38e, data = 0e
6231145 [TEST] CPU read @0x4f7
6231155 [L1] Cache miss: addr = 4f7
6231235 [L2] Cache hit: addr = 4f7, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6231245 [L1] Cache Allocate: addr = 4f7 data = 8f8e8d8c8b8a89888786858483828180
6231245 [L1] Cache hit from L2: addr = 4f7, data = 87
6231245 [TEST] CPU read @0x242
6231255 [L1] Cache hit: addr = 242, data = e2
6231265 [TEST] CPU read @0x575
6231275 [L1] Cache miss: addr = 575
6231335 [L2] Cache miss: addr = 575
6232125 [MEM] Mem hit: addr = 38e, data = 80
6232135 [L2] Cache Allocate: addr = 575 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6232145 [L1] Cache Allocate: addr = 575 data = 9f9e9d9c9b9a99989796959493929190
6232145 [L1] Cache hit from L2: addr = 575, data = 95
6232145 [TEST] CPU read @0x331
6232155 [L1] Cache miss: addr = 331
6232235 [L2] Cache miss: addr = 331
6233125 [MEM] Mem hit: addr = 575, data = 60
6233135 [L2] Cache Allocate: addr = 331 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6233145 [L1] Cache Allocate: addr = 331 data = 7f7e7d7c7b7a79787776757473727170
6233145 [L1] Cache hit from L2: addr = 331, data = 71
6233145 [TEST] CPU read @0x053
6233155 [L1] Cache miss: addr = 053
6233235 [L2] Cache miss: addr = 053
6234125 [MEM] Mem hit: addr = 331, data = 20
6234135 [L2] Cache Allocate: addr = 053 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6234145 [L1] Cache Allocate: addr = 053 data = 3f3e3d3c3b3a39383736353433323130
6234145 [L1] Cache hit from L2: addr = 053, data = 33
6234145 [TEST] CPU read @0x0ad
6234155 [L1] Cache miss: addr = 0ad
6234235 [L2] Cache miss: addr = 0ad
6235125 [MEM] Mem hit: addr = 053, data = 40
6235135 [L2] Cache Allocate: addr = 0ad data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6235145 [L1] Cache Allocate: addr = 0ad data = 4f4e4d4c4b4a49484746454443424140
6235145 [L1] Cache hit from L2: addr = 0ad, data = 4d
6235145 [TEST] CPU read @0x02f
6235155 [L1] Cache miss: addr = 02f
6235235 [L2] Cache miss: addr = 02f
6236125 [MEM] Mem hit: addr = 0ad, data = a0
6236135 [L2] Cache Allocate: addr = 02f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6236145 [L1] Cache Allocate: addr = 02f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6236145 [L1] Cache hit from L2: addr = 02f, data = af
6236145 [TEST] CPU read @0x73d
6236155 [L1] Cache miss: addr = 73d
6236235 [L2] Cache miss: addr = 73d
6237125 [MEM] Mem hit: addr = 02f, data = 20
6237135 [L2] Cache Allocate: addr = 73d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6237145 [L1] Cache Allocate: addr = 73d data = 3f3e3d3c3b3a39383736353433323130
6237145 [L1] Cache hit from L2: addr = 73d, data = 3d
6237145 [TEST] CPU read @0x0d2
6237155 [L1] Cache miss: addr = 0d2
6237235 [L2] Cache miss: addr = 0d2
6238125 [MEM] Mem hit: addr = 73d, data = 20
6238135 [L2] Cache Allocate: addr = 0d2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6238145 [L1] Cache Allocate: addr = 0d2 data = 3f3e3d3c3b3a39383736353433323130
6238145 [L1] Cache hit from L2: addr = 0d2, data = 32
6238145 [TEST] CPU read @0x12f
6238155 [L1] Cache miss: addr = 12f
6238235 [L2] Cache miss: addr = 12f
6239125 [MEM] Mem hit: addr = 0d2, data = c0
6239135 [L2] Cache Allocate: addr = 12f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6239145 [L1] Cache Allocate: addr = 12f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6239145 [L1] Cache hit from L2: addr = 12f, data = cf
6239145 [TEST] CPU read @0x10d
6239155 [L1] Cache miss: addr = 10d
6239235 [L2] Cache miss: addr = 10d
6240125 [MEM] Mem hit: addr = 12f, data = 20
6240135 [L2] Cache Allocate: addr = 10d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6240145 [L1] Cache Allocate: addr = 10d data = 2f2e2d2c2b2a29282726252423222120
6240145 [L1] Cache hit from L2: addr = 10d, data = 2d
6240145 [TEST] CPU read @0x503
6240155 [L1] Cache miss: addr = 503
6240235 [L2] Cache miss: addr = 503
6241125 [MEM] Mem hit: addr = 10d, data = 00
6241135 [L2] Cache Allocate: addr = 503 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6241145 [L1] Cache Allocate: addr = 503 data = 0f0e0d0c0b0a09080706050403020100
6241145 [L1] Cache hit from L2: addr = 503, data = 03
6241145 [TEST] CPU read @0x408
6241155 [L1] Cache miss: addr = 408
6241235 [L2] Cache miss: addr = 408
6242125 [MEM] Mem hit: addr = 503, data = 00
6242135 [L2] Cache Allocate: addr = 408 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6242145 [L1] Cache Allocate: addr = 408 data = 0f0e0d0c0b0a09080706050403020100
6242145 [L1] Cache hit from L2: addr = 408, data = 08
6242145 [TEST] CPU read @0x7b2
6242155 [L1] Cache miss: addr = 7b2
6242235 [L2] Cache miss: addr = 7b2
6243125 [MEM] Mem hit: addr = 408, data = 00
6243135 [L2] Cache Allocate: addr = 7b2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6243145 [L1] Cache Allocate: addr = 7b2 data = 1f1e1d1c1b1a19181716151413121110
6243145 [L1] Cache hit from L2: addr = 7b2, data = 12
6243145 [TEST] CPU read @0x7ea
6243155 [L1] Cache miss: addr = 7ea
6243235 [L2] Cache miss: addr = 7ea
6244125 [MEM] Mem hit: addr = 7b2, data = a0
6244135 [L2] Cache Allocate: addr = 7ea data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6244145 [L1] Cache Allocate: addr = 7ea data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6244145 [L1] Cache hit from L2: addr = 7ea, data = aa
6244145 [TEST] CPU read @0x6d4
6244155 [L1] Cache hit: addr = 6d4, data = b4
6244165 [TEST] CPU read @0x625
6244175 [L1] Cache miss: addr = 625
6244235 [L2] Cache miss: addr = 625
6245125 [MEM] Mem hit: addr = 7ea, data = e0
6245135 [L2] Cache Allocate: addr = 625 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6245145 [L1] Cache Allocate: addr = 625 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6245145 [L1] Cache hit from L2: addr = 625, data = e5
6245145 [TEST] CPU read @0x787
6245155 [L1] Cache miss: addr = 787
6245235 [L2] Cache miss: addr = 787
6246125 [MEM] Mem hit: addr = 625, data = 20
6246135 [L2] Cache Allocate: addr = 787 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6246145 [L1] Cache Allocate: addr = 787 data = 2f2e2d2c2b2a29282726252423222120
6246145 [L1] Cache hit from L2: addr = 787, data = 27
6246145 [TEST] CPU read @0x1da
6246155 [L1] Cache miss: addr = 1da
6246235 [L2] Cache miss: addr = 1da
6247125 [MEM] Mem hit: addr = 787, data = 80
6247135 [L2] Cache Allocate: addr = 1da data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6247145 [L1] Cache Allocate: addr = 1da data = 9f9e9d9c9b9a99989796959493929190
6247145 [L1] Cache hit from L2: addr = 1da, data = 9a
6247145 [TEST] CPU read @0x0de
6247155 [L1] Cache miss: addr = 0de
6247235 [L2] Cache miss: addr = 0de
6248125 [MEM] Mem hit: addr = 1da, data = c0
6248135 [L2] Cache Allocate: addr = 0de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6248145 [L1] Cache Allocate: addr = 0de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6248145 [L1] Cache hit from L2: addr = 0de, data = de
6248145 [TEST] CPU read @0x030
6248155 [L1] Cache miss: addr = 030
6248235 [L2] Cache miss: addr = 030
6249125 [MEM] Mem hit: addr = 0de, data = c0
6249135 [L2] Cache Allocate: addr = 030 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6249145 [L1] Cache Allocate: addr = 030 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6249145 [L1] Cache hit from L2: addr = 030, data = d0
6249145 [TEST] CPU read @0x7fc
6249155 [L1] Cache miss: addr = 7fc
6249235 [L2] Cache miss: addr = 7fc
6250125 [MEM] Mem hit: addr = 030, data = 20
6250135 [L2] Cache Allocate: addr = 7fc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6250145 [L1] Cache Allocate: addr = 7fc data = 3f3e3d3c3b3a39383736353433323130
6250145 [L1] Cache hit from L2: addr = 7fc, data = 3c
6250145 [TEST] CPU read @0x24d
6250155 [L1] Cache hit: addr = 24d, data = ed
6250165 [TEST] CPU read @0x04c
6250175 [L1] Cache miss: addr = 04c
6250235 [L2] Cache miss: addr = 04c
6251125 [MEM] Mem hit: addr = 7fc, data = e0
6251135 [L2] Cache Allocate: addr = 04c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6251145 [L1] Cache Allocate: addr = 04c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6251145 [L1] Cache hit from L2: addr = 04c, data = ec
6251145 [TEST] CPU read @0x297
6251155 [L1] Cache miss: addr = 297
6251235 [L2] Cache miss: addr = 297
6252125 [MEM] Mem hit: addr = 04c, data = 40
6252135 [L2] Cache Allocate: addr = 297 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6252145 [L1] Cache Allocate: addr = 297 data = 5f5e5d5c5b5a59585756555453525150
6252145 [L1] Cache hit from L2: addr = 297, data = 57
6252145 [TEST] CPU read @0x1c0
6252155 [L1] Cache miss: addr = 1c0
6252235 [L2] Cache miss: addr = 1c0
6253125 [MEM] Mem hit: addr = 297, data = 80
6253135 [L2] Cache Allocate: addr = 1c0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6253145 [L1] Cache Allocate: addr = 1c0 data = 8f8e8d8c8b8a89888786858483828180
6253145 [L1] Cache hit from L2: addr = 1c0, data = 80
6253145 [TEST] CPU read @0x1ce
6253155 [L1] Cache hit: addr = 1ce, data = 8e
6253165 [TEST] CPU read @0x111
6253175 [L1] Cache miss: addr = 111
6253235 [L2] Cache miss: addr = 111
6254125 [MEM] Mem hit: addr = 1c0, data = c0
6254135 [L2] Cache Allocate: addr = 111 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6254145 [L1] Cache Allocate: addr = 111 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6254145 [L1] Cache hit from L2: addr = 111, data = d1
6254145 [TEST] CPU read @0x496
6254155 [L1] Cache miss: addr = 496
6254235 [L2] Cache hit: addr = 496, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6254245 [L1] Cache Allocate: addr = 496 data = 2f2e2d2c2b2a29282726252423222120
6254245 [L1] Cache hit from L2: addr = 496, data = 26
6254245 [TEST] CPU read @0x327
6254255 [L1] Cache miss: addr = 327
6254335 [L2] Cache miss: addr = 327
6255125 [MEM] Mem hit: addr = 111, data = 00
6255135 [L2] Cache Allocate: addr = 327 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6255145 [L1] Cache Allocate: addr = 327 data = 0f0e0d0c0b0a09080706050403020100
6255145 [L1] Cache hit from L2: addr = 327, data = 07
6255145 [TEST] CPU read @0x7ac
6255155 [L1] Cache miss: addr = 7ac
6255235 [L2] Cache miss: addr = 7ac
6256125 [MEM] Mem hit: addr = 327, data = 20
6256135 [L2] Cache Allocate: addr = 7ac data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6256145 [L1] Cache Allocate: addr = 7ac data = 2f2e2d2c2b2a29282726252423222120
6256145 [L1] Cache hit from L2: addr = 7ac, data = 2c
6256145 [TEST] CPU read @0x624
6256155 [L1] Cache miss: addr = 624
6256235 [L2] Cache miss: addr = 624
6257125 [MEM] Mem hit: addr = 7ac, data = a0
6257135 [L2] Cache Allocate: addr = 624 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6257145 [L1] Cache Allocate: addr = 624 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6257145 [L1] Cache hit from L2: addr = 624, data = a4
6257145 [TEST] CPU read @0x469
6257155 [L1] Cache miss: addr = 469
6257235 [L2] Cache miss: addr = 469
6258125 [MEM] Mem hit: addr = 624, data = 20
6258135 [L2] Cache Allocate: addr = 469 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6258145 [L1] Cache Allocate: addr = 469 data = 2f2e2d2c2b2a29282726252423222120
6258145 [L1] Cache hit from L2: addr = 469, data = 29
6258145 [TEST] CPU read @0x6d8
6258155 [L1] Cache hit: addr = 6d8, data = b8
6258165 [TEST] CPU read @0x134
6258175 [L1] Cache miss: addr = 134
6258235 [L2] Cache miss: addr = 134
6259125 [MEM] Mem hit: addr = 469, data = 60
6259135 [L2] Cache Allocate: addr = 134 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6259145 [L1] Cache Allocate: addr = 134 data = 7f7e7d7c7b7a79787776757473727170
6259145 [L1] Cache hit from L2: addr = 134, data = 74
6259145 [TEST] CPU read @0x590
6259155 [L1] Cache miss: addr = 590
6259235 [L2] Cache miss: addr = 590
6260125 [MEM] Mem hit: addr = 134, data = 20
6260135 [L2] Cache Allocate: addr = 590 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6260145 [L1] Cache Allocate: addr = 590 data = 3f3e3d3c3b3a39383736353433323130
6260145 [L1] Cache hit from L2: addr = 590, data = 30
6260145 [TEST] CPU read @0x7c0
6260155 [L1] Cache miss: addr = 7c0
6260235 [L2] Cache hit: addr = 7c0, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6260245 [L1] Cache Allocate: addr = 7c0 data = 4f4e4d4c4b4a49484746454443424140
6260245 [L1] Cache hit from L2: addr = 7c0, data = 40
6260245 [TEST] CPU read @0x015
6260255 [L1] Cache miss: addr = 015
6260335 [L2] Cache miss: addr = 015
6261125 [MEM] Mem hit: addr = 590, data = 80
6261135 [L2] Cache Allocate: addr = 015 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6261145 [L1] Cache Allocate: addr = 015 data = 9f9e9d9c9b9a99989796959493929190
6261145 [L1] Cache hit from L2: addr = 015, data = 95
6261145 [TEST] CPU read @0x2bf
6261155 [L1] Cache miss: addr = 2bf
6261235 [L2] Cache miss: addr = 2bf
6262125 [MEM] Mem hit: addr = 015, data = 00
6262135 [L2] Cache Allocate: addr = 2bf data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6262145 [L1] Cache Allocate: addr = 2bf data = 1f1e1d1c1b1a19181716151413121110
6262145 [L1] Cache hit from L2: addr = 2bf, data = 1f
6262145 [TEST] CPU read @0x733
6262155 [L1] Cache miss: addr = 733
6262235 [L2] Cache miss: addr = 733
6263125 [MEM] Mem hit: addr = 2bf, data = a0
6263135 [L2] Cache Allocate: addr = 733 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6263145 [L1] Cache Allocate: addr = 733 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6263145 [L1] Cache hit from L2: addr = 733, data = b3
6263145 [TEST] CPU read @0x76e
6263155 [L1] Cache miss: addr = 76e
6263235 [L2] Cache miss: addr = 76e
6264125 [MEM] Mem hit: addr = 733, data = 20
6264135 [L2] Cache Allocate: addr = 76e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6264145 [L1] Cache Allocate: addr = 76e data = 2f2e2d2c2b2a29282726252423222120
6264145 [L1] Cache hit from L2: addr = 76e, data = 2e
6264145 [TEST] CPU read @0x721
6264155 [L1] Cache miss: addr = 721
6264235 [L2] Cache miss: addr = 721
6265125 [MEM] Mem hit: addr = 76e, data = 60
6265135 [L2] Cache Allocate: addr = 721 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6265145 [L1] Cache Allocate: addr = 721 data = 6f6e6d6c6b6a69686766656463626160
6265145 [L1] Cache hit from L2: addr = 721, data = 61
6265145 [TEST] CPU read @0x642
6265155 [L1] Cache miss: addr = 642
6265235 [L2] Cache miss: addr = 642
6266125 [MEM] Mem hit: addr = 721, data = 20
6266135 [L2] Cache Allocate: addr = 642 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6266145 [L1] Cache Allocate: addr = 642 data = 2f2e2d2c2b2a29282726252423222120
6266145 [L1] Cache hit from L2: addr = 642, data = 22
6266145 [TEST] CPU read @0x275
6266155 [L1] Cache miss: addr = 275
6266235 [L2] Cache miss: addr = 275
6267125 [MEM] Mem hit: addr = 642, data = 40
6267135 [L2] Cache Allocate: addr = 275 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6267145 [L1] Cache Allocate: addr = 275 data = 5f5e5d5c5b5a59585756555453525150
6267145 [L1] Cache hit from L2: addr = 275, data = 55
6267145 [TEST] CPU read @0x0d1
6267155 [L1] Cache miss: addr = 0d1
6267235 [L2] Cache miss: addr = 0d1
6268125 [MEM] Mem hit: addr = 275, data = 60
6268135 [L2] Cache Allocate: addr = 0d1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6268145 [L1] Cache Allocate: addr = 0d1 data = 7f7e7d7c7b7a79787776757473727170
6268145 [L1] Cache hit from L2: addr = 0d1, data = 71
6268145 [TEST] CPU read @0x3e6
6268155 [L1] Cache miss: addr = 3e6
6268235 [L2] Cache hit: addr = 3e6, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6268245 [L1] Cache Allocate: addr = 3e6 data = 6f6e6d6c6b6a69686766656463626160
6268245 [L1] Cache hit from L2: addr = 3e6, data = 66
6268245 [TEST] CPU read @0x4a3
6268255 [L1] Cache miss: addr = 4a3
6268335 [L2] Cache miss: addr = 4a3
6269125 [MEM] Mem hit: addr = 0d1, data = c0
6269135 [L2] Cache Allocate: addr = 4a3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6269145 [L1] Cache Allocate: addr = 4a3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6269145 [L1] Cache hit from L2: addr = 4a3, data = c3
6269145 [TEST] CPU read @0x2de
6269155 [L1] Cache miss: addr = 2de
6269235 [L2] Cache miss: addr = 2de
6270125 [MEM] Mem hit: addr = 4a3, data = a0
6270135 [L2] Cache Allocate: addr = 2de data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6270145 [L1] Cache Allocate: addr = 2de data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6270145 [L1] Cache hit from L2: addr = 2de, data = be
6270145 [TEST] CPU read @0x6dd
6270155 [L1] Cache hit: addr = 6dd, data = bd
6270165 [TEST] CPU read @0x26e
6270175 [L1] Cache miss: addr = 26e
6270235 [L2] Cache miss: addr = 26e
6271125 [MEM] Mem hit: addr = 2de, data = c0
6271135 [L2] Cache Allocate: addr = 26e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6271145 [L1] Cache Allocate: addr = 26e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6271145 [L1] Cache hit from L2: addr = 26e, data = ce
6271145 [TEST] CPU read @0x484
6271155 [L1] Cache hit: addr = 484, data = 24
6271165 [TEST] CPU read @0x2e1
6271175 [L1] Cache hit: addr = 2e1, data = c1
6271185 [TEST] CPU read @0x054
6271195 [L1] Cache miss: addr = 054
6271235 [L2] Cache miss: addr = 054
6272125 [MEM] Mem hit: addr = 26e, data = 60
6272135 [L2] Cache Allocate: addr = 054 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6272145 [L1] Cache Allocate: addr = 054 data = 7f7e7d7c7b7a79787776757473727170
6272145 [L1] Cache hit from L2: addr = 054, data = 74
6272145 [TEST] CPU read @0x051
6272155 [L1] Cache hit: addr = 051, data = 71
6272165 [TEST] CPU read @0x4b9
6272175 [L1] Cache miss: addr = 4b9
6272235 [L2] Cache miss: addr = 4b9
6273125 [MEM] Mem hit: addr = 054, data = 40
6273135 [L2] Cache Allocate: addr = 4b9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6273145 [L1] Cache Allocate: addr = 4b9 data = 5f5e5d5c5b5a59585756555453525150
6273145 [L1] Cache hit from L2: addr = 4b9, data = 59
6273145 [TEST] CPU read @0x1a7
6273155 [L1] Cache miss: addr = 1a7
6273235 [L2] Cache miss: addr = 1a7
6274125 [MEM] Mem hit: addr = 4b9, data = a0
6274135 [L2] Cache Allocate: addr = 1a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6274145 [L1] Cache Allocate: addr = 1a7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6274145 [L1] Cache hit from L2: addr = 1a7, data = a7
6274145 [TEST] CPU read @0x60e
6274155 [L1] Cache miss: addr = 60e
6274235 [L2] Cache miss: addr = 60e
6275125 [MEM] Mem hit: addr = 1a7, data = a0
6275135 [L2] Cache Allocate: addr = 60e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6275145 [L1] Cache Allocate: addr = 60e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6275145 [L1] Cache hit from L2: addr = 60e, data = ae
6275145 [TEST] CPU read @0x19d
6275155 [L1] Cache miss: addr = 19d
6275235 [L2] Cache miss: addr = 19d
6276125 [MEM] Mem hit: addr = 60e, data = 00
6276135 [L2] Cache Allocate: addr = 19d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6276145 [L1] Cache Allocate: addr = 19d data = 1f1e1d1c1b1a19181716151413121110
6276145 [L1] Cache hit from L2: addr = 19d, data = 1d
6276145 [TEST] CPU read @0x02e
6276155 [L1] Cache miss: addr = 02e
6276235 [L2] Cache miss: addr = 02e
6277125 [MEM] Mem hit: addr = 19d, data = 80
6277135 [L2] Cache Allocate: addr = 02e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6277145 [L1] Cache Allocate: addr = 02e data = 8f8e8d8c8b8a89888786858483828180
6277145 [L1] Cache hit from L2: addr = 02e, data = 8e
6277145 [TEST] CPU read @0x645
6277155 [L1] Cache miss: addr = 645
6277235 [L2] Cache miss: addr = 645
6278125 [MEM] Mem hit: addr = 02e, data = 20
6278135 [L2] Cache Allocate: addr = 645 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6278145 [L1] Cache Allocate: addr = 645 data = 2f2e2d2c2b2a29282726252423222120
6278145 [L1] Cache hit from L2: addr = 645, data = 25
6278145 [TEST] CPU read @0x7e2
6278155 [L1] Cache miss: addr = 7e2
6278235 [L2] Cache miss: addr = 7e2
6279125 [MEM] Mem hit: addr = 645, data = 40
6279135 [L2] Cache Allocate: addr = 7e2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6279145 [L1] Cache Allocate: addr = 7e2 data = 4f4e4d4c4b4a49484746454443424140
6279145 [L1] Cache hit from L2: addr = 7e2, data = 42
6279145 [TEST] CPU read @0x165
6279155 [L1] Cache miss: addr = 165
6279235 [L2] Cache hit: addr = 165, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6279245 [L1] Cache Allocate: addr = 165 data = 4f4e4d4c4b4a49484746454443424140
6279245 [L1] Cache hit from L2: addr = 165, data = 45
6279245 [TEST] CPU read @0x463
6279255 [L1] Cache miss: addr = 463
6279335 [L2] Cache miss: addr = 463
6280125 [MEM] Mem hit: addr = 7e2, data = e0
6280135 [L2] Cache Allocate: addr = 463 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6280145 [L1] Cache Allocate: addr = 463 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6280145 [L1] Cache hit from L2: addr = 463, data = e3
6280145 [TEST] CPU read @0x224
6280155 [L1] Cache hit: addr = 224, data = e4
6280165 [TEST] CPU read @0x40e
6280175 [L1] Cache miss: addr = 40e
6280235 [L2] Cache miss: addr = 40e
6281125 [MEM] Mem hit: addr = 463, data = 60
6281135 [L2] Cache Allocate: addr = 40e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6281145 [L1] Cache Allocate: addr = 40e data = 6f6e6d6c6b6a69686766656463626160
6281145 [L1] Cache hit from L2: addr = 40e, data = 6e
6281145 [TEST] CPU read @0x381
6281155 [L1] Cache miss: addr = 381
6281235 [L2] Cache miss: addr = 381
6282125 [MEM] Mem hit: addr = 40e, data = 00
6282135 [L2] Cache Allocate: addr = 381 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6282145 [L1] Cache Allocate: addr = 381 data = 0f0e0d0c0b0a09080706050403020100
6282145 [L1] Cache hit from L2: addr = 381, data = 01
6282145 [TEST] CPU read @0x54a
6282155 [L1] Cache miss: addr = 54a
6282235 [L2] Cache hit: addr = 54a, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6282245 [L1] Cache Allocate: addr = 54a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6282245 [L1] Cache hit from L2: addr = 54a, data = ca
6282245 [TEST] CPU read @0x601
6282255 [L1] Cache miss: addr = 601
6282335 [L2] Cache miss: addr = 601
6283125 [MEM] Mem hit: addr = 381, data = 80
6283135 [L2] Cache Allocate: addr = 601 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6283145 [L1] Cache Allocate: addr = 601 data = 8f8e8d8c8b8a89888786858483828180
6283145 [L1] Cache hit from L2: addr = 601, data = 81
6283145 [TEST] CPU read @0x4a9
6283155 [L1] Cache miss: addr = 4a9
6283235 [L2] Cache miss: addr = 4a9
6284125 [MEM] Mem hit: addr = 601, data = 00
6284135 [L2] Cache Allocate: addr = 4a9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6284145 [L1] Cache Allocate: addr = 4a9 data = 0f0e0d0c0b0a09080706050403020100
6284145 [L1] Cache hit from L2: addr = 4a9, data = 09
6284145 [TEST] CPU read @0x29e
6284155 [L1] Cache miss: addr = 29e
6284235 [L2] Cache miss: addr = 29e
6285125 [MEM] Mem hit: addr = 4a9, data = a0
6285135 [L2] Cache Allocate: addr = 29e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6285145 [L1] Cache Allocate: addr = 29e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6285145 [L1] Cache hit from L2: addr = 29e, data = be
6285145 [TEST] CPU read @0x4a7
6285155 [L1] Cache hit: addr = 4a7, data = 07
6285165 [TEST] CPU read @0x64f
6285175 [L1] Cache miss: addr = 64f
6285235 [L2] Cache miss: addr = 64f
6286125 [MEM] Mem hit: addr = 29e, data = 80
6286135 [L2] Cache Allocate: addr = 64f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6286145 [L1] Cache Allocate: addr = 64f data = 8f8e8d8c8b8a89888786858483828180
6286145 [L1] Cache hit from L2: addr = 64f, data = 8f
6286145 [TEST] CPU read @0x213
6286155 [L1] Cache miss: addr = 213
6286235 [L2] Cache miss: addr = 213
6287125 [MEM] Mem hit: addr = 64f, data = 40
6287135 [L2] Cache Allocate: addr = 213 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6287145 [L1] Cache Allocate: addr = 213 data = 5f5e5d5c5b5a59585756555453525150
6287145 [L1] Cache hit from L2: addr = 213, data = 53
6287145 [TEST] CPU read @0x72e
6287155 [L1] Cache miss: addr = 72e
6287235 [L2] Cache miss: addr = 72e
6288125 [MEM] Mem hit: addr = 213, data = 00
6288135 [L2] Cache Allocate: addr = 72e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6288145 [L1] Cache Allocate: addr = 72e data = 0f0e0d0c0b0a09080706050403020100
6288145 [L1] Cache hit from L2: addr = 72e, data = 0e
6288145 [TEST] CPU read @0x6c7
6288155 [L1] Cache miss: addr = 6c7
6288235 [L2] Cache hit: addr = 6c7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6288245 [L1] Cache Allocate: addr = 6c7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6288245 [L1] Cache hit from L2: addr = 6c7, data = a7
6288245 [TEST] CPU read @0x166
6288255 [L1] Cache miss: addr = 166
6288335 [L2] Cache hit: addr = 166, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6288345 [L1] Cache Allocate: addr = 166 data = 4f4e4d4c4b4a49484746454443424140
6288345 [L1] Cache hit from L2: addr = 166, data = 46
6288345 [TEST] CPU read @0x2d2
6288355 [L1] Cache miss: addr = 2d2
6288435 [L2] Cache miss: addr = 2d2
6289125 [MEM] Mem hit: addr = 72e, data = 20
6289135 [L2] Cache Allocate: addr = 2d2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6289145 [L1] Cache Allocate: addr = 2d2 data = 3f3e3d3c3b3a39383736353433323130
6289145 [L1] Cache hit from L2: addr = 2d2, data = 32
6289145 [TEST] CPU read @0x162
6289155 [L1] Cache hit: addr = 162, data = 42
6289165 [TEST] CPU read @0x3a9
6289175 [L1] Cache miss: addr = 3a9
6289235 [L2] Cache miss: addr = 3a9
6290125 [MEM] Mem hit: addr = 2d2, data = c0
6290135 [L2] Cache Allocate: addr = 3a9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6290145 [L1] Cache Allocate: addr = 3a9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6290145 [L1] Cache hit from L2: addr = 3a9, data = c9
6290145 [TEST] CPU read @0x73b
6290155 [L1] Cache miss: addr = 73b
6290235 [L2] Cache miss: addr = 73b
6291125 [MEM] Mem hit: addr = 3a9, data = a0
6291135 [L2] Cache Allocate: addr = 73b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6291145 [L1] Cache Allocate: addr = 73b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6291145 [L1] Cache hit from L2: addr = 73b, data = bb
6291145 [TEST] CPU read @0x0db
6291155 [L1] Cache miss: addr = 0db
6291235 [L2] Cache miss: addr = 0db
6292125 [MEM] Mem hit: addr = 73b, data = 20
6292135 [L2] Cache Allocate: addr = 0db data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6292145 [L1] Cache Allocate: addr = 0db data = 3f3e3d3c3b3a39383736353433323130
6292145 [L1] Cache hit from L2: addr = 0db, data = 3b
6292145 [TEST] CPU read @0x7a5
6292155 [L1] Cache miss: addr = 7a5
6292235 [L2] Cache miss: addr = 7a5
6293125 [MEM] Mem hit: addr = 0db, data = c0
6293135 [L2] Cache Allocate: addr = 7a5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6293145 [L1] Cache Allocate: addr = 7a5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6293145 [L1] Cache hit from L2: addr = 7a5, data = c5
6293145 [TEST] CPU read @0x167
6293155 [L1] Cache miss: addr = 167
6293235 [L2] Cache hit: addr = 167, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6293245 [L1] Cache Allocate: addr = 167 data = 4f4e4d4c4b4a49484746454443424140
6293245 [L1] Cache hit from L2: addr = 167, data = 47
6293245 [TEST] CPU read @0x61b
6293255 [L1] Cache miss: addr = 61b
6293335 [L2] Cache miss: addr = 61b
6294125 [MEM] Mem hit: addr = 7a5, data = a0
6294135 [L2] Cache Allocate: addr = 61b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6294145 [L1] Cache Allocate: addr = 61b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6294145 [L1] Cache hit from L2: addr = 61b, data = bb
6294145 [TEST] CPU read @0x7c8
6294155 [L1] Cache miss: addr = 7c8
6294235 [L2] Cache hit: addr = 7c8, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6294245 [L1] Cache Allocate: addr = 7c8 data = 4f4e4d4c4b4a49484746454443424140
6294245 [L1] Cache hit from L2: addr = 7c8, data = 48
6294245 [TEST] CPU read @0x2dd
6294255 [L1] Cache miss: addr = 2dd
6294335 [L2] Cache miss: addr = 2dd
6295125 [MEM] Mem hit: addr = 61b, data = 00
6295135 [L2] Cache Allocate: addr = 2dd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6295145 [L1] Cache Allocate: addr = 2dd data = 1f1e1d1c1b1a19181716151413121110
6295145 [L1] Cache hit from L2: addr = 2dd, data = 1d
6295145 [TEST] CPU read @0x60d
6295155 [L1] Cache miss: addr = 60d
6295235 [L2] Cache miss: addr = 60d
6296125 [MEM] Mem hit: addr = 2dd, data = c0
6296135 [L2] Cache Allocate: addr = 60d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6296145 [L1] Cache Allocate: addr = 60d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6296145 [L1] Cache hit from L2: addr = 60d, data = cd
6296145 [TEST] CPU read @0x124
6296155 [L1] Cache miss: addr = 124
6296235 [L2] Cache miss: addr = 124
6297125 [MEM] Mem hit: addr = 60d, data = 00
6297135 [L2] Cache Allocate: addr = 124 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6297145 [L1] Cache Allocate: addr = 124 data = 0f0e0d0c0b0a09080706050403020100
6297145 [L1] Cache hit from L2: addr = 124, data = 04
6297145 [TEST] CPU read @0x2db
6297155 [L1] Cache hit: addr = 2db, data = 1b
6297165 [TEST] CPU read @0x0dc
6297175 [L1] Cache miss: addr = 0dc
6297235 [L2] Cache miss: addr = 0dc
6298125 [MEM] Mem hit: addr = 124, data = 20
6298135 [L2] Cache Allocate: addr = 0dc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6298145 [L1] Cache Allocate: addr = 0dc data = 3f3e3d3c3b3a39383736353433323130
6298145 [L1] Cache hit from L2: addr = 0dc, data = 3c
6298145 [TEST] CPU read @0x091
6298155 [L1] Cache miss: addr = 091
6298235 [L2] Cache miss: addr = 091
6299125 [MEM] Mem hit: addr = 0dc, data = c0
6299135 [L2] Cache Allocate: addr = 091 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6299145 [L1] Cache Allocate: addr = 091 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6299145 [L1] Cache hit from L2: addr = 091, data = d1
6299145 [TEST] CPU read @0x6e1
6299155 [L1] Cache miss: addr = 6e1
6299235 [L2] Cache miss: addr = 6e1
6300125 [MEM] Mem hit: addr = 091, data = 80
6300135 [L2] Cache Allocate: addr = 6e1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6300145 [L1] Cache Allocate: addr = 6e1 data = 8f8e8d8c8b8a89888786858483828180
6300145 [L1] Cache hit from L2: addr = 6e1, data = 81
6300145 [TEST] CPU read @0x361
6300155 [L1] Cache hit: addr = 361, data = c1
6300165 [TEST] CPU read @0x53c
6300175 [L1] Cache miss: addr = 53c
6300235 [L2] Cache miss: addr = 53c
6301125 [MEM] Mem hit: addr = 6e1, data = e0
6301135 [L2] Cache Allocate: addr = 53c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6301145 [L1] Cache Allocate: addr = 53c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6301145 [L1] Cache hit from L2: addr = 53c, data = fc
6301145 [TEST] CPU read @0x236
6301155 [L1] Cache miss: addr = 236
6301235 [L2] Cache hit: addr = 236, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6301245 [L1] Cache Allocate: addr = 236 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6301245 [L1] Cache hit from L2: addr = 236, data = e6
6301245 [TEST] CPU read @0x7e6
6301255 [L1] Cache miss: addr = 7e6
6301335 [L2] Cache miss: addr = 7e6
6302125 [MEM] Mem hit: addr = 53c, data = 20
6302135 [L2] Cache Allocate: addr = 7e6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6302145 [L1] Cache Allocate: addr = 7e6 data = 2f2e2d2c2b2a29282726252423222120
6302145 [L1] Cache hit from L2: addr = 7e6, data = 26
6302145 [TEST] CPU read @0x759
6302155 [L1] Cache miss: addr = 759
6302235 [L2] Cache miss: addr = 759
6303125 [MEM] Mem hit: addr = 7e6, data = e0
6303135 [L2] Cache Allocate: addr = 759 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6303145 [L1] Cache Allocate: addr = 759 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6303145 [L1] Cache hit from L2: addr = 759, data = f9
6303145 [TEST] CPU read @0x42c
6303155 [L1] Cache miss: addr = 42c
6303235 [L2] Cache miss: addr = 42c
6304125 [MEM] Mem hit: addr = 759, data = 40
6304135 [L2] Cache Allocate: addr = 42c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6304145 [L1] Cache Allocate: addr = 42c data = 4f4e4d4c4b4a49484746454443424140
6304145 [L1] Cache hit from L2: addr = 42c, data = 4c
6304145 [TEST] CPU read @0x0fc
6304155 [L1] Cache miss: addr = 0fc
6304235 [L2] Cache miss: addr = 0fc
6305125 [MEM] Mem hit: addr = 42c, data = 20
6305135 [L2] Cache Allocate: addr = 0fc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6305145 [L1] Cache Allocate: addr = 0fc data = 3f3e3d3c3b3a39383736353433323130
6305145 [L1] Cache hit from L2: addr = 0fc, data = 3c
6305145 [TEST] CPU read @0x0b4
6305155 [L1] Cache miss: addr = 0b4
6305235 [L2] Cache miss: addr = 0b4
6306125 [MEM] Mem hit: addr = 0fc, data = e0
6306135 [L2] Cache Allocate: addr = 0b4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6306145 [L1] Cache Allocate: addr = 0b4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6306145 [L1] Cache hit from L2: addr = 0b4, data = f4
6306145 [TEST] CPU read @0x5e3
6306155 [L1] Cache miss: addr = 5e3
6306235 [L2] Cache miss: addr = 5e3
6307125 [MEM] Mem hit: addr = 0b4, data = a0
6307135 [L2] Cache Allocate: addr = 5e3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6307145 [L1] Cache Allocate: addr = 5e3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6307145 [L1] Cache hit from L2: addr = 5e3, data = a3
6307145 [TEST] CPU read @0x448
6307155 [L1] Cache miss: addr = 448
6307235 [L2] Cache miss: addr = 448
6308125 [MEM] Mem hit: addr = 5e3, data = e0
6308135 [L2] Cache Allocate: addr = 448 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6308145 [L1] Cache Allocate: addr = 448 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6308145 [L1] Cache hit from L2: addr = 448, data = e8
6308145 [TEST] CPU read @0x765
6308155 [L1] Cache miss: addr = 765
6308235 [L2] Cache miss: addr = 765
6309125 [MEM] Mem hit: addr = 448, data = 40
6309135 [L2] Cache Allocate: addr = 765 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6309145 [L1] Cache Allocate: addr = 765 data = 4f4e4d4c4b4a49484746454443424140
6309145 [L1] Cache hit from L2: addr = 765, data = 45
6309145 [TEST] CPU read @0x7ce
6309155 [L1] Cache miss: addr = 7ce
6309235 [L2] Cache hit: addr = 7ce, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6309245 [L1] Cache Allocate: addr = 7ce data = 4f4e4d4c4b4a49484746454443424140
6309245 [L1] Cache hit from L2: addr = 7ce, data = 4e
6309245 [TEST] CPU read @0x066
6309255 [L1] Cache miss: addr = 066
6309335 [L2] Cache miss: addr = 066
6310125 [MEM] Mem hit: addr = 765, data = 60
6310135 [L2] Cache Allocate: addr = 066 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6310145 [L1] Cache Allocate: addr = 066 data = 6f6e6d6c6b6a69686766656463626160
6310145 [L1] Cache hit from L2: addr = 066, data = 66
6310145 [TEST] CPU read @0x61b
6310155 [L1] Cache miss: addr = 61b
6310235 [L2] Cache miss: addr = 61b
6311125 [MEM] Mem hit: addr = 066, data = 60
6311135 [L2] Cache Allocate: addr = 61b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6311145 [L1] Cache Allocate: addr = 61b data = 7f7e7d7c7b7a79787776757473727170
6311145 [L1] Cache hit from L2: addr = 61b, data = 7b
6311145 [TEST] CPU read @0x741
6311155 [L1] Cache miss: addr = 741
6311235 [L2] Cache miss: addr = 741
6312125 [MEM] Mem hit: addr = 61b, data = 00
6312135 [L2] Cache Allocate: addr = 741 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6312145 [L1] Cache Allocate: addr = 741 data = 0f0e0d0c0b0a09080706050403020100
6312145 [L1] Cache hit from L2: addr = 741, data = 01
6312145 [TEST] CPU read @0x64d
6312155 [L1] Cache miss: addr = 64d
6312235 [L2] Cache miss: addr = 64d
6313125 [MEM] Mem hit: addr = 741, data = 40
6313135 [L2] Cache Allocate: addr = 64d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6313145 [L1] Cache Allocate: addr = 64d data = 4f4e4d4c4b4a49484746454443424140
6313145 [L1] Cache hit from L2: addr = 64d, data = 4d
6313145 [TEST] CPU read @0x4ed
6313155 [L1] Cache miss: addr = 4ed
6313235 [L2] Cache hit: addr = 4ed, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6313245 [L1] Cache Allocate: addr = 4ed data = 8f8e8d8c8b8a89888786858483828180
6313245 [L1] Cache hit from L2: addr = 4ed, data = 8d
6313245 [TEST] CPU read @0x75d
6313255 [L1] Cache miss: addr = 75d
6313335 [L2] Cache miss: addr = 75d
6314125 [MEM] Mem hit: addr = 64d, data = 40
6314135 [L2] Cache Allocate: addr = 75d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6314145 [L1] Cache Allocate: addr = 75d data = 5f5e5d5c5b5a59585756555453525150
6314145 [L1] Cache hit from L2: addr = 75d, data = 5d
6314145 [TEST] CPU read @0x0b7
6314155 [L1] Cache miss: addr = 0b7
6314235 [L2] Cache miss: addr = 0b7
6315125 [MEM] Mem hit: addr = 75d, data = 40
6315135 [L2] Cache Allocate: addr = 0b7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6315145 [L1] Cache Allocate: addr = 0b7 data = 5f5e5d5c5b5a59585756555453525150
6315145 [L1] Cache hit from L2: addr = 0b7, data = 57
6315145 [TEST] CPU read @0x2cc
6315155 [L1] Cache miss: addr = 2cc
6315235 [L2] Cache miss: addr = 2cc
6316125 [MEM] Mem hit: addr = 0b7, data = a0
6316135 [L2] Cache Allocate: addr = 2cc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6316145 [L1] Cache Allocate: addr = 2cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6316145 [L1] Cache hit from L2: addr = 2cc, data = ac
6316145 [TEST] CPU read @0x1af
6316155 [L1] Cache miss: addr = 1af
6316235 [L2] Cache miss: addr = 1af
6317125 [MEM] Mem hit: addr = 2cc, data = c0
6317135 [L2] Cache Allocate: addr = 1af data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6317145 [L1] Cache Allocate: addr = 1af data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6317145 [L1] Cache hit from L2: addr = 1af, data = cf
6317145 [TEST] CPU read @0x185
6317155 [L1] Cache miss: addr = 185
6317235 [L2] Cache miss: addr = 185
6318125 [MEM] Mem hit: addr = 1af, data = a0
6318135 [L2] Cache Allocate: addr = 185 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6318145 [L1] Cache Allocate: addr = 185 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6318145 [L1] Cache hit from L2: addr = 185, data = a5
6318145 [TEST] CPU read @0x448
6318155 [L1] Cache miss: addr = 448
6318235 [L2] Cache miss: addr = 448
6319125 [MEM] Mem hit: addr = 185, data = 80
6319135 [L2] Cache Allocate: addr = 448 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6319145 [L1] Cache Allocate: addr = 448 data = 8f8e8d8c8b8a89888786858483828180
6319145 [L1] Cache hit from L2: addr = 448, data = 88
6319145 [TEST] CPU read @0x009
6319155 [L1] Cache miss: addr = 009
6319235 [L2] Cache miss: addr = 009
6320125 [MEM] Mem hit: addr = 448, data = 40
6320135 [L2] Cache Allocate: addr = 009 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6320145 [L1] Cache Allocate: addr = 009 data = 4f4e4d4c4b4a49484746454443424140
6320145 [L1] Cache hit from L2: addr = 009, data = 49
6320145 [TEST] CPU read @0x73b
6320155 [L1] Cache miss: addr = 73b
6320235 [L2] Cache miss: addr = 73b
6321125 [MEM] Mem hit: addr = 009, data = 00
6321135 [L2] Cache Allocate: addr = 73b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6321145 [L1] Cache Allocate: addr = 73b data = 1f1e1d1c1b1a19181716151413121110
6321145 [L1] Cache hit from L2: addr = 73b, data = 1b
6321145 [TEST] CPU read @0x2cb
6321155 [L1] Cache miss: addr = 2cb
6321235 [L2] Cache miss: addr = 2cb
6322125 [MEM] Mem hit: addr = 73b, data = 20
6322135 [L2] Cache Allocate: addr = 2cb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6322145 [L1] Cache Allocate: addr = 2cb data = 2f2e2d2c2b2a29282726252423222120
6322145 [L1] Cache hit from L2: addr = 2cb, data = 2b
6322145 [TEST] CPU read @0x002
6322155 [L1] Cache miss: addr = 002
6322235 [L2] Cache miss: addr = 002
6323125 [MEM] Mem hit: addr = 2cb, data = c0
6323135 [L2] Cache Allocate: addr = 002 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6323145 [L1] Cache Allocate: addr = 002 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6323145 [L1] Cache hit from L2: addr = 002, data = c2
6323145 [TEST] CPU read @0x209
6323155 [L1] Cache miss: addr = 209
6323235 [L2] Cache miss: addr = 209
6324125 [MEM] Mem hit: addr = 002, data = 00
6324135 [L2] Cache Allocate: addr = 209 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6324145 [L1] Cache Allocate: addr = 209 data = 0f0e0d0c0b0a09080706050403020100
6324145 [L1] Cache hit from L2: addr = 209, data = 09
6324145 [TEST] CPU read @0x03a
6324155 [L1] Cache miss: addr = 03a
6324235 [L2] Cache miss: addr = 03a
6325125 [MEM] Mem hit: addr = 209, data = 00
6325135 [L2] Cache Allocate: addr = 03a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6325145 [L1] Cache Allocate: addr = 03a data = 1f1e1d1c1b1a19181716151413121110
6325145 [L1] Cache hit from L2: addr = 03a, data = 1a
6325145 [TEST] CPU read @0x62c
6325155 [L1] Cache miss: addr = 62c
6325235 [L2] Cache miss: addr = 62c
6326125 [MEM] Mem hit: addr = 03a, data = 20
6326135 [L2] Cache Allocate: addr = 62c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6326145 [L1] Cache Allocate: addr = 62c data = 2f2e2d2c2b2a29282726252423222120
6326145 [L1] Cache hit from L2: addr = 62c, data = 2c
6326145 [TEST] CPU read @0x199
6326155 [L1] Cache miss: addr = 199
6326235 [L2] Cache miss: addr = 199
6327125 [MEM] Mem hit: addr = 62c, data = 20
6327135 [L2] Cache Allocate: addr = 199 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6327145 [L1] Cache Allocate: addr = 199 data = 3f3e3d3c3b3a39383736353433323130
6327145 [L1] Cache hit from L2: addr = 199, data = 39
6327145 [TEST] CPU read @0x428
6327155 [L1] Cache miss: addr = 428
6327235 [L2] Cache miss: addr = 428
6328125 [MEM] Mem hit: addr = 199, data = 80
6328135 [L2] Cache Allocate: addr = 428 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6328145 [L1] Cache Allocate: addr = 428 data = 8f8e8d8c8b8a89888786858483828180
6328145 [L1] Cache hit from L2: addr = 428, data = 88
6328145 [TEST] CPU read @0x54f
6328155 [L1] Cache miss: addr = 54f
6328235 [L2] Cache hit: addr = 54f, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6328245 [L1] Cache Allocate: addr = 54f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6328245 [L1] Cache hit from L2: addr = 54f, data = cf
6328245 [TEST] CPU read @0x28f
6328255 [L1] Cache miss: addr = 28f
6328335 [L2] Cache miss: addr = 28f
6329125 [MEM] Mem hit: addr = 428, data = 20
6329135 [L2] Cache Allocate: addr = 28f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6329145 [L1] Cache Allocate: addr = 28f data = 2f2e2d2c2b2a29282726252423222120
6329145 [L1] Cache hit from L2: addr = 28f, data = 2f
6329145 [TEST] CPU read @0x09b
6329155 [L1] Cache miss: addr = 09b
6329235 [L2] Cache miss: addr = 09b
6330125 [MEM] Mem hit: addr = 28f, data = 80
6330135 [L2] Cache Allocate: addr = 09b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6330145 [L1] Cache Allocate: addr = 09b data = 9f9e9d9c9b9a99989796959493929190
6330145 [L1] Cache hit from L2: addr = 09b, data = 9b
6330145 [TEST] CPU read @0x3d6
6330155 [L1] Cache miss: addr = 3d6
6330235 [L2] Cache miss: addr = 3d6
6331125 [MEM] Mem hit: addr = 09b, data = 80
6331135 [L2] Cache Allocate: addr = 3d6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6331145 [L1] Cache Allocate: addr = 3d6 data = 9f9e9d9c9b9a99989796959493929190
6331145 [L1] Cache hit from L2: addr = 3d6, data = 96
6331145 [TEST] CPU read @0x6f8
6331155 [L1] Cache miss: addr = 6f8
6331235 [L2] Cache miss: addr = 6f8
6332125 [MEM] Mem hit: addr = 3d6, data = c0
6332135 [L2] Cache Allocate: addr = 6f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6332145 [L1] Cache Allocate: addr = 6f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6332145 [L1] Cache hit from L2: addr = 6f8, data = d8
6332145 [TEST] CPU read @0x09e
6332155 [L1] Cache miss: addr = 09e
6332235 [L2] Cache miss: addr = 09e
6333125 [MEM] Mem hit: addr = 6f8, data = e0
6333135 [L2] Cache Allocate: addr = 09e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6333145 [L1] Cache Allocate: addr = 09e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6333145 [L1] Cache hit from L2: addr = 09e, data = fe
6333145 [TEST] CPU read @0x589
6333155 [L1] Cache miss: addr = 589
6333235 [L2] Cache miss: addr = 589
6334125 [MEM] Mem hit: addr = 09e, data = 80
6334135 [L2] Cache Allocate: addr = 589 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6334145 [L1] Cache Allocate: addr = 589 data = 8f8e8d8c8b8a89888786858483828180
6334145 [L1] Cache hit from L2: addr = 589, data = 89
6334145 [TEST] CPU read @0x372
6334155 [L1] Cache hit: addr = 372, data = c2
6334165 [TEST] CPU read @0x2f9
6334175 [L1] Cache miss: addr = 2f9
6334235 [L2] Cache hit: addr = 2f9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6334245 [L1] Cache Allocate: addr = 2f9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6334245 [L1] Cache hit from L2: addr = 2f9, data = c9
6334245 [TEST] CPU read @0x66c
6334255 [L1] Cache miss: addr = 66c
6334335 [L2] Cache miss: addr = 66c
6335125 [MEM] Mem hit: addr = 589, data = 80
6335135 [L2] Cache Allocate: addr = 66c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6335145 [L1] Cache Allocate: addr = 66c data = 8f8e8d8c8b8a89888786858483828180
6335145 [L1] Cache hit from L2: addr = 66c, data = 8c
6335145 [TEST] CPU read @0x1ee
6335155 [L1] Cache miss: addr = 1ee
6335235 [L2] Cache miss: addr = 1ee
6336125 [MEM] Mem hit: addr = 66c, data = 60
6336135 [L2] Cache Allocate: addr = 1ee data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6336145 [L1] Cache Allocate: addr = 1ee data = 6f6e6d6c6b6a69686766656463626160
6336145 [L1] Cache hit from L2: addr = 1ee, data = 6e
6336145 [TEST] CPU read @0x003
6336155 [L1] Cache miss: addr = 003
6336235 [L2] Cache miss: addr = 003
6337125 [MEM] Mem hit: addr = 1ee, data = e0
6337135 [L2] Cache Allocate: addr = 003 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6337145 [L1] Cache Allocate: addr = 003 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6337145 [L1] Cache hit from L2: addr = 003, data = e3
6337145 [TEST] CPU read @0x440
6337155 [L1] Cache miss: addr = 440
6337235 [L2] Cache miss: addr = 440
6338125 [MEM] Mem hit: addr = 003, data = 00
6338135 [L2] Cache Allocate: addr = 440 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6338145 [L1] Cache Allocate: addr = 440 data = 0f0e0d0c0b0a09080706050403020100
6338145 [L1] Cache hit from L2: addr = 440, data = 00
6338145 [TEST] CPU read @0x581
6338155 [L1] Cache miss: addr = 581
6338235 [L2] Cache miss: addr = 581
6339125 [MEM] Mem hit: addr = 440, data = 40
6339135 [L2] Cache Allocate: addr = 581 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6339145 [L1] Cache Allocate: addr = 581 data = 4f4e4d4c4b4a49484746454443424140
6339145 [L1] Cache hit from L2: addr = 581, data = 41
6339145 [TEST] CPU read @0x74c
6339155 [L1] Cache miss: addr = 74c
6339235 [L2] Cache miss: addr = 74c
6340125 [MEM] Mem hit: addr = 581, data = 80
6340135 [L2] Cache Allocate: addr = 74c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6340145 [L1] Cache Allocate: addr = 74c data = 8f8e8d8c8b8a89888786858483828180
6340145 [L1] Cache hit from L2: addr = 74c, data = 8c
6340145 [TEST] CPU read @0x43a
6340155 [L1] Cache miss: addr = 43a
6340235 [L2] Cache miss: addr = 43a
6341125 [MEM] Mem hit: addr = 74c, data = 40
6341135 [L2] Cache Allocate: addr = 43a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6341145 [L1] Cache Allocate: addr = 43a data = 5f5e5d5c5b5a59585756555453525150
6341145 [L1] Cache hit from L2: addr = 43a, data = 5a
6341145 [TEST] CPU read @0x1bc
6341155 [L1] Cache miss: addr = 1bc
6341235 [L2] Cache miss: addr = 1bc
6342125 [MEM] Mem hit: addr = 43a, data = 20
6342135 [L2] Cache Allocate: addr = 1bc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6342145 [L1] Cache Allocate: addr = 1bc data = 3f3e3d3c3b3a39383736353433323130
6342145 [L1] Cache hit from L2: addr = 1bc, data = 3c
6342145 [TEST] CPU read @0x366
6342155 [L1] Cache hit: addr = 366, data = c6
6342165 [TEST] CPU read @0x7ff
6342175 [L1] Cache miss: addr = 7ff
6342235 [L2] Cache miss: addr = 7ff
6343125 [MEM] Mem hit: addr = 1bc, data = a0
6343135 [L2] Cache Allocate: addr = 7ff data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6343145 [L1] Cache Allocate: addr = 7ff data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6343145 [L1] Cache hit from L2: addr = 7ff, data = bf
6343145 [TEST] CPU read @0x68d
6343155 [L1] Cache miss: addr = 68d
6343235 [L2] Cache miss: addr = 68d
6344125 [MEM] Mem hit: addr = 7ff, data = e0
6344135 [L2] Cache Allocate: addr = 68d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6344145 [L1] Cache Allocate: addr = 68d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6344145 [L1] Cache hit from L2: addr = 68d, data = ed
6344145 [TEST] CPU read @0x022
6344155 [L1] Cache miss: addr = 022
6344235 [L2] Cache miss: addr = 022
6345125 [MEM] Mem hit: addr = 68d, data = 80
6345135 [L2] Cache Allocate: addr = 022 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6345145 [L1] Cache Allocate: addr = 022 data = 8f8e8d8c8b8a89888786858483828180
6345145 [L1] Cache hit from L2: addr = 022, data = 82
6345145 [TEST] CPU read @0x440
6345155 [L1] Cache miss: addr = 440
6345235 [L2] Cache miss: addr = 440
6346125 [MEM] Mem hit: addr = 022, data = 20
6346135 [L2] Cache Allocate: addr = 440 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6346145 [L1] Cache Allocate: addr = 440 data = 2f2e2d2c2b2a29282726252423222120
6346145 [L1] Cache hit from L2: addr = 440, data = 20
6346145 [TEST] CPU read @0x0df
6346155 [L1] Cache miss: addr = 0df
6346235 [L2] Cache miss: addr = 0df
6347125 [MEM] Mem hit: addr = 440, data = 40
6347135 [L2] Cache Allocate: addr = 0df data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6347145 [L1] Cache Allocate: addr = 0df data = 5f5e5d5c5b5a59585756555453525150
6347145 [L1] Cache hit from L2: addr = 0df, data = 5f
6347145 [TEST] CPU read @0x3c0
6347155 [L1] Cache miss: addr = 3c0
6347235 [L2] Cache miss: addr = 3c0
6348125 [MEM] Mem hit: addr = 0df, data = c0
6348135 [L2] Cache Allocate: addr = 3c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6348145 [L1] Cache Allocate: addr = 3c0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6348145 [L1] Cache hit from L2: addr = 3c0, data = c0
6348145 [TEST] CPU read @0x415
6348155 [L1] Cache miss: addr = 415
6348235 [L2] Cache miss: addr = 415
6349125 [MEM] Mem hit: addr = 3c0, data = c0
6349135 [L2] Cache Allocate: addr = 415 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6349145 [L1] Cache Allocate: addr = 415 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6349145 [L1] Cache hit from L2: addr = 415, data = d5
6349145 [TEST] CPU read @0x4a1
6349155 [L1] Cache miss: addr = 4a1
6349235 [L2] Cache miss: addr = 4a1
6350125 [MEM] Mem hit: addr = 415, data = 00
6350135 [L2] Cache Allocate: addr = 4a1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6350145 [L1] Cache Allocate: addr = 4a1 data = 0f0e0d0c0b0a09080706050403020100
6350145 [L1] Cache hit from L2: addr = 4a1, data = 01
6350145 [TEST] CPU read @0x3ca
6350155 [L1] Cache miss: addr = 3ca
6350235 [L2] Cache miss: addr = 3ca
6351125 [MEM] Mem hit: addr = 4a1, data = a0
6351135 [L2] Cache Allocate: addr = 3ca data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6351145 [L1] Cache Allocate: addr = 3ca data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6351145 [L1] Cache hit from L2: addr = 3ca, data = aa
6351145 [TEST] CPU read @0x2b8
6351155 [L1] Cache miss: addr = 2b8
6351235 [L2] Cache miss: addr = 2b8
6352125 [MEM] Mem hit: addr = 3ca, data = c0
6352135 [L2] Cache Allocate: addr = 2b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6352145 [L1] Cache Allocate: addr = 2b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6352145 [L1] Cache hit from L2: addr = 2b8, data = d8
6352145 [TEST] CPU read @0x5a3
6352155 [L1] Cache miss: addr = 5a3
6352235 [L2] Cache hit: addr = 5a3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6352245 [L1] Cache Allocate: addr = 5a3 data = 8f8e8d8c8b8a89888786858483828180
6352245 [L1] Cache hit from L2: addr = 5a3, data = 83
6352245 [TEST] CPU read @0x716
6352255 [L1] Cache miss: addr = 716
6352335 [L2] Cache miss: addr = 716
6353125 [MEM] Mem hit: addr = 2b8, data = a0
6353135 [L2] Cache Allocate: addr = 716 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6353145 [L1] Cache Allocate: addr = 716 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6353145 [L1] Cache hit from L2: addr = 716, data = b6
6353145 [TEST] CPU read @0x0dc
6353155 [L1] Cache miss: addr = 0dc
6353235 [L2] Cache miss: addr = 0dc
6354125 [MEM] Mem hit: addr = 716, data = 00
6354135 [L2] Cache Allocate: addr = 0dc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6354145 [L1] Cache Allocate: addr = 0dc data = 1f1e1d1c1b1a19181716151413121110
6354145 [L1] Cache hit from L2: addr = 0dc, data = 1c
6354145 [TEST] CPU read @0x3f5
6354155 [L1] Cache hit: addr = 3f5, data = 75
6354165 [TEST] CPU read @0x1a3
6354175 [L1] Cache miss: addr = 1a3
6354235 [L2] Cache miss: addr = 1a3
6355125 [MEM] Mem hit: addr = 0dc, data = c0
6355135 [L2] Cache Allocate: addr = 1a3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6355145 [L1] Cache Allocate: addr = 1a3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6355145 [L1] Cache hit from L2: addr = 1a3, data = c3
6355145 [TEST] CPU read @0x198
6355155 [L1] Cache miss: addr = 198
6355235 [L2] Cache miss: addr = 198
6356125 [MEM] Mem hit: addr = 1a3, data = a0
6356135 [L2] Cache Allocate: addr = 198 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6356145 [L1] Cache Allocate: addr = 198 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6356145 [L1] Cache hit from L2: addr = 198, data = b8
6356145 [TEST] CPU read @0x781
6356155 [L1] Cache miss: addr = 781
6356235 [L2] Cache miss: addr = 781
6357125 [MEM] Mem hit: addr = 198, data = 80
6357135 [L2] Cache Allocate: addr = 781 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6357145 [L1] Cache Allocate: addr = 781 data = 8f8e8d8c8b8a89888786858483828180
6357145 [L1] Cache hit from L2: addr = 781, data = 81
6357145 [TEST] CPU read @0x07c
6357155 [L1] Cache miss: addr = 07c
6357235 [L2] Cache miss: addr = 07c
6358125 [MEM] Mem hit: addr = 781, data = 80
6358135 [L2] Cache Allocate: addr = 07c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6358145 [L1] Cache Allocate: addr = 07c data = 9f9e9d9c9b9a99989796959493929190
6358145 [L1] Cache hit from L2: addr = 07c, data = 9c
6358145 [TEST] CPU read @0x0cf
6358155 [L1] Cache miss: addr = 0cf
6358235 [L2] Cache miss: addr = 0cf
6359125 [MEM] Mem hit: addr = 07c, data = 60
6359135 [L2] Cache Allocate: addr = 0cf data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6359145 [L1] Cache Allocate: addr = 0cf data = 6f6e6d6c6b6a69686766656463626160
6359145 [L1] Cache hit from L2: addr = 0cf, data = 6f
6359145 [TEST] CPU read @0x475
6359155 [L1] Cache miss: addr = 475
6359235 [L2] Cache miss: addr = 475
6360125 [MEM] Mem hit: addr = 0cf, data = c0
6360135 [L2] Cache Allocate: addr = 475 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6360145 [L1] Cache Allocate: addr = 475 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6360145 [L1] Cache hit from L2: addr = 475, data = d5
6360145 [TEST] CPU read @0x026
6360155 [L1] Cache miss: addr = 026
6360235 [L2] Cache miss: addr = 026
6361125 [MEM] Mem hit: addr = 475, data = 60
6361135 [L2] Cache Allocate: addr = 026 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6361145 [L1] Cache Allocate: addr = 026 data = 6f6e6d6c6b6a69686766656463626160
6361145 [L1] Cache hit from L2: addr = 026, data = 66
6361145 [TEST] CPU read @0x59d
6361155 [L1] Cache miss: addr = 59d
6361235 [L2] Cache miss: addr = 59d
6362125 [MEM] Mem hit: addr = 026, data = 20
6362135 [L2] Cache Allocate: addr = 59d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6362145 [L1] Cache Allocate: addr = 59d data = 3f3e3d3c3b3a39383736353433323130
6362145 [L1] Cache hit from L2: addr = 59d, data = 3d
6362145 [TEST] CPU read @0x22e
6362155 [L1] Cache hit: addr = 22e, data = ee
6362165 [TEST] CPU read @0x7ba
6362175 [L1] Cache miss: addr = 7ba
6362235 [L2] Cache miss: addr = 7ba
6363125 [MEM] Mem hit: addr = 59d, data = 80
6363135 [L2] Cache Allocate: addr = 7ba data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6363145 [L1] Cache Allocate: addr = 7ba data = 9f9e9d9c9b9a99989796959493929190
6363145 [L1] Cache hit from L2: addr = 7ba, data = 9a
6363145 [TEST] CPU read @0x2ae
6363155 [L1] Cache miss: addr = 2ae
6363235 [L2] Cache miss: addr = 2ae
6364125 [MEM] Mem hit: addr = 7ba, data = a0
6364135 [L2] Cache Allocate: addr = 2ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6364145 [L1] Cache Allocate: addr = 2ae data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6364145 [L1] Cache hit from L2: addr = 2ae, data = ae
6364145 [TEST] CPU read @0x05a
6364155 [L1] Cache miss: addr = 05a
6364235 [L2] Cache miss: addr = 05a
6365125 [MEM] Mem hit: addr = 2ae, data = a0
6365135 [L2] Cache Allocate: addr = 05a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6365145 [L1] Cache Allocate: addr = 05a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6365145 [L1] Cache hit from L2: addr = 05a, data = ba
6365145 [TEST] CPU read @0x3b3
6365155 [L1] Cache miss: addr = 3b3
6365235 [L2] Cache miss: addr = 3b3
6366125 [MEM] Mem hit: addr = 05a, data = 40
6366135 [L2] Cache Allocate: addr = 3b3 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6366145 [L1] Cache Allocate: addr = 3b3 data = 5f5e5d5c5b5a59585756555453525150
6366145 [L1] Cache hit from L2: addr = 3b3, data = 53
6366145 [TEST] CPU read @0x5d5
6366155 [L1] Cache miss: addr = 5d5
6366235 [L2] Cache hit: addr = 5d5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6366245 [L1] Cache Allocate: addr = 5d5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6366245 [L1] Cache hit from L2: addr = 5d5, data = a5
6366245 [TEST] CPU read @0x77b
6366255 [L1] Cache miss: addr = 77b
6366335 [L2] Cache miss: addr = 77b
6367125 [MEM] Mem hit: addr = 3b3, data = a0
6367135 [L2] Cache Allocate: addr = 77b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6367145 [L1] Cache Allocate: addr = 77b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6367145 [L1] Cache hit from L2: addr = 77b, data = bb
6367145 [TEST] CPU read @0x4d4
6367155 [L1] Cache miss: addr = 4d4
6367235 [L2] Cache hit: addr = 4d4, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6367245 [L1] Cache Allocate: addr = 4d4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6367245 [L1] Cache hit from L2: addr = 4d4, data = e4
6367245 [TEST] CPU read @0x38f
6367255 [L1] Cache miss: addr = 38f
6367335 [L2] Cache miss: addr = 38f
6368125 [MEM] Mem hit: addr = 77b, data = 60
6368135 [L2] Cache Allocate: addr = 38f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6368145 [L1] Cache Allocate: addr = 38f data = 6f6e6d6c6b6a69686766656463626160
6368145 [L1] Cache hit from L2: addr = 38f, data = 6f
6368145 [TEST] CPU read @0x164
6368155 [L1] Cache miss: addr = 164
6368235 [L2] Cache hit: addr = 164, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6368245 [L1] Cache Allocate: addr = 164 data = 4f4e4d4c4b4a49484746454443424140
6368245 [L1] Cache hit from L2: addr = 164, data = 44
6368245 [TEST] CPU read @0x42c
6368255 [L1] Cache miss: addr = 42c
6368335 [L2] Cache miss: addr = 42c
6369125 [MEM] Mem hit: addr = 38f, data = 80
6369135 [L2] Cache Allocate: addr = 42c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6369145 [L1] Cache Allocate: addr = 42c data = 8f8e8d8c8b8a89888786858483828180
6369145 [L1] Cache hit from L2: addr = 42c, data = 8c
6369145 [TEST] CPU read @0x58f
6369155 [L1] Cache miss: addr = 58f
6369235 [L2] Cache miss: addr = 58f
6370125 [MEM] Mem hit: addr = 42c, data = 20
6370135 [L2] Cache Allocate: addr = 58f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6370145 [L1] Cache Allocate: addr = 58f data = 2f2e2d2c2b2a29282726252423222120
6370145 [L1] Cache hit from L2: addr = 58f, data = 2f
6370145 [TEST] CPU read @0x234
6370155 [L1] Cache miss: addr = 234
6370235 [L2] Cache hit: addr = 234, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6370245 [L1] Cache Allocate: addr = 234 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6370245 [L1] Cache hit from L2: addr = 234, data = e4
6370245 [TEST] CPU read @0x1e0
6370255 [L1] Cache miss: addr = 1e0
6370335 [L2] Cache miss: addr = 1e0
6371125 [MEM] Mem hit: addr = 58f, data = 80
6371135 [L2] Cache Allocate: addr = 1e0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6371145 [L1] Cache Allocate: addr = 1e0 data = 8f8e8d8c8b8a89888786858483828180
6371145 [L1] Cache hit from L2: addr = 1e0, data = 80
6371145 [TEST] CPU read @0x4de
6371155 [L1] Cache miss: addr = 4de
6371235 [L2] Cache hit: addr = 4de, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6371245 [L1] Cache Allocate: addr = 4de data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6371245 [L1] Cache hit from L2: addr = 4de, data = ee
6371245 [TEST] CPU read @0x5ed
6371255 [L1] Cache miss: addr = 5ed
6371335 [L2] Cache miss: addr = 5ed
6372125 [MEM] Mem hit: addr = 1e0, data = e0
6372135 [L2] Cache Allocate: addr = 5ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6372145 [L1] Cache Allocate: addr = 5ed data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6372145 [L1] Cache hit from L2: addr = 5ed, data = ed
6372145 [TEST] CPU read @0x274
6372155 [L1] Cache miss: addr = 274
6372235 [L2] Cache miss: addr = 274
6373125 [MEM] Mem hit: addr = 5ed, data = e0
6373135 [L2] Cache Allocate: addr = 274 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6373145 [L1] Cache Allocate: addr = 274 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6373145 [L1] Cache hit from L2: addr = 274, data = f4
6373145 [TEST] CPU read @0x63b
6373155 [L1] Cache miss: addr = 63b
6373235 [L2] Cache miss: addr = 63b
6374125 [MEM] Mem hit: addr = 274, data = 60
6374135 [L2] Cache Allocate: addr = 63b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6374145 [L1] Cache Allocate: addr = 63b data = 7f7e7d7c7b7a79787776757473727170
6374145 [L1] Cache hit from L2: addr = 63b, data = 7b
6374145 [TEST] CPU read @0x40c
6374155 [L1] Cache miss: addr = 40c
6374235 [L2] Cache miss: addr = 40c
6375125 [MEM] Mem hit: addr = 63b, data = 20
6375135 [L2] Cache Allocate: addr = 40c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6375145 [L1] Cache Allocate: addr = 40c data = 2f2e2d2c2b2a29282726252423222120
6375145 [L1] Cache hit from L2: addr = 40c, data = 2c
6375145 [TEST] CPU read @0x2a9
6375155 [L1] Cache miss: addr = 2a9
6375235 [L2] Cache miss: addr = 2a9
6376125 [MEM] Mem hit: addr = 40c, data = 00
6376135 [L2] Cache Allocate: addr = 2a9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6376145 [L1] Cache Allocate: addr = 2a9 data = 0f0e0d0c0b0a09080706050403020100
6376145 [L1] Cache hit from L2: addr = 2a9, data = 09
6376145 [TEST] CPU read @0x2c4
6376155 [L1] Cache miss: addr = 2c4
6376235 [L2] Cache miss: addr = 2c4
6377125 [MEM] Mem hit: addr = 2a9, data = a0
6377135 [L2] Cache Allocate: addr = 2c4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6377145 [L1] Cache Allocate: addr = 2c4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6377145 [L1] Cache hit from L2: addr = 2c4, data = a4
6377145 [TEST] CPU read @0x7f8
6377155 [L1] Cache miss: addr = 7f8
6377235 [L2] Cache miss: addr = 7f8
6378125 [MEM] Mem hit: addr = 2c4, data = c0
6378135 [L2] Cache Allocate: addr = 7f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6378145 [L1] Cache Allocate: addr = 7f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6378145 [L1] Cache hit from L2: addr = 7f8, data = d8
6378145 [TEST] CPU read @0x0ea
6378155 [L1] Cache miss: addr = 0ea
6378235 [L2] Cache miss: addr = 0ea
6379125 [MEM] Mem hit: addr = 7f8, data = e0
6379135 [L2] Cache Allocate: addr = 0ea data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6379145 [L1] Cache Allocate: addr = 0ea data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6379145 [L1] Cache hit from L2: addr = 0ea, data = ea
6379145 [TEST] CPU read @0x0bb
6379155 [L1] Cache miss: addr = 0bb
6379235 [L2] Cache miss: addr = 0bb
6380125 [MEM] Mem hit: addr = 0ea, data = e0
6380135 [L2] Cache Allocate: addr = 0bb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6380145 [L1] Cache Allocate: addr = 0bb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6380145 [L1] Cache hit from L2: addr = 0bb, data = fb
6380145 [TEST] CPU read @0x209
6380155 [L1] Cache miss: addr = 209
6380235 [L2] Cache miss: addr = 209
6381125 [MEM] Mem hit: addr = 0bb, data = a0
6381135 [L2] Cache Allocate: addr = 209 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6381145 [L1] Cache Allocate: addr = 209 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6381145 [L1] Cache hit from L2: addr = 209, data = a9
6381145 [TEST] CPU read @0x6eb
6381155 [L1] Cache miss: addr = 6eb
6381235 [L2] Cache miss: addr = 6eb
6382125 [MEM] Mem hit: addr = 209, data = 00
6382135 [L2] Cache Allocate: addr = 6eb data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6382145 [L1] Cache Allocate: addr = 6eb data = 0f0e0d0c0b0a09080706050403020100
6382145 [L1] Cache hit from L2: addr = 6eb, data = 0b
6382145 [TEST] CPU read @0x550
6382155 [L1] Cache hit: addr = 550, data = d0
6382165 [TEST] CPU read @0x475
6382175 [L1] Cache miss: addr = 475
6382235 [L2] Cache miss: addr = 475
6383125 [MEM] Mem hit: addr = 6eb, data = e0
6383135 [L2] Cache Allocate: addr = 475 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6383145 [L1] Cache Allocate: addr = 475 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6383145 [L1] Cache hit from L2: addr = 475, data = f5
6383145 [TEST] CPU read @0x1fa
6383155 [L1] Cache miss: addr = 1fa
6383235 [L2] Cache miss: addr = 1fa
6384125 [MEM] Mem hit: addr = 475, data = 60
6384135 [L2] Cache Allocate: addr = 1fa data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6384145 [L1] Cache Allocate: addr = 1fa data = 7f7e7d7c7b7a79787776757473727170
6384145 [L1] Cache hit from L2: addr = 1fa, data = 7a
6384145 [TEST] CPU read @0x126
6384155 [L1] Cache miss: addr = 126
6384235 [L2] Cache miss: addr = 126
6385125 [MEM] Mem hit: addr = 1fa, data = e0
6385135 [L2] Cache Allocate: addr = 126 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6385145 [L1] Cache Allocate: addr = 126 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6385145 [L1] Cache hit from L2: addr = 126, data = e6
6385145 [TEST] CPU read @0x402
6385155 [L1] Cache miss: addr = 402
6385235 [L2] Cache miss: addr = 402
6386125 [MEM] Mem hit: addr = 126, data = 20
6386135 [L2] Cache Allocate: addr = 402 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6386145 [L1] Cache Allocate: addr = 402 data = 2f2e2d2c2b2a29282726252423222120
6386145 [L1] Cache hit from L2: addr = 402, data = 22
6386145 [TEST] CPU read @0x02e
6386155 [L1] Cache miss: addr = 02e
6386235 [L2] Cache miss: addr = 02e
6387125 [MEM] Mem hit: addr = 402, data = 00
6387135 [L2] Cache Allocate: addr = 02e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6387145 [L1] Cache Allocate: addr = 02e data = 0f0e0d0c0b0a09080706050403020100
6387145 [L1] Cache hit from L2: addr = 02e, data = 0e
6387145 [TEST] CPU read @0x07e
6387155 [L1] Cache miss: addr = 07e
6387235 [L2] Cache miss: addr = 07e
6388125 [MEM] Mem hit: addr = 02e, data = 20
6388135 [L2] Cache Allocate: addr = 07e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6388145 [L1] Cache Allocate: addr = 07e data = 3f3e3d3c3b3a39383736353433323130
6388145 [L1] Cache hit from L2: addr = 07e, data = 3e
6388145 [TEST] CPU read @0x03c
6388155 [L1] Cache miss: addr = 03c
6388235 [L2] Cache miss: addr = 03c
6389125 [MEM] Mem hit: addr = 07e, data = 60
6389135 [L2] Cache Allocate: addr = 03c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6389145 [L1] Cache Allocate: addr = 03c data = 7f7e7d7c7b7a79787776757473727170
6389145 [L1] Cache hit from L2: addr = 03c, data = 7c
6389145 [TEST] CPU read @0x58b
6389155 [L1] Cache miss: addr = 58b
6389235 [L2] Cache miss: addr = 58b
6390125 [MEM] Mem hit: addr = 03c, data = 20
6390135 [L2] Cache Allocate: addr = 58b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6390145 [L1] Cache Allocate: addr = 58b data = 2f2e2d2c2b2a29282726252423222120
6390145 [L1] Cache hit from L2: addr = 58b, data = 2b
6390145 [TEST] CPU read @0x158
6390155 [L1] Cache miss: addr = 158
6390235 [L2] Cache miss: addr = 158
6391125 [MEM] Mem hit: addr = 58b, data = 80
6391135 [L2] Cache Allocate: addr = 158 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6391145 [L1] Cache Allocate: addr = 158 data = 9f9e9d9c9b9a99989796959493929190
6391145 [L1] Cache hit from L2: addr = 158, data = 98
6391145 [TEST] CPU read @0x70b
6391155 [L1] Cache miss: addr = 70b
6391235 [L2] Cache miss: addr = 70b
6392125 [MEM] Mem hit: addr = 158, data = 40
6392135 [L2] Cache Allocate: addr = 70b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6392145 [L1] Cache Allocate: addr = 70b data = 4f4e4d4c4b4a49484746454443424140
6392145 [L1] Cache hit from L2: addr = 70b, data = 4b
6392145 [TEST] CPU read @0x463
6392155 [L1] Cache miss: addr = 463
6392235 [L2] Cache miss: addr = 463
6393125 [MEM] Mem hit: addr = 70b, data = 00
6393135 [L2] Cache Allocate: addr = 463 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6393145 [L1] Cache Allocate: addr = 463 data = 0f0e0d0c0b0a09080706050403020100
6393145 [L1] Cache hit from L2: addr = 463, data = 03
6393145 [TEST] CPU read @0x75a
6393155 [L1] Cache miss: addr = 75a
6393235 [L2] Cache miss: addr = 75a
6394125 [MEM] Mem hit: addr = 463, data = 60
6394135 [L2] Cache Allocate: addr = 75a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6394145 [L1] Cache Allocate: addr = 75a data = 7f7e7d7c7b7a79787776757473727170
6394145 [L1] Cache hit from L2: addr = 75a, data = 7a
6394145 [TEST] CPU read @0x25a
6394155 [L1] Cache miss: addr = 25a
6394235 [L2] Cache hit: addr = 25a, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6394245 [L1] Cache Allocate: addr = 25a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6394245 [L1] Cache hit from L2: addr = 25a, data = ea
6394245 [TEST] CPU read @0x672
6394255 [L1] Cache miss: addr = 672
6394335 [L2] Cache miss: addr = 672
6395125 [MEM] Mem hit: addr = 75a, data = 40
6395135 [L2] Cache Allocate: addr = 672 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6395145 [L1] Cache Allocate: addr = 672 data = 5f5e5d5c5b5a59585756555453525150
6395145 [L1] Cache hit from L2: addr = 672, data = 52
6395145 [TEST] CPU read @0x795
6395155 [L1] Cache miss: addr = 795
6395235 [L2] Cache miss: addr = 795
6396125 [MEM] Mem hit: addr = 672, data = 60
6396135 [L2] Cache Allocate: addr = 795 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6396145 [L1] Cache Allocate: addr = 795 data = 7f7e7d7c7b7a79787776757473727170
6396145 [L1] Cache hit from L2: addr = 795, data = 75
6396145 [TEST] CPU read @0x263
6396155 [L1] Cache miss: addr = 263
6396235 [L2] Cache miss: addr = 263
6397125 [MEM] Mem hit: addr = 795, data = 80
6397135 [L2] Cache Allocate: addr = 263 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6397145 [L1] Cache Allocate: addr = 263 data = 8f8e8d8c8b8a89888786858483828180
6397145 [L1] Cache hit from L2: addr = 263, data = 83
6397145 [TEST] CPU read @0x0fd
6397155 [L1] Cache miss: addr = 0fd
6397235 [L2] Cache miss: addr = 0fd
6398125 [MEM] Mem hit: addr = 263, data = 60
6398135 [L2] Cache Allocate: addr = 0fd data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6398145 [L1] Cache Allocate: addr = 0fd data = 7f7e7d7c7b7a79787776757473727170
6398145 [L1] Cache hit from L2: addr = 0fd, data = 7d
6398145 [TEST] CPU read @0x31d
6398155 [L1] Cache miss: addr = 31d
6398235 [L2] Cache miss: addr = 31d
6399125 [MEM] Mem hit: addr = 0fd, data = e0
6399135 [L2] Cache Allocate: addr = 31d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6399145 [L1] Cache Allocate: addr = 31d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6399145 [L1] Cache hit from L2: addr = 31d, data = fd
6399145 [TEST] CPU read @0x246
6399155 [L1] Cache hit: addr = 246, data = e6
6399165 [TEST] CPU read @0x1ef
6399175 [L1] Cache miss: addr = 1ef
6399235 [L2] Cache miss: addr = 1ef
6400125 [MEM] Mem hit: addr = 31d, data = 00
6400135 [L2] Cache Allocate: addr = 1ef data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6400145 [L1] Cache Allocate: addr = 1ef data = 0f0e0d0c0b0a09080706050403020100
6400145 [L1] Cache hit from L2: addr = 1ef, data = 0f
6400145 [TEST] CPU read @0x6d6
6400155 [L1] Cache hit: addr = 6d6, data = b6
6400165 [TEST] CPU read @0x331
6400175 [L1] Cache miss: addr = 331
6400235 [L2] Cache miss: addr = 331
6401125 [MEM] Mem hit: addr = 1ef, data = e0
6401135 [L2] Cache Allocate: addr = 331 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6401145 [L1] Cache Allocate: addr = 331 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6401145 [L1] Cache hit from L2: addr = 331, data = f1
6401145 [TEST] CPU read @0x6ce
6401155 [L1] Cache miss: addr = 6ce
6401235 [L2] Cache hit: addr = 6ce, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6401245 [L1] Cache Allocate: addr = 6ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6401245 [L1] Cache hit from L2: addr = 6ce, data = ae
6401245 [TEST] CPU read @0x6ea
6401255 [L1] Cache miss: addr = 6ea
6401335 [L2] Cache miss: addr = 6ea
6402125 [MEM] Mem hit: addr = 331, data = 20
6402135 [L2] Cache Allocate: addr = 6ea data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6402145 [L1] Cache Allocate: addr = 6ea data = 2f2e2d2c2b2a29282726252423222120
6402145 [L1] Cache hit from L2: addr = 6ea, data = 2a
6402145 [TEST] CPU read @0x26c
6402155 [L1] Cache miss: addr = 26c
6402235 [L2] Cache miss: addr = 26c
6403125 [MEM] Mem hit: addr = 6ea, data = e0
6403135 [L2] Cache Allocate: addr = 26c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6403145 [L1] Cache Allocate: addr = 26c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6403145 [L1] Cache hit from L2: addr = 26c, data = ec
6403145 [TEST] CPU read @0x783
6403155 [L1] Cache miss: addr = 783
6403235 [L2] Cache miss: addr = 783
6404125 [MEM] Mem hit: addr = 26c, data = 60
6404135 [L2] Cache Allocate: addr = 783 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6404145 [L1] Cache Allocate: addr = 783 data = 6f6e6d6c6b6a69686766656463626160
6404145 [L1] Cache hit from L2: addr = 783, data = 63
6404145 [TEST] CPU read @0x60b
6404155 [L1] Cache miss: addr = 60b
6404235 [L2] Cache miss: addr = 60b
6405125 [MEM] Mem hit: addr = 783, data = 80
6405135 [L2] Cache Allocate: addr = 60b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6405145 [L1] Cache Allocate: addr = 60b data = 8f8e8d8c8b8a89888786858483828180
6405145 [L1] Cache hit from L2: addr = 60b, data = 8b
6405145 [TEST] CPU read @0x14c
6405155 [L1] Cache miss: addr = 14c
6405235 [L2] Cache miss: addr = 14c
6406125 [MEM] Mem hit: addr = 60b, data = 00
6406135 [L2] Cache Allocate: addr = 14c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6406145 [L1] Cache Allocate: addr = 14c data = 0f0e0d0c0b0a09080706050403020100
6406145 [L1] Cache hit from L2: addr = 14c, data = 0c
6406145 [TEST] CPU read @0x786
6406155 [L1] Cache miss: addr = 786
6406235 [L2] Cache miss: addr = 786
6407125 [MEM] Mem hit: addr = 14c, data = 40
6407135 [L2] Cache Allocate: addr = 786 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6407145 [L1] Cache Allocate: addr = 786 data = 4f4e4d4c4b4a49484746454443424140
6407145 [L1] Cache hit from L2: addr = 786, data = 46
6407145 [TEST] CPU read @0x5e7
6407155 [L1] Cache miss: addr = 5e7
6407235 [L2] Cache miss: addr = 5e7
6408125 [MEM] Mem hit: addr = 786, data = 80
6408135 [L2] Cache Allocate: addr = 5e7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6408145 [L1] Cache Allocate: addr = 5e7 data = 8f8e8d8c8b8a89888786858483828180
6408145 [L1] Cache hit from L2: addr = 5e7, data = 87
6408145 [TEST] CPU read @0x370
6408155 [L1] Cache hit: addr = 370, data = c0
6408165 [TEST] CPU read @0x2e5
6408175 [L1] Cache hit: addr = 2e5, data = c5
6408185 [TEST] CPU read @0x078
6408195 [L1] Cache miss: addr = 078
6408235 [L2] Cache miss: addr = 078
6409125 [MEM] Mem hit: addr = 5e7, data = e0
6409135 [L2] Cache Allocate: addr = 078 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6409145 [L1] Cache Allocate: addr = 078 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6409145 [L1] Cache hit from L2: addr = 078, data = f8
6409145 [TEST] CPU read @0x2ce
6409155 [L1] Cache miss: addr = 2ce
6409235 [L2] Cache miss: addr = 2ce
6410125 [MEM] Mem hit: addr = 078, data = 60
6410135 [L2] Cache Allocate: addr = 2ce data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6410145 [L1] Cache Allocate: addr = 2ce data = 6f6e6d6c6b6a69686766656463626160
6410145 [L1] Cache hit from L2: addr = 2ce, data = 6e
6410145 [TEST] CPU read @0x3ff
6410155 [L1] Cache hit: addr = 3ff, data = 7f
6410165 [TEST] CPU read @0x041
6410175 [L1] Cache miss: addr = 041
6410235 [L2] Cache miss: addr = 041
6411125 [MEM] Mem hit: addr = 2ce, data = c0
6411135 [L2] Cache Allocate: addr = 041 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6411145 [L1] Cache Allocate: addr = 041 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6411145 [L1] Cache hit from L2: addr = 041, data = c1
6411145 [TEST] CPU read @0x3b6
6411155 [L1] Cache miss: addr = 3b6
6411235 [L2] Cache miss: addr = 3b6
6412125 [MEM] Mem hit: addr = 041, data = 40
6412135 [L2] Cache Allocate: addr = 3b6 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6412145 [L1] Cache Allocate: addr = 3b6 data = 5f5e5d5c5b5a59585756555453525150
6412145 [L1] Cache hit from L2: addr = 3b6, data = 56
6412145 [TEST] CPU read @0x19d
6412155 [L1] Cache miss: addr = 19d
6412235 [L2] Cache miss: addr = 19d
6413125 [MEM] Mem hit: addr = 3b6, data = a0
6413135 [L2] Cache Allocate: addr = 19d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6413145 [L1] Cache Allocate: addr = 19d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6413145 [L1] Cache hit from L2: addr = 19d, data = bd
6413145 [TEST] CPU read @0x353
6413155 [L1] Cache miss: addr = 353
6413235 [L2] Cache miss: addr = 353
6414125 [MEM] Mem hit: addr = 19d, data = 80
6414135 [L2] Cache Allocate: addr = 353 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6414145 [L1] Cache Allocate: addr = 353 data = 9f9e9d9c9b9a99989796959493929190
6414145 [L1] Cache hit from L2: addr = 353, data = 93
6414145 [TEST] CPU read @0x7e1
6414155 [L1] Cache miss: addr = 7e1
6414235 [L2] Cache miss: addr = 7e1
6415125 [MEM] Mem hit: addr = 353, data = 40
6415135 [L2] Cache Allocate: addr = 7e1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6415145 [L1] Cache Allocate: addr = 7e1 data = 4f4e4d4c4b4a49484746454443424140
6415145 [L1] Cache hit from L2: addr = 7e1, data = 41
6415145 [TEST] CPU read @0x099
6415155 [L1] Cache miss: addr = 099
6415235 [L2] Cache miss: addr = 099
6416125 [MEM] Mem hit: addr = 7e1, data = e0
6416135 [L2] Cache Allocate: addr = 099 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6416145 [L1] Cache Allocate: addr = 099 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6416145 [L1] Cache hit from L2: addr = 099, data = f9
6416145 [TEST] CPU read @0x2c9
6416155 [L1] Cache miss: addr = 2c9
6416235 [L2] Cache miss: addr = 2c9
6417125 [MEM] Mem hit: addr = 099, data = 80
6417135 [L2] Cache Allocate: addr = 2c9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6417145 [L1] Cache Allocate: addr = 2c9 data = 8f8e8d8c8b8a89888786858483828180
6417145 [L1] Cache hit from L2: addr = 2c9, data = 89
6417145 [TEST] CPU read @0x34f
6417155 [L1] Cache miss: addr = 34f
6417235 [L2] Cache miss: addr = 34f
6418125 [MEM] Mem hit: addr = 2c9, data = c0
6418135 [L2] Cache Allocate: addr = 34f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6418145 [L1] Cache Allocate: addr = 34f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6418145 [L1] Cache hit from L2: addr = 34f, data = cf
6418145 [TEST] CPU read @0x76f
6418155 [L1] Cache miss: addr = 76f
6418235 [L2] Cache miss: addr = 76f
6419125 [MEM] Mem hit: addr = 34f, data = 40
6419135 [L2] Cache Allocate: addr = 76f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6419145 [L1] Cache Allocate: addr = 76f data = 4f4e4d4c4b4a49484746454443424140
6419145 [L1] Cache hit from L2: addr = 76f, data = 4f
6419145 [TEST] CPU read @0x1a2
6419155 [L1] Cache miss: addr = 1a2
6419235 [L2] Cache miss: addr = 1a2
6420125 [MEM] Mem hit: addr = 76f, data = 60
6420135 [L2] Cache Allocate: addr = 1a2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6420145 [L1] Cache Allocate: addr = 1a2 data = 6f6e6d6c6b6a69686766656463626160
6420145 [L1] Cache hit from L2: addr = 1a2, data = 62
6420145 [TEST] CPU read @0x023
6420155 [L1] Cache miss: addr = 023
6420235 [L2] Cache miss: addr = 023
6421125 [MEM] Mem hit: addr = 1a2, data = a0
6421135 [L2] Cache Allocate: addr = 023 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6421145 [L1] Cache Allocate: addr = 023 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6421145 [L1] Cache hit from L2: addr = 023, data = a3
6421145 [TEST] CPU read @0x490
6421155 [L1] Cache miss: addr = 490
6421235 [L2] Cache hit: addr = 490, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6421245 [L1] Cache Allocate: addr = 490 data = 2f2e2d2c2b2a29282726252423222120
6421245 [L1] Cache hit from L2: addr = 490, data = 20
6421245 [TEST] CPU read @0x03c
6421255 [L1] Cache miss: addr = 03c
6421335 [L2] Cache hit: addr = 03c, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6421345 [L1] Cache Allocate: addr = 03c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6421345 [L1] Cache hit from L2: addr = 03c, data = ac
6421345 [TEST] CPU read @0x419
6421355 [L1] Cache miss: addr = 419
6421435 [L2] Cache miss: addr = 419
6422125 [MEM] Mem hit: addr = 023, data = 20
6422135 [L2] Cache Allocate: addr = 419 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6422145 [L1] Cache Allocate: addr = 419 data = 3f3e3d3c3b3a39383736353433323130
6422145 [L1] Cache hit from L2: addr = 419, data = 39
6422145 [TEST] CPU read @0x54f
6422155 [L1] Cache miss: addr = 54f
6422235 [L2] Cache hit: addr = 54f, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6422245 [L1] Cache Allocate: addr = 54f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6422245 [L1] Cache hit from L2: addr = 54f, data = cf
6422245 [TEST] CPU read @0x72d
6422255 [L1] Cache miss: addr = 72d
6422335 [L2] Cache miss: addr = 72d
6423125 [MEM] Mem hit: addr = 419, data = 00
6423135 [L2] Cache Allocate: addr = 72d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6423145 [L1] Cache Allocate: addr = 72d data = 0f0e0d0c0b0a09080706050403020100
6423145 [L1] Cache hit from L2: addr = 72d, data = 0d
6423145 [TEST] CPU read @0x5b4
6423155 [L1] Cache hit: addr = 5b4, data = 94
6423165 [TEST] CPU read @0x058
6423175 [L1] Cache miss: addr = 058
6423235 [L2] Cache miss: addr = 058
6424125 [MEM] Mem hit: addr = 72d, data = 20
6424135 [L2] Cache Allocate: addr = 058 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6424145 [L1] Cache Allocate: addr = 058 data = 3f3e3d3c3b3a39383736353433323130
6424145 [L1] Cache hit from L2: addr = 058, data = 38
6424145 [TEST] CPU read @0x1dc
6424155 [L1] Cache miss: addr = 1dc
6424235 [L2] Cache miss: addr = 1dc
6425125 [MEM] Mem hit: addr = 058, data = 40
6425135 [L2] Cache Allocate: addr = 1dc data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6425145 [L1] Cache Allocate: addr = 1dc data = 5f5e5d5c5b5a59585756555453525150
6425145 [L1] Cache hit from L2: addr = 1dc, data = 5c
6425145 [TEST] CPU read @0x0e6
6425155 [L1] Cache miss: addr = 0e6
6425235 [L2] Cache miss: addr = 0e6
6426125 [MEM] Mem hit: addr = 1dc, data = c0
6426135 [L2] Cache Allocate: addr = 0e6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6426145 [L1] Cache Allocate: addr = 0e6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6426145 [L1] Cache hit from L2: addr = 0e6, data = c6
6426145 [TEST] CPU read @0x1fd
6426155 [L1] Cache miss: addr = 1fd
6426235 [L2] Cache miss: addr = 1fd
6427125 [MEM] Mem hit: addr = 0e6, data = e0
6427135 [L2] Cache Allocate: addr = 1fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6427145 [L1] Cache Allocate: addr = 1fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6427145 [L1] Cache hit from L2: addr = 1fd, data = fd
6427145 [TEST] CPU read @0x3a8
6427155 [L1] Cache miss: addr = 3a8
6427235 [L2] Cache miss: addr = 3a8
6428125 [MEM] Mem hit: addr = 1fd, data = e0
6428135 [L2] Cache Allocate: addr = 3a8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6428145 [L1] Cache Allocate: addr = 3a8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6428145 [L1] Cache hit from L2: addr = 3a8, data = e8
6428145 [TEST] CPU read @0x5ff
6428155 [L1] Cache miss: addr = 5ff
6428235 [L2] Cache miss: addr = 5ff
6429125 [MEM] Mem hit: addr = 3a8, data = a0
6429135 [L2] Cache Allocate: addr = 5ff data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6429145 [L1] Cache Allocate: addr = 5ff data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6429145 [L1] Cache hit from L2: addr = 5ff, data = bf
6429145 [TEST] CPU read @0x55e
6429155 [L1] Cache hit: addr = 55e, data = de
6429165 [TEST] CPU read @0x081
6429175 [L1] Cache miss: addr = 081
6429235 [L2] Cache miss: addr = 081
6430125 [MEM] Mem hit: addr = 5ff, data = e0
6430135 [L2] Cache Allocate: addr = 081 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6430145 [L1] Cache Allocate: addr = 081 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6430145 [L1] Cache hit from L2: addr = 081, data = e1
6430145 [TEST] CPU read @0x7f9
6430155 [L1] Cache miss: addr = 7f9
6430235 [L2] Cache miss: addr = 7f9
6431125 [MEM] Mem hit: addr = 081, data = 80
6431135 [L2] Cache Allocate: addr = 7f9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6431145 [L1] Cache Allocate: addr = 7f9 data = 9f9e9d9c9b9a99989796959493929190
6431145 [L1] Cache hit from L2: addr = 7f9, data = 99
6431145 [TEST] CPU read @0x05b
6431155 [L1] Cache miss: addr = 05b
6431235 [L2] Cache miss: addr = 05b
6432125 [MEM] Mem hit: addr = 7f9, data = e0
6432135 [L2] Cache Allocate: addr = 05b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6432145 [L1] Cache Allocate: addr = 05b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6432145 [L1] Cache hit from L2: addr = 05b, data = fb
6432145 [TEST] CPU read @0x06d
6432155 [L1] Cache miss: addr = 06d
6432235 [L2] Cache miss: addr = 06d
6433125 [MEM] Mem hit: addr = 05b, data = 40
6433135 [L2] Cache Allocate: addr = 06d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6433145 [L1] Cache Allocate: addr = 06d data = 4f4e4d4c4b4a49484746454443424140
6433145 [L1] Cache hit from L2: addr = 06d, data = 4d
6433145 [TEST] CPU read @0x197
6433155 [L1] Cache miss: addr = 197
6433235 [L2] Cache miss: addr = 197
6434125 [MEM] Mem hit: addr = 06d, data = 60
6434135 [L2] Cache Allocate: addr = 197 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6434145 [L1] Cache Allocate: addr = 197 data = 7f7e7d7c7b7a79787776757473727170
6434145 [L1] Cache hit from L2: addr = 197, data = 77
6434145 [TEST] CPU read @0x553
6434155 [L1] Cache hit: addr = 553, data = d3
6434165 [TEST] CPU read @0x2d7
6434175 [L1] Cache miss: addr = 2d7
6434235 [L2] Cache miss: addr = 2d7
6435125 [MEM] Mem hit: addr = 197, data = 80
6435135 [L2] Cache Allocate: addr = 2d7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6435145 [L1] Cache Allocate: addr = 2d7 data = 9f9e9d9c9b9a99989796959493929190
6435145 [L1] Cache hit from L2: addr = 2d7, data = 97
6435145 [TEST] CPU read @0x627
6435155 [L1] Cache miss: addr = 627
6435235 [L2] Cache miss: addr = 627
6436125 [MEM] Mem hit: addr = 2d7, data = c0
6436135 [L2] Cache Allocate: addr = 627 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6436145 [L1] Cache Allocate: addr = 627 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6436145 [L1] Cache hit from L2: addr = 627, data = c7
6436145 [TEST] CPU read @0x403
6436155 [L1] Cache miss: addr = 403
6436235 [L2] Cache miss: addr = 403
6437125 [MEM] Mem hit: addr = 627, data = 20
6437135 [L2] Cache Allocate: addr = 403 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6437145 [L1] Cache Allocate: addr = 403 data = 2f2e2d2c2b2a29282726252423222120
6437145 [L1] Cache hit from L2: addr = 403, data = 23
6437145 [TEST] CPU read @0x45f
6437155 [L1] Cache miss: addr = 45f
6437235 [L2] Cache miss: addr = 45f
6438125 [MEM] Mem hit: addr = 403, data = 00
6438135 [L2] Cache Allocate: addr = 45f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6438145 [L1] Cache Allocate: addr = 45f data = 1f1e1d1c1b1a19181716151413121110
6438145 [L1] Cache hit from L2: addr = 45f, data = 1f
6438145 [TEST] CPU read @0x7f5
6438155 [L1] Cache miss: addr = 7f5
6438235 [L2] Cache miss: addr = 7f5
6439125 [MEM] Mem hit: addr = 45f, data = 40
6439135 [L2] Cache Allocate: addr = 7f5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6439145 [L1] Cache Allocate: addr = 7f5 data = 5f5e5d5c5b5a59585756555453525150
6439145 [L1] Cache hit from L2: addr = 7f5, data = 55
6439145 [TEST] CPU read @0x3b6
6439155 [L1] Cache miss: addr = 3b6
6439235 [L2] Cache miss: addr = 3b6
6440125 [MEM] Mem hit: addr = 7f5, data = e0
6440135 [L2] Cache Allocate: addr = 3b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6440145 [L1] Cache Allocate: addr = 3b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6440145 [L1] Cache hit from L2: addr = 3b6, data = f6
6440145 [TEST] CPU read @0x685
6440155 [L1] Cache miss: addr = 685
6440235 [L2] Cache miss: addr = 685
6441125 [MEM] Mem hit: addr = 3b6, data = a0
6441135 [L2] Cache Allocate: addr = 685 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6441145 [L1] Cache Allocate: addr = 685 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6441145 [L1] Cache hit from L2: addr = 685, data = a5
6441145 [TEST] CPU read @0x0d1
6441155 [L1] Cache miss: addr = 0d1
6441235 [L2] Cache miss: addr = 0d1
6442125 [MEM] Mem hit: addr = 685, data = 80
6442135 [L2] Cache Allocate: addr = 0d1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6442145 [L1] Cache Allocate: addr = 0d1 data = 9f9e9d9c9b9a99989796959493929190
6442145 [L1] Cache hit from L2: addr = 0d1, data = 91
6442145 [TEST] CPU read @0x1a8
6442155 [L1] Cache miss: addr = 1a8
6442235 [L2] Cache miss: addr = 1a8
6443125 [MEM] Mem hit: addr = 0d1, data = c0
6443135 [L2] Cache Allocate: addr = 1a8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6443145 [L1] Cache Allocate: addr = 1a8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6443145 [L1] Cache hit from L2: addr = 1a8, data = c8
6443145 [TEST] CPU read @0x394
6443155 [L1] Cache miss: addr = 394
6443235 [L2] Cache miss: addr = 394
6444125 [MEM] Mem hit: addr = 1a8, data = a0
6444135 [L2] Cache Allocate: addr = 394 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6444145 [L1] Cache Allocate: addr = 394 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6444145 [L1] Cache hit from L2: addr = 394, data = b4
6444145 [TEST] CPU read @0x733
6444155 [L1] Cache miss: addr = 733
6444235 [L2] Cache miss: addr = 733
6445125 [MEM] Mem hit: addr = 394, data = 80
6445135 [L2] Cache Allocate: addr = 733 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6445145 [L1] Cache Allocate: addr = 733 data = 9f9e9d9c9b9a99989796959493929190
6445145 [L1] Cache hit from L2: addr = 733, data = 93
6445145 [TEST] CPU read @0x61e
6445155 [L1] Cache miss: addr = 61e
6445235 [L2] Cache miss: addr = 61e
6446125 [MEM] Mem hit: addr = 733, data = 20
6446135 [L2] Cache Allocate: addr = 61e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6446145 [L1] Cache Allocate: addr = 61e data = 3f3e3d3c3b3a39383736353433323130
6446145 [L1] Cache hit from L2: addr = 61e, data = 3e
6446145 [TEST] CPU read @0x41f
6446155 [L1] Cache miss: addr = 41f
6446235 [L2] Cache miss: addr = 41f
6447125 [MEM] Mem hit: addr = 61e, data = 00
6447135 [L2] Cache Allocate: addr = 41f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6447145 [L1] Cache Allocate: addr = 41f data = 1f1e1d1c1b1a19181716151413121110
6447145 [L1] Cache hit from L2: addr = 41f, data = 1f
6447145 [TEST] CPU read @0x144
6447155 [L1] Cache miss: addr = 144
6447235 [L2] Cache miss: addr = 144
6448125 [MEM] Mem hit: addr = 41f, data = 00
6448135 [L2] Cache Allocate: addr = 144 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6448145 [L1] Cache Allocate: addr = 144 data = 0f0e0d0c0b0a09080706050403020100
6448145 [L1] Cache hit from L2: addr = 144, data = 04
6448145 [TEST] CPU read @0x5cc
6448155 [L1] Cache miss: addr = 5cc
6448235 [L2] Cache hit: addr = 5cc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6448245 [L1] Cache Allocate: addr = 5cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6448245 [L1] Cache hit from L2: addr = 5cc, data = ac
6448245 [TEST] CPU read @0x03c
6448255 [L1] Cache miss: addr = 03c
6448335 [L2] Cache miss: addr = 03c
6449125 [MEM] Mem hit: addr = 144, data = 40
6449135 [L2] Cache Allocate: addr = 03c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6449145 [L1] Cache Allocate: addr = 03c data = 5f5e5d5c5b5a59585756555453525150
6449145 [L1] Cache hit from L2: addr = 03c, data = 5c
6449145 [TEST] CPU read @0x470
6449155 [L1] Cache miss: addr = 470
6449235 [L2] Cache miss: addr = 470
6450125 [MEM] Mem hit: addr = 03c, data = 20
6450135 [L2] Cache Allocate: addr = 470 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6450145 [L1] Cache Allocate: addr = 470 data = 3f3e3d3c3b3a39383736353433323130
6450145 [L1] Cache hit from L2: addr = 470, data = 30
6450145 [TEST] CPU read @0x225
6450155 [L1] Cache hit: addr = 225, data = e5
6450165 [TEST] CPU read @0x1c8
6450175 [L1] Cache miss: addr = 1c8
6450235 [L2] Cache miss: addr = 1c8
6451125 [MEM] Mem hit: addr = 470, data = 60
6451135 [L2] Cache Allocate: addr = 1c8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6451145 [L1] Cache Allocate: addr = 1c8 data = 6f6e6d6c6b6a69686766656463626160
6451145 [L1] Cache hit from L2: addr = 1c8, data = 68
6451145 [TEST] CPU read @0x5e8
6451155 [L1] Cache miss: addr = 5e8
6451235 [L2] Cache miss: addr = 5e8
6452125 [MEM] Mem hit: addr = 1c8, data = c0
6452135 [L2] Cache Allocate: addr = 5e8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6452145 [L1] Cache Allocate: addr = 5e8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6452145 [L1] Cache hit from L2: addr = 5e8, data = c8
6452145 [TEST] CPU read @0x0ba
6452155 [L1] Cache miss: addr = 0ba
6452235 [L2] Cache miss: addr = 0ba
6453125 [MEM] Mem hit: addr = 5e8, data = e0
6453135 [L2] Cache Allocate: addr = 0ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6453145 [L1] Cache Allocate: addr = 0ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6453145 [L1] Cache hit from L2: addr = 0ba, data = fa
6453145 [TEST] CPU read @0x268
6453155 [L1] Cache miss: addr = 268
6453235 [L2] Cache miss: addr = 268
6454125 [MEM] Mem hit: addr = 0ba, data = a0
6454135 [L2] Cache Allocate: addr = 268 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6454145 [L1] Cache Allocate: addr = 268 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6454145 [L1] Cache hit from L2: addr = 268, data = a8
6454145 [TEST] CPU read @0x256
6454155 [L1] Cache miss: addr = 256
6454235 [L2] Cache hit: addr = 256, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6454245 [L1] Cache Allocate: addr = 256 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6454245 [L1] Cache hit from L2: addr = 256, data = e6
6454245 [TEST] CPU read @0x31f
6454255 [L1] Cache miss: addr = 31f
6454335 [L2] Cache miss: addr = 31f
6455125 [MEM] Mem hit: addr = 268, data = 60
6455135 [L2] Cache Allocate: addr = 31f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6455145 [L1] Cache Allocate: addr = 31f data = 7f7e7d7c7b7a79787776757473727170
6455145 [L1] Cache hit from L2: addr = 31f, data = 7f
6455145 [TEST] CPU read @0x08e
6455155 [L1] Cache miss: addr = 08e
6455235 [L2] Cache miss: addr = 08e
6456125 [MEM] Mem hit: addr = 31f, data = 00
6456135 [L2] Cache Allocate: addr = 08e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6456145 [L1] Cache Allocate: addr = 08e data = 0f0e0d0c0b0a09080706050403020100
6456145 [L1] Cache hit from L2: addr = 08e, data = 0e
6456145 [TEST] CPU read @0x4d9
6456155 [L1] Cache miss: addr = 4d9
6456235 [L2] Cache hit: addr = 4d9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6456245 [L1] Cache Allocate: addr = 4d9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6456245 [L1] Cache hit from L2: addr = 4d9, data = e9
6456245 [TEST] CPU read @0x002
6456255 [L1] Cache miss: addr = 002
6456335 [L2] Cache miss: addr = 002
6457125 [MEM] Mem hit: addr = 08e, data = 80
6457135 [L2] Cache Allocate: addr = 002 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6457145 [L1] Cache Allocate: addr = 002 data = 8f8e8d8c8b8a89888786858483828180
6457145 [L1] Cache hit from L2: addr = 002, data = 82
6457145 [TEST] CPU read @0x44f
6457155 [L1] Cache miss: addr = 44f
6457235 [L2] Cache miss: addr = 44f
6458125 [MEM] Mem hit: addr = 002, data = 00
6458135 [L2] Cache Allocate: addr = 44f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6458145 [L1] Cache Allocate: addr = 44f data = 0f0e0d0c0b0a09080706050403020100
6458145 [L1] Cache hit from L2: addr = 44f, data = 0f
6458145 [TEST] CPU read @0x23a
6458155 [L1] Cache miss: addr = 23a
6458235 [L2] Cache hit: addr = 23a, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6458245 [L1] Cache Allocate: addr = 23a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6458245 [L1] Cache hit from L2: addr = 23a, data = ea
6458245 [TEST] CPU read @0x77a
6458255 [L1] Cache miss: addr = 77a
6458335 [L2] Cache miss: addr = 77a
6459125 [MEM] Mem hit: addr = 44f, data = 40
6459135 [L2] Cache Allocate: addr = 77a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6459145 [L1] Cache Allocate: addr = 77a data = 5f5e5d5c5b5a59585756555453525150
6459145 [L1] Cache hit from L2: addr = 77a, data = 5a
6459145 [TEST] CPU read @0x737
6459155 [L1] Cache miss: addr = 737
6459235 [L2] Cache miss: addr = 737
6460125 [MEM] Mem hit: addr = 77a, data = 60
6460135 [L2] Cache Allocate: addr = 737 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6460145 [L1] Cache Allocate: addr = 737 data = 7f7e7d7c7b7a79787776757473727170
6460145 [L1] Cache hit from L2: addr = 737, data = 77
6460145 [TEST] CPU read @0x1ec
6460155 [L1] Cache miss: addr = 1ec
6460235 [L2] Cache miss: addr = 1ec
6461125 [MEM] Mem hit: addr = 737, data = 20
6461135 [L2] Cache Allocate: addr = 1ec data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6461145 [L1] Cache Allocate: addr = 1ec data = 2f2e2d2c2b2a29282726252423222120
6461145 [L1] Cache hit from L2: addr = 1ec, data = 2c
6461145 [TEST] CPU read @0x2d9
6461155 [L1] Cache miss: addr = 2d9
6461235 [L2] Cache miss: addr = 2d9
6462125 [MEM] Mem hit: addr = 1ec, data = e0
6462135 [L2] Cache Allocate: addr = 2d9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6462145 [L1] Cache Allocate: addr = 2d9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6462145 [L1] Cache hit from L2: addr = 2d9, data = f9
6462145 [TEST] CPU read @0x29a
6462155 [L1] Cache miss: addr = 29a
6462235 [L2] Cache miss: addr = 29a
6463125 [MEM] Mem hit: addr = 2d9, data = c0
6463135 [L2] Cache Allocate: addr = 29a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6463145 [L1] Cache Allocate: addr = 29a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6463145 [L1] Cache hit from L2: addr = 29a, data = da
6463145 [TEST] CPU read @0x05d
6463155 [L1] Cache miss: addr = 05d
6463235 [L2] Cache miss: addr = 05d
6464125 [MEM] Mem hit: addr = 29a, data = 80
6464135 [L2] Cache Allocate: addr = 05d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6464145 [L1] Cache Allocate: addr = 05d data = 9f9e9d9c9b9a99989796959493929190
6464145 [L1] Cache hit from L2: addr = 05d, data = 9d
6464145 [TEST] CPU read @0x7e9
6464155 [L1] Cache miss: addr = 7e9
6464235 [L2] Cache miss: addr = 7e9
6465125 [MEM] Mem hit: addr = 05d, data = 40
6465135 [L2] Cache Allocate: addr = 7e9 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6465145 [L1] Cache Allocate: addr = 7e9 data = 4f4e4d4c4b4a49484746454443424140
6465145 [L1] Cache hit from L2: addr = 7e9, data = 49
6465145 [TEST] CPU read @0x4a9
6465155 [L1] Cache miss: addr = 4a9
6465235 [L2] Cache miss: addr = 4a9
6466125 [MEM] Mem hit: addr = 7e9, data = e0
6466135 [L2] Cache Allocate: addr = 4a9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6466145 [L1] Cache Allocate: addr = 4a9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6466145 [L1] Cache hit from L2: addr = 4a9, data = e9
6466145 [TEST] CPU read @0x576
6466155 [L1] Cache miss: addr = 576
6466235 [L2] Cache miss: addr = 576
6467125 [MEM] Mem hit: addr = 4a9, data = a0
6467135 [L2] Cache Allocate: addr = 576 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6467145 [L1] Cache Allocate: addr = 576 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6467145 [L1] Cache hit from L2: addr = 576, data = b6
6467145 [TEST] CPU read @0x1c5
6467155 [L1] Cache miss: addr = 1c5
6467235 [L2] Cache miss: addr = 1c5
6468125 [MEM] Mem hit: addr = 576, data = 60
6468135 [L2] Cache Allocate: addr = 1c5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6468145 [L1] Cache Allocate: addr = 1c5 data = 6f6e6d6c6b6a69686766656463626160
6468145 [L1] Cache hit from L2: addr = 1c5, data = 65
6468145 [TEST] CPU read @0x3cd
6468155 [L1] Cache miss: addr = 3cd
6468235 [L2] Cache miss: addr = 3cd
6469125 [MEM] Mem hit: addr = 1c5, data = c0
6469135 [L2] Cache Allocate: addr = 3cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6469145 [L1] Cache Allocate: addr = 3cd data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6469145 [L1] Cache hit from L2: addr = 3cd, data = cd
6469145 [TEST] CPU read @0x49b
6469155 [L1] Cache miss: addr = 49b
6469235 [L2] Cache hit: addr = 49b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6469245 [L1] Cache Allocate: addr = 49b data = 2f2e2d2c2b2a29282726252423222120
6469245 [L1] Cache hit from L2: addr = 49b, data = 2b
6469245 [TEST] CPU read @0x305
6469255 [L1] Cache miss: addr = 305
6469335 [L2] Cache miss: addr = 305
6470125 [MEM] Mem hit: addr = 3cd, data = c0
6470135 [L2] Cache Allocate: addr = 305 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6470145 [L1] Cache Allocate: addr = 305 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6470145 [L1] Cache hit from L2: addr = 305, data = c5
6470145 [TEST] CPU read @0x71c
6470155 [L1] Cache miss: addr = 71c
6470235 [L2] Cache miss: addr = 71c
6471125 [MEM] Mem hit: addr = 305, data = 00
6471135 [L2] Cache Allocate: addr = 71c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6471145 [L1] Cache Allocate: addr = 71c data = 1f1e1d1c1b1a19181716151413121110
6471145 [L1] Cache hit from L2: addr = 71c, data = 1c
6471145 [TEST] CPU read @0x5d3
6471155 [L1] Cache miss: addr = 5d3
6471235 [L2] Cache hit: addr = 5d3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6471245 [L1] Cache Allocate: addr = 5d3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6471245 [L1] Cache hit from L2: addr = 5d3, data = a3
6471245 [TEST] CPU read @0x794
6471255 [L1] Cache miss: addr = 794
6471335 [L2] Cache miss: addr = 794
6472125 [MEM] Mem hit: addr = 71c, data = 00
6472135 [L2] Cache Allocate: addr = 794 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6472145 [L1] Cache Allocate: addr = 794 data = 1f1e1d1c1b1a19181716151413121110
6472145 [L1] Cache hit from L2: addr = 794, data = 14
6472145 [TEST] CPU read @0x6f7
6472155 [L1] Cache miss: addr = 6f7
6472235 [L2] Cache miss: addr = 6f7
6473125 [MEM] Mem hit: addr = 794, data = 80
6473135 [L2] Cache Allocate: addr = 6f7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6473145 [L1] Cache Allocate: addr = 6f7 data = 9f9e9d9c9b9a99989796959493929190
6473145 [L1] Cache hit from L2: addr = 6f7, data = 97
6473145 [TEST] CPU read @0x39d
6473155 [L1] Cache miss: addr = 39d
6473235 [L2] Cache miss: addr = 39d
6474125 [MEM] Mem hit: addr = 6f7, data = e0
6474135 [L2] Cache Allocate: addr = 39d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6474145 [L1] Cache Allocate: addr = 39d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6474145 [L1] Cache hit from L2: addr = 39d, data = fd
6474145 [TEST] CPU read @0x4da
6474155 [L1] Cache miss: addr = 4da
6474235 [L2] Cache hit: addr = 4da, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6474245 [L1] Cache Allocate: addr = 4da data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6474245 [L1] Cache hit from L2: addr = 4da, data = ea
6474245 [TEST] CPU read @0x763
6474255 [L1] Cache miss: addr = 763
6474335 [L2] Cache miss: addr = 763
6475125 [MEM] Mem hit: addr = 39d, data = 80
6475135 [L2] Cache Allocate: addr = 763 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6475145 [L1] Cache Allocate: addr = 763 data = 8f8e8d8c8b8a89888786858483828180
6475145 [L1] Cache hit from L2: addr = 763, data = 83
6475145 [TEST] CPU read @0x498
6475155 [L1] Cache miss: addr = 498
6475235 [L2] Cache hit: addr = 498, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6475245 [L1] Cache Allocate: addr = 498 data = 2f2e2d2c2b2a29282726252423222120
6475245 [L1] Cache hit from L2: addr = 498, data = 28
6475245 [TEST] CPU read @0x5bc
6475255 [L1] Cache hit: addr = 5bc, data = 9c
6475265 [TEST] CPU read @0x692
6475275 [L1] Cache hit: addr = 692, data = b2
6475285 [TEST] CPU read @0x6cc
6475295 [L1] Cache miss: addr = 6cc
6475335 [L2] Cache hit: addr = 6cc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6475345 [L1] Cache Allocate: addr = 6cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6475345 [L1] Cache hit from L2: addr = 6cc, data = ac
6475345 [TEST] CPU read @0x291
6475355 [L1] Cache miss: addr = 291
6475435 [L2] Cache miss: addr = 291
6476125 [MEM] Mem hit: addr = 763, data = 60
6476135 [L2] Cache Allocate: addr = 291 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6476145 [L1] Cache Allocate: addr = 291 data = 7f7e7d7c7b7a79787776757473727170
6476145 [L1] Cache hit from L2: addr = 291, data = 71
6476145 [TEST] CPU read @0x47e
6476155 [L1] Cache miss: addr = 47e
6476235 [L2] Cache miss: addr = 47e
6477125 [MEM] Mem hit: addr = 291, data = 80
6477135 [L2] Cache Allocate: addr = 47e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6477145 [L1] Cache Allocate: addr = 47e data = 9f9e9d9c9b9a99989796959493929190
6477145 [L1] Cache hit from L2: addr = 47e, data = 9e
6477145 [TEST] CPU read @0x4a8
6477155 [L1] Cache miss: addr = 4a8
6477235 [L2] Cache miss: addr = 4a8
6478125 [MEM] Mem hit: addr = 47e, data = 60
6478135 [L2] Cache Allocate: addr = 4a8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6478145 [L1] Cache Allocate: addr = 4a8 data = 6f6e6d6c6b6a69686766656463626160
6478145 [L1] Cache hit from L2: addr = 4a8, data = 68
6478145 [TEST] CPU read @0x7bf
6478155 [L1] Cache miss: addr = 7bf
6478235 [L2] Cache miss: addr = 7bf
6479125 [MEM] Mem hit: addr = 4a8, data = a0
6479135 [L2] Cache Allocate: addr = 7bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6479145 [L1] Cache Allocate: addr = 7bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6479145 [L1] Cache hit from L2: addr = 7bf, data = bf
6479145 [TEST] CPU read @0x43c
6479155 [L1] Cache miss: addr = 43c
6479235 [L2] Cache miss: addr = 43c
6480125 [MEM] Mem hit: addr = 7bf, data = a0
6480135 [L2] Cache Allocate: addr = 43c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6480145 [L1] Cache Allocate: addr = 43c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6480145 [L1] Cache hit from L2: addr = 43c, data = bc
6480145 [TEST] CPU read @0x03e
6480155 [L1] Cache miss: addr = 03e
6480235 [L2] Cache miss: addr = 03e
6481125 [MEM] Mem hit: addr = 43c, data = 20
6481135 [L2] Cache Allocate: addr = 03e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6481145 [L1] Cache Allocate: addr = 03e data = 3f3e3d3c3b3a39383736353433323130
6481145 [L1] Cache hit from L2: addr = 03e, data = 3e
6481145 [TEST] CPU read @0x35a
6481155 [L1] Cache miss: addr = 35a
6481235 [L2] Cache miss: addr = 35a
6482125 [MEM] Mem hit: addr = 03e, data = 20
6482135 [L2] Cache Allocate: addr = 35a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6482145 [L1] Cache Allocate: addr = 35a data = 3f3e3d3c3b3a39383736353433323130
6482145 [L1] Cache hit from L2: addr = 35a, data = 3a
6482145 [TEST] CPU read @0x611
6482155 [L1] Cache miss: addr = 611
6482235 [L2] Cache miss: addr = 611
6483125 [MEM] Mem hit: addr = 35a, data = 40
6483135 [L2] Cache Allocate: addr = 611 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6483145 [L1] Cache Allocate: addr = 611 data = 5f5e5d5c5b5a59585756555453525150
6483145 [L1] Cache hit from L2: addr = 611, data = 51
6483145 [TEST] CPU read @0x28b
6483155 [L1] Cache miss: addr = 28b
6483235 [L2] Cache miss: addr = 28b
6484125 [MEM] Mem hit: addr = 611, data = 00
6484135 [L2] Cache Allocate: addr = 28b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6484145 [L1] Cache Allocate: addr = 28b data = 0f0e0d0c0b0a09080706050403020100
6484145 [L1] Cache hit from L2: addr = 28b, data = 0b
6484145 [TEST] CPU read @0x40a
6484155 [L1] Cache miss: addr = 40a
6484235 [L2] Cache miss: addr = 40a
6485125 [MEM] Mem hit: addr = 28b, data = 80
6485135 [L2] Cache Allocate: addr = 40a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6485145 [L1] Cache Allocate: addr = 40a data = 8f8e8d8c8b8a89888786858483828180
6485145 [L1] Cache hit from L2: addr = 40a, data = 8a
6485145 [TEST] CPU read @0x541
6485155 [L1] Cache miss: addr = 541
6485235 [L2] Cache hit: addr = 541, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6485245 [L1] Cache Allocate: addr = 541 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6485245 [L1] Cache hit from L2: addr = 541, data = c1
6485245 [TEST] CPU read @0x4d2
6485255 [L1] Cache miss: addr = 4d2
6485335 [L2] Cache hit: addr = 4d2, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6485345 [L1] Cache Allocate: addr = 4d2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6485345 [L1] Cache hit from L2: addr = 4d2, data = e2
6485345 [TEST] CPU read @0x42e
6485355 [L1] Cache miss: addr = 42e
6485435 [L2] Cache miss: addr = 42e
6486125 [MEM] Mem hit: addr = 40a, data = 00
6486135 [L2] Cache Allocate: addr = 42e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6486145 [L1] Cache Allocate: addr = 42e data = 0f0e0d0c0b0a09080706050403020100
6486145 [L1] Cache hit from L2: addr = 42e, data = 0e
6486145 [TEST] CPU read @0x45d
6486155 [L1] Cache miss: addr = 45d
6486235 [L2] Cache miss: addr = 45d
6487125 [MEM] Mem hit: addr = 42e, data = 20
6487135 [L2] Cache Allocate: addr = 45d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6487145 [L1] Cache Allocate: addr = 45d data = 3f3e3d3c3b3a39383736353433323130
6487145 [L1] Cache hit from L2: addr = 45d, data = 3d
6487145 [TEST] CPU read @0x1ad
6487155 [L1] Cache miss: addr = 1ad
6487235 [L2] Cache miss: addr = 1ad
6488125 [MEM] Mem hit: addr = 45d, data = 40
6488135 [L2] Cache Allocate: addr = 1ad data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6488145 [L1] Cache Allocate: addr = 1ad data = 4f4e4d4c4b4a49484746454443424140
6488145 [L1] Cache hit from L2: addr = 1ad, data = 4d
6488145 [TEST] CPU read @0x597
6488155 [L1] Cache miss: addr = 597
6488235 [L2] Cache miss: addr = 597
6489125 [MEM] Mem hit: addr = 1ad, data = a0
6489135 [L2] Cache Allocate: addr = 597 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6489145 [L1] Cache Allocate: addr = 597 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6489145 [L1] Cache hit from L2: addr = 597, data = b7
6489145 [TEST] CPU read @0x7fd
6489155 [L1] Cache miss: addr = 7fd
6489235 [L2] Cache miss: addr = 7fd
6490125 [MEM] Mem hit: addr = 597, data = 80
6490135 [L2] Cache Allocate: addr = 7fd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6490145 [L1] Cache Allocate: addr = 7fd data = 9f9e9d9c9b9a99989796959493929190
6490145 [L1] Cache hit from L2: addr = 7fd, data = 9d
6490145 [TEST] CPU read @0x365
6490155 [L1] Cache hit: addr = 365, data = c5
6490165 [TEST] CPU read @0x270
6490175 [L1] Cache miss: addr = 270
6490235 [L2] Cache miss: addr = 270
6491125 [MEM] Mem hit: addr = 7fd, data = e0
6491135 [L2] Cache Allocate: addr = 270 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6491145 [L1] Cache Allocate: addr = 270 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6491145 [L1] Cache hit from L2: addr = 270, data = f0
6491145 [TEST] CPU read @0x2cb
6491155 [L1] Cache miss: addr = 2cb
6491235 [L2] Cache miss: addr = 2cb
6492125 [MEM] Mem hit: addr = 270, data = 60
6492135 [L2] Cache Allocate: addr = 2cb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6492145 [L1] Cache Allocate: addr = 2cb data = 6f6e6d6c6b6a69686766656463626160
6492145 [L1] Cache hit from L2: addr = 2cb, data = 6b
6492145 [TEST] CPU read @0x04f
6492155 [L1] Cache miss: addr = 04f
6492235 [L2] Cache miss: addr = 04f
6493125 [MEM] Mem hit: addr = 2cb, data = c0
6493135 [L2] Cache Allocate: addr = 04f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6493145 [L1] Cache Allocate: addr = 04f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6493145 [L1] Cache hit from L2: addr = 04f, data = cf
6493145 [TEST] CPU read @0x695
6493155 [L1] Cache hit: addr = 695, data = b5
6493165 [TEST] CPU read @0x360
6493175 [L1] Cache hit: addr = 360, data = c0
6493185 [TEST] CPU read @0x16e
6493195 [L1] Cache miss: addr = 16e
6493235 [L2] Cache hit: addr = 16e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6493245 [L1] Cache Allocate: addr = 16e data = 4f4e4d4c4b4a49484746454443424140
6493245 [L1] Cache hit from L2: addr = 16e, data = 4e
6493245 [TEST] CPU read @0x549
6493255 [L1] Cache miss: addr = 549
6493335 [L2] Cache hit: addr = 549, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6493345 [L1] Cache Allocate: addr = 549 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6493345 [L1] Cache hit from L2: addr = 549, data = c9
6493345 [TEST] CPU read @0x0b2
6493355 [L1] Cache miss: addr = 0b2
6493435 [L2] Cache miss: addr = 0b2
6494125 [MEM] Mem hit: addr = 04f, data = 40
6494135 [L2] Cache Allocate: addr = 0b2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6494145 [L1] Cache Allocate: addr = 0b2 data = 5f5e5d5c5b5a59585756555453525150
6494145 [L1] Cache hit from L2: addr = 0b2, data = 52
6494145 [TEST] CPU read @0x37c
6494155 [L1] Cache hit: addr = 37c, data = cc
6494165 [TEST] CPU read @0x63e
6494175 [L1] Cache miss: addr = 63e
6494235 [L2] Cache miss: addr = 63e
6495125 [MEM] Mem hit: addr = 0b2, data = a0
6495135 [L2] Cache Allocate: addr = 63e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6495145 [L1] Cache Allocate: addr = 63e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6495145 [L1] Cache hit from L2: addr = 63e, data = be
6495145 [TEST] CPU read @0x1c9
6495155 [L1] Cache miss: addr = 1c9
6495235 [L2] Cache miss: addr = 1c9
6496125 [MEM] Mem hit: addr = 63e, data = 20
6496135 [L2] Cache Allocate: addr = 1c9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6496145 [L1] Cache Allocate: addr = 1c9 data = 2f2e2d2c2b2a29282726252423222120
6496145 [L1] Cache hit from L2: addr = 1c9, data = 29
6496145 [TEST] CPU read @0x119
6496155 [L1] Cache miss: addr = 119
6496235 [L2] Cache miss: addr = 119
6497125 [MEM] Mem hit: addr = 1c9, data = c0
6497135 [L2] Cache Allocate: addr = 119 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6497145 [L1] Cache Allocate: addr = 119 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6497145 [L1] Cache hit from L2: addr = 119, data = d9
6497145 [TEST] CPU read @0x0fd
6497155 [L1] Cache miss: addr = 0fd
6497235 [L2] Cache miss: addr = 0fd
6498125 [MEM] Mem hit: addr = 119, data = 00
6498135 [L2] Cache Allocate: addr = 0fd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6498145 [L1] Cache Allocate: addr = 0fd data = 1f1e1d1c1b1a19181716151413121110
6498145 [L1] Cache hit from L2: addr = 0fd, data = 1d
6498145 [TEST] CPU read @0x7ca
6498155 [L1] Cache miss: addr = 7ca
6498235 [L2] Cache hit: addr = 7ca, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6498245 [L1] Cache Allocate: addr = 7ca data = 4f4e4d4c4b4a49484746454443424140
6498245 [L1] Cache hit from L2: addr = 7ca, data = 4a
6498245 [TEST] CPU read @0x5f6
6498255 [L1] Cache miss: addr = 5f6
6498335 [L2] Cache miss: addr = 5f6
6499125 [MEM] Mem hit: addr = 0fd, data = e0
6499135 [L2] Cache Allocate: addr = 5f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6499145 [L1] Cache Allocate: addr = 5f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6499145 [L1] Cache hit from L2: addr = 5f6, data = f6
6499145 [TEST] CPU read @0x675
6499155 [L1] Cache miss: addr = 675
6499235 [L2] Cache miss: addr = 675
6500125 [MEM] Mem hit: addr = 5f6, data = e0
6500135 [L2] Cache Allocate: addr = 675 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6500145 [L1] Cache Allocate: addr = 675 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6500145 [L1] Cache hit from L2: addr = 675, data = f5
6500145 [TEST] CPU read @0x534
6500155 [L1] Cache miss: addr = 534
6500235 [L2] Cache miss: addr = 534
6501125 [MEM] Mem hit: addr = 675, data = 60
6501135 [L2] Cache Allocate: addr = 534 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6501145 [L1] Cache Allocate: addr = 534 data = 7f7e7d7c7b7a79787776757473727170
6501145 [L1] Cache hit from L2: addr = 534, data = 74
6501145 [TEST] CPU read @0x257
6501155 [L1] Cache miss: addr = 257
6501235 [L2] Cache hit: addr = 257, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6501245 [L1] Cache Allocate: addr = 257 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6501245 [L1] Cache hit from L2: addr = 257, data = e7
6501245 [TEST] CPU read @0x21d
6501255 [L1] Cache miss: addr = 21d
6501335 [L2] Cache miss: addr = 21d
6502125 [MEM] Mem hit: addr = 534, data = 20
6502135 [L2] Cache Allocate: addr = 21d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6502145 [L1] Cache Allocate: addr = 21d data = 3f3e3d3c3b3a39383736353433323130
6502145 [L1] Cache hit from L2: addr = 21d, data = 3d
6502145 [TEST] CPU read @0x09e
6502155 [L1] Cache miss: addr = 09e
6502235 [L2] Cache miss: addr = 09e
6503125 [MEM] Mem hit: addr = 21d, data = 00
6503135 [L2] Cache Allocate: addr = 09e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6503145 [L1] Cache Allocate: addr = 09e data = 1f1e1d1c1b1a19181716151413121110
6503145 [L1] Cache hit from L2: addr = 09e, data = 1e
6503145 [TEST] CPU read @0x087
6503155 [L1] Cache miss: addr = 087
6503235 [L2] Cache hit: addr = 087, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6503245 [L1] Cache Allocate: addr = 087 data = 0f0e0d0c0b0a09080706050403020100
6503245 [L1] Cache hit from L2: addr = 087, data = 07
6503245 [TEST] CPU read @0x026
6503255 [L1] Cache miss: addr = 026
6503335 [L2] Cache miss: addr = 026
6504125 [MEM] Mem hit: addr = 09e, data = 80
6504135 [L2] Cache Allocate: addr = 026 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6504145 [L1] Cache Allocate: addr = 026 data = 8f8e8d8c8b8a89888786858483828180
6504145 [L1] Cache hit from L2: addr = 026, data = 86
6504145 [TEST] CPU read @0x1eb
6504155 [L1] Cache miss: addr = 1eb
6504235 [L2] Cache miss: addr = 1eb
6505125 [MEM] Mem hit: addr = 026, data = 20
6505135 [L2] Cache Allocate: addr = 1eb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6505145 [L1] Cache Allocate: addr = 1eb data = 2f2e2d2c2b2a29282726252423222120
6505145 [L1] Cache hit from L2: addr = 1eb, data = 2b
6505145 [TEST] CPU read @0x2d0
6505155 [L1] Cache miss: addr = 2d0
6505235 [L2] Cache miss: addr = 2d0
6506125 [MEM] Mem hit: addr = 1eb, data = e0
6506135 [L2] Cache Allocate: addr = 2d0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6506145 [L1] Cache Allocate: addr = 2d0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6506145 [L1] Cache hit from L2: addr = 2d0, data = f0
6506145 [TEST] CPU read @0x268
6506155 [L1] Cache miss: addr = 268
6506235 [L2] Cache miss: addr = 268
6507125 [MEM] Mem hit: addr = 2d0, data = c0
6507135 [L2] Cache Allocate: addr = 268 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6507145 [L1] Cache Allocate: addr = 268 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6507145 [L1] Cache hit from L2: addr = 268, data = c8
6507145 [TEST] CPU read @0x5f5
6507155 [L1] Cache miss: addr = 5f5
6507235 [L2] Cache miss: addr = 5f5
6508125 [MEM] Mem hit: addr = 268, data = 60
6508135 [L2] Cache Allocate: addr = 5f5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6508145 [L1] Cache Allocate: addr = 5f5 data = 7f7e7d7c7b7a79787776757473727170
6508145 [L1] Cache hit from L2: addr = 5f5, data = 75
6508145 [TEST] CPU read @0x191
6508155 [L1] Cache miss: addr = 191
6508235 [L2] Cache miss: addr = 191
6509125 [MEM] Mem hit: addr = 5f5, data = e0
6509135 [L2] Cache Allocate: addr = 191 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6509145 [L1] Cache Allocate: addr = 191 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6509145 [L1] Cache hit from L2: addr = 191, data = f1
6509145 [TEST] CPU read @0x109
6509155 [L1] Cache miss: addr = 109
6509235 [L2] Cache miss: addr = 109
6510125 [MEM] Mem hit: addr = 191, data = 80
6510135 [L2] Cache Allocate: addr = 109 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6510145 [L1] Cache Allocate: addr = 109 data = 8f8e8d8c8b8a89888786858483828180
6510145 [L1] Cache hit from L2: addr = 109, data = 89
6510145 [TEST] CPU read @0x49e
6510155 [L1] Cache miss: addr = 49e
6510235 [L2] Cache hit: addr = 49e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6510245 [L1] Cache Allocate: addr = 49e data = 2f2e2d2c2b2a29282726252423222120
6510245 [L1] Cache hit from L2: addr = 49e, data = 2e
6510245 [TEST] CPU read @0x350
6510255 [L1] Cache miss: addr = 350
6510335 [L2] Cache miss: addr = 350
6511125 [MEM] Mem hit: addr = 109, data = 00
6511135 [L2] Cache Allocate: addr = 350 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6511145 [L1] Cache Allocate: addr = 350 data = 1f1e1d1c1b1a19181716151413121110
6511145 [L1] Cache hit from L2: addr = 350, data = 10
6511145 [TEST] CPU read @0x60b
6511155 [L1] Cache miss: addr = 60b
6511235 [L2] Cache miss: addr = 60b
6512125 [MEM] Mem hit: addr = 350, data = 40
6512135 [L2] Cache Allocate: addr = 60b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6512145 [L1] Cache Allocate: addr = 60b data = 4f4e4d4c4b4a49484746454443424140
6512145 [L1] Cache hit from L2: addr = 60b, data = 4b
6512145 [TEST] CPU read @0x4a2
6512155 [L1] Cache miss: addr = 4a2
6512235 [L2] Cache miss: addr = 4a2
6513125 [MEM] Mem hit: addr = 60b, data = 00
6513135 [L2] Cache Allocate: addr = 4a2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6513145 [L1] Cache Allocate: addr = 4a2 data = 0f0e0d0c0b0a09080706050403020100
6513145 [L1] Cache hit from L2: addr = 4a2, data = 02
6513145 [TEST] CPU read @0x2b7
6513155 [L1] Cache miss: addr = 2b7
6513235 [L2] Cache miss: addr = 2b7
6514125 [MEM] Mem hit: addr = 4a2, data = a0
6514135 [L2] Cache Allocate: addr = 2b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6514145 [L1] Cache Allocate: addr = 2b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6514145 [L1] Cache hit from L2: addr = 2b7, data = b7
6514145 [TEST] CPU read @0x79c
6514155 [L1] Cache miss: addr = 79c
6514235 [L2] Cache miss: addr = 79c
6515125 [MEM] Mem hit: addr = 2b7, data = a0
6515135 [L2] Cache Allocate: addr = 79c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6515145 [L1] Cache Allocate: addr = 79c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6515145 [L1] Cache hit from L2: addr = 79c, data = bc
6515145 [TEST] CPU read @0x0f5
6515155 [L1] Cache miss: addr = 0f5
6515235 [L2] Cache miss: addr = 0f5
6516125 [MEM] Mem hit: addr = 79c, data = 80
6516135 [L2] Cache Allocate: addr = 0f5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6516145 [L1] Cache Allocate: addr = 0f5 data = 9f9e9d9c9b9a99989796959493929190
6516145 [L1] Cache hit from L2: addr = 0f5, data = 95
6516145 [TEST] CPU read @0x603
6516155 [L1] Cache miss: addr = 603
6516235 [L2] Cache miss: addr = 603
6517125 [MEM] Mem hit: addr = 0f5, data = e0
6517135 [L2] Cache Allocate: addr = 603 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6517145 [L1] Cache Allocate: addr = 603 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6517145 [L1] Cache hit from L2: addr = 603, data = e3
6517145 [TEST] CPU read @0x3fe
6517155 [L1] Cache hit: addr = 3fe, data = 7e
6517165 [TEST] CPU read @0x44e
6517175 [L1] Cache miss: addr = 44e
6517235 [L2] Cache miss: addr = 44e
6518125 [MEM] Mem hit: addr = 603, data = 00
6518135 [L2] Cache Allocate: addr = 44e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6518145 [L1] Cache Allocate: addr = 44e data = 0f0e0d0c0b0a09080706050403020100
6518145 [L1] Cache hit from L2: addr = 44e, data = 0e
6518145 [TEST] CPU read @0x02f
6518155 [L1] Cache miss: addr = 02f
6518235 [L2] Cache miss: addr = 02f
6519125 [MEM] Mem hit: addr = 44e, data = 40
6519135 [L2] Cache Allocate: addr = 02f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6519145 [L1] Cache Allocate: addr = 02f data = 4f4e4d4c4b4a49484746454443424140
6519145 [L1] Cache hit from L2: addr = 02f, data = 4f
6519145 [TEST] CPU read @0x687
6519155 [L1] Cache miss: addr = 687
6519235 [L2] Cache miss: addr = 687
6520125 [MEM] Mem hit: addr = 02f, data = 20
6520135 [L2] Cache Allocate: addr = 687 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6520145 [L1] Cache Allocate: addr = 687 data = 2f2e2d2c2b2a29282726252423222120
6520145 [L1] Cache hit from L2: addr = 687, data = 27
6520145 [TEST] CPU read @0x7c4
6520155 [L1] Cache miss: addr = 7c4
6520235 [L2] Cache hit: addr = 7c4, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6520245 [L1] Cache Allocate: addr = 7c4 data = 4f4e4d4c4b4a49484746454443424140
6520245 [L1] Cache hit from L2: addr = 7c4, data = 44
6520245 [TEST] CPU read @0x054
6520255 [L1] Cache miss: addr = 054
6520335 [L2] Cache miss: addr = 054
6521125 [MEM] Mem hit: addr = 687, data = 80
6521135 [L2] Cache Allocate: addr = 054 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6521145 [L1] Cache Allocate: addr = 054 data = 9f9e9d9c9b9a99989796959493929190
6521145 [L1] Cache hit from L2: addr = 054, data = 94
6521145 [TEST] CPU read @0x4d0
6521155 [L1] Cache miss: addr = 4d0
6521235 [L2] Cache hit: addr = 4d0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6521245 [L1] Cache Allocate: addr = 4d0 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6521245 [L1] Cache hit from L2: addr = 4d0, data = e0
6521245 [TEST] CPU read @0x563
6521255 [L1] Cache miss: addr = 563
6521335 [L2] Cache miss: addr = 563
6522125 [MEM] Mem hit: addr = 054, data = 40
6522135 [L2] Cache Allocate: addr = 563 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6522145 [L1] Cache Allocate: addr = 563 data = 4f4e4d4c4b4a49484746454443424140
6522145 [L1] Cache hit from L2: addr = 563, data = 43
6522145 [TEST] CPU read @0x365
6522155 [L1] Cache hit: addr = 365, data = c5
6522165 [TEST] CPU read @0x422
6522175 [L1] Cache miss: addr = 422
6522235 [L2] Cache miss: addr = 422
6523125 [MEM] Mem hit: addr = 563, data = 60
6523135 [L2] Cache Allocate: addr = 422 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6523145 [L1] Cache Allocate: addr = 422 data = 6f6e6d6c6b6a69686766656463626160
6523145 [L1] Cache hit from L2: addr = 422, data = 62
6523145 [TEST] CPU read @0x682
6523155 [L1] Cache miss: addr = 682
6523235 [L2] Cache miss: addr = 682
6524125 [MEM] Mem hit: addr = 422, data = 20
6524135 [L2] Cache Allocate: addr = 682 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6524145 [L1] Cache Allocate: addr = 682 data = 2f2e2d2c2b2a29282726252423222120
6524145 [L1] Cache hit from L2: addr = 682, data = 22
6524145 [TEST] CPU read @0x1b5
6524155 [L1] Cache miss: addr = 1b5
6524235 [L2] Cache miss: addr = 1b5
6525125 [MEM] Mem hit: addr = 682, data = 80
6525135 [L2] Cache Allocate: addr = 1b5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6525145 [L1] Cache Allocate: addr = 1b5 data = 9f9e9d9c9b9a99989796959493929190
6525145 [L1] Cache hit from L2: addr = 1b5, data = 95
6525145 [TEST] CPU read @0x4cb
6525155 [L1] Cache hit: addr = 4cb, data = eb
6525165 [TEST] CPU read @0x757
6525175 [L1] Cache miss: addr = 757
6525235 [L2] Cache miss: addr = 757
6526125 [MEM] Mem hit: addr = 1b5, data = a0
6526135 [L2] Cache Allocate: addr = 757 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6526145 [L1] Cache Allocate: addr = 757 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6526145 [L1] Cache hit from L2: addr = 757, data = b7
6526145 [TEST] CPU read @0x3ee
6526155 [L1] Cache miss: addr = 3ee
6526235 [L2] Cache hit: addr = 3ee, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6526245 [L1] Cache Allocate: addr = 3ee data = 6f6e6d6c6b6a69686766656463626160
6526245 [L1] Cache hit from L2: addr = 3ee, data = 6e
6526245 [TEST] CPU read @0x180
6526255 [L1] Cache miss: addr = 180
6526335 [L2] Cache miss: addr = 180
6527125 [MEM] Mem hit: addr = 757, data = 40
6527135 [L2] Cache Allocate: addr = 180 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6527145 [L1] Cache Allocate: addr = 180 data = 4f4e4d4c4b4a49484746454443424140
6527145 [L1] Cache hit from L2: addr = 180, data = 40
6527145 [TEST] CPU read @0x7d9
6527155 [L1] Cache miss: addr = 7d9
6527235 [L2] Cache hit: addr = 7d9, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6527245 [L1] Cache Allocate: addr = 7d9 data = 4f4e4d4c4b4a49484746454443424140
6527245 [L1] Cache hit from L2: addr = 7d9, data = 49
6527245 [TEST] CPU read @0x476
6527255 [L1] Cache miss: addr = 476
6527335 [L2] Cache miss: addr = 476
6528125 [MEM] Mem hit: addr = 180, data = 80
6528135 [L2] Cache Allocate: addr = 476 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6528145 [L1] Cache Allocate: addr = 476 data = 9f9e9d9c9b9a99989796959493929190
6528145 [L1] Cache hit from L2: addr = 476, data = 96
6528145 [TEST] CPU read @0x63b
6528155 [L1] Cache miss: addr = 63b
6528235 [L2] Cache miss: addr = 63b
6529125 [MEM] Mem hit: addr = 476, data = 60
6529135 [L2] Cache Allocate: addr = 63b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6529145 [L1] Cache Allocate: addr = 63b data = 7f7e7d7c7b7a79787776757473727170
6529145 [L1] Cache hit from L2: addr = 63b, data = 7b
6529145 [TEST] CPU read @0x0c0
6529155 [L1] Cache miss: addr = 0c0
6529235 [L2] Cache miss: addr = 0c0
6530125 [MEM] Mem hit: addr = 63b, data = 20
6530135 [L2] Cache Allocate: addr = 0c0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6530145 [L1] Cache Allocate: addr = 0c0 data = 2f2e2d2c2b2a29282726252423222120
6530145 [L1] Cache hit from L2: addr = 0c0, data = 20
6530145 [TEST] CPU read @0x690
6530155 [L1] Cache hit: addr = 690, data = b0
6530165 [TEST] CPU read @0x6ae
6530175 [L1] Cache miss: addr = 6ae
6530235 [L2] Cache miss: addr = 6ae
6531125 [MEM] Mem hit: addr = 0c0, data = c0
6531135 [L2] Cache Allocate: addr = 6ae data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6531145 [L1] Cache Allocate: addr = 6ae data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6531145 [L1] Cache hit from L2: addr = 6ae, data = ce
6531145 [TEST] CPU read @0x549
6531155 [L1] Cache miss: addr = 549
6531235 [L2] Cache hit: addr = 549, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6531245 [L1] Cache Allocate: addr = 549 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6531245 [L1] Cache hit from L2: addr = 549, data = c9
6531245 [TEST] CPU read @0x55f
6531255 [L1] Cache hit: addr = 55f, data = df
6531265 [TEST] CPU read @0x743
6531275 [L1] Cache miss: addr = 743
6531335 [L2] Cache miss: addr = 743
6532125 [MEM] Mem hit: addr = 6ae, data = a0
6532135 [L2] Cache Allocate: addr = 743 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6532145 [L1] Cache Allocate: addr = 743 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6532145 [L1] Cache hit from L2: addr = 743, data = a3
6532145 [TEST] CPU read @0x321
6532155 [L1] Cache miss: addr = 321
6532235 [L2] Cache miss: addr = 321
6533125 [MEM] Mem hit: addr = 743, data = 40
6533135 [L2] Cache Allocate: addr = 321 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6533145 [L1] Cache Allocate: addr = 321 data = 4f4e4d4c4b4a49484746454443424140
6533145 [L1] Cache hit from L2: addr = 321, data = 41
6533145 [TEST] CPU read @0x1b8
6533155 [L1] Cache miss: addr = 1b8
6533235 [L2] Cache miss: addr = 1b8
6534125 [MEM] Mem hit: addr = 321, data = 20
6534135 [L2] Cache Allocate: addr = 1b8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6534145 [L1] Cache Allocate: addr = 1b8 data = 3f3e3d3c3b3a39383736353433323130
6534145 [L1] Cache hit from L2: addr = 1b8, data = 38
6534145 [TEST] CPU read @0x631
6534155 [L1] Cache miss: addr = 631
6534235 [L2] Cache miss: addr = 631
6535125 [MEM] Mem hit: addr = 1b8, data = a0
6535135 [L2] Cache Allocate: addr = 631 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6535145 [L1] Cache Allocate: addr = 631 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6535145 [L1] Cache hit from L2: addr = 631, data = b1
6535145 [TEST] CPU read @0x3b6
6535155 [L1] Cache miss: addr = 3b6
6535235 [L2] Cache miss: addr = 3b6
6536125 [MEM] Mem hit: addr = 631, data = 20
6536135 [L2] Cache Allocate: addr = 3b6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6536145 [L1] Cache Allocate: addr = 3b6 data = 3f3e3d3c3b3a39383736353433323130
6536145 [L1] Cache hit from L2: addr = 3b6, data = 36
6536145 [TEST] CPU read @0x4a8
6536155 [L1] Cache miss: addr = 4a8
6536235 [L2] Cache miss: addr = 4a8
6537125 [MEM] Mem hit: addr = 3b6, data = a0
6537135 [L2] Cache Allocate: addr = 4a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6537145 [L1] Cache Allocate: addr = 4a8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6537145 [L1] Cache hit from L2: addr = 4a8, data = a8
6537145 [TEST] CPU read @0x152
6537155 [L1] Cache miss: addr = 152
6537235 [L2] Cache miss: addr = 152
6538125 [MEM] Mem hit: addr = 4a8, data = a0
6538135 [L2] Cache Allocate: addr = 152 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6538145 [L1] Cache Allocate: addr = 152 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6538145 [L1] Cache hit from L2: addr = 152, data = b2
6538145 [TEST] CPU read @0x6c0
6538155 [L1] Cache miss: addr = 6c0
6538235 [L2] Cache hit: addr = 6c0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6538245 [L1] Cache Allocate: addr = 6c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6538245 [L1] Cache hit from L2: addr = 6c0, data = a0
6538245 [TEST] CPU read @0x17a
6538255 [L1] Cache miss: addr = 17a
6538335 [L2] Cache hit: addr = 17a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6538345 [L1] Cache Allocate: addr = 17a data = 4f4e4d4c4b4a49484746454443424140
6538345 [L1] Cache hit from L2: addr = 17a, data = 4a
6538345 [TEST] CPU read @0x68c
6538355 [L1] Cache miss: addr = 68c
6538435 [L2] Cache miss: addr = 68c
6539125 [MEM] Mem hit: addr = 152, data = 40
6539135 [L2] Cache Allocate: addr = 68c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6539145 [L1] Cache Allocate: addr = 68c data = 4f4e4d4c4b4a49484746454443424140
6539145 [L1] Cache hit from L2: addr = 68c, data = 4c
6539145 [TEST] CPU read @0x7f9
6539155 [L1] Cache miss: addr = 7f9
6539235 [L2] Cache miss: addr = 7f9
6540125 [MEM] Mem hit: addr = 68c, data = 80
6540135 [L2] Cache Allocate: addr = 7f9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6540145 [L1] Cache Allocate: addr = 7f9 data = 9f9e9d9c9b9a99989796959493929190
6540145 [L1] Cache hit from L2: addr = 7f9, data = 99
6540145 [TEST] CPU read @0x50d
6540155 [L1] Cache miss: addr = 50d
6540235 [L2] Cache miss: addr = 50d
6541125 [MEM] Mem hit: addr = 7f9, data = e0
6541135 [L2] Cache Allocate: addr = 50d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6541145 [L1] Cache Allocate: addr = 50d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6541145 [L1] Cache hit from L2: addr = 50d, data = ed
6541145 [TEST] CPU read @0x36d
6541155 [L1] Cache hit: addr = 36d, data = cd
6541165 [TEST] CPU read @0x02b
6541175 [L1] Cache miss: addr = 02b
6541235 [L2] Cache miss: addr = 02b
6542125 [MEM] Mem hit: addr = 50d, data = 00
6542135 [L2] Cache Allocate: addr = 02b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6542145 [L1] Cache Allocate: addr = 02b data = 0f0e0d0c0b0a09080706050403020100
6542145 [L1] Cache hit from L2: addr = 02b, data = 0b
6542145 [TEST] CPU read @0x0a0
6542155 [L1] Cache miss: addr = 0a0
6542235 [L2] Cache miss: addr = 0a0
6543125 [MEM] Mem hit: addr = 02b, data = 20
6543135 [L2] Cache Allocate: addr = 0a0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6543145 [L1] Cache Allocate: addr = 0a0 data = 2f2e2d2c2b2a29282726252423222120
6543145 [L1] Cache hit from L2: addr = 0a0, data = 20
6543145 [TEST] CPU read @0x012
6543155 [L1] Cache miss: addr = 012
6543235 [L2] Cache miss: addr = 012
6544125 [MEM] Mem hit: addr = 0a0, data = a0
6544135 [L2] Cache Allocate: addr = 012 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6544145 [L1] Cache Allocate: addr = 012 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6544145 [L1] Cache hit from L2: addr = 012, data = b2
6544145 [TEST] CPU read @0x5a0
6544155 [L1] Cache miss: addr = 5a0
6544235 [L2] Cache hit: addr = 5a0, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6544245 [L1] Cache Allocate: addr = 5a0 data = 8f8e8d8c8b8a89888786858483828180
6544245 [L1] Cache hit from L2: addr = 5a0, data = 80
6544245 [TEST] CPU read @0x2fc
6544255 [L1] Cache miss: addr = 2fc
6544335 [L2] Cache hit: addr = 2fc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6544345 [L1] Cache Allocate: addr = 2fc data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6544345 [L1] Cache hit from L2: addr = 2fc, data = cc
6544345 [TEST] CPU read @0x77c
6544355 [L1] Cache miss: addr = 77c
6544435 [L2] Cache miss: addr = 77c
6545125 [MEM] Mem hit: addr = 012, data = 00
6545135 [L2] Cache Allocate: addr = 77c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6545145 [L1] Cache Allocate: addr = 77c data = 1f1e1d1c1b1a19181716151413121110
6545145 [L1] Cache hit from L2: addr = 77c, data = 1c
6545145 [TEST] CPU read @0x32f
6545155 [L1] Cache miss: addr = 32f
6545235 [L2] Cache miss: addr = 32f
6546125 [MEM] Mem hit: addr = 77c, data = 60
6546135 [L2] Cache Allocate: addr = 32f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6546145 [L1] Cache Allocate: addr = 32f data = 6f6e6d6c6b6a69686766656463626160
6546145 [L1] Cache hit from L2: addr = 32f, data = 6f
6546145 [TEST] CPU read @0x48d
6546155 [L1] Cache hit: addr = 48d, data = 2d
6546165 [TEST] CPU read @0x5f3
6546175 [L1] Cache miss: addr = 5f3
6546235 [L2] Cache miss: addr = 5f3
6547125 [MEM] Mem hit: addr = 32f, data = 20
6547135 [L2] Cache Allocate: addr = 5f3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6547145 [L1] Cache Allocate: addr = 5f3 data = 3f3e3d3c3b3a39383736353433323130
6547145 [L1] Cache hit from L2: addr = 5f3, data = 33
6547145 [TEST] CPU read @0x3f6
6547155 [L1] Cache hit: addr = 3f6, data = 76
6547165 [TEST] CPU read @0x03e
6547175 [L1] Cache miss: addr = 03e
6547235 [L2] Cache miss: addr = 03e
6548125 [MEM] Mem hit: addr = 5f3, data = e0
6548135 [L2] Cache Allocate: addr = 03e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6548145 [L1] Cache Allocate: addr = 03e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6548145 [L1] Cache hit from L2: addr = 03e, data = fe
6548145 [TEST] CPU read @0x5ea
6548155 [L1] Cache miss: addr = 5ea
6548235 [L2] Cache miss: addr = 5ea
6549125 [MEM] Mem hit: addr = 03e, data = 20
6549135 [L2] Cache Allocate: addr = 5ea data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6549145 [L1] Cache Allocate: addr = 5ea data = 2f2e2d2c2b2a29282726252423222120
6549145 [L1] Cache hit from L2: addr = 5ea, data = 2a
6549145 [TEST] CPU read @0x6b7
6549155 [L1] Cache miss: addr = 6b7
6549235 [L2] Cache miss: addr = 6b7
6550125 [MEM] Mem hit: addr = 5ea, data = e0
6550135 [L2] Cache Allocate: addr = 6b7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6550145 [L1] Cache Allocate: addr = 6b7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6550145 [L1] Cache hit from L2: addr = 6b7, data = f7
6550145 [TEST] CPU read @0x278
6550155 [L1] Cache miss: addr = 278
6550235 [L2] Cache miss: addr = 278
6551125 [MEM] Mem hit: addr = 6b7, data = a0
6551135 [L2] Cache Allocate: addr = 278 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6551145 [L1] Cache Allocate: addr = 278 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6551145 [L1] Cache hit from L2: addr = 278, data = b8
6551145 [TEST] CPU read @0x788
6551155 [L1] Cache miss: addr = 788
6551235 [L2] Cache miss: addr = 788
6552125 [MEM] Mem hit: addr = 278, data = 60
6552135 [L2] Cache Allocate: addr = 788 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6552145 [L1] Cache Allocate: addr = 788 data = 6f6e6d6c6b6a69686766656463626160
6552145 [L1] Cache hit from L2: addr = 788, data = 68
6552145 [TEST] CPU read @0x2ff
6552155 [L1] Cache miss: addr = 2ff
6552235 [L2] Cache hit: addr = 2ff, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6552245 [L1] Cache Allocate: addr = 2ff data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6552245 [L1] Cache hit from L2: addr = 2ff, data = cf
6552245 [TEST] CPU read @0x6a4
6552255 [L1] Cache miss: addr = 6a4
6552335 [L2] Cache miss: addr = 6a4
6553125 [MEM] Mem hit: addr = 788, data = 80
6553135 [L2] Cache Allocate: addr = 6a4 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6553145 [L1] Cache Allocate: addr = 6a4 data = 8f8e8d8c8b8a89888786858483828180
6553145 [L1] Cache hit from L2: addr = 6a4, data = 84
6553145 [TEST] CPU read @0x7b3
6553155 [L1] Cache miss: addr = 7b3
6553235 [L2] Cache miss: addr = 7b3
6554125 [MEM] Mem hit: addr = 6a4, data = a0
6554135 [L2] Cache Allocate: addr = 7b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6554145 [L1] Cache Allocate: addr = 7b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6554145 [L1] Cache hit from L2: addr = 7b3, data = b3
6554145 [TEST] CPU read @0x654
6554155 [L1] Cache miss: addr = 654
6554235 [L2] Cache miss: addr = 654
6555125 [MEM] Mem hit: addr = 7b3, data = a0
6555135 [L2] Cache Allocate: addr = 654 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6555145 [L1] Cache Allocate: addr = 654 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6555145 [L1] Cache hit from L2: addr = 654, data = b4
6555145 [TEST] CPU read @0x1bf
6555155 [L1] Cache miss: addr = 1bf
6555235 [L2] Cache miss: addr = 1bf
6556125 [MEM] Mem hit: addr = 654, data = 40
6556135 [L2] Cache Allocate: addr = 1bf data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6556145 [L1] Cache Allocate: addr = 1bf data = 5f5e5d5c5b5a59585756555453525150
6556145 [L1] Cache hit from L2: addr = 1bf, data = 5f
6556145 [TEST] CPU read @0x10d
6556155 [L1] Cache miss: addr = 10d
6556235 [L2] Cache miss: addr = 10d
6557125 [MEM] Mem hit: addr = 1bf, data = a0
6557135 [L2] Cache Allocate: addr = 10d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6557145 [L1] Cache Allocate: addr = 10d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6557145 [L1] Cache hit from L2: addr = 10d, data = ad
6557145 [TEST] CPU read @0x275
6557155 [L1] Cache miss: addr = 275
6557235 [L2] Cache miss: addr = 275
6558125 [MEM] Mem hit: addr = 10d, data = 00
6558135 [L2] Cache Allocate: addr = 275 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6558145 [L1] Cache Allocate: addr = 275 data = 1f1e1d1c1b1a19181716151413121110
6558145 [L1] Cache hit from L2: addr = 275, data = 15
6558145 [TEST] CPU read @0x03f
6558155 [L1] Cache miss: addr = 03f
6558235 [L2] Cache miss: addr = 03f
6559125 [MEM] Mem hit: addr = 275, data = 60
6559135 [L2] Cache Allocate: addr = 03f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6559145 [L1] Cache Allocate: addr = 03f data = 7f7e7d7c7b7a79787776757473727170
6559145 [L1] Cache hit from L2: addr = 03f, data = 7f
6559145 [TEST] CPU read @0x398
6559155 [L1] Cache miss: addr = 398
6559235 [L2] Cache miss: addr = 398
6560125 [MEM] Mem hit: addr = 03f, data = 20
6560135 [L2] Cache Allocate: addr = 398 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6560145 [L1] Cache Allocate: addr = 398 data = 3f3e3d3c3b3a39383736353433323130
6560145 [L1] Cache hit from L2: addr = 398, data = 38
6560145 [TEST] CPU read @0x1c1
6560155 [L1] Cache miss: addr = 1c1
6560235 [L2] Cache miss: addr = 1c1
6561125 [MEM] Mem hit: addr = 398, data = 80
6561135 [L2] Cache Allocate: addr = 1c1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6561145 [L1] Cache Allocate: addr = 1c1 data = 8f8e8d8c8b8a89888786858483828180
6561145 [L1] Cache hit from L2: addr = 1c1, data = 81
6561145 [TEST] CPU read @0x09c
6561155 [L1] Cache miss: addr = 09c
6561235 [L2] Cache miss: addr = 09c
6562125 [MEM] Mem hit: addr = 1c1, data = c0
6562135 [L2] Cache Allocate: addr = 09c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6562145 [L1] Cache Allocate: addr = 09c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6562145 [L1] Cache hit from L2: addr = 09c, data = dc
6562145 [TEST] CPU read @0x722
6562155 [L1] Cache miss: addr = 722
6562235 [L2] Cache miss: addr = 722
6563125 [MEM] Mem hit: addr = 09c, data = 80
6563135 [L2] Cache Allocate: addr = 722 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6563145 [L1] Cache Allocate: addr = 722 data = 8f8e8d8c8b8a89888786858483828180
6563145 [L1] Cache hit from L2: addr = 722, data = 82
6563145 [TEST] CPU read @0x63d
6563155 [L1] Cache miss: addr = 63d
6563235 [L2] Cache miss: addr = 63d
6564125 [MEM] Mem hit: addr = 722, data = 20
6564135 [L2] Cache Allocate: addr = 63d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6564145 [L1] Cache Allocate: addr = 63d data = 3f3e3d3c3b3a39383736353433323130
6564145 [L1] Cache hit from L2: addr = 63d, data = 3d
6564145 [TEST] CPU read @0x23b
6564155 [L1] Cache miss: addr = 23b
6564235 [L2] Cache hit: addr = 23b, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6564245 [L1] Cache Allocate: addr = 23b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6564245 [L1] Cache hit from L2: addr = 23b, data = eb
6564245 [TEST] CPU read @0x54d
6564255 [L1] Cache miss: addr = 54d
6564335 [L2] Cache hit: addr = 54d, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6564345 [L1] Cache Allocate: addr = 54d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6564345 [L1] Cache hit from L2: addr = 54d, data = cd
6564345 [TEST] CPU read @0x2b1
6564355 [L1] Cache miss: addr = 2b1
6564435 [L2] Cache miss: addr = 2b1
6565125 [MEM] Mem hit: addr = 63d, data = 20
6565135 [L2] Cache Allocate: addr = 2b1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6565145 [L1] Cache Allocate: addr = 2b1 data = 3f3e3d3c3b3a39383736353433323130
6565145 [L1] Cache hit from L2: addr = 2b1, data = 31
6565145 [TEST] CPU read @0x649
6565155 [L1] Cache miss: addr = 649
6565235 [L2] Cache miss: addr = 649
6566125 [MEM] Mem hit: addr = 2b1, data = a0
6566135 [L2] Cache Allocate: addr = 649 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6566145 [L1] Cache Allocate: addr = 649 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6566145 [L1] Cache hit from L2: addr = 649, data = a9
6566145 [TEST] CPU read @0x185
6566155 [L1] Cache miss: addr = 185
6566235 [L2] Cache miss: addr = 185
6567125 [MEM] Mem hit: addr = 649, data = 40
6567135 [L2] Cache Allocate: addr = 185 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6567145 [L1] Cache Allocate: addr = 185 data = 4f4e4d4c4b4a49484746454443424140
6567145 [L1] Cache hit from L2: addr = 185, data = 45
6567145 [TEST] CPU read @0x202
6567155 [L1] Cache miss: addr = 202
6567235 [L2] Cache miss: addr = 202
6568125 [MEM] Mem hit: addr = 185, data = 80
6568135 [L2] Cache Allocate: addr = 202 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6568145 [L1] Cache Allocate: addr = 202 data = 8f8e8d8c8b8a89888786858483828180
6568145 [L1] Cache hit from L2: addr = 202, data = 82
6568145 [TEST] CPU read @0x29a
6568155 [L1] Cache miss: addr = 29a
6568235 [L2] Cache miss: addr = 29a
6569125 [MEM] Mem hit: addr = 202, data = 00
6569135 [L2] Cache Allocate: addr = 29a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6569145 [L1] Cache Allocate: addr = 29a data = 1f1e1d1c1b1a19181716151413121110
6569145 [L1] Cache hit from L2: addr = 29a, data = 1a
6569145 [TEST] CPU read @0x11b
6569155 [L1] Cache miss: addr = 11b
6569235 [L2] Cache miss: addr = 11b
6570125 [MEM] Mem hit: addr = 29a, data = 80
6570135 [L2] Cache Allocate: addr = 11b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6570145 [L1] Cache Allocate: addr = 11b data = 9f9e9d9c9b9a99989796959493929190
6570145 [L1] Cache hit from L2: addr = 11b, data = 9b
6570145 [TEST] CPU read @0x238
6570155 [L1] Cache miss: addr = 238
6570235 [L2] Cache hit: addr = 238, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6570245 [L1] Cache Allocate: addr = 238 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6570245 [L1] Cache hit from L2: addr = 238, data = e8
6570245 [TEST] CPU read @0x17f
6570255 [L1] Cache miss: addr = 17f
6570335 [L2] Cache hit: addr = 17f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6570345 [L1] Cache Allocate: addr = 17f data = 4f4e4d4c4b4a49484746454443424140
6570345 [L1] Cache hit from L2: addr = 17f, data = 4f
6570345 [TEST] CPU read @0x54b
6570355 [L1] Cache miss: addr = 54b
6570435 [L2] Cache hit: addr = 54b, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6570445 [L1] Cache Allocate: addr = 54b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6570445 [L1] Cache hit from L2: addr = 54b, data = cb
6570445 [TEST] CPU read @0x4b2
6570455 [L1] Cache miss: addr = 4b2
6570535 [L2] Cache miss: addr = 4b2
6571125 [MEM] Mem hit: addr = 11b, data = 00
6571135 [L2] Cache Allocate: addr = 4b2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6571145 [L1] Cache Allocate: addr = 4b2 data = 1f1e1d1c1b1a19181716151413121110
6571145 [L1] Cache hit from L2: addr = 4b2, data = 12
6571145 [TEST] CPU read @0x19b
6571155 [L1] Cache miss: addr = 19b
6571235 [L2] Cache miss: addr = 19b
6572125 [MEM] Mem hit: addr = 4b2, data = a0
6572135 [L2] Cache Allocate: addr = 19b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6572145 [L1] Cache Allocate: addr = 19b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6572145 [L1] Cache hit from L2: addr = 19b, data = bb
6572145 [TEST] CPU read @0x154
6572155 [L1] Cache miss: addr = 154
6572235 [L2] Cache miss: addr = 154
6573125 [MEM] Mem hit: addr = 19b, data = 80
6573135 [L2] Cache Allocate: addr = 154 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6573145 [L1] Cache Allocate: addr = 154 data = 9f9e9d9c9b9a99989796959493929190
6573145 [L1] Cache hit from L2: addr = 154, data = 94
6573145 [TEST] CPU read @0x126
6573155 [L1] Cache miss: addr = 126
6573235 [L2] Cache miss: addr = 126
6574125 [MEM] Mem hit: addr = 154, data = 40
6574135 [L2] Cache Allocate: addr = 126 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6574145 [L1] Cache Allocate: addr = 126 data = 4f4e4d4c4b4a49484746454443424140
6574145 [L1] Cache hit from L2: addr = 126, data = 46
6574145 [TEST] CPU read @0x5ef
6574155 [L1] Cache miss: addr = 5ef
6574235 [L2] Cache miss: addr = 5ef
6575125 [MEM] Mem hit: addr = 126, data = 20
6575135 [L2] Cache Allocate: addr = 5ef data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6575145 [L1] Cache Allocate: addr = 5ef data = 2f2e2d2c2b2a29282726252423222120
6575145 [L1] Cache hit from L2: addr = 5ef, data = 2f
6575145 [TEST] CPU read @0x256
6575155 [L1] Cache miss: addr = 256
6575235 [L2] Cache hit: addr = 256, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6575245 [L1] Cache Allocate: addr = 256 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6575245 [L1] Cache hit from L2: addr = 256, data = e6
6575245 [TEST] CPU read @0x1f3
6575255 [L1] Cache miss: addr = 1f3
6575335 [L2] Cache miss: addr = 1f3
6576125 [MEM] Mem hit: addr = 5ef, data = e0
6576135 [L2] Cache Allocate: addr = 1f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6576145 [L1] Cache Allocate: addr = 1f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6576145 [L1] Cache hit from L2: addr = 1f3, data = f3
6576145 [TEST] CPU read @0x550
6576155 [L1] Cache hit: addr = 550, data = d0
6576165 [TEST] CPU read @0x713
6576175 [L1] Cache miss: addr = 713
6576235 [L2] Cache miss: addr = 713
6577125 [MEM] Mem hit: addr = 1f3, data = e0
6577135 [L2] Cache Allocate: addr = 713 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6577145 [L1] Cache Allocate: addr = 713 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6577145 [L1] Cache hit from L2: addr = 713, data = f3
6577145 [TEST] CPU read @0x0b1
6577155 [L1] Cache miss: addr = 0b1
6577235 [L2] Cache miss: addr = 0b1
6578125 [MEM] Mem hit: addr = 713, data = 00
6578135 [L2] Cache Allocate: addr = 0b1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6578145 [L1] Cache Allocate: addr = 0b1 data = 1f1e1d1c1b1a19181716151413121110
6578145 [L1] Cache hit from L2: addr = 0b1, data = 11
6578145 [TEST] CPU read @0x306
6578155 [L1] Cache miss: addr = 306
6578235 [L2] Cache miss: addr = 306
6579125 [MEM] Mem hit: addr = 0b1, data = a0
6579135 [L2] Cache Allocate: addr = 306 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6579145 [L1] Cache Allocate: addr = 306 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6579145 [L1] Cache hit from L2: addr = 306, data = a6
6579145 [TEST] CPU read @0x2d8
6579155 [L1] Cache miss: addr = 2d8
6579235 [L2] Cache miss: addr = 2d8
6580125 [MEM] Mem hit: addr = 306, data = 00
6580135 [L2] Cache Allocate: addr = 2d8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6580145 [L1] Cache Allocate: addr = 2d8 data = 1f1e1d1c1b1a19181716151413121110
6580145 [L1] Cache hit from L2: addr = 2d8, data = 18
6580145 [TEST] CPU read @0x3ca
6580155 [L1] Cache miss: addr = 3ca
6580235 [L2] Cache miss: addr = 3ca
6581125 [MEM] Mem hit: addr = 2d8, data = c0
6581135 [L2] Cache Allocate: addr = 3ca data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6581145 [L1] Cache Allocate: addr = 3ca data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6581145 [L1] Cache hit from L2: addr = 3ca, data = ca
6581145 [TEST] CPU read @0x1cf
6581155 [L1] Cache miss: addr = 1cf
6581235 [L2] Cache miss: addr = 1cf
6582125 [MEM] Mem hit: addr = 3ca, data = c0
6582135 [L2] Cache Allocate: addr = 1cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6582145 [L1] Cache Allocate: addr = 1cf data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6582145 [L1] Cache hit from L2: addr = 1cf, data = cf
6582145 [TEST] CPU read @0x30c
6582155 [L1] Cache miss: addr = 30c
6582235 [L2] Cache miss: addr = 30c
6583125 [MEM] Mem hit: addr = 1cf, data = c0
6583135 [L2] Cache Allocate: addr = 30c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6583145 [L1] Cache Allocate: addr = 30c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6583145 [L1] Cache hit from L2: addr = 30c, data = cc
6583145 [TEST] CPU read @0x272
6583155 [L1] Cache miss: addr = 272
6583235 [L2] Cache miss: addr = 272
6584125 [MEM] Mem hit: addr = 30c, data = 00
6584135 [L2] Cache Allocate: addr = 272 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6584145 [L1] Cache Allocate: addr = 272 data = 1f1e1d1c1b1a19181716151413121110
6584145 [L1] Cache hit from L2: addr = 272, data = 12
6584145 [TEST] CPU read @0x5a3
6584155 [L1] Cache miss: addr = 5a3
6584235 [L2] Cache hit: addr = 5a3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6584245 [L1] Cache Allocate: addr = 5a3 data = 8f8e8d8c8b8a89888786858483828180
6584245 [L1] Cache hit from L2: addr = 5a3, data = 83
6584245 [TEST] CPU read @0x6f1
6584255 [L1] Cache miss: addr = 6f1
6584335 [L2] Cache miss: addr = 6f1
6585125 [MEM] Mem hit: addr = 272, data = 60
6585135 [L2] Cache Allocate: addr = 6f1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6585145 [L1] Cache Allocate: addr = 6f1 data = 7f7e7d7c7b7a79787776757473727170
6585145 [L1] Cache hit from L2: addr = 6f1, data = 71
6585145 [TEST] CPU read @0x6dc
6585155 [L1] Cache hit: addr = 6dc, data = bc
6585165 [TEST] CPU read @0x673
6585175 [L1] Cache miss: addr = 673
6585235 [L2] Cache miss: addr = 673
6586125 [MEM] Mem hit: addr = 6f1, data = e0
6586135 [L2] Cache Allocate: addr = 673 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6586145 [L1] Cache Allocate: addr = 673 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6586145 [L1] Cache hit from L2: addr = 673, data = f3
6586145 [TEST] CPU read @0x545
6586155 [L1] Cache miss: addr = 545
6586235 [L2] Cache hit: addr = 545, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6586245 [L1] Cache Allocate: addr = 545 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6586245 [L1] Cache hit from L2: addr = 545, data = c5
6586245 [TEST] CPU read @0x524
6586255 [L1] Cache miss: addr = 524
6586335 [L2] Cache miss: addr = 524
6587125 [MEM] Mem hit: addr = 673, data = 60
6587135 [L2] Cache Allocate: addr = 524 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6587145 [L1] Cache Allocate: addr = 524 data = 6f6e6d6c6b6a69686766656463626160
6587145 [L1] Cache hit from L2: addr = 524, data = 64
6587145 [TEST] CPU read @0x129
6587155 [L1] Cache miss: addr = 129
6587235 [L2] Cache miss: addr = 129
6588125 [MEM] Mem hit: addr = 524, data = 20
6588135 [L2] Cache Allocate: addr = 129 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6588145 [L1] Cache Allocate: addr = 129 data = 2f2e2d2c2b2a29282726252423222120
6588145 [L1] Cache hit from L2: addr = 129, data = 29
6588145 [TEST] CPU read @0x054
6588155 [L1] Cache miss: addr = 054
6588235 [L2] Cache miss: addr = 054
6589125 [MEM] Mem hit: addr = 129, data = 20
6589135 [L2] Cache Allocate: addr = 054 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6589145 [L1] Cache Allocate: addr = 054 data = 3f3e3d3c3b3a39383736353433323130
6589145 [L1] Cache hit from L2: addr = 054, data = 34
6589145 [TEST] CPU read @0x242
6589155 [L1] Cache hit: addr = 242, data = e2
6589165 [TEST] CPU read @0x35a
6589175 [L1] Cache miss: addr = 35a
6589235 [L2] Cache miss: addr = 35a
6590125 [MEM] Mem hit: addr = 054, data = 40
6590135 [L2] Cache Allocate: addr = 35a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6590145 [L1] Cache Allocate: addr = 35a data = 5f5e5d5c5b5a59585756555453525150
6590145 [L1] Cache hit from L2: addr = 35a, data = 5a
6590145 [TEST] CPU read @0x798
6590155 [L1] Cache miss: addr = 798
6590235 [L2] Cache miss: addr = 798
6591125 [MEM] Mem hit: addr = 35a, data = 40
6591135 [L2] Cache Allocate: addr = 798 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6591145 [L1] Cache Allocate: addr = 798 data = 5f5e5d5c5b5a59585756555453525150
6591145 [L1] Cache hit from L2: addr = 798, data = 58
6591145 [TEST] CPU read @0x663
6591155 [L1] Cache miss: addr = 663
6591235 [L2] Cache miss: addr = 663
6592125 [MEM] Mem hit: addr = 798, data = 80
6592135 [L2] Cache Allocate: addr = 663 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6592145 [L1] Cache Allocate: addr = 663 data = 8f8e8d8c8b8a89888786858483828180
6592145 [L1] Cache hit from L2: addr = 663, data = 83
6592145 [TEST] CPU read @0x2db
6592155 [L1] Cache miss: addr = 2db
6592235 [L2] Cache miss: addr = 2db
6593125 [MEM] Mem hit: addr = 663, data = 60
6593135 [L2] Cache Allocate: addr = 2db data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6593145 [L1] Cache Allocate: addr = 2db data = 7f7e7d7c7b7a79787776757473727170
6593145 [L1] Cache hit from L2: addr = 2db, data = 7b
6593145 [TEST] CPU read @0x06d
6593155 [L1] Cache miss: addr = 06d
6593235 [L2] Cache miss: addr = 06d
6594125 [MEM] Mem hit: addr = 2db, data = c0
6594135 [L2] Cache Allocate: addr = 06d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6594145 [L1] Cache Allocate: addr = 06d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6594145 [L1] Cache hit from L2: addr = 06d, data = cd
6594145 [TEST] CPU read @0x281
6594155 [L1] Cache miss: addr = 281
6594235 [L2] Cache miss: addr = 281
6595125 [MEM] Mem hit: addr = 06d, data = 60
6595135 [L2] Cache Allocate: addr = 281 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6595145 [L1] Cache Allocate: addr = 281 data = 6f6e6d6c6b6a69686766656463626160
6595145 [L1] Cache hit from L2: addr = 281, data = 61
6595145 [TEST] CPU read @0x7ea
6595155 [L1] Cache miss: addr = 7ea
6595235 [L2] Cache miss: addr = 7ea
6596125 [MEM] Mem hit: addr = 281, data = 80
6596135 [L2] Cache Allocate: addr = 7ea data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6596145 [L1] Cache Allocate: addr = 7ea data = 8f8e8d8c8b8a89888786858483828180
6596145 [L1] Cache hit from L2: addr = 7ea, data = 8a
6596145 [TEST] CPU read @0x68a
6596155 [L1] Cache miss: addr = 68a
6596235 [L2] Cache miss: addr = 68a
6597125 [MEM] Mem hit: addr = 7ea, data = e0
6597135 [L2] Cache Allocate: addr = 68a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6597145 [L1] Cache Allocate: addr = 68a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6597145 [L1] Cache hit from L2: addr = 68a, data = ea
6597145 [TEST] CPU read @0x7f5
6597155 [L1] Cache miss: addr = 7f5
6597235 [L2] Cache hit: addr = 7f5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6597245 [L1] Cache Allocate: addr = 7f5 data = 8f8e8d8c8b8a89888786858483828180
6597245 [L1] Cache hit from L2: addr = 7f5, data = 85
6597245 [TEST] CPU read @0x000
6597255 [L1] Cache miss: addr = 000
6597335 [L2] Cache miss: addr = 000
6598125 [MEM] Mem hit: addr = 68a, data = 80
6598135 [L2] Cache Allocate: addr = 000 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6598145 [L1] Cache Allocate: addr = 000 data = 8f8e8d8c8b8a89888786858483828180
6598145 [L1] Cache hit from L2: addr = 000, data = 80
6598145 [TEST] CPU read @0x182
6598155 [L1] Cache miss: addr = 182
6598235 [L2] Cache miss: addr = 182
6599125 [MEM] Mem hit: addr = 000, data = 00
6599135 [L2] Cache Allocate: addr = 182 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6599145 [L1] Cache Allocate: addr = 182 data = 0f0e0d0c0b0a09080706050403020100
6599145 [L1] Cache hit from L2: addr = 182, data = 02
6599145 [TEST] CPU read @0x3b1
6599155 [L1] Cache miss: addr = 3b1
6599235 [L2] Cache miss: addr = 3b1
6600125 [MEM] Mem hit: addr = 182, data = 80
6600135 [L2] Cache Allocate: addr = 3b1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6600145 [L1] Cache Allocate: addr = 3b1 data = 9f9e9d9c9b9a99989796959493929190
6600145 [L1] Cache hit from L2: addr = 3b1, data = 91
6600145 [TEST] CPU read @0x479
6600155 [L1] Cache miss: addr = 479
6600235 [L2] Cache miss: addr = 479
6601125 [MEM] Mem hit: addr = 3b1, data = a0
6601135 [L2] Cache Allocate: addr = 479 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6601145 [L1] Cache Allocate: addr = 479 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6601145 [L1] Cache hit from L2: addr = 479, data = b9
6601145 [TEST] CPU read @0x657
6601155 [L1] Cache miss: addr = 657
6601235 [L2] Cache miss: addr = 657
6602125 [MEM] Mem hit: addr = 479, data = 60
6602135 [L2] Cache Allocate: addr = 657 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6602145 [L1] Cache Allocate: addr = 657 data = 7f7e7d7c7b7a79787776757473727170
6602145 [L1] Cache hit from L2: addr = 657, data = 77
6602145 [TEST] CPU read @0x2b6
6602155 [L1] Cache miss: addr = 2b6
6602235 [L2] Cache miss: addr = 2b6
6603125 [MEM] Mem hit: addr = 657, data = 40
6603135 [L2] Cache Allocate: addr = 2b6 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6603145 [L1] Cache Allocate: addr = 2b6 data = 5f5e5d5c5b5a59585756555453525150
6603145 [L1] Cache hit from L2: addr = 2b6, data = 56
6603145 [TEST] CPU read @0x242
6603155 [L1] Cache hit: addr = 242, data = e2
6603165 [TEST] CPU read @0x0ea
6603175 [L1] Cache miss: addr = 0ea
6603235 [L2] Cache miss: addr = 0ea
6604125 [MEM] Mem hit: addr = 2b6, data = a0
6604135 [L2] Cache Allocate: addr = 0ea data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6604145 [L1] Cache Allocate: addr = 0ea data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6604145 [L1] Cache hit from L2: addr = 0ea, data = aa
6604145 [TEST] CPU read @0x74e
6604155 [L1] Cache miss: addr = 74e
6604235 [L2] Cache miss: addr = 74e
6605125 [MEM] Mem hit: addr = 0ea, data = e0
6605135 [L2] Cache Allocate: addr = 74e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6605145 [L1] Cache Allocate: addr = 74e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6605145 [L1] Cache hit from L2: addr = 74e, data = ee
6605145 [TEST] CPU read @0x7cf
6605155 [L1] Cache miss: addr = 7cf
6605235 [L2] Cache hit: addr = 7cf, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6605245 [L1] Cache Allocate: addr = 7cf data = 4f4e4d4c4b4a49484746454443424140
6605245 [L1] Cache hit from L2: addr = 7cf, data = 4f
6605245 [TEST] CPU read @0x4b6
6605255 [L1] Cache miss: addr = 4b6
6605335 [L2] Cache miss: addr = 4b6
6606125 [MEM] Mem hit: addr = 74e, data = 40
6606135 [L2] Cache Allocate: addr = 4b6 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6606145 [L1] Cache Allocate: addr = 4b6 data = 5f5e5d5c5b5a59585756555453525150
6606145 [L1] Cache hit from L2: addr = 4b6, data = 56
6606145 [TEST] CPU read @0x6da
6606155 [L1] Cache hit: addr = 6da, data = ba
6606165 [TEST] CPU read @0x59c
6606175 [L1] Cache miss: addr = 59c
6606235 [L2] Cache miss: addr = 59c
6607125 [MEM] Mem hit: addr = 4b6, data = a0
6607135 [L2] Cache Allocate: addr = 59c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6607145 [L1] Cache Allocate: addr = 59c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6607145 [L1] Cache hit from L2: addr = 59c, data = bc
6607145 [TEST] CPU read @0x5e5
6607155 [L1] Cache miss: addr = 5e5
6607235 [L2] Cache miss: addr = 5e5
6608125 [MEM] Mem hit: addr = 59c, data = 80
6608135 [L2] Cache Allocate: addr = 5e5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6608145 [L1] Cache Allocate: addr = 5e5 data = 8f8e8d8c8b8a89888786858483828180
6608145 [L1] Cache hit from L2: addr = 5e5, data = 85
6608145 [TEST] CPU read @0x433
6608155 [L1] Cache miss: addr = 433
6608235 [L2] Cache miss: addr = 433
6609125 [MEM] Mem hit: addr = 5e5, data = e0
6609135 [L2] Cache Allocate: addr = 433 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6609145 [L1] Cache Allocate: addr = 433 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6609145 [L1] Cache hit from L2: addr = 433, data = f3
6609145 [TEST] CPU read @0x27b
6609155 [L1] Cache miss: addr = 27b
6609235 [L2] Cache miss: addr = 27b
6610125 [MEM] Mem hit: addr = 433, data = 20
6610135 [L2] Cache Allocate: addr = 27b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6610145 [L1] Cache Allocate: addr = 27b data = 3f3e3d3c3b3a39383736353433323130
6610145 [L1] Cache hit from L2: addr = 27b, data = 3b
6610145 [TEST] CPU read @0x6f7
6610155 [L1] Cache miss: addr = 6f7
6610235 [L2] Cache miss: addr = 6f7
6611125 [MEM] Mem hit: addr = 27b, data = 60
6611135 [L2] Cache Allocate: addr = 6f7 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6611145 [L1] Cache Allocate: addr = 6f7 data = 7f7e7d7c7b7a79787776757473727170
6611145 [L1] Cache hit from L2: addr = 6f7, data = 77
6611145 [TEST] CPU read @0x6f9
6611155 [L1] Cache hit: addr = 6f9, data = 79
6611165 [TEST] CPU read @0x22a
6611175 [L1] Cache hit: addr = 22a, data = ea
6611185 [TEST] CPU read @0x0c8
6611195 [L1] Cache miss: addr = 0c8
6611235 [L2] Cache miss: addr = 0c8
6612125 [MEM] Mem hit: addr = 6f7, data = e0
6612135 [L2] Cache Allocate: addr = 0c8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6612145 [L1] Cache Allocate: addr = 0c8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6612145 [L1] Cache hit from L2: addr = 0c8, data = e8
6612145 [TEST] CPU read @0x6e6
6612155 [L1] Cache miss: addr = 6e6
6612235 [L2] Cache hit: addr = 6e6, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6612245 [L1] Cache Allocate: addr = 6e6 data = 6f6e6d6c6b6a69686766656463626160
6612245 [L1] Cache hit from L2: addr = 6e6, data = 66
6612245 [TEST] CPU read @0x753
6612255 [L1] Cache miss: addr = 753
6612335 [L2] Cache miss: addr = 753
6613125 [MEM] Mem hit: addr = 0c8, data = c0
6613135 [L2] Cache Allocate: addr = 753 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6613145 [L1] Cache Allocate: addr = 753 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6613145 [L1] Cache hit from L2: addr = 753, data = d3
6613145 [TEST] CPU read @0x15b
6613155 [L1] Cache miss: addr = 15b
6613235 [L2] Cache miss: addr = 15b
6614125 [MEM] Mem hit: addr = 753, data = 40
6614135 [L2] Cache Allocate: addr = 15b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6614145 [L1] Cache Allocate: addr = 15b data = 5f5e5d5c5b5a59585756555453525150
6614145 [L1] Cache hit from L2: addr = 15b, data = 5b
6614145 [TEST] CPU read @0x3db
6614155 [L1] Cache miss: addr = 3db
6614235 [L2] Cache miss: addr = 3db
6615125 [MEM] Mem hit: addr = 15b, data = 40
6615135 [L2] Cache Allocate: addr = 3db data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6615145 [L1] Cache Allocate: addr = 3db data = 5f5e5d5c5b5a59585756555453525150
6615145 [L1] Cache hit from L2: addr = 3db, data = 5b
6615145 [TEST] CPU read @0x3db
6615155 [L1] Cache hit: addr = 3db, data = 5b
6615165 [TEST] CPU read @0x2cf
6615175 [L1] Cache miss: addr = 2cf
6615235 [L2] Cache miss: addr = 2cf
6616125 [MEM] Mem hit: addr = 3db, data = c0
6616135 [L2] Cache Allocate: addr = 2cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6616145 [L1] Cache Allocate: addr = 2cf data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6616145 [L1] Cache hit from L2: addr = 2cf, data = cf
6616145 [TEST] CPU read @0x57d
6616155 [L1] Cache miss: addr = 57d
6616235 [L2] Cache miss: addr = 57d
6617125 [MEM] Mem hit: addr = 2cf, data = c0
6617135 [L2] Cache Allocate: addr = 57d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6617145 [L1] Cache Allocate: addr = 57d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6617145 [L1] Cache hit from L2: addr = 57d, data = dd
6617145 [TEST] CPU read @0x0ea
6617155 [L1] Cache miss: addr = 0ea
6617235 [L2] Cache miss: addr = 0ea
6618125 [MEM] Mem hit: addr = 57d, data = 60
6618135 [L2] Cache Allocate: addr = 0ea data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6618145 [L1] Cache Allocate: addr = 0ea data = 6f6e6d6c6b6a69686766656463626160
6618145 [L1] Cache hit from L2: addr = 0ea, data = 6a
6618145 [TEST] CPU read @0x3cd
6618155 [L1] Cache miss: addr = 3cd
6618235 [L2] Cache miss: addr = 3cd
6619125 [MEM] Mem hit: addr = 0ea, data = e0
6619135 [L2] Cache Allocate: addr = 3cd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6619145 [L1] Cache Allocate: addr = 3cd data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6619145 [L1] Cache hit from L2: addr = 3cd, data = ed
6619145 [TEST] CPU read @0x666
6619155 [L1] Cache miss: addr = 666
6619235 [L2] Cache miss: addr = 666
6620125 [MEM] Mem hit: addr = 3cd, data = c0
6620135 [L2] Cache Allocate: addr = 666 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6620145 [L1] Cache Allocate: addr = 666 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6620145 [L1] Cache hit from L2: addr = 666, data = c6
6620145 [TEST] CPU read @0x67e
6620155 [L1] Cache miss: addr = 67e
6620235 [L2] Cache hit: addr = 67e, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6620245 [L1] Cache Allocate: addr = 67e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6620245 [L1] Cache hit from L2: addr = 67e, data = ce
6620245 [TEST] CPU read @0x2df
6620255 [L1] Cache miss: addr = 2df
6620335 [L2] Cache miss: addr = 2df
6621125 [MEM] Mem hit: addr = 666, data = 60
6621135 [L2] Cache Allocate: addr = 2df data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6621145 [L1] Cache Allocate: addr = 2df data = 7f7e7d7c7b7a79787776757473727170
6621145 [L1] Cache hit from L2: addr = 2df, data = 7f
6621145 [TEST] CPU read @0x0c9
6621155 [L1] Cache miss: addr = 0c9
6621235 [L2] Cache miss: addr = 0c9
6622125 [MEM] Mem hit: addr = 2df, data = c0
6622135 [L2] Cache Allocate: addr = 0c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6622145 [L1] Cache Allocate: addr = 0c9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6622145 [L1] Cache hit from L2: addr = 0c9, data = c9
6622145 [TEST] CPU read @0x190
6622155 [L1] Cache miss: addr = 190
6622235 [L2] Cache miss: addr = 190
6623125 [MEM] Mem hit: addr = 0c9, data = c0
6623135 [L2] Cache Allocate: addr = 190 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6623145 [L1] Cache Allocate: addr = 190 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6623145 [L1] Cache hit from L2: addr = 190, data = d0
6623145 [TEST] CPU read @0x194
6623155 [L1] Cache hit: addr = 194, data = d4
6623165 [TEST] CPU read @0x7fd
6623175 [L1] Cache miss: addr = 7fd
6623235 [L2] Cache miss: addr = 7fd
6624125 [MEM] Mem hit: addr = 190, data = 80
6624135 [L2] Cache Allocate: addr = 7fd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6624145 [L1] Cache Allocate: addr = 7fd data = 9f9e9d9c9b9a99989796959493929190
6624145 [L1] Cache hit from L2: addr = 7fd, data = 9d
6624145 [TEST] CPU read @0x3a7
6624155 [L1] Cache miss: addr = 3a7
6624235 [L2] Cache miss: addr = 3a7
6625125 [MEM] Mem hit: addr = 7fd, data = e0
6625135 [L2] Cache Allocate: addr = 3a7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6625145 [L1] Cache Allocate: addr = 3a7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6625145 [L1] Cache hit from L2: addr = 3a7, data = e7
6625145 [TEST] CPU read @0x6d1
6625155 [L1] Cache hit: addr = 6d1, data = b1
6625165 [TEST] CPU read @0x01a
6625175 [L1] Cache miss: addr = 01a
6625235 [L2] Cache miss: addr = 01a
6626125 [MEM] Mem hit: addr = 3a7, data = a0
6626135 [L2] Cache Allocate: addr = 01a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6626145 [L1] Cache Allocate: addr = 01a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6626145 [L1] Cache hit from L2: addr = 01a, data = ba
6626145 [TEST] CPU read @0x29c
6626155 [L1] Cache miss: addr = 29c
6626235 [L2] Cache miss: addr = 29c
6627125 [MEM] Mem hit: addr = 01a, data = 00
6627135 [L2] Cache Allocate: addr = 29c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6627145 [L1] Cache Allocate: addr = 29c data = 1f1e1d1c1b1a19181716151413121110
6627145 [L1] Cache hit from L2: addr = 29c, data = 1c
6627145 [TEST] CPU read @0x071
6627155 [L1] Cache miss: addr = 071
6627235 [L2] Cache miss: addr = 071
6628125 [MEM] Mem hit: addr = 29c, data = 80
6628135 [L2] Cache Allocate: addr = 071 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6628145 [L1] Cache Allocate: addr = 071 data = 9f9e9d9c9b9a99989796959493929190
6628145 [L1] Cache hit from L2: addr = 071, data = 91
6628145 [TEST] CPU read @0x218
6628155 [L1] Cache miss: addr = 218
6628235 [L2] Cache miss: addr = 218
6629125 [MEM] Mem hit: addr = 071, data = 60
6629135 [L2] Cache Allocate: addr = 218 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6629145 [L1] Cache Allocate: addr = 218 data = 7f7e7d7c7b7a79787776757473727170
6629145 [L1] Cache hit from L2: addr = 218, data = 78
6629145 [TEST] CPU read @0x16c
6629155 [L1] Cache miss: addr = 16c
6629235 [L2] Cache hit: addr = 16c, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6629245 [L1] Cache Allocate: addr = 16c data = 4f4e4d4c4b4a49484746454443424140
6629245 [L1] Cache hit from L2: addr = 16c, data = 4c
6629245 [TEST] CPU read @0x65b
6629255 [L1] Cache miss: addr = 65b
6629335 [L2] Cache miss: addr = 65b
6630125 [MEM] Mem hit: addr = 218, data = 00
6630135 [L2] Cache Allocate: addr = 65b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6630145 [L1] Cache Allocate: addr = 65b data = 1f1e1d1c1b1a19181716151413121110
6630145 [L1] Cache hit from L2: addr = 65b, data = 1b
6630145 [TEST] CPU read @0x79e
6630155 [L1] Cache miss: addr = 79e
6630235 [L2] Cache miss: addr = 79e
6631125 [MEM] Mem hit: addr = 65b, data = 40
6631135 [L2] Cache Allocate: addr = 79e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6631145 [L1] Cache Allocate: addr = 79e data = 5f5e5d5c5b5a59585756555453525150
6631145 [L1] Cache hit from L2: addr = 79e, data = 5e
6631145 [TEST] CPU read @0x72d
6631155 [L1] Cache miss: addr = 72d
6631235 [L2] Cache miss: addr = 72d
6632125 [MEM] Mem hit: addr = 79e, data = 80
6632135 [L2] Cache Allocate: addr = 72d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6632145 [L1] Cache Allocate: addr = 72d data = 8f8e8d8c8b8a89888786858483828180
6632145 [L1] Cache hit from L2: addr = 72d, data = 8d
6632145 [TEST] CPU read @0x4bb
6632155 [L1] Cache miss: addr = 4bb
6632235 [L2] Cache miss: addr = 4bb
6633125 [MEM] Mem hit: addr = 72d, data = 20
6633135 [L2] Cache Allocate: addr = 4bb data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6633145 [L1] Cache Allocate: addr = 4bb data = 3f3e3d3c3b3a39383736353433323130
6633145 [L1] Cache hit from L2: addr = 4bb, data = 3b
6633145 [TEST] CPU read @0x6da
6633155 [L1] Cache hit: addr = 6da, data = ba
6633165 [TEST] CPU read @0x6a9
6633175 [L1] Cache miss: addr = 6a9
6633235 [L2] Cache miss: addr = 6a9
6634125 [MEM] Mem hit: addr = 4bb, data = a0
6634135 [L2] Cache Allocate: addr = 6a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6634145 [L1] Cache Allocate: addr = 6a9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6634145 [L1] Cache hit from L2: addr = 6a9, data = a9
6634145 [TEST] CPU read @0x7ee
6634155 [L1] Cache miss: addr = 7ee
6634235 [L2] Cache miss: addr = 7ee
6635125 [MEM] Mem hit: addr = 6a9, data = a0
6635135 [L2] Cache Allocate: addr = 7ee data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6635145 [L1] Cache Allocate: addr = 7ee data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6635145 [L1] Cache hit from L2: addr = 7ee, data = ae
6635145 [TEST] CPU read @0x31b
6635155 [L1] Cache miss: addr = 31b
6635235 [L2] Cache miss: addr = 31b
6636125 [MEM] Mem hit: addr = 7ee, data = e0
6636135 [L2] Cache Allocate: addr = 31b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6636145 [L1] Cache Allocate: addr = 31b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6636145 [L1] Cache hit from L2: addr = 31b, data = fb
6636145 [TEST] CPU read @0x261
6636155 [L1] Cache miss: addr = 261
6636235 [L2] Cache miss: addr = 261
6637125 [MEM] Mem hit: addr = 31b, data = 00
6637135 [L2] Cache Allocate: addr = 261 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6637145 [L1] Cache Allocate: addr = 261 data = 0f0e0d0c0b0a09080706050403020100
6637145 [L1] Cache hit from L2: addr = 261, data = 01
6637145 [TEST] CPU read @0x430
6637155 [L1] Cache miss: addr = 430
6637235 [L2] Cache miss: addr = 430
6638125 [MEM] Mem hit: addr = 261, data = 60
6638135 [L2] Cache Allocate: addr = 430 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6638145 [L1] Cache Allocate: addr = 430 data = 7f7e7d7c7b7a79787776757473727170
6638145 [L1] Cache hit from L2: addr = 430, data = 70
6638145 [TEST] CPU read @0x57f
6638155 [L1] Cache miss: addr = 57f
6638235 [L2] Cache miss: addr = 57f
6639125 [MEM] Mem hit: addr = 430, data = 20
6639135 [L2] Cache Allocate: addr = 57f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6639145 [L1] Cache Allocate: addr = 57f data = 3f3e3d3c3b3a39383736353433323130
6639145 [L1] Cache hit from L2: addr = 57f, data = 3f
6639145 [TEST] CPU read @0x5ad
6639155 [L1] Cache miss: addr = 5ad
6639235 [L2] Cache hit: addr = 5ad, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6639245 [L1] Cache Allocate: addr = 5ad data = 8f8e8d8c8b8a89888786858483828180
6639245 [L1] Cache hit from L2: addr = 5ad, data = 8d
6639245 [TEST] CPU read @0x46f
6639255 [L1] Cache miss: addr = 46f
6639335 [L2] Cache miss: addr = 46f
6640125 [MEM] Mem hit: addr = 57f, data = 60
6640135 [L2] Cache Allocate: addr = 46f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6640145 [L1] Cache Allocate: addr = 46f data = 6f6e6d6c6b6a69686766656463626160
6640145 [L1] Cache hit from L2: addr = 46f, data = 6f
6640145 [TEST] CPU read @0x51e
6640155 [L1] Cache miss: addr = 51e
6640235 [L2] Cache miss: addr = 51e
6641125 [MEM] Mem hit: addr = 46f, data = 60
6641135 [L2] Cache Allocate: addr = 51e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6641145 [L1] Cache Allocate: addr = 51e data = 7f7e7d7c7b7a79787776757473727170
6641145 [L1] Cache hit from L2: addr = 51e, data = 7e
6641145 [TEST] CPU read @0x73a
6641155 [L1] Cache miss: addr = 73a
6641235 [L2] Cache miss: addr = 73a
6642125 [MEM] Mem hit: addr = 51e, data = 00
6642135 [L2] Cache Allocate: addr = 73a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6642145 [L1] Cache Allocate: addr = 73a data = 1f1e1d1c1b1a19181716151413121110
6642145 [L1] Cache hit from L2: addr = 73a, data = 1a
6642145 [TEST] CPU read @0x737
6642155 [L1] Cache hit: addr = 737, data = 17
6642165 [TEST] CPU read @0x7b7
6642175 [L1] Cache miss: addr = 7b7
6642235 [L2] Cache miss: addr = 7b7
6643125 [MEM] Mem hit: addr = 73a, data = 20
6643135 [L2] Cache Allocate: addr = 7b7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6643145 [L1] Cache Allocate: addr = 7b7 data = 3f3e3d3c3b3a39383736353433323130
6643145 [L1] Cache hit from L2: addr = 7b7, data = 37
6643145 [TEST] CPU read @0x40a
6643155 [L1] Cache miss: addr = 40a
6643235 [L2] Cache miss: addr = 40a
6644125 [MEM] Mem hit: addr = 7b7, data = a0
6644135 [L2] Cache Allocate: addr = 40a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6644145 [L1] Cache Allocate: addr = 40a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6644145 [L1] Cache hit from L2: addr = 40a, data = aa
6644145 [TEST] CPU read @0x18f
6644155 [L1] Cache miss: addr = 18f
6644235 [L2] Cache miss: addr = 18f
6645125 [MEM] Mem hit: addr = 40a, data = 00
6645135 [L2] Cache Allocate: addr = 18f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6645145 [L1] Cache Allocate: addr = 18f data = 0f0e0d0c0b0a09080706050403020100
6645145 [L1] Cache hit from L2: addr = 18f, data = 0f
6645145 [TEST] CPU read @0x60d
6645155 [L1] Cache miss: addr = 60d
6645235 [L2] Cache miss: addr = 60d
6646125 [MEM] Mem hit: addr = 18f, data = 80
6646135 [L2] Cache Allocate: addr = 60d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6646145 [L1] Cache Allocate: addr = 60d data = 8f8e8d8c8b8a89888786858483828180
6646145 [L1] Cache hit from L2: addr = 60d, data = 8d
6646145 [TEST] CPU read @0x06f
6646155 [L1] Cache miss: addr = 06f
6646235 [L2] Cache miss: addr = 06f
6647125 [MEM] Mem hit: addr = 60d, data = 00
6647135 [L2] Cache Allocate: addr = 06f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6647145 [L1] Cache Allocate: addr = 06f data = 0f0e0d0c0b0a09080706050403020100
6647145 [L1] Cache hit from L2: addr = 06f, data = 0f
6647145 [TEST] CPU read @0x759
6647155 [L1] Cache miss: addr = 759
6647235 [L2] Cache miss: addr = 759
6648125 [MEM] Mem hit: addr = 06f, data = 60
6648135 [L2] Cache Allocate: addr = 759 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6648145 [L1] Cache Allocate: addr = 759 data = 7f7e7d7c7b7a79787776757473727170
6648145 [L1] Cache hit from L2: addr = 759, data = 79
6648145 [TEST] CPU read @0x68a
6648155 [L1] Cache miss: addr = 68a
6648235 [L2] Cache miss: addr = 68a
6649125 [MEM] Mem hit: addr = 759, data = 40
6649135 [L2] Cache Allocate: addr = 68a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6649145 [L1] Cache Allocate: addr = 68a data = 4f4e4d4c4b4a49484746454443424140
6649145 [L1] Cache hit from L2: addr = 68a, data = 4a
6649145 [TEST] CPU read @0x694
6649155 [L1] Cache hit: addr = 694, data = b4
6649165 [TEST] CPU read @0x377
6649175 [L1] Cache hit: addr = 377, data = c7
6649185 [TEST] CPU read @0x03d
6649195 [L1] Cache miss: addr = 03d
6649235 [L2] Cache miss: addr = 03d
6650125 [MEM] Mem hit: addr = 68a, data = 80
6650135 [L2] Cache Allocate: addr = 03d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6650145 [L1] Cache Allocate: addr = 03d data = 9f9e9d9c9b9a99989796959493929190
6650145 [L1] Cache hit from L2: addr = 03d, data = 9d
6650145 [TEST] CPU read @0x531
6650155 [L1] Cache miss: addr = 531
6650235 [L2] Cache miss: addr = 531
6651125 [MEM] Mem hit: addr = 03d, data = 20
6651135 [L2] Cache Allocate: addr = 531 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6651145 [L1] Cache Allocate: addr = 531 data = 3f3e3d3c3b3a39383736353433323130
6651145 [L1] Cache hit from L2: addr = 531, data = 31
6651145 [TEST] CPU read @0x442
6651155 [L1] Cache miss: addr = 442
6651235 [L2] Cache miss: addr = 442
6652125 [MEM] Mem hit: addr = 531, data = 20
6652135 [L2] Cache Allocate: addr = 442 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6652145 [L1] Cache Allocate: addr = 442 data = 2f2e2d2c2b2a29282726252423222120
6652145 [L1] Cache hit from L2: addr = 442, data = 22
6652145 [TEST] CPU read @0x24a
6652155 [L1] Cache hit: addr = 24a, data = ea
6652165 [TEST] CPU read @0x42d
6652175 [L1] Cache miss: addr = 42d
6652235 [L2] Cache miss: addr = 42d
6653125 [MEM] Mem hit: addr = 442, data = 40
6653135 [L2] Cache Allocate: addr = 42d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6653145 [L1] Cache Allocate: addr = 42d data = 4f4e4d4c4b4a49484746454443424140
6653145 [L1] Cache hit from L2: addr = 42d, data = 4d
6653145 [TEST] CPU read @0x688
6653155 [L1] Cache miss: addr = 688
6653235 [L2] Cache miss: addr = 688
6654125 [MEM] Mem hit: addr = 42d, data = 20
6654135 [L2] Cache Allocate: addr = 688 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6654145 [L1] Cache Allocate: addr = 688 data = 2f2e2d2c2b2a29282726252423222120
6654145 [L1] Cache hit from L2: addr = 688, data = 28
6654145 [TEST] CPU read @0x26d
6654155 [L1] Cache miss: addr = 26d
6654235 [L2] Cache miss: addr = 26d
6655125 [MEM] Mem hit: addr = 688, data = 80
6655135 [L2] Cache Allocate: addr = 26d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6655145 [L1] Cache Allocate: addr = 26d data = 8f8e8d8c8b8a89888786858483828180
6655145 [L1] Cache hit from L2: addr = 26d, data = 8d
6655145 [TEST] CPU read @0x534
6655155 [L1] Cache hit: addr = 534, data = 34
6655165 [TEST] CPU read @0x7e3
6655175 [L1] Cache miss: addr = 7e3
6655235 [L2] Cache miss: addr = 7e3
6656125 [MEM] Mem hit: addr = 26d, data = 60
6656135 [L2] Cache Allocate: addr = 7e3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6656145 [L1] Cache Allocate: addr = 7e3 data = 6f6e6d6c6b6a69686766656463626160
6656145 [L1] Cache hit from L2: addr = 7e3, data = 63
6656145 [TEST] CPU read @0x059
6656155 [L1] Cache miss: addr = 059
6656235 [L2] Cache miss: addr = 059
6657125 [MEM] Mem hit: addr = 7e3, data = e0
6657135 [L2] Cache Allocate: addr = 059 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6657145 [L1] Cache Allocate: addr = 059 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6657145 [L1] Cache hit from L2: addr = 059, data = f9
6657145 [TEST] CPU read @0x5c8
6657155 [L1] Cache miss: addr = 5c8
6657235 [L2] Cache hit: addr = 5c8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6657245 [L1] Cache Allocate: addr = 5c8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6657245 [L1] Cache hit from L2: addr = 5c8, data = a8
6657245 [TEST] CPU read @0x4c0
6657255 [L1] Cache hit: addr = 4c0, data = e0
6657265 [TEST] CPU read @0x486
6657275 [L1] Cache hit: addr = 486, data = 26
6657285 [TEST] CPU read @0x588
6657295 [L1] Cache miss: addr = 588
6657335 [L2] Cache miss: addr = 588
6658125 [MEM] Mem hit: addr = 059, data = 40
6658135 [L2] Cache Allocate: addr = 588 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6658145 [L1] Cache Allocate: addr = 588 data = 4f4e4d4c4b4a49484746454443424140
6658145 [L1] Cache hit from L2: addr = 588, data = 48
6658145 [TEST] CPU read @0x0df
6658155 [L1] Cache miss: addr = 0df
6658235 [L2] Cache miss: addr = 0df
6659125 [MEM] Mem hit: addr = 588, data = 80
6659135 [L2] Cache Allocate: addr = 0df data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6659145 [L1] Cache Allocate: addr = 0df data = 9f9e9d9c9b9a99989796959493929190
6659145 [L1] Cache hit from L2: addr = 0df, data = 9f
6659145 [TEST] CPU read @0x6e0
6659155 [L1] Cache miss: addr = 6e0
6659235 [L2] Cache miss: addr = 6e0
6660125 [MEM] Mem hit: addr = 0df, data = c0
6660135 [L2] Cache Allocate: addr = 6e0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6660145 [L1] Cache Allocate: addr = 6e0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6660145 [L1] Cache hit from L2: addr = 6e0, data = c0
6660145 [TEST] CPU read @0x110
6660155 [L1] Cache miss: addr = 110
6660235 [L2] Cache miss: addr = 110
6661125 [MEM] Mem hit: addr = 6e0, data = e0
6661135 [L2] Cache Allocate: addr = 110 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6661145 [L1] Cache Allocate: addr = 110 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6661145 [L1] Cache hit from L2: addr = 110, data = f0
6661145 [TEST] CPU read @0x324
6661155 [L1] Cache miss: addr = 324
6661235 [L2] Cache miss: addr = 324
6662125 [MEM] Mem hit: addr = 110, data = 00
6662135 [L2] Cache Allocate: addr = 324 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6662145 [L1] Cache Allocate: addr = 324 data = 0f0e0d0c0b0a09080706050403020100
6662145 [L1] Cache hit from L2: addr = 324, data = 04
6662145 [TEST] CPU read @0x16a
6662155 [L1] Cache miss: addr = 16a
6662235 [L2] Cache hit: addr = 16a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6662245 [L1] Cache Allocate: addr = 16a data = 4f4e4d4c4b4a49484746454443424140
6662245 [L1] Cache hit from L2: addr = 16a, data = 4a
6662245 [TEST] CPU read @0x5b7
6662255 [L1] Cache hit: addr = 5b7, data = 97
6662265 [TEST] CPU read @0x189
6662275 [L1] Cache miss: addr = 189
6662335 [L2] Cache miss: addr = 189
6663125 [MEM] Mem hit: addr = 324, data = 20
6663135 [L2] Cache Allocate: addr = 189 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6663145 [L1] Cache Allocate: addr = 189 data = 2f2e2d2c2b2a29282726252423222120
6663145 [L1] Cache hit from L2: addr = 189, data = 29
6663145 [TEST] CPU read @0x2f4
6663155 [L1] Cache miss: addr = 2f4
6663235 [L2] Cache hit: addr = 2f4, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6663245 [L1] Cache Allocate: addr = 2f4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6663245 [L1] Cache hit from L2: addr = 2f4, data = c4
6663245 [TEST] CPU read @0x1d5
6663255 [L1] Cache miss: addr = 1d5
6663335 [L2] Cache miss: addr = 1d5
6664125 [MEM] Mem hit: addr = 189, data = 80
6664135 [L2] Cache Allocate: addr = 1d5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6664145 [L1] Cache Allocate: addr = 1d5 data = 9f9e9d9c9b9a99989796959493929190
6664145 [L1] Cache hit from L2: addr = 1d5, data = 95
6664145 [TEST] CPU read @0x793
6664155 [L1] Cache miss: addr = 793
6664235 [L2] Cache miss: addr = 793
6665125 [MEM] Mem hit: addr = 1d5, data = c0
6665135 [L2] Cache Allocate: addr = 793 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6665145 [L1] Cache Allocate: addr = 793 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6665145 [L1] Cache hit from L2: addr = 793, data = d3
6665145 [TEST] CPU read @0x732
6665155 [L1] Cache miss: addr = 732
6665235 [L2] Cache miss: addr = 732
6666125 [MEM] Mem hit: addr = 793, data = 80
6666135 [L2] Cache Allocate: addr = 732 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6666145 [L1] Cache Allocate: addr = 732 data = 9f9e9d9c9b9a99989796959493929190
6666145 [L1] Cache hit from L2: addr = 732, data = 92
6666145 [TEST] CPU read @0x3af
6666155 [L1] Cache miss: addr = 3af
6666235 [L2] Cache miss: addr = 3af
6667125 [MEM] Mem hit: addr = 732, data = 20
6667135 [L2] Cache Allocate: addr = 3af data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6667145 [L1] Cache Allocate: addr = 3af data = 2f2e2d2c2b2a29282726252423222120
6667145 [L1] Cache hit from L2: addr = 3af, data = 2f
6667145 [TEST] CPU read @0x7d1
6667155 [L1] Cache miss: addr = 7d1
6667235 [L2] Cache hit: addr = 7d1, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6667245 [L1] Cache Allocate: addr = 7d1 data = 4f4e4d4c4b4a49484746454443424140
6667245 [L1] Cache hit from L2: addr = 7d1, data = 41
6667245 [TEST] CPU read @0x4f5
6667255 [L1] Cache miss: addr = 4f5
6667335 [L2] Cache hit: addr = 4f5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6667345 [L1] Cache Allocate: addr = 4f5 data = 8f8e8d8c8b8a89888786858483828180
6667345 [L1] Cache hit from L2: addr = 4f5, data = 85
6667345 [TEST] CPU read @0x62d
6667355 [L1] Cache miss: addr = 62d
6667435 [L2] Cache miss: addr = 62d
6668125 [MEM] Mem hit: addr = 3af, data = a0
6668135 [L2] Cache Allocate: addr = 62d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6668145 [L1] Cache Allocate: addr = 62d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6668145 [L1] Cache hit from L2: addr = 62d, data = ad
6668145 [TEST] CPU read @0x69e
6668155 [L1] Cache hit: addr = 69e, data = be
6668165 [TEST] CPU read @0x444
6668175 [L1] Cache miss: addr = 444
6668235 [L2] Cache miss: addr = 444
6669125 [MEM] Mem hit: addr = 62d, data = 20
6669135 [L2] Cache Allocate: addr = 444 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6669145 [L1] Cache Allocate: addr = 444 data = 2f2e2d2c2b2a29282726252423222120
6669145 [L1] Cache hit from L2: addr = 444, data = 24
6669145 [TEST] CPU read @0x535
6669155 [L1] Cache miss: addr = 535
6669235 [L2] Cache miss: addr = 535
6670125 [MEM] Mem hit: addr = 444, data = 40
6670135 [L2] Cache Allocate: addr = 535 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6670145 [L1] Cache Allocate: addr = 535 data = 5f5e5d5c5b5a59585756555453525150
6670145 [L1] Cache hit from L2: addr = 535, data = 55
6670145 [TEST] CPU read @0x6cd
6670155 [L1] Cache miss: addr = 6cd
6670235 [L2] Cache hit: addr = 6cd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6670245 [L1] Cache Allocate: addr = 6cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6670245 [L1] Cache hit from L2: addr = 6cd, data = ad
6670245 [TEST] CPU read @0x3dc
6670255 [L1] Cache miss: addr = 3dc
6670335 [L2] Cache miss: addr = 3dc
6671125 [MEM] Mem hit: addr = 535, data = 20
6671135 [L2] Cache Allocate: addr = 3dc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6671145 [L1] Cache Allocate: addr = 3dc data = 3f3e3d3c3b3a39383736353433323130
6671145 [L1] Cache hit from L2: addr = 3dc, data = 3c
6671145 [TEST] CPU read @0x077
6671155 [L1] Cache miss: addr = 077
6671235 [L2] Cache miss: addr = 077
6672125 [MEM] Mem hit: addr = 3dc, data = c0
6672135 [L2] Cache Allocate: addr = 077 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6672145 [L1] Cache Allocate: addr = 077 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6672145 [L1] Cache hit from L2: addr = 077, data = d7
6672145 [TEST] CPU read @0x3b3
6672155 [L1] Cache miss: addr = 3b3
6672235 [L2] Cache miss: addr = 3b3
6673125 [MEM] Mem hit: addr = 077, data = 60
6673135 [L2] Cache Allocate: addr = 3b3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6673145 [L1] Cache Allocate: addr = 3b3 data = 7f7e7d7c7b7a79787776757473727170
6673145 [L1] Cache hit from L2: addr = 3b3, data = 73
6673145 [TEST] CPU read @0x019
6673155 [L1] Cache miss: addr = 019
6673235 [L2] Cache miss: addr = 019
6674125 [MEM] Mem hit: addr = 3b3, data = a0
6674135 [L2] Cache Allocate: addr = 019 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6674145 [L1] Cache Allocate: addr = 019 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6674145 [L1] Cache hit from L2: addr = 019, data = b9
6674145 [TEST] CPU read @0x3ee
6674155 [L1] Cache miss: addr = 3ee
6674235 [L2] Cache hit: addr = 3ee, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6674245 [L1] Cache Allocate: addr = 3ee data = 6f6e6d6c6b6a69686766656463626160
6674245 [L1] Cache hit from L2: addr = 3ee, data = 6e
6674245 [TEST] CPU read @0x5d1
6674255 [L1] Cache miss: addr = 5d1
6674335 [L2] Cache hit: addr = 5d1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6674345 [L1] Cache Allocate: addr = 5d1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6674345 [L1] Cache hit from L2: addr = 5d1, data = a1
6674345 [TEST] CPU read @0x301
6674355 [L1] Cache miss: addr = 301
6674435 [L2] Cache miss: addr = 301
6675125 [MEM] Mem hit: addr = 019, data = 00
6675135 [L2] Cache Allocate: addr = 301 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6675145 [L1] Cache Allocate: addr = 301 data = 0f0e0d0c0b0a09080706050403020100
6675145 [L1] Cache hit from L2: addr = 301, data = 01
6675145 [TEST] CPU read @0x094
6675155 [L1] Cache miss: addr = 094
6675235 [L2] Cache miss: addr = 094
6676125 [MEM] Mem hit: addr = 301, data = 00
6676135 [L2] Cache Allocate: addr = 094 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6676145 [L1] Cache Allocate: addr = 094 data = 1f1e1d1c1b1a19181716151413121110
6676145 [L1] Cache hit from L2: addr = 094, data = 14
6676145 [TEST] CPU read @0x2ec
6676155 [L1] Cache hit: addr = 2ec, data = cc
6676165 [TEST] CPU read @0x4fe
6676175 [L1] Cache miss: addr = 4fe
6676235 [L2] Cache hit: addr = 4fe, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6676245 [L1] Cache Allocate: addr = 4fe data = 8f8e8d8c8b8a89888786858483828180
6676245 [L1] Cache hit from L2: addr = 4fe, data = 8e
6676245 [TEST] CPU read @0x118
6676255 [L1] Cache miss: addr = 118
6676335 [L2] Cache miss: addr = 118
6677125 [MEM] Mem hit: addr = 094, data = 80
6677135 [L2] Cache Allocate: addr = 118 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6677145 [L1] Cache Allocate: addr = 118 data = 9f9e9d9c9b9a99989796959493929190
6677145 [L1] Cache hit from L2: addr = 118, data = 98
6677145 [TEST] CPU read @0x5f8
6677155 [L1] Cache miss: addr = 5f8
6677235 [L2] Cache miss: addr = 5f8
6678125 [MEM] Mem hit: addr = 118, data = 00
6678135 [L2] Cache Allocate: addr = 5f8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6678145 [L1] Cache Allocate: addr = 5f8 data = 1f1e1d1c1b1a19181716151413121110
6678145 [L1] Cache hit from L2: addr = 5f8, data = 18
6678145 [TEST] CPU read @0x4f1
6678155 [L1] Cache miss: addr = 4f1
6678235 [L2] Cache hit: addr = 4f1, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6678245 [L1] Cache Allocate: addr = 4f1 data = 8f8e8d8c8b8a89888786858483828180
6678245 [L1] Cache hit from L2: addr = 4f1, data = 81
6678245 [TEST] CPU read @0x6d5
6678255 [L1] Cache hit: addr = 6d5, data = b5
6678265 [TEST] CPU read @0x0ee
6678275 [L1] Cache miss: addr = 0ee
6678335 [L2] Cache miss: addr = 0ee
6679125 [MEM] Mem hit: addr = 5f8, data = e0
6679135 [L2] Cache Allocate: addr = 0ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6679145 [L1] Cache Allocate: addr = 0ee data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6679145 [L1] Cache hit from L2: addr = 0ee, data = ee
6679145 [TEST] CPU read @0x7e3
6679155 [L1] Cache miss: addr = 7e3
6679235 [L2] Cache miss: addr = 7e3
6680125 [MEM] Mem hit: addr = 0ee, data = e0
6680135 [L2] Cache Allocate: addr = 7e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6680145 [L1] Cache Allocate: addr = 7e3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6680145 [L1] Cache hit from L2: addr = 7e3, data = e3
6680145 [TEST] CPU read @0x104
6680155 [L1] Cache miss: addr = 104
6680235 [L2] Cache hit: addr = 104, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6680245 [L1] Cache Allocate: addr = 104 data = 8f8e8d8c8b8a89888786858483828180
6680245 [L1] Cache hit from L2: addr = 104, data = 84
6680245 [TEST] CPU read @0x4dd
6680255 [L1] Cache miss: addr = 4dd
6680335 [L2] Cache hit: addr = 4dd, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6680345 [L1] Cache Allocate: addr = 4dd data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6680345 [L1] Cache hit from L2: addr = 4dd, data = ed
6680345 [TEST] CPU read @0x78d
6680355 [L1] Cache miss: addr = 78d
6680435 [L2] Cache miss: addr = 78d
6681125 [MEM] Mem hit: addr = 7e3, data = e0
6681135 [L2] Cache Allocate: addr = 78d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6681145 [L1] Cache Allocate: addr = 78d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6681145 [L1] Cache hit from L2: addr = 78d, data = ed
6681145 [TEST] CPU read @0x520
6681155 [L1] Cache miss: addr = 520
6681235 [L2] Cache miss: addr = 520
6682125 [MEM] Mem hit: addr = 78d, data = 80
6682135 [L2] Cache Allocate: addr = 520 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6682145 [L1] Cache Allocate: addr = 520 data = 8f8e8d8c8b8a89888786858483828180
6682145 [L1] Cache hit from L2: addr = 520, data = 80
6682145 [TEST] CPU read @0x747
6682155 [L1] Cache miss: addr = 747
6682235 [L2] Cache miss: addr = 747
6683125 [MEM] Mem hit: addr = 520, data = 20
6683135 [L2] Cache Allocate: addr = 747 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6683145 [L1] Cache Allocate: addr = 747 data = 2f2e2d2c2b2a29282726252423222120
6683145 [L1] Cache hit from L2: addr = 747, data = 27
6683145 [TEST] CPU read @0x4bd
6683155 [L1] Cache miss: addr = 4bd
6683235 [L2] Cache miss: addr = 4bd
6684125 [MEM] Mem hit: addr = 747, data = 40
6684135 [L2] Cache Allocate: addr = 4bd data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6684145 [L1] Cache Allocate: addr = 4bd data = 5f5e5d5c5b5a59585756555453525150
6684145 [L1] Cache hit from L2: addr = 4bd, data = 5d
6684145 [TEST] CPU read @0x5f6
6684155 [L1] Cache miss: addr = 5f6
6684235 [L2] Cache miss: addr = 5f6
6685125 [MEM] Mem hit: addr = 4bd, data = a0
6685135 [L2] Cache Allocate: addr = 5f6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6685145 [L1] Cache Allocate: addr = 5f6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6685145 [L1] Cache hit from L2: addr = 5f6, data = b6
6685145 [TEST] CPU read @0x09c
6685155 [L1] Cache miss: addr = 09c
6685235 [L2] Cache miss: addr = 09c
6686125 [MEM] Mem hit: addr = 5f6, data = e0
6686135 [L2] Cache Allocate: addr = 09c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6686145 [L1] Cache Allocate: addr = 09c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6686145 [L1] Cache hit from L2: addr = 09c, data = fc
6686145 [TEST] CPU read @0x485
6686155 [L1] Cache hit: addr = 485, data = 25
6686165 [TEST] CPU read @0x778
6686175 [L1] Cache miss: addr = 778
6686235 [L2] Cache miss: addr = 778
6687125 [MEM] Mem hit: addr = 09c, data = 80
6687135 [L2] Cache Allocate: addr = 778 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6687145 [L1] Cache Allocate: addr = 778 data = 9f9e9d9c9b9a99989796959493929190
6687145 [L1] Cache hit from L2: addr = 778, data = 98
6687145 [TEST] CPU read @0x0f6
6687155 [L1] Cache miss: addr = 0f6
6687235 [L2] Cache miss: addr = 0f6
6688125 [MEM] Mem hit: addr = 778, data = 60
6688135 [L2] Cache Allocate: addr = 0f6 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6688145 [L1] Cache Allocate: addr = 0f6 data = 7f7e7d7c7b7a79787776757473727170
6688145 [L1] Cache hit from L2: addr = 0f6, data = 76
6688145 [TEST] CPU read @0x69e
6688155 [L1] Cache hit: addr = 69e, data = be
6688165 [TEST] CPU read @0x6f5
6688175 [L1] Cache miss: addr = 6f5
6688235 [L2] Cache miss: addr = 6f5
6689125 [MEM] Mem hit: addr = 0f6, data = e0
6689135 [L2] Cache Allocate: addr = 6f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6689145 [L1] Cache Allocate: addr = 6f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6689145 [L1] Cache hit from L2: addr = 6f5, data = f5
6689145 [TEST] CPU read @0x4ce
6689155 [L1] Cache hit: addr = 4ce, data = ee
6689165 [TEST] CPU read @0x13d
6689175 [L1] Cache miss: addr = 13d
6689235 [L2] Cache miss: addr = 13d
6690125 [MEM] Mem hit: addr = 6f5, data = e0
6690135 [L2] Cache Allocate: addr = 13d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6690145 [L1] Cache Allocate: addr = 13d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6690145 [L1] Cache hit from L2: addr = 13d, data = fd
6690145 [TEST] CPU read @0x261
6690155 [L1] Cache miss: addr = 261
6690235 [L2] Cache miss: addr = 261
6691125 [MEM] Mem hit: addr = 13d, data = 20
6691135 [L2] Cache Allocate: addr = 261 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6691145 [L1] Cache Allocate: addr = 261 data = 2f2e2d2c2b2a29282726252423222120
6691145 [L1] Cache hit from L2: addr = 261, data = 21
6691145 [TEST] CPU read @0x151
6691155 [L1] Cache miss: addr = 151
6691235 [L2] Cache miss: addr = 151
6692125 [MEM] Mem hit: addr = 261, data = 60
6692135 [L2] Cache Allocate: addr = 151 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6692145 [L1] Cache Allocate: addr = 151 data = 7f7e7d7c7b7a79787776757473727170
6692145 [L1] Cache hit from L2: addr = 151, data = 71
6692145 [TEST] CPU read @0x491
6692155 [L1] Cache miss: addr = 491
6692235 [L2] Cache hit: addr = 491, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6692245 [L1] Cache Allocate: addr = 491 data = 2f2e2d2c2b2a29282726252423222120
6692245 [L1] Cache hit from L2: addr = 491, data = 21
6692245 [TEST] CPU read @0x5c9
6692255 [L1] Cache miss: addr = 5c9
6692335 [L2] Cache hit: addr = 5c9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6692345 [L1] Cache Allocate: addr = 5c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6692345 [L1] Cache hit from L2: addr = 5c9, data = a9
6692345 [TEST] CPU read @0x3a0
6692355 [L1] Cache miss: addr = 3a0
6692435 [L2] Cache miss: addr = 3a0
6693125 [MEM] Mem hit: addr = 151, data = 40
6693135 [L2] Cache Allocate: addr = 3a0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6693145 [L1] Cache Allocate: addr = 3a0 data = 4f4e4d4c4b4a49484746454443424140
6693145 [L1] Cache hit from L2: addr = 3a0, data = 40
6693145 [TEST] CPU read @0x70f
6693155 [L1] Cache miss: addr = 70f
6693235 [L2] Cache miss: addr = 70f
6694125 [MEM] Mem hit: addr = 3a0, data = a0
6694135 [L2] Cache Allocate: addr = 70f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6694145 [L1] Cache Allocate: addr = 70f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6694145 [L1] Cache hit from L2: addr = 70f, data = af
6694145 [TEST] CPU read @0x74c
6694155 [L1] Cache miss: addr = 74c
6694235 [L2] Cache miss: addr = 74c
6695125 [MEM] Mem hit: addr = 70f, data = 00
6695135 [L2] Cache Allocate: addr = 74c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6695145 [L1] Cache Allocate: addr = 74c data = 0f0e0d0c0b0a09080706050403020100
6695145 [L1] Cache hit from L2: addr = 74c, data = 0c
6695145 [TEST] CPU read @0x216
6695155 [L1] Cache miss: addr = 216
6695235 [L2] Cache miss: addr = 216
6696125 [MEM] Mem hit: addr = 74c, data = 40
6696135 [L2] Cache Allocate: addr = 216 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6696145 [L1] Cache Allocate: addr = 216 data = 5f5e5d5c5b5a59585756555453525150
6696145 [L1] Cache hit from L2: addr = 216, data = 56
6696145 [TEST] CPU read @0x331
6696155 [L1] Cache miss: addr = 331
6696235 [L2] Cache miss: addr = 331
6697125 [MEM] Mem hit: addr = 216, data = 00
6697135 [L2] Cache Allocate: addr = 331 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6697145 [L1] Cache Allocate: addr = 331 data = 1f1e1d1c1b1a19181716151413121110
6697145 [L1] Cache hit from L2: addr = 331, data = 11
6697145 [TEST] CPU read @0x5e4
6697155 [L1] Cache miss: addr = 5e4
6697235 [L2] Cache miss: addr = 5e4
6698125 [MEM] Mem hit: addr = 331, data = 20
6698135 [L2] Cache Allocate: addr = 5e4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6698145 [L1] Cache Allocate: addr = 5e4 data = 2f2e2d2c2b2a29282726252423222120
6698145 [L1] Cache hit from L2: addr = 5e4, data = 24
6698145 [TEST] CPU read @0x519
6698155 [L1] Cache miss: addr = 519
6698235 [L2] Cache miss: addr = 519
6699125 [MEM] Mem hit: addr = 5e4, data = e0
6699135 [L2] Cache Allocate: addr = 519 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6699145 [L1] Cache Allocate: addr = 519 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6699145 [L1] Cache hit from L2: addr = 519, data = f9
6699145 [TEST] CPU read @0x703
6699155 [L1] Cache miss: addr = 703
6699235 [L2] Cache miss: addr = 703
6700125 [MEM] Mem hit: addr = 519, data = 00
6700135 [L2] Cache Allocate: addr = 703 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6700145 [L1] Cache Allocate: addr = 703 data = 0f0e0d0c0b0a09080706050403020100
6700145 [L1] Cache hit from L2: addr = 703, data = 03
6700145 [TEST] CPU read @0x544
6700155 [L1] Cache miss: addr = 544
6700235 [L2] Cache hit: addr = 544, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6700245 [L1] Cache Allocate: addr = 544 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6700245 [L1] Cache hit from L2: addr = 544, data = c4
6700245 [TEST] CPU read @0x44d
6700255 [L1] Cache miss: addr = 44d
6700335 [L2] Cache miss: addr = 44d
6701125 [MEM] Mem hit: addr = 703, data = 00
6701135 [L2] Cache Allocate: addr = 44d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6701145 [L1] Cache Allocate: addr = 44d data = 0f0e0d0c0b0a09080706050403020100
6701145 [L1] Cache hit from L2: addr = 44d, data = 0d
6701145 [TEST] CPU read @0x4f5
6701155 [L1] Cache miss: addr = 4f5
6701235 [L2] Cache hit: addr = 4f5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6701245 [L1] Cache Allocate: addr = 4f5 data = 8f8e8d8c8b8a89888786858483828180
6701245 [L1] Cache hit from L2: addr = 4f5, data = 85
6701245 [TEST] CPU read @0x2ee
6701255 [L1] Cache hit: addr = 2ee, data = ce
6701265 [TEST] CPU read @0x560
6701275 [L1] Cache miss: addr = 560
6701335 [L2] Cache miss: addr = 560
6702125 [MEM] Mem hit: addr = 44d, data = 40
6702135 [L2] Cache Allocate: addr = 560 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6702145 [L1] Cache Allocate: addr = 560 data = 4f4e4d4c4b4a49484746454443424140
6702145 [L1] Cache hit from L2: addr = 560, data = 40
6702145 [TEST] CPU read @0x65b
6702155 [L1] Cache miss: addr = 65b
6702235 [L2] Cache miss: addr = 65b
6703125 [MEM] Mem hit: addr = 560, data = 60
6703135 [L2] Cache Allocate: addr = 65b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6703145 [L1] Cache Allocate: addr = 65b data = 7f7e7d7c7b7a79787776757473727170
6703145 [L1] Cache hit from L2: addr = 65b, data = 7b
6703145 [TEST] CPU read @0x068
6703155 [L1] Cache miss: addr = 068
6703235 [L2] Cache miss: addr = 068
6704125 [MEM] Mem hit: addr = 65b, data = 40
6704135 [L2] Cache Allocate: addr = 068 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6704145 [L1] Cache Allocate: addr = 068 data = 4f4e4d4c4b4a49484746454443424140
6704145 [L1] Cache hit from L2: addr = 068, data = 48
6704145 [TEST] CPU read @0x6ff
6704155 [L1] Cache miss: addr = 6ff
6704235 [L2] Cache miss: addr = 6ff
6705125 [MEM] Mem hit: addr = 068, data = 60
6705135 [L2] Cache Allocate: addr = 6ff data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6705145 [L1] Cache Allocate: addr = 6ff data = 7f7e7d7c7b7a79787776757473727170
6705145 [L1] Cache hit from L2: addr = 6ff, data = 7f
6705145 [TEST] CPU read @0x7ba
6705155 [L1] Cache miss: addr = 7ba
6705235 [L2] Cache miss: addr = 7ba
6706125 [MEM] Mem hit: addr = 6ff, data = e0
6706135 [L2] Cache Allocate: addr = 7ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6706145 [L1] Cache Allocate: addr = 7ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6706145 [L1] Cache hit from L2: addr = 7ba, data = fa
6706145 [TEST] CPU read @0x376
6706155 [L1] Cache hit: addr = 376, data = c6
6706165 [TEST] CPU read @0x6ec
6706175 [L1] Cache miss: addr = 6ec
6706235 [L2] Cache miss: addr = 6ec
6707125 [MEM] Mem hit: addr = 7ba, data = a0
6707135 [L2] Cache Allocate: addr = 6ec data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6707145 [L1] Cache Allocate: addr = 6ec data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6707145 [L1] Cache hit from L2: addr = 6ec, data = ac
6707145 [TEST] CPU read @0x510
6707155 [L1] Cache miss: addr = 510
6707235 [L2] Cache miss: addr = 510
6708125 [MEM] Mem hit: addr = 6ec, data = e0
6708135 [L2] Cache Allocate: addr = 510 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6708145 [L1] Cache Allocate: addr = 510 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6708145 [L1] Cache hit from L2: addr = 510, data = f0
6708145 [TEST] CPU read @0x0f3
6708155 [L1] Cache miss: addr = 0f3
6708235 [L2] Cache miss: addr = 0f3
6709125 [MEM] Mem hit: addr = 510, data = 00
6709135 [L2] Cache Allocate: addr = 0f3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6709145 [L1] Cache Allocate: addr = 0f3 data = 1f1e1d1c1b1a19181716151413121110
6709145 [L1] Cache hit from L2: addr = 0f3, data = 13
6709145 [TEST] CPU read @0x74c
6709155 [L1] Cache miss: addr = 74c
6709235 [L2] Cache miss: addr = 74c
6710125 [MEM] Mem hit: addr = 0f3, data = e0
6710135 [L2] Cache Allocate: addr = 74c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6710145 [L1] Cache Allocate: addr = 74c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6710145 [L1] Cache hit from L2: addr = 74c, data = ec
6710145 [TEST] CPU read @0x1cc
6710155 [L1] Cache miss: addr = 1cc
6710235 [L2] Cache miss: addr = 1cc
6711125 [MEM] Mem hit: addr = 74c, data = 40
6711135 [L2] Cache Allocate: addr = 1cc data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6711145 [L1] Cache Allocate: addr = 1cc data = 4f4e4d4c4b4a49484746454443424140
6711145 [L1] Cache hit from L2: addr = 1cc, data = 4c
6711145 [TEST] CPU read @0x732
6711155 [L1] Cache miss: addr = 732
6711235 [L2] Cache miss: addr = 732
6712125 [MEM] Mem hit: addr = 1cc, data = c0
6712135 [L2] Cache Allocate: addr = 732 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6712145 [L1] Cache Allocate: addr = 732 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6712145 [L1] Cache hit from L2: addr = 732, data = d2
6712145 [TEST] CPU read @0x4db
6712155 [L1] Cache miss: addr = 4db
6712235 [L2] Cache hit: addr = 4db, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6712245 [L1] Cache Allocate: addr = 4db data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6712245 [L1] Cache hit from L2: addr = 4db, data = eb
6712245 [TEST] CPU read @0x7ae
6712255 [L1] Cache miss: addr = 7ae
6712335 [L2] Cache miss: addr = 7ae
6713125 [MEM] Mem hit: addr = 732, data = 20
6713135 [L2] Cache Allocate: addr = 7ae data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6713145 [L1] Cache Allocate: addr = 7ae data = 2f2e2d2c2b2a29282726252423222120
6713145 [L1] Cache hit from L2: addr = 7ae, data = 2e
6713145 [TEST] CPU read @0x2f7
6713155 [L1] Cache miss: addr = 2f7
6713235 [L2] Cache hit: addr = 2f7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6713245 [L1] Cache Allocate: addr = 2f7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6713245 [L1] Cache hit from L2: addr = 2f7, data = c7
6713245 [TEST] CPU read @0x34b
6713255 [L1] Cache miss: addr = 34b
6713335 [L2] Cache miss: addr = 34b
6714125 [MEM] Mem hit: addr = 7ae, data = a0
6714135 [L2] Cache Allocate: addr = 34b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6714145 [L1] Cache Allocate: addr = 34b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6714145 [L1] Cache hit from L2: addr = 34b, data = ab
6714145 [TEST] CPU read @0x05c
6714155 [L1] Cache miss: addr = 05c
6714235 [L2] Cache miss: addr = 05c
6715125 [MEM] Mem hit: addr = 34b, data = 40
6715135 [L2] Cache Allocate: addr = 05c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6715145 [L1] Cache Allocate: addr = 05c data = 5f5e5d5c5b5a59585756555453525150
6715145 [L1] Cache hit from L2: addr = 05c, data = 5c
6715145 [TEST] CPU read @0x687
6715155 [L1] Cache miss: addr = 687
6715235 [L2] Cache miss: addr = 687
6716125 [MEM] Mem hit: addr = 05c, data = 40
6716135 [L2] Cache Allocate: addr = 687 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6716145 [L1] Cache Allocate: addr = 687 data = 4f4e4d4c4b4a49484746454443424140
6716145 [L1] Cache hit from L2: addr = 687, data = 47
6716145 [TEST] CPU read @0x07c
6716155 [L1] Cache miss: addr = 07c
6716235 [L2] Cache miss: addr = 07c
6717125 [MEM] Mem hit: addr = 687, data = 80
6717135 [L2] Cache Allocate: addr = 07c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6717145 [L1] Cache Allocate: addr = 07c data = 9f9e9d9c9b9a99989796959493929190
6717145 [L1] Cache hit from L2: addr = 07c, data = 9c
6717145 [TEST] CPU read @0x4ba
6717155 [L1] Cache miss: addr = 4ba
6717235 [L2] Cache miss: addr = 4ba
6718125 [MEM] Mem hit: addr = 07c, data = 60
6718135 [L2] Cache Allocate: addr = 4ba data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6718145 [L1] Cache Allocate: addr = 4ba data = 7f7e7d7c7b7a79787776757473727170
6718145 [L1] Cache hit from L2: addr = 4ba, data = 7a
6718145 [TEST] CPU read @0x60a
6718155 [L1] Cache miss: addr = 60a
6718235 [L2] Cache miss: addr = 60a
6719125 [MEM] Mem hit: addr = 4ba, data = a0
6719135 [L2] Cache Allocate: addr = 60a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6719145 [L1] Cache Allocate: addr = 60a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6719145 [L1] Cache hit from L2: addr = 60a, data = aa
6719145 [TEST] CPU read @0x2aa
6719155 [L1] Cache miss: addr = 2aa
6719235 [L2] Cache miss: addr = 2aa
6720125 [MEM] Mem hit: addr = 60a, data = 00
6720135 [L2] Cache Allocate: addr = 2aa data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6720145 [L1] Cache Allocate: addr = 2aa data = 0f0e0d0c0b0a09080706050403020100
6720145 [L1] Cache hit from L2: addr = 2aa, data = 0a
6720145 [TEST] CPU read @0x024
6720155 [L1] Cache miss: addr = 024
6720235 [L2] Cache miss: addr = 024
6721125 [MEM] Mem hit: addr = 2aa, data = a0
6721135 [L2] Cache Allocate: addr = 024 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6721145 [L1] Cache Allocate: addr = 024 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6721145 [L1] Cache hit from L2: addr = 024, data = a4
6721145 [TEST] CPU read @0x17e
6721155 [L1] Cache miss: addr = 17e
6721235 [L2] Cache hit: addr = 17e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6721245 [L1] Cache Allocate: addr = 17e data = 4f4e4d4c4b4a49484746454443424140
6721245 [L1] Cache hit from L2: addr = 17e, data = 4e
6721245 [TEST] CPU read @0x494
6721255 [L1] Cache miss: addr = 494
6721335 [L2] Cache hit: addr = 494, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6721345 [L1] Cache Allocate: addr = 494 data = 2f2e2d2c2b2a29282726252423222120
6721345 [L1] Cache hit from L2: addr = 494, data = 24
6721345 [TEST] CPU read @0x7b6
6721355 [L1] Cache miss: addr = 7b6
6721435 [L2] Cache miss: addr = 7b6
6722125 [MEM] Mem hit: addr = 024, data = 20
6722135 [L2] Cache Allocate: addr = 7b6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6722145 [L1] Cache Allocate: addr = 7b6 data = 3f3e3d3c3b3a39383736353433323130
6722145 [L1] Cache hit from L2: addr = 7b6, data = 36
6722145 [TEST] CPU read @0x7ee
6722155 [L1] Cache miss: addr = 7ee
6722235 [L2] Cache miss: addr = 7ee
6723125 [MEM] Mem hit: addr = 7b6, data = a0
6723135 [L2] Cache Allocate: addr = 7ee data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6723145 [L1] Cache Allocate: addr = 7ee data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6723145 [L1] Cache hit from L2: addr = 7ee, data = ae
6723145 [TEST] CPU read @0x3dc
6723155 [L1] Cache miss: addr = 3dc
6723235 [L2] Cache miss: addr = 3dc
6724125 [MEM] Mem hit: addr = 7ee, data = e0
6724135 [L2] Cache Allocate: addr = 3dc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6724145 [L1] Cache Allocate: addr = 3dc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6724145 [L1] Cache hit from L2: addr = 3dc, data = fc
6724145 [TEST] CPU read @0x385
6724155 [L1] Cache miss: addr = 385
6724235 [L2] Cache miss: addr = 385
6725125 [MEM] Mem hit: addr = 3dc, data = c0
6725135 [L2] Cache Allocate: addr = 385 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6725145 [L1] Cache Allocate: addr = 385 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6725145 [L1] Cache hit from L2: addr = 385, data = c5
6725145 [TEST] CPU read @0x4ba
6725155 [L1] Cache miss: addr = 4ba
6725235 [L2] Cache miss: addr = 4ba
6726125 [MEM] Mem hit: addr = 385, data = 80
6726135 [L2] Cache Allocate: addr = 4ba data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6726145 [L1] Cache Allocate: addr = 4ba data = 9f9e9d9c9b9a99989796959493929190
6726145 [L1] Cache hit from L2: addr = 4ba, data = 9a
6726145 [TEST] CPU read @0x3cd
6726155 [L1] Cache miss: addr = 3cd
6726235 [L2] Cache miss: addr = 3cd
6727125 [MEM] Mem hit: addr = 4ba, data = a0
6727135 [L2] Cache Allocate: addr = 3cd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6727145 [L1] Cache Allocate: addr = 3cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6727145 [L1] Cache hit from L2: addr = 3cd, data = ad
6727145 [TEST] CPU read @0x6f8
6727155 [L1] Cache miss: addr = 6f8
6727235 [L2] Cache miss: addr = 6f8
6728125 [MEM] Mem hit: addr = 3cd, data = c0
6728135 [L2] Cache Allocate: addr = 6f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6728145 [L1] Cache Allocate: addr = 6f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6728145 [L1] Cache hit from L2: addr = 6f8, data = d8
6728145 [TEST] CPU read @0x096
6728155 [L1] Cache miss: addr = 096
6728235 [L2] Cache miss: addr = 096
6729125 [MEM] Mem hit: addr = 6f8, data = e0
6729135 [L2] Cache Allocate: addr = 096 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6729145 [L1] Cache Allocate: addr = 096 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6729145 [L1] Cache hit from L2: addr = 096, data = f6
6729145 [TEST] CPU read @0x4dc
6729155 [L1] Cache miss: addr = 4dc
6729235 [L2] Cache hit: addr = 4dc, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6729245 [L1] Cache Allocate: addr = 4dc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6729245 [L1] Cache hit from L2: addr = 4dc, data = ec
6729245 [TEST] CPU read @0x486
6729255 [L1] Cache hit: addr = 486, data = 26
6729265 [TEST] CPU read @0x657
6729275 [L1] Cache miss: addr = 657
6729335 [L2] Cache miss: addr = 657
6730125 [MEM] Mem hit: addr = 096, data = 80
6730135 [L2] Cache Allocate: addr = 657 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6730145 [L1] Cache Allocate: addr = 657 data = 9f9e9d9c9b9a99989796959493929190
6730145 [L1] Cache hit from L2: addr = 657, data = 97
6730145 [TEST] CPU read @0x30b
6730155 [L1] Cache miss: addr = 30b
6730235 [L2] Cache miss: addr = 30b
6731125 [MEM] Mem hit: addr = 657, data = 40
6731135 [L2] Cache Allocate: addr = 30b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6731145 [L1] Cache Allocate: addr = 30b data = 4f4e4d4c4b4a49484746454443424140
6731145 [L1] Cache hit from L2: addr = 30b, data = 4b
6731145 [TEST] CPU read @0x6ba
6731155 [L1] Cache miss: addr = 6ba
6731235 [L2] Cache miss: addr = 6ba
6732125 [MEM] Mem hit: addr = 30b, data = 00
6732135 [L2] Cache Allocate: addr = 6ba data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6732145 [L1] Cache Allocate: addr = 6ba data = 1f1e1d1c1b1a19181716151413121110
6732145 [L1] Cache hit from L2: addr = 6ba, data = 1a
6732145 [TEST] CPU read @0x0f7
6732155 [L1] Cache miss: addr = 0f7
6732235 [L2] Cache miss: addr = 0f7
6733125 [MEM] Mem hit: addr = 6ba, data = a0
6733135 [L2] Cache Allocate: addr = 0f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6733145 [L1] Cache Allocate: addr = 0f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6733145 [L1] Cache hit from L2: addr = 0f7, data = b7
6733145 [TEST] CPU read @0x3c7
6733155 [L1] Cache miss: addr = 3c7
6733235 [L2] Cache miss: addr = 3c7
6734125 [MEM] Mem hit: addr = 0f7, data = e0
6734135 [L2] Cache Allocate: addr = 3c7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6734145 [L1] Cache Allocate: addr = 3c7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6734145 [L1] Cache hit from L2: addr = 3c7, data = e7
6734145 [TEST] CPU read @0x23c
6734155 [L1] Cache miss: addr = 23c
6734235 [L2] Cache hit: addr = 23c, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6734245 [L1] Cache Allocate: addr = 23c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6734245 [L1] Cache hit from L2: addr = 23c, data = ec
6734245 [TEST] CPU read @0x0b4
6734255 [L1] Cache miss: addr = 0b4
6734335 [L2] Cache miss: addr = 0b4
6735125 [MEM] Mem hit: addr = 3c7, data = c0
6735135 [L2] Cache Allocate: addr = 0b4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6735145 [L1] Cache Allocate: addr = 0b4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6735145 [L1] Cache hit from L2: addr = 0b4, data = d4
6735145 [TEST] CPU read @0x0ac
6735155 [L1] Cache miss: addr = 0ac
6735235 [L2] Cache hit: addr = 0ac, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6735245 [L1] Cache Allocate: addr = 0ac data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6735245 [L1] Cache hit from L2: addr = 0ac, data = cc
6735245 [TEST] CPU read @0x29e
6735255 [L1] Cache miss: addr = 29e
6735335 [L2] Cache miss: addr = 29e
6736125 [MEM] Mem hit: addr = 0b4, data = a0
6736135 [L2] Cache Allocate: addr = 29e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6736145 [L1] Cache Allocate: addr = 29e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6736145 [L1] Cache hit from L2: addr = 29e, data = be
6736145 [TEST] CPU read @0x5ed
6736155 [L1] Cache miss: addr = 5ed
6736235 [L2] Cache miss: addr = 5ed
6737125 [MEM] Mem hit: addr = 29e, data = 80
6737135 [L2] Cache Allocate: addr = 5ed data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6737145 [L1] Cache Allocate: addr = 5ed data = 8f8e8d8c8b8a89888786858483828180
6737145 [L1] Cache hit from L2: addr = 5ed, data = 8d
6737145 [TEST] CPU read @0x7e2
6737155 [L1] Cache miss: addr = 7e2
6737235 [L2] Cache miss: addr = 7e2
6738125 [MEM] Mem hit: addr = 5ed, data = e0
6738135 [L2] Cache Allocate: addr = 7e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6738145 [L1] Cache Allocate: addr = 7e2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6738145 [L1] Cache hit from L2: addr = 7e2, data = e2
6738145 [TEST] CPU read @0x018
6738155 [L1] Cache miss: addr = 018
6738235 [L2] Cache miss: addr = 018
6739125 [MEM] Mem hit: addr = 7e2, data = e0
6739135 [L2] Cache Allocate: addr = 018 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6739145 [L1] Cache Allocate: addr = 018 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6739145 [L1] Cache hit from L2: addr = 018, data = f8
6739145 [TEST] CPU read @0x6d6
6739155 [L1] Cache hit: addr = 6d6, data = b6
6739165 [TEST] CPU read @0x677
6739175 [L1] Cache miss: addr = 677
6739235 [L2] Cache miss: addr = 677
6740125 [MEM] Mem hit: addr = 018, data = 00
6740135 [L2] Cache Allocate: addr = 677 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6740145 [L1] Cache Allocate: addr = 677 data = 1f1e1d1c1b1a19181716151413121110
6740145 [L1] Cache hit from L2: addr = 677, data = 17
6740145 [TEST] CPU read @0x4ed
6740155 [L1] Cache miss: addr = 4ed
6740235 [L2] Cache hit: addr = 4ed, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6740245 [L1] Cache Allocate: addr = 4ed data = 8f8e8d8c8b8a89888786858483828180
6740245 [L1] Cache hit from L2: addr = 4ed, data = 8d
6740245 [TEST] CPU read @0x640
6740255 [L1] Cache miss: addr = 640
6740335 [L2] Cache miss: addr = 640
6741125 [MEM] Mem hit: addr = 677, data = 60
6741135 [L2] Cache Allocate: addr = 640 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6741145 [L1] Cache Allocate: addr = 640 data = 6f6e6d6c6b6a69686766656463626160
6741145 [L1] Cache hit from L2: addr = 640, data = 60
6741145 [TEST] CPU read @0x7ea
6741155 [L1] Cache miss: addr = 7ea
6741235 [L2] Cache miss: addr = 7ea
6742125 [MEM] Mem hit: addr = 640, data = 40
6742135 [L2] Cache Allocate: addr = 7ea data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6742145 [L1] Cache Allocate: addr = 7ea data = 4f4e4d4c4b4a49484746454443424140
6742145 [L1] Cache hit from L2: addr = 7ea, data = 4a
6742145 [TEST] CPU read @0x274
6742155 [L1] Cache miss: addr = 274
6742235 [L2] Cache miss: addr = 274
6743125 [MEM] Mem hit: addr = 7ea, data = e0
6743135 [L2] Cache Allocate: addr = 274 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6743145 [L1] Cache Allocate: addr = 274 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6743145 [L1] Cache hit from L2: addr = 274, data = f4
6743145 [TEST] CPU read @0x774
6743155 [L1] Cache miss: addr = 774
6743235 [L2] Cache miss: addr = 774
6744125 [MEM] Mem hit: addr = 274, data = 60
6744135 [L2] Cache Allocate: addr = 774 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6744145 [L1] Cache Allocate: addr = 774 data = 7f7e7d7c7b7a79787776757473727170
6744145 [L1] Cache hit from L2: addr = 774, data = 74
6744145 [TEST] CPU read @0x33d
6744155 [L1] Cache miss: addr = 33d
6744235 [L2] Cache miss: addr = 33d
6745125 [MEM] Mem hit: addr = 774, data = 60
6745135 [L2] Cache Allocate: addr = 33d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6745145 [L1] Cache Allocate: addr = 33d data = 7f7e7d7c7b7a79787776757473727170
6745145 [L1] Cache hit from L2: addr = 33d, data = 7d
6745145 [TEST] CPU read @0x0fc
6745155 [L1] Cache miss: addr = 0fc
6745235 [L2] Cache miss: addr = 0fc
6746125 [MEM] Mem hit: addr = 33d, data = 20
6746135 [L2] Cache Allocate: addr = 0fc data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6746145 [L1] Cache Allocate: addr = 0fc data = 3f3e3d3c3b3a39383736353433323130
6746145 [L1] Cache hit from L2: addr = 0fc, data = 3c
6746145 [TEST] CPU read @0x4ec
6746155 [L1] Cache miss: addr = 4ec
6746235 [L2] Cache hit: addr = 4ec, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6746245 [L1] Cache Allocate: addr = 4ec data = 8f8e8d8c8b8a89888786858483828180
6746245 [L1] Cache hit from L2: addr = 4ec, data = 8c
6746245 [TEST] CPU read @0x04e
6746255 [L1] Cache miss: addr = 04e
6746335 [L2] Cache miss: addr = 04e
6747125 [MEM] Mem hit: addr = 0fc, data = e0
6747135 [L2] Cache Allocate: addr = 04e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6747145 [L1] Cache Allocate: addr = 04e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6747145 [L1] Cache hit from L2: addr = 04e, data = ee
6747145 [TEST] CPU read @0x668
6747155 [L1] Cache miss: addr = 668
6747235 [L2] Cache miss: addr = 668
6748125 [MEM] Mem hit: addr = 04e, data = 40
6748135 [L2] Cache Allocate: addr = 668 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6748145 [L1] Cache Allocate: addr = 668 data = 4f4e4d4c4b4a49484746454443424140
6748145 [L1] Cache hit from L2: addr = 668, data = 48
6748145 [TEST] CPU read @0x136
6748155 [L1] Cache miss: addr = 136
6748235 [L2] Cache miss: addr = 136
6749125 [MEM] Mem hit: addr = 668, data = 60
6749135 [L2] Cache Allocate: addr = 136 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6749145 [L1] Cache Allocate: addr = 136 data = 7f7e7d7c7b7a79787776757473727170
6749145 [L1] Cache hit from L2: addr = 136, data = 76
6749145 [TEST] CPU read @0x2af
6749155 [L1] Cache miss: addr = 2af
6749235 [L2] Cache miss: addr = 2af
6750125 [MEM] Mem hit: addr = 136, data = 20
6750135 [L2] Cache Allocate: addr = 2af data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6750145 [L1] Cache Allocate: addr = 2af data = 2f2e2d2c2b2a29282726252423222120
6750145 [L1] Cache hit from L2: addr = 2af, data = 2f
6750145 [TEST] CPU read @0x44a
6750155 [L1] Cache miss: addr = 44a
6750235 [L2] Cache miss: addr = 44a
6751125 [MEM] Mem hit: addr = 2af, data = a0
6751135 [L2] Cache Allocate: addr = 44a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6751145 [L1] Cache Allocate: addr = 44a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6751145 [L1] Cache hit from L2: addr = 44a, data = aa
6751145 [TEST] CPU read @0x285
6751155 [L1] Cache miss: addr = 285
6751235 [L2] Cache miss: addr = 285
6752125 [MEM] Mem hit: addr = 44a, data = 40
6752135 [L2] Cache Allocate: addr = 285 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6752145 [L1] Cache Allocate: addr = 285 data = 4f4e4d4c4b4a49484746454443424140
6752145 [L1] Cache hit from L2: addr = 285, data = 45
6752145 [TEST] CPU read @0x0de
6752155 [L1] Cache miss: addr = 0de
6752235 [L2] Cache miss: addr = 0de
6753125 [MEM] Mem hit: addr = 285, data = 80
6753135 [L2] Cache Allocate: addr = 0de data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6753145 [L1] Cache Allocate: addr = 0de data = 9f9e9d9c9b9a99989796959493929190
6753145 [L1] Cache hit from L2: addr = 0de, data = 9e
6753145 [TEST] CPU read @0x6ec
6753155 [L1] Cache miss: addr = 6ec
6753235 [L2] Cache miss: addr = 6ec
6754125 [MEM] Mem hit: addr = 0de, data = c0
6754135 [L2] Cache Allocate: addr = 6ec data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6754145 [L1] Cache Allocate: addr = 6ec data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6754145 [L1] Cache hit from L2: addr = 6ec, data = cc
6754145 [TEST] CPU read @0x2b2
6754155 [L1] Cache miss: addr = 2b2
6754235 [L2] Cache miss: addr = 2b2
6755125 [MEM] Mem hit: addr = 6ec, data = e0
6755135 [L2] Cache Allocate: addr = 2b2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6755145 [L1] Cache Allocate: addr = 2b2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6755145 [L1] Cache hit from L2: addr = 2b2, data = f2
6755145 [TEST] CPU read @0x3c7
6755155 [L1] Cache miss: addr = 3c7
6755235 [L2] Cache miss: addr = 3c7
6756125 [MEM] Mem hit: addr = 2b2, data = a0
6756135 [L2] Cache Allocate: addr = 3c7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6756145 [L1] Cache Allocate: addr = 3c7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6756145 [L1] Cache hit from L2: addr = 3c7, data = a7
6756145 [TEST] CPU read @0x116
6756155 [L1] Cache miss: addr = 116
6756235 [L2] Cache miss: addr = 116
6757125 [MEM] Mem hit: addr = 3c7, data = c0
6757135 [L2] Cache Allocate: addr = 116 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6757145 [L1] Cache Allocate: addr = 116 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6757145 [L1] Cache hit from L2: addr = 116, data = d6
6757145 [TEST] CPU read @0x69b
6757155 [L1] Cache hit: addr = 69b, data = bb
6757165 [TEST] CPU read @0x246
6757175 [L1] Cache hit: addr = 246, data = e6
6757185 [TEST] CPU read @0x30b
6757195 [L1] Cache miss: addr = 30b
6757235 [L2] Cache miss: addr = 30b
6758125 [MEM] Mem hit: addr = 116, data = 00
6758135 [L2] Cache Allocate: addr = 30b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6758145 [L1] Cache Allocate: addr = 30b data = 0f0e0d0c0b0a09080706050403020100
6758145 [L1] Cache hit from L2: addr = 30b, data = 0b
6758145 [TEST] CPU read @0x1ba
6758155 [L1] Cache miss: addr = 1ba
6758235 [L2] Cache miss: addr = 1ba
6759125 [MEM] Mem hit: addr = 30b, data = 00
6759135 [L2] Cache Allocate: addr = 1ba data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6759145 [L1] Cache Allocate: addr = 1ba data = 1f1e1d1c1b1a19181716151413121110
6759145 [L1] Cache hit from L2: addr = 1ba, data = 1a
6759145 [TEST] CPU read @0x5d5
6759155 [L1] Cache miss: addr = 5d5
6759235 [L2] Cache hit: addr = 5d5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6759245 [L1] Cache Allocate: addr = 5d5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6759245 [L1] Cache hit from L2: addr = 5d5, data = a5
6759245 [TEST] CPU read @0x2e5
6759255 [L1] Cache hit: addr = 2e5, data = c5
6759265 [TEST] CPU read @0x111
6759275 [L1] Cache miss: addr = 111
6759335 [L2] Cache miss: addr = 111
6760125 [MEM] Mem hit: addr = 1ba, data = a0
6760135 [L2] Cache Allocate: addr = 111 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6760145 [L1] Cache Allocate: addr = 111 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6760145 [L1] Cache hit from L2: addr = 111, data = b1
6760145 [TEST] CPU read @0x068
6760155 [L1] Cache miss: addr = 068
6760235 [L2] Cache miss: addr = 068
6761125 [MEM] Mem hit: addr = 111, data = 00
6761135 [L2] Cache Allocate: addr = 068 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6761145 [L1] Cache Allocate: addr = 068 data = 0f0e0d0c0b0a09080706050403020100
6761145 [L1] Cache hit from L2: addr = 068, data = 08
6761145 [TEST] CPU read @0x5b2
6761155 [L1] Cache hit: addr = 5b2, data = 92
6761165 [TEST] CPU read @0x7a1
6761175 [L1] Cache miss: addr = 7a1
6761235 [L2] Cache miss: addr = 7a1
6762125 [MEM] Mem hit: addr = 068, data = 60
6762135 [L2] Cache Allocate: addr = 7a1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6762145 [L1] Cache Allocate: addr = 7a1 data = 6f6e6d6c6b6a69686766656463626160
6762145 [L1] Cache hit from L2: addr = 7a1, data = 61
6762145 [TEST] CPU read @0x626
6762155 [L1] Cache miss: addr = 626
6762235 [L2] Cache miss: addr = 626
6763125 [MEM] Mem hit: addr = 7a1, data = a0
6763135 [L2] Cache Allocate: addr = 626 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6763145 [L1] Cache Allocate: addr = 626 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6763145 [L1] Cache hit from L2: addr = 626, data = a6
6763145 [TEST] CPU read @0x10a
6763155 [L1] Cache miss: addr = 10a
6763235 [L2] Cache hit: addr = 10a, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6763245 [L1] Cache Allocate: addr = 10a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6763245 [L1] Cache hit from L2: addr = 10a, data = aa
6763245 [TEST] CPU read @0x4c7
6763255 [L1] Cache hit: addr = 4c7, data = e7
6763265 [TEST] CPU read @0x26a
6763275 [L1] Cache miss: addr = 26a
6763335 [L2] Cache miss: addr = 26a
6764125 [MEM] Mem hit: addr = 626, data = 20
6764135 [L2] Cache Allocate: addr = 26a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6764145 [L1] Cache Allocate: addr = 26a data = 2f2e2d2c2b2a29282726252423222120
6764145 [L1] Cache hit from L2: addr = 26a, data = 2a
6764145 [TEST] CPU read @0x3fa
6764155 [L1] Cache hit: addr = 3fa, data = 7a
6764165 [TEST] CPU read @0x7f4
6764175 [L1] Cache miss: addr = 7f4
6764235 [L2] Cache miss: addr = 7f4
6765125 [MEM] Mem hit: addr = 26a, data = 60
6765135 [L2] Cache Allocate: addr = 7f4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6765145 [L1] Cache Allocate: addr = 7f4 data = 7f7e7d7c7b7a79787776757473727170
6765145 [L1] Cache hit from L2: addr = 7f4, data = 74
6765145 [TEST] CPU read @0x7d3
6765155 [L1] Cache miss: addr = 7d3
6765235 [L2] Cache hit: addr = 7d3, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6765245 [L1] Cache Allocate: addr = 7d3 data = 4f4e4d4c4b4a49484746454443424140
6765245 [L1] Cache hit from L2: addr = 7d3, data = 43
6765245 [TEST] CPU read @0x21c
6765255 [L1] Cache miss: addr = 21c
6765335 [L2] Cache miss: addr = 21c
6766125 [MEM] Mem hit: addr = 7f4, data = e0
6766135 [L2] Cache Allocate: addr = 21c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6766145 [L1] Cache Allocate: addr = 21c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6766145 [L1] Cache hit from L2: addr = 21c, data = fc
6766145 [TEST] CPU read @0x70e
6766155 [L1] Cache miss: addr = 70e
6766235 [L2] Cache miss: addr = 70e
6767125 [MEM] Mem hit: addr = 21c, data = 00
6767135 [L2] Cache Allocate: addr = 70e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6767145 [L1] Cache Allocate: addr = 70e data = 0f0e0d0c0b0a09080706050403020100
6767145 [L1] Cache hit from L2: addr = 70e, data = 0e
6767145 [TEST] CPU read @0x70b
6767155 [L1] Cache hit: addr = 70b, data = 0b
6767165 [TEST] CPU read @0x7c2
6767175 [L1] Cache miss: addr = 7c2
6767235 [L2] Cache hit: addr = 7c2, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6767245 [L1] Cache Allocate: addr = 7c2 data = 4f4e4d4c4b4a49484746454443424140
6767245 [L1] Cache hit from L2: addr = 7c2, data = 42
6767245 [TEST] CPU read @0x312
6767255 [L1] Cache miss: addr = 312
6767335 [L2] Cache miss: addr = 312
6768125 [MEM] Mem hit: addr = 70e, data = 00
6768135 [L2] Cache Allocate: addr = 312 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6768145 [L1] Cache Allocate: addr = 312 data = 1f1e1d1c1b1a19181716151413121110
6768145 [L1] Cache hit from L2: addr = 312, data = 12
6768145 [TEST] CPU read @0x68c
6768155 [L1] Cache miss: addr = 68c
6768235 [L2] Cache miss: addr = 68c
6769125 [MEM] Mem hit: addr = 312, data = 00
6769135 [L2] Cache Allocate: addr = 68c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6769145 [L1] Cache Allocate: addr = 68c data = 0f0e0d0c0b0a09080706050403020100
6769145 [L1] Cache hit from L2: addr = 68c, data = 0c
6769145 [TEST] CPU read @0x4db
6769155 [L1] Cache miss: addr = 4db
6769235 [L2] Cache hit: addr = 4db, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6769245 [L1] Cache Allocate: addr = 4db data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6769245 [L1] Cache hit from L2: addr = 4db, data = eb
6769245 [TEST] CPU read @0x38e
6769255 [L1] Cache miss: addr = 38e
6769335 [L2] Cache miss: addr = 38e
6770125 [MEM] Mem hit: addr = 68c, data = 80
6770135 [L2] Cache Allocate: addr = 38e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6770145 [L1] Cache Allocate: addr = 38e data = 8f8e8d8c8b8a89888786858483828180
6770145 [L1] Cache hit from L2: addr = 38e, data = 8e
6770145 [TEST] CPU read @0x409
6770155 [L1] Cache miss: addr = 409
6770235 [L2] Cache miss: addr = 409
6771125 [MEM] Mem hit: addr = 38e, data = 80
6771135 [L2] Cache Allocate: addr = 409 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6771145 [L1] Cache Allocate: addr = 409 data = 8f8e8d8c8b8a89888786858483828180
6771145 [L1] Cache hit from L2: addr = 409, data = 89
6771145 [TEST] CPU read @0x0dc
6771155 [L1] Cache miss: addr = 0dc
6771235 [L2] Cache miss: addr = 0dc
6772125 [MEM] Mem hit: addr = 409, data = 00
6772135 [L2] Cache Allocate: addr = 0dc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6772145 [L1] Cache Allocate: addr = 0dc data = 1f1e1d1c1b1a19181716151413121110
6772145 [L1] Cache hit from L2: addr = 0dc, data = 1c
6772145 [TEST] CPU read @0x42a
6772155 [L1] Cache miss: addr = 42a
6772235 [L2] Cache miss: addr = 42a
6773125 [MEM] Mem hit: addr = 0dc, data = c0
6773135 [L2] Cache Allocate: addr = 42a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6773145 [L1] Cache Allocate: addr = 42a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6773145 [L1] Cache hit from L2: addr = 42a, data = ca
6773145 [TEST] CPU read @0x420
6773155 [L1] Cache hit: addr = 420, data = c0
6773165 [TEST] CPU read @0x07e
6773175 [L1] Cache miss: addr = 07e
6773235 [L2] Cache miss: addr = 07e
6774125 [MEM] Mem hit: addr = 42a, data = 20
6774135 [L2] Cache Allocate: addr = 07e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6774145 [L1] Cache Allocate: addr = 07e data = 3f3e3d3c3b3a39383736353433323130
6774145 [L1] Cache hit from L2: addr = 07e, data = 3e
6774145 [TEST] CPU read @0x6d8
6774155 [L1] Cache hit: addr = 6d8, data = b8
6774165 [TEST] CPU read @0x1f2
6774175 [L1] Cache miss: addr = 1f2
6774235 [L2] Cache miss: addr = 1f2
6775125 [MEM] Mem hit: addr = 07e, data = 60
6775135 [L2] Cache Allocate: addr = 1f2 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6775145 [L1] Cache Allocate: addr = 1f2 data = 7f7e7d7c7b7a79787776757473727170
6775145 [L1] Cache hit from L2: addr = 1f2, data = 72
6775145 [TEST] CPU read @0x1cd
6775155 [L1] Cache miss: addr = 1cd
6775235 [L2] Cache miss: addr = 1cd
6776125 [MEM] Mem hit: addr = 1f2, data = e0
6776135 [L2] Cache Allocate: addr = 1cd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6776145 [L1] Cache Allocate: addr = 1cd data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6776145 [L1] Cache hit from L2: addr = 1cd, data = ed
6776145 [TEST] CPU read @0x742
6776155 [L1] Cache miss: addr = 742
6776235 [L2] Cache miss: addr = 742
6777125 [MEM] Mem hit: addr = 1cd, data = c0
6777135 [L2] Cache Allocate: addr = 742 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6777145 [L1] Cache Allocate: addr = 742 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6777145 [L1] Cache hit from L2: addr = 742, data = c2
6777145 [TEST] CPU read @0x4ee
6777155 [L1] Cache miss: addr = 4ee
6777235 [L2] Cache hit: addr = 4ee, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6777245 [L1] Cache Allocate: addr = 4ee data = 8f8e8d8c8b8a89888786858483828180
6777245 [L1] Cache hit from L2: addr = 4ee, data = 8e
6777245 [TEST] CPU read @0x143
6777255 [L1] Cache miss: addr = 143
6777335 [L2] Cache miss: addr = 143
6778125 [MEM] Mem hit: addr = 742, data = 40
6778135 [L2] Cache Allocate: addr = 143 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6778145 [L1] Cache Allocate: addr = 143 data = 4f4e4d4c4b4a49484746454443424140
6778145 [L1] Cache hit from L2: addr = 143, data = 43
6778145 [TEST] CPU read @0x472
6778155 [L1] Cache miss: addr = 472
6778235 [L2] Cache miss: addr = 472
6779125 [MEM] Mem hit: addr = 143, data = 40
6779135 [L2] Cache Allocate: addr = 472 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6779145 [L1] Cache Allocate: addr = 472 data = 5f5e5d5c5b5a59585756555453525150
6779145 [L1] Cache hit from L2: addr = 472, data = 52
6779145 [TEST] CPU read @0x582
6779155 [L1] Cache miss: addr = 582
6779235 [L2] Cache miss: addr = 582
6780125 [MEM] Mem hit: addr = 472, data = 60
6780135 [L2] Cache Allocate: addr = 582 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6780145 [L1] Cache Allocate: addr = 582 data = 6f6e6d6c6b6a69686766656463626160
6780145 [L1] Cache hit from L2: addr = 582, data = 62
6780145 [TEST] CPU read @0x10b
6780155 [L1] Cache miss: addr = 10b
6780235 [L2] Cache miss: addr = 10b
6781125 [MEM] Mem hit: addr = 582, data = 80
6781135 [L2] Cache Allocate: addr = 10b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6781145 [L1] Cache Allocate: addr = 10b data = 8f8e8d8c8b8a89888786858483828180
6781145 [L1] Cache hit from L2: addr = 10b, data = 8b
6781145 [TEST] CPU read @0x5f9
6781155 [L1] Cache miss: addr = 5f9
6781235 [L2] Cache miss: addr = 5f9
6782125 [MEM] Mem hit: addr = 10b, data = 00
6782135 [L2] Cache Allocate: addr = 5f9 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6782145 [L1] Cache Allocate: addr = 5f9 data = 1f1e1d1c1b1a19181716151413121110
6782145 [L1] Cache hit from L2: addr = 5f9, data = 19
6782145 [TEST] CPU read @0x4e3
6782155 [L1] Cache miss: addr = 4e3
6782235 [L2] Cache hit: addr = 4e3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6782245 [L1] Cache Allocate: addr = 4e3 data = 8f8e8d8c8b8a89888786858483828180
6782245 [L1] Cache hit from L2: addr = 4e3, data = 83
6782245 [TEST] CPU read @0x7f2
6782255 [L1] Cache miss: addr = 7f2
6782335 [L2] Cache miss: addr = 7f2
6783125 [MEM] Mem hit: addr = 5f9, data = e0
6783135 [L2] Cache Allocate: addr = 7f2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6783145 [L1] Cache Allocate: addr = 7f2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6783145 [L1] Cache hit from L2: addr = 7f2, data = f2
6783145 [TEST] CPU read @0x5ac
6783155 [L1] Cache miss: addr = 5ac
6783235 [L2] Cache hit: addr = 5ac, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6783245 [L1] Cache Allocate: addr = 5ac data = 8f8e8d8c8b8a89888786858483828180
6783245 [L1] Cache hit from L2: addr = 5ac, data = 8c
6783245 [TEST] CPU read @0x2cd
6783255 [L1] Cache miss: addr = 2cd
6783335 [L2] Cache miss: addr = 2cd
6784125 [MEM] Mem hit: addr = 7f2, data = e0
6784135 [L2] Cache Allocate: addr = 2cd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6784145 [L1] Cache Allocate: addr = 2cd data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6784145 [L1] Cache hit from L2: addr = 2cd, data = ed
6784145 [TEST] CPU read @0x1b6
6784155 [L1] Cache miss: addr = 1b6
6784235 [L2] Cache miss: addr = 1b6
6785125 [MEM] Mem hit: addr = 2cd, data = c0
6785135 [L2] Cache Allocate: addr = 1b6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6785145 [L1] Cache Allocate: addr = 1b6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6785145 [L1] Cache hit from L2: addr = 1b6, data = d6
6785145 [TEST] CPU read @0x15d
6785155 [L1] Cache miss: addr = 15d
6785235 [L2] Cache miss: addr = 15d
6786125 [MEM] Mem hit: addr = 1b6, data = a0
6786135 [L2] Cache Allocate: addr = 15d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6786145 [L1] Cache Allocate: addr = 15d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6786145 [L1] Cache hit from L2: addr = 15d, data = bd
6786145 [TEST] CPU read @0x7e1
6786155 [L1] Cache miss: addr = 7e1
6786235 [L2] Cache miss: addr = 7e1
6787125 [MEM] Mem hit: addr = 15d, data = 40
6787135 [L2] Cache Allocate: addr = 7e1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6787145 [L1] Cache Allocate: addr = 7e1 data = 4f4e4d4c4b4a49484746454443424140
6787145 [L1] Cache hit from L2: addr = 7e1, data = 41
6787145 [TEST] CPU read @0x0af
6787155 [L1] Cache miss: addr = 0af
6787235 [L2] Cache miss: addr = 0af
6788125 [MEM] Mem hit: addr = 7e1, data = e0
6788135 [L2] Cache Allocate: addr = 0af data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6788145 [L1] Cache Allocate: addr = 0af data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6788145 [L1] Cache hit from L2: addr = 0af, data = ef
6788145 [TEST] CPU read @0x0f6
6788155 [L1] Cache miss: addr = 0f6
6788235 [L2] Cache miss: addr = 0f6
6789125 [MEM] Mem hit: addr = 0af, data = a0
6789135 [L2] Cache Allocate: addr = 0f6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6789145 [L1] Cache Allocate: addr = 0f6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6789145 [L1] Cache hit from L2: addr = 0f6, data = b6
6789145 [TEST] CPU read @0x746
6789155 [L1] Cache miss: addr = 746
6789235 [L2] Cache miss: addr = 746
6790125 [MEM] Mem hit: addr = 0f6, data = e0
6790135 [L2] Cache Allocate: addr = 746 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6790145 [L1] Cache Allocate: addr = 746 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6790145 [L1] Cache hit from L2: addr = 746, data = e6
6790145 [TEST] CPU read @0x1aa
6790155 [L1] Cache miss: addr = 1aa
6790235 [L2] Cache miss: addr = 1aa
6791125 [MEM] Mem hit: addr = 746, data = 40
6791135 [L2] Cache Allocate: addr = 1aa data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6791145 [L1] Cache Allocate: addr = 1aa data = 4f4e4d4c4b4a49484746454443424140
6791145 [L1] Cache hit from L2: addr = 1aa, data = 4a
6791145 [TEST] CPU read @0x6e0
6791155 [L1] Cache miss: addr = 6e0
6791235 [L2] Cache miss: addr = 6e0
6792125 [MEM] Mem hit: addr = 1aa, data = a0
6792135 [L2] Cache Allocate: addr = 6e0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6792145 [L1] Cache Allocate: addr = 6e0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6792145 [L1] Cache hit from L2: addr = 6e0, data = a0
6792145 [TEST] CPU read @0x1f8
6792155 [L1] Cache miss: addr = 1f8
6792235 [L2] Cache miss: addr = 1f8
6793125 [MEM] Mem hit: addr = 6e0, data = e0
6793135 [L2] Cache Allocate: addr = 1f8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6793145 [L1] Cache Allocate: addr = 1f8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6793145 [L1] Cache hit from L2: addr = 1f8, data = f8
6793145 [TEST] CPU read @0x4de
6793155 [L1] Cache miss: addr = 4de
6793235 [L2] Cache hit: addr = 4de, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6793245 [L1] Cache Allocate: addr = 4de data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6793245 [L1] Cache hit from L2: addr = 4de, data = ee
6793245 [TEST] CPU read @0x776
6793255 [L1] Cache miss: addr = 776
6793335 [L2] Cache miss: addr = 776
6794125 [MEM] Mem hit: addr = 1f8, data = e0
6794135 [L2] Cache Allocate: addr = 776 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6794145 [L1] Cache Allocate: addr = 776 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6794145 [L1] Cache hit from L2: addr = 776, data = f6
6794145 [TEST] CPU read @0x0ce
6794155 [L1] Cache miss: addr = 0ce
6794235 [L2] Cache miss: addr = 0ce
6795125 [MEM] Mem hit: addr = 776, data = 60
6795135 [L2] Cache Allocate: addr = 0ce data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6795145 [L1] Cache Allocate: addr = 0ce data = 6f6e6d6c6b6a69686766656463626160
6795145 [L1] Cache hit from L2: addr = 0ce, data = 6e
6795145 [TEST] CPU read @0x1c5
6795155 [L1] Cache miss: addr = 1c5
6795235 [L2] Cache miss: addr = 1c5
6796125 [MEM] Mem hit: addr = 0ce, data = c0
6796135 [L2] Cache Allocate: addr = 1c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6796145 [L1] Cache Allocate: addr = 1c5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6796145 [L1] Cache hit from L2: addr = 1c5, data = c5
6796145 [TEST] CPU read @0x5fc
6796155 [L1] Cache miss: addr = 5fc
6796235 [L2] Cache miss: addr = 5fc
6797125 [MEM] Mem hit: addr = 1c5, data = c0
6797135 [L2] Cache Allocate: addr = 5fc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6797145 [L1] Cache Allocate: addr = 5fc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6797145 [L1] Cache hit from L2: addr = 5fc, data = dc
6797145 [TEST] CPU read @0x729
6797155 [L1] Cache miss: addr = 729
6797235 [L2] Cache miss: addr = 729
6798125 [MEM] Mem hit: addr = 5fc, data = e0
6798135 [L2] Cache Allocate: addr = 729 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6798145 [L1] Cache Allocate: addr = 729 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6798145 [L1] Cache hit from L2: addr = 729, data = e9
6798145 [TEST] CPU read @0x61c
6798155 [L1] Cache miss: addr = 61c
6798235 [L2] Cache miss: addr = 61c
6799125 [MEM] Mem hit: addr = 729, data = 20
6799135 [L2] Cache Allocate: addr = 61c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6799145 [L1] Cache Allocate: addr = 61c data = 3f3e3d3c3b3a39383736353433323130
6799145 [L1] Cache hit from L2: addr = 61c, data = 3c
6799145 [TEST] CPU read @0x24a
6799155 [L1] Cache hit: addr = 24a, data = ea
6799165 [TEST] CPU read @0x75d
6799175 [L1] Cache miss: addr = 75d
6799235 [L2] Cache miss: addr = 75d
6800125 [MEM] Mem hit: addr = 61c, data = 00
6800135 [L2] Cache Allocate: addr = 75d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6800145 [L1] Cache Allocate: addr = 75d data = 1f1e1d1c1b1a19181716151413121110
6800145 [L1] Cache hit from L2: addr = 75d, data = 1d
6800145 [TEST] CPU read @0x279
6800155 [L1] Cache miss: addr = 279
6800235 [L2] Cache miss: addr = 279
6801125 [MEM] Mem hit: addr = 75d, data = 40
6801135 [L2] Cache Allocate: addr = 279 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6801145 [L1] Cache Allocate: addr = 279 data = 5f5e5d5c5b5a59585756555453525150
6801145 [L1] Cache hit from L2: addr = 279, data = 59
6801145 [TEST] CPU read @0x2de
6801155 [L1] Cache miss: addr = 2de
6801235 [L2] Cache miss: addr = 2de
6802125 [MEM] Mem hit: addr = 279, data = 60
6802135 [L2] Cache Allocate: addr = 2de data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6802145 [L1] Cache Allocate: addr = 2de data = 7f7e7d7c7b7a79787776757473727170
6802145 [L1] Cache hit from L2: addr = 2de, data = 7e
6802145 [TEST] CPU read @0x5da
6802155 [L1] Cache miss: addr = 5da
6802235 [L2] Cache hit: addr = 5da, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6802245 [L1] Cache Allocate: addr = 5da data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6802245 [L1] Cache hit from L2: addr = 5da, data = aa
6802245 [TEST] CPU read @0x2d2
6802255 [L1] Cache miss: addr = 2d2
6802335 [L2] Cache hit: addr = 2d2, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6802345 [L1] Cache Allocate: addr = 2d2 data = 6f6e6d6c6b6a69686766656463626160
6802345 [L1] Cache hit from L2: addr = 2d2, data = 62
6802345 [TEST] CPU read @0x7fc
6802355 [L1] Cache miss: addr = 7fc
6802435 [L2] Cache miss: addr = 7fc
6803125 [MEM] Mem hit: addr = 2de, data = c0
6803135 [L2] Cache Allocate: addr = 7fc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6803145 [L1] Cache Allocate: addr = 7fc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6803145 [L1] Cache hit from L2: addr = 7fc, data = dc
6803145 [TEST] CPU read @0x76f
6803155 [L1] Cache miss: addr = 76f
6803235 [L2] Cache miss: addr = 76f
6804125 [MEM] Mem hit: addr = 7fc, data = e0
6804135 [L2] Cache Allocate: addr = 76f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6804145 [L1] Cache Allocate: addr = 76f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6804145 [L1] Cache hit from L2: addr = 76f, data = ef
6804145 [TEST] CPU read @0x61e
6804155 [L1] Cache miss: addr = 61e
6804235 [L2] Cache miss: addr = 61e
6805125 [MEM] Mem hit: addr = 76f, data = 60
6805135 [L2] Cache Allocate: addr = 61e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6805145 [L1] Cache Allocate: addr = 61e data = 7f7e7d7c7b7a79787776757473727170
6805145 [L1] Cache hit from L2: addr = 61e, data = 7e
6805145 [TEST] CPU read @0x7a3
6805155 [L1] Cache miss: addr = 7a3
6805235 [L2] Cache miss: addr = 7a3
6806125 [MEM] Mem hit: addr = 61e, data = 00
6806135 [L2] Cache Allocate: addr = 7a3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6806145 [L1] Cache Allocate: addr = 7a3 data = 0f0e0d0c0b0a09080706050403020100
6806145 [L1] Cache hit from L2: addr = 7a3, data = 03
6806145 [TEST] CPU read @0x1c2
6806155 [L1] Cache miss: addr = 1c2
6806235 [L2] Cache miss: addr = 1c2
6807125 [MEM] Mem hit: addr = 7a3, data = a0
6807135 [L2] Cache Allocate: addr = 1c2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6807145 [L1] Cache Allocate: addr = 1c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6807145 [L1] Cache hit from L2: addr = 1c2, data = a2
6807145 [TEST] CPU read @0x2ed
6807155 [L1] Cache hit: addr = 2ed, data = cd
6807165 [TEST] CPU read @0x310
6807175 [L1] Cache miss: addr = 310
6807235 [L2] Cache miss: addr = 310
6808125 [MEM] Mem hit: addr = 1c2, data = c0
6808135 [L2] Cache Allocate: addr = 310 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6808145 [L1] Cache Allocate: addr = 310 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6808145 [L1] Cache hit from L2: addr = 310, data = d0
6808145 [TEST] CPU read @0x6d6
6808155 [L1] Cache hit: addr = 6d6, data = b6
6808165 [TEST] CPU read @0x5cc
6808175 [L1] Cache miss: addr = 5cc
6808235 [L2] Cache hit: addr = 5cc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6808245 [L1] Cache Allocate: addr = 5cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6808245 [L1] Cache hit from L2: addr = 5cc, data = ac
6808245 [TEST] CPU read @0x6bd
6808255 [L1] Cache miss: addr = 6bd
6808335 [L2] Cache miss: addr = 6bd
6809125 [MEM] Mem hit: addr = 310, data = 00
6809135 [L2] Cache Allocate: addr = 6bd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6809145 [L1] Cache Allocate: addr = 6bd data = 1f1e1d1c1b1a19181716151413121110
6809145 [L1] Cache hit from L2: addr = 6bd, data = 1d
6809145 [TEST] CPU read @0x605
6809155 [L1] Cache miss: addr = 605
6809235 [L2] Cache miss: addr = 605
6810125 [MEM] Mem hit: addr = 6bd, data = a0
6810135 [L2] Cache Allocate: addr = 605 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6810145 [L1] Cache Allocate: addr = 605 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6810145 [L1] Cache hit from L2: addr = 605, data = a5
6810145 [TEST] CPU read @0x69d
6810155 [L1] Cache hit: addr = 69d, data = bd
6810165 [TEST] CPU read @0x243
6810175 [L1] Cache hit: addr = 243, data = e3
6810185 [TEST] CPU read @0x126
6810195 [L1] Cache miss: addr = 126
6810235 [L2] Cache miss: addr = 126
6811125 [MEM] Mem hit: addr = 605, data = 00
6811135 [L2] Cache Allocate: addr = 126 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6811145 [L1] Cache Allocate: addr = 126 data = 0f0e0d0c0b0a09080706050403020100
6811145 [L1] Cache hit from L2: addr = 126, data = 06
6811145 [TEST] CPU read @0x481
6811155 [L1] Cache hit: addr = 481, data = 21
6811165 [TEST] CPU read @0x392
6811175 [L1] Cache miss: addr = 392
6811235 [L2] Cache miss: addr = 392
6812125 [MEM] Mem hit: addr = 126, data = 20
6812135 [L2] Cache Allocate: addr = 392 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6812145 [L1] Cache Allocate: addr = 392 data = 3f3e3d3c3b3a39383736353433323130
6812145 [L1] Cache hit from L2: addr = 392, data = 32
6812145 [TEST] CPU read @0x2b9
6812155 [L1] Cache miss: addr = 2b9
6812235 [L2] Cache miss: addr = 2b9
6813125 [MEM] Mem hit: addr = 392, data = 80
6813135 [L2] Cache Allocate: addr = 2b9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6813145 [L1] Cache Allocate: addr = 2b9 data = 9f9e9d9c9b9a99989796959493929190
6813145 [L1] Cache hit from L2: addr = 2b9, data = 99
6813145 [TEST] CPU read @0x466
6813155 [L1] Cache miss: addr = 466
6813235 [L2] Cache miss: addr = 466
6814125 [MEM] Mem hit: addr = 2b9, data = a0
6814135 [L2] Cache Allocate: addr = 466 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6814145 [L1] Cache Allocate: addr = 466 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6814145 [L1] Cache hit from L2: addr = 466, data = a6
6814145 [TEST] CPU read @0x1c5
6814155 [L1] Cache miss: addr = 1c5
6814235 [L2] Cache miss: addr = 1c5
6815125 [MEM] Mem hit: addr = 466, data = 60
6815135 [L2] Cache Allocate: addr = 1c5 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6815145 [L1] Cache Allocate: addr = 1c5 data = 6f6e6d6c6b6a69686766656463626160
6815145 [L1] Cache hit from L2: addr = 1c5, data = 65
6815145 [TEST] CPU read @0x407
6815155 [L1] Cache miss: addr = 407
6815235 [L2] Cache miss: addr = 407
6816125 [MEM] Mem hit: addr = 1c5, data = c0
6816135 [L2] Cache Allocate: addr = 407 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6816145 [L1] Cache Allocate: addr = 407 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6816145 [L1] Cache hit from L2: addr = 407, data = c7
6816145 [TEST] CPU read @0x75a
6816155 [L1] Cache miss: addr = 75a
6816235 [L2] Cache miss: addr = 75a
6817125 [MEM] Mem hit: addr = 407, data = 00
6817135 [L2] Cache Allocate: addr = 75a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6817145 [L1] Cache Allocate: addr = 75a data = 1f1e1d1c1b1a19181716151413121110
6817145 [L1] Cache hit from L2: addr = 75a, data = 1a
6817145 [TEST] CPU read @0x749
6817155 [L1] Cache miss: addr = 749
6817235 [L2] Cache hit: addr = 749, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6817245 [L1] Cache Allocate: addr = 749 data = 0f0e0d0c0b0a09080706050403020100
6817245 [L1] Cache hit from L2: addr = 749, data = 09
6817245 [TEST] CPU read @0x1d0
6817255 [L1] Cache miss: addr = 1d0
6817335 [L2] Cache miss: addr = 1d0
6818125 [MEM] Mem hit: addr = 75a, data = 40
6818135 [L2] Cache Allocate: addr = 1d0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6818145 [L1] Cache Allocate: addr = 1d0 data = 5f5e5d5c5b5a59585756555453525150
6818145 [L1] Cache hit from L2: addr = 1d0, data = 50
6818145 [TEST] CPU read @0x51e
6818155 [L1] Cache miss: addr = 51e
6818235 [L2] Cache miss: addr = 51e
6819125 [MEM] Mem hit: addr = 1d0, data = c0
6819135 [L2] Cache Allocate: addr = 51e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6819145 [L1] Cache Allocate: addr = 51e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6819145 [L1] Cache hit from L2: addr = 51e, data = de
6819145 [TEST] CPU read @0x45b
6819155 [L1] Cache miss: addr = 45b
6819235 [L2] Cache miss: addr = 45b
6820125 [MEM] Mem hit: addr = 51e, data = 00
6820135 [L2] Cache Allocate: addr = 45b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6820145 [L1] Cache Allocate: addr = 45b data = 1f1e1d1c1b1a19181716151413121110
6820145 [L1] Cache hit from L2: addr = 45b, data = 1b
6820145 [TEST] CPU read @0x3af
6820155 [L1] Cache miss: addr = 3af
6820235 [L2] Cache miss: addr = 3af
6821125 [MEM] Mem hit: addr = 45b, data = 40
6821135 [L2] Cache Allocate: addr = 3af data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6821145 [L1] Cache Allocate: addr = 3af data = 4f4e4d4c4b4a49484746454443424140
6821145 [L1] Cache hit from L2: addr = 3af, data = 4f
6821145 [TEST] CPU read @0x7d7
6821155 [L1] Cache miss: addr = 7d7
6821235 [L2] Cache hit: addr = 7d7, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6821245 [L1] Cache Allocate: addr = 7d7 data = 4f4e4d4c4b4a49484746454443424140
6821245 [L1] Cache hit from L2: addr = 7d7, data = 47
6821245 [TEST] CPU read @0x2e2
6821255 [L1] Cache hit: addr = 2e2, data = c2
6821265 [TEST] CPU read @0x785
6821275 [L1] Cache miss: addr = 785
6821335 [L2] Cache miss: addr = 785
6822125 [MEM] Mem hit: addr = 3af, data = a0
6822135 [L2] Cache Allocate: addr = 785 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6822145 [L1] Cache Allocate: addr = 785 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6822145 [L1] Cache hit from L2: addr = 785, data = a5
6822145 [TEST] CPU read @0x301
6822155 [L1] Cache miss: addr = 301
6822235 [L2] Cache miss: addr = 301
6823125 [MEM] Mem hit: addr = 785, data = 80
6823135 [L2] Cache Allocate: addr = 301 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6823145 [L1] Cache Allocate: addr = 301 data = 8f8e8d8c8b8a89888786858483828180
6823145 [L1] Cache hit from L2: addr = 301, data = 81
6823145 [TEST] CPU read @0x1d3
6823155 [L1] Cache miss: addr = 1d3
6823235 [L2] Cache miss: addr = 1d3
6824125 [MEM] Mem hit: addr = 301, data = 00
6824135 [L2] Cache Allocate: addr = 1d3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6824145 [L1] Cache Allocate: addr = 1d3 data = 1f1e1d1c1b1a19181716151413121110
6824145 [L1] Cache hit from L2: addr = 1d3, data = 13
6824145 [TEST] CPU read @0x60f
6824155 [L1] Cache miss: addr = 60f
6824235 [L2] Cache miss: addr = 60f
6825125 [MEM] Mem hit: addr = 1d3, data = c0
6825135 [L2] Cache Allocate: addr = 60f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6825145 [L1] Cache Allocate: addr = 60f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6825145 [L1] Cache hit from L2: addr = 60f, data = cf
6825145 [TEST] CPU read @0x32c
6825155 [L1] Cache miss: addr = 32c
6825235 [L2] Cache miss: addr = 32c
6826125 [MEM] Mem hit: addr = 60f, data = 00
6826135 [L2] Cache Allocate: addr = 32c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6826145 [L1] Cache Allocate: addr = 32c data = 0f0e0d0c0b0a09080706050403020100
6826145 [L1] Cache hit from L2: addr = 32c, data = 0c
6826145 [TEST] CPU read @0x607
6826155 [L1] Cache miss: addr = 607
6826235 [L2] Cache hit: addr = 607, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6826245 [L1] Cache Allocate: addr = 607 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6826245 [L1] Cache hit from L2: addr = 607, data = c7
6826245 [TEST] CPU read @0x041
6826255 [L1] Cache miss: addr = 041
6826335 [L2] Cache miss: addr = 041
6827125 [MEM] Mem hit: addr = 32c, data = 20
6827135 [L2] Cache Allocate: addr = 041 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6827145 [L1] Cache Allocate: addr = 041 data = 2f2e2d2c2b2a29282726252423222120
6827145 [L1] Cache hit from L2: addr = 041, data = 21
6827145 [TEST] CPU read @0x1d8
6827155 [L1] Cache hit: addr = 1d8, data = 18
6827165 [TEST] CPU read @0x176
6827175 [L1] Cache miss: addr = 176
6827235 [L2] Cache hit: addr = 176, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6827245 [L1] Cache Allocate: addr = 176 data = 4f4e4d4c4b4a49484746454443424140
6827245 [L1] Cache hit from L2: addr = 176, data = 46
6827245 [TEST] CPU read @0x71b
6827255 [L1] Cache miss: addr = 71b
6827335 [L2] Cache miss: addr = 71b
6828125 [MEM] Mem hit: addr = 041, data = 40
6828135 [L2] Cache Allocate: addr = 71b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6828145 [L1] Cache Allocate: addr = 71b data = 5f5e5d5c5b5a59585756555453525150
6828145 [L1] Cache hit from L2: addr = 71b, data = 5b
6828145 [TEST] CPU read @0x29f
6828155 [L1] Cache miss: addr = 29f
6828235 [L2] Cache miss: addr = 29f
6829125 [MEM] Mem hit: addr = 71b, data = 00
6829135 [L2] Cache Allocate: addr = 29f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6829145 [L1] Cache Allocate: addr = 29f data = 1f1e1d1c1b1a19181716151413121110
6829145 [L1] Cache hit from L2: addr = 29f, data = 1f
6829145 [TEST] CPU read @0x744
6829155 [L1] Cache miss: addr = 744
6829235 [L2] Cache miss: addr = 744
6830125 [MEM] Mem hit: addr = 29f, data = 80
6830135 [L2] Cache Allocate: addr = 744 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6830145 [L1] Cache Allocate: addr = 744 data = 8f8e8d8c8b8a89888786858483828180
6830145 [L1] Cache hit from L2: addr = 744, data = 84
6830145 [TEST] CPU read @0x243
6830155 [L1] Cache hit: addr = 243, data = e3
6830165 [TEST] CPU read @0x12e
6830175 [L1] Cache miss: addr = 12e
6830235 [L2] Cache miss: addr = 12e
6831125 [MEM] Mem hit: addr = 744, data = 40
6831135 [L2] Cache Allocate: addr = 12e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6831145 [L1] Cache Allocate: addr = 12e data = 4f4e4d4c4b4a49484746454443424140
6831145 [L1] Cache hit from L2: addr = 12e, data = 4e
6831145 [TEST] CPU read @0x4d1
6831155 [L1] Cache miss: addr = 4d1
6831235 [L2] Cache hit: addr = 4d1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6831245 [L1] Cache Allocate: addr = 4d1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6831245 [L1] Cache hit from L2: addr = 4d1, data = e1
6831245 [TEST] CPU read @0x579
6831255 [L1] Cache miss: addr = 579
6831335 [L2] Cache miss: addr = 579
6832125 [MEM] Mem hit: addr = 12e, data = 20
6832135 [L2] Cache Allocate: addr = 579 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6832145 [L1] Cache Allocate: addr = 579 data = 3f3e3d3c3b3a39383736353433323130
6832145 [L1] Cache hit from L2: addr = 579, data = 39
6832145 [TEST] CPU read @0x786
6832155 [L1] Cache miss: addr = 786
6832235 [L2] Cache miss: addr = 786
6833125 [MEM] Mem hit: addr = 579, data = 60
6833135 [L2] Cache Allocate: addr = 786 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6833145 [L1] Cache Allocate: addr = 786 data = 6f6e6d6c6b6a69686766656463626160
6833145 [L1] Cache hit from L2: addr = 786, data = 66
6833145 [TEST] CPU read @0x19d
6833155 [L1] Cache miss: addr = 19d
6833235 [L2] Cache miss: addr = 19d
6834125 [MEM] Mem hit: addr = 786, data = 80
6834135 [L2] Cache Allocate: addr = 19d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6834145 [L1] Cache Allocate: addr = 19d data = 9f9e9d9c9b9a99989796959493929190
6834145 [L1] Cache hit from L2: addr = 19d, data = 9d
6834145 [TEST] CPU read @0x0f3
6834155 [L1] Cache miss: addr = 0f3
6834235 [L2] Cache miss: addr = 0f3
6835125 [MEM] Mem hit: addr = 19d, data = 80
6835135 [L2] Cache Allocate: addr = 0f3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6835145 [L1] Cache Allocate: addr = 0f3 data = 9f9e9d9c9b9a99989796959493929190
6835145 [L1] Cache hit from L2: addr = 0f3, data = 93
6835145 [TEST] CPU read @0x795
6835155 [L1] Cache miss: addr = 795
6835235 [L2] Cache miss: addr = 795
6836125 [MEM] Mem hit: addr = 0f3, data = e0
6836135 [L2] Cache Allocate: addr = 795 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6836145 [L1] Cache Allocate: addr = 795 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6836145 [L1] Cache hit from L2: addr = 795, data = f5
6836145 [TEST] CPU read @0x57c
6836155 [L1] Cache miss: addr = 57c
6836235 [L2] Cache miss: addr = 57c
6837125 [MEM] Mem hit: addr = 795, data = 80
6837135 [L2] Cache Allocate: addr = 57c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6837145 [L1] Cache Allocate: addr = 57c data = 9f9e9d9c9b9a99989796959493929190
6837145 [L1] Cache hit from L2: addr = 57c, data = 9c
6837145 [TEST] CPU read @0x23f
6837155 [L1] Cache miss: addr = 23f
6837235 [L2] Cache hit: addr = 23f, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6837245 [L1] Cache Allocate: addr = 23f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6837245 [L1] Cache hit from L2: addr = 23f, data = ef
6837245 [TEST] CPU read @0x2bb
6837255 [L1] Cache miss: addr = 2bb
6837335 [L2] Cache miss: addr = 2bb
6838125 [MEM] Mem hit: addr = 57c, data = 60
6838135 [L2] Cache Allocate: addr = 2bb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6838145 [L1] Cache Allocate: addr = 2bb data = 7f7e7d7c7b7a79787776757473727170
6838145 [L1] Cache hit from L2: addr = 2bb, data = 7b
6838145 [TEST] CPU read @0x65a
6838155 [L1] Cache miss: addr = 65a
6838235 [L2] Cache miss: addr = 65a
6839125 [MEM] Mem hit: addr = 2bb, data = a0
6839135 [L2] Cache Allocate: addr = 65a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6839145 [L1] Cache Allocate: addr = 65a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6839145 [L1] Cache hit from L2: addr = 65a, data = ba
6839145 [TEST] CPU read @0x184
6839155 [L1] Cache miss: addr = 184
6839235 [L2] Cache miss: addr = 184
6840125 [MEM] Mem hit: addr = 65a, data = 40
6840135 [L2] Cache Allocate: addr = 184 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6840145 [L1] Cache Allocate: addr = 184 data = 4f4e4d4c4b4a49484746454443424140
6840145 [L1] Cache hit from L2: addr = 184, data = 44
6840145 [TEST] CPU read @0x2be
6840155 [L1] Cache miss: addr = 2be
6840235 [L2] Cache hit: addr = 2be, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6840245 [L1] Cache Allocate: addr = 2be data = 6f6e6d6c6b6a69686766656463626160
6840245 [L1] Cache hit from L2: addr = 2be, data = 6e
6840245 [TEST] CPU read @0x103
6840255 [L1] Cache miss: addr = 103
6840335 [L2] Cache miss: addr = 103
6841125 [MEM] Mem hit: addr = 184, data = 80
6841135 [L2] Cache Allocate: addr = 103 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6841145 [L1] Cache Allocate: addr = 103 data = 8f8e8d8c8b8a89888786858483828180
6841145 [L1] Cache hit from L2: addr = 103, data = 83
6841145 [TEST] CPU read @0x564
6841155 [L1] Cache miss: addr = 564
6841235 [L2] Cache miss: addr = 564
6842125 [MEM] Mem hit: addr = 103, data = 00
6842135 [L2] Cache Allocate: addr = 564 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6842145 [L1] Cache Allocate: addr = 564 data = 0f0e0d0c0b0a09080706050403020100
6842145 [L1] Cache hit from L2: addr = 564, data = 04
6842145 [TEST] CPU read @0x3fa
6842155 [L1] Cache hit: addr = 3fa, data = 7a
6842165 [TEST] CPU read @0x593
6842175 [L1] Cache miss: addr = 593
6842235 [L2] Cache miss: addr = 593
6843125 [MEM] Mem hit: addr = 564, data = 60
6843135 [L2] Cache Allocate: addr = 593 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6843145 [L1] Cache Allocate: addr = 593 data = 7f7e7d7c7b7a79787776757473727170
6843145 [L1] Cache hit from L2: addr = 593, data = 73
6843145 [TEST] CPU read @0x58e
6843155 [L1] Cache miss: addr = 58e
6843235 [L2] Cache hit: addr = 58e, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6843245 [L1] Cache Allocate: addr = 58e data = 6f6e6d6c6b6a69686766656463626160
6843245 [L1] Cache hit from L2: addr = 58e, data = 6e
6843245 [TEST] CPU read @0x117
6843255 [L1] Cache miss: addr = 117
6843335 [L2] Cache miss: addr = 117
6844125 [MEM] Mem hit: addr = 593, data = 80
6844135 [L2] Cache Allocate: addr = 117 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6844145 [L1] Cache Allocate: addr = 117 data = 9f9e9d9c9b9a99989796959493929190
6844145 [L1] Cache hit from L2: addr = 117, data = 97
6844145 [TEST] CPU read @0x2ee
6844155 [L1] Cache hit: addr = 2ee, data = ce
6844165 [TEST] CPU read @0x4bb
6844175 [L1] Cache miss: addr = 4bb
6844235 [L2] Cache miss: addr = 4bb
6845125 [MEM] Mem hit: addr = 117, data = 00
6845135 [L2] Cache Allocate: addr = 4bb data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6845145 [L1] Cache Allocate: addr = 4bb data = 1f1e1d1c1b1a19181716151413121110
6845145 [L1] Cache hit from L2: addr = 4bb, data = 1b
6845145 [TEST] CPU read @0x2a3
6845155 [L1] Cache miss: addr = 2a3
6845235 [L2] Cache miss: addr = 2a3
6846125 [MEM] Mem hit: addr = 4bb, data = a0
6846135 [L2] Cache Allocate: addr = 2a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6846145 [L1] Cache Allocate: addr = 2a3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6846145 [L1] Cache hit from L2: addr = 2a3, data = a3
6846145 [TEST] CPU read @0x20c
6846155 [L1] Cache miss: addr = 20c
6846235 [L2] Cache miss: addr = 20c
6847125 [MEM] Mem hit: addr = 2a3, data = a0
6847135 [L2] Cache Allocate: addr = 20c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6847145 [L1] Cache Allocate: addr = 20c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6847145 [L1] Cache hit from L2: addr = 20c, data = ac
6847145 [TEST] CPU read @0x509
6847155 [L1] Cache miss: addr = 509
6847235 [L2] Cache miss: addr = 509
6848125 [MEM] Mem hit: addr = 20c, data = 00
6848135 [L2] Cache Allocate: addr = 509 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6848145 [L1] Cache Allocate: addr = 509 data = 0f0e0d0c0b0a09080706050403020100
6848145 [L1] Cache hit from L2: addr = 509, data = 09
6848145 [TEST] CPU read @0x589
6848155 [L1] Cache miss: addr = 589
6848235 [L2] Cache miss: addr = 589
6849125 [MEM] Mem hit: addr = 509, data = 00
6849135 [L2] Cache Allocate: addr = 589 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6849145 [L1] Cache Allocate: addr = 589 data = 0f0e0d0c0b0a09080706050403020100
6849145 [L1] Cache hit from L2: addr = 589, data = 09
6849145 [TEST] CPU read @0x194
6849155 [L1] Cache miss: addr = 194
6849235 [L2] Cache miss: addr = 194
6850125 [MEM] Mem hit: addr = 589, data = 80
6850135 [L2] Cache Allocate: addr = 194 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6850145 [L1] Cache Allocate: addr = 194 data = 9f9e9d9c9b9a99989796959493929190
6850145 [L1] Cache hit from L2: addr = 194, data = 94
6850145 [TEST] CPU read @0x22b
6850155 [L1] Cache hit: addr = 22b, data = eb
6850165 [TEST] CPU read @0x380
6850175 [L1] Cache miss: addr = 380
6850235 [L2] Cache miss: addr = 380
6851125 [MEM] Mem hit: addr = 194, data = 80
6851135 [L2] Cache Allocate: addr = 380 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6851145 [L1] Cache Allocate: addr = 380 data = 8f8e8d8c8b8a89888786858483828180
6851145 [L1] Cache hit from L2: addr = 380, data = 80
6851145 [TEST] CPU read @0x492
6851155 [L1] Cache miss: addr = 492
6851235 [L2] Cache hit: addr = 492, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6851245 [L1] Cache Allocate: addr = 492 data = 2f2e2d2c2b2a29282726252423222120
6851245 [L1] Cache hit from L2: addr = 492, data = 22
6851245 [TEST] CPU read @0x2d1
6851255 [L1] Cache miss: addr = 2d1
6851335 [L2] Cache miss: addr = 2d1
6852125 [MEM] Mem hit: addr = 380, data = 80
6852135 [L2] Cache Allocate: addr = 2d1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6852145 [L1] Cache Allocate: addr = 2d1 data = 9f9e9d9c9b9a99989796959493929190
6852145 [L1] Cache hit from L2: addr = 2d1, data = 91
6852145 [TEST] CPU read @0x72c
6852155 [L1] Cache miss: addr = 72c
6852235 [L2] Cache miss: addr = 72c
6853125 [MEM] Mem hit: addr = 2d1, data = c0
6853135 [L2] Cache Allocate: addr = 72c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6853145 [L1] Cache Allocate: addr = 72c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6853145 [L1] Cache hit from L2: addr = 72c, data = cc
6853145 [TEST] CPU read @0x162
6853155 [L1] Cache miss: addr = 162
6853235 [L2] Cache hit: addr = 162, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6853245 [L1] Cache Allocate: addr = 162 data = 4f4e4d4c4b4a49484746454443424140
6853245 [L1] Cache hit from L2: addr = 162, data = 42
6853245 [TEST] CPU read @0x430
6853255 [L1] Cache miss: addr = 430
6853335 [L2] Cache miss: addr = 430
6854125 [MEM] Mem hit: addr = 72c, data = 20
6854135 [L2] Cache Allocate: addr = 430 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6854145 [L1] Cache Allocate: addr = 430 data = 3f3e3d3c3b3a39383736353433323130
6854145 [L1] Cache hit from L2: addr = 430, data = 30
6854145 [TEST] CPU read @0x18c
6854155 [L1] Cache miss: addr = 18c
6854235 [L2] Cache miss: addr = 18c
6855125 [MEM] Mem hit: addr = 430, data = 20
6855135 [L2] Cache Allocate: addr = 18c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6855145 [L1] Cache Allocate: addr = 18c data = 2f2e2d2c2b2a29282726252423222120
6855145 [L1] Cache hit from L2: addr = 18c, data = 2c
6855145 [TEST] CPU read @0x3b7
6855155 [L1] Cache miss: addr = 3b7
6855235 [L2] Cache miss: addr = 3b7
6856125 [MEM] Mem hit: addr = 18c, data = 80
6856135 [L2] Cache Allocate: addr = 3b7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6856145 [L1] Cache Allocate: addr = 3b7 data = 9f9e9d9c9b9a99989796959493929190
6856145 [L1] Cache hit from L2: addr = 3b7, data = 97
6856145 [TEST] CPU read @0x228
6856155 [L1] Cache hit: addr = 228, data = e8
6856165 [TEST] CPU read @0x391
6856175 [L1] Cache miss: addr = 391
6856235 [L2] Cache miss: addr = 391
6857125 [MEM] Mem hit: addr = 3b7, data = a0
6857135 [L2] Cache Allocate: addr = 391 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6857145 [L1] Cache Allocate: addr = 391 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6857145 [L1] Cache hit from L2: addr = 391, data = b1
6857145 [TEST] CPU read @0x2a1
6857155 [L1] Cache miss: addr = 2a1
6857235 [L2] Cache miss: addr = 2a1
6858125 [MEM] Mem hit: addr = 391, data = 80
6858135 [L2] Cache Allocate: addr = 2a1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6858145 [L1] Cache Allocate: addr = 2a1 data = 8f8e8d8c8b8a89888786858483828180
6858145 [L1] Cache hit from L2: addr = 2a1, data = 81
6858145 [TEST] CPU read @0x3dd
6858155 [L1] Cache miss: addr = 3dd
6858235 [L2] Cache miss: addr = 3dd
6859125 [MEM] Mem hit: addr = 2a1, data = a0
6859135 [L2] Cache Allocate: addr = 3dd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6859145 [L1] Cache Allocate: addr = 3dd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6859145 [L1] Cache hit from L2: addr = 3dd, data = bd
6859145 [TEST] CPU read @0x6cd
6859155 [L1] Cache miss: addr = 6cd
6859235 [L2] Cache hit: addr = 6cd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6859245 [L1] Cache Allocate: addr = 6cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6859245 [L1] Cache hit from L2: addr = 6cd, data = ad
6859245 [TEST] CPU read @0x3c9
6859255 [L1] Cache miss: addr = 3c9
6859335 [L2] Cache hit: addr = 3c9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6859345 [L1] Cache Allocate: addr = 3c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6859345 [L1] Cache hit from L2: addr = 3c9, data = a9
6859345 [TEST] CPU read @0x5c2
6859355 [L1] Cache miss: addr = 5c2
6859435 [L2] Cache hit: addr = 5c2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6859445 [L1] Cache Allocate: addr = 5c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6859445 [L1] Cache hit from L2: addr = 5c2, data = a2
6859445 [TEST] CPU read @0x11d
6859455 [L1] Cache miss: addr = 11d
6859535 [L2] Cache miss: addr = 11d
6860125 [MEM] Mem hit: addr = 3dd, data = c0
6860135 [L2] Cache Allocate: addr = 11d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6860145 [L1] Cache Allocate: addr = 11d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6860145 [L1] Cache hit from L2: addr = 11d, data = dd
6860145 [TEST] CPU read @0x059
6860155 [L1] Cache miss: addr = 059
6860235 [L2] Cache miss: addr = 059
6861125 [MEM] Mem hit: addr = 11d, data = 00
6861135 [L2] Cache Allocate: addr = 059 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6861145 [L1] Cache Allocate: addr = 059 data = 1f1e1d1c1b1a19181716151413121110
6861145 [L1] Cache hit from L2: addr = 059, data = 19
6861145 [TEST] CPU read @0x1d8
6861155 [L1] Cache miss: addr = 1d8
6861235 [L2] Cache miss: addr = 1d8
6862125 [MEM] Mem hit: addr = 059, data = 40
6862135 [L2] Cache Allocate: addr = 1d8 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6862145 [L1] Cache Allocate: addr = 1d8 data = 5f5e5d5c5b5a59585756555453525150
6862145 [L1] Cache hit from L2: addr = 1d8, data = 58
6862145 [TEST] CPU read @0x78a
6862155 [L1] Cache miss: addr = 78a
6862235 [L2] Cache miss: addr = 78a
6863125 [MEM] Mem hit: addr = 1d8, data = c0
6863135 [L2] Cache Allocate: addr = 78a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6863145 [L1] Cache Allocate: addr = 78a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6863145 [L1] Cache hit from L2: addr = 78a, data = ca
6863145 [TEST] CPU read @0x5b9
6863155 [L1] Cache hit: addr = 5b9, data = 99
6863165 [TEST] CPU read @0x025
6863175 [L1] Cache miss: addr = 025
6863235 [L2] Cache miss: addr = 025
6864125 [MEM] Mem hit: addr = 78a, data = 80
6864135 [L2] Cache Allocate: addr = 025 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6864145 [L1] Cache Allocate: addr = 025 data = 8f8e8d8c8b8a89888786858483828180
6864145 [L1] Cache hit from L2: addr = 025, data = 85
6864145 [TEST] CPU read @0x632
6864155 [L1] Cache miss: addr = 632
6864235 [L2] Cache miss: addr = 632
6865125 [MEM] Mem hit: addr = 025, data = 20
6865135 [L2] Cache Allocate: addr = 632 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6865145 [L1] Cache Allocate: addr = 632 data = 3f3e3d3c3b3a39383736353433323130
6865145 [L1] Cache hit from L2: addr = 632, data = 32
6865145 [TEST] CPU read @0x28f
6865155 [L1] Cache miss: addr = 28f
6865235 [L2] Cache miss: addr = 28f
6866125 [MEM] Mem hit: addr = 632, data = 20
6866135 [L2] Cache Allocate: addr = 28f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6866145 [L1] Cache Allocate: addr = 28f data = 2f2e2d2c2b2a29282726252423222120
6866145 [L1] Cache hit from L2: addr = 28f, data = 2f
6866145 [TEST] CPU read @0x67f
6866155 [L1] Cache miss: addr = 67f
6866235 [L2] Cache miss: addr = 67f
6867125 [MEM] Mem hit: addr = 28f, data = 80
6867135 [L2] Cache Allocate: addr = 67f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6867145 [L1] Cache Allocate: addr = 67f data = 9f9e9d9c9b9a99989796959493929190
6867145 [L1] Cache hit from L2: addr = 67f, data = 9f
6867145 [TEST] CPU read @0x1be
6867155 [L1] Cache miss: addr = 1be
6867235 [L2] Cache miss: addr = 1be
6868125 [MEM] Mem hit: addr = 67f, data = 60
6868135 [L2] Cache Allocate: addr = 1be data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6868145 [L1] Cache Allocate: addr = 1be data = 7f7e7d7c7b7a79787776757473727170
6868145 [L1] Cache hit from L2: addr = 1be, data = 7e
6868145 [TEST] CPU read @0x5a6
6868155 [L1] Cache miss: addr = 5a6
6868235 [L2] Cache hit: addr = 5a6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6868245 [L1] Cache Allocate: addr = 5a6 data = 8f8e8d8c8b8a89888786858483828180
6868245 [L1] Cache hit from L2: addr = 5a6, data = 86
6868245 [TEST] CPU read @0x70b
6868255 [L1] Cache miss: addr = 70b
6868335 [L2] Cache miss: addr = 70b
6869125 [MEM] Mem hit: addr = 1be, data = a0
6869135 [L2] Cache Allocate: addr = 70b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6869145 [L1] Cache Allocate: addr = 70b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6869145 [L1] Cache hit from L2: addr = 70b, data = ab
6869145 [TEST] CPU read @0x7d1
6869155 [L1] Cache miss: addr = 7d1
6869235 [L2] Cache hit: addr = 7d1, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6869245 [L1] Cache Allocate: addr = 7d1 data = 4f4e4d4c4b4a49484746454443424140
6869245 [L1] Cache hit from L2: addr = 7d1, data = 41
6869245 [TEST] CPU read @0x7ba
6869255 [L1] Cache miss: addr = 7ba
6869335 [L2] Cache miss: addr = 7ba
6870125 [MEM] Mem hit: addr = 70b, data = 00
6870135 [L2] Cache Allocate: addr = 7ba data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6870145 [L1] Cache Allocate: addr = 7ba data = 1f1e1d1c1b1a19181716151413121110
6870145 [L1] Cache hit from L2: addr = 7ba, data = 1a
6870145 [TEST] CPU read @0x52e
6870155 [L1] Cache miss: addr = 52e
6870235 [L2] Cache miss: addr = 52e
6871125 [MEM] Mem hit: addr = 7ba, data = a0
6871135 [L2] Cache Allocate: addr = 52e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6871145 [L1] Cache Allocate: addr = 52e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6871145 [L1] Cache hit from L2: addr = 52e, data = ae
6871145 [TEST] CPU read @0x22f
6871155 [L1] Cache hit: addr = 22f, data = ef
6871165 [TEST] CPU read @0x41d
6871175 [L1] Cache miss: addr = 41d
6871235 [L2] Cache miss: addr = 41d
6872125 [MEM] Mem hit: addr = 52e, data = 20
6872135 [L2] Cache Allocate: addr = 41d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6872145 [L1] Cache Allocate: addr = 41d data = 3f3e3d3c3b3a39383736353433323130
6872145 [L1] Cache hit from L2: addr = 41d, data = 3d
6872145 [TEST] CPU read @0x24f
6872155 [L1] Cache hit: addr = 24f, data = ef
6872165 [TEST] CPU read @0x197
6872175 [L1] Cache miss: addr = 197
6872235 [L2] Cache miss: addr = 197
6873125 [MEM] Mem hit: addr = 41d, data = 00
6873135 [L2] Cache Allocate: addr = 197 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6873145 [L1] Cache Allocate: addr = 197 data = 1f1e1d1c1b1a19181716151413121110
6873145 [L1] Cache hit from L2: addr = 197, data = 17
6873145 [TEST] CPU read @0x1bd
6873155 [L1] Cache miss: addr = 1bd
6873235 [L2] Cache miss: addr = 1bd
6874125 [MEM] Mem hit: addr = 197, data = 80
6874135 [L2] Cache Allocate: addr = 1bd data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6874145 [L1] Cache Allocate: addr = 1bd data = 9f9e9d9c9b9a99989796959493929190
6874145 [L1] Cache hit from L2: addr = 1bd, data = 9d
6874145 [TEST] CPU read @0x777
6874155 [L1] Cache miss: addr = 777
6874235 [L2] Cache miss: addr = 777
6875125 [MEM] Mem hit: addr = 1bd, data = a0
6875135 [L2] Cache Allocate: addr = 777 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6875145 [L1] Cache Allocate: addr = 777 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6875145 [L1] Cache hit from L2: addr = 777, data = b7
6875145 [TEST] CPU read @0x616
6875155 [L1] Cache miss: addr = 616
6875235 [L2] Cache miss: addr = 616
6876125 [MEM] Mem hit: addr = 777, data = 60
6876135 [L2] Cache Allocate: addr = 616 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6876145 [L1] Cache Allocate: addr = 616 data = 7f7e7d7c7b7a79787776757473727170
6876145 [L1] Cache hit from L2: addr = 616, data = 76
6876145 [TEST] CPU read @0x785
6876155 [L1] Cache miss: addr = 785
6876235 [L2] Cache miss: addr = 785
6877125 [MEM] Mem hit: addr = 616, data = 00
6877135 [L2] Cache Allocate: addr = 785 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6877145 [L1] Cache Allocate: addr = 785 data = 0f0e0d0c0b0a09080706050403020100
6877145 [L1] Cache hit from L2: addr = 785, data = 05
6877145 [TEST] CPU read @0x600
6877155 [L1] Cache miss: addr = 600
6877235 [L2] Cache miss: addr = 600
6878125 [MEM] Mem hit: addr = 785, data = 80
6878135 [L2] Cache Allocate: addr = 600 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6878145 [L1] Cache Allocate: addr = 600 data = 8f8e8d8c8b8a89888786858483828180
6878145 [L1] Cache hit from L2: addr = 600, data = 80
6878145 [TEST] CPU read @0x197
6878155 [L1] Cache miss: addr = 197
6878235 [L2] Cache miss: addr = 197
6879125 [MEM] Mem hit: addr = 600, data = 00
6879135 [L2] Cache Allocate: addr = 197 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6879145 [L1] Cache Allocate: addr = 197 data = 1f1e1d1c1b1a19181716151413121110
6879145 [L1] Cache hit from L2: addr = 197, data = 17
6879145 [TEST] CPU read @0x0bf
6879155 [L1] Cache miss: addr = 0bf
6879235 [L2] Cache miss: addr = 0bf
6880125 [MEM] Mem hit: addr = 197, data = 80
6880135 [L2] Cache Allocate: addr = 0bf data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6880145 [L1] Cache Allocate: addr = 0bf data = 9f9e9d9c9b9a99989796959493929190
6880145 [L1] Cache hit from L2: addr = 0bf, data = 9f
6880145 [TEST] CPU read @0x3b7
6880155 [L1] Cache miss: addr = 3b7
6880235 [L2] Cache miss: addr = 3b7
6881125 [MEM] Mem hit: addr = 0bf, data = a0
6881135 [L2] Cache Allocate: addr = 3b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6881145 [L1] Cache Allocate: addr = 3b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6881145 [L1] Cache hit from L2: addr = 3b7, data = b7
6881145 [TEST] CPU read @0x7b9
6881155 [L1] Cache miss: addr = 7b9
6881235 [L2] Cache miss: addr = 7b9
6882125 [MEM] Mem hit: addr = 3b7, data = a0
6882135 [L2] Cache Allocate: addr = 7b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6882145 [L1] Cache Allocate: addr = 7b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6882145 [L1] Cache hit from L2: addr = 7b9, data = b9
6882145 [TEST] CPU read @0x6f0
6882155 [L1] Cache miss: addr = 6f0
6882235 [L2] Cache miss: addr = 6f0
6883125 [MEM] Mem hit: addr = 7b9, data = a0
6883135 [L2] Cache Allocate: addr = 6f0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6883145 [L1] Cache Allocate: addr = 6f0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6883145 [L1] Cache hit from L2: addr = 6f0, data = b0
6883145 [TEST] CPU read @0x31d
6883155 [L1] Cache miss: addr = 31d
6883235 [L2] Cache miss: addr = 31d
6884125 [MEM] Mem hit: addr = 6f0, data = e0
6884135 [L2] Cache Allocate: addr = 31d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6884145 [L1] Cache Allocate: addr = 31d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6884145 [L1] Cache hit from L2: addr = 31d, data = fd
6884145 [TEST] CPU read @0x115
6884155 [L1] Cache miss: addr = 115
6884235 [L2] Cache miss: addr = 115
6885125 [MEM] Mem hit: addr = 31d, data = 00
6885135 [L2] Cache Allocate: addr = 115 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6885145 [L1] Cache Allocate: addr = 115 data = 1f1e1d1c1b1a19181716151413121110
6885145 [L1] Cache hit from L2: addr = 115, data = 15
6885145 [TEST] CPU read @0x51b
6885155 [L1] Cache miss: addr = 51b
6885235 [L2] Cache miss: addr = 51b
6886125 [MEM] Mem hit: addr = 115, data = 00
6886135 [L2] Cache Allocate: addr = 51b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6886145 [L1] Cache Allocate: addr = 51b data = 1f1e1d1c1b1a19181716151413121110
6886145 [L1] Cache hit from L2: addr = 51b, data = 1b
6886145 [TEST] CPU read @0x30c
6886155 [L1] Cache miss: addr = 30c
6886235 [L2] Cache miss: addr = 30c
6887125 [MEM] Mem hit: addr = 51b, data = 00
6887135 [L2] Cache Allocate: addr = 30c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6887145 [L1] Cache Allocate: addr = 30c data = 0f0e0d0c0b0a09080706050403020100
6887145 [L1] Cache hit from L2: addr = 30c, data = 0c
6887145 [TEST] CPU read @0x154
6887155 [L1] Cache miss: addr = 154
6887235 [L2] Cache miss: addr = 154
6888125 [MEM] Mem hit: addr = 30c, data = 00
6888135 [L2] Cache Allocate: addr = 154 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6888145 [L1] Cache Allocate: addr = 154 data = 1f1e1d1c1b1a19181716151413121110
6888145 [L1] Cache hit from L2: addr = 154, data = 14
6888145 [TEST] CPU read @0x579
6888155 [L1] Cache miss: addr = 579
6888235 [L2] Cache miss: addr = 579
6889125 [MEM] Mem hit: addr = 154, data = 40
6889135 [L2] Cache Allocate: addr = 579 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6889145 [L1] Cache Allocate: addr = 579 data = 5f5e5d5c5b5a59585756555453525150
6889145 [L1] Cache hit from L2: addr = 579, data = 59
6889145 [TEST] CPU read @0x667
6889155 [L1] Cache miss: addr = 667
6889235 [L2] Cache miss: addr = 667
6890125 [MEM] Mem hit: addr = 579, data = 60
6890135 [L2] Cache Allocate: addr = 667 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6890145 [L1] Cache Allocate: addr = 667 data = 6f6e6d6c6b6a69686766656463626160
6890145 [L1] Cache hit from L2: addr = 667, data = 67
6890145 [TEST] CPU read @0x401
6890155 [L1] Cache miss: addr = 401
6890235 [L2] Cache miss: addr = 401
6891125 [MEM] Mem hit: addr = 667, data = 60
6891135 [L2] Cache Allocate: addr = 401 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6891145 [L1] Cache Allocate: addr = 401 data = 6f6e6d6c6b6a69686766656463626160
6891145 [L1] Cache hit from L2: addr = 401, data = 61
6891145 [TEST] CPU read @0x192
6891155 [L1] Cache miss: addr = 192
6891235 [L2] Cache miss: addr = 192
6892125 [MEM] Mem hit: addr = 401, data = 00
6892135 [L2] Cache Allocate: addr = 192 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6892145 [L1] Cache Allocate: addr = 192 data = 1f1e1d1c1b1a19181716151413121110
6892145 [L1] Cache hit from L2: addr = 192, data = 12
6892145 [TEST] CPU read @0x3ae
6892155 [L1] Cache miss: addr = 3ae
6892235 [L2] Cache miss: addr = 3ae
6893125 [MEM] Mem hit: addr = 192, data = 80
6893135 [L2] Cache Allocate: addr = 3ae data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6893145 [L1] Cache Allocate: addr = 3ae data = 8f8e8d8c8b8a89888786858483828180
6893145 [L1] Cache hit from L2: addr = 3ae, data = 8e
6893145 [TEST] CPU read @0x64f
6893155 [L1] Cache miss: addr = 64f
6893235 [L2] Cache miss: addr = 64f
6894125 [MEM] Mem hit: addr = 3ae, data = a0
6894135 [L2] Cache Allocate: addr = 64f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6894145 [L1] Cache Allocate: addr = 64f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6894145 [L1] Cache hit from L2: addr = 64f, data = af
6894145 [TEST] CPU read @0x415
6894155 [L1] Cache miss: addr = 415
6894235 [L2] Cache miss: addr = 415
6895125 [MEM] Mem hit: addr = 64f, data = 40
6895135 [L2] Cache Allocate: addr = 415 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6895145 [L1] Cache Allocate: addr = 415 data = 5f5e5d5c5b5a59585756555453525150
6895145 [L1] Cache hit from L2: addr = 415, data = 55
6895145 [TEST] CPU read @0x518
6895155 [L1] Cache miss: addr = 518
6895235 [L2] Cache miss: addr = 518
6896125 [MEM] Mem hit: addr = 415, data = 00
6896135 [L2] Cache Allocate: addr = 518 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6896145 [L1] Cache Allocate: addr = 518 data = 1f1e1d1c1b1a19181716151413121110
6896145 [L1] Cache hit from L2: addr = 518, data = 18
6896145 [TEST] CPU read @0x692
6896155 [L1] Cache hit: addr = 692, data = b2
6896165 [TEST] CPU read @0x3a5
6896175 [L1] Cache miss: addr = 3a5
6896235 [L2] Cache hit: addr = 3a5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6896245 [L1] Cache Allocate: addr = 3a5 data = 8f8e8d8c8b8a89888786858483828180
6896245 [L1] Cache hit from L2: addr = 3a5, data = 85
6896245 [TEST] CPU read @0x261
6896255 [L1] Cache miss: addr = 261
6896335 [L2] Cache miss: addr = 261
6897125 [MEM] Mem hit: addr = 518, data = 00
6897135 [L2] Cache Allocate: addr = 261 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6897145 [L1] Cache Allocate: addr = 261 data = 0f0e0d0c0b0a09080706050403020100
6897145 [L1] Cache hit from L2: addr = 261, data = 01
6897145 [TEST] CPU read @0x0fb
6897155 [L1] Cache miss: addr = 0fb
6897235 [L2] Cache miss: addr = 0fb
6898125 [MEM] Mem hit: addr = 261, data = 60
6898135 [L2] Cache Allocate: addr = 0fb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6898145 [L1] Cache Allocate: addr = 0fb data = 7f7e7d7c7b7a79787776757473727170
6898145 [L1] Cache hit from L2: addr = 0fb, data = 7b
6898145 [TEST] CPU read @0x2e4
6898155 [L1] Cache hit: addr = 2e4, data = c4
6898165 [TEST] CPU read @0x57c
6898175 [L1] Cache miss: addr = 57c
6898235 [L2] Cache miss: addr = 57c
6899125 [MEM] Mem hit: addr = 0fb, data = e0
6899135 [L2] Cache Allocate: addr = 57c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6899145 [L1] Cache Allocate: addr = 57c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6899145 [L1] Cache hit from L2: addr = 57c, data = fc
6899145 [TEST] CPU read @0x6a6
6899155 [L1] Cache miss: addr = 6a6
6899235 [L2] Cache miss: addr = 6a6
6900125 [MEM] Mem hit: addr = 57c, data = 60
6900135 [L2] Cache Allocate: addr = 6a6 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6900145 [L1] Cache Allocate: addr = 6a6 data = 6f6e6d6c6b6a69686766656463626160
6900145 [L1] Cache hit from L2: addr = 6a6, data = 66
6900145 [TEST] CPU read @0x36c
6900155 [L1] Cache hit: addr = 36c, data = cc
6900165 [TEST] CPU read @0x4ab
6900175 [L1] Cache miss: addr = 4ab
6900235 [L2] Cache miss: addr = 4ab
6901125 [MEM] Mem hit: addr = 6a6, data = a0
6901135 [L2] Cache Allocate: addr = 4ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6901145 [L1] Cache Allocate: addr = 4ab data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6901145 [L1] Cache hit from L2: addr = 4ab, data = ab
6901145 [TEST] CPU read @0x053
6901155 [L1] Cache miss: addr = 053
6901235 [L2] Cache miss: addr = 053
6902125 [MEM] Mem hit: addr = 4ab, data = a0
6902135 [L2] Cache Allocate: addr = 053 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6902145 [L1] Cache Allocate: addr = 053 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6902145 [L1] Cache hit from L2: addr = 053, data = b3
6902145 [TEST] CPU read @0x603
6902155 [L1] Cache miss: addr = 603
6902235 [L2] Cache miss: addr = 603
6903125 [MEM] Mem hit: addr = 053, data = 40
6903135 [L2] Cache Allocate: addr = 603 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6903145 [L1] Cache Allocate: addr = 603 data = 4f4e4d4c4b4a49484746454443424140
6903145 [L1] Cache hit from L2: addr = 603, data = 43
6903145 [TEST] CPU read @0x5e1
6903155 [L1] Cache miss: addr = 5e1
6903235 [L2] Cache miss: addr = 5e1
6904125 [MEM] Mem hit: addr = 603, data = 00
6904135 [L2] Cache Allocate: addr = 5e1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6904145 [L1] Cache Allocate: addr = 5e1 data = 0f0e0d0c0b0a09080706050403020100
6904145 [L1] Cache hit from L2: addr = 5e1, data = 01
6904145 [TEST] CPU read @0x2ae
6904155 [L1] Cache miss: addr = 2ae
6904235 [L2] Cache miss: addr = 2ae
6905125 [MEM] Mem hit: addr = 5e1, data = e0
6905135 [L2] Cache Allocate: addr = 2ae data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6905145 [L1] Cache Allocate: addr = 2ae data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6905145 [L1] Cache hit from L2: addr = 2ae, data = ee
6905145 [TEST] CPU read @0x450
6905155 [L1] Cache miss: addr = 450
6905235 [L2] Cache miss: addr = 450
6906125 [MEM] Mem hit: addr = 2ae, data = a0
6906135 [L2] Cache Allocate: addr = 450 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6906145 [L1] Cache Allocate: addr = 450 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6906145 [L1] Cache hit from L2: addr = 450, data = b0
6906145 [TEST] CPU read @0x7d0
6906155 [L1] Cache miss: addr = 7d0
6906235 [L2] Cache hit: addr = 7d0, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6906245 [L1] Cache Allocate: addr = 7d0 data = 4f4e4d4c4b4a49484746454443424140
6906245 [L1] Cache hit from L2: addr = 7d0, data = 40
6906245 [TEST] CPU read @0x5fa
6906255 [L1] Cache miss: addr = 5fa
6906335 [L2] Cache miss: addr = 5fa
6907125 [MEM] Mem hit: addr = 450, data = 40
6907135 [L2] Cache Allocate: addr = 5fa data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6907145 [L1] Cache Allocate: addr = 5fa data = 5f5e5d5c5b5a59585756555453525150
6907145 [L1] Cache hit from L2: addr = 5fa, data = 5a
6907145 [TEST] CPU read @0x5fb
6907155 [L1] Cache hit: addr = 5fb, data = 5b
6907165 [TEST] CPU read @0x241
6907175 [L1] Cache hit: addr = 241, data = e1
6907185 [TEST] CPU read @0x34b
6907195 [L1] Cache miss: addr = 34b
6907235 [L2] Cache miss: addr = 34b
6908125 [MEM] Mem hit: addr = 5fa, data = e0
6908135 [L2] Cache Allocate: addr = 34b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6908145 [L1] Cache Allocate: addr = 34b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6908145 [L1] Cache hit from L2: addr = 34b, data = eb
6908145 [TEST] CPU read @0x475
6908155 [L1] Cache miss: addr = 475
6908235 [L2] Cache miss: addr = 475
6909125 [MEM] Mem hit: addr = 34b, data = 40
6909135 [L2] Cache Allocate: addr = 475 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6909145 [L1] Cache Allocate: addr = 475 data = 5f5e5d5c5b5a59585756555453525150
6909145 [L1] Cache hit from L2: addr = 475, data = 55
6909145 [TEST] CPU read @0x0ef
6909155 [L1] Cache miss: addr = 0ef
6909235 [L2] Cache miss: addr = 0ef
6910125 [MEM] Mem hit: addr = 475, data = 60
6910135 [L2] Cache Allocate: addr = 0ef data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6910145 [L1] Cache Allocate: addr = 0ef data = 6f6e6d6c6b6a69686766656463626160
6910145 [L1] Cache hit from L2: addr = 0ef, data = 6f
6910145 [TEST] CPU read @0x65f
6910155 [L1] Cache miss: addr = 65f
6910235 [L2] Cache miss: addr = 65f
6911125 [MEM] Mem hit: addr = 0ef, data = e0
6911135 [L2] Cache Allocate: addr = 65f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6911145 [L1] Cache Allocate: addr = 65f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6911145 [L1] Cache hit from L2: addr = 65f, data = ff
6911145 [TEST] CPU read @0x45c
6911155 [L1] Cache miss: addr = 45c
6911235 [L2] Cache miss: addr = 45c
6912125 [MEM] Mem hit: addr = 65f, data = 40
6912135 [L2] Cache Allocate: addr = 45c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6912145 [L1] Cache Allocate: addr = 45c data = 5f5e5d5c5b5a59585756555453525150
6912145 [L1] Cache hit from L2: addr = 45c, data = 5c
6912145 [TEST] CPU read @0x10b
6912155 [L1] Cache miss: addr = 10b
6912235 [L2] Cache miss: addr = 10b
6913125 [MEM] Mem hit: addr = 45c, data = 40
6913135 [L2] Cache Allocate: addr = 10b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6913145 [L1] Cache Allocate: addr = 10b data = 4f4e4d4c4b4a49484746454443424140
6913145 [L1] Cache hit from L2: addr = 10b, data = 4b
6913145 [TEST] CPU read @0x2bd
6913155 [L1] Cache miss: addr = 2bd
6913235 [L2] Cache miss: addr = 2bd
6914125 [MEM] Mem hit: addr = 10b, data = 00
6914135 [L2] Cache Allocate: addr = 2bd data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6914145 [L1] Cache Allocate: addr = 2bd data = 1f1e1d1c1b1a19181716151413121110
6914145 [L1] Cache hit from L2: addr = 2bd, data = 1d
6914145 [TEST] CPU read @0x778
6914155 [L1] Cache miss: addr = 778
6914235 [L2] Cache miss: addr = 778
6915125 [MEM] Mem hit: addr = 2bd, data = a0
6915135 [L2] Cache Allocate: addr = 778 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6915145 [L1] Cache Allocate: addr = 778 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6915145 [L1] Cache hit from L2: addr = 778, data = b8
6915145 [TEST] CPU read @0x518
6915155 [L1] Cache miss: addr = 518
6915235 [L2] Cache miss: addr = 518
6916125 [MEM] Mem hit: addr = 778, data = 60
6916135 [L2] Cache Allocate: addr = 518 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6916145 [L1] Cache Allocate: addr = 518 data = 7f7e7d7c7b7a79787776757473727170
6916145 [L1] Cache hit from L2: addr = 518, data = 78
6916145 [TEST] CPU read @0x792
6916155 [L1] Cache miss: addr = 792
6916235 [L2] Cache miss: addr = 792
6917125 [MEM] Mem hit: addr = 518, data = 00
6917135 [L2] Cache Allocate: addr = 792 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6917145 [L1] Cache Allocate: addr = 792 data = 1f1e1d1c1b1a19181716151413121110
6917145 [L1] Cache hit from L2: addr = 792, data = 12
6917145 [TEST] CPU read @0x5e0
6917155 [L1] Cache miss: addr = 5e0
6917235 [L2] Cache miss: addr = 5e0
6918125 [MEM] Mem hit: addr = 792, data = 80
6918135 [L2] Cache Allocate: addr = 5e0 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6918145 [L1] Cache Allocate: addr = 5e0 data = 8f8e8d8c8b8a89888786858483828180
6918145 [L1] Cache hit from L2: addr = 5e0, data = 80
6918145 [TEST] CPU read @0x49e
6918155 [L1] Cache miss: addr = 49e
6918235 [L2] Cache hit: addr = 49e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6918245 [L1] Cache Allocate: addr = 49e data = 2f2e2d2c2b2a29282726252423222120
6918245 [L1] Cache hit from L2: addr = 49e, data = 2e
6918245 [TEST] CPU read @0x34c
6918255 [L1] Cache miss: addr = 34c
6918335 [L2] Cache miss: addr = 34c
6919125 [MEM] Mem hit: addr = 5e0, data = e0
6919135 [L2] Cache Allocate: addr = 34c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6919145 [L1] Cache Allocate: addr = 34c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6919145 [L1] Cache hit from L2: addr = 34c, data = ec
6919145 [TEST] CPU read @0x036
6919155 [L1] Cache miss: addr = 036
6919235 [L2] Cache miss: addr = 036
6920125 [MEM] Mem hit: addr = 34c, data = 40
6920135 [L2] Cache Allocate: addr = 036 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6920145 [L1] Cache Allocate: addr = 036 data = 5f5e5d5c5b5a59585756555453525150
6920145 [L1] Cache hit from L2: addr = 036, data = 56
6920145 [TEST] CPU read @0x787
6920155 [L1] Cache miss: addr = 787
6920235 [L2] Cache miss: addr = 787
6921125 [MEM] Mem hit: addr = 036, data = 20
6921135 [L2] Cache Allocate: addr = 787 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6921145 [L1] Cache Allocate: addr = 787 data = 2f2e2d2c2b2a29282726252423222120
6921145 [L1] Cache hit from L2: addr = 787, data = 27
6921145 [TEST] CPU read @0x6e2
6921155 [L1] Cache miss: addr = 6e2
6921235 [L2] Cache miss: addr = 6e2
6922125 [MEM] Mem hit: addr = 787, data = 80
6922135 [L2] Cache Allocate: addr = 6e2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6922145 [L1] Cache Allocate: addr = 6e2 data = 8f8e8d8c8b8a89888786858483828180
6922145 [L1] Cache hit from L2: addr = 6e2, data = 82
6922145 [TEST] CPU read @0x6b6
6922155 [L1] Cache miss: addr = 6b6
6922235 [L2] Cache miss: addr = 6b6
6923125 [MEM] Mem hit: addr = 6e2, data = e0
6923135 [L2] Cache Allocate: addr = 6b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6923145 [L1] Cache Allocate: addr = 6b6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6923145 [L1] Cache hit from L2: addr = 6b6, data = f6
6923145 [TEST] CPU read @0x222
6923155 [L1] Cache hit: addr = 222, data = e2
6923165 [TEST] CPU read @0x154
6923175 [L1] Cache miss: addr = 154
6923235 [L2] Cache miss: addr = 154
6924125 [MEM] Mem hit: addr = 6b6, data = a0
6924135 [L2] Cache Allocate: addr = 154 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6924145 [L1] Cache Allocate: addr = 154 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6924145 [L1] Cache hit from L2: addr = 154, data = b4
6924145 [TEST] CPU read @0x442
6924155 [L1] Cache miss: addr = 442
6924235 [L2] Cache miss: addr = 442
6925125 [MEM] Mem hit: addr = 154, data = 40
6925135 [L2] Cache Allocate: addr = 442 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6925145 [L1] Cache Allocate: addr = 442 data = 4f4e4d4c4b4a49484746454443424140
6925145 [L1] Cache hit from L2: addr = 442, data = 42
6925145 [TEST] CPU read @0x038
6925155 [L1] Cache miss: addr = 038
6925235 [L2] Cache miss: addr = 038
6926125 [MEM] Mem hit: addr = 442, data = 40
6926135 [L2] Cache Allocate: addr = 038 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6926145 [L1] Cache Allocate: addr = 038 data = 5f5e5d5c5b5a59585756555453525150
6926145 [L1] Cache hit from L2: addr = 038, data = 58
6926145 [TEST] CPU read @0x377
6926155 [L1] Cache hit: addr = 377, data = c7
6926165 [TEST] CPU read @0x282
6926175 [L1] Cache miss: addr = 282
6926235 [L2] Cache miss: addr = 282
6927125 [MEM] Mem hit: addr = 038, data = 20
6927135 [L2] Cache Allocate: addr = 282 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6927145 [L1] Cache Allocate: addr = 282 data = 2f2e2d2c2b2a29282726252423222120
6927145 [L1] Cache hit from L2: addr = 282, data = 22
6927145 [TEST] CPU read @0x05b
6927155 [L1] Cache miss: addr = 05b
6927235 [L2] Cache miss: addr = 05b
6928125 [MEM] Mem hit: addr = 282, data = 80
6928135 [L2] Cache Allocate: addr = 05b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6928145 [L1] Cache Allocate: addr = 05b data = 9f9e9d9c9b9a99989796959493929190
6928145 [L1] Cache hit from L2: addr = 05b, data = 9b
6928145 [TEST] CPU read @0x7aa
6928155 [L1] Cache miss: addr = 7aa
6928235 [L2] Cache miss: addr = 7aa
6929125 [MEM] Mem hit: addr = 05b, data = 40
6929135 [L2] Cache Allocate: addr = 7aa data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6929145 [L1] Cache Allocate: addr = 7aa data = 4f4e4d4c4b4a49484746454443424140
6929145 [L1] Cache hit from L2: addr = 7aa, data = 4a
6929145 [TEST] CPU read @0x2df
6929155 [L1] Cache miss: addr = 2df
6929235 [L2] Cache miss: addr = 2df
6930125 [MEM] Mem hit: addr = 7aa, data = a0
6930135 [L2] Cache Allocate: addr = 2df data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6930145 [L1] Cache Allocate: addr = 2df data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6930145 [L1] Cache hit from L2: addr = 2df, data = bf
6930145 [TEST] CPU read @0x4de
6930155 [L1] Cache miss: addr = 4de
6930235 [L2] Cache hit: addr = 4de, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6930245 [L1] Cache Allocate: addr = 4de data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6930245 [L1] Cache hit from L2: addr = 4de, data = ee
6930245 [TEST] CPU read @0x0f7
6930255 [L1] Cache miss: addr = 0f7
6930335 [L2] Cache miss: addr = 0f7
6931125 [MEM] Mem hit: addr = 2df, data = c0
6931135 [L2] Cache Allocate: addr = 0f7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6931145 [L1] Cache Allocate: addr = 0f7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6931145 [L1] Cache hit from L2: addr = 0f7, data = d7
6931145 [TEST] CPU read @0x590
6931155 [L1] Cache miss: addr = 590
6931235 [L2] Cache miss: addr = 590
6932125 [MEM] Mem hit: addr = 0f7, data = e0
6932135 [L2] Cache Allocate: addr = 590 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6932145 [L1] Cache Allocate: addr = 590 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6932145 [L1] Cache hit from L2: addr = 590, data = f0
6932145 [TEST] CPU read @0x09f
6932155 [L1] Cache miss: addr = 09f
6932235 [L2] Cache miss: addr = 09f
6933125 [MEM] Mem hit: addr = 590, data = 80
6933135 [L2] Cache Allocate: addr = 09f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6933145 [L1] Cache Allocate: addr = 09f data = 9f9e9d9c9b9a99989796959493929190
6933145 [L1] Cache hit from L2: addr = 09f, data = 9f
6933145 [TEST] CPU read @0x581
6933155 [L1] Cache miss: addr = 581
6933235 [L2] Cache miss: addr = 581
6934125 [MEM] Mem hit: addr = 09f, data = 80
6934135 [L2] Cache Allocate: addr = 581 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6934145 [L1] Cache Allocate: addr = 581 data = 8f8e8d8c8b8a89888786858483828180
6934145 [L1] Cache hit from L2: addr = 581, data = 81
6934145 [TEST] CPU read @0x417
6934155 [L1] Cache miss: addr = 417
6934235 [L2] Cache miss: addr = 417
6935125 [MEM] Mem hit: addr = 581, data = 80
6935135 [L2] Cache Allocate: addr = 417 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6935145 [L1] Cache Allocate: addr = 417 data = 9f9e9d9c9b9a99989796959493929190
6935145 [L1] Cache hit from L2: addr = 417, data = 97
6935145 [TEST] CPU read @0x566
6935155 [L1] Cache miss: addr = 566
6935235 [L2] Cache miss: addr = 566
6936125 [MEM] Mem hit: addr = 417, data = 00
6936135 [L2] Cache Allocate: addr = 566 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6936145 [L1] Cache Allocate: addr = 566 data = 0f0e0d0c0b0a09080706050403020100
6936145 [L1] Cache hit from L2: addr = 566, data = 06
6936145 [TEST] CPU read @0x676
6936155 [L1] Cache miss: addr = 676
6936235 [L2] Cache miss: addr = 676
6937125 [MEM] Mem hit: addr = 566, data = 60
6937135 [L2] Cache Allocate: addr = 676 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6937145 [L1] Cache Allocate: addr = 676 data = 7f7e7d7c7b7a79787776757473727170
6937145 [L1] Cache hit from L2: addr = 676, data = 76
6937145 [TEST] CPU read @0x6db
6937155 [L1] Cache hit: addr = 6db, data = bb
6937165 [TEST] CPU read @0x07d
6937175 [L1] Cache miss: addr = 07d
6937235 [L2] Cache miss: addr = 07d
6938125 [MEM] Mem hit: addr = 676, data = 60
6938135 [L2] Cache Allocate: addr = 07d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6938145 [L1] Cache Allocate: addr = 07d data = 7f7e7d7c7b7a79787776757473727170
6938145 [L1] Cache hit from L2: addr = 07d, data = 7d
6938145 [TEST] CPU read @0x6ba
6938155 [L1] Cache miss: addr = 6ba
6938235 [L2] Cache miss: addr = 6ba
6939125 [MEM] Mem hit: addr = 07d, data = 60
6939135 [L2] Cache Allocate: addr = 6ba data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6939145 [L1] Cache Allocate: addr = 6ba data = 7f7e7d7c7b7a79787776757473727170
6939145 [L1] Cache hit from L2: addr = 6ba, data = 7a
6939145 [TEST] CPU read @0x128
6939155 [L1] Cache miss: addr = 128
6939235 [L2] Cache miss: addr = 128
6940125 [MEM] Mem hit: addr = 6ba, data = a0
6940135 [L2] Cache Allocate: addr = 128 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6940145 [L1] Cache Allocate: addr = 128 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6940145 [L1] Cache hit from L2: addr = 128, data = a8
6940145 [TEST] CPU read @0x6f4
6940155 [L1] Cache miss: addr = 6f4
6940235 [L2] Cache miss: addr = 6f4
6941125 [MEM] Mem hit: addr = 128, data = 20
6941135 [L2] Cache Allocate: addr = 6f4 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6941145 [L1] Cache Allocate: addr = 6f4 data = 3f3e3d3c3b3a39383736353433323130
6941145 [L1] Cache hit from L2: addr = 6f4, data = 34
6941145 [TEST] CPU read @0x76f
6941155 [L1] Cache miss: addr = 76f
6941235 [L2] Cache miss: addr = 76f
6942125 [MEM] Mem hit: addr = 6f4, data = e0
6942135 [L2] Cache Allocate: addr = 76f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6942145 [L1] Cache Allocate: addr = 76f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6942145 [L1] Cache hit from L2: addr = 76f, data = ef
6942145 [TEST] CPU read @0x4d3
6942155 [L1] Cache miss: addr = 4d3
6942235 [L2] Cache hit: addr = 4d3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6942245 [L1] Cache Allocate: addr = 4d3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6942245 [L1] Cache hit from L2: addr = 4d3, data = e3
6942245 [TEST] CPU read @0x40b
6942255 [L1] Cache miss: addr = 40b
6942335 [L2] Cache hit: addr = 40b, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6942345 [L1] Cache Allocate: addr = 40b data = 8f8e8d8c8b8a89888786858483828180
6942345 [L1] Cache hit from L2: addr = 40b, data = 8b
6942345 [TEST] CPU read @0x05a
6942355 [L1] Cache miss: addr = 05a
6942435 [L2] Cache miss: addr = 05a
6943125 [MEM] Mem hit: addr = 76f, data = 60
6943135 [L2] Cache Allocate: addr = 05a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6943145 [L1] Cache Allocate: addr = 05a data = 7f7e7d7c7b7a79787776757473727170
6943145 [L1] Cache hit from L2: addr = 05a, data = 7a
6943145 [TEST] CPU read @0x3a2
6943155 [L1] Cache miss: addr = 3a2
6943235 [L2] Cache miss: addr = 3a2
6944125 [MEM] Mem hit: addr = 05a, data = 40
6944135 [L2] Cache Allocate: addr = 3a2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6944145 [L1] Cache Allocate: addr = 3a2 data = 4f4e4d4c4b4a49484746454443424140
6944145 [L1] Cache hit from L2: addr = 3a2, data = 42
6944145 [TEST] CPU read @0x00f
6944155 [L1] Cache miss: addr = 00f
6944235 [L2] Cache miss: addr = 00f
6945125 [MEM] Mem hit: addr = 3a2, data = a0
6945135 [L2] Cache Allocate: addr = 00f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6945145 [L1] Cache Allocate: addr = 00f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6945145 [L1] Cache hit from L2: addr = 00f, data = af
6945145 [TEST] CPU read @0x46a
6945155 [L1] Cache miss: addr = 46a
6945235 [L2] Cache miss: addr = 46a
6946125 [MEM] Mem hit: addr = 00f, data = 00
6946135 [L2] Cache Allocate: addr = 46a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6946145 [L1] Cache Allocate: addr = 46a data = 0f0e0d0c0b0a09080706050403020100
6946145 [L1] Cache hit from L2: addr = 46a, data = 0a
6946145 [TEST] CPU read @0x7c5
6946155 [L1] Cache miss: addr = 7c5
6946235 [L2] Cache hit: addr = 7c5, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6946245 [L1] Cache Allocate: addr = 7c5 data = 4f4e4d4c4b4a49484746454443424140
6946245 [L1] Cache hit from L2: addr = 7c5, data = 45
6946245 [TEST] CPU read @0x10c
6946255 [L1] Cache miss: addr = 10c
6946335 [L2] Cache miss: addr = 10c
6947125 [MEM] Mem hit: addr = 46a, data = 60
6947135 [L2] Cache Allocate: addr = 10c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6947145 [L1] Cache Allocate: addr = 10c data = 6f6e6d6c6b6a69686766656463626160
6947145 [L1] Cache hit from L2: addr = 10c, data = 6c
6947145 [TEST] CPU read @0x1c2
6947155 [L1] Cache miss: addr = 1c2
6947235 [L2] Cache miss: addr = 1c2
6948125 [MEM] Mem hit: addr = 10c, data = 00
6948135 [L2] Cache Allocate: addr = 1c2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6948145 [L1] Cache Allocate: addr = 1c2 data = 0f0e0d0c0b0a09080706050403020100
6948145 [L1] Cache hit from L2: addr = 1c2, data = 02
6948145 [TEST] CPU read @0x61c
6948155 [L1] Cache miss: addr = 61c
6948235 [L2] Cache miss: addr = 61c
6949125 [MEM] Mem hit: addr = 1c2, data = c0
6949135 [L2] Cache Allocate: addr = 61c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6949145 [L1] Cache Allocate: addr = 61c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6949145 [L1] Cache hit from L2: addr = 61c, data = dc
6949145 [TEST] CPU read @0x1dc
6949155 [L1] Cache miss: addr = 1dc
6949235 [L2] Cache miss: addr = 1dc
6950125 [MEM] Mem hit: addr = 61c, data = 00
6950135 [L2] Cache Allocate: addr = 1dc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6950145 [L1] Cache Allocate: addr = 1dc data = 1f1e1d1c1b1a19181716151413121110
6950145 [L1] Cache hit from L2: addr = 1dc, data = 1c
6950145 [TEST] CPU read @0x69c
6950155 [L1] Cache hit: addr = 69c, data = bc
6950165 [TEST] CPU read @0x2bb
6950175 [L1] Cache miss: addr = 2bb
6950235 [L2] Cache miss: addr = 2bb
6951125 [MEM] Mem hit: addr = 1dc, data = c0
6951135 [L2] Cache Allocate: addr = 2bb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6951145 [L1] Cache Allocate: addr = 2bb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6951145 [L1] Cache hit from L2: addr = 2bb, data = db
6951145 [TEST] CPU read @0x228
6951155 [L1] Cache hit: addr = 228, data = e8
6951165 [TEST] CPU read @0x60c
6951175 [L1] Cache miss: addr = 60c
6951235 [L2] Cache miss: addr = 60c
6952125 [MEM] Mem hit: addr = 2bb, data = a0
6952135 [L2] Cache Allocate: addr = 60c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6952145 [L1] Cache Allocate: addr = 60c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6952145 [L1] Cache hit from L2: addr = 60c, data = ac
6952145 [TEST] CPU read @0x674
6952155 [L1] Cache miss: addr = 674
6952235 [L2] Cache miss: addr = 674
6953125 [MEM] Mem hit: addr = 60c, data = 00
6953135 [L2] Cache Allocate: addr = 674 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6953145 [L1] Cache Allocate: addr = 674 data = 1f1e1d1c1b1a19181716151413121110
6953145 [L1] Cache hit from L2: addr = 674, data = 14
6953145 [TEST] CPU read @0x63b
6953155 [L1] Cache miss: addr = 63b
6953235 [L2] Cache miss: addr = 63b
6954125 [MEM] Mem hit: addr = 674, data = 60
6954135 [L2] Cache Allocate: addr = 63b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6954145 [L1] Cache Allocate: addr = 63b data = 7f7e7d7c7b7a79787776757473727170
6954145 [L1] Cache hit from L2: addr = 63b, data = 7b
6954145 [TEST] CPU read @0x3c3
6954155 [L1] Cache miss: addr = 3c3
6954235 [L2] Cache miss: addr = 3c3
6955125 [MEM] Mem hit: addr = 63b, data = 20
6955135 [L2] Cache Allocate: addr = 3c3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6955145 [L1] Cache Allocate: addr = 3c3 data = 2f2e2d2c2b2a29282726252423222120
6955145 [L1] Cache hit from L2: addr = 3c3, data = 23
6955145 [TEST] CPU read @0x103
6955155 [L1] Cache miss: addr = 103
6955235 [L2] Cache miss: addr = 103
6956125 [MEM] Mem hit: addr = 3c3, data = c0
6956135 [L2] Cache Allocate: addr = 103 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6956145 [L1] Cache Allocate: addr = 103 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6956145 [L1] Cache hit from L2: addr = 103, data = c3
6956145 [TEST] CPU read @0x6c8
6956155 [L1] Cache miss: addr = 6c8
6956235 [L2] Cache hit: addr = 6c8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6956245 [L1] Cache Allocate: addr = 6c8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6956245 [L1] Cache hit from L2: addr = 6c8, data = a8
6956245 [TEST] CPU read @0x27f
6956255 [L1] Cache miss: addr = 27f
6956335 [L2] Cache miss: addr = 27f
6957125 [MEM] Mem hit: addr = 103, data = 00
6957135 [L2] Cache Allocate: addr = 27f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6957145 [L1] Cache Allocate: addr = 27f data = 1f1e1d1c1b1a19181716151413121110
6957145 [L1] Cache hit from L2: addr = 27f, data = 1f
6957145 [TEST] CPU read @0x58c
6957155 [L1] Cache miss: addr = 58c
6957235 [L2] Cache miss: addr = 58c
6958125 [MEM] Mem hit: addr = 27f, data = 60
6958135 [L2] Cache Allocate: addr = 58c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6958145 [L1] Cache Allocate: addr = 58c data = 6f6e6d6c6b6a69686766656463626160
6958145 [L1] Cache hit from L2: addr = 58c, data = 6c
6958145 [TEST] CPU read @0x6a5
6958155 [L1] Cache miss: addr = 6a5
6958235 [L2] Cache miss: addr = 6a5
6959125 [MEM] Mem hit: addr = 58c, data = 80
6959135 [L2] Cache Allocate: addr = 6a5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6959145 [L1] Cache Allocate: addr = 6a5 data = 8f8e8d8c8b8a89888786858483828180
6959145 [L1] Cache hit from L2: addr = 6a5, data = 85
6959145 [TEST] CPU read @0x0ef
6959155 [L1] Cache miss: addr = 0ef
6959235 [L2] Cache miss: addr = 0ef
6960125 [MEM] Mem hit: addr = 6a5, data = a0
6960135 [L2] Cache Allocate: addr = 0ef data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6960145 [L1] Cache Allocate: addr = 0ef data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6960145 [L1] Cache hit from L2: addr = 0ef, data = af
6960145 [TEST] CPU read @0x1ad
6960155 [L1] Cache miss: addr = 1ad
6960235 [L2] Cache miss: addr = 1ad
6961125 [MEM] Mem hit: addr = 0ef, data = e0
6961135 [L2] Cache Allocate: addr = 1ad data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6961145 [L1] Cache Allocate: addr = 1ad data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6961145 [L1] Cache hit from L2: addr = 1ad, data = ed
6961145 [TEST] CPU read @0x05a
6961155 [L1] Cache miss: addr = 05a
6961235 [L2] Cache miss: addr = 05a
6962125 [MEM] Mem hit: addr = 1ad, data = a0
6962135 [L2] Cache Allocate: addr = 05a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6962145 [L1] Cache Allocate: addr = 05a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6962145 [L1] Cache hit from L2: addr = 05a, data = ba
6962145 [TEST] CPU read @0x715
6962155 [L1] Cache miss: addr = 715
6962235 [L2] Cache miss: addr = 715
6963125 [MEM] Mem hit: addr = 05a, data = 40
6963135 [L2] Cache Allocate: addr = 715 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6963145 [L1] Cache Allocate: addr = 715 data = 5f5e5d5c5b5a59585756555453525150
6963145 [L1] Cache hit from L2: addr = 715, data = 55
6963145 [TEST] CPU read @0x1c0
6963155 [L1] Cache miss: addr = 1c0
6963235 [L2] Cache miss: addr = 1c0
6964125 [MEM] Mem hit: addr = 715, data = 00
6964135 [L2] Cache Allocate: addr = 1c0 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6964145 [L1] Cache Allocate: addr = 1c0 data = 0f0e0d0c0b0a09080706050403020100
6964145 [L1] Cache hit from L2: addr = 1c0, data = 00
6964145 [TEST] CPU read @0x14b
6964155 [L1] Cache miss: addr = 14b
6964235 [L2] Cache miss: addr = 14b
6965125 [MEM] Mem hit: addr = 1c0, data = c0
6965135 [L2] Cache Allocate: addr = 14b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6965145 [L1] Cache Allocate: addr = 14b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6965145 [L1] Cache hit from L2: addr = 14b, data = cb
6965145 [TEST] CPU read @0x271
6965155 [L1] Cache miss: addr = 271
6965235 [L2] Cache miss: addr = 271
6966125 [MEM] Mem hit: addr = 14b, data = 40
6966135 [L2] Cache Allocate: addr = 271 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6966145 [L1] Cache Allocate: addr = 271 data = 5f5e5d5c5b5a59585756555453525150
6966145 [L1] Cache hit from L2: addr = 271, data = 51
6966145 [TEST] CPU read @0x5aa
6966155 [L1] Cache miss: addr = 5aa
6966235 [L2] Cache hit: addr = 5aa, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6966245 [L1] Cache Allocate: addr = 5aa data = 8f8e8d8c8b8a89888786858483828180
6966245 [L1] Cache hit from L2: addr = 5aa, data = 8a
6966245 [TEST] CPU read @0x5d8
6966255 [L1] Cache miss: addr = 5d8
6966335 [L2] Cache hit: addr = 5d8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6966345 [L1] Cache Allocate: addr = 5d8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6966345 [L1] Cache hit from L2: addr = 5d8, data = a8
6966345 [TEST] CPU read @0x5fc
6966355 [L1] Cache miss: addr = 5fc
6966435 [L2] Cache miss: addr = 5fc
6967125 [MEM] Mem hit: addr = 271, data = 60
6967135 [L2] Cache Allocate: addr = 5fc data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6967145 [L1] Cache Allocate: addr = 5fc data = 7f7e7d7c7b7a79787776757473727170
6967145 [L1] Cache hit from L2: addr = 5fc, data = 7c
6967145 [TEST] CPU read @0x37d
6967155 [L1] Cache hit: addr = 37d, data = cd
6967165 [TEST] CPU read @0x264
6967175 [L1] Cache miss: addr = 264
6967235 [L2] Cache miss: addr = 264
6968125 [MEM] Mem hit: addr = 5fc, data = e0
6968135 [L2] Cache Allocate: addr = 264 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6968145 [L1] Cache Allocate: addr = 264 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6968145 [L1] Cache hit from L2: addr = 264, data = e4
6968145 [TEST] CPU read @0x7da
6968155 [L1] Cache miss: addr = 7da
6968235 [L2] Cache hit: addr = 7da, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6968245 [L1] Cache Allocate: addr = 7da data = 4f4e4d4c4b4a49484746454443424140
6968245 [L1] Cache hit from L2: addr = 7da, data = 4a
6968245 [TEST] CPU read @0x6c1
6968255 [L1] Cache miss: addr = 6c1
6968335 [L2] Cache hit: addr = 6c1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6968345 [L1] Cache Allocate: addr = 6c1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6968345 [L1] Cache hit from L2: addr = 6c1, data = a1
6968345 [TEST] CPU read @0x11d
6968355 [L1] Cache miss: addr = 11d
6968435 [L2] Cache miss: addr = 11d
6969125 [MEM] Mem hit: addr = 264, data = 60
6969135 [L2] Cache Allocate: addr = 11d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6969145 [L1] Cache Allocate: addr = 11d data = 7f7e7d7c7b7a79787776757473727170
6969145 [L1] Cache hit from L2: addr = 11d, data = 7d
6969145 [TEST] CPU read @0x1c5
6969155 [L1] Cache miss: addr = 1c5
6969235 [L2] Cache miss: addr = 1c5
6970125 [MEM] Mem hit: addr = 11d, data = 00
6970135 [L2] Cache Allocate: addr = 1c5 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6970145 [L1] Cache Allocate: addr = 1c5 data = 0f0e0d0c0b0a09080706050403020100
6970145 [L1] Cache hit from L2: addr = 1c5, data = 05
6970145 [TEST] CPU read @0x446
6970155 [L1] Cache miss: addr = 446
6970235 [L2] Cache miss: addr = 446
6971125 [MEM] Mem hit: addr = 1c5, data = c0
6971135 [L2] Cache Allocate: addr = 446 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6971145 [L1] Cache Allocate: addr = 446 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6971145 [L1] Cache hit from L2: addr = 446, data = c6
6971145 [TEST] CPU read @0x46e
6971155 [L1] Cache miss: addr = 46e
6971235 [L2] Cache miss: addr = 46e
6972125 [MEM] Mem hit: addr = 446, data = 40
6972135 [L2] Cache Allocate: addr = 46e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6972145 [L1] Cache Allocate: addr = 46e data = 4f4e4d4c4b4a49484746454443424140
6972145 [L1] Cache hit from L2: addr = 46e, data = 4e
6972145 [TEST] CPU read @0x16e
6972155 [L1] Cache miss: addr = 16e
6972235 [L2] Cache hit: addr = 16e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6972245 [L1] Cache Allocate: addr = 16e data = 4f4e4d4c4b4a49484746454443424140
6972245 [L1] Cache hit from L2: addr = 16e, data = 4e
6972245 [TEST] CPU read @0x694
6972255 [L1] Cache hit: addr = 694, data = b4
6972265 [TEST] CPU read @0x000
6972275 [L1] Cache miss: addr = 000
6972335 [L2] Cache miss: addr = 000
6973125 [MEM] Mem hit: addr = 46e, data = 60
6973135 [L2] Cache Allocate: addr = 000 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6973145 [L1] Cache Allocate: addr = 000 data = 6f6e6d6c6b6a69686766656463626160
6973145 [L1] Cache hit from L2: addr = 000, data = 60
6973145 [TEST] CPU read @0x591
6973155 [L1] Cache miss: addr = 591
6973235 [L2] Cache miss: addr = 591
6974125 [MEM] Mem hit: addr = 000, data = 00
6974135 [L2] Cache Allocate: addr = 591 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6974145 [L1] Cache Allocate: addr = 591 data = 1f1e1d1c1b1a19181716151413121110
6974145 [L1] Cache hit from L2: addr = 591, data = 11
6974145 [TEST] CPU read @0x450
6974155 [L1] Cache miss: addr = 450
6974235 [L2] Cache miss: addr = 450
6975125 [MEM] Mem hit: addr = 591, data = 80
6975135 [L2] Cache Allocate: addr = 450 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6975145 [L1] Cache Allocate: addr = 450 data = 9f9e9d9c9b9a99989796959493929190
6975145 [L1] Cache hit from L2: addr = 450, data = 90
6975145 [TEST] CPU read @0x46f
6975155 [L1] Cache miss: addr = 46f
6975235 [L2] Cache hit: addr = 46f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6975245 [L1] Cache Allocate: addr = 46f data = 4f4e4d4c4b4a49484746454443424140
6975245 [L1] Cache hit from L2: addr = 46f, data = 4f
6975245 [TEST] CPU read @0x616
6975255 [L1] Cache miss: addr = 616
6975335 [L2] Cache miss: addr = 616
6976125 [MEM] Mem hit: addr = 450, data = 40
6976135 [L2] Cache Allocate: addr = 616 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6976145 [L1] Cache Allocate: addr = 616 data = 5f5e5d5c5b5a59585756555453525150
6976145 [L1] Cache hit from L2: addr = 616, data = 56
6976145 [TEST] CPU read @0x67e
6976155 [L1] Cache miss: addr = 67e
6976235 [L2] Cache miss: addr = 67e
6977125 [MEM] Mem hit: addr = 616, data = 00
6977135 [L2] Cache Allocate: addr = 67e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6977145 [L1] Cache Allocate: addr = 67e data = 1f1e1d1c1b1a19181716151413121110
6977145 [L1] Cache hit from L2: addr = 67e, data = 1e
6977145 [TEST] CPU read @0x1d8
6977155 [L1] Cache miss: addr = 1d8
6977235 [L2] Cache miss: addr = 1d8
6978125 [MEM] Mem hit: addr = 67e, data = 60
6978135 [L2] Cache Allocate: addr = 1d8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6978145 [L1] Cache Allocate: addr = 1d8 data = 7f7e7d7c7b7a79787776757473727170
6978145 [L1] Cache hit from L2: addr = 1d8, data = 78
6978145 [TEST] CPU read @0x3c2
6978155 [L1] Cache miss: addr = 3c2
6978235 [L2] Cache miss: addr = 3c2
6979125 [MEM] Mem hit: addr = 1d8, data = c0
6979135 [L2] Cache Allocate: addr = 3c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6979145 [L1] Cache Allocate: addr = 3c2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6979145 [L1] Cache hit from L2: addr = 3c2, data = c2
6979145 [TEST] CPU read @0x4ed
6979155 [L1] Cache miss: addr = 4ed
6979235 [L2] Cache hit: addr = 4ed, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6979245 [L1] Cache Allocate: addr = 4ed data = 8f8e8d8c8b8a89888786858483828180
6979245 [L1] Cache hit from L2: addr = 4ed, data = 8d
6979245 [TEST] CPU read @0x0bb
6979255 [L1] Cache miss: addr = 0bb
6979335 [L2] Cache miss: addr = 0bb
6980125 [MEM] Mem hit: addr = 3c2, data = c0
6980135 [L2] Cache Allocate: addr = 0bb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6980145 [L1] Cache Allocate: addr = 0bb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6980145 [L1] Cache hit from L2: addr = 0bb, data = db
6980145 [TEST] CPU read @0x1b7
6980155 [L1] Cache miss: addr = 1b7
6980235 [L2] Cache miss: addr = 1b7
6981125 [MEM] Mem hit: addr = 0bb, data = a0
6981135 [L2] Cache Allocate: addr = 1b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6981145 [L1] Cache Allocate: addr = 1b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6981145 [L1] Cache hit from L2: addr = 1b7, data = b7
6981145 [TEST] CPU read @0x6fd
6981155 [L1] Cache miss: addr = 6fd
6981235 [L2] Cache miss: addr = 6fd
6982125 [MEM] Mem hit: addr = 1b7, data = a0
6982135 [L2] Cache Allocate: addr = 6fd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6982145 [L1] Cache Allocate: addr = 6fd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6982145 [L1] Cache hit from L2: addr = 6fd, data = bd
6982145 [TEST] CPU read @0x458
6982155 [L1] Cache miss: addr = 458
6982235 [L2] Cache miss: addr = 458
6983125 [MEM] Mem hit: addr = 6fd, data = e0
6983135 [L2] Cache Allocate: addr = 458 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6983145 [L1] Cache Allocate: addr = 458 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6983145 [L1] Cache hit from L2: addr = 458, data = f8
6983145 [TEST] CPU read @0x488
6983155 [L1] Cache hit: addr = 488, data = 28
6983165 [TEST] CPU read @0x2f1
6983175 [L1] Cache miss: addr = 2f1
6983235 [L2] Cache hit: addr = 2f1, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6983245 [L1] Cache Allocate: addr = 2f1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6983245 [L1] Cache hit from L2: addr = 2f1, data = c1
6983245 [TEST] CPU read @0x48f
6983255 [L1] Cache hit: addr = 48f, data = 2f
6983265 [TEST] CPU read @0x3c7
6983275 [L1] Cache miss: addr = 3c7
6983335 [L2] Cache miss: addr = 3c7
6984125 [MEM] Mem hit: addr = 458, data = 40
6984135 [L2] Cache Allocate: addr = 3c7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6984145 [L1] Cache Allocate: addr = 3c7 data = 4f4e4d4c4b4a49484746454443424140
6984145 [L1] Cache hit from L2: addr = 3c7, data = 47
6984145 [TEST] CPU read @0x2ac
6984155 [L1] Cache miss: addr = 2ac
6984235 [L2] Cache miss: addr = 2ac
6985125 [MEM] Mem hit: addr = 3c7, data = c0
6985135 [L2] Cache Allocate: addr = 2ac data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6985145 [L1] Cache Allocate: addr = 2ac data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6985145 [L1] Cache hit from L2: addr = 2ac, data = cc
6985145 [TEST] CPU read @0x2c1
6985155 [L1] Cache miss: addr = 2c1
6985235 [L2] Cache miss: addr = 2c1
6986125 [MEM] Mem hit: addr = 2ac, data = a0
6986135 [L2] Cache Allocate: addr = 2c1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6986145 [L1] Cache Allocate: addr = 2c1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6986145 [L1] Cache hit from L2: addr = 2c1, data = a1
6986145 [TEST] CPU read @0x0a1
6986155 [L1] Cache miss: addr = 0a1
6986235 [L2] Cache miss: addr = 0a1
6987125 [MEM] Mem hit: addr = 2c1, data = c0
6987135 [L2] Cache Allocate: addr = 0a1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6987145 [L1] Cache Allocate: addr = 0a1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6987145 [L1] Cache hit from L2: addr = 0a1, data = c1
6987145 [TEST] CPU read @0x517
6987155 [L1] Cache miss: addr = 517
6987235 [L2] Cache miss: addr = 517
6988125 [MEM] Mem hit: addr = 0a1, data = a0
6988135 [L2] Cache Allocate: addr = 517 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6988145 [L1] Cache Allocate: addr = 517 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6988145 [L1] Cache hit from L2: addr = 517, data = b7
6988145 [TEST] CPU read @0x458
6988155 [L1] Cache miss: addr = 458
6988235 [L2] Cache miss: addr = 458
6989125 [MEM] Mem hit: addr = 517, data = 00
6989135 [L2] Cache Allocate: addr = 458 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6989145 [L1] Cache Allocate: addr = 458 data = 1f1e1d1c1b1a19181716151413121110
6989145 [L1] Cache hit from L2: addr = 458, data = 18
6989145 [TEST] CPU read @0x0fe
6989155 [L1] Cache miss: addr = 0fe
6989235 [L2] Cache miss: addr = 0fe
6990125 [MEM] Mem hit: addr = 458, data = 40
6990135 [L2] Cache Allocate: addr = 0fe data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6990145 [L1] Cache Allocate: addr = 0fe data = 5f5e5d5c5b5a59585756555453525150
6990145 [L1] Cache hit from L2: addr = 0fe, data = 5e
6990145 [TEST] CPU read @0x700
6990155 [L1] Cache miss: addr = 700
6990235 [L2] Cache miss: addr = 700
6991125 [MEM] Mem hit: addr = 0fe, data = e0
6991135 [L2] Cache Allocate: addr = 700 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6991145 [L1] Cache Allocate: addr = 700 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6991145 [L1] Cache hit from L2: addr = 700, data = e0
6991145 [TEST] CPU read @0x41c
6991155 [L1] Cache miss: addr = 41c
6991235 [L2] Cache miss: addr = 41c
6992125 [MEM] Mem hit: addr = 700, data = 00
6992135 [L2] Cache Allocate: addr = 41c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6992145 [L1] Cache Allocate: addr = 41c data = 1f1e1d1c1b1a19181716151413121110
6992145 [L1] Cache hit from L2: addr = 41c, data = 1c
6992145 [TEST] CPU read @0x43d
6992155 [L1] Cache miss: addr = 43d
6992235 [L2] Cache miss: addr = 43d
6993125 [MEM] Mem hit: addr = 41c, data = 00
6993135 [L2] Cache Allocate: addr = 43d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6993145 [L1] Cache Allocate: addr = 43d data = 1f1e1d1c1b1a19181716151413121110
6993145 [L1] Cache hit from L2: addr = 43d, data = 1d
6993145 [TEST] CPU read @0x7d3
6993155 [L1] Cache miss: addr = 7d3
6993235 [L2] Cache hit: addr = 7d3, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6993245 [L1] Cache Allocate: addr = 7d3 data = 4f4e4d4c4b4a49484746454443424140
6993245 [L1] Cache hit from L2: addr = 7d3, data = 43
6993245 [TEST] CPU read @0x138
6993255 [L1] Cache miss: addr = 138
6993335 [L2] Cache miss: addr = 138
6994125 [MEM] Mem hit: addr = 43d, data = 20
6994135 [L2] Cache Allocate: addr = 138 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6994145 [L1] Cache Allocate: addr = 138 data = 3f3e3d3c3b3a39383736353433323130
6994145 [L1] Cache hit from L2: addr = 138, data = 38
6994145 [TEST] CPU read @0x088
6994155 [L1] Cache miss: addr = 088
6994235 [L2] Cache miss: addr = 088
6995125 [MEM] Mem hit: addr = 138, data = 20
6995135 [L2] Cache Allocate: addr = 088 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6995145 [L1] Cache Allocate: addr = 088 data = 2f2e2d2c2b2a29282726252423222120
6995145 [L1] Cache hit from L2: addr = 088, data = 28
6995145 [TEST] CPU read @0x19d
6995155 [L1] Cache miss: addr = 19d
6995235 [L2] Cache miss: addr = 19d
6996125 [MEM] Mem hit: addr = 088, data = 80
6996135 [L2] Cache Allocate: addr = 19d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6996145 [L1] Cache Allocate: addr = 19d data = 9f9e9d9c9b9a99989796959493929190
6996145 [L1] Cache hit from L2: addr = 19d, data = 9d
6996145 [TEST] CPU read @0x235
6996155 [L1] Cache miss: addr = 235
6996235 [L2] Cache hit: addr = 235, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6996245 [L1] Cache Allocate: addr = 235 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6996245 [L1] Cache hit from L2: addr = 235, data = e5
6996245 [TEST] CPU read @0x64b
6996255 [L1] Cache miss: addr = 64b
6996335 [L2] Cache miss: addr = 64b
6997125 [MEM] Mem hit: addr = 19d, data = 80
6997135 [L2] Cache Allocate: addr = 64b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6997145 [L1] Cache Allocate: addr = 64b data = 8f8e8d8c8b8a89888786858483828180
6997145 [L1] Cache hit from L2: addr = 64b, data = 8b
6997145 [TEST] CPU read @0x139
6997155 [L1] Cache miss: addr = 139
6997235 [L2] Cache hit: addr = 139, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6997245 [L1] Cache Allocate: addr = 139 data = 2f2e2d2c2b2a29282726252423222120
6997245 [L1] Cache hit from L2: addr = 139, data = 29
6997245 [TEST] CPU read @0x592
6997255 [L1] Cache miss: addr = 592
6997335 [L2] Cache miss: addr = 592
6998125 [MEM] Mem hit: addr = 64b, data = 40
6998135 [L2] Cache Allocate: addr = 592 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6998145 [L1] Cache Allocate: addr = 592 data = 5f5e5d5c5b5a59585756555453525150
6998145 [L1] Cache hit from L2: addr = 592, data = 52
6998145 [TEST] CPU read @0x5d6
6998155 [L1] Cache miss: addr = 5d6
6998235 [L2] Cache hit: addr = 5d6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6998245 [L1] Cache Allocate: addr = 5d6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6998245 [L1] Cache hit from L2: addr = 5d6, data = a6
6998245 [TEST] CPU read @0x109
6998255 [L1] Cache miss: addr = 109
6998335 [L2] Cache miss: addr = 109
6999125 [MEM] Mem hit: addr = 592, data = 80
6999135 [L2] Cache Allocate: addr = 109 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6999145 [L1] Cache Allocate: addr = 109 data = 8f8e8d8c8b8a89888786858483828180
6999145 [L1] Cache hit from L2: addr = 109, data = 89
6999145 [TEST] CPU read @0x791
6999155 [L1] Cache miss: addr = 791
6999235 [L2] Cache miss: addr = 791
7000125 [MEM] Mem hit: addr = 109, data = 00
7000135 [L2] Cache Allocate: addr = 791 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7000145 [L1] Cache Allocate: addr = 791 data = 1f1e1d1c1b1a19181716151413121110
7000145 [L1] Cache hit from L2: addr = 791, data = 11
7000145 [TEST] CPU read @0x633
7000155 [L1] Cache miss: addr = 633
7000235 [L2] Cache miss: addr = 633
7001125 [MEM] Mem hit: addr = 791, data = 80
7001135 [L2] Cache Allocate: addr = 633 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7001145 [L1] Cache Allocate: addr = 633 data = 9f9e9d9c9b9a99989796959493929190
7001145 [L1] Cache hit from L2: addr = 633, data = 93
7001145 [TEST] CPU read @0x701
7001155 [L1] Cache miss: addr = 701
7001235 [L2] Cache miss: addr = 701
7002125 [MEM] Mem hit: addr = 633, data = 20
7002135 [L2] Cache Allocate: addr = 701 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7002145 [L1] Cache Allocate: addr = 701 data = 2f2e2d2c2b2a29282726252423222120
7002145 [L1] Cache hit from L2: addr = 701, data = 21
7002145 [TEST] CPU read @0x57a
7002155 [L1] Cache miss: addr = 57a
7002235 [L2] Cache miss: addr = 57a
7003125 [MEM] Mem hit: addr = 701, data = 00
7003135 [L2] Cache Allocate: addr = 57a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7003145 [L1] Cache Allocate: addr = 57a data = 1f1e1d1c1b1a19181716151413121110
7003145 [L1] Cache hit from L2: addr = 57a, data = 1a
7003145 [TEST] CPU read @0x0e8
7003155 [L1] Cache miss: addr = 0e8
7003235 [L2] Cache miss: addr = 0e8
7004125 [MEM] Mem hit: addr = 57a, data = 60
7004135 [L2] Cache Allocate: addr = 0e8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7004145 [L1] Cache Allocate: addr = 0e8 data = 6f6e6d6c6b6a69686766656463626160
7004145 [L1] Cache hit from L2: addr = 0e8, data = 68
7004145 [TEST] CPU read @0x4dc
7004155 [L1] Cache miss: addr = 4dc
7004235 [L2] Cache hit: addr = 4dc, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7004245 [L1] Cache Allocate: addr = 4dc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7004245 [L1] Cache hit from L2: addr = 4dc, data = ec
7004245 [TEST] CPU read @0x62e
7004255 [L1] Cache miss: addr = 62e
7004335 [L2] Cache miss: addr = 62e
7005125 [MEM] Mem hit: addr = 0e8, data = e0
7005135 [L2] Cache Allocate: addr = 62e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7005145 [L1] Cache Allocate: addr = 62e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7005145 [L1] Cache hit from L2: addr = 62e, data = ee
7005145 [TEST] CPU read @0x155
7005155 [L1] Cache miss: addr = 155
7005235 [L2] Cache miss: addr = 155
7006125 [MEM] Mem hit: addr = 62e, data = 20
7006135 [L2] Cache Allocate: addr = 155 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7006145 [L1] Cache Allocate: addr = 155 data = 3f3e3d3c3b3a39383736353433323130
7006145 [L1] Cache hit from L2: addr = 155, data = 35
7006145 [TEST] CPU read @0x7b7
7006155 [L1] Cache miss: addr = 7b7
7006235 [L2] Cache miss: addr = 7b7
7007125 [MEM] Mem hit: addr = 155, data = 40
7007135 [L2] Cache Allocate: addr = 7b7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7007145 [L1] Cache Allocate: addr = 7b7 data = 5f5e5d5c5b5a59585756555453525150
7007145 [L1] Cache hit from L2: addr = 7b7, data = 57
7007145 [TEST] CPU read @0x052
7007155 [L1] Cache miss: addr = 052
7007235 [L2] Cache miss: addr = 052
7008125 [MEM] Mem hit: addr = 7b7, data = a0
7008135 [L2] Cache Allocate: addr = 052 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7008145 [L1] Cache Allocate: addr = 052 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7008145 [L1] Cache hit from L2: addr = 052, data = b2
7008145 [TEST] CPU read @0x6a5
7008155 [L1] Cache miss: addr = 6a5
7008235 [L2] Cache miss: addr = 6a5
7009125 [MEM] Mem hit: addr = 052, data = 40
7009135 [L2] Cache Allocate: addr = 6a5 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7009145 [L1] Cache Allocate: addr = 6a5 data = 4f4e4d4c4b4a49484746454443424140
7009145 [L1] Cache hit from L2: addr = 6a5, data = 45
7009145 [TEST] CPU read @0x4f6
7009155 [L1] Cache miss: addr = 4f6
7009235 [L2] Cache hit: addr = 4f6, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7009245 [L1] Cache Allocate: addr = 4f6 data = 8f8e8d8c8b8a89888786858483828180
7009245 [L1] Cache hit from L2: addr = 4f6, data = 86
7009245 [TEST] CPU read @0x58c
7009255 [L1] Cache miss: addr = 58c
7009335 [L2] Cache miss: addr = 58c
7010125 [MEM] Mem hit: addr = 6a5, data = a0
7010135 [L2] Cache Allocate: addr = 58c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7010145 [L1] Cache Allocate: addr = 58c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7010145 [L1] Cache hit from L2: addr = 58c, data = ac
7010145 [TEST] CPU read @0x4f2
7010155 [L1] Cache hit: addr = 4f2, data = 82
7010165 [TEST] CPU read @0x30d
7010175 [L1] Cache miss: addr = 30d
7010235 [L2] Cache miss: addr = 30d
7011125 [MEM] Mem hit: addr = 58c, data = 80
7011135 [L2] Cache Allocate: addr = 30d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7011145 [L1] Cache Allocate: addr = 30d data = 8f8e8d8c8b8a89888786858483828180
7011145 [L1] Cache hit from L2: addr = 30d, data = 8d
7011145 [TEST] CPU read @0x5d3
7011155 [L1] Cache miss: addr = 5d3
7011235 [L2] Cache hit: addr = 5d3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7011245 [L1] Cache Allocate: addr = 5d3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7011245 [L1] Cache hit from L2: addr = 5d3, data = a3
7011245 [TEST] CPU read @0x468
7011255 [L1] Cache miss: addr = 468
7011335 [L2] Cache miss: addr = 468
7012125 [MEM] Mem hit: addr = 30d, data = 00
7012135 [L2] Cache Allocate: addr = 468 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7012145 [L1] Cache Allocate: addr = 468 data = 0f0e0d0c0b0a09080706050403020100
7012145 [L1] Cache hit from L2: addr = 468, data = 08
7012145 [TEST] CPU read @0x4a4
7012155 [L1] Cache miss: addr = 4a4
7012235 [L2] Cache miss: addr = 4a4
7013125 [MEM] Mem hit: addr = 468, data = 60
7013135 [L2] Cache Allocate: addr = 4a4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7013145 [L1] Cache Allocate: addr = 4a4 data = 6f6e6d6c6b6a69686766656463626160
7013145 [L1] Cache hit from L2: addr = 4a4, data = 64
7013145 [TEST] CPU read @0x03e
7013155 [L1] Cache miss: addr = 03e
7013235 [L2] Cache miss: addr = 03e
7014125 [MEM] Mem hit: addr = 4a4, data = a0
7014135 [L2] Cache Allocate: addr = 03e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7014145 [L1] Cache Allocate: addr = 03e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7014145 [L1] Cache hit from L2: addr = 03e, data = be
7014145 [TEST] CPU read @0x0e9
7014155 [L1] Cache miss: addr = 0e9
7014235 [L2] Cache miss: addr = 0e9
7015125 [MEM] Mem hit: addr = 03e, data = 20
7015135 [L2] Cache Allocate: addr = 0e9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7015145 [L1] Cache Allocate: addr = 0e9 data = 2f2e2d2c2b2a29282726252423222120
7015145 [L1] Cache hit from L2: addr = 0e9, data = 29
7015145 [TEST] CPU read @0x398
7015155 [L1] Cache miss: addr = 398
7015235 [L2] Cache miss: addr = 398
7016125 [MEM] Mem hit: addr = 0e9, data = e0
7016135 [L2] Cache Allocate: addr = 398 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7016145 [L1] Cache Allocate: addr = 398 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7016145 [L1] Cache hit from L2: addr = 398, data = f8
7016145 [TEST] CPU read @0x3d6
7016155 [L1] Cache miss: addr = 3d6
7016235 [L2] Cache miss: addr = 3d6
7017125 [MEM] Mem hit: addr = 398, data = 80
7017135 [L2] Cache Allocate: addr = 3d6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7017145 [L1] Cache Allocate: addr = 3d6 data = 9f9e9d9c9b9a99989796959493929190
7017145 [L1] Cache hit from L2: addr = 3d6, data = 96
7017145 [TEST] CPU read @0x225
7017155 [L1] Cache hit: addr = 225, data = e5
7017165 [TEST] CPU read @0x306
7017175 [L1] Cache miss: addr = 306
7017235 [L2] Cache miss: addr = 306
7018125 [MEM] Mem hit: addr = 3d6, data = c0
7018135 [L2] Cache Allocate: addr = 306 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7018145 [L1] Cache Allocate: addr = 306 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7018145 [L1] Cache hit from L2: addr = 306, data = c6
7018145 [TEST] CPU read @0x3a4
7018155 [L1] Cache miss: addr = 3a4
7018235 [L2] Cache miss: addr = 3a4
7019125 [MEM] Mem hit: addr = 306, data = 00
7019135 [L2] Cache Allocate: addr = 3a4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7019145 [L1] Cache Allocate: addr = 3a4 data = 0f0e0d0c0b0a09080706050403020100
7019145 [L1] Cache hit from L2: addr = 3a4, data = 04
7019145 [TEST] CPU read @0x429
7019155 [L1] Cache miss: addr = 429
7019235 [L2] Cache miss: addr = 429
7020125 [MEM] Mem hit: addr = 3a4, data = a0
7020135 [L2] Cache Allocate: addr = 429 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7020145 [L1] Cache Allocate: addr = 429 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7020145 [L1] Cache hit from L2: addr = 429, data = a9
7020145 [TEST] CPU read @0x426
7020155 [L1] Cache hit: addr = 426, data = a6
7020165 [TEST] CPU read @0x489
7020175 [L1] Cache hit: addr = 489, data = 29
7020185 [TEST] CPU read @0x26d
7020195 [L1] Cache miss: addr = 26d
7020235 [L2] Cache miss: addr = 26d
7021125 [MEM] Mem hit: addr = 429, data = 20
7021135 [L2] Cache Allocate: addr = 26d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7021145 [L1] Cache Allocate: addr = 26d data = 2f2e2d2c2b2a29282726252423222120
7021145 [L1] Cache hit from L2: addr = 26d, data = 2d
7021145 [TEST] CPU read @0x710
7021155 [L1] Cache miss: addr = 710
7021235 [L2] Cache miss: addr = 710
7022125 [MEM] Mem hit: addr = 26d, data = 60
7022135 [L2] Cache Allocate: addr = 710 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7022145 [L1] Cache Allocate: addr = 710 data = 7f7e7d7c7b7a79787776757473727170
7022145 [L1] Cache hit from L2: addr = 710, data = 70
7022145 [TEST] CPU read @0x5ba
7022155 [L1] Cache hit: addr = 5ba, data = 9a
7022165 [TEST] CPU read @0x770
7022175 [L1] Cache miss: addr = 770
7022235 [L2] Cache miss: addr = 770
7023125 [MEM] Mem hit: addr = 710, data = 00
7023135 [L2] Cache Allocate: addr = 770 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7023145 [L1] Cache Allocate: addr = 770 data = 1f1e1d1c1b1a19181716151413121110
7023145 [L1] Cache hit from L2: addr = 770, data = 10
7023145 [TEST] CPU read @0x40c
7023155 [L1] Cache miss: addr = 40c
7023235 [L2] Cache miss: addr = 40c
7024125 [MEM] Mem hit: addr = 770, data = 60
7024135 [L2] Cache Allocate: addr = 40c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7024145 [L1] Cache Allocate: addr = 40c data = 6f6e6d6c6b6a69686766656463626160
7024145 [L1] Cache hit from L2: addr = 40c, data = 6c
7024145 [TEST] CPU read @0x411
7024155 [L1] Cache miss: addr = 411
7024235 [L2] Cache hit: addr = 411, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7024245 [L1] Cache Allocate: addr = 411 data = 6f6e6d6c6b6a69686766656463626160
7024245 [L1] Cache hit from L2: addr = 411, data = 61
7024245 [TEST] CPU read @0x5ba
7024255 [L1] Cache hit: addr = 5ba, data = 9a
7024265 [TEST] CPU read @0x03f
7024275 [L1] Cache miss: addr = 03f
7024335 [L2] Cache miss: addr = 03f
7025125 [MEM] Mem hit: addr = 40c, data = 00
7025135 [L2] Cache Allocate: addr = 03f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7025145 [L1] Cache Allocate: addr = 03f data = 1f1e1d1c1b1a19181716151413121110
7025145 [L1] Cache hit from L2: addr = 03f, data = 1f
7025145 [TEST] CPU read @0x695
7025155 [L1] Cache hit: addr = 695, data = b5
7025165 [TEST] CPU read @0x3f0
7025175 [L1] Cache hit: addr = 3f0, data = 70
7025185 [TEST] CPU read @0x218
7025195 [L1] Cache miss: addr = 218
7025235 [L2] Cache miss: addr = 218
7026125 [MEM] Mem hit: addr = 03f, data = 20
7026135 [L2] Cache Allocate: addr = 218 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7026145 [L1] Cache Allocate: addr = 218 data = 3f3e3d3c3b3a39383736353433323130
7026145 [L1] Cache hit from L2: addr = 218, data = 38
7026145 [TEST] CPU read @0x1b1
7026155 [L1] Cache miss: addr = 1b1
7026235 [L2] Cache miss: addr = 1b1
7027125 [MEM] Mem hit: addr = 218, data = 00
7027135 [L2] Cache Allocate: addr = 1b1 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7027145 [L1] Cache Allocate: addr = 1b1 data = 1f1e1d1c1b1a19181716151413121110
7027145 [L1] Cache hit from L2: addr = 1b1, data = 11
7027145 [TEST] CPU read @0x24a
7027155 [L1] Cache hit: addr = 24a, data = ea
7027165 [TEST] CPU read @0x564
7027175 [L1] Cache miss: addr = 564
7027235 [L2] Cache miss: addr = 564
7028125 [MEM] Mem hit: addr = 1b1, data = a0
7028135 [L2] Cache Allocate: addr = 564 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7028145 [L1] Cache Allocate: addr = 564 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7028145 [L1] Cache hit from L2: addr = 564, data = a4
7028145 [TEST] CPU read @0x177
7028155 [L1] Cache miss: addr = 177
7028235 [L2] Cache hit: addr = 177, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7028245 [L1] Cache Allocate: addr = 177 data = 4f4e4d4c4b4a49484746454443424140
7028245 [L1] Cache hit from L2: addr = 177, data = 47
7028245 [TEST] CPU read @0x2ab
7028255 [L1] Cache miss: addr = 2ab
7028335 [L2] Cache miss: addr = 2ab
7029125 [MEM] Mem hit: addr = 564, data = 60
7029135 [L2] Cache Allocate: addr = 2ab data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7029145 [L1] Cache Allocate: addr = 2ab data = 6f6e6d6c6b6a69686766656463626160
7029145 [L1] Cache hit from L2: addr = 2ab, data = 6b
7029145 [TEST] CPU read @0x55e
7029155 [L1] Cache hit: addr = 55e, data = de
7029165 [TEST] CPU read @0x7a9
7029175 [L1] Cache miss: addr = 7a9
7029235 [L2] Cache miss: addr = 7a9
7030125 [MEM] Mem hit: addr = 2ab, data = a0
7030135 [L2] Cache Allocate: addr = 7a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7030145 [L1] Cache Allocate: addr = 7a9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7030145 [L1] Cache hit from L2: addr = 7a9, data = a9
7030145 [TEST] CPU read @0x361
7030155 [L1] Cache hit: addr = 361, data = c1
7030165 [TEST] CPU read @0x374
7030175 [L1] Cache hit: addr = 374, data = c4
7030185 [TEST] CPU read @0x3dd
7030195 [L1] Cache miss: addr = 3dd
7030235 [L2] Cache miss: addr = 3dd
7031125 [MEM] Mem hit: addr = 7a9, data = a0
7031135 [L2] Cache Allocate: addr = 3dd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7031145 [L1] Cache Allocate: addr = 3dd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7031145 [L1] Cache hit from L2: addr = 3dd, data = bd
7031145 [TEST] CPU read @0x292
7031155 [L1] Cache miss: addr = 292
7031235 [L2] Cache miss: addr = 292
7032125 [MEM] Mem hit: addr = 3dd, data = c0
7032135 [L2] Cache Allocate: addr = 292 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7032145 [L1] Cache Allocate: addr = 292 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7032145 [L1] Cache hit from L2: addr = 292, data = d2
7032145 [TEST] CPU read @0x784
7032155 [L1] Cache miss: addr = 784
7032235 [L2] Cache miss: addr = 784
7033125 [MEM] Mem hit: addr = 292, data = 80
7033135 [L2] Cache Allocate: addr = 784 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7033145 [L1] Cache Allocate: addr = 784 data = 8f8e8d8c8b8a89888786858483828180
7033145 [L1] Cache hit from L2: addr = 784, data = 84
7033145 [TEST] CPU read @0x48e
7033155 [L1] Cache hit: addr = 48e, data = 2e
7033165 [TEST] CPU read @0x7d3
7033175 [L1] Cache miss: addr = 7d3
7033235 [L2] Cache hit: addr = 7d3, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7033245 [L1] Cache Allocate: addr = 7d3 data = 4f4e4d4c4b4a49484746454443424140
7033245 [L1] Cache hit from L2: addr = 7d3, data = 43
7033245 [TEST] CPU read @0x156
7033255 [L1] Cache miss: addr = 156
7033335 [L2] Cache miss: addr = 156
7034125 [MEM] Mem hit: addr = 784, data = 80
7034135 [L2] Cache Allocate: addr = 156 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7034145 [L1] Cache Allocate: addr = 156 data = 9f9e9d9c9b9a99989796959493929190
7034145 [L1] Cache hit from L2: addr = 156, data = 96
7034145 [TEST] CPU read @0x7c6
7034155 [L1] Cache miss: addr = 7c6
7034235 [L2] Cache hit: addr = 7c6, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7034245 [L1] Cache Allocate: addr = 7c6 data = 4f4e4d4c4b4a49484746454443424140
7034245 [L1] Cache hit from L2: addr = 7c6, data = 46
7034245 [TEST] CPU read @0x34f
7034255 [L1] Cache miss: addr = 34f
7034335 [L2] Cache miss: addr = 34f
7035125 [MEM] Mem hit: addr = 156, data = 40
7035135 [L2] Cache Allocate: addr = 34f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7035145 [L1] Cache Allocate: addr = 34f data = 4f4e4d4c4b4a49484746454443424140
7035145 [L1] Cache hit from L2: addr = 34f, data = 4f
7035145 [TEST] CPU read @0x744
7035155 [L1] Cache miss: addr = 744
7035235 [L2] Cache miss: addr = 744
7036125 [MEM] Mem hit: addr = 34f, data = 40
7036135 [L2] Cache Allocate: addr = 744 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7036145 [L1] Cache Allocate: addr = 744 data = 4f4e4d4c4b4a49484746454443424140
7036145 [L1] Cache hit from L2: addr = 744, data = 44
7036145 [TEST] CPU read @0x0e4
7036155 [L1] Cache miss: addr = 0e4
7036235 [L2] Cache miss: addr = 0e4
7037125 [MEM] Mem hit: addr = 744, data = 40
7037135 [L2] Cache Allocate: addr = 0e4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7037145 [L1] Cache Allocate: addr = 0e4 data = 4f4e4d4c4b4a49484746454443424140
7037145 [L1] Cache hit from L2: addr = 0e4, data = 44
7037145 [TEST] CPU read @0x68f
7037155 [L1] Cache miss: addr = 68f
7037235 [L2] Cache miss: addr = 68f
7038125 [MEM] Mem hit: addr = 0e4, data = e0
7038135 [L2] Cache Allocate: addr = 68f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7038145 [L1] Cache Allocate: addr = 68f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7038145 [L1] Cache hit from L2: addr = 68f, data = ef
7038145 [TEST] CPU read @0x58e
7038155 [L1] Cache miss: addr = 58e
7038235 [L2] Cache miss: addr = 58e
7039125 [MEM] Mem hit: addr = 68f, data = 80
7039135 [L2] Cache Allocate: addr = 58e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7039145 [L1] Cache Allocate: addr = 58e data = 8f8e8d8c8b8a89888786858483828180
7039145 [L1] Cache hit from L2: addr = 58e, data = 8e
7039145 [TEST] CPU read @0x518
7039155 [L1] Cache miss: addr = 518
7039235 [L2] Cache miss: addr = 518
7040125 [MEM] Mem hit: addr = 58e, data = 80
7040135 [L2] Cache Allocate: addr = 518 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7040145 [L1] Cache Allocate: addr = 518 data = 9f9e9d9c9b9a99989796959493929190
7040145 [L1] Cache hit from L2: addr = 518, data = 98
7040145 [TEST] CPU read @0x1d3
7040155 [L1] Cache miss: addr = 1d3
7040235 [L2] Cache miss: addr = 1d3
7041125 [MEM] Mem hit: addr = 518, data = 00
7041135 [L2] Cache Allocate: addr = 1d3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7041145 [L1] Cache Allocate: addr = 1d3 data = 1f1e1d1c1b1a19181716151413121110
7041145 [L1] Cache hit from L2: addr = 1d3, data = 13
7041145 [TEST] CPU read @0x416
7041155 [L1] Cache miss: addr = 416
7041235 [L2] Cache miss: addr = 416
7042125 [MEM] Mem hit: addr = 1d3, data = c0
7042135 [L2] Cache Allocate: addr = 416 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7042145 [L1] Cache Allocate: addr = 416 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7042145 [L1] Cache hit from L2: addr = 416, data = d6
7042145 [TEST] CPU read @0x374
7042155 [L1] Cache hit: addr = 374, data = c4
7042165 [TEST] CPU read @0x588
7042175 [L1] Cache hit: addr = 588, data = 88
7042185 [TEST] CPU read @0x5ca
7042195 [L1] Cache miss: addr = 5ca
7042235 [L2] Cache hit: addr = 5ca, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7042245 [L1] Cache Allocate: addr = 5ca data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7042245 [L1] Cache hit from L2: addr = 5ca, data = aa
7042245 [TEST] CPU read @0x315
7042255 [L1] Cache miss: addr = 315
7042335 [L2] Cache miss: addr = 315
7043125 [MEM] Mem hit: addr = 416, data = 00
7043135 [L2] Cache Allocate: addr = 315 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7043145 [L1] Cache Allocate: addr = 315 data = 1f1e1d1c1b1a19181716151413121110
7043145 [L1] Cache hit from L2: addr = 315, data = 15
7043145 [TEST] CPU read @0x3df
7043155 [L1] Cache miss: addr = 3df
7043235 [L2] Cache miss: addr = 3df
7044125 [MEM] Mem hit: addr = 315, data = 00
7044135 [L2] Cache Allocate: addr = 3df data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7044145 [L1] Cache Allocate: addr = 3df data = 1f1e1d1c1b1a19181716151413121110
7044145 [L1] Cache hit from L2: addr = 3df, data = 1f
7044145 [TEST] CPU read @0x427
7044155 [L1] Cache miss: addr = 427
7044235 [L2] Cache miss: addr = 427
7045125 [MEM] Mem hit: addr = 3df, data = c0
7045135 [L2] Cache Allocate: addr = 427 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7045145 [L1] Cache Allocate: addr = 427 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7045145 [L1] Cache hit from L2: addr = 427, data = c7
7045145 [TEST] CPU read @0x17e
7045155 [L1] Cache miss: addr = 17e
7045235 [L2] Cache hit: addr = 17e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7045245 [L1] Cache Allocate: addr = 17e data = 4f4e4d4c4b4a49484746454443424140
7045245 [L1] Cache hit from L2: addr = 17e, data = 4e
7045245 [TEST] CPU read @0x6b2
7045255 [L1] Cache miss: addr = 6b2
7045335 [L2] Cache miss: addr = 6b2
7046125 [MEM] Mem hit: addr = 427, data = 20
7046135 [L2] Cache Allocate: addr = 6b2 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7046145 [L1] Cache Allocate: addr = 6b2 data = 3f3e3d3c3b3a39383736353433323130
7046145 [L1] Cache hit from L2: addr = 6b2, data = 32
7046145 [TEST] CPU read @0x14d
7046155 [L1] Cache miss: addr = 14d
7046235 [L2] Cache miss: addr = 14d
7047125 [MEM] Mem hit: addr = 6b2, data = a0
7047135 [L2] Cache Allocate: addr = 14d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7047145 [L1] Cache Allocate: addr = 14d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7047145 [L1] Cache hit from L2: addr = 14d, data = ad
7047145 [TEST] CPU read @0x728
7047155 [L1] Cache miss: addr = 728
7047235 [L2] Cache miss: addr = 728
7048125 [MEM] Mem hit: addr = 14d, data = 40
7048135 [L2] Cache Allocate: addr = 728 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7048145 [L1] Cache Allocate: addr = 728 data = 4f4e4d4c4b4a49484746454443424140
7048145 [L1] Cache hit from L2: addr = 728, data = 48
7048145 [TEST] CPU read @0x00a
7048155 [L1] Cache miss: addr = 00a
7048235 [L2] Cache miss: addr = 00a
7049125 [MEM] Mem hit: addr = 728, data = 20
7049135 [L2] Cache Allocate: addr = 00a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7049145 [L1] Cache Allocate: addr = 00a data = 2f2e2d2c2b2a29282726252423222120
7049145 [L1] Cache hit from L2: addr = 00a, data = 2a
7049145 [TEST] CPU read @0x300
7049155 [L1] Cache miss: addr = 300
7049235 [L2] Cache miss: addr = 300
7050125 [MEM] Mem hit: addr = 00a, data = 00
7050135 [L2] Cache Allocate: addr = 300 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7050145 [L1] Cache Allocate: addr = 300 data = 0f0e0d0c0b0a09080706050403020100
7050145 [L1] Cache hit from L2: addr = 300, data = 00
7050145 [TEST] CPU read @0x0cc
7050155 [L1] Cache miss: addr = 0cc
7050235 [L2] Cache miss: addr = 0cc
7051125 [MEM] Mem hit: addr = 300, data = 00
7051135 [L2] Cache Allocate: addr = 0cc data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7051145 [L1] Cache Allocate: addr = 0cc data = 0f0e0d0c0b0a09080706050403020100
7051145 [L1] Cache hit from L2: addr = 0cc, data = 0c
7051145 [TEST] CPU read @0x6e8
7051155 [L1] Cache miss: addr = 6e8
7051235 [L2] Cache miss: addr = 6e8
7052125 [MEM] Mem hit: addr = 0cc, data = c0
7052135 [L2] Cache Allocate: addr = 6e8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7052145 [L1] Cache Allocate: addr = 6e8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7052145 [L1] Cache hit from L2: addr = 6e8, data = c8
7052145 [TEST] CPU read @0x1d8
7052155 [L1] Cache miss: addr = 1d8
7052235 [L2] Cache miss: addr = 1d8
7053125 [MEM] Mem hit: addr = 6e8, data = e0
7053135 [L2] Cache Allocate: addr = 1d8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7053145 [L1] Cache Allocate: addr = 1d8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7053145 [L1] Cache hit from L2: addr = 1d8, data = f8
7053145 [TEST] CPU read @0x2e1
7053155 [L1] Cache hit: addr = 2e1, data = c1
7053165 [TEST] CPU read @0x7ed
7053175 [L1] Cache miss: addr = 7ed
7053235 [L2] Cache miss: addr = 7ed
7054125 [MEM] Mem hit: addr = 1d8, data = c0
7054135 [L2] Cache Allocate: addr = 7ed data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7054145 [L1] Cache Allocate: addr = 7ed data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7054145 [L1] Cache hit from L2: addr = 7ed, data = cd
7054145 [TEST] CPU read @0x264
7054155 [L1] Cache miss: addr = 264
7054235 [L2] Cache miss: addr = 264
7055125 [MEM] Mem hit: addr = 7ed, data = e0
7055135 [L2] Cache Allocate: addr = 264 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7055145 [L1] Cache Allocate: addr = 264 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7055145 [L1] Cache hit from L2: addr = 264, data = e4
7055145 [TEST] CPU read @0x2ce
7055155 [L1] Cache miss: addr = 2ce
7055235 [L2] Cache miss: addr = 2ce
7056125 [MEM] Mem hit: addr = 264, data = 60
7056135 [L2] Cache Allocate: addr = 2ce data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7056145 [L1] Cache Allocate: addr = 2ce data = 6f6e6d6c6b6a69686766656463626160
7056145 [L1] Cache hit from L2: addr = 2ce, data = 6e
7056145 [TEST] CPU read @0x5af
7056155 [L1] Cache miss: addr = 5af
7056235 [L2] Cache hit: addr = 5af, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7056245 [L1] Cache Allocate: addr = 5af data = 8f8e8d8c8b8a89888786858483828180
7056245 [L1] Cache hit from L2: addr = 5af, data = 8f
7056245 [TEST] CPU read @0x61a
7056255 [L1] Cache miss: addr = 61a
7056335 [L2] Cache miss: addr = 61a
7057125 [MEM] Mem hit: addr = 2ce, data = c0
7057135 [L2] Cache Allocate: addr = 61a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7057145 [L1] Cache Allocate: addr = 61a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7057145 [L1] Cache hit from L2: addr = 61a, data = da
7057145 [TEST] CPU read @0x4ad
7057155 [L1] Cache miss: addr = 4ad
7057235 [L2] Cache miss: addr = 4ad
7058125 [MEM] Mem hit: addr = 61a, data = 00
7058135 [L2] Cache Allocate: addr = 4ad data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7058145 [L1] Cache Allocate: addr = 4ad data = 0f0e0d0c0b0a09080706050403020100
7058145 [L1] Cache hit from L2: addr = 4ad, data = 0d
7058145 [TEST] CPU read @0x701
7058155 [L1] Cache miss: addr = 701
7058235 [L2] Cache miss: addr = 701
7059125 [MEM] Mem hit: addr = 4ad, data = a0
7059135 [L2] Cache Allocate: addr = 701 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7059145 [L1] Cache Allocate: addr = 701 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7059145 [L1] Cache hit from L2: addr = 701, data = a1
7059145 [TEST] CPU read @0x280
7059155 [L1] Cache miss: addr = 280
7059235 [L2] Cache miss: addr = 280
7060125 [MEM] Mem hit: addr = 701, data = 00
7060135 [L2] Cache Allocate: addr = 280 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7060145 [L1] Cache Allocate: addr = 280 data = 0f0e0d0c0b0a09080706050403020100
7060145 [L1] Cache hit from L2: addr = 280, data = 00
7060145 [TEST] CPU read @0x56b
7060155 [L1] Cache miss: addr = 56b
7060235 [L2] Cache miss: addr = 56b
7061125 [MEM] Mem hit: addr = 280, data = 80
7061135 [L2] Cache Allocate: addr = 56b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7061145 [L1] Cache Allocate: addr = 56b data = 8f8e8d8c8b8a89888786858483828180
7061145 [L1] Cache hit from L2: addr = 56b, data = 8b
7061145 [TEST] CPU read @0x2ea
7061155 [L1] Cache hit: addr = 2ea, data = ca
7061165 [TEST] CPU read @0x496
7061175 [L1] Cache miss: addr = 496
7061235 [L2] Cache hit: addr = 496, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7061245 [L1] Cache Allocate: addr = 496 data = 2f2e2d2c2b2a29282726252423222120
7061245 [L1] Cache hit from L2: addr = 496, data = 26
7061245 [TEST] CPU read @0x255
7061255 [L1] Cache miss: addr = 255
7061335 [L2] Cache hit: addr = 255, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7061345 [L1] Cache Allocate: addr = 255 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7061345 [L1] Cache hit from L2: addr = 255, data = e5
7061345 [TEST] CPU read @0x250
7061355 [L1] Cache hit: addr = 250, data = e0
7061365 [TEST] CPU read @0x610
7061375 [L1] Cache miss: addr = 610
7061435 [L2] Cache miss: addr = 610
7062125 [MEM] Mem hit: addr = 56b, data = 60
7062135 [L2] Cache Allocate: addr = 610 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7062145 [L1] Cache Allocate: addr = 610 data = 7f7e7d7c7b7a79787776757473727170
7062145 [L1] Cache hit from L2: addr = 610, data = 70
7062145 [TEST] CPU read @0x31b
7062155 [L1] Cache miss: addr = 31b
7062235 [L2] Cache miss: addr = 31b
7063125 [MEM] Mem hit: addr = 610, data = 00
7063135 [L2] Cache Allocate: addr = 31b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7063145 [L1] Cache Allocate: addr = 31b data = 1f1e1d1c1b1a19181716151413121110
7063145 [L1] Cache hit from L2: addr = 31b, data = 1b
7063145 [TEST] CPU read @0x419
7063155 [L1] Cache miss: addr = 419
7063235 [L2] Cache miss: addr = 419
7064125 [MEM] Mem hit: addr = 31b, data = 00
7064135 [L2] Cache Allocate: addr = 419 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7064145 [L1] Cache Allocate: addr = 419 data = 1f1e1d1c1b1a19181716151413121110
7064145 [L1] Cache hit from L2: addr = 419, data = 19
7064145 [TEST] CPU read @0x71b
7064155 [L1] Cache miss: addr = 71b
7064235 [L2] Cache miss: addr = 71b
7065125 [MEM] Mem hit: addr = 419, data = 00
7065135 [L2] Cache Allocate: addr = 71b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7065145 [L1] Cache Allocate: addr = 71b data = 1f1e1d1c1b1a19181716151413121110
7065145 [L1] Cache hit from L2: addr = 71b, data = 1b
7065145 [TEST] CPU read @0x4db
7065155 [L1] Cache miss: addr = 4db
7065235 [L2] Cache hit: addr = 4db, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7065245 [L1] Cache Allocate: addr = 4db data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7065245 [L1] Cache hit from L2: addr = 4db, data = eb
7065245 [TEST] CPU read @0x404
7065255 [L1] Cache miss: addr = 404
7065335 [L2] Cache miss: addr = 404
7066125 [MEM] Mem hit: addr = 71b, data = 00
7066135 [L2] Cache Allocate: addr = 404 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7066145 [L1] Cache Allocate: addr = 404 data = 0f0e0d0c0b0a09080706050403020100
7066145 [L1] Cache hit from L2: addr = 404, data = 04
7066145 [TEST] CPU read @0x2be
7066155 [L1] Cache miss: addr = 2be
7066235 [L2] Cache miss: addr = 2be
7067125 [MEM] Mem hit: addr = 404, data = 00
7067135 [L2] Cache Allocate: addr = 2be data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7067145 [L1] Cache Allocate: addr = 2be data = 1f1e1d1c1b1a19181716151413121110
7067145 [L1] Cache hit from L2: addr = 2be, data = 1e
7067145 [TEST] CPU read @0x7e0
7067155 [L1] Cache miss: addr = 7e0
7067235 [L2] Cache miss: addr = 7e0
7068125 [MEM] Mem hit: addr = 2be, data = a0
7068135 [L2] Cache Allocate: addr = 7e0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7068145 [L1] Cache Allocate: addr = 7e0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7068145 [L1] Cache hit from L2: addr = 7e0, data = a0
7068145 [TEST] CPU read @0x027
7068155 [L1] Cache miss: addr = 027
7068235 [L2] Cache miss: addr = 027
7069125 [MEM] Mem hit: addr = 7e0, data = e0
7069135 [L2] Cache Allocate: addr = 027 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7069145 [L1] Cache Allocate: addr = 027 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7069145 [L1] Cache hit from L2: addr = 027, data = e7
7069145 [TEST] CPU read @0x785
7069155 [L1] Cache miss: addr = 785
7069235 [L2] Cache miss: addr = 785
7070125 [MEM] Mem hit: addr = 027, data = 20
7070135 [L2] Cache Allocate: addr = 785 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7070145 [L1] Cache Allocate: addr = 785 data = 2f2e2d2c2b2a29282726252423222120
7070145 [L1] Cache hit from L2: addr = 785, data = 25
7070145 [TEST] CPU read @0x354
7070155 [L1] Cache miss: addr = 354
7070235 [L2] Cache miss: addr = 354
7071125 [MEM] Mem hit: addr = 785, data = 80
7071135 [L2] Cache Allocate: addr = 354 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7071145 [L1] Cache Allocate: addr = 354 data = 9f9e9d9c9b9a99989796959493929190
7071145 [L1] Cache hit from L2: addr = 354, data = 94
7071145 [TEST] CPU read @0x29e
7071155 [L1] Cache miss: addr = 29e
7071235 [L2] Cache miss: addr = 29e
7072125 [MEM] Mem hit: addr = 354, data = 40
7072135 [L2] Cache Allocate: addr = 29e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7072145 [L1] Cache Allocate: addr = 29e data = 5f5e5d5c5b5a59585756555453525150
7072145 [L1] Cache hit from L2: addr = 29e, data = 5e
7072145 [TEST] CPU read @0x13c
7072155 [L1] Cache miss: addr = 13c
7072235 [L2] Cache miss: addr = 13c
7073125 [MEM] Mem hit: addr = 29e, data = 80
7073135 [L2] Cache Allocate: addr = 13c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7073145 [L1] Cache Allocate: addr = 13c data = 9f9e9d9c9b9a99989796959493929190
7073145 [L1] Cache hit from L2: addr = 13c, data = 9c
7073145 [TEST] CPU read @0x48a
7073155 [L1] Cache hit: addr = 48a, data = 2a
7073165 [TEST] CPU read @0x472
7073175 [L1] Cache miss: addr = 472
7073235 [L2] Cache miss: addr = 472
7074125 [MEM] Mem hit: addr = 13c, data = 20
7074135 [L2] Cache Allocate: addr = 472 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7074145 [L1] Cache Allocate: addr = 472 data = 3f3e3d3c3b3a39383736353433323130
7074145 [L1] Cache hit from L2: addr = 472, data = 32
7074145 [TEST] CPU read @0x12c
7074155 [L1] Cache miss: addr = 12c
7074235 [L2] Cache miss: addr = 12c
7075125 [MEM] Mem hit: addr = 472, data = 60
7075135 [L2] Cache Allocate: addr = 12c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7075145 [L1] Cache Allocate: addr = 12c data = 6f6e6d6c6b6a69686766656463626160
7075145 [L1] Cache hit from L2: addr = 12c, data = 6c
7075145 [TEST] CPU read @0x128
7075155 [L1] Cache hit: addr = 128, data = 68
7075165 [TEST] CPU read @0x3f9
7075175 [L1] Cache hit: addr = 3f9, data = 79
7075185 [TEST] CPU read @0x3c9
7075195 [L1] Cache miss: addr = 3c9
7075235 [L2] Cache miss: addr = 3c9
7076125 [MEM] Mem hit: addr = 12c, data = 20
7076135 [L2] Cache Allocate: addr = 3c9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7076145 [L1] Cache Allocate: addr = 3c9 data = 2f2e2d2c2b2a29282726252423222120
7076145 [L1] Cache hit from L2: addr = 3c9, data = 29
7076145 [TEST] CPU read @0x5e0
7076155 [L1] Cache miss: addr = 5e0
7076235 [L2] Cache miss: addr = 5e0
7077125 [MEM] Mem hit: addr = 3c9, data = c0
7077135 [L2] Cache Allocate: addr = 5e0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7077145 [L1] Cache Allocate: addr = 5e0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7077145 [L1] Cache hit from L2: addr = 5e0, data = c0
7077145 [TEST] CPU read @0x3c0
7077155 [L1] Cache miss: addr = 3c0
7077235 [L2] Cache hit: addr = 3c0, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7077245 [L1] Cache Allocate: addr = 3c0 data = 2f2e2d2c2b2a29282726252423222120
7077245 [L1] Cache hit from L2: addr = 3c0, data = 20
7077245 [TEST] CPU read @0x2fe
7077255 [L1] Cache miss: addr = 2fe
7077335 [L2] Cache hit: addr = 2fe, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7077345 [L1] Cache Allocate: addr = 2fe data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7077345 [L1] Cache hit from L2: addr = 2fe, data = ce
7077345 [TEST] CPU read @0x237
7077355 [L1] Cache miss: addr = 237
7077435 [L2] Cache hit: addr = 237, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7077445 [L1] Cache Allocate: addr = 237 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7077445 [L1] Cache hit from L2: addr = 237, data = e7
7077445 [TEST] CPU read @0x16e
7077455 [L1] Cache miss: addr = 16e
7077535 [L2] Cache hit: addr = 16e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7077545 [L1] Cache Allocate: addr = 16e data = 4f4e4d4c4b4a49484746454443424140
7077545 [L1] Cache hit from L2: addr = 16e, data = 4e
7077545 [TEST] CPU read @0x25c
7077555 [L1] Cache miss: addr = 25c
7077635 [L2] Cache hit: addr = 25c, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7077645 [L1] Cache Allocate: addr = 25c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7077645 [L1] Cache hit from L2: addr = 25c, data = ec
7077645 [TEST] CPU read @0x592
7077655 [L1] Cache miss: addr = 592
7077735 [L2] Cache miss: addr = 592
7078125 [MEM] Mem hit: addr = 5e0, data = e0
7078135 [L2] Cache Allocate: addr = 592 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7078145 [L1] Cache Allocate: addr = 592 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7078145 [L1] Cache hit from L2: addr = 592, data = f2
7078145 [TEST] CPU read @0x635
7078155 [L1] Cache miss: addr = 635
7078235 [L2] Cache miss: addr = 635
7079125 [MEM] Mem hit: addr = 592, data = 80
7079135 [L2] Cache Allocate: addr = 635 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7079145 [L1] Cache Allocate: addr = 635 data = 9f9e9d9c9b9a99989796959493929190
7079145 [L1] Cache hit from L2: addr = 635, data = 95
7079145 [TEST] CPU read @0x5ec
7079155 [L1] Cache miss: addr = 5ec
7079235 [L2] Cache miss: addr = 5ec
7080125 [MEM] Mem hit: addr = 635, data = 20
7080135 [L2] Cache Allocate: addr = 5ec data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7080145 [L1] Cache Allocate: addr = 5ec data = 2f2e2d2c2b2a29282726252423222120
7080145 [L1] Cache hit from L2: addr = 5ec, data = 2c
7080145 [TEST] CPU read @0x5ef
7080155 [L1] Cache hit: addr = 5ef, data = 2f
7080165 [TEST] CPU read @0x004
7080175 [L1] Cache miss: addr = 004
7080235 [L2] Cache miss: addr = 004
7081125 [MEM] Mem hit: addr = 5ec, data = e0
7081135 [L2] Cache Allocate: addr = 004 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7081145 [L1] Cache Allocate: addr = 004 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7081145 [L1] Cache hit from L2: addr = 004, data = e4
7081145 [TEST] CPU read @0x5f5
7081155 [L1] Cache miss: addr = 5f5
7081235 [L2] Cache hit: addr = 5f5, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7081245 [L1] Cache Allocate: addr = 5f5 data = 2f2e2d2c2b2a29282726252423222120
7081245 [L1] Cache hit from L2: addr = 5f5, data = 25
7081245 [TEST] CPU read @0x27f
7081255 [L1] Cache miss: addr = 27f
7081335 [L2] Cache miss: addr = 27f
7082125 [MEM] Mem hit: addr = 004, data = 00
7082135 [L2] Cache Allocate: addr = 27f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7082145 [L1] Cache Allocate: addr = 27f data = 1f1e1d1c1b1a19181716151413121110
7082145 [L1] Cache hit from L2: addr = 27f, data = 1f
7082145 [TEST] CPU read @0x780
7082155 [L1] Cache miss: addr = 780
7082235 [L2] Cache miss: addr = 780
7083125 [MEM] Mem hit: addr = 27f, data = 60
7083135 [L2] Cache Allocate: addr = 780 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7083145 [L1] Cache Allocate: addr = 780 data = 6f6e6d6c6b6a69686766656463626160
7083145 [L1] Cache hit from L2: addr = 780, data = 60
7083145 [TEST] CPU read @0x5a4
7083155 [L1] Cache miss: addr = 5a4
7083235 [L2] Cache hit: addr = 5a4, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7083245 [L1] Cache Allocate: addr = 5a4 data = 8f8e8d8c8b8a89888786858483828180
7083245 [L1] Cache hit from L2: addr = 5a4, data = 84
7083245 [TEST] CPU read @0x60b
7083255 [L1] Cache miss: addr = 60b
7083335 [L2] Cache miss: addr = 60b
7084125 [MEM] Mem hit: addr = 780, data = 80
7084135 [L2] Cache Allocate: addr = 60b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7084145 [L1] Cache Allocate: addr = 60b data = 8f8e8d8c8b8a89888786858483828180
7084145 [L1] Cache hit from L2: addr = 60b, data = 8b
7084145 [TEST] CPU read @0x4a2
7084155 [L1] Cache miss: addr = 4a2
7084235 [L2] Cache miss: addr = 4a2
7085125 [MEM] Mem hit: addr = 60b, data = 00
7085135 [L2] Cache Allocate: addr = 4a2 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7085145 [L1] Cache Allocate: addr = 4a2 data = 0f0e0d0c0b0a09080706050403020100
7085145 [L1] Cache hit from L2: addr = 4a2, data = 02
7085145 [TEST] CPU read @0x3b6
7085155 [L1] Cache miss: addr = 3b6
7085235 [L2] Cache miss: addr = 3b6
7086125 [MEM] Mem hit: addr = 4a2, data = a0
7086135 [L2] Cache Allocate: addr = 3b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7086145 [L1] Cache Allocate: addr = 3b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7086145 [L1] Cache hit from L2: addr = 3b6, data = b6
7086145 [TEST] CPU read @0x460
7086155 [L1] Cache miss: addr = 460
7086235 [L2] Cache miss: addr = 460
7087125 [MEM] Mem hit: addr = 3b6, data = a0
7087135 [L2] Cache Allocate: addr = 460 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7087145 [L1] Cache Allocate: addr = 460 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7087145 [L1] Cache hit from L2: addr = 460, data = a0
7087145 [TEST] CPU read @0x0f8
7087155 [L1] Cache miss: addr = 0f8
7087235 [L2] Cache miss: addr = 0f8
7088125 [MEM] Mem hit: addr = 460, data = 60
7088135 [L2] Cache Allocate: addr = 0f8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7088145 [L1] Cache Allocate: addr = 0f8 data = 7f7e7d7c7b7a79787776757473727170
7088145 [L1] Cache hit from L2: addr = 0f8, data = 78
7088145 [TEST] CPU read @0x17e
7088155 [L1] Cache miss: addr = 17e
7088235 [L2] Cache hit: addr = 17e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7088245 [L1] Cache Allocate: addr = 17e data = 4f4e4d4c4b4a49484746454443424140
7088245 [L1] Cache hit from L2: addr = 17e, data = 4e
7088245 [TEST] CPU read @0x779
7088255 [L1] Cache miss: addr = 779
7088335 [L2] Cache miss: addr = 779
7089125 [MEM] Mem hit: addr = 0f8, data = e0
7089135 [L2] Cache Allocate: addr = 779 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7089145 [L1] Cache Allocate: addr = 779 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7089145 [L1] Cache hit from L2: addr = 779, data = f9
7089145 [TEST] CPU read @0x47c
7089155 [L1] Cache miss: addr = 47c
7089235 [L2] Cache miss: addr = 47c
7090125 [MEM] Mem hit: addr = 779, data = 60
7090135 [L2] Cache Allocate: addr = 47c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7090145 [L1] Cache Allocate: addr = 47c data = 7f7e7d7c7b7a79787776757473727170
7090145 [L1] Cache hit from L2: addr = 47c, data = 7c
7090145 [TEST] CPU read @0x76a
7090155 [L1] Cache miss: addr = 76a
7090235 [L2] Cache miss: addr = 76a
7091125 [MEM] Mem hit: addr = 47c, data = 60
7091135 [L2] Cache Allocate: addr = 76a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7091145 [L1] Cache Allocate: addr = 76a data = 6f6e6d6c6b6a69686766656463626160
7091145 [L1] Cache hit from L2: addr = 76a, data = 6a
7091145 [TEST] CPU read @0x351
7091155 [L1] Cache miss: addr = 351
7091235 [L2] Cache miss: addr = 351
7092125 [MEM] Mem hit: addr = 76a, data = 60
7092135 [L2] Cache Allocate: addr = 351 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7092145 [L1] Cache Allocate: addr = 351 data = 7f7e7d7c7b7a79787776757473727170
7092145 [L1] Cache hit from L2: addr = 351, data = 71
7092145 [TEST] CPU read @0x54e
7092155 [L1] Cache miss: addr = 54e
7092235 [L2] Cache hit: addr = 54e, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7092245 [L1] Cache Allocate: addr = 54e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7092245 [L1] Cache hit from L2: addr = 54e, data = ce
7092245 [TEST] CPU read @0x123
7092255 [L1] Cache miss: addr = 123
7092335 [L2] Cache miss: addr = 123
7093125 [MEM] Mem hit: addr = 351, data = 40
7093135 [L2] Cache Allocate: addr = 123 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7093145 [L1] Cache Allocate: addr = 123 data = 4f4e4d4c4b4a49484746454443424140
7093145 [L1] Cache hit from L2: addr = 123, data = 43
7093145 [TEST] CPU read @0x695
7093155 [L1] Cache hit: addr = 695, data = b5
7093165 [TEST] CPU read @0x655
7093175 [L1] Cache miss: addr = 655
7093235 [L2] Cache miss: addr = 655
7094125 [MEM] Mem hit: addr = 123, data = 20
7094135 [L2] Cache Allocate: addr = 655 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7094145 [L1] Cache Allocate: addr = 655 data = 3f3e3d3c3b3a39383736353433323130
7094145 [L1] Cache hit from L2: addr = 655, data = 35
7094145 [TEST] CPU read @0x279
7094155 [L1] Cache miss: addr = 279
7094235 [L2] Cache miss: addr = 279
7095125 [MEM] Mem hit: addr = 655, data = 40
7095135 [L2] Cache Allocate: addr = 279 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7095145 [L1] Cache Allocate: addr = 279 data = 5f5e5d5c5b5a59585756555453525150
7095145 [L1] Cache hit from L2: addr = 279, data = 59
7095145 [TEST] CPU read @0x404
7095155 [L1] Cache miss: addr = 404
7095235 [L2] Cache miss: addr = 404
7096125 [MEM] Mem hit: addr = 279, data = 60
7096135 [L2] Cache Allocate: addr = 404 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7096145 [L1] Cache Allocate: addr = 404 data = 6f6e6d6c6b6a69686766656463626160
7096145 [L1] Cache hit from L2: addr = 404, data = 64
7096145 [TEST] CPU read @0x56d
7096155 [L1] Cache miss: addr = 56d
7096235 [L2] Cache miss: addr = 56d
7097125 [MEM] Mem hit: addr = 404, data = 00
7097135 [L2] Cache Allocate: addr = 56d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7097145 [L1] Cache Allocate: addr = 56d data = 0f0e0d0c0b0a09080706050403020100
7097145 [L1] Cache hit from L2: addr = 56d, data = 0d
7097145 [TEST] CPU read @0x029
7097155 [L1] Cache miss: addr = 029
7097235 [L2] Cache miss: addr = 029
7098125 [MEM] Mem hit: addr = 56d, data = 60
7098135 [L2] Cache Allocate: addr = 029 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7098145 [L1] Cache Allocate: addr = 029 data = 6f6e6d6c6b6a69686766656463626160
7098145 [L1] Cache hit from L2: addr = 029, data = 69
7098145 [TEST] CPU read @0x08c
7098155 [L1] Cache miss: addr = 08c
7098235 [L2] Cache miss: addr = 08c
7099125 [MEM] Mem hit: addr = 029, data = 20
7099135 [L2] Cache Allocate: addr = 08c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7099145 [L1] Cache Allocate: addr = 08c data = 2f2e2d2c2b2a29282726252423222120
7099145 [L1] Cache hit from L2: addr = 08c, data = 2c
7099145 [TEST] CPU read @0x3bc
7099155 [L1] Cache miss: addr = 3bc
7099235 [L2] Cache miss: addr = 3bc
7100125 [MEM] Mem hit: addr = 08c, data = 80
7100135 [L2] Cache Allocate: addr = 3bc data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7100145 [L1] Cache Allocate: addr = 3bc data = 9f9e9d9c9b9a99989796959493929190
7100145 [L1] Cache hit from L2: addr = 3bc, data = 9c
7100145 [TEST] CPU read @0x12a
7100155 [L1] Cache miss: addr = 12a
7100235 [L2] Cache miss: addr = 12a
7101125 [MEM] Mem hit: addr = 3bc, data = a0
7101135 [L2] Cache Allocate: addr = 12a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7101145 [L1] Cache Allocate: addr = 12a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7101145 [L1] Cache hit from L2: addr = 12a, data = aa
7101145 [TEST] CPU read @0x424
7101155 [L1] Cache miss: addr = 424
7101235 [L2] Cache miss: addr = 424
7102125 [MEM] Mem hit: addr = 12a, data = 20
7102135 [L2] Cache Allocate: addr = 424 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7102145 [L1] Cache Allocate: addr = 424 data = 2f2e2d2c2b2a29282726252423222120
7102145 [L1] Cache hit from L2: addr = 424, data = 24
7102145 [TEST] CPU read @0x770
7102155 [L1] Cache miss: addr = 770
7102235 [L2] Cache miss: addr = 770
7103125 [MEM] Mem hit: addr = 424, data = 20
7103135 [L2] Cache Allocate: addr = 770 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7103145 [L1] Cache Allocate: addr = 770 data = 3f3e3d3c3b3a39383736353433323130
7103145 [L1] Cache hit from L2: addr = 770, data = 30
7103145 [TEST] CPU read @0x23c
7103155 [L1] Cache miss: addr = 23c
7103235 [L2] Cache hit: addr = 23c, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7103245 [L1] Cache Allocate: addr = 23c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7103245 [L1] Cache hit from L2: addr = 23c, data = ec
7103245 [TEST] CPU read @0x2de
7103255 [L1] Cache miss: addr = 2de
7103335 [L2] Cache miss: addr = 2de
7104125 [MEM] Mem hit: addr = 770, data = 60
7104135 [L2] Cache Allocate: addr = 2de data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7104145 [L1] Cache Allocate: addr = 2de data = 7f7e7d7c7b7a79787776757473727170
7104145 [L1] Cache hit from L2: addr = 2de, data = 7e
7104145 [TEST] CPU read @0x49a
7104155 [L1] Cache miss: addr = 49a
7104235 [L2] Cache hit: addr = 49a, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7104245 [L1] Cache Allocate: addr = 49a data = 2f2e2d2c2b2a29282726252423222120
7104245 [L1] Cache hit from L2: addr = 49a, data = 2a
7104245 [TEST] CPU read @0x185
7104255 [L1] Cache miss: addr = 185
7104335 [L2] Cache miss: addr = 185
7105125 [MEM] Mem hit: addr = 2de, data = c0
7105135 [L2] Cache Allocate: addr = 185 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7105145 [L1] Cache Allocate: addr = 185 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7105145 [L1] Cache hit from L2: addr = 185, data = c5
7105145 [TEST] CPU read @0x5e5
7105155 [L1] Cache miss: addr = 5e5
7105235 [L2] Cache miss: addr = 5e5
7106125 [MEM] Mem hit: addr = 185, data = 80
7106135 [L2] Cache Allocate: addr = 5e5 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7106145 [L1] Cache Allocate: addr = 5e5 data = 8f8e8d8c8b8a89888786858483828180
7106145 [L1] Cache hit from L2: addr = 5e5, data = 85
7106145 [TEST] CPU read @0x784
7106155 [L1] Cache miss: addr = 784
7106235 [L2] Cache miss: addr = 784
7107125 [MEM] Mem hit: addr = 5e5, data = e0
7107135 [L2] Cache Allocate: addr = 784 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7107145 [L1] Cache Allocate: addr = 784 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7107145 [L1] Cache hit from L2: addr = 784, data = e4
7107145 [TEST] CPU read @0x083
7107155 [L1] Cache miss: addr = 083
7107235 [L2] Cache miss: addr = 083
7108125 [MEM] Mem hit: addr = 784, data = 80
7108135 [L2] Cache Allocate: addr = 083 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7108145 [L1] Cache Allocate: addr = 083 data = 8f8e8d8c8b8a89888786858483828180
7108145 [L1] Cache hit from L2: addr = 083, data = 83
7108145 [TEST] CPU read @0x0ed
7108155 [L1] Cache miss: addr = 0ed
7108235 [L2] Cache miss: addr = 0ed
7109125 [MEM] Mem hit: addr = 083, data = 80
7109135 [L2] Cache Allocate: addr = 0ed data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7109145 [L1] Cache Allocate: addr = 0ed data = 8f8e8d8c8b8a89888786858483828180
7109145 [L1] Cache hit from L2: addr = 0ed, data = 8d
7109145 [TEST] CPU read @0x79c
7109155 [L1] Cache miss: addr = 79c
7109235 [L2] Cache miss: addr = 79c
7110125 [MEM] Mem hit: addr = 0ed, data = e0
7110135 [L2] Cache Allocate: addr = 79c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7110145 [L1] Cache Allocate: addr = 79c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7110145 [L1] Cache hit from L2: addr = 79c, data = fc
7110145 [TEST] CPU read @0x74d
7110155 [L1] Cache miss: addr = 74d
7110235 [L2] Cache miss: addr = 74d
7111125 [MEM] Mem hit: addr = 79c, data = 80
7111135 [L2] Cache Allocate: addr = 74d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7111145 [L1] Cache Allocate: addr = 74d data = 8f8e8d8c8b8a89888786858483828180
7111145 [L1] Cache hit from L2: addr = 74d, data = 8d
7111145 [TEST] CPU read @0x081
7111155 [L1] Cache miss: addr = 081
7111235 [L2] Cache miss: addr = 081
7112125 [MEM] Mem hit: addr = 74d, data = 40
7112135 [L2] Cache Allocate: addr = 081 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7112145 [L1] Cache Allocate: addr = 081 data = 4f4e4d4c4b4a49484746454443424140
7112145 [L1] Cache hit from L2: addr = 081, data = 41
7112145 [TEST] CPU read @0x29f
7112155 [L1] Cache miss: addr = 29f
7112235 [L2] Cache miss: addr = 29f
7113125 [MEM] Mem hit: addr = 081, data = 80
7113135 [L2] Cache Allocate: addr = 29f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7113145 [L1] Cache Allocate: addr = 29f data = 9f9e9d9c9b9a99989796959493929190
7113145 [L1] Cache hit from L2: addr = 29f, data = 9f
7113145 [TEST] CPU read @0x575
7113155 [L1] Cache miss: addr = 575
7113235 [L2] Cache miss: addr = 575
7114125 [MEM] Mem hit: addr = 29f, data = 80
7114135 [L2] Cache Allocate: addr = 575 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7114145 [L1] Cache Allocate: addr = 575 data = 9f9e9d9c9b9a99989796959493929190
7114145 [L1] Cache hit from L2: addr = 575, data = 95
7114145 [TEST] CPU read @0x69e
7114155 [L1] Cache hit: addr = 69e, data = be
7114165 [TEST] CPU read @0x5af
7114175 [L1] Cache miss: addr = 5af
7114235 [L2] Cache hit: addr = 5af, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7114245 [L1] Cache Allocate: addr = 5af data = 8f8e8d8c8b8a89888786858483828180
7114245 [L1] Cache hit from L2: addr = 5af, data = 8f
7114245 [TEST] CPU read @0x558
7114255 [L1] Cache hit: addr = 558, data = d8
7114265 [TEST] CPU read @0x352
7114275 [L1] Cache miss: addr = 352
7114335 [L2] Cache miss: addr = 352
7115125 [MEM] Mem hit: addr = 575, data = 60
7115135 [L2] Cache Allocate: addr = 352 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7115145 [L1] Cache Allocate: addr = 352 data = 7f7e7d7c7b7a79787776757473727170
7115145 [L1] Cache hit from L2: addr = 352, data = 72
7115145 [TEST] CPU read @0x47c
7115155 [L1] Cache miss: addr = 47c
7115235 [L2] Cache miss: addr = 47c
7116125 [MEM] Mem hit: addr = 352, data = 40
7116135 [L2] Cache Allocate: addr = 47c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7116145 [L1] Cache Allocate: addr = 47c data = 5f5e5d5c5b5a59585756555453525150
7116145 [L1] Cache hit from L2: addr = 47c, data = 5c
7116145 [TEST] CPU read @0x449
7116155 [L1] Cache miss: addr = 449
7116235 [L2] Cache miss: addr = 449
7117125 [MEM] Mem hit: addr = 47c, data = 60
7117135 [L2] Cache Allocate: addr = 449 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7117145 [L1] Cache Allocate: addr = 449 data = 6f6e6d6c6b6a69686766656463626160
7117145 [L1] Cache hit from L2: addr = 449, data = 69
7117145 [TEST] CPU read @0x1fb
7117155 [L1] Cache miss: addr = 1fb
7117235 [L2] Cache miss: addr = 1fb
7118125 [MEM] Mem hit: addr = 449, data = 40
7118135 [L2] Cache Allocate: addr = 1fb data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7118145 [L1] Cache Allocate: addr = 1fb data = 5f5e5d5c5b5a59585756555453525150
7118145 [L1] Cache hit from L2: addr = 1fb, data = 5b
7118145 [TEST] CPU read @0x40a
7118155 [L1] Cache miss: addr = 40a
7118235 [L2] Cache miss: addr = 40a
7119125 [MEM] Mem hit: addr = 1fb, data = e0
7119135 [L2] Cache Allocate: addr = 40a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7119145 [L1] Cache Allocate: addr = 40a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7119145 [L1] Cache hit from L2: addr = 40a, data = ea
7119145 [TEST] CPU read @0x1cb
7119155 [L1] Cache miss: addr = 1cb
7119235 [L2] Cache miss: addr = 1cb
7120125 [MEM] Mem hit: addr = 40a, data = 00
7120135 [L2] Cache Allocate: addr = 1cb data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7120145 [L1] Cache Allocate: addr = 1cb data = 0f0e0d0c0b0a09080706050403020100
7120145 [L1] Cache hit from L2: addr = 1cb, data = 0b
7120145 [TEST] CPU read @0x78c
7120155 [L1] Cache miss: addr = 78c
7120235 [L2] Cache miss: addr = 78c
7121125 [MEM] Mem hit: addr = 1cb, data = c0
7121135 [L2] Cache Allocate: addr = 78c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7121145 [L1] Cache Allocate: addr = 78c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7121145 [L1] Cache hit from L2: addr = 78c, data = cc
7121145 [TEST] CPU read @0x28a
7121155 [L1] Cache miss: addr = 28a
7121235 [L2] Cache miss: addr = 28a
7122125 [MEM] Mem hit: addr = 78c, data = 80
7122135 [L2] Cache Allocate: addr = 28a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7122145 [L1] Cache Allocate: addr = 28a data = 8f8e8d8c8b8a89888786858483828180
7122145 [L1] Cache hit from L2: addr = 28a, data = 8a
7122145 [TEST] CPU read @0x764
7122155 [L1] Cache miss: addr = 764
7122235 [L2] Cache miss: addr = 764
7123125 [MEM] Mem hit: addr = 28a, data = 80
7123135 [L2] Cache Allocate: addr = 764 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7123145 [L1] Cache Allocate: addr = 764 data = 8f8e8d8c8b8a89888786858483828180
7123145 [L1] Cache hit from L2: addr = 764, data = 84
7123145 [TEST] CPU read @0x43a
7123155 [L1] Cache miss: addr = 43a
7123235 [L2] Cache miss: addr = 43a
7124125 [MEM] Mem hit: addr = 764, data = 60
7124135 [L2] Cache Allocate: addr = 43a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7124145 [L1] Cache Allocate: addr = 43a data = 7f7e7d7c7b7a79787776757473727170
7124145 [L1] Cache hit from L2: addr = 43a, data = 7a
7124145 [TEST] CPU read @0x7da
7124155 [L1] Cache miss: addr = 7da
7124235 [L2] Cache hit: addr = 7da, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7124245 [L1] Cache Allocate: addr = 7da data = 4f4e4d4c4b4a49484746454443424140
7124245 [L1] Cache hit from L2: addr = 7da, data = 4a
7124245 [TEST] CPU read @0x03b
7124255 [L1] Cache miss: addr = 03b
7124335 [L2] Cache miss: addr = 03b
7125125 [MEM] Mem hit: addr = 43a, data = 20
7125135 [L2] Cache Allocate: addr = 03b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7125145 [L1] Cache Allocate: addr = 03b data = 3f3e3d3c3b3a39383736353433323130
7125145 [L1] Cache hit from L2: addr = 03b, data = 3b
7125145 [TEST] CPU read @0x29d
7125155 [L1] Cache miss: addr = 29d
7125235 [L2] Cache hit: addr = 29d, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7125245 [L1] Cache Allocate: addr = 29d data = 8f8e8d8c8b8a89888786858483828180
7125245 [L1] Cache hit from L2: addr = 29d, data = 8d
7125245 [TEST] CPU read @0x130
7125255 [L1] Cache miss: addr = 130
7125335 [L2] Cache miss: addr = 130
7126125 [MEM] Mem hit: addr = 03b, data = 20
7126135 [L2] Cache Allocate: addr = 130 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7126145 [L1] Cache Allocate: addr = 130 data = 3f3e3d3c3b3a39383736353433323130
7126145 [L1] Cache hit from L2: addr = 130, data = 30
7126145 [TEST] CPU read @0x78c
7126155 [L1] Cache miss: addr = 78c
7126235 [L2] Cache miss: addr = 78c
7127125 [MEM] Mem hit: addr = 130, data = 20
7127135 [L2] Cache Allocate: addr = 78c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7127145 [L1] Cache Allocate: addr = 78c data = 2f2e2d2c2b2a29282726252423222120
7127145 [L1] Cache hit from L2: addr = 78c, data = 2c
7127145 [TEST] CPU read @0x4ce
7127155 [L1] Cache hit: addr = 4ce, data = ee
7127165 [TEST] CPU read @0x0a9
7127175 [L1] Cache miss: addr = 0a9
7127235 [L2] Cache miss: addr = 0a9
7128125 [MEM] Mem hit: addr = 78c, data = 80
7128135 [L2] Cache Allocate: addr = 0a9 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7128145 [L1] Cache Allocate: addr = 0a9 data = 8f8e8d8c8b8a89888786858483828180
7128145 [L1] Cache hit from L2: addr = 0a9, data = 89
7128145 [TEST] CPU read @0x090
7128155 [L1] Cache miss: addr = 090
7128235 [L2] Cache miss: addr = 090
7129125 [MEM] Mem hit: addr = 0a9, data = a0
7129135 [L2] Cache Allocate: addr = 090 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7129145 [L1] Cache Allocate: addr = 090 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7129145 [L1] Cache hit from L2: addr = 090, data = b0
7129145 [TEST] CPU read @0x674
7129155 [L1] Cache miss: addr = 674
7129235 [L2] Cache miss: addr = 674
7130125 [MEM] Mem hit: addr = 090, data = 80
7130135 [L2] Cache Allocate: addr = 674 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7130145 [L1] Cache Allocate: addr = 674 data = 9f9e9d9c9b9a99989796959493929190
7130145 [L1] Cache hit from L2: addr = 674, data = 94
7130145 [TEST] CPU read @0x4b6
7130155 [L1] Cache miss: addr = 4b6
7130235 [L2] Cache miss: addr = 4b6
7131125 [MEM] Mem hit: addr = 674, data = 60
7131135 [L2] Cache Allocate: addr = 4b6 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7131145 [L1] Cache Allocate: addr = 4b6 data = 7f7e7d7c7b7a79787776757473727170
7131145 [L1] Cache hit from L2: addr = 4b6, data = 76
7131145 [TEST] CPU read @0x0ee
7131155 [L1] Cache miss: addr = 0ee
7131235 [L2] Cache miss: addr = 0ee
7132125 [MEM] Mem hit: addr = 4b6, data = a0
7132135 [L2] Cache Allocate: addr = 0ee data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7132145 [L1] Cache Allocate: addr = 0ee data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7132145 [L1] Cache hit from L2: addr = 0ee, data = ae
7132145 [TEST] CPU read @0x0af
7132155 [L1] Cache miss: addr = 0af
7132235 [L2] Cache miss: addr = 0af
7133125 [MEM] Mem hit: addr = 0ee, data = e0
7133135 [L2] Cache Allocate: addr = 0af data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7133145 [L1] Cache Allocate: addr = 0af data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7133145 [L1] Cache hit from L2: addr = 0af, data = ef
7133145 [TEST] CPU read @0x77b
7133155 [L1] Cache miss: addr = 77b
7133235 [L2] Cache miss: addr = 77b
7134125 [MEM] Mem hit: addr = 0af, data = a0
7134135 [L2] Cache Allocate: addr = 77b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7134145 [L1] Cache Allocate: addr = 77b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7134145 [L1] Cache hit from L2: addr = 77b, data = bb
7134145 [TEST] CPU read @0x335
7134155 [L1] Cache miss: addr = 335
7134235 [L2] Cache miss: addr = 335
7135125 [MEM] Mem hit: addr = 77b, data = 60
7135135 [L2] Cache Allocate: addr = 335 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7135145 [L1] Cache Allocate: addr = 335 data = 7f7e7d7c7b7a79787776757473727170
7135145 [L1] Cache hit from L2: addr = 335, data = 75
7135145 [TEST] CPU read @0x0ad
7135155 [L1] Cache hit: addr = 0ad, data = ed
7135165 [TEST] CPU read @0x656
7135175 [L1] Cache miss: addr = 656
7135235 [L2] Cache miss: addr = 656
7136125 [MEM] Mem hit: addr = 335, data = 20
7136135 [L2] Cache Allocate: addr = 656 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7136145 [L1] Cache Allocate: addr = 656 data = 3f3e3d3c3b3a39383736353433323130
7136145 [L1] Cache hit from L2: addr = 656, data = 36
7136145 [TEST] CPU read @0x766
7136155 [L1] Cache miss: addr = 766
7136235 [L2] Cache miss: addr = 766
7137125 [MEM] Mem hit: addr = 656, data = 40
7137135 [L2] Cache Allocate: addr = 766 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7137145 [L1] Cache Allocate: addr = 766 data = 4f4e4d4c4b4a49484746454443424140
7137145 [L1] Cache hit from L2: addr = 766, data = 46
7137145 [TEST] CPU read @0x2f8
7137155 [L1] Cache miss: addr = 2f8
7137235 [L2] Cache hit: addr = 2f8, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7137245 [L1] Cache Allocate: addr = 2f8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7137245 [L1] Cache hit from L2: addr = 2f8, data = c8
7137245 [TEST] CPU read @0x4d4
7137255 [L1] Cache miss: addr = 4d4
7137335 [L2] Cache hit: addr = 4d4, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7137345 [L1] Cache Allocate: addr = 4d4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7137345 [L1] Cache hit from L2: addr = 4d4, data = e4
7137345 [TEST] CPU read @0x524
7137355 [L1] Cache miss: addr = 524
7137435 [L2] Cache miss: addr = 524
7138125 [MEM] Mem hit: addr = 766, data = 60
7138135 [L2] Cache Allocate: addr = 524 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7138145 [L1] Cache Allocate: addr = 524 data = 6f6e6d6c6b6a69686766656463626160
7138145 [L1] Cache hit from L2: addr = 524, data = 64
7138145 [TEST] CPU read @0x721
7138155 [L1] Cache miss: addr = 721
7138235 [L2] Cache miss: addr = 721
7139125 [MEM] Mem hit: addr = 524, data = 20
7139135 [L2] Cache Allocate: addr = 721 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7139145 [L1] Cache Allocate: addr = 721 data = 2f2e2d2c2b2a29282726252423222120
7139145 [L1] Cache hit from L2: addr = 721, data = 21
7139145 [TEST] CPU read @0x355
7139155 [L1] Cache miss: addr = 355
7139235 [L2] Cache miss: addr = 355
7140125 [MEM] Mem hit: addr = 721, data = 20
7140135 [L2] Cache Allocate: addr = 355 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7140145 [L1] Cache Allocate: addr = 355 data = 3f3e3d3c3b3a39383736353433323130
7140145 [L1] Cache hit from L2: addr = 355, data = 35
7140145 [TEST] CPU read @0x16f
7140155 [L1] Cache miss: addr = 16f
7140235 [L2] Cache hit: addr = 16f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7140245 [L1] Cache Allocate: addr = 16f data = 4f4e4d4c4b4a49484746454443424140
7140245 [L1] Cache hit from L2: addr = 16f, data = 4f
7140245 [TEST] CPU read @0x027
7140255 [L1] Cache miss: addr = 027
7140335 [L2] Cache miss: addr = 027
7141125 [MEM] Mem hit: addr = 355, data = 40
7141135 [L2] Cache Allocate: addr = 027 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7141145 [L1] Cache Allocate: addr = 027 data = 4f4e4d4c4b4a49484746454443424140
7141145 [L1] Cache hit from L2: addr = 027, data = 47
7141145 [TEST] CPU read @0x5a4
7141155 [L1] Cache miss: addr = 5a4
7141235 [L2] Cache hit: addr = 5a4, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7141245 [L1] Cache Allocate: addr = 5a4 data = 8f8e8d8c8b8a89888786858483828180
7141245 [L1] Cache hit from L2: addr = 5a4, data = 84
7141245 [TEST] CPU read @0x5b8
7141255 [L1] Cache hit: addr = 5b8, data = 98
7141265 [TEST] CPU read @0x16d
7141275 [L1] Cache miss: addr = 16d
7141335 [L2] Cache hit: addr = 16d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7141345 [L1] Cache Allocate: addr = 16d data = 4f4e4d4c4b4a49484746454443424140
7141345 [L1] Cache hit from L2: addr = 16d, data = 4d
7141345 [TEST] CPU read @0x40d
7141355 [L1] Cache miss: addr = 40d
7141435 [L2] Cache miss: addr = 40d
7142125 [MEM] Mem hit: addr = 027, data = 20
7142135 [L2] Cache Allocate: addr = 40d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7142145 [L1] Cache Allocate: addr = 40d data = 2f2e2d2c2b2a29282726252423222120
7142145 [L1] Cache hit from L2: addr = 40d, data = 2d
7142145 [TEST] CPU read @0x4cb
7142155 [L1] Cache hit: addr = 4cb, data = eb
7142165 [TEST] CPU read @0x465
7142175 [L1] Cache miss: addr = 465
7142235 [L2] Cache miss: addr = 465
7143125 [MEM] Mem hit: addr = 40d, data = 00
7143135 [L2] Cache Allocate: addr = 465 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7143145 [L1] Cache Allocate: addr = 465 data = 0f0e0d0c0b0a09080706050403020100
7143145 [L1] Cache hit from L2: addr = 465, data = 05
7143145 [TEST] CPU read @0x0fe
7143155 [L1] Cache miss: addr = 0fe
7143235 [L2] Cache miss: addr = 0fe
7144125 [MEM] Mem hit: addr = 465, data = 60
7144135 [L2] Cache Allocate: addr = 0fe data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7144145 [L1] Cache Allocate: addr = 0fe data = 7f7e7d7c7b7a79787776757473727170
7144145 [L1] Cache hit from L2: addr = 0fe, data = 7e
7144145 [TEST] CPU read @0x5b4
7144155 [L1] Cache hit: addr = 5b4, data = 94
7144165 [TEST] CPU read @0x23d
7144175 [L1] Cache miss: addr = 23d
7144235 [L2] Cache hit: addr = 23d, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7144245 [L1] Cache Allocate: addr = 23d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7144245 [L1] Cache hit from L2: addr = 23d, data = ed
7144245 [TEST] CPU read @0x11b
7144255 [L1] Cache miss: addr = 11b
7144335 [L2] Cache miss: addr = 11b
7145125 [MEM] Mem hit: addr = 0fe, data = e0
7145135 [L2] Cache Allocate: addr = 11b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7145145 [L1] Cache Allocate: addr = 11b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7145145 [L1] Cache hit from L2: addr = 11b, data = fb
7145145 [TEST] CPU read @0x22c
7145155 [L1] Cache hit: addr = 22c, data = ec
7145165 [TEST] CPU read @0x788
7145175 [L1] Cache miss: addr = 788
7145235 [L2] Cache miss: addr = 788
7146125 [MEM] Mem hit: addr = 11b, data = 00
7146135 [L2] Cache Allocate: addr = 788 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7146145 [L1] Cache Allocate: addr = 788 data = 0f0e0d0c0b0a09080706050403020100
7146145 [L1] Cache hit from L2: addr = 788, data = 08
7146145 [TEST] CPU read @0x2b1
7146155 [L1] Cache miss: addr = 2b1
7146235 [L2] Cache miss: addr = 2b1
7147125 [MEM] Mem hit: addr = 788, data = 80
7147135 [L2] Cache Allocate: addr = 2b1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7147145 [L1] Cache Allocate: addr = 2b1 data = 9f9e9d9c9b9a99989796959493929190
7147145 [L1] Cache hit from L2: addr = 2b1, data = 91
7147145 [TEST] CPU read @0x3b5
7147155 [L1] Cache miss: addr = 3b5
7147235 [L2] Cache miss: addr = 3b5
7148125 [MEM] Mem hit: addr = 2b1, data = a0
7148135 [L2] Cache Allocate: addr = 3b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7148145 [L1] Cache Allocate: addr = 3b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7148145 [L1] Cache hit from L2: addr = 3b5, data = b5
7148145 [TEST] CPU read @0x6fc
7148155 [L1] Cache miss: addr = 6fc
7148235 [L2] Cache miss: addr = 6fc
7149125 [MEM] Mem hit: addr = 3b5, data = a0
7149135 [L2] Cache Allocate: addr = 6fc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7149145 [L1] Cache Allocate: addr = 6fc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7149145 [L1] Cache hit from L2: addr = 6fc, data = bc
7149145 [TEST] CPU read @0x573
7149155 [L1] Cache miss: addr = 573
7149235 [L2] Cache miss: addr = 573
7150125 [MEM] Mem hit: addr = 6fc, data = e0
7150135 [L2] Cache Allocate: addr = 573 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7150145 [L1] Cache Allocate: addr = 573 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7150145 [L1] Cache hit from L2: addr = 573, data = f3
7150145 [TEST] CPU read @0x7b4
7150155 [L1] Cache miss: addr = 7b4
7150235 [L2] Cache miss: addr = 7b4
7151125 [MEM] Mem hit: addr = 573, data = 60
7151135 [L2] Cache Allocate: addr = 7b4 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7151145 [L1] Cache Allocate: addr = 7b4 data = 7f7e7d7c7b7a79787776757473727170
7151145 [L1] Cache hit from L2: addr = 7b4, data = 74
7151145 [TEST] CPU read @0x663
7151155 [L1] Cache miss: addr = 663
7151235 [L2] Cache miss: addr = 663
7152125 [MEM] Mem hit: addr = 7b4, data = a0
7152135 [L2] Cache Allocate: addr = 663 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7152145 [L1] Cache Allocate: addr = 663 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7152145 [L1] Cache hit from L2: addr = 663, data = a3
7152145 [TEST] CPU read @0x5c6
7152155 [L1] Cache miss: addr = 5c6
7152235 [L2] Cache hit: addr = 5c6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7152245 [L1] Cache Allocate: addr = 5c6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7152245 [L1] Cache hit from L2: addr = 5c6, data = a6
7152245 [TEST] CPU read @0x2bb
7152255 [L1] Cache miss: addr = 2bb
7152335 [L2] Cache miss: addr = 2bb
7153125 [MEM] Mem hit: addr = 663, data = 60
7153135 [L2] Cache Allocate: addr = 2bb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7153145 [L1] Cache Allocate: addr = 2bb data = 7f7e7d7c7b7a79787776757473727170
7153145 [L1] Cache hit from L2: addr = 2bb, data = 7b
7153145 [TEST] CPU read @0x73f
7153155 [L1] Cache miss: addr = 73f
7153235 [L2] Cache miss: addr = 73f
7154125 [MEM] Mem hit: addr = 2bb, data = a0
7154135 [L2] Cache Allocate: addr = 73f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7154145 [L1] Cache Allocate: addr = 73f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7154145 [L1] Cache hit from L2: addr = 73f, data = bf
7154145 [TEST] CPU read @0x28b
7154155 [L1] Cache miss: addr = 28b
7154235 [L2] Cache miss: addr = 28b
7155125 [MEM] Mem hit: addr = 73f, data = 20
7155135 [L2] Cache Allocate: addr = 28b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7155145 [L1] Cache Allocate: addr = 28b data = 2f2e2d2c2b2a29282726252423222120
7155145 [L1] Cache hit from L2: addr = 28b, data = 2b
7155145 [TEST] CPU read @0x3f8
7155155 [L1] Cache hit: addr = 3f8, data = 78
7155165 [TEST] CPU read @0x6b7
7155175 [L1] Cache miss: addr = 6b7
7155235 [L2] Cache miss: addr = 6b7
7156125 [MEM] Mem hit: addr = 28b, data = 80
7156135 [L2] Cache Allocate: addr = 6b7 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7156145 [L1] Cache Allocate: addr = 6b7 data = 9f9e9d9c9b9a99989796959493929190
7156145 [L1] Cache hit from L2: addr = 6b7, data = 97
7156145 [TEST] CPU read @0x237
7156155 [L1] Cache miss: addr = 237
7156235 [L2] Cache hit: addr = 237, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7156245 [L1] Cache Allocate: addr = 237 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7156245 [L1] Cache hit from L2: addr = 237, data = e7
7156245 [TEST] CPU read @0x2f7
7156255 [L1] Cache miss: addr = 2f7
7156335 [L2] Cache hit: addr = 2f7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7156345 [L1] Cache Allocate: addr = 2f7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7156345 [L1] Cache hit from L2: addr = 2f7, data = c7
7156345 [TEST] CPU read @0x504
7156355 [L1] Cache miss: addr = 504
7156435 [L2] Cache miss: addr = 504
7157125 [MEM] Mem hit: addr = 6b7, data = a0
7157135 [L2] Cache Allocate: addr = 504 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7157145 [L1] Cache Allocate: addr = 504 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7157145 [L1] Cache hit from L2: addr = 504, data = a4
7157145 [TEST] CPU read @0x294
7157155 [L1] Cache miss: addr = 294
7157235 [L2] Cache miss: addr = 294
7158125 [MEM] Mem hit: addr = 504, data = 00
7158135 [L2] Cache Allocate: addr = 294 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7158145 [L1] Cache Allocate: addr = 294 data = 1f1e1d1c1b1a19181716151413121110
7158145 [L1] Cache hit from L2: addr = 294, data = 14
7158145 [TEST] CPU read @0x03a
7158155 [L1] Cache miss: addr = 03a
7158235 [L2] Cache miss: addr = 03a
7159125 [MEM] Mem hit: addr = 294, data = 80
7159135 [L2] Cache Allocate: addr = 03a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7159145 [L1] Cache Allocate: addr = 03a data = 9f9e9d9c9b9a99989796959493929190
7159145 [L1] Cache hit from L2: addr = 03a, data = 9a
7159145 [TEST] CPU read @0x75c
7159155 [L1] Cache miss: addr = 75c
7159235 [L2] Cache miss: addr = 75c
7160125 [MEM] Mem hit: addr = 03a, data = 20
7160135 [L2] Cache Allocate: addr = 75c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7160145 [L1] Cache Allocate: addr = 75c data = 3f3e3d3c3b3a39383736353433323130
7160145 [L1] Cache hit from L2: addr = 75c, data = 3c
7160145 [TEST] CPU read @0x6b0
7160155 [L1] Cache miss: addr = 6b0
7160235 [L2] Cache miss: addr = 6b0
7161125 [MEM] Mem hit: addr = 75c, data = 40
7161135 [L2] Cache Allocate: addr = 6b0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7161145 [L1] Cache Allocate: addr = 6b0 data = 5f5e5d5c5b5a59585756555453525150
7161145 [L1] Cache hit from L2: addr = 6b0, data = 50
7161145 [TEST] CPU read @0x422
7161155 [L1] Cache miss: addr = 422
7161235 [L2] Cache miss: addr = 422
7162125 [MEM] Mem hit: addr = 6b0, data = a0
7162135 [L2] Cache Allocate: addr = 422 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7162145 [L1] Cache Allocate: addr = 422 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7162145 [L1] Cache hit from L2: addr = 422, data = a2
7162145 [TEST] CPU read @0x6b5
7162155 [L1] Cache hit: addr = 6b5, data = 55
7162165 [TEST] CPU read @0x6d3
7162175 [L1] Cache hit: addr = 6d3, data = b3
7162185 [TEST] CPU read @0x573
7162195 [L1] Cache miss: addr = 573
7162235 [L2] Cache miss: addr = 573
7163125 [MEM] Mem hit: addr = 422, data = 20
7163135 [L2] Cache Allocate: addr = 573 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7163145 [L1] Cache Allocate: addr = 573 data = 3f3e3d3c3b3a39383736353433323130
7163145 [L1] Cache hit from L2: addr = 573, data = 33
7163145 [TEST] CPU read @0x6ec
7163155 [L1] Cache miss: addr = 6ec
7163235 [L2] Cache miss: addr = 6ec
7164125 [MEM] Mem hit: addr = 573, data = 60
7164135 [L2] Cache Allocate: addr = 6ec data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7164145 [L1] Cache Allocate: addr = 6ec data = 6f6e6d6c6b6a69686766656463626160
7164145 [L1] Cache hit from L2: addr = 6ec, data = 6c
7164145 [TEST] CPU read @0x4c7
7164155 [L1] Cache hit: addr = 4c7, data = e7
7164165 [TEST] CPU read @0x66a
7164175 [L1] Cache miss: addr = 66a
7164235 [L2] Cache miss: addr = 66a
7165125 [MEM] Mem hit: addr = 6ec, data = e0
7165135 [L2] Cache Allocate: addr = 66a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7165145 [L1] Cache Allocate: addr = 66a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7165145 [L1] Cache hit from L2: addr = 66a, data = ea
7165145 [TEST] CPU read @0x330
7165155 [L1] Cache miss: addr = 330
7165235 [L2] Cache miss: addr = 330
7166125 [MEM] Mem hit: addr = 66a, data = 60
7166135 [L2] Cache Allocate: addr = 330 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7166145 [L1] Cache Allocate: addr = 330 data = 7f7e7d7c7b7a79787776757473727170
7166145 [L1] Cache hit from L2: addr = 330, data = 70
7166145 [TEST] CPU read @0x476
7166155 [L1] Cache miss: addr = 476
7166235 [L2] Cache miss: addr = 476
7167125 [MEM] Mem hit: addr = 330, data = 20
7167135 [L2] Cache Allocate: addr = 476 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7167145 [L1] Cache Allocate: addr = 476 data = 3f3e3d3c3b3a39383736353433323130
7167145 [L1] Cache hit from L2: addr = 476, data = 36
7167145 [TEST] CPU read @0x6d4
7167155 [L1] Cache hit: addr = 6d4, data = b4
7167165 [TEST] CPU read @0x64e
7167175 [L1] Cache miss: addr = 64e
7167235 [L2] Cache miss: addr = 64e
7168125 [MEM] Mem hit: addr = 476, data = 60
7168135 [L2] Cache Allocate: addr = 64e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7168145 [L1] Cache Allocate: addr = 64e data = 6f6e6d6c6b6a69686766656463626160
7168145 [L1] Cache hit from L2: addr = 64e, data = 6e
7168145 [TEST] CPU read @0x3ed
7168155 [L1] Cache miss: addr = 3ed
7168235 [L2] Cache hit: addr = 3ed, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7168245 [L1] Cache Allocate: addr = 3ed data = 6f6e6d6c6b6a69686766656463626160
7168245 [L1] Cache hit from L2: addr = 3ed, data = 6d
7168245 [TEST] CPU read @0x409
7168255 [L1] Cache miss: addr = 409
7168335 [L2] Cache miss: addr = 409
7169125 [MEM] Mem hit: addr = 64e, data = 40
7169135 [L2] Cache Allocate: addr = 409 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7169145 [L1] Cache Allocate: addr = 409 data = 4f4e4d4c4b4a49484746454443424140
7169145 [L1] Cache hit from L2: addr = 409, data = 49
7169145 [TEST] CPU read @0x454
7169155 [L1] Cache miss: addr = 454
7169235 [L2] Cache miss: addr = 454
7170125 [MEM] Mem hit: addr = 409, data = 00
7170135 [L2] Cache Allocate: addr = 454 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7170145 [L1] Cache Allocate: addr = 454 data = 1f1e1d1c1b1a19181716151413121110
7170145 [L1] Cache hit from L2: addr = 454, data = 14
7170145 [TEST] CPU read @0x1bd
7170155 [L1] Cache miss: addr = 1bd
7170235 [L2] Cache miss: addr = 1bd
7171125 [MEM] Mem hit: addr = 454, data = 40
7171135 [L2] Cache Allocate: addr = 1bd data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7171145 [L1] Cache Allocate: addr = 1bd data = 5f5e5d5c5b5a59585756555453525150
7171145 [L1] Cache hit from L2: addr = 1bd, data = 5d
7171145 [TEST] CPU read @0x5d1
7171155 [L1] Cache miss: addr = 5d1
7171235 [L2] Cache hit: addr = 5d1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7171245 [L1] Cache Allocate: addr = 5d1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7171245 [L1] Cache hit from L2: addr = 5d1, data = a1
7171245 [TEST] CPU read @0x1c9
7171255 [L1] Cache miss: addr = 1c9
7171335 [L2] Cache miss: addr = 1c9
7172125 [MEM] Mem hit: addr = 1bd, data = a0
7172135 [L2] Cache Allocate: addr = 1c9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7172145 [L1] Cache Allocate: addr = 1c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7172145 [L1] Cache hit from L2: addr = 1c9, data = a9
7172145 [TEST] CPU read @0x1ca
7172155 [L1] Cache hit: addr = 1ca, data = aa
7172165 [TEST] CPU read @0x346
7172175 [L1] Cache miss: addr = 346
7172235 [L2] Cache miss: addr = 346
7173125 [MEM] Mem hit: addr = 1c9, data = c0
7173135 [L2] Cache Allocate: addr = 346 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7173145 [L1] Cache Allocate: addr = 346 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7173145 [L1] Cache hit from L2: addr = 346, data = c6
7173145 [TEST] CPU read @0x110
7173155 [L1] Cache miss: addr = 110
7173235 [L2] Cache miss: addr = 110
7174125 [MEM] Mem hit: addr = 346, data = 40
7174135 [L2] Cache Allocate: addr = 110 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7174145 [L1] Cache Allocate: addr = 110 data = 5f5e5d5c5b5a59585756555453525150
7174145 [L1] Cache hit from L2: addr = 110, data = 50
7174145 [TEST] CPU read @0x487
7174155 [L1] Cache hit: addr = 487, data = 27
7174165 [TEST] CPU read @0x45e
7174175 [L1] Cache miss: addr = 45e
7174235 [L2] Cache miss: addr = 45e
7175125 [MEM] Mem hit: addr = 110, data = 00
7175135 [L2] Cache Allocate: addr = 45e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7175145 [L1] Cache Allocate: addr = 45e data = 1f1e1d1c1b1a19181716151413121110
7175145 [L1] Cache hit from L2: addr = 45e, data = 1e
7175145 [TEST] CPU read @0x47d
7175155 [L1] Cache miss: addr = 47d
7175235 [L2] Cache miss: addr = 47d
7176125 [MEM] Mem hit: addr = 45e, data = 40
7176135 [L2] Cache Allocate: addr = 47d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7176145 [L1] Cache Allocate: addr = 47d data = 5f5e5d5c5b5a59585756555453525150
7176145 [L1] Cache hit from L2: addr = 47d, data = 5d
7176145 [TEST] CPU read @0x416
7176155 [L1] Cache miss: addr = 416
7176235 [L2] Cache miss: addr = 416
7177125 [MEM] Mem hit: addr = 47d, data = 60
7177135 [L2] Cache Allocate: addr = 416 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7177145 [L1] Cache Allocate: addr = 416 data = 7f7e7d7c7b7a79787776757473727170
7177145 [L1] Cache hit from L2: addr = 416, data = 76
7177145 [TEST] CPU read @0x718
7177155 [L1] Cache miss: addr = 718
7177235 [L2] Cache miss: addr = 718
7178125 [MEM] Mem hit: addr = 416, data = 00
7178135 [L2] Cache Allocate: addr = 718 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7178145 [L1] Cache Allocate: addr = 718 data = 1f1e1d1c1b1a19181716151413121110
7178145 [L1] Cache hit from L2: addr = 718, data = 18
7178145 [TEST] CPU read @0x013
7178155 [L1] Cache miss: addr = 013
7178235 [L2] Cache miss: addr = 013
7179125 [MEM] Mem hit: addr = 718, data = 00
7179135 [L2] Cache Allocate: addr = 013 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7179145 [L1] Cache Allocate: addr = 013 data = 1f1e1d1c1b1a19181716151413121110
7179145 [L1] Cache hit from L2: addr = 013, data = 13
7179145 [TEST] CPU read @0x1ad
7179155 [L1] Cache miss: addr = 1ad
7179235 [L2] Cache miss: addr = 1ad
7180125 [MEM] Mem hit: addr = 013, data = 00
7180135 [L2] Cache Allocate: addr = 1ad data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7180145 [L1] Cache Allocate: addr = 1ad data = 0f0e0d0c0b0a09080706050403020100
7180145 [L1] Cache hit from L2: addr = 1ad, data = 0d
7180145 [TEST] CPU read @0x586
7180155 [L1] Cache miss: addr = 586
7180235 [L2] Cache miss: addr = 586
7181125 [MEM] Mem hit: addr = 1ad, data = a0
7181135 [L2] Cache Allocate: addr = 586 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7181145 [L1] Cache Allocate: addr = 586 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7181145 [L1] Cache hit from L2: addr = 586, data = a6
7181145 [TEST] CPU read @0x392
7181155 [L1] Cache miss: addr = 392
7181235 [L2] Cache miss: addr = 392
7182125 [MEM] Mem hit: addr = 586, data = 80
7182135 [L2] Cache Allocate: addr = 392 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7182145 [L1] Cache Allocate: addr = 392 data = 9f9e9d9c9b9a99989796959493929190
7182145 [L1] Cache hit from L2: addr = 392, data = 92
7182145 [TEST] CPU read @0x515
7182155 [L1] Cache miss: addr = 515
7182235 [L2] Cache miss: addr = 515
7183125 [MEM] Mem hit: addr = 392, data = 80
7183135 [L2] Cache Allocate: addr = 515 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7183145 [L1] Cache Allocate: addr = 515 data = 9f9e9d9c9b9a99989796959493929190
7183145 [L1] Cache hit from L2: addr = 515, data = 95
7183145 [TEST] CPU read @0x5af
7183155 [L1] Cache miss: addr = 5af
7183235 [L2] Cache hit: addr = 5af, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7183245 [L1] Cache Allocate: addr = 5af data = 8f8e8d8c8b8a89888786858483828180
7183245 [L1] Cache hit from L2: addr = 5af, data = 8f
7183245 [TEST] CPU read @0x56d
7183255 [L1] Cache miss: addr = 56d
7183335 [L2] Cache miss: addr = 56d
7184125 [MEM] Mem hit: addr = 515, data = 00
7184135 [L2] Cache Allocate: addr = 56d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7184145 [L1] Cache Allocate: addr = 56d data = 0f0e0d0c0b0a09080706050403020100
7184145 [L1] Cache hit from L2: addr = 56d, data = 0d
7184145 [TEST] CPU read @0x03b
7184155 [L1] Cache miss: addr = 03b
7184235 [L2] Cache miss: addr = 03b
7185125 [MEM] Mem hit: addr = 56d, data = 60
7185135 [L2] Cache Allocate: addr = 03b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7185145 [L1] Cache Allocate: addr = 03b data = 7f7e7d7c7b7a79787776757473727170
7185145 [L1] Cache hit from L2: addr = 03b, data = 7b
7185145 [TEST] CPU read @0x609
7185155 [L1] Cache miss: addr = 609
7185235 [L2] Cache miss: addr = 609
7186125 [MEM] Mem hit: addr = 03b, data = 20
7186135 [L2] Cache Allocate: addr = 609 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7186145 [L1] Cache Allocate: addr = 609 data = 2f2e2d2c2b2a29282726252423222120
7186145 [L1] Cache hit from L2: addr = 609, data = 29
7186145 [TEST] CPU read @0x373
7186155 [L1] Cache hit: addr = 373, data = c3
7186165 [TEST] CPU read @0x039
7186175 [L1] Cache hit: addr = 039, data = 79
7186185 [TEST] CPU read @0x191
7186195 [L1] Cache miss: addr = 191
7186235 [L2] Cache miss: addr = 191
7187125 [MEM] Mem hit: addr = 609, data = 00
7187135 [L2] Cache Allocate: addr = 191 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7187145 [L1] Cache Allocate: addr = 191 data = 1f1e1d1c1b1a19181716151413121110
7187145 [L1] Cache hit from L2: addr = 191, data = 11
7187145 [TEST] CPU read @0x2ea
7187155 [L1] Cache hit: addr = 2ea, data = ca
7187165 [TEST] CPU read @0x652
7187175 [L1] Cache miss: addr = 652
7187235 [L2] Cache miss: addr = 652
7188125 [MEM] Mem hit: addr = 191, data = 80
7188135 [L2] Cache Allocate: addr = 652 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7188145 [L1] Cache Allocate: addr = 652 data = 9f9e9d9c9b9a99989796959493929190
7188145 [L1] Cache hit from L2: addr = 652, data = 92
7188145 [TEST] CPU read @0x3ce
7188155 [L1] Cache miss: addr = 3ce
7188235 [L2] Cache miss: addr = 3ce
7189125 [MEM] Mem hit: addr = 652, data = 40
7189135 [L2] Cache Allocate: addr = 3ce data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7189145 [L1] Cache Allocate: addr = 3ce data = 4f4e4d4c4b4a49484746454443424140
7189145 [L1] Cache hit from L2: addr = 3ce, data = 4e
7189145 [TEST] CPU read @0x436
7189155 [L1] Cache miss: addr = 436
7189235 [L2] Cache miss: addr = 436
7190125 [MEM] Mem hit: addr = 3ce, data = c0
7190135 [L2] Cache Allocate: addr = 436 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7190145 [L1] Cache Allocate: addr = 436 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7190145 [L1] Cache hit from L2: addr = 436, data = d6
7190145 [TEST] CPU read @0x55a
7190155 [L1] Cache hit: addr = 55a, data = da
7190165 [TEST] CPU read @0x7d0
7190175 [L1] Cache miss: addr = 7d0
7190235 [L2] Cache hit: addr = 7d0, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7190245 [L1] Cache Allocate: addr = 7d0 data = 4f4e4d4c4b4a49484746454443424140
7190245 [L1] Cache hit from L2: addr = 7d0, data = 40
7190245 [TEST] CPU read @0x25e
7190255 [L1] Cache miss: addr = 25e
7190335 [L2] Cache hit: addr = 25e, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7190345 [L1] Cache Allocate: addr = 25e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7190345 [L1] Cache hit from L2: addr = 25e, data = ee
7190345 [TEST] CPU read @0x323
7190355 [L1] Cache miss: addr = 323
7190435 [L2] Cache miss: addr = 323
7191125 [MEM] Mem hit: addr = 436, data = 20
7191135 [L2] Cache Allocate: addr = 323 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7191145 [L1] Cache Allocate: addr = 323 data = 2f2e2d2c2b2a29282726252423222120
7191145 [L1] Cache hit from L2: addr = 323, data = 23
7191145 [TEST] CPU read @0x0ee
7191155 [L1] Cache miss: addr = 0ee
7191235 [L2] Cache miss: addr = 0ee
7192125 [MEM] Mem hit: addr = 323, data = 20
7192135 [L2] Cache Allocate: addr = 0ee data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7192145 [L1] Cache Allocate: addr = 0ee data = 2f2e2d2c2b2a29282726252423222120
7192145 [L1] Cache hit from L2: addr = 0ee, data = 2e
7192145 [TEST] CPU read @0x4d3
7192155 [L1] Cache miss: addr = 4d3
7192235 [L2] Cache hit: addr = 4d3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7192245 [L1] Cache Allocate: addr = 4d3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7192245 [L1] Cache hit from L2: addr = 4d3, data = e3
7192245 [TEST] CPU read @0x03a
7192255 [L1] Cache miss: addr = 03a
7192335 [L2] Cache miss: addr = 03a
7193125 [MEM] Mem hit: addr = 0ee, data = e0
7193135 [L2] Cache Allocate: addr = 03a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7193145 [L1] Cache Allocate: addr = 03a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7193145 [L1] Cache hit from L2: addr = 03a, data = fa
7193145 [TEST] CPU read @0x5ee
7193155 [L1] Cache miss: addr = 5ee
7193235 [L2] Cache miss: addr = 5ee
7194125 [MEM] Mem hit: addr = 03a, data = 20
7194135 [L2] Cache Allocate: addr = 5ee data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7194145 [L1] Cache Allocate: addr = 5ee data = 2f2e2d2c2b2a29282726252423222120
7194145 [L1] Cache hit from L2: addr = 5ee, data = 2e
7194145 [TEST] CPU read @0x15e
7194155 [L1] Cache miss: addr = 15e
7194235 [L2] Cache miss: addr = 15e
7195125 [MEM] Mem hit: addr = 5ee, data = e0
7195135 [L2] Cache Allocate: addr = 15e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7195145 [L1] Cache Allocate: addr = 15e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7195145 [L1] Cache hit from L2: addr = 15e, data = fe
7195145 [TEST] CPU read @0x7f1
7195155 [L1] Cache miss: addr = 7f1
7195235 [L2] Cache miss: addr = 7f1
7196125 [MEM] Mem hit: addr = 15e, data = 40
7196135 [L2] Cache Allocate: addr = 7f1 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7196145 [L1] Cache Allocate: addr = 7f1 data = 5f5e5d5c5b5a59585756555453525150
7196145 [L1] Cache hit from L2: addr = 7f1, data = 51
7196145 [TEST] CPU read @0x567
7196155 [L1] Cache miss: addr = 567
7196235 [L2] Cache miss: addr = 567
7197125 [MEM] Mem hit: addr = 7f1, data = e0
7197135 [L2] Cache Allocate: addr = 567 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7197145 [L1] Cache Allocate: addr = 567 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7197145 [L1] Cache hit from L2: addr = 567, data = e7
7197145 [TEST] CPU read @0x086
7197155 [L1] Cache miss: addr = 086
7197235 [L2] Cache miss: addr = 086
7198125 [MEM] Mem hit: addr = 567, data = 60
7198135 [L2] Cache Allocate: addr = 086 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7198145 [L1] Cache Allocate: addr = 086 data = 6f6e6d6c6b6a69686766656463626160
7198145 [L1] Cache hit from L2: addr = 086, data = 66
7198145 [TEST] CPU read @0x41e
7198155 [L1] Cache miss: addr = 41e
7198235 [L2] Cache miss: addr = 41e
7199125 [MEM] Mem hit: addr = 086, data = 80
7199135 [L2] Cache Allocate: addr = 41e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7199145 [L1] Cache Allocate: addr = 41e data = 9f9e9d9c9b9a99989796959493929190
7199145 [L1] Cache hit from L2: addr = 41e, data = 9e
7199145 [TEST] CPU read @0x7ee
7199155 [L1] Cache miss: addr = 7ee
7199235 [L2] Cache miss: addr = 7ee
7200125 [MEM] Mem hit: addr = 41e, data = 00
7200135 [L2] Cache Allocate: addr = 7ee data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7200145 [L1] Cache Allocate: addr = 7ee data = 0f0e0d0c0b0a09080706050403020100
7200145 [L1] Cache hit from L2: addr = 7ee, data = 0e
7200145 [TEST] CPU read @0x717
7200155 [L1] Cache miss: addr = 717
7200235 [L2] Cache miss: addr = 717
7201125 [MEM] Mem hit: addr = 7ee, data = e0
7201135 [L2] Cache Allocate: addr = 717 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7201145 [L1] Cache Allocate: addr = 717 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7201145 [L1] Cache hit from L2: addr = 717, data = f7
7201145 [TEST] CPU read @0x73a
7201155 [L1] Cache miss: addr = 73a
7201235 [L2] Cache miss: addr = 73a
7202125 [MEM] Mem hit: addr = 717, data = 00
7202135 [L2] Cache Allocate: addr = 73a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7202145 [L1] Cache Allocate: addr = 73a data = 1f1e1d1c1b1a19181716151413121110
7202145 [L1] Cache hit from L2: addr = 73a, data = 1a
7202145 [TEST] CPU read @0x450
7202155 [L1] Cache miss: addr = 450
7202235 [L2] Cache miss: addr = 450
7203125 [MEM] Mem hit: addr = 73a, data = 20
7203135 [L2] Cache Allocate: addr = 450 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7203145 [L1] Cache Allocate: addr = 450 data = 3f3e3d3c3b3a39383736353433323130
7203145 [L1] Cache hit from L2: addr = 450, data = 30
7203145 [TEST] CPU read @0x100
7203155 [L1] Cache miss: addr = 100
7203235 [L2] Cache miss: addr = 100
7204125 [MEM] Mem hit: addr = 450, data = 40
7204135 [L2] Cache Allocate: addr = 100 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7204145 [L1] Cache Allocate: addr = 100 data = 4f4e4d4c4b4a49484746454443424140
7204145 [L1] Cache hit from L2: addr = 100, data = 40
7204145 [TEST] CPU read @0x4d2
7204155 [L1] Cache miss: addr = 4d2
7204235 [L2] Cache hit: addr = 4d2, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7204245 [L1] Cache Allocate: addr = 4d2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7204245 [L1] Cache hit from L2: addr = 4d2, data = e2
7204245 [TEST] CPU read @0x159
7204255 [L1] Cache miss: addr = 159
7204335 [L2] Cache miss: addr = 159
7205125 [MEM] Mem hit: addr = 100, data = 00
7205135 [L2] Cache Allocate: addr = 159 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7205145 [L1] Cache Allocate: addr = 159 data = 1f1e1d1c1b1a19181716151413121110
7205145 [L1] Cache hit from L2: addr = 159, data = 19
7205145 [TEST] CPU read @0x78a
7205155 [L1] Cache miss: addr = 78a
7205235 [L2] Cache miss: addr = 78a
7206125 [MEM] Mem hit: addr = 159, data = 40
7206135 [L2] Cache Allocate: addr = 78a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7206145 [L1] Cache Allocate: addr = 78a data = 4f4e4d4c4b4a49484746454443424140
7206145 [L1] Cache hit from L2: addr = 78a, data = 4a
7206145 [TEST] CPU read @0x2ea
7206155 [L1] Cache hit: addr = 2ea, data = ca
7206165 [TEST] CPU read @0x275
7206175 [L1] Cache miss: addr = 275
7206235 [L2] Cache miss: addr = 275
7207125 [MEM] Mem hit: addr = 78a, data = 80
7207135 [L2] Cache Allocate: addr = 275 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7207145 [L1] Cache Allocate: addr = 275 data = 9f9e9d9c9b9a99989796959493929190
7207145 [L1] Cache hit from L2: addr = 275, data = 95
7207145 [TEST] CPU read @0x458
7207155 [L1] Cache miss: addr = 458
7207235 [L2] Cache miss: addr = 458
7208125 [MEM] Mem hit: addr = 275, data = 60
7208135 [L2] Cache Allocate: addr = 458 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7208145 [L1] Cache Allocate: addr = 458 data = 7f7e7d7c7b7a79787776757473727170
7208145 [L1] Cache hit from L2: addr = 458, data = 78
7208145 [TEST] CPU read @0x766
7208155 [L1] Cache miss: addr = 766
7208235 [L2] Cache miss: addr = 766
7209125 [MEM] Mem hit: addr = 458, data = 40
7209135 [L2] Cache Allocate: addr = 766 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7209145 [L1] Cache Allocate: addr = 766 data = 4f4e4d4c4b4a49484746454443424140
7209145 [L1] Cache hit from L2: addr = 766, data = 46
7209145 [TEST] CPU read @0x794
7209155 [L1] Cache miss: addr = 794
7209235 [L2] Cache miss: addr = 794
7210125 [MEM] Mem hit: addr = 766, data = 60
7210135 [L2] Cache Allocate: addr = 794 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7210145 [L1] Cache Allocate: addr = 794 data = 7f7e7d7c7b7a79787776757473727170
7210145 [L1] Cache hit from L2: addr = 794, data = 74
7210145 [TEST] CPU read @0x5d5
7210155 [L1] Cache miss: addr = 5d5
7210235 [L2] Cache hit: addr = 5d5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7210245 [L1] Cache Allocate: addr = 5d5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7210245 [L1] Cache hit from L2: addr = 5d5, data = a5
7210245 [TEST] CPU read @0x2be
7210255 [L1] Cache miss: addr = 2be
7210335 [L2] Cache miss: addr = 2be
7211125 [MEM] Mem hit: addr = 794, data = 80
7211135 [L2] Cache Allocate: addr = 2be data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7211145 [L1] Cache Allocate: addr = 2be data = 9f9e9d9c9b9a99989796959493929190
7211145 [L1] Cache hit from L2: addr = 2be, data = 9e
7211145 [TEST] CPU read @0x158
7211155 [L1] Cache miss: addr = 158
7211235 [L2] Cache miss: addr = 158
7212125 [MEM] Mem hit: addr = 2be, data = a0
7212135 [L2] Cache Allocate: addr = 158 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7212145 [L1] Cache Allocate: addr = 158 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7212145 [L1] Cache hit from L2: addr = 158, data = b8
7212145 [TEST] CPU read @0x12d
7212155 [L1] Cache miss: addr = 12d
7212235 [L2] Cache miss: addr = 12d
7213125 [MEM] Mem hit: addr = 158, data = 40
7213135 [L2] Cache Allocate: addr = 12d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7213145 [L1] Cache Allocate: addr = 12d data = 4f4e4d4c4b4a49484746454443424140
7213145 [L1] Cache hit from L2: addr = 12d, data = 4d
7213145 [TEST] CPU read @0x426
7213155 [L1] Cache miss: addr = 426
7213235 [L2] Cache miss: addr = 426
7214125 [MEM] Mem hit: addr = 12d, data = 20
7214135 [L2] Cache Allocate: addr = 426 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7214145 [L1] Cache Allocate: addr = 426 data = 2f2e2d2c2b2a29282726252423222120
7214145 [L1] Cache hit from L2: addr = 426, data = 26
7214145 [TEST] CPU read @0x7bf
7214155 [L1] Cache miss: addr = 7bf
7214235 [L2] Cache miss: addr = 7bf
7215125 [MEM] Mem hit: addr = 426, data = 20
7215135 [L2] Cache Allocate: addr = 7bf data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7215145 [L1] Cache Allocate: addr = 7bf data = 3f3e3d3c3b3a39383736353433323130
7215145 [L1] Cache hit from L2: addr = 7bf, data = 3f
7215145 [TEST] CPU read @0x1c2
7215155 [L1] Cache miss: addr = 1c2
7215235 [L2] Cache miss: addr = 1c2
7216125 [MEM] Mem hit: addr = 7bf, data = a0
7216135 [L2] Cache Allocate: addr = 1c2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7216145 [L1] Cache Allocate: addr = 1c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7216145 [L1] Cache hit from L2: addr = 1c2, data = a2
7216145 [TEST] CPU read @0x675
7216155 [L1] Cache miss: addr = 675
7216235 [L2] Cache miss: addr = 675
7217125 [MEM] Mem hit: addr = 1c2, data = c0
7217135 [L2] Cache Allocate: addr = 675 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7217145 [L1] Cache Allocate: addr = 675 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7217145 [L1] Cache hit from L2: addr = 675, data = d5
7217145 [TEST] CPU read @0x2f0
7217155 [L1] Cache miss: addr = 2f0
7217235 [L2] Cache hit: addr = 2f0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7217245 [L1] Cache Allocate: addr = 2f0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7217245 [L1] Cache hit from L2: addr = 2f0, data = c0
7217245 [TEST] CPU read @0x1dc
7217255 [L1] Cache miss: addr = 1dc
7217335 [L2] Cache hit: addr = 1dc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7217345 [L1] Cache Allocate: addr = 1dc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7217345 [L1] Cache hit from L2: addr = 1dc, data = ac
7217345 [TEST] CPU read @0x2b1
7217355 [L1] Cache miss: addr = 2b1
7217435 [L2] Cache miss: addr = 2b1
7218125 [MEM] Mem hit: addr = 675, data = 60
7218135 [L2] Cache Allocate: addr = 2b1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7218145 [L1] Cache Allocate: addr = 2b1 data = 7f7e7d7c7b7a79787776757473727170
7218145 [L1] Cache hit from L2: addr = 2b1, data = 71
7218145 [TEST] CPU read @0x33e
7218155 [L1] Cache miss: addr = 33e
7218235 [L2] Cache miss: addr = 33e
7219125 [MEM] Mem hit: addr = 2b1, data = a0
7219135 [L2] Cache Allocate: addr = 33e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7219145 [L1] Cache Allocate: addr = 33e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7219145 [L1] Cache hit from L2: addr = 33e, data = be
7219145 [TEST] CPU read @0x7c2
7219155 [L1] Cache miss: addr = 7c2
7219235 [L2] Cache hit: addr = 7c2, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7219245 [L1] Cache Allocate: addr = 7c2 data = 4f4e4d4c4b4a49484746454443424140
7219245 [L1] Cache hit from L2: addr = 7c2, data = 42
7219245 [TEST] CPU read @0x052
7219255 [L1] Cache miss: addr = 052
7219335 [L2] Cache miss: addr = 052
7220125 [MEM] Mem hit: addr = 33e, data = 20
7220135 [L2] Cache Allocate: addr = 052 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7220145 [L1] Cache Allocate: addr = 052 data = 3f3e3d3c3b3a39383736353433323130
7220145 [L1] Cache hit from L2: addr = 052, data = 32
7220145 [TEST] CPU read @0x251
7220155 [L1] Cache miss: addr = 251
7220235 [L2] Cache hit: addr = 251, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7220245 [L1] Cache Allocate: addr = 251 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7220245 [L1] Cache hit from L2: addr = 251, data = e1
7220245 [TEST] CPU read @0x0cd
7220255 [L1] Cache miss: addr = 0cd
7220335 [L2] Cache miss: addr = 0cd
7221125 [MEM] Mem hit: addr = 052, data = 40
7221135 [L2] Cache Allocate: addr = 0cd data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7221145 [L1] Cache Allocate: addr = 0cd data = 4f4e4d4c4b4a49484746454443424140
7221145 [L1] Cache hit from L2: addr = 0cd, data = 4d
7221145 [TEST] CPU read @0x15b
7221155 [L1] Cache miss: addr = 15b
7221235 [L2] Cache miss: addr = 15b
7222125 [MEM] Mem hit: addr = 0cd, data = c0
7222135 [L2] Cache Allocate: addr = 15b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7222145 [L1] Cache Allocate: addr = 15b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7222145 [L1] Cache hit from L2: addr = 15b, data = db
7222145 [TEST] CPU read @0x2c7
7222155 [L1] Cache miss: addr = 2c7
7222235 [L2] Cache miss: addr = 2c7
7223125 [MEM] Mem hit: addr = 15b, data = 40
7223135 [L2] Cache Allocate: addr = 2c7 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7223145 [L1] Cache Allocate: addr = 2c7 data = 4f4e4d4c4b4a49484746454443424140
7223145 [L1] Cache hit from L2: addr = 2c7, data = 47
7223145 [TEST] CPU read @0x281
7223155 [L1] Cache miss: addr = 281
7223235 [L2] Cache miss: addr = 281
7224125 [MEM] Mem hit: addr = 2c7, data = c0
7224135 [L2] Cache Allocate: addr = 281 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7224145 [L1] Cache Allocate: addr = 281 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7224145 [L1] Cache hit from L2: addr = 281, data = c1
7224145 [TEST] CPU read @0x71d
7224155 [L1] Cache miss: addr = 71d
7224235 [L2] Cache miss: addr = 71d
7225125 [MEM] Mem hit: addr = 281, data = 80
7225135 [L2] Cache Allocate: addr = 71d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7225145 [L1] Cache Allocate: addr = 71d data = 9f9e9d9c9b9a99989796959493929190
7225145 [L1] Cache hit from L2: addr = 71d, data = 9d
7225145 [TEST] CPU read @0x086
7225155 [L1] Cache miss: addr = 086
7225235 [L2] Cache miss: addr = 086
7226125 [MEM] Mem hit: addr = 71d, data = 00
7226135 [L2] Cache Allocate: addr = 086 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7226145 [L1] Cache Allocate: addr = 086 data = 0f0e0d0c0b0a09080706050403020100
7226145 [L1] Cache hit from L2: addr = 086, data = 06
7226145 [TEST] CPU read @0x1f4
7226155 [L1] Cache miss: addr = 1f4
7226235 [L2] Cache miss: addr = 1f4
7227125 [MEM] Mem hit: addr = 086, data = 80
7227135 [L2] Cache Allocate: addr = 1f4 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7227145 [L1] Cache Allocate: addr = 1f4 data = 9f9e9d9c9b9a99989796959493929190
7227145 [L1] Cache hit from L2: addr = 1f4, data = 94
7227145 [TEST] CPU read @0x27d
7227155 [L1] Cache miss: addr = 27d
7227235 [L2] Cache miss: addr = 27d
7228125 [MEM] Mem hit: addr = 1f4, data = e0
7228135 [L2] Cache Allocate: addr = 27d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7228145 [L1] Cache Allocate: addr = 27d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7228145 [L1] Cache hit from L2: addr = 27d, data = fd
7228145 [TEST] CPU read @0x1b1
7228155 [L1] Cache miss: addr = 1b1
7228235 [L2] Cache miss: addr = 1b1
7229125 [MEM] Mem hit: addr = 27d, data = 60
7229135 [L2] Cache Allocate: addr = 1b1 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7229145 [L1] Cache Allocate: addr = 1b1 data = 7f7e7d7c7b7a79787776757473727170
7229145 [L1] Cache hit from L2: addr = 1b1, data = 71
7229145 [TEST] CPU read @0x456
7229155 [L1] Cache miss: addr = 456
7229235 [L2] Cache miss: addr = 456
7230125 [MEM] Mem hit: addr = 1b1, data = a0
7230135 [L2] Cache Allocate: addr = 456 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7230145 [L1] Cache Allocate: addr = 456 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7230145 [L1] Cache hit from L2: addr = 456, data = b6
7230145 [TEST] CPU read @0x7bc
7230155 [L1] Cache miss: addr = 7bc
7230235 [L2] Cache miss: addr = 7bc
7231125 [MEM] Mem hit: addr = 456, data = 40
7231135 [L2] Cache Allocate: addr = 7bc data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7231145 [L1] Cache Allocate: addr = 7bc data = 5f5e5d5c5b5a59585756555453525150
7231145 [L1] Cache hit from L2: addr = 7bc, data = 5c
7231145 [TEST] CPU read @0x325
7231155 [L1] Cache miss: addr = 325
7231235 [L2] Cache miss: addr = 325
7232125 [MEM] Mem hit: addr = 7bc, data = a0
7232135 [L2] Cache Allocate: addr = 325 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7232145 [L1] Cache Allocate: addr = 325 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7232145 [L1] Cache hit from L2: addr = 325, data = a5
7232145 [TEST] CPU read @0x7fe
7232155 [L1] Cache miss: addr = 7fe
7232235 [L2] Cache miss: addr = 7fe
7233125 [MEM] Mem hit: addr = 325, data = 20
7233135 [L2] Cache Allocate: addr = 7fe data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7233145 [L1] Cache Allocate: addr = 7fe data = 3f3e3d3c3b3a39383736353433323130
7233145 [L1] Cache hit from L2: addr = 7fe, data = 3e
7233145 [TEST] CPU read @0x10e
7233155 [L1] Cache miss: addr = 10e
7233235 [L2] Cache miss: addr = 10e
7234125 [MEM] Mem hit: addr = 7fe, data = e0
7234135 [L2] Cache Allocate: addr = 10e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7234145 [L1] Cache Allocate: addr = 10e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7234145 [L1] Cache hit from L2: addr = 10e, data = ee
7234145 [TEST] CPU read @0x077
7234155 [L1] Cache miss: addr = 077
7234235 [L2] Cache miss: addr = 077
7235125 [MEM] Mem hit: addr = 10e, data = 00
7235135 [L2] Cache Allocate: addr = 077 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7235145 [L1] Cache Allocate: addr = 077 data = 1f1e1d1c1b1a19181716151413121110
7235145 [L1] Cache hit from L2: addr = 077, data = 17
7235145 [TEST] CPU read @0x1c6
7235155 [L1] Cache miss: addr = 1c6
7235235 [L2] Cache miss: addr = 1c6
7236125 [MEM] Mem hit: addr = 077, data = 60
7236135 [L2] Cache Allocate: addr = 1c6 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7236145 [L1] Cache Allocate: addr = 1c6 data = 6f6e6d6c6b6a69686766656463626160
7236145 [L1] Cache hit from L2: addr = 1c6, data = 66
7236145 [TEST] CPU read @0x10c
7236155 [L1] Cache miss: addr = 10c
7236235 [L2] Cache miss: addr = 10c
7237125 [MEM] Mem hit: addr = 1c6, data = c0
7237135 [L2] Cache Allocate: addr = 10c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7237145 [L1] Cache Allocate: addr = 10c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7237145 [L1] Cache hit from L2: addr = 10c, data = cc
7237145 [TEST] CPU read @0x054
7237155 [L1] Cache miss: addr = 054
7237235 [L2] Cache miss: addr = 054
7238125 [MEM] Mem hit: addr = 10c, data = 00
7238135 [L2] Cache Allocate: addr = 054 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7238145 [L1] Cache Allocate: addr = 054 data = 1f1e1d1c1b1a19181716151413121110
7238145 [L1] Cache hit from L2: addr = 054, data = 14
7238145 [TEST] CPU read @0x4cb
7238155 [L1] Cache hit: addr = 4cb, data = eb
7238165 [TEST] CPU read @0x0ed
7238175 [L1] Cache miss: addr = 0ed
7238235 [L2] Cache miss: addr = 0ed
7239125 [MEM] Mem hit: addr = 054, data = 40
7239135 [L2] Cache Allocate: addr = 0ed data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7239145 [L1] Cache Allocate: addr = 0ed data = 4f4e4d4c4b4a49484746454443424140
7239145 [L1] Cache hit from L2: addr = 0ed, data = 4d
7239145 [TEST] CPU read @0x364
7239155 [L1] Cache hit: addr = 364, data = c4
7239165 [TEST] CPU read @0x6fb
7239175 [L1] Cache miss: addr = 6fb
7239235 [L2] Cache miss: addr = 6fb
7240125 [MEM] Mem hit: addr = 0ed, data = e0
7240135 [L2] Cache Allocate: addr = 6fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7240145 [L1] Cache Allocate: addr = 6fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7240145 [L1] Cache hit from L2: addr = 6fb, data = fb
7240145 [TEST] CPU read @0x6f6
7240155 [L1] Cache hit: addr = 6f6, data = f6
7240165 [TEST] CPU read @0x635
7240175 [L1] Cache miss: addr = 635
7240235 [L2] Cache miss: addr = 635
7241125 [MEM] Mem hit: addr = 6fb, data = e0
7241135 [L2] Cache Allocate: addr = 635 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7241145 [L1] Cache Allocate: addr = 635 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7241145 [L1] Cache hit from L2: addr = 635, data = f5
7241145 [TEST] CPU read @0x5e8
7241155 [L1] Cache miss: addr = 5e8
7241235 [L2] Cache miss: addr = 5e8
7242125 [MEM] Mem hit: addr = 635, data = 20
7242135 [L2] Cache Allocate: addr = 5e8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7242145 [L1] Cache Allocate: addr = 5e8 data = 2f2e2d2c2b2a29282726252423222120
7242145 [L1] Cache hit from L2: addr = 5e8, data = 28
7242145 [TEST] CPU read @0x211
7242155 [L1] Cache miss: addr = 211
7242235 [L2] Cache miss: addr = 211
7243125 [MEM] Mem hit: addr = 5e8, data = e0
7243135 [L2] Cache Allocate: addr = 211 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7243145 [L1] Cache Allocate: addr = 211 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7243145 [L1] Cache hit from L2: addr = 211, data = f1
7243145 [TEST] CPU read @0x7d4
7243155 [L1] Cache miss: addr = 7d4
7243235 [L2] Cache hit: addr = 7d4, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7243245 [L1] Cache Allocate: addr = 7d4 data = 4f4e4d4c4b4a49484746454443424140
7243245 [L1] Cache hit from L2: addr = 7d4, data = 44
7243245 [TEST] CPU read @0x585
7243255 [L1] Cache miss: addr = 585
7243335 [L2] Cache miss: addr = 585
7244125 [MEM] Mem hit: addr = 211, data = 00
7244135 [L2] Cache Allocate: addr = 585 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7244145 [L1] Cache Allocate: addr = 585 data = 0f0e0d0c0b0a09080706050403020100
7244145 [L1] Cache hit from L2: addr = 585, data = 05
7244145 [TEST] CPU read @0x19e
7244155 [L1] Cache miss: addr = 19e
7244235 [L2] Cache miss: addr = 19e
7245125 [MEM] Mem hit: addr = 585, data = 80
7245135 [L2] Cache Allocate: addr = 19e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7245145 [L1] Cache Allocate: addr = 19e data = 9f9e9d9c9b9a99989796959493929190
7245145 [L1] Cache hit from L2: addr = 19e, data = 9e
7245145 [TEST] CPU read @0x46d
7245155 [L1] Cache miss: addr = 46d
7245235 [L2] Cache miss: addr = 46d
7246125 [MEM] Mem hit: addr = 19e, data = 80
7246135 [L2] Cache Allocate: addr = 46d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7246145 [L1] Cache Allocate: addr = 46d data = 8f8e8d8c8b8a89888786858483828180
7246145 [L1] Cache hit from L2: addr = 46d, data = 8d
7246145 [TEST] CPU read @0x781
7246155 [L1] Cache miss: addr = 781
7246235 [L2] Cache miss: addr = 781
7247125 [MEM] Mem hit: addr = 46d, data = 60
7247135 [L2] Cache Allocate: addr = 781 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7247145 [L1] Cache Allocate: addr = 781 data = 6f6e6d6c6b6a69686766656463626160
7247145 [L1] Cache hit from L2: addr = 781, data = 61
7247145 [TEST] CPU read @0x3bb
7247155 [L1] Cache miss: addr = 3bb
7247235 [L2] Cache miss: addr = 3bb
7248125 [MEM] Mem hit: addr = 781, data = 80
7248135 [L2] Cache Allocate: addr = 3bb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7248145 [L1] Cache Allocate: addr = 3bb data = 9f9e9d9c9b9a99989796959493929190
7248145 [L1] Cache hit from L2: addr = 3bb, data = 9b
7248145 [TEST] CPU read @0x41d
7248155 [L1] Cache miss: addr = 41d
7248235 [L2] Cache miss: addr = 41d
7249125 [MEM] Mem hit: addr = 3bb, data = a0
7249135 [L2] Cache Allocate: addr = 41d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7249145 [L1] Cache Allocate: addr = 41d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7249145 [L1] Cache hit from L2: addr = 41d, data = bd
7249145 [TEST] CPU read @0x578
7249155 [L1] Cache miss: addr = 578
7249235 [L2] Cache miss: addr = 578
7250125 [MEM] Mem hit: addr = 41d, data = 00
7250135 [L2] Cache Allocate: addr = 578 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7250145 [L1] Cache Allocate: addr = 578 data = 1f1e1d1c1b1a19181716151413121110
7250145 [L1] Cache hit from L2: addr = 578, data = 18
7250145 [TEST] CPU read @0x4ed
7250155 [L1] Cache miss: addr = 4ed
7250235 [L2] Cache hit: addr = 4ed, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7250245 [L1] Cache Allocate: addr = 4ed data = 8f8e8d8c8b8a89888786858483828180
7250245 [L1] Cache hit from L2: addr = 4ed, data = 8d
7250245 [TEST] CPU read @0x23d
7250255 [L1] Cache miss: addr = 23d
7250335 [L2] Cache hit: addr = 23d, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7250345 [L1] Cache Allocate: addr = 23d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7250345 [L1] Cache hit from L2: addr = 23d, data = ed
7250345 [TEST] CPU read @0x19d
7250355 [L1] Cache miss: addr = 19d
7250435 [L2] Cache miss: addr = 19d
7251125 [MEM] Mem hit: addr = 578, data = 60
7251135 [L2] Cache Allocate: addr = 19d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7251145 [L1] Cache Allocate: addr = 19d data = 7f7e7d7c7b7a79787776757473727170
7251145 [L1] Cache hit from L2: addr = 19d, data = 7d
7251145 [TEST] CPU read @0x362
7251155 [L1] Cache hit: addr = 362, data = c2
7251165 [TEST] CPU read @0x136
7251175 [L1] Cache miss: addr = 136
7251235 [L2] Cache miss: addr = 136
7252125 [MEM] Mem hit: addr = 19d, data = 80
7252135 [L2] Cache Allocate: addr = 136 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7252145 [L1] Cache Allocate: addr = 136 data = 9f9e9d9c9b9a99989796959493929190
7252145 [L1] Cache hit from L2: addr = 136, data = 96
7252145 [TEST] CPU read @0x660
7252155 [L1] Cache miss: addr = 660
7252235 [L2] Cache miss: addr = 660
7253125 [MEM] Mem hit: addr = 136, data = 20
7253135 [L2] Cache Allocate: addr = 660 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7253145 [L1] Cache Allocate: addr = 660 data = 2f2e2d2c2b2a29282726252423222120
7253145 [L1] Cache hit from L2: addr = 660, data = 20
7253145 [TEST] CPU read @0x758
7253155 [L1] Cache miss: addr = 758
7253235 [L2] Cache miss: addr = 758
7254125 [MEM] Mem hit: addr = 660, data = 60
7254135 [L2] Cache Allocate: addr = 758 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7254145 [L1] Cache Allocate: addr = 758 data = 7f7e7d7c7b7a79787776757473727170
7254145 [L1] Cache hit from L2: addr = 758, data = 78
7254145 [TEST] CPU read @0x47c
7254155 [L1] Cache miss: addr = 47c
7254235 [L2] Cache miss: addr = 47c
7255125 [MEM] Mem hit: addr = 758, data = 40
7255135 [L2] Cache Allocate: addr = 47c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7255145 [L1] Cache Allocate: addr = 47c data = 5f5e5d5c5b5a59585756555453525150
7255145 [L1] Cache hit from L2: addr = 47c, data = 5c
7255145 [TEST] CPU read @0x527
7255155 [L1] Cache miss: addr = 527
7255235 [L2] Cache miss: addr = 527
7256125 [MEM] Mem hit: addr = 47c, data = 60
7256135 [L2] Cache Allocate: addr = 527 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7256145 [L1] Cache Allocate: addr = 527 data = 6f6e6d6c6b6a69686766656463626160
7256145 [L1] Cache hit from L2: addr = 527, data = 67
7256145 [TEST] CPU read @0x52c
7256155 [L1] Cache hit: addr = 52c, data = 6c
7256165 [TEST] CPU read @0x437
7256175 [L1] Cache miss: addr = 437
7256235 [L2] Cache miss: addr = 437
7257125 [MEM] Mem hit: addr = 527, data = 20
7257135 [L2] Cache Allocate: addr = 437 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7257145 [L1] Cache Allocate: addr = 437 data = 3f3e3d3c3b3a39383736353433323130
7257145 [L1] Cache hit from L2: addr = 437, data = 37
7257145 [TEST] CPU read @0x6f8
7257155 [L1] Cache miss: addr = 6f8
7257235 [L2] Cache miss: addr = 6f8
7258125 [MEM] Mem hit: addr = 437, data = 20
7258135 [L2] Cache Allocate: addr = 6f8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7258145 [L1] Cache Allocate: addr = 6f8 data = 3f3e3d3c3b3a39383736353433323130
7258145 [L1] Cache hit from L2: addr = 6f8, data = 38
7258145 [TEST] CPU read @0x6af
7258155 [L1] Cache miss: addr = 6af
7258235 [L2] Cache miss: addr = 6af
7259125 [MEM] Mem hit: addr = 6f8, data = e0
7259135 [L2] Cache Allocate: addr = 6af data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7259145 [L1] Cache Allocate: addr = 6af data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7259145 [L1] Cache hit from L2: addr = 6af, data = ef
7259145 [TEST] CPU read @0x15e
7259155 [L1] Cache miss: addr = 15e
7259235 [L2] Cache miss: addr = 15e
7260125 [MEM] Mem hit: addr = 6af, data = a0
7260135 [L2] Cache Allocate: addr = 15e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7260145 [L1] Cache Allocate: addr = 15e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7260145 [L1] Cache hit from L2: addr = 15e, data = be
7260145 [TEST] CPU read @0x589
7260155 [L1] Cache miss: addr = 589
7260235 [L2] Cache miss: addr = 589
7261125 [MEM] Mem hit: addr = 15e, data = 40
7261135 [L2] Cache Allocate: addr = 589 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7261145 [L1] Cache Allocate: addr = 589 data = 4f4e4d4c4b4a49484746454443424140
7261145 [L1] Cache hit from L2: addr = 589, data = 49
7261145 [TEST] CPU read @0x5be
7261155 [L1] Cache hit: addr = 5be, data = 9e
7261165 [TEST] CPU read @0x1aa
7261175 [L1] Cache miss: addr = 1aa
7261235 [L2] Cache miss: addr = 1aa
7262125 [MEM] Mem hit: addr = 589, data = 80
7262135 [L2] Cache Allocate: addr = 1aa data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7262145 [L1] Cache Allocate: addr = 1aa data = 8f8e8d8c8b8a89888786858483828180
7262145 [L1] Cache hit from L2: addr = 1aa, data = 8a
7262145 [TEST] CPU read @0x73c
7262155 [L1] Cache miss: addr = 73c
7262235 [L2] Cache miss: addr = 73c
7263125 [MEM] Mem hit: addr = 1aa, data = a0
7263135 [L2] Cache Allocate: addr = 73c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7263145 [L1] Cache Allocate: addr = 73c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7263145 [L1] Cache hit from L2: addr = 73c, data = bc
7263145 [TEST] CPU read @0x2b9
7263155 [L1] Cache miss: addr = 2b9
7263235 [L2] Cache miss: addr = 2b9
7264125 [MEM] Mem hit: addr = 73c, data = 20
7264135 [L2] Cache Allocate: addr = 2b9 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7264145 [L1] Cache Allocate: addr = 2b9 data = 3f3e3d3c3b3a39383736353433323130
7264145 [L1] Cache hit from L2: addr = 2b9, data = 39
7264145 [TEST] CPU read @0x08c
7264155 [L1] Cache miss: addr = 08c
7264235 [L2] Cache miss: addr = 08c
7265125 [MEM] Mem hit: addr = 2b9, data = a0
7265135 [L2] Cache Allocate: addr = 08c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7265145 [L1] Cache Allocate: addr = 08c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7265145 [L1] Cache hit from L2: addr = 08c, data = ac
7265145 [TEST] CPU read @0x6d6
7265155 [L1] Cache hit: addr = 6d6, data = b6
7265165 [TEST] CPU read @0x317
7265175 [L1] Cache miss: addr = 317
7265235 [L2] Cache miss: addr = 317
7266125 [MEM] Mem hit: addr = 08c, data = 80
7266135 [L2] Cache Allocate: addr = 317 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7266145 [L1] Cache Allocate: addr = 317 data = 9f9e9d9c9b9a99989796959493929190
7266145 [L1] Cache hit from L2: addr = 317, data = 97
7266145 [TEST] CPU read @0x4ad
7266155 [L1] Cache miss: addr = 4ad
7266235 [L2] Cache miss: addr = 4ad
7267125 [MEM] Mem hit: addr = 317, data = 00
7267135 [L2] Cache Allocate: addr = 4ad data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7267145 [L1] Cache Allocate: addr = 4ad data = 0f0e0d0c0b0a09080706050403020100
7267145 [L1] Cache hit from L2: addr = 4ad, data = 0d
7267145 [TEST] CPU read @0x323
7267155 [L1] Cache miss: addr = 323
7267235 [L2] Cache miss: addr = 323
7268125 [MEM] Mem hit: addr = 4ad, data = a0
7268135 [L2] Cache Allocate: addr = 323 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7268145 [L1] Cache Allocate: addr = 323 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7268145 [L1] Cache hit from L2: addr = 323, data = a3
7268145 [TEST] CPU read @0x742
7268155 [L1] Cache miss: addr = 742
7268235 [L2] Cache miss: addr = 742
7269125 [MEM] Mem hit: addr = 323, data = 20
7269135 [L2] Cache Allocate: addr = 742 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7269145 [L1] Cache Allocate: addr = 742 data = 2f2e2d2c2b2a29282726252423222120
7269145 [L1] Cache hit from L2: addr = 742, data = 22
7269145 [TEST] CPU read @0x10e
7269155 [L1] Cache miss: addr = 10e
7269235 [L2] Cache miss: addr = 10e
7270125 [MEM] Mem hit: addr = 742, data = 40
7270135 [L2] Cache Allocate: addr = 10e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7270145 [L1] Cache Allocate: addr = 10e data = 4f4e4d4c4b4a49484746454443424140
7270145 [L1] Cache hit from L2: addr = 10e, data = 4e
7270145 [TEST] CPU read @0x4e8
7270155 [L1] Cache miss: addr = 4e8
7270235 [L2] Cache hit: addr = 4e8, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7270245 [L1] Cache Allocate: addr = 4e8 data = 8f8e8d8c8b8a89888786858483828180
7270245 [L1] Cache hit from L2: addr = 4e8, data = 88
7270245 [TEST] CPU read @0x2b4
7270255 [L1] Cache miss: addr = 2b4
7270335 [L2] Cache miss: addr = 2b4
7271125 [MEM] Mem hit: addr = 10e, data = 00
7271135 [L2] Cache Allocate: addr = 2b4 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7271145 [L1] Cache Allocate: addr = 2b4 data = 1f1e1d1c1b1a19181716151413121110
7271145 [L1] Cache hit from L2: addr = 2b4, data = 14
7271145 [TEST] CPU read @0x21d
7271155 [L1] Cache miss: addr = 21d
7271235 [L2] Cache miss: addr = 21d
7272125 [MEM] Mem hit: addr = 2b4, data = a0
7272135 [L2] Cache Allocate: addr = 21d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7272145 [L1] Cache Allocate: addr = 21d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7272145 [L1] Cache hit from L2: addr = 21d, data = bd
7272145 [TEST] CPU read @0x5ed
7272155 [L1] Cache miss: addr = 5ed
7272235 [L2] Cache miss: addr = 5ed
7273125 [MEM] Mem hit: addr = 21d, data = 00
7273135 [L2] Cache Allocate: addr = 5ed data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7273145 [L1] Cache Allocate: addr = 5ed data = 0f0e0d0c0b0a09080706050403020100
7273145 [L1] Cache hit from L2: addr = 5ed, data = 0d
7273145 [TEST] CPU read @0x1f9
7273155 [L1] Cache miss: addr = 1f9
7273235 [L2] Cache miss: addr = 1f9
7274125 [MEM] Mem hit: addr = 5ed, data = e0
7274135 [L2] Cache Allocate: addr = 1f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7274145 [L1] Cache Allocate: addr = 1f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7274145 [L1] Cache hit from L2: addr = 1f9, data = f9
7274145 [TEST] CPU read @0x03f
7274155 [L1] Cache miss: addr = 03f
7274235 [L2] Cache miss: addr = 03f
7275125 [MEM] Mem hit: addr = 1f9, data = e0
7275135 [L2] Cache Allocate: addr = 03f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7275145 [L1] Cache Allocate: addr = 03f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7275145 [L1] Cache hit from L2: addr = 03f, data = ff
7275145 [TEST] CPU read @0x638
7275155 [L1] Cache miss: addr = 638
7275235 [L2] Cache miss: addr = 638
7276125 [MEM] Mem hit: addr = 03f, data = 20
7276135 [L2] Cache Allocate: addr = 638 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7276145 [L1] Cache Allocate: addr = 638 data = 3f3e3d3c3b3a39383736353433323130
7276145 [L1] Cache hit from L2: addr = 638, data = 38
7276145 [TEST] CPU read @0x0c1
7276155 [L1] Cache miss: addr = 0c1
7276235 [L2] Cache miss: addr = 0c1
7277125 [MEM] Mem hit: addr = 638, data = 20
7277135 [L2] Cache Allocate: addr = 0c1 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7277145 [L1] Cache Allocate: addr = 0c1 data = 2f2e2d2c2b2a29282726252423222120
7277145 [L1] Cache hit from L2: addr = 0c1, data = 21
7277145 [TEST] CPU read @0x25c
7277155 [L1] Cache miss: addr = 25c
7277235 [L2] Cache hit: addr = 25c, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7277245 [L1] Cache Allocate: addr = 25c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7277245 [L1] Cache hit from L2: addr = 25c, data = ec
7277245 [TEST] CPU read @0x424
7277255 [L1] Cache miss: addr = 424
7277335 [L2] Cache miss: addr = 424
7278125 [MEM] Mem hit: addr = 0c1, data = c0
7278135 [L2] Cache Allocate: addr = 424 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7278145 [L1] Cache Allocate: addr = 424 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7278145 [L1] Cache hit from L2: addr = 424, data = c4
7278145 [TEST] CPU read @0x009
7278155 [L1] Cache miss: addr = 009
7278235 [L2] Cache miss: addr = 009
7279125 [MEM] Mem hit: addr = 424, data = 20
7279135 [L2] Cache Allocate: addr = 009 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7279145 [L1] Cache Allocate: addr = 009 data = 2f2e2d2c2b2a29282726252423222120
7279145 [L1] Cache hit from L2: addr = 009, data = 29
7279145 [TEST] CPU read @0x3f8
7279155 [L1] Cache hit: addr = 3f8, data = 78
7279165 [TEST] CPU read @0x663
7279175 [L1] Cache miss: addr = 663
7279235 [L2] Cache miss: addr = 663
7280125 [MEM] Mem hit: addr = 009, data = 00
7280135 [L2] Cache Allocate: addr = 663 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7280145 [L1] Cache Allocate: addr = 663 data = 0f0e0d0c0b0a09080706050403020100
7280145 [L1] Cache hit from L2: addr = 663, data = 03
7280145 [TEST] CPU read @0x4a3
7280155 [L1] Cache miss: addr = 4a3
7280235 [L2] Cache miss: addr = 4a3
7281125 [MEM] Mem hit: addr = 663, data = 60
7281135 [L2] Cache Allocate: addr = 4a3 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7281145 [L1] Cache Allocate: addr = 4a3 data = 6f6e6d6c6b6a69686766656463626160
7281145 [L1] Cache hit from L2: addr = 4a3, data = 63
7281145 [TEST] CPU read @0x29c
7281155 [L1] Cache miss: addr = 29c
7281235 [L2] Cache miss: addr = 29c
7282125 [MEM] Mem hit: addr = 4a3, data = a0
7282135 [L2] Cache Allocate: addr = 29c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7282145 [L1] Cache Allocate: addr = 29c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7282145 [L1] Cache hit from L2: addr = 29c, data = bc
7282145 [TEST] CPU read @0x09c
7282155 [L1] Cache miss: addr = 09c
7282235 [L2] Cache miss: addr = 09c
7283125 [MEM] Mem hit: addr = 29c, data = 80
7283135 [L2] Cache Allocate: addr = 09c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7283145 [L1] Cache Allocate: addr = 09c data = 9f9e9d9c9b9a99989796959493929190
7283145 [L1] Cache hit from L2: addr = 09c, data = 9c
7283145 [TEST] CPU read @0x337
7283155 [L1] Cache miss: addr = 337
7283235 [L2] Cache miss: addr = 337
7284125 [MEM] Mem hit: addr = 09c, data = 80
7284135 [L2] Cache Allocate: addr = 337 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7284145 [L1] Cache Allocate: addr = 337 data = 9f9e9d9c9b9a99989796959493929190
7284145 [L1] Cache hit from L2: addr = 337, data = 97
7284145 [TEST] CPU read @0x46a
7284155 [L1] Cache miss: addr = 46a
7284235 [L2] Cache miss: addr = 46a
7285125 [MEM] Mem hit: addr = 337, data = 20
7285135 [L2] Cache Allocate: addr = 46a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7285145 [L1] Cache Allocate: addr = 46a data = 2f2e2d2c2b2a29282726252423222120
7285145 [L1] Cache hit from L2: addr = 46a, data = 2a
7285145 [TEST] CPU read @0x32d
7285155 [L1] Cache miss: addr = 32d
7285235 [L2] Cache miss: addr = 32d
7286125 [MEM] Mem hit: addr = 46a, data = 60
7286135 [L2] Cache Allocate: addr = 32d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7286145 [L1] Cache Allocate: addr = 32d data = 6f6e6d6c6b6a69686766656463626160
7286145 [L1] Cache hit from L2: addr = 32d, data = 6d
7286145 [TEST] CPU read @0x39c
7286155 [L1] Cache miss: addr = 39c
7286235 [L2] Cache miss: addr = 39c
7287125 [MEM] Mem hit: addr = 32d, data = 20
7287135 [L2] Cache Allocate: addr = 39c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7287145 [L1] Cache Allocate: addr = 39c data = 3f3e3d3c3b3a39383736353433323130
7287145 [L1] Cache hit from L2: addr = 39c, data = 3c
7287145 [TEST] CPU read @0x091
7287155 [L1] Cache miss: addr = 091
7287235 [L2] Cache miss: addr = 091
7288125 [MEM] Mem hit: addr = 39c, data = 80
7288135 [L2] Cache Allocate: addr = 091 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7288145 [L1] Cache Allocate: addr = 091 data = 9f9e9d9c9b9a99989796959493929190
7288145 [L1] Cache hit from L2: addr = 091, data = 91
7288145 [TEST] CPU read @0x010
7288155 [L1] Cache miss: addr = 010
7288235 [L2] Cache miss: addr = 010
7289125 [MEM] Mem hit: addr = 091, data = 80
7289135 [L2] Cache Allocate: addr = 010 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7289145 [L1] Cache Allocate: addr = 010 data = 9f9e9d9c9b9a99989796959493929190
7289145 [L1] Cache hit from L2: addr = 010, data = 90
7289145 [TEST] CPU read @0x2e5
7289155 [L1] Cache hit: addr = 2e5, data = c5
7289165 [TEST] CPU read @0x690
7289175 [L1] Cache hit: addr = 690, data = b0
7289185 [TEST] CPU read @0x443
7289195 [L1] Cache miss: addr = 443
7289235 [L2] Cache miss: addr = 443
7290125 [MEM] Mem hit: addr = 010, data = 00
7290135 [L2] Cache Allocate: addr = 443 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7290145 [L1] Cache Allocate: addr = 443 data = 0f0e0d0c0b0a09080706050403020100
7290145 [L1] Cache hit from L2: addr = 443, data = 03
7290145 [TEST] CPU read @0x28d
7290155 [L1] Cache miss: addr = 28d
7290235 [L2] Cache miss: addr = 28d
7291125 [MEM] Mem hit: addr = 443, data = 40
7291135 [L2] Cache Allocate: addr = 28d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7291145 [L1] Cache Allocate: addr = 28d data = 4f4e4d4c4b4a49484746454443424140
7291145 [L1] Cache hit from L2: addr = 28d, data = 4d
7291145 [TEST] CPU read @0x774
7291155 [L1] Cache miss: addr = 774
7291235 [L2] Cache miss: addr = 774
7292125 [MEM] Mem hit: addr = 28d, data = 80
7292135 [L2] Cache Allocate: addr = 774 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7292145 [L1] Cache Allocate: addr = 774 data = 9f9e9d9c9b9a99989796959493929190
7292145 [L1] Cache hit from L2: addr = 774, data = 94
7292145 [TEST] CPU read @0x102
7292155 [L1] Cache miss: addr = 102
7292235 [L2] Cache miss: addr = 102
7293125 [MEM] Mem hit: addr = 774, data = 60
7293135 [L2] Cache Allocate: addr = 102 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7293145 [L1] Cache Allocate: addr = 102 data = 6f6e6d6c6b6a69686766656463626160
7293145 [L1] Cache hit from L2: addr = 102, data = 62
7293145 [TEST] CPU read @0x420
7293155 [L1] Cache miss: addr = 420
7293235 [L2] Cache miss: addr = 420
7294125 [MEM] Mem hit: addr = 102, data = 00
7294135 [L2] Cache Allocate: addr = 420 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7294145 [L1] Cache Allocate: addr = 420 data = 0f0e0d0c0b0a09080706050403020100
7294145 [L1] Cache hit from L2: addr = 420, data = 00
7294145 [TEST] CPU read @0x284
7294155 [L1] Cache miss: addr = 284
7294235 [L2] Cache miss: addr = 284
7295125 [MEM] Mem hit: addr = 420, data = 20
7295135 [L2] Cache Allocate: addr = 284 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7295145 [L1] Cache Allocate: addr = 284 data = 2f2e2d2c2b2a29282726252423222120
7295145 [L1] Cache hit from L2: addr = 284, data = 24
7295145 [TEST] CPU read @0x4f5
7295155 [L1] Cache miss: addr = 4f5
7295235 [L2] Cache hit: addr = 4f5, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7295245 [L1] Cache Allocate: addr = 4f5 data = 8f8e8d8c8b8a89888786858483828180
7295245 [L1] Cache hit from L2: addr = 4f5, data = 85
7295245 [TEST] CPU read @0x2a3
7295255 [L1] Cache miss: addr = 2a3
7295335 [L2] Cache miss: addr = 2a3
7296125 [MEM] Mem hit: addr = 284, data = 80
7296135 [L2] Cache Allocate: addr = 2a3 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7296145 [L1] Cache Allocate: addr = 2a3 data = 8f8e8d8c8b8a89888786858483828180
7296145 [L1] Cache hit from L2: addr = 2a3, data = 83
7296145 [TEST] CPU read @0x26c
7296155 [L1] Cache miss: addr = 26c
7296235 [L2] Cache miss: addr = 26c
7297125 [MEM] Mem hit: addr = 2a3, data = a0
7297135 [L2] Cache Allocate: addr = 26c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7297145 [L1] Cache Allocate: addr = 26c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7297145 [L1] Cache hit from L2: addr = 26c, data = ac
7297145 [TEST] CPU read @0x18c
7297155 [L1] Cache miss: addr = 18c
7297235 [L2] Cache miss: addr = 18c
7298125 [MEM] Mem hit: addr = 26c, data = 60
7298135 [L2] Cache Allocate: addr = 18c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7298145 [L1] Cache Allocate: addr = 18c data = 6f6e6d6c6b6a69686766656463626160
7298145 [L1] Cache hit from L2: addr = 18c, data = 6c
7298145 [TEST] CPU read @0x6df
7298155 [L1] Cache hit: addr = 6df, data = bf
7298165 [TEST] CPU read @0x46f
7298175 [L1] Cache miss: addr = 46f
7298235 [L2] Cache miss: addr = 46f
7299125 [MEM] Mem hit: addr = 18c, data = 80
7299135 [L2] Cache Allocate: addr = 46f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7299145 [L1] Cache Allocate: addr = 46f data = 8f8e8d8c8b8a89888786858483828180
7299145 [L1] Cache hit from L2: addr = 46f, data = 8f
7299145 [TEST] CPU read @0x454
7299155 [L1] Cache miss: addr = 454
7299235 [L2] Cache miss: addr = 454
7300125 [MEM] Mem hit: addr = 46f, data = 60
7300135 [L2] Cache Allocate: addr = 454 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7300145 [L1] Cache Allocate: addr = 454 data = 7f7e7d7c7b7a79787776757473727170
7300145 [L1] Cache hit from L2: addr = 454, data = 74
7300145 [TEST] CPU read @0x429
7300155 [L1] Cache miss: addr = 429
7300235 [L2] Cache miss: addr = 429
7301125 [MEM] Mem hit: addr = 454, data = 40
7301135 [L2] Cache Allocate: addr = 429 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7301145 [L1] Cache Allocate: addr = 429 data = 4f4e4d4c4b4a49484746454443424140
7301145 [L1] Cache hit from L2: addr = 429, data = 49
7301145 [TEST] CPU read @0x17a
7301155 [L1] Cache miss: addr = 17a
7301235 [L2] Cache hit: addr = 17a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7301245 [L1] Cache Allocate: addr = 17a data = 4f4e4d4c4b4a49484746454443424140
7301245 [L1] Cache hit from L2: addr = 17a, data = 4a
7301245 [TEST] CPU read @0x636
7301255 [L1] Cache miss: addr = 636
7301335 [L2] Cache miss: addr = 636
7302125 [MEM] Mem hit: addr = 429, data = 20
7302135 [L2] Cache Allocate: addr = 636 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7302145 [L1] Cache Allocate: addr = 636 data = 3f3e3d3c3b3a39383736353433323130
7302145 [L1] Cache hit from L2: addr = 636, data = 36
7302145 [TEST] CPU read @0x39d
7302155 [L1] Cache miss: addr = 39d
7302235 [L2] Cache miss: addr = 39d
7303125 [MEM] Mem hit: addr = 636, data = 20
7303135 [L2] Cache Allocate: addr = 39d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7303145 [L1] Cache Allocate: addr = 39d data = 3f3e3d3c3b3a39383736353433323130
7303145 [L1] Cache hit from L2: addr = 39d, data = 3d
7303145 [TEST] CPU read @0x6bf
7303155 [L1] Cache miss: addr = 6bf
7303235 [L2] Cache miss: addr = 6bf
7304125 [MEM] Mem hit: addr = 39d, data = 80
7304135 [L2] Cache Allocate: addr = 6bf data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7304145 [L1] Cache Allocate: addr = 6bf data = 9f9e9d9c9b9a99989796959493929190
7304145 [L1] Cache hit from L2: addr = 6bf, data = 9f
7304145 [TEST] CPU read @0x08e
7304155 [L1] Cache miss: addr = 08e
7304235 [L2] Cache miss: addr = 08e
7305125 [MEM] Mem hit: addr = 6bf, data = a0
7305135 [L2] Cache Allocate: addr = 08e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7305145 [L1] Cache Allocate: addr = 08e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7305145 [L1] Cache hit from L2: addr = 08e, data = ae
7305145 [TEST] CPU read @0x17a
7305155 [L1] Cache miss: addr = 17a
7305235 [L2] Cache hit: addr = 17a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7305245 [L1] Cache Allocate: addr = 17a data = 4f4e4d4c4b4a49484746454443424140
7305245 [L1] Cache hit from L2: addr = 17a, data = 4a
7305245 [TEST] CPU read @0x61b
7305255 [L1] Cache miss: addr = 61b
7305335 [L2] Cache miss: addr = 61b
7306125 [MEM] Mem hit: addr = 08e, data = 80
7306135 [L2] Cache Allocate: addr = 61b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7306145 [L1] Cache Allocate: addr = 61b data = 9f9e9d9c9b9a99989796959493929190
7306145 [L1] Cache hit from L2: addr = 61b, data = 9b
7306145 [TEST] CPU read @0x523
7306155 [L1] Cache miss: addr = 523
7306235 [L2] Cache miss: addr = 523
7307125 [MEM] Mem hit: addr = 61b, data = 00
7307135 [L2] Cache Allocate: addr = 523 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7307145 [L1] Cache Allocate: addr = 523 data = 0f0e0d0c0b0a09080706050403020100
7307145 [L1] Cache hit from L2: addr = 523, data = 03
7307145 [TEST] CPU read @0x1b6
7307155 [L1] Cache miss: addr = 1b6
7307235 [L2] Cache miss: addr = 1b6
7308125 [MEM] Mem hit: addr = 523, data = 20
7308135 [L2] Cache Allocate: addr = 1b6 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7308145 [L1] Cache Allocate: addr = 1b6 data = 3f3e3d3c3b3a39383736353433323130
7308145 [L1] Cache hit from L2: addr = 1b6, data = 36
7308145 [TEST] CPU read @0x22b
7308155 [L1] Cache hit: addr = 22b, data = eb
7308165 [TEST] CPU read @0x6f8
7308175 [L1] Cache miss: addr = 6f8
7308235 [L2] Cache miss: addr = 6f8
7309125 [MEM] Mem hit: addr = 1b6, data = a0
7309135 [L2] Cache Allocate: addr = 6f8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7309145 [L1] Cache Allocate: addr = 6f8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7309145 [L1] Cache hit from L2: addr = 6f8, data = b8
7309145 [TEST] CPU read @0x213
7309155 [L1] Cache miss: addr = 213
7309235 [L2] Cache miss: addr = 213
7310125 [MEM] Mem hit: addr = 6f8, data = e0
7310135 [L2] Cache Allocate: addr = 213 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7310145 [L1] Cache Allocate: addr = 213 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7310145 [L1] Cache hit from L2: addr = 213, data = f3
7310145 [TEST] CPU read @0x637
7310155 [L1] Cache miss: addr = 637
7310235 [L2] Cache miss: addr = 637
7311125 [MEM] Mem hit: addr = 213, data = 00
7311135 [L2] Cache Allocate: addr = 637 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7311145 [L1] Cache Allocate: addr = 637 data = 1f1e1d1c1b1a19181716151413121110
7311145 [L1] Cache hit from L2: addr = 637, data = 17
7311145 [TEST] CPU read @0x322
7311155 [L1] Cache miss: addr = 322
7311235 [L2] Cache miss: addr = 322
7312125 [MEM] Mem hit: addr = 637, data = 20
7312135 [L2] Cache Allocate: addr = 322 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7312145 [L1] Cache Allocate: addr = 322 data = 2f2e2d2c2b2a29282726252423222120
7312145 [L1] Cache hit from L2: addr = 322, data = 22
7312145 [TEST] CPU read @0x381
7312155 [L1] Cache miss: addr = 381
7312235 [L2] Cache miss: addr = 381
7313125 [MEM] Mem hit: addr = 322, data = 20
7313135 [L2] Cache Allocate: addr = 381 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7313145 [L1] Cache Allocate: addr = 381 data = 2f2e2d2c2b2a29282726252423222120
7313145 [L1] Cache hit from L2: addr = 381, data = 21
7313145 [TEST] CPU read @0x340
7313155 [L1] Cache miss: addr = 340
7313235 [L2] Cache miss: addr = 340
7314125 [MEM] Mem hit: addr = 381, data = 80
7314135 [L2] Cache Allocate: addr = 340 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7314145 [L1] Cache Allocate: addr = 340 data = 8f8e8d8c8b8a89888786858483828180
7314145 [L1] Cache hit from L2: addr = 340, data = 80
7314145 [TEST] CPU read @0x59b
7314155 [L1] Cache miss: addr = 59b
7314235 [L2] Cache miss: addr = 59b
7315125 [MEM] Mem hit: addr = 340, data = 40
7315135 [L2] Cache Allocate: addr = 59b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7315145 [L1] Cache Allocate: addr = 59b data = 5f5e5d5c5b5a59585756555453525150
7315145 [L1] Cache hit from L2: addr = 59b, data = 5b
7315145 [TEST] CPU read @0x5ed
7315155 [L1] Cache miss: addr = 5ed
7315235 [L2] Cache miss: addr = 5ed
7316125 [MEM] Mem hit: addr = 59b, data = 80
7316135 [L2] Cache Allocate: addr = 5ed data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7316145 [L1] Cache Allocate: addr = 5ed data = 8f8e8d8c8b8a89888786858483828180
7316145 [L1] Cache hit from L2: addr = 5ed, data = 8d
7316145 [TEST] CPU read @0x673
7316155 [L1] Cache miss: addr = 673
7316235 [L2] Cache miss: addr = 673
7317125 [MEM] Mem hit: addr = 5ed, data = e0
7317135 [L2] Cache Allocate: addr = 673 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7317145 [L1] Cache Allocate: addr = 673 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7317145 [L1] Cache hit from L2: addr = 673, data = f3
7317145 [TEST] CPU read @0x42b
7317155 [L1] Cache miss: addr = 42b
7317235 [L2] Cache miss: addr = 42b
7318125 [MEM] Mem hit: addr = 673, data = 60
7318135 [L2] Cache Allocate: addr = 42b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7318145 [L1] Cache Allocate: addr = 42b data = 6f6e6d6c6b6a69686766656463626160
7318145 [L1] Cache hit from L2: addr = 42b, data = 6b
7318145 [TEST] CPU read @0x7fd
7318155 [L1] Cache miss: addr = 7fd
7318235 [L2] Cache miss: addr = 7fd
7319125 [MEM] Mem hit: addr = 42b, data = 20
7319135 [L2] Cache Allocate: addr = 7fd data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7319145 [L1] Cache Allocate: addr = 7fd data = 3f3e3d3c3b3a39383736353433323130
7319145 [L1] Cache hit from L2: addr = 7fd, data = 3d
7319145 [TEST] CPU read @0x4c8
7319155 [L1] Cache hit: addr = 4c8, data = e8
7319165 [TEST] CPU read @0x475
7319175 [L1] Cache miss: addr = 475
7319235 [L2] Cache miss: addr = 475
7320125 [MEM] Mem hit: addr = 7fd, data = e0
7320135 [L2] Cache Allocate: addr = 475 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7320145 [L1] Cache Allocate: addr = 475 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7320145 [L1] Cache hit from L2: addr = 475, data = f5
7320145 [TEST] CPU read @0x387
7320155 [L1] Cache miss: addr = 387
7320235 [L2] Cache miss: addr = 387
7321125 [MEM] Mem hit: addr = 475, data = 60
7321135 [L2] Cache Allocate: addr = 387 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7321145 [L1] Cache Allocate: addr = 387 data = 6f6e6d6c6b6a69686766656463626160
7321145 [L1] Cache hit from L2: addr = 387, data = 67
7321145 [TEST] CPU read @0x254
7321155 [L1] Cache miss: addr = 254
7321235 [L2] Cache hit: addr = 254, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7321245 [L1] Cache Allocate: addr = 254 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7321245 [L1] Cache hit from L2: addr = 254, data = e4
7321245 [TEST] CPU read @0x757
7321255 [L1] Cache miss: addr = 757
7321335 [L2] Cache miss: addr = 757
7322125 [MEM] Mem hit: addr = 387, data = 80
7322135 [L2] Cache Allocate: addr = 757 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7322145 [L1] Cache Allocate: addr = 757 data = 9f9e9d9c9b9a99989796959493929190
7322145 [L1] Cache hit from L2: addr = 757, data = 97
7322145 [TEST] CPU read @0x1d0
7322155 [L1] Cache miss: addr = 1d0
7322235 [L2] Cache miss: addr = 1d0
7323125 [MEM] Mem hit: addr = 757, data = 40
7323135 [L2] Cache Allocate: addr = 1d0 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7323145 [L1] Cache Allocate: addr = 1d0 data = 5f5e5d5c5b5a59585756555453525150
7323145 [L1] Cache hit from L2: addr = 1d0, data = 50
7323145 [TEST] CPU read @0x65f
7323155 [L1] Cache miss: addr = 65f
7323235 [L2] Cache miss: addr = 65f
7324125 [MEM] Mem hit: addr = 1d0, data = c0
7324135 [L2] Cache Allocate: addr = 65f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7324145 [L1] Cache Allocate: addr = 65f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7324145 [L1] Cache hit from L2: addr = 65f, data = df
7324145 [TEST] CPU read @0x29a
7324155 [L1] Cache miss: addr = 29a
7324235 [L2] Cache miss: addr = 29a
7325125 [MEM] Mem hit: addr = 65f, data = 40
7325135 [L2] Cache Allocate: addr = 29a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7325145 [L1] Cache Allocate: addr = 29a data = 5f5e5d5c5b5a59585756555453525150
7325145 [L1] Cache hit from L2: addr = 29a, data = 5a
7325145 [TEST] CPU read @0x402
7325155 [L1] Cache miss: addr = 402
7325235 [L2] Cache miss: addr = 402
7326125 [MEM] Mem hit: addr = 29a, data = 80
7326135 [L2] Cache Allocate: addr = 402 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7326145 [L1] Cache Allocate: addr = 402 data = 8f8e8d8c8b8a89888786858483828180
7326145 [L1] Cache hit from L2: addr = 402, data = 82
7326145 [TEST] CPU read @0x6f7
7326155 [L1] Cache miss: addr = 6f7
7326235 [L2] Cache miss: addr = 6f7
7327125 [MEM] Mem hit: addr = 402, data = 00
7327135 [L2] Cache Allocate: addr = 6f7 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7327145 [L1] Cache Allocate: addr = 6f7 data = 1f1e1d1c1b1a19181716151413121110
7327145 [L1] Cache hit from L2: addr = 6f7, data = 17
7327145 [TEST] CPU read @0x7a9
7327155 [L1] Cache miss: addr = 7a9
7327235 [L2] Cache miss: addr = 7a9
7328125 [MEM] Mem hit: addr = 6f7, data = e0
7328135 [L2] Cache Allocate: addr = 7a9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7328145 [L1] Cache Allocate: addr = 7a9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7328145 [L1] Cache hit from L2: addr = 7a9, data = e9
7328145 [TEST] CPU read @0x523
7328155 [L1] Cache miss: addr = 523
7328235 [L2] Cache miss: addr = 523
7329125 [MEM] Mem hit: addr = 7a9, data = a0
7329135 [L2] Cache Allocate: addr = 523 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7329145 [L1] Cache Allocate: addr = 523 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7329145 [L1] Cache hit from L2: addr = 523, data = a3
7329145 [TEST] CPU read @0x77a
7329155 [L1] Cache miss: addr = 77a
7329235 [L2] Cache miss: addr = 77a
7330125 [MEM] Mem hit: addr = 523, data = 20
7330135 [L2] Cache Allocate: addr = 77a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7330145 [L1] Cache Allocate: addr = 77a data = 3f3e3d3c3b3a39383736353433323130
7330145 [L1] Cache hit from L2: addr = 77a, data = 3a
7330145 [TEST] CPU read @0x4fe
7330155 [L1] Cache miss: addr = 4fe
7330235 [L2] Cache hit: addr = 4fe, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7330245 [L1] Cache Allocate: addr = 4fe data = 8f8e8d8c8b8a89888786858483828180
7330245 [L1] Cache hit from L2: addr = 4fe, data = 8e
7330245 [TEST] CPU read @0x09a
7330255 [L1] Cache miss: addr = 09a
7330335 [L2] Cache miss: addr = 09a
7331125 [MEM] Mem hit: addr = 77a, data = 60
7331135 [L2] Cache Allocate: addr = 09a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7331145 [L1] Cache Allocate: addr = 09a data = 7f7e7d7c7b7a79787776757473727170
7331145 [L1] Cache hit from L2: addr = 09a, data = 7a
7331145 [TEST] CPU read @0x1fb
7331155 [L1] Cache miss: addr = 1fb
7331235 [L2] Cache miss: addr = 1fb
7332125 [MEM] Mem hit: addr = 09a, data = 80
7332135 [L2] Cache Allocate: addr = 1fb data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7332145 [L1] Cache Allocate: addr = 1fb data = 9f9e9d9c9b9a99989796959493929190
7332145 [L1] Cache hit from L2: addr = 1fb, data = 9b
7332145 [TEST] CPU read @0x556
7332155 [L1] Cache hit: addr = 556, data = d6
7332165 [TEST] CPU read @0x49f
7332175 [L1] Cache miss: addr = 49f
7332235 [L2] Cache hit: addr = 49f, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7332245 [L1] Cache Allocate: addr = 49f data = 2f2e2d2c2b2a29282726252423222120
7332245 [L1] Cache hit from L2: addr = 49f, data = 2f
7332245 [TEST] CPU read @0x54c
7332255 [L1] Cache miss: addr = 54c
7332335 [L2] Cache hit: addr = 54c, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7332345 [L1] Cache Allocate: addr = 54c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7332345 [L1] Cache hit from L2: addr = 54c, data = cc
7332345 [TEST] CPU read @0x0aa
7332355 [L1] Cache miss: addr = 0aa
7332435 [L2] Cache miss: addr = 0aa
7333125 [MEM] Mem hit: addr = 1fb, data = e0
7333135 [L2] Cache Allocate: addr = 0aa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7333145 [L1] Cache Allocate: addr = 0aa data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7333145 [L1] Cache hit from L2: addr = 0aa, data = ea
7333145 [TEST] CPU read @0x646
7333155 [L1] Cache miss: addr = 646
7333235 [L2] Cache miss: addr = 646
7334125 [MEM] Mem hit: addr = 0aa, data = a0
7334135 [L2] Cache Allocate: addr = 646 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7334145 [L1] Cache Allocate: addr = 646 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7334145 [L1] Cache hit from L2: addr = 646, data = a6
7334145 [TEST] CPU read @0x5ce
7334155 [L1] Cache miss: addr = 5ce
7334235 [L2] Cache hit: addr = 5ce, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7334245 [L1] Cache Allocate: addr = 5ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7334245 [L1] Cache hit from L2: addr = 5ce, data = ae
7334245 [TEST] CPU read @0x119
7334255 [L1] Cache miss: addr = 119
7334335 [L2] Cache miss: addr = 119
7335125 [MEM] Mem hit: addr = 646, data = 40
7335135 [L2] Cache Allocate: addr = 119 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7335145 [L1] Cache Allocate: addr = 119 data = 5f5e5d5c5b5a59585756555453525150
7335145 [L1] Cache hit from L2: addr = 119, data = 59
7335145 [TEST] CPU read @0x22d
7335155 [L1] Cache hit: addr = 22d, data = ed
7335165 [TEST] CPU read @0x5cf
7335175 [L1] Cache hit: addr = 5cf, data = af
7335185 [TEST] CPU read @0x78f
7335195 [L1] Cache miss: addr = 78f
7335235 [L2] Cache miss: addr = 78f
7336125 [MEM] Mem hit: addr = 119, data = 00
7336135 [L2] Cache Allocate: addr = 78f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7336145 [L1] Cache Allocate: addr = 78f data = 0f0e0d0c0b0a09080706050403020100
7336145 [L1] Cache hit from L2: addr = 78f, data = 0f
7336145 [TEST] CPU read @0x73b
7336155 [L1] Cache miss: addr = 73b
7336235 [L2] Cache miss: addr = 73b
7337125 [MEM] Mem hit: addr = 78f, data = 80
7337135 [L2] Cache Allocate: addr = 73b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7337145 [L1] Cache Allocate: addr = 73b data = 9f9e9d9c9b9a99989796959493929190
7337145 [L1] Cache hit from L2: addr = 73b, data = 9b
7337145 [TEST] CPU read @0x687
7337155 [L1] Cache miss: addr = 687
7337235 [L2] Cache miss: addr = 687
7338125 [MEM] Mem hit: addr = 73b, data = 20
7338135 [L2] Cache Allocate: addr = 687 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7338145 [L1] Cache Allocate: addr = 687 data = 2f2e2d2c2b2a29282726252423222120
7338145 [L1] Cache hit from L2: addr = 687, data = 27
7338145 [TEST] CPU read @0x50e
7338155 [L1] Cache miss: addr = 50e
7338235 [L2] Cache miss: addr = 50e
7339125 [MEM] Mem hit: addr = 687, data = 80
7339135 [L2] Cache Allocate: addr = 50e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7339145 [L1] Cache Allocate: addr = 50e data = 8f8e8d8c8b8a89888786858483828180
7339145 [L1] Cache hit from L2: addr = 50e, data = 8e
7339145 [TEST] CPU read @0x712
7339155 [L1] Cache miss: addr = 712
7339235 [L2] Cache miss: addr = 712
7340125 [MEM] Mem hit: addr = 50e, data = 00
7340135 [L2] Cache Allocate: addr = 712 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7340145 [L1] Cache Allocate: addr = 712 data = 1f1e1d1c1b1a19181716151413121110
7340145 [L1] Cache hit from L2: addr = 712, data = 12
7340145 [TEST] CPU read @0x60b
7340155 [L1] Cache miss: addr = 60b
7340235 [L2] Cache miss: addr = 60b
7341125 [MEM] Mem hit: addr = 712, data = 00
7341135 [L2] Cache Allocate: addr = 60b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7341145 [L1] Cache Allocate: addr = 60b data = 0f0e0d0c0b0a09080706050403020100
7341145 [L1] Cache hit from L2: addr = 60b, data = 0b
7341145 [TEST] CPU read @0x0b3
7341155 [L1] Cache miss: addr = 0b3
7341235 [L2] Cache miss: addr = 0b3
7342125 [MEM] Mem hit: addr = 60b, data = 00
7342135 [L2] Cache Allocate: addr = 0b3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7342145 [L1] Cache Allocate: addr = 0b3 data = 1f1e1d1c1b1a19181716151413121110
7342145 [L1] Cache hit from L2: addr = 0b3, data = 13
7342145 [TEST] CPU read @0x373
7342155 [L1] Cache hit: addr = 373, data = c3
7342165 [TEST] CPU read @0x2b7
7342175 [L1] Cache miss: addr = 2b7
7342235 [L2] Cache miss: addr = 2b7
7343125 [MEM] Mem hit: addr = 0b3, data = a0
7343135 [L2] Cache Allocate: addr = 2b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7343145 [L1] Cache Allocate: addr = 2b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7343145 [L1] Cache hit from L2: addr = 2b7, data = b7
7343145 [TEST] CPU read @0x279
7343155 [L1] Cache miss: addr = 279
7343235 [L2] Cache miss: addr = 279
7344125 [MEM] Mem hit: addr = 2b7, data = a0
7344135 [L2] Cache Allocate: addr = 279 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7344145 [L1] Cache Allocate: addr = 279 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7344145 [L1] Cache hit from L2: addr = 279, data = b9
7344145 [TEST] CPU read @0x15e
7344155 [L1] Cache miss: addr = 15e
7344235 [L2] Cache miss: addr = 15e
7345125 [MEM] Mem hit: addr = 279, data = 60
7345135 [L2] Cache Allocate: addr = 15e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7345145 [L1] Cache Allocate: addr = 15e data = 7f7e7d7c7b7a79787776757473727170
7345145 [L1] Cache hit from L2: addr = 15e, data = 7e
7345145 [TEST] CPU read @0x1f2
7345155 [L1] Cache miss: addr = 1f2
7345235 [L2] Cache miss: addr = 1f2
7346125 [MEM] Mem hit: addr = 15e, data = 40
7346135 [L2] Cache Allocate: addr = 1f2 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7346145 [L1] Cache Allocate: addr = 1f2 data = 5f5e5d5c5b5a59585756555453525150
7346145 [L1] Cache hit from L2: addr = 1f2, data = 52
7346145 [TEST] CPU read @0x513
7346155 [L1] Cache miss: addr = 513
7346235 [L2] Cache miss: addr = 513
7347125 [MEM] Mem hit: addr = 1f2, data = e0
7347135 [L2] Cache Allocate: addr = 513 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7347145 [L1] Cache Allocate: addr = 513 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7347145 [L1] Cache hit from L2: addr = 513, data = f3
7347145 [TEST] CPU read @0x50f
7347155 [L1] Cache miss: addr = 50f
7347235 [L2] Cache hit: addr = 50f, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7347245 [L1] Cache Allocate: addr = 50f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7347245 [L1] Cache hit from L2: addr = 50f, data = ef
7347245 [TEST] CPU read @0x638
7347255 [L1] Cache miss: addr = 638
7347335 [L2] Cache miss: addr = 638
7348125 [MEM] Mem hit: addr = 513, data = 00
7348135 [L2] Cache Allocate: addr = 638 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7348145 [L1] Cache Allocate: addr = 638 data = 1f1e1d1c1b1a19181716151413121110
7348145 [L1] Cache hit from L2: addr = 638, data = 18
7348145 [TEST] CPU read @0x69e
7348155 [L1] Cache hit: addr = 69e, data = be
7348165 [TEST] CPU read @0x383
7348175 [L1] Cache miss: addr = 383
7348235 [L2] Cache miss: addr = 383
7349125 [MEM] Mem hit: addr = 638, data = 20
7349135 [L2] Cache Allocate: addr = 383 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7349145 [L1] Cache Allocate: addr = 383 data = 2f2e2d2c2b2a29282726252423222120
7349145 [L1] Cache hit from L2: addr = 383, data = 23
7349145 [TEST] CPU read @0x329
7349155 [L1] Cache miss: addr = 329
7349235 [L2] Cache miss: addr = 329
7350125 [MEM] Mem hit: addr = 383, data = 80
7350135 [L2] Cache Allocate: addr = 329 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7350145 [L1] Cache Allocate: addr = 329 data = 8f8e8d8c8b8a89888786858483828180
7350145 [L1] Cache hit from L2: addr = 329, data = 89
7350145 [TEST] CPU read @0x737
7350155 [L1] Cache miss: addr = 737
7350235 [L2] Cache miss: addr = 737
7351125 [MEM] Mem hit: addr = 329, data = 20
7351135 [L2] Cache Allocate: addr = 737 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7351145 [L1] Cache Allocate: addr = 737 data = 3f3e3d3c3b3a39383736353433323130
7351145 [L1] Cache hit from L2: addr = 737, data = 37
7351145 [TEST] CPU read @0x425
7351155 [L1] Cache miss: addr = 425
7351235 [L2] Cache miss: addr = 425
7352125 [MEM] Mem hit: addr = 737, data = 20
7352135 [L2] Cache Allocate: addr = 425 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7352145 [L1] Cache Allocate: addr = 425 data = 2f2e2d2c2b2a29282726252423222120
7352145 [L1] Cache hit from L2: addr = 425, data = 25
7352145 [TEST] CPU read @0x774
7352155 [L1] Cache miss: addr = 774
7352235 [L2] Cache miss: addr = 774
7353125 [MEM] Mem hit: addr = 425, data = 20
7353135 [L2] Cache Allocate: addr = 774 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7353145 [L1] Cache Allocate: addr = 774 data = 3f3e3d3c3b3a39383736353433323130
7353145 [L1] Cache hit from L2: addr = 774, data = 34
7353145 [TEST] CPU read @0x296
7353155 [L1] Cache miss: addr = 296
7353235 [L2] Cache miss: addr = 296
7354125 [MEM] Mem hit: addr = 774, data = 60
7354135 [L2] Cache Allocate: addr = 296 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7354145 [L1] Cache Allocate: addr = 296 data = 7f7e7d7c7b7a79787776757473727170
7354145 [L1] Cache hit from L2: addr = 296, data = 76
7354145 [TEST] CPU read @0x2a2
7354155 [L1] Cache miss: addr = 2a2
7354235 [L2] Cache miss: addr = 2a2
7355125 [MEM] Mem hit: addr = 296, data = 80
7355135 [L2] Cache Allocate: addr = 2a2 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7355145 [L1] Cache Allocate: addr = 2a2 data = 8f8e8d8c8b8a89888786858483828180
7355145 [L1] Cache hit from L2: addr = 2a2, data = 82
7355145 [TEST] CPU read @0x232
7355155 [L1] Cache miss: addr = 232
7355235 [L2] Cache hit: addr = 232, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7355245 [L1] Cache Allocate: addr = 232 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7355245 [L1] Cache hit from L2: addr = 232, data = e2
7355245 [TEST] CPU read @0x4e8
7355255 [L1] Cache miss: addr = 4e8
7355335 [L2] Cache hit: addr = 4e8, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7355345 [L1] Cache Allocate: addr = 4e8 data = 8f8e8d8c8b8a89888786858483828180
7355345 [L1] Cache hit from L2: addr = 4e8, data = 88
7355345 [TEST] CPU read @0x566
7355355 [L1] Cache miss: addr = 566
7355435 [L2] Cache miss: addr = 566
7356125 [MEM] Mem hit: addr = 2a2, data = a0
7356135 [L2] Cache Allocate: addr = 566 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7356145 [L1] Cache Allocate: addr = 566 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7356145 [L1] Cache hit from L2: addr = 566, data = a6
7356145 [TEST] CPU read @0x641
7356155 [L1] Cache miss: addr = 641
7356235 [L2] Cache miss: addr = 641
7357125 [MEM] Mem hit: addr = 566, data = 60
7357135 [L2] Cache Allocate: addr = 641 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7357145 [L1] Cache Allocate: addr = 641 data = 6f6e6d6c6b6a69686766656463626160
7357145 [L1] Cache hit from L2: addr = 641, data = 61
7357145 [TEST] CPU read @0x113
7357155 [L1] Cache miss: addr = 113
7357235 [L2] Cache miss: addr = 113
7358125 [MEM] Mem hit: addr = 641, data = 40
7358135 [L2] Cache Allocate: addr = 113 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7358145 [L1] Cache Allocate: addr = 113 data = 5f5e5d5c5b5a59585756555453525150
7358145 [L1] Cache hit from L2: addr = 113, data = 53
7358145 [TEST] CPU read @0x264
7358155 [L1] Cache miss: addr = 264
7358235 [L2] Cache miss: addr = 264
7359125 [MEM] Mem hit: addr = 113, data = 00
7359135 [L2] Cache Allocate: addr = 264 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7359145 [L1] Cache Allocate: addr = 264 data = 0f0e0d0c0b0a09080706050403020100
7359145 [L1] Cache hit from L2: addr = 264, data = 04
7359145 [TEST] CPU read @0x71b
7359155 [L1] Cache miss: addr = 71b
7359235 [L2] Cache miss: addr = 71b
7360125 [MEM] Mem hit: addr = 264, data = 60
7360135 [L2] Cache Allocate: addr = 71b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7360145 [L1] Cache Allocate: addr = 71b data = 7f7e7d7c7b7a79787776757473727170
7360145 [L1] Cache hit from L2: addr = 71b, data = 7b
7360145 [TEST] CPU read @0x784
7360155 [L1] Cache miss: addr = 784
7360235 [L2] Cache miss: addr = 784
7361125 [MEM] Mem hit: addr = 71b, data = 00
7361135 [L2] Cache Allocate: addr = 784 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7361145 [L1] Cache Allocate: addr = 784 data = 0f0e0d0c0b0a09080706050403020100
7361145 [L1] Cache hit from L2: addr = 784, data = 04
7361145 [TEST] CPU read @0x4b6
7361155 [L1] Cache miss: addr = 4b6
7361235 [L2] Cache miss: addr = 4b6
7362125 [MEM] Mem hit: addr = 784, data = 80
7362135 [L2] Cache Allocate: addr = 4b6 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7362145 [L1] Cache Allocate: addr = 4b6 data = 9f9e9d9c9b9a99989796959493929190
7362145 [L1] Cache hit from L2: addr = 4b6, data = 96
7362145 [TEST] CPU read @0x3c9
7362155 [L1] Cache miss: addr = 3c9
7362235 [L2] Cache miss: addr = 3c9
7363125 [MEM] Mem hit: addr = 4b6, data = a0
7363135 [L2] Cache Allocate: addr = 3c9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7363145 [L1] Cache Allocate: addr = 3c9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7363145 [L1] Cache hit from L2: addr = 3c9, data = a9
7363145 [TEST] CPU read @0x3e8
7363155 [L1] Cache miss: addr = 3e8
7363235 [L2] Cache hit: addr = 3e8, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7363245 [L1] Cache Allocate: addr = 3e8 data = 6f6e6d6c6b6a69686766656463626160
7363245 [L1] Cache hit from L2: addr = 3e8, data = 68
7363245 [TEST] CPU read @0x1fa
7363255 [L1] Cache miss: addr = 1fa
7363335 [L2] Cache miss: addr = 1fa
7364125 [MEM] Mem hit: addr = 3c9, data = c0
7364135 [L2] Cache Allocate: addr = 1fa data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7364145 [L1] Cache Allocate: addr = 1fa data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7364145 [L1] Cache hit from L2: addr = 1fa, data = da
7364145 [TEST] CPU read @0x267
7364155 [L1] Cache miss: addr = 267
7364235 [L2] Cache miss: addr = 267
7365125 [MEM] Mem hit: addr = 1fa, data = e0
7365135 [L2] Cache Allocate: addr = 267 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7365145 [L1] Cache Allocate: addr = 267 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7365145 [L1] Cache hit from L2: addr = 267, data = e7
7365145 [TEST] CPU read @0x140
7365155 [L1] Cache miss: addr = 140
7365235 [L2] Cache miss: addr = 140
7366125 [MEM] Mem hit: addr = 267, data = 60
7366135 [L2] Cache Allocate: addr = 140 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7366145 [L1] Cache Allocate: addr = 140 data = 6f6e6d6c6b6a69686766656463626160
7366145 [L1] Cache hit from L2: addr = 140, data = 60
7366145 [TEST] CPU read @0x049
7366155 [L1] Cache miss: addr = 049
7366235 [L2] Cache miss: addr = 049
7367125 [MEM] Mem hit: addr = 140, data = 40
7367135 [L2] Cache Allocate: addr = 049 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7367145 [L1] Cache Allocate: addr = 049 data = 4f4e4d4c4b4a49484746454443424140
7367145 [L1] Cache hit from L2: addr = 049, data = 49
7367145 [TEST] CPU read @0x0f4
7367155 [L1] Cache miss: addr = 0f4
7367235 [L2] Cache miss: addr = 0f4
7368125 [MEM] Mem hit: addr = 049, data = 40
7368135 [L2] Cache Allocate: addr = 0f4 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7368145 [L1] Cache Allocate: addr = 0f4 data = 5f5e5d5c5b5a59585756555453525150
7368145 [L1] Cache hit from L2: addr = 0f4, data = 54
7368145 [TEST] CPU read @0x647
7368155 [L1] Cache miss: addr = 647
7368235 [L2] Cache miss: addr = 647
7369125 [MEM] Mem hit: addr = 0f4, data = e0
7369135 [L2] Cache Allocate: addr = 647 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7369145 [L1] Cache Allocate: addr = 647 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7369145 [L1] Cache hit from L2: addr = 647, data = e7
7369145 [TEST] CPU read @0x2ca
7369155 [L1] Cache miss: addr = 2ca
7369235 [L2] Cache miss: addr = 2ca
7370125 [MEM] Mem hit: addr = 647, data = 40
7370135 [L2] Cache Allocate: addr = 2ca data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7370145 [L1] Cache Allocate: addr = 2ca data = 4f4e4d4c4b4a49484746454443424140
7370145 [L1] Cache hit from L2: addr = 2ca, data = 4a
7370145 [TEST] CPU read @0x29c
7370155 [L1] Cache miss: addr = 29c
7370235 [L2] Cache miss: addr = 29c
7371125 [MEM] Mem hit: addr = 2ca, data = c0
7371135 [L2] Cache Allocate: addr = 29c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7371145 [L1] Cache Allocate: addr = 29c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7371145 [L1] Cache hit from L2: addr = 29c, data = dc
7371145 [TEST] CPU read @0x6ac
7371155 [L1] Cache miss: addr = 6ac
7371235 [L2] Cache miss: addr = 6ac
7372125 [MEM] Mem hit: addr = 29c, data = 80
7372135 [L2] Cache Allocate: addr = 6ac data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7372145 [L1] Cache Allocate: addr = 6ac data = 8f8e8d8c8b8a89888786858483828180
7372145 [L1] Cache hit from L2: addr = 6ac, data = 8c
7372145 [TEST] CPU read @0x4f7
7372155 [L1] Cache miss: addr = 4f7
7372235 [L2] Cache hit: addr = 4f7, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7372245 [L1] Cache Allocate: addr = 4f7 data = 8f8e8d8c8b8a89888786858483828180
7372245 [L1] Cache hit from L2: addr = 4f7, data = 87
7372245 [TEST] CPU read @0x28c
7372255 [L1] Cache miss: addr = 28c
7372335 [L2] Cache hit: addr = 28c, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7372345 [L1] Cache Allocate: addr = 28c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7372345 [L1] Cache hit from L2: addr = 28c, data = cc
7372345 [TEST] CPU read @0x3f9
7372355 [L1] Cache hit: addr = 3f9, data = 79
7372365 [TEST] CPU read @0x4bc
7372375 [L1] Cache miss: addr = 4bc
7372435 [L2] Cache miss: addr = 4bc
7373125 [MEM] Mem hit: addr = 6ac, data = a0
7373135 [L2] Cache Allocate: addr = 4bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7373145 [L1] Cache Allocate: addr = 4bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7373145 [L1] Cache hit from L2: addr = 4bc, data = bc
7373145 [TEST] CPU read @0x773
7373155 [L1] Cache miss: addr = 773
7373235 [L2] Cache miss: addr = 773
7374125 [MEM] Mem hit: addr = 4bc, data = a0
7374135 [L2] Cache Allocate: addr = 773 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7374145 [L1] Cache Allocate: addr = 773 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7374145 [L1] Cache hit from L2: addr = 773, data = b3
7374145 [TEST] CPU read @0x774
7374155 [L1] Cache hit: addr = 774, data = b4
7374165 [TEST] CPU read @0x70b
7374175 [L1] Cache miss: addr = 70b
7374235 [L2] Cache miss: addr = 70b
7375125 [MEM] Mem hit: addr = 773, data = 60
7375135 [L2] Cache Allocate: addr = 70b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7375145 [L1] Cache Allocate: addr = 70b data = 6f6e6d6c6b6a69686766656463626160
7375145 [L1] Cache hit from L2: addr = 70b, data = 6b
7375145 [TEST] CPU read @0x153
7375155 [L1] Cache miss: addr = 153
7375235 [L2] Cache miss: addr = 153
7376125 [MEM] Mem hit: addr = 70b, data = 00
7376135 [L2] Cache Allocate: addr = 153 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7376145 [L1] Cache Allocate: addr = 153 data = 1f1e1d1c1b1a19181716151413121110
7376145 [L1] Cache hit from L2: addr = 153, data = 13
7376145 [TEST] CPU read @0x487
7376155 [L1] Cache hit: addr = 487, data = 27
7376165 [TEST] CPU read @0x74a
7376175 [L1] Cache miss: addr = 74a
7376235 [L2] Cache miss: addr = 74a
7377125 [MEM] Mem hit: addr = 153, data = 40
7377135 [L2] Cache Allocate: addr = 74a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7377145 [L1] Cache Allocate: addr = 74a data = 4f4e4d4c4b4a49484746454443424140
7377145 [L1] Cache hit from L2: addr = 74a, data = 4a
7377145 [TEST] CPU read @0x30c
7377155 [L1] Cache miss: addr = 30c
7377235 [L2] Cache miss: addr = 30c
7378125 [MEM] Mem hit: addr = 74a, data = 40
7378135 [L2] Cache Allocate: addr = 30c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7378145 [L1] Cache Allocate: addr = 30c data = 4f4e4d4c4b4a49484746454443424140
7378145 [L1] Cache hit from L2: addr = 30c, data = 4c
7378145 [TEST] CPU read @0x3ea
7378155 [L1] Cache miss: addr = 3ea
7378235 [L2] Cache hit: addr = 3ea, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7378245 [L1] Cache Allocate: addr = 3ea data = 6f6e6d6c6b6a69686766656463626160
7378245 [L1] Cache hit from L2: addr = 3ea, data = 6a
7378245 [TEST] CPU read @0x6ec
7378255 [L1] Cache miss: addr = 6ec
7378335 [L2] Cache miss: addr = 6ec
7379125 [MEM] Mem hit: addr = 30c, data = 00
7379135 [L2] Cache Allocate: addr = 6ec data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7379145 [L1] Cache Allocate: addr = 6ec data = 0f0e0d0c0b0a09080706050403020100
7379145 [L1] Cache hit from L2: addr = 6ec, data = 0c
7379145 [TEST] CPU read @0x4c4
7379155 [L1] Cache hit: addr = 4c4, data = e4
7379165 [TEST] CPU read @0x4b1
7379175 [L1] Cache miss: addr = 4b1
7379235 [L2] Cache miss: addr = 4b1
7380125 [MEM] Mem hit: addr = 6ec, data = e0
7380135 [L2] Cache Allocate: addr = 4b1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7380145 [L1] Cache Allocate: addr = 4b1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7380145 [L1] Cache hit from L2: addr = 4b1, data = f1
7380145 [TEST] CPU read @0x5e0
7380155 [L1] Cache miss: addr = 5e0
7380235 [L2] Cache miss: addr = 5e0
7381125 [MEM] Mem hit: addr = 4b1, data = a0
7381135 [L2] Cache Allocate: addr = 5e0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7381145 [L1] Cache Allocate: addr = 5e0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7381145 [L1] Cache hit from L2: addr = 5e0, data = a0
7381145 [TEST] CPU read @0x26e
7381155 [L1] Cache miss: addr = 26e
7381235 [L2] Cache miss: addr = 26e
7382125 [MEM] Mem hit: addr = 5e0, data = e0
7382135 [L2] Cache Allocate: addr = 26e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7382145 [L1] Cache Allocate: addr = 26e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7382145 [L1] Cache hit from L2: addr = 26e, data = ee
7382145 [TEST] CPU read @0x7bb
7382155 [L1] Cache miss: addr = 7bb
7382235 [L2] Cache miss: addr = 7bb
7383125 [MEM] Mem hit: addr = 26e, data = 60
7383135 [L2] Cache Allocate: addr = 7bb data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7383145 [L1] Cache Allocate: addr = 7bb data = 7f7e7d7c7b7a79787776757473727170
7383145 [L1] Cache hit from L2: addr = 7bb, data = 7b
7383145 [TEST] CPU read @0x230
7383155 [L1] Cache miss: addr = 230
7383235 [L2] Cache hit: addr = 230, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7383245 [L1] Cache Allocate: addr = 230 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7383245 [L1] Cache hit from L2: addr = 230, data = e0
7383245 [TEST] CPU read @0x4ca
7383255 [L1] Cache hit: addr = 4ca, data = ea
7383265 [TEST] CPU read @0x623
7383275 [L1] Cache miss: addr = 623
7383335 [L2] Cache miss: addr = 623
7384125 [MEM] Mem hit: addr = 7bb, data = a0
7384135 [L2] Cache Allocate: addr = 623 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7384145 [L1] Cache Allocate: addr = 623 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7384145 [L1] Cache hit from L2: addr = 623, data = a3
7384145 [TEST] CPU read @0x514
7384155 [L1] Cache miss: addr = 514
7384235 [L2] Cache miss: addr = 514
7385125 [MEM] Mem hit: addr = 623, data = 20
7385135 [L2] Cache Allocate: addr = 514 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7385145 [L1] Cache Allocate: addr = 514 data = 3f3e3d3c3b3a39383736353433323130
7385145 [L1] Cache hit from L2: addr = 514, data = 34
7385145 [TEST] CPU read @0x725
7385155 [L1] Cache miss: addr = 725
7385235 [L2] Cache miss: addr = 725
7386125 [MEM] Mem hit: addr = 514, data = 00
7386135 [L2] Cache Allocate: addr = 725 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7386145 [L1] Cache Allocate: addr = 725 data = 0f0e0d0c0b0a09080706050403020100
7386145 [L1] Cache hit from L2: addr = 725, data = 05
7386145 [TEST] CPU read @0x5dc
7386155 [L1] Cache miss: addr = 5dc
7386235 [L2] Cache hit: addr = 5dc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7386245 [L1] Cache Allocate: addr = 5dc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7386245 [L1] Cache hit from L2: addr = 5dc, data = ac
7386245 [TEST] CPU read @0x323
7386255 [L1] Cache miss: addr = 323
7386335 [L2] Cache miss: addr = 323
7387125 [MEM] Mem hit: addr = 725, data = 20
7387135 [L2] Cache Allocate: addr = 323 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7387145 [L1] Cache Allocate: addr = 323 data = 2f2e2d2c2b2a29282726252423222120
7387145 [L1] Cache hit from L2: addr = 323, data = 23
7387145 [TEST] CPU read @0x377
7387155 [L1] Cache hit: addr = 377, data = c7
7387165 [TEST] CPU read @0x27c
7387175 [L1] Cache miss: addr = 27c
7387235 [L2] Cache miss: addr = 27c
7388125 [MEM] Mem hit: addr = 323, data = 20
7388135 [L2] Cache Allocate: addr = 27c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7388145 [L1] Cache Allocate: addr = 27c data = 3f3e3d3c3b3a39383736353433323130
7388145 [L1] Cache hit from L2: addr = 27c, data = 3c
7388145 [TEST] CPU read @0x134
7388155 [L1] Cache miss: addr = 134
7388235 [L2] Cache miss: addr = 134
7389125 [MEM] Mem hit: addr = 27c, data = 60
7389135 [L2] Cache Allocate: addr = 134 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7389145 [L1] Cache Allocate: addr = 134 data = 7f7e7d7c7b7a79787776757473727170
7389145 [L1] Cache hit from L2: addr = 134, data = 74
7389145 [TEST] CPU read @0x2bd
7389155 [L1] Cache miss: addr = 2bd
7389235 [L2] Cache miss: addr = 2bd
7390125 [MEM] Mem hit: addr = 134, data = 20
7390135 [L2] Cache Allocate: addr = 2bd data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7390145 [L1] Cache Allocate: addr = 2bd data = 3f3e3d3c3b3a39383736353433323130
7390145 [L1] Cache hit from L2: addr = 2bd, data = 3d
7390145 [TEST] CPU read @0x369
7390155 [L1] Cache hit: addr = 369, data = c9
7390165 [TEST] CPU read @0x22d
7390175 [L1] Cache hit: addr = 22d, data = ed
7390185 [TEST] CPU read @0x76b
7390195 [L1] Cache miss: addr = 76b
7390235 [L2] Cache miss: addr = 76b
7391125 [MEM] Mem hit: addr = 2bd, data = a0
7391135 [L2] Cache Allocate: addr = 76b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7391145 [L1] Cache Allocate: addr = 76b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7391145 [L1] Cache hit from L2: addr = 76b, data = ab
7391145 [TEST] CPU read @0x69f
7391155 [L1] Cache hit: addr = 69f, data = bf
7391165 [TEST] CPU read @0x0e8
7391175 [L1] Cache miss: addr = 0e8
7391235 [L2] Cache miss: addr = 0e8
7392125 [MEM] Mem hit: addr = 76b, data = 60
7392135 [L2] Cache Allocate: addr = 0e8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7392145 [L1] Cache Allocate: addr = 0e8 data = 6f6e6d6c6b6a69686766656463626160
7392145 [L1] Cache hit from L2: addr = 0e8, data = 68
7392145 [TEST] CPU read @0x1ee
7392155 [L1] Cache miss: addr = 1ee
7392235 [L2] Cache miss: addr = 1ee
7393125 [MEM] Mem hit: addr = 0e8, data = e0
7393135 [L2] Cache Allocate: addr = 1ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7393145 [L1] Cache Allocate: addr = 1ee data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7393145 [L1] Cache hit from L2: addr = 1ee, data = ee
7393145 [TEST] CPU read @0x13e
7393155 [L1] Cache miss: addr = 13e
7393235 [L2] Cache miss: addr = 13e
7394125 [MEM] Mem hit: addr = 1ee, data = e0
7394135 [L2] Cache Allocate: addr = 13e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7394145 [L1] Cache Allocate: addr = 13e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7394145 [L1] Cache hit from L2: addr = 13e, data = fe
7394145 [TEST] CPU read @0x0ea
7394155 [L1] Cache miss: addr = 0ea
7394235 [L2] Cache miss: addr = 0ea
7395125 [MEM] Mem hit: addr = 13e, data = 20
7395135 [L2] Cache Allocate: addr = 0ea data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7395145 [L1] Cache Allocate: addr = 0ea data = 2f2e2d2c2b2a29282726252423222120
7395145 [L1] Cache hit from L2: addr = 0ea, data = 2a
7395145 [TEST] CPU read @0x019
7395155 [L1] Cache miss: addr = 019
7395235 [L2] Cache miss: addr = 019
7396125 [MEM] Mem hit: addr = 0ea, data = e0
7396135 [L2] Cache Allocate: addr = 019 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7396145 [L1] Cache Allocate: addr = 019 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7396145 [L1] Cache hit from L2: addr = 019, data = f9
7396145 [TEST] CPU read @0x3a8
7396155 [L1] Cache miss: addr = 3a8
7396235 [L2] Cache miss: addr = 3a8
7397125 [MEM] Mem hit: addr = 019, data = 00
7397135 [L2] Cache Allocate: addr = 3a8 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7397145 [L1] Cache Allocate: addr = 3a8 data = 0f0e0d0c0b0a09080706050403020100
7397145 [L1] Cache hit from L2: addr = 3a8, data = 08
7397145 [TEST] CPU read @0x2ac
7397155 [L1] Cache miss: addr = 2ac
7397235 [L2] Cache miss: addr = 2ac
7398125 [MEM] Mem hit: addr = 3a8, data = a0
7398135 [L2] Cache Allocate: addr = 2ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7398145 [L1] Cache Allocate: addr = 2ac data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7398145 [L1] Cache hit from L2: addr = 2ac, data = ac
7398145 [TEST] CPU read @0x3a6
7398155 [L1] Cache miss: addr = 3a6
7398235 [L2] Cache miss: addr = 3a6
7399125 [MEM] Mem hit: addr = 2ac, data = a0
7399135 [L2] Cache Allocate: addr = 3a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7399145 [L1] Cache Allocate: addr = 3a6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7399145 [L1] Cache hit from L2: addr = 3a6, data = a6
7399145 [TEST] CPU read @0x026
7399155 [L1] Cache miss: addr = 026
7399235 [L2] Cache miss: addr = 026
7400125 [MEM] Mem hit: addr = 3a6, data = a0
7400135 [L2] Cache Allocate: addr = 026 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7400145 [L1] Cache Allocate: addr = 026 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7400145 [L1] Cache hit from L2: addr = 026, data = a6
7400145 [TEST] CPU read @0x5ce
7400155 [L1] Cache miss: addr = 5ce
7400235 [L2] Cache hit: addr = 5ce, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7400245 [L1] Cache Allocate: addr = 5ce data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7400245 [L1] Cache hit from L2: addr = 5ce, data = ae
7400245 [TEST] CPU read @0x254
7400255 [L1] Cache miss: addr = 254
7400335 [L2] Cache hit: addr = 254, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7400345 [L1] Cache Allocate: addr = 254 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7400345 [L1] Cache hit from L2: addr = 254, data = e4
7400345 [TEST] CPU read @0x49b
7400355 [L1] Cache miss: addr = 49b
7400435 [L2] Cache hit: addr = 49b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7400445 [L1] Cache Allocate: addr = 49b data = 2f2e2d2c2b2a29282726252423222120
7400445 [L1] Cache hit from L2: addr = 49b, data = 2b
7400445 [TEST] CPU read @0x2db
7400455 [L1] Cache miss: addr = 2db
7400535 [L2] Cache miss: addr = 2db
7401125 [MEM] Mem hit: addr = 026, data = 20
7401135 [L2] Cache Allocate: addr = 2db data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7401145 [L1] Cache Allocate: addr = 2db data = 3f3e3d3c3b3a39383736353433323130
7401145 [L1] Cache hit from L2: addr = 2db, data = 3b
7401145 [TEST] CPU read @0x365
7401155 [L1] Cache hit: addr = 365, data = c5
7401165 [TEST] CPU read @0x381
7401175 [L1] Cache miss: addr = 381
7401235 [L2] Cache miss: addr = 381
7402125 [MEM] Mem hit: addr = 2db, data = c0
7402135 [L2] Cache Allocate: addr = 381 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7402145 [L1] Cache Allocate: addr = 381 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7402145 [L1] Cache hit from L2: addr = 381, data = c1
7402145 [TEST] CPU read @0x7ee
7402155 [L1] Cache miss: addr = 7ee
7402235 [L2] Cache miss: addr = 7ee
7403125 [MEM] Mem hit: addr = 381, data = 80
7403135 [L2] Cache Allocate: addr = 7ee data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7403145 [L1] Cache Allocate: addr = 7ee data = 8f8e8d8c8b8a89888786858483828180
7403145 [L1] Cache hit from L2: addr = 7ee, data = 8e
7403145 [TEST] CPU read @0x52f
7403155 [L1] Cache miss: addr = 52f
7403235 [L2] Cache miss: addr = 52f
7404125 [MEM] Mem hit: addr = 7ee, data = e0
7404135 [L2] Cache Allocate: addr = 52f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7404145 [L1] Cache Allocate: addr = 52f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7404145 [L1] Cache hit from L2: addr = 52f, data = ef
7404145 [TEST] CPU read @0x0e8
7404155 [L1] Cache miss: addr = 0e8
7404235 [L2] Cache miss: addr = 0e8
7405125 [MEM] Mem hit: addr = 52f, data = 20
7405135 [L2] Cache Allocate: addr = 0e8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7405145 [L1] Cache Allocate: addr = 0e8 data = 2f2e2d2c2b2a29282726252423222120
7405145 [L1] Cache hit from L2: addr = 0e8, data = 28
7405145 [TEST] CPU read @0x0a6
7405155 [L1] Cache miss: addr = 0a6
7405235 [L2] Cache miss: addr = 0a6
7406125 [MEM] Mem hit: addr = 0e8, data = e0
7406135 [L2] Cache Allocate: addr = 0a6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7406145 [L1] Cache Allocate: addr = 0a6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7406145 [L1] Cache hit from L2: addr = 0a6, data = e6
7406145 [TEST] CPU read @0x79c
7406155 [L1] Cache miss: addr = 79c
7406235 [L2] Cache miss: addr = 79c
7407125 [MEM] Mem hit: addr = 0a6, data = a0
7407135 [L2] Cache Allocate: addr = 79c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7407145 [L1] Cache Allocate: addr = 79c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7407145 [L1] Cache hit from L2: addr = 79c, data = bc
7407145 [TEST] CPU read @0x02f
7407155 [L1] Cache miss: addr = 02f
7407235 [L2] Cache miss: addr = 02f
7408125 [MEM] Mem hit: addr = 79c, data = 80
7408135 [L2] Cache Allocate: addr = 02f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7408145 [L1] Cache Allocate: addr = 02f data = 8f8e8d8c8b8a89888786858483828180
7408145 [L1] Cache hit from L2: addr = 02f, data = 8f
7408145 [TEST] CPU read @0x2c7
7408155 [L1] Cache miss: addr = 2c7
7408235 [L2] Cache miss: addr = 2c7
7409125 [MEM] Mem hit: addr = 02f, data = 20
7409135 [L2] Cache Allocate: addr = 2c7 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7409145 [L1] Cache Allocate: addr = 2c7 data = 2f2e2d2c2b2a29282726252423222120
7409145 [L1] Cache hit from L2: addr = 2c7, data = 27
7409145 [TEST] CPU read @0x7b0
7409155 [L1] Cache miss: addr = 7b0
7409235 [L2] Cache miss: addr = 7b0
7410125 [MEM] Mem hit: addr = 2c7, data = c0
7410135 [L2] Cache Allocate: addr = 7b0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7410145 [L1] Cache Allocate: addr = 7b0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7410145 [L1] Cache hit from L2: addr = 7b0, data = d0
7410145 [TEST] CPU read @0x126
7410155 [L1] Cache miss: addr = 126
7410235 [L2] Cache miss: addr = 126
7411125 [MEM] Mem hit: addr = 7b0, data = a0
7411135 [L2] Cache Allocate: addr = 126 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7411145 [L1] Cache Allocate: addr = 126 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7411145 [L1] Cache hit from L2: addr = 126, data = a6
7411145 [TEST] CPU read @0x387
7411155 [L1] Cache miss: addr = 387
7411235 [L2] Cache miss: addr = 387
7412125 [MEM] Mem hit: addr = 126, data = 20
7412135 [L2] Cache Allocate: addr = 387 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7412145 [L1] Cache Allocate: addr = 387 data = 2f2e2d2c2b2a29282726252423222120
7412145 [L1] Cache hit from L2: addr = 387, data = 27
7412145 [TEST] CPU read @0x5af
7412155 [L1] Cache miss: addr = 5af
7412235 [L2] Cache hit: addr = 5af, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7412245 [L1] Cache Allocate: addr = 5af data = 8f8e8d8c8b8a89888786858483828180
7412245 [L1] Cache hit from L2: addr = 5af, data = 8f
7412245 [TEST] CPU read @0x0fe
7412255 [L1] Cache miss: addr = 0fe
7412335 [L2] Cache miss: addr = 0fe
7413125 [MEM] Mem hit: addr = 387, data = 80
7413135 [L2] Cache Allocate: addr = 0fe data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7413145 [L1] Cache Allocate: addr = 0fe data = 9f9e9d9c9b9a99989796959493929190
7413145 [L1] Cache hit from L2: addr = 0fe, data = 9e
7413145 [TEST] CPU read @0x088
7413155 [L1] Cache miss: addr = 088
7413235 [L2] Cache miss: addr = 088
7414125 [MEM] Mem hit: addr = 0fe, data = e0
7414135 [L2] Cache Allocate: addr = 088 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7414145 [L1] Cache Allocate: addr = 088 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7414145 [L1] Cache hit from L2: addr = 088, data = e8
7414145 [TEST] CPU read @0x029
7414155 [L1] Cache miss: addr = 029
7414235 [L2] Cache miss: addr = 029
7415125 [MEM] Mem hit: addr = 088, data = 80
7415135 [L2] Cache Allocate: addr = 029 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7415145 [L1] Cache Allocate: addr = 029 data = 8f8e8d8c8b8a89888786858483828180
7415145 [L1] Cache hit from L2: addr = 029, data = 89
7415145 [TEST] CPU read @0x05f
7415155 [L1] Cache miss: addr = 05f
7415235 [L2] Cache miss: addr = 05f
7416125 [MEM] Mem hit: addr = 029, data = 20
7416135 [L2] Cache Allocate: addr = 05f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7416145 [L1] Cache Allocate: addr = 05f data = 3f3e3d3c3b3a39383736353433323130
7416145 [L1] Cache hit from L2: addr = 05f, data = 3f
7416145 [TEST] CPU read @0x563
7416155 [L1] Cache miss: addr = 563
7416235 [L2] Cache miss: addr = 563
7417125 [MEM] Mem hit: addr = 05f, data = 40
7417135 [L2] Cache Allocate: addr = 563 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7417145 [L1] Cache Allocate: addr = 563 data = 4f4e4d4c4b4a49484746454443424140
7417145 [L1] Cache hit from L2: addr = 563, data = 43
7417145 [TEST] CPU read @0x2db
7417155 [L1] Cache miss: addr = 2db
7417235 [L2] Cache miss: addr = 2db
7418125 [MEM] Mem hit: addr = 563, data = 60
7418135 [L2] Cache Allocate: addr = 2db data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7418145 [L1] Cache Allocate: addr = 2db data = 7f7e7d7c7b7a79787776757473727170
7418145 [L1] Cache hit from L2: addr = 2db, data = 7b
7418145 [TEST] CPU read @0x530
7418155 [L1] Cache miss: addr = 530
7418235 [L2] Cache miss: addr = 530
7419125 [MEM] Mem hit: addr = 2db, data = c0
7419135 [L2] Cache Allocate: addr = 530 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7419145 [L1] Cache Allocate: addr = 530 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7419145 [L1] Cache hit from L2: addr = 530, data = d0
7419145 [TEST] CPU read @0x63b
7419155 [L1] Cache miss: addr = 63b
7419235 [L2] Cache miss: addr = 63b
7420125 [MEM] Mem hit: addr = 530, data = 20
7420135 [L2] Cache Allocate: addr = 63b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7420145 [L1] Cache Allocate: addr = 63b data = 3f3e3d3c3b3a39383736353433323130
7420145 [L1] Cache hit from L2: addr = 63b, data = 3b
7420145 [TEST] CPU read @0x4f3
7420155 [L1] Cache miss: addr = 4f3
7420235 [L2] Cache hit: addr = 4f3, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7420245 [L1] Cache Allocate: addr = 4f3 data = 8f8e8d8c8b8a89888786858483828180
7420245 [L1] Cache hit from L2: addr = 4f3, data = 83
7420245 [TEST] CPU read @0x0a3
7420255 [L1] Cache miss: addr = 0a3
7420335 [L2] Cache miss: addr = 0a3
7421125 [MEM] Mem hit: addr = 63b, data = 20
7421135 [L2] Cache Allocate: addr = 0a3 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7421145 [L1] Cache Allocate: addr = 0a3 data = 2f2e2d2c2b2a29282726252423222120
7421145 [L1] Cache hit from L2: addr = 0a3, data = 23
7421145 [TEST] CPU read @0x49e
7421155 [L1] Cache miss: addr = 49e
7421235 [L2] Cache hit: addr = 49e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7421245 [L1] Cache Allocate: addr = 49e data = 2f2e2d2c2b2a29282726252423222120
7421245 [L1] Cache hit from L2: addr = 49e, data = 2e
7421245 [TEST] CPU read @0x753
7421255 [L1] Cache miss: addr = 753
7421335 [L2] Cache miss: addr = 753
7422125 [MEM] Mem hit: addr = 0a3, data = a0
7422135 [L2] Cache Allocate: addr = 753 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7422145 [L1] Cache Allocate: addr = 753 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7422145 [L1] Cache hit from L2: addr = 753, data = b3
7422145 [TEST] CPU read @0x410
7422155 [L1] Cache miss: addr = 410
7422235 [L2] Cache miss: addr = 410
7423125 [MEM] Mem hit: addr = 753, data = 40
7423135 [L2] Cache Allocate: addr = 410 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7423145 [L1] Cache Allocate: addr = 410 data = 5f5e5d5c5b5a59585756555453525150
7423145 [L1] Cache hit from L2: addr = 410, data = 50
7423145 [TEST] CPU read @0x343
7423155 [L1] Cache miss: addr = 343
7423235 [L2] Cache miss: addr = 343
7424125 [MEM] Mem hit: addr = 410, data = 00
7424135 [L2] Cache Allocate: addr = 343 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7424145 [L1] Cache Allocate: addr = 343 data = 0f0e0d0c0b0a09080706050403020100
7424145 [L1] Cache hit from L2: addr = 343, data = 03
7424145 [TEST] CPU read @0x304
7424155 [L1] Cache miss: addr = 304
7424235 [L2] Cache miss: addr = 304
7425125 [MEM] Mem hit: addr = 343, data = 40
7425135 [L2] Cache Allocate: addr = 304 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7425145 [L1] Cache Allocate: addr = 304 data = 4f4e4d4c4b4a49484746454443424140
7425145 [L1] Cache hit from L2: addr = 304, data = 44
7425145 [TEST] CPU read @0x624
7425155 [L1] Cache miss: addr = 624
7425235 [L2] Cache miss: addr = 624
7426125 [MEM] Mem hit: addr = 304, data = 00
7426135 [L2] Cache Allocate: addr = 624 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7426145 [L1] Cache Allocate: addr = 624 data = 0f0e0d0c0b0a09080706050403020100
7426145 [L1] Cache hit from L2: addr = 624, data = 04
7426145 [TEST] CPU read @0x378
7426155 [L1] Cache hit: addr = 378, data = c8
7426165 [TEST] CPU read @0x08d
7426175 [L1] Cache miss: addr = 08d
7426235 [L2] Cache miss: addr = 08d
7427125 [MEM] Mem hit: addr = 624, data = 20
7427135 [L2] Cache Allocate: addr = 08d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7427145 [L1] Cache Allocate: addr = 08d data = 2f2e2d2c2b2a29282726252423222120
7427145 [L1] Cache hit from L2: addr = 08d, data = 2d
7427145 [TEST] CPU read @0x2ae
7427155 [L1] Cache miss: addr = 2ae
7427235 [L2] Cache miss: addr = 2ae
7428125 [MEM] Mem hit: addr = 08d, data = 80
7428135 [L2] Cache Allocate: addr = 2ae data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7428145 [L1] Cache Allocate: addr = 2ae data = 8f8e8d8c8b8a89888786858483828180
7428145 [L1] Cache hit from L2: addr = 2ae, data = 8e
7428145 [TEST] CPU read @0x2b1
7428155 [L1] Cache miss: addr = 2b1
7428235 [L2] Cache hit: addr = 2b1, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7428245 [L1] Cache Allocate: addr = 2b1 data = 8f8e8d8c8b8a89888786858483828180
7428245 [L1] Cache hit from L2: addr = 2b1, data = 81
7428245 [TEST] CPU read @0x1b8
7428255 [L1] Cache miss: addr = 1b8
7428335 [L2] Cache miss: addr = 1b8
7429125 [MEM] Mem hit: addr = 2ae, data = a0
7429135 [L2] Cache Allocate: addr = 1b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7429145 [L1] Cache Allocate: addr = 1b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7429145 [L1] Cache hit from L2: addr = 1b8, data = b8
7429145 [TEST] CPU read @0x0e0
7429155 [L1] Cache miss: addr = 0e0
7429235 [L2] Cache miss: addr = 0e0
7430125 [MEM] Mem hit: addr = 1b8, data = a0
7430135 [L2] Cache Allocate: addr = 0e0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7430145 [L1] Cache Allocate: addr = 0e0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7430145 [L1] Cache hit from L2: addr = 0e0, data = a0
7430145 [TEST] CPU read @0x272
7430155 [L1] Cache miss: addr = 272
7430235 [L2] Cache miss: addr = 272
7431125 [MEM] Mem hit: addr = 0e0, data = e0
7431135 [L2] Cache Allocate: addr = 272 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7431145 [L1] Cache Allocate: addr = 272 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7431145 [L1] Cache hit from L2: addr = 272, data = f2
7431145 [TEST] CPU read @0x649
7431155 [L1] Cache miss: addr = 649
7431235 [L2] Cache miss: addr = 649
7432125 [MEM] Mem hit: addr = 272, data = 60
7432135 [L2] Cache Allocate: addr = 649 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7432145 [L1] Cache Allocate: addr = 649 data = 6f6e6d6c6b6a69686766656463626160
7432145 [L1] Cache hit from L2: addr = 649, data = 69
7432145 [TEST] CPU read @0x5d6
7432155 [L1] Cache miss: addr = 5d6
7432235 [L2] Cache hit: addr = 5d6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7432245 [L1] Cache Allocate: addr = 5d6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7432245 [L1] Cache hit from L2: addr = 5d6, data = a6
7432245 [TEST] CPU read @0x7dc
7432255 [L1] Cache miss: addr = 7dc
7432335 [L2] Cache hit: addr = 7dc, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7432345 [L1] Cache Allocate: addr = 7dc data = 4f4e4d4c4b4a49484746454443424140
7432345 [L1] Cache hit from L2: addr = 7dc, data = 4c
7432345 [TEST] CPU read @0x5ae
7432355 [L1] Cache miss: addr = 5ae
7432435 [L2] Cache hit: addr = 5ae, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7432445 [L1] Cache Allocate: addr = 5ae data = 8f8e8d8c8b8a89888786858483828180
7432445 [L1] Cache hit from L2: addr = 5ae, data = 8e
7432445 [TEST] CPU read @0x69d
7432455 [L1] Cache hit: addr = 69d, data = bd
7432465 [TEST] CPU read @0x08d
7432475 [L1] Cache miss: addr = 08d
7432535 [L2] Cache miss: addr = 08d
7433125 [MEM] Mem hit: addr = 649, data = 40
7433135 [L2] Cache Allocate: addr = 08d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7433145 [L1] Cache Allocate: addr = 08d data = 4f4e4d4c4b4a49484746454443424140
7433145 [L1] Cache hit from L2: addr = 08d, data = 4d
7433145 [TEST] CPU read @0x70a
7433155 [L1] Cache miss: addr = 70a
7433235 [L2] Cache miss: addr = 70a
7434125 [MEM] Mem hit: addr = 08d, data = 80
7434135 [L2] Cache Allocate: addr = 70a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7434145 [L1] Cache Allocate: addr = 70a data = 8f8e8d8c8b8a89888786858483828180
7434145 [L1] Cache hit from L2: addr = 70a, data = 8a
7434145 [TEST] CPU read @0x499
7434155 [L1] Cache miss: addr = 499
7434235 [L2] Cache hit: addr = 499, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7434245 [L1] Cache Allocate: addr = 499 data = 2f2e2d2c2b2a29282726252423222120
7434245 [L1] Cache hit from L2: addr = 499, data = 29
7434245 [TEST] CPU read @0x668
7434255 [L1] Cache miss: addr = 668
7434335 [L2] Cache miss: addr = 668
7435125 [MEM] Mem hit: addr = 70a, data = 00
7435135 [L2] Cache Allocate: addr = 668 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7435145 [L1] Cache Allocate: addr = 668 data = 0f0e0d0c0b0a09080706050403020100
7435145 [L1] Cache hit from L2: addr = 668, data = 08
7435145 [TEST] CPU read @0x0f8
7435155 [L1] Cache miss: addr = 0f8
7435235 [L2] Cache miss: addr = 0f8
7436125 [MEM] Mem hit: addr = 668, data = 60
7436135 [L2] Cache Allocate: addr = 0f8 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7436145 [L1] Cache Allocate: addr = 0f8 data = 7f7e7d7c7b7a79787776757473727170
7436145 [L1] Cache hit from L2: addr = 0f8, data = 78
7436145 [TEST] CPU read @0x593
7436155 [L1] Cache miss: addr = 593
7436235 [L2] Cache miss: addr = 593
7437125 [MEM] Mem hit: addr = 0f8, data = e0
7437135 [L2] Cache Allocate: addr = 593 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7437145 [L1] Cache Allocate: addr = 593 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7437145 [L1] Cache hit from L2: addr = 593, data = f3
7437145 [TEST] CPU read @0x174
7437155 [L1] Cache miss: addr = 174
7437235 [L2] Cache hit: addr = 174, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7437245 [L1] Cache Allocate: addr = 174 data = 4f4e4d4c4b4a49484746454443424140
7437245 [L1] Cache hit from L2: addr = 174, data = 44
7437245 [TEST] CPU read @0x160
7437255 [L1] Cache miss: addr = 160
7437335 [L2] Cache hit: addr = 160, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7437345 [L1] Cache Allocate: addr = 160 data = 4f4e4d4c4b4a49484746454443424140
7437345 [L1] Cache hit from L2: addr = 160, data = 40
7437345 [TEST] CPU read @0x2f3
7437355 [L1] Cache miss: addr = 2f3
7437435 [L2] Cache hit: addr = 2f3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7437445 [L1] Cache Allocate: addr = 2f3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7437445 [L1] Cache hit from L2: addr = 2f3, data = c3
7437445 [TEST] CPU read @0x554
7437455 [L1] Cache hit: addr = 554, data = d4
7437465 [TEST] CPU read @0x2c1
7437475 [L1] Cache miss: addr = 2c1
7437535 [L2] Cache miss: addr = 2c1
7438125 [MEM] Mem hit: addr = 593, data = 80
7438135 [L2] Cache Allocate: addr = 2c1 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7438145 [L1] Cache Allocate: addr = 2c1 data = 8f8e8d8c8b8a89888786858483828180
7438145 [L1] Cache hit from L2: addr = 2c1, data = 81
7438145 [TEST] CPU read @0x4a0
7438155 [L1] Cache miss: addr = 4a0
7438235 [L2] Cache miss: addr = 4a0
7439125 [MEM] Mem hit: addr = 2c1, data = c0
7439135 [L2] Cache Allocate: addr = 4a0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7439145 [L1] Cache Allocate: addr = 4a0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7439145 [L1] Cache hit from L2: addr = 4a0, data = c0
7439145 [TEST] CPU read @0x123
7439155 [L1] Cache miss: addr = 123
7439235 [L2] Cache miss: addr = 123
7440125 [MEM] Mem hit: addr = 4a0, data = a0
7440135 [L2] Cache Allocate: addr = 123 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7440145 [L1] Cache Allocate: addr = 123 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7440145 [L1] Cache hit from L2: addr = 123, data = a3
7440145 [TEST] CPU read @0x377
7440155 [L1] Cache hit: addr = 377, data = c7
7440165 [TEST] CPU read @0x003
7440175 [L1] Cache miss: addr = 003
7440235 [L2] Cache miss: addr = 003
7441125 [MEM] Mem hit: addr = 123, data = 20
7441135 [L2] Cache Allocate: addr = 003 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7441145 [L1] Cache Allocate: addr = 003 data = 2f2e2d2c2b2a29282726252423222120
7441145 [L1] Cache hit from L2: addr = 003, data = 23
7441145 [TEST] CPU read @0x256
7441155 [L1] Cache miss: addr = 256
7441235 [L2] Cache hit: addr = 256, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7441245 [L1] Cache Allocate: addr = 256 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7441245 [L1] Cache hit from L2: addr = 256, data = e6
7441245 [TEST] CPU read @0x1e3
7441255 [L1] Cache miss: addr = 1e3
7441335 [L2] Cache miss: addr = 1e3
7442125 [MEM] Mem hit: addr = 003, data = 00
7442135 [L2] Cache Allocate: addr = 1e3 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7442145 [L1] Cache Allocate: addr = 1e3 data = 0f0e0d0c0b0a09080706050403020100
7442145 [L1] Cache hit from L2: addr = 1e3, data = 03
7442145 [TEST] CPU read @0x1d4
7442155 [L1] Cache miss: addr = 1d4
7442235 [L2] Cache miss: addr = 1d4
7443125 [MEM] Mem hit: addr = 1e3, data = e0
7443135 [L2] Cache Allocate: addr = 1d4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7443145 [L1] Cache Allocate: addr = 1d4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7443145 [L1] Cache hit from L2: addr = 1d4, data = f4
7443145 [TEST] CPU read @0x439
7443155 [L1] Cache miss: addr = 439
7443235 [L2] Cache miss: addr = 439
7444125 [MEM] Mem hit: addr = 1d4, data = c0
7444135 [L2] Cache Allocate: addr = 439 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7444145 [L1] Cache Allocate: addr = 439 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7444145 [L1] Cache hit from L2: addr = 439, data = d9
7444145 [TEST] CPU read @0x0d0
7444155 [L1] Cache miss: addr = 0d0
7444235 [L2] Cache miss: addr = 0d0
7445125 [MEM] Mem hit: addr = 439, data = 20
7445135 [L2] Cache Allocate: addr = 0d0 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7445145 [L1] Cache Allocate: addr = 0d0 data = 3f3e3d3c3b3a39383736353433323130
7445145 [L1] Cache hit from L2: addr = 0d0, data = 30
7445145 [TEST] CPU read @0x206
7445155 [L1] Cache miss: addr = 206
7445235 [L2] Cache miss: addr = 206
7446125 [MEM] Mem hit: addr = 0d0, data = c0
7446135 [L2] Cache Allocate: addr = 206 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7446145 [L1] Cache Allocate: addr = 206 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7446145 [L1] Cache hit from L2: addr = 206, data = c6
7446145 [TEST] CPU read @0x448
7446155 [L1] Cache miss: addr = 448
7446235 [L2] Cache miss: addr = 448
7447125 [MEM] Mem hit: addr = 206, data = 00
7447135 [L2] Cache Allocate: addr = 448 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7447145 [L1] Cache Allocate: addr = 448 data = 0f0e0d0c0b0a09080706050403020100
7447145 [L1] Cache hit from L2: addr = 448, data = 08
7447145 [TEST] CPU read @0x293
7447155 [L1] Cache miss: addr = 293
7447235 [L2] Cache miss: addr = 293
7448125 [MEM] Mem hit: addr = 448, data = 40
7448135 [L2] Cache Allocate: addr = 293 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7448145 [L1] Cache Allocate: addr = 293 data = 5f5e5d5c5b5a59585756555453525150
7448145 [L1] Cache hit from L2: addr = 293, data = 53
7448145 [TEST] CPU read @0x2bf
7448155 [L1] Cache miss: addr = 2bf
7448235 [L2] Cache miss: addr = 2bf
7449125 [MEM] Mem hit: addr = 293, data = 80
7449135 [L2] Cache Allocate: addr = 2bf data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7449145 [L1] Cache Allocate: addr = 2bf data = 9f9e9d9c9b9a99989796959493929190
7449145 [L1] Cache hit from L2: addr = 2bf, data = 9f
7449145 [TEST] CPU read @0x1b0
7449155 [L1] Cache miss: addr = 1b0
7449235 [L2] Cache miss: addr = 1b0
7450125 [MEM] Mem hit: addr = 2bf, data = a0
7450135 [L2] Cache Allocate: addr = 1b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7450145 [L1] Cache Allocate: addr = 1b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7450145 [L1] Cache hit from L2: addr = 1b0, data = b0
7450145 [TEST] CPU read @0x44a
7450155 [L1] Cache hit: addr = 44a, data = 0a
7450165 [TEST] CPU read @0x78f
7450175 [L1] Cache miss: addr = 78f
7450235 [L2] Cache miss: addr = 78f
7451125 [MEM] Mem hit: addr = 1b0, data = a0
7451135 [L2] Cache Allocate: addr = 78f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7451145 [L1] Cache Allocate: addr = 78f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7451145 [L1] Cache hit from L2: addr = 78f, data = af
7451145 [TEST] CPU read @0x5d3
7451155 [L1] Cache miss: addr = 5d3
7451235 [L2] Cache hit: addr = 5d3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7451245 [L1] Cache Allocate: addr = 5d3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7451245 [L1] Cache hit from L2: addr = 5d3, data = a3
7451245 [TEST] CPU read @0x12f
7451255 [L1] Cache miss: addr = 12f
7451335 [L2] Cache miss: addr = 12f
7452125 [MEM] Mem hit: addr = 78f, data = 80
7452135 [L2] Cache Allocate: addr = 12f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7452145 [L1] Cache Allocate: addr = 12f data = 8f8e8d8c8b8a89888786858483828180
7452145 [L1] Cache hit from L2: addr = 12f, data = 8f
7452145 [TEST] CPU read @0x0d8
7452155 [L1] Cache miss: addr = 0d8
7452235 [L2] Cache miss: addr = 0d8
7453125 [MEM] Mem hit: addr = 12f, data = 20
7453135 [L2] Cache Allocate: addr = 0d8 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7453145 [L1] Cache Allocate: addr = 0d8 data = 3f3e3d3c3b3a39383736353433323130
7453145 [L1] Cache hit from L2: addr = 0d8, data = 38
7453145 [TEST] CPU read @0x600
7453155 [L1] Cache miss: addr = 600
7453235 [L2] Cache miss: addr = 600
7454125 [MEM] Mem hit: addr = 0d8, data = c0
7454135 [L2] Cache Allocate: addr = 600 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7454145 [L1] Cache Allocate: addr = 600 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7454145 [L1] Cache hit from L2: addr = 600, data = c0
7454145 [TEST] CPU read @0x26d
7454155 [L1] Cache miss: addr = 26d
7454235 [L2] Cache miss: addr = 26d
7455125 [MEM] Mem hit: addr = 600, data = 00
7455135 [L2] Cache Allocate: addr = 26d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7455145 [L1] Cache Allocate: addr = 26d data = 0f0e0d0c0b0a09080706050403020100
7455145 [L1] Cache hit from L2: addr = 26d, data = 0d
7455145 [TEST] CPU read @0x326
7455155 [L1] Cache miss: addr = 326
7455235 [L2] Cache miss: addr = 326
7456125 [MEM] Mem hit: addr = 26d, data = 60
7456135 [L2] Cache Allocate: addr = 326 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7456145 [L1] Cache Allocate: addr = 326 data = 6f6e6d6c6b6a69686766656463626160
7456145 [L1] Cache hit from L2: addr = 326, data = 66
7456145 [TEST] CPU read @0x624
7456155 [L1] Cache miss: addr = 624
7456235 [L2] Cache miss: addr = 624
7457125 [MEM] Mem hit: addr = 326, data = 20
7457135 [L2] Cache Allocate: addr = 624 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7457145 [L1] Cache Allocate: addr = 624 data = 2f2e2d2c2b2a29282726252423222120
7457145 [L1] Cache hit from L2: addr = 624, data = 24
7457145 [TEST] CPU read @0x72d
7457155 [L1] Cache miss: addr = 72d
7457235 [L2] Cache miss: addr = 72d
7458125 [MEM] Mem hit: addr = 624, data = 20
7458135 [L2] Cache Allocate: addr = 72d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7458145 [L1] Cache Allocate: addr = 72d data = 2f2e2d2c2b2a29282726252423222120
7458145 [L1] Cache hit from L2: addr = 72d, data = 2d
tb_random.v:239: $finish called at 7458195 (1ns)
