Timing Analyzer report for top
Thu Oct 09 11:33:37 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6F17C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.7%      ;
;     Processor 3            ;   3.0%      ;
;     Processors 4-14        ;   1.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 101.38 MHz ; 101.38 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.136 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.428 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 9.858  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.719 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+--------+--------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 30.136 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.769      ;
; 30.164 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.741      ;
; 30.164 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.741      ;
; 30.164 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.741      ;
; 30.164 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.741      ;
; 30.164 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.741      ;
; 30.164 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.741      ;
; 30.164 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.741      ;
; 30.164 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.741      ;
; 30.164 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.741      ;
; 30.164 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.741      ;
; 30.164 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.741      ;
; 30.403 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.502      ;
; 30.406 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.499      ;
; 30.415 ; vga:vga_u|cnt_h[6] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.093     ; 9.493      ;
; 30.431 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.474      ;
; 30.431 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.474      ;
; 30.431 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.474      ;
; 30.431 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.474      ;
; 30.431 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.474      ;
; 30.431 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.474      ;
; 30.431 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.474      ;
; 30.431 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.474      ;
; 30.431 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.474      ;
; 30.431 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.474      ;
; 30.431 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.474      ;
; 30.434 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.471      ;
; 30.434 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.471      ;
; 30.434 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.471      ;
; 30.434 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.471      ;
; 30.434 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.471      ;
; 30.434 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.471      ;
; 30.434 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.471      ;
; 30.434 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.471      ;
; 30.434 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.471      ;
; 30.434 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.471      ;
; 30.434 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.471      ;
; 30.508 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.397      ;
; 30.536 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.369      ;
; 30.536 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.369      ;
; 30.536 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.369      ;
; 30.536 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.369      ;
; 30.536 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.369      ;
; 30.536 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.369      ;
; 30.536 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.369      ;
; 30.536 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.369      ;
; 30.536 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.369      ;
; 30.536 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.369      ;
; 30.536 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.369      ;
; 30.583 ; vga:vga_u|cnt_h[5] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.093     ; 9.325      ;
; 30.631 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.274      ;
; 30.659 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.246      ;
; 30.659 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.246      ;
; 30.659 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.246      ;
; 30.659 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.246      ;
; 30.659 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.246      ;
; 30.659 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.246      ;
; 30.659 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.246      ;
; 30.659 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.246      ;
; 30.659 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.246      ;
; 30.659 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.246      ;
; 30.659 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.246      ;
; 30.693 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.212      ;
; 30.696 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.209      ;
; 30.697 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.208      ;
; 30.721 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.184      ;
; 30.721 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.184      ;
; 30.721 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.184      ;
; 30.721 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.184      ;
; 30.721 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.184      ;
; 30.721 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.184      ;
; 30.721 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.184      ;
; 30.721 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.184      ;
; 30.721 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.184      ;
; 30.721 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.184      ;
; 30.721 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.184      ;
; 30.724 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.181      ;
; 30.724 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.181      ;
; 30.724 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.181      ;
; 30.724 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.181      ;
; 30.724 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.181      ;
; 30.724 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.181      ;
; 30.724 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.181      ;
; 30.724 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.181      ;
; 30.724 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.181      ;
; 30.724 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.181      ;
; 30.724 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.181      ;
; 30.725 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.180      ;
; 30.725 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.180      ;
; 30.725 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.180      ;
; 30.725 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.180      ;
; 30.725 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.180      ;
; 30.725 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.180      ;
; 30.725 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.180      ;
; 30.725 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.180      ;
; 30.725 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.180      ;
; 30.725 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.180      ;
; 30.725 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.180      ;
; 30.770 ; vga:vga_u|cnt_h[7] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.093     ; 9.138      ;
; 30.777 ; vga:vga_u|cnt_v[6] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 9.128      ;
+--------+--------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.428 ; line_buffer_data:line_buffer_data_u|old_addr[1]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.156      ;
; 0.442 ; line_buffer_data:line_buffer_data_u|line22_data[5]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.183      ;
; 0.452 ; rx:rx_u|cnt_bit[2]                                  ; rx:rx_u|cnt_bit[2]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rx:rx_u|cnt_bit[1]                                  ; rx:rx_u|cnt_bit[1]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rx:rx_u|rx_en                                       ; rx:rx_u|rx_en                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; data2:data_u|address[0]                             ; data2:data_u|address[0]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rx:rx_u|data_reg[0]                                 ; rx:rx_u|data_reg[0]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rx:rx_u|data_reg[7]                                 ; rx:rx_u|data_reg[7]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rx:rx_u|data_reg[6]                                 ; rx:rx_u|data_reg[6]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rx:rx_u|data_reg[4]                                 ; rx:rx_u|data_reg[4]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rx:rx_u|data_reg[2]                                 ; rx:rx_u|data_reg[2]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rx:rx_u|data_reg[3]                                 ; rx:rx_u|data_reg[3]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; data2:data_u|numr[1]                                ; data2:data_u|numr[1]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; data2:data_u|numr[3]                                ; data2:data_u|numr[3]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; data2:data_u|numr[2]                                ; data2:data_u|numr[2]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; line_buffer_data:line_buffer_data_u|line32_data[2]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.188      ;
; 0.457 ; line_buffer_data:line_buffer_data_u|old_addr[3]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.185      ;
; 0.464 ; rx:rx_u|cnt_bit[0]                                  ; rx:rx_u|cnt_bit[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.466 ; data2:data_u|numr[0]                                ; data2:data_u|numr[0]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; line_buffer_data:line_buffer_data_u|old_addr[5]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.194      ;
; 0.472 ; line_buffer_data:line_buffer_data_u|current_addr[2] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.201      ;
; 0.481 ; line_buffer_data:line_buffer_data_u|old_addr[0]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.209      ;
; 0.485 ; line_buffer_data:line_buffer_data_u|line22_data[1]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.219      ;
; 0.489 ; line_buffer_data:line_buffer_data_u|old_addr[2]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.217      ;
; 0.494 ; line_buffer_data:line_buffer_data_u|line22_data[4]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.228      ;
; 0.499 ; gray:gray_u|hsync_r[2]                              ; gray:gray_u|hsync_r[3]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; gray:gray_u|hsync_r[1]                              ; gray:gray_u|hsync_r[2]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; gray:gray_u|de_flag_r[2]                            ; gray:gray_u|de_flag_r[3]                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; gray:gray_u|de_flag_r[1]                            ; gray:gray_u|de_flag_r[2]                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; line_buffer_data:line_buffer_data_u|line23_data[4]  ; sobel:sobel_u|GY23[5]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; line_buffer_data:line_buffer_data_u|data_gray_r[6]  ; line_buffer_data:line_buffer_data_u|line32_data[6]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sobel:sobel_u|vsync_line_r[2]                       ; sobel:sobel_u|vsync_line_r[3]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; rx:rx_u|data_reg[7]                                 ; ctrl:ctrl_u|data_reg[7]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; rx:rx_u|data_reg[4]                                 ; ctrl:ctrl_u|data_reg[4]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; line_buffer_data:line_buffer_data_u|line23_data[7]  ; sobel:sobel_u|GY23[8]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; line_buffer_data:line_buffer_data_u|line23_data[6]  ; sobel:sobel_u|GY23[7]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; gray:gray_u|Y_TEMP[9]                               ; gray:gray_u|data_y[1]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; line_buffer_data:line_buffer_data_u|data_gray_r[2]  ; line_buffer_data:line_buffer_data_u|line32_data[2]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; line_buffer_data:line_buffer_data_u|data_gray_r[3]  ; line_buffer_data:line_buffer_data_u|line32_data[3]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sobel:sobel_u|vsync_line_r[3]                       ; sobel:sobel_u|vsync_line_r[4]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; rx:rx_u|data_reg[2]                                 ; ctrl:ctrl_u|data_reg[2]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; rx:rx_u|data_reg[3]                                 ; ctrl:ctrl_u|data_reg[3]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; gray:gray_u|Y_TEMP[11]                              ; gray:gray_u|data_y[3]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.503 ; line_buffer_data:line_buffer_data_u|line23_data[2]  ; sobel:sobel_u|GY23[3]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; line_buffer_data:line_buffer_data_u|data_gray_r[7]  ; line_buffer_data:line_buffer_data_u|line32_data[7]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; gray:gray_u|vsync_r[2]                              ; gray:gray_u|vsync_r[3]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; gray:gray_u|vsync_r[1]                              ; gray:gray_u|vsync_r[2]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; line_buffer_data:line_buffer_data_u|line23_data[3]  ; sobel:sobel_u|GY23[4]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; line_buffer_data:line_buffer_data_u|data_gray_r[1]  ; line_buffer_data:line_buffer_data_u|line32_data[1]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.507 ; line_buffer_data:line_buffer_data_u|current_addr[3] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.236      ;
; 0.508 ; line_buffer_data:line_buffer_data_u|old_addr[6]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.236      ;
; 0.509 ; line_buffer_data:line_buffer_data_u|line33_data[5]  ; sobel:sobel_u|GX33[5]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; line_buffer_data:line_buffer_data_u|current_addr[5] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.238      ;
; 0.511 ; data2:data_u|numr[1]                                ; data2:data_u|numr[2]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.514 ; data2:data_u|data_reg[6]                            ; ctrl:ctrl_u|VGA_DATA[6]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.806      ;
; 0.515 ; data2:data_u|data_reg[6]                            ; gray:gray_u|data888[11]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.807      ;
; 0.524 ; line_buffer_data:line_buffer_data_u|current_addr[6] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.253      ;
; 0.524 ; line_buffer_data:line_buffer_data_u|line22_data[5]  ; line_buffer_data:line_buffer_data_u|line23_data[5]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.525 ; line_buffer_data:line_buffer_data_u|line33_data[6]  ; sobel:sobel_u|GX33[6]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.525 ; line_buffer_data:line_buffer_data_u|line12_data[5]  ; line_buffer_data:line_buffer_data_u|line13_data[5]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; line_buffer_data:line_buffer_data_u|line32_data[7]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 1.283      ;
; 0.525 ; line_buffer_data:line_buffer_data_u|line32_data[6]  ; line_buffer_data:line_buffer_data_u|line33_data[6]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; rx:rx_u|data_reg[1]                                 ; ctrl:ctrl_u|data_reg[1]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; line_buffer_data:line_buffer_data_u|line33_data[0]  ; sobel:sobel_u|GX33[0]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; line_buffer_data:line_buffer_data_u|line12_data[0]  ; line_buffer_data:line_buffer_data_u|line13_data[0]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; line_buffer_data:line_buffer_data_u|line22_data[0]  ; line_buffer_data:line_buffer_data_u|line23_data[0]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; data2:data_u|data_reg[3]                            ; gray:gray_u|data888[6]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; line_buffer_data:line_buffer_data_u|line13_data[7]  ; sobel:sobel_u|GY13[7]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; line_buffer_data:line_buffer_data_u|line22_data[0]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 1.285      ;
; 0.528 ; line_buffer_data:line_buffer_data_u|line13_data[5]  ; sobel:sobel_u|GY13[5]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.822      ;
; 0.529 ; line_buffer_data:line_buffer_data_u|line32_data[1]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 1.287      ;
; 0.531 ; line_buffer_data:line_buffer_data_u|line22_data[2]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 1.289      ;
; 0.533 ; line_buffer_data:line_buffer_data_u|line12_data[2]  ; line_buffer_data:line_buffer_data_u|line13_data[2]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.533 ; rx:rx_u|rx_en                                       ; rx:rx_u|cnt_bit[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.827      ;
; 0.534 ; line_buffer_data:line_buffer_data_u|line12_data[3]  ; line_buffer_data:line_buffer_data_u|line13_data[3]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.534 ; line_buffer_data:line_buffer_data_u|current_addr[5] ; line_buffer_data:line_buffer_data_u|old_addr[5]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.828      ;
; 0.535 ; line_buffer_data:line_buffer_data_u|current_addr[6] ; line_buffer_data:line_buffer_data_u|old_addr[6]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.829      ;
; 0.535 ; line_buffer_data:line_buffer_data_u|current_addr[3] ; line_buffer_data:line_buffer_data_u|old_addr[3]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.829      ;
; 0.535 ; line_buffer_data:line_buffer_data_u|current_addr[1] ; line_buffer_data:line_buffer_data_u|old_addr[1]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.829      ;
; 0.535 ; line_buffer_data:line_buffer_data_u|current_addr[0] ; line_buffer_data:line_buffer_data_u|old_addr[0]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.829      ;
; 0.545 ; line_buffer_data:line_buffer_data_u|current_addr[1] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.274      ;
; 0.546 ; line_buffer_data:line_buffer_data_u|current_addr[0] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.275      ;
; 0.548 ; rx:rx_u|cnt_bit[1]                                  ; rx:rx_u|cnt_bit[2]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.842      ;
; 0.550 ; line_buffer_data:line_buffer_data_u|line22_data[4]  ; line_buffer_data:line_buffer_data_u|line23_data[4]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.844      ;
; 0.562 ; line_buffer_data:line_buffer_data_u|old_addr[4]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.290      ;
; 0.640 ; line_buffer_data:line_buffer_data_u|hsync_gray_r[1] ; sobel:sobel_u|hsync_line_r[0]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; rx:rx_u|data_reg[6]                                 ; ctrl:ctrl_u|data_reg[6]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sobel:sobel_u|vsync_line_r[1]                       ; sobel:sobel_u|vsync_line_r[2]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; sobel:sobel_u|vsync_line_r[0]                       ; sobel:sobel_u|vsync_line_r[1]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; sobel:sobel_u|hsync_line_r[3]                       ; sobel:sobel_u|hsync_line_r[4]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; line_buffer_data:line_buffer_data_u|line23_data[0]  ; sobel:sobel_u|GY23[1]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; line_buffer_data:line_buffer_data_u|vsync_gray_r[0] ; line_buffer_data:line_buffer_data_u|vsync_gray_r[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.643 ; gray:gray_u|Y_TEMP[14]                              ; gray:gray_u|data_y[6]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; line_buffer_data:line_buffer_data_u|vsync_gray_r[1] ; sobel:sobel_u|vsync_line_r[0]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.645 ; sobel:sobel_u|ALL[11]                               ; sobel:sobel_u|data_reg[15]                                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.649 ; rx:rx_u|rx_reg[0]                                   ; rx:rx_u|rx_reg[1]                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.943      ;
; 0.652 ; line_buffer_data:line_buffer_data_u|line33_data[3]  ; sobel:sobel_u|GX33[3]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.944      ;
; 0.666 ; line_buffer_data:line_buffer_data_u|line22_data[1]  ; line_buffer_data:line_buffer_data_u|line23_data[1]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.960      ;
; 0.667 ; line_buffer_data:line_buffer_data_u|line22_data[2]  ; line_buffer_data:line_buffer_data_u|line23_data[2]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.960      ;
; 0.670 ; data2:data_u|data_reg[5]                            ; ctrl:ctrl_u|VGA_DATA[5]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.963      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 107.84 MHz ; 107.84 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.727 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 9.855  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.716 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+--------+--------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 30.727 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 9.187      ;
; 30.757 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 9.157      ;
; 30.757 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 9.157      ;
; 30.757 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 9.157      ;
; 30.757 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 9.157      ;
; 30.757 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 9.157      ;
; 30.757 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 9.157      ;
; 30.757 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 9.157      ;
; 30.757 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 9.157      ;
; 30.757 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 9.157      ;
; 30.757 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 9.157      ;
; 30.757 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 9.157      ;
; 30.958 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.956      ;
; 30.961 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.953      ;
; 30.988 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.926      ;
; 30.988 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.926      ;
; 30.988 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.926      ;
; 30.988 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.926      ;
; 30.988 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.926      ;
; 30.988 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.926      ;
; 30.988 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.926      ;
; 30.988 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.926      ;
; 30.988 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.926      ;
; 30.988 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.926      ;
; 30.988 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.926      ;
; 30.991 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.923      ;
; 30.991 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.923      ;
; 30.991 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.923      ;
; 30.991 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.923      ;
; 30.991 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.923      ;
; 30.991 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.923      ;
; 30.991 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.923      ;
; 30.991 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.923      ;
; 30.991 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.923      ;
; 30.991 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.923      ;
; 30.991 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.923      ;
; 31.073 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.841      ;
; 31.103 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.811      ;
; 31.103 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.811      ;
; 31.103 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.811      ;
; 31.103 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.811      ;
; 31.103 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.811      ;
; 31.103 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.811      ;
; 31.103 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.811      ;
; 31.103 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.811      ;
; 31.103 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.811      ;
; 31.103 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.811      ;
; 31.103 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.811      ;
; 31.137 ; vga:vga_u|cnt_h[6] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 8.780      ;
; 31.156 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.758      ;
; 31.156 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.758      ;
; 31.158 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.756      ;
; 31.174 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.740      ;
; 31.186 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.186 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.728      ;
; 31.188 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.726      ;
; 31.188 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.726      ;
; 31.188 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.726      ;
; 31.188 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.726      ;
; 31.188 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.726      ;
; 31.188 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.726      ;
; 31.188 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.726      ;
; 31.188 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.726      ;
; 31.188 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.726      ;
; 31.188 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.726      ;
; 31.188 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.726      ;
; 31.204 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.710      ;
; 31.204 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.710      ;
; 31.204 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.710      ;
; 31.204 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.710      ;
; 31.204 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.710      ;
; 31.204 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.710      ;
; 31.204 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.710      ;
; 31.204 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.710      ;
; 31.204 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.710      ;
; 31.204 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.710      ;
; 31.204 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.710      ;
; 31.311 ; vga:vga_u|cnt_v[6] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.603      ;
; 31.338 ; vga:vga_u|cnt_h[5] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 8.579      ;
; 31.341 ; vga:vga_u|cnt_v[6] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 8.573      ;
+--------+--------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.400 ; rx:rx_u|data_reg[7]                                 ; rx:rx_u|data_reg[7]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rx:rx_u|data_reg[6]                                 ; rx:rx_u|data_reg[6]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rx:rx_u|data_reg[4]                                 ; rx:rx_u|data_reg[4]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rx:rx_u|data_reg[2]                                 ; rx:rx_u|data_reg[2]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rx:rx_u|data_reg[3]                                 ; rx:rx_u|data_reg[3]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; data2:data_u|address[0]                             ; data2:data_u|address[0]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rx:rx_u|data_reg[0]                                 ; rx:rx_u|data_reg[0]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rx:rx_u|cnt_bit[2]                                  ; rx:rx_u|cnt_bit[2]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rx:rx_u|cnt_bit[1]                                  ; rx:rx_u|cnt_bit[1]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rx:rx_u|rx_en                                       ; rx:rx_u|rx_en                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; data2:data_u|numr[1]                                ; data2:data_u|numr[1]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data2:data_u|numr[3]                                ; data2:data_u|numr[3]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data2:data_u|numr[2]                                ; data2:data_u|numr[2]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.407 ; line_buffer_data:line_buffer_data_u|old_addr[1]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.056      ;
; 0.416 ; rx:rx_u|cnt_bit[0]                                  ; rx:rx_u|cnt_bit[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; data2:data_u|numr[0]                                ; data2:data_u|numr[0]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.424 ; line_buffer_data:line_buffer_data_u|line22_data[5]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.084      ;
; 0.433 ; line_buffer_data:line_buffer_data_u|line32_data[2]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.085      ;
; 0.434 ; line_buffer_data:line_buffer_data_u|old_addr[3]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.083      ;
; 0.441 ; line_buffer_data:line_buffer_data_u|old_addr[5]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.090      ;
; 0.446 ; line_buffer_data:line_buffer_data_u|current_addr[2] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.095      ;
; 0.454 ; line_buffer_data:line_buffer_data_u|old_addr[0]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.103      ;
; 0.461 ; line_buffer_data:line_buffer_data_u|old_addr[2]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.110      ;
; 0.462 ; line_buffer_data:line_buffer_data_u|line22_data[1]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.114      ;
; 0.469 ; gray:gray_u|hsync_r[2]                              ; gray:gray_u|hsync_r[3]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; gray:gray_u|hsync_r[1]                              ; gray:gray_u|hsync_r[2]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; rx:rx_u|data_reg[7]                                 ; ctrl:ctrl_u|data_reg[7]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; rx:rx_u|data_reg[4]                                 ; ctrl:ctrl_u|data_reg[4]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; rx:rx_u|data_reg[2]                                 ; ctrl:ctrl_u|data_reg[2]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; line_buffer_data:line_buffer_data_u|line23_data[7]  ; sobel:sobel_u|GY23[8]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; line_buffer_data:line_buffer_data_u|line23_data[4]  ; sobel:sobel_u|GY23[5]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; line_buffer_data:line_buffer_data_u|data_gray_r[3]  ; line_buffer_data:line_buffer_data_u|line32_data[3]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; line_buffer_data:line_buffer_data_u|data_gray_r[6]  ; line_buffer_data:line_buffer_data_u|line32_data[6]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; gray:gray_u|de_flag_r[2]                            ; gray:gray_u|de_flag_r[3]                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; gray:gray_u|de_flag_r[1]                            ; gray:gray_u|de_flag_r[2]                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; rx:rx_u|data_reg[3]                                 ; ctrl:ctrl_u|data_reg[3]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; line_buffer_data:line_buffer_data_u|line23_data[6]  ; sobel:sobel_u|GY23[7]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; gray:gray_u|Y_TEMP[9]                               ; gray:gray_u|data_y[1]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; line_buffer_data:line_buffer_data_u|data_gray_r[2]  ; line_buffer_data:line_buffer_data_u|line32_data[2]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sobel:sobel_u|vsync_line_r[2]                       ; sobel:sobel_u|vsync_line_r[3]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; data2:data_u|numr[1]                                ; data2:data_u|numr[2]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sobel:sobel_u|vsync_line_r[3]                       ; sobel:sobel_u|vsync_line_r[4]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; gray:gray_u|vsync_r[2]                              ; gray:gray_u|vsync_r[3]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; gray:gray_u|Y_TEMP[11]                              ; gray:gray_u|data_y[3]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; gray:gray_u|vsync_r[1]                              ; gray:gray_u|vsync_r[2]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; line_buffer_data:line_buffer_data_u|line23_data[3]  ; sobel:sobel_u|GY23[4]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; line_buffer_data:line_buffer_data_u|line23_data[2]  ; sobel:sobel_u|GY23[3]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; line_buffer_data:line_buffer_data_u|line22_data[4]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.125      ;
; 0.473 ; line_buffer_data:line_buffer_data_u|data_gray_r[1]  ; line_buffer_data:line_buffer_data_u|line32_data[1]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; line_buffer_data:line_buffer_data_u|data_gray_r[7]  ; line_buffer_data:line_buffer_data_u|line32_data[7]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.478 ; line_buffer_data:line_buffer_data_u|line33_data[5]  ; sobel:sobel_u|GX33[5]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; line_buffer_data:line_buffer_data_u|old_addr[6]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.127      ;
; 0.479 ; line_buffer_data:line_buffer_data_u|current_addr[3] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.128      ;
; 0.481 ; data2:data_u|data_reg[6]                            ; ctrl:ctrl_u|VGA_DATA[6]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.481 ; line_buffer_data:line_buffer_data_u|current_addr[5] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.130      ;
; 0.482 ; data2:data_u|data_reg[6]                            ; gray:gray_u|data888[11]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.490 ; rx:rx_u|data_reg[1]                                 ; ctrl:ctrl_u|data_reg[1]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.759      ;
; 0.490 ; line_buffer_data:line_buffer_data_u|line33_data[6]  ; sobel:sobel_u|GX33[6]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; line_buffer_data:line_buffer_data_u|line22_data[5]  ; line_buffer_data:line_buffer_data_u|line23_data[5]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; line_buffer_data:line_buffer_data_u|line32_data[6]  ; line_buffer_data:line_buffer_data_u|line33_data[6]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; line_buffer_data:line_buffer_data_u|line12_data[5]  ; line_buffer_data:line_buffer_data_u|line13_data[5]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; data2:data_u|data_reg[3]                            ; gray:gray_u|data888[6]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; line_buffer_data:line_buffer_data_u|line33_data[0]  ; sobel:sobel_u|GX33[0]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; line_buffer_data:line_buffer_data_u|line12_data[0]  ; line_buffer_data:line_buffer_data_u|line13_data[0]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; line_buffer_data:line_buffer_data_u|line22_data[0]  ; line_buffer_data:line_buffer_data_u|line23_data[0]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; line_buffer_data:line_buffer_data_u|current_addr[6] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.141      ;
; 0.493 ; line_buffer_data:line_buffer_data_u|line13_data[7]  ; sobel:sobel_u|GY13[7]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; line_buffer_data:line_buffer_data_u|line13_data[5]  ; sobel:sobel_u|GY13[5]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.498 ; rx:rx_u|rx_en                                       ; rx:rx_u|cnt_bit[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.766      ;
; 0.500 ; line_buffer_data:line_buffer_data_u|line12_data[3]  ; line_buffer_data:line_buffer_data_u|line13_data[3]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.500 ; line_buffer_data:line_buffer_data_u|line12_data[2]  ; line_buffer_data:line_buffer_data_u|line13_data[2]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.500 ; line_buffer_data:line_buffer_data_u|current_addr[5] ; line_buffer_data:line_buffer_data_u|old_addr[5]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.768      ;
; 0.501 ; line_buffer_data:line_buffer_data_u|current_addr[6] ; line_buffer_data:line_buffer_data_u|old_addr[6]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.769      ;
; 0.501 ; line_buffer_data:line_buffer_data_u|current_addr[1] ; line_buffer_data:line_buffer_data_u|old_addr[1]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.769      ;
; 0.501 ; line_buffer_data:line_buffer_data_u|current_addr[0] ; line_buffer_data:line_buffer_data_u|old_addr[0]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.769      ;
; 0.502 ; line_buffer_data:line_buffer_data_u|current_addr[3] ; line_buffer_data:line_buffer_data_u|old_addr[3]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.770      ;
; 0.504 ; line_buffer_data:line_buffer_data_u|line32_data[7]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.179      ;
; 0.507 ; line_buffer_data:line_buffer_data_u|line22_data[0]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.182      ;
; 0.510 ; rx:rx_u|cnt_bit[1]                                  ; rx:rx_u|cnt_bit[2]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.778      ;
; 0.512 ; line_buffer_data:line_buffer_data_u|line22_data[2]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.187      ;
; 0.512 ; line_buffer_data:line_buffer_data_u|line32_data[1]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.187      ;
; 0.513 ; line_buffer_data:line_buffer_data_u|current_addr[1] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.162      ;
; 0.514 ; line_buffer_data:line_buffer_data_u|current_addr[0] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.163      ;
; 0.515 ; line_buffer_data:line_buffer_data_u|line22_data[4]  ; line_buffer_data:line_buffer_data_u|line23_data[4]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.783      ;
; 0.525 ; line_buffer_data:line_buffer_data_u|old_addr[4]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.174      ;
; 0.597 ; rx:rx_u|data_reg[6]                                 ; ctrl:ctrl_u|data_reg[6]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; line_buffer_data:line_buffer_data_u|hsync_gray_r[1] ; sobel:sobel_u|hsync_line_r[0]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; sobel:sobel_u|vsync_line_r[1]                       ; sobel:sobel_u|vsync_line_r[2]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; line_buffer_data:line_buffer_data_u|line23_data[0]  ; sobel:sobel_u|GY23[1]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sobel:sobel_u|vsync_line_r[0]                       ; sobel:sobel_u|vsync_line_r[1]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; line_buffer_data:line_buffer_data_u|vsync_gray_r[0] ; line_buffer_data:line_buffer_data_u|vsync_gray_r[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sobel:sobel_u|hsync_line_r[3]                       ; sobel:sobel_u|hsync_line_r[4]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; line_buffer_data:line_buffer_data_u|vsync_gray_r[1] ; sobel:sobel_u|vsync_line_r[0]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; sobel:sobel_u|ALL[11]                               ; sobel:sobel_u|data_reg[15]                                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; gray:gray_u|Y_TEMP[14]                              ; gray:gray_u|data_y[6]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.606 ; rx:rx_u|rx_reg[0]                                   ; rx:rx_u|rx_reg[1]                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.874      ;
; 0.609 ; gray:gray_u|Y_TEMP[8]                               ; gray:gray_u|data_y[0]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.610 ; line_buffer_data:line_buffer_data_u|line33_data[3]  ; sobel:sobel_u|GX33[3]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.877      ;
; 0.620 ; line_buffer_data:line_buffer_data_u|line22_data[1]  ; line_buffer_data:line_buffer_data_u|line23_data[1]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; line_buffer_data:line_buffer_data_u|line22_data[2]  ; line_buffer_data:line_buffer_data_u|line23_data[2]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.887      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.629 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.153 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 9.423  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.733 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+--------+--------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.629 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.311      ;
; 35.683 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.257      ;
; 35.712 ; vga:vga_u|cnt_h[6] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.231      ;
; 35.741 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.199      ;
; 35.741 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.199      ;
; 35.741 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.199      ;
; 35.741 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.199      ;
; 35.741 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.199      ;
; 35.741 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.199      ;
; 35.741 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.199      ;
; 35.741 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.199      ;
; 35.741 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.199      ;
; 35.741 ; vga:vga_u|cnt_v[5] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.199      ;
; 35.754 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.186      ;
; 35.756 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.184      ;
; 35.794 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.146      ;
; 35.797 ; vga:vga_u|cnt_h[5] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.146      ;
; 35.808 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.132      ;
; 35.810 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.130      ;
; 35.848 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.092      ;
; 35.853 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.087      ;
; 35.863 ; vga:vga_u|cnt_h[7] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.080      ;
; 35.865 ; vga:vga_u|cnt_h[6] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.078      ;
; 35.866 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.074      ;
; 35.866 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.074      ;
; 35.866 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.074      ;
; 35.866 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.074      ;
; 35.866 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.074      ;
; 35.866 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.074      ;
; 35.866 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.074      ;
; 35.866 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.074      ;
; 35.866 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.074      ;
; 35.866 ; vga:vga_u|cnt_v[1] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.074      ;
; 35.868 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.072      ;
; 35.868 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.072      ;
; 35.868 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.072      ;
; 35.868 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.072      ;
; 35.868 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.072      ;
; 35.868 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.072      ;
; 35.868 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.072      ;
; 35.868 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.072      ;
; 35.868 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.072      ;
; 35.868 ; vga:vga_u|cnt_v[8] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.072      ;
; 35.890 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.050      ;
; 35.898 ; vga:vga_u|cnt_h[6] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.045      ;
; 35.898 ; vga:vga_u|cnt_h[6] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.045      ;
; 35.898 ; vga:vga_u|cnt_h[6] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.045      ;
; 35.898 ; vga:vga_u|cnt_h[6] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.045      ;
; 35.898 ; vga:vga_u|cnt_h[6] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.045      ;
; 35.898 ; vga:vga_u|cnt_h[6] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.045      ;
; 35.898 ; vga:vga_u|cnt_h[6] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.045      ;
; 35.898 ; vga:vga_u|cnt_h[6] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.045      ;
; 35.898 ; vga:vga_u|cnt_h[6] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.045      ;
; 35.898 ; vga:vga_u|cnt_h[6] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.045      ;
; 35.899 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.041      ;
; 35.902 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.038      ;
; 35.906 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.034      ;
; 35.906 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.034      ;
; 35.906 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.034      ;
; 35.906 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.034      ;
; 35.906 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.034      ;
; 35.906 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.034      ;
; 35.906 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.034      ;
; 35.906 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.034      ;
; 35.906 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.034      ;
; 35.906 ; vga:vga_u|cnt_v[4] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.034      ;
; 35.906 ; vga:vga_u|cnt_v[6] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.034      ;
; 35.907 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.033      ;
; 35.907 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.033      ;
; 35.911 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.029      ;
; 35.916 ; vga:vga_u|cnt_v[3] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.024      ;
; 35.940 ; vga:vga_u|cnt_h[4] ; data2:data_u|address[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.003      ;
; 35.950 ; vga:vga_u|cnt_h[5] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.993      ;
; 35.957 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.983      ;
; 35.957 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.983      ;
; 35.957 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.983      ;
; 35.957 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.983      ;
; 35.957 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.983      ;
; 35.957 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.983      ;
; 35.957 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.983      ;
; 35.957 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.983      ;
; 35.957 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.983      ;
; 35.957 ; vga:vga_u|cnt_v[9] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.983      ;
; 35.960 ; vga:vga_u|cnt_v[6] ; data2:data_u|address[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.980      ;
; 35.965 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.975      ;
; 35.965 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.975      ;
; 35.965 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.975      ;
; 35.965 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.975      ;
; 35.965 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.975      ;
; 35.965 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.975      ;
; 35.965 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.975      ;
; 35.965 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.975      ;
; 35.965 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.975      ;
; 35.965 ; vga:vga_u|cnt_v[7] ; data2:data_u|address[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.975      ;
; 35.969 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.971      ;
; 35.969 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.971      ;
; 35.969 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.971      ;
; 35.969 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.971      ;
; 35.969 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.971      ;
; 35.969 ; vga:vga_u|cnt_v[2] ; data2:data_u|address[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.971      ;
+--------+--------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.153 ; line_buffer_data:line_buffer_data_u|old_addr[1]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.475      ;
; 0.156 ; line_buffer_data:line_buffer_data_u|line22_data[5]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.159 ; line_buffer_data:line_buffer_data_u|line32_data[2]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.162 ; line_buffer_data:line_buffer_data_u|old_addr[3]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.484      ;
; 0.166 ; line_buffer_data:line_buffer_data_u|old_addr[5]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.488      ;
; 0.168 ; line_buffer_data:line_buffer_data_u|current_addr[2] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.172 ; line_buffer_data:line_buffer_data_u|old_addr[0]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.494      ;
; 0.177 ; line_buffer_data:line_buffer_data_u|old_addr[2]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.499      ;
; 0.182 ; line_buffer_data:line_buffer_data_u|old_addr[6]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.504      ;
; 0.183 ; line_buffer_data:line_buffer_data_u|line22_data[1]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.507      ;
; 0.184 ; line_buffer_data:line_buffer_data_u|line22_data[4]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.508      ;
; 0.184 ; line_buffer_data:line_buffer_data_u|current_addr[3] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.508      ;
; 0.185 ; line_buffer_data:line_buffer_data_u|current_addr[5] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.509      ;
; 0.186 ; rx:rx_u|data_reg[0]                                 ; rx:rx_u|data_reg[0]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx:rx_u|data_reg[7]                                 ; rx:rx_u|data_reg[7]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx:rx_u|data_reg[6]                                 ; rx:rx_u|data_reg[6]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx:rx_u|data_reg[4]                                 ; rx:rx_u|data_reg[4]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx:rx_u|data_reg[2]                                 ; rx:rx_u|data_reg[2]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx:rx_u|data_reg[3]                                 ; rx:rx_u|data_reg[3]                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx:rx_u|cnt_bit[2]                                  ; rx:rx_u|cnt_bit[2]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx:rx_u|cnt_bit[1]                                  ; rx:rx_u|cnt_bit[1]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx:rx_u|rx_en                                       ; rx:rx_u|rx_en                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; data2:data_u|address[0]                             ; data2:data_u|address[0]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data2:data_u|numr[1]                                ; data2:data_u|numr[1]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data2:data_u|numr[3]                                ; data2:data_u|numr[3]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data2:data_u|numr[2]                                ; data2:data_u|numr[2]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; line_buffer_data:line_buffer_data_u|current_addr[6] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.514      ;
; 0.193 ; gray:gray_u|hsync_r[2]                              ; gray:gray_u|hsync_r[3]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; gray:gray_u|hsync_r[1]                              ; gray:gray_u|hsync_r[2]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; rx:rx_u|data_reg[7]                                 ; ctrl:ctrl_u|data_reg[7]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rx:rx_u|data_reg[4]                                 ; ctrl:ctrl_u|data_reg[4]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; line_buffer_data:line_buffer_data_u|line23_data[7]  ; sobel:sobel_u|GY23[8]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; line_buffer_data:line_buffer_data_u|line23_data[6]  ; sobel:sobel_u|GY23[7]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; line_buffer_data:line_buffer_data_u|line23_data[4]  ; sobel:sobel_u|GY23[5]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; line_buffer_data:line_buffer_data_u|data_gray_r[2]  ; line_buffer_data:line_buffer_data_u|line32_data[2]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; line_buffer_data:line_buffer_data_u|data_gray_r[3]  ; line_buffer_data:line_buffer_data_u|line32_data[3]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; line_buffer_data:line_buffer_data_u|data_gray_r[6]  ; line_buffer_data:line_buffer_data_u|line32_data[6]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; rx:rx_u|cnt_bit[0]                                  ; rx:rx_u|cnt_bit[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; gray:gray_u|de_flag_r[2]                            ; gray:gray_u|de_flag_r[3]                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; gray:gray_u|de_flag_r[1]                            ; gray:gray_u|de_flag_r[2]                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; data2:data_u|numr[0]                                ; data2:data_u|numr[0]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rx:rx_u|data_reg[2]                                 ; ctrl:ctrl_u|data_reg[2]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; rx:rx_u|data_reg[3]                                 ; ctrl:ctrl_u|data_reg[3]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sobel:sobel_u|vsync_line_r[2]                       ; sobel:sobel_u|vsync_line_r[3]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; gray:gray_u|vsync_r[2]                              ; gray:gray_u|vsync_r[3]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; gray:gray_u|Y_TEMP[9]                               ; gray:gray_u|data_y[1]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sobel:sobel_u|vsync_line_r[3]                       ; sobel:sobel_u|vsync_line_r[4]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; line_buffer_data:line_buffer_data_u|line23_data[3]  ; sobel:sobel_u|GY23[4]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; line_buffer_data:line_buffer_data_u|line23_data[2]  ; sobel:sobel_u|GY23[3]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; line_buffer_data:line_buffer_data_u|data_gray_r[1]  ; line_buffer_data:line_buffer_data_u|line32_data[1]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; gray:gray_u|Y_TEMP[11]                              ; gray:gray_u|data_y[3]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; line_buffer_data:line_buffer_data_u|data_gray_r[7]  ; line_buffer_data:line_buffer_data_u|line32_data[7]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; gray:gray_u|vsync_r[1]                              ; gray:gray_u|vsync_r[2]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; line_buffer_data:line_buffer_data_u|line33_data[5]  ; sobel:sobel_u|GX33[5]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; line_buffer_data:line_buffer_data_u|current_addr[1] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.522      ;
; 0.199 ; line_buffer_data:line_buffer_data_u|line22_data[0]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.540      ;
; 0.199 ; line_buffer_data:line_buffer_data_u|line32_data[1]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.540      ;
; 0.200 ; line_buffer_data:line_buffer_data_u|line32_data[7]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.541      ;
; 0.200 ; line_buffer_data:line_buffer_data_u|current_addr[0] ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.524      ;
; 0.201 ; data2:data_u|data_reg[6]                            ; ctrl:ctrl_u|VGA_DATA[6]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; line_buffer_data:line_buffer_data_u|line22_data[2]  ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.543      ;
; 0.202 ; data2:data_u|data_reg[6]                            ; gray:gray_u|data888[11]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; line_buffer_data:line_buffer_data_u|old_addr[4]     ; line_buffer_data:line_buffer_data_u|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_duo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.525      ;
; 0.203 ; line_buffer_data:line_buffer_data_u|line22_data[5]  ; line_buffer_data:line_buffer_data_u|line23_data[5]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; rx:rx_u|data_reg[1]                                 ; ctrl:ctrl_u|data_reg[1]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; line_buffer_data:line_buffer_data_u|line33_data[6]  ; sobel:sobel_u|GX33[6]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; line_buffer_data:line_buffer_data_u|line12_data[5]  ; line_buffer_data:line_buffer_data_u|line13_data[5]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; line_buffer_data:line_buffer_data_u|line32_data[6]  ; line_buffer_data:line_buffer_data_u|line33_data[6]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; line_buffer_data:line_buffer_data_u|line33_data[0]  ; sobel:sobel_u|GX33[0]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; data2:data_u|data_reg[3]                            ; gray:gray_u|data888[6]                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; line_buffer_data:line_buffer_data_u|line13_data[7]  ; sobel:sobel_u|GY13[7]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; line_buffer_data:line_buffer_data_u|line12_data[0]  ; line_buffer_data:line_buffer_data_u|line13_data[0]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; line_buffer_data:line_buffer_data_u|line22_data[0]  ; line_buffer_data:line_buffer_data_u|line23_data[0]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; data2:data_u|numr[1]                                ; data2:data_u|numr[2]                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; line_buffer_data:line_buffer_data_u|line13_data[5]  ; sobel:sobel_u|GY13[5]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; rx:rx_u|rx_en                                       ; rx:rx_u|cnt_bit[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; line_buffer_data:line_buffer_data_u|line12_data[3]  ; line_buffer_data:line_buffer_data_u|line13_data[3]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; line_buffer_data:line_buffer_data_u|line12_data[2]  ; line_buffer_data:line_buffer_data_u|line13_data[2]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; line_buffer_data:line_buffer_data_u|current_addr[6] ; line_buffer_data:line_buffer_data_u|old_addr[6]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; line_buffer_data:line_buffer_data_u|current_addr[5] ; line_buffer_data:line_buffer_data_u|old_addr[5]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; line_buffer_data:line_buffer_data_u|current_addr[1] ; line_buffer_data:line_buffer_data_u|old_addr[1]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; line_buffer_data:line_buffer_data_u|current_addr[0] ; line_buffer_data:line_buffer_data_u|old_addr[0]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; line_buffer_data:line_buffer_data_u|current_addr[3] ; line_buffer_data:line_buffer_data_u|old_addr[3]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.217 ; line_buffer_data:line_buffer_data_u|line22_data[4]  ; line_buffer_data:line_buffer_data_u|line23_data[4]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.223 ; rx:rx_u|cnt_bit[1]                                  ; rx:rx_u|cnt_bit[2]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.252 ; rx:rx_u|data_reg[6]                                 ; ctrl:ctrl_u|data_reg[6]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; sobel:sobel_u|ALL[11]                               ; sobel:sobel_u|data_reg[15]                                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; line_buffer_data:line_buffer_data_u|line23_data[0]  ; sobel:sobel_u|GY23[1]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sobel:sobel_u|vsync_line_r[1]                       ; sobel:sobel_u|vsync_line_r[2]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; line_buffer_data:line_buffer_data_u|hsync_gray_r[1] ; sobel:sobel_u|hsync_line_r[0]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sobel:sobel_u|vsync_line_r[0]                       ; sobel:sobel_u|vsync_line_r[1]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; line_buffer_data:line_buffer_data_u|vsync_gray_r[0] ; line_buffer_data:line_buffer_data_u|vsync_gray_r[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sobel:sobel_u|hsync_line_r[3]                       ; sobel:sobel_u|hsync_line_r[4]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; line_buffer_data:line_buffer_data_u|vsync_gray_r[1] ; sobel:sobel_u|vsync_line_r[0]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; gray:gray_u|Y_TEMP[14]                              ; gray:gray_u|data_y[6]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.258 ; rx:rx_u|rx_reg[0]                                   ; rx:rx_u|rx_reg[1]                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.379      ;
; 0.261 ; line_buffer_data:line_buffer_data_u|line33_data[3]  ; sobel:sobel_u|GX33[3]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.263 ; data2:data_u|address[0]                             ; data2:data_u|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_pp81:auto_generated|ram_block1a15~porta_address_reg0                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.598      ;
; 0.263 ; gray:gray_u|Y_TEMP[8]                               ; gray:gray_u|data_y[0]                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.382      ;
; 0.264 ; line_buffer_data:line_buffer_data_u|line22_data[1]  ; line_buffer_data:line_buffer_data_u|line23_data[1]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 30.136 ; 0.153 ; N/A      ; N/A     ; 9.423               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.136 ; 0.153 ; N/A      ; N/A     ; 19.716              ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_DATA[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rx                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_DATA[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGA_DATA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGA_DATA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; VGA_DATA[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_DATA[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_DATA[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_DATA[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_DATA[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_DATA[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_DATA[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_DATA[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_DATA[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_DATA[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_DATA[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_DATA[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_DATA[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_DATA[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 23713    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 23713    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; HSYNC        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; HSYNC        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_DATA[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 09 11:33:36 2025
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 30.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    30.136               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.428               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.719               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 30.727
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    30.727               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.716               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 35.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.629               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.153               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):    19.733               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Thu Oct 09 11:33:37 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


