/* Generated by Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3) */

module CF_SRAM_1024x32_stub(DO, ScanOutCC, AD, BEN, CLKin, DI, EN, R_WB, ScanInCC, ScanInDL, ScanInDR, SM, TM, WLBI, WLOFF, vgnd, vnb, vpb, vpwra, vpwrac, vpwrm
, vpwrp, vpwrpc);
  input [9:0] AD;
  wire [9:0] AD;
  input [31:0] BEN;
  wire [31:0] BEN;
  input CLKin;
  wire CLKin;
  input [31:0] DI;
  wire [31:0] DI;
  output [31:0] DO;
  wire [31:0] DO;
  input EN;
  wire EN;
  input R_WB;
  wire R_WB;
  input SM;
  wire SM;
  input ScanInCC;
  wire ScanInCC;
  input ScanInDL;
  wire ScanInDL;
  input ScanInDR;
  wire ScanInDR;
  output ScanOutCC;
  wire ScanOutCC;
  input TM;
  wire TM;
  input WLBI;
  wire WLBI;
  input WLOFF;
  wire WLOFF;
  input vgnd;
  wire vgnd;
  input vnb;
  wire vnb;
  input vpb;
  wire vpb;
  input vpwra;
  wire vpwra;
  input vpwrac;
  wire vpwrac;
  input vpwrm;
  wire vpwrm;
  input vpwrp;
  wire vpwrp;
  input vpwrpc;
  wire vpwrpc;
endmodule
