PROJECT: pll
		working_path: "D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/pll/syn_results"
		module: pll
		verilog_file_list: "D:/TOOL/LatticeDiamond/diamond/3.13/cae_library/synthesis/verilog/ecp5u.v" "D:/TOOL/LatticeDiamond/diamond/3.13/cae_library/synthesis/verilog/pmi_def.v" "D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/pll/pll.v"
		vlog_std_v2001: true
		constraint_file_name: "D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/pll/pll.fdc"
		suffix_name: edn
		output_file_name: pll
		write_prf: true
		disable_io_insertion: true
		force_gsr: false
		frequency: 100
		fanout_limit: 50
		retiming: false
		pipe: false
		part: LFE5U-45F
		speed_grade: 7
		
