===== Simulator configuration =====
BLOCKSIZE: 16
L1_SIZE: 1024
L1_ASSOC: 2
L2_SIZE: 0
L2_ASSOC: 0
REPLACEMENT POLICY: LRU
INCLUSION PROPERTY: non-inclusive
trace_file: go_trace.txt
===== L1 contents =====
Set    0:	20011c D  20011b D  
Set    1:	20011b D  20011c D  
Set    2:	20011b D  20011c D  
Set    3:	20011b D  20011c D  
Set    4:	20011b D  20011c D  
Set    5:	20011b D  20011a D  
Set    6:	20011b D  20011a D  
Set    7:	20011a D  20011b D  
Set    8:	20011a D  20011b D  
Set    9:	20011a D  20011b D  
Set    10:	20011b D  20011a D  
Set    11:	20011b D  20011a D  
Set    12:	20011b D  20011a D  
Set    13:	20011b D  20011a D  
Set    14:	20011b D  20011a D  
Set    15:	20011b D  20011a D  
Set    16:	20011a D  20011b D  
Set    17:	20011b D  20011a D  
Set    18:	20011b D  20011a D  
Set    19:	20011a D  20011b D  
Set    20:	20011b D  20011a D  
Set    21:	20011a D  20011b D  
Set    22:	20011b D  20011a D  
Set    23:	20011a D  20011b D  
Set    24:	20011a D  20011b D  
Set    25:	20011b D  20011a D  
Set    26:	20011a D  20011b D  
Set    27:	20011b D  20011a D  
Set    28:	20011a D  20011b D  
Set    29:	20011b D  20011a D  
Set    30:	20011b D  20011a D  
Set    31:	20011a D  20011b D  
===== Simulation results (raw) =====
a. number of L1 reads:        60613
b. number of L1 read misses:  261
c. number of L1 writes:       39387
d. number of L1 write misses: 8419
e. L1 miss rate:              0.086800
f. number of L1 writebacks:   17024
g. number of L2 reads:        0
h. number of L2 read misses:  0
i. number of L2 writes:       0
j. number of L2 write misses: 0
k. number of PrefetchL1 hits: 112439
l. number of PrefetchL1 misses: 8787
m. number of PrefetchL2 hits: 0
n. number of PrefetchL2 misses: 0
o. L2 miss rate:              0
q. number of L2 writebacks:   0
r. total memory traffic:      25704
