#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b06530985d0 .scope module, "cpu_testbench" "cpu_testbench" 2 3;
 .timescale -9 -12;
L_0x5b06530f6330 .functor BUFZ 4, v0x5b06530f25d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5b06530f50c0_0 .var "clk", 0 0;
v0x5b06530f5160_0 .net "pc", 3 0, L_0x5b06530f6330;  1 drivers
v0x5b06530f5240_0 .var "reset", 0 0;
S_0x5b06530a70d0 .scope module, "cpu" "simple_cpu" 2 12, 3 3 0, S_0x5b06530985d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "pc";
v0x5b06530f4350_0 .net "alu_result", 7 0, v0x5b06530f16d0_0;  1 drivers
v0x5b06530f4440_0 .net "clk", 0 0, v0x5b06530f50c0_0;  1 drivers
v0x5b06530f4530_0 .net "dest", 2 0, L_0x5b06530f5810;  1 drivers
v0x5b06530f4620_0 .net "instruction", 7 0, L_0x5b06530f5540;  1 drivers
v0x5b06530f4710_0 .var "jump", 0 0;
v0x5b06530f4800_0 .var "jump_addr", 3 0;
v0x5b06530f48a0_0 .net "opcode", 2 0, L_0x5b06530f5620;  1 drivers
v0x5b06530f4990_0 .net "pc", 3 0, v0x5b06530f25d0_0;  1 drivers
v0x5b06530f4aa0_0 .net "reg_data1", 7 0, L_0x5b06530f5f40;  1 drivers
v0x5b06530f4b60_0 .net "reg_data2", 7 0, L_0x5b06530f6270;  1 drivers
v0x5b06530f4c70_0 .net "reset", 0 0, v0x5b06530f5240_0;  1 drivers
v0x5b06530f4d10_0 .net "src", 2 0, L_0x5b06530f5900;  1 drivers
v0x5b06530f4e00_0 .var "write_addr", 2 0;
v0x5b06530f4ec0_0 .var "write_data", 7 0;
v0x5b06530f4f60_0 .var "write_en", 0 0;
v0x5b06530f5000_0 .net "zero_flag", 0 0, v0x5b06530f17b0_0;  1 drivers
S_0x5b06530a72b0 .scope module, "ALU" "alu" 3 60, 4 3 0, S_0x5b06530a70d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 8 "operand1";
    .port_info 2 /INPUT 8 "operand2";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
v0x5b06530d2560_0 .net "opcode", 2 0, L_0x5b06530f5620;  alias, 1 drivers
v0x5b06530f1530_0 .net "operand1", 7 0, L_0x5b06530f5f40;  alias, 1 drivers
v0x5b06530f1610_0 .net "operand2", 7 0, L_0x5b06530f6270;  alias, 1 drivers
v0x5b06530f16d0_0 .var "result", 7 0;
v0x5b06530f17b0_0 .var "zero_flag", 0 0;
E_0x5b06530a4b60 .event anyedge, v0x5b06530d2560_0, v0x5b06530f1530_0, v0x5b06530f1610_0, v0x5b06530f16d0_0;
S_0x5b06530f1960 .scope module, "DEC" "instruction_decoder" 3 40, 5 3 0, S_0x5b06530a70d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "instruction";
    .port_info 1 /OUTPUT 3 "opcode";
    .port_info 2 /OUTPUT 3 "reg1";
    .port_info 3 /OUTPUT 3 "reg2_or_imm";
L_0x7ba16730d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b06530f1b60_0 .net/2u *"_ivl_2", 0 0, L_0x7ba16730d060;  1 drivers
v0x5b06530f1c40_0 .net *"_ivl_5", 1 0, L_0x5b06530f5770;  1 drivers
v0x5b06530f1d20_0 .net "instruction", 7 0, L_0x5b06530f5540;  alias, 1 drivers
v0x5b06530f1de0_0 .net "opcode", 2 0, L_0x5b06530f5620;  alias, 1 drivers
v0x5b06530f1ea0_0 .net "reg1", 2 0, L_0x5b06530f5810;  alias, 1 drivers
v0x5b06530f1fb0_0 .net "reg2_or_imm", 2 0, L_0x5b06530f5900;  alias, 1 drivers
L_0x5b06530f5620 .part L_0x5b06530f5540, 5, 3;
L_0x5b06530f5770 .part L_0x5b06530f5540, 3, 2;
L_0x5b06530f5810 .concat [ 2 1 0 0], L_0x5b06530f5770, L_0x7ba16730d060;
L_0x5b06530f5900 .part L_0x5b06530f5540, 0, 3;
S_0x5b06530f2110 .scope module, "PC" "program_counter" 3 25, 6 3 0, S_0x5b06530a70d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 4 "jump_addr";
    .port_info 4 /OUTPUT 4 "pc_out";
v0x5b06530f2340_0 .net "clk", 0 0, v0x5b06530f50c0_0;  alias, 1 drivers
v0x5b06530f2420_0 .net "jump", 0 0, v0x5b06530f4710_0;  1 drivers
v0x5b06530f24e0_0 .net "jump_addr", 3 0, v0x5b06530f4800_0;  1 drivers
v0x5b06530f25d0_0 .var "pc_out", 3 0;
v0x5b06530f26b0_0 .net "reset", 0 0, v0x5b06530f5240_0;  alias, 1 drivers
E_0x5b065308f310 .event posedge, v0x5b06530f26b0_0, v0x5b06530f2340_0;
S_0x5b06530f2860 .scope module, "REGFILE" "register_file" 3 48, 7 3 0, S_0x5b06530a70d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 3 "write_addr";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 3 "read_addr1";
    .port_info 5 /INPUT 3 "read_addr2";
    .port_info 6 /OUTPUT 8 "read_data1";
    .port_info 7 /OUTPUT 8 "read_data2";
L_0x5b06530f5f40 .functor BUFZ 8, L_0x5b06530f5d20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5b06530f6270 .functor BUFZ 8, L_0x5b06530f6000, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ba16730d0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b06530f2ba0_0 .net *"_ivl_11", 1 0, L_0x7ba16730d0a8;  1 drivers
v0x5b06530f2ca0_0 .net *"_ivl_14", 7 0, L_0x5b06530f6000;  1 drivers
v0x5b06530f2d80_0 .net *"_ivl_16", 3 0, L_0x5b06530f60e0;  1 drivers
L_0x7ba16730d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b06530f2e40_0 .net *"_ivl_19", 1 0, L_0x7ba16730d0f0;  1 drivers
v0x5b06530f2f20_0 .net *"_ivl_6", 7 0, L_0x5b06530f5d20;  1 drivers
v0x5b06530f3050_0 .net *"_ivl_8", 3 0, L_0x5b06530f5e50;  1 drivers
v0x5b06530f3130_0 .net "actual_read_addr1", 1 0, L_0x5b06530f5ac0;  1 drivers
v0x5b06530f3210_0 .net "actual_read_addr2", 1 0, L_0x5b06530f5bf0;  1 drivers
v0x5b06530f32f0_0 .net "actual_write_addr", 1 0, L_0x5b06530f59d0;  1 drivers
v0x5b06530f33d0_0 .net "clk", 0 0, v0x5b06530f50c0_0;  alias, 1 drivers
v0x5b06530f3470_0 .net "read_addr1", 2 0, L_0x5b06530f5810;  alias, 1 drivers
v0x5b06530f3540_0 .net "read_addr2", 2 0, L_0x5b06530f5900;  alias, 1 drivers
v0x5b06530f3610_0 .net "read_data1", 7 0, L_0x5b06530f5f40;  alias, 1 drivers
v0x5b06530f36e0_0 .net "read_data2", 7 0, L_0x5b06530f6270;  alias, 1 drivers
v0x5b06530f37b0 .array "registers", 0 3, 7 0;
v0x5b06530f3850_0 .net "write_addr", 2 0, v0x5b06530f4e00_0;  1 drivers
v0x5b06530f3930_0 .net "write_data", 7 0, v0x5b06530f4ec0_0;  1 drivers
v0x5b06530f3a10_0 .net "write_en", 0 0, v0x5b06530f4f60_0;  1 drivers
E_0x5b06530d4640 .event posedge, v0x5b06530f2340_0;
L_0x5b06530f59d0 .part v0x5b06530f4e00_0, 0, 2;
L_0x5b06530f5ac0 .part L_0x5b06530f5810, 0, 2;
L_0x5b06530f5bf0 .part L_0x5b06530f5900, 0, 2;
L_0x5b06530f5d20 .array/port v0x5b06530f37b0, L_0x5b06530f5e50;
L_0x5b06530f5e50 .concat [ 2 2 0 0], L_0x5b06530f5ac0, L_0x7ba16730d0a8;
L_0x5b06530f6000 .array/port v0x5b06530f37b0, L_0x5b06530f60e0;
L_0x5b06530f60e0 .concat [ 2 2 0 0], L_0x5b06530f5bf0, L_0x7ba16730d0f0;
S_0x5b06530f3bd0 .scope module, "ROM" "instruction_memory" 3 34, 8 3 0, S_0x5b06530a70d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 8 "data";
L_0x5b06530f5540 .functor BUFZ 8, L_0x5b06530f5330, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5b06530f3dd0_0 .net *"_ivl_0", 7 0, L_0x5b06530f5330;  1 drivers
v0x5b06530f3ed0_0 .net *"_ivl_2", 5 0, L_0x5b06530f5400;  1 drivers
L_0x7ba16730d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b06530f3fb0_0 .net *"_ivl_5", 1 0, L_0x7ba16730d018;  1 drivers
v0x5b06530f4070_0 .net "addr", 3 0, v0x5b06530f25d0_0;  alias, 1 drivers
v0x5b06530f4160_0 .net "data", 7 0, L_0x5b06530f5540;  alias, 1 drivers
v0x5b06530f4250 .array "memory", 15 0, 7 0;
L_0x5b06530f5330 .array/port v0x5b06530f4250, L_0x5b06530f5400;
L_0x5b06530f5400 .concat [ 4 2 0 0], v0x5b06530f25d0_0, L_0x7ba16730d018;
    .scope S_0x5b06530f2110;
T_0 ;
    %wait E_0x5b065308f310;
    %load/vec4 v0x5b06530f26b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b06530f25d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5b06530f2420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5b06530f24e0_0;
    %assign/vec4 v0x5b06530f25d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5b06530f25d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5b06530f25d0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5b06530f3bd0;
T_1 ;
    %pushi/vec4 173, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 182, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 199, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 107, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 139, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 210, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b06530f4250, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x5b06530f2860;
T_2 ;
    %wait E_0x5b06530d4640;
    %load/vec4 v0x5b06530f3a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5b06530f3930_0;
    %load/vec4 v0x5b06530f32f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b06530f37b0, 0, 4;
    %vpi_call 7 30 "$display", "REG WRITE: R[%0d] = %h", v0x5b06530f3850_0, v0x5b06530f3930_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5b06530a72b0;
T_3 ;
    %wait E_0x5b06530a4b60;
    %load/vec4 v0x5b06530d2560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b06530f16d0_0, 0, 8;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x5b06530f1530_0;
    %load/vec4 v0x5b06530f1610_0;
    %add;
    %store/vec4 v0x5b06530f16d0_0, 0, 8;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x5b06530f1530_0;
    %load/vec4 v0x5b06530f1610_0;
    %mul;
    %store/vec4 v0x5b06530f16d0_0, 0, 8;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x5b06530f1530_0;
    %load/vec4 v0x5b06530f1610_0;
    %and;
    %store/vec4 v0x5b06530f16d0_0, 0, 8;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x5b06530f1530_0;
    %load/vec4 v0x5b06530f1610_0;
    %or;
    %store/vec4 v0x5b06530f16d0_0, 0, 8;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x5b06530f1530_0;
    %load/vec4 v0x5b06530f1610_0;
    %xor;
    %store/vec4 v0x5b06530f16d0_0, 0, 8;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x5b06530f1610_0;
    %store/vec4 v0x5b06530f16d0_0, 0, 8;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x5b06530f1530_0;
    %load/vec4 v0x5b06530f1610_0;
    %sub;
    %store/vec4 v0x5b06530f16d0_0, 0, 8;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x5b06530f1530_0;
    %inv;
    %store/vec4 v0x5b06530f16d0_0, 0, 8;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5b06530f16d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %store/vec4 v0x5b06530f17b0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5b06530a70d0;
T_4 ;
    %wait E_0x5b06530d4640;
    %load/vec4 v0x5b06530f4c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b06530f4f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b06530f4710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b06530f4800_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b06530f4f60_0, 0;
    %load/vec4 v0x5b06530f4530_0;
    %assign/vec4 v0x5b06530f4e00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b06530f4ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b06530f4710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b06530f4800_0, 0;
    %load/vec4 v0x5b06530f48a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b06530f4f60_0, 0;
    %load/vec4 v0x5b06530f4350_0;
    %assign/vec4 v0x5b06530f4ec0_0, 0;
    %vpi_call 3 86 "$display", "ADD Executed: R1=%h, R2=%h, RESULT=%h, write_en=%b", v0x5b06530f4aa0_0, v0x5b06530f4b60_0, v0x5b06530f4350_0, 1'b1 {0 0 0};
    %vpi_call 3 87 "$display", "CPU Cycle - PC=%d, Instruction=%h, Opcode=%b, Dest=%b, Src=%b", v0x5b06530f4990_0, v0x5b06530f4620_0, v0x5b06530f48a0_0, v0x5b06530f4530_0, v0x5b06530f4d10_0 {0 0 0};
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b06530f4f60_0, 0;
    %load/vec4 v0x5b06530f4350_0;
    %assign/vec4 v0x5b06530f4ec0_0, 0;
    %vpi_call 3 93 "$display", "MUL Executed: R%d = R%d * R%d = %h", v0x5b06530f4530_0, v0x5b06530f4530_0, v0x5b06530f4d10_0, v0x5b06530f4350_0 {0 0 0};
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b06530f4f60_0, 0;
    %load/vec4 v0x5b06530f4350_0;
    %assign/vec4 v0x5b06530f4ec0_0, 0;
    %vpi_call 3 99 "$display", "AND Executed: R%d = R%d & R%d = %h", v0x5b06530f4530_0, v0x5b06530f4530_0, v0x5b06530f4d10_0, v0x5b06530f4350_0 {0 0 0};
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b06530f4f60_0, 0;
    %load/vec4 v0x5b06530f4350_0;
    %assign/vec4 v0x5b06530f4ec0_0, 0;
    %vpi_call 3 105 "$display", "OR Executed: R%d = R%d | R%d = %h", v0x5b06530f4530_0, v0x5b06530f4530_0, v0x5b06530f4d10_0, v0x5b06530f4350_0 {0 0 0};
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b06530f4f60_0, 0;
    %load/vec4 v0x5b06530f4350_0;
    %assign/vec4 v0x5b06530f4ec0_0, 0;
    %vpi_call 3 111 "$display", "XOR Executed: R%d = R%d ^ R%d = %h", v0x5b06530f4530_0, v0x5b06530f4530_0, v0x5b06530f4d10_0, v0x5b06530f4350_0 {0 0 0};
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0x5b06530f4d10_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.11, 4;
    %load/vec4 v0x5b06530f4530_0;
    %assign/vec4 v0x5b06530f4e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b06530f4f60_0, 0;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x5b06530f4d10_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %assign/vec4 v0x5b06530f4ec0_0, 0;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x5b06530f4d10_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 120 "$display", "MOV IMM: R%d = #%h", v0x5b06530f4530_0, S<0,vec4,u7> {1 0 0};
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b06530f4f60_0, 0;
    %load/vec4 v0x5b06530f4b60_0;
    %assign/vec4 v0x5b06530f4ec0_0, 0;
    %vpi_call 3 125 "$display", "MOV REG: R%d = R%d = %h", v0x5b06530f4530_0, v0x5b06530f4d10_0, v0x5b06530f4b60_0 {0 0 0};
T_4.12 ;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b06530f4f60_0, 0;
    %vpi_call 3 132 "$display", "CMP Executed: R%d - R%d, zero_flag=%b", v0x5b06530f4530_0, v0x5b06530f4d10_0, v0x5b06530f5000_0 {0 0 0};
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b06530f4f60_0, 0;
    %load/vec4 v0x5b06530f4350_0;
    %assign/vec4 v0x5b06530f4ec0_0, 0;
    %vpi_call 3 138 "$display", "COM Executed: R%d = ~R%d = %h", v0x5b06530f4530_0, v0x5b06530f4530_0, v0x5b06530f4350_0 {0 0 0};
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %load/vec4 v0x5b06530f48a0_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.15, 4;
    %load/vec4 v0x5b06530f4530_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b06530f4710_0, 0;
    %load/vec4 v0x5b06530f4d10_0;
    %pad/u 4;
    %assign/vec4 v0x5b06530f4800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b06530f4f60_0, 0;
    %vpi_call 3 148 "$display", "JMP to address %d", v0x5b06530f4d10_0 {0 0 0};
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0x5b06530f48a0_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.18, 4;
    %load/vec4 v0x5b06530f4530_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0x5b06530f5000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b06530f4710_0, 0;
    %load/vec4 v0x5b06530f4d10_0;
    %pad/u 4;
    %assign/vec4 v0x5b06530f4800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b06530f4f60_0, 0;
    %vpi_call 3 155 "$display", "JZ to address %d (zero_flag=1)", v0x5b06530f4d10_0 {0 0 0};
    %jmp T_4.20;
T_4.19 ;
    %vpi_call 3 157 "$display", "JZ not taken (zero_flag=0)" {0 0 0};
T_4.20 ;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x5b06530f48a0_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.23, 4;
    %load/vec4 v0x5b06530f4530_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    %load/vec4 v0x5b06530f5000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b06530f4710_0, 0;
    %load/vec4 v0x5b06530f4d10_0;
    %pad/u 4;
    %assign/vec4 v0x5b06530f4800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b06530f4f60_0, 0;
    %vpi_call 3 165 "$display", "JNZ to address %d (zero_flag=0)", v0x5b06530f4d10_0 {0 0 0};
    %jmp T_4.25;
T_4.24 ;
    %vpi_call 3 167 "$display", "JNZ not taken (zero_flag=1)" {0 0 0};
T_4.25 ;
T_4.21 ;
T_4.17 ;
T_4.14 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5b06530985d0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b06530f50c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b06530f5240_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5b06530985d0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x5b06530f50c0_0;
    %inv;
    %store/vec4 v0x5b06530f50c0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5b06530985d0;
T_7 ;
    %vpi_call 2 25 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b06530985d0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b06530f5240_0, 0, 1;
    %delay 150000, 0;
    %vpi_call 2 35 "$display", "Final PC = %h", v0x5b06530f5160_0 {0 0 0};
    %vpi_call 2 36 "$display", "R0 = %h", &A<v0x5b06530f37b0, 0> {0 0 0};
    %vpi_call 2 37 "$display", "R1 = %h", &A<v0x5b06530f37b0, 1> {0 0 0};
    %vpi_call 2 38 "$display", "R2 = %h", &A<v0x5b06530f37b0, 2> {0 0 0};
    %vpi_call 2 39 "$display", "R3 = %h", &A<v0x5b06530f37b0, 3> {0 0 0};
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_testbench.v";
    "cpu.v";
    "alu.v";
    "instruction_decoder.v";
    "program_counter.v";
    "register_file.v";
    "instruction_memory.v";
