<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <title>Configurable Logic Block Design</title>
  <!-- Bootstrap CSS -->
  <link
    rel="stylesheet"
    href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.2/dist/css/bootstrap.min.css"
  >

  <style>
    /* remove default body padding/margins so the navbar truly stretches edge‚Äêto‚Äêedge */
    html, body {
      margin: 0;
      padding: 0;
    }

    /* enforce a max‚Äêwidth of 864px for the ‚Äúpage‚Äêwrapper‚Äù and center it */
    .page-wrapper {
      max-width: 864px;
      margin: 0 auto;
      padding: 2.5% 1rem;
      text-align: justify;
    }

    /* responsive images */
    .page-wrapper img {
      max-width: 100%;
      height: auto;
      display: block;
      margin-left: auto;
      margin-right: auto;
    }

    /* ensure text wraps normally */
    .page-wrapper p,
    .page-wrapper li {
      white-space: normal;
      overflow-wrap: break-word;
      text-align: justify;
    }

    /* nav ‚Äúinner‚Äù container also limited to 850px, plus matching horizontal padding */
    nav > .nav-inner {
      max-width: 850px;
      margin: 0 auto;
      display: flex;
      justify-content: flex-end;
      align-items: center;
      padding: 10px 0px 10px 18px;
    }

    /* scroll‚Äêprogress bar at bottom of navbar */
    #scroll-progress {
      position: absolute;
      bottom: 0;
      left: 0;
      height: 2px;
      width: 0%;
      background-color: #007bff;
      transition: width 0.1s ease-out;
    }

    /* simple link styling in nav */
    .nav-inner a {
      margin: 0 10px;
      text-decoration: none;
      color: #333;
      font-size: 1rem;
    }
    .nav-inner .brand {
      margin-right: auto;
      margin-left: -8px;
      font-size: 1.25rem;
      font-weight: 500;
    }

    nav div {
      line-height: 24px;
    }
  </style>
</head>

<body>
  <!-- ======== NAVBAR ======== -->
  <nav style="position: sticky; top: 0; background-color: rgba(255, 255, 255, 0.95); z-index: 1000; box-shadow: 0 2px 4px rgba(0,0,0,0.1);">
    <div class="nav-inner">
      <a href="../index.html" class="brand">Anh Tran</a>
      <a href="../index.html#about">about</a>
      <a href="../index.html#projects">projects</a>
      <a href="../index.html#contact">contact</a>
    </div>
    <div id="scroll-progress"></div>
  </nav>

  <!-- ======== PAGE CONTENT ======== -->
  <div class="page-wrapper">
    <!-- HEADER -->
    <header class="text-center mb-5">
      <h2><strong>Configurable Logic Block Design, Verification and Optimization</strong></h2>
    </header>

    <!-- MAIN CONTENT -->
    <main>
      <p class="mt-4">
        In this project, I (with my teammate, Linh Chu) designed a 16-bit Configurable Logic Block (CLB), a circuit that can model any 4-input combinational logic function. It is an essential block that provides flexibility for Field Programmable Gate Arrays (FPGAs). The circuit was developed in
        <strong>45nm Salicide 1.0V/1.8V 1P 11M</strong> technology supported in Cadence.
      </p>

      <p class="mb-1">Key Components of the Configurable Logic Block include:</p>
      <ul class="mb-2">
        <li><a href="#lut">16:1 Lookup Table (LUT)</a></li>
        <li><a href="#sram">SRAM Array</a></li>
        <li><a href="#sipo">Serial In Parallel Out (SIPO) Register</a></li>
        <li><a href="#clk">Non-overlapping Clock Generator</a></li>
      </ul>

      <p class="mb-1">Finally, these components are integrated to form a comprehensive CLB design:</p>
      <ul>
        <li><a href="#clb">Configurable Logic Block</a></li>
      </ul>

      <!-- === LUT SECTION === -->
      <section id="lut" class="mb-5">
        <h3>16:1 Lookup Table (LUT)</h3>
        <p>
          The first component in our design is the 16:1 LUT. It accepts 4 binary inputs and stores 16 output values, corresponding to 2<sup>4</sup> possible input combinations. When the LUT receives 4 input values, these values are used as an address to look up the corresponding output from the pre-stored array. The beauty of the LUT is its configurability: by changing the pre-stored array, the LUT can implement any logical function.
        </p>

        <div class="text-center mb-3 d-flex flex-wrap justify-content-center gap-3">
          <figure style="max-width:400px; flex: 1 1 200px;">
            <img src="../../assets/projects/clb/lut/mux21.png" alt="2:1 MUX">
            <figcaption class="mt-2">2:1 Multiplexer design</figcaption>
          </figure>
          <figure style="max-width:300px; flex: 1 1 200px;">
            <img src="../../assets/projects/clb/lut/mux21_sym.png" alt="2:1 MUX Symbol">
            <figcaption class="mt-2">2:1 Multiplexer symbol</figcaption>
          </figure>
        </div>

        <p>
          We begin with the design of a 2:1 MUX (similar to LUT, it selects one of two outputs based on a select line). A LUT can be constructed by connecting 15 MUXes in a tree structure, as shown below. Two CMOS logic inverters at the output serve as a buffer, restoring the voltage after pass-transistor logic degradation in the MUXes.
        </p>

        <div class="text-center mb-3 d-flex flex-wrap justify-content-center gap-3">
          <figure style="max-width:400px; flex: 1 1 200px;">
            <img src="../../assets/projects/clb/lut/lut.png" alt="16-input LUT">
            <figcaption class="mt-2">16-input LUT design</figcaption>
          </figure>
          <figure style="max-width:300px; flex: 1 1 200px;">
            <img src="../../assets/projects/clb/lut/lut_symb.png" alt="LUT Symbol">
            <figcaption class="mt-2">LUT Symbol</figcaption>
          </figure>
        </div>
      </section>

      <!-- === SRAM SECTION === -->
      <section id="sram" class="mb-5">
        <h3>SRAM Array</h3>
        <p>
          SRAM cells are used to store the possible outputs for the LUT. The figure below shows the design of a single 6T SRAM cell, whose read/write are controlled by the Bit lines (BL and <span style="text-decoration: overline;">BL</span>) and the Word line (WL) signals through precharge and discharge actions. See a tutorial 
          <a href="https://youtu.be/kU2SsUUsftA?si=ze4-9zVNDbIH421l" target="_blank">here</a> for more details on how an SRAM cell works.
        </p>

        <div class="text-center mb-3 d-flex flex-wrap justify-content-center gap-3">
          <figure style="max-width:400px; flex: 1 1 200px;">
            <img src="../../assets/projects/clb/sram/sram_cell.png" alt="6T SRAM cell">
            <figcaption class="mt-2">6T SRAM cell</figcaption>
          </figure>
          <figure style="max-width:300px; flex: 1 1 200px;">
            <img src="../../assets/projects/clb/sram/sram_symbol.png" alt="SRAM cell symbol">
            <figcaption class="mt-2">SRAM cell symbol</figcaption>
          </figure>
        </div>

        <p>
          To control the memory cell more robustly and facilitate integration with other components, we designed additional peripherals and ports:
        </p>
        <ul>
          <li><strong>PC</strong>: Precharge control</li>
          <li><strong>W_EN</strong>: Write enable</li>
          <li><strong>WL</strong>: Word line</li>
          <li><strong>DATA</strong>: Write input</li>
          <li><strong>OUT</strong>: Read output</li>
        </ul>

        <div class="text-center mb-3 d-flex flex-wrap justify-content-center gap-3">
          <figure style="max-width:400px; flex: 1 1 200px;">
            <img src="../../assets/projects/clb/sram/sram_cell_full.png" alt="SRAM with peripherals">
            <figcaption class="mt-2">6T SRAM with peripherals</figcaption>
          </figure>
          <figure style="max-width:300px; flex: 1 1 200px;">
            <img src="../../assets/projects/clb/sram/sram_cell_full_symbol.png" alt="SRAM cell symbol">
            <figcaption class="mt-2">SRAM symbol</figcaption>
          </figure>
        </div>

        <p>
          Sixteen identical cells are combined into a 16‚Äêbit SRAM array:
        </p>
        <div class="text-center mb-3">
          <img src="../../assets/projects/clb/sram/sram_array.png" alt="16-bit SRAM array">
          <figcaption class="mt-2">16‚Äêbit SRAM array</figcaption>
        </div>
      </section>

      <!-- === SIPO SECTION === -->
      <section id="sipo" class="mb-5">
        <h3>Serial In Parallel Out (SIPO) Register</h3>
        <p>
          To load data into the SRAM array, we use a SIPO register. It converts serial data into parallel data by receiving one bit at a time and then outputting the entire set of bits simultaneously as a parallel word.
        </p>

        <div class="text-center mb-3 d-flex flex-wrap justify-content-center gap-3">
          <figure style="max-width:550px; flex: 1 1 200px;">
            <img src="../../assets/projects/clb/sipo/ff_noQ_circuit.png" alt="D Flip-Flop schematic">
            <figcaption class="mt-2">D Flip-Flop schematic</figcaption>
          </figure>
          <figure style="max-width:200px; flex: 1 1 200px;">
            <img src="../../assets/projects/clb/sipo/ff_noQ_symbol.png" alt="D Flip-Flop symbol">
            <figcaption class="mt-2">D Flip-Flop symbol</figcaption>
          </figure>
        </div>

        <p>
          A SIPO register is constructed by cascading 16 D flip-flops, as shown below.
        </p>
        <div class="text-center d-flex flex-wrap justify-content-center gap-3">
          <img src="../../assets/projects/clb/sipo/shift-register-w-arrow.gif" alt="Shift register animation" style="max-width: 50%; height: auto; display: block; margin: 0 auto;">
          <img src="../../assets/projects/clb/sipo/sipo_visualization.png" alt="SIPO visualization" style="max-width: 50%; height: auto; display: block; margin: 0 auto;">
          <img src="../../assets/projects/clb/sipo/SIPO-1024x452.png" alt="SIPO design overview" style="max-width: 50%; height: auto; display: block; margin: 0 auto;">
        </div>
        <p class="mt-2 text-center">
          SIPO design and visualization 
          <a href="https://www.build-electronic-circuits.com/shift-register/" target="_blank">[source]</a>
        </p>
      </section>

      <!-- === CLK SECTION === -->
      <section id="clk" class="mb-5">
        <h3>Non-overlapping Clock Generator</h3>
        <p>
          As can be observed, several components‚Äîparticularly the flip-flops‚Äîuse both CLK and <span style="text-decoration: overline;">CLK</span> as inputs. Consequently, we developed a module to generate two complementary clock signals from a single source.
        </p>

        <div class="text-center d-flex flex-wrap justify-content-center gap-3">
          <figure style="max-width:550px; flex: 1 1 200px;">
            <img src="../../assets/projects/clb/clk/clock_circuit.png" alt="Clock generator schematic">
            <figcaption class="mt-2">Clock generator schematic</figcaption>
          </figure>
          <figure style="max-width:200px; flex: 1 1 200px;">
            <img src="../../assets/projects/clb/clk/clock_symbol.png" alt="Clock generator symbol">
            <figcaption class="mt-2">Clock generator symbol</figcaption>
          </figure>
        </div>
      </section>

      <!-- === CLB SECTION === -->
      <section id="clb" class="mb-5">
        <h3>Configurable Logic Block (CLB)</h3>
        <p>All modules are integrated into a unified CLB design supporting any 4-input combinational function.</p>

        <div class="text-center mb-4">
          <img src="../../assets/projects/clb/CLB_full_design.png" alt="Complete CLB schematic">
          <figcaption class="mt-2">Complete CLB schematic</figcaption>
        </div>

        <h4 class="mt-4">Performance Metrics</h4>
        <p>After benchmarking our design, the performance parameters of the circuit are reported in the table below:</p>

        <table class="table table-bordered text-center w-75 mx-auto">
          <thead class="table-light">
            <tr>
              <th>Metric</th>
              <th>Value</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td>Max frequency</td>
              <td>1 GHz</td>
            </tr>
            <tr>
              <td>Loading Energy</td>
              <td>3.212 √ó 10<sup>‚àí3</sup> nJ</td>
            </tr>
            <tr>
              <td>Active Energy</td>
              <td>1.895 √ó 10<sup>‚àí3</sup> nJ</td>
            </tr>
          </tbody>
        </table>

        <p class="mt-2">
          <strong>*</strong> <em>Loading Energy</em>: energy consumed by the entire circuit to load all the data into the SRAM  
          <br>
          <strong>*</strong> <em>Active Energy</em>: energy consumed to cycle through all possible input combinations from 0 to 15 at the maximum operating frequency
        </p>

        <p class="mt-4">
          Here is the overall design procedure from our team for designing a 16-bit CLB. Additionally, the methods for sizing, designing/testing schematics, resolving timing hazards, and circuit-level optimization are presented in detail in our report, which is available upon request. Feel free to <a href="../index.html#contact">reach out</a> if you need any further information or have any questions about the project üòÄ
        </p>
      </section>
    </main>
  </div>


  <!-- ======== SCROLL PROGRESS SCRIPT ======== -->
  <script>
    window.addEventListener('scroll', () => {
      const scrollTop = window.scrollY;
      const docHeight = document.documentElement.scrollHeight - window.innerHeight;
      const scrollPercent = (scrollTop / docHeight) * 100;
      document.getElementById('scroll-progress').style.width = scrollPercent + '%';
    });
  </script>
</body>
</html>
