

================================================================
== Vitis HLS Report for 'top_Pipeline_2'
================================================================
* Date:           Sat Apr 12 12:19:01 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.724 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       5|     49|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln740_fu_54_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln741_fu_48_p2  |      icmp|   0|  0|  12|           3|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  22|           6|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx1492_load  |   9|          2|    3|          6|
    |idx1492_fu_36                  |   9|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  27|          6|    7|         14|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  1|   0|    1|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |idx1492_fu_36  |  3|   0|    3|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  5|   0|    5|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|    top_Pipeline_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|    top_Pipeline_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|    top_Pipeline_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|    top_Pipeline_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|    top_Pipeline_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|    top_Pipeline_2|  return value|
|biases_l2_10_out         |  out|   25|      ap_vld|  biases_l2_10_out|       pointer|
|biases_l2_10_out_ap_vld  |  out|    1|      ap_vld|  biases_l2_10_out|       pointer|
|biases_l2_9_out          |  out|   25|      ap_vld|   biases_l2_9_out|       pointer|
|biases_l2_9_out_ap_vld   |  out|    1|      ap_vld|   biases_l2_9_out|       pointer|
|biases_l2_8_out          |  out|   25|      ap_vld|   biases_l2_8_out|       pointer|
|biases_l2_8_out_ap_vld   |  out|    1|      ap_vld|   biases_l2_8_out|       pointer|
|biases_l2_7_out          |  out|   25|      ap_vld|   biases_l2_7_out|       pointer|
|biases_l2_7_out_ap_vld   |  out|    1|      ap_vld|   biases_l2_7_out|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

