
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.026624                       # Number of seconds simulated
sim_ticks                                 26624318000                       # Number of ticks simulated
final_tick                                26624318000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 242287                       # Simulator instruction rate (inst/s)
host_op_rate                                   268241                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              102500218                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                   259.75                       # Real time elapsed on the host
sim_insts                                    62933774                       # Number of instructions simulated
sim_ops                                      69675317                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst            48000                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            28416                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             4992                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data             7296                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             3584                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data             7040                       # Number of bytes read from this memory
system.physmem.bytes_read::total                99328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        48000                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           56576                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               750                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               444                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                78                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               114                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                56                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data               110                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1552                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1802863                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1067295                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              187498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              274035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              134614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data              264420                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3730725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1802863                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         187498                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         134614                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2124975                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1802863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1067295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             187498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             274035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             134614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data             264420                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                3730725                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                7161707                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          6233798                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           129132                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             5555352                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                5413796                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.451899                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 381761                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             17465                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups          68904                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits             64070                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            4834                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         3796                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  74                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    26624318000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        26624319                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           2951943                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      37815883                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    7161707                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           5859627                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     23518517                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 260913                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          152                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  2367404                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                25067                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          26601080                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.525269                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.717865                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 3537530     13.30%     13.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 5553297     20.88%     34.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17510253     65.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            26601080                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.268991                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.420351                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 2881232                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               981097                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 21747282                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               873359                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                118110                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              529809                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                12587                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              39952175                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                16329                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                118110                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 3039608                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 339256                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        142027                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 22454153                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               507926                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              39780119                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                439096                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                   260                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           45705161                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            184164280                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        46040875                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             40665466                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 5039695                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             10594                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          3161                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   541533                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            10408156                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5954504                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4286430                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4447013                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  39435674                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               5114                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 36851013                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           422376                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        3146412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     12609387                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            35                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     26601080                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.385320                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.591102                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1497021      5.63%      5.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13357105     50.21%     55.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11746954     44.16%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       26601080                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                8756481     71.04%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1814956     14.72%     85.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1755169     14.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             20450330     55.49%     55.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              219303      0.60%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc          8131      0.02%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10350241     28.09%     84.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5822992     15.80%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              36851013                       # Type of FU issued
system.cpu0.iq.rate                          1.384111                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   12326606                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.334498                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         113052056                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         42587422                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     36710193                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              49177603                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         4270825                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       249232                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       189754                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        74562                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                118110                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 332754                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 9067                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           39440811                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            25755                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             10408156                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             5954504                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              3134                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     5                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           240                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         67573                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        53277                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              120850                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             36807179                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             10335943                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            43834                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           23                       # number of nop insts executed
system.cpu0.iew.exec_refs                    16151741                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 6571318                       # Number of branches executed
system.cpu0.iew.exec_stores                   5815798                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.382465                       # Inst execution rate
system.cpu0.iew.wb_sent                      36713937                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     36710209                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 22985690                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 37528119                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.378822                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.612492                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        3146398                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           5079                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           116786                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     26150265                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.387916                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.189497                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      3555075     13.59%     13.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16238128     62.10%     75.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2689802     10.29%     85.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       428362      1.64%     87.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3035903     11.61%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        82322      0.31%     99.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        50591      0.19%     99.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        27866      0.11%     99.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        42216      0.16%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     26150265                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            34131649                       # Number of instructions committed
system.cpu0.commit.committedOps              36294376                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      15923674                       # Number of memory references committed
system.cpu0.commit.loads                     10158924                       # Number of loads committed
system.cpu0.commit.membars                       1980                       # Number of memory barriers committed
system.cpu0.commit.branches                   6524710                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 30570903                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              368161                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        20152898     55.53%     55.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         209673      0.58%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc         8131      0.02%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10158924     27.99%     84.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5764734     15.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         36294376                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                42216                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    65547269                       # The number of ROB reads
system.cpu0.rob.rob_writes                   79333447                       # The number of ROB writes
system.cpu0.timesIdled                           1267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          23239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   34131649                       # Number of Instructions Simulated
system.cpu0.committedOps                     36294376                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.780048                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.780048                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.281973                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.281973                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                40715083                       # number of integer regfile reads
system.cpu0.int_regfile_writes               19672356                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                141344486                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                21320481                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               16081860                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  5059                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements              298                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          312.537861                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           11623575                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              742                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         15665.195418                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   312.537861                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.610426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.610426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         23251031                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        23251031                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      5892114                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5892114                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      5727446                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5727446                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1969                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1969                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1971                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1971                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     11619560                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        11619560                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     11619560                       # number of overall hits
system.cpu0.dcache.overall_hits::total       11619560                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          633                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          633                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          976                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          976                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data           10                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            8                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1609                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1609                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1609                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1609                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     20662000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     20662000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     52099998                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     52099998                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       166000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       166000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        56000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        56000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     72761998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     72761998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     72761998                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     72761998                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      5892747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5892747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      5728422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5728422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1979                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1979                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     11621169                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11621169                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     11621169                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11621169                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000107                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000107                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.005053                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005053                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.004042                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004042                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000138                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000138                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000138                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000138                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 32641.390205                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32641.390205                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 53381.145492                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53381.145492                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        16600                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        16600                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 45221.875699                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45221.875699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 45221.875699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45221.875699                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          155                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    25.833333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks          114                       # number of writebacks
system.cpu0.dcache.writebacks::total              114                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          174                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          174                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          618                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          618                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data           10                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          792                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          792                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          792                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          792                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          459                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          459                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          358                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          358                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            8                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          817                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          817                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          817                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          817                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     13247500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     13247500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     19304499                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     19304499                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        40000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        40000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     32551999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     32551999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     32551999                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     32551999                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.004042                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004042                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000070                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000070                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 28861.655773                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28861.655773                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 53923.181564                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53923.181564                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         5000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         5000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 39843.328029                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39843.328029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 39843.328029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39843.328029                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            36643                       # number of replacements
system.cpu0.icache.tags.tagsinuse          450.912074                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2330032                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            37129                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            62.755043                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   450.912074                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.880688                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.880688                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4771937                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4771937                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      2330032                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2330032                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2330032                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2330032                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2330032                       # number of overall hits
system.cpu0.icache.overall_hits::total        2330032                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        37372                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        37372                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        37372                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         37372                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        37372                       # number of overall misses
system.cpu0.icache.overall_misses::total        37372                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    635669000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    635669000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    635669000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    635669000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    635669000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    635669000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2367404                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2367404                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2367404                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2367404                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2367404                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2367404                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.015786                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015786                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.015786                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015786                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.015786                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015786                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 17009.231510                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17009.231510                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 17009.231510                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17009.231510                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 17009.231510                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17009.231510                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    23.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        36643                       # number of writebacks
system.cpu0.icache.writebacks::total            36643                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          242                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          242                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          242                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          242                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          242                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          242                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        37130                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        37130                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        37130                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        37130                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        37130                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        37130                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    555226000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    555226000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    555226000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    555226000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    555226000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    555226000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.015684                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015684                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.015684                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015684                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.015684                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015684                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 14953.568543                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14953.568543                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 14953.568543                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14953.568543                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 14953.568543                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14953.568543                       # average overall mshr miss latency
system.cpu1.branchPred.lookups                4755579                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          3345607                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           297118                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1971015                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                1828492                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.769056                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 609390                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             24344                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups          39192                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits             37172                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            2020                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         2568                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON    26624318000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        23346390                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           4308314                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      28706727                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    4755579                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2475054                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     18732670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 601333                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.CacheLines                  3674912                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                52147                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          23341661                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.425441                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.857983                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 5738480     24.58%     24.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1934192      8.29%     32.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15668989     67.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            23341661                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.203697                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.229600                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 4225375                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2198978                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 14601134                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              2048479                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                267685                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              831386                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                33638                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              31906148                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                40126                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                267685                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 4573005                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 831120                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        229432                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 16289657                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1150752                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              31504192                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               1021363                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                    41                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           46479347                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            148191206                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        44280595                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             33925644                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                12553703                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             17368                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          3534                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1204448                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1979425                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1992345                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            63462                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          548598                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  30707919                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               3578                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 24178402                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1039875                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        7679190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     31000757                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            21                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     23341661                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.035848                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.529209                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            2865183     12.27%     12.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16774554     71.87%     84.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3701924     15.86%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       23341661                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               15330821     97.14%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     97.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                248481      1.57%     98.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               202100      1.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             20276818     83.86%     83.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              467856      1.94%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc         17096      0.07%     85.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     85.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1734248      7.17%     93.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1682384      6.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              24178402                       # Type of FU issued
system.cpu1.iq.rate                          1.035638                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   15781402                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.652707                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          88519742                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         38390829                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     23988435                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              39959804                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            8642                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       587220                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          142                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       422019                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        74174                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                267685                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 821268                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                13743                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           30711499                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            48627                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1979425                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1992345                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              3522                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           142                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        148717                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       126770                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              275487                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             24103156                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1705031                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            75246                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                     3378085                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3305437                       # Number of branches executed
system.cpu1.iew.exec_stores                   1673054                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.032415                       # Inst execution rate
system.cpu1.iew.wb_sent                      23994713                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     23988435                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 17117385                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 45829579                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.027501                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.373501                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        7679191                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           3557                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           264137                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     22252731                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.035033                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.831959                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      3474491     15.61%     15.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16459135     73.96%     89.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1394898      6.27%     95.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       396726      1.78%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       300311      1.35%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        91330      0.41%     99.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        60770      0.27%     99.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        29876      0.13%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        45194      0.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     22252731                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            19918518                       # Number of instructions committed
system.cpu1.commit.committedOps              23032307                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2962531                       # Number of memory references committed
system.cpu1.commit.loads                      1392205                       # Number of loads committed
system.cpu1.commit.membars                         55                       # Number of memory barriers committed
system.cpu1.commit.branches                   3204289                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 20955639                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              566401                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19605023     85.12%     85.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         447657      1.94%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     87.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc        17096      0.07%     87.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     87.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1392205      6.04%     93.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1570326      6.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         23032307                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                45194                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    52915278                       # The number of ROB reads
system.cpu1.rob.rob_writes                   62511248                       # The number of ROB writes
system.cpu1.timesIdled                           1297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4729                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       32845                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   19918518                       # Number of Instructions Simulated
system.cpu1.committedOps                     23032307                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.172095                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.172095                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.853173                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.853173                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                31889185                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18879555                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 77614104                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                16138303                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                3173548                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  3546                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements              121                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          154.187113                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2977178                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              298                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          9990.530201                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   154.187113                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.301147                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.301147                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          177                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.345703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          6002124                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         6002124                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      1434384                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1434384                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1565842                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1565842                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data           54                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           54                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data           48                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3000226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3000226                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3000226                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3000226                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          258                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          258                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          298                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          298                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            6                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          556                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           556                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          556                       # number of overall misses
system.cpu1.dcache.overall_misses::total          556                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      5503000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      5503000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     13314496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     13314496                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        13000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        42000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        42000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     18817496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     18817496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     18817496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     18817496                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1434642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1434642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1566140                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1566140                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3000782                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3000782                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3000782                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3000782                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000180                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000180                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000190                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000190                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.111111                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.111111                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000185                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000185                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000185                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000185                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 21329.457364                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21329.457364                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 44679.516779                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44679.516779                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         6500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         6500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         7000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 33844.417266                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33844.417266                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 33844.417266                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33844.417266                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks           28                       # number of writebacks
system.cpu1.dcache.writebacks::total               28                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           41                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          160                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          160                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data            1                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          201                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          201                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          217                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          217                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          138                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            6                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          355                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          355                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      4119000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      4119000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      6404999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      6404999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     10523999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     10523999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     10523999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     10523999                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.017857                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.017857                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.111111                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000118                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000118                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000118                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000118                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 18981.566820                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18981.566820                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 46413.036232                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46413.036232                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         5000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         5000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         5000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 29645.067606                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29645.067606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 29645.067606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29645.067606                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            32205                       # number of replacements
system.cpu1.icache.tags.tagsinuse          245.590437                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3642017                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            32458                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           112.207068                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   245.590437                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.479669                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.479669                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7382282                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7382282                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      3642017                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3642017                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      3642017                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3642017                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      3642017                       # number of overall hits
system.cpu1.icache.overall_hits::total        3642017                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        32895                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32895                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        32895                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32895                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        32895                       # number of overall misses
system.cpu1.icache.overall_misses::total        32895                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    539381000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    539381000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    539381000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    539381000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    539381000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    539381000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      3674912                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3674912                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      3674912                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3674912                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      3674912                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3674912                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.008951                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008951                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.008951                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008951                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.008951                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008951                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16397.051224                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16397.051224                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16397.051224                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16397.051224                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16397.051224                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16397.051224                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        32205                       # number of writebacks
system.cpu1.icache.writebacks::total            32205                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          437                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          437                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          437                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          437                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          437                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          437                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        32458                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        32458                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        32458                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        32458                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        32458                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        32458                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    471326000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    471326000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    471326000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    471326000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    471326000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    471326000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.008832                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008832                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.008832                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008832                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.008832                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008832                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14521.104196                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14521.104196                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14521.104196                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14521.104196                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14521.104196                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14521.104196                       # average overall mshr miss latency
system.cpu2.branchPred.lookups                2087171                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          1453802                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           122379                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              872869                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 809776                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.771768                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 276283                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             11878                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups          19718                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits             18837                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses             881                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted          962                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON    26624318000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        10304576                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1922472                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      12561204                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    2087171                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           1104896                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      8254761                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 247429                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.CacheLines                  1631569                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                21681                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          10300958                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.421606                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.859354                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 2547604     24.73%     24.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  862801      8.38%     33.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 6890553     66.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            10300958                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.202548                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.218993                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 1881654                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               979624                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  6387652                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               942052                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                109966                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              371135                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                13990                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              14045580                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                17734                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                109966                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 2037157                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 349795                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles         85791                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  7168262                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               549977                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              13882557                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                482833                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                     4                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           20309679                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             65443268                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        19490964                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             15096347                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 5213332                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts              6606                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          1351                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   575842                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              902049                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             928291                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            33049                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          257723                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  13560640                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               1380                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 10831108                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           431361                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        3213386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     13033537                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            17                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     10300958                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.051466                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.529451                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            1192343     11.58%     11.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7386122     71.70%     83.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            1722493     16.72%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       10300958                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                6862243     97.09%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     97.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                110948      1.57%     98.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                94894      1.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              9023162     83.31%     83.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              207582      1.92%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          6351      0.06%     85.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     85.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.28% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              803080      7.41%     92.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             790933      7.30%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              10831108                       # Type of FU issued
system.cpu2.iq.rate                          1.051097                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    7068085                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.652573                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          39462620                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         16775479                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     10743490                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              17899193                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads            4843                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       250567                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       182435                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        39147                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                109966                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 347429                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                 5132                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           13562022                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            18775                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               902049                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              928291                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              1340                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            73                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         62352                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        50731                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              113083                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             10801447                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               791927                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            29661                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            2                       # number of nop insts executed
system.cpu2.iew.exec_refs                     1578992                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 1492281                       # Number of branches executed
system.cpu2.iew.exec_stores                    787065                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.048218                       # Inst execution rate
system.cpu2.iew.wb_sent                      10746618                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     10743490                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  7663030                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 20642142                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.042594                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.371232                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        3213387                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls           1363                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           108631                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      9843571                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.051309                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.847835                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      1475136     14.99%     14.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7303054     74.19%     89.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       625267      6.35%     95.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       195961      1.99%     97.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       136508      1.39%     98.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        42895      0.44%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        28643      0.29%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        14058      0.14%     99.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        22049      0.22%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      9843571                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             8883607                       # Number of instructions committed
system.cpu2.commit.committedOps              10348634                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       1397338                       # Number of memory references committed
system.cpu2.commit.loads                       651482                       # Number of loads committed
system.cpu2.commit.membars                         40                       # Number of memory barriers committed
system.cpu2.commit.branches                   1448696                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  9423792                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              264875                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8747436     84.53%     84.53% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         197509      1.91%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     86.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         6351      0.06%     86.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     86.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.50% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         651482      6.30%     92.79% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        745856      7.21%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         10348634                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                22049                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    23382117                       # The number of ROB reads
system.cpu2.rob.rob_writes                   27582413                       # The number of ROB writes
system.cpu2.timesIdled                            804                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       34719                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    8883607                       # Number of Instructions Simulated
system.cpu2.committedOps                     10348634                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.159954                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.159954                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.862103                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.862103                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                14255319                       # number of integer regfile reads
system.cpu2.int_regfile_writes                8420854                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 34907209                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 7099808                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                1474278                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  1370                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements               64                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          164.107745                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1409418                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              239                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          5897.146444                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   164.107745                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.320523                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.320523                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          175                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.341797                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2844170                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2844170                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data       678426                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         678426                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       742934                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        742934                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data           33                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data           31                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           31                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1421360                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1421360                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1421360                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1421360                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          237                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          237                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          264                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          264                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            7                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            9                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          501                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           501                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          501                       # number of overall misses
system.cpu2.dcache.overall_misses::total          501                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      4700000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      4700000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     13340496                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     13340496                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        42000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        42000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        63000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        63000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     18040496                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     18040496                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     18040496                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     18040496                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       678663                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       678663                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       743198                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       743198                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1421861                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1421861                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1421861                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1421861                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000349                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000349                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000355                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000355                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.175000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.175000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.225000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.225000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000352                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000352                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000352                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000352                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 19831.223629                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 19831.223629                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 50532.181818                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 50532.181818                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         6000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         6000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         7000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 36008.974052                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 36008.974052                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 36008.974052                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 36008.974052                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu2.dcache.writebacks::total                5                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           45                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          140                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data            7                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          185                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          185                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          185                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          185                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          192                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          192                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          124                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            9                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          316                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          316                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          316                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          316                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      3408000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3408000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      6287499                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6287499                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        45000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        45000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      9695499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      9695499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      9695499                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      9695499                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.225000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.225000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000222                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000222                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000222                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000222                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data        17750                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        17750                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 50705.637097                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 50705.637097                       # average WriteReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         5000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         5000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 30681.958861                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 30681.958861                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 30681.958861                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 30681.958861                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            15087                       # number of replacements
system.cpu2.icache.tags.tagsinuse          241.268592                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1616040                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15335                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           105.382458                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   241.268592                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.471228                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.471228                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          3278473                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         3278473                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      1616040                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1616040                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1616040                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1616040                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1616040                       # number of overall hits
system.cpu2.icache.overall_hits::total        1616040                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        15529                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        15529                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        15529                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         15529                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        15529                       # number of overall misses
system.cpu2.icache.overall_misses::total        15529                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    259379000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    259379000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    259379000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    259379000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    259379000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    259379000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1631569                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1631569                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1631569                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1631569                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1631569                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1631569                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.009518                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009518                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.009518                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009518                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.009518                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009518                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16702.878485                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16702.878485                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16702.878485                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16702.878485                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16702.878485                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16702.878485                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        15087                       # number of writebacks
system.cpu2.icache.writebacks::total            15087                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          194                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          194                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          194                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          194                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        15335                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15335                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        15335                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15335                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        15335                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15335                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    226977000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    226977000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    226977000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    226977000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    226977000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    226977000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.009399                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009399                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.009399                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009399                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.009399                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009399                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14801.238996                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14801.238996                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14801.238996                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14801.238996                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14801.238996                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14801.238996                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1211.015712                       # Cycle average of tags in use
system.l2.tags.total_refs                      118619                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1552                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     76.429768                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu0.inst       570.103348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       323.240925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        77.295926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        90.164453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        55.014626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        95.196434                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu0.inst        0.017398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.036957                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1552                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1340                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.047363                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    121829                       # Number of tag accesses
system.l2.tags.data_accesses                   121829                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          147                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              147                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        33940                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            33940                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data               16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                26                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    50                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst          36374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst          32333                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst          15251                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              83958                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data           155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data           134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data           106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               395                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst                36374                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                  178                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                32333                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  160                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                15251                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                  107                       # number of demand (read+write) hits
system.l2.demand_hits::total                    84403                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst               36374                       # number of overall hits
system.l2.overall_hits::cpu0.data                 178                       # number of overall hits
system.l2.overall_hits::cpu1.inst               32333                       # number of overall hits
system.l2.overall_hits::cpu1.data                 160                       # number of overall hits
system.l2.overall_hits::cpu2.inst               15251                       # number of overall hits
system.l2.overall_hits::cpu2.data                 107                       # number of overall hits
system.l2.overall_hits::total                   84403                       # number of overall hits
system.l2.ReadExReq_misses::cpu0.data             293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              93                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data              95                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 481                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst          756                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst          125                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst           84                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              965                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data          159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data           29                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data           24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             212                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                756                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                452                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                125                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                122                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 84                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                119                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1658                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               756                       # number of overall misses
system.l2.overall_misses::cpu0.data               452                       # number of overall misses
system.l2.overall_misses::cpu1.inst               125                       # number of overall misses
system.l2.overall_misses::cpu1.data               122                       # number of overall misses
system.l2.overall_misses::cpu2.inst                84                       # number of overall misses
system.l2.overall_misses::cpu2.data               119                       # number of overall misses
system.l2.overall_misses::total                  1658                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu0.data     17952000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      5716000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data      5863500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      29531500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst     46303000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst      7377000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst      5006500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58686500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data      9819500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data      1758500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data      1459000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13037000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     46303000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     27771500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      7377000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      7474500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      5006500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data      7322500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        101255000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     46303000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     27771500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      7377000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      7474500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      5006500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data      7322500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       101255000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        33940                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        33940                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               20                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data            96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst        37130                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst        32458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst        15335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          84923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data          314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data          163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data          130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst            37130                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              630                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            32458                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data              282                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            15335                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data              226                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                86061                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst           37130                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             630                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           32458                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data             282                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           15335                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data             226                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               86061                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.927215                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.781513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.989583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.905838                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.020361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.003851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.005478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011363                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.506369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.177914                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.184615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.349259                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.020361                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.717460                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.003851                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.432624                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.005478                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.526549                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.019265                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.020361                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.717460                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.003851                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.432624                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.005478                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.526549                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.019265                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61269.624573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61462.365591                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61721.052632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61396.049896                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61247.354497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst        59016                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 59601.190476                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 60815.025907                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61757.861635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 60637.931034                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 60791.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61495.283019                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61247.354497                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61441.371681                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst        59016                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61266.393443                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 59601.190476                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 61533.613445                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61070.566948                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61247.354497                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61441.371681                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst        59016                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61266.393443                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 59601.190476                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 61533.613445                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61070.566948                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu0.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            80                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 105                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                105                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu0.data          293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data           93                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data           95                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            481                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst          751                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst           78                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          885                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data          151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data           21                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data           15                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          187                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1553                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1553                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     15022000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      4786000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      4913500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     24721500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst     38520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst      3989000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst      2873000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45382500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data      7853500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data      1081000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data       770000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9704500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     38520500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     22875500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      3989000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data      5867000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      2873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data      5683500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     79808500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     38520500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     22875500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      3989000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data      5867000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      2873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data      5683500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     79808500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.927215                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.781513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.989583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.905838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.020226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.002403                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.003652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010421                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.480892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.128834                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.115385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.308072                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.020226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.704762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.002403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.404255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.003652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.486726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.018045                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.020226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.704762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.002403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.404255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.003652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.486726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.018045                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51269.624573                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51462.365591                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51721.052632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51396.049896                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51292.276964                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 51141.025641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 51303.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51279.661017                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 52009.933775                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51476.190476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 51333.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51895.721925                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51292.276964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51521.396396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 51141.025641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51464.912281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 51303.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51668.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51389.890534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51292.276964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51521.396396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 51141.025641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51464.912281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 51303.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51668.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51389.890534                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1831                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           88                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1071                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               65                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             23                       # Transaction distribution
system.membus.trans_dist::ReadExReq               481                       # Transaction distribution
system.membus.trans_dist::ReadExResp              481                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1071                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port         3192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port        99328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   99328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               88                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1831                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1831    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1831                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2591396                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7760000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       170854                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        48945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        86572                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  26624318000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85790                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        83935                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             336                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              85                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              537                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             537                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         84923                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          868                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       110902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        97121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        45757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                256934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      4721408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        47616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4138432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        19840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1947008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        14784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10889088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             355                       # Total snoops (count)
system.tol2bus.snoopTraffic                     17088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            86436                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.136135                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.170140                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  35338     40.88%     40.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14847     17.18%     58.06% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31563     36.52%     94.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    256      0.30%     94.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2698      3.12%     97.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1734      2.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              86436                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          169509000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          55714456                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1195987                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          48723427                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            528484                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          23023955                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            455486                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
