INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Verilog/Basics/VerilogBasics/VerilogBasics.sim/sim_1/synth/func/xsim/HalfAdderTB_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdderTB
INFO: [VRFC 10-311] analyzing module glbl
