digraph "CFG for '_Z17cutoff_log_kernelPdd' function" {
	label="CFG for '_Z17cutoff_log_kernelPdd' function";

	Node0x49cb3b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = mul i32 %3, %8\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %11 = add i32 %9, %10\l  %12 = sext i32 %11 to i64\l  %13 = getelementptr inbounds double, double addrspace(1)* %0, i64 %12\l  %14 = load double, double addrspace(1)* %13, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %15 = fcmp contract olt double %14, %1\l  %16 = select i1 %15, double %1, double %14\l  %17 = fptrunc double %16 to float\l  %18 = tail call i1 @llvm.amdgcn.class.f32(float %17, i32 144)\l  %19 = select i1 %18, float 0x41F0000000000000, float 1.000000e+00\l  %20 = fmul float %19, %17\l  %21 = tail call float @llvm.log2.f32(float %20)\l  %22 = fmul float %21, 0x3FE62E42E0000000\l  %23 = tail call i1 @llvm.amdgcn.class.f32(float %21, i32 519)\l  %24 = fneg float %22\l  %25 = tail call float @llvm.fma.f32(float %21, float 0x3FE62E42E0000000,\l... float %24)\l  %26 = tail call float @llvm.fma.f32(float %21, float 0x3E6EFA39E0000000,\l... float %25)\l  %27 = fadd float %22, %26\l  %28 = select i1 %23, float %21, float %27\l  %29 = select i1 %18, float 0x40362E4300000000, float 0.000000e+00\l  %30 = fsub float %28, %29\l  %31 = fpext float %30 to double\l  store double %31, double addrspace(1)* %13, align 8, !tbaa !7\l  ret void\l}"];
}
