
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 121



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
lBoundEstimator: PAPER, ALAPBound: lazyALAP took the same time as lBoundEstimator: OWN, ALAPBound: lazyALAP



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 42



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 28



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 9



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 121



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: listSchedule -> 42, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 121



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 28, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 121



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 9, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 121



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 42



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 28



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 9



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 28, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 42



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 9, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 42



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 9, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 28



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedule

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 16 with 19 nodes

n18--1571:IFGE : [0:0]
n17--1658:IADD : [0:0]
n7--1575:DMA_LOAD(ref) : [0:1]
n16--1582:DMA_LOAD(ref) : [2:3]
n8--1580:DMA_LOAD : [4:5]
n9--1587:DMA_LOAD : [6:7]
n1--1588:IADD : [8:8]
n6--1657:DMA_STORE : [8:9]
n14--1600:ISHR : [9:9]
n0--1595:IAND : [9:9]
n5--1601:IADD : [10:10]
n3--1609:IAND : [11:11]
n4--1614:ISHR : [11:11]
n2--1615:ISUB : [12:12]
n13--1628:ISHR : [13:13]
n12--1623:IAND : [13:13]
n11--1629:ISUB : [14:14]
n15--1643:IFGT : [15:15]
n10--1656:ISUB : [15:15]


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 16
Initial best latency: 16
18 out of 19 DFG nodes could be skipped to find best schedule
It took 4 milliseconds to converge
Scheduling took 4 milliseconds

Print BULB tree: 
l_bound: 16, u_bound: 16; investigated partial schedule: {}; 
└── l_bound: 16, u_bound: 16; investigated n16--1582:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: listSchedule
BULB tree contains 134 inspected nodes
24 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 6 times
Best latency found: 16
Initial best latency: 16
17 out of 19 DFG nodes could be skipped to find best schedule
It took 14 milliseconds to converge
Scheduling took 121 milliseconds

Print BULB tree: 
l_bound: 12, u_bound: 16; investigated partial schedule: {}; 
├── l_bound: 13, u_bound: 23; investigated n16--1582:DMA_LOAD(ref) in [11:12]; investigated partial schedule: {11=[n16--1582:DMA_LOAD(ref)], 12=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 12, u_bound: 20; investigated n16--1582:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {8=[n16--1582:DMA_LOAD(ref)], 9=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 15, u_bound: 25; investigated n16--1582:DMA_LOAD(ref) in [13:14]; investigated partial schedule: {13=[n16--1582:DMA_LOAD(ref)], 14=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 16, u_bound: 26; investigated n16--1582:DMA_LOAD(ref) in [14:15]; investigated partial schedule: {14=[n16--1582:DMA_LOAD(ref)], 15=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 12, u_bound: 17; investigated n16--1582:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {1=[n16--1582:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 12, u_bound: 19; investigated n16--1582:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {7=[n16--1582:DMA_LOAD(ref)], 8=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 12, u_bound: 22; investigated n16--1582:DMA_LOAD(ref) in [10:11]; investigated partial schedule: {10=[n16--1582:DMA_LOAD(ref)], 11=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 14, u_bound: 24; investigated n16--1582:DMA_LOAD(ref) in [12:13]; investigated partial schedule: {12=[n16--1582:DMA_LOAD(ref)], 13=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 12, u_bound: 16; investigated n16--1582:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)]}; 
│   ├── l_bound: 16, u_bound: 16; investigated n7--1575:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)]}; 
│   ├── l_bound: 16, u_bound: 20; investigated n7--1575:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)], 6=[n7--1575:DMA_LOAD(ref)], 7=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 16, u_bound: 26; investigated n7--1575:DMA_LOAD(ref) in [14:15]; investigated partial schedule: {4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)], 14=[n7--1575:DMA_LOAD(ref)], 15=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 16, u_bound: 21; investigated n7--1575:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)], 7=[n7--1575:DMA_LOAD(ref)], 8=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 16, u_bound: 25; investigated n7--1575:DMA_LOAD(ref) in [13:14]; investigated partial schedule: {4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)], 13=[n7--1575:DMA_LOAD(ref)], 14=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 16, u_bound: 23; investigated n7--1575:DMA_LOAD(ref) in [11:12]; investigated partial schedule: {4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)], 11=[n7--1575:DMA_LOAD(ref)], 12=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 16, u_bound: 18; investigated n7--1575:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)]}; 
│   ├── l_bound: 16, u_bound: 21; investigated n7--1575:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)], 9=[n7--1575:DMA_LOAD(ref)], 10=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 16, u_bound: 22; investigated n7--1575:DMA_LOAD(ref) in [10:11]; investigated partial schedule: {4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)], 10=[n7--1575:DMA_LOAD(ref)], 11=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 16, u_bound: 18; investigated n7--1575:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {1=[n7--1575:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)]}; 
│   ├── l_bound: 16, u_bound: 24; investigated n7--1575:DMA_LOAD(ref) in [12:13]; investigated partial schedule: {4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)], 12=[n7--1575:DMA_LOAD(ref)], 13=[n7--1575:DMA_LOAD(ref)]}; 
│   └── l_bound: 16, u_bound: 20; investigated n7--1575:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)], 8=[n7--1575:DMA_LOAD(ref)], 9=[n7--1575:DMA_LOAD(ref)]}; 
├── l_bound: 12, u_bound: 21; investigated n16--1582:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {9=[n16--1582:DMA_LOAD(ref)], 10=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 12, u_bound: 17; investigated n16--1582:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {3=[n16--1582:DMA_LOAD(ref)], 4=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 12, u_bound: 16; investigated n16--1582:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)]}; 
│   ├── l_bound: 12, u_bound: 17; investigated n7--1575:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 12, u_bound: 19; investigated n7--1575:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 7=[n7--1575:DMA_LOAD(ref)], 8=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 12, u_bound: 22; investigated n7--1575:DMA_LOAD(ref) in [10:11]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 10=[n7--1575:DMA_LOAD(ref)], 11=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 12, u_bound: 16; investigated n7--1575:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)]}; 
│   │   ├── l_bound: 14, u_bound: 16; investigated n8--1580:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD]}; 
│   │   │   ├── l_bound: 14, u_bound: 17; investigated n9--1587:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 8=[n9--1587:DMA_LOAD]}; 
│   │   │   ├── l_bound: 15, u_bound: 23; investigated n9--1587:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 13=[n9--1587:DMA_LOAD], 14=[n9--1587:DMA_LOAD]}; 
│   │   │   ├── l_bound: 14, u_bound: 19; investigated n9--1587:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 9=[n9--1587:DMA_LOAD], 10=[n9--1587:DMA_LOAD]}; 
│   │   │   ├── l_bound: 14, u_bound: 18; investigated n9--1587:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 8=[n9--1587:DMA_LOAD], 9=[n9--1587:DMA_LOAD]}; 
│   │   │   ├── l_bound: 14, u_bound: 22; investigated n9--1587:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 12=[n9--1587:DMA_LOAD], 13=[n9--1587:DMA_LOAD]}; 
│   │   │   ├── l_bound: 14, u_bound: 20; investigated n9--1587:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 10=[n9--1587:DMA_LOAD], 11=[n9--1587:DMA_LOAD]}; 
│   │   │   ├── l_bound: 16, u_bound: 24; investigated n9--1587:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 14=[n9--1587:DMA_LOAD], 15=[n9--1587:DMA_LOAD]}; 
│   │   │   ├── l_bound: 14, u_bound: 21; investigated n9--1587:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 11=[n9--1587:DMA_LOAD], 12=[n9--1587:DMA_LOAD]}; 
│   │   │   └── l_bound: 14, u_bound: 16; investigated n9--1587:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD]}; 
│   │   │       ├── l_bound: 16, u_bound: 21; investigated n1--1588:IADD in [13:13]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 13=[n1--1588:IADD]}; 
│   │   │       ├── l_bound: 16, u_bound: 22; investigated n1--1588:IADD in [14:14]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 14=[n1--1588:IADD]}; 
│   │   │       ├── l_bound: 16, u_bound: 20; investigated n1--1588:IADD in [12:12]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 12=[n1--1588:IADD]}; 
│   │   │       ├── l_bound: 16, u_bound: 18; investigated n1--1588:IADD in [10:10]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 10=[n1--1588:IADD]}; 
│   │   │       ├── l_bound: 16, u_bound: 17; investigated n1--1588:IADD in [9:9]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 9=[n1--1588:IADD]}; 
│   │   │       ├── l_bound: 16, u_bound: 19; investigated n1--1588:IADD in [11:11]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 11=[n1--1588:IADD]}; 
│   │   │       ├── l_bound: 16, u_bound: 23; investigated n1--1588:IADD in [15:15]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 15=[n1--1588:IADD]}; 
│   │   │       └── l_bound: 16, u_bound: 16; investigated n1--1588:IADD in [8:8]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 8=[n1--1588:IADD]}; 
│   │   ├── l_bound: 14, u_bound: 19; investigated n8--1580:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 9=[n8--1580:DMA_LOAD], 10=[n8--1580:DMA_LOAD]}; 
│   │   ├── l_bound: 14, u_bound: 17; investigated n8--1580:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 5=[n8--1580:DMA_LOAD], 6=[n8--1580:DMA_LOAD]}; 
│   │   ├── l_bound: 14, u_bound: 20; investigated n8--1580:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 10=[n8--1580:DMA_LOAD], 11=[n8--1580:DMA_LOAD]}; 
│   │   ├── l_bound: 16, u_bound: 24; investigated n8--1580:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 14=[n8--1580:DMA_LOAD], 15=[n8--1580:DMA_LOAD]}; 
│   │   ├── l_bound: 14, u_bound: 18; investigated n8--1580:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 8=[n8--1580:DMA_LOAD], 9=[n8--1580:DMA_LOAD]}; 
│   │   ├── l_bound: 14, u_bound: 21; investigated n8--1580:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 11=[n8--1580:DMA_LOAD], 12=[n8--1580:DMA_LOAD]}; 
│   │   ├── l_bound: 14, u_bound: 17; investigated n8--1580:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 7=[n8--1580:DMA_LOAD], 8=[n8--1580:DMA_LOAD]}; 
│   │   ├── l_bound: 14, u_bound: 16; investigated n8--1580:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD]}; 
│   │   │   ├── l_bound: 16, u_bound: 24; investigated n9--1587:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD], 14=[n9--1587:DMA_LOAD], 15=[n9--1587:DMA_LOAD]}; 
│   │   │   ├── l_bound: 16, u_bound: 16; investigated n9--1587:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n9--1587:DMA_LOAD], 5=[n9--1587:DMA_LOAD], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD]}; 
│   │   │   ├── l_bound: 16, u_bound: 22; investigated n9--1587:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD], 12=[n9--1587:DMA_LOAD], 13=[n9--1587:DMA_LOAD]}; 
│   │   │   ├── l_bound: 16, u_bound: 20; investigated n9--1587:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD], 10=[n9--1587:DMA_LOAD], 11=[n9--1587:DMA_LOAD]}; 
│   │   │   ├── l_bound: 16, u_bound: 23; investigated n9--1587:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD], 13=[n9--1587:DMA_LOAD], 14=[n9--1587:DMA_LOAD]}; 
│   │   │   ├── l_bound: 16, u_bound: 19; investigated n9--1587:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD], 9=[n9--1587:DMA_LOAD], 10=[n9--1587:DMA_LOAD]}; 
│   │   │   ├── l_bound: 16, u_bound: 18; investigated n9--1587:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD], 8=[n9--1587:DMA_LOAD], 9=[n9--1587:DMA_LOAD]}; 
│   │   │   └── l_bound: 16, u_bound: 21; investigated n9--1587:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD], 11=[n9--1587:DMA_LOAD], 12=[n9--1587:DMA_LOAD]}; 
│   │   ├── l_bound: 15, u_bound: 23; investigated n8--1580:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 13=[n8--1580:DMA_LOAD], 14=[n8--1580:DMA_LOAD]}; 
│   │   └── l_bound: 14, u_bound: 22; investigated n8--1580:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 12=[n8--1580:DMA_LOAD], 13=[n8--1580:DMA_LOAD]}; 
│   ├── l_bound: 14, u_bound: 24; investigated n7--1575:DMA_LOAD(ref) in [12:13]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 12=[n7--1575:DMA_LOAD(ref)], 13=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 12, u_bound: 17; investigated n7--1575:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 5=[n7--1575:DMA_LOAD(ref)], 6=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 16, u_bound: 26; investigated n7--1575:DMA_LOAD(ref) in [14:15]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 14=[n7--1575:DMA_LOAD(ref)], 15=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 12, u_bound: 21; investigated n7--1575:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 9=[n7--1575:DMA_LOAD(ref)], 10=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 13, u_bound: 23; investigated n7--1575:DMA_LOAD(ref) in [11:12]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 11=[n7--1575:DMA_LOAD(ref)], 12=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 12, u_bound: 18; investigated n7--1575:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 6=[n7--1575:DMA_LOAD(ref)], 7=[n7--1575:DMA_LOAD(ref)]}; 
│   ├── l_bound: 12, u_bound: 16; investigated n7--1575:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 4=[n7--1575:DMA_LOAD(ref)], 5=[n7--1575:DMA_LOAD(ref)]}; 
│   │   ├── l_bound: 16, u_bound: 18; investigated n8--1580:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 4=[n7--1575:DMA_LOAD(ref)], 5=[n7--1575:DMA_LOAD(ref)], 8=[n8--1580:DMA_LOAD], 9=[n8--1580:DMA_LOAD]}; 
│   │   ├── l_bound: 16, u_bound: 23; investigated n8--1580:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 4=[n7--1575:DMA_LOAD(ref)], 5=[n7--1575:DMA_LOAD(ref)], 13=[n8--1580:DMA_LOAD], 14=[n8--1580:DMA_LOAD]}; 
│   │   ├── l_bound: 16, u_bound: 19; investigated n8--1580:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 4=[n7--1575:DMA_LOAD(ref)], 5=[n7--1575:DMA_LOAD(ref)], 9=[n8--1580:DMA_LOAD], 10=[n8--1580:DMA_LOAD]}; 
│   │   ├── l_bound: 16, u_bound: 20; investigated n8--1580:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 4=[n7--1575:DMA_LOAD(ref)], 5=[n7--1575:DMA_LOAD(ref)], 10=[n8--1580:DMA_LOAD], 11=[n8--1580:DMA_LOAD]}; 
│   │   ├── l_bound: 16, u_bound: 16; investigated n8--1580:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 4=[n7--1575:DMA_LOAD(ref)], 5=[n7--1575:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD]}; 
│   │   ├── l_bound: 16, u_bound: 22; investigated n8--1580:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 4=[n7--1575:DMA_LOAD(ref)], 5=[n7--1575:DMA_LOAD(ref)], 12=[n8--1580:DMA_LOAD], 13=[n8--1580:DMA_LOAD]}; 
│   │   ├── l_bound: 16, u_bound: 17; investigated n8--1580:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 4=[n7--1575:DMA_LOAD(ref)], 5=[n7--1575:DMA_LOAD(ref)], 7=[n8--1580:DMA_LOAD], 8=[n8--1580:DMA_LOAD]}; 
│   │   ├── l_bound: 16, u_bound: 21; investigated n8--1580:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 4=[n7--1575:DMA_LOAD(ref)], 5=[n7--1575:DMA_LOAD(ref)], 11=[n8--1580:DMA_LOAD], 12=[n8--1580:DMA_LOAD]}; 
│   │   └── l_bound: 16, u_bound: 24; investigated n8--1580:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 4=[n7--1575:DMA_LOAD(ref)], 5=[n7--1575:DMA_LOAD(ref)], 14=[n8--1580:DMA_LOAD], 15=[n8--1580:DMA_LOAD]}; 
│   ├── l_bound: 15, u_bound: 25; investigated n7--1575:DMA_LOAD(ref) in [13:14]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 13=[n7--1575:DMA_LOAD(ref)], 14=[n7--1575:DMA_LOAD(ref)]}; 
│   └── l_bound: 12, u_bound: 20; investigated n7--1575:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 8=[n7--1575:DMA_LOAD(ref)], 9=[n7--1575:DMA_LOAD(ref)]}; 
├── l_bound: 12, u_bound: 18; investigated n16--1582:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {6=[n16--1582:DMA_LOAD(ref)], 7=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 12, u_bound: 17; investigated n16--1582:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {5=[n16--1582:DMA_LOAD(ref)], 6=[n16--1582:DMA_LOAD(ref)]}; 
└── l_bound: 12, u_bound: 16; investigated n16--1582:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)]}; 
    ├── l_bound: 14, u_bound: 20; investigated n7--1575:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 8=[n7--1575:DMA_LOAD(ref)], 9=[n7--1575:DMA_LOAD(ref)]}; 
    ├── l_bound: 14, u_bound: 21; investigated n7--1575:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 9=[n7--1575:DMA_LOAD(ref)], 10=[n7--1575:DMA_LOAD(ref)]}; 
    ├── l_bound: 14, u_bound: 18; investigated n7--1575:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 6=[n7--1575:DMA_LOAD(ref)], 7=[n7--1575:DMA_LOAD(ref)]}; 
    ├── l_bound: 14, u_bound: 22; investigated n7--1575:DMA_LOAD(ref) in [10:11]; investigated partial schedule: {2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 10=[n7--1575:DMA_LOAD(ref)], 11=[n7--1575:DMA_LOAD(ref)]}; 
    ├── l_bound: 14, u_bound: 23; investigated n7--1575:DMA_LOAD(ref) in [11:12]; investigated partial schedule: {2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 11=[n7--1575:DMA_LOAD(ref)], 12=[n7--1575:DMA_LOAD(ref)]}; 
    ├── l_bound: 14, u_bound: 16; investigated n7--1575:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)]}; 
    │   ├── l_bound: 15, u_bound: 23; investigated n8--1580:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 13=[n8--1580:DMA_LOAD], 14=[n8--1580:DMA_LOAD]}; 
    │   ├── l_bound: 14, u_bound: 18; investigated n8--1580:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 8=[n8--1580:DMA_LOAD], 9=[n8--1580:DMA_LOAD]}; 
    │   ├── l_bound: 14, u_bound: 17; investigated n8--1580:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 5=[n8--1580:DMA_LOAD], 6=[n8--1580:DMA_LOAD]}; 
    │   ├── l_bound: 14, u_bound: 21; investigated n8--1580:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 11=[n8--1580:DMA_LOAD], 12=[n8--1580:DMA_LOAD]}; 
    │   ├── l_bound: 16, u_bound: 24; investigated n8--1580:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 14=[n8--1580:DMA_LOAD], 15=[n8--1580:DMA_LOAD]}; 
    │   ├── l_bound: 14, u_bound: 16; investigated n8--1580:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD]}; 
    │   │   ├── l_bound: 14, u_bound: 16; investigated n9--1587:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD]}; 
    │   │   │   ├── l_bound: 16, u_bound: 19; investigated n1--1588:IADD in [11:11]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 11=[n1--1588:IADD]}; 
    │   │   │   ├── l_bound: 16, u_bound: 23; investigated n1--1588:IADD in [15:15]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 15=[n1--1588:IADD]}; 
    │   │   │   ├── l_bound: 16, u_bound: 18; investigated n1--1588:IADD in [10:10]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 10=[n1--1588:IADD]}; 
    │   │   │   ├── l_bound: 16, u_bound: 17; investigated n1--1588:IADD in [9:9]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 9=[n1--1588:IADD]}; 
    │   │   │   ├── l_bound: 16, u_bound: 16; investigated n1--1588:IADD in [8:8]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 8=[n1--1588:IADD]}; 
    │   │   │   ├── l_bound: 16, u_bound: 20; investigated n1--1588:IADD in [12:12]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 12=[n1--1588:IADD]}; 
    │   │   │   ├── l_bound: 16, u_bound: 21; investigated n1--1588:IADD in [13:13]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 13=[n1--1588:IADD]}; 
    │   │   │   └── l_bound: 16, u_bound: 22; investigated n1--1588:IADD in [14:14]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 14=[n1--1588:IADD]}; 
    │   │   ├── l_bound: 14, u_bound: 17; investigated n9--1587:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 8=[n9--1587:DMA_LOAD]}; 
    │   │   ├── l_bound: 14, u_bound: 18; investigated n9--1587:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 8=[n9--1587:DMA_LOAD], 9=[n9--1587:DMA_LOAD]}; 
    │   │   ├── l_bound: 14, u_bound: 20; investigated n9--1587:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 10=[n9--1587:DMA_LOAD], 11=[n9--1587:DMA_LOAD]}; 
    │   │   ├── l_bound: 14, u_bound: 21; investigated n9--1587:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 11=[n9--1587:DMA_LOAD], 12=[n9--1587:DMA_LOAD]}; 
    │   │   ├── l_bound: 15, u_bound: 23; investigated n9--1587:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 13=[n9--1587:DMA_LOAD], 14=[n9--1587:DMA_LOAD]}; 
    │   │   ├── l_bound: 16, u_bound: 24; investigated n9--1587:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 14=[n9--1587:DMA_LOAD], 15=[n9--1587:DMA_LOAD]}; 
    │   │   ├── l_bound: 14, u_bound: 22; investigated n9--1587:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 12=[n9--1587:DMA_LOAD], 13=[n9--1587:DMA_LOAD]}; 
    │   │   └── l_bound: 14, u_bound: 19; investigated n9--1587:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 9=[n9--1587:DMA_LOAD], 10=[n9--1587:DMA_LOAD]}; 
    │   ├── l_bound: 14, u_bound: 20; investigated n8--1580:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 10=[n8--1580:DMA_LOAD], 11=[n8--1580:DMA_LOAD]}; 
    │   ├── l_bound: 14, u_bound: 16; investigated n8--1580:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD]}; 
    │   │   ├── l_bound: 16, u_bound: 19; investigated n9--1587:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD], 9=[n9--1587:DMA_LOAD], 10=[n9--1587:DMA_LOAD]}; 
    │   │   ├── l_bound: 16, u_bound: 21; investigated n9--1587:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD], 11=[n9--1587:DMA_LOAD], 12=[n9--1587:DMA_LOAD]}; 
    │   │   ├── l_bound: 16, u_bound: 16; investigated n9--1587:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n9--1587:DMA_LOAD], 5=[n9--1587:DMA_LOAD], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD]}; 
    │   │   ├── l_bound: 16, u_bound: 23; investigated n9--1587:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD], 13=[n9--1587:DMA_LOAD], 14=[n9--1587:DMA_LOAD]}; 
    │   │   ├── l_bound: 16, u_bound: 24; investigated n9--1587:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD], 14=[n9--1587:DMA_LOAD], 15=[n9--1587:DMA_LOAD]}; 
    │   │   ├── l_bound: 16, u_bound: 22; investigated n9--1587:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD], 12=[n9--1587:DMA_LOAD], 13=[n9--1587:DMA_LOAD]}; 
    │   │   ├── l_bound: 16, u_bound: 18; investigated n9--1587:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD], 8=[n9--1587:DMA_LOAD], 9=[n9--1587:DMA_LOAD]}; 
    │   │   ├── l_bound: 16, u_bound: 20; investigated n9--1587:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 6=[n8--1580:DMA_LOAD], 7=[n8--1580:DMA_LOAD], 10=[n9--1587:DMA_LOAD], 11=[n9--1587:DMA_LOAD]}; 
    │   ├── l_bound: 14, u_bound: 22; investigated n8--1580:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 12=[n8--1580:DMA_LOAD], 13=[n8--1580:DMA_LOAD]}; 
    │   ├── l_bound: 14, u_bound: 17; investigated n8--1580:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 7=[n8--1580:DMA_LOAD], 8=[n8--1580:DMA_LOAD]}; 
    │   └── l_bound: 14, u_bound: 19; investigated n8--1580:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n7--1575:DMA_LOAD(ref)], 1=[n7--1575:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 9=[n8--1580:DMA_LOAD], 10=[n8--1580:DMA_LOAD]}; 
    ├── l_bound: 16, u_bound: 26; investigated n7--1575:DMA_LOAD(ref) in [14:15]; investigated partial schedule: {2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 14=[n7--1575:DMA_LOAD(ref)], 15=[n7--1575:DMA_LOAD(ref)]}; 
    ├── l_bound: 14, u_bound: 24; investigated n7--1575:DMA_LOAD(ref) in [12:13]; investigated partial schedule: {2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 12=[n7--1575:DMA_LOAD(ref)], 13=[n7--1575:DMA_LOAD(ref)]}; 
    ├── l_bound: 14, u_bound: 18; investigated n7--1575:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 4=[n7--1575:DMA_LOAD(ref)], 5=[n7--1575:DMA_LOAD(ref)]}; 
    ├── l_bound: 15, u_bound: 25; investigated n7--1575:DMA_LOAD(ref) in [13:14]; investigated partial schedule: {2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 13=[n7--1575:DMA_LOAD(ref)], 14=[n7--1575:DMA_LOAD(ref)]}; 
    ├── l_bound: 14, u_bound: 19; investigated n7--1575:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 7=[n7--1575:DMA_LOAD(ref)], 8=[n7--1575:DMA_LOAD(ref)]}; 
    └── l_bound: 14, u_bound: 19; investigated n7--1575:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)], 5=[n7--1575:DMA_LOAD(ref)], 6=[n7--1575:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 16
Initial best latency: 16
18 out of 19 DFG nodes could be skipped to find best schedule
It took 4 milliseconds to converge
Scheduling took 4 milliseconds

Print BULB tree: 
l_bound: 16, u_bound: 16; investigated partial schedule: {}; 
└── l_bound: 16, u_bound: 16; investigated n16--1582:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: listSchedule
BULB tree contains 16 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 3 times
Best latency found: 16
Initial best latency: 16
18 out of 19 DFG nodes could be skipped to find best schedule
It took 5 milliseconds to converge
Scheduling took 42 milliseconds

Print BULB tree: 
l_bound: 16, u_bound: 16; investigated partial schedule: {}; 
├── l_bound: 26, u_bound: 26; investigated n16--1582:DMA_LOAD(ref) in [14:15]; investigated partial schedule: {14=[n16--1582:DMA_LOAD(ref)], 15=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 16, u_bound: 16; investigated n16--1582:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 22, u_bound: 22; investigated n16--1582:DMA_LOAD(ref) in [10:11]; investigated partial schedule: {10=[n16--1582:DMA_LOAD(ref)], 11=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 17, u_bound: 17; investigated n16--1582:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {5=[n16--1582:DMA_LOAD(ref)], 6=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 18, u_bound: 18; investigated n16--1582:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {6=[n16--1582:DMA_LOAD(ref)], 7=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 16, u_bound: 16; investigated n16--1582:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 17, u_bound: 17; investigated n16--1582:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {1=[n16--1582:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 17, u_bound: 17; investigated n16--1582:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {3=[n16--1582:DMA_LOAD(ref)], 4=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 19, u_bound: 19; investigated n16--1582:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {7=[n16--1582:DMA_LOAD(ref)], 8=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 23, u_bound: 23; investigated n16--1582:DMA_LOAD(ref) in [11:12]; investigated partial schedule: {11=[n16--1582:DMA_LOAD(ref)], 12=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 24, u_bound: 24; investigated n16--1582:DMA_LOAD(ref) in [12:13]; investigated partial schedule: {12=[n16--1582:DMA_LOAD(ref)], 13=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 25, u_bound: 25; investigated n16--1582:DMA_LOAD(ref) in [13:14]; investigated partial schedule: {13=[n16--1582:DMA_LOAD(ref)], 14=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 20, u_bound: 20; investigated n16--1582:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {8=[n16--1582:DMA_LOAD(ref)], 9=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 21, u_bound: 21; investigated n16--1582:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {9=[n16--1582:DMA_LOAD(ref)], 10=[n16--1582:DMA_LOAD(ref)]}; 
└── l_bound: 16, u_bound: 16; investigated n16--1582:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: listSchedule
BULB tree contains 16 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 3 times
Best latency found: 16
Initial best latency: 16
18 out of 19 DFG nodes could be skipped to find best schedule
It took 4 milliseconds to converge
Scheduling took 28 milliseconds

Print BULB tree: 
l_bound: 16, u_bound: 16; investigated partial schedule: {}; 
├── l_bound: 16, u_bound: 16; investigated n16--1582:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {2=[n16--1582:DMA_LOAD(ref)], 3=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 20, u_bound: 20; investigated n16--1582:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {8=[n16--1582:DMA_LOAD(ref)], 9=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 16, u_bound: 16; investigated n16--1582:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 26, u_bound: 26; investigated n16--1582:DMA_LOAD(ref) in [14:15]; investigated partial schedule: {14=[n16--1582:DMA_LOAD(ref)], 15=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 24, u_bound: 24; investigated n16--1582:DMA_LOAD(ref) in [12:13]; investigated partial schedule: {12=[n16--1582:DMA_LOAD(ref)], 13=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 17, u_bound: 17; investigated n16--1582:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {3=[n16--1582:DMA_LOAD(ref)], 4=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 17, u_bound: 17; investigated n16--1582:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {5=[n16--1582:DMA_LOAD(ref)], 6=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 19, u_bound: 19; investigated n16--1582:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {7=[n16--1582:DMA_LOAD(ref)], 8=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 21, u_bound: 21; investigated n16--1582:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {9=[n16--1582:DMA_LOAD(ref)], 10=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 16, u_bound: 16; investigated n16--1582:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {4=[n16--1582:DMA_LOAD(ref)], 5=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 18, u_bound: 18; investigated n16--1582:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {6=[n16--1582:DMA_LOAD(ref)], 7=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 22, u_bound: 22; investigated n16--1582:DMA_LOAD(ref) in [10:11]; investigated partial schedule: {10=[n16--1582:DMA_LOAD(ref)], 11=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 23, u_bound: 23; investigated n16--1582:DMA_LOAD(ref) in [11:12]; investigated partial schedule: {11=[n16--1582:DMA_LOAD(ref)], 12=[n16--1582:DMA_LOAD(ref)]}; 
├── l_bound: 25, u_bound: 25; investigated n16--1582:DMA_LOAD(ref) in [13:14]; investigated partial schedule: {13=[n16--1582:DMA_LOAD(ref)], 14=[n16--1582:DMA_LOAD(ref)]}; 
└── l_bound: 17, u_bound: 17; investigated n16--1582:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {1=[n16--1582:DMA_LOAD(ref)], 2=[n16--1582:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: lazyALAP
BULB tree contains 6 inspected nodes
6 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 16
Initial best latency: 16
14 out of 19 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds

Print BULB tree: 
l_bound: 12, u_bound: 16; investigated partial schedule: {}; 
└── l_bound: 12, u_bound: 16; investigated n16--1582:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)]}; 
    └── l_bound: 12, u_bound: 16; investigated n7--1575:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)]}; 
        └── l_bound: 14, u_bound: 16; investigated n8--1580:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD]}; 
            └── l_bound: 14, u_bound: 16; investigated n9--1587:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD]}; 
                └── l_bound: 16, u_bound: 16; investigated n1--1588:IADD in [8:8]; investigated partial schedule: {0=[n16--1582:DMA_LOAD(ref)], 1=[n16--1582:DMA_LOAD(ref)], 2=[n7--1575:DMA_LOAD(ref)], 3=[n7--1575:DMA_LOAD(ref)], 4=[n8--1580:DMA_LOAD], 5=[n8--1580:DMA_LOAD], 6=[n9--1587:DMA_LOAD], 7=[n9--1587:DMA_LOAD], 8=[n1--1588:IADD]}; 

