#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Wed Apr 29 19:13:30 2020
# Process ID: 10600
# Current directory: C:/Users/ugo/Desktop/zedboard_image_processing_pipeline/baseVideoFinal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3776 C:\Users\ugo\Desktop\zedboard_image_processing_pipeline\baseVideoFinal\baseVideo.xpr
# Log file: C:/Users/ugo/Desktop/zedboard_image_processing_pipeline/baseVideoFinal/vivado.log
# Journal file: C:/Users/ugo/Desktop/zedboard_image_processing_pipeline/baseVideoFinal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ugo/Desktop/zedboard_image_processing_pipeline/baseVideoFinal/baseVideo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ugo/Desktop/1/baseVideoFinal' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/counter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/gaussian'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/sobel'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 862.406 ; gain = 37.531
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/ugo/Desktop/Progetti/counter C:/Users/ugo/Desktop/zedboard_image_processing_pipeline/HLS_common c:/Users/ugo/Desktop/Progetti/gaussian c:/Users/ugo/Desktop/Progetti/sobel} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/counter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/zedboard_image_processing_pipeline/HLS_common'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/gaussian'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/sobel'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Ugo:hls:contatore_no_io:1.3'. The one found in IP location 'c:/Users/ugo/Desktop/Progetti/counter/solution1/impl/ip' will take precedence over the same IP in location c:/Users/ugo/Desktop/zedboard_image_processing_pipeline/HLS_common/counter/solution1/impl/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Ugo:hls:gaussian_filter:1.0'. The one found in IP location 'c:/Users/ugo/Desktop/zedboard_image_processing_pipeline/HLS_common/gaussian/solution1/impl/ip' will take precedence over the same IP in location c:/Users/ugo/Desktop/Progetti/gaussian/solution1/impl/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Ugo:hls:sobel_edge_detect:1.0'. The one found in IP location 'c:/Users/ugo/Desktop/zedboard_image_processing_pipeline/HLS_common/sobel/sobel/solution1/impl/ip' will take precedence over the same IP in location c:/Users/ugo/Desktop/Progetti/sobel/sobel/solution1/impl/ip
set_property  ip_repo_paths  c:/Users/ugo/Desktop/zedboard_image_processing_pipeline/HLS_common [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/zedboard_image_processing_pipeline/HLS_common'.
open_bd_design {C:/Users/ugo/Desktop/zedboard_image_processing_pipeline/baseVideoFinal/baseVideo.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_25M
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:v_tpg:8.0 - v_tpg_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - VGA_R
Adding cell -- xilinx.com:ip:xlslice:1.0 - VGA_B
Adding cell -- xilinx.com:ip:xlslice:1.0 - VGA_G
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - Const_0_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - Const_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- Ugo:hls:contatore_no_io:1.3 - contatore_no_io_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:module_ref:ov7670_axi_stream_capture3:1.0 - ov7670_axi_stream_ca_1
Adding cell -- Ugo:hls:sobel_edge_detect:1.0 - sobel_edge_detect_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /PCLK(clk) and /ov7670_axi_stream_ca_1/pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vsync_V_0(data) and /c_counter_binary_0/CLK(clk)
Successfully read diagram <design_1> from BD file <C:/Users/ugo/Desktop/zedboard_image_processing_pipeline/baseVideoFinal/baseVideo.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1907.605 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 19:17:31 2020...
