OPT_DESIGN_PATH=D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/sim_div/work/@_opt
