#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001e1f16d57d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e1f16e46d0 .scope module, "ff_testbench" "ff_testbench" 3 33;
 .timescale 0 0;
v000001e1f16e6e20_0 .var/i "async_errors", 31 0;
v000001e1f1750da0_0 .var "async_rst", 0 0;
v000001e1f17501c0_0 .var "clk", 0 0;
v000001e1f17506c0_0 .var "d", 0 0;
v000001e1f1750760_0 .net "q_async", 0 0, v000001e1f17dedb0_0;  1 drivers
v000001e1f1750ee0_0 .net "q_sync", 0 0, v000001e1f16fd150_0;  1 drivers
v000001e1f1750800_0 .var/i "sync_errors", 31 0;
v000001e1f17508a0_0 .var "sync_rst", 0 0;
v000001e1f1750580_0 .var/i "test_count", 31 0;
S_000001e1f16dd160 .scope module, "async_ff" "ff_async_rst" 3 44, 3 1 0, S_000001e1f16e46d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "async_rst";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000001e1f16e1f10_0 .net "async_rst", 0 0, v000001e1f1750da0_0;  1 drivers
v000001e1f16d7020_0 .net "clk", 0 0, v000001e1f17501c0_0;  1 drivers
v000001e1f16e0290_0 .net "d", 0 0, v000001e1f17506c0_0;  1 drivers
v000001e1f17dedb0_0 .var "q", 0 0;
E_000001e1f16e3540 .event posedge, v000001e1f16e1f10_0, v000001e1f16d7020_0;
S_000001e1f16fb7f0 .scope task, "display_status" "display_status" 3 172, 3 172 0, S_000001e1f16e46d0;
 .timescale 0 0;
v000001e1f16fb980_0 .var/str "comment";
TD_ff_testbench.display_status ;
    %vpi_call/w 3 173 "$display", "%0t\011%b\011%b\011\011%b\011\011%b\011%b\011%b\011%s", $time, v000001e1f17501c0_0, v000001e1f1750da0_0, v000001e1f17508a0_0, v000001e1f17506c0_0, v000001e1f1750760_0, v000001e1f1750ee0_0, v000001e1f16fb980_0 {0 0 0};
    %end;
S_000001e1f16fbf80 .scope module, "sync_ff" "ff_sync_rst" 3 51, 3 17 0, S_000001e1f16e46d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sync_rst";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000001e1f17dbee0_0 .net "clk", 0 0, v000001e1f17501c0_0;  alias, 1 drivers
v000001e1f16fc110_0 .net "d", 0 0, v000001e1f17506c0_0;  alias, 1 drivers
v000001e1f16fd150_0 .var "q", 0 0;
v000001e1f16fd1f0_0 .net "sync_rst", 0 0, v000001e1f17508a0_0;  1 drivers
E_000001e1f16e3780 .event posedge, v000001e1f16d7020_0;
S_000001e1f16fd290 .scope task, "verify_async" "verify_async" 3 177, 3 177 0, S_000001e1f16e46d0;
 .timescale 0 0;
v000001e1f16e6a10_0 .var "expected", 0 0;
v000001e1f16e6ab0_0 .var/str "message";
TD_ff_testbench.verify_async ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e1f1750580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001e1f1750580_0, 0, 32;
    %load/vec4 v000001e1f1750760_0;
    %load/vec4 v000001e1f16e6a10_0;
    %cmp/ne;
    %jmp/0xz  T_1.0, 6;
    %vpi_call/w 3 180 "$display", "ERROR: %s (got %b, expected %b)", v000001e1f16e6ab0_0, v000001e1f1750760_0, v000001e1f16e6a10_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e1f16e6e20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001e1f16e6e20_0, 0, 32;
T_1.0 ;
    %end;
S_000001e1f16e6b50 .scope task, "verify_sync" "verify_sync" 3 185, 3 185 0, S_000001e1f16e46d0;
 .timescale 0 0;
v000001e1f16e6ce0_0 .var "expected", 0 0;
v000001e1f16e6d80_0 .var/str "message";
TD_ff_testbench.verify_sync ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e1f1750580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001e1f1750580_0, 0, 32;
    %load/vec4 v000001e1f1750ee0_0;
    %load/vec4 v000001e1f16e6ce0_0;
    %cmp/ne;
    %jmp/0xz  T_2.2, 6;
    %vpi_call/w 3 188 "$display", "ERROR: %s (got %b, expected %b)", v000001e1f16e6d80_0, v000001e1f1750ee0_0, v000001e1f16e6ce0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e1f1750800_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001e1f1750800_0, 0, 32;
T_2.2 ;
    %end;
    .scope S_000001e1f16dd160;
T_3 ;
    %wait E_000001e1f16e3540;
    %load/vec4 v000001e1f16e1f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1f17dedb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e1f16e0290_0;
    %assign/vec4 v000001e1f17dedb0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e1f16fbf80;
T_4 ;
    %wait E_000001e1f16e3780;
    %load/vec4 v000001e1f16fd1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1f16fd150_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e1f16fc110_0;
    %assign/vec4 v000001e1f16fd150_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e1f16e46d0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1f1750580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1f16e6e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1f1750800_0, 0, 32;
    %end;
    .thread T_5, $init;
    .scope S_000001e1f16e46d0;
T_6 ;
    %delay 5, 0;
    %load/vec4 v000001e1f17501c0_0;
    %inv;
    %store/vec4 v000001e1f17501c0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e1f16e46d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f17501c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f1750da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f17508a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f17506c0_0, 0, 1;
    %vpi_call/w 3 68 "$display", "Testing Asynchronous vs Synchronous Reset Flip Flops" {0 0 0};
    %vpi_call/w 3 69 "$display", "==================================================================================" {0 0 0};
    %vpi_call/w 3 70 "$display", "Time\011clk\011async_rst\011sync_rst\011d\011q_async\011q_sync\011Test" {0 0 0};
    %vpi_call/w 3 71 "$display", "==================================================================================" {0 0 0};
    %delay 10, 0;
    %pushi/str "Initial state";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f17506c0_0, 0, 1;
    %delay 10, 0;
    %pushi/str "Set d=1";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f16e6a10_0, 0, 1;
    %pushi/str "Async: should follow d";
    %store/str v000001e1f16e6ab0_0;
    %fork TD_ff_testbench.verify_async, S_000001e1f16fd290;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f16e6ce0_0, 0, 1;
    %pushi/str "Sync: should follow d";
    %store/str v000001e1f16e6d80_0;
    %fork TD_ff_testbench.verify_sync, S_000001e1f16e6b50;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f17508a0_0, 0, 1;
    %delay 5, 0;
    %pushi/str "Sync reset asserted (before clock edge)";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f16e6ce0_0, 0, 1;
    %pushi/str "Sync: should not reset yet";
    %store/str v000001e1f16e6d80_0;
    %fork TD_ff_testbench.verify_sync, S_000001e1f16e6b50;
    %join;
    %delay 5, 0;
    %pushi/str "After clock edge - sync should reset";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f16e6ce0_0, 0, 1;
    %pushi/str "Sync: should reset now";
    %store/str v000001e1f16e6d80_0;
    %fork TD_ff_testbench.verify_sync, S_000001e1f16e6b50;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f17508a0_0, 0, 1;
    %delay 10, 0;
    %pushi/str "Sync reset released";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f1750da0_0, 0, 1;
    %delay 1, 0;
    %pushi/str "Async reset asserted (immediate effect)";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f16e6a10_0, 0, 1;
    %pushi/str "Async: should reset immediately";
    %store/str v000001e1f16e6ab0_0;
    %fork TD_ff_testbench.verify_async, S_000001e1f16fd290;
    %join;
    %delay 9, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f1750da0_0, 0, 1;
    %pushi/str "Async reset released";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f16e6a10_0, 0, 1;
    %pushi/str "Async: should stay reset until next clock";
    %store/str v000001e1f16e6ab0_0;
    %fork TD_ff_testbench.verify_async, S_000001e1f16fd290;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f17506c0_0, 0, 1;
    %delay 10, 0;
    %pushi/str "Set d=1 again";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f16e6a10_0, 0, 1;
    %pushi/str "Async: should follow d";
    %store/str v000001e1f16e6ab0_0;
    %fork TD_ff_testbench.verify_async, S_000001e1f16fd290;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f16e6ce0_0, 0, 1;
    %pushi/str "Sync: should follow d";
    %store/str v000001e1f16e6d80_0;
    %fork TD_ff_testbench.verify_sync, S_000001e1f16e6b50;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f1750da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f17508a0_0, 0, 1;
    %delay 1, 0;
    %pushi/str "Both resets asserted";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f16e6a10_0, 0, 1;
    %pushi/str "Async: should reset immediately";
    %store/str v000001e1f16e6ab0_0;
    %fork TD_ff_testbench.verify_async, S_000001e1f16fd290;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f16e6ce0_0, 0, 1;
    %pushi/str "Sync: should not reset yet";
    %store/str v000001e1f16e6d80_0;
    %fork TD_ff_testbench.verify_sync, S_000001e1f16e6b50;
    %join;
    %delay 9, 0;
    %pushi/str "After clock edge - both should be reset";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f16e6a10_0, 0, 1;
    %pushi/str "Async: should stay reset";
    %store/str v000001e1f16e6ab0_0;
    %fork TD_ff_testbench.verify_async, S_000001e1f16fd290;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f16e6ce0_0, 0, 1;
    %pushi/str "Sync: should reset now";
    %store/str v000001e1f16e6d80_0;
    %fork TD_ff_testbench.verify_sync, S_000001e1f16e6b50;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f1750da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f17508a0_0, 0, 1;
    %delay 10, 0;
    %pushi/str "Both resets released";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f17506c0_0, 0, 1;
    %delay 10, 0;
    %pushi/str "Set d=1";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f1750da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f17508a0_0, 0, 1;
    %delay 1, 0;
    %pushi/str "Resets asserted between clock edges";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f16e6a10_0, 0, 1;
    %pushi/str "Async: should reset immediately";
    %store/str v000001e1f16e6ab0_0;
    %fork TD_ff_testbench.verify_async, S_000001e1f16fd290;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f16e6ce0_0, 0, 1;
    %pushi/str "Sync: should not reset yet";
    %store/str v000001e1f16e6d80_0;
    %fork TD_ff_testbench.verify_sync, S_000001e1f16e6b50;
    %join;
    %delay 7, 0;
    %pushi/str "After clock edge";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f16e6a10_0, 0, 1;
    %pushi/str "Async: should stay reset";
    %store/str v000001e1f16e6ab0_0;
    %fork TD_ff_testbench.verify_async, S_000001e1f16fd290;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f16e6ce0_0, 0, 1;
    %pushi/str "Sync: should reset now";
    %store/str v000001e1f16e6d80_0;
    %fork TD_ff_testbench.verify_sync, S_000001e1f16e6b50;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f1750da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f17508a0_0, 0, 1;
    %delay 10, 0;
    %pushi/str "Resets released";
    %store/str v000001e1f16fb980_0;
    %fork TD_ff_testbench.display_status, S_000001e1f16fb7f0;
    %join;
    %vpi_call/w 3 157 "$display", "==================================================================================" {0 0 0};
    %vpi_call/w 3 158 "$display", "TEST SUMMARY:" {0 0 0};
    %vpi_call/w 3 159 "$display", "Total tests: %0d", v000001e1f1750580_0 {0 0 0};
    %vpi_call/w 3 160 "$display", "Async FF errors: %0d", v000001e1f16e6e20_0 {0 0 0};
    %vpi_call/w 3 161 "$display", "Sync FF errors: %0d", v000001e1f1750800_0 {0 0 0};
    %load/vec4 v000001e1f16e6e20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e1f1750800_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call/w 3 164 "$display", "ALL TESTS PASSED! \342\234\205" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 166 "$display", "SOME TESTS FAILED! \342\235\214" {0 0 0};
T_7.1 ;
    %delay 10, 0;
    %vpi_call/w 3 169 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "flipflop.sv";
