INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.sim/sim_1/synth/func/xsim/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-311] analyzing module memory_image
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sim_1/imports/01_memory_image/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
