# Synopsys-VLSI-RCA-ALU (RTL to GDSII Flow)

This repository contains two digital design projectsâ€”**8-bit Ripple Carry Adder using 1-bit Full Adders** and a **32-bit Arithmetic Logic Unit (ALU)**â€”implemented using **Synopsys EDA tools**. Both designs follow the **complete RTL to GDSII digital IC design flow**, including RTL coding, synthesis, simulation, timing analysis, placement, routing, and final GDSII generation.

---

## ğŸš€ Projects Overview

### ğŸ”§ Project 1: 8-bit Ripple Carry Adder using 1-bit Full Adder

#### ğŸ“˜ Description:
- A structural Verilog design that builds an 8-bit adder by connecting eight 1-bit Full Adders in series.
- Demonstrates hierarchical and modular RTL design principles.

### ğŸ”§ Project 2: 32-bit Arithmetic Logic Unit (ALU)

#### ğŸ“˜ Description:
- A behavioral Verilog design that performs ADD, SUB, AND, OR, XOR, and SLT operations.
- Operation is selected using a 3-bit opcode.
- Designed with reusability and functional coverage in mind.

---

## ğŸ§± Full RTL to GDSII Flow

| Step | Description | Tool |
|------|-------------|------|
| 1ï¸âƒ£ RTL Coding | Verilog design of Full Adder, RCA, and ALU | Any Text Editor |
| 2ï¸âƒ£ Functional Simulation | RTL verification through testbench | Synopsys VCS |
| 3ï¸âƒ£ Synthesis | RTL to gate-level netlist conversion | Synopsys Design Compiler |
| 4ï¸âƒ£ Static Timing Analysis (STA) | Timing checks and slack analysis | Synopsys PrimeTime |
| 5ï¸âƒ£ Floorplanning | Die/Cell planning, pin placement | Synopsys IC Compiler II |
| 6ï¸âƒ£ Power Planning | Power ring and stripes creation | IC Compiler II |
| 7ï¸âƒ£ Placement | Standard cell placement | IC Compiler II |
| 8ï¸âƒ£ Clock Tree Synthesis (CTS) | Clock buffer insertion and optimization | IC Compiler II |
| 9ï¸âƒ£ Routing | Metal layer routing for connections | IC Compiler II |
| ğŸ”Ÿ Signoff & GDSII Export | Final checks and GDSII generation | IC Compiler II |

---

## ğŸ“‚ Repository Structure

```

Synopsys-VLSI-RCA-ALU/
â”œâ”€â”€ Project\_1\_8bit\_Ripple\_Carry\_Adder/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ testbench/
â”‚   â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ reports/
â”‚   â”œâ”€â”€ waveforms/
â”‚   â””â”€â”€ gds/
â”‚       â””â”€â”€ rca\_final.gds
â”‚
â”œâ”€â”€ Project\_2\_32bit\_ALU/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ testbench/
â”‚   â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ reports/
â”‚   â”œâ”€â”€ waveforms/
â”‚   â””â”€â”€ gds/
â”‚       â””â”€â”€ alu\_final.gds

```

---

## ğŸ§  Topics Covered

```

Verilog VLSI RTL-to-GDSII Synopsys DesignCompiler VCS PrimeTime ICCompiler Floorplanning PowerPlanning Placement Routing ClockTreeSynthesis GDSII HDL DigitalDesign Synthesis Simulation TimingAnalysis StaticTimingAnalysis FullAdder ALU

```

---

## ğŸ¯ Learning Outcomes

- Hierarchical RTL design using Verilog
- Writing and verifying testbenches
- Synthesis, simulation, and STA using Synopsys tools
- Tcl scripting for automation
- Hands-on full flow: from RTL to GDSII
- Exposure to physical design concepts and layout generation

---

## ğŸ™ Acknowledgment

Special thanks to **Latha ma'am** for continuous guidance and mentorship throughout the design process.

---

## ğŸ“œ License

This project is licensed under the [MIT License](LICENSE).

```

---

âœ… Let me know if you want:

* `.README.md` file download
* A sample `.tcl` script for synthesis or layout
* A matching PowerPoint or report template for project submission

Would you like me to help you generate a visual flow diagram too?
