m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/FPGA_Competition/FPGAprojects/data_in_uart_control/data_loader_sim
T_opt
!s110 1728284154
VUYj4g;_=<?>>]ENV6ASXo1
04 14 4 work data_loader_tb fast 0
=6-6c9466b31cf3-670385f9-323-c78
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vasyn_fifo
Z1 !s110 1728284149
!i10b 1
!s100 aI?mFYI[g^?^j0[BX?Tjz1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IklX^_T1XVzD_W9ih3nFBa0
Z3 dD:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_sim
w1728098528
Z4 8D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/asyn_fifo/asyn_fifo.v
Z5 FD:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/asyn_fifo/asyn_fifo.v
!i122 1192
Z6 L0 49 63
Z7 VDg1SIo80bB@j0V0VzS_@n1
Z8 OL;L;2020.4;71
r1
!s85 0
31
Z9 !s108 1728284149.000000
Z10 !s107 D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/asyn_fifo/asyn_fifo.v|
Z11 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/asyn_fifo/asyn_fifo.v|
!i113 0
Z12 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
vbilinear_interpolation
Z13 !s110 1728284147
!i10b 1
!s100 Yc1i8Xg>1eW6lid_L;z;_2
R2
I[a4L[k6[ze2^S4W>L9Nl?0
R3
w1728284133
8D:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/Bilinear_interpolation/bilinear_interpolation.v
FD:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/Bilinear_interpolation/bilinear_interpolation.v
!i122 1173
L0 17 1170
R7
R8
r1
!s85 0
31
Z14 !s108 1728284147.000000
!s107 D:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/Bilinear_interpolation/bilinear_interpolation.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/Bilinear_interpolation/bilinear_interpolation.v|
!i113 0
R12
R0
vBilinear_interpolation_RGB_top
Z15 !s110 1728284148
!i10b 1
!s100 B3RTVcz5Wch8Ok;9?1J380
R2
IXEK4>^_9MXmJOXEd:a<5S0
R3
w1728270588
8D:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/Bilinear_interpolation_RGB_top.v
FD:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/Bilinear_interpolation_RGB_top.v
!i122 1176
L0 1 72
R7
R8
r1
!s85 0
31
Z16 !s108 1728284148.000000
!s107 D:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/Bilinear_interpolation_RGB_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/Bilinear_interpolation_RGB_top.v|
!i113 0
R12
R0
n@bilinear_interpolation_@r@g@b_top
vdata_in_fifo
R1
!i10b 1
!s100 [B=e;Rj18@UAY>a]dgn`P3
R2
I;H>mDIFE7^LlCbF6MozKU0
R3
w1728133106
Z17 8D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/data_in_fifo/data_in_fifo.v
Z18 FD:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/data_in_fifo/data_in_fifo.v
!i122 1195
R6
R7
R8
r1
!s85 0
31
R9
Z19 !s107 D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/data_in_fifo/data_in_fifo.v|
Z20 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/data_in_fifo/data_in_fifo.v|
!i113 0
R12
R0
vdata_loader
R15
!i10b 1
!s100 2_9e6?TQc7Sca2aJQWd@81
R2
I3:<m<<EGdSflH?Sj@SEeg0
R3
w1728203155
8D:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/HDMIdatain/data_loader.v
FD:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/HDMIdatain/data_loader.v
!i122 1175
L0 1 185
R7
R8
r1
!s85 0
31
R16
!s107 D:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/HDMIdatain/data_loader.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/HDMIdatain/data_loader.v|
!i113 0
R12
R0
vdata_loader_tb
DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R13
!i10b 1
!s100 DFiRYTEL]cBAi<_0P4kii2
R2
IDLEELe[N2>EOj[FfTJGAc0
S1
R3
w1728270186
8D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_sim/tb/data_loader_tb.sv
FD:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_sim/tb/data_loader_tb.sv
!i122 1172
L0 2 269
R7
R8
r1
!s85 0
31
R14
!s107 D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_sim/tb/data_loader_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_sim/tb/data_loader_tb.sv|
!i113 0
o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
vdivider_9537ff6f30ef403b9e2edbf97aa62a86
R1
!i10b 1
!s100 heRPfP<AV6CV@;A?cb3PQ0
R2
I1kUR_n@N;_WTAOBoQ@`;L3
R3
Z21 w1728284149
Z22 8D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/divider_ip/divider_ip.v
Z23 FD:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/divider_ip/divider_ip.v
!i122 1193
L0 81 307
R7
R8
r1
!s85 0
31
R9
Z24 !s107 D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/divider_ip/divider_ip.v|
Z25 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/divider_ip/divider_ip.v|
!i113 0
R12
R0
vdivider_fcad79fd45a24168a57cd40dde40b5b7
!s110 1728100274
!i10b 1
!s100 V2Zh;IDhQmSkWkX6454Fa3
R2
IX^;PW;m^^ij`J?2em]S0G3
R3
w1728100274
R22
R23
!i122 120
L0 79 307
R7
R8
r1
!s85 0
31
!s108 1728100274.000000
R24
R25
!i113 0
R12
R0
vdivider_ip
R1
!i10b 1
!s100 Da1j8z7D2Xf_[?T:z>F4@2
R2
IaE7L_6UddjCS0Hc1SUeIe2
R3
w1728100350
R22
R23
!i122 1193
L0 49 29
R7
R8
r1
!s85 0
31
R9
R24
R25
!i113 0
R12
R0
vdpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0
R1
!i10b 1
!s100 2>DHUWb]BSR[;gCznjQRF3
R2
IA[E9k[5id4]I1X`h22[ZM0
R3
Z26 w1728098677
FD:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\bram_ini.vh
!i122 1194
L0 656 471
R7
R8
r1
!s85 0
31
R9
Z27 !s107 D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\bram_decompose.vh|D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\bram_ini.vh|D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/my_bram_ip/my_bram_ip.v|
Z28 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/my_bram_ip/my_bram_ip.v|
!i113 0
R12
R0
vdpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0
R1
!i10b 1
!s100 kg[Gi?Qi?CzbB@4SnL9Rf2
R2
IbUdd5lYH0]<ZHLEJ[DKM_0
R3
R26
FD:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\bram_decompose.vh
!i122 1194
L0 970 984
R7
R8
r1
!s85 0
31
R9
R27
R28
!i113 0
R12
R0
vEFX_ADD
R15
!i10b 1
!s100 jg1PMlW:^SYZ[CXKFe^nc2
R2
IjP@:eSH]?eQRQD`jml[IZ2
R3
Z29 w1702606324
8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_add.v
FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_add.v
!i122 1177
L0 16 41
R7
R8
r1
!s85 0
31
R16
!s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_add.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_add.v|
!i113 0
R12
R0
n@e@f@x_@a@d@d
vefx_bram_f656f5dedc9e468aafbbd8c29bccb0b0
R1
!i10b 1
!s100 ceUU7Q]15eON<PKjU>T3=2
R2
ITM11BEIQ5m<=<k::P^deI1
R3
R21
Z30 8D:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/my_bram_ip/my_bram_ip.v
Z31 FD:/FPGA_Competition/FPGAprojects/data_in_uart_control/Bilinear_interpolation_prj/ip/my_bram_ip/my_bram_ip.v
!i122 1194
L0 146 470
R7
R8
r1
!s85 0
31
R9
R27
R28
!i113 0
R12
R0
vEFX_COMB4
R15
!i10b 1
!s100 ob5<Ygh3e]<5iIihK@4;T2
R2
I1b0a^g4_z230i8A7hbEbX1
R3
R29
8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_comb4.v
FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_comb4.v
!i122 1178
L0 16 116
R7
R8
r1
!s85 0
31
R16
!s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_comb4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_comb4.v|
!i113 0
R12
R0
n@e@f@x_@c@o@m@b4
vEFX_DPRAM10
R15
!i10b 1
!s100 >=UmzSlY@8]]Pl=`oM0123
R2
IN^H2P9DJb5kgaASLYBJij3
R3
w1726920141
8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dpram10.v
FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dpram10.v
!i122 1180
L0 35 498
R7
R8
r1
!s85 0
31
R16
!s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dpram10.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dpram10.v|
!i113 0
R12
R0
n@e@f@x_@d@p@r@a@m10
vEFX_DPRAM_5K
R15
!i10b 1
!s100 UgL4l<cQzKUPfzDRO[_RL2
R2
I<Y394HlN?ESCV?9_Z9FQ93
R3
R29
8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dpram_5k.v
FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dpram_5k.v
!i122 1179
L0 34 348
R7
R8
r1
!s85 0
31
R16
!s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dpram_5k.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dpram_5k.v|
!i113 0
R12
R0
n@e@f@x_@d@p@r@a@m_5@k
vEFX_DSP12
R15
!i10b 1
!s100 A`5_JD^Qi1FV7kW3LgLY50
R2
IEOJQ:bz1z]P8fe5zhRGEG1
R3
R29
Z32 8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dsp12.v
Z33 FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dsp12.v
!i122 1181
Z34 L0 22 195
R7
R8
r1
!s85 0
31
R16
Z35 !s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dsp12.v|
Z36 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dsp12.v|
!i113 0
R12
R0
n@e@f@x_@d@s@p12
vEFX_DSP12_add_sub
R15
!i10b 1
!s100 bMJ4;hLemMTPRa[azCK`71
R2
IBNO0nB3bX>aa8lf0=R41k2
R3
R29
R32
R33
!i122 1181
Z37 L0 309 39
R7
R8
r1
!s85 0
31
R16
R35
R36
!i113 0
R12
R0
n@e@f@x_@d@s@p12_add_sub
vEFX_DSP12_extender
R15
!i10b 1
!s100 aL=RG[09U^kY7L9Rgbcz=3
R2
IK6:OmFd04^=S:F8?LkA4l0
R3
R29
R32
R33
!i122 1181
Z38 L0 267 21
R7
R8
r1
!s85 0
31
R16
R35
R36
!i113 0
R12
R0
n@e@f@x_@d@s@p12_extender
vEFX_DSP12_mult
R15
!i10b 1
!s100 RFK73g`6klNQ6YB0THA6>3
R2
I?UmPe0ifP@TAlcmahPRT:0
R3
R29
R32
R33
!i122 1181
Z39 L0 246 20
R7
R8
r1
!s85 0
31
R16
R35
R36
!i113 0
R12
R0
n@e@f@x_@d@s@p12_mult
vEFX_DSP12_pipe
R15
!i10b 1
!s100 9HH2Yil`lmC=C1Y_AVPe?0
R2
I:BmRRV04d:0nDQ_]WBfAU2
R3
R29
R32
R33
!i122 1181
Z40 L0 218 27
R7
R8
r1
!s85 0
31
R16
R35
R36
!i113 0
R12
R0
n@e@f@x_@d@s@p12_pipe
vEFX_DSP12_shifter
R15
!i10b 1
!s100 h9V5eT;?nW3XT1jmT3n_a1
R2
IHUc8]d>BC0AiTALAAMfT]0
R3
R29
R32
R33
!i122 1181
Z41 L0 289 19
R7
R8
r1
!s85 0
31
R16
R35
R36
!i113 0
R12
R0
n@e@f@x_@d@s@p12_shifter
vEFX_DSP24
R15
!i10b 1
!s100 ^Ia;=G<Kj;@OGh;kzIhL?3
R2
IFQc6XofL_V[3n1:WSNZoX2
R3
R29
Z42 8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dsp24.v
Z43 FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dsp24.v
!i122 1182
R34
R7
R8
r1
!s85 0
31
R16
Z44 !s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dsp24.v|
Z45 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dsp24.v|
!i113 0
R12
R0
n@e@f@x_@d@s@p24
vEFX_DSP24_add_sub
R15
!i10b 1
!s100 bN9zQ?LA0Y=DO[FG^cjOH2
R2
I=6VhTV1KO1R68iNH[CJ1E3
R3
R29
R42
R43
!i122 1182
R37
R7
R8
r1
!s85 0
31
R16
R44
R45
!i113 0
R12
R0
n@e@f@x_@d@s@p24_add_sub
vEFX_DSP24_extender
R15
!i10b 1
!s100 If0J:E^@gTK]Ef9Vzg]dQ2
R2
I8z51:jea?Jk6VmNAVe^cP2
R3
R29
R42
R43
!i122 1182
R38
R7
R8
r1
!s85 0
31
R16
R44
R45
!i113 0
R12
R0
n@e@f@x_@d@s@p24_extender
vEFX_DSP24_mult
R15
!i10b 1
!s100 B@:X1R0cnRQ?@fS7alK>n2
R2
I9LjZZb:_=1Thja;31fUZ03
R3
R29
R42
R43
!i122 1182
R39
R7
R8
r1
!s85 0
31
R16
R44
R45
!i113 0
R12
R0
n@e@f@x_@d@s@p24_mult
vEFX_DSP24_pipe
R15
!i10b 1
!s100 8:Wic3DA3NVDWD7AlWB@n1
R2
IG1ic42?I5leOl[mOhdRDO2
R3
R29
R42
R43
!i122 1182
R40
R7
R8
r1
!s85 0
31
R16
R44
R45
!i113 0
R12
R0
n@e@f@x_@d@s@p24_pipe
vEFX_DSP24_shifter
R15
!i10b 1
!s100 zAn08VGY4j6WP;3W7F]5o0
R2
IS[Q1VCiMOz=6gV=L7<<<^0
R3
R29
R42
R43
!i122 1182
R41
R7
R8
r1
!s85 0
31
R16
R44
R45
!i113 0
R12
R0
n@e@f@x_@d@s@p24_shifter
vEFX_DSP48
R15
!i10b 1
!s100 n``_F78L=b86=dBjQi^dV1
R2
IjeaeGVE?O@@czfSEnUjXS1
R3
R29
Z46 8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dsp48.v
Z47 FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dsp48.v
!i122 1183
L0 26 213
R7
R8
r1
!s85 0
31
R16
Z48 !s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dsp48.v|
Z49 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_dsp48.v|
!i113 0
R12
R0
n@e@f@x_@d@s@p48
vEFX_DSP48_add_sub
R15
!i10b 1
!s100 mFi8zoZ?I0@2P<OK^FYDC2
R2
Ih?d4OXg2U5Pag?MWaHlKn0
R3
R29
R46
R47
!i122 1183
L0 801 38
R7
R8
r1
!s85 0
31
R16
R48
R49
!i113 0
R12
R0
n@e@f@x_@d@s@p48_add_sub
vEFX_DSP48_add_sub_mode
R15
!i10b 1
!s100 cDhnz?cLaEciIfiC^`]iS1
R2
I0oK`YkP[7P0TY0c30b[fV1
R3
R29
R46
R47
!i122 1183
L0 767 33
R7
R8
r1
!s85 0
31
R16
R48
R49
!i113 0
R12
R0
n@e@f@x_@d@s@p48_add_sub_mode
vEFX_DSP48_c_extender
R15
!i10b 1
!s100 A[1PzEBA5@o=:TQ1mGgba2
R2
IKd>FmJ0LeMcLWZk=55fRa1
R3
R29
R46
R47
!i122 1183
L0 661 35
R7
R8
r1
!s85 0
31
R16
R48
R49
!i113 0
R12
R0
n@e@f@x_@d@s@p48_c_extender
vEFX_DSP48_extender
R15
!i10b 1
!s100 ]H?lmB1>60alVfz6J23<F1
R2
Iah:fmKEVnEBgP1L^IX::[3
R3
R29
R46
R47
!i122 1183
L0 697 21
R7
R8
r1
!s85 0
31
R16
R48
R49
!i113 0
R12
R0
n@e@f@x_@d@s@p48_extender
vEFX_DSP48_float
R15
!i10b 1
!s100 [<on_mZ:fmdJA86K@:dz[0
R2
IlS6mT6LgMA_@jD^?UiGQ>0
R3
R29
R46
R47
!i122 1183
L0 374 171
R7
R8
r1
!s85 0
31
R16
R48
R49
!i113 0
R12
R0
n@e@f@x_@d@s@p48_float
vEFX_DSP48_int
R15
!i10b 1
!s100 ig5M7CNDPP5?Rl^;ILAN^2
R2
IQ:>QQNT]ZFaDYgH<0W4QC3
R3
R29
R46
R47
!i122 1183
L0 240 133
R7
R8
r1
!s85 0
31
R16
R48
R49
!i113 0
R12
R0
n@e@f@x_@d@s@p48_int
vEFX_DSP48_mult
R15
!i10b 1
!s100 _YB5>4[ePk?AcR`M:T<M^1
R2
I[2XV9gzl@ckWEDAhbF>CB0
R3
R29
R46
R47
!i122 1183
L0 602 20
R7
R8
r1
!s85 0
31
R16
R48
R49
!i113 0
R12
R0
n@e@f@x_@d@s@p48_mult
vEFX_DSP48_mult_mode
R15
!i10b 1
!s100 fiG:OVbPjWn5n6;zJ7IMe3
R2
IjlN;2FAHf[ALPK?S2n:DY3
R3
R29
R46
R47
!i122 1183
L0 574 27
R7
R8
r1
!s85 0
31
R16
R48
R49
!i113 0
R12
R0
n@e@f@x_@d@s@p48_mult_mode
vEFX_DSP48_p_extender
R15
!i10b 1
!s100 I`W8hGl927:MfCbJEh13<1
R2
InGKzB:]W<>1iNQdHn:[dB1
R3
R29
R46
R47
!i122 1183
L0 623 37
R7
R8
r1
!s85 0
31
R16
R48
R49
!i113 0
R12
R0
n@e@f@x_@d@s@p48_p_extender
vEFX_DSP48_pipe
R15
!i10b 1
!s100 ZGU3@:O`5hnK4_8MSbThY3
R2
I]^G94k5T9=XoN9e^ofN2[2
R3
R29
R46
R47
!i122 1183
L0 546 27
R7
R8
r1
!s85 0
31
R16
R48
R49
!i113 0
R12
R0
n@e@f@x_@d@s@p48_pipe
vEFX_DSP48_shifter
R15
!i10b 1
!s100 PYCTD@hHBU6]Z<1Me0>Bd3
R2
IzSZeLNO^Q=50E7G9;USl>1
R3
R29
R46
R47
!i122 1183
L0 747 19
R7
R8
r1
!s85 0
31
R16
R48
R49
!i113 0
R12
R0
n@e@f@x_@d@s@p48_shifter
vEFX_DSP48_shifter_mode
R15
!i10b 1
!s100 Jd41I@o@]F;Jzo8_EiY^W1
R2
I:781?lAXA^D<OK1^[OLJG1
R3
R29
R46
R47
!i122 1183
L0 719 27
R7
R8
r1
!s85 0
31
R16
R48
R49
!i113 0
R12
R0
n@e@f@x_@d@s@p48_shifter_mode
vEFX_FF
R15
!i10b 1
!s100 XaV`>Q=5^9oOhg;4V3a160
R2
II:nmRz4:h3EeWXm9S7W3`0
R3
R29
8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ff.v
FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ff.v
!i122 1184
L0 17 74
R7
R8
r1
!s85 0
31
R16
!s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ff.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ff.v|
!i113 0
R12
R0
n@e@f@x_@f@f
vefx_fifo_bin2gray_6a31b4b9f9574f399d5dee96c3b0411d
Z50 !s110 1728137580
!i10b 1
!s100 o2d4O5^bi<W2_d3ml0cbz3
R2
IgPl`IFOZMJ0l8:82^e0IP3
R3
Z51 w1728137580
Z52 8D:/FPGA_Competition/FPGAprojects/data_in_uart_control/prj/ip/data_in_fifo/data_in_fifo.v
Z53 FD:/FPGA_Competition/FPGAprojects/data_in_uart_control/prj/ip/data_in_fifo/data_in_fifo.v
!i122 977
Z54 L0 301 32
R7
R8
r1
!s85 0
31
Z55 !s108 1728137580.000000
Z56 !s107 D:/FPGA_Competition/FPGAprojects/data_in_uart_control/prj/ip/data_in_fifo/data_in_fifo.v|
Z57 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/FPGAprojects/data_in_uart_control/prj/ip/data_in_fifo/data_in_fifo.v|
!i113 0
R12
R0
vefx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631
R1
!i10b 1
!s100 JDHEl?YQPB9ff]ImJSS2h2
R2
IO]=eWd3?nm1SLSakWMR5<0
R3
R21
R17
R18
!i122 1195
R54
R7
R8
r1
!s85 0
31
R9
R19
R20
!i113 0
R12
R0
vefx_fifo_bin2gray_af32f278b05841e694433ae28c490f52
R1
!i10b 1
!s100 hLeIcVi7`2D2LeRNLg3MU3
R2
IkazT]j1[1Xn;EDAgzdjSY3
R3
R21
R4
R5
!i122 1192
R54
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R0
vefx_fifo_ctl_6a31b4b9f9574f399d5dee96c3b0411d
R50
!i10b 1
!s100 Y[^o:WzFemO5Qf1C@I7=_0
R2
I41e@0aIo@EfeB?9bVMb`?3
R3
R51
R52
R53
!i122 977
Z58 L0 1000 374
R7
R8
r1
!s85 0
31
R55
R56
R57
!i113 0
R12
R0
vefx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631
R1
!i10b 1
!s100 YFz;KM@`D;=35l3o?B?2o2
R2
I7CZ^dkChG5o`hlFTCJ4=K1
R3
R21
R17
R18
!i122 1195
R58
R7
R8
r1
!s85 0
31
R9
R19
R20
!i113 0
R12
R0
vefx_fifo_ctl_af32f278b05841e694433ae28c490f52
R1
!i10b 1
!s100 GSnTj886D[X@SFCABR^0K2
R2
IhN@GhRNSADWI26X>T_26V3
R3
R21
R4
R5
!i122 1192
R58
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R0
vefx_fifo_datasync_6a31b4b9f9574f399d5dee96c3b0411d
R50
!i10b 1
!s100 0Gd[JLCM1kMZAUh47:EJE3
R2
IFgiNzGLiaLPE6j=m[5ELF3
R3
R51
R52
R53
!i122 977
Z59 L0 130 22
R7
R8
r1
!s85 0
31
R55
R56
R57
!i113 0
R12
R0
vefx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631
R1
!i10b 1
!s100 T<8alz^@bAo@@SV9YAHIR2
R2
IAhQlFme3Th[GaK9G6=_GD1
R3
R21
R17
R18
!i122 1195
R59
R7
R8
r1
!s85 0
31
R9
R19
R20
!i113 0
R12
R0
vefx_fifo_datasync_af32f278b05841e694433ae28c490f52
R1
!i10b 1
!s100 V2Wba54S:NFoN5ZOj3m;C3
R2
Iz3I>fNdEi;TCOPRh;R[V13
R3
R21
R4
R5
!i122 1192
R59
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R0
vefx_fifo_gray2bin_6a31b4b9f9574f399d5dee96c3b0411d
R50
!i10b 1
!s100 S=?V[o3H4WZGf^i=PoeGE0
R2
IeLT7QnN[Uj@j@4?Bi[P=U3
R3
R51
R52
R53
!i122 977
Z60 L0 213 27
R7
R8
r1
!s85 0
31
R55
R56
R57
!i113 0
R12
R0
vefx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631
R1
!i10b 1
!s100 l@TfHcQoET:<4hJBN]5D83
R2
IU:KBbC3@:SG<KD2nz^ELa2
R3
R21
R17
R18
!i122 1195
R60
R7
R8
r1
!s85 0
31
R9
R19
R20
!i113 0
R12
R0
vefx_fifo_gray2bin_af32f278b05841e694433ae28c490f52
R1
!i10b 1
!s100 NdFWg`Ba[:X]VIb70ROIc2
R2
I??fCmEAGl]GRCl]aOjjF@3
R3
R21
R4
R5
!i122 1192
R60
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R0
vefx_fifo_ram_6a31b4b9f9574f399d5dee96c3b0411d
R50
!i10b 1
!s100 J]fCzZ3[0KFYZGO6:k^`T1
R2
I?9ImdZhJ<Wl1CJVgCkVQ[0
R3
R51
R52
R53
!i122 977
Z61 L0 682 261
R7
R8
r1
!s85 0
31
R55
R56
R57
!i113 0
R12
R0
vefx_fifo_ram_ac9a970141f64bf9914e9a48d4957631
R1
!i10b 1
!s100 Y8OgGaoo0_Dc_A;9[WOQ92
R2
I79f4GDKAdFiRaT?C`EcNn1
R3
R21
R17
R18
!i122 1195
R61
R7
R8
r1
!s85 0
31
R9
R19
R20
!i113 0
R12
R0
vefx_fifo_ram_af32f278b05841e694433ae28c490f52
R1
!i10b 1
!s100 7H^VTlJ2WRE8VUJVdcC2J2
R2
I]Yl<>]1^acKSfCLncM@863
R3
R21
R4
R5
!i122 1192
R61
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R0
vefx_fifo_top_6a31b4b9f9574f399d5dee96c3b0411d
R50
!i10b 1
!s100 <mVBCG?XTRH]JJ9]eo;j[1
R2
I1MEe;R7lZn;kUg131Dn<:1
R3
R51
R52
R53
!i122 977
Z62 L0 390 274
R7
R8
r1
!s85 0
31
R55
R56
R57
!i113 0
R12
R0
vefx_fifo_top_ac9a970141f64bf9914e9a48d4957631
R1
!i10b 1
!s100 @HiiSSHePlk>gm^Z?H;IT1
R2
IRG4@fZzbd:1jb6^oYb;[G3
R3
R21
R17
R18
!i122 1195
R62
R7
R8
r1
!s85 0
31
R9
R19
R20
!i113 0
R12
R0
vefx_fifo_top_af32f278b05841e694433ae28c490f52
R1
!i10b 1
!s100 [0[lOaVV9:X3FmjkhHKDV3
R2
InUSd<[Db[:`BIoBH3zNe50
R3
R21
R4
R5
!i122 1192
R62
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R0
vEFX_GBUFCE
R15
!i10b 1
!s100 P:m_;GD10kAlAichlfTNH0
R2
I9WZ8`AWbz?bmeQdi?l5EJ1
R3
R29
8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_gbufce.v
FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_gbufce.v
!i122 1185
L0 17 34
R7
R8
r1
!s85 0
31
R16
!s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_gbufce.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_gbufce.v|
!i113 0
R12
R0
n@e@f@x_@g@b@u@f@c@e
vEFX_LUT4
R1
!i10b 1
!s100 b?IAoB8b=7a[Yc0FP03S32
R2
Ibj?0nJHgmG>h?j0P=lz8L3
R3
R29
8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_lut4.v
FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_lut4.v
!i122 1186
L0 15 87
R7
R8
r1
!s85 0
31
R16
!s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_lut4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_lut4.v|
!i113 0
R12
R0
n@e@f@x_@l@u@t4
vEFX_MULT
R1
!i10b 1
!s100 V0KVRiF_:1PF9?1;^31TH2
R2
InP>[hjP=h_oGe87XQHQW]0
R3
R29
Z63 8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_mult.v
Z64 FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_mult.v
!i122 1187
L0 24 71
R7
R8
r1
!s85 0
31
R9
Z65 !s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_mult.v|
Z66 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_mult.v|
!i113 0
R12
R0
n@e@f@x_@m@u@l@t
vEFX_RAM10
R1
!i10b 1
!s100 d;LU^USl<ZlOXNfT17ZRM2
R2
IH1^ke1Ven59>k7ZPFO>dN1
R3
R29
8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ram10.v
FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ram10.v
!i122 1190
L0 36 383
R7
R8
r1
!s85 0
31
R9
!s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ram10.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ram10.v|
!i113 0
R12
R0
n@e@f@x_@r@a@m10
vEFX_RAM_10K
R1
!i10b 1
!s100 OWk68zHj0]Xe]ZdNV[zg@3
R2
ISzUQh@lBe6bUm`VB08Z1n0
R3
R29
8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ram_10k.v
FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ram_10k.v
!i122 1189
L0 36 270
R7
R8
r1
!s85 0
31
R9
!s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ram_10k.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ram_10k.v|
!i113 0
R12
R0
n@e@f@x_@r@a@m_10@k
vEFX_RAM_5K
R1
!i10b 1
!s100 Q5KkjGQoDXKW`eT^coBaF1
R2
I08A4^jIZZM:^f3UD9DZ[z3
R3
R29
8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ram_5k.v
FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ram_5k.v
!i122 1188
L0 36 230
R7
R8
r1
!s85 0
31
R9
!s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ram_5k.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_ram_5k.v|
!i113 0
R12
R0
n@e@f@x_@r@a@m_5@k
vEFX_SRL8
R1
!i10b 1
!s100 ;0fGVo_^gHX4YGdcOKd8h0
R2
ITzkm55he5ieW`lEaf>h<g1
R3
R29
8D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_srl8.v
FD:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_srl8.v
!i122 1191
L0 17 52
R7
R8
r1
!s85 0
31
R9
!s107 D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_srl8.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/Endless_scaling/biliner_test3/Efinity_Origion/efx_srl8.v|
!i113 0
R12
R0
n@e@f@x_@s@r@l8
vefx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0
R1
!i10b 1
!s100 <:BGLaKG89:VlJ_X0Tjeg2
R2
IcQ39Pi2eAhe]jKETKmT3P0
R3
R21
R30
R31
!i122 1194
L0 1871 237
R7
R8
r1
!s85 0
31
R9
R27
R28
!i113 0
R12
R0
vf_mulAdd
R15
!i10b 1
!s100 ibBca1S@oOJ^dRjSiZoZ=0
R2
I]aNaZLYk3FPafJao3JVfe0
R3
R29
R46
R47
!i122 1183
L0 840 554
R7
R8
r1
!s85 0
31
R16
R48
R49
!i113 0
R12
R0
nf_mul@add
vfp_fmt_conv
R15
!i10b 1
!s100 FNhHN7nWkKmn<FT`?h2NZ2
R2
IaSe0O>MbFQnWN4DY4go:V0
R3
R29
R46
R47
!i122 1183
L0 1395 118
R7
R8
r1
!s85 0
31
R16
R48
R49
!i113 0
R12
R0
vINIT_MULT_FF
R1
!i10b 1
!s100 aX?`DC6j8nc6[eM3^Zfaj2
R2
IBl0ekJPkKlDM=5zfe=1:z2
R3
R29
R63
R64
!i122 1187
L0 96 73
R7
R8
r1
!s85 0
31
R9
R65
R66
!i113 0
R12
R0
n@i@n@i@t_@m@u@l@t_@f@f
vmy_bram_ip
R1
!i10b 1
!s100 ghimH><GCA3mkl8iTRbY<3
R2
IYmo3hlgU>bUV=48RgzaX41
R3
R26
R30
R31
!i122 1194
L0 49 96
R7
R8
r1
!s85 0
31
R9
R27
R28
!i113 0
R12
R0
vrgb_biliner
R15
!i10b 1
!s100 ;@iQRam4[WK0COL[Gd4lX3
R2
I7<hhd27ECC]hURm:^?eG_0
R3
w1728135724
8D:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/Bilinear_interpolation/rgb_biliner.v
FD:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/Bilinear_interpolation/rgb_biliner.v
!i122 1174
L0 1 99
R7
R8
r1
!s85 0
31
R16
!s107 D:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/Bilinear_interpolation/rgb_biliner.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/FPGA_Competition/FPGAprojects/data_in_uart_control/rtl/Bilinear_interpolation/rgb_biliner.v|
!i113 0
R12
R0
