INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Esteban Chinchilla/Tarea 3/Tarea 3.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Esteban Chinchilla/Tarea 3/Tarea 3.srcs/sources_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Esteban Chinchilla/Tarea 3/Tarea 3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
