# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=3 +define+BENCHMARK=0 -I/home/tela/Arch2025/lab2/build/../vsrc --x-assign unique -O3 -CFLAGS -g -std=c++2a -static -Wall -I/home/tela/Arch2025/lab2/difftest/src/test/csrc -I/home/tela/Arch2025/lab2/difftest/src/test/csrc/common -I/home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -y ../vsrc/ram -o /home/tela/Arch2025/lab2/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/SimJTAG.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/difftest.v /home/tela/Arch2025/lab2/difftest/src/test/csrc/verilator/main.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/verilator/emu.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/verilator/snapshot.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/vcs/main.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/sdcard.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/keyboard.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/flash.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/remote_bitbang.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/SimJTAG.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/axi4.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/vga.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/common.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/compress.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/uart.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/ram.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/device.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/difftest.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/spikedasm.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/goldenmem.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/ref.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/interface.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/sdcard.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/keyboard.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/flash.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/remote_bitbang.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/SimJTAG.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/axi4.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/vga.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/common.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/compress.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/uart.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/ram.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/common/device.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/difftest.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/spikedasm.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/goldenmem.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/ref.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/interface.cpp /home/tela/Arch2025/lab2/difftest/src/test/csrc/difftest/nemuproxy.cpp"
T      5866   129909  1741656749   142752876  1741656749   142752876 "../build/emu-compile/VSimTop.cpp"
T      3113   129888  1741656749   142752876  1741656749   142752876 "../build/emu-compile/VSimTop.h"
T      5734   176711  1741656749   202752861  1741656749   202752861 "../build/emu-compile/VSimTop.mk"
T       678   129875  1741656749   142752876  1741656749   142752876 "../build/emu-compile/VSimTop__Dpi.cpp"
T      6067   129854  1741656749   142752876  1741656749   142752876 "../build/emu-compile/VSimTop__Dpi.h"
T      1546    10508  1741656749   142752876  1741656749   142752876 "../build/emu-compile/VSimTop__Syms.cpp"
T      1463   129853  1741656749   142752876  1741656749   142752876 "../build/emu-compile/VSimTop__Syms.h"
T    105132   176226  1741656749   152752875  1741656749   152752875 "../build/emu-compile/VSimTop__Trace.cpp"
T    189392   129935  1741656749   152752875  1741656749   152752875 "../build/emu-compile/VSimTop__Trace__Slow.cpp"
T    702531   176306  1741656749   192752865  1741656749   192752865 "../build/emu-compile/VSimTop___024root.cpp"
T      5167   176296  1741656749   152752875  1741656749   152752875 "../build/emu-compile/VSimTop___024root.h"
T    612131   176300  1741656749   172752869  1741656749   172752869 "../build/emu-compile/VSimTop___024root__Slow.cpp"
T     47088   176574  1741656749   192752865  1741656749   192752865 "../build/emu-compile/VSimTop___024unit.cpp"
T       770   176308  1741656749   192752865  1741656749   192752865 "../build/emu-compile/VSimTop___024unit.h"
T       963   176316  1741656749   192752865  1741656749   192752865 "../build/emu-compile/VSimTop___024unit__Slow.cpp"
T    128530   176617  1741656749   202752861  1741656749   202752861 "../build/emu-compile/VSimTop__stats.txt"
T      2238   176725  1741656749   202752861  1741656749   202752861 "../build/emu-compile/VSimTop__ver.d"
T         0        0  1741656749   202752861  1741656749   202752861 "../build/emu-compile/VSimTop__verFiles.dat"
T      1765   176620  1741656749   202752861  1741656749   202752861 "../build/emu-compile/VSimTop_classes.mk"
S      1259   202771  1741135778    88374271  1740214528   503468000 "/home/tela/Arch2025/lab2/build/../vsrc/../build/../vsrc/SimTop.sv"
S      8945   202774  1741319999   738370684  1741319999   738370684 "/home/tela/Arch2025/lab2/build/../vsrc/include/common.sv"
S       122   202773  1741135778    88374271  1740214528   503468000 "/home/tela/Arch2025/lab2/build/../vsrc/include/config.sv"
S      2796   202758  1741319999   738370684  1741319999   738370684 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/decode/decode.sv"
S      8184   202757  1741146365   762687841  1741146365   762687841 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/decode/decoder.sv"
S       640   202760  1741145908   842672326  1741145908   842672326 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/execute/alu.sv"
S      3432   202761  1741319998    78370677  1741319998    78370677 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/execute/execute.sv"
S       632   202754  1741610935   150249032  1741610935   150249032 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/fetch/fetch.sv"
S       566   202755  1741610196   440429433  1741610196   440429433 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/fetch/pcselect.sv"
S     10909   202763  1741319999   738370684  1741319999   738370684 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/memory/memory.sv"
S       665   202752  1741135778    68374272  1740376773   189733000 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/regfile/regfile.sv"
S       980   202767  1741611439   270118736  1741611439   270118736 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/regs/reg_DE.sv"
S       496   202768  1741313720    21699774  1741313720    21699774 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/regs/reg_EM.sv"
S      1239   202769  1741615413   162931639  1741615413   162931639 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/regs/reg_FD.sv"
S       682   202770  1741319999   738370684  1741319999   738370684 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/regs/reg_MW.sv"
S       718   202765  1741319996   298370661  1741319996   298370661 "/home/tela/Arch2025/lab2/build/../vsrc/pipeline/writeback/writeback.sv"
S      7665   202776  1741656649   932775753  1741656649   932775753 "/home/tela/Arch2025/lab2/build/../vsrc/src/core.sv"
S      1732   202778  1741135778    98374275  1740214528   503468000 "/home/tela/Arch2025/lab2/build/../vsrc/util/CBusArbiter.sv"
S       857   202781  1741135778    98374275  1740214528   503468000 "/home/tela/Arch2025/lab2/build/../vsrc/util/DBusToCBus.sv"
S       563   202782  1741135778    98374275  1740214528   513468000 "/home/tela/Arch2025/lab2/build/../vsrc/util/IBusToCBus.sv"
S  10445528   175248  1740359913   997467686  1740359913   997467686 "/usr/local/bin/verilator_bin"
S       323   129939  1741597141   735649607  1741597119   509331400 "src/test/vsrc/common/EICG_wrapper.v"
S      2542   130512  1741597141   815649586  1741597119   509331400 "src/test/vsrc/common/SimJTAG.v"
S       884   129925  1741597141   685649618  1741597119   509331400 "src/test/vsrc/common/assert.v"
S     17884   129934  1741597141   715649610  1741597119   510331000 "src/test/vsrc/common/difftest.v"
S      5430   129943  1741597141   755649601  1741597119   510839200 "src/test/vsrc/common/ram.sv"
S      1486   129948  1741597141   775649598  1741597119   511481000 "src/test/vsrc/common/ram.v"
S      1794   130511  1741597141   795649592  1741597119   511849500 "src/test/vsrc/common/ref.v"
