# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/natha/EE371_Lab4 {C:/Users/natha/EE371_Lab4/ram32x8_1p.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:02 on Nov 04,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/natha/EE371_Lab4" C:/Users/natha/EE371_Lab4/ram32x8_1p.v 
# -- Compiling module ram32x8_1p
# 
# Top level modules:
# 	ram32x8_1p
# End time: 16:19:02 on Nov 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/natha/EE371_Lab4 {C:/Users/natha/EE371_Lab4/binarysearch_datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:02 on Nov 04,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/natha/EE371_Lab4" C:/Users/natha/EE371_Lab4/binarysearch_datapath.sv 
# -- Compiling module binarysearch_datapath
# -- Compiling module binarysearch_datapath_testbench
# 
# Top level modules:
# 	binarysearch_datapath_testbench
# End time: 16:19:02 on Nov 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.binarysearch_datapath_testbench
# vsim work.binarysearch_datapath_testbench 
# Start time: 16:19:08 on Nov 04,2018
# Loading sv_std.std
# Loading work.binarysearch_datapath_testbench
# Loading work.binarysearch_datapath
# Loading work.ram32x8_1p
# ** Error: (vsim-3033) C:/Users/natha/EE371_Lab4/ram32x8_1p.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /binarysearch_datapath_testbench/dut/mem File: C:/Users/natha/EE371_Lab4/ram32x8_1p.v
#         Searched libraries:
#             C:/Users/natha/EE371_Lab4/simulation/modelsim/rtl_work
# Error loading design
# End time: 16:19:08 on Nov 04,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.binarysearch_datapath_testbench -Lf altera_mf_ver
# vsim work.binarysearch_datapath_testbench -Lf altera_mf_ver 
# Start time: 16:24:05 on Nov 04,2018
# Loading sv_std.std
# Loading work.binarysearch_datapath_testbench
# Loading work.binarysearch_datapath
# Loading work.ram32x8_1p
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/binarysearch_datapath_testbench/clock
add wave -position end  sim:/binarysearch_datapath_testbench/A
add wave -position end  sim:/binarysearch_datapath_testbench/set_L
add wave -position end  sim:/binarysearch_datapath_testbench/set_R
add wave -position end  sim:/binarysearch_datapath_testbench/set_M
add wave -position end  sim:/binarysearch_datapath_testbench/load_A
add wave -position end  sim:/binarysearch_datapath_testbench/F
add wave -position end  sim:/binarysearch_datapath_testbench/NF
run -all
# ** Note: $stop    : C:/Users/natha/EE371_Lab4/binarysearch_datapath.sv(72)
#    Time: 110 ns  Iteration: 1  Instance: /binarysearch_datapath_testbench
# Break in Module binarysearch_datapath_testbench at C:/Users/natha/EE371_Lab4/binarysearch_datapath.sv line 72
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
