-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spfph_mu2trk_dptvals is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mu_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_0_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_1_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_10_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_11_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_12_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_13_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of spfph_mu2trk_dptvals is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv12_835 : STD_LOGIC_VECTOR (11 downto 0) := "100000110101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal grp_dr2_int_cap_12_s_fu_402_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_598 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal grp_dr2_int_cap_12_s_fu_414_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_602 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_606 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_610 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_614 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_462_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_618 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_474_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_622 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_486_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_626 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_498_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_630 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_510_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_634 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_522_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_638 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_534_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_642 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_546_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_646 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_558_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_650 : STD_LOGIC_VECTOR (11 downto 0);
    signal track_13_hwPhi_V_re_6_reg_1688 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_12_hwPhi_V_re_6_reg_1693 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_11_hwPhi_V_re_6_reg_1698 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_10_hwPhi_V_re_6_reg_1703 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_9_hwPhi_V_rea_6_reg_1708 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_8_hwPhi_V_rea_6_reg_1713 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_7_hwPhi_V_rea_6_reg_1718 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_6_hwPhi_V_rea_6_reg_1723 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_5_hwPhi_V_rea_6_reg_1728 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_4_hwPhi_V_rea_6_reg_1733 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_3_hwPhi_V_rea_6_reg_1738 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_2_hwPhi_V_rea_6_reg_1743 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_1_hwPhi_V_rea_6_reg_1748 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_0_hwPhi_V_rea_6_reg_1753 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_13_hwEta_V_re_6_reg_1758 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_12_hwEta_V_re_6_reg_1763 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_11_hwEta_V_re_6_reg_1768 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_10_hwEta_V_re_6_reg_1773 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_9_hwEta_V_rea_6_reg_1778 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_8_hwEta_V_rea_6_reg_1783 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_7_hwEta_V_rea_6_reg_1788 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_6_hwEta_V_rea_6_reg_1793 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_5_hwEta_V_rea_6_reg_1798 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_4_hwEta_V_rea_6_reg_1803 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_3_hwEta_V_rea_6_reg_1808 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_2_hwEta_V_rea_6_reg_1813 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_1_hwEta_V_rea_6_reg_1818 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_0_hwEta_V_rea_6_reg_1823 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_13_hwPt_V_rea_6_reg_1864 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_13_hwPt_V_rea_6_reg_1864_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_13_hwPt_V_rea_6_reg_1864_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_13_hwPt_V_rea_6_reg_1864_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_12_hwPt_V_rea_6_reg_1870 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_12_hwPt_V_rea_6_reg_1870_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_12_hwPt_V_rea_6_reg_1870_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_12_hwPt_V_rea_6_reg_1870_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_11_hwPt_V_rea_6_reg_1876 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_11_hwPt_V_rea_6_reg_1876_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_11_hwPt_V_rea_6_reg_1876_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_11_hwPt_V_rea_6_reg_1876_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_10_hwPt_V_rea_6_reg_1882 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_10_hwPt_V_rea_6_reg_1882_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_10_hwPt_V_rea_6_reg_1882_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_10_hwPt_V_rea_6_reg_1882_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_9_hwPt_V_read_7_reg_1888 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_9_hwPt_V_read_7_reg_1888_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_9_hwPt_V_read_7_reg_1888_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_9_hwPt_V_read_7_reg_1888_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_8_hwPt_V_read_7_reg_1894 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_8_hwPt_V_read_7_reg_1894_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_8_hwPt_V_read_7_reg_1894_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_8_hwPt_V_read_7_reg_1894_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_7_hwPt_V_read_7_reg_1900 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_7_hwPt_V_read_7_reg_1900_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_7_hwPt_V_read_7_reg_1900_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_7_hwPt_V_read_7_reg_1900_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPt_V_read_7_reg_1906 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPt_V_read_7_reg_1906_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPt_V_read_7_reg_1906_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPt_V_read_7_reg_1906_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPt_V_read_7_reg_1912 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPt_V_read_7_reg_1912_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPt_V_read_7_reg_1912_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPt_V_read_7_reg_1912_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPt_V_read_7_reg_1918 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPt_V_read_7_reg_1918_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPt_V_read_7_reg_1918_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPt_V_read_7_reg_1918_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPt_V_read_7_reg_1924 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPt_V_read_7_reg_1924_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPt_V_read_7_reg_1924_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPt_V_read_7_reg_1924_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPt_V_read_7_reg_1930 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPt_V_read_7_reg_1930_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPt_V_read_7_reg_1930_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPt_V_read_7_reg_1930_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPt_V_read_7_reg_1936 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPt_V_read_7_reg_1936_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPt_V_read_7_reg_1936_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPt_V_read_7_reg_1936_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPt_V_read_7_reg_1942 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPt_V_read_7_reg_1942_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPt_V_read_7_reg_1942_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPt_V_read_7_reg_1942_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_1_hwPt_V_read_3_reg_1984 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_1_hwPt_V_read_3_reg_1984_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_1_hwPt_V_read_3_reg_1984_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_0_hwPt_V_read_3_reg_2002 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_0_hwPt_V_read_3_reg_2002_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_0_hwPt_V_read_3_reg_2002_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_2020 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_s_reg_2020_pp0_iter1_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_s_reg_2020_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_s_reg_2020_pp0_iter3_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_s_reg_2020_pp0_iter4_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_57_reg_2025 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_57_reg_2025_pp0_iter1_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_57_reg_2025_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_57_reg_2025_pp0_iter3_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_57_reg_2025_pp0_iter4_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal dpt_V_fu_758_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_reg_2030 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_2037 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_0_1_fu_762_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_1_reg_2042 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_1_reg_2049 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_0_2_fu_766_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_2_reg_2054 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_2_reg_2061 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_0_3_fu_770_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_3_reg_2066 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_3_reg_2073 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_0_4_fu_774_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_4_reg_2078 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_4_reg_2085 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_0_5_fu_778_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_5_reg_2090 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_5_reg_2097 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_0_6_fu_782_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_6_reg_2102 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_6_reg_2109 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_0_7_fu_786_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_7_reg_2114 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_7_reg_2121 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_0_8_fu_790_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_8_reg_2126 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_8_reg_2133 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_0_9_fu_794_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_9_reg_2138 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_9_reg_2145 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_0_s_fu_798_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_s_reg_2150 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_s_reg_2157 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_0_10_fu_802_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_10_reg_2162 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_10_reg_2169 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_0_11_fu_806_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_11_reg_2174 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_11_reg_2181 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_0_12_fu_810_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_12_reg_2186 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_12_reg_2193 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_s_fu_814_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_s_reg_2198 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_1_fu_818_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_1_reg_2205 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_2_fu_822_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_2_reg_2212 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_3_fu_826_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_3_reg_2219 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_4_fu_830_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_4_reg_2226 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_5_fu_834_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_5_reg_2233 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_6_fu_838_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_6_reg_2240 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_7_fu_842_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_7_reg_2247 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_8_fu_846_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_8_reg_2254 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_9_fu_850_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_9_reg_2261 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_s_fu_854_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_s_reg_2268 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_10_fu_858_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_10_reg_2275 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_11_fu_862_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_11_reg_2282 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_12_fu_866_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_12_reg_2289 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_reg_2296 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_1_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_1_reg_2301 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_2_fu_880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_2_reg_2306 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_3_fu_885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_3_reg_2311 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_4_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_4_reg_2316 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_5_fu_895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_5_reg_2321 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_6_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_6_reg_2326 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_7_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_7_reg_2331 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_8_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_8_reg_2336 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_9_fu_915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_9_reg_2341 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_s_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_s_reg_2346 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_10_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_10_reg_2351 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_11_fu_930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_11_reg_2356 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_12_fu_935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_12_reg_2361 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_reg_2366 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_fu_940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_reg_2371 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_1_reg_2376 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_1_fu_945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_1_reg_2381 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_2_reg_2386 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_2_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_2_reg_2391 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_3_reg_2396 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_3_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_3_reg_2401 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_4_reg_2406 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_4_fu_960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_4_reg_2411 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_5_reg_2416 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_5_fu_965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_5_reg_2421 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_6_reg_2426 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_6_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_6_reg_2431 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_7_reg_2436 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_7_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_7_reg_2441 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_8_reg_2446 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_8_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_8_reg_2451 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_9_reg_2456 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_9_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_9_reg_2461 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_s_reg_2466 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_s_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_s_reg_2471 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_10_reg_2476 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_10_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_10_reg_2481 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_11_reg_2486 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_11_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_11_reg_2491 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_12_reg_2496 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_12_fu_1005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_12_reg_2501 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_port_reg_mu_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_mu_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_mu_1_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_mu_1_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_7_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_8_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_9_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_10_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_11_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_12_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_13_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_414_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_414_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_414_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_414_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_414_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_426_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_438_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_450_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_462_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_462_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_462_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_462_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_462_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_474_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_474_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_474_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_474_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_474_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_486_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_486_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_486_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_486_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_486_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_498_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_498_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_498_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_498_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_498_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_510_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_510_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_510_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_510_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_510_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_522_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_522_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_522_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_522_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_522_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_534_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_534_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_534_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_534_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_534_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_546_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_546_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_546_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_546_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_546_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_558_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_558_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_558_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_558_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_558_ap_ce : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_49_fu_1010_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_fu_1015_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_1021_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_1_fu_1031_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_1_fu_1036_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_2_fu_1049_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_2_fu_1054_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_3_fu_1067_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_3_fu_1072_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_4_fu_1085_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_4_fu_1090_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_5_fu_1103_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_5_fu_1108_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_6_fu_1121_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_6_fu_1126_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_7_fu_1139_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_7_fu_1144_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_8_fu_1157_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_8_fu_1162_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_9_fu_1175_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_9_fu_1180_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_s_fu_1193_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_s_fu_1198_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_10_fu_1211_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_10_fu_1216_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_11_fu_1229_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_11_fu_1234_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_12_fu_1247_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_12_fu_1252_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_fu_1265_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_fu_1270_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_1276_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_1_fu_1286_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_1_fu_1291_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_2_fu_1304_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_2_fu_1309_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_3_fu_1322_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_3_fu_1327_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_4_fu_1340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_4_fu_1345_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_5_fu_1358_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_5_fu_1363_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_6_fu_1376_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_6_fu_1381_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_7_fu_1394_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_7_fu_1399_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_8_fu_1412_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_8_fu_1417_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_9_fu_1430_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_9_fu_1435_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_s_fu_1448_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_s_fu_1453_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_10_fu_1466_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_10_fu_1471_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_11_fu_1484_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_11_fu_1489_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_12_fu_1502_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_12_fu_1507_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_0_fu_1024_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_fu_1042_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_2_fu_1060_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_3_fu_1078_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_4_fu_1096_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_5_fu_1114_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_6_fu_1132_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_7_fu_1150_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_8_fu_1168_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_9_fu_1186_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_1_fu_1204_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_2_fu_1222_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_3_fu_1240_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_4_fu_1258_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_0_fu_1279_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_fu_1297_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_2_fu_1315_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_3_fu_1333_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_4_fu_1351_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_5_fu_1369_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_6_fu_1387_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_7_fu_1405_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_8_fu_1423_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_9_fu_1441_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_1_fu_1459_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_2_fu_1477_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_3_fu_1495_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_4_fu_1513_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to5 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component dr2_int_cap_12_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        eta1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        eta2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_dr2_int_cap_12_s_fu_402 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_402_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_402_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_402_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_402_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_402_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_402_ap_ce);

    grp_dr2_int_cap_12_s_fu_414 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_414_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_414_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_414_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_414_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_414_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_414_ap_ce);

    grp_dr2_int_cap_12_s_fu_426 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_426_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_426_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_426_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_426_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_426_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_426_ap_ce);

    grp_dr2_int_cap_12_s_fu_438 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_438_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_438_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_438_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_438_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_438_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_438_ap_ce);

    grp_dr2_int_cap_12_s_fu_450 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_450_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_450_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_450_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_450_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_450_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_450_ap_ce);

    grp_dr2_int_cap_12_s_fu_462 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_462_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_462_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_462_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_462_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_462_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_462_ap_ce);

    grp_dr2_int_cap_12_s_fu_474 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_474_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_474_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_474_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_474_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_474_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_474_ap_ce);

    grp_dr2_int_cap_12_s_fu_486 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_486_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_486_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_486_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_486_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_486_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_486_ap_ce);

    grp_dr2_int_cap_12_s_fu_498 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_498_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_498_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_498_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_498_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_498_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_498_ap_ce);

    grp_dr2_int_cap_12_s_fu_510 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_510_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_510_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_510_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_510_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_510_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_510_ap_ce);

    grp_dr2_int_cap_12_s_fu_522 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_522_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_522_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_522_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_522_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_522_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_522_ap_ce);

    grp_dr2_int_cap_12_s_fu_534 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_534_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_534_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_534_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_534_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_534_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_534_ap_ce);

    grp_dr2_int_cap_12_s_fu_546 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_546_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_546_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_546_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_546_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_546_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_546_ap_ce);

    grp_dr2_int_cap_12_s_fu_558 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_558_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_558_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_558_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_558_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_558_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_558_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_port_reg_mu_0_hwPt_V_read <= mu_0_hwPt_V_read;
                ap_port_reg_mu_1_hwEta_V_read <= mu_1_hwEta_V_read;
                ap_port_reg_mu_1_hwPhi_V_read <= mu_1_hwPhi_V_read;
                ap_port_reg_mu_1_hwPt_V_read <= mu_1_hwPt_V_read;
                ap_port_reg_track_0_hwPt_V_read <= track_0_hwPt_V_read;
                ap_port_reg_track_10_hwPt_V_rea <= track_10_hwPt_V_rea;
                ap_port_reg_track_11_hwPt_V_rea <= track_11_hwPt_V_rea;
                ap_port_reg_track_12_hwPt_V_rea <= track_12_hwPt_V_rea;
                ap_port_reg_track_13_hwPt_V_rea <= track_13_hwPt_V_rea;
                ap_port_reg_track_1_hwPt_V_read <= track_1_hwPt_V_read;
                ap_port_reg_track_2_hwPt_V_read <= track_2_hwPt_V_read;
                ap_port_reg_track_3_hwPt_V_read <= track_3_hwPt_V_read;
                ap_port_reg_track_4_hwPt_V_read <= track_4_hwPt_V_read;
                ap_port_reg_track_5_hwPt_V_read <= track_5_hwPt_V_read;
                ap_port_reg_track_6_hwPt_V_read <= track_6_hwPt_V_read;
                ap_port_reg_track_7_hwPt_V_read <= track_7_hwPt_V_read;
                ap_port_reg_track_8_hwPt_V_read <= track_8_hwPt_V_read;
                ap_port_reg_track_9_hwPt_V_read <= track_9_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                dpt_V_0_10_reg_2162 <= dpt_V_0_10_fu_802_p2;
                dpt_V_0_11_reg_2174 <= dpt_V_0_11_fu_806_p2;
                dpt_V_0_12_reg_2186 <= dpt_V_0_12_fu_810_p2;
                dpt_V_0_1_reg_2042 <= dpt_V_0_1_fu_762_p2;
                dpt_V_0_2_reg_2054 <= dpt_V_0_2_fu_766_p2;
                dpt_V_0_3_reg_2066 <= dpt_V_0_3_fu_770_p2;
                dpt_V_0_4_reg_2078 <= dpt_V_0_4_fu_774_p2;
                dpt_V_0_5_reg_2090 <= dpt_V_0_5_fu_778_p2;
                dpt_V_0_6_reg_2102 <= dpt_V_0_6_fu_782_p2;
                dpt_V_0_7_reg_2114 <= dpt_V_0_7_fu_786_p2;
                dpt_V_0_8_reg_2126 <= dpt_V_0_8_fu_790_p2;
                dpt_V_0_9_reg_2138 <= dpt_V_0_9_fu_794_p2;
                dpt_V_0_s_reg_2150 <= dpt_V_0_s_fu_798_p2;
                dpt_V_13_10_reg_2275 <= dpt_V_13_10_fu_858_p2;
                dpt_V_13_11_reg_2282 <= dpt_V_13_11_fu_862_p2;
                dpt_V_13_12_reg_2289 <= dpt_V_13_12_fu_866_p2;
                dpt_V_13_1_reg_2205 <= dpt_V_13_1_fu_818_p2;
                dpt_V_13_2_reg_2212 <= dpt_V_13_2_fu_822_p2;
                dpt_V_13_3_reg_2219 <= dpt_V_13_3_fu_826_p2;
                dpt_V_13_4_reg_2226 <= dpt_V_13_4_fu_830_p2;
                dpt_V_13_5_reg_2233 <= dpt_V_13_5_fu_834_p2;
                dpt_V_13_6_reg_2240 <= dpt_V_13_6_fu_838_p2;
                dpt_V_13_7_reg_2247 <= dpt_V_13_7_fu_842_p2;
                dpt_V_13_8_reg_2254 <= dpt_V_13_8_fu_846_p2;
                dpt_V_13_9_reg_2261 <= dpt_V_13_9_fu_850_p2;
                dpt_V_13_s_reg_2268 <= dpt_V_13_s_fu_854_p2;
                dpt_V_reg_2030 <= dpt_V_fu_758_p2;
                dpt_V_s_reg_2198 <= dpt_V_s_fu_814_p2;
                track_0_hwEta_V_rea_6_reg_1823 <= track_0_hwEta_V_rea;
                track_0_hwPhi_V_rea_6_reg_1753 <= track_0_hwPhi_V_rea;
                track_10_hwEta_V_re_6_reg_1773 <= track_10_hwEta_V_re;
                track_10_hwPhi_V_re_6_reg_1703 <= track_10_hwPhi_V_re;
                track_11_hwEta_V_re_6_reg_1768 <= track_11_hwEta_V_re;
                track_11_hwPhi_V_re_6_reg_1698 <= track_11_hwPhi_V_re;
                track_12_hwEta_V_re_6_reg_1763 <= track_12_hwEta_V_re;
                track_12_hwPhi_V_re_6_reg_1693 <= track_12_hwPhi_V_re;
                track_13_hwEta_V_re_6_reg_1758 <= track_13_hwEta_V_re;
                track_13_hwPhi_V_re_6_reg_1688 <= track_13_hwPhi_V_re;
                track_1_hwEta_V_rea_6_reg_1818 <= track_1_hwEta_V_rea;
                track_1_hwPhi_V_rea_6_reg_1748 <= track_1_hwPhi_V_rea;
                track_2_hwEta_V_rea_6_reg_1813 <= track_2_hwEta_V_rea;
                track_2_hwPhi_V_rea_6_reg_1743 <= track_2_hwPhi_V_rea;
                track_3_hwEta_V_rea_6_reg_1808 <= track_3_hwEta_V_rea;
                track_3_hwPhi_V_rea_6_reg_1738 <= track_3_hwPhi_V_rea;
                track_4_hwEta_V_rea_6_reg_1803 <= track_4_hwEta_V_rea;
                track_4_hwPhi_V_rea_6_reg_1733 <= track_4_hwPhi_V_rea;
                track_5_hwEta_V_rea_6_reg_1798 <= track_5_hwEta_V_rea;
                track_5_hwPhi_V_rea_6_reg_1728 <= track_5_hwPhi_V_rea;
                track_6_hwEta_V_rea_6_reg_1793 <= track_6_hwEta_V_rea;
                track_6_hwPhi_V_rea_6_reg_1723 <= track_6_hwPhi_V_rea;
                track_7_hwEta_V_rea_6_reg_1788 <= track_7_hwEta_V_rea;
                track_7_hwPhi_V_rea_6_reg_1718 <= track_7_hwPhi_V_rea;
                track_8_hwEta_V_rea_6_reg_1783 <= track_8_hwEta_V_rea;
                track_8_hwPhi_V_rea_6_reg_1713 <= track_8_hwPhi_V_rea;
                track_9_hwEta_V_rea_6_reg_1778 <= track_9_hwEta_V_rea;
                track_9_hwPhi_V_rea_6_reg_1708 <= track_9_hwPhi_V_rea;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mu_0_hwPt_V_read_3_reg_2002 <= ap_port_reg_mu_0_hwPt_V_read;
                mu_0_hwPt_V_read_3_reg_2002_pp0_iter1_reg <= mu_0_hwPt_V_read_3_reg_2002;
                mu_0_hwPt_V_read_3_reg_2002_pp0_iter2_reg <= mu_0_hwPt_V_read_3_reg_2002_pp0_iter1_reg;
                mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg <= mu_0_hwPt_V_read_3_reg_2002_pp0_iter2_reg;
                mu_1_hwPt_V_read_3_reg_1984 <= ap_port_reg_mu_1_hwPt_V_read;
                mu_1_hwPt_V_read_3_reg_1984_pp0_iter1_reg <= mu_1_hwPt_V_read_3_reg_1984;
                mu_1_hwPt_V_read_3_reg_1984_pp0_iter2_reg <= mu_1_hwPt_V_read_3_reg_1984_pp0_iter1_reg;
                mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg <= mu_1_hwPt_V_read_3_reg_1984_pp0_iter2_reg;
                tmp_48_1_10_reg_2481 <= tmp_48_1_10_fu_995_p2;
                tmp_48_1_11_reg_2491 <= tmp_48_1_11_fu_1000_p2;
                tmp_48_1_12_reg_2501 <= tmp_48_1_12_fu_1005_p2;
                tmp_48_1_1_reg_2381 <= tmp_48_1_1_fu_945_p2;
                tmp_48_1_2_reg_2391 <= tmp_48_1_2_fu_950_p2;
                tmp_48_1_3_reg_2401 <= tmp_48_1_3_fu_955_p2;
                tmp_48_1_4_reg_2411 <= tmp_48_1_4_fu_960_p2;
                tmp_48_1_5_reg_2421 <= tmp_48_1_5_fu_965_p2;
                tmp_48_1_6_reg_2431 <= tmp_48_1_6_fu_970_p2;
                tmp_48_1_7_reg_2441 <= tmp_48_1_7_fu_975_p2;
                tmp_48_1_8_reg_2451 <= tmp_48_1_8_fu_980_p2;
                tmp_48_1_9_reg_2461 <= tmp_48_1_9_fu_985_p2;
                tmp_48_1_reg_2371 <= tmp_48_1_fu_940_p2;
                tmp_48_1_s_reg_2471 <= tmp_48_1_s_fu_990_p2;
                tmp_57_reg_2025 <= ap_port_reg_mu_1_hwPt_V_read(15 downto 1);
                tmp_57_reg_2025_pp0_iter1_reg <= tmp_57_reg_2025;
                tmp_57_reg_2025_pp0_iter2_reg <= tmp_57_reg_2025_pp0_iter1_reg;
                tmp_57_reg_2025_pp0_iter3_reg <= tmp_57_reg_2025_pp0_iter2_reg;
                tmp_57_reg_2025_pp0_iter4_reg <= tmp_57_reg_2025_pp0_iter3_reg;
                tmp_s_reg_2020 <= ap_port_reg_mu_0_hwPt_V_read(15 downto 1);
                tmp_s_reg_2020_pp0_iter1_reg <= tmp_s_reg_2020;
                tmp_s_reg_2020_pp0_iter2_reg <= tmp_s_reg_2020_pp0_iter1_reg;
                tmp_s_reg_2020_pp0_iter3_reg <= tmp_s_reg_2020_pp0_iter2_reg;
                tmp_s_reg_2020_pp0_iter4_reg <= tmp_s_reg_2020_pp0_iter3_reg;
                track_0_hwPt_V_read_7_reg_1942 <= ap_port_reg_track_0_hwPt_V_read;
                track_0_hwPt_V_read_7_reg_1942_pp0_iter1_reg <= track_0_hwPt_V_read_7_reg_1942;
                track_0_hwPt_V_read_7_reg_1942_pp0_iter2_reg <= track_0_hwPt_V_read_7_reg_1942_pp0_iter1_reg;
                track_0_hwPt_V_read_7_reg_1942_pp0_iter3_reg <= track_0_hwPt_V_read_7_reg_1942_pp0_iter2_reg;
                track_10_hwPt_V_rea_6_reg_1882 <= ap_port_reg_track_10_hwPt_V_rea;
                track_10_hwPt_V_rea_6_reg_1882_pp0_iter1_reg <= track_10_hwPt_V_rea_6_reg_1882;
                track_10_hwPt_V_rea_6_reg_1882_pp0_iter2_reg <= track_10_hwPt_V_rea_6_reg_1882_pp0_iter1_reg;
                track_10_hwPt_V_rea_6_reg_1882_pp0_iter3_reg <= track_10_hwPt_V_rea_6_reg_1882_pp0_iter2_reg;
                track_11_hwPt_V_rea_6_reg_1876 <= ap_port_reg_track_11_hwPt_V_rea;
                track_11_hwPt_V_rea_6_reg_1876_pp0_iter1_reg <= track_11_hwPt_V_rea_6_reg_1876;
                track_11_hwPt_V_rea_6_reg_1876_pp0_iter2_reg <= track_11_hwPt_V_rea_6_reg_1876_pp0_iter1_reg;
                track_11_hwPt_V_rea_6_reg_1876_pp0_iter3_reg <= track_11_hwPt_V_rea_6_reg_1876_pp0_iter2_reg;
                track_12_hwPt_V_rea_6_reg_1870 <= ap_port_reg_track_12_hwPt_V_rea;
                track_12_hwPt_V_rea_6_reg_1870_pp0_iter1_reg <= track_12_hwPt_V_rea_6_reg_1870;
                track_12_hwPt_V_rea_6_reg_1870_pp0_iter2_reg <= track_12_hwPt_V_rea_6_reg_1870_pp0_iter1_reg;
                track_12_hwPt_V_rea_6_reg_1870_pp0_iter3_reg <= track_12_hwPt_V_rea_6_reg_1870_pp0_iter2_reg;
                track_13_hwPt_V_rea_6_reg_1864 <= ap_port_reg_track_13_hwPt_V_rea;
                track_13_hwPt_V_rea_6_reg_1864_pp0_iter1_reg <= track_13_hwPt_V_rea_6_reg_1864;
                track_13_hwPt_V_rea_6_reg_1864_pp0_iter2_reg <= track_13_hwPt_V_rea_6_reg_1864_pp0_iter1_reg;
                track_13_hwPt_V_rea_6_reg_1864_pp0_iter3_reg <= track_13_hwPt_V_rea_6_reg_1864_pp0_iter2_reg;
                track_1_hwPt_V_read_7_reg_1936 <= ap_port_reg_track_1_hwPt_V_read;
                track_1_hwPt_V_read_7_reg_1936_pp0_iter1_reg <= track_1_hwPt_V_read_7_reg_1936;
                track_1_hwPt_V_read_7_reg_1936_pp0_iter2_reg <= track_1_hwPt_V_read_7_reg_1936_pp0_iter1_reg;
                track_1_hwPt_V_read_7_reg_1936_pp0_iter3_reg <= track_1_hwPt_V_read_7_reg_1936_pp0_iter2_reg;
                track_2_hwPt_V_read_7_reg_1930 <= ap_port_reg_track_2_hwPt_V_read;
                track_2_hwPt_V_read_7_reg_1930_pp0_iter1_reg <= track_2_hwPt_V_read_7_reg_1930;
                track_2_hwPt_V_read_7_reg_1930_pp0_iter2_reg <= track_2_hwPt_V_read_7_reg_1930_pp0_iter1_reg;
                track_2_hwPt_V_read_7_reg_1930_pp0_iter3_reg <= track_2_hwPt_V_read_7_reg_1930_pp0_iter2_reg;
                track_3_hwPt_V_read_7_reg_1924 <= ap_port_reg_track_3_hwPt_V_read;
                track_3_hwPt_V_read_7_reg_1924_pp0_iter1_reg <= track_3_hwPt_V_read_7_reg_1924;
                track_3_hwPt_V_read_7_reg_1924_pp0_iter2_reg <= track_3_hwPt_V_read_7_reg_1924_pp0_iter1_reg;
                track_3_hwPt_V_read_7_reg_1924_pp0_iter3_reg <= track_3_hwPt_V_read_7_reg_1924_pp0_iter2_reg;
                track_4_hwPt_V_read_7_reg_1918 <= ap_port_reg_track_4_hwPt_V_read;
                track_4_hwPt_V_read_7_reg_1918_pp0_iter1_reg <= track_4_hwPt_V_read_7_reg_1918;
                track_4_hwPt_V_read_7_reg_1918_pp0_iter2_reg <= track_4_hwPt_V_read_7_reg_1918_pp0_iter1_reg;
                track_4_hwPt_V_read_7_reg_1918_pp0_iter3_reg <= track_4_hwPt_V_read_7_reg_1918_pp0_iter2_reg;
                track_5_hwPt_V_read_7_reg_1912 <= ap_port_reg_track_5_hwPt_V_read;
                track_5_hwPt_V_read_7_reg_1912_pp0_iter1_reg <= track_5_hwPt_V_read_7_reg_1912;
                track_5_hwPt_V_read_7_reg_1912_pp0_iter2_reg <= track_5_hwPt_V_read_7_reg_1912_pp0_iter1_reg;
                track_5_hwPt_V_read_7_reg_1912_pp0_iter3_reg <= track_5_hwPt_V_read_7_reg_1912_pp0_iter2_reg;
                track_6_hwPt_V_read_7_reg_1906 <= ap_port_reg_track_6_hwPt_V_read;
                track_6_hwPt_V_read_7_reg_1906_pp0_iter1_reg <= track_6_hwPt_V_read_7_reg_1906;
                track_6_hwPt_V_read_7_reg_1906_pp0_iter2_reg <= track_6_hwPt_V_read_7_reg_1906_pp0_iter1_reg;
                track_6_hwPt_V_read_7_reg_1906_pp0_iter3_reg <= track_6_hwPt_V_read_7_reg_1906_pp0_iter2_reg;
                track_7_hwPt_V_read_7_reg_1900 <= ap_port_reg_track_7_hwPt_V_read;
                track_7_hwPt_V_read_7_reg_1900_pp0_iter1_reg <= track_7_hwPt_V_read_7_reg_1900;
                track_7_hwPt_V_read_7_reg_1900_pp0_iter2_reg <= track_7_hwPt_V_read_7_reg_1900_pp0_iter1_reg;
                track_7_hwPt_V_read_7_reg_1900_pp0_iter3_reg <= track_7_hwPt_V_read_7_reg_1900_pp0_iter2_reg;
                track_8_hwPt_V_read_7_reg_1894 <= ap_port_reg_track_8_hwPt_V_read;
                track_8_hwPt_V_read_7_reg_1894_pp0_iter1_reg <= track_8_hwPt_V_read_7_reg_1894;
                track_8_hwPt_V_read_7_reg_1894_pp0_iter2_reg <= track_8_hwPt_V_read_7_reg_1894_pp0_iter1_reg;
                track_8_hwPt_V_read_7_reg_1894_pp0_iter3_reg <= track_8_hwPt_V_read_7_reg_1894_pp0_iter2_reg;
                track_9_hwPt_V_read_7_reg_1888 <= ap_port_reg_track_9_hwPt_V_read;
                track_9_hwPt_V_read_7_reg_1888_pp0_iter1_reg <= track_9_hwPt_V_read_7_reg_1888;
                track_9_hwPt_V_read_7_reg_1888_pp0_iter2_reg <= track_9_hwPt_V_read_7_reg_1888_pp0_iter1_reg;
                track_9_hwPt_V_read_7_reg_1888_pp0_iter3_reg <= track_9_hwPt_V_read_7_reg_1888_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_598 <= grp_dr2_int_cap_12_s_fu_402_ap_return;
                reg_602 <= grp_dr2_int_cap_12_s_fu_414_ap_return;
                reg_606 <= grp_dr2_int_cap_12_s_fu_426_ap_return;
                reg_610 <= grp_dr2_int_cap_12_s_fu_438_ap_return;
                reg_614 <= grp_dr2_int_cap_12_s_fu_450_ap_return;
                reg_618 <= grp_dr2_int_cap_12_s_fu_462_ap_return;
                reg_622 <= grp_dr2_int_cap_12_s_fu_474_ap_return;
                reg_626 <= grp_dr2_int_cap_12_s_fu_486_ap_return;
                reg_630 <= grp_dr2_int_cap_12_s_fu_498_ap_return;
                reg_634 <= grp_dr2_int_cap_12_s_fu_510_ap_return;
                reg_638 <= grp_dr2_int_cap_12_s_fu_522_ap_return;
                reg_642 <= grp_dr2_int_cap_12_s_fu_534_ap_return;
                reg_646 <= grp_dr2_int_cap_12_s_fu_546_ap_return;
                reg_650 <= grp_dr2_int_cap_12_s_fu_558_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_47_0_10_reg_2169 <= grp_fu_720_p2;
                tmp_47_0_11_reg_2181 <= grp_fu_726_p2;
                tmp_47_0_12_reg_2193 <= grp_fu_732_p2;
                tmp_47_0_1_reg_2049 <= grp_fu_660_p2;
                tmp_47_0_2_reg_2061 <= grp_fu_666_p2;
                tmp_47_0_3_reg_2073 <= grp_fu_672_p2;
                tmp_47_0_4_reg_2085 <= grp_fu_678_p2;
                tmp_47_0_5_reg_2097 <= grp_fu_684_p2;
                tmp_47_0_6_reg_2109 <= grp_fu_690_p2;
                tmp_47_0_7_reg_2121 <= grp_fu_696_p2;
                tmp_47_0_8_reg_2133 <= grp_fu_702_p2;
                tmp_47_0_9_reg_2145 <= grp_fu_708_p2;
                tmp_47_0_s_reg_2157 <= grp_fu_714_p2;
                tmp_47_reg_2037 <= grp_fu_654_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                tmp_47_1_10_reg_2476 <= grp_fu_720_p2;
                tmp_47_1_11_reg_2486 <= grp_fu_726_p2;
                tmp_47_1_12_reg_2496 <= grp_fu_732_p2;
                tmp_47_1_1_reg_2376 <= grp_fu_660_p2;
                tmp_47_1_2_reg_2386 <= grp_fu_666_p2;
                tmp_47_1_3_reg_2396 <= grp_fu_672_p2;
                tmp_47_1_4_reg_2406 <= grp_fu_678_p2;
                tmp_47_1_5_reg_2416 <= grp_fu_684_p2;
                tmp_47_1_6_reg_2426 <= grp_fu_690_p2;
                tmp_47_1_7_reg_2436 <= grp_fu_696_p2;
                tmp_47_1_8_reg_2446 <= grp_fu_702_p2;
                tmp_47_1_9_reg_2456 <= grp_fu_708_p2;
                tmp_47_1_reg_2366 <= grp_fu_654_p2;
                tmp_47_1_s_reg_2466 <= grp_fu_714_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_0_10_reg_2169 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_48_0_10_reg_2351 <= tmp_48_0_10_fu_925_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_0_11_reg_2181 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_48_0_11_reg_2356 <= tmp_48_0_11_fu_930_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_0_12_reg_2193 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_48_0_12_reg_2361 <= tmp_48_0_12_fu_935_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_0_1_reg_2049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_48_0_1_reg_2301 <= tmp_48_0_1_fu_875_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_0_2_reg_2061 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_48_0_2_reg_2306 <= tmp_48_0_2_fu_880_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_0_3_reg_2073 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_48_0_3_reg_2311 <= tmp_48_0_3_fu_885_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_0_4_reg_2085 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_48_0_4_reg_2316 <= tmp_48_0_4_fu_890_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_0_5_reg_2097 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_48_0_5_reg_2321 <= tmp_48_0_5_fu_895_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_0_6_reg_2109 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_48_0_6_reg_2326 <= tmp_48_0_6_fu_900_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_0_7_reg_2121 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_48_0_7_reg_2331 <= tmp_48_0_7_fu_905_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_0_8_reg_2133 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_48_0_8_reg_2336 <= tmp_48_0_8_fu_910_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_0_9_reg_2145 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_48_0_9_reg_2341 <= tmp_48_0_9_fu_915_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_0_s_reg_2157 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_48_0_s_reg_2346 <= tmp_48_0_s_fu_920_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_reg_2037 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_48_reg_2296 <= tmp_48_fu_870_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to5 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to4)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= mu_track_dptval_0_0_fu_1024_p3;
    ap_return_1 <= mu_track_dptval_0_1_fu_1042_p3;
    ap_return_10 <= mu_track_dptval_0_1_1_fu_1204_p3;
    ap_return_11 <= mu_track_dptval_0_1_2_fu_1222_p3;
    ap_return_12 <= mu_track_dptval_0_1_3_fu_1240_p3;
    ap_return_13 <= mu_track_dptval_0_1_4_fu_1258_p3;
    ap_return_14 <= mu_track_dptval_1_0_fu_1279_p3;
    ap_return_15 <= mu_track_dptval_1_1_fu_1297_p3;
    ap_return_16 <= mu_track_dptval_1_2_fu_1315_p3;
    ap_return_17 <= mu_track_dptval_1_3_fu_1333_p3;
    ap_return_18 <= mu_track_dptval_1_4_fu_1351_p3;
    ap_return_19 <= mu_track_dptval_1_5_fu_1369_p3;
    ap_return_2 <= mu_track_dptval_0_2_fu_1060_p3;
    ap_return_20 <= mu_track_dptval_1_6_fu_1387_p3;
    ap_return_21 <= mu_track_dptval_1_7_fu_1405_p3;
    ap_return_22 <= mu_track_dptval_1_8_fu_1423_p3;
    ap_return_23 <= mu_track_dptval_1_9_fu_1441_p3;
    ap_return_24 <= mu_track_dptval_1_1_1_fu_1459_p3;
    ap_return_25 <= mu_track_dptval_1_1_2_fu_1477_p3;
    ap_return_26 <= mu_track_dptval_1_1_3_fu_1495_p3;
    ap_return_27 <= mu_track_dptval_1_1_4_fu_1513_p3;
    ap_return_3 <= mu_track_dptval_0_3_fu_1078_p3;
    ap_return_4 <= mu_track_dptval_0_4_fu_1096_p3;
    ap_return_5 <= mu_track_dptval_0_5_fu_1114_p3;
    ap_return_6 <= mu_track_dptval_0_6_fu_1132_p3;
    ap_return_7 <= mu_track_dptval_0_7_fu_1150_p3;
    ap_return_8 <= mu_track_dptval_0_8_fu_1168_p3;
    ap_return_9 <= mu_track_dptval_0_9_fu_1186_p3;
    dpt_V_0_10_fu_802_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg) - unsigned(track_11_hwPt_V_rea_6_reg_1876_pp0_iter3_reg));
    dpt_V_0_11_fu_806_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg) - unsigned(track_12_hwPt_V_rea_6_reg_1870_pp0_iter3_reg));
    dpt_V_0_12_fu_810_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg) - unsigned(track_13_hwPt_V_rea_6_reg_1864_pp0_iter3_reg));
    dpt_V_0_1_fu_762_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg) - unsigned(track_1_hwPt_V_read_7_reg_1936_pp0_iter3_reg));
    dpt_V_0_2_fu_766_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg) - unsigned(track_2_hwPt_V_read_7_reg_1930_pp0_iter3_reg));
    dpt_V_0_3_fu_770_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg) - unsigned(track_3_hwPt_V_read_7_reg_1924_pp0_iter3_reg));
    dpt_V_0_4_fu_774_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg) - unsigned(track_4_hwPt_V_read_7_reg_1918_pp0_iter3_reg));
    dpt_V_0_5_fu_778_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg) - unsigned(track_5_hwPt_V_read_7_reg_1912_pp0_iter3_reg));
    dpt_V_0_6_fu_782_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg) - unsigned(track_6_hwPt_V_read_7_reg_1906_pp0_iter3_reg));
    dpt_V_0_7_fu_786_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg) - unsigned(track_7_hwPt_V_read_7_reg_1900_pp0_iter3_reg));
    dpt_V_0_8_fu_790_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg) - unsigned(track_8_hwPt_V_read_7_reg_1894_pp0_iter3_reg));
    dpt_V_0_9_fu_794_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg) - unsigned(track_9_hwPt_V_read_7_reg_1888_pp0_iter3_reg));
    dpt_V_0_s_fu_798_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg) - unsigned(track_10_hwPt_V_rea_6_reg_1882_pp0_iter3_reg));
    dpt_V_13_10_fu_858_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg) - unsigned(track_11_hwPt_V_rea_6_reg_1876_pp0_iter3_reg));
    dpt_V_13_11_fu_862_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg) - unsigned(track_12_hwPt_V_rea_6_reg_1870_pp0_iter3_reg));
    dpt_V_13_12_fu_866_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg) - unsigned(track_13_hwPt_V_rea_6_reg_1864_pp0_iter3_reg));
    dpt_V_13_1_fu_818_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg) - unsigned(track_1_hwPt_V_read_7_reg_1936_pp0_iter3_reg));
    dpt_V_13_2_fu_822_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg) - unsigned(track_2_hwPt_V_read_7_reg_1930_pp0_iter3_reg));
    dpt_V_13_3_fu_826_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg) - unsigned(track_3_hwPt_V_read_7_reg_1924_pp0_iter3_reg));
    dpt_V_13_4_fu_830_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg) - unsigned(track_4_hwPt_V_read_7_reg_1918_pp0_iter3_reg));
    dpt_V_13_5_fu_834_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg) - unsigned(track_5_hwPt_V_read_7_reg_1912_pp0_iter3_reg));
    dpt_V_13_6_fu_838_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg) - unsigned(track_6_hwPt_V_read_7_reg_1906_pp0_iter3_reg));
    dpt_V_13_7_fu_842_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg) - unsigned(track_7_hwPt_V_read_7_reg_1900_pp0_iter3_reg));
    dpt_V_13_8_fu_846_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg) - unsigned(track_8_hwPt_V_read_7_reg_1894_pp0_iter3_reg));
    dpt_V_13_9_fu_850_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg) - unsigned(track_9_hwPt_V_read_7_reg_1888_pp0_iter3_reg));
    dpt_V_13_s_fu_854_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg) - unsigned(track_10_hwPt_V_rea_6_reg_1882_pp0_iter3_reg));
    dpt_V_1_0_10_fu_1216_p3 <= 
        dpt_V_0_10_reg_2162 when (tmp_48_0_10_reg_2351(0) = '1') else 
        tmp_49_0_10_fu_1211_p2;
    dpt_V_1_0_11_fu_1234_p3 <= 
        dpt_V_0_11_reg_2174 when (tmp_48_0_11_reg_2356(0) = '1') else 
        tmp_49_0_11_fu_1229_p2;
    dpt_V_1_0_12_fu_1252_p3 <= 
        dpt_V_0_12_reg_2186 when (tmp_48_0_12_reg_2361(0) = '1') else 
        tmp_49_0_12_fu_1247_p2;
    dpt_V_1_0_1_fu_1036_p3 <= 
        dpt_V_0_1_reg_2042 when (tmp_48_0_1_reg_2301(0) = '1') else 
        tmp_49_0_1_fu_1031_p2;
    dpt_V_1_0_2_fu_1054_p3 <= 
        dpt_V_0_2_reg_2054 when (tmp_48_0_2_reg_2306(0) = '1') else 
        tmp_49_0_2_fu_1049_p2;
    dpt_V_1_0_3_fu_1072_p3 <= 
        dpt_V_0_3_reg_2066 when (tmp_48_0_3_reg_2311(0) = '1') else 
        tmp_49_0_3_fu_1067_p2;
    dpt_V_1_0_4_fu_1090_p3 <= 
        dpt_V_0_4_reg_2078 when (tmp_48_0_4_reg_2316(0) = '1') else 
        tmp_49_0_4_fu_1085_p2;
    dpt_V_1_0_5_fu_1108_p3 <= 
        dpt_V_0_5_reg_2090 when (tmp_48_0_5_reg_2321(0) = '1') else 
        tmp_49_0_5_fu_1103_p2;
    dpt_V_1_0_6_fu_1126_p3 <= 
        dpt_V_0_6_reg_2102 when (tmp_48_0_6_reg_2326(0) = '1') else 
        tmp_49_0_6_fu_1121_p2;
    dpt_V_1_0_7_fu_1144_p3 <= 
        dpt_V_0_7_reg_2114 when (tmp_48_0_7_reg_2331(0) = '1') else 
        tmp_49_0_7_fu_1139_p2;
    dpt_V_1_0_8_fu_1162_p3 <= 
        dpt_V_0_8_reg_2126 when (tmp_48_0_8_reg_2336(0) = '1') else 
        tmp_49_0_8_fu_1157_p2;
    dpt_V_1_0_9_fu_1180_p3 <= 
        dpt_V_0_9_reg_2138 when (tmp_48_0_9_reg_2341(0) = '1') else 
        tmp_49_0_9_fu_1175_p2;
    dpt_V_1_0_s_fu_1198_p3 <= 
        dpt_V_0_s_reg_2150 when (tmp_48_0_s_reg_2346(0) = '1') else 
        tmp_49_0_s_fu_1193_p2;
    dpt_V_1_1_10_fu_1471_p3 <= 
        dpt_V_13_10_reg_2275 when (tmp_48_1_10_reg_2481(0) = '1') else 
        tmp_49_1_10_fu_1466_p2;
    dpt_V_1_1_11_fu_1489_p3 <= 
        dpt_V_13_11_reg_2282 when (tmp_48_1_11_reg_2491(0) = '1') else 
        tmp_49_1_11_fu_1484_p2;
    dpt_V_1_1_12_fu_1507_p3 <= 
        dpt_V_13_12_reg_2289 when (tmp_48_1_12_reg_2501(0) = '1') else 
        tmp_49_1_12_fu_1502_p2;
    dpt_V_1_1_1_fu_1291_p3 <= 
        dpt_V_13_1_reg_2205 when (tmp_48_1_1_reg_2381(0) = '1') else 
        tmp_49_1_1_fu_1286_p2;
    dpt_V_1_1_2_fu_1309_p3 <= 
        dpt_V_13_2_reg_2212 when (tmp_48_1_2_reg_2391(0) = '1') else 
        tmp_49_1_2_fu_1304_p2;
    dpt_V_1_1_3_fu_1327_p3 <= 
        dpt_V_13_3_reg_2219 when (tmp_48_1_3_reg_2401(0) = '1') else 
        tmp_49_1_3_fu_1322_p2;
    dpt_V_1_1_4_fu_1345_p3 <= 
        dpt_V_13_4_reg_2226 when (tmp_48_1_4_reg_2411(0) = '1') else 
        tmp_49_1_4_fu_1340_p2;
    dpt_V_1_1_5_fu_1363_p3 <= 
        dpt_V_13_5_reg_2233 when (tmp_48_1_5_reg_2421(0) = '1') else 
        tmp_49_1_5_fu_1358_p2;
    dpt_V_1_1_6_fu_1381_p3 <= 
        dpt_V_13_6_reg_2240 when (tmp_48_1_6_reg_2431(0) = '1') else 
        tmp_49_1_6_fu_1376_p2;
    dpt_V_1_1_7_fu_1399_p3 <= 
        dpt_V_13_7_reg_2247 when (tmp_48_1_7_reg_2441(0) = '1') else 
        tmp_49_1_7_fu_1394_p2;
    dpt_V_1_1_8_fu_1417_p3 <= 
        dpt_V_13_8_reg_2254 when (tmp_48_1_8_reg_2451(0) = '1') else 
        tmp_49_1_8_fu_1412_p2;
    dpt_V_1_1_9_fu_1435_p3 <= 
        dpt_V_13_9_reg_2261 when (tmp_48_1_9_reg_2461(0) = '1') else 
        tmp_49_1_9_fu_1430_p2;
    dpt_V_1_1_fu_1270_p3 <= 
        dpt_V_s_reg_2198 when (tmp_48_1_reg_2371(0) = '1') else 
        tmp_49_1_fu_1265_p2;
    dpt_V_1_1_s_fu_1453_p3 <= 
        dpt_V_13_s_reg_2268 when (tmp_48_1_s_reg_2471(0) = '1') else 
        tmp_49_1_s_fu_1448_p2;
    dpt_V_1_fu_1015_p3 <= 
        dpt_V_reg_2030 when (tmp_48_reg_2296(0) = '1') else 
        tmp_49_fu_1010_p2;
    dpt_V_fu_758_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_2002_pp0_iter3_reg) - unsigned(track_0_hwPt_V_read_7_reg_1942_pp0_iter3_reg));
    dpt_V_s_fu_814_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1984_pp0_iter3_reg) - unsigned(track_0_hwPt_V_read_7_reg_1942_pp0_iter3_reg));

    grp_dr2_int_cap_12_s_fu_402_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_402_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_402_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_402_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_402_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_402_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_402_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_402_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_402_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_rea, track_0_hwEta_V_rea_6_reg_1823, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= track_0_hwEta_V_rea_6_reg_1823;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_402_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_402_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_402_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_402_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_402_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_402_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_402_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_rea, track_0_hwPhi_V_rea_6_reg_1753, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= track_0_hwPhi_V_rea_6_reg_1753;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_402_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_414_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_414_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_414_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_414_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_414_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_414_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_rea, track_1_hwEta_V_rea_6_reg_1818, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= track_1_hwEta_V_rea_6_reg_1818;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_414_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_414_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_414_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_414_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_414_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_rea, track_1_hwPhi_V_rea_6_reg_1748, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= track_1_hwPhi_V_rea_6_reg_1748;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_414_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_426_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_426_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_426_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_426_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_426_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_426_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_rea, track_2_hwEta_V_rea_6_reg_1813, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= track_2_hwEta_V_rea_6_reg_1813;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_426_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_426_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_426_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_426_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_426_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_rea, track_2_hwPhi_V_rea_6_reg_1743, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= track_2_hwPhi_V_rea_6_reg_1743;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_426_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_438_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_438_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_438_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_438_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_438_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_438_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_rea, track_3_hwEta_V_rea_6_reg_1808, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= track_3_hwEta_V_rea_6_reg_1808;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_438_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_438_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_438_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_438_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_438_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_rea, track_3_hwPhi_V_rea_6_reg_1738, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= track_3_hwPhi_V_rea_6_reg_1738;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_438_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_450_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_450_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_450_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_450_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_450_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_450_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_rea, track_4_hwEta_V_rea_6_reg_1803, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= track_4_hwEta_V_rea_6_reg_1803;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_450_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_450_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_450_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_450_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_450_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_rea, track_4_hwPhi_V_rea_6_reg_1733, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= track_4_hwPhi_V_rea_6_reg_1733;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_450_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_462_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_462_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_462_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_462_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_462_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_462_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_462_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_462_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_462_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_rea, track_5_hwEta_V_rea_6_reg_1798, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_462_eta2_V <= track_5_hwEta_V_rea_6_reg_1798;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_462_eta2_V <= track_5_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_462_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_462_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_462_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_462_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_462_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_462_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_462_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_462_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_rea, track_5_hwPhi_V_rea_6_reg_1728, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_462_phi2_V <= track_5_hwPhi_V_rea_6_reg_1728;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_462_phi2_V <= track_5_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_462_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_462_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_474_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_474_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_474_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_474_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_474_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_474_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_474_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_474_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_474_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_rea, track_6_hwEta_V_rea_6_reg_1793, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_474_eta2_V <= track_6_hwEta_V_rea_6_reg_1793;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_474_eta2_V <= track_6_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_474_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_474_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_474_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_474_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_474_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_474_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_474_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_474_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_rea, track_6_hwPhi_V_rea_6_reg_1723, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_474_phi2_V <= track_6_hwPhi_V_rea_6_reg_1723;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_474_phi2_V <= track_6_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_474_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_474_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_486_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_486_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_486_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_486_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_486_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_486_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_486_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_486_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_486_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwEta_V_rea, track_7_hwEta_V_rea_6_reg_1788, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_486_eta2_V <= track_7_hwEta_V_rea_6_reg_1788;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_486_eta2_V <= track_7_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_486_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_486_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_486_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_486_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_486_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_486_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_486_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_486_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwPhi_V_rea, track_7_hwPhi_V_rea_6_reg_1718, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_486_phi2_V <= track_7_hwPhi_V_rea_6_reg_1718;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_486_phi2_V <= track_7_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_486_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_486_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_498_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_498_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_498_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_498_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_498_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_498_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_498_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_498_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_498_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_8_hwEta_V_rea, track_8_hwEta_V_rea_6_reg_1783, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_498_eta2_V <= track_8_hwEta_V_rea_6_reg_1783;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_498_eta2_V <= track_8_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_498_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_498_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_498_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_498_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_498_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_498_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_498_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_498_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_8_hwPhi_V_rea, track_8_hwPhi_V_rea_6_reg_1713, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_498_phi2_V <= track_8_hwPhi_V_rea_6_reg_1713;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_498_phi2_V <= track_8_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_498_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_498_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_510_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_510_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_510_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_510_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_510_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_510_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_510_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_510_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_510_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_9_hwEta_V_rea, track_9_hwEta_V_rea_6_reg_1778, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_510_eta2_V <= track_9_hwEta_V_rea_6_reg_1778;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_510_eta2_V <= track_9_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_510_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_510_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_510_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_510_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_510_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_510_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_510_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_510_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_9_hwPhi_V_rea, track_9_hwPhi_V_rea_6_reg_1708, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_510_phi2_V <= track_9_hwPhi_V_rea_6_reg_1708;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_510_phi2_V <= track_9_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_510_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_510_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_522_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_522_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_522_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_522_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_522_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_522_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_522_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_522_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_522_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_10_hwEta_V_re, track_10_hwEta_V_re_6_reg_1773, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_522_eta2_V <= track_10_hwEta_V_re_6_reg_1773;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_522_eta2_V <= track_10_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_522_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_522_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_522_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_522_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_522_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_522_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_522_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_522_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_10_hwPhi_V_re, track_10_hwPhi_V_re_6_reg_1703, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_522_phi2_V <= track_10_hwPhi_V_re_6_reg_1703;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_522_phi2_V <= track_10_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_522_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_522_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_534_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_534_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_534_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_534_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_534_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_534_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_534_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_534_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_534_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_11_hwEta_V_re, track_11_hwEta_V_re_6_reg_1768, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_534_eta2_V <= track_11_hwEta_V_re_6_reg_1768;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_534_eta2_V <= track_11_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_534_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_534_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_534_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_534_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_534_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_534_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_534_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_534_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_11_hwPhi_V_re, track_11_hwPhi_V_re_6_reg_1698, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_534_phi2_V <= track_11_hwPhi_V_re_6_reg_1698;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_534_phi2_V <= track_11_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_534_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_534_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_546_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_546_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_546_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_546_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_546_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_546_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_546_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_546_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_546_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_12_hwEta_V_re, track_12_hwEta_V_re_6_reg_1763, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_546_eta2_V <= track_12_hwEta_V_re_6_reg_1763;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_546_eta2_V <= track_12_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_546_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_546_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_546_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_546_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_546_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_546_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_546_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_546_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_12_hwPhi_V_re, track_12_hwPhi_V_re_6_reg_1693, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_546_phi2_V <= track_12_hwPhi_V_re_6_reg_1693;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_546_phi2_V <= track_12_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_546_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_546_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_558_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_558_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_558_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_558_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_558_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_558_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_558_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_558_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_558_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_13_hwEta_V_re, track_13_hwEta_V_re_6_reg_1758, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_558_eta2_V <= track_13_hwEta_V_re_6_reg_1758;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_558_eta2_V <= track_13_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_558_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_558_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_558_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_558_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_558_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_558_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_558_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_558_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_13_hwPhi_V_re, track_13_hwPhi_V_re_6_reg_1688, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_558_phi2_V <= track_13_hwPhi_V_re_6_reg_1688;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_558_phi2_V <= track_13_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_558_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_558_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;

    grp_fu_654_p2 <= "1" when (unsigned(reg_598) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_660_p2 <= "1" when (unsigned(reg_602) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_666_p2 <= "1" when (unsigned(reg_606) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_672_p2 <= "1" when (unsigned(reg_610) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_678_p2 <= "1" when (unsigned(reg_614) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_684_p2 <= "1" when (unsigned(reg_618) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_690_p2 <= "1" when (unsigned(reg_622) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_696_p2 <= "1" when (unsigned(reg_626) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_702_p2 <= "1" when (unsigned(reg_630) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_708_p2 <= "1" when (unsigned(reg_634) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_714_p2 <= "1" when (unsigned(reg_638) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_720_p2 <= "1" when (unsigned(reg_642) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_726_p2 <= "1" when (unsigned(reg_646) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_732_p2 <= "1" when (unsigned(reg_650) < unsigned(ap_const_lv12_835)) else "0";
    mu_track_dptval_0_0_fu_1024_p3 <= 
        dpt_V_1_fu_1015_p3 when (tmp_47_reg_2037(0) = '1') else 
        r_V_fu_1021_p1;
    mu_track_dptval_0_1_1_fu_1204_p3 <= 
        dpt_V_1_0_s_fu_1198_p3 when (tmp_47_0_s_reg_2157(0) = '1') else 
        r_V_fu_1021_p1;
    mu_track_dptval_0_1_2_fu_1222_p3 <= 
        dpt_V_1_0_10_fu_1216_p3 when (tmp_47_0_10_reg_2169(0) = '1') else 
        r_V_fu_1021_p1;
    mu_track_dptval_0_1_3_fu_1240_p3 <= 
        dpt_V_1_0_11_fu_1234_p3 when (tmp_47_0_11_reg_2181(0) = '1') else 
        r_V_fu_1021_p1;
    mu_track_dptval_0_1_4_fu_1258_p3 <= 
        dpt_V_1_0_12_fu_1252_p3 when (tmp_47_0_12_reg_2193(0) = '1') else 
        r_V_fu_1021_p1;
    mu_track_dptval_0_1_fu_1042_p3 <= 
        dpt_V_1_0_1_fu_1036_p3 when (tmp_47_0_1_reg_2049(0) = '1') else 
        r_V_fu_1021_p1;
    mu_track_dptval_0_2_fu_1060_p3 <= 
        dpt_V_1_0_2_fu_1054_p3 when (tmp_47_0_2_reg_2061(0) = '1') else 
        r_V_fu_1021_p1;
    mu_track_dptval_0_3_fu_1078_p3 <= 
        dpt_V_1_0_3_fu_1072_p3 when (tmp_47_0_3_reg_2073(0) = '1') else 
        r_V_fu_1021_p1;
    mu_track_dptval_0_4_fu_1096_p3 <= 
        dpt_V_1_0_4_fu_1090_p3 when (tmp_47_0_4_reg_2085(0) = '1') else 
        r_V_fu_1021_p1;
    mu_track_dptval_0_5_fu_1114_p3 <= 
        dpt_V_1_0_5_fu_1108_p3 when (tmp_47_0_5_reg_2097(0) = '1') else 
        r_V_fu_1021_p1;
    mu_track_dptval_0_6_fu_1132_p3 <= 
        dpt_V_1_0_6_fu_1126_p3 when (tmp_47_0_6_reg_2109(0) = '1') else 
        r_V_fu_1021_p1;
    mu_track_dptval_0_7_fu_1150_p3 <= 
        dpt_V_1_0_7_fu_1144_p3 when (tmp_47_0_7_reg_2121(0) = '1') else 
        r_V_fu_1021_p1;
    mu_track_dptval_0_8_fu_1168_p3 <= 
        dpt_V_1_0_8_fu_1162_p3 when (tmp_47_0_8_reg_2133(0) = '1') else 
        r_V_fu_1021_p1;
    mu_track_dptval_0_9_fu_1186_p3 <= 
        dpt_V_1_0_9_fu_1180_p3 when (tmp_47_0_9_reg_2145(0) = '1') else 
        r_V_fu_1021_p1;
    mu_track_dptval_1_0_fu_1279_p3 <= 
        dpt_V_1_1_fu_1270_p3 when (tmp_47_1_reg_2366(0) = '1') else 
        r_V_1_fu_1276_p1;
    mu_track_dptval_1_1_1_fu_1459_p3 <= 
        dpt_V_1_1_s_fu_1453_p3 when (tmp_47_1_s_reg_2466(0) = '1') else 
        r_V_1_fu_1276_p1;
    mu_track_dptval_1_1_2_fu_1477_p3 <= 
        dpt_V_1_1_10_fu_1471_p3 when (tmp_47_1_10_reg_2476(0) = '1') else 
        r_V_1_fu_1276_p1;
    mu_track_dptval_1_1_3_fu_1495_p3 <= 
        dpt_V_1_1_11_fu_1489_p3 when (tmp_47_1_11_reg_2486(0) = '1') else 
        r_V_1_fu_1276_p1;
    mu_track_dptval_1_1_4_fu_1513_p3 <= 
        dpt_V_1_1_12_fu_1507_p3 when (tmp_47_1_12_reg_2496(0) = '1') else 
        r_V_1_fu_1276_p1;
    mu_track_dptval_1_1_fu_1297_p3 <= 
        dpt_V_1_1_1_fu_1291_p3 when (tmp_47_1_1_reg_2376(0) = '1') else 
        r_V_1_fu_1276_p1;
    mu_track_dptval_1_2_fu_1315_p3 <= 
        dpt_V_1_1_2_fu_1309_p3 when (tmp_47_1_2_reg_2386(0) = '1') else 
        r_V_1_fu_1276_p1;
    mu_track_dptval_1_3_fu_1333_p3 <= 
        dpt_V_1_1_3_fu_1327_p3 when (tmp_47_1_3_reg_2396(0) = '1') else 
        r_V_1_fu_1276_p1;
    mu_track_dptval_1_4_fu_1351_p3 <= 
        dpt_V_1_1_4_fu_1345_p3 when (tmp_47_1_4_reg_2406(0) = '1') else 
        r_V_1_fu_1276_p1;
    mu_track_dptval_1_5_fu_1369_p3 <= 
        dpt_V_1_1_5_fu_1363_p3 when (tmp_47_1_5_reg_2416(0) = '1') else 
        r_V_1_fu_1276_p1;
    mu_track_dptval_1_6_fu_1387_p3 <= 
        dpt_V_1_1_6_fu_1381_p3 when (tmp_47_1_6_reg_2426(0) = '1') else 
        r_V_1_fu_1276_p1;
    mu_track_dptval_1_7_fu_1405_p3 <= 
        dpt_V_1_1_7_fu_1399_p3 when (tmp_47_1_7_reg_2436(0) = '1') else 
        r_V_1_fu_1276_p1;
    mu_track_dptval_1_8_fu_1423_p3 <= 
        dpt_V_1_1_8_fu_1417_p3 when (tmp_47_1_8_reg_2446(0) = '1') else 
        r_V_1_fu_1276_p1;
    mu_track_dptval_1_9_fu_1441_p3 <= 
        dpt_V_1_1_9_fu_1435_p3 when (tmp_47_1_9_reg_2456(0) = '1') else 
        r_V_1_fu_1276_p1;
        r_V_1_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_57_reg_2025_pp0_iter4_reg),16));

        r_V_fu_1021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_reg_2020_pp0_iter4_reg),16));

    tmp_48_0_10_fu_925_p2 <= "1" when (signed(dpt_V_0_10_reg_2162) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_11_fu_930_p2 <= "1" when (signed(dpt_V_0_11_reg_2174) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_12_fu_935_p2 <= "1" when (signed(dpt_V_0_12_reg_2186) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_1_fu_875_p2 <= "1" when (signed(dpt_V_0_1_reg_2042) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_2_fu_880_p2 <= "1" when (signed(dpt_V_0_2_reg_2054) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_3_fu_885_p2 <= "1" when (signed(dpt_V_0_3_reg_2066) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_4_fu_890_p2 <= "1" when (signed(dpt_V_0_4_reg_2078) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_5_fu_895_p2 <= "1" when (signed(dpt_V_0_5_reg_2090) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_6_fu_900_p2 <= "1" when (signed(dpt_V_0_6_reg_2102) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_7_fu_905_p2 <= "1" when (signed(dpt_V_0_7_reg_2114) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_8_fu_910_p2 <= "1" when (signed(dpt_V_0_8_reg_2126) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_9_fu_915_p2 <= "1" when (signed(dpt_V_0_9_reg_2138) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_s_fu_920_p2 <= "1" when (signed(dpt_V_0_s_reg_2150) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_10_fu_995_p2 <= "1" when (signed(dpt_V_13_10_reg_2275) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_11_fu_1000_p2 <= "1" when (signed(dpt_V_13_11_reg_2282) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_12_fu_1005_p2 <= "1" when (signed(dpt_V_13_12_reg_2289) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_1_fu_945_p2 <= "1" when (signed(dpt_V_13_1_reg_2205) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_2_fu_950_p2 <= "1" when (signed(dpt_V_13_2_reg_2212) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_3_fu_955_p2 <= "1" when (signed(dpt_V_13_3_reg_2219) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_4_fu_960_p2 <= "1" when (signed(dpt_V_13_4_reg_2226) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_5_fu_965_p2 <= "1" when (signed(dpt_V_13_5_reg_2233) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_6_fu_970_p2 <= "1" when (signed(dpt_V_13_6_reg_2240) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_7_fu_975_p2 <= "1" when (signed(dpt_V_13_7_reg_2247) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_8_fu_980_p2 <= "1" when (signed(dpt_V_13_8_reg_2254) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_9_fu_985_p2 <= "1" when (signed(dpt_V_13_9_reg_2261) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_fu_940_p2 <= "1" when (signed(dpt_V_s_reg_2198) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_s_fu_990_p2 <= "1" when (signed(dpt_V_13_s_reg_2268) > signed(ap_const_lv16_0)) else "0";
    tmp_48_fu_870_p2 <= "1" when (signed(dpt_V_reg_2030) > signed(ap_const_lv16_0)) else "0";
    tmp_49_0_10_fu_1211_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_10_reg_2162));
    tmp_49_0_11_fu_1229_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_11_reg_2174));
    tmp_49_0_12_fu_1247_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_12_reg_2186));
    tmp_49_0_1_fu_1031_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_1_reg_2042));
    tmp_49_0_2_fu_1049_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_2_reg_2054));
    tmp_49_0_3_fu_1067_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_3_reg_2066));
    tmp_49_0_4_fu_1085_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_4_reg_2078));
    tmp_49_0_5_fu_1103_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_5_reg_2090));
    tmp_49_0_6_fu_1121_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_6_reg_2102));
    tmp_49_0_7_fu_1139_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_7_reg_2114));
    tmp_49_0_8_fu_1157_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_8_reg_2126));
    tmp_49_0_9_fu_1175_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_9_reg_2138));
    tmp_49_0_s_fu_1193_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_s_reg_2150));
    tmp_49_1_10_fu_1466_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_10_reg_2275));
    tmp_49_1_11_fu_1484_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_11_reg_2282));
    tmp_49_1_12_fu_1502_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_12_reg_2289));
    tmp_49_1_1_fu_1286_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_1_reg_2205));
    tmp_49_1_2_fu_1304_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_2_reg_2212));
    tmp_49_1_3_fu_1322_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_3_reg_2219));
    tmp_49_1_4_fu_1340_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_4_reg_2226));
    tmp_49_1_5_fu_1358_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_5_reg_2233));
    tmp_49_1_6_fu_1376_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_6_reg_2240));
    tmp_49_1_7_fu_1394_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_7_reg_2247));
    tmp_49_1_8_fu_1412_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_8_reg_2254));
    tmp_49_1_9_fu_1430_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_9_reg_2261));
    tmp_49_1_fu_1265_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_s_reg_2198));
    tmp_49_1_s_fu_1448_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_s_reg_2268));
    tmp_49_fu_1010_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_reg_2030));
end behav;
