INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
WARNING: [VRFC 10-756] identifier mem_current_inst_address_o is used before its declaration [D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v:53]
WARNING: [VRFC 10-756] identifier wb_wreg_i is used before its declaration [D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v:54]
WARNING: [VRFC 10-756] identifier wb_wd_i is used before its declaration [D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v:55]
WARNING: [VRFC 10-756] identifier wb_wdata_i is used before its declaration [D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
